-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

-- DATE "06/07/2024 18:45:01"

-- 
-- Device: Altera EP3C16F484C6 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIII;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIII.CYCLONEIII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	RAMCore2 IS
    PORT (
	CLOCK_50 : IN std_logic;
	SW : IN std_logic_vector(6 DOWNTO 0);
	VGA_R : OUT std_logic_vector(3 DOWNTO 0);
	VGA_G : OUT std_logic_vector(3 DOWNTO 0);
	VGA_B : OUT std_logic_vector(3 DOWNTO 0);
	VGA_HS : OUT std_logic;
	VGA_VS : OUT std_logic
	);
END RAMCore2;

-- Design Ports Information
-- VGA_R[0]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[1]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[2]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[3]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[0]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[1]	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[2]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[3]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[0]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[1]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[2]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[3]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_HS	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_VS	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[0]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[2]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[1]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[3]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLOCK_50	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[4]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[5]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[6]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF RAMCore2 IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_SW : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_VGA_R : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_VGA_G : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_VGA_B : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_VGA_HS : std_logic;
SIGNAL ww_VGA_VS : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CLK25|altpll_component|auto_generated|pll1_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \CLK25|altpll_component|auto_generated|pll1_CLK_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CLK_24M|altpll_component|auto_generated|pll1_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \CLK_24M|altpll_component|auto_generated|pll1_CLK_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \RAM_controller|readDir_32[15]~0clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \RAM_controller|readDir_16[14]~2clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \RAM_controller|writeDir_32[15]~1clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \RAM_controller|writeDir_16[14]~2clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \RAM_controller|writeDir_8[13]~1clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \RAM_controller|readDir_8[13]~1clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \SW[1]~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \SW[0]~input_o\ : std_logic;
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \CLK25|altpll_component|auto_generated|wire_pll1_fbout\ : std_logic;
SIGNAL \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\ : std_logic;
SIGNAL \SW[1]~input_o\ : std_logic;
SIGNAL \VGA_controller|Add0~0_combout\ : std_logic;
SIGNAL \SW[2]~input_o\ : std_logic;
SIGNAL \VGA_controller|Add0~1\ : std_logic;
SIGNAL \VGA_controller|Add0~2_combout\ : std_logic;
SIGNAL \VGA_controller|Add0~3\ : std_logic;
SIGNAL \VGA_controller|Add0~4_combout\ : std_logic;
SIGNAL \VGA_controller|Add0~5\ : std_logic;
SIGNAL \VGA_controller|Add0~6_combout\ : std_logic;
SIGNAL \VGA_controller|Add0~7\ : std_logic;
SIGNAL \VGA_controller|Add0~8_combout\ : std_logic;
SIGNAL \VGA_controller|Add0~9\ : std_logic;
SIGNAL \VGA_controller|Add0~10_combout\ : std_logic;
SIGNAL \VGA_controller|Equal0~1_combout\ : std_logic;
SIGNAL \VGA_controller|Equal0~0_combout\ : std_logic;
SIGNAL \VGA_controller|Equal0~2_combout\ : std_logic;
SIGNAL \VGA_controller|h_count~2_combout\ : std_logic;
SIGNAL \VGA_controller|Add0~11\ : std_logic;
SIGNAL \VGA_controller|Add0~12_combout\ : std_logic;
SIGNAL \VGA_controller|Add0~13\ : std_logic;
SIGNAL \VGA_controller|Add0~14_combout\ : std_logic;
SIGNAL \VGA_controller|Add0~15\ : std_logic;
SIGNAL \VGA_controller|Add0~16_combout\ : std_logic;
SIGNAL \VGA_controller|h_count~1_combout\ : std_logic;
SIGNAL \VGA_controller|Add0~17\ : std_logic;
SIGNAL \VGA_controller|Add0~18_combout\ : std_logic;
SIGNAL \VGA_controller|h_count~0_combout\ : std_logic;
SIGNAL \VGA_controller|Hcount[1]~feeder_combout\ : std_logic;
SIGNAL \RAM_controller|Add27~1\ : std_logic;
SIGNAL \RAM_controller|Add27~3\ : std_logic;
SIGNAL \RAM_controller|Add27~5\ : std_logic;
SIGNAL \RAM_controller|Add27~7\ : std_logic;
SIGNAL \RAM_controller|Add27~9\ : std_logic;
SIGNAL \RAM_controller|Add27~11\ : std_logic;
SIGNAL \RAM_controller|Add27~13\ : std_logic;
SIGNAL \RAM_controller|Add27~14_combout\ : std_logic;
SIGNAL \RAM_controller|Add27~4_combout\ : std_logic;
SIGNAL \RAM_controller|Add27~10_combout\ : std_logic;
SIGNAL \RAM_controller|Add27~8_combout\ : std_logic;
SIGNAL \RAM_controller|Add27~12_combout\ : std_logic;
SIGNAL \RAM_controller|LessThan13~0_combout\ : std_logic;
SIGNAL \RAM_controller|Add27~6_combout\ : std_logic;
SIGNAL \VGA_controller|Hcount[0]~feeder_combout\ : std_logic;
SIGNAL \RAM_controller|Add27~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add27~0_combout\ : std_logic;
SIGNAL \RAM_controller|LessThan12~0_combout\ : std_logic;
SIGNAL \RAM_controller|LessThan13~1_combout\ : std_logic;
SIGNAL \VGA_controller|process_0~0_combout\ : std_logic;
SIGNAL \VGA_controller|process_0~1_combout\ : std_logic;
SIGNAL \VGA_controller|process_0~2_combout\ : std_logic;
SIGNAL \VGA_controller|v_count[9]~0_combout\ : std_logic;
SIGNAL \VGA_controller|v_count[9]~1_combout\ : std_logic;
SIGNAL \VGA_controller|v_count[4]~2_combout\ : std_logic;
SIGNAL \VGA_controller|Add1~0_combout\ : std_logic;
SIGNAL \VGA_controller|Add1~23_combout\ : std_logic;
SIGNAL \VGA_controller|Add1~1\ : std_logic;
SIGNAL \VGA_controller|Add1~2_combout\ : std_logic;
SIGNAL \VGA_controller|Add1~22_combout\ : std_logic;
SIGNAL \VGA_controller|Add1~3\ : std_logic;
SIGNAL \VGA_controller|Add1~4_combout\ : std_logic;
SIGNAL \VGA_controller|Add1~21_combout\ : std_logic;
SIGNAL \VGA_controller|Add1~5\ : std_logic;
SIGNAL \VGA_controller|Add1~6_combout\ : std_logic;
SIGNAL \VGA_controller|Add1~20_combout\ : std_logic;
SIGNAL \VGA_controller|Add1~7\ : std_logic;
SIGNAL \VGA_controller|Add1~8_combout\ : std_logic;
SIGNAL \VGA_controller|v_count[4]~9_combout\ : std_logic;
SIGNAL \VGA_controller|Add1~9\ : std_logic;
SIGNAL \VGA_controller|Add1~10_combout\ : std_logic;
SIGNAL \VGA_controller|v_count[5]~8_combout\ : std_logic;
SIGNAL \VGA_controller|Add1~11\ : std_logic;
SIGNAL \VGA_controller|Add1~12_combout\ : std_logic;
SIGNAL \VGA_controller|v_count[6]~7_combout\ : std_logic;
SIGNAL \VGA_controller|Add1~13\ : std_logic;
SIGNAL \VGA_controller|Add1~14_combout\ : std_logic;
SIGNAL \VGA_controller|v_count[7]~6_combout\ : std_logic;
SIGNAL \VGA_controller|Add1~15\ : std_logic;
SIGNAL \VGA_controller|Add1~16_combout\ : std_logic;
SIGNAL \VGA_controller|v_count[8]~5_combout\ : std_logic;
SIGNAL \VGA_controller|process_0~3_combout\ : std_logic;
SIGNAL \VGA_controller|process_0~4_combout\ : std_logic;
SIGNAL \VGA_controller|process_0~5_combout\ : std_logic;
SIGNAL \VGA_controller|v_count[9]~3_combout\ : std_logic;
SIGNAL \VGA_controller|Add1~17\ : std_logic;
SIGNAL \VGA_controller|Add1~18_combout\ : std_logic;
SIGNAL \VGA_controller|v_count[9]~4_combout\ : std_logic;
SIGNAL \RAM_controller|LessThan17~1_combout\ : std_logic;
SIGNAL \RAM_controller|LessThan17~2_combout\ : std_logic;
SIGNAL \RAM_controller|LessThan17~0_combout\ : std_logic;
SIGNAL \RAM_controller|LessThan19~0_combout\ : std_logic;
SIGNAL \RAM_controller|LessThan19~1_combout\ : std_logic;
SIGNAL \RAM_controller|ReadEna~1_combout\ : std_logic;
SIGNAL \RAM_controller|ReadEna~2_combout\ : std_logic;
SIGNAL \RAM_controller|read_addressing~0_combout\ : std_logic;
SIGNAL \RAM_controller|LessThan14~1_combout\ : std_logic;
SIGNAL \RAM_controller|ReadEna~0_combout\ : std_logic;
SIGNAL \RAM_controller|read_addressing~1_combout\ : std_logic;
SIGNAL \RAM_controller|LessThan21~0_combout\ : std_logic;
SIGNAL \RAM_controller|LessThan21~1_combout\ : std_logic;
SIGNAL \RAM_controller|LessThan21~2_combout\ : std_logic;
SIGNAL \RAM_controller|LessThan21~3_combout\ : std_logic;
SIGNAL \RAM_controller|Add42~1_cout\ : std_logic;
SIGNAL \RAM_controller|Add42~3\ : std_logic;
SIGNAL \RAM_controller|Add42~5\ : std_logic;
SIGNAL \RAM_controller|Add42~7\ : std_logic;
SIGNAL \RAM_controller|Add42~9\ : std_logic;
SIGNAL \RAM_controller|Add42~11\ : std_logic;
SIGNAL \RAM_controller|Add42~13\ : std_logic;
SIGNAL \RAM_controller|Add42~15\ : std_logic;
SIGNAL \RAM_controller|Add42~17\ : std_logic;
SIGNAL \RAM_controller|Add42~18_combout\ : std_logic;
SIGNAL \RAM_controller|Add41~0_combout\ : std_logic;
SIGNAL \RAM_controller|Add42~16_combout\ : std_logic;
SIGNAL \RAM_controller|Add42~14_combout\ : std_logic;
SIGNAL \RAM_controller|Add42~12_combout\ : std_logic;
SIGNAL \RAM_controller|Add42~10_combout\ : std_logic;
SIGNAL \RAM_controller|Add42~8_combout\ : std_logic;
SIGNAL \RAM_controller|Add43~1\ : std_logic;
SIGNAL \RAM_controller|Add43~3\ : std_logic;
SIGNAL \RAM_controller|Add43~5\ : std_logic;
SIGNAL \RAM_controller|Add43~7\ : std_logic;
SIGNAL \RAM_controller|Add43~9\ : std_logic;
SIGNAL \RAM_controller|Add43~10_combout\ : std_logic;
SIGNAL \RAM_controller|Add28~1\ : std_logic;
SIGNAL \RAM_controller|Add28~3\ : std_logic;
SIGNAL \RAM_controller|Add28~5\ : std_logic;
SIGNAL \RAM_controller|Add28~7\ : std_logic;
SIGNAL \RAM_controller|Add28~8_combout\ : std_logic;
SIGNAL \RAM_controller|Add28~9\ : std_logic;
SIGNAL \RAM_controller|Add28~11\ : std_logic;
SIGNAL \RAM_controller|Add28~13\ : std_logic;
SIGNAL \RAM_controller|Add28~15\ : std_logic;
SIGNAL \RAM_controller|Add28~16_combout\ : std_logic;
SIGNAL \RAM_controller|Add28~14_combout\ : std_logic;
SIGNAL \RAM_controller|Add28~12_combout\ : std_logic;
SIGNAL \RAM_controller|Add28~10_combout\ : std_logic;
SIGNAL \RAM_controller|Add28~6_combout\ : std_logic;
SIGNAL \RAM_controller|Add28~4_combout\ : std_logic;
SIGNAL \RAM_controller|Add28~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add28~0_combout\ : std_logic;
SIGNAL \RAM_controller|Add29~1_cout\ : std_logic;
SIGNAL \RAM_controller|Add29~3\ : std_logic;
SIGNAL \RAM_controller|Add29~5\ : std_logic;
SIGNAL \RAM_controller|Add29~7\ : std_logic;
SIGNAL \RAM_controller|Add29~9\ : std_logic;
SIGNAL \RAM_controller|Add29~11\ : std_logic;
SIGNAL \RAM_controller|Add29~13\ : std_logic;
SIGNAL \RAM_controller|Add29~15\ : std_logic;
SIGNAL \RAM_controller|Add29~17\ : std_logic;
SIGNAL \RAM_controller|Add29~18_combout\ : std_logic;
SIGNAL \RAM_controller|Add29~16_combout\ : std_logic;
SIGNAL \RAM_controller|Add29~14_combout\ : std_logic;
SIGNAL \RAM_controller|Add29~12_combout\ : std_logic;
SIGNAL \RAM_controller|Add29~10_combout\ : std_logic;
SIGNAL \RAM_controller|Add29~8_combout\ : std_logic;
SIGNAL \RAM_controller|Add30~1\ : std_logic;
SIGNAL \RAM_controller|Add30~3\ : std_logic;
SIGNAL \RAM_controller|Add30~5\ : std_logic;
SIGNAL \RAM_controller|Add30~7\ : std_logic;
SIGNAL \RAM_controller|Add30~9\ : std_logic;
SIGNAL \RAM_controller|Add30~10_combout\ : std_logic;
SIGNAL \RAM_controller|Add43~12_combout\ : std_logic;
SIGNAL \RAM_controller|Add30~8_combout\ : std_logic;
SIGNAL \RAM_controller|Add43~8_combout\ : std_logic;
SIGNAL \RAM_controller|Add43~13_combout\ : std_logic;
SIGNAL \RAM_controller|Add30~6_combout\ : std_logic;
SIGNAL \RAM_controller|Add43~6_combout\ : std_logic;
SIGNAL \RAM_controller|Add43~14_combout\ : std_logic;
SIGNAL \RAM_controller|Add43~4_combout\ : std_logic;
SIGNAL \RAM_controller|Add30~4_combout\ : std_logic;
SIGNAL \RAM_controller|Add43~15_combout\ : std_logic;
SIGNAL \RAM_controller|Add30~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add43~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add43~16_combout\ : std_logic;
SIGNAL \RAM_controller|Add40~1\ : std_logic;
SIGNAL \RAM_controller|Add40~3\ : std_logic;
SIGNAL \RAM_controller|Add40~5\ : std_logic;
SIGNAL \RAM_controller|Add40~7\ : std_logic;
SIGNAL \RAM_controller|Add40~9\ : std_logic;
SIGNAL \RAM_controller|Add40~11\ : std_logic;
SIGNAL \RAM_controller|Add40~13\ : std_logic;
SIGNAL \RAM_controller|Add40~15\ : std_logic;
SIGNAL \RAM_controller|Add40~17\ : std_logic;
SIGNAL \RAM_controller|Add40~18_combout\ : std_logic;
SIGNAL \RAM_controller|Add43~0_combout\ : std_logic;
SIGNAL \RAM_controller|Add30~0_combout\ : std_logic;
SIGNAL \RAM_controller|Add43~17_combout\ : std_logic;
SIGNAL \RAM_controller|Add40~16_combout\ : std_logic;
SIGNAL \RAM_controller|Add29~6_combout\ : std_logic;
SIGNAL \RAM_controller|Add42~6_combout\ : std_logic;
SIGNAL \RAM_controller|Add31~20_combout\ : std_logic;
SIGNAL \RAM_controller|Add42~4_combout\ : std_logic;
SIGNAL \RAM_controller|Add29~4_combout\ : std_logic;
SIGNAL \RAM_controller|Add31~21_combout\ : std_logic;
SIGNAL \RAM_controller|Add40~14_combout\ : std_logic;
SIGNAL \RAM_controller|Add40~12_combout\ : std_logic;
SIGNAL \RAM_controller|Add42~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add29~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add31~22_combout\ : std_logic;
SIGNAL \RAM_controller|Add40~10_combout\ : std_logic;
SIGNAL \RAM_controller|Add31~24\ : std_logic;
SIGNAL \RAM_controller|Add31~26\ : std_logic;
SIGNAL \RAM_controller|Add31~28\ : std_logic;
SIGNAL \RAM_controller|Add31~30\ : std_logic;
SIGNAL \RAM_controller|Add31~32\ : std_logic;
SIGNAL \RAM_controller|Add31~34\ : std_logic;
SIGNAL \RAM_controller|Add31~36\ : std_logic;
SIGNAL \RAM_controller|Add31~38\ : std_logic;
SIGNAL \RAM_controller|Add31~40\ : std_logic;
SIGNAL \RAM_controller|Add31~41_combout\ : std_logic;
SIGNAL \RAM_controller|LessThan20~0_combout\ : std_logic;
SIGNAL \RAM_controller|LessThan14~0_combout\ : std_logic;
SIGNAL \RAM_controller|LessThan20~1_combout\ : std_logic;
SIGNAL \RAM_controller|read_addressing~2_combout\ : std_logic;
SIGNAL \RAM_controller|read_addressing~3_combout\ : std_logic;
SIGNAL \RAM_controller|LessThan24~0_combout\ : std_logic;
SIGNAL \RAM_controller|LessThan23~0_combout\ : std_logic;
SIGNAL \RAM_controller|ReadEna~3_combout\ : std_logic;
SIGNAL \RAM_controller|LessThan23~1_combout\ : std_logic;
SIGNAL \RAM_controller|Add31~46_combout\ : std_logic;
SIGNAL \RAM_controller|readEna_16~0_combout\ : std_logic;
SIGNAL \RAM_controller|readDir_16[14]~0_combout\ : std_logic;
SIGNAL \RAM_controller|readDir_32[15]~0_combout\ : std_logic;
SIGNAL \RAM_controller|readDir_32[15]~0clkctrl_outclk\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~3_combout\ : std_logic;
SIGNAL \RAM_controller|readEna_32~3_combout\ : std_logic;
SIGNAL \RAM_controller|readEna_32~4_combout\ : std_logic;
SIGNAL \CLK_24M|altpll_component|auto_generated|wire_pll1_fbout\ : std_logic;
SIGNAL \CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\ : std_logic;
SIGNAL \RAM_controller|Add0~0_combout\ : std_logic;
SIGNAL \RAM_controller|Add0~1\ : std_logic;
SIGNAL \RAM_controller|Add0~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add0~3\ : std_logic;
SIGNAL \RAM_controller|Add0~4_combout\ : std_logic;
SIGNAL \RAM_controller|Add0~5\ : std_logic;
SIGNAL \RAM_controller|Add0~6_combout\ : std_logic;
SIGNAL \RAM_controller|Add0~7\ : std_logic;
SIGNAL \RAM_controller|Add0~8_combout\ : std_logic;
SIGNAL \RAM_controller|Add0~9\ : std_logic;
SIGNAL \RAM_controller|Add0~10_combout\ : std_logic;
SIGNAL \RAM_controller|Equal0~0_combout\ : std_logic;
SIGNAL \RAM_controller|writeEna~0_combout\ : std_logic;
SIGNAL \RAM_controller|LessThan2~0_combout\ : std_logic;
SIGNAL \RAM_controller|Add0~11\ : std_logic;
SIGNAL \RAM_controller|Add0~12_combout\ : std_logic;
SIGNAL \RAM_controller|write_couters~0_combout\ : std_logic;
SIGNAL \RAM_controller|Equal0~1_combout\ : std_logic;
SIGNAL \RAM_controller|Add0~13\ : std_logic;
SIGNAL \RAM_controller|Add0~14_combout\ : std_logic;
SIGNAL \RAM_controller|h_count_write_aux~0_combout\ : std_logic;
SIGNAL \RAM_controller|Add0~15\ : std_logic;
SIGNAL \RAM_controller|Add0~16_combout\ : std_logic;
SIGNAL \RAM_controller|Add0~17\ : std_logic;
SIGNAL \RAM_controller|Add0~18_combout\ : std_logic;
SIGNAL \RAM_controller|h_count_write_aux~1_combout\ : std_logic;
SIGNAL \RAM_controller|writeEna~1_combout\ : std_logic;
SIGNAL \RAM_controller|LessThan2~1_combout\ : std_logic;
SIGNAL \RAM_controller|LessThan2~2_combout\ : std_logic;
SIGNAL \RAM_controller|write_couters~1_combout\ : std_logic;
SIGNAL \RAM_controller|write_couters~4_combout\ : std_logic;
SIGNAL \RAM_controller|v_count_write_aux[9]~0_combout\ : std_logic;
SIGNAL \RAM_controller|v_count_write_aux[9]~1_combout\ : std_logic;
SIGNAL \RAM_controller|Add1~0_combout\ : std_logic;
SIGNAL \RAM_controller|Add1~28_combout\ : std_logic;
SIGNAL \RAM_controller|Add1~1\ : std_logic;
SIGNAL \RAM_controller|Add1~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add1~25_combout\ : std_logic;
SIGNAL \RAM_controller|Add1~3\ : std_logic;
SIGNAL \RAM_controller|Add1~4_combout\ : std_logic;
SIGNAL \RAM_controller|Add1~26_combout\ : std_logic;
SIGNAL \RAM_controller|Add1~5\ : std_logic;
SIGNAL \RAM_controller|Add1~6_combout\ : std_logic;
SIGNAL \RAM_controller|Add1~27_combout\ : std_logic;
SIGNAL \RAM_controller|Add1~7\ : std_logic;
SIGNAL \RAM_controller|Add1~9\ : std_logic;
SIGNAL \RAM_controller|Add1~10_combout\ : std_logic;
SIGNAL \RAM_controller|Add1~22_combout\ : std_logic;
SIGNAL \RAM_controller|Add1~11\ : std_logic;
SIGNAL \RAM_controller|Add1~12_combout\ : std_logic;
SIGNAL \RAM_controller|Add1~23_combout\ : std_logic;
SIGNAL \RAM_controller|Add1~13\ : std_logic;
SIGNAL \RAM_controller|Add1~14_combout\ : std_logic;
SIGNAL \RAM_controller|Add1~24_combout\ : std_logic;
SIGNAL \RAM_controller|Add1~15\ : std_logic;
SIGNAL \RAM_controller|Add1~16_combout\ : std_logic;
SIGNAL \RAM_controller|Add1~20_combout\ : std_logic;
SIGNAL \RAM_controller|Add1~17\ : std_logic;
SIGNAL \RAM_controller|Add1~18_combout\ : std_logic;
SIGNAL \RAM_controller|v_count_write_aux[9]~2_combout\ : std_logic;
SIGNAL \RAM_controller|Par_Reg~0_combout\ : std_logic;
SIGNAL \RAM_controller|write_couters~2_combout\ : std_logic;
SIGNAL \RAM_controller|write_couters~3_combout\ : std_logic;
SIGNAL \RAM_controller|Add1~8_combout\ : std_logic;
SIGNAL \RAM_controller|Add1~21_combout\ : std_logic;
SIGNAL \RAM_controller|LessThan7~1_combout\ : std_logic;
SIGNAL \RAM_controller|LessThan9~0_combout\ : std_logic;
SIGNAL \RAM_controller|LessThan9~1_combout\ : std_logic;
SIGNAL \RAM_controller|LessThan6~0_combout\ : std_logic;
SIGNAL \RAM_controller|LessThan6~1_combout\ : std_logic;
SIGNAL \RAM_controller|writeDir_16[13]~0_combout\ : std_logic;
SIGNAL \RAM_controller|Write_addressing~0_combout\ : std_logic;
SIGNAL \RAM_controller|writeDir_32[15]~0_combout\ : std_logic;
SIGNAL \RAM_controller|Write_addressing~1_combout\ : std_logic;
SIGNAL \RAM_controller|Write_addressing~2_combout\ : std_logic;
SIGNAL \RAM_controller|Write_addressing~3_combout\ : std_logic;
SIGNAL \RAM_controller|Write_addressing~4_combout\ : std_logic;
SIGNAL \RAM_controller|writeDir_32[15]~1_combout\ : std_logic;
SIGNAL \RAM_controller|writeDir_32[15]~1clkctrl_outclk\ : std_logic;
SIGNAL \RAM_controller|LessThan8~0_combout\ : std_logic;
SIGNAL \RAM_controller|LessThan8~1_combout\ : std_logic;
SIGNAL \RAM_controller|writeEna_32~0_combout\ : std_logic;
SIGNAL \RAM_controller|Write_addressing~7_combout\ : std_logic;
SIGNAL \RAM_controller|Add2~1\ : std_logic;
SIGNAL \RAM_controller|Add2~3\ : std_logic;
SIGNAL \RAM_controller|Add2~5\ : std_logic;
SIGNAL \RAM_controller|Add2~7\ : std_logic;
SIGNAL \RAM_controller|Add2~9\ : std_logic;
SIGNAL \RAM_controller|Add2~11\ : std_logic;
SIGNAL \RAM_controller|Add2~13\ : std_logic;
SIGNAL \RAM_controller|Add2~15\ : std_logic;
SIGNAL \RAM_controller|Add2~16_combout\ : std_logic;
SIGNAL \RAM_controller|Add2~14_combout\ : std_logic;
SIGNAL \RAM_controller|Add2~12_combout\ : std_logic;
SIGNAL \RAM_controller|Add2~10_combout\ : std_logic;
SIGNAL \RAM_controller|Add2~8_combout\ : std_logic;
SIGNAL \RAM_controller|Add2~6_combout\ : std_logic;
SIGNAL \RAM_controller|Add2~4_combout\ : std_logic;
SIGNAL \RAM_controller|Add2~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add2~0_combout\ : std_logic;
SIGNAL \RAM_controller|Add3~1_cout\ : std_logic;
SIGNAL \RAM_controller|Add3~3\ : std_logic;
SIGNAL \RAM_controller|Add3~5\ : std_logic;
SIGNAL \RAM_controller|Add3~7\ : std_logic;
SIGNAL \RAM_controller|Add3~9\ : std_logic;
SIGNAL \RAM_controller|Add3~11\ : std_logic;
SIGNAL \RAM_controller|Add3~13\ : std_logic;
SIGNAL \RAM_controller|Add3~15\ : std_logic;
SIGNAL \RAM_controller|Add3~17\ : std_logic;
SIGNAL \RAM_controller|Add3~18_combout\ : std_logic;
SIGNAL \RAM_controller|Add3~16_combout\ : std_logic;
SIGNAL \RAM_controller|Add3~14_combout\ : std_logic;
SIGNAL \RAM_controller|Add3~12_combout\ : std_logic;
SIGNAL \RAM_controller|Add3~10_combout\ : std_logic;
SIGNAL \RAM_controller|Add3~8_combout\ : std_logic;
SIGNAL \RAM_controller|Add4~1\ : std_logic;
SIGNAL \RAM_controller|Add4~3\ : std_logic;
SIGNAL \RAM_controller|Add4~5\ : std_logic;
SIGNAL \RAM_controller|Add4~7\ : std_logic;
SIGNAL \RAM_controller|Add4~9\ : std_logic;
SIGNAL \RAM_controller|Add4~10_combout\ : std_logic;
SIGNAL \RAM_controller|Add15~0_combout\ : std_logic;
SIGNAL \RAM_controller|LessThan11~0_combout\ : std_logic;
SIGNAL \RAM_controller|LessThan7~0_combout\ : std_logic;
SIGNAL \RAM_controller|LessThan7~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add16~1_cout\ : std_logic;
SIGNAL \RAM_controller|Add16~3\ : std_logic;
SIGNAL \RAM_controller|Add16~5\ : std_logic;
SIGNAL \RAM_controller|Add16~7\ : std_logic;
SIGNAL \RAM_controller|Add16~9\ : std_logic;
SIGNAL \RAM_controller|Add16~11\ : std_logic;
SIGNAL \RAM_controller|Add16~13\ : std_logic;
SIGNAL \RAM_controller|Add16~15\ : std_logic;
SIGNAL \RAM_controller|Add16~17\ : std_logic;
SIGNAL \RAM_controller|Add16~18_combout\ : std_logic;
SIGNAL \RAM_controller|Add16~16_combout\ : std_logic;
SIGNAL \RAM_controller|Add16~14_combout\ : std_logic;
SIGNAL \RAM_controller|Add16~12_combout\ : std_logic;
SIGNAL \RAM_controller|Add16~10_combout\ : std_logic;
SIGNAL \RAM_controller|Add16~8_combout\ : std_logic;
SIGNAL \RAM_controller|Add17~1\ : std_logic;
SIGNAL \RAM_controller|Add17~3\ : std_logic;
SIGNAL \RAM_controller|Add17~5\ : std_logic;
SIGNAL \RAM_controller|Add17~7\ : std_logic;
SIGNAL \RAM_controller|Add17~9\ : std_logic;
SIGNAL \RAM_controller|Add17~10_combout\ : std_logic;
SIGNAL \RAM_controller|Add17~12_combout\ : std_logic;
SIGNAL \RAM_controller|Add4~8_combout\ : std_logic;
SIGNAL \RAM_controller|Add17~8_combout\ : std_logic;
SIGNAL \RAM_controller|Add17~13_combout\ : std_logic;
SIGNAL \RAM_controller|Add17~6_combout\ : std_logic;
SIGNAL \RAM_controller|Add4~6_combout\ : std_logic;
SIGNAL \RAM_controller|Add17~14_combout\ : std_logic;
SIGNAL \RAM_controller|Add4~4_combout\ : std_logic;
SIGNAL \RAM_controller|Add17~4_combout\ : std_logic;
SIGNAL \RAM_controller|Add17~15_combout\ : std_logic;
SIGNAL \RAM_controller|Write_addressing~5_combout\ : std_logic;
SIGNAL \RAM_controller|Write_addressing~6_combout\ : std_logic;
SIGNAL \RAM_controller|Add17~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add4~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add17~16_combout\ : std_logic;
SIGNAL \RAM_controller|Add14~1\ : std_logic;
SIGNAL \RAM_controller|Add14~3\ : std_logic;
SIGNAL \RAM_controller|Add14~5\ : std_logic;
SIGNAL \RAM_controller|Add14~7\ : std_logic;
SIGNAL \RAM_controller|Add14~9\ : std_logic;
SIGNAL \RAM_controller|Add14~11\ : std_logic;
SIGNAL \RAM_controller|Add14~13\ : std_logic;
SIGNAL \RAM_controller|Add14~15\ : std_logic;
SIGNAL \RAM_controller|Add14~17\ : std_logic;
SIGNAL \RAM_controller|Add14~18_combout\ : std_logic;
SIGNAL \RAM_controller|Add17~0_combout\ : std_logic;
SIGNAL \RAM_controller|Add4~0_combout\ : std_logic;
SIGNAL \RAM_controller|Add17~17_combout\ : std_logic;
SIGNAL \RAM_controller|Add16~6_combout\ : std_logic;
SIGNAL \RAM_controller|Add3~6_combout\ : std_logic;
SIGNAL \RAM_controller|Add5~20_combout\ : std_logic;
SIGNAL \RAM_controller|Add14~16_combout\ : std_logic;
SIGNAL \RAM_controller|Add3~4_combout\ : std_logic;
SIGNAL \RAM_controller|Add16~4_combout\ : std_logic;
SIGNAL \RAM_controller|Add5~21_combout\ : std_logic;
SIGNAL \RAM_controller|Add14~14_combout\ : std_logic;
SIGNAL \RAM_controller|Add16~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add3~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add5~22_combout\ : std_logic;
SIGNAL \RAM_controller|Add14~12_combout\ : std_logic;
SIGNAL \RAM_controller|Add14~10_combout\ : std_logic;
SIGNAL \RAM_controller|Add5~24\ : std_logic;
SIGNAL \RAM_controller|Add5~26\ : std_logic;
SIGNAL \RAM_controller|Add5~28\ : std_logic;
SIGNAL \RAM_controller|Add5~30\ : std_logic;
SIGNAL \RAM_controller|Add5~32\ : std_logic;
SIGNAL \RAM_controller|Add5~34\ : std_logic;
SIGNAL \RAM_controller|Add5~36\ : std_logic;
SIGNAL \RAM_controller|Add5~38\ : std_logic;
SIGNAL \RAM_controller|Add5~40\ : std_logic;
SIGNAL \RAM_controller|Add5~41_combout\ : std_logic;
SIGNAL \RAM_controller|Add5~46_combout\ : std_logic;
SIGNAL \RAM_controller|Add15~1_combout\ : std_logic;
SIGNAL \RAM_controller|Add16~19\ : std_logic;
SIGNAL \RAM_controller|Add16~20_combout\ : std_logic;
SIGNAL \RAM_controller|Add17~11\ : std_logic;
SIGNAL \RAM_controller|Add17~18_combout\ : std_logic;
SIGNAL \RAM_controller|Add3~19\ : std_logic;
SIGNAL \RAM_controller|Add3~20_combout\ : std_logic;
SIGNAL \RAM_controller|Add4~11\ : std_logic;
SIGNAL \RAM_controller|Add4~12_combout\ : std_logic;
SIGNAL \RAM_controller|Add17~20_combout\ : std_logic;
SIGNAL \RAM_controller|Add5~42\ : std_logic;
SIGNAL \RAM_controller|Add5~43_combout\ : std_logic;
SIGNAL \RAM_controller|Add5~47_combout\ : std_logic;
SIGNAL \RAM_controller|Add5~39_combout\ : std_logic;
SIGNAL \RAM_controller|Add5~48_combout\ : std_logic;
SIGNAL \RAM_controller|writeEna_32~1_combout\ : std_logic;
SIGNAL \RAM_controller|Add31~39_combout\ : std_logic;
SIGNAL \RAM_controller|Add31~48_combout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add29~19\ : std_logic;
SIGNAL \RAM_controller|Add29~20_combout\ : std_logic;
SIGNAL \RAM_controller|Add30~11\ : std_logic;
SIGNAL \RAM_controller|Add30~12_combout\ : std_logic;
SIGNAL \RAM_controller|Add42~19\ : std_logic;
SIGNAL \RAM_controller|Add42~20_combout\ : std_logic;
SIGNAL \RAM_controller|Add41~1_combout\ : std_logic;
SIGNAL \RAM_controller|Add43~11\ : std_logic;
SIGNAL \RAM_controller|Add43~18_combout\ : std_logic;
SIGNAL \RAM_controller|Add43~20_combout\ : std_logic;
SIGNAL \RAM_controller|Add31~42\ : std_logic;
SIGNAL \RAM_controller|Add31~43_combout\ : std_logic;
SIGNAL \RAM_controller|Add31~47_combout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~1_combout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_b_store~q\ : std_logic;
SIGNAL \RAM_controller|readEna_32~2_combout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~0_combout\ : std_logic;
SIGNAL \SW[1]~inputclkctrl_outclk\ : std_logic;
SIGNAL \SW[3]~input_o\ : std_logic;
SIGNAL \RAM_controller|Add14~0_combout\ : std_logic;
SIGNAL \RAM_controller|writeDir_32[0]~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add14~2_combout\ : std_logic;
SIGNAL \RAM_controller|writeDir_32[1]~3_combout\ : std_logic;
SIGNAL \RAM_controller|Add14~4_combout\ : std_logic;
SIGNAL \RAM_controller|writeDir_32[2]~4_combout\ : std_logic;
SIGNAL \RAM_controller|Add14~6_combout\ : std_logic;
SIGNAL \RAM_controller|writeDir_32[3]~5_combout\ : std_logic;
SIGNAL \RAM_controller|Add14~8_combout\ : std_logic;
SIGNAL \RAM_controller|writeDir_32[4]~6_combout\ : std_logic;
SIGNAL \RAM_controller|Add5~23_combout\ : std_logic;
SIGNAL \RAM_controller|Add5~45_combout\ : std_logic;
SIGNAL \RAM_controller|Add5~25_combout\ : std_logic;
SIGNAL \RAM_controller|Add5~49_combout\ : std_logic;
SIGNAL \RAM_controller|Add5~27_combout\ : std_logic;
SIGNAL \RAM_controller|Add5~50_combout\ : std_logic;
SIGNAL \RAM_controller|Add5~29_combout\ : std_logic;
SIGNAL \RAM_controller|Add5~51_combout\ : std_logic;
SIGNAL \RAM_controller|Add5~31_combout\ : std_logic;
SIGNAL \RAM_controller|Add5~52_combout\ : std_logic;
SIGNAL \RAM_controller|Add5~33_combout\ : std_logic;
SIGNAL \RAM_controller|Add5~53_combout\ : std_logic;
SIGNAL \RAM_controller|Add5~35_combout\ : std_logic;
SIGNAL \RAM_controller|Add5~54_combout\ : std_logic;
SIGNAL \RAM_controller|Add5~37_combout\ : std_logic;
SIGNAL \RAM_controller|Add5~55_combout\ : std_logic;
SIGNAL \RAM_controller|Add40~0_combout\ : std_logic;
SIGNAL \RAM_controller|readDir_32[0]~1_combout\ : std_logic;
SIGNAL \RAM_controller|Add40~2_combout\ : std_logic;
SIGNAL \RAM_controller|readDir_32[1]~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add40~4_combout\ : std_logic;
SIGNAL \RAM_controller|readDir_32[2]~3_combout\ : std_logic;
SIGNAL \RAM_controller|Add40~6_combout\ : std_logic;
SIGNAL \RAM_controller|readDir_32[3]~4_combout\ : std_logic;
SIGNAL \RAM_controller|Add40~8_combout\ : std_logic;
SIGNAL \RAM_controller|readDir_32[4]~5_combout\ : std_logic;
SIGNAL \RAM_controller|Add31~23_combout\ : std_logic;
SIGNAL \RAM_controller|Add31~45_combout\ : std_logic;
SIGNAL \RAM_controller|Add31~25_combout\ : std_logic;
SIGNAL \RAM_controller|Add31~49_combout\ : std_logic;
SIGNAL \RAM_controller|Add31~27_combout\ : std_logic;
SIGNAL \RAM_controller|Add31~50_combout\ : std_logic;
SIGNAL \RAM_controller|Add31~29_combout\ : std_logic;
SIGNAL \RAM_controller|Add31~51_combout\ : std_logic;
SIGNAL \RAM_controller|Add31~31_combout\ : std_logic;
SIGNAL \RAM_controller|Add31~52_combout\ : std_logic;
SIGNAL \RAM_controller|Add31~33_combout\ : std_logic;
SIGNAL \RAM_controller|Add31~53_combout\ : std_logic;
SIGNAL \RAM_controller|Add31~35_combout\ : std_logic;
SIGNAL \RAM_controller|Add31~54_combout\ : std_logic;
SIGNAL \RAM_controller|Add31~37_combout\ : std_logic;
SIGNAL \RAM_controller|Add31~55_combout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a16~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode379w[3]~0_combout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a20~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~0_combout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode399w[3]~0_combout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a28~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode389w[3]~0_combout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a24~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~1_combout\ : std_logic;
SIGNAL \VGA_controller|LessThan6~0_combout\ : std_logic;
SIGNAL \VGA_controller|video_on_h~q\ : std_logic;
SIGNAL \VGA_controller|LessThan7~0_combout\ : std_logic;
SIGNAL \VGA_controller|LessThan7~1_combout\ : std_logic;
SIGNAL \VGA_controller|video_on_v~q\ : std_logic;
SIGNAL \RAM_controller|Par_Reg~2_combout\ : std_logic;
SIGNAL \RAM_controller|Par_Reg~1_combout\ : std_logic;
SIGNAL \RAM_controller|Par_Reg~3_combout\ : std_logic;
SIGNAL \RAM_controller|Par_Reg~4_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~67_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~23_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~81_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~7_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~80_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~38_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~25_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~71_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~1_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~68_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~19_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~70_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~11_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~69_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~31_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~32_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~27_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~75_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~17_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~74_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~3_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~73_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~33_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~9_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~72_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~34_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~13_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~76_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~5_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~77_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~21_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~78_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~35_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~29_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~79_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~36_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~37_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~39_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~0_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~26_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~31_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~32_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~30_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~28_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~7_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~8_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~2_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~8_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~4_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~6_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~0_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~1_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~10_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~15_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~16_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~12_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~14_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~2_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~3_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~20_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~22_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~4_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~24_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~18_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~5_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~6_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~9_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~33_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~37_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~34_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~36_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~35_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~10_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~11_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~49_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~46_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~48_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~47_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~17_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~18_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~41_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~38_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~39_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~40_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~12_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~13_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~45_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~44_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~43_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~14_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~42_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~15_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~16_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~19_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~50_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~54_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~53_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~52_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~20_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~51_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~21_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~63_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~66_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~64_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~65_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~27_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~28_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~62_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~59_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~60_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~61_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~24_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~25_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~55_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~57_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~56_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~22_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~58_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~23_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~26_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~29_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~30_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~40_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~252_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~265_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~268_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~267_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~266_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~154_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~155_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~253_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~256_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~254_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~255_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~147_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~148_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~264_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~263_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~262_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~151_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~261_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~152_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~260_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~257_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~259_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~258_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~149_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~150_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~153_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~156_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~218_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~234_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~231_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~232_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~233_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~133_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~134_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~219_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~222_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~220_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~221_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~126_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~127_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~227_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~230_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~228_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~229_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~130_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~131_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~226_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~223_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~224_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~225_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~128_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~129_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~132_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~135_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~235_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~247_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~245_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~246_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~140_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~244_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~141_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~240_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~242_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~241_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~138_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~243_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~139_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~142_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~236_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~239_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~237_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~238_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~136_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~137_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~251_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~248_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~250_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~249_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~143_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~144_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~145_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~146_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~157_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~133_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~137_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~136_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~135_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~72_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~134_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~73_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~147_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~148_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~79_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~146_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~149_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~80_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~145_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~142_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~143_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~144_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~76_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~77_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~138_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~141_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~140_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~139_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~74_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~75_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~78_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~81_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~82_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~95_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~97_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~96_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~48_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~98_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~49_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~83_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~85_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~84_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~41_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~86_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~42_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~87_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~90_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~89_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~88_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~43_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~44_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~91_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~94_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~93_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~92_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~45_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~46_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~47_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~50_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~116_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~132_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~131_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~130_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~68_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~129_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~69_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~120_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~117_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~118_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~119_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~61_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~62_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~124_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~121_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~123_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~122_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~63_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~64_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~128_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~126_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~127_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~65_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~125_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~66_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~67_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~70_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~99_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~112_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~115_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~114_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~113_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~58_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~59_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~103_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~100_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~102_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~101_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~51_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~52_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~104_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~107_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~105_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~106_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~53_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~54_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~111_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~108_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~110_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~109_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~55_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~56_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~57_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~60_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~71_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~82_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~201_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~214_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~215_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~216_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~121_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~217_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~122_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~202_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~205_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~203_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~204_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~114_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~115_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~213_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~210_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~212_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~211_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~118_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~119_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~206_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~207_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~208_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~116_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~209_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~117_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~120_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~123_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~150_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~166_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~163_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~164_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~165_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~90_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~91_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~154_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~152_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~153_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~83_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~151_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~84_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~155_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~156_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~157_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~85_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~158_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~86_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~162_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~159_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~161_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~160_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~87_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~88_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~89_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~92_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~184_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~185_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~188_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~186_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~187_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~103_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~104_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~197_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~200_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~199_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~198_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~110_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~111_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~192_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~189_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~191_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~190_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~105_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~106_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~196_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~193_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~195_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~194_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~107_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~108_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~109_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~112_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~167_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~171_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~168_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~169_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~170_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~93_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~94_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~183_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~180_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~182_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~181_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~100_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~101_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~172_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~175_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~173_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~174_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~95_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~96_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~179_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~176_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~178_combout\ : std_logic;
SIGNAL \RAM_controller|Decoder0~177_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~97_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~98_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~99_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~102_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~113_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~124_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~125_combout\ : std_logic;
SIGNAL \RAM_controller|Mux0~158_combout\ : std_logic;
SIGNAL \VGA_controller|red~2_combout\ : std_logic;
SIGNAL \VGA_controller|red~3_combout\ : std_logic;
SIGNAL \RAM_controller|LessThan20~2_combout\ : std_logic;
SIGNAL \VGA_controller|red~4_combout\ : std_logic;
SIGNAL \VGA_controller|red~5_combout\ : std_logic;
SIGNAL \VGA_controller|red~12_combout\ : std_logic;
SIGNAL \RAM_controller|D_out[0]~0_combout\ : std_logic;
SIGNAL \VGA_controller|red~7_combout\ : std_logic;
SIGNAL \VGA_controller|red~6_combout\ : std_logic;
SIGNAL \RAM_controller|writeEna_8~0_combout\ : std_logic;
SIGNAL \RAM_controller|writeEna_8~1_combout\ : std_logic;
SIGNAL \RAM_controller|LessThan10~2_combout\ : std_logic;
SIGNAL \RAM_controller|writeDir_8[13]~0_combout\ : std_logic;
SIGNAL \RAM_controller|writeDir_8[13]~1_combout\ : std_logic;
SIGNAL \RAM_controller|writeDir_8[13]~1clkctrl_outclk\ : std_logic;
SIGNAL \RAM_controller|Add23~1\ : std_logic;
SIGNAL \RAM_controller|Add23~3\ : std_logic;
SIGNAL \RAM_controller|Add23~4_combout\ : std_logic;
SIGNAL \RAM_controller|Add23~5\ : std_logic;
SIGNAL \RAM_controller|Add23~7\ : std_logic;
SIGNAL \RAM_controller|Add23~9\ : std_logic;
SIGNAL \RAM_controller|Add23~11\ : std_logic;
SIGNAL \RAM_controller|Add23~12_combout\ : std_logic;
SIGNAL \RAM_controller|Add23~10_combout\ : std_logic;
SIGNAL \RAM_controller|Add23~8_combout\ : std_logic;
SIGNAL \RAM_controller|Add23~6_combout\ : std_logic;
SIGNAL \RAM_controller|Add23~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add23~0_combout\ : std_logic;
SIGNAL \RAM_controller|Add24~1_cout\ : std_logic;
SIGNAL \RAM_controller|Add24~3\ : std_logic;
SIGNAL \RAM_controller|Add24~5\ : std_logic;
SIGNAL \RAM_controller|Add24~7\ : std_logic;
SIGNAL \RAM_controller|Add24~9\ : std_logic;
SIGNAL \RAM_controller|Add24~11\ : std_logic;
SIGNAL \RAM_controller|Add24~13\ : std_logic;
SIGNAL \RAM_controller|Add24~15\ : std_logic;
SIGNAL \RAM_controller|Add24~16_combout\ : std_logic;
SIGNAL \RAM_controller|Add24~14_combout\ : std_logic;
SIGNAL \RAM_controller|Add24~12_combout\ : std_logic;
SIGNAL \RAM_controller|Add24~10_combout\ : std_logic;
SIGNAL \RAM_controller|Add24~8_combout\ : std_logic;
SIGNAL \RAM_controller|Add25~1\ : std_logic;
SIGNAL \RAM_controller|Add25~3\ : std_logic;
SIGNAL \RAM_controller|Add25~5\ : std_logic;
SIGNAL \RAM_controller|Add25~7\ : std_logic;
SIGNAL \RAM_controller|Add25~8_combout\ : std_logic;
SIGNAL \RAM_controller|Add10~1\ : std_logic;
SIGNAL \RAM_controller|Add10~3\ : std_logic;
SIGNAL \RAM_controller|Add10~5\ : std_logic;
SIGNAL \RAM_controller|Add10~7\ : std_logic;
SIGNAL \RAM_controller|Add10~9\ : std_logic;
SIGNAL \RAM_controller|Add10~11\ : std_logic;
SIGNAL \RAM_controller|Add10~13\ : std_logic;
SIGNAL \RAM_controller|Add10~14_combout\ : std_logic;
SIGNAL \RAM_controller|Add10~12_combout\ : std_logic;
SIGNAL \RAM_controller|Add10~10_combout\ : std_logic;
SIGNAL \RAM_controller|Add10~8_combout\ : std_logic;
SIGNAL \RAM_controller|Add10~6_combout\ : std_logic;
SIGNAL \RAM_controller|Add10~4_combout\ : std_logic;
SIGNAL \RAM_controller|Add10~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add10~0_combout\ : std_logic;
SIGNAL \RAM_controller|Add11~1_cout\ : std_logic;
SIGNAL \RAM_controller|Add11~3\ : std_logic;
SIGNAL \RAM_controller|Add11~5\ : std_logic;
SIGNAL \RAM_controller|Add11~7\ : std_logic;
SIGNAL \RAM_controller|Add11~9\ : std_logic;
SIGNAL \RAM_controller|Add11~11\ : std_logic;
SIGNAL \RAM_controller|Add11~13\ : std_logic;
SIGNAL \RAM_controller|Add11~15\ : std_logic;
SIGNAL \RAM_controller|Add11~16_combout\ : std_logic;
SIGNAL \RAM_controller|Add11~14_combout\ : std_logic;
SIGNAL \RAM_controller|Add11~12_combout\ : std_logic;
SIGNAL \RAM_controller|Add11~10_combout\ : std_logic;
SIGNAL \RAM_controller|Add11~8_combout\ : std_logic;
SIGNAL \RAM_controller|Add12~1\ : std_logic;
SIGNAL \RAM_controller|Add12~3\ : std_logic;
SIGNAL \RAM_controller|Add12~5\ : std_logic;
SIGNAL \RAM_controller|Add12~7\ : std_logic;
SIGNAL \RAM_controller|Add12~8_combout\ : std_logic;
SIGNAL \RAM_controller|Add25~10_combout\ : std_logic;
SIGNAL \RAM_controller|Add25~6_combout\ : std_logic;
SIGNAL \RAM_controller|Add12~6_combout\ : std_logic;
SIGNAL \RAM_controller|Add25~11_combout\ : std_logic;
SIGNAL \RAM_controller|Add12~4_combout\ : std_logic;
SIGNAL \RAM_controller|Add25~4_combout\ : std_logic;
SIGNAL \RAM_controller|Add25~12_combout\ : std_logic;
SIGNAL \RAM_controller|Add25~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add12~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add25~13_combout\ : std_logic;
SIGNAL \RAM_controller|Add12~0_combout\ : std_logic;
SIGNAL \RAM_controller|Add25~0_combout\ : std_logic;
SIGNAL \RAM_controller|Add25~14_combout\ : std_logic;
SIGNAL \RAM_controller|Add11~6_combout\ : std_logic;
SIGNAL \RAM_controller|Add24~6_combout\ : std_logic;
SIGNAL \RAM_controller|Add13~0_combout\ : std_logic;
SIGNAL \RAM_controller|Add24~4_combout\ : std_logic;
SIGNAL \RAM_controller|Add11~4_combout\ : std_logic;
SIGNAL \RAM_controller|Add13~1_combout\ : std_logic;
SIGNAL \RAM_controller|Add11~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add24~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add13~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add13~4\ : std_logic;
SIGNAL \RAM_controller|Add13~6\ : std_logic;
SIGNAL \RAM_controller|Add13~8\ : std_logic;
SIGNAL \RAM_controller|Add13~10\ : std_logic;
SIGNAL \RAM_controller|Add13~12\ : std_logic;
SIGNAL \RAM_controller|Add13~14\ : std_logic;
SIGNAL \RAM_controller|Add13~16\ : std_logic;
SIGNAL \RAM_controller|Add13~18\ : std_logic;
SIGNAL \RAM_controller|Add13~19_combout\ : std_logic;
SIGNAL \RAM_controller|Add13~21_combout\ : std_logic;
SIGNAL \RAM_controller|LessThan16~0_combout\ : std_logic;
SIGNAL \RAM_controller|readEna_8~0_combout\ : std_logic;
SIGNAL \RAM_controller|readEna_8~1_combout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|rden_b_store~q\ : std_logic;
SIGNAL \RAM_controller|Add36~1\ : std_logic;
SIGNAL \RAM_controller|Add36~3\ : std_logic;
SIGNAL \RAM_controller|Add36~5\ : std_logic;
SIGNAL \RAM_controller|Add36~6_combout\ : std_logic;
SIGNAL \RAM_controller|Add36~7\ : std_logic;
SIGNAL \RAM_controller|Add36~9\ : std_logic;
SIGNAL \RAM_controller|Add36~11\ : std_logic;
SIGNAL \RAM_controller|Add36~13\ : std_logic;
SIGNAL \RAM_controller|Add36~14_combout\ : std_logic;
SIGNAL \RAM_controller|Add36~12_combout\ : std_logic;
SIGNAL \RAM_controller|Add36~10_combout\ : std_logic;
SIGNAL \RAM_controller|Add36~8_combout\ : std_logic;
SIGNAL \RAM_controller|Add36~4_combout\ : std_logic;
SIGNAL \RAM_controller|Add36~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add36~0_combout\ : std_logic;
SIGNAL \RAM_controller|Add37~1_cout\ : std_logic;
SIGNAL \RAM_controller|Add37~3\ : std_logic;
SIGNAL \RAM_controller|Add37~5\ : std_logic;
SIGNAL \RAM_controller|Add37~7\ : std_logic;
SIGNAL \RAM_controller|Add37~9\ : std_logic;
SIGNAL \RAM_controller|Add37~11\ : std_logic;
SIGNAL \RAM_controller|Add37~13\ : std_logic;
SIGNAL \RAM_controller|Add37~15\ : std_logic;
SIGNAL \RAM_controller|Add37~16_combout\ : std_logic;
SIGNAL \RAM_controller|Add37~14_combout\ : std_logic;
SIGNAL \RAM_controller|Add37~12_combout\ : std_logic;
SIGNAL \RAM_controller|Add37~10_combout\ : std_logic;
SIGNAL \RAM_controller|Add37~8_combout\ : std_logic;
SIGNAL \RAM_controller|Add38~1\ : std_logic;
SIGNAL \RAM_controller|Add38~3\ : std_logic;
SIGNAL \RAM_controller|Add38~5\ : std_logic;
SIGNAL \RAM_controller|Add38~7\ : std_logic;
SIGNAL \RAM_controller|Add38~8_combout\ : std_logic;
SIGNAL \RAM_controller|Add49~1\ : std_logic;
SIGNAL \RAM_controller|Add49~3\ : std_logic;
SIGNAL \RAM_controller|Add49~5\ : std_logic;
SIGNAL \RAM_controller|Add49~7\ : std_logic;
SIGNAL \RAM_controller|Add49~9\ : std_logic;
SIGNAL \RAM_controller|Add49~11\ : std_logic;
SIGNAL \RAM_controller|Add49~12_combout\ : std_logic;
SIGNAL \RAM_controller|Add49~10_combout\ : std_logic;
SIGNAL \RAM_controller|Add49~8_combout\ : std_logic;
SIGNAL \RAM_controller|Add49~6_combout\ : std_logic;
SIGNAL \RAM_controller|Add49~4_combout\ : std_logic;
SIGNAL \RAM_controller|Add49~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add49~0_combout\ : std_logic;
SIGNAL \RAM_controller|Add50~1_cout\ : std_logic;
SIGNAL \RAM_controller|Add50~3\ : std_logic;
SIGNAL \RAM_controller|Add50~5\ : std_logic;
SIGNAL \RAM_controller|Add50~7\ : std_logic;
SIGNAL \RAM_controller|Add50~9\ : std_logic;
SIGNAL \RAM_controller|Add50~11\ : std_logic;
SIGNAL \RAM_controller|Add50~13\ : std_logic;
SIGNAL \RAM_controller|Add50~15\ : std_logic;
SIGNAL \RAM_controller|Add50~16_combout\ : std_logic;
SIGNAL \RAM_controller|Add50~14_combout\ : std_logic;
SIGNAL \RAM_controller|Add50~12_combout\ : std_logic;
SIGNAL \RAM_controller|Add50~10_combout\ : std_logic;
SIGNAL \RAM_controller|Add50~8_combout\ : std_logic;
SIGNAL \RAM_controller|Add51~1\ : std_logic;
SIGNAL \RAM_controller|Add51~3\ : std_logic;
SIGNAL \RAM_controller|Add51~5\ : std_logic;
SIGNAL \RAM_controller|Add51~7\ : std_logic;
SIGNAL \RAM_controller|Add51~8_combout\ : std_logic;
SIGNAL \RAM_controller|read_addressing~4_combout\ : std_logic;
SIGNAL \RAM_controller|Add51~10_combout\ : std_logic;
SIGNAL \RAM_controller|Add38~6_combout\ : std_logic;
SIGNAL \RAM_controller|Add51~6_combout\ : std_logic;
SIGNAL \RAM_controller|Add51~11_combout\ : std_logic;
SIGNAL \RAM_controller|Add51~4_combout\ : std_logic;
SIGNAL \RAM_controller|Add38~4_combout\ : std_logic;
SIGNAL \RAM_controller|Add51~12_combout\ : std_logic;
SIGNAL \RAM_controller|Add38~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add51~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add51~13_combout\ : std_logic;
SIGNAL \RAM_controller|Add51~0_combout\ : std_logic;
SIGNAL \RAM_controller|Add38~0_combout\ : std_logic;
SIGNAL \RAM_controller|Add51~14_combout\ : std_logic;
SIGNAL \RAM_controller|Add37~6_combout\ : std_logic;
SIGNAL \RAM_controller|Add50~6_combout\ : std_logic;
SIGNAL \RAM_controller|Add39~16_combout\ : std_logic;
SIGNAL \RAM_controller|Add50~4_combout\ : std_logic;
SIGNAL \RAM_controller|Add37~4_combout\ : std_logic;
SIGNAL \RAM_controller|Add39~17_combout\ : std_logic;
SIGNAL \RAM_controller|Add37~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add50~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add39~18_combout\ : std_logic;
SIGNAL \RAM_controller|Add39~20\ : std_logic;
SIGNAL \RAM_controller|Add39~22\ : std_logic;
SIGNAL \RAM_controller|Add39~24\ : std_logic;
SIGNAL \RAM_controller|Add39~26\ : std_logic;
SIGNAL \RAM_controller|Add39~28\ : std_logic;
SIGNAL \RAM_controller|Add39~30\ : std_logic;
SIGNAL \RAM_controller|Add39~32\ : std_logic;
SIGNAL \RAM_controller|Add39~34\ : std_logic;
SIGNAL \RAM_controller|Add39~35_combout\ : std_logic;
SIGNAL \RAM_controller|Add39~38_combout\ : std_logic;
SIGNAL \RAM_controller|LessThan24~1_combout\ : std_logic;
SIGNAL \RAM_controller|readDir_8[13]~0_combout\ : std_logic;
SIGNAL \RAM_controller|readDir_8[13]~1_combout\ : std_logic;
SIGNAL \RAM_controller|readDir_8[13]~1clkctrl_outclk\ : std_logic;
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|rden_decode_b|eq_node[1]~4_combout\ : std_logic;
SIGNAL \RAM_controller|Write_addressing~8_combout\ : std_logic;
SIGNAL \RAM_controller|writeDir_8[0]~2_combout\ : std_logic;
SIGNAL \RAM_controller|writeDir_8[1]~3_combout\ : std_logic;
SIGNAL \RAM_controller|writeDir_8[2]~4_combout\ : std_logic;
SIGNAL \RAM_controller|writeDir_8[3]~5_combout\ : std_logic;
SIGNAL \RAM_controller|writeDir_8[4]~6_combout\ : std_logic;
SIGNAL \RAM_controller|Add13~3_combout\ : std_logic;
SIGNAL \RAM_controller|Add13~22_combout\ : std_logic;
SIGNAL \RAM_controller|Add13~5_combout\ : std_logic;
SIGNAL \RAM_controller|Add13~23_combout\ : std_logic;
SIGNAL \RAM_controller|Add13~7_combout\ : std_logic;
SIGNAL \RAM_controller|Add13~24_combout\ : std_logic;
SIGNAL \RAM_controller|Add13~9_combout\ : std_logic;
SIGNAL \RAM_controller|Add13~25_combout\ : std_logic;
SIGNAL \RAM_controller|Add13~11_combout\ : std_logic;
SIGNAL \RAM_controller|Add13~26_combout\ : std_logic;
SIGNAL \RAM_controller|Add13~13_combout\ : std_logic;
SIGNAL \RAM_controller|Add13~27_combout\ : std_logic;
SIGNAL \RAM_controller|Add13~15_combout\ : std_logic;
SIGNAL \RAM_controller|Add13~28_combout\ : std_logic;
SIGNAL \RAM_controller|Add13~17_combout\ : std_logic;
SIGNAL \RAM_controller|Add13~29_combout\ : std_logic;
SIGNAL \RAM_controller|readDir_8[1]~2_combout\ : std_logic;
SIGNAL \RAM_controller|readDir_8[0]~3_combout\ : std_logic;
SIGNAL \RAM_controller|readDir_8[1]~4_combout\ : std_logic;
SIGNAL \RAM_controller|readDir_8[2]~5_combout\ : std_logic;
SIGNAL \RAM_controller|readDir_8[3]~6_combout\ : std_logic;
SIGNAL \RAM_controller|readDir_8[4]~7_combout\ : std_logic;
SIGNAL \RAM_controller|Add39~19_combout\ : std_logic;
SIGNAL \RAM_controller|Add39~37_combout\ : std_logic;
SIGNAL \RAM_controller|Add39~21_combout\ : std_logic;
SIGNAL \RAM_controller|Add39~39_combout\ : std_logic;
SIGNAL \RAM_controller|Add39~23_combout\ : std_logic;
SIGNAL \RAM_controller|Add39~40_combout\ : std_logic;
SIGNAL \RAM_controller|Add39~25_combout\ : std_logic;
SIGNAL \RAM_controller|Add39~41_combout\ : std_logic;
SIGNAL \RAM_controller|Add39~27_combout\ : std_logic;
SIGNAL \RAM_controller|Add39~42_combout\ : std_logic;
SIGNAL \RAM_controller|Add39~29_combout\ : std_logic;
SIGNAL \RAM_controller|Add39~43_combout\ : std_logic;
SIGNAL \RAM_controller|Add39~31_combout\ : std_logic;
SIGNAL \RAM_controller|Add39~44_combout\ : std_logic;
SIGNAL \RAM_controller|Add39~33_combout\ : std_logic;
SIGNAL \RAM_controller|Add39~45_combout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a4~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode359w[3]~0_combout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a12~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a8~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~2_combout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a4~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~3_combout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|_~0_combout\ : std_logic;
SIGNAL \RAM_controller|D_out[0]~1_combout\ : std_logic;
SIGNAL \RAM_controller|D_out[0]~2_combout\ : std_logic;
SIGNAL \RAM_controller|D_out[0]~3_combout\ : std_logic;
SIGNAL \RAM_controller|writeDir_16[14]~1_combout\ : std_logic;
SIGNAL \RAM_controller|writeDir_16[14]~2_combout\ : std_logic;
SIGNAL \RAM_controller|writeDir_16[14]~2clkctrl_outclk\ : std_logic;
SIGNAL \RAM_controller|Add6~1\ : std_logic;
SIGNAL \RAM_controller|Add6~3\ : std_logic;
SIGNAL \RAM_controller|Add6~5\ : std_logic;
SIGNAL \RAM_controller|Add6~7\ : std_logic;
SIGNAL \RAM_controller|Add6~8_combout\ : std_logic;
SIGNAL \RAM_controller|Add6~9\ : std_logic;
SIGNAL \RAM_controller|Add6~11\ : std_logic;
SIGNAL \RAM_controller|Add6~13\ : std_logic;
SIGNAL \RAM_controller|Add6~15\ : std_logic;
SIGNAL \RAM_controller|Add6~16_combout\ : std_logic;
SIGNAL \RAM_controller|Add6~14_combout\ : std_logic;
SIGNAL \RAM_controller|Add6~12_combout\ : std_logic;
SIGNAL \RAM_controller|Add6~10_combout\ : std_logic;
SIGNAL \RAM_controller|Add6~6_combout\ : std_logic;
SIGNAL \RAM_controller|Add6~4_combout\ : std_logic;
SIGNAL \RAM_controller|Add6~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add6~0_combout\ : std_logic;
SIGNAL \RAM_controller|Add7~1_cout\ : std_logic;
SIGNAL \RAM_controller|Add7~3\ : std_logic;
SIGNAL \RAM_controller|Add7~5\ : std_logic;
SIGNAL \RAM_controller|Add7~7\ : std_logic;
SIGNAL \RAM_controller|Add7~9\ : std_logic;
SIGNAL \RAM_controller|Add7~11\ : std_logic;
SIGNAL \RAM_controller|Add7~13\ : std_logic;
SIGNAL \RAM_controller|Add7~15\ : std_logic;
SIGNAL \RAM_controller|Add7~17\ : std_logic;
SIGNAL \RAM_controller|Add7~18_combout\ : std_logic;
SIGNAL \RAM_controller|Add7~16_combout\ : std_logic;
SIGNAL \RAM_controller|Add7~14_combout\ : std_logic;
SIGNAL \RAM_controller|Add7~12_combout\ : std_logic;
SIGNAL \RAM_controller|Add7~10_combout\ : std_logic;
SIGNAL \RAM_controller|Add7~8_combout\ : std_logic;
SIGNAL \RAM_controller|Add8~1\ : std_logic;
SIGNAL \RAM_controller|Add8~3\ : std_logic;
SIGNAL \RAM_controller|Add8~5\ : std_logic;
SIGNAL \RAM_controller|Add8~7\ : std_logic;
SIGNAL \RAM_controller|Add8~9\ : std_logic;
SIGNAL \RAM_controller|Add8~10_combout\ : std_logic;
SIGNAL \RAM_controller|Add19~1\ : std_logic;
SIGNAL \RAM_controller|Add19~3\ : std_logic;
SIGNAL \RAM_controller|Add19~5\ : std_logic;
SIGNAL \RAM_controller|Add19~7\ : std_logic;
SIGNAL \RAM_controller|Add19~9\ : std_logic;
SIGNAL \RAM_controller|Add19~11\ : std_logic;
SIGNAL \RAM_controller|Add19~12_combout\ : std_logic;
SIGNAL \RAM_controller|Add19~10_combout\ : std_logic;
SIGNAL \RAM_controller|Add19~8_combout\ : std_logic;
SIGNAL \RAM_controller|Add19~6_combout\ : std_logic;
SIGNAL \RAM_controller|Add19~4_combout\ : std_logic;
SIGNAL \RAM_controller|Add19~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add19~0_combout\ : std_logic;
SIGNAL \RAM_controller|Add20~1_cout\ : std_logic;
SIGNAL \RAM_controller|Add20~3\ : std_logic;
SIGNAL \RAM_controller|Add20~5\ : std_logic;
SIGNAL \RAM_controller|Add20~7\ : std_logic;
SIGNAL \RAM_controller|Add20~9\ : std_logic;
SIGNAL \RAM_controller|Add20~11\ : std_logic;
SIGNAL \RAM_controller|Add20~13\ : std_logic;
SIGNAL \RAM_controller|Add20~15\ : std_logic;
SIGNAL \RAM_controller|Add20~17\ : std_logic;
SIGNAL \RAM_controller|Add20~18_combout\ : std_logic;
SIGNAL \RAM_controller|Add20~16_combout\ : std_logic;
SIGNAL \RAM_controller|Add20~14_combout\ : std_logic;
SIGNAL \RAM_controller|Add20~12_combout\ : std_logic;
SIGNAL \RAM_controller|Add20~10_combout\ : std_logic;
SIGNAL \RAM_controller|Add20~8_combout\ : std_logic;
SIGNAL \RAM_controller|Add21~1\ : std_logic;
SIGNAL \RAM_controller|Add21~3\ : std_logic;
SIGNAL \RAM_controller|Add21~5\ : std_logic;
SIGNAL \RAM_controller|Add21~7\ : std_logic;
SIGNAL \RAM_controller|Add21~9\ : std_logic;
SIGNAL \RAM_controller|Add21~15_combout\ : std_logic;
SIGNAL \RAM_controller|Add21~17_combout\ : std_logic;
SIGNAL \RAM_controller|Add8~8_combout\ : std_logic;
SIGNAL \RAM_controller|Add21~8_combout\ : std_logic;
SIGNAL \RAM_controller|Add21~10_combout\ : std_logic;
SIGNAL \RAM_controller|Add8~6_combout\ : std_logic;
SIGNAL \RAM_controller|Add21~6_combout\ : std_logic;
SIGNAL \RAM_controller|Add21~11_combout\ : std_logic;
SIGNAL \RAM_controller|Add8~4_combout\ : std_logic;
SIGNAL \RAM_controller|Add21~4_combout\ : std_logic;
SIGNAL \RAM_controller|Add21~12_combout\ : std_logic;
SIGNAL \RAM_controller|Add21~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add8~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add21~13_combout\ : std_logic;
SIGNAL \RAM_controller|Add8~0_combout\ : std_logic;
SIGNAL \RAM_controller|Add21~0_combout\ : std_logic;
SIGNAL \RAM_controller|Add21~14_combout\ : std_logic;
SIGNAL \RAM_controller|Add7~6_combout\ : std_logic;
SIGNAL \RAM_controller|Add20~6_combout\ : std_logic;
SIGNAL \RAM_controller|Add9~0_combout\ : std_logic;
SIGNAL \RAM_controller|Add7~4_combout\ : std_logic;
SIGNAL \RAM_controller|Add20~4_combout\ : std_logic;
SIGNAL \RAM_controller|Add9~1_combout\ : std_logic;
SIGNAL \RAM_controller|Add20~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add7~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add9~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add9~4\ : std_logic;
SIGNAL \RAM_controller|Add9~6\ : std_logic;
SIGNAL \RAM_controller|Add9~8\ : std_logic;
SIGNAL \RAM_controller|Add9~10\ : std_logic;
SIGNAL \RAM_controller|Add9~12\ : std_logic;
SIGNAL \RAM_controller|Add9~14\ : std_logic;
SIGNAL \RAM_controller|Add9~16\ : std_logic;
SIGNAL \RAM_controller|Add9~18\ : std_logic;
SIGNAL \RAM_controller|Add9~20\ : std_logic;
SIGNAL \RAM_controller|Add9~22_combout\ : std_logic;
SIGNAL \RAM_controller|Add9~24_combout\ : std_logic;
SIGNAL \RAM_controller|Add9~19_combout\ : std_logic;
SIGNAL \RAM_controller|Add9~21_combout\ : std_logic;
SIGNAL \RAM_controller|writeEna_16~0_combout\ : std_logic;
SIGNAL \RAM_controller|writeEna_16~1_combout\ : std_logic;
SIGNAL \RAM_controller|readEna_16~1_combout\ : std_logic;
SIGNAL \RAM_controller|readEna_16~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add32~1\ : std_logic;
SIGNAL \RAM_controller|Add32~3\ : std_logic;
SIGNAL \RAM_controller|Add32~5\ : std_logic;
SIGNAL \RAM_controller|Add32~7\ : std_logic;
SIGNAL \RAM_controller|Add32~9\ : std_logic;
SIGNAL \RAM_controller|Add32~11\ : std_logic;
SIGNAL \RAM_controller|Add32~13\ : std_logic;
SIGNAL \RAM_controller|Add32~15\ : std_logic;
SIGNAL \RAM_controller|Add32~16_combout\ : std_logic;
SIGNAL \RAM_controller|Add32~14_combout\ : std_logic;
SIGNAL \RAM_controller|Add32~12_combout\ : std_logic;
SIGNAL \RAM_controller|Add32~10_combout\ : std_logic;
SIGNAL \RAM_controller|Add32~8_combout\ : std_logic;
SIGNAL \RAM_controller|Add32~6_combout\ : std_logic;
SIGNAL \RAM_controller|Add32~4_combout\ : std_logic;
SIGNAL \RAM_controller|Add32~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add32~0_combout\ : std_logic;
SIGNAL \RAM_controller|Add33~1_cout\ : std_logic;
SIGNAL \RAM_controller|Add33~3\ : std_logic;
SIGNAL \RAM_controller|Add33~5\ : std_logic;
SIGNAL \RAM_controller|Add33~7\ : std_logic;
SIGNAL \RAM_controller|Add33~9\ : std_logic;
SIGNAL \RAM_controller|Add33~11\ : std_logic;
SIGNAL \RAM_controller|Add33~13\ : std_logic;
SIGNAL \RAM_controller|Add33~15\ : std_logic;
SIGNAL \RAM_controller|Add33~17\ : std_logic;
SIGNAL \RAM_controller|Add33~18_combout\ : std_logic;
SIGNAL \RAM_controller|Add33~16_combout\ : std_logic;
SIGNAL \RAM_controller|Add33~14_combout\ : std_logic;
SIGNAL \RAM_controller|Add33~12_combout\ : std_logic;
SIGNAL \RAM_controller|Add33~10_combout\ : std_logic;
SIGNAL \RAM_controller|Add33~8_combout\ : std_logic;
SIGNAL \RAM_controller|Add34~1\ : std_logic;
SIGNAL \RAM_controller|Add34~3\ : std_logic;
SIGNAL \RAM_controller|Add34~5\ : std_logic;
SIGNAL \RAM_controller|Add34~7\ : std_logic;
SIGNAL \RAM_controller|Add34~9\ : std_logic;
SIGNAL \RAM_controller|Add34~10_combout\ : std_logic;
SIGNAL \RAM_controller|Add45~1\ : std_logic;
SIGNAL \RAM_controller|Add45~3\ : std_logic;
SIGNAL \RAM_controller|Add45~4_combout\ : std_logic;
SIGNAL \RAM_controller|Add45~5\ : std_logic;
SIGNAL \RAM_controller|Add45~7\ : std_logic;
SIGNAL \RAM_controller|Add45~9\ : std_logic;
SIGNAL \RAM_controller|Add45~11\ : std_logic;
SIGNAL \RAM_controller|Add45~12_combout\ : std_logic;
SIGNAL \RAM_controller|Add45~10_combout\ : std_logic;
SIGNAL \RAM_controller|Add45~8_combout\ : std_logic;
SIGNAL \RAM_controller|Add45~6_combout\ : std_logic;
SIGNAL \RAM_controller|Add45~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add45~0_combout\ : std_logic;
SIGNAL \RAM_controller|Add46~1_cout\ : std_logic;
SIGNAL \RAM_controller|Add46~3\ : std_logic;
SIGNAL \RAM_controller|Add46~5\ : std_logic;
SIGNAL \RAM_controller|Add46~7\ : std_logic;
SIGNAL \RAM_controller|Add46~9\ : std_logic;
SIGNAL \RAM_controller|Add46~11\ : std_logic;
SIGNAL \RAM_controller|Add46~13\ : std_logic;
SIGNAL \RAM_controller|Add46~15\ : std_logic;
SIGNAL \RAM_controller|Add46~17\ : std_logic;
SIGNAL \RAM_controller|Add46~18_combout\ : std_logic;
SIGNAL \RAM_controller|Add46~16_combout\ : std_logic;
SIGNAL \RAM_controller|Add46~14_combout\ : std_logic;
SIGNAL \RAM_controller|Add46~12_combout\ : std_logic;
SIGNAL \RAM_controller|Add46~10_combout\ : std_logic;
SIGNAL \RAM_controller|Add46~8_combout\ : std_logic;
SIGNAL \RAM_controller|Add47~1\ : std_logic;
SIGNAL \RAM_controller|Add47~3\ : std_logic;
SIGNAL \RAM_controller|Add47~5\ : std_logic;
SIGNAL \RAM_controller|Add47~7\ : std_logic;
SIGNAL \RAM_controller|Add47~9\ : std_logic;
SIGNAL \RAM_controller|Add47~15_combout\ : std_logic;
SIGNAL \RAM_controller|Add47~17_combout\ : std_logic;
SIGNAL \RAM_controller|Add34~8_combout\ : std_logic;
SIGNAL \RAM_controller|Add47~8_combout\ : std_logic;
SIGNAL \RAM_controller|Add47~10_combout\ : std_logic;
SIGNAL \RAM_controller|Add34~6_combout\ : std_logic;
SIGNAL \RAM_controller|Add47~6_combout\ : std_logic;
SIGNAL \RAM_controller|Add47~11_combout\ : std_logic;
SIGNAL \RAM_controller|Add47~4_combout\ : std_logic;
SIGNAL \RAM_controller|Add34~4_combout\ : std_logic;
SIGNAL \RAM_controller|Add47~12_combout\ : std_logic;
SIGNAL \RAM_controller|Add47~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add34~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add47~13_combout\ : std_logic;
SIGNAL \RAM_controller|Add47~0_combout\ : std_logic;
SIGNAL \RAM_controller|Add34~0_combout\ : std_logic;
SIGNAL \RAM_controller|Add47~14_combout\ : std_logic;
SIGNAL \RAM_controller|Add33~6_combout\ : std_logic;
SIGNAL \RAM_controller|Add46~6_combout\ : std_logic;
SIGNAL \RAM_controller|Add35~0_combout\ : std_logic;
SIGNAL \RAM_controller|Add46~4_combout\ : std_logic;
SIGNAL \RAM_controller|Add33~4_combout\ : std_logic;
SIGNAL \RAM_controller|Add35~1_combout\ : std_logic;
SIGNAL \RAM_controller|Add46~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add33~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add35~2_combout\ : std_logic;
SIGNAL \RAM_controller|Add35~4\ : std_logic;
SIGNAL \RAM_controller|Add35~6\ : std_logic;
SIGNAL \RAM_controller|Add35~8\ : std_logic;
SIGNAL \RAM_controller|Add35~10\ : std_logic;
SIGNAL \RAM_controller|Add35~12\ : std_logic;
SIGNAL \RAM_controller|Add35~14\ : std_logic;
SIGNAL \RAM_controller|Add35~16\ : std_logic;
SIGNAL \RAM_controller|Add35~18\ : std_logic;
SIGNAL \RAM_controller|Add35~20\ : std_logic;
SIGNAL \RAM_controller|Add35~22_combout\ : std_logic;
SIGNAL \RAM_controller|Add35~24_combout\ : std_logic;
SIGNAL \RAM_controller|readDir_16[14]~1_combout\ : std_logic;
SIGNAL \RAM_controller|readDir_16[14]~2_combout\ : std_logic;
SIGNAL \RAM_controller|readDir_16[14]~2clkctrl_outclk\ : std_logic;
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|_~1_combout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_b_store~q\ : std_logic;
SIGNAL \RAM_controller|Add35~19_combout\ : std_logic;
SIGNAL \RAM_controller|Add35~21_combout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|_~0_combout\ : std_logic;
SIGNAL \RAM_controller|writeDir_16[0]~3_combout\ : std_logic;
SIGNAL \RAM_controller|writeDir_16[1]~4_combout\ : std_logic;
SIGNAL \RAM_controller|writeDir_16[2]~5_combout\ : std_logic;
SIGNAL \RAM_controller|writeDir_16[3]~6_combout\ : std_logic;
SIGNAL \RAM_controller|writeDir_16[4]~7_combout\ : std_logic;
SIGNAL \RAM_controller|Add9~3_combout\ : std_logic;
SIGNAL \RAM_controller|Add9~25_combout\ : std_logic;
SIGNAL \RAM_controller|Add9~5_combout\ : std_logic;
SIGNAL \RAM_controller|Add9~26_combout\ : std_logic;
SIGNAL \RAM_controller|Add9~7_combout\ : std_logic;
SIGNAL \RAM_controller|Add9~27_combout\ : std_logic;
SIGNAL \RAM_controller|Add9~9_combout\ : std_logic;
SIGNAL \RAM_controller|Add9~28_combout\ : std_logic;
SIGNAL \RAM_controller|Add9~11_combout\ : std_logic;
SIGNAL \RAM_controller|Add9~29_combout\ : std_logic;
SIGNAL \RAM_controller|Add9~13_combout\ : std_logic;
SIGNAL \RAM_controller|Add9~30_combout\ : std_logic;
SIGNAL \RAM_controller|Add9~15_combout\ : std_logic;
SIGNAL \RAM_controller|Add9~31_combout\ : std_logic;
SIGNAL \RAM_controller|Add9~17_combout\ : std_logic;
SIGNAL \RAM_controller|Add9~32_combout\ : std_logic;
SIGNAL \RAM_controller|readDir_16[2]~3_combout\ : std_logic;
SIGNAL \RAM_controller|readDir_16[0]~4_combout\ : std_logic;
SIGNAL \RAM_controller|readDir_16[1]~5_combout\ : std_logic;
SIGNAL \RAM_controller|readDir_16[2]~6_combout\ : std_logic;
SIGNAL \RAM_controller|readDir_16[3]~7_combout\ : std_logic;
SIGNAL \RAM_controller|readDir_16[4]~8_combout\ : std_logic;
SIGNAL \RAM_controller|Add35~3_combout\ : std_logic;
SIGNAL \RAM_controller|Add35~25_combout\ : std_logic;
SIGNAL \RAM_controller|Add35~5_combout\ : std_logic;
SIGNAL \RAM_controller|Add35~26_combout\ : std_logic;
SIGNAL \RAM_controller|Add35~7_combout\ : std_logic;
SIGNAL \RAM_controller|Add35~27_combout\ : std_logic;
SIGNAL \RAM_controller|Add35~9_combout\ : std_logic;
SIGNAL \RAM_controller|Add35~28_combout\ : std_logic;
SIGNAL \RAM_controller|Add35~11_combout\ : std_logic;
SIGNAL \RAM_controller|Add35~29_combout\ : std_logic;
SIGNAL \RAM_controller|Add35~13_combout\ : std_logic;
SIGNAL \RAM_controller|Add35~30_combout\ : std_logic;
SIGNAL \RAM_controller|Add35~15_combout\ : std_logic;
SIGNAL \RAM_controller|Add35~31_combout\ : std_logic;
SIGNAL \RAM_controller|Add35~17_combout\ : std_logic;
SIGNAL \RAM_controller|Add35~32_combout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a4~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a8~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[0]~0_combout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_decode_b|w_anode199w[2]~0_combout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a12~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[0]~1_combout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|rden_decode_b|eq_node[0]~5_combout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \RAM_controller|D_out[0]~4_combout\ : std_logic;
SIGNAL \RAM_controller|D_out[0]~5_combout\ : std_logic;
SIGNAL \VGA_controller|red~8_combout\ : std_logic;
SIGNAL \VGA_controller|red[0]~feeder_combout\ : std_logic;
SIGNAL \SW[4]~input_o\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a25~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a17~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a21~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~6_combout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~7_combout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a13~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a5~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a1~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[1]~2_combout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a9~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[1]~3_combout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a5~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a13~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a1~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a9~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~4_combout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~5_combout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a5~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a1~portbdataout\ : std_logic;
SIGNAL \RAM_controller|D_out[1]~6_combout\ : std_logic;
SIGNAL \RAM_controller|D_out[1]~7_combout\ : std_logic;
SIGNAL \VGA_controller|red~9_combout\ : std_logic;
SIGNAL \VGA_controller|red[1]~feeder_combout\ : std_logic;
SIGNAL \SW[5]~input_o\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a18~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a22~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~10_combout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a26~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~11_combout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a14~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a10~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~8_combout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~9_combout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a14~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a10~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[2]~4_combout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[2]~5_combout\ : std_logic;
SIGNAL \RAM_controller|D_out[2]~8_combout\ : std_logic;
SIGNAL \RAM_controller|D_out[2]~9_combout\ : std_logic;
SIGNAL \VGA_controller|red~10_combout\ : std_logic;
SIGNAL \VGA_controller|red[2]~feeder_combout\ : std_logic;
SIGNAL \SW[6]~input_o\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a31~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a27~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a19~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a23~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~14_combout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~15_combout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a15~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a3~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[3]~6_combout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a11~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[3]~7_combout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a15~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a3~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a11~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~12_combout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~13_combout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a3~portbdataout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ : std_logic;
SIGNAL \RAM_controller|D_out[3]~10_combout\ : std_logic;
SIGNAL \RAM_controller|D_out[3]~11_combout\ : std_logic;
SIGNAL \VGA_controller|red~11_combout\ : std_logic;
SIGNAL \VGA_controller|red[3]~feeder_combout\ : std_logic;
SIGNAL \VGA_controller|green[0]~feeder_combout\ : std_logic;
SIGNAL \VGA_controller|green[1]~feeder_combout\ : std_logic;
SIGNAL \VGA_controller|green[2]~feeder_combout\ : std_logic;
SIGNAL \VGA_controller|green[3]~feeder_combout\ : std_logic;
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode369w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode349w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode339w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode322w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_decode_b|w_anode191w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_decode_b|w_anode183w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_decode_b|w_anode170w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \CLK_24M|altpll_component|auto_generated|wire_pll1_clk\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \CLK25|altpll_component|auto_generated|wire_pll1_clk\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \VGA_controller|v_count\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \VGA_controller|red\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \VGA_controller|h_count\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \VGA_controller|green\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \VGA_controller|blue\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \VGA_controller|Vcount\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \VGA_controller|Hcount\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|address_reg_b\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode170w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode359w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode191w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|decode2|eq_node\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode322w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode379w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \RAM_controller|writeDir_8\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \RAM_controller|writeDir_32\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \RAM_controller|writeDir_16\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \RAM_controller|v_count_write_aux\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \RAM_controller|readDir_8\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \RAM_controller|readDir_32\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \RAM_controller|readDir_16\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \RAM_controller|h_count_write_aux\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \RAM_controller|Parity_register\ : std_logic_vector(237 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode369w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode339w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode399w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode349w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode199w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode389w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode183w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \CLK_24M|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\ : std_logic;
SIGNAL \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_SW[0]~input_o\ : std_logic;

BEGIN

ww_CLOCK_50 <= CLOCK_50;
ww_SW <= SW;
VGA_R <= ww_VGA_R;
VGA_G <= ww_VGA_G;
VGA_B <= ww_VGA_B;
VGA_HS <= ww_VGA_HS;
VGA_VS <= ww_VGA_VS;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \SW[3]~input_o\;

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\RAM_controller|writeDir_32\(12) & \RAM_controller|writeDir_32\(11) & \RAM_controller|writeDir_32\(10) & \RAM_controller|writeDir_32\(9) & 
\RAM_controller|writeDir_32\(8) & \RAM_controller|writeDir_32\(7) & \RAM_controller|writeDir_32\(6) & \RAM_controller|writeDir_32\(5) & \RAM_controller|writeDir_32\(4) & \RAM_controller|writeDir_32\(3) & \RAM_controller|writeDir_32\(2) & 
\RAM_controller|writeDir_32\(1) & \RAM_controller|writeDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\ <= (\RAM_controller|readDir_32\(12) & \RAM_controller|readDir_32\(11) & \RAM_controller|readDir_32\(10) & \RAM_controller|readDir_32\(9) & 
\RAM_controller|readDir_32\(8) & \RAM_controller|readDir_32\(7) & \RAM_controller|readDir_32\(6) & \RAM_controller|readDir_32\(5) & \RAM_controller|readDir_32\(4) & \RAM_controller|readDir_32\(3) & \RAM_controller|readDir_32\(2) & 
\RAM_controller|readDir_32\(1) & \RAM_controller|readDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a24~portbdataout\ <= \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \SW[3]~input_o\;

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\RAM_controller|writeDir_32\(12) & \RAM_controller|writeDir_32\(11) & \RAM_controller|writeDir_32\(10) & \RAM_controller|writeDir_32\(9) & 
\RAM_controller|writeDir_32\(8) & \RAM_controller|writeDir_32\(7) & \RAM_controller|writeDir_32\(6) & \RAM_controller|writeDir_32\(5) & \RAM_controller|writeDir_32\(4) & \RAM_controller|writeDir_32\(3) & \RAM_controller|writeDir_32\(2) & 
\RAM_controller|writeDir_32\(1) & \RAM_controller|writeDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\ <= (\RAM_controller|readDir_32\(12) & \RAM_controller|readDir_32\(11) & \RAM_controller|readDir_32\(10) & \RAM_controller|readDir_32\(9) & 
\RAM_controller|readDir_32\(8) & \RAM_controller|readDir_32\(7) & \RAM_controller|readDir_32\(6) & \RAM_controller|readDir_32\(5) & \RAM_controller|readDir_32\(4) & \RAM_controller|readDir_32\(3) & \RAM_controller|readDir_32\(2) & 
\RAM_controller|readDir_32\(1) & \RAM_controller|readDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a20~portbdataout\ <= \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \SW[3]~input_o\;

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\RAM_controller|writeDir_32\(12) & \RAM_controller|writeDir_32\(11) & \RAM_controller|writeDir_32\(10) & \RAM_controller|writeDir_32\(9) & 
\RAM_controller|writeDir_32\(8) & \RAM_controller|writeDir_32\(7) & \RAM_controller|writeDir_32\(6) & \RAM_controller|writeDir_32\(5) & \RAM_controller|writeDir_32\(4) & \RAM_controller|writeDir_32\(3) & \RAM_controller|writeDir_32\(2) & 
\RAM_controller|writeDir_32\(1) & \RAM_controller|writeDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\ <= (\RAM_controller|readDir_32\(12) & \RAM_controller|readDir_32\(11) & \RAM_controller|readDir_32\(10) & \RAM_controller|readDir_32\(9) & 
\RAM_controller|readDir_32\(8) & \RAM_controller|readDir_32\(7) & \RAM_controller|readDir_32\(6) & \RAM_controller|readDir_32\(5) & \RAM_controller|readDir_32\(4) & \RAM_controller|readDir_32\(3) & \RAM_controller|readDir_32\(2) & 
\RAM_controller|readDir_32\(1) & \RAM_controller|readDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a16~portbdataout\ <= \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \SW[3]~input_o\;

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\RAM_controller|writeDir_32\(12) & \RAM_controller|writeDir_32\(11) & \RAM_controller|writeDir_32\(10) & \RAM_controller|writeDir_32\(9) & 
\RAM_controller|writeDir_32\(8) & \RAM_controller|writeDir_32\(7) & \RAM_controller|writeDir_32\(6) & \RAM_controller|writeDir_32\(5) & \RAM_controller|writeDir_32\(4) & \RAM_controller|writeDir_32\(3) & \RAM_controller|writeDir_32\(2) & 
\RAM_controller|writeDir_32\(1) & \RAM_controller|writeDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\ <= (\RAM_controller|readDir_32\(12) & \RAM_controller|readDir_32\(11) & \RAM_controller|readDir_32\(10) & \RAM_controller|readDir_32\(9) & 
\RAM_controller|readDir_32\(8) & \RAM_controller|readDir_32\(7) & \RAM_controller|readDir_32\(6) & \RAM_controller|readDir_32\(5) & \RAM_controller|readDir_32\(4) & \RAM_controller|readDir_32\(3) & \RAM_controller|readDir_32\(2) & 
\RAM_controller|readDir_32\(1) & \RAM_controller|readDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a28~portbdataout\ <= \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \SW[3]~input_o\;

\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\RAM_controller|writeDir_8\(12) & \RAM_controller|writeDir_8\(11) & \RAM_controller|writeDir_8\(10) & \RAM_controller|writeDir_8\(9) & 
\RAM_controller|writeDir_8\(8) & \RAM_controller|writeDir_8\(7) & \RAM_controller|writeDir_8\(6) & \RAM_controller|writeDir_8\(5) & \RAM_controller|writeDir_8\(4) & \RAM_controller|writeDir_8\(3) & \RAM_controller|writeDir_8\(2) & 
\RAM_controller|writeDir_8\(1) & \RAM_controller|writeDir_8\(0));

\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\RAM_controller|readDir_8\(12) & \RAM_controller|readDir_8\(11) & \RAM_controller|readDir_8\(10) & \RAM_controller|readDir_8\(9) & 
\RAM_controller|readDir_8\(8) & \RAM_controller|readDir_8\(7) & \RAM_controller|readDir_8\(6) & \RAM_controller|readDir_8\(5) & \RAM_controller|readDir_8\(4) & \RAM_controller|readDir_8\(3) & \RAM_controller|readDir_8\(2) & 
\RAM_controller|readDir_8\(1) & \RAM_controller|readDir_8\(0));

\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a4~portbdataout\ <= \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \SW[3]~input_o\;

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\RAM_controller|writeDir_16\(12) & \RAM_controller|writeDir_16\(11) & \RAM_controller|writeDir_16\(10) & \RAM_controller|writeDir_16\(9) & 
\RAM_controller|writeDir_16\(8) & \RAM_controller|writeDir_16\(7) & \RAM_controller|writeDir_16\(6) & \RAM_controller|writeDir_16\(5) & \RAM_controller|writeDir_16\(4) & \RAM_controller|writeDir_16\(3) & \RAM_controller|writeDir_16\(2) & 
\RAM_controller|writeDir_16\(1) & \RAM_controller|writeDir_16\(0));

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\RAM_controller|readDir_16\(12) & \RAM_controller|readDir_16\(11) & \RAM_controller|readDir_16\(10) & \RAM_controller|readDir_16\(9) & 
\RAM_controller|readDir_16\(8) & \RAM_controller|readDir_16\(7) & \RAM_controller|readDir_16\(6) & \RAM_controller|readDir_16\(5) & \RAM_controller|readDir_16\(4) & \RAM_controller|readDir_16\(3) & \RAM_controller|readDir_16\(2) & 
\RAM_controller|readDir_16\(1) & \RAM_controller|readDir_16\(0));

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a4~portbdataout\ <= \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \SW[3]~input_o\;

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\RAM_controller|writeDir_16\(12) & \RAM_controller|writeDir_16\(11) & \RAM_controller|writeDir_16\(10) & \RAM_controller|writeDir_16\(9) & 
\RAM_controller|writeDir_16\(8) & \RAM_controller|writeDir_16\(7) & \RAM_controller|writeDir_16\(6) & \RAM_controller|writeDir_16\(5) & \RAM_controller|writeDir_16\(4) & \RAM_controller|writeDir_16\(3) & \RAM_controller|writeDir_16\(2) & 
\RAM_controller|writeDir_16\(1) & \RAM_controller|writeDir_16\(0));

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\ <= (\RAM_controller|readDir_16\(12) & \RAM_controller|readDir_16\(11) & \RAM_controller|readDir_16\(10) & \RAM_controller|readDir_16\(9) & 
\RAM_controller|readDir_16\(8) & \RAM_controller|readDir_16\(7) & \RAM_controller|readDir_16\(6) & \RAM_controller|readDir_16\(5) & \RAM_controller|readDir_16\(4) & \RAM_controller|readDir_16\(3) & \RAM_controller|readDir_16\(2) & 
\RAM_controller|readDir_16\(1) & \RAM_controller|readDir_16\(0));

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a8~portbdataout\ <= \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \SW[3]~input_o\;

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\RAM_controller|writeDir_16\(12) & \RAM_controller|writeDir_16\(11) & \RAM_controller|writeDir_16\(10) & \RAM_controller|writeDir_16\(9) & 
\RAM_controller|writeDir_16\(8) & \RAM_controller|writeDir_16\(7) & \RAM_controller|writeDir_16\(6) & \RAM_controller|writeDir_16\(5) & \RAM_controller|writeDir_16\(4) & \RAM_controller|writeDir_16\(3) & \RAM_controller|writeDir_16\(2) & 
\RAM_controller|writeDir_16\(1) & \RAM_controller|writeDir_16\(0));

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\RAM_controller|readDir_16\(12) & \RAM_controller|readDir_16\(11) & \RAM_controller|readDir_16\(10) & \RAM_controller|readDir_16\(9) & 
\RAM_controller|readDir_16\(8) & \RAM_controller|readDir_16\(7) & \RAM_controller|readDir_16\(6) & \RAM_controller|readDir_16\(5) & \RAM_controller|readDir_16\(4) & \RAM_controller|readDir_16\(3) & \RAM_controller|readDir_16\(2) & 
\RAM_controller|readDir_16\(1) & \RAM_controller|readDir_16\(0));

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a0~portbdataout\ <= \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \SW[3]~input_o\;

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\RAM_controller|writeDir_16\(12) & \RAM_controller|writeDir_16\(11) & \RAM_controller|writeDir_16\(10) & \RAM_controller|writeDir_16\(9) & 
\RAM_controller|writeDir_16\(8) & \RAM_controller|writeDir_16\(7) & \RAM_controller|writeDir_16\(6) & \RAM_controller|writeDir_16\(5) & \RAM_controller|writeDir_16\(4) & \RAM_controller|writeDir_16\(3) & \RAM_controller|writeDir_16\(2) & 
\RAM_controller|writeDir_16\(1) & \RAM_controller|writeDir_16\(0));

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\ <= (\RAM_controller|readDir_16\(12) & \RAM_controller|readDir_16\(11) & \RAM_controller|readDir_16\(10) & \RAM_controller|readDir_16\(9) & 
\RAM_controller|readDir_16\(8) & \RAM_controller|readDir_16\(7) & \RAM_controller|readDir_16\(6) & \RAM_controller|readDir_16\(5) & \RAM_controller|readDir_16\(4) & \RAM_controller|readDir_16\(3) & \RAM_controller|readDir_16\(2) & 
\RAM_controller|readDir_16\(1) & \RAM_controller|readDir_16\(0));

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a12~portbdataout\ <= \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \SW[3]~input_o\;

\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\RAM_controller|writeDir_8\(12) & \RAM_controller|writeDir_8\(11) & \RAM_controller|writeDir_8\(10) & \RAM_controller|writeDir_8\(9) & 
\RAM_controller|writeDir_8\(8) & \RAM_controller|writeDir_8\(7) & \RAM_controller|writeDir_8\(6) & \RAM_controller|writeDir_8\(5) & \RAM_controller|writeDir_8\(4) & \RAM_controller|writeDir_8\(3) & \RAM_controller|writeDir_8\(2) & 
\RAM_controller|writeDir_8\(1) & \RAM_controller|writeDir_8\(0));

\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\RAM_controller|readDir_8\(12) & \RAM_controller|readDir_8\(11) & \RAM_controller|readDir_8\(10) & \RAM_controller|readDir_8\(9) & 
\RAM_controller|readDir_8\(8) & \RAM_controller|readDir_8\(7) & \RAM_controller|readDir_8\(6) & \RAM_controller|readDir_8\(5) & \RAM_controller|readDir_8\(4) & \RAM_controller|readDir_8\(3) & \RAM_controller|readDir_8\(2) & 
\RAM_controller|readDir_8\(1) & \RAM_controller|readDir_8\(0));

\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a0~portbdataout\ <= \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \SW[3]~input_o\;

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\RAM_controller|writeDir_32\(12) & \RAM_controller|writeDir_32\(11) & \RAM_controller|writeDir_32\(10) & \RAM_controller|writeDir_32\(9) & 
\RAM_controller|writeDir_32\(8) & \RAM_controller|writeDir_32\(7) & \RAM_controller|writeDir_32\(6) & \RAM_controller|writeDir_32\(5) & \RAM_controller|writeDir_32\(4) & \RAM_controller|writeDir_32\(3) & \RAM_controller|writeDir_32\(2) & 
\RAM_controller|writeDir_32\(1) & \RAM_controller|writeDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\RAM_controller|readDir_32\(12) & \RAM_controller|readDir_32\(11) & \RAM_controller|readDir_32\(10) & \RAM_controller|readDir_32\(9) & 
\RAM_controller|readDir_32\(8) & \RAM_controller|readDir_32\(7) & \RAM_controller|readDir_32\(6) & \RAM_controller|readDir_32\(5) & \RAM_controller|readDir_32\(4) & \RAM_controller|readDir_32\(3) & \RAM_controller|readDir_32\(2) & 
\RAM_controller|readDir_32\(1) & \RAM_controller|readDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a4~portbdataout\ <= \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \SW[3]~input_o\;

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\RAM_controller|writeDir_32\(12) & \RAM_controller|writeDir_32\(11) & \RAM_controller|writeDir_32\(10) & \RAM_controller|writeDir_32\(9) & 
\RAM_controller|writeDir_32\(8) & \RAM_controller|writeDir_32\(7) & \RAM_controller|writeDir_32\(6) & \RAM_controller|writeDir_32\(5) & \RAM_controller|writeDir_32\(4) & \RAM_controller|writeDir_32\(3) & \RAM_controller|writeDir_32\(2) & 
\RAM_controller|writeDir_32\(1) & \RAM_controller|writeDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\ <= (\RAM_controller|readDir_32\(12) & \RAM_controller|readDir_32\(11) & \RAM_controller|readDir_32\(10) & \RAM_controller|readDir_32\(9) & 
\RAM_controller|readDir_32\(8) & \RAM_controller|readDir_32\(7) & \RAM_controller|readDir_32\(6) & \RAM_controller|readDir_32\(5) & \RAM_controller|readDir_32\(4) & \RAM_controller|readDir_32\(3) & \RAM_controller|readDir_32\(2) & 
\RAM_controller|readDir_32\(1) & \RAM_controller|readDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a8~portbdataout\ <= \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \SW[3]~input_o\;

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\RAM_controller|writeDir_32\(12) & \RAM_controller|writeDir_32\(11) & \RAM_controller|writeDir_32\(10) & \RAM_controller|writeDir_32\(9) & 
\RAM_controller|writeDir_32\(8) & \RAM_controller|writeDir_32\(7) & \RAM_controller|writeDir_32\(6) & \RAM_controller|writeDir_32\(5) & \RAM_controller|writeDir_32\(4) & \RAM_controller|writeDir_32\(3) & \RAM_controller|writeDir_32\(2) & 
\RAM_controller|writeDir_32\(1) & \RAM_controller|writeDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\RAM_controller|readDir_32\(12) & \RAM_controller|readDir_32\(11) & \RAM_controller|readDir_32\(10) & \RAM_controller|readDir_32\(9) & 
\RAM_controller|readDir_32\(8) & \RAM_controller|readDir_32\(7) & \RAM_controller|readDir_32\(6) & \RAM_controller|readDir_32\(5) & \RAM_controller|readDir_32\(4) & \RAM_controller|readDir_32\(3) & \RAM_controller|readDir_32\(2) & 
\RAM_controller|readDir_32\(1) & \RAM_controller|readDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a0~portbdataout\ <= \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \SW[3]~input_o\;

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\RAM_controller|writeDir_32\(12) & \RAM_controller|writeDir_32\(11) & \RAM_controller|writeDir_32\(10) & \RAM_controller|writeDir_32\(9) & 
\RAM_controller|writeDir_32\(8) & \RAM_controller|writeDir_32\(7) & \RAM_controller|writeDir_32\(6) & \RAM_controller|writeDir_32\(5) & \RAM_controller|writeDir_32\(4) & \RAM_controller|writeDir_32\(3) & \RAM_controller|writeDir_32\(2) & 
\RAM_controller|writeDir_32\(1) & \RAM_controller|writeDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\ <= (\RAM_controller|readDir_32\(12) & \RAM_controller|readDir_32\(11) & \RAM_controller|readDir_32\(10) & \RAM_controller|readDir_32\(9) & 
\RAM_controller|readDir_32\(8) & \RAM_controller|readDir_32\(7) & \RAM_controller|readDir_32\(6) & \RAM_controller|readDir_32\(5) & \RAM_controller|readDir_32\(4) & \RAM_controller|readDir_32\(3) & \RAM_controller|readDir_32\(2) & 
\RAM_controller|readDir_32\(1) & \RAM_controller|readDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a12~portbdataout\ <= \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(0);

\CLK25|altpll_component|auto_generated|pll1_INCLK_bus\ <= (gnd & \CLOCK_50~input_o\);

\CLK25|altpll_component|auto_generated|wire_pll1_clk\(0) <= \CLK25|altpll_component|auto_generated|pll1_CLK_bus\(0);
\CLK25|altpll_component|auto_generated|wire_pll1_clk\(1) <= \CLK25|altpll_component|auto_generated|pll1_CLK_bus\(1);
\CLK25|altpll_component|auto_generated|wire_pll1_clk\(2) <= \CLK25|altpll_component|auto_generated|pll1_CLK_bus\(2);
\CLK25|altpll_component|auto_generated|wire_pll1_clk\(3) <= \CLK25|altpll_component|auto_generated|pll1_CLK_bus\(3);
\CLK25|altpll_component|auto_generated|wire_pll1_clk\(4) <= \CLK25|altpll_component|auto_generated|pll1_CLK_bus\(4);

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \SW[4]~input_o\;

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\RAM_controller|writeDir_16\(12) & \RAM_controller|writeDir_16\(11) & \RAM_controller|writeDir_16\(10) & \RAM_controller|writeDir_16\(9) & 
\RAM_controller|writeDir_16\(8) & \RAM_controller|writeDir_16\(7) & \RAM_controller|writeDir_16\(6) & \RAM_controller|writeDir_16\(5) & \RAM_controller|writeDir_16\(4) & \RAM_controller|writeDir_16\(3) & \RAM_controller|writeDir_16\(2) & 
\RAM_controller|writeDir_16\(1) & \RAM_controller|writeDir_16\(0));

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\ <= (\RAM_controller|readDir_16\(12) & \RAM_controller|readDir_16\(11) & \RAM_controller|readDir_16\(10) & \RAM_controller|readDir_16\(9) & 
\RAM_controller|readDir_16\(8) & \RAM_controller|readDir_16\(7) & \RAM_controller|readDir_16\(6) & \RAM_controller|readDir_16\(5) & \RAM_controller|readDir_16\(4) & \RAM_controller|readDir_16\(3) & \RAM_controller|readDir_16\(2) & 
\RAM_controller|readDir_16\(1) & \RAM_controller|readDir_16\(0));

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a9~portbdataout\ <= \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \SW[4]~input_o\;

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\RAM_controller|writeDir_16\(12) & \RAM_controller|writeDir_16\(11) & \RAM_controller|writeDir_16\(10) & \RAM_controller|writeDir_16\(9) & 
\RAM_controller|writeDir_16\(8) & \RAM_controller|writeDir_16\(7) & \RAM_controller|writeDir_16\(6) & \RAM_controller|writeDir_16\(5) & \RAM_controller|writeDir_16\(4) & \RAM_controller|writeDir_16\(3) & \RAM_controller|writeDir_16\(2) & 
\RAM_controller|writeDir_16\(1) & \RAM_controller|writeDir_16\(0));

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ <= (\RAM_controller|readDir_16\(12) & \RAM_controller|readDir_16\(11) & \RAM_controller|readDir_16\(10) & \RAM_controller|readDir_16\(9) & 
\RAM_controller|readDir_16\(8) & \RAM_controller|readDir_16\(7) & \RAM_controller|readDir_16\(6) & \RAM_controller|readDir_16\(5) & \RAM_controller|readDir_16\(4) & \RAM_controller|readDir_16\(3) & \RAM_controller|readDir_16\(2) & 
\RAM_controller|readDir_16\(1) & \RAM_controller|readDir_16\(0));

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a5~portbdataout\ <= \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \SW[4]~input_o\;

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\RAM_controller|writeDir_16\(12) & \RAM_controller|writeDir_16\(11) & \RAM_controller|writeDir_16\(10) & \RAM_controller|writeDir_16\(9) & 
\RAM_controller|writeDir_16\(8) & \RAM_controller|writeDir_16\(7) & \RAM_controller|writeDir_16\(6) & \RAM_controller|writeDir_16\(5) & \RAM_controller|writeDir_16\(4) & \RAM_controller|writeDir_16\(3) & \RAM_controller|writeDir_16\(2) & 
\RAM_controller|writeDir_16\(1) & \RAM_controller|writeDir_16\(0));

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ <= (\RAM_controller|readDir_16\(12) & \RAM_controller|readDir_16\(11) & \RAM_controller|readDir_16\(10) & \RAM_controller|readDir_16\(9) & 
\RAM_controller|readDir_16\(8) & \RAM_controller|readDir_16\(7) & \RAM_controller|readDir_16\(6) & \RAM_controller|readDir_16\(5) & \RAM_controller|readDir_16\(4) & \RAM_controller|readDir_16\(3) & \RAM_controller|readDir_16\(2) & 
\RAM_controller|readDir_16\(1) & \RAM_controller|readDir_16\(0));

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a1~portbdataout\ <= \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \SW[4]~input_o\;

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\RAM_controller|writeDir_16\(12) & \RAM_controller|writeDir_16\(11) & \RAM_controller|writeDir_16\(10) & \RAM_controller|writeDir_16\(9) & 
\RAM_controller|writeDir_16\(8) & \RAM_controller|writeDir_16\(7) & \RAM_controller|writeDir_16\(6) & \RAM_controller|writeDir_16\(5) & \RAM_controller|writeDir_16\(4) & \RAM_controller|writeDir_16\(3) & \RAM_controller|writeDir_16\(2) & 
\RAM_controller|writeDir_16\(1) & \RAM_controller|writeDir_16\(0));

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\ <= (\RAM_controller|readDir_16\(12) & \RAM_controller|readDir_16\(11) & \RAM_controller|readDir_16\(10) & \RAM_controller|readDir_16\(9) & 
\RAM_controller|readDir_16\(8) & \RAM_controller|readDir_16\(7) & \RAM_controller|readDir_16\(6) & \RAM_controller|readDir_16\(5) & \RAM_controller|readDir_16\(4) & \RAM_controller|readDir_16\(3) & \RAM_controller|readDir_16\(2) & 
\RAM_controller|readDir_16\(1) & \RAM_controller|readDir_16\(0));

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a13~portbdataout\ <= \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \SW[4]~input_o\;

\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\RAM_controller|writeDir_8\(12) & \RAM_controller|writeDir_8\(11) & \RAM_controller|writeDir_8\(10) & \RAM_controller|writeDir_8\(9) & 
\RAM_controller|writeDir_8\(8) & \RAM_controller|writeDir_8\(7) & \RAM_controller|writeDir_8\(6) & \RAM_controller|writeDir_8\(5) & \RAM_controller|writeDir_8\(4) & \RAM_controller|writeDir_8\(3) & \RAM_controller|writeDir_8\(2) & 
\RAM_controller|writeDir_8\(1) & \RAM_controller|writeDir_8\(0));

\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ <= (\RAM_controller|readDir_8\(12) & \RAM_controller|readDir_8\(11) & \RAM_controller|readDir_8\(10) & \RAM_controller|readDir_8\(9) & 
\RAM_controller|readDir_8\(8) & \RAM_controller|readDir_8\(7) & \RAM_controller|readDir_8\(6) & \RAM_controller|readDir_8\(5) & \RAM_controller|readDir_8\(4) & \RAM_controller|readDir_8\(3) & \RAM_controller|readDir_8\(2) & 
\RAM_controller|readDir_8\(1) & \RAM_controller|readDir_8\(0));

\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a5~portbdataout\ <= \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \SW[4]~input_o\;

\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\RAM_controller|writeDir_8\(12) & \RAM_controller|writeDir_8\(11) & \RAM_controller|writeDir_8\(10) & \RAM_controller|writeDir_8\(9) & 
\RAM_controller|writeDir_8\(8) & \RAM_controller|writeDir_8\(7) & \RAM_controller|writeDir_8\(6) & \RAM_controller|writeDir_8\(5) & \RAM_controller|writeDir_8\(4) & \RAM_controller|writeDir_8\(3) & \RAM_controller|writeDir_8\(2) & 
\RAM_controller|writeDir_8\(1) & \RAM_controller|writeDir_8\(0));

\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ <= (\RAM_controller|readDir_8\(12) & \RAM_controller|readDir_8\(11) & \RAM_controller|readDir_8\(10) & \RAM_controller|readDir_8\(9) & 
\RAM_controller|readDir_8\(8) & \RAM_controller|readDir_8\(7) & \RAM_controller|readDir_8\(6) & \RAM_controller|readDir_8\(5) & \RAM_controller|readDir_8\(4) & \RAM_controller|readDir_8\(3) & \RAM_controller|readDir_8\(2) & 
\RAM_controller|readDir_8\(1) & \RAM_controller|readDir_8\(0));

\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a1~portbdataout\ <= \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \SW[4]~input_o\;

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\RAM_controller|writeDir_32\(12) & \RAM_controller|writeDir_32\(11) & \RAM_controller|writeDir_32\(10) & \RAM_controller|writeDir_32\(9) & 
\RAM_controller|writeDir_32\(8) & \RAM_controller|writeDir_32\(7) & \RAM_controller|writeDir_32\(6) & \RAM_controller|writeDir_32\(5) & \RAM_controller|writeDir_32\(4) & \RAM_controller|writeDir_32\(3) & \RAM_controller|writeDir_32\(2) & 
\RAM_controller|writeDir_32\(1) & \RAM_controller|writeDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ <= (\RAM_controller|readDir_32\(12) & \RAM_controller|readDir_32\(11) & \RAM_controller|readDir_32\(10) & \RAM_controller|readDir_32\(9) & 
\RAM_controller|readDir_32\(8) & \RAM_controller|readDir_32\(7) & \RAM_controller|readDir_32\(6) & \RAM_controller|readDir_32\(5) & \RAM_controller|readDir_32\(4) & \RAM_controller|readDir_32\(3) & \RAM_controller|readDir_32\(2) & 
\RAM_controller|readDir_32\(1) & \RAM_controller|readDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a5~portbdataout\ <= \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \SW[4]~input_o\;

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\RAM_controller|writeDir_32\(12) & \RAM_controller|writeDir_32\(11) & \RAM_controller|writeDir_32\(10) & \RAM_controller|writeDir_32\(9) & 
\RAM_controller|writeDir_32\(8) & \RAM_controller|writeDir_32\(7) & \RAM_controller|writeDir_32\(6) & \RAM_controller|writeDir_32\(5) & \RAM_controller|writeDir_32\(4) & \RAM_controller|writeDir_32\(3) & \RAM_controller|writeDir_32\(2) & 
\RAM_controller|writeDir_32\(1) & \RAM_controller|writeDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\ <= (\RAM_controller|readDir_32\(12) & \RAM_controller|readDir_32\(11) & \RAM_controller|readDir_32\(10) & \RAM_controller|readDir_32\(9) & 
\RAM_controller|readDir_32\(8) & \RAM_controller|readDir_32\(7) & \RAM_controller|readDir_32\(6) & \RAM_controller|readDir_32\(5) & \RAM_controller|readDir_32\(4) & \RAM_controller|readDir_32\(3) & \RAM_controller|readDir_32\(2) & 
\RAM_controller|readDir_32\(1) & \RAM_controller|readDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a9~portbdataout\ <= \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \SW[4]~input_o\;

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\RAM_controller|writeDir_32\(12) & \RAM_controller|writeDir_32\(11) & \RAM_controller|writeDir_32\(10) & \RAM_controller|writeDir_32\(9) & 
\RAM_controller|writeDir_32\(8) & \RAM_controller|writeDir_32\(7) & \RAM_controller|writeDir_32\(6) & \RAM_controller|writeDir_32\(5) & \RAM_controller|writeDir_32\(4) & \RAM_controller|writeDir_32\(3) & \RAM_controller|writeDir_32\(2) & 
\RAM_controller|writeDir_32\(1) & \RAM_controller|writeDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ <= (\RAM_controller|readDir_32\(12) & \RAM_controller|readDir_32\(11) & \RAM_controller|readDir_32\(10) & \RAM_controller|readDir_32\(9) & 
\RAM_controller|readDir_32\(8) & \RAM_controller|readDir_32\(7) & \RAM_controller|readDir_32\(6) & \RAM_controller|readDir_32\(5) & \RAM_controller|readDir_32\(4) & \RAM_controller|readDir_32\(3) & \RAM_controller|readDir_32\(2) & 
\RAM_controller|readDir_32\(1) & \RAM_controller|readDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a1~portbdataout\ <= \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \SW[4]~input_o\;

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\RAM_controller|writeDir_32\(12) & \RAM_controller|writeDir_32\(11) & \RAM_controller|writeDir_32\(10) & \RAM_controller|writeDir_32\(9) & 
\RAM_controller|writeDir_32\(8) & \RAM_controller|writeDir_32\(7) & \RAM_controller|writeDir_32\(6) & \RAM_controller|writeDir_32\(5) & \RAM_controller|writeDir_32\(4) & \RAM_controller|writeDir_32\(3) & \RAM_controller|writeDir_32\(2) & 
\RAM_controller|writeDir_32\(1) & \RAM_controller|writeDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\ <= (\RAM_controller|readDir_32\(12) & \RAM_controller|readDir_32\(11) & \RAM_controller|readDir_32\(10) & \RAM_controller|readDir_32\(9) & 
\RAM_controller|readDir_32\(8) & \RAM_controller|readDir_32\(7) & \RAM_controller|readDir_32\(6) & \RAM_controller|readDir_32\(5) & \RAM_controller|readDir_32\(4) & \RAM_controller|readDir_32\(3) & \RAM_controller|readDir_32\(2) & 
\RAM_controller|readDir_32\(1) & \RAM_controller|readDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a13~portbdataout\ <= \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \SW[4]~input_o\;

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\RAM_controller|writeDir_32\(12) & \RAM_controller|writeDir_32\(11) & \RAM_controller|writeDir_32\(10) & \RAM_controller|writeDir_32\(9) & 
\RAM_controller|writeDir_32\(8) & \RAM_controller|writeDir_32\(7) & \RAM_controller|writeDir_32\(6) & \RAM_controller|writeDir_32\(5) & \RAM_controller|writeDir_32\(4) & \RAM_controller|writeDir_32\(3) & \RAM_controller|writeDir_32\(2) & 
\RAM_controller|writeDir_32\(1) & \RAM_controller|writeDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\ <= (\RAM_controller|readDir_32\(12) & \RAM_controller|readDir_32\(11) & \RAM_controller|readDir_32\(10) & \RAM_controller|readDir_32\(9) & 
\RAM_controller|readDir_32\(8) & \RAM_controller|readDir_32\(7) & \RAM_controller|readDir_32\(6) & \RAM_controller|readDir_32\(5) & \RAM_controller|readDir_32\(4) & \RAM_controller|readDir_32\(3) & \RAM_controller|readDir_32\(2) & 
\RAM_controller|readDir_32\(1) & \RAM_controller|readDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a25~portbdataout\ <= \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \SW[4]~input_o\;

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\RAM_controller|writeDir_32\(12) & \RAM_controller|writeDir_32\(11) & \RAM_controller|writeDir_32\(10) & \RAM_controller|writeDir_32\(9) & 
\RAM_controller|writeDir_32\(8) & \RAM_controller|writeDir_32\(7) & \RAM_controller|writeDir_32\(6) & \RAM_controller|writeDir_32\(5) & \RAM_controller|writeDir_32\(4) & \RAM_controller|writeDir_32\(3) & \RAM_controller|writeDir_32\(2) & 
\RAM_controller|writeDir_32\(1) & \RAM_controller|writeDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\ <= (\RAM_controller|readDir_32\(12) & \RAM_controller|readDir_32\(11) & \RAM_controller|readDir_32\(10) & \RAM_controller|readDir_32\(9) & 
\RAM_controller|readDir_32\(8) & \RAM_controller|readDir_32\(7) & \RAM_controller|readDir_32\(6) & \RAM_controller|readDir_32\(5) & \RAM_controller|readDir_32\(4) & \RAM_controller|readDir_32\(3) & \RAM_controller|readDir_32\(2) & 
\RAM_controller|readDir_32\(1) & \RAM_controller|readDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a21~portbdataout\ <= \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \SW[4]~input_o\;

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\RAM_controller|writeDir_32\(12) & \RAM_controller|writeDir_32\(11) & \RAM_controller|writeDir_32\(10) & \RAM_controller|writeDir_32\(9) & 
\RAM_controller|writeDir_32\(8) & \RAM_controller|writeDir_32\(7) & \RAM_controller|writeDir_32\(6) & \RAM_controller|writeDir_32\(5) & \RAM_controller|writeDir_32\(4) & \RAM_controller|writeDir_32\(3) & \RAM_controller|writeDir_32\(2) & 
\RAM_controller|writeDir_32\(1) & \RAM_controller|writeDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\ <= (\RAM_controller|readDir_32\(12) & \RAM_controller|readDir_32\(11) & \RAM_controller|readDir_32\(10) & \RAM_controller|readDir_32\(9) & 
\RAM_controller|readDir_32\(8) & \RAM_controller|readDir_32\(7) & \RAM_controller|readDir_32\(6) & \RAM_controller|readDir_32\(5) & \RAM_controller|readDir_32\(4) & \RAM_controller|readDir_32\(3) & \RAM_controller|readDir_32\(2) & 
\RAM_controller|readDir_32\(1) & \RAM_controller|readDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a17~portbdataout\ <= \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \SW[4]~input_o\;

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\RAM_controller|writeDir_32\(12) & \RAM_controller|writeDir_32\(11) & \RAM_controller|writeDir_32\(10) & \RAM_controller|writeDir_32\(9) & 
\RAM_controller|writeDir_32\(8) & \RAM_controller|writeDir_32\(7) & \RAM_controller|writeDir_32\(6) & \RAM_controller|writeDir_32\(5) & \RAM_controller|writeDir_32\(4) & \RAM_controller|writeDir_32\(3) & \RAM_controller|writeDir_32\(2) & 
\RAM_controller|writeDir_32\(1) & \RAM_controller|writeDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\ <= (\RAM_controller|readDir_32\(12) & \RAM_controller|readDir_32\(11) & \RAM_controller|readDir_32\(10) & \RAM_controller|readDir_32\(9) & 
\RAM_controller|readDir_32\(8) & \RAM_controller|readDir_32\(7) & \RAM_controller|readDir_32\(6) & \RAM_controller|readDir_32\(5) & \RAM_controller|readDir_32\(4) & \RAM_controller|readDir_32\(3) & \RAM_controller|readDir_32\(2) & 
\RAM_controller|readDir_32\(1) & \RAM_controller|readDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ <= \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \SW[5]~input_o\;

\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\RAM_controller|writeDir_8\(12) & \RAM_controller|writeDir_8\(11) & \RAM_controller|writeDir_8\(10) & \RAM_controller|writeDir_8\(9) & 
\RAM_controller|writeDir_8\(8) & \RAM_controller|writeDir_8\(7) & \RAM_controller|writeDir_8\(6) & \RAM_controller|writeDir_8\(5) & \RAM_controller|writeDir_8\(4) & \RAM_controller|writeDir_8\(3) & \RAM_controller|writeDir_8\(2) & 
\RAM_controller|writeDir_8\(1) & \RAM_controller|writeDir_8\(0));

\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (\RAM_controller|readDir_8\(12) & \RAM_controller|readDir_8\(11) & \RAM_controller|readDir_8\(10) & \RAM_controller|readDir_8\(9) & 
\RAM_controller|readDir_8\(8) & \RAM_controller|readDir_8\(7) & \RAM_controller|readDir_8\(6) & \RAM_controller|readDir_8\(5) & \RAM_controller|readDir_8\(4) & \RAM_controller|readDir_8\(3) & \RAM_controller|readDir_8\(2) & 
\RAM_controller|readDir_8\(1) & \RAM_controller|readDir_8\(0));

\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ <= \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \SW[5]~input_o\;

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\RAM_controller|writeDir_16\(12) & \RAM_controller|writeDir_16\(11) & \RAM_controller|writeDir_16\(10) & \RAM_controller|writeDir_16\(9) & 
\RAM_controller|writeDir_16\(8) & \RAM_controller|writeDir_16\(7) & \RAM_controller|writeDir_16\(6) & \RAM_controller|writeDir_16\(5) & \RAM_controller|writeDir_16\(4) & \RAM_controller|writeDir_16\(3) & \RAM_controller|writeDir_16\(2) & 
\RAM_controller|writeDir_16\(1) & \RAM_controller|writeDir_16\(0));

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (\RAM_controller|readDir_16\(12) & \RAM_controller|readDir_16\(11) & \RAM_controller|readDir_16\(10) & \RAM_controller|readDir_16\(9) & 
\RAM_controller|readDir_16\(8) & \RAM_controller|readDir_16\(7) & \RAM_controller|readDir_16\(6) & \RAM_controller|readDir_16\(5) & \RAM_controller|readDir_16\(4) & \RAM_controller|readDir_16\(3) & \RAM_controller|readDir_16\(2) & 
\RAM_controller|readDir_16\(1) & \RAM_controller|readDir_16\(0));

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ <= \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \SW[5]~input_o\;

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\RAM_controller|writeDir_16\(12) & \RAM_controller|writeDir_16\(11) & \RAM_controller|writeDir_16\(10) & \RAM_controller|writeDir_16\(9) & 
\RAM_controller|writeDir_16\(8) & \RAM_controller|writeDir_16\(7) & \RAM_controller|writeDir_16\(6) & \RAM_controller|writeDir_16\(5) & \RAM_controller|writeDir_16\(4) & \RAM_controller|writeDir_16\(3) & \RAM_controller|writeDir_16\(2) & 
\RAM_controller|writeDir_16\(1) & \RAM_controller|writeDir_16\(0));

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\ <= (\RAM_controller|readDir_16\(12) & \RAM_controller|readDir_16\(11) & \RAM_controller|readDir_16\(10) & \RAM_controller|readDir_16\(9) & 
\RAM_controller|readDir_16\(8) & \RAM_controller|readDir_16\(7) & \RAM_controller|readDir_16\(6) & \RAM_controller|readDir_16\(5) & \RAM_controller|readDir_16\(4) & \RAM_controller|readDir_16\(3) & \RAM_controller|readDir_16\(2) & 
\RAM_controller|readDir_16\(1) & \RAM_controller|readDir_16\(0));

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a10~portbdataout\ <= \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \SW[5]~input_o\;

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\RAM_controller|writeDir_16\(12) & \RAM_controller|writeDir_16\(11) & \RAM_controller|writeDir_16\(10) & \RAM_controller|writeDir_16\(9) & 
\RAM_controller|writeDir_16\(8) & \RAM_controller|writeDir_16\(7) & \RAM_controller|writeDir_16\(6) & \RAM_controller|writeDir_16\(5) & \RAM_controller|writeDir_16\(4) & \RAM_controller|writeDir_16\(3) & \RAM_controller|writeDir_16\(2) & 
\RAM_controller|writeDir_16\(1) & \RAM_controller|writeDir_16\(0));

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (\RAM_controller|readDir_16\(12) & \RAM_controller|readDir_16\(11) & \RAM_controller|readDir_16\(10) & \RAM_controller|readDir_16\(9) & 
\RAM_controller|readDir_16\(8) & \RAM_controller|readDir_16\(7) & \RAM_controller|readDir_16\(6) & \RAM_controller|readDir_16\(5) & \RAM_controller|readDir_16\(4) & \RAM_controller|readDir_16\(3) & \RAM_controller|readDir_16\(2) & 
\RAM_controller|readDir_16\(1) & \RAM_controller|readDir_16\(0));

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ <= \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \SW[5]~input_o\;

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\RAM_controller|writeDir_16\(12) & \RAM_controller|writeDir_16\(11) & \RAM_controller|writeDir_16\(10) & \RAM_controller|writeDir_16\(9) & 
\RAM_controller|writeDir_16\(8) & \RAM_controller|writeDir_16\(7) & \RAM_controller|writeDir_16\(6) & \RAM_controller|writeDir_16\(5) & \RAM_controller|writeDir_16\(4) & \RAM_controller|writeDir_16\(3) & \RAM_controller|writeDir_16\(2) & 
\RAM_controller|writeDir_16\(1) & \RAM_controller|writeDir_16\(0));

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\ <= (\RAM_controller|readDir_16\(12) & \RAM_controller|readDir_16\(11) & \RAM_controller|readDir_16\(10) & \RAM_controller|readDir_16\(9) & 
\RAM_controller|readDir_16\(8) & \RAM_controller|readDir_16\(7) & \RAM_controller|readDir_16\(6) & \RAM_controller|readDir_16\(5) & \RAM_controller|readDir_16\(4) & \RAM_controller|readDir_16\(3) & \RAM_controller|readDir_16\(2) & 
\RAM_controller|readDir_16\(1) & \RAM_controller|readDir_16\(0));

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a14~portbdataout\ <= \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \SW[5]~input_o\;

\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\RAM_controller|writeDir_8\(12) & \RAM_controller|writeDir_8\(11) & \RAM_controller|writeDir_8\(10) & \RAM_controller|writeDir_8\(9) & 
\RAM_controller|writeDir_8\(8) & \RAM_controller|writeDir_8\(7) & \RAM_controller|writeDir_8\(6) & \RAM_controller|writeDir_8\(5) & \RAM_controller|writeDir_8\(4) & \RAM_controller|writeDir_8\(3) & \RAM_controller|writeDir_8\(2) & 
\RAM_controller|writeDir_8\(1) & \RAM_controller|writeDir_8\(0));

\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (\RAM_controller|readDir_8\(12) & \RAM_controller|readDir_8\(11) & \RAM_controller|readDir_8\(10) & \RAM_controller|readDir_8\(9) & 
\RAM_controller|readDir_8\(8) & \RAM_controller|readDir_8\(7) & \RAM_controller|readDir_8\(6) & \RAM_controller|readDir_8\(5) & \RAM_controller|readDir_8\(4) & \RAM_controller|readDir_8\(3) & \RAM_controller|readDir_8\(2) & 
\RAM_controller|readDir_8\(1) & \RAM_controller|readDir_8\(0));

\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ <= \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \SW[5]~input_o\;

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\RAM_controller|writeDir_32\(12) & \RAM_controller|writeDir_32\(11) & \RAM_controller|writeDir_32\(10) & \RAM_controller|writeDir_32\(9) & 
\RAM_controller|writeDir_32\(8) & \RAM_controller|writeDir_32\(7) & \RAM_controller|writeDir_32\(6) & \RAM_controller|writeDir_32\(5) & \RAM_controller|writeDir_32\(4) & \RAM_controller|writeDir_32\(3) & \RAM_controller|writeDir_32\(2) & 
\RAM_controller|writeDir_32\(1) & \RAM_controller|writeDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (\RAM_controller|readDir_32\(12) & \RAM_controller|readDir_32\(11) & \RAM_controller|readDir_32\(10) & \RAM_controller|readDir_32\(9) & 
\RAM_controller|readDir_32\(8) & \RAM_controller|readDir_32\(7) & \RAM_controller|readDir_32\(6) & \RAM_controller|readDir_32\(5) & \RAM_controller|readDir_32\(4) & \RAM_controller|readDir_32\(3) & \RAM_controller|readDir_32\(2) & 
\RAM_controller|readDir_32\(1) & \RAM_controller|readDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ <= \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \SW[5]~input_o\;

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\RAM_controller|writeDir_32\(12) & \RAM_controller|writeDir_32\(11) & \RAM_controller|writeDir_32\(10) & \RAM_controller|writeDir_32\(9) & 
\RAM_controller|writeDir_32\(8) & \RAM_controller|writeDir_32\(7) & \RAM_controller|writeDir_32\(6) & \RAM_controller|writeDir_32\(5) & \RAM_controller|writeDir_32\(4) & \RAM_controller|writeDir_32\(3) & \RAM_controller|writeDir_32\(2) & 
\RAM_controller|writeDir_32\(1) & \RAM_controller|writeDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\ <= (\RAM_controller|readDir_32\(12) & \RAM_controller|readDir_32\(11) & \RAM_controller|readDir_32\(10) & \RAM_controller|readDir_32\(9) & 
\RAM_controller|readDir_32\(8) & \RAM_controller|readDir_32\(7) & \RAM_controller|readDir_32\(6) & \RAM_controller|readDir_32\(5) & \RAM_controller|readDir_32\(4) & \RAM_controller|readDir_32\(3) & \RAM_controller|readDir_32\(2) & 
\RAM_controller|readDir_32\(1) & \RAM_controller|readDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a10~portbdataout\ <= \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \SW[5]~input_o\;

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\RAM_controller|writeDir_32\(12) & \RAM_controller|writeDir_32\(11) & \RAM_controller|writeDir_32\(10) & \RAM_controller|writeDir_32\(9) & 
\RAM_controller|writeDir_32\(8) & \RAM_controller|writeDir_32\(7) & \RAM_controller|writeDir_32\(6) & \RAM_controller|writeDir_32\(5) & \RAM_controller|writeDir_32\(4) & \RAM_controller|writeDir_32\(3) & \RAM_controller|writeDir_32\(2) & 
\RAM_controller|writeDir_32\(1) & \RAM_controller|writeDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (\RAM_controller|readDir_32\(12) & \RAM_controller|readDir_32\(11) & \RAM_controller|readDir_32\(10) & \RAM_controller|readDir_32\(9) & 
\RAM_controller|readDir_32\(8) & \RAM_controller|readDir_32\(7) & \RAM_controller|readDir_32\(6) & \RAM_controller|readDir_32\(5) & \RAM_controller|readDir_32\(4) & \RAM_controller|readDir_32\(3) & \RAM_controller|readDir_32\(2) & 
\RAM_controller|readDir_32\(1) & \RAM_controller|readDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ <= \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \SW[5]~input_o\;

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\RAM_controller|writeDir_32\(12) & \RAM_controller|writeDir_32\(11) & \RAM_controller|writeDir_32\(10) & \RAM_controller|writeDir_32\(9) & 
\RAM_controller|writeDir_32\(8) & \RAM_controller|writeDir_32\(7) & \RAM_controller|writeDir_32\(6) & \RAM_controller|writeDir_32\(5) & \RAM_controller|writeDir_32\(4) & \RAM_controller|writeDir_32\(3) & \RAM_controller|writeDir_32\(2) & 
\RAM_controller|writeDir_32\(1) & \RAM_controller|writeDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\ <= (\RAM_controller|readDir_32\(12) & \RAM_controller|readDir_32\(11) & \RAM_controller|readDir_32\(10) & \RAM_controller|readDir_32\(9) & 
\RAM_controller|readDir_32\(8) & \RAM_controller|readDir_32\(7) & \RAM_controller|readDir_32\(6) & \RAM_controller|readDir_32\(5) & \RAM_controller|readDir_32\(4) & \RAM_controller|readDir_32\(3) & \RAM_controller|readDir_32\(2) & 
\RAM_controller|readDir_32\(1) & \RAM_controller|readDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a14~portbdataout\ <= \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \SW[5]~input_o\;

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\RAM_controller|writeDir_32\(12) & \RAM_controller|writeDir_32\(11) & \RAM_controller|writeDir_32\(10) & \RAM_controller|writeDir_32\(9) & 
\RAM_controller|writeDir_32\(8) & \RAM_controller|writeDir_32\(7) & \RAM_controller|writeDir_32\(6) & \RAM_controller|writeDir_32\(5) & \RAM_controller|writeDir_32\(4) & \RAM_controller|writeDir_32\(3) & \RAM_controller|writeDir_32\(2) & 
\RAM_controller|writeDir_32\(1) & \RAM_controller|writeDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\ <= (\RAM_controller|readDir_32\(12) & \RAM_controller|readDir_32\(11) & \RAM_controller|readDir_32\(10) & \RAM_controller|readDir_32\(9) & 
\RAM_controller|readDir_32\(8) & \RAM_controller|readDir_32\(7) & \RAM_controller|readDir_32\(6) & \RAM_controller|readDir_32\(5) & \RAM_controller|readDir_32\(4) & \RAM_controller|readDir_32\(3) & \RAM_controller|readDir_32\(2) & 
\RAM_controller|readDir_32\(1) & \RAM_controller|readDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a26~portbdataout\ <= \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \SW[5]~input_o\;

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\RAM_controller|writeDir_32\(12) & \RAM_controller|writeDir_32\(11) & \RAM_controller|writeDir_32\(10) & \RAM_controller|writeDir_32\(9) & 
\RAM_controller|writeDir_32\(8) & \RAM_controller|writeDir_32\(7) & \RAM_controller|writeDir_32\(6) & \RAM_controller|writeDir_32\(5) & \RAM_controller|writeDir_32\(4) & \RAM_controller|writeDir_32\(3) & \RAM_controller|writeDir_32\(2) & 
\RAM_controller|writeDir_32\(1) & \RAM_controller|writeDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\ <= (\RAM_controller|readDir_32\(12) & \RAM_controller|readDir_32\(11) & \RAM_controller|readDir_32\(10) & \RAM_controller|readDir_32\(9) & 
\RAM_controller|readDir_32\(8) & \RAM_controller|readDir_32\(7) & \RAM_controller|readDir_32\(6) & \RAM_controller|readDir_32\(5) & \RAM_controller|readDir_32\(4) & \RAM_controller|readDir_32\(3) & \RAM_controller|readDir_32\(2) & 
\RAM_controller|readDir_32\(1) & \RAM_controller|readDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a22~portbdataout\ <= \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \SW[5]~input_o\;

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\RAM_controller|writeDir_32\(12) & \RAM_controller|writeDir_32\(11) & \RAM_controller|writeDir_32\(10) & \RAM_controller|writeDir_32\(9) & 
\RAM_controller|writeDir_32\(8) & \RAM_controller|writeDir_32\(7) & \RAM_controller|writeDir_32\(6) & \RAM_controller|writeDir_32\(5) & \RAM_controller|writeDir_32\(4) & \RAM_controller|writeDir_32\(3) & \RAM_controller|writeDir_32\(2) & 
\RAM_controller|writeDir_32\(1) & \RAM_controller|writeDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\ <= (\RAM_controller|readDir_32\(12) & \RAM_controller|readDir_32\(11) & \RAM_controller|readDir_32\(10) & \RAM_controller|readDir_32\(9) & 
\RAM_controller|readDir_32\(8) & \RAM_controller|readDir_32\(7) & \RAM_controller|readDir_32\(6) & \RAM_controller|readDir_32\(5) & \RAM_controller|readDir_32\(4) & \RAM_controller|readDir_32\(3) & \RAM_controller|readDir_32\(2) & 
\RAM_controller|readDir_32\(1) & \RAM_controller|readDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a18~portbdataout\ <= \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \SW[5]~input_o\;

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\RAM_controller|writeDir_32\(12) & \RAM_controller|writeDir_32\(11) & \RAM_controller|writeDir_32\(10) & \RAM_controller|writeDir_32\(9) & 
\RAM_controller|writeDir_32\(8) & \RAM_controller|writeDir_32\(7) & \RAM_controller|writeDir_32\(6) & \RAM_controller|writeDir_32\(5) & \RAM_controller|writeDir_32\(4) & \RAM_controller|writeDir_32\(3) & \RAM_controller|writeDir_32\(2) & 
\RAM_controller|writeDir_32\(1) & \RAM_controller|writeDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\ <= (\RAM_controller|readDir_32\(12) & \RAM_controller|readDir_32\(11) & \RAM_controller|readDir_32\(10) & \RAM_controller|readDir_32\(9) & 
\RAM_controller|readDir_32\(8) & \RAM_controller|readDir_32\(7) & \RAM_controller|readDir_32\(6) & \RAM_controller|readDir_32\(5) & \RAM_controller|readDir_32\(4) & \RAM_controller|readDir_32\(3) & \RAM_controller|readDir_32\(2) & 
\RAM_controller|readDir_32\(1) & \RAM_controller|readDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ <= \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \SW[6]~input_o\;

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\RAM_controller|writeDir_16\(12) & \RAM_controller|writeDir_16\(11) & \RAM_controller|writeDir_16\(10) & \RAM_controller|writeDir_16\(9) & 
\RAM_controller|writeDir_16\(8) & \RAM_controller|writeDir_16\(7) & \RAM_controller|writeDir_16\(6) & \RAM_controller|writeDir_16\(5) & \RAM_controller|writeDir_16\(4) & \RAM_controller|writeDir_16\(3) & \RAM_controller|writeDir_16\(2) & 
\RAM_controller|writeDir_16\(1) & \RAM_controller|writeDir_16\(0));

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\ <= (\RAM_controller|readDir_16\(12) & \RAM_controller|readDir_16\(11) & \RAM_controller|readDir_16\(10) & \RAM_controller|readDir_16\(9) & 
\RAM_controller|readDir_16\(8) & \RAM_controller|readDir_16\(7) & \RAM_controller|readDir_16\(6) & \RAM_controller|readDir_16\(5) & \RAM_controller|readDir_16\(4) & \RAM_controller|readDir_16\(3) & \RAM_controller|readDir_16\(2) & 
\RAM_controller|readDir_16\(1) & \RAM_controller|readDir_16\(0));

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a11~portbdataout\ <= \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \SW[6]~input_o\;

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\RAM_controller|writeDir_16\(12) & \RAM_controller|writeDir_16\(11) & \RAM_controller|writeDir_16\(10) & \RAM_controller|writeDir_16\(9) & 
\RAM_controller|writeDir_16\(8) & \RAM_controller|writeDir_16\(7) & \RAM_controller|writeDir_16\(6) & \RAM_controller|writeDir_16\(5) & \RAM_controller|writeDir_16\(4) & \RAM_controller|writeDir_16\(3) & \RAM_controller|writeDir_16\(2) & 
\RAM_controller|writeDir_16\(1) & \RAM_controller|writeDir_16\(0));

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\ <= (\RAM_controller|readDir_16\(12) & \RAM_controller|readDir_16\(11) & \RAM_controller|readDir_16\(10) & \RAM_controller|readDir_16\(9) & 
\RAM_controller|readDir_16\(8) & \RAM_controller|readDir_16\(7) & \RAM_controller|readDir_16\(6) & \RAM_controller|readDir_16\(5) & \RAM_controller|readDir_16\(4) & \RAM_controller|readDir_16\(3) & \RAM_controller|readDir_16\(2) & 
\RAM_controller|readDir_16\(1) & \RAM_controller|readDir_16\(0));

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ <= \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \SW[6]~input_o\;

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\RAM_controller|writeDir_16\(12) & \RAM_controller|writeDir_16\(11) & \RAM_controller|writeDir_16\(10) & \RAM_controller|writeDir_16\(9) & 
\RAM_controller|writeDir_16\(8) & \RAM_controller|writeDir_16\(7) & \RAM_controller|writeDir_16\(6) & \RAM_controller|writeDir_16\(5) & \RAM_controller|writeDir_16\(4) & \RAM_controller|writeDir_16\(3) & \RAM_controller|writeDir_16\(2) & 
\RAM_controller|writeDir_16\(1) & \RAM_controller|writeDir_16\(0));

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ <= (\RAM_controller|readDir_16\(12) & \RAM_controller|readDir_16\(11) & \RAM_controller|readDir_16\(10) & \RAM_controller|readDir_16\(9) & 
\RAM_controller|readDir_16\(8) & \RAM_controller|readDir_16\(7) & \RAM_controller|readDir_16\(6) & \RAM_controller|readDir_16\(5) & \RAM_controller|readDir_16\(4) & \RAM_controller|readDir_16\(3) & \RAM_controller|readDir_16\(2) & 
\RAM_controller|readDir_16\(1) & \RAM_controller|readDir_16\(0));

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a3~portbdataout\ <= \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \SW[6]~input_o\;

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\RAM_controller|writeDir_16\(12) & \RAM_controller|writeDir_16\(11) & \RAM_controller|writeDir_16\(10) & \RAM_controller|writeDir_16\(9) & 
\RAM_controller|writeDir_16\(8) & \RAM_controller|writeDir_16\(7) & \RAM_controller|writeDir_16\(6) & \RAM_controller|writeDir_16\(5) & \RAM_controller|writeDir_16\(4) & \RAM_controller|writeDir_16\(3) & \RAM_controller|writeDir_16\(2) & 
\RAM_controller|writeDir_16\(1) & \RAM_controller|writeDir_16\(0));

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\ <= (\RAM_controller|readDir_16\(12) & \RAM_controller|readDir_16\(11) & \RAM_controller|readDir_16\(10) & \RAM_controller|readDir_16\(9) & 
\RAM_controller|readDir_16\(8) & \RAM_controller|readDir_16\(7) & \RAM_controller|readDir_16\(6) & \RAM_controller|readDir_16\(5) & \RAM_controller|readDir_16\(4) & \RAM_controller|readDir_16\(3) & \RAM_controller|readDir_16\(2) & 
\RAM_controller|readDir_16\(1) & \RAM_controller|readDir_16\(0));

\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a15~portbdataout\ <= \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \SW[6]~input_o\;

\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\RAM_controller|writeDir_8\(12) & \RAM_controller|writeDir_8\(11) & \RAM_controller|writeDir_8\(10) & \RAM_controller|writeDir_8\(9) & 
\RAM_controller|writeDir_8\(8) & \RAM_controller|writeDir_8\(7) & \RAM_controller|writeDir_8\(6) & \RAM_controller|writeDir_8\(5) & \RAM_controller|writeDir_8\(4) & \RAM_controller|writeDir_8\(3) & \RAM_controller|writeDir_8\(2) & 
\RAM_controller|writeDir_8\(1) & \RAM_controller|writeDir_8\(0));

\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\ <= (\RAM_controller|readDir_8\(12) & \RAM_controller|readDir_8\(11) & \RAM_controller|readDir_8\(10) & \RAM_controller|readDir_8\(9) & 
\RAM_controller|readDir_8\(8) & \RAM_controller|readDir_8\(7) & \RAM_controller|readDir_8\(6) & \RAM_controller|readDir_8\(5) & \RAM_controller|readDir_8\(4) & \RAM_controller|readDir_8\(3) & \RAM_controller|readDir_8\(2) & 
\RAM_controller|readDir_8\(1) & \RAM_controller|readDir_8\(0));

\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ <= \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \SW[6]~input_o\;

\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\RAM_controller|writeDir_8\(12) & \RAM_controller|writeDir_8\(11) & \RAM_controller|writeDir_8\(10) & \RAM_controller|writeDir_8\(9) & 
\RAM_controller|writeDir_8\(8) & \RAM_controller|writeDir_8\(7) & \RAM_controller|writeDir_8\(6) & \RAM_controller|writeDir_8\(5) & \RAM_controller|writeDir_8\(4) & \RAM_controller|writeDir_8\(3) & \RAM_controller|writeDir_8\(2) & 
\RAM_controller|writeDir_8\(1) & \RAM_controller|writeDir_8\(0));

\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ <= (\RAM_controller|readDir_8\(12) & \RAM_controller|readDir_8\(11) & \RAM_controller|readDir_8\(10) & \RAM_controller|readDir_8\(9) & 
\RAM_controller|readDir_8\(8) & \RAM_controller|readDir_8\(7) & \RAM_controller|readDir_8\(6) & \RAM_controller|readDir_8\(5) & \RAM_controller|readDir_8\(4) & \RAM_controller|readDir_8\(3) & \RAM_controller|readDir_8\(2) & 
\RAM_controller|readDir_8\(1) & \RAM_controller|readDir_8\(0));

\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a3~portbdataout\ <= \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \SW[6]~input_o\;

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\RAM_controller|writeDir_32\(12) & \RAM_controller|writeDir_32\(11) & \RAM_controller|writeDir_32\(10) & \RAM_controller|writeDir_32\(9) & 
\RAM_controller|writeDir_32\(8) & \RAM_controller|writeDir_32\(7) & \RAM_controller|writeDir_32\(6) & \RAM_controller|writeDir_32\(5) & \RAM_controller|writeDir_32\(4) & \RAM_controller|writeDir_32\(3) & \RAM_controller|writeDir_32\(2) & 
\RAM_controller|writeDir_32\(1) & \RAM_controller|writeDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\ <= (\RAM_controller|readDir_32\(12) & \RAM_controller|readDir_32\(11) & \RAM_controller|readDir_32\(10) & \RAM_controller|readDir_32\(9) & 
\RAM_controller|readDir_32\(8) & \RAM_controller|readDir_32\(7) & \RAM_controller|readDir_32\(6) & \RAM_controller|readDir_32\(5) & \RAM_controller|readDir_32\(4) & \RAM_controller|readDir_32\(3) & \RAM_controller|readDir_32\(2) & 
\RAM_controller|readDir_32\(1) & \RAM_controller|readDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ <= \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \SW[6]~input_o\;

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\RAM_controller|writeDir_32\(12) & \RAM_controller|writeDir_32\(11) & \RAM_controller|writeDir_32\(10) & \RAM_controller|writeDir_32\(9) & 
\RAM_controller|writeDir_32\(8) & \RAM_controller|writeDir_32\(7) & \RAM_controller|writeDir_32\(6) & \RAM_controller|writeDir_32\(5) & \RAM_controller|writeDir_32\(4) & \RAM_controller|writeDir_32\(3) & \RAM_controller|writeDir_32\(2) & 
\RAM_controller|writeDir_32\(1) & \RAM_controller|writeDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\ <= (\RAM_controller|readDir_32\(12) & \RAM_controller|readDir_32\(11) & \RAM_controller|readDir_32\(10) & \RAM_controller|readDir_32\(9) & 
\RAM_controller|readDir_32\(8) & \RAM_controller|readDir_32\(7) & \RAM_controller|readDir_32\(6) & \RAM_controller|readDir_32\(5) & \RAM_controller|readDir_32\(4) & \RAM_controller|readDir_32\(3) & \RAM_controller|readDir_32\(2) & 
\RAM_controller|readDir_32\(1) & \RAM_controller|readDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a11~portbdataout\ <= \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \SW[6]~input_o\;

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\RAM_controller|writeDir_32\(12) & \RAM_controller|writeDir_32\(11) & \RAM_controller|writeDir_32\(10) & \RAM_controller|writeDir_32\(9) & 
\RAM_controller|writeDir_32\(8) & \RAM_controller|writeDir_32\(7) & \RAM_controller|writeDir_32\(6) & \RAM_controller|writeDir_32\(5) & \RAM_controller|writeDir_32\(4) & \RAM_controller|writeDir_32\(3) & \RAM_controller|writeDir_32\(2) & 
\RAM_controller|writeDir_32\(1) & \RAM_controller|writeDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ <= (\RAM_controller|readDir_32\(12) & \RAM_controller|readDir_32\(11) & \RAM_controller|readDir_32\(10) & \RAM_controller|readDir_32\(9) & 
\RAM_controller|readDir_32\(8) & \RAM_controller|readDir_32\(7) & \RAM_controller|readDir_32\(6) & \RAM_controller|readDir_32\(5) & \RAM_controller|readDir_32\(4) & \RAM_controller|readDir_32\(3) & \RAM_controller|readDir_32\(2) & 
\RAM_controller|readDir_32\(1) & \RAM_controller|readDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a3~portbdataout\ <= \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \SW[6]~input_o\;

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\RAM_controller|writeDir_32\(12) & \RAM_controller|writeDir_32\(11) & \RAM_controller|writeDir_32\(10) & \RAM_controller|writeDir_32\(9) & 
\RAM_controller|writeDir_32\(8) & \RAM_controller|writeDir_32\(7) & \RAM_controller|writeDir_32\(6) & \RAM_controller|writeDir_32\(5) & \RAM_controller|writeDir_32\(4) & \RAM_controller|writeDir_32\(3) & \RAM_controller|writeDir_32\(2) & 
\RAM_controller|writeDir_32\(1) & \RAM_controller|writeDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\ <= (\RAM_controller|readDir_32\(12) & \RAM_controller|readDir_32\(11) & \RAM_controller|readDir_32\(10) & \RAM_controller|readDir_32\(9) & 
\RAM_controller|readDir_32\(8) & \RAM_controller|readDir_32\(7) & \RAM_controller|readDir_32\(6) & \RAM_controller|readDir_32\(5) & \RAM_controller|readDir_32\(4) & \RAM_controller|readDir_32\(3) & \RAM_controller|readDir_32\(2) & 
\RAM_controller|readDir_32\(1) & \RAM_controller|readDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a15~portbdataout\ <= \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \SW[6]~input_o\;

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\RAM_controller|writeDir_32\(12) & \RAM_controller|writeDir_32\(11) & \RAM_controller|writeDir_32\(10) & \RAM_controller|writeDir_32\(9) & 
\RAM_controller|writeDir_32\(8) & \RAM_controller|writeDir_32\(7) & \RAM_controller|writeDir_32\(6) & \RAM_controller|writeDir_32\(5) & \RAM_controller|writeDir_32\(4) & \RAM_controller|writeDir_32\(3) & \RAM_controller|writeDir_32\(2) & 
\RAM_controller|writeDir_32\(1) & \RAM_controller|writeDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\ <= (\RAM_controller|readDir_32\(12) & \RAM_controller|readDir_32\(11) & \RAM_controller|readDir_32\(10) & \RAM_controller|readDir_32\(9) & 
\RAM_controller|readDir_32\(8) & \RAM_controller|readDir_32\(7) & \RAM_controller|readDir_32\(6) & \RAM_controller|readDir_32\(5) & \RAM_controller|readDir_32\(4) & \RAM_controller|readDir_32\(3) & \RAM_controller|readDir_32\(2) & 
\RAM_controller|readDir_32\(1) & \RAM_controller|readDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a27~portbdataout\ <= \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \SW[6]~input_o\;

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\RAM_controller|writeDir_32\(12) & \RAM_controller|writeDir_32\(11) & \RAM_controller|writeDir_32\(10) & \RAM_controller|writeDir_32\(9) & 
\RAM_controller|writeDir_32\(8) & \RAM_controller|writeDir_32\(7) & \RAM_controller|writeDir_32\(6) & \RAM_controller|writeDir_32\(5) & \RAM_controller|writeDir_32\(4) & \RAM_controller|writeDir_32\(3) & \RAM_controller|writeDir_32\(2) & 
\RAM_controller|writeDir_32\(1) & \RAM_controller|writeDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\ <= (\RAM_controller|readDir_32\(12) & \RAM_controller|readDir_32\(11) & \RAM_controller|readDir_32\(10) & \RAM_controller|readDir_32\(9) & 
\RAM_controller|readDir_32\(8) & \RAM_controller|readDir_32\(7) & \RAM_controller|readDir_32\(6) & \RAM_controller|readDir_32\(5) & \RAM_controller|readDir_32\(4) & \RAM_controller|readDir_32\(3) & \RAM_controller|readDir_32\(2) & 
\RAM_controller|readDir_32\(1) & \RAM_controller|readDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a23~portbdataout\ <= \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \SW[6]~input_o\;

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\RAM_controller|writeDir_32\(12) & \RAM_controller|writeDir_32\(11) & \RAM_controller|writeDir_32\(10) & \RAM_controller|writeDir_32\(9) & 
\RAM_controller|writeDir_32\(8) & \RAM_controller|writeDir_32\(7) & \RAM_controller|writeDir_32\(6) & \RAM_controller|writeDir_32\(5) & \RAM_controller|writeDir_32\(4) & \RAM_controller|writeDir_32\(3) & \RAM_controller|writeDir_32\(2) & 
\RAM_controller|writeDir_32\(1) & \RAM_controller|writeDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\ <= (\RAM_controller|readDir_32\(12) & \RAM_controller|readDir_32\(11) & \RAM_controller|readDir_32\(10) & \RAM_controller|readDir_32\(9) & 
\RAM_controller|readDir_32\(8) & \RAM_controller|readDir_32\(7) & \RAM_controller|readDir_32\(6) & \RAM_controller|readDir_32\(5) & \RAM_controller|readDir_32\(4) & \RAM_controller|readDir_32\(3) & \RAM_controller|readDir_32\(2) & 
\RAM_controller|readDir_32\(1) & \RAM_controller|readDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a19~portbdataout\ <= \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\(0);

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \SW[6]~input_o\;

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\RAM_controller|writeDir_32\(12) & \RAM_controller|writeDir_32\(11) & \RAM_controller|writeDir_32\(10) & \RAM_controller|writeDir_32\(9) & 
\RAM_controller|writeDir_32\(8) & \RAM_controller|writeDir_32\(7) & \RAM_controller|writeDir_32\(6) & \RAM_controller|writeDir_32\(5) & \RAM_controller|writeDir_32\(4) & \RAM_controller|writeDir_32\(3) & \RAM_controller|writeDir_32\(2) & 
\RAM_controller|writeDir_32\(1) & \RAM_controller|writeDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\ <= (\RAM_controller|readDir_32\(12) & \RAM_controller|readDir_32\(11) & \RAM_controller|readDir_32\(10) & \RAM_controller|readDir_32\(9) & 
\RAM_controller|readDir_32\(8) & \RAM_controller|readDir_32\(7) & \RAM_controller|readDir_32\(6) & \RAM_controller|readDir_32\(5) & \RAM_controller|readDir_32\(4) & \RAM_controller|readDir_32\(3) & \RAM_controller|readDir_32\(2) & 
\RAM_controller|readDir_32\(1) & \RAM_controller|readDir_32\(0));

\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a31~portbdataout\ <= \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\(0);

\CLK_24M|altpll_component|auto_generated|pll1_INCLK_bus\ <= (gnd & \CLOCK_50~input_o\);

\CLK_24M|altpll_component|auto_generated|wire_pll1_clk\(0) <= \CLK_24M|altpll_component|auto_generated|pll1_CLK_bus\(0);
\CLK_24M|altpll_component|auto_generated|wire_pll1_clk\(1) <= \CLK_24M|altpll_component|auto_generated|pll1_CLK_bus\(1);
\CLK_24M|altpll_component|auto_generated|wire_pll1_clk\(2) <= \CLK_24M|altpll_component|auto_generated|pll1_CLK_bus\(2);
\CLK_24M|altpll_component|auto_generated|wire_pll1_clk\(3) <= \CLK_24M|altpll_component|auto_generated|pll1_CLK_bus\(3);
\CLK_24M|altpll_component|auto_generated|wire_pll1_clk\(4) <= \CLK_24M|altpll_component|auto_generated|pll1_CLK_bus\(4);

\RAM_controller|readDir_32[15]~0clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \RAM_controller|readDir_32[15]~0_combout\);

\CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \CLK25|altpll_component|auto_generated|wire_pll1_clk\(0));

\RAM_controller|readDir_16[14]~2clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \RAM_controller|readDir_16[14]~2_combout\);

\RAM_controller|writeDir_32[15]~1clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \RAM_controller|writeDir_32[15]~1_combout\);

\RAM_controller|writeDir_16[14]~2clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \RAM_controller|writeDir_16[14]~2_combout\);

\CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \CLK_24M|altpll_component|auto_generated|wire_pll1_clk\(0));

\RAM_controller|writeDir_8[13]~1clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \RAM_controller|writeDir_8[13]~1_combout\);

\RAM_controller|readDir_8[13]~1clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \RAM_controller|readDir_8[13]~1_combout\);

\SW[1]~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \SW[1]~input_o\);
\CLK_24M|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\ <= NOT \CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\;
\CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\ <= NOT \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\;
\ALT_INV_SW[0]~input_o\ <= NOT \SW[0]~input_o\;

-- Location: IOOBUF_X16_Y29_N30
\VGA_R[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_controller|red\(0),
	devoe => ww_devoe,
	o => ww_VGA_R(0));

-- Location: IOOBUF_X16_Y29_N2
\VGA_R[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_controller|red\(1),
	devoe => ww_devoe,
	o => ww_VGA_R(1));

-- Location: IOOBUF_X19_Y29_N30
\VGA_R[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_controller|red\(2),
	devoe => ww_devoe,
	o => ww_VGA_R(2));

-- Location: IOOBUF_X16_Y0_N30
\VGA_R[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_controller|red\(3),
	devoe => ww_devoe,
	o => ww_VGA_R(3));

-- Location: IOOBUF_X16_Y29_N16
\VGA_G[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_controller|green\(0),
	devoe => ww_devoe,
	o => ww_VGA_G(0));

-- Location: IOOBUF_X19_Y0_N23
\VGA_G[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_controller|green\(1),
	devoe => ww_devoe,
	o => ww_VGA_G(1));

-- Location: IOOBUF_X16_Y29_N23
\VGA_G[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_controller|green\(2),
	devoe => ww_devoe,
	o => ww_VGA_G(2));

-- Location: IOOBUF_X0_Y13_N2
\VGA_G[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_controller|green\(3),
	devoe => ww_devoe,
	o => ww_VGA_G(3));

-- Location: IOOBUF_X11_Y29_N9
\VGA_B[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_controller|blue\(0),
	devoe => ww_devoe,
	o => ww_VGA_B(0));

-- Location: IOOBUF_X21_Y29_N23
\VGA_B[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_controller|blue\(1),
	devoe => ww_devoe,
	o => ww_VGA_B(1));

-- Location: IOOBUF_X0_Y13_N16
\VGA_B[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_controller|blue\(2),
	devoe => ww_devoe,
	o => ww_VGA_B(2));

-- Location: IOOBUF_X16_Y0_N2
\VGA_B[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_controller|blue\(3),
	devoe => ww_devoe,
	o => ww_VGA_B(3));

-- Location: IOOBUF_X26_Y0_N2
\VGA_HS~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_HS);

-- Location: IOOBUF_X5_Y0_N9
\VGA_VS~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_VS);

-- Location: IOIBUF_X0_Y20_N8
\SW[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(0),
	o => \SW[0]~input_o\);

-- Location: IOIBUF_X0_Y14_N1
\CLOCK_50~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: PLL_1
\CLK25|altpll_component|auto_generated|pll1\ : cycloneiii_pll
-- pragma translate_off
GENERIC MAP (
	auto_settings => "false",
	bandwidth_type => "medium",
	c0_high => 11,
	c0_initial => 1,
	c0_low => 10,
	c0_mode => "odd",
	c0_ph => 0,
	c1_high => 0,
	c1_initial => 0,
	c1_low => 0,
	c1_mode => "bypass",
	c1_ph => 0,
	c1_use_casc_in => "off",
	c2_high => 0,
	c2_initial => 0,
	c2_low => 0,
	c2_mode => "bypass",
	c2_ph => 0,
	c2_use_casc_in => "off",
	c3_high => 0,
	c3_initial => 0,
	c3_low => 0,
	c3_mode => "bypass",
	c3_ph => 0,
	c3_use_casc_in => "off",
	c4_high => 0,
	c4_initial => 0,
	c4_low => 0,
	c4_mode => "bypass",
	c4_ph => 0,
	c4_use_casc_in => "off",
	charge_pump_current_bits => 1,
	clk0_counter => "c0",
	clk0_divide_by => 147,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 74,
	clk0_phase_shift => "0",
	clk1_counter => "unused",
	clk1_divide_by => 0,
	clk1_duty_cycle => 50,
	clk1_multiply_by => 0,
	clk1_phase_shift => "0",
	clk2_counter => "unused",
	clk2_divide_by => 0,
	clk2_duty_cycle => 50,
	clk2_multiply_by => 0,
	clk2_phase_shift => "0",
	clk3_counter => "unused",
	clk3_divide_by => 0,
	clk3_duty_cycle => 50,
	clk3_multiply_by => 0,
	clk3_phase_shift => "0",
	clk4_counter => "unused",
	clk4_divide_by => 0,
	clk4_duty_cycle => 50,
	clk4_multiply_by => 0,
	clk4_phase_shift => "0",
	compensate_clock => "clock0",
	inclk0_input_frequency => 20000,
	inclk1_input_frequency => 0,
	loop_filter_c_bits => 0,
	loop_filter_r_bits => 16,
	m => 74,
	m_initial => 1,
	m_ph => 0,
	n => 7,
	operation_mode => "normal",
	pfd_max => 200000,
	pfd_min => 3076,
	pll_compensation_delay => 5738,
	self_reset_on_loss_lock => "off",
	simulation_type => "timing",
	switch_over_type => "auto",
	vco_center => 1538,
	vco_divide_by => 0,
	vco_frequency_control => "auto",
	vco_max => 3333,
	vco_min => 1538,
	vco_multiply_by => 0,
	vco_phase_shift_step => 236,
	vco_post_scale => 2)
-- pragma translate_on
PORT MAP (
	areset => \SW[0]~input_o\,
	fbin => \CLK25|altpll_component|auto_generated|wire_pll1_fbout\,
	inclk => \CLK25|altpll_component|auto_generated|pll1_INCLK_bus\,
	fbout => \CLK25|altpll_component|auto_generated|wire_pll1_fbout\,
	clk => \CLK25|altpll_component|auto_generated|pll1_CLK_bus\);

-- Location: CLKCTRL_G3
\CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\);

-- Location: IOIBUF_X21_Y0_N15
\SW[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(1),
	o => \SW[1]~input_o\);

-- Location: LCCOMB_X4_Y20_N10
\VGA_controller|Add0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Add0~0_combout\ = \VGA_controller|h_count\(0) $ (VCC)
-- \VGA_controller|Add0~1\ = CARRY(\VGA_controller|h_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|h_count\(0),
	datad => VCC,
	combout => \VGA_controller|Add0~0_combout\,
	cout => \VGA_controller|Add0~1\);

-- Location: IOIBUF_X7_Y29_N15
\SW[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(2),
	o => \SW[2]~input_o\);

-- Location: FF_X4_Y20_N11
\VGA_controller|h_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \VGA_controller|Add0~0_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|h_count\(0));

-- Location: LCCOMB_X4_Y20_N12
\VGA_controller|Add0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Add0~2_combout\ = (\VGA_controller|h_count\(1) & (!\VGA_controller|Add0~1\)) # (!\VGA_controller|h_count\(1) & ((\VGA_controller|Add0~1\) # (GND)))
-- \VGA_controller|Add0~3\ = CARRY((!\VGA_controller|Add0~1\) # (!\VGA_controller|h_count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|h_count\(1),
	datad => VCC,
	cin => \VGA_controller|Add0~1\,
	combout => \VGA_controller|Add0~2_combout\,
	cout => \VGA_controller|Add0~3\);

-- Location: FF_X4_Y20_N13
\VGA_controller|h_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \VGA_controller|Add0~2_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|h_count\(1));

-- Location: LCCOMB_X4_Y20_N14
\VGA_controller|Add0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Add0~4_combout\ = (\VGA_controller|h_count\(2) & (\VGA_controller|Add0~3\ $ (GND))) # (!\VGA_controller|h_count\(2) & (!\VGA_controller|Add0~3\ & VCC))
-- \VGA_controller|Add0~5\ = CARRY((\VGA_controller|h_count\(2) & !\VGA_controller|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|h_count\(2),
	datad => VCC,
	cin => \VGA_controller|Add0~3\,
	combout => \VGA_controller|Add0~4_combout\,
	cout => \VGA_controller|Add0~5\);

-- Location: FF_X4_Y20_N15
\VGA_controller|h_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \VGA_controller|Add0~4_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|h_count\(2));

-- Location: LCCOMB_X4_Y20_N16
\VGA_controller|Add0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Add0~6_combout\ = (\VGA_controller|h_count\(3) & (!\VGA_controller|Add0~5\)) # (!\VGA_controller|h_count\(3) & ((\VGA_controller|Add0~5\) # (GND)))
-- \VGA_controller|Add0~7\ = CARRY((!\VGA_controller|Add0~5\) # (!\VGA_controller|h_count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|h_count\(3),
	datad => VCC,
	cin => \VGA_controller|Add0~5\,
	combout => \VGA_controller|Add0~6_combout\,
	cout => \VGA_controller|Add0~7\);

-- Location: FF_X4_Y20_N17
\VGA_controller|h_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \VGA_controller|Add0~6_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|h_count\(3));

-- Location: LCCOMB_X4_Y20_N18
\VGA_controller|Add0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Add0~8_combout\ = (\VGA_controller|h_count\(4) & (\VGA_controller|Add0~7\ $ (GND))) # (!\VGA_controller|h_count\(4) & (!\VGA_controller|Add0~7\ & VCC))
-- \VGA_controller|Add0~9\ = CARRY((\VGA_controller|h_count\(4) & !\VGA_controller|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|h_count\(4),
	datad => VCC,
	cin => \VGA_controller|Add0~7\,
	combout => \VGA_controller|Add0~8_combout\,
	cout => \VGA_controller|Add0~9\);

-- Location: FF_X4_Y20_N19
\VGA_controller|h_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \VGA_controller|Add0~8_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|h_count\(4));

-- Location: LCCOMB_X4_Y20_N20
\VGA_controller|Add0~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Add0~10_combout\ = (\VGA_controller|h_count\(5) & (!\VGA_controller|Add0~9\)) # (!\VGA_controller|h_count\(5) & ((\VGA_controller|Add0~9\) # (GND)))
-- \VGA_controller|Add0~11\ = CARRY((!\VGA_controller|Add0~9\) # (!\VGA_controller|h_count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|h_count\(5),
	datad => VCC,
	cin => \VGA_controller|Add0~9\,
	combout => \VGA_controller|Add0~10_combout\,
	cout => \VGA_controller|Add0~11\);

-- Location: LCCOMB_X6_Y20_N20
\VGA_controller|Equal0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Equal0~1_combout\ = (\VGA_controller|h_count\(8) & (!\VGA_controller|h_count\(5) & (!\VGA_controller|h_count\(7) & \VGA_controller|h_count\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|h_count\(8),
	datab => \VGA_controller|h_count\(5),
	datac => \VGA_controller|h_count\(7),
	datad => \VGA_controller|h_count\(2),
	combout => \VGA_controller|Equal0~1_combout\);

-- Location: LCCOMB_X4_Y20_N6
\VGA_controller|Equal0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Equal0~0_combout\ = (\VGA_controller|h_count\(0) & (\VGA_controller|h_count\(3) & (\VGA_controller|h_count\(1) & \VGA_controller|h_count\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|h_count\(0),
	datab => \VGA_controller|h_count\(3),
	datac => \VGA_controller|h_count\(1),
	datad => \VGA_controller|h_count\(4),
	combout => \VGA_controller|Equal0~0_combout\);

-- Location: LCCOMB_X6_Y20_N10
\VGA_controller|Equal0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Equal0~2_combout\ = (\VGA_controller|h_count\(9) & (\VGA_controller|Equal0~1_combout\ & (!\VGA_controller|h_count\(6) & \VGA_controller|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|h_count\(9),
	datab => \VGA_controller|Equal0~1_combout\,
	datac => \VGA_controller|h_count\(6),
	datad => \VGA_controller|Equal0~0_combout\,
	combout => \VGA_controller|Equal0~2_combout\);

-- Location: LCCOMB_X4_Y20_N8
\VGA_controller|h_count~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|h_count~2_combout\ = (\VGA_controller|Add0~10_combout\ & !\VGA_controller|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Add0~10_combout\,
	datad => \VGA_controller|Equal0~2_combout\,
	combout => \VGA_controller|h_count~2_combout\);

-- Location: FF_X4_Y20_N9
\VGA_controller|h_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \VGA_controller|h_count~2_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|h_count\(5));

-- Location: LCCOMB_X4_Y20_N22
\VGA_controller|Add0~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Add0~12_combout\ = (\VGA_controller|h_count\(6) & (\VGA_controller|Add0~11\ $ (GND))) # (!\VGA_controller|h_count\(6) & (!\VGA_controller|Add0~11\ & VCC))
-- \VGA_controller|Add0~13\ = CARRY((\VGA_controller|h_count\(6) & !\VGA_controller|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|h_count\(6),
	datad => VCC,
	cin => \VGA_controller|Add0~11\,
	combout => \VGA_controller|Add0~12_combout\,
	cout => \VGA_controller|Add0~13\);

-- Location: FF_X4_Y20_N23
\VGA_controller|h_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \VGA_controller|Add0~12_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|h_count\(6));

-- Location: LCCOMB_X4_Y20_N24
\VGA_controller|Add0~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Add0~14_combout\ = (\VGA_controller|h_count\(7) & (!\VGA_controller|Add0~13\)) # (!\VGA_controller|h_count\(7) & ((\VGA_controller|Add0~13\) # (GND)))
-- \VGA_controller|Add0~15\ = CARRY((!\VGA_controller|Add0~13\) # (!\VGA_controller|h_count\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|h_count\(7),
	datad => VCC,
	cin => \VGA_controller|Add0~13\,
	combout => \VGA_controller|Add0~14_combout\,
	cout => \VGA_controller|Add0~15\);

-- Location: FF_X4_Y20_N25
\VGA_controller|h_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \VGA_controller|Add0~14_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|h_count\(7));

-- Location: LCCOMB_X4_Y20_N26
\VGA_controller|Add0~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Add0~16_combout\ = (\VGA_controller|h_count\(8) & (\VGA_controller|Add0~15\ $ (GND))) # (!\VGA_controller|h_count\(8) & (!\VGA_controller|Add0~15\ & VCC))
-- \VGA_controller|Add0~17\ = CARRY((\VGA_controller|h_count\(8) & !\VGA_controller|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|h_count\(8),
	datad => VCC,
	cin => \VGA_controller|Add0~15\,
	combout => \VGA_controller|Add0~16_combout\,
	cout => \VGA_controller|Add0~17\);

-- Location: LCCOMB_X4_Y20_N2
\VGA_controller|h_count~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|h_count~1_combout\ = (\VGA_controller|Add0~16_combout\ & !\VGA_controller|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VGA_controller|Add0~16_combout\,
	datad => \VGA_controller|Equal0~2_combout\,
	combout => \VGA_controller|h_count~1_combout\);

-- Location: FF_X4_Y20_N3
\VGA_controller|h_count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \VGA_controller|h_count~1_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|h_count\(8));

-- Location: LCCOMB_X4_Y20_N28
\VGA_controller|Add0~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Add0~18_combout\ = \VGA_controller|h_count\(9) $ (\VGA_controller|Add0~17\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|h_count\(9),
	cin => \VGA_controller|Add0~17\,
	combout => \VGA_controller|Add0~18_combout\);

-- Location: LCCOMB_X4_Y20_N4
\VGA_controller|h_count~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|h_count~0_combout\ = (\VGA_controller|Add0~18_combout\ & !\VGA_controller|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Add0~18_combout\,
	datad => \VGA_controller|Equal0~2_combout\,
	combout => \VGA_controller|h_count~0_combout\);

-- Location: FF_X4_Y20_N5
\VGA_controller|h_count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \VGA_controller|h_count~0_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|h_count\(9));

-- Location: FF_X9_Y20_N21
\VGA_controller|Hcount[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \VGA_controller|h_count\(9),
	clrn => \ALT_INV_SW[0]~input_o\,
	sload => VCC,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|Hcount\(9));

-- Location: FF_X9_Y20_N19
\VGA_controller|Hcount[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \VGA_controller|h_count\(8),
	clrn => \ALT_INV_SW[0]~input_o\,
	sload => VCC,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|Hcount\(8));

-- Location: FF_X9_Y20_N17
\VGA_controller|Hcount[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \VGA_controller|h_count\(7),
	clrn => \ALT_INV_SW[0]~input_o\,
	sload => VCC,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|Hcount\(7));

-- Location: FF_X9_Y20_N15
\VGA_controller|Hcount[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \VGA_controller|h_count\(6),
	clrn => \ALT_INV_SW[0]~input_o\,
	sload => VCC,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|Hcount\(6));

-- Location: FF_X9_Y20_N13
\VGA_controller|Hcount[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \VGA_controller|h_count\(5),
	clrn => \ALT_INV_SW[0]~input_o\,
	sload => VCC,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|Hcount\(5));

-- Location: FF_X9_Y20_N11
\VGA_controller|Hcount[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \VGA_controller|h_count\(4),
	clrn => \ALT_INV_SW[0]~input_o\,
	sload => VCC,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|Hcount\(4));

-- Location: FF_X9_Y20_N9
\VGA_controller|Hcount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \VGA_controller|h_count\(3),
	clrn => \ALT_INV_SW[0]~input_o\,
	sload => VCC,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|Hcount\(3));

-- Location: FF_X9_Y20_N7
\VGA_controller|Hcount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \VGA_controller|h_count\(2),
	clrn => \ALT_INV_SW[0]~input_o\,
	sload => VCC,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|Hcount\(2));

-- Location: LCCOMB_X8_Y20_N4
\VGA_controller|Hcount[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Hcount[1]~feeder_combout\ = \VGA_controller|h_count\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \VGA_controller|h_count\(1),
	combout => \VGA_controller|Hcount[1]~feeder_combout\);

-- Location: FF_X8_Y20_N5
\VGA_controller|Hcount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \VGA_controller|Hcount[1]~feeder_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|Hcount\(1));

-- Location: LCCOMB_X9_Y20_N6
\RAM_controller|Add27~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add27~0_combout\ = (\VGA_controller|Hcount\(2) & (\VGA_controller|Hcount\(1) $ (VCC))) # (!\VGA_controller|Hcount\(2) & (\VGA_controller|Hcount\(1) & VCC))
-- \RAM_controller|Add27~1\ = CARRY((\VGA_controller|Hcount\(2) & \VGA_controller|Hcount\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Hcount\(2),
	datab => \VGA_controller|Hcount\(1),
	datad => VCC,
	combout => \RAM_controller|Add27~0_combout\,
	cout => \RAM_controller|Add27~1\);

-- Location: LCCOMB_X9_Y20_N8
\RAM_controller|Add27~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add27~2_combout\ = (\VGA_controller|Hcount\(3) & (!\RAM_controller|Add27~1\)) # (!\VGA_controller|Hcount\(3) & ((\RAM_controller|Add27~1\) # (GND)))
-- \RAM_controller|Add27~3\ = CARRY((!\RAM_controller|Add27~1\) # (!\VGA_controller|Hcount\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Hcount\(3),
	datad => VCC,
	cin => \RAM_controller|Add27~1\,
	combout => \RAM_controller|Add27~2_combout\,
	cout => \RAM_controller|Add27~3\);

-- Location: LCCOMB_X9_Y20_N10
\RAM_controller|Add27~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add27~4_combout\ = (\VGA_controller|Hcount\(4) & (\RAM_controller|Add27~3\ $ (GND))) # (!\VGA_controller|Hcount\(4) & (!\RAM_controller|Add27~3\ & VCC))
-- \RAM_controller|Add27~5\ = CARRY((\VGA_controller|Hcount\(4) & !\RAM_controller|Add27~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Hcount\(4),
	datad => VCC,
	cin => \RAM_controller|Add27~3\,
	combout => \RAM_controller|Add27~4_combout\,
	cout => \RAM_controller|Add27~5\);

-- Location: LCCOMB_X9_Y20_N12
\RAM_controller|Add27~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add27~6_combout\ = (\VGA_controller|Hcount\(5) & (!\RAM_controller|Add27~5\)) # (!\VGA_controller|Hcount\(5) & ((\RAM_controller|Add27~5\) # (GND)))
-- \RAM_controller|Add27~7\ = CARRY((!\RAM_controller|Add27~5\) # (!\VGA_controller|Hcount\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Hcount\(5),
	datad => VCC,
	cin => \RAM_controller|Add27~5\,
	combout => \RAM_controller|Add27~6_combout\,
	cout => \RAM_controller|Add27~7\);

-- Location: LCCOMB_X9_Y20_N14
\RAM_controller|Add27~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add27~8_combout\ = (\VGA_controller|Hcount\(6) & (\RAM_controller|Add27~7\ $ (GND))) # (!\VGA_controller|Hcount\(6) & (!\RAM_controller|Add27~7\ & VCC))
-- \RAM_controller|Add27~9\ = CARRY((\VGA_controller|Hcount\(6) & !\RAM_controller|Add27~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Hcount\(6),
	datad => VCC,
	cin => \RAM_controller|Add27~7\,
	combout => \RAM_controller|Add27~8_combout\,
	cout => \RAM_controller|Add27~9\);

-- Location: LCCOMB_X9_Y20_N16
\RAM_controller|Add27~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add27~10_combout\ = (\VGA_controller|Hcount\(7) & (!\RAM_controller|Add27~9\)) # (!\VGA_controller|Hcount\(7) & ((\RAM_controller|Add27~9\) # (GND)))
-- \RAM_controller|Add27~11\ = CARRY((!\RAM_controller|Add27~9\) # (!\VGA_controller|Hcount\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Hcount\(7),
	datad => VCC,
	cin => \RAM_controller|Add27~9\,
	combout => \RAM_controller|Add27~10_combout\,
	cout => \RAM_controller|Add27~11\);

-- Location: LCCOMB_X9_Y20_N18
\RAM_controller|Add27~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add27~12_combout\ = (\VGA_controller|Hcount\(8) & (\RAM_controller|Add27~11\ $ (GND))) # (!\VGA_controller|Hcount\(8) & (!\RAM_controller|Add27~11\ & VCC))
-- \RAM_controller|Add27~13\ = CARRY((\VGA_controller|Hcount\(8) & !\RAM_controller|Add27~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Hcount\(8),
	datad => VCC,
	cin => \RAM_controller|Add27~11\,
	combout => \RAM_controller|Add27~12_combout\,
	cout => \RAM_controller|Add27~13\);

-- Location: LCCOMB_X9_Y20_N20
\RAM_controller|Add27~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add27~14_combout\ = \RAM_controller|Add27~13\ $ (\VGA_controller|Hcount\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \VGA_controller|Hcount\(9),
	cin => \RAM_controller|Add27~13\,
	combout => \RAM_controller|Add27~14_combout\);

-- Location: LCCOMB_X9_Y20_N4
\RAM_controller|LessThan13~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|LessThan13~0_combout\ = (!\RAM_controller|Add27~10_combout\ & (!\RAM_controller|Add27~8_combout\ & !\RAM_controller|Add27~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add27~10_combout\,
	datac => \RAM_controller|Add27~8_combout\,
	datad => \RAM_controller|Add27~12_combout\,
	combout => \RAM_controller|LessThan13~0_combout\);

-- Location: LCCOMB_X8_Y20_N2
\VGA_controller|Hcount[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Hcount[0]~feeder_combout\ = \VGA_controller|h_count\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \VGA_controller|h_count\(0),
	combout => \VGA_controller|Hcount[0]~feeder_combout\);

-- Location: FF_X8_Y20_N3
\VGA_controller|Hcount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \VGA_controller|Hcount[0]~feeder_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|Hcount\(0));

-- Location: LCCOMB_X8_Y20_N28
\RAM_controller|LessThan12~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|LessThan12~0_combout\ = (\VGA_controller|Hcount\(1)) # (((!\RAM_controller|Add27~0_combout\) # (!\RAM_controller|Add27~2_combout\)) # (!\VGA_controller|Hcount\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Hcount\(1),
	datab => \VGA_controller|Hcount\(0),
	datac => \RAM_controller|Add27~2_combout\,
	datad => \RAM_controller|Add27~0_combout\,
	combout => \RAM_controller|LessThan12~0_combout\);

-- Location: LCCOMB_X9_Y20_N22
\RAM_controller|LessThan13~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|LessThan13~1_combout\ = (\RAM_controller|LessThan13~0_combout\ & (((!\RAM_controller|Add27~4_combout\ & \RAM_controller|LessThan12~0_combout\)) # (!\RAM_controller|Add27~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add27~4_combout\,
	datab => \RAM_controller|LessThan13~0_combout\,
	datac => \RAM_controller|Add27~6_combout\,
	datad => \RAM_controller|LessThan12~0_combout\,
	combout => \RAM_controller|LessThan13~1_combout\);

-- Location: LCCOMB_X4_Y20_N0
\VGA_controller|process_0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|process_0~0_combout\ = ((!\VGA_controller|h_count\(2) & ((!\VGA_controller|h_count\(1)) # (!\VGA_controller|h_count\(0))))) # (!\VGA_controller|h_count\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|h_count\(0),
	datab => \VGA_controller|h_count\(2),
	datac => \VGA_controller|h_count\(1),
	datad => \VGA_controller|h_count\(5),
	combout => \VGA_controller|process_0~0_combout\);

-- Location: LCCOMB_X4_Y20_N30
\VGA_controller|process_0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|process_0~1_combout\ = (!\VGA_controller|h_count\(6) & ((\VGA_controller|process_0~0_combout\) # ((!\VGA_controller|h_count\(3)) # (!\VGA_controller|h_count\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|process_0~0_combout\,
	datab => \VGA_controller|h_count\(4),
	datac => \VGA_controller|h_count\(6),
	datad => \VGA_controller|h_count\(3),
	combout => \VGA_controller|process_0~1_combout\);

-- Location: LCCOMB_X6_Y20_N2
\VGA_controller|process_0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|process_0~2_combout\ = (!\VGA_controller|h_count\(8) & ((\VGA_controller|process_0~1_combout\) # (!\VGA_controller|h_count\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|process_0~1_combout\,
	datac => \VGA_controller|h_count\(7),
	datad => \VGA_controller|h_count\(8),
	combout => \VGA_controller|process_0~2_combout\);

-- Location: LCCOMB_X6_Y20_N18
\VGA_controller|v_count[9]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|v_count[9]~0_combout\ = (!\VGA_controller|h_count\(8) & (\VGA_controller|h_count\(5) & (\VGA_controller|h_count\(7) & !\VGA_controller|h_count\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|h_count\(8),
	datab => \VGA_controller|h_count\(5),
	datac => \VGA_controller|h_count\(7),
	datad => \VGA_controller|h_count\(2),
	combout => \VGA_controller|v_count[9]~0_combout\);

-- Location: LCCOMB_X6_Y20_N8
\VGA_controller|v_count[9]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|v_count[9]~1_combout\ = (\VGA_controller|h_count\(9) & (\VGA_controller|v_count[9]~0_combout\ & (!\VGA_controller|h_count\(6) & \VGA_controller|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|h_count\(9),
	datab => \VGA_controller|v_count[9]~0_combout\,
	datac => \VGA_controller|h_count\(6),
	datad => \VGA_controller|Equal0~0_combout\,
	combout => \VGA_controller|v_count[9]~1_combout\);

-- Location: LCCOMB_X7_Y20_N4
\VGA_controller|v_count[4]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|v_count[4]~2_combout\ = (\VGA_controller|process_0~5_combout\ & (\SW[2]~input_o\ & \VGA_controller|v_count[9]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|process_0~5_combout\,
	datac => \SW[2]~input_o\,
	datad => \VGA_controller|v_count[9]~1_combout\,
	combout => \VGA_controller|v_count[4]~2_combout\);

-- Location: LCCOMB_X5_Y20_N10
\VGA_controller|Add1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Add1~0_combout\ = \VGA_controller|v_count\(0) $ (VCC)
-- \VGA_controller|Add1~1\ = CARRY(\VGA_controller|v_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|v_count\(0),
	datad => VCC,
	combout => \VGA_controller|Add1~0_combout\,
	cout => \VGA_controller|Add1~1\);

-- Location: LCCOMB_X5_Y20_N2
\VGA_controller|Add1~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Add1~23_combout\ = (\VGA_controller|Add1~0_combout\ & \VGA_controller|process_0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Add1~0_combout\,
	datad => \VGA_controller|process_0~5_combout\,
	combout => \VGA_controller|Add1~23_combout\);

-- Location: FF_X5_Y20_N3
\VGA_controller|v_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \VGA_controller|Add1~23_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \VGA_controller|v_count[9]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|v_count\(0));

-- Location: LCCOMB_X5_Y20_N12
\VGA_controller|Add1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Add1~2_combout\ = (\VGA_controller|v_count\(1) & (!\VGA_controller|Add1~1\)) # (!\VGA_controller|v_count\(1) & ((\VGA_controller|Add1~1\) # (GND)))
-- \VGA_controller|Add1~3\ = CARRY((!\VGA_controller|Add1~1\) # (!\VGA_controller|v_count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|v_count\(1),
	datad => VCC,
	cin => \VGA_controller|Add1~1\,
	combout => \VGA_controller|Add1~2_combout\,
	cout => \VGA_controller|Add1~3\);

-- Location: LCCOMB_X5_Y20_N0
\VGA_controller|Add1~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Add1~22_combout\ = (\VGA_controller|Add1~2_combout\ & \VGA_controller|process_0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Add1~2_combout\,
	datad => \VGA_controller|process_0~5_combout\,
	combout => \VGA_controller|Add1~22_combout\);

-- Location: FF_X5_Y20_N1
\VGA_controller|v_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \VGA_controller|Add1~22_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \VGA_controller|v_count[9]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|v_count\(1));

-- Location: LCCOMB_X5_Y20_N14
\VGA_controller|Add1~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Add1~4_combout\ = (\VGA_controller|v_count\(2) & (\VGA_controller|Add1~3\ $ (GND))) # (!\VGA_controller|v_count\(2) & (!\VGA_controller|Add1~3\ & VCC))
-- \VGA_controller|Add1~5\ = CARRY((\VGA_controller|v_count\(2) & !\VGA_controller|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|v_count\(2),
	datad => VCC,
	cin => \VGA_controller|Add1~3\,
	combout => \VGA_controller|Add1~4_combout\,
	cout => \VGA_controller|Add1~5\);

-- Location: LCCOMB_X5_Y20_N30
\VGA_controller|Add1~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Add1~21_combout\ = (\VGA_controller|Add1~4_combout\ & \VGA_controller|process_0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VGA_controller|Add1~4_combout\,
	datad => \VGA_controller|process_0~5_combout\,
	combout => \VGA_controller|Add1~21_combout\);

-- Location: FF_X5_Y20_N31
\VGA_controller|v_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \VGA_controller|Add1~21_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \VGA_controller|v_count[9]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|v_count\(2));

-- Location: LCCOMB_X5_Y20_N16
\VGA_controller|Add1~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Add1~6_combout\ = (\VGA_controller|v_count\(3) & (!\VGA_controller|Add1~5\)) # (!\VGA_controller|v_count\(3) & ((\VGA_controller|Add1~5\) # (GND)))
-- \VGA_controller|Add1~7\ = CARRY((!\VGA_controller|Add1~5\) # (!\VGA_controller|v_count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|v_count\(3),
	datad => VCC,
	cin => \VGA_controller|Add1~5\,
	combout => \VGA_controller|Add1~6_combout\,
	cout => \VGA_controller|Add1~7\);

-- Location: LCCOMB_X5_Y20_N4
\VGA_controller|Add1~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Add1~20_combout\ = (\VGA_controller|Add1~6_combout\ & \VGA_controller|process_0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Add1~6_combout\,
	datad => \VGA_controller|process_0~5_combout\,
	combout => \VGA_controller|Add1~20_combout\);

-- Location: FF_X5_Y20_N5
\VGA_controller|v_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \VGA_controller|Add1~20_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \VGA_controller|v_count[9]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|v_count\(3));

-- Location: LCCOMB_X5_Y20_N18
\VGA_controller|Add1~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Add1~8_combout\ = (\VGA_controller|v_count\(4) & (\VGA_controller|Add1~7\ $ (GND))) # (!\VGA_controller|v_count\(4) & (!\VGA_controller|Add1~7\ & VCC))
-- \VGA_controller|Add1~9\ = CARRY((\VGA_controller|v_count\(4) & !\VGA_controller|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|v_count\(4),
	datad => VCC,
	cin => \VGA_controller|Add1~7\,
	combout => \VGA_controller|Add1~8_combout\,
	cout => \VGA_controller|Add1~9\);

-- Location: LCCOMB_X6_Y20_N22
\VGA_controller|v_count[4]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|v_count[4]~9_combout\ = (\VGA_controller|v_count[9]~3_combout\ & (\VGA_controller|v_count[4]~2_combout\ & ((\VGA_controller|Add1~8_combout\)))) # (!\VGA_controller|v_count[9]~3_combout\ & ((\VGA_controller|v_count\(4)) # 
-- ((\VGA_controller|v_count[4]~2_combout\ & \VGA_controller|Add1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|v_count[9]~3_combout\,
	datab => \VGA_controller|v_count[4]~2_combout\,
	datac => \VGA_controller|v_count\(4),
	datad => \VGA_controller|Add1~8_combout\,
	combout => \VGA_controller|v_count[4]~9_combout\);

-- Location: FF_X6_Y20_N23
\VGA_controller|v_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \VGA_controller|v_count[4]~9_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|v_count\(4));

-- Location: LCCOMB_X5_Y20_N20
\VGA_controller|Add1~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Add1~10_combout\ = (\VGA_controller|v_count\(5) & (!\VGA_controller|Add1~9\)) # (!\VGA_controller|v_count\(5) & ((\VGA_controller|Add1~9\) # (GND)))
-- \VGA_controller|Add1~11\ = CARRY((!\VGA_controller|Add1~9\) # (!\VGA_controller|v_count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|v_count\(5),
	datad => VCC,
	cin => \VGA_controller|Add1~9\,
	combout => \VGA_controller|Add1~10_combout\,
	cout => \VGA_controller|Add1~11\);

-- Location: LCCOMB_X6_Y20_N0
\VGA_controller|v_count[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|v_count[5]~8_combout\ = (\VGA_controller|v_count[9]~3_combout\ & (\VGA_controller|v_count[4]~2_combout\ & ((\VGA_controller|Add1~10_combout\)))) # (!\VGA_controller|v_count[9]~3_combout\ & ((\VGA_controller|v_count\(5)) # 
-- ((\VGA_controller|v_count[4]~2_combout\ & \VGA_controller|Add1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|v_count[9]~3_combout\,
	datab => \VGA_controller|v_count[4]~2_combout\,
	datac => \VGA_controller|v_count\(5),
	datad => \VGA_controller|Add1~10_combout\,
	combout => \VGA_controller|v_count[5]~8_combout\);

-- Location: FF_X6_Y20_N1
\VGA_controller|v_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \VGA_controller|v_count[5]~8_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|v_count\(5));

-- Location: LCCOMB_X5_Y20_N22
\VGA_controller|Add1~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Add1~12_combout\ = (\VGA_controller|v_count\(6) & (\VGA_controller|Add1~11\ $ (GND))) # (!\VGA_controller|v_count\(6) & (!\VGA_controller|Add1~11\ & VCC))
-- \VGA_controller|Add1~13\ = CARRY((\VGA_controller|v_count\(6) & !\VGA_controller|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|v_count\(6),
	datad => VCC,
	cin => \VGA_controller|Add1~11\,
	combout => \VGA_controller|Add1~12_combout\,
	cout => \VGA_controller|Add1~13\);

-- Location: LCCOMB_X6_Y20_N30
\VGA_controller|v_count[6]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|v_count[6]~7_combout\ = (\VGA_controller|v_count[9]~3_combout\ & (\VGA_controller|v_count[4]~2_combout\ & ((\VGA_controller|Add1~12_combout\)))) # (!\VGA_controller|v_count[9]~3_combout\ & ((\VGA_controller|v_count\(6)) # 
-- ((\VGA_controller|v_count[4]~2_combout\ & \VGA_controller|Add1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|v_count[9]~3_combout\,
	datab => \VGA_controller|v_count[4]~2_combout\,
	datac => \VGA_controller|v_count\(6),
	datad => \VGA_controller|Add1~12_combout\,
	combout => \VGA_controller|v_count[6]~7_combout\);

-- Location: FF_X6_Y20_N31
\VGA_controller|v_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \VGA_controller|v_count[6]~7_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|v_count\(6));

-- Location: LCCOMB_X5_Y20_N24
\VGA_controller|Add1~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Add1~14_combout\ = (\VGA_controller|v_count\(7) & (!\VGA_controller|Add1~13\)) # (!\VGA_controller|v_count\(7) & ((\VGA_controller|Add1~13\) # (GND)))
-- \VGA_controller|Add1~15\ = CARRY((!\VGA_controller|Add1~13\) # (!\VGA_controller|v_count\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|v_count\(7),
	datad => VCC,
	cin => \VGA_controller|Add1~13\,
	combout => \VGA_controller|Add1~14_combout\,
	cout => \VGA_controller|Add1~15\);

-- Location: LCCOMB_X6_Y20_N12
\VGA_controller|v_count[7]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|v_count[7]~6_combout\ = (\VGA_controller|v_count[9]~3_combout\ & (\VGA_controller|v_count[4]~2_combout\ & ((\VGA_controller|Add1~14_combout\)))) # (!\VGA_controller|v_count[9]~3_combout\ & ((\VGA_controller|v_count\(7)) # 
-- ((\VGA_controller|v_count[4]~2_combout\ & \VGA_controller|Add1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|v_count[9]~3_combout\,
	datab => \VGA_controller|v_count[4]~2_combout\,
	datac => \VGA_controller|v_count\(7),
	datad => \VGA_controller|Add1~14_combout\,
	combout => \VGA_controller|v_count[7]~6_combout\);

-- Location: FF_X6_Y20_N13
\VGA_controller|v_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \VGA_controller|v_count[7]~6_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|v_count\(7));

-- Location: LCCOMB_X5_Y20_N26
\VGA_controller|Add1~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Add1~16_combout\ = (\VGA_controller|v_count\(8) & (\VGA_controller|Add1~15\ $ (GND))) # (!\VGA_controller|v_count\(8) & (!\VGA_controller|Add1~15\ & VCC))
-- \VGA_controller|Add1~17\ = CARRY((\VGA_controller|v_count\(8) & !\VGA_controller|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|v_count\(8),
	datad => VCC,
	cin => \VGA_controller|Add1~15\,
	combout => \VGA_controller|Add1~16_combout\,
	cout => \VGA_controller|Add1~17\);

-- Location: LCCOMB_X5_Y20_N6
\VGA_controller|v_count[8]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|v_count[8]~5_combout\ = (\VGA_controller|v_count[9]~3_combout\ & (\VGA_controller|Add1~16_combout\ & ((\VGA_controller|v_count[4]~2_combout\)))) # (!\VGA_controller|v_count[9]~3_combout\ & ((\VGA_controller|v_count\(8)) # 
-- ((\VGA_controller|Add1~16_combout\ & \VGA_controller|v_count[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|v_count[9]~3_combout\,
	datab => \VGA_controller|Add1~16_combout\,
	datac => \VGA_controller|v_count\(8),
	datad => \VGA_controller|v_count[4]~2_combout\,
	combout => \VGA_controller|v_count[8]~5_combout\);

-- Location: FF_X5_Y20_N7
\VGA_controller|v_count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \VGA_controller|v_count[8]~5_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|v_count\(8));

-- Location: LCCOMB_X6_Y20_N24
\VGA_controller|process_0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|process_0~3_combout\ = (!\VGA_controller|v_count\(4) & (!\VGA_controller|v_count\(5) & ((!\VGA_controller|v_count\(3)) # (!\VGA_controller|v_count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|v_count\(2),
	datab => \VGA_controller|v_count\(3),
	datac => \VGA_controller|v_count\(4),
	datad => \VGA_controller|v_count\(5),
	combout => \VGA_controller|process_0~3_combout\);

-- Location: LCCOMB_X6_Y20_N14
\VGA_controller|process_0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|process_0~4_combout\ = (!\VGA_controller|v_count\(7) & (!\VGA_controller|v_count\(8) & (!\VGA_controller|v_count\(6) & \VGA_controller|process_0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|v_count\(7),
	datab => \VGA_controller|v_count\(8),
	datac => \VGA_controller|v_count\(6),
	datad => \VGA_controller|process_0~3_combout\,
	combout => \VGA_controller|process_0~4_combout\);

-- Location: LCCOMB_X6_Y20_N4
\VGA_controller|process_0~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|process_0~5_combout\ = ((\VGA_controller|process_0~2_combout\) # ((\VGA_controller|process_0~4_combout\) # (!\VGA_controller|h_count\(9)))) # (!\VGA_controller|v_count\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|v_count\(9),
	datab => \VGA_controller|process_0~2_combout\,
	datac => \VGA_controller|process_0~4_combout\,
	datad => \VGA_controller|h_count\(9),
	combout => \VGA_controller|process_0~5_combout\);

-- Location: LCCOMB_X6_Y20_N6
\VGA_controller|v_count[9]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|v_count[9]~3_combout\ = (\SW[2]~input_o\ & ((\VGA_controller|v_count[9]~1_combout\) # (!\VGA_controller|process_0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|process_0~5_combout\,
	datac => \VGA_controller|v_count[9]~1_combout\,
	datad => \SW[2]~input_o\,
	combout => \VGA_controller|v_count[9]~3_combout\);

-- Location: LCCOMB_X5_Y20_N28
\VGA_controller|Add1~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|Add1~18_combout\ = \VGA_controller|v_count\(9) $ (\VGA_controller|Add1~17\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|v_count\(9),
	cin => \VGA_controller|Add1~17\,
	combout => \VGA_controller|Add1~18_combout\);

-- Location: LCCOMB_X5_Y20_N8
\VGA_controller|v_count[9]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|v_count[9]~4_combout\ = (\VGA_controller|v_count[9]~3_combout\ & (\VGA_controller|Add1~18_combout\ & ((\VGA_controller|v_count[4]~2_combout\)))) # (!\VGA_controller|v_count[9]~3_combout\ & ((\VGA_controller|v_count\(9)) # 
-- ((\VGA_controller|Add1~18_combout\ & \VGA_controller|v_count[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|v_count[9]~3_combout\,
	datab => \VGA_controller|Add1~18_combout\,
	datac => \VGA_controller|v_count\(9),
	datad => \VGA_controller|v_count[4]~2_combout\,
	combout => \VGA_controller|v_count[9]~4_combout\);

-- Location: FF_X5_Y20_N9
\VGA_controller|v_count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \VGA_controller|v_count[9]~4_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|v_count\(9));

-- Location: FF_X12_Y20_N29
\VGA_controller|Vcount[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \VGA_controller|v_count\(9),
	clrn => \ALT_INV_SW[0]~input_o\,
	sload => VCC,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|Vcount\(9));

-- Location: FF_X15_Y22_N1
\VGA_controller|Vcount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \VGA_controller|v_count\(1),
	clrn => \ALT_INV_SW[0]~input_o\,
	sload => VCC,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|Vcount\(1));

-- Location: FF_X15_Y19_N29
\VGA_controller|Vcount[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \VGA_controller|v_count\(7),
	clrn => \ALT_INV_SW[0]~input_o\,
	sload => VCC,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|Vcount\(7));

-- Location: FF_X15_Y22_N3
\VGA_controller|Vcount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \VGA_controller|v_count\(2),
	clrn => \ALT_INV_SW[0]~input_o\,
	sload => VCC,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|Vcount\(2));

-- Location: FF_X16_Y22_N23
\VGA_controller|Vcount[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \VGA_controller|v_count\(4),
	clrn => \ALT_INV_SW[0]~input_o\,
	sload => VCC,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|Vcount\(4));

-- Location: FF_X14_Y22_N29
\VGA_controller|Vcount[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \VGA_controller|v_count\(5),
	clrn => \ALT_INV_SW[0]~input_o\,
	sload => VCC,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|Vcount\(5));

-- Location: FF_X15_Y19_N31
\VGA_controller|Vcount[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \VGA_controller|v_count\(6),
	clrn => \ALT_INV_SW[0]~input_o\,
	sload => VCC,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|Vcount\(6));

-- Location: FF_X15_Y22_N19
\VGA_controller|Vcount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \VGA_controller|v_count\(3),
	clrn => \ALT_INV_SW[0]~input_o\,
	sload => VCC,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|Vcount\(3));

-- Location: LCCOMB_X14_Y22_N2
\RAM_controller|LessThan17~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|LessThan17~1_combout\ = (\VGA_controller|Vcount\(4)) # ((\VGA_controller|Vcount\(5)) # ((\VGA_controller|Vcount\(6)) # (\VGA_controller|Vcount\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(4),
	datab => \VGA_controller|Vcount\(5),
	datac => \VGA_controller|Vcount\(6),
	datad => \VGA_controller|Vcount\(3),
	combout => \RAM_controller|LessThan17~1_combout\);

-- Location: LCCOMB_X14_Y22_N4
\RAM_controller|LessThan17~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|LessThan17~2_combout\ = (\VGA_controller|Vcount\(1)) # ((\VGA_controller|Vcount\(7)) # ((\VGA_controller|Vcount\(2)) # (\RAM_controller|LessThan17~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(1),
	datab => \VGA_controller|Vcount\(7),
	datac => \VGA_controller|Vcount\(2),
	datad => \RAM_controller|LessThan17~1_combout\,
	combout => \RAM_controller|LessThan17~2_combout\);

-- Location: FF_X12_Y20_N25
\VGA_controller|Vcount[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \VGA_controller|v_count\(8),
	clrn => \ALT_INV_SW[0]~input_o\,
	sload => VCC,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|Vcount\(8));

-- Location: LCCOMB_X14_Y22_N16
\RAM_controller|LessThan17~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|LessThan17~0_combout\ = (!\VGA_controller|Vcount\(4) & (!\VGA_controller|Vcount\(5) & !\VGA_controller|Vcount\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(4),
	datab => \VGA_controller|Vcount\(5),
	datad => \VGA_controller|Vcount\(6),
	combout => \RAM_controller|LessThan17~0_combout\);

-- Location: LCCOMB_X14_Y22_N30
\RAM_controller|LessThan19~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|LessThan19~0_combout\ = (\VGA_controller|Vcount\(3) & ((\VGA_controller|Vcount\(1)) # (\VGA_controller|Vcount\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(1),
	datac => \VGA_controller|Vcount\(2),
	datad => \VGA_controller|Vcount\(3),
	combout => \RAM_controller|LessThan19~0_combout\);

-- Location: LCCOMB_X14_Y22_N26
\RAM_controller|LessThan19~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|LessThan19~1_combout\ = (\VGA_controller|Vcount\(8)) # ((\VGA_controller|Vcount\(7) & ((\RAM_controller|LessThan19~0_combout\) # (!\RAM_controller|LessThan17~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(8),
	datab => \RAM_controller|LessThan17~0_combout\,
	datac => \RAM_controller|LessThan19~0_combout\,
	datad => \VGA_controller|Vcount\(7),
	combout => \RAM_controller|LessThan19~1_combout\);

-- Location: LCCOMB_X8_Y20_N30
\RAM_controller|ReadEna~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|ReadEna~1_combout\ = (\RAM_controller|Add27~8_combout\ & ((\RAM_controller|Add27~4_combout\) # ((\RAM_controller|Add27~6_combout\) # (!\RAM_controller|LessThan12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add27~8_combout\,
	datab => \RAM_controller|Add27~4_combout\,
	datac => \RAM_controller|Add27~6_combout\,
	datad => \RAM_controller|LessThan12~0_combout\,
	combout => \RAM_controller|ReadEna~1_combout\);

-- Location: LCCOMB_X9_Y20_N24
\RAM_controller|ReadEna~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|ReadEna~2_combout\ = (\RAM_controller|Add27~10_combout\) # ((\RAM_controller|Add27~12_combout\) # ((\RAM_controller|Add27~14_combout\) # (\RAM_controller|ReadEna~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add27~10_combout\,
	datab => \RAM_controller|Add27~12_combout\,
	datac => \RAM_controller|Add27~14_combout\,
	datad => \RAM_controller|ReadEna~1_combout\,
	combout => \RAM_controller|ReadEna~2_combout\);

-- Location: LCCOMB_X9_Y20_N26
\RAM_controller|read_addressing~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|read_addressing~0_combout\ = (!\VGA_controller|Vcount\(9) & (\RAM_controller|LessThan17~2_combout\ & (!\RAM_controller|LessThan19~1_combout\ & \RAM_controller|ReadEna~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(9),
	datab => \RAM_controller|LessThan17~2_combout\,
	datac => \RAM_controller|LessThan19~1_combout\,
	datad => \RAM_controller|ReadEna~2_combout\,
	combout => \RAM_controller|read_addressing~0_combout\);

-- Location: LCCOMB_X15_Y19_N24
\RAM_controller|LessThan14~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|LessThan14~1_combout\ = (\VGA_controller|Vcount\(7) & (\VGA_controller|Vcount\(5) & (\VGA_controller|Vcount\(6) & \VGA_controller|Vcount\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(7),
	datab => \VGA_controller|Vcount\(5),
	datac => \VGA_controller|Vcount\(6),
	datad => \VGA_controller|Vcount\(8),
	combout => \RAM_controller|LessThan14~1_combout\);

-- Location: LCCOMB_X9_Y20_N28
\RAM_controller|ReadEna~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|ReadEna~0_combout\ = (\SW[2]~input_o\ & (!\VGA_controller|Vcount\(9) & (!\RAM_controller|LessThan14~1_combout\ & !\SW[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[2]~input_o\,
	datab => \VGA_controller|Vcount\(9),
	datac => \RAM_controller|LessThan14~1_combout\,
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|ReadEna~0_combout\);

-- Location: LCCOMB_X9_Y20_N30
\RAM_controller|read_addressing~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|read_addressing~1_combout\ = (\RAM_controller|read_addressing~0_combout\ & (\RAM_controller|ReadEna~0_combout\ & ((\RAM_controller|LessThan13~1_combout\) # (!\RAM_controller|Add27~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add27~14_combout\,
	datab => \RAM_controller|LessThan13~1_combout\,
	datac => \RAM_controller|read_addressing~0_combout\,
	datad => \RAM_controller|ReadEna~0_combout\,
	combout => \RAM_controller|read_addressing~1_combout\);

-- Location: LCCOMB_X15_Y19_N22
\RAM_controller|LessThan21~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|LessThan21~0_combout\ = (\VGA_controller|Vcount\(4) & \VGA_controller|Vcount\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VGA_controller|Vcount\(4),
	datad => \VGA_controller|Vcount\(5),
	combout => \RAM_controller|LessThan21~0_combout\);

-- Location: LCCOMB_X15_Y19_N30
\RAM_controller|LessThan21~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|LessThan21~1_combout\ = (\VGA_controller|Vcount\(8)) # ((\RAM_controller|LessThan21~0_combout\ & (\VGA_controller|Vcount\(7) & \VGA_controller|Vcount\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan21~0_combout\,
	datab => \VGA_controller|Vcount\(7),
	datac => \VGA_controller|Vcount\(6),
	datad => \VGA_controller|Vcount\(8),
	combout => \RAM_controller|LessThan21~1_combout\);

-- Location: LCCOMB_X15_Y19_N28
\RAM_controller|LessThan21~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|LessThan21~2_combout\ = (((!\VGA_controller|Vcount\(6)) # (!\VGA_controller|Vcount\(7))) # (!\VGA_controller|Vcount\(5))) # (!\VGA_controller|Vcount\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(4),
	datab => \VGA_controller|Vcount\(5),
	datac => \VGA_controller|Vcount\(7),
	datad => \VGA_controller|Vcount\(6),
	combout => \RAM_controller|LessThan21~2_combout\);

-- Location: LCCOMB_X15_Y19_N26
\RAM_controller|LessThan21~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|LessThan21~3_combout\ = (\VGA_controller|Vcount\(4) & (\VGA_controller|Vcount\(5) & \VGA_controller|Vcount\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(4),
	datab => \VGA_controller|Vcount\(5),
	datad => \VGA_controller|Vcount\(6),
	combout => \RAM_controller|LessThan21~3_combout\);

-- Location: FF_X15_Y19_N27
\VGA_controller|Vcount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \VGA_controller|v_count\(0),
	clrn => \ALT_INV_SW[0]~input_o\,
	sload => VCC,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|Vcount\(0));

-- Location: LCCOMB_X15_Y19_N0
\RAM_controller|Add42~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add42~1_cout\ = CARRY(!\VGA_controller|Vcount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datad => VCC,
	cout => \RAM_controller|Add42~1_cout\);

-- Location: LCCOMB_X15_Y19_N2
\RAM_controller|Add42~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add42~2_combout\ = (\VGA_controller|Vcount\(1) & ((\RAM_controller|Add42~1_cout\) # (GND))) # (!\VGA_controller|Vcount\(1) & (!\RAM_controller|Add42~1_cout\))
-- \RAM_controller|Add42~3\ = CARRY((\VGA_controller|Vcount\(1)) # (!\RAM_controller|Add42~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(1),
	datad => VCC,
	cin => \RAM_controller|Add42~1_cout\,
	combout => \RAM_controller|Add42~2_combout\,
	cout => \RAM_controller|Add42~3\);

-- Location: LCCOMB_X15_Y19_N4
\RAM_controller|Add42~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add42~4_combout\ = (\VGA_controller|Vcount\(2) & (!\RAM_controller|Add42~3\ & VCC)) # (!\VGA_controller|Vcount\(2) & (\RAM_controller|Add42~3\ $ (GND)))
-- \RAM_controller|Add42~5\ = CARRY((!\VGA_controller|Vcount\(2) & !\RAM_controller|Add42~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(2),
	datad => VCC,
	cin => \RAM_controller|Add42~3\,
	combout => \RAM_controller|Add42~4_combout\,
	cout => \RAM_controller|Add42~5\);

-- Location: LCCOMB_X15_Y19_N6
\RAM_controller|Add42~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add42~6_combout\ = (\VGA_controller|Vcount\(3) & ((\RAM_controller|Add42~5\) # (GND))) # (!\VGA_controller|Vcount\(3) & (!\RAM_controller|Add42~5\))
-- \RAM_controller|Add42~7\ = CARRY((\VGA_controller|Vcount\(3)) # (!\RAM_controller|Add42~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(3),
	datad => VCC,
	cin => \RAM_controller|Add42~5\,
	combout => \RAM_controller|Add42~6_combout\,
	cout => \RAM_controller|Add42~7\);

-- Location: LCCOMB_X15_Y19_N8
\RAM_controller|Add42~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add42~8_combout\ = (\VGA_controller|Vcount\(4) & (\RAM_controller|Add42~7\ $ (GND))) # (!\VGA_controller|Vcount\(4) & (!\RAM_controller|Add42~7\ & VCC))
-- \RAM_controller|Add42~9\ = CARRY((\VGA_controller|Vcount\(4) & !\RAM_controller|Add42~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(4),
	datad => VCC,
	cin => \RAM_controller|Add42~7\,
	combout => \RAM_controller|Add42~8_combout\,
	cout => \RAM_controller|Add42~9\);

-- Location: LCCOMB_X15_Y19_N10
\RAM_controller|Add42~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add42~10_combout\ = (\RAM_controller|Add42~9\ & (\VGA_controller|Vcount\(4) $ ((\VGA_controller|Vcount\(5))))) # (!\RAM_controller|Add42~9\ & ((\VGA_controller|Vcount\(4) $ (!\VGA_controller|Vcount\(5))) # (GND)))
-- \RAM_controller|Add42~11\ = CARRY((\VGA_controller|Vcount\(4) $ (\VGA_controller|Vcount\(5))) # (!\RAM_controller|Add42~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(4),
	datab => \VGA_controller|Vcount\(5),
	datad => VCC,
	cin => \RAM_controller|Add42~9\,
	combout => \RAM_controller|Add42~10_combout\,
	cout => \RAM_controller|Add42~11\);

-- Location: LCCOMB_X15_Y19_N12
\RAM_controller|Add42~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add42~12_combout\ = (\RAM_controller|Add42~11\ & ((\RAM_controller|LessThan21~0_combout\ $ (!\VGA_controller|Vcount\(6))))) # (!\RAM_controller|Add42~11\ & (\RAM_controller|LessThan21~0_combout\ $ (\VGA_controller|Vcount\(6) $ (GND))))
-- \RAM_controller|Add42~13\ = CARRY((!\RAM_controller|Add42~11\ & (\RAM_controller|LessThan21~0_combout\ $ (!\VGA_controller|Vcount\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan21~0_combout\,
	datab => \VGA_controller|Vcount\(6),
	datad => VCC,
	cin => \RAM_controller|Add42~11\,
	combout => \RAM_controller|Add42~12_combout\,
	cout => \RAM_controller|Add42~13\);

-- Location: LCCOMB_X15_Y19_N14
\RAM_controller|Add42~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add42~14_combout\ = (\RAM_controller|Add42~13\ & (\VGA_controller|Vcount\(7) $ ((\RAM_controller|LessThan21~3_combout\)))) # (!\RAM_controller|Add42~13\ & ((\VGA_controller|Vcount\(7) $ (!\RAM_controller|LessThan21~3_combout\)) # (GND)))
-- \RAM_controller|Add42~15\ = CARRY((\VGA_controller|Vcount\(7) $ (\RAM_controller|LessThan21~3_combout\)) # (!\RAM_controller|Add42~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(7),
	datab => \RAM_controller|LessThan21~3_combout\,
	datad => VCC,
	cin => \RAM_controller|Add42~13\,
	combout => \RAM_controller|Add42~14_combout\,
	cout => \RAM_controller|Add42~15\);

-- Location: LCCOMB_X15_Y19_N16
\RAM_controller|Add42~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add42~16_combout\ = (\RAM_controller|Add42~15\ & ((\RAM_controller|LessThan21~2_combout\ $ (!\VGA_controller|Vcount\(8))))) # (!\RAM_controller|Add42~15\ & (\RAM_controller|LessThan21~2_combout\ $ (\VGA_controller|Vcount\(8) $ (GND))))
-- \RAM_controller|Add42~17\ = CARRY((!\RAM_controller|Add42~15\ & (\RAM_controller|LessThan21~2_combout\ $ (!\VGA_controller|Vcount\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan21~2_combout\,
	datab => \VGA_controller|Vcount\(8),
	datad => VCC,
	cin => \RAM_controller|Add42~15\,
	combout => \RAM_controller|Add42~16_combout\,
	cout => \RAM_controller|Add42~17\);

-- Location: LCCOMB_X15_Y19_N18
\RAM_controller|Add42~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add42~18_combout\ = (\RAM_controller|Add42~17\ & (\VGA_controller|Vcount\(9) $ ((!\RAM_controller|LessThan21~1_combout\)))) # (!\RAM_controller|Add42~17\ & ((\VGA_controller|Vcount\(9) $ (\RAM_controller|LessThan21~1_combout\)) # (GND)))
-- \RAM_controller|Add42~19\ = CARRY((\VGA_controller|Vcount\(9) $ (!\RAM_controller|LessThan21~1_combout\)) # (!\RAM_controller|Add42~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(9),
	datab => \RAM_controller|LessThan21~1_combout\,
	datad => VCC,
	cin => \RAM_controller|Add42~17\,
	combout => \RAM_controller|Add42~18_combout\,
	cout => \RAM_controller|Add42~19\);

-- Location: LCCOMB_X16_Y19_N30
\RAM_controller|Add41~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add41~0_combout\ = \VGA_controller|Vcount\(4) $ (\VGA_controller|Vcount\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(4),
	datad => \VGA_controller|Vcount\(5),
	combout => \RAM_controller|Add41~0_combout\);

-- Location: LCCOMB_X16_Y19_N0
\RAM_controller|Add43~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add43~0_combout\ = (\VGA_controller|Vcount\(0) & (\RAM_controller|Add42~8_combout\ $ (VCC))) # (!\VGA_controller|Vcount\(0) & (\RAM_controller|Add42~8_combout\ & VCC))
-- \RAM_controller|Add43~1\ = CARRY((\VGA_controller|Vcount\(0) & \RAM_controller|Add42~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datab => \RAM_controller|Add42~8_combout\,
	datad => VCC,
	combout => \RAM_controller|Add43~0_combout\,
	cout => \RAM_controller|Add43~1\);

-- Location: LCCOMB_X16_Y19_N2
\RAM_controller|Add43~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add43~2_combout\ = (\VGA_controller|Vcount\(1) & ((\RAM_controller|Add42~10_combout\ & (\RAM_controller|Add43~1\ & VCC)) # (!\RAM_controller|Add42~10_combout\ & (!\RAM_controller|Add43~1\)))) # (!\VGA_controller|Vcount\(1) & 
-- ((\RAM_controller|Add42~10_combout\ & (!\RAM_controller|Add43~1\)) # (!\RAM_controller|Add42~10_combout\ & ((\RAM_controller|Add43~1\) # (GND)))))
-- \RAM_controller|Add43~3\ = CARRY((\VGA_controller|Vcount\(1) & (!\RAM_controller|Add42~10_combout\ & !\RAM_controller|Add43~1\)) # (!\VGA_controller|Vcount\(1) & ((!\RAM_controller|Add43~1\) # (!\RAM_controller|Add42~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(1),
	datab => \RAM_controller|Add42~10_combout\,
	datad => VCC,
	cin => \RAM_controller|Add43~1\,
	combout => \RAM_controller|Add43~2_combout\,
	cout => \RAM_controller|Add43~3\);

-- Location: LCCOMB_X16_Y19_N4
\RAM_controller|Add43~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add43~4_combout\ = ((\RAM_controller|Add42~12_combout\ $ (\VGA_controller|Vcount\(2) $ (!\RAM_controller|Add43~3\)))) # (GND)
-- \RAM_controller|Add43~5\ = CARRY((\RAM_controller|Add42~12_combout\ & ((\VGA_controller|Vcount\(2)) # (!\RAM_controller|Add43~3\))) # (!\RAM_controller|Add42~12_combout\ & (\VGA_controller|Vcount\(2) & !\RAM_controller|Add43~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add42~12_combout\,
	datab => \VGA_controller|Vcount\(2),
	datad => VCC,
	cin => \RAM_controller|Add43~3\,
	combout => \RAM_controller|Add43~4_combout\,
	cout => \RAM_controller|Add43~5\);

-- Location: LCCOMB_X16_Y19_N6
\RAM_controller|Add43~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add43~6_combout\ = (\VGA_controller|Vcount\(3) & ((\RAM_controller|Add42~14_combout\ & (\RAM_controller|Add43~5\ & VCC)) # (!\RAM_controller|Add42~14_combout\ & (!\RAM_controller|Add43~5\)))) # (!\VGA_controller|Vcount\(3) & 
-- ((\RAM_controller|Add42~14_combout\ & (!\RAM_controller|Add43~5\)) # (!\RAM_controller|Add42~14_combout\ & ((\RAM_controller|Add43~5\) # (GND)))))
-- \RAM_controller|Add43~7\ = CARRY((\VGA_controller|Vcount\(3) & (!\RAM_controller|Add42~14_combout\ & !\RAM_controller|Add43~5\)) # (!\VGA_controller|Vcount\(3) & ((!\RAM_controller|Add43~5\) # (!\RAM_controller|Add42~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(3),
	datab => \RAM_controller|Add42~14_combout\,
	datad => VCC,
	cin => \RAM_controller|Add43~5\,
	combout => \RAM_controller|Add43~6_combout\,
	cout => \RAM_controller|Add43~7\);

-- Location: LCCOMB_X16_Y19_N8
\RAM_controller|Add43~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add43~8_combout\ = ((\VGA_controller|Vcount\(4) $ (\RAM_controller|Add42~16_combout\ $ (\RAM_controller|Add43~7\)))) # (GND)
-- \RAM_controller|Add43~9\ = CARRY((\VGA_controller|Vcount\(4) & (\RAM_controller|Add42~16_combout\ & !\RAM_controller|Add43~7\)) # (!\VGA_controller|Vcount\(4) & ((\RAM_controller|Add42~16_combout\) # (!\RAM_controller|Add43~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(4),
	datab => \RAM_controller|Add42~16_combout\,
	datad => VCC,
	cin => \RAM_controller|Add43~7\,
	combout => \RAM_controller|Add43~8_combout\,
	cout => \RAM_controller|Add43~9\);

-- Location: LCCOMB_X16_Y19_N10
\RAM_controller|Add43~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add43~10_combout\ = (\RAM_controller|Add42~18_combout\ & ((\RAM_controller|Add41~0_combout\ & (\RAM_controller|Add43~9\ & VCC)) # (!\RAM_controller|Add41~0_combout\ & (!\RAM_controller|Add43~9\)))) # (!\RAM_controller|Add42~18_combout\ & 
-- ((\RAM_controller|Add41~0_combout\ & (!\RAM_controller|Add43~9\)) # (!\RAM_controller|Add41~0_combout\ & ((\RAM_controller|Add43~9\) # (GND)))))
-- \RAM_controller|Add43~11\ = CARRY((\RAM_controller|Add42~18_combout\ & (!\RAM_controller|Add41~0_combout\ & !\RAM_controller|Add43~9\)) # (!\RAM_controller|Add42~18_combout\ & ((!\RAM_controller|Add43~9\) # (!\RAM_controller|Add41~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add42~18_combout\,
	datab => \RAM_controller|Add41~0_combout\,
	datad => VCC,
	cin => \RAM_controller|Add43~9\,
	combout => \RAM_controller|Add43~10_combout\,
	cout => \RAM_controller|Add43~11\);

-- Location: LCCOMB_X16_Y22_N0
\RAM_controller|Add28~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add28~0_combout\ = \VGA_controller|Vcount\(1) $ (VCC)
-- \RAM_controller|Add28~1\ = CARRY(\VGA_controller|Vcount\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(1),
	datad => VCC,
	combout => \RAM_controller|Add28~0_combout\,
	cout => \RAM_controller|Add28~1\);

-- Location: LCCOMB_X16_Y22_N2
\RAM_controller|Add28~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add28~2_combout\ = (\VGA_controller|Vcount\(2) & (\RAM_controller|Add28~1\ & VCC)) # (!\VGA_controller|Vcount\(2) & (!\RAM_controller|Add28~1\))
-- \RAM_controller|Add28~3\ = CARRY((!\VGA_controller|Vcount\(2) & !\RAM_controller|Add28~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(2),
	datad => VCC,
	cin => \RAM_controller|Add28~1\,
	combout => \RAM_controller|Add28~2_combout\,
	cout => \RAM_controller|Add28~3\);

-- Location: LCCOMB_X16_Y22_N4
\RAM_controller|Add28~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add28~4_combout\ = (\VGA_controller|Vcount\(3) & ((GND) # (!\RAM_controller|Add28~3\))) # (!\VGA_controller|Vcount\(3) & (\RAM_controller|Add28~3\ $ (GND)))
-- \RAM_controller|Add28~5\ = CARRY((\VGA_controller|Vcount\(3)) # (!\RAM_controller|Add28~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(3),
	datad => VCC,
	cin => \RAM_controller|Add28~3\,
	combout => \RAM_controller|Add28~4_combout\,
	cout => \RAM_controller|Add28~5\);

-- Location: LCCOMB_X16_Y22_N6
\RAM_controller|Add28~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add28~6_combout\ = (\VGA_controller|Vcount\(4) & (\RAM_controller|Add28~5\ & VCC)) # (!\VGA_controller|Vcount\(4) & (!\RAM_controller|Add28~5\))
-- \RAM_controller|Add28~7\ = CARRY((!\VGA_controller|Vcount\(4) & !\RAM_controller|Add28~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(4),
	datad => VCC,
	cin => \RAM_controller|Add28~5\,
	combout => \RAM_controller|Add28~6_combout\,
	cout => \RAM_controller|Add28~7\);

-- Location: LCCOMB_X16_Y22_N8
\RAM_controller|Add28~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add28~8_combout\ = (\VGA_controller|Vcount\(5) & ((GND) # (!\RAM_controller|Add28~7\))) # (!\VGA_controller|Vcount\(5) & (\RAM_controller|Add28~7\ $ (GND)))
-- \RAM_controller|Add28~9\ = CARRY((\VGA_controller|Vcount\(5)) # (!\RAM_controller|Add28~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(5),
	datad => VCC,
	cin => \RAM_controller|Add28~7\,
	combout => \RAM_controller|Add28~8_combout\,
	cout => \RAM_controller|Add28~9\);

-- Location: LCCOMB_X16_Y22_N10
\RAM_controller|Add28~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add28~10_combout\ = (\VGA_controller|Vcount\(6) & (\RAM_controller|Add28~9\ & VCC)) # (!\VGA_controller|Vcount\(6) & (!\RAM_controller|Add28~9\))
-- \RAM_controller|Add28~11\ = CARRY((!\VGA_controller|Vcount\(6) & !\RAM_controller|Add28~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(6),
	datad => VCC,
	cin => \RAM_controller|Add28~9\,
	combout => \RAM_controller|Add28~10_combout\,
	cout => \RAM_controller|Add28~11\);

-- Location: LCCOMB_X16_Y22_N12
\RAM_controller|Add28~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add28~12_combout\ = (\VGA_controller|Vcount\(7) & ((GND) # (!\RAM_controller|Add28~11\))) # (!\VGA_controller|Vcount\(7) & (\RAM_controller|Add28~11\ $ (GND)))
-- \RAM_controller|Add28~13\ = CARRY((\VGA_controller|Vcount\(7)) # (!\RAM_controller|Add28~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(7),
	datad => VCC,
	cin => \RAM_controller|Add28~11\,
	combout => \RAM_controller|Add28~12_combout\,
	cout => \RAM_controller|Add28~13\);

-- Location: LCCOMB_X16_Y22_N14
\RAM_controller|Add28~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add28~14_combout\ = (\VGA_controller|Vcount\(8) & (\RAM_controller|Add28~13\ & VCC)) # (!\VGA_controller|Vcount\(8) & (!\RAM_controller|Add28~13\))
-- \RAM_controller|Add28~15\ = CARRY((!\VGA_controller|Vcount\(8) & !\RAM_controller|Add28~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(8),
	datad => VCC,
	cin => \RAM_controller|Add28~13\,
	combout => \RAM_controller|Add28~14_combout\,
	cout => \RAM_controller|Add28~15\);

-- Location: LCCOMB_X16_Y22_N16
\RAM_controller|Add28~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add28~16_combout\ = \VGA_controller|Vcount\(9) $ (\RAM_controller|Add28~15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(9),
	cin => \RAM_controller|Add28~15\,
	combout => \RAM_controller|Add28~16_combout\);

-- Location: LCCOMB_X17_Y20_N10
\RAM_controller|Add29~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add29~1_cout\ = CARRY(!\VGA_controller|Vcount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datad => VCC,
	cout => \RAM_controller|Add29~1_cout\);

-- Location: LCCOMB_X17_Y20_N12
\RAM_controller|Add29~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add29~2_combout\ = (\RAM_controller|Add28~0_combout\ & ((\RAM_controller|Add29~1_cout\) # (GND))) # (!\RAM_controller|Add28~0_combout\ & (!\RAM_controller|Add29~1_cout\))
-- \RAM_controller|Add29~3\ = CARRY((\RAM_controller|Add28~0_combout\) # (!\RAM_controller|Add29~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add28~0_combout\,
	datad => VCC,
	cin => \RAM_controller|Add29~1_cout\,
	combout => \RAM_controller|Add29~2_combout\,
	cout => \RAM_controller|Add29~3\);

-- Location: LCCOMB_X17_Y20_N14
\RAM_controller|Add29~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add29~4_combout\ = (\RAM_controller|Add28~2_combout\ & (!\RAM_controller|Add29~3\ & VCC)) # (!\RAM_controller|Add28~2_combout\ & (\RAM_controller|Add29~3\ $ (GND)))
-- \RAM_controller|Add29~5\ = CARRY((!\RAM_controller|Add28~2_combout\ & !\RAM_controller|Add29~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add28~2_combout\,
	datad => VCC,
	cin => \RAM_controller|Add29~3\,
	combout => \RAM_controller|Add29~4_combout\,
	cout => \RAM_controller|Add29~5\);

-- Location: LCCOMB_X17_Y20_N16
\RAM_controller|Add29~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add29~6_combout\ = (\RAM_controller|Add28~4_combout\ & ((\RAM_controller|Add29~5\) # (GND))) # (!\RAM_controller|Add28~4_combout\ & (!\RAM_controller|Add29~5\))
-- \RAM_controller|Add29~7\ = CARRY((\RAM_controller|Add28~4_combout\) # (!\RAM_controller|Add29~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add28~4_combout\,
	datad => VCC,
	cin => \RAM_controller|Add29~5\,
	combout => \RAM_controller|Add29~6_combout\,
	cout => \RAM_controller|Add29~7\);

-- Location: LCCOMB_X17_Y20_N18
\RAM_controller|Add29~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add29~8_combout\ = (\RAM_controller|Add28~6_combout\ & (!\RAM_controller|Add29~7\ & VCC)) # (!\RAM_controller|Add28~6_combout\ & (\RAM_controller|Add29~7\ $ (GND)))
-- \RAM_controller|Add29~9\ = CARRY((!\RAM_controller|Add28~6_combout\ & !\RAM_controller|Add29~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add28~6_combout\,
	datad => VCC,
	cin => \RAM_controller|Add29~7\,
	combout => \RAM_controller|Add29~8_combout\,
	cout => \RAM_controller|Add29~9\);

-- Location: LCCOMB_X17_Y20_N20
\RAM_controller|Add29~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add29~10_combout\ = (\RAM_controller|Add28~8_combout\ & ((\RAM_controller|Add29~9\) # (GND))) # (!\RAM_controller|Add28~8_combout\ & (!\RAM_controller|Add29~9\))
-- \RAM_controller|Add29~11\ = CARRY((\RAM_controller|Add28~8_combout\) # (!\RAM_controller|Add29~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add28~8_combout\,
	datad => VCC,
	cin => \RAM_controller|Add29~9\,
	combout => \RAM_controller|Add29~10_combout\,
	cout => \RAM_controller|Add29~11\);

-- Location: LCCOMB_X17_Y20_N22
\RAM_controller|Add29~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add29~12_combout\ = (\RAM_controller|Add28~10_combout\ & (!\RAM_controller|Add29~11\ & VCC)) # (!\RAM_controller|Add28~10_combout\ & (\RAM_controller|Add29~11\ $ (GND)))
-- \RAM_controller|Add29~13\ = CARRY((!\RAM_controller|Add28~10_combout\ & !\RAM_controller|Add29~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add28~10_combout\,
	datad => VCC,
	cin => \RAM_controller|Add29~11\,
	combout => \RAM_controller|Add29~12_combout\,
	cout => \RAM_controller|Add29~13\);

-- Location: LCCOMB_X17_Y20_N24
\RAM_controller|Add29~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add29~14_combout\ = (\RAM_controller|Add28~12_combout\ & ((\RAM_controller|Add29~13\) # (GND))) # (!\RAM_controller|Add28~12_combout\ & (!\RAM_controller|Add29~13\))
-- \RAM_controller|Add29~15\ = CARRY((\RAM_controller|Add28~12_combout\) # (!\RAM_controller|Add29~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add28~12_combout\,
	datad => VCC,
	cin => \RAM_controller|Add29~13\,
	combout => \RAM_controller|Add29~14_combout\,
	cout => \RAM_controller|Add29~15\);

-- Location: LCCOMB_X17_Y20_N26
\RAM_controller|Add29~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add29~16_combout\ = (\RAM_controller|Add28~14_combout\ & (!\RAM_controller|Add29~15\ & VCC)) # (!\RAM_controller|Add28~14_combout\ & (\RAM_controller|Add29~15\ $ (GND)))
-- \RAM_controller|Add29~17\ = CARRY((!\RAM_controller|Add28~14_combout\ & !\RAM_controller|Add29~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add28~14_combout\,
	datad => VCC,
	cin => \RAM_controller|Add29~15\,
	combout => \RAM_controller|Add29~16_combout\,
	cout => \RAM_controller|Add29~17\);

-- Location: LCCOMB_X17_Y20_N28
\RAM_controller|Add29~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add29~18_combout\ = (\RAM_controller|Add28~16_combout\ & ((\RAM_controller|Add29~17\) # (GND))) # (!\RAM_controller|Add28~16_combout\ & (!\RAM_controller|Add29~17\))
-- \RAM_controller|Add29~19\ = CARRY((\RAM_controller|Add28~16_combout\) # (!\RAM_controller|Add29~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add28~16_combout\,
	datad => VCC,
	cin => \RAM_controller|Add29~17\,
	combout => \RAM_controller|Add29~18_combout\,
	cout => \RAM_controller|Add29~19\);

-- Location: LCCOMB_X16_Y20_N6
\RAM_controller|Add30~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add30~0_combout\ = (\VGA_controller|Vcount\(0) & (\RAM_controller|Add29~8_combout\ $ (VCC))) # (!\VGA_controller|Vcount\(0) & (\RAM_controller|Add29~8_combout\ & VCC))
-- \RAM_controller|Add30~1\ = CARRY((\VGA_controller|Vcount\(0) & \RAM_controller|Add29~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datab => \RAM_controller|Add29~8_combout\,
	datad => VCC,
	combout => \RAM_controller|Add30~0_combout\,
	cout => \RAM_controller|Add30~1\);

-- Location: LCCOMB_X16_Y20_N8
\RAM_controller|Add30~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add30~2_combout\ = (\RAM_controller|Add29~10_combout\ & ((\RAM_controller|Add28~0_combout\ & (\RAM_controller|Add30~1\ & VCC)) # (!\RAM_controller|Add28~0_combout\ & (!\RAM_controller|Add30~1\)))) # (!\RAM_controller|Add29~10_combout\ & 
-- ((\RAM_controller|Add28~0_combout\ & (!\RAM_controller|Add30~1\)) # (!\RAM_controller|Add28~0_combout\ & ((\RAM_controller|Add30~1\) # (GND)))))
-- \RAM_controller|Add30~3\ = CARRY((\RAM_controller|Add29~10_combout\ & (!\RAM_controller|Add28~0_combout\ & !\RAM_controller|Add30~1\)) # (!\RAM_controller|Add29~10_combout\ & ((!\RAM_controller|Add30~1\) # (!\RAM_controller|Add28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add29~10_combout\,
	datab => \RAM_controller|Add28~0_combout\,
	datad => VCC,
	cin => \RAM_controller|Add30~1\,
	combout => \RAM_controller|Add30~2_combout\,
	cout => \RAM_controller|Add30~3\);

-- Location: LCCOMB_X16_Y20_N10
\RAM_controller|Add30~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add30~4_combout\ = ((\RAM_controller|Add28~2_combout\ $ (\RAM_controller|Add29~12_combout\ $ (!\RAM_controller|Add30~3\)))) # (GND)
-- \RAM_controller|Add30~5\ = CARRY((\RAM_controller|Add28~2_combout\ & ((\RAM_controller|Add29~12_combout\) # (!\RAM_controller|Add30~3\))) # (!\RAM_controller|Add28~2_combout\ & (\RAM_controller|Add29~12_combout\ & !\RAM_controller|Add30~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add28~2_combout\,
	datab => \RAM_controller|Add29~12_combout\,
	datad => VCC,
	cin => \RAM_controller|Add30~3\,
	combout => \RAM_controller|Add30~4_combout\,
	cout => \RAM_controller|Add30~5\);

-- Location: LCCOMB_X16_Y20_N12
\RAM_controller|Add30~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add30~6_combout\ = (\RAM_controller|Add28~4_combout\ & ((\RAM_controller|Add29~14_combout\ & (\RAM_controller|Add30~5\ & VCC)) # (!\RAM_controller|Add29~14_combout\ & (!\RAM_controller|Add30~5\)))) # (!\RAM_controller|Add28~4_combout\ & 
-- ((\RAM_controller|Add29~14_combout\ & (!\RAM_controller|Add30~5\)) # (!\RAM_controller|Add29~14_combout\ & ((\RAM_controller|Add30~5\) # (GND)))))
-- \RAM_controller|Add30~7\ = CARRY((\RAM_controller|Add28~4_combout\ & (!\RAM_controller|Add29~14_combout\ & !\RAM_controller|Add30~5\)) # (!\RAM_controller|Add28~4_combout\ & ((!\RAM_controller|Add30~5\) # (!\RAM_controller|Add29~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add28~4_combout\,
	datab => \RAM_controller|Add29~14_combout\,
	datad => VCC,
	cin => \RAM_controller|Add30~5\,
	combout => \RAM_controller|Add30~6_combout\,
	cout => \RAM_controller|Add30~7\);

-- Location: LCCOMB_X16_Y20_N14
\RAM_controller|Add30~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add30~8_combout\ = ((\RAM_controller|Add29~16_combout\ $ (\RAM_controller|Add28~6_combout\ $ (!\RAM_controller|Add30~7\)))) # (GND)
-- \RAM_controller|Add30~9\ = CARRY((\RAM_controller|Add29~16_combout\ & ((\RAM_controller|Add28~6_combout\) # (!\RAM_controller|Add30~7\))) # (!\RAM_controller|Add29~16_combout\ & (\RAM_controller|Add28~6_combout\ & !\RAM_controller|Add30~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add29~16_combout\,
	datab => \RAM_controller|Add28~6_combout\,
	datad => VCC,
	cin => \RAM_controller|Add30~7\,
	combout => \RAM_controller|Add30~8_combout\,
	cout => \RAM_controller|Add30~9\);

-- Location: LCCOMB_X16_Y20_N16
\RAM_controller|Add30~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add30~10_combout\ = (\RAM_controller|Add28~8_combout\ & ((\RAM_controller|Add29~18_combout\ & (\RAM_controller|Add30~9\ & VCC)) # (!\RAM_controller|Add29~18_combout\ & (!\RAM_controller|Add30~9\)))) # (!\RAM_controller|Add28~8_combout\ & 
-- ((\RAM_controller|Add29~18_combout\ & (!\RAM_controller|Add30~9\)) # (!\RAM_controller|Add29~18_combout\ & ((\RAM_controller|Add30~9\) # (GND)))))
-- \RAM_controller|Add30~11\ = CARRY((\RAM_controller|Add28~8_combout\ & (!\RAM_controller|Add29~18_combout\ & !\RAM_controller|Add30~9\)) # (!\RAM_controller|Add28~8_combout\ & ((!\RAM_controller|Add30~9\) # (!\RAM_controller|Add29~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add28~8_combout\,
	datab => \RAM_controller|Add29~18_combout\,
	datad => VCC,
	cin => \RAM_controller|Add30~9\,
	combout => \RAM_controller|Add30~10_combout\,
	cout => \RAM_controller|Add30~11\);

-- Location: LCCOMB_X16_Y20_N4
\RAM_controller|Add43~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add43~12_combout\ = (\RAM_controller|read_addressing~1_combout\ & ((\RAM_controller|Add30~10_combout\))) # (!\RAM_controller|read_addressing~1_combout\ & (\RAM_controller|Add43~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add43~10_combout\,
	datac => \RAM_controller|read_addressing~1_combout\,
	datad => \RAM_controller|Add30~10_combout\,
	combout => \RAM_controller|Add43~12_combout\);

-- Location: LCCOMB_X16_Y20_N22
\RAM_controller|Add43~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add43~13_combout\ = (\RAM_controller|read_addressing~1_combout\ & (\RAM_controller|Add30~8_combout\)) # (!\RAM_controller|read_addressing~1_combout\ & ((\RAM_controller|Add43~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add30~8_combout\,
	datac => \RAM_controller|Add43~8_combout\,
	datad => \RAM_controller|read_addressing~1_combout\,
	combout => \RAM_controller|Add43~13_combout\);

-- Location: LCCOMB_X16_Y20_N24
\RAM_controller|Add43~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add43~14_combout\ = (\RAM_controller|read_addressing~1_combout\ & (\RAM_controller|Add30~6_combout\)) # (!\RAM_controller|read_addressing~1_combout\ & ((\RAM_controller|Add43~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add30~6_combout\,
	datab => \RAM_controller|read_addressing~1_combout\,
	datac => \RAM_controller|Add43~6_combout\,
	combout => \RAM_controller|Add43~14_combout\);

-- Location: LCCOMB_X15_Y20_N30
\RAM_controller|Add43~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add43~15_combout\ = (\RAM_controller|read_addressing~1_combout\ & ((\RAM_controller|Add30~4_combout\))) # (!\RAM_controller|read_addressing~1_combout\ & (\RAM_controller|Add43~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add43~4_combout\,
	datab => \RAM_controller|read_addressing~1_combout\,
	datac => \RAM_controller|Add30~4_combout\,
	combout => \RAM_controller|Add43~15_combout\);

-- Location: LCCOMB_X16_Y20_N20
\RAM_controller|Add43~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add43~16_combout\ = (\RAM_controller|read_addressing~1_combout\ & (\RAM_controller|Add30~2_combout\)) # (!\RAM_controller|read_addressing~1_combout\ & ((\RAM_controller|Add43~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|read_addressing~1_combout\,
	datac => \RAM_controller|Add30~2_combout\,
	datad => \RAM_controller|Add43~2_combout\,
	combout => \RAM_controller|Add43~16_combout\);

-- Location: LCCOMB_X8_Y20_N6
\RAM_controller|Add40~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add40~0_combout\ = \VGA_controller|Hcount\(0) $ (VCC)
-- \RAM_controller|Add40~1\ = CARRY(\VGA_controller|Hcount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Hcount\(0),
	datad => VCC,
	combout => \RAM_controller|Add40~0_combout\,
	cout => \RAM_controller|Add40~1\);

-- Location: LCCOMB_X8_Y20_N8
\RAM_controller|Add40~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add40~2_combout\ = (\VGA_controller|Hcount\(1) & ((\RAM_controller|Add40~1\) # (GND))) # (!\VGA_controller|Hcount\(1) & (!\RAM_controller|Add40~1\))
-- \RAM_controller|Add40~3\ = CARRY((\VGA_controller|Hcount\(1)) # (!\RAM_controller|Add40~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Hcount\(1),
	datad => VCC,
	cin => \RAM_controller|Add40~1\,
	combout => \RAM_controller|Add40~2_combout\,
	cout => \RAM_controller|Add40~3\);

-- Location: LCCOMB_X8_Y20_N10
\RAM_controller|Add40~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add40~4_combout\ = (\RAM_controller|Add27~0_combout\ & (\RAM_controller|Add40~3\ $ (GND))) # (!\RAM_controller|Add27~0_combout\ & (!\RAM_controller|Add40~3\ & VCC))
-- \RAM_controller|Add40~5\ = CARRY((\RAM_controller|Add27~0_combout\ & !\RAM_controller|Add40~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add27~0_combout\,
	datad => VCC,
	cin => \RAM_controller|Add40~3\,
	combout => \RAM_controller|Add40~4_combout\,
	cout => \RAM_controller|Add40~5\);

-- Location: LCCOMB_X8_Y20_N12
\RAM_controller|Add40~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add40~6_combout\ = (\RAM_controller|Add27~2_combout\ & (!\RAM_controller|Add40~5\)) # (!\RAM_controller|Add27~2_combout\ & ((\RAM_controller|Add40~5\) # (GND)))
-- \RAM_controller|Add40~7\ = CARRY((!\RAM_controller|Add40~5\) # (!\RAM_controller|Add27~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add27~2_combout\,
	datad => VCC,
	cin => \RAM_controller|Add40~5\,
	combout => \RAM_controller|Add40~6_combout\,
	cout => \RAM_controller|Add40~7\);

-- Location: LCCOMB_X8_Y20_N14
\RAM_controller|Add40~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add40~8_combout\ = (\RAM_controller|Add27~4_combout\ & ((GND) # (!\RAM_controller|Add40~7\))) # (!\RAM_controller|Add27~4_combout\ & (\RAM_controller|Add40~7\ $ (GND)))
-- \RAM_controller|Add40~9\ = CARRY((\RAM_controller|Add27~4_combout\) # (!\RAM_controller|Add40~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add27~4_combout\,
	datad => VCC,
	cin => \RAM_controller|Add40~7\,
	combout => \RAM_controller|Add40~8_combout\,
	cout => \RAM_controller|Add40~9\);

-- Location: LCCOMB_X8_Y20_N16
\RAM_controller|Add40~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add40~10_combout\ = (\RAM_controller|Add27~6_combout\ & (\RAM_controller|Add40~9\ & VCC)) # (!\RAM_controller|Add27~6_combout\ & (!\RAM_controller|Add40~9\))
-- \RAM_controller|Add40~11\ = CARRY((!\RAM_controller|Add27~6_combout\ & !\RAM_controller|Add40~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add27~6_combout\,
	datad => VCC,
	cin => \RAM_controller|Add40~9\,
	combout => \RAM_controller|Add40~10_combout\,
	cout => \RAM_controller|Add40~11\);

-- Location: LCCOMB_X8_Y20_N18
\RAM_controller|Add40~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add40~12_combout\ = (\RAM_controller|Add27~8_combout\ & (\RAM_controller|Add40~11\ $ (GND))) # (!\RAM_controller|Add27~8_combout\ & (!\RAM_controller|Add40~11\ & VCC))
-- \RAM_controller|Add40~13\ = CARRY((\RAM_controller|Add27~8_combout\ & !\RAM_controller|Add40~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add27~8_combout\,
	datad => VCC,
	cin => \RAM_controller|Add40~11\,
	combout => \RAM_controller|Add40~12_combout\,
	cout => \RAM_controller|Add40~13\);

-- Location: LCCOMB_X8_Y20_N20
\RAM_controller|Add40~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add40~14_combout\ = (\RAM_controller|Add27~10_combout\ & (\RAM_controller|Add40~13\ & VCC)) # (!\RAM_controller|Add27~10_combout\ & (!\RAM_controller|Add40~13\))
-- \RAM_controller|Add40~15\ = CARRY((!\RAM_controller|Add27~10_combout\ & !\RAM_controller|Add40~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add27~10_combout\,
	datad => VCC,
	cin => \RAM_controller|Add40~13\,
	combout => \RAM_controller|Add40~14_combout\,
	cout => \RAM_controller|Add40~15\);

-- Location: LCCOMB_X8_Y20_N22
\RAM_controller|Add40~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add40~16_combout\ = (\RAM_controller|Add27~12_combout\ & ((GND) # (!\RAM_controller|Add40~15\))) # (!\RAM_controller|Add27~12_combout\ & (\RAM_controller|Add40~15\ $ (GND)))
-- \RAM_controller|Add40~17\ = CARRY((\RAM_controller|Add27~12_combout\) # (!\RAM_controller|Add40~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add27~12_combout\,
	datad => VCC,
	cin => \RAM_controller|Add40~15\,
	combout => \RAM_controller|Add40~16_combout\,
	cout => \RAM_controller|Add40~17\);

-- Location: LCCOMB_X8_Y20_N24
\RAM_controller|Add40~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add40~18_combout\ = \RAM_controller|Add27~14_combout\ $ (!\RAM_controller|Add40~17\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add27~14_combout\,
	cin => \RAM_controller|Add40~17\,
	combout => \RAM_controller|Add40~18_combout\);

-- Location: LCCOMB_X16_Y20_N26
\RAM_controller|Add43~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add43~17_combout\ = (\RAM_controller|read_addressing~1_combout\ & ((\RAM_controller|Add30~0_combout\))) # (!\RAM_controller|read_addressing~1_combout\ & (\RAM_controller|Add43~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add43~0_combout\,
	datab => \RAM_controller|Add30~0_combout\,
	datac => \RAM_controller|read_addressing~1_combout\,
	combout => \RAM_controller|Add43~17_combout\);

-- Location: LCCOMB_X16_Y20_N28
\RAM_controller|Add31~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add31~20_combout\ = (\RAM_controller|read_addressing~1_combout\ & (\RAM_controller|Add29~6_combout\)) # (!\RAM_controller|read_addressing~1_combout\ & ((\RAM_controller|Add42~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add29~6_combout\,
	datac => \RAM_controller|read_addressing~1_combout\,
	datad => \RAM_controller|Add42~6_combout\,
	combout => \RAM_controller|Add31~20_combout\);

-- Location: LCCOMB_X16_Y20_N2
\RAM_controller|Add31~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add31~21_combout\ = (\RAM_controller|read_addressing~1_combout\ & ((\RAM_controller|Add29~4_combout\))) # (!\RAM_controller|read_addressing~1_combout\ & (\RAM_controller|Add42~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add42~4_combout\,
	datab => \RAM_controller|Add29~4_combout\,
	datac => \RAM_controller|read_addressing~1_combout\,
	combout => \RAM_controller|Add31~21_combout\);

-- Location: LCCOMB_X16_Y20_N0
\RAM_controller|Add31~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add31~22_combout\ = (\RAM_controller|read_addressing~1_combout\ & ((\RAM_controller|Add29~2_combout\))) # (!\RAM_controller|read_addressing~1_combout\ & (\RAM_controller|Add42~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add42~2_combout\,
	datab => \RAM_controller|Add29~2_combout\,
	datad => \RAM_controller|read_addressing~1_combout\,
	combout => \RAM_controller|Add31~22_combout\);

-- Location: LCCOMB_X15_Y20_N0
\RAM_controller|Add31~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add31~23_combout\ = (\RAM_controller|Add40~10_combout\ & (\VGA_controller|Vcount\(0) $ (VCC))) # (!\RAM_controller|Add40~10_combout\ & (\VGA_controller|Vcount\(0) & VCC))
-- \RAM_controller|Add31~24\ = CARRY((\RAM_controller|Add40~10_combout\ & \VGA_controller|Vcount\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add40~10_combout\,
	datab => \VGA_controller|Vcount\(0),
	datad => VCC,
	combout => \RAM_controller|Add31~23_combout\,
	cout => \RAM_controller|Add31~24\);

-- Location: LCCOMB_X15_Y20_N2
\RAM_controller|Add31~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add31~25_combout\ = (\RAM_controller|Add40~12_combout\ & ((\RAM_controller|Add31~22_combout\ & (\RAM_controller|Add31~24\ & VCC)) # (!\RAM_controller|Add31~22_combout\ & (!\RAM_controller|Add31~24\)))) # (!\RAM_controller|Add40~12_combout\ 
-- & ((\RAM_controller|Add31~22_combout\ & (!\RAM_controller|Add31~24\)) # (!\RAM_controller|Add31~22_combout\ & ((\RAM_controller|Add31~24\) # (GND)))))
-- \RAM_controller|Add31~26\ = CARRY((\RAM_controller|Add40~12_combout\ & (!\RAM_controller|Add31~22_combout\ & !\RAM_controller|Add31~24\)) # (!\RAM_controller|Add40~12_combout\ & ((!\RAM_controller|Add31~24\) # (!\RAM_controller|Add31~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add40~12_combout\,
	datab => \RAM_controller|Add31~22_combout\,
	datad => VCC,
	cin => \RAM_controller|Add31~24\,
	combout => \RAM_controller|Add31~25_combout\,
	cout => \RAM_controller|Add31~26\);

-- Location: LCCOMB_X15_Y20_N4
\RAM_controller|Add31~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add31~27_combout\ = ((\RAM_controller|Add31~21_combout\ $ (\RAM_controller|Add40~14_combout\ $ (!\RAM_controller|Add31~26\)))) # (GND)
-- \RAM_controller|Add31~28\ = CARRY((\RAM_controller|Add31~21_combout\ & ((\RAM_controller|Add40~14_combout\) # (!\RAM_controller|Add31~26\))) # (!\RAM_controller|Add31~21_combout\ & (\RAM_controller|Add40~14_combout\ & !\RAM_controller|Add31~26\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add31~21_combout\,
	datab => \RAM_controller|Add40~14_combout\,
	datad => VCC,
	cin => \RAM_controller|Add31~26\,
	combout => \RAM_controller|Add31~27_combout\,
	cout => \RAM_controller|Add31~28\);

-- Location: LCCOMB_X15_Y20_N6
\RAM_controller|Add31~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add31~29_combout\ = (\RAM_controller|Add40~16_combout\ & ((\RAM_controller|Add31~20_combout\ & (\RAM_controller|Add31~28\ & VCC)) # (!\RAM_controller|Add31~20_combout\ & (!\RAM_controller|Add31~28\)))) # (!\RAM_controller|Add40~16_combout\ 
-- & ((\RAM_controller|Add31~20_combout\ & (!\RAM_controller|Add31~28\)) # (!\RAM_controller|Add31~20_combout\ & ((\RAM_controller|Add31~28\) # (GND)))))
-- \RAM_controller|Add31~30\ = CARRY((\RAM_controller|Add40~16_combout\ & (!\RAM_controller|Add31~20_combout\ & !\RAM_controller|Add31~28\)) # (!\RAM_controller|Add40~16_combout\ & ((!\RAM_controller|Add31~28\) # (!\RAM_controller|Add31~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add40~16_combout\,
	datab => \RAM_controller|Add31~20_combout\,
	datad => VCC,
	cin => \RAM_controller|Add31~28\,
	combout => \RAM_controller|Add31~29_combout\,
	cout => \RAM_controller|Add31~30\);

-- Location: LCCOMB_X15_Y20_N8
\RAM_controller|Add31~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add31~31_combout\ = ((\RAM_controller|Add40~18_combout\ $ (\RAM_controller|Add43~17_combout\ $ (!\RAM_controller|Add31~30\)))) # (GND)
-- \RAM_controller|Add31~32\ = CARRY((\RAM_controller|Add40~18_combout\ & ((\RAM_controller|Add43~17_combout\) # (!\RAM_controller|Add31~30\))) # (!\RAM_controller|Add40~18_combout\ & (\RAM_controller|Add43~17_combout\ & !\RAM_controller|Add31~30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add40~18_combout\,
	datab => \RAM_controller|Add43~17_combout\,
	datad => VCC,
	cin => \RAM_controller|Add31~30\,
	combout => \RAM_controller|Add31~31_combout\,
	cout => \RAM_controller|Add31~32\);

-- Location: LCCOMB_X15_Y20_N10
\RAM_controller|Add31~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add31~33_combout\ = (\RAM_controller|Add43~16_combout\ & (!\RAM_controller|Add31~32\)) # (!\RAM_controller|Add43~16_combout\ & ((\RAM_controller|Add31~32\) # (GND)))
-- \RAM_controller|Add31~34\ = CARRY((!\RAM_controller|Add31~32\) # (!\RAM_controller|Add43~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add43~16_combout\,
	datad => VCC,
	cin => \RAM_controller|Add31~32\,
	combout => \RAM_controller|Add31~33_combout\,
	cout => \RAM_controller|Add31~34\);

-- Location: LCCOMB_X15_Y20_N12
\RAM_controller|Add31~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add31~35_combout\ = (\RAM_controller|Add43~15_combout\ & (\RAM_controller|Add31~34\ $ (GND))) # (!\RAM_controller|Add43~15_combout\ & (!\RAM_controller|Add31~34\ & VCC))
-- \RAM_controller|Add31~36\ = CARRY((\RAM_controller|Add43~15_combout\ & !\RAM_controller|Add31~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add43~15_combout\,
	datad => VCC,
	cin => \RAM_controller|Add31~34\,
	combout => \RAM_controller|Add31~35_combout\,
	cout => \RAM_controller|Add31~36\);

-- Location: LCCOMB_X15_Y20_N14
\RAM_controller|Add31~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add31~37_combout\ = (\RAM_controller|Add43~14_combout\ & (!\RAM_controller|Add31~36\)) # (!\RAM_controller|Add43~14_combout\ & ((\RAM_controller|Add31~36\) # (GND)))
-- \RAM_controller|Add31~38\ = CARRY((!\RAM_controller|Add31~36\) # (!\RAM_controller|Add43~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add43~14_combout\,
	datad => VCC,
	cin => \RAM_controller|Add31~36\,
	combout => \RAM_controller|Add31~37_combout\,
	cout => \RAM_controller|Add31~38\);

-- Location: LCCOMB_X15_Y20_N16
\RAM_controller|Add31~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add31~39_combout\ = (\RAM_controller|Add43~13_combout\ & (\RAM_controller|Add31~38\ $ (GND))) # (!\RAM_controller|Add43~13_combout\ & (!\RAM_controller|Add31~38\ & VCC))
-- \RAM_controller|Add31~40\ = CARRY((\RAM_controller|Add43~13_combout\ & !\RAM_controller|Add31~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add43~13_combout\,
	datad => VCC,
	cin => \RAM_controller|Add31~38\,
	combout => \RAM_controller|Add31~39_combout\,
	cout => \RAM_controller|Add31~40\);

-- Location: LCCOMB_X15_Y20_N18
\RAM_controller|Add31~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add31~41_combout\ = (\RAM_controller|Add43~12_combout\ & (!\RAM_controller|Add31~40\)) # (!\RAM_controller|Add43~12_combout\ & ((\RAM_controller|Add31~40\) # (GND)))
-- \RAM_controller|Add31~42\ = CARRY((!\RAM_controller|Add31~40\) # (!\RAM_controller|Add43~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add43~12_combout\,
	datad => VCC,
	cin => \RAM_controller|Add31~40\,
	combout => \RAM_controller|Add31~41_combout\,
	cout => \RAM_controller|Add31~42\);

-- Location: LCCOMB_X14_Y22_N14
\RAM_controller|LessThan20~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|LessThan20~0_combout\ = (\VGA_controller|Vcount\(4)) # ((\VGA_controller|Vcount\(1) & (\VGA_controller|Vcount\(2) & \VGA_controller|Vcount\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(1),
	datab => \VGA_controller|Vcount\(4),
	datac => \VGA_controller|Vcount\(2),
	datad => \VGA_controller|Vcount\(3),
	combout => \RAM_controller|LessThan20~0_combout\);

-- Location: LCCOMB_X14_Y22_N6
\RAM_controller|LessThan14~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|LessThan14~0_combout\ = (\VGA_controller|Vcount\(6) & \VGA_controller|Vcount\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \VGA_controller|Vcount\(6),
	datad => \VGA_controller|Vcount\(7),
	combout => \RAM_controller|LessThan14~0_combout\);

-- Location: LCCOMB_X14_Y22_N0
\RAM_controller|LessThan20~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|LessThan20~1_combout\ = (\VGA_controller|Vcount\(8)) # ((\RAM_controller|LessThan14~0_combout\ & ((\VGA_controller|Vcount\(5)) # (\RAM_controller|LessThan20~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(8),
	datab => \VGA_controller|Vcount\(5),
	datac => \RAM_controller|LessThan20~0_combout\,
	datad => \RAM_controller|LessThan14~0_combout\,
	combout => \RAM_controller|LessThan20~1_combout\);

-- Location: LCCOMB_X10_Y23_N30
\RAM_controller|read_addressing~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|read_addressing~2_combout\ = (!\VGA_controller|Vcount\(9) & ((\RAM_controller|LessThan13~1_combout\) # (!\RAM_controller|Add27~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(9),
	datac => \RAM_controller|LessThan13~1_combout\,
	datad => \RAM_controller|Add27~14_combout\,
	combout => \RAM_controller|read_addressing~2_combout\);

-- Location: LCCOMB_X10_Y23_N12
\RAM_controller|read_addressing~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|read_addressing~3_combout\ = (\RAM_controller|ReadEna~2_combout\ & (!\RAM_controller|LessThan20~1_combout\ & (\RAM_controller|read_addressing~2_combout\ & \RAM_controller|ReadEna~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|ReadEna~2_combout\,
	datab => \RAM_controller|LessThan20~1_combout\,
	datac => \RAM_controller|read_addressing~2_combout\,
	datad => \RAM_controller|ReadEna~0_combout\,
	combout => \RAM_controller|read_addressing~3_combout\);

-- Location: LCCOMB_X12_Y20_N26
\RAM_controller|LessThan24~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|LessThan24~0_combout\ = (\VGA_controller|Vcount\(3) & (\VGA_controller|Vcount\(5) & \VGA_controller|Vcount\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(3),
	datab => \VGA_controller|Vcount\(5),
	datad => \VGA_controller|Vcount\(4),
	combout => \RAM_controller|LessThan24~0_combout\);

-- Location: LCCOMB_X12_Y20_N14
\RAM_controller|LessThan23~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|LessThan23~0_combout\ = (\VGA_controller|Vcount\(8) & ((\VGA_controller|Vcount\(7)) # ((\RAM_controller|LessThan24~0_combout\ & \VGA_controller|Vcount\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan24~0_combout\,
	datab => \VGA_controller|Vcount\(8),
	datac => \VGA_controller|Vcount\(7),
	datad => \VGA_controller|Vcount\(6),
	combout => \RAM_controller|LessThan23~0_combout\);

-- Location: LCCOMB_X9_Y20_N0
\RAM_controller|ReadEna~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|ReadEna~3_combout\ = (\RAM_controller|ReadEna~2_combout\ & (\RAM_controller|ReadEna~0_combout\ & ((\RAM_controller|LessThan13~1_combout\) # (!\RAM_controller|Add27~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan13~1_combout\,
	datab => \RAM_controller|ReadEna~2_combout\,
	datac => \RAM_controller|Add27~14_combout\,
	datad => \RAM_controller|ReadEna~0_combout\,
	combout => \RAM_controller|ReadEna~3_combout\);

-- Location: LCCOMB_X14_Y20_N14
\RAM_controller|LessThan23~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|LessThan23~1_combout\ = (!\RAM_controller|LessThan23~0_combout\ & (\RAM_controller|ReadEna~3_combout\ & !\VGA_controller|Vcount\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan23~0_combout\,
	datac => \RAM_controller|ReadEna~3_combout\,
	datad => \VGA_controller|Vcount\(9),
	combout => \RAM_controller|LessThan23~1_combout\);

-- Location: LCCOMB_X15_Y20_N28
\RAM_controller|Add31~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add31~46_combout\ = (\RAM_controller|Add31~41_combout\ & ((\RAM_controller|read_addressing~1_combout\) # ((!\RAM_controller|read_addressing~3_combout\ & \RAM_controller|LessThan23~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|read_addressing~1_combout\,
	datab => \RAM_controller|Add31~41_combout\,
	datac => \RAM_controller|read_addressing~3_combout\,
	datad => \RAM_controller|LessThan23~1_combout\,
	combout => \RAM_controller|Add31~46_combout\);

-- Location: LCCOMB_X12_Y20_N10
\RAM_controller|readEna_16~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readEna_16~0_combout\ = (\VGA_controller|Vcount\(7) & ((\VGA_controller|Vcount\(6)) # ((\RAM_controller|LessThan24~0_combout\ & \VGA_controller|Vcount\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan24~0_combout\,
	datab => \VGA_controller|Vcount\(2),
	datac => \VGA_controller|Vcount\(7),
	datad => \VGA_controller|Vcount\(6),
	combout => \RAM_controller|readEna_16~0_combout\);

-- Location: LCCOMB_X12_Y20_N2
\RAM_controller|readDir_16[14]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_16[14]~0_combout\ = ((\RAM_controller|LessThan21~1_combout\ & ((!\VGA_controller|Vcount\(8)) # (!\RAM_controller|readEna_16~0_combout\)))) # (!\RAM_controller|LessThan20~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|readEna_16~0_combout\,
	datab => \RAM_controller|LessThan20~1_combout\,
	datac => \RAM_controller|LessThan21~1_combout\,
	datad => \VGA_controller|Vcount\(8),
	combout => \RAM_controller|readDir_16[14]~0_combout\);

-- Location: LCCOMB_X12_Y20_N8
\RAM_controller|readDir_32[15]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_32[15]~0_combout\ = (\RAM_controller|read_addressing~1_combout\) # ((\RAM_controller|readDir_16[14]~0_combout\ & \RAM_controller|ReadEna~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|readDir_16[14]~0_combout\,
	datac => \RAM_controller|read_addressing~1_combout\,
	datad => \RAM_controller|ReadEna~3_combout\,
	combout => \RAM_controller|readDir_32[15]~0_combout\);

-- Location: CLKCTRL_G4
\RAM_controller|readDir_32[15]~0clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \RAM_controller|readDir_32[15]~0clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \RAM_controller|readDir_32[15]~0clkctrl_outclk\);

-- Location: LCCOMB_X10_Y20_N2
\RAM_controller|readDir_32[14]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_32\(14) = (GLOBAL(\RAM_controller|readDir_32[15]~0clkctrl_outclk\) & ((\RAM_controller|Add31~46_combout\))) # (!GLOBAL(\RAM_controller|readDir_32[15]~0clkctrl_outclk\) & (\RAM_controller|readDir_32\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|readDir_32\(14),
	datac => \RAM_controller|Add31~46_combout\,
	datad => \RAM_controller|readDir_32[15]~0clkctrl_outclk\,
	combout => \RAM_controller|readDir_32\(14));

-- Location: LCCOMB_X10_Y20_N4
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~3_combout\ = (!\SW[1]~input_o\ & \RAM_controller|readDir_32\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SW[1]~input_o\,
	datad => \RAM_controller|readDir_32\(14),
	combout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~3_combout\);

-- Location: LCCOMB_X9_Y20_N2
\RAM_controller|readEna_32~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readEna_32~3_combout\ = (!\RAM_controller|LessThan23~0_combout\ & (\RAM_controller|LessThan21~1_combout\ & \RAM_controller|ReadEna~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan23~0_combout\,
	datab => \RAM_controller|LessThan21~1_combout\,
	datad => \RAM_controller|ReadEna~3_combout\,
	combout => \RAM_controller|readEna_32~3_combout\);

-- Location: LCCOMB_X8_Y20_N26
\RAM_controller|readEna_32~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readEna_32~4_combout\ = (\RAM_controller|read_addressing~1_combout\) # ((\RAM_controller|readEna_32~3_combout\ & ((\VGA_controller|Vcount\(9)) # (\RAM_controller|LessThan20~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(9),
	datab => \RAM_controller|read_addressing~1_combout\,
	datac => \RAM_controller|readEna_32~3_combout\,
	datad => \RAM_controller|LessThan20~1_combout\,
	combout => \RAM_controller|readEna_32~4_combout\);

-- Location: FF_X10_Y20_N5
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~3_combout\,
	ena => \RAM_controller|readEna_32~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(1));

-- Location: PLL_3
\CLK_24M|altpll_component|auto_generated|pll1\ : cycloneiii_pll
-- pragma translate_off
GENERIC MAP (
	auto_settings => "false",
	bandwidth_type => "medium",
	c0_high => 192,
	c0_initial => 1,
	c0_low => 192,
	c0_mode => "even",
	c0_ph => 0,
	c1_high => 0,
	c1_initial => 0,
	c1_low => 0,
	c1_mode => "bypass",
	c1_ph => 0,
	c1_use_casc_in => "off",
	c2_high => 0,
	c2_initial => 0,
	c2_low => 0,
	c2_mode => "bypass",
	c2_ph => 0,
	c2_use_casc_in => "off",
	c3_high => 0,
	c3_initial => 0,
	c3_low => 0,
	c3_mode => "bypass",
	c3_ph => 0,
	c3_use_casc_in => "off",
	c4_high => 0,
	c4_initial => 0,
	c4_low => 0,
	c4_mode => "bypass",
	c4_ph => 0,
	c4_use_casc_in => "off",
	charge_pump_current_bits => 1,
	clk0_counter => "c0",
	clk0_divide_by => 64,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 1,
	clk0_phase_shift => "0",
	clk1_counter => "unused",
	clk1_divide_by => 0,
	clk1_duty_cycle => 50,
	clk1_multiply_by => 0,
	clk1_phase_shift => "0",
	clk2_counter => "unused",
	clk2_divide_by => 0,
	clk2_duty_cycle => 50,
	clk2_multiply_by => 0,
	clk2_phase_shift => "0",
	clk3_counter => "unused",
	clk3_divide_by => 0,
	clk3_duty_cycle => 50,
	clk3_multiply_by => 0,
	clk3_phase_shift => "0",
	clk4_counter => "unused",
	clk4_divide_by => 0,
	clk4_duty_cycle => 50,
	clk4_multiply_by => 0,
	clk4_phase_shift => "0",
	compensate_clock => "clock0",
	inclk0_input_frequency => 10000,
	inclk1_input_frequency => 0,
	loop_filter_c_bits => 0,
	loop_filter_r_bits => 27,
	m => 6,
	m_initial => 1,
	m_ph => 0,
	n => 1,
	operation_mode => "normal",
	pfd_max => 200000,
	pfd_min => 3076,
	pll_compensation_delay => 5738,
	self_reset_on_loss_lock => "off",
	simulation_type => "timing",
	switch_over_type => "auto",
	vco_center => 1538,
	vco_divide_by => 0,
	vco_frequency_control => "auto",
	vco_max => 3333,
	vco_min => 1538,
	vco_multiply_by => 0,
	vco_phase_shift_step => 208,
	vco_post_scale => 2)
-- pragma translate_on
PORT MAP (
	areset => \SW[0]~input_o\,
	fbin => \CLK_24M|altpll_component|auto_generated|wire_pll1_fbout\,
	inclk => \CLK_24M|altpll_component|auto_generated|pll1_INCLK_bus\,
	fbout => \CLK_24M|altpll_component|auto_generated|wire_pll1_fbout\,
	clk => \CLK_24M|altpll_component|auto_generated|pll1_CLK_bus\);

-- Location: CLKCTRL_G13
\CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\);

-- Location: LCCOMB_X15_Y17_N6
\RAM_controller|Add0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add0~0_combout\ = \RAM_controller|h_count_write_aux\(0) $ (VCC)
-- \RAM_controller|Add0~1\ = CARRY(\RAM_controller|h_count_write_aux\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|h_count_write_aux\(0),
	datad => VCC,
	combout => \RAM_controller|Add0~0_combout\,
	cout => \RAM_controller|Add0~1\);

-- Location: FF_X15_Y17_N7
\RAM_controller|h_count_write_aux[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_24M|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \RAM_controller|Add0~0_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_controller|h_count_write_aux\(0));

-- Location: LCCOMB_X15_Y17_N8
\RAM_controller|Add0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add0~2_combout\ = (\RAM_controller|h_count_write_aux\(1) & (!\RAM_controller|Add0~1\)) # (!\RAM_controller|h_count_write_aux\(1) & ((\RAM_controller|Add0~1\) # (GND)))
-- \RAM_controller|Add0~3\ = CARRY((!\RAM_controller|Add0~1\) # (!\RAM_controller|h_count_write_aux\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|h_count_write_aux\(1),
	datad => VCC,
	cin => \RAM_controller|Add0~1\,
	combout => \RAM_controller|Add0~2_combout\,
	cout => \RAM_controller|Add0~3\);

-- Location: FF_X15_Y17_N29
\RAM_controller|h_count_write_aux[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_24M|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \RAM_controller|Add0~2_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	sload => VCC,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_controller|h_count_write_aux\(1));

-- Location: LCCOMB_X15_Y17_N10
\RAM_controller|Add0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add0~4_combout\ = (\RAM_controller|h_count_write_aux\(2) & (\RAM_controller|Add0~3\ $ (GND))) # (!\RAM_controller|h_count_write_aux\(2) & (!\RAM_controller|Add0~3\ & VCC))
-- \RAM_controller|Add0~5\ = CARRY((\RAM_controller|h_count_write_aux\(2) & !\RAM_controller|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|h_count_write_aux\(2),
	datad => VCC,
	cin => \RAM_controller|Add0~3\,
	combout => \RAM_controller|Add0~4_combout\,
	cout => \RAM_controller|Add0~5\);

-- Location: FF_X15_Y17_N3
\RAM_controller|h_count_write_aux[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_24M|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \RAM_controller|Add0~4_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	sload => VCC,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_controller|h_count_write_aux\(2));

-- Location: LCCOMB_X15_Y17_N12
\RAM_controller|Add0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add0~6_combout\ = (\RAM_controller|h_count_write_aux\(3) & (!\RAM_controller|Add0~5\)) # (!\RAM_controller|h_count_write_aux\(3) & ((\RAM_controller|Add0~5\) # (GND)))
-- \RAM_controller|Add0~7\ = CARRY((!\RAM_controller|Add0~5\) # (!\RAM_controller|h_count_write_aux\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|h_count_write_aux\(3),
	datad => VCC,
	cin => \RAM_controller|Add0~5\,
	combout => \RAM_controller|Add0~6_combout\,
	cout => \RAM_controller|Add0~7\);

-- Location: FF_X15_Y17_N1
\RAM_controller|h_count_write_aux[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_24M|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \RAM_controller|Add0~6_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	sload => VCC,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_controller|h_count_write_aux\(3));

-- Location: LCCOMB_X15_Y17_N14
\RAM_controller|Add0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add0~8_combout\ = (\RAM_controller|h_count_write_aux\(4) & (\RAM_controller|Add0~7\ $ (GND))) # (!\RAM_controller|h_count_write_aux\(4) & (!\RAM_controller|Add0~7\ & VCC))
-- \RAM_controller|Add0~9\ = CARRY((\RAM_controller|h_count_write_aux\(4) & !\RAM_controller|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|h_count_write_aux\(4),
	datad => VCC,
	cin => \RAM_controller|Add0~7\,
	combout => \RAM_controller|Add0~8_combout\,
	cout => \RAM_controller|Add0~9\);

-- Location: FF_X15_Y17_N5
\RAM_controller|h_count_write_aux[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_24M|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \RAM_controller|Add0~8_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	sload => VCC,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_controller|h_count_write_aux\(4));

-- Location: LCCOMB_X15_Y17_N16
\RAM_controller|Add0~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add0~10_combout\ = (\RAM_controller|h_count_write_aux\(5) & (!\RAM_controller|Add0~9\)) # (!\RAM_controller|h_count_write_aux\(5) & ((\RAM_controller|Add0~9\) # (GND)))
-- \RAM_controller|Add0~11\ = CARRY((!\RAM_controller|Add0~9\) # (!\RAM_controller|h_count_write_aux\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|h_count_write_aux\(5),
	datad => VCC,
	cin => \RAM_controller|Add0~9\,
	combout => \RAM_controller|Add0~10_combout\,
	cout => \RAM_controller|Add0~11\);

-- Location: FF_X15_Y17_N27
\RAM_controller|h_count_write_aux[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_24M|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \RAM_controller|Add0~10_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	sload => VCC,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_controller|h_count_write_aux\(5));

-- Location: LCCOMB_X15_Y17_N2
\RAM_controller|Equal0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Equal0~0_combout\ = (\RAM_controller|h_count_write_aux\(0) & (\RAM_controller|h_count_write_aux\(2) & \RAM_controller|h_count_write_aux\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|h_count_write_aux\(0),
	datac => \RAM_controller|h_count_write_aux\(2),
	datad => \RAM_controller|h_count_write_aux\(1),
	combout => \RAM_controller|Equal0~0_combout\);

-- Location: LCCOMB_X15_Y17_N0
\RAM_controller|writeEna~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeEna~0_combout\ = ((!\RAM_controller|h_count_write_aux\(4) & ((!\RAM_controller|Equal0~0_combout\) # (!\RAM_controller|h_count_write_aux\(3))))) # (!\RAM_controller|h_count_write_aux\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|h_count_write_aux\(5),
	datab => \RAM_controller|h_count_write_aux\(4),
	datac => \RAM_controller|h_count_write_aux\(3),
	datad => \RAM_controller|Equal0~0_combout\,
	combout => \RAM_controller|writeEna~0_combout\);

-- Location: LCCOMB_X16_Y17_N6
\RAM_controller|LessThan2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|LessThan2~0_combout\ = (!\RAM_controller|h_count_write_aux\(7) & !\RAM_controller|h_count_write_aux\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|h_count_write_aux\(7),
	datad => \RAM_controller|h_count_write_aux\(8),
	combout => \RAM_controller|LessThan2~0_combout\);

-- Location: LCCOMB_X15_Y17_N18
\RAM_controller|Add0~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add0~12_combout\ = (\RAM_controller|h_count_write_aux\(6) & (\RAM_controller|Add0~11\ $ (GND))) # (!\RAM_controller|h_count_write_aux\(6) & (!\RAM_controller|Add0~11\ & VCC))
-- \RAM_controller|Add0~13\ = CARRY((\RAM_controller|h_count_write_aux\(6) & !\RAM_controller|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|h_count_write_aux\(6),
	datad => VCC,
	cin => \RAM_controller|Add0~11\,
	combout => \RAM_controller|Add0~12_combout\,
	cout => \RAM_controller|Add0~13\);

-- Location: FF_X16_Y17_N31
\RAM_controller|h_count_write_aux[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_24M|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \RAM_controller|Add0~12_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	sload => VCC,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_controller|h_count_write_aux\(6));

-- Location: LCCOMB_X16_Y13_N28
\RAM_controller|write_couters~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|write_couters~0_combout\ = (\RAM_controller|h_count_write_aux\(4) & \RAM_controller|h_count_write_aux\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|h_count_write_aux\(4),
	datac => \RAM_controller|h_count_write_aux\(3),
	combout => \RAM_controller|write_couters~0_combout\);

-- Location: LCCOMB_X19_Y15_N22
\RAM_controller|Equal0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Equal0~1_combout\ = (\RAM_controller|LessThan2~0_combout\ & (\RAM_controller|h_count_write_aux\(6) & (\RAM_controller|h_count_write_aux\(9) & \RAM_controller|write_couters~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan2~0_combout\,
	datab => \RAM_controller|h_count_write_aux\(6),
	datac => \RAM_controller|h_count_write_aux\(9),
	datad => \RAM_controller|write_couters~0_combout\,
	combout => \RAM_controller|Equal0~1_combout\);

-- Location: LCCOMB_X15_Y17_N20
\RAM_controller|Add0~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add0~14_combout\ = (\RAM_controller|h_count_write_aux\(7) & (!\RAM_controller|Add0~13\)) # (!\RAM_controller|h_count_write_aux\(7) & ((\RAM_controller|Add0~13\) # (GND)))
-- \RAM_controller|Add0~15\ = CARRY((!\RAM_controller|Add0~13\) # (!\RAM_controller|h_count_write_aux\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|h_count_write_aux\(7),
	datad => VCC,
	cin => \RAM_controller|Add0~13\,
	combout => \RAM_controller|Add0~14_combout\,
	cout => \RAM_controller|Add0~15\);

-- Location: LCCOMB_X15_Y17_N26
\RAM_controller|h_count_write_aux~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|h_count_write_aux~0_combout\ = (\RAM_controller|Add0~14_combout\ & (((!\RAM_controller|Equal0~0_combout\) # (!\RAM_controller|h_count_write_aux\(5))) # (!\RAM_controller|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Equal0~1_combout\,
	datab => \RAM_controller|Add0~14_combout\,
	datac => \RAM_controller|h_count_write_aux\(5),
	datad => \RAM_controller|Equal0~0_combout\,
	combout => \RAM_controller|h_count_write_aux~0_combout\);

-- Location: FF_X16_Y17_N9
\RAM_controller|h_count_write_aux[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_24M|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \RAM_controller|h_count_write_aux~0_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	sload => VCC,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_controller|h_count_write_aux\(7));

-- Location: LCCOMB_X15_Y17_N22
\RAM_controller|Add0~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add0~16_combout\ = (\RAM_controller|h_count_write_aux\(8) & (\RAM_controller|Add0~15\ $ (GND))) # (!\RAM_controller|h_count_write_aux\(8) & (!\RAM_controller|Add0~15\ & VCC))
-- \RAM_controller|Add0~17\ = CARRY((\RAM_controller|h_count_write_aux\(8) & !\RAM_controller|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|h_count_write_aux\(8),
	datad => VCC,
	cin => \RAM_controller|Add0~15\,
	combout => \RAM_controller|Add0~16_combout\,
	cout => \RAM_controller|Add0~17\);

-- Location: FF_X16_Y17_N25
\RAM_controller|h_count_write_aux[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_24M|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \RAM_controller|Add0~16_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	sload => VCC,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_controller|h_count_write_aux\(8));

-- Location: LCCOMB_X15_Y17_N24
\RAM_controller|Add0~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add0~18_combout\ = \RAM_controller|Add0~17\ $ (\RAM_controller|h_count_write_aux\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \RAM_controller|h_count_write_aux\(9),
	cin => \RAM_controller|Add0~17\,
	combout => \RAM_controller|Add0~18_combout\);

-- Location: LCCOMB_X15_Y17_N30
\RAM_controller|h_count_write_aux~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|h_count_write_aux~1_combout\ = (\RAM_controller|Add0~18_combout\ & (((!\RAM_controller|Equal0~0_combout\) # (!\RAM_controller|h_count_write_aux\(5))) # (!\RAM_controller|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add0~18_combout\,
	datab => \RAM_controller|Equal0~1_combout\,
	datac => \RAM_controller|h_count_write_aux\(5),
	datad => \RAM_controller|Equal0~0_combout\,
	combout => \RAM_controller|h_count_write_aux~1_combout\);

-- Location: FF_X16_Y17_N19
\RAM_controller|h_count_write_aux[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_24M|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \RAM_controller|h_count_write_aux~1_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	sload => VCC,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_controller|h_count_write_aux\(9));

-- Location: LCCOMB_X16_Y17_N30
\RAM_controller|writeEna~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeEna~1_combout\ = ((\RAM_controller|writeEna~0_combout\ & (!\RAM_controller|h_count_write_aux\(6) & \RAM_controller|LessThan2~0_combout\))) # (!\RAM_controller|h_count_write_aux\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeEna~0_combout\,
	datab => \RAM_controller|h_count_write_aux\(9),
	datac => \RAM_controller|h_count_write_aux\(6),
	datad => \RAM_controller|LessThan2~0_combout\,
	combout => \RAM_controller|writeEna~1_combout\);

-- Location: LCCOMB_X15_Y17_N4
\RAM_controller|LessThan2~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|LessThan2~1_combout\ = (!\RAM_controller|h_count_write_aux\(5) & (!\RAM_controller|h_count_write_aux\(4) & ((!\RAM_controller|Equal0~0_combout\) # (!\RAM_controller|h_count_write_aux\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|h_count_write_aux\(5),
	datab => \RAM_controller|h_count_write_aux\(3),
	datac => \RAM_controller|h_count_write_aux\(4),
	datad => \RAM_controller|Equal0~0_combout\,
	combout => \RAM_controller|LessThan2~1_combout\);

-- Location: LCCOMB_X16_Y17_N28
\RAM_controller|LessThan2~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|LessThan2~2_combout\ = (\RAM_controller|LessThan2~0_combout\ & (!\RAM_controller|h_count_write_aux\(9) & ((\RAM_controller|LessThan2~1_combout\) # (!\RAM_controller|h_count_write_aux\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan2~0_combout\,
	datab => \RAM_controller|LessThan2~1_combout\,
	datac => \RAM_controller|h_count_write_aux\(6),
	datad => \RAM_controller|h_count_write_aux\(9),
	combout => \RAM_controller|LessThan2~2_combout\);

-- Location: LCCOMB_X19_Y15_N6
\RAM_controller|write_couters~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|write_couters~1_combout\ = (\RAM_controller|LessThan2~0_combout\ & (((!\RAM_controller|write_couters~0_combout\ & !\RAM_controller|h_count_write_aux\(5))) # (!\RAM_controller|h_count_write_aux\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan2~0_combout\,
	datab => \RAM_controller|write_couters~0_combout\,
	datac => \RAM_controller|h_count_write_aux\(5),
	datad => \RAM_controller|h_count_write_aux\(6),
	combout => \RAM_controller|write_couters~1_combout\);

-- Location: LCCOMB_X19_Y15_N12
\RAM_controller|write_couters~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|write_couters~4_combout\ = (\RAM_controller|write_couters~1_combout\) # ((\RAM_controller|write_couters~3_combout\) # (!\RAM_controller|h_count_write_aux\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|write_couters~1_combout\,
	datac => \RAM_controller|h_count_write_aux\(9),
	datad => \RAM_controller|write_couters~3_combout\,
	combout => \RAM_controller|write_couters~4_combout\);

-- Location: LCCOMB_X15_Y17_N28
\RAM_controller|v_count_write_aux[9]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|v_count_write_aux[9]~0_combout\ = (!\RAM_controller|h_count_write_aux\(5) & (!\RAM_controller|h_count_write_aux\(2) & (!\RAM_controller|h_count_write_aux\(1) & !\RAM_controller|h_count_write_aux\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|h_count_write_aux\(5),
	datab => \RAM_controller|h_count_write_aux\(2),
	datac => \RAM_controller|h_count_write_aux\(1),
	datad => \RAM_controller|h_count_write_aux\(0),
	combout => \RAM_controller|v_count_write_aux[9]~0_combout\);

-- Location: LCCOMB_X21_Y17_N4
\RAM_controller|v_count_write_aux[9]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|v_count_write_aux[9]~1_combout\ = (\SW[2]~input_o\ & (((\RAM_controller|Equal0~1_combout\ & \RAM_controller|v_count_write_aux[9]~0_combout\)) # (!\RAM_controller|write_couters~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|write_couters~4_combout\,
	datab => \RAM_controller|Equal0~1_combout\,
	datac => \SW[2]~input_o\,
	datad => \RAM_controller|v_count_write_aux[9]~0_combout\,
	combout => \RAM_controller|v_count_write_aux[9]~1_combout\);

-- Location: LCCOMB_X21_Y14_N10
\RAM_controller|Add1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add1~0_combout\ = \RAM_controller|v_count_write_aux\(0) $ (VCC)
-- \RAM_controller|Add1~1\ = CARRY(\RAM_controller|v_count_write_aux\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|v_count_write_aux\(0),
	datad => VCC,
	combout => \RAM_controller|Add1~0_combout\,
	cout => \RAM_controller|Add1~1\);

-- Location: LCCOMB_X21_Y14_N8
\RAM_controller|Add1~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add1~28_combout\ = (\RAM_controller|Add1~0_combout\ & (((\RAM_controller|write_couters~1_combout\) # (\RAM_controller|write_couters~3_combout\)) # (!\RAM_controller|h_count_write_aux\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|h_count_write_aux\(9),
	datab => \RAM_controller|Add1~0_combout\,
	datac => \RAM_controller|write_couters~1_combout\,
	datad => \RAM_controller|write_couters~3_combout\,
	combout => \RAM_controller|Add1~28_combout\);

-- Location: FF_X21_Y14_N9
\RAM_controller|v_count_write_aux[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_24M|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \RAM_controller|Add1~28_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \RAM_controller|v_count_write_aux[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_controller|v_count_write_aux\(0));

-- Location: LCCOMB_X21_Y14_N12
\RAM_controller|Add1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add1~2_combout\ = (\RAM_controller|v_count_write_aux\(1) & (!\RAM_controller|Add1~1\)) # (!\RAM_controller|v_count_write_aux\(1) & ((\RAM_controller|Add1~1\) # (GND)))
-- \RAM_controller|Add1~3\ = CARRY((!\RAM_controller|Add1~1\) # (!\RAM_controller|v_count_write_aux\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(1),
	datad => VCC,
	cin => \RAM_controller|Add1~1\,
	combout => \RAM_controller|Add1~2_combout\,
	cout => \RAM_controller|Add1~3\);

-- Location: LCCOMB_X22_Y14_N6
\RAM_controller|Add1~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add1~25_combout\ = (\RAM_controller|Add1~2_combout\ & ((\RAM_controller|write_couters~1_combout\) # ((\RAM_controller|write_couters~3_combout\) # (!\RAM_controller|h_count_write_aux\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|write_couters~1_combout\,
	datab => \RAM_controller|write_couters~3_combout\,
	datac => \RAM_controller|h_count_write_aux\(9),
	datad => \RAM_controller|Add1~2_combout\,
	combout => \RAM_controller|Add1~25_combout\);

-- Location: FF_X22_Y14_N7
\RAM_controller|v_count_write_aux[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_24M|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \RAM_controller|Add1~25_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \RAM_controller|v_count_write_aux[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_controller|v_count_write_aux\(1));

-- Location: LCCOMB_X21_Y14_N14
\RAM_controller|Add1~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add1~4_combout\ = (\RAM_controller|v_count_write_aux\(2) & (\RAM_controller|Add1~3\ $ (GND))) # (!\RAM_controller|v_count_write_aux\(2) & (!\RAM_controller|Add1~3\ & VCC))
-- \RAM_controller|Add1~5\ = CARRY((\RAM_controller|v_count_write_aux\(2) & !\RAM_controller|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|v_count_write_aux\(2),
	datad => VCC,
	cin => \RAM_controller|Add1~3\,
	combout => \RAM_controller|Add1~4_combout\,
	cout => \RAM_controller|Add1~5\);

-- Location: LCCOMB_X22_Y14_N22
\RAM_controller|Add1~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add1~26_combout\ = (\RAM_controller|Add1~4_combout\ & ((\RAM_controller|write_couters~1_combout\) # ((\RAM_controller|write_couters~3_combout\) # (!\RAM_controller|h_count_write_aux\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|write_couters~1_combout\,
	datab => \RAM_controller|write_couters~3_combout\,
	datac => \RAM_controller|h_count_write_aux\(9),
	datad => \RAM_controller|Add1~4_combout\,
	combout => \RAM_controller|Add1~26_combout\);

-- Location: FF_X22_Y14_N23
\RAM_controller|v_count_write_aux[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_24M|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \RAM_controller|Add1~26_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \RAM_controller|v_count_write_aux[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_controller|v_count_write_aux\(2));

-- Location: LCCOMB_X21_Y14_N16
\RAM_controller|Add1~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add1~6_combout\ = (\RAM_controller|v_count_write_aux\(3) & (!\RAM_controller|Add1~5\)) # (!\RAM_controller|v_count_write_aux\(3) & ((\RAM_controller|Add1~5\) # (GND)))
-- \RAM_controller|Add1~7\ = CARRY((!\RAM_controller|Add1~5\) # (!\RAM_controller|v_count_write_aux\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|v_count_write_aux\(3),
	datad => VCC,
	cin => \RAM_controller|Add1~5\,
	combout => \RAM_controller|Add1~6_combout\,
	cout => \RAM_controller|Add1~7\);

-- Location: LCCOMB_X21_Y14_N0
\RAM_controller|Add1~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add1~27_combout\ = (\RAM_controller|Add1~6_combout\ & (((\RAM_controller|write_couters~3_combout\) # (\RAM_controller|write_couters~1_combout\)) # (!\RAM_controller|h_count_write_aux\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|h_count_write_aux\(9),
	datab => \RAM_controller|write_couters~3_combout\,
	datac => \RAM_controller|write_couters~1_combout\,
	datad => \RAM_controller|Add1~6_combout\,
	combout => \RAM_controller|Add1~27_combout\);

-- Location: FF_X22_Y14_N15
\RAM_controller|v_count_write_aux[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_24M|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \RAM_controller|Add1~27_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	sload => VCC,
	ena => \RAM_controller|v_count_write_aux[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_controller|v_count_write_aux\(3));

-- Location: LCCOMB_X21_Y14_N18
\RAM_controller|Add1~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add1~8_combout\ = (\RAM_controller|v_count_write_aux\(4) & (\RAM_controller|Add1~7\ $ (GND))) # (!\RAM_controller|v_count_write_aux\(4) & (!\RAM_controller|Add1~7\ & VCC))
-- \RAM_controller|Add1~9\ = CARRY((\RAM_controller|v_count_write_aux\(4) & !\RAM_controller|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|v_count_write_aux\(4),
	datad => VCC,
	cin => \RAM_controller|Add1~7\,
	combout => \RAM_controller|Add1~8_combout\,
	cout => \RAM_controller|Add1~9\);

-- Location: LCCOMB_X21_Y14_N20
\RAM_controller|Add1~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add1~10_combout\ = (\RAM_controller|v_count_write_aux\(5) & (!\RAM_controller|Add1~9\)) # (!\RAM_controller|v_count_write_aux\(5) & ((\RAM_controller|Add1~9\) # (GND)))
-- \RAM_controller|Add1~11\ = CARRY((!\RAM_controller|Add1~9\) # (!\RAM_controller|v_count_write_aux\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|v_count_write_aux\(5),
	datad => VCC,
	cin => \RAM_controller|Add1~9\,
	combout => \RAM_controller|Add1~10_combout\,
	cout => \RAM_controller|Add1~11\);

-- Location: LCCOMB_X22_Y14_N0
\RAM_controller|Add1~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add1~22_combout\ = (\RAM_controller|Add1~10_combout\ & ((\RAM_controller|write_couters~1_combout\) # ((\RAM_controller|write_couters~3_combout\) # (!\RAM_controller|h_count_write_aux\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|write_couters~1_combout\,
	datab => \RAM_controller|write_couters~3_combout\,
	datac => \RAM_controller|h_count_write_aux\(9),
	datad => \RAM_controller|Add1~10_combout\,
	combout => \RAM_controller|Add1~22_combout\);

-- Location: FF_X22_Y14_N1
\RAM_controller|v_count_write_aux[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_24M|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \RAM_controller|Add1~22_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \RAM_controller|v_count_write_aux[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_controller|v_count_write_aux\(5));

-- Location: LCCOMB_X21_Y14_N22
\RAM_controller|Add1~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add1~12_combout\ = (\RAM_controller|v_count_write_aux\(6) & (\RAM_controller|Add1~11\ $ (GND))) # (!\RAM_controller|v_count_write_aux\(6) & (!\RAM_controller|Add1~11\ & VCC))
-- \RAM_controller|Add1~13\ = CARRY((\RAM_controller|v_count_write_aux\(6) & !\RAM_controller|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|v_count_write_aux\(6),
	datad => VCC,
	cin => \RAM_controller|Add1~11\,
	combout => \RAM_controller|Add1~12_combout\,
	cout => \RAM_controller|Add1~13\);

-- Location: LCCOMB_X22_Y14_N10
\RAM_controller|Add1~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add1~23_combout\ = (\RAM_controller|Add1~12_combout\ & ((\RAM_controller|write_couters~1_combout\) # ((\RAM_controller|write_couters~3_combout\) # (!\RAM_controller|h_count_write_aux\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|write_couters~1_combout\,
	datab => \RAM_controller|write_couters~3_combout\,
	datac => \RAM_controller|h_count_write_aux\(9),
	datad => \RAM_controller|Add1~12_combout\,
	combout => \RAM_controller|Add1~23_combout\);

-- Location: FF_X22_Y14_N11
\RAM_controller|v_count_write_aux[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_24M|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \RAM_controller|Add1~23_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \RAM_controller|v_count_write_aux[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_controller|v_count_write_aux\(6));

-- Location: LCCOMB_X21_Y14_N24
\RAM_controller|Add1~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add1~14_combout\ = (\RAM_controller|v_count_write_aux\(7) & (!\RAM_controller|Add1~13\)) # (!\RAM_controller|v_count_write_aux\(7) & ((\RAM_controller|Add1~13\) # (GND)))
-- \RAM_controller|Add1~15\ = CARRY((!\RAM_controller|Add1~13\) # (!\RAM_controller|v_count_write_aux\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(7),
	datad => VCC,
	cin => \RAM_controller|Add1~13\,
	combout => \RAM_controller|Add1~14_combout\,
	cout => \RAM_controller|Add1~15\);

-- Location: LCCOMB_X22_Y14_N4
\RAM_controller|Add1~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add1~24_combout\ = (\RAM_controller|Add1~14_combout\ & ((\RAM_controller|write_couters~1_combout\) # ((\RAM_controller|write_couters~3_combout\) # (!\RAM_controller|h_count_write_aux\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|write_couters~1_combout\,
	datab => \RAM_controller|write_couters~3_combout\,
	datac => \RAM_controller|h_count_write_aux\(9),
	datad => \RAM_controller|Add1~14_combout\,
	combout => \RAM_controller|Add1~24_combout\);

-- Location: FF_X22_Y14_N5
\RAM_controller|v_count_write_aux[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_24M|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \RAM_controller|Add1~24_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \RAM_controller|v_count_write_aux[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_controller|v_count_write_aux\(7));

-- Location: LCCOMB_X21_Y14_N26
\RAM_controller|Add1~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add1~16_combout\ = (\RAM_controller|v_count_write_aux\(8) & (\RAM_controller|Add1~15\ $ (GND))) # (!\RAM_controller|v_count_write_aux\(8) & (!\RAM_controller|Add1~15\ & VCC))
-- \RAM_controller|Add1~17\ = CARRY((\RAM_controller|v_count_write_aux\(8) & !\RAM_controller|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|v_count_write_aux\(8),
	datad => VCC,
	cin => \RAM_controller|Add1~15\,
	combout => \RAM_controller|Add1~16_combout\,
	cout => \RAM_controller|Add1~17\);

-- Location: LCCOMB_X22_Y14_N24
\RAM_controller|Add1~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add1~20_combout\ = (\RAM_controller|Add1~16_combout\ & (((\RAM_controller|write_couters~1_combout\) # (\RAM_controller|write_couters~3_combout\)) # (!\RAM_controller|h_count_write_aux\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|h_count_write_aux\(9),
	datab => \RAM_controller|write_couters~1_combout\,
	datac => \RAM_controller|Add1~16_combout\,
	datad => \RAM_controller|write_couters~3_combout\,
	combout => \RAM_controller|Add1~20_combout\);

-- Location: FF_X22_Y14_N25
\RAM_controller|v_count_write_aux[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_24M|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \RAM_controller|Add1~20_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \RAM_controller|v_count_write_aux[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_controller|v_count_write_aux\(8));

-- Location: LCCOMB_X21_Y14_N28
\RAM_controller|Add1~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add1~18_combout\ = \RAM_controller|v_count_write_aux\(9) $ (\RAM_controller|Add1~17\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(9),
	cin => \RAM_controller|Add1~17\,
	combout => \RAM_controller|Add1~18_combout\);

-- Location: LCCOMB_X22_Y14_N20
\RAM_controller|v_count_write_aux[9]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|v_count_write_aux[9]~2_combout\ = (\RAM_controller|v_count_write_aux[9]~1_combout\ & (\RAM_controller|write_couters~4_combout\ & ((\RAM_controller|Add1~18_combout\)))) # (!\RAM_controller|v_count_write_aux[9]~1_combout\ & 
-- (((\RAM_controller|v_count_write_aux\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|write_couters~4_combout\,
	datab => \RAM_controller|v_count_write_aux[9]~1_combout\,
	datac => \RAM_controller|v_count_write_aux\(9),
	datad => \RAM_controller|Add1~18_combout\,
	combout => \RAM_controller|v_count_write_aux[9]~2_combout\);

-- Location: FF_X22_Y14_N21
\RAM_controller|v_count_write_aux[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_24M|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \RAM_controller|v_count_write_aux[9]~2_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_controller|v_count_write_aux\(9));

-- Location: LCCOMB_X22_Y14_N8
\RAM_controller|Par_Reg~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Par_Reg~0_combout\ = (\RAM_controller|v_count_write_aux\(7) & \RAM_controller|v_count_write_aux\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|v_count_write_aux\(7),
	datad => \RAM_controller|v_count_write_aux\(6),
	combout => \RAM_controller|Par_Reg~0_combout\);

-- Location: LCCOMB_X22_Y17_N26
\RAM_controller|write_couters~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|write_couters~2_combout\ = (!\RAM_controller|v_count_write_aux\(5) & (((!\RAM_controller|v_count_write_aux\(3)) # (!\RAM_controller|v_count_write_aux\(4))) # (!\RAM_controller|v_count_write_aux\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(2),
	datab => \RAM_controller|v_count_write_aux\(4),
	datac => \RAM_controller|v_count_write_aux\(5),
	datad => \RAM_controller|v_count_write_aux\(3),
	combout => \RAM_controller|write_couters~2_combout\);

-- Location: LCCOMB_X22_Y15_N8
\RAM_controller|write_couters~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|write_couters~3_combout\ = (!\RAM_controller|v_count_write_aux\(9) & (((\RAM_controller|write_couters~2_combout\) # (!\RAM_controller|v_count_write_aux\(8))) # (!\RAM_controller|Par_Reg~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(9),
	datab => \RAM_controller|Par_Reg~0_combout\,
	datac => \RAM_controller|v_count_write_aux\(8),
	datad => \RAM_controller|write_couters~2_combout\,
	combout => \RAM_controller|write_couters~3_combout\);

-- Location: LCCOMB_X21_Y14_N2
\RAM_controller|Add1~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add1~21_combout\ = (\RAM_controller|Add1~8_combout\ & (((\RAM_controller|write_couters~3_combout\) # (\RAM_controller|write_couters~1_combout\)) # (!\RAM_controller|h_count_write_aux\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|h_count_write_aux\(9),
	datab => \RAM_controller|write_couters~3_combout\,
	datac => \RAM_controller|write_couters~1_combout\,
	datad => \RAM_controller|Add1~8_combout\,
	combout => \RAM_controller|Add1~21_combout\);

-- Location: FF_X21_Y14_N3
\RAM_controller|v_count_write_aux[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_24M|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \RAM_controller|Add1~21_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \RAM_controller|v_count_write_aux[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_controller|v_count_write_aux\(4));

-- Location: LCCOMB_X21_Y12_N4
\RAM_controller|LessThan7~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|LessThan7~1_combout\ = (((!\RAM_controller|v_count_write_aux\(7)) # (!\RAM_controller|v_count_write_aux\(5))) # (!\RAM_controller|v_count_write_aux\(6))) # (!\RAM_controller|v_count_write_aux\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(4),
	datab => \RAM_controller|v_count_write_aux\(6),
	datac => \RAM_controller|v_count_write_aux\(5),
	datad => \RAM_controller|v_count_write_aux\(7),
	combout => \RAM_controller|LessThan7~1_combout\);

-- Location: LCCOMB_X20_Y14_N14
\RAM_controller|LessThan9~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|LessThan9~0_combout\ = (\RAM_controller|v_count_write_aux\(2) & (\RAM_controller|v_count_write_aux\(5) & (\RAM_controller|v_count_write_aux\(3) & \RAM_controller|v_count_write_aux\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(2),
	datab => \RAM_controller|v_count_write_aux\(5),
	datac => \RAM_controller|v_count_write_aux\(3),
	datad => \RAM_controller|v_count_write_aux\(4),
	combout => \RAM_controller|LessThan9~0_combout\);

-- Location: LCCOMB_X20_Y14_N30
\RAM_controller|LessThan9~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|LessThan9~1_combout\ = (\RAM_controller|v_count_write_aux\(8) & (\RAM_controller|v_count_write_aux\(7) & ((\RAM_controller|LessThan9~0_combout\) # (\RAM_controller|v_count_write_aux\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(8),
	datab => \RAM_controller|LessThan9~0_combout\,
	datac => \RAM_controller|v_count_write_aux\(7),
	datad => \RAM_controller|v_count_write_aux\(6),
	combout => \RAM_controller|LessThan9~1_combout\);

-- Location: LCCOMB_X21_Y14_N4
\RAM_controller|LessThan6~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|LessThan6~0_combout\ = (\RAM_controller|v_count_write_aux\(5)) # ((\RAM_controller|v_count_write_aux\(1) & (\RAM_controller|v_count_write_aux\(3) & \RAM_controller|v_count_write_aux\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(1),
	datab => \RAM_controller|v_count_write_aux\(5),
	datac => \RAM_controller|v_count_write_aux\(3),
	datad => \RAM_controller|v_count_write_aux\(2),
	combout => \RAM_controller|LessThan6~0_combout\);

-- Location: LCCOMB_X21_Y14_N6
\RAM_controller|LessThan6~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|LessThan6~1_combout\ = (\RAM_controller|v_count_write_aux\(8)) # ((\RAM_controller|Par_Reg~0_combout\ & ((\RAM_controller|v_count_write_aux\(4)) # (\RAM_controller|LessThan6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~0_combout\,
	datab => \RAM_controller|v_count_write_aux\(4),
	datac => \RAM_controller|LessThan6~0_combout\,
	datad => \RAM_controller|v_count_write_aux\(8),
	combout => \RAM_controller|LessThan6~1_combout\);

-- Location: LCCOMB_X20_Y14_N20
\RAM_controller|writeDir_16[13]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_16[13]~0_combout\ = ((!\RAM_controller|LessThan9~1_combout\ & ((\RAM_controller|v_count_write_aux\(8)) # (!\RAM_controller|LessThan7~1_combout\)))) # (!\RAM_controller|LessThan6~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan7~1_combout\,
	datab => \RAM_controller|v_count_write_aux\(8),
	datac => \RAM_controller|LessThan9~1_combout\,
	datad => \RAM_controller|LessThan6~1_combout\,
	combout => \RAM_controller|writeDir_16[13]~0_combout\);

-- Location: LCCOMB_X16_Y17_N20
\RAM_controller|Write_addressing~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Write_addressing~0_combout\ = (\SW[2]~input_o\ & (!\SW[0]~input_o\ & !\RAM_controller|v_count_write_aux\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[2]~input_o\,
	datac => \SW[0]~input_o\,
	datad => \RAM_controller|v_count_write_aux\(9),
	combout => \RAM_controller|Write_addressing~0_combout\);

-- Location: LCCOMB_X16_Y17_N12
\RAM_controller|writeDir_32[15]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_32[15]~0_combout\ = (\RAM_controller|writeEna~1_combout\ & (!\RAM_controller|LessThan2~2_combout\ & (\RAM_controller|writeDir_16[13]~0_combout\ & \RAM_controller|Write_addressing~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeEna~1_combout\,
	datab => \RAM_controller|LessThan2~2_combout\,
	datac => \RAM_controller|writeDir_16[13]~0_combout\,
	datad => \RAM_controller|Write_addressing~0_combout\,
	combout => \RAM_controller|writeDir_32[15]~0_combout\);

-- Location: LCCOMB_X22_Y14_N14
\RAM_controller|Write_addressing~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Write_addressing~1_combout\ = (\RAM_controller|v_count_write_aux\(6)) # ((\RAM_controller|v_count_write_aux\(5)) # (\RAM_controller|v_count_write_aux\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(6),
	datab => \RAM_controller|v_count_write_aux\(5),
	datad => \RAM_controller|v_count_write_aux\(4),
	combout => \RAM_controller|Write_addressing~1_combout\);

-- Location: LCCOMB_X22_Y14_N28
\RAM_controller|Write_addressing~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Write_addressing~2_combout\ = (\RAM_controller|v_count_write_aux\(3) & ((\RAM_controller|v_count_write_aux\(2)) # ((\RAM_controller|v_count_write_aux\(1)) # (!\RAM_controller|v_count_write_aux\(7))))) # 
-- (!\RAM_controller|v_count_write_aux\(3) & (!\RAM_controller|v_count_write_aux\(7) & ((\RAM_controller|v_count_write_aux\(2)) # (\RAM_controller|v_count_write_aux\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(2),
	datab => \RAM_controller|v_count_write_aux\(3),
	datac => \RAM_controller|v_count_write_aux\(7),
	datad => \RAM_controller|v_count_write_aux\(1),
	combout => \RAM_controller|Write_addressing~2_combout\);

-- Location: LCCOMB_X22_Y14_N12
\RAM_controller|Write_addressing~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Write_addressing~3_combout\ = (!\RAM_controller|v_count_write_aux\(8) & (\RAM_controller|v_count_write_aux\(7) $ (((\RAM_controller|Write_addressing~1_combout\) # (\RAM_controller|Write_addressing~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(8),
	datab => \RAM_controller|Write_addressing~1_combout\,
	datac => \RAM_controller|v_count_write_aux\(7),
	datad => \RAM_controller|Write_addressing~2_combout\,
	combout => \RAM_controller|Write_addressing~3_combout\);

-- Location: LCCOMB_X16_Y17_N22
\RAM_controller|Write_addressing~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Write_addressing~4_combout\ = (\RAM_controller|writeEna~1_combout\ & (!\RAM_controller|LessThan2~2_combout\ & (\RAM_controller|Write_addressing~3_combout\ & \RAM_controller|Write_addressing~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeEna~1_combout\,
	datab => \RAM_controller|LessThan2~2_combout\,
	datac => \RAM_controller|Write_addressing~3_combout\,
	datad => \RAM_controller|Write_addressing~0_combout\,
	combout => \RAM_controller|Write_addressing~4_combout\);

-- Location: LCCOMB_X17_Y17_N26
\RAM_controller|writeDir_32[15]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_32[15]~1_combout\ = (\RAM_controller|writeDir_32[15]~0_combout\) # (\RAM_controller|Write_addressing~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeDir_32[15]~0_combout\,
	datad => \RAM_controller|Write_addressing~4_combout\,
	combout => \RAM_controller|writeDir_32[15]~1_combout\);

-- Location: CLKCTRL_G14
\RAM_controller|writeDir_32[15]~1clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \RAM_controller|writeDir_32[15]~1clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \RAM_controller|writeDir_32[15]~1clkctrl_outclk\);

-- Location: LCCOMB_X20_Y14_N16
\RAM_controller|LessThan8~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|LessThan8~0_combout\ = (\RAM_controller|v_count_write_aux\(4) & (\RAM_controller|v_count_write_aux\(3) & (\RAM_controller|v_count_write_aux\(5) & \RAM_controller|v_count_write_aux\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(4),
	datab => \RAM_controller|v_count_write_aux\(3),
	datac => \RAM_controller|v_count_write_aux\(5),
	datad => \RAM_controller|v_count_write_aux\(6),
	combout => \RAM_controller|LessThan8~0_combout\);

-- Location: LCCOMB_X20_Y14_N28
\RAM_controller|LessThan8~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|LessThan8~1_combout\ = (\RAM_controller|v_count_write_aux\(8) & ((\RAM_controller|v_count_write_aux\(7)) # (\RAM_controller|LessThan8~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|v_count_write_aux\(8),
	datac => \RAM_controller|v_count_write_aux\(7),
	datad => \RAM_controller|LessThan8~0_combout\,
	combout => \RAM_controller|LessThan8~1_combout\);

-- Location: LCCOMB_X16_Y17_N16
\RAM_controller|writeEna_32~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeEna_32~0_combout\ = (\RAM_controller|writeEna~1_combout\ & (!\RAM_controller|LessThan8~1_combout\ & (!\RAM_controller|LessThan2~2_combout\ & \RAM_controller|Write_addressing~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeEna~1_combout\,
	datab => \RAM_controller|LessThan8~1_combout\,
	datac => \RAM_controller|LessThan2~2_combout\,
	datad => \RAM_controller|Write_addressing~0_combout\,
	combout => \RAM_controller|writeEna_32~0_combout\);

-- Location: LCCOMB_X16_Y17_N0
\RAM_controller|Write_addressing~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Write_addressing~7_combout\ = (\RAM_controller|writeEna~1_combout\ & (!\RAM_controller|LessThan2~2_combout\ & (!\RAM_controller|LessThan6~1_combout\ & \RAM_controller|Write_addressing~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeEna~1_combout\,
	datab => \RAM_controller|LessThan2~2_combout\,
	datac => \RAM_controller|LessThan6~1_combout\,
	datad => \RAM_controller|Write_addressing~0_combout\,
	combout => \RAM_controller|Write_addressing~7_combout\);

-- Location: LCCOMB_X17_Y14_N0
\RAM_controller|Add2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add2~0_combout\ = \RAM_controller|v_count_write_aux\(1) $ (VCC)
-- \RAM_controller|Add2~1\ = CARRY(\RAM_controller|v_count_write_aux\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|v_count_write_aux\(1),
	datad => VCC,
	combout => \RAM_controller|Add2~0_combout\,
	cout => \RAM_controller|Add2~1\);

-- Location: LCCOMB_X17_Y14_N2
\RAM_controller|Add2~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add2~2_combout\ = (\RAM_controller|v_count_write_aux\(2) & (\RAM_controller|Add2~1\ & VCC)) # (!\RAM_controller|v_count_write_aux\(2) & (!\RAM_controller|Add2~1\))
-- \RAM_controller|Add2~3\ = CARRY((!\RAM_controller|v_count_write_aux\(2) & !\RAM_controller|Add2~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(2),
	datad => VCC,
	cin => \RAM_controller|Add2~1\,
	combout => \RAM_controller|Add2~2_combout\,
	cout => \RAM_controller|Add2~3\);

-- Location: LCCOMB_X17_Y14_N4
\RAM_controller|Add2~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add2~4_combout\ = (\RAM_controller|v_count_write_aux\(3) & ((GND) # (!\RAM_controller|Add2~3\))) # (!\RAM_controller|v_count_write_aux\(3) & (\RAM_controller|Add2~3\ $ (GND)))
-- \RAM_controller|Add2~5\ = CARRY((\RAM_controller|v_count_write_aux\(3)) # (!\RAM_controller|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|v_count_write_aux\(3),
	datad => VCC,
	cin => \RAM_controller|Add2~3\,
	combout => \RAM_controller|Add2~4_combout\,
	cout => \RAM_controller|Add2~5\);

-- Location: LCCOMB_X17_Y14_N6
\RAM_controller|Add2~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add2~6_combout\ = (\RAM_controller|v_count_write_aux\(4) & (\RAM_controller|Add2~5\ & VCC)) # (!\RAM_controller|v_count_write_aux\(4) & (!\RAM_controller|Add2~5\))
-- \RAM_controller|Add2~7\ = CARRY((!\RAM_controller|v_count_write_aux\(4) & !\RAM_controller|Add2~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(4),
	datad => VCC,
	cin => \RAM_controller|Add2~5\,
	combout => \RAM_controller|Add2~6_combout\,
	cout => \RAM_controller|Add2~7\);

-- Location: LCCOMB_X17_Y14_N8
\RAM_controller|Add2~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add2~8_combout\ = (\RAM_controller|v_count_write_aux\(5) & ((GND) # (!\RAM_controller|Add2~7\))) # (!\RAM_controller|v_count_write_aux\(5) & (\RAM_controller|Add2~7\ $ (GND)))
-- \RAM_controller|Add2~9\ = CARRY((\RAM_controller|v_count_write_aux\(5)) # (!\RAM_controller|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(5),
	datad => VCC,
	cin => \RAM_controller|Add2~7\,
	combout => \RAM_controller|Add2~8_combout\,
	cout => \RAM_controller|Add2~9\);

-- Location: LCCOMB_X17_Y14_N10
\RAM_controller|Add2~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add2~10_combout\ = (\RAM_controller|v_count_write_aux\(6) & (\RAM_controller|Add2~9\ & VCC)) # (!\RAM_controller|v_count_write_aux\(6) & (!\RAM_controller|Add2~9\))
-- \RAM_controller|Add2~11\ = CARRY((!\RAM_controller|v_count_write_aux\(6) & !\RAM_controller|Add2~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|v_count_write_aux\(6),
	datad => VCC,
	cin => \RAM_controller|Add2~9\,
	combout => \RAM_controller|Add2~10_combout\,
	cout => \RAM_controller|Add2~11\);

-- Location: LCCOMB_X17_Y14_N12
\RAM_controller|Add2~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add2~12_combout\ = (\RAM_controller|v_count_write_aux\(7) & ((GND) # (!\RAM_controller|Add2~11\))) # (!\RAM_controller|v_count_write_aux\(7) & (\RAM_controller|Add2~11\ $ (GND)))
-- \RAM_controller|Add2~13\ = CARRY((\RAM_controller|v_count_write_aux\(7)) # (!\RAM_controller|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|v_count_write_aux\(7),
	datad => VCC,
	cin => \RAM_controller|Add2~11\,
	combout => \RAM_controller|Add2~12_combout\,
	cout => \RAM_controller|Add2~13\);

-- Location: LCCOMB_X17_Y14_N14
\RAM_controller|Add2~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add2~14_combout\ = (\RAM_controller|v_count_write_aux\(8) & (\RAM_controller|Add2~13\ & VCC)) # (!\RAM_controller|v_count_write_aux\(8) & (!\RAM_controller|Add2~13\))
-- \RAM_controller|Add2~15\ = CARRY((!\RAM_controller|v_count_write_aux\(8) & !\RAM_controller|Add2~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|v_count_write_aux\(8),
	datad => VCC,
	cin => \RAM_controller|Add2~13\,
	combout => \RAM_controller|Add2~14_combout\,
	cout => \RAM_controller|Add2~15\);

-- Location: LCCOMB_X17_Y14_N16
\RAM_controller|Add2~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add2~16_combout\ = \RAM_controller|Add2~15\ $ (\RAM_controller|v_count_write_aux\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \RAM_controller|v_count_write_aux\(9),
	cin => \RAM_controller|Add2~15\,
	combout => \RAM_controller|Add2~16_combout\);

-- Location: LCCOMB_X17_Y12_N4
\RAM_controller|Add3~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add3~1_cout\ = CARRY(!\RAM_controller|v_count_write_aux\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|v_count_write_aux\(0),
	datad => VCC,
	cout => \RAM_controller|Add3~1_cout\);

-- Location: LCCOMB_X17_Y12_N6
\RAM_controller|Add3~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add3~2_combout\ = (\RAM_controller|Add2~0_combout\ & ((\RAM_controller|Add3~1_cout\) # (GND))) # (!\RAM_controller|Add2~0_combout\ & (!\RAM_controller|Add3~1_cout\))
-- \RAM_controller|Add3~3\ = CARRY((\RAM_controller|Add2~0_combout\) # (!\RAM_controller|Add3~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add2~0_combout\,
	datad => VCC,
	cin => \RAM_controller|Add3~1_cout\,
	combout => \RAM_controller|Add3~2_combout\,
	cout => \RAM_controller|Add3~3\);

-- Location: LCCOMB_X17_Y12_N8
\RAM_controller|Add3~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add3~4_combout\ = (\RAM_controller|Add2~2_combout\ & (!\RAM_controller|Add3~3\ & VCC)) # (!\RAM_controller|Add2~2_combout\ & (\RAM_controller|Add3~3\ $ (GND)))
-- \RAM_controller|Add3~5\ = CARRY((!\RAM_controller|Add2~2_combout\ & !\RAM_controller|Add3~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add2~2_combout\,
	datad => VCC,
	cin => \RAM_controller|Add3~3\,
	combout => \RAM_controller|Add3~4_combout\,
	cout => \RAM_controller|Add3~5\);

-- Location: LCCOMB_X17_Y12_N10
\RAM_controller|Add3~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add3~6_combout\ = (\RAM_controller|Add2~4_combout\ & ((\RAM_controller|Add3~5\) # (GND))) # (!\RAM_controller|Add2~4_combout\ & (!\RAM_controller|Add3~5\))
-- \RAM_controller|Add3~7\ = CARRY((\RAM_controller|Add2~4_combout\) # (!\RAM_controller|Add3~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add2~4_combout\,
	datad => VCC,
	cin => \RAM_controller|Add3~5\,
	combout => \RAM_controller|Add3~6_combout\,
	cout => \RAM_controller|Add3~7\);

-- Location: LCCOMB_X17_Y12_N12
\RAM_controller|Add3~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add3~8_combout\ = (\RAM_controller|Add2~6_combout\ & (!\RAM_controller|Add3~7\ & VCC)) # (!\RAM_controller|Add2~6_combout\ & (\RAM_controller|Add3~7\ $ (GND)))
-- \RAM_controller|Add3~9\ = CARRY((!\RAM_controller|Add2~6_combout\ & !\RAM_controller|Add3~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add2~6_combout\,
	datad => VCC,
	cin => \RAM_controller|Add3~7\,
	combout => \RAM_controller|Add3~8_combout\,
	cout => \RAM_controller|Add3~9\);

-- Location: LCCOMB_X17_Y12_N14
\RAM_controller|Add3~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add3~10_combout\ = (\RAM_controller|Add2~8_combout\ & ((\RAM_controller|Add3~9\) # (GND))) # (!\RAM_controller|Add2~8_combout\ & (!\RAM_controller|Add3~9\))
-- \RAM_controller|Add3~11\ = CARRY((\RAM_controller|Add2~8_combout\) # (!\RAM_controller|Add3~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add2~8_combout\,
	datad => VCC,
	cin => \RAM_controller|Add3~9\,
	combout => \RAM_controller|Add3~10_combout\,
	cout => \RAM_controller|Add3~11\);

-- Location: LCCOMB_X17_Y12_N16
\RAM_controller|Add3~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add3~12_combout\ = (\RAM_controller|Add2~10_combout\ & (!\RAM_controller|Add3~11\ & VCC)) # (!\RAM_controller|Add2~10_combout\ & (\RAM_controller|Add3~11\ $ (GND)))
-- \RAM_controller|Add3~13\ = CARRY((!\RAM_controller|Add2~10_combout\ & !\RAM_controller|Add3~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add2~10_combout\,
	datad => VCC,
	cin => \RAM_controller|Add3~11\,
	combout => \RAM_controller|Add3~12_combout\,
	cout => \RAM_controller|Add3~13\);

-- Location: LCCOMB_X17_Y12_N18
\RAM_controller|Add3~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add3~14_combout\ = (\RAM_controller|Add2~12_combout\ & ((\RAM_controller|Add3~13\) # (GND))) # (!\RAM_controller|Add2~12_combout\ & (!\RAM_controller|Add3~13\))
-- \RAM_controller|Add3~15\ = CARRY((\RAM_controller|Add2~12_combout\) # (!\RAM_controller|Add3~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add2~12_combout\,
	datad => VCC,
	cin => \RAM_controller|Add3~13\,
	combout => \RAM_controller|Add3~14_combout\,
	cout => \RAM_controller|Add3~15\);

-- Location: LCCOMB_X17_Y12_N20
\RAM_controller|Add3~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add3~16_combout\ = (\RAM_controller|Add2~14_combout\ & (!\RAM_controller|Add3~15\ & VCC)) # (!\RAM_controller|Add2~14_combout\ & (\RAM_controller|Add3~15\ $ (GND)))
-- \RAM_controller|Add3~17\ = CARRY((!\RAM_controller|Add2~14_combout\ & !\RAM_controller|Add3~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add2~14_combout\,
	datad => VCC,
	cin => \RAM_controller|Add3~15\,
	combout => \RAM_controller|Add3~16_combout\,
	cout => \RAM_controller|Add3~17\);

-- Location: LCCOMB_X17_Y12_N22
\RAM_controller|Add3~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add3~18_combout\ = (\RAM_controller|Add2~16_combout\ & ((\RAM_controller|Add3~17\) # (GND))) # (!\RAM_controller|Add2~16_combout\ & (!\RAM_controller|Add3~17\))
-- \RAM_controller|Add3~19\ = CARRY((\RAM_controller|Add2~16_combout\) # (!\RAM_controller|Add3~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add2~16_combout\,
	datad => VCC,
	cin => \RAM_controller|Add3~17\,
	combout => \RAM_controller|Add3~18_combout\,
	cout => \RAM_controller|Add3~19\);

-- Location: LCCOMB_X16_Y12_N6
\RAM_controller|Add4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add4~0_combout\ = (\RAM_controller|v_count_write_aux\(0) & (\RAM_controller|Add3~8_combout\ $ (VCC))) # (!\RAM_controller|v_count_write_aux\(0) & (\RAM_controller|Add3~8_combout\ & VCC))
-- \RAM_controller|Add4~1\ = CARRY((\RAM_controller|v_count_write_aux\(0) & \RAM_controller|Add3~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(0),
	datab => \RAM_controller|Add3~8_combout\,
	datad => VCC,
	combout => \RAM_controller|Add4~0_combout\,
	cout => \RAM_controller|Add4~1\);

-- Location: LCCOMB_X16_Y12_N8
\RAM_controller|Add4~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add4~2_combout\ = (\RAM_controller|Add2~0_combout\ & ((\RAM_controller|Add3~10_combout\ & (\RAM_controller|Add4~1\ & VCC)) # (!\RAM_controller|Add3~10_combout\ & (!\RAM_controller|Add4~1\)))) # (!\RAM_controller|Add2~0_combout\ & 
-- ((\RAM_controller|Add3~10_combout\ & (!\RAM_controller|Add4~1\)) # (!\RAM_controller|Add3~10_combout\ & ((\RAM_controller|Add4~1\) # (GND)))))
-- \RAM_controller|Add4~3\ = CARRY((\RAM_controller|Add2~0_combout\ & (!\RAM_controller|Add3~10_combout\ & !\RAM_controller|Add4~1\)) # (!\RAM_controller|Add2~0_combout\ & ((!\RAM_controller|Add4~1\) # (!\RAM_controller|Add3~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add2~0_combout\,
	datab => \RAM_controller|Add3~10_combout\,
	datad => VCC,
	cin => \RAM_controller|Add4~1\,
	combout => \RAM_controller|Add4~2_combout\,
	cout => \RAM_controller|Add4~3\);

-- Location: LCCOMB_X16_Y12_N10
\RAM_controller|Add4~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add4~4_combout\ = ((\RAM_controller|Add2~2_combout\ $ (\RAM_controller|Add3~12_combout\ $ (!\RAM_controller|Add4~3\)))) # (GND)
-- \RAM_controller|Add4~5\ = CARRY((\RAM_controller|Add2~2_combout\ & ((\RAM_controller|Add3~12_combout\) # (!\RAM_controller|Add4~3\))) # (!\RAM_controller|Add2~2_combout\ & (\RAM_controller|Add3~12_combout\ & !\RAM_controller|Add4~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add2~2_combout\,
	datab => \RAM_controller|Add3~12_combout\,
	datad => VCC,
	cin => \RAM_controller|Add4~3\,
	combout => \RAM_controller|Add4~4_combout\,
	cout => \RAM_controller|Add4~5\);

-- Location: LCCOMB_X16_Y12_N12
\RAM_controller|Add4~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add4~6_combout\ = (\RAM_controller|Add2~4_combout\ & ((\RAM_controller|Add3~14_combout\ & (\RAM_controller|Add4~5\ & VCC)) # (!\RAM_controller|Add3~14_combout\ & (!\RAM_controller|Add4~5\)))) # (!\RAM_controller|Add2~4_combout\ & 
-- ((\RAM_controller|Add3~14_combout\ & (!\RAM_controller|Add4~5\)) # (!\RAM_controller|Add3~14_combout\ & ((\RAM_controller|Add4~5\) # (GND)))))
-- \RAM_controller|Add4~7\ = CARRY((\RAM_controller|Add2~4_combout\ & (!\RAM_controller|Add3~14_combout\ & !\RAM_controller|Add4~5\)) # (!\RAM_controller|Add2~4_combout\ & ((!\RAM_controller|Add4~5\) # (!\RAM_controller|Add3~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add2~4_combout\,
	datab => \RAM_controller|Add3~14_combout\,
	datad => VCC,
	cin => \RAM_controller|Add4~5\,
	combout => \RAM_controller|Add4~6_combout\,
	cout => \RAM_controller|Add4~7\);

-- Location: LCCOMB_X16_Y12_N14
\RAM_controller|Add4~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add4~8_combout\ = ((\RAM_controller|Add3~16_combout\ $ (\RAM_controller|Add2~6_combout\ $ (!\RAM_controller|Add4~7\)))) # (GND)
-- \RAM_controller|Add4~9\ = CARRY((\RAM_controller|Add3~16_combout\ & ((\RAM_controller|Add2~6_combout\) # (!\RAM_controller|Add4~7\))) # (!\RAM_controller|Add3~16_combout\ & (\RAM_controller|Add2~6_combout\ & !\RAM_controller|Add4~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add3~16_combout\,
	datab => \RAM_controller|Add2~6_combout\,
	datad => VCC,
	cin => \RAM_controller|Add4~7\,
	combout => \RAM_controller|Add4~8_combout\,
	cout => \RAM_controller|Add4~9\);

-- Location: LCCOMB_X16_Y12_N16
\RAM_controller|Add4~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add4~10_combout\ = (\RAM_controller|Add3~18_combout\ & ((\RAM_controller|Add2~8_combout\ & (\RAM_controller|Add4~9\ & VCC)) # (!\RAM_controller|Add2~8_combout\ & (!\RAM_controller|Add4~9\)))) # (!\RAM_controller|Add3~18_combout\ & 
-- ((\RAM_controller|Add2~8_combout\ & (!\RAM_controller|Add4~9\)) # (!\RAM_controller|Add2~8_combout\ & ((\RAM_controller|Add4~9\) # (GND)))))
-- \RAM_controller|Add4~11\ = CARRY((\RAM_controller|Add3~18_combout\ & (!\RAM_controller|Add2~8_combout\ & !\RAM_controller|Add4~9\)) # (!\RAM_controller|Add3~18_combout\ & ((!\RAM_controller|Add4~9\) # (!\RAM_controller|Add2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add3~18_combout\,
	datab => \RAM_controller|Add2~8_combout\,
	datad => VCC,
	cin => \RAM_controller|Add4~9\,
	combout => \RAM_controller|Add4~10_combout\,
	cout => \RAM_controller|Add4~11\);

-- Location: LCCOMB_X20_Y12_N12
\RAM_controller|Add15~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add15~0_combout\ = \RAM_controller|v_count_write_aux\(5) $ (\RAM_controller|v_count_write_aux\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(5),
	datab => \RAM_controller|v_count_write_aux\(4),
	combout => \RAM_controller|Add15~0_combout\);

-- Location: LCCOMB_X22_Y14_N18
\RAM_controller|LessThan11~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|LessThan11~0_combout\ = (!\RAM_controller|v_count_write_aux\(4)) # (!\RAM_controller|v_count_write_aux\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|v_count_write_aux\(5),
	datad => \RAM_controller|v_count_write_aux\(4),
	combout => \RAM_controller|LessThan11~0_combout\);

-- Location: LCCOMB_X21_Y12_N2
\RAM_controller|LessThan7~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|LessThan7~0_combout\ = (\RAM_controller|v_count_write_aux\(8)) # ((!\RAM_controller|LessThan11~0_combout\ & (\RAM_controller|v_count_write_aux\(6) & \RAM_controller|v_count_write_aux\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan11~0_combout\,
	datab => \RAM_controller|v_count_write_aux\(6),
	datac => \RAM_controller|v_count_write_aux\(8),
	datad => \RAM_controller|v_count_write_aux\(7),
	combout => \RAM_controller|LessThan7~0_combout\);

-- Location: LCCOMB_X21_Y12_N6
\RAM_controller|LessThan7~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|LessThan7~2_combout\ = (\RAM_controller|v_count_write_aux\(4) & (\RAM_controller|v_count_write_aux\(5) & \RAM_controller|v_count_write_aux\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|v_count_write_aux\(4),
	datac => \RAM_controller|v_count_write_aux\(5),
	datad => \RAM_controller|v_count_write_aux\(6),
	combout => \RAM_controller|LessThan7~2_combout\);

-- Location: LCCOMB_X21_Y12_N8
\RAM_controller|Add16~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add16~1_cout\ = CARRY(!\RAM_controller|v_count_write_aux\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|v_count_write_aux\(0),
	datad => VCC,
	cout => \RAM_controller|Add16~1_cout\);

-- Location: LCCOMB_X21_Y12_N10
\RAM_controller|Add16~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add16~2_combout\ = (\RAM_controller|v_count_write_aux\(1) & ((\RAM_controller|Add16~1_cout\) # (GND))) # (!\RAM_controller|v_count_write_aux\(1) & (!\RAM_controller|Add16~1_cout\))
-- \RAM_controller|Add16~3\ = CARRY((\RAM_controller|v_count_write_aux\(1)) # (!\RAM_controller|Add16~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|v_count_write_aux\(1),
	datad => VCC,
	cin => \RAM_controller|Add16~1_cout\,
	combout => \RAM_controller|Add16~2_combout\,
	cout => \RAM_controller|Add16~3\);

-- Location: LCCOMB_X21_Y12_N12
\RAM_controller|Add16~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add16~4_combout\ = (\RAM_controller|v_count_write_aux\(2) & (!\RAM_controller|Add16~3\ & VCC)) # (!\RAM_controller|v_count_write_aux\(2) & (\RAM_controller|Add16~3\ $ (GND)))
-- \RAM_controller|Add16~5\ = CARRY((!\RAM_controller|v_count_write_aux\(2) & !\RAM_controller|Add16~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(2),
	datad => VCC,
	cin => \RAM_controller|Add16~3\,
	combout => \RAM_controller|Add16~4_combout\,
	cout => \RAM_controller|Add16~5\);

-- Location: LCCOMB_X21_Y12_N14
\RAM_controller|Add16~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add16~6_combout\ = (\RAM_controller|v_count_write_aux\(3) & ((\RAM_controller|Add16~5\) # (GND))) # (!\RAM_controller|v_count_write_aux\(3) & (!\RAM_controller|Add16~5\))
-- \RAM_controller|Add16~7\ = CARRY((\RAM_controller|v_count_write_aux\(3)) # (!\RAM_controller|Add16~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|v_count_write_aux\(3),
	datad => VCC,
	cin => \RAM_controller|Add16~5\,
	combout => \RAM_controller|Add16~6_combout\,
	cout => \RAM_controller|Add16~7\);

-- Location: LCCOMB_X21_Y12_N16
\RAM_controller|Add16~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add16~8_combout\ = (\RAM_controller|v_count_write_aux\(4) & (\RAM_controller|Add16~7\ $ (GND))) # (!\RAM_controller|v_count_write_aux\(4) & (!\RAM_controller|Add16~7\ & VCC))
-- \RAM_controller|Add16~9\ = CARRY((\RAM_controller|v_count_write_aux\(4) & !\RAM_controller|Add16~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(4),
	datad => VCC,
	cin => \RAM_controller|Add16~7\,
	combout => \RAM_controller|Add16~8_combout\,
	cout => \RAM_controller|Add16~9\);

-- Location: LCCOMB_X21_Y12_N18
\RAM_controller|Add16~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add16~10_combout\ = (\RAM_controller|Add16~9\ & (\RAM_controller|v_count_write_aux\(4) $ ((\RAM_controller|v_count_write_aux\(5))))) # (!\RAM_controller|Add16~9\ & ((\RAM_controller|v_count_write_aux\(4) $ 
-- (!\RAM_controller|v_count_write_aux\(5))) # (GND)))
-- \RAM_controller|Add16~11\ = CARRY((\RAM_controller|v_count_write_aux\(4) $ (\RAM_controller|v_count_write_aux\(5))) # (!\RAM_controller|Add16~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(4),
	datab => \RAM_controller|v_count_write_aux\(5),
	datad => VCC,
	cin => \RAM_controller|Add16~9\,
	combout => \RAM_controller|Add16~10_combout\,
	cout => \RAM_controller|Add16~11\);

-- Location: LCCOMB_X21_Y12_N20
\RAM_controller|Add16~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add16~12_combout\ = (\RAM_controller|Add16~11\ & ((\RAM_controller|LessThan11~0_combout\ $ (\RAM_controller|v_count_write_aux\(6))))) # (!\RAM_controller|Add16~11\ & (\RAM_controller|LessThan11~0_combout\ $ 
-- (\RAM_controller|v_count_write_aux\(6) $ (VCC))))
-- \RAM_controller|Add16~13\ = CARRY((!\RAM_controller|Add16~11\ & (\RAM_controller|LessThan11~0_combout\ $ (\RAM_controller|v_count_write_aux\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan11~0_combout\,
	datab => \RAM_controller|v_count_write_aux\(6),
	datad => VCC,
	cin => \RAM_controller|Add16~11\,
	combout => \RAM_controller|Add16~12_combout\,
	cout => \RAM_controller|Add16~13\);

-- Location: LCCOMB_X21_Y12_N22
\RAM_controller|Add16~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add16~14_combout\ = (\RAM_controller|Add16~13\ & (\RAM_controller|LessThan7~2_combout\ $ ((\RAM_controller|v_count_write_aux\(7))))) # (!\RAM_controller|Add16~13\ & ((\RAM_controller|LessThan7~2_combout\ $ 
-- (!\RAM_controller|v_count_write_aux\(7))) # (GND)))
-- \RAM_controller|Add16~15\ = CARRY((\RAM_controller|LessThan7~2_combout\ $ (\RAM_controller|v_count_write_aux\(7))) # (!\RAM_controller|Add16~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan7~2_combout\,
	datab => \RAM_controller|v_count_write_aux\(7),
	datad => VCC,
	cin => \RAM_controller|Add16~13\,
	combout => \RAM_controller|Add16~14_combout\,
	cout => \RAM_controller|Add16~15\);

-- Location: LCCOMB_X21_Y12_N24
\RAM_controller|Add16~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add16~16_combout\ = (\RAM_controller|Add16~15\ & ((\RAM_controller|v_count_write_aux\(8) $ (!\RAM_controller|LessThan7~1_combout\)))) # (!\RAM_controller|Add16~15\ & (\RAM_controller|v_count_write_aux\(8) $ 
-- (\RAM_controller|LessThan7~1_combout\ $ (GND))))
-- \RAM_controller|Add16~17\ = CARRY((!\RAM_controller|Add16~15\ & (\RAM_controller|v_count_write_aux\(8) $ (!\RAM_controller|LessThan7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(8),
	datab => \RAM_controller|LessThan7~1_combout\,
	datad => VCC,
	cin => \RAM_controller|Add16~15\,
	combout => \RAM_controller|Add16~16_combout\,
	cout => \RAM_controller|Add16~17\);

-- Location: LCCOMB_X21_Y12_N26
\RAM_controller|Add16~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add16~18_combout\ = (\RAM_controller|Add16~17\ & (\RAM_controller|v_count_write_aux\(9) $ ((!\RAM_controller|LessThan7~0_combout\)))) # (!\RAM_controller|Add16~17\ & ((\RAM_controller|v_count_write_aux\(9) $ 
-- (\RAM_controller|LessThan7~0_combout\)) # (GND)))
-- \RAM_controller|Add16~19\ = CARRY((\RAM_controller|v_count_write_aux\(9) $ (!\RAM_controller|LessThan7~0_combout\)) # (!\RAM_controller|Add16~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(9),
	datab => \RAM_controller|LessThan7~0_combout\,
	datad => VCC,
	cin => \RAM_controller|Add16~17\,
	combout => \RAM_controller|Add16~18_combout\,
	cout => \RAM_controller|Add16~19\);

-- Location: LCCOMB_X20_Y12_N14
\RAM_controller|Add17~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add17~0_combout\ = (\RAM_controller|v_count_write_aux\(0) & (\RAM_controller|Add16~8_combout\ $ (VCC))) # (!\RAM_controller|v_count_write_aux\(0) & (\RAM_controller|Add16~8_combout\ & VCC))
-- \RAM_controller|Add17~1\ = CARRY((\RAM_controller|v_count_write_aux\(0) & \RAM_controller|Add16~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(0),
	datab => \RAM_controller|Add16~8_combout\,
	datad => VCC,
	combout => \RAM_controller|Add17~0_combout\,
	cout => \RAM_controller|Add17~1\);

-- Location: LCCOMB_X20_Y12_N16
\RAM_controller|Add17~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add17~2_combout\ = (\RAM_controller|v_count_write_aux\(1) & ((\RAM_controller|Add16~10_combout\ & (\RAM_controller|Add17~1\ & VCC)) # (!\RAM_controller|Add16~10_combout\ & (!\RAM_controller|Add17~1\)))) # 
-- (!\RAM_controller|v_count_write_aux\(1) & ((\RAM_controller|Add16~10_combout\ & (!\RAM_controller|Add17~1\)) # (!\RAM_controller|Add16~10_combout\ & ((\RAM_controller|Add17~1\) # (GND)))))
-- \RAM_controller|Add17~3\ = CARRY((\RAM_controller|v_count_write_aux\(1) & (!\RAM_controller|Add16~10_combout\ & !\RAM_controller|Add17~1\)) # (!\RAM_controller|v_count_write_aux\(1) & ((!\RAM_controller|Add17~1\) # (!\RAM_controller|Add16~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(1),
	datab => \RAM_controller|Add16~10_combout\,
	datad => VCC,
	cin => \RAM_controller|Add17~1\,
	combout => \RAM_controller|Add17~2_combout\,
	cout => \RAM_controller|Add17~3\);

-- Location: LCCOMB_X20_Y12_N18
\RAM_controller|Add17~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add17~4_combout\ = ((\RAM_controller|Add16~12_combout\ $ (\RAM_controller|v_count_write_aux\(2) $ (!\RAM_controller|Add17~3\)))) # (GND)
-- \RAM_controller|Add17~5\ = CARRY((\RAM_controller|Add16~12_combout\ & ((\RAM_controller|v_count_write_aux\(2)) # (!\RAM_controller|Add17~3\))) # (!\RAM_controller|Add16~12_combout\ & (\RAM_controller|v_count_write_aux\(2) & !\RAM_controller|Add17~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add16~12_combout\,
	datab => \RAM_controller|v_count_write_aux\(2),
	datad => VCC,
	cin => \RAM_controller|Add17~3\,
	combout => \RAM_controller|Add17~4_combout\,
	cout => \RAM_controller|Add17~5\);

-- Location: LCCOMB_X20_Y12_N20
\RAM_controller|Add17~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add17~6_combout\ = (\RAM_controller|v_count_write_aux\(3) & ((\RAM_controller|Add16~14_combout\ & (\RAM_controller|Add17~5\ & VCC)) # (!\RAM_controller|Add16~14_combout\ & (!\RAM_controller|Add17~5\)))) # 
-- (!\RAM_controller|v_count_write_aux\(3) & ((\RAM_controller|Add16~14_combout\ & (!\RAM_controller|Add17~5\)) # (!\RAM_controller|Add16~14_combout\ & ((\RAM_controller|Add17~5\) # (GND)))))
-- \RAM_controller|Add17~7\ = CARRY((\RAM_controller|v_count_write_aux\(3) & (!\RAM_controller|Add16~14_combout\ & !\RAM_controller|Add17~5\)) # (!\RAM_controller|v_count_write_aux\(3) & ((!\RAM_controller|Add17~5\) # (!\RAM_controller|Add16~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(3),
	datab => \RAM_controller|Add16~14_combout\,
	datad => VCC,
	cin => \RAM_controller|Add17~5\,
	combout => \RAM_controller|Add17~6_combout\,
	cout => \RAM_controller|Add17~7\);

-- Location: LCCOMB_X20_Y12_N22
\RAM_controller|Add17~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add17~8_combout\ = ((\RAM_controller|v_count_write_aux\(4) $ (\RAM_controller|Add16~16_combout\ $ (\RAM_controller|Add17~7\)))) # (GND)
-- \RAM_controller|Add17~9\ = CARRY((\RAM_controller|v_count_write_aux\(4) & (\RAM_controller|Add16~16_combout\ & !\RAM_controller|Add17~7\)) # (!\RAM_controller|v_count_write_aux\(4) & ((\RAM_controller|Add16~16_combout\) # (!\RAM_controller|Add17~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(4),
	datab => \RAM_controller|Add16~16_combout\,
	datad => VCC,
	cin => \RAM_controller|Add17~7\,
	combout => \RAM_controller|Add17~8_combout\,
	cout => \RAM_controller|Add17~9\);

-- Location: LCCOMB_X20_Y12_N24
\RAM_controller|Add17~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add17~10_combout\ = (\RAM_controller|Add15~0_combout\ & ((\RAM_controller|Add16~18_combout\ & (\RAM_controller|Add17~9\ & VCC)) # (!\RAM_controller|Add16~18_combout\ & (!\RAM_controller|Add17~9\)))) # (!\RAM_controller|Add15~0_combout\ & 
-- ((\RAM_controller|Add16~18_combout\ & (!\RAM_controller|Add17~9\)) # (!\RAM_controller|Add16~18_combout\ & ((\RAM_controller|Add17~9\) # (GND)))))
-- \RAM_controller|Add17~11\ = CARRY((\RAM_controller|Add15~0_combout\ & (!\RAM_controller|Add16~18_combout\ & !\RAM_controller|Add17~9\)) # (!\RAM_controller|Add15~0_combout\ & ((!\RAM_controller|Add17~9\) # (!\RAM_controller|Add16~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add15~0_combout\,
	datab => \RAM_controller|Add16~18_combout\,
	datad => VCC,
	cin => \RAM_controller|Add17~9\,
	combout => \RAM_controller|Add17~10_combout\,
	cout => \RAM_controller|Add17~11\);

-- Location: LCCOMB_X16_Y12_N28
\RAM_controller|Add17~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add17~12_combout\ = (\RAM_controller|Write_addressing~4_combout\ & (\RAM_controller|Add4~10_combout\)) # (!\RAM_controller|Write_addressing~4_combout\ & ((\RAM_controller|Add17~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add4~10_combout\,
	datac => \RAM_controller|Add17~10_combout\,
	datad => \RAM_controller|Write_addressing~4_combout\,
	combout => \RAM_controller|Add17~12_combout\);

-- Location: LCCOMB_X16_Y12_N26
\RAM_controller|Add17~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add17~13_combout\ = (\RAM_controller|Write_addressing~4_combout\ & (\RAM_controller|Add4~8_combout\)) # (!\RAM_controller|Write_addressing~4_combout\ & ((\RAM_controller|Add17~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add4~8_combout\,
	datac => \RAM_controller|Write_addressing~4_combout\,
	datad => \RAM_controller|Add17~8_combout\,
	combout => \RAM_controller|Add17~13_combout\);

-- Location: LCCOMB_X15_Y12_N28
\RAM_controller|Add17~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add17~14_combout\ = (\RAM_controller|Write_addressing~4_combout\ & ((\RAM_controller|Add4~6_combout\))) # (!\RAM_controller|Write_addressing~4_combout\ & (\RAM_controller|Add17~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add17~6_combout\,
	datac => \RAM_controller|Add4~6_combout\,
	datad => \RAM_controller|Write_addressing~4_combout\,
	combout => \RAM_controller|Add17~14_combout\);

-- Location: LCCOMB_X15_Y12_N24
\RAM_controller|Add17~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add17~15_combout\ = (\RAM_controller|Write_addressing~4_combout\ & (\RAM_controller|Add4~4_combout\)) # (!\RAM_controller|Write_addressing~4_combout\ & ((\RAM_controller|Add17~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add4~4_combout\,
	datac => \RAM_controller|Add17~4_combout\,
	datad => \RAM_controller|Write_addressing~4_combout\,
	combout => \RAM_controller|Add17~15_combout\);

-- Location: LCCOMB_X16_Y16_N22
\RAM_controller|Write_addressing~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Write_addressing~5_combout\ = (\SW[2]~input_o\ & !\RAM_controller|v_count_write_aux\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SW[2]~input_o\,
	datad => \RAM_controller|v_count_write_aux\(9),
	combout => \RAM_controller|Write_addressing~5_combout\);

-- Location: LCCOMB_X16_Y16_N6
\RAM_controller|Write_addressing~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Write_addressing~6_combout\ = (\RAM_controller|Write_addressing~5_combout\ & (\RAM_controller|writeEna~1_combout\ & (!\RAM_controller|LessThan2~2_combout\ & !\SW[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Write_addressing~5_combout\,
	datab => \RAM_controller|writeEna~1_combout\,
	datac => \RAM_controller|LessThan2~2_combout\,
	datad => \SW[0]~input_o\,
	combout => \RAM_controller|Write_addressing~6_combout\);

-- Location: LCCOMB_X15_Y12_N26
\RAM_controller|Add17~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add17~16_combout\ = (\RAM_controller|Write_addressing~3_combout\ & ((\RAM_controller|Write_addressing~6_combout\ & ((\RAM_controller|Add4~2_combout\))) # (!\RAM_controller|Write_addressing~6_combout\ & (\RAM_controller|Add17~2_combout\)))) 
-- # (!\RAM_controller|Write_addressing~3_combout\ & (((\RAM_controller|Add17~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Write_addressing~3_combout\,
	datab => \RAM_controller|Write_addressing~6_combout\,
	datac => \RAM_controller|Add17~2_combout\,
	datad => \RAM_controller|Add4~2_combout\,
	combout => \RAM_controller|Add17~16_combout\);

-- Location: LCCOMB_X16_Y13_N4
\RAM_controller|Add14~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add14~0_combout\ = \RAM_controller|h_count_write_aux\(0) $ (VCC)
-- \RAM_controller|Add14~1\ = CARRY(\RAM_controller|h_count_write_aux\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|h_count_write_aux\(0),
	datad => VCC,
	combout => \RAM_controller|Add14~0_combout\,
	cout => \RAM_controller|Add14~1\);

-- Location: LCCOMB_X16_Y13_N6
\RAM_controller|Add14~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add14~2_combout\ = (\RAM_controller|h_count_write_aux\(1) & (!\RAM_controller|Add14~1\)) # (!\RAM_controller|h_count_write_aux\(1) & ((\RAM_controller|Add14~1\) # (GND)))
-- \RAM_controller|Add14~3\ = CARRY((!\RAM_controller|Add14~1\) # (!\RAM_controller|h_count_write_aux\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|h_count_write_aux\(1),
	datad => VCC,
	cin => \RAM_controller|Add14~1\,
	combout => \RAM_controller|Add14~2_combout\,
	cout => \RAM_controller|Add14~3\);

-- Location: LCCOMB_X16_Y13_N8
\RAM_controller|Add14~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add14~4_combout\ = (\RAM_controller|h_count_write_aux\(2) & (\RAM_controller|Add14~3\ $ (GND))) # (!\RAM_controller|h_count_write_aux\(2) & (!\RAM_controller|Add14~3\ & VCC))
-- \RAM_controller|Add14~5\ = CARRY((\RAM_controller|h_count_write_aux\(2) & !\RAM_controller|Add14~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|h_count_write_aux\(2),
	datad => VCC,
	cin => \RAM_controller|Add14~3\,
	combout => \RAM_controller|Add14~4_combout\,
	cout => \RAM_controller|Add14~5\);

-- Location: LCCOMB_X16_Y13_N10
\RAM_controller|Add14~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add14~6_combout\ = (\RAM_controller|h_count_write_aux\(3) & (!\RAM_controller|Add14~5\)) # (!\RAM_controller|h_count_write_aux\(3) & ((\RAM_controller|Add14~5\) # (GND)))
-- \RAM_controller|Add14~7\ = CARRY((!\RAM_controller|Add14~5\) # (!\RAM_controller|h_count_write_aux\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|h_count_write_aux\(3),
	datad => VCC,
	cin => \RAM_controller|Add14~5\,
	combout => \RAM_controller|Add14~6_combout\,
	cout => \RAM_controller|Add14~7\);

-- Location: LCCOMB_X16_Y13_N12
\RAM_controller|Add14~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add14~8_combout\ = (\RAM_controller|h_count_write_aux\(4) & ((GND) # (!\RAM_controller|Add14~7\))) # (!\RAM_controller|h_count_write_aux\(4) & (\RAM_controller|Add14~7\ $ (GND)))
-- \RAM_controller|Add14~9\ = CARRY((\RAM_controller|h_count_write_aux\(4)) # (!\RAM_controller|Add14~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|h_count_write_aux\(4),
	datad => VCC,
	cin => \RAM_controller|Add14~7\,
	combout => \RAM_controller|Add14~8_combout\,
	cout => \RAM_controller|Add14~9\);

-- Location: LCCOMB_X16_Y13_N14
\RAM_controller|Add14~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add14~10_combout\ = (\RAM_controller|h_count_write_aux\(5) & (\RAM_controller|Add14~9\ & VCC)) # (!\RAM_controller|h_count_write_aux\(5) & (!\RAM_controller|Add14~9\))
-- \RAM_controller|Add14~11\ = CARRY((!\RAM_controller|h_count_write_aux\(5) & !\RAM_controller|Add14~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|h_count_write_aux\(5),
	datad => VCC,
	cin => \RAM_controller|Add14~9\,
	combout => \RAM_controller|Add14~10_combout\,
	cout => \RAM_controller|Add14~11\);

-- Location: LCCOMB_X16_Y13_N16
\RAM_controller|Add14~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add14~12_combout\ = (\RAM_controller|h_count_write_aux\(6) & (\RAM_controller|Add14~11\ $ (GND))) # (!\RAM_controller|h_count_write_aux\(6) & (!\RAM_controller|Add14~11\ & VCC))
-- \RAM_controller|Add14~13\ = CARRY((\RAM_controller|h_count_write_aux\(6) & !\RAM_controller|Add14~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|h_count_write_aux\(6),
	datad => VCC,
	cin => \RAM_controller|Add14~11\,
	combout => \RAM_controller|Add14~12_combout\,
	cout => \RAM_controller|Add14~13\);

-- Location: LCCOMB_X16_Y13_N18
\RAM_controller|Add14~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add14~14_combout\ = (\RAM_controller|h_count_write_aux\(7) & (\RAM_controller|Add14~13\ & VCC)) # (!\RAM_controller|h_count_write_aux\(7) & (!\RAM_controller|Add14~13\))
-- \RAM_controller|Add14~15\ = CARRY((!\RAM_controller|h_count_write_aux\(7) & !\RAM_controller|Add14~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|h_count_write_aux\(7),
	datad => VCC,
	cin => \RAM_controller|Add14~13\,
	combout => \RAM_controller|Add14~14_combout\,
	cout => \RAM_controller|Add14~15\);

-- Location: LCCOMB_X16_Y13_N20
\RAM_controller|Add14~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add14~16_combout\ = (\RAM_controller|h_count_write_aux\(8) & ((GND) # (!\RAM_controller|Add14~15\))) # (!\RAM_controller|h_count_write_aux\(8) & (\RAM_controller|Add14~15\ $ (GND)))
-- \RAM_controller|Add14~17\ = CARRY((\RAM_controller|h_count_write_aux\(8)) # (!\RAM_controller|Add14~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|h_count_write_aux\(8),
	datad => VCC,
	cin => \RAM_controller|Add14~15\,
	combout => \RAM_controller|Add14~16_combout\,
	cout => \RAM_controller|Add14~17\);

-- Location: LCCOMB_X16_Y13_N22
\RAM_controller|Add14~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add14~18_combout\ = \RAM_controller|Add14~17\ $ (!\RAM_controller|h_count_write_aux\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \RAM_controller|h_count_write_aux\(9),
	cin => \RAM_controller|Add14~17\,
	combout => \RAM_controller|Add14~18_combout\);

-- Location: LCCOMB_X16_Y12_N0
\RAM_controller|Add17~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add17~17_combout\ = (\RAM_controller|Write_addressing~3_combout\ & ((\RAM_controller|Write_addressing~6_combout\ & ((\RAM_controller|Add4~0_combout\))) # (!\RAM_controller|Write_addressing~6_combout\ & (\RAM_controller|Add17~0_combout\)))) 
-- # (!\RAM_controller|Write_addressing~3_combout\ & (\RAM_controller|Add17~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add17~0_combout\,
	datab => \RAM_controller|Write_addressing~3_combout\,
	datac => \RAM_controller|Add4~0_combout\,
	datad => \RAM_controller|Write_addressing~6_combout\,
	combout => \RAM_controller|Add17~17_combout\);

-- Location: LCCOMB_X17_Y12_N28
\RAM_controller|Add5~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add5~20_combout\ = (\RAM_controller|Write_addressing~3_combout\ & ((\RAM_controller|Write_addressing~6_combout\ & ((\RAM_controller|Add3~6_combout\))) # (!\RAM_controller|Write_addressing~6_combout\ & (\RAM_controller|Add16~6_combout\)))) 
-- # (!\RAM_controller|Write_addressing~3_combout\ & (\RAM_controller|Add16~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Write_addressing~3_combout\,
	datab => \RAM_controller|Add16~6_combout\,
	datac => \RAM_controller|Add3~6_combout\,
	datad => \RAM_controller|Write_addressing~6_combout\,
	combout => \RAM_controller|Add5~20_combout\);

-- Location: LCCOMB_X16_Y16_N2
\RAM_controller|Add5~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add5~21_combout\ = (\RAM_controller|Write_addressing~3_combout\ & ((\RAM_controller|Write_addressing~6_combout\ & (\RAM_controller|Add3~4_combout\)) # (!\RAM_controller|Write_addressing~6_combout\ & ((\RAM_controller|Add16~4_combout\))))) 
-- # (!\RAM_controller|Write_addressing~3_combout\ & (((\RAM_controller|Add16~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add3~4_combout\,
	datab => \RAM_controller|Write_addressing~3_combout\,
	datac => \RAM_controller|Write_addressing~6_combout\,
	datad => \RAM_controller|Add16~4_combout\,
	combout => \RAM_controller|Add5~21_combout\);

-- Location: LCCOMB_X16_Y12_N20
\RAM_controller|Add5~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add5~22_combout\ = (\RAM_controller|Write_addressing~3_combout\ & ((\RAM_controller|Write_addressing~6_combout\ & ((\RAM_controller|Add3~2_combout\))) # (!\RAM_controller|Write_addressing~6_combout\ & (\RAM_controller|Add16~2_combout\)))) 
-- # (!\RAM_controller|Write_addressing~3_combout\ & (\RAM_controller|Add16~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add16~2_combout\,
	datab => \RAM_controller|Write_addressing~3_combout\,
	datac => \RAM_controller|Add3~2_combout\,
	datad => \RAM_controller|Write_addressing~6_combout\,
	combout => \RAM_controller|Add5~22_combout\);

-- Location: LCCOMB_X15_Y12_N2
\RAM_controller|Add5~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add5~23_combout\ = (\RAM_controller|v_count_write_aux\(0) & (\RAM_controller|Add14~10_combout\ $ (VCC))) # (!\RAM_controller|v_count_write_aux\(0) & (\RAM_controller|Add14~10_combout\ & VCC))
-- \RAM_controller|Add5~24\ = CARRY((\RAM_controller|v_count_write_aux\(0) & \RAM_controller|Add14~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(0),
	datab => \RAM_controller|Add14~10_combout\,
	datad => VCC,
	combout => \RAM_controller|Add5~23_combout\,
	cout => \RAM_controller|Add5~24\);

-- Location: LCCOMB_X15_Y12_N4
\RAM_controller|Add5~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add5~25_combout\ = (\RAM_controller|Add5~22_combout\ & ((\RAM_controller|Add14~12_combout\ & (\RAM_controller|Add5~24\ & VCC)) # (!\RAM_controller|Add14~12_combout\ & (!\RAM_controller|Add5~24\)))) # (!\RAM_controller|Add5~22_combout\ & 
-- ((\RAM_controller|Add14~12_combout\ & (!\RAM_controller|Add5~24\)) # (!\RAM_controller|Add14~12_combout\ & ((\RAM_controller|Add5~24\) # (GND)))))
-- \RAM_controller|Add5~26\ = CARRY((\RAM_controller|Add5~22_combout\ & (!\RAM_controller|Add14~12_combout\ & !\RAM_controller|Add5~24\)) # (!\RAM_controller|Add5~22_combout\ & ((!\RAM_controller|Add5~24\) # (!\RAM_controller|Add14~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add5~22_combout\,
	datab => \RAM_controller|Add14~12_combout\,
	datad => VCC,
	cin => \RAM_controller|Add5~24\,
	combout => \RAM_controller|Add5~25_combout\,
	cout => \RAM_controller|Add5~26\);

-- Location: LCCOMB_X15_Y12_N6
\RAM_controller|Add5~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add5~27_combout\ = ((\RAM_controller|Add5~21_combout\ $ (\RAM_controller|Add14~14_combout\ $ (!\RAM_controller|Add5~26\)))) # (GND)
-- \RAM_controller|Add5~28\ = CARRY((\RAM_controller|Add5~21_combout\ & ((\RAM_controller|Add14~14_combout\) # (!\RAM_controller|Add5~26\))) # (!\RAM_controller|Add5~21_combout\ & (\RAM_controller|Add14~14_combout\ & !\RAM_controller|Add5~26\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add5~21_combout\,
	datab => \RAM_controller|Add14~14_combout\,
	datad => VCC,
	cin => \RAM_controller|Add5~26\,
	combout => \RAM_controller|Add5~27_combout\,
	cout => \RAM_controller|Add5~28\);

-- Location: LCCOMB_X15_Y12_N8
\RAM_controller|Add5~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add5~29_combout\ = (\RAM_controller|Add5~20_combout\ & ((\RAM_controller|Add14~16_combout\ & (\RAM_controller|Add5~28\ & VCC)) # (!\RAM_controller|Add14~16_combout\ & (!\RAM_controller|Add5~28\)))) # (!\RAM_controller|Add5~20_combout\ & 
-- ((\RAM_controller|Add14~16_combout\ & (!\RAM_controller|Add5~28\)) # (!\RAM_controller|Add14~16_combout\ & ((\RAM_controller|Add5~28\) # (GND)))))
-- \RAM_controller|Add5~30\ = CARRY((\RAM_controller|Add5~20_combout\ & (!\RAM_controller|Add14~16_combout\ & !\RAM_controller|Add5~28\)) # (!\RAM_controller|Add5~20_combout\ & ((!\RAM_controller|Add5~28\) # (!\RAM_controller|Add14~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add5~20_combout\,
	datab => \RAM_controller|Add14~16_combout\,
	datad => VCC,
	cin => \RAM_controller|Add5~28\,
	combout => \RAM_controller|Add5~29_combout\,
	cout => \RAM_controller|Add5~30\);

-- Location: LCCOMB_X15_Y12_N10
\RAM_controller|Add5~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add5~31_combout\ = ((\RAM_controller|Add14~18_combout\ $ (\RAM_controller|Add17~17_combout\ $ (!\RAM_controller|Add5~30\)))) # (GND)
-- \RAM_controller|Add5~32\ = CARRY((\RAM_controller|Add14~18_combout\ & ((\RAM_controller|Add17~17_combout\) # (!\RAM_controller|Add5~30\))) # (!\RAM_controller|Add14~18_combout\ & (\RAM_controller|Add17~17_combout\ & !\RAM_controller|Add5~30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add14~18_combout\,
	datab => \RAM_controller|Add17~17_combout\,
	datad => VCC,
	cin => \RAM_controller|Add5~30\,
	combout => \RAM_controller|Add5~31_combout\,
	cout => \RAM_controller|Add5~32\);

-- Location: LCCOMB_X15_Y12_N12
\RAM_controller|Add5~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add5~33_combout\ = (\RAM_controller|Add17~16_combout\ & (!\RAM_controller|Add5~32\)) # (!\RAM_controller|Add17~16_combout\ & ((\RAM_controller|Add5~32\) # (GND)))
-- \RAM_controller|Add5~34\ = CARRY((!\RAM_controller|Add5~32\) # (!\RAM_controller|Add17~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add17~16_combout\,
	datad => VCC,
	cin => \RAM_controller|Add5~32\,
	combout => \RAM_controller|Add5~33_combout\,
	cout => \RAM_controller|Add5~34\);

-- Location: LCCOMB_X15_Y12_N14
\RAM_controller|Add5~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add5~35_combout\ = (\RAM_controller|Add17~15_combout\ & (\RAM_controller|Add5~34\ $ (GND))) # (!\RAM_controller|Add17~15_combout\ & (!\RAM_controller|Add5~34\ & VCC))
-- \RAM_controller|Add5~36\ = CARRY((\RAM_controller|Add17~15_combout\ & !\RAM_controller|Add5~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add17~15_combout\,
	datad => VCC,
	cin => \RAM_controller|Add5~34\,
	combout => \RAM_controller|Add5~35_combout\,
	cout => \RAM_controller|Add5~36\);

-- Location: LCCOMB_X15_Y12_N16
\RAM_controller|Add5~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add5~37_combout\ = (\RAM_controller|Add17~14_combout\ & (!\RAM_controller|Add5~36\)) # (!\RAM_controller|Add17~14_combout\ & ((\RAM_controller|Add5~36\) # (GND)))
-- \RAM_controller|Add5~38\ = CARRY((!\RAM_controller|Add5~36\) # (!\RAM_controller|Add17~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add17~14_combout\,
	datad => VCC,
	cin => \RAM_controller|Add5~36\,
	combout => \RAM_controller|Add5~37_combout\,
	cout => \RAM_controller|Add5~38\);

-- Location: LCCOMB_X15_Y12_N18
\RAM_controller|Add5~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add5~39_combout\ = (\RAM_controller|Add17~13_combout\ & (\RAM_controller|Add5~38\ $ (GND))) # (!\RAM_controller|Add17~13_combout\ & (!\RAM_controller|Add5~38\ & VCC))
-- \RAM_controller|Add5~40\ = CARRY((\RAM_controller|Add17~13_combout\ & !\RAM_controller|Add5~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add17~13_combout\,
	datad => VCC,
	cin => \RAM_controller|Add5~38\,
	combout => \RAM_controller|Add5~39_combout\,
	cout => \RAM_controller|Add5~40\);

-- Location: LCCOMB_X15_Y12_N20
\RAM_controller|Add5~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add5~41_combout\ = (\RAM_controller|Add17~12_combout\ & (!\RAM_controller|Add5~40\)) # (!\RAM_controller|Add17~12_combout\ & ((\RAM_controller|Add5~40\) # (GND)))
-- \RAM_controller|Add5~42\ = CARRY((!\RAM_controller|Add5~40\) # (!\RAM_controller|Add17~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add17~12_combout\,
	datad => VCC,
	cin => \RAM_controller|Add5~40\,
	combout => \RAM_controller|Add5~41_combout\,
	cout => \RAM_controller|Add5~42\);

-- Location: LCCOMB_X16_Y13_N24
\RAM_controller|Add5~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add5~46_combout\ = (\RAM_controller|Add5~41_combout\ & ((\RAM_controller|Write_addressing~4_combout\) # ((\RAM_controller|writeEna_32~0_combout\ & !\RAM_controller|Write_addressing~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Write_addressing~4_combout\,
	datab => \RAM_controller|writeEna_32~0_combout\,
	datac => \RAM_controller|Write_addressing~7_combout\,
	datad => \RAM_controller|Add5~41_combout\,
	combout => \RAM_controller|Add5~46_combout\);

-- Location: LCCOMB_X17_Y13_N6
\RAM_controller|writeDir_32[14]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_32\(14) = (GLOBAL(\RAM_controller|writeDir_32[15]~1clkctrl_outclk\) & ((\RAM_controller|Add5~46_combout\))) # (!GLOBAL(\RAM_controller|writeDir_32[15]~1clkctrl_outclk\) & (\RAM_controller|writeDir_32\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeDir_32\(14),
	datac => \RAM_controller|writeDir_32[15]~1clkctrl_outclk\,
	datad => \RAM_controller|Add5~46_combout\,
	combout => \RAM_controller|writeDir_32\(14));

-- Location: LCCOMB_X21_Y12_N30
\RAM_controller|Add15~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add15~1_combout\ = \RAM_controller|v_count_write_aux\(6) $ (((\RAM_controller|v_count_write_aux\(4) & \RAM_controller|v_count_write_aux\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|v_count_write_aux\(6),
	datac => \RAM_controller|v_count_write_aux\(4),
	datad => \RAM_controller|v_count_write_aux\(5),
	combout => \RAM_controller|Add15~1_combout\);

-- Location: LCCOMB_X21_Y12_N28
\RAM_controller|Add16~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add16~20_combout\ = \RAM_controller|Add16~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \RAM_controller|Add16~19\,
	combout => \RAM_controller|Add16~20_combout\);

-- Location: LCCOMB_X20_Y12_N26
\RAM_controller|Add17~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add17~18_combout\ = \RAM_controller|Add15~1_combout\ $ (\RAM_controller|Add16~20_combout\ $ (!\RAM_controller|Add17~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add15~1_combout\,
	datab => \RAM_controller|Add16~20_combout\,
	cin => \RAM_controller|Add17~11\,
	combout => \RAM_controller|Add17~18_combout\);

-- Location: LCCOMB_X17_Y12_N24
\RAM_controller|Add3~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add3~20_combout\ = \RAM_controller|Add3~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \RAM_controller|Add3~19\,
	combout => \RAM_controller|Add3~20_combout\);

-- Location: LCCOMB_X16_Y12_N18
\RAM_controller|Add4~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add4~12_combout\ = \RAM_controller|Add2~10_combout\ $ (\RAM_controller|Add4~11\ $ (!\RAM_controller|Add3~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add2~10_combout\,
	datad => \RAM_controller|Add3~20_combout\,
	cin => \RAM_controller|Add4~11\,
	combout => \RAM_controller|Add4~12_combout\);

-- Location: LCCOMB_X16_Y12_N30
\RAM_controller|Add17~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add17~20_combout\ = (\RAM_controller|Write_addressing~4_combout\ & ((\RAM_controller|Add4~12_combout\))) # (!\RAM_controller|Write_addressing~4_combout\ & (\RAM_controller|Add17~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Write_addressing~4_combout\,
	datab => \RAM_controller|Add17~18_combout\,
	datac => \RAM_controller|Add4~12_combout\,
	combout => \RAM_controller|Add17~20_combout\);

-- Location: LCCOMB_X15_Y12_N22
\RAM_controller|Add5~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add5~43_combout\ = \RAM_controller|Add5~42\ $ (!\RAM_controller|Add17~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \RAM_controller|Add17~20_combout\,
	cin => \RAM_controller|Add5~42\,
	combout => \RAM_controller|Add5~43_combout\);

-- Location: LCCOMB_X17_Y13_N28
\RAM_controller|Add5~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add5~47_combout\ = (\RAM_controller|Add5~43_combout\ & ((\RAM_controller|Write_addressing~4_combout\) # ((\RAM_controller|writeEna_32~0_combout\ & !\RAM_controller|Write_addressing~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Write_addressing~4_combout\,
	datab => \RAM_controller|writeEna_32~0_combout\,
	datac => \RAM_controller|Write_addressing~7_combout\,
	datad => \RAM_controller|Add5~43_combout\,
	combout => \RAM_controller|Add5~47_combout\);

-- Location: LCCOMB_X17_Y13_N24
\RAM_controller|writeDir_32[15]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_32\(15) = (GLOBAL(\RAM_controller|writeDir_32[15]~1clkctrl_outclk\) & ((\RAM_controller|Add5~47_combout\))) # (!GLOBAL(\RAM_controller|writeDir_32[15]~1clkctrl_outclk\) & (\RAM_controller|writeDir_32\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|writeDir_32\(15),
	datac => \RAM_controller|writeDir_32[15]~1clkctrl_outclk\,
	datad => \RAM_controller|Add5~47_combout\,
	combout => \RAM_controller|writeDir_32\(15));

-- Location: LCCOMB_X16_Y12_N24
\RAM_controller|Add5~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add5~48_combout\ = (\RAM_controller|Add5~39_combout\ & ((\RAM_controller|Write_addressing~4_combout\) # ((\RAM_controller|writeEna_32~0_combout\ & !\RAM_controller|Write_addressing~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeEna_32~0_combout\,
	datab => \RAM_controller|Write_addressing~7_combout\,
	datac => \RAM_controller|Write_addressing~4_combout\,
	datad => \RAM_controller|Add5~39_combout\,
	combout => \RAM_controller|Add5~48_combout\);

-- Location: LCCOMB_X17_Y13_N14
\RAM_controller|writeDir_32[13]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_32\(13) = (GLOBAL(\RAM_controller|writeDir_32[15]~1clkctrl_outclk\) & ((\RAM_controller|Add5~48_combout\))) # (!GLOBAL(\RAM_controller|writeDir_32[15]~1clkctrl_outclk\) & (\RAM_controller|writeDir_32\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|writeDir_32\(13),
	datac => \RAM_controller|Add5~48_combout\,
	datad => \RAM_controller|writeDir_32[15]~1clkctrl_outclk\,
	combout => \RAM_controller|writeDir_32\(13));

-- Location: LCCOMB_X17_Y13_N4
\RAM_controller|writeEna_32~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeEna_32~1_combout\ = (\RAM_controller|Write_addressing~4_combout\) # ((\RAM_controller|LessThan7~0_combout\ & (\RAM_controller|LessThan6~1_combout\ & \RAM_controller|writeEna_32~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan7~0_combout\,
	datab => \RAM_controller|LessThan6~1_combout\,
	datac => \RAM_controller|writeEna_32~0_combout\,
	datad => \RAM_controller|Write_addressing~4_combout\,
	combout => \RAM_controller|writeEna_32~1_combout\);

-- Location: LCCOMB_X17_Y13_N30
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode369w[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode369w\(3) = (!\RAM_controller|writeDir_32\(14) & (\RAM_controller|writeDir_32\(15) & (!\RAM_controller|writeDir_32\(13) & \RAM_controller|writeEna_32~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeDir_32\(14),
	datab => \RAM_controller|writeDir_32\(15),
	datac => \RAM_controller|writeDir_32\(13),
	datad => \RAM_controller|writeEna_32~1_combout\,
	combout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode369w\(3));

-- Location: LCCOMB_X15_Y20_N26
\RAM_controller|Add31~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add31~48_combout\ = (\RAM_controller|Add31~39_combout\ & ((\RAM_controller|read_addressing~1_combout\) # ((!\RAM_controller|read_addressing~3_combout\ & \RAM_controller|LessThan23~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|read_addressing~1_combout\,
	datab => \RAM_controller|Add31~39_combout\,
	datac => \RAM_controller|read_addressing~3_combout\,
	datad => \RAM_controller|LessThan23~1_combout\,
	combout => \RAM_controller|Add31~48_combout\);

-- Location: LCCOMB_X10_Y20_N10
\RAM_controller|readDir_32[13]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_32\(13) = (GLOBAL(\RAM_controller|readDir_32[15]~0clkctrl_outclk\) & ((\RAM_controller|Add31~48_combout\))) # (!GLOBAL(\RAM_controller|readDir_32[15]~0clkctrl_outclk\) & (\RAM_controller|readDir_32\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|readDir_32\(13),
	datac => \RAM_controller|Add31~48_combout\,
	datad => \RAM_controller|readDir_32[15]~0clkctrl_outclk\,
	combout => \RAM_controller|readDir_32\(13));

-- Location: LCCOMB_X10_Y20_N6
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~2_combout\ = (!\SW[1]~input_o\ & \RAM_controller|readDir_32\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SW[1]~input_o\,
	datad => \RAM_controller|readDir_32\(13),
	combout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~2_combout\);

-- Location: LCCOMB_X17_Y20_N30
\RAM_controller|Add29~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add29~20_combout\ = \RAM_controller|Add29~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \RAM_controller|Add29~19\,
	combout => \RAM_controller|Add29~20_combout\);

-- Location: LCCOMB_X16_Y20_N18
\RAM_controller|Add30~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add30~12_combout\ = \RAM_controller|Add29~20_combout\ $ (\RAM_controller|Add30~11\ $ (!\RAM_controller|Add28~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add29~20_combout\,
	datad => \RAM_controller|Add28~10_combout\,
	cin => \RAM_controller|Add30~11\,
	combout => \RAM_controller|Add30~12_combout\);

-- Location: LCCOMB_X15_Y19_N20
\RAM_controller|Add42~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add42~20_combout\ = \RAM_controller|Add42~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \RAM_controller|Add42~19\,
	combout => \RAM_controller|Add42~20_combout\);

-- Location: LCCOMB_X16_Y19_N24
\RAM_controller|Add41~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add41~1_combout\ = \VGA_controller|Vcount\(6) $ (((\VGA_controller|Vcount\(5) & \VGA_controller|Vcount\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(5),
	datac => \VGA_controller|Vcount\(6),
	datad => \VGA_controller|Vcount\(4),
	combout => \RAM_controller|Add41~1_combout\);

-- Location: LCCOMB_X16_Y19_N12
\RAM_controller|Add43~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add43~18_combout\ = \RAM_controller|Add42~20_combout\ $ (\RAM_controller|Add43~11\ $ (!\RAM_controller|Add41~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add42~20_combout\,
	datad => \RAM_controller|Add41~1_combout\,
	cin => \RAM_controller|Add43~11\,
	combout => \RAM_controller|Add43~18_combout\);

-- Location: LCCOMB_X16_Y20_N30
\RAM_controller|Add43~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add43~20_combout\ = (\RAM_controller|read_addressing~1_combout\ & (\RAM_controller|Add30~12_combout\)) # (!\RAM_controller|read_addressing~1_combout\ & ((\RAM_controller|Add43~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add30~12_combout\,
	datac => \RAM_controller|read_addressing~1_combout\,
	datad => \RAM_controller|Add43~18_combout\,
	combout => \RAM_controller|Add43~20_combout\);

-- Location: LCCOMB_X15_Y20_N20
\RAM_controller|Add31~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add31~43_combout\ = \RAM_controller|Add43~20_combout\ $ (!\RAM_controller|Add31~42\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add43~20_combout\,
	cin => \RAM_controller|Add31~42\,
	combout => \RAM_controller|Add31~43_combout\);

-- Location: LCCOMB_X10_Y20_N28
\RAM_controller|Add31~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add31~47_combout\ = (\RAM_controller|Add31~43_combout\ & ((\RAM_controller|read_addressing~1_combout\) # ((!\RAM_controller|read_addressing~3_combout\ & \RAM_controller|LessThan23~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add31~43_combout\,
	datab => \RAM_controller|read_addressing~3_combout\,
	datac => \RAM_controller|read_addressing~1_combout\,
	datad => \RAM_controller|LessThan23~1_combout\,
	combout => \RAM_controller|Add31~47_combout\);

-- Location: LCCOMB_X10_Y20_N24
\RAM_controller|readDir_32[15]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_32\(15) = (GLOBAL(\RAM_controller|readDir_32[15]~0clkctrl_outclk\) & ((\RAM_controller|Add31~47_combout\))) # (!GLOBAL(\RAM_controller|readDir_32[15]~0clkctrl_outclk\) & (\RAM_controller|readDir_32\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|readDir_32\(15),
	datac => \RAM_controller|Add31~47_combout\,
	datad => \RAM_controller|readDir_32[15]~0clkctrl_outclk\,
	combout => \RAM_controller|readDir_32\(15));

-- Location: LCCOMB_X10_Y20_N16
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~1_combout\ = (!\SW[1]~input_o\ & \RAM_controller|readDir_32\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SW[1]~input_o\,
	datad => \RAM_controller|readDir_32\(15),
	combout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~1_combout\);

-- Location: FF_X8_Y20_N27
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_b_store\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \RAM_controller|readEna_32~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_b_store~q\);

-- Location: LCCOMB_X10_Y22_N8
\RAM_controller|readEna_32~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readEna_32~2_combout\ = (\VGA_controller|Vcount\(9)) # (\RAM_controller|LessThan20~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(9),
	datad => \RAM_controller|LessThan20~1_combout\,
	combout => \RAM_controller|readEna_32~2_combout\);

-- Location: LCCOMB_X10_Y20_N18
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~0_combout\ = (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_b_store~q\) # ((\RAM_controller|read_addressing~1_combout\) # ((\RAM_controller|readEna_32~2_combout\ & 
-- \RAM_controller|readEna_32~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_b_store~q\,
	datab => \RAM_controller|read_addressing~1_combout\,
	datac => \RAM_controller|readEna_32~2_combout\,
	datad => \RAM_controller|readEna_32~3_combout\,
	combout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~0_combout\);

-- Location: LCCOMB_X10_Y20_N0
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode369w[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode369w\(3) = (!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~2_combout\ & (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~1_combout\ & 
-- (!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~3_combout\ & \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~2_combout\,
	datab => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~1_combout\,
	datac => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~3_combout\,
	datad => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~0_combout\,
	combout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode369w\(3));

-- Location: CLKCTRL_G19
\SW[1]~inputclkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \SW[1]~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \SW[1]~inputclkctrl_outclk\);

-- Location: IOIBUF_X16_Y0_N8
\SW[3]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(3),
	o => \SW[3]~input_o\);

-- Location: LCCOMB_X16_Y13_N2
\RAM_controller|writeDir_32[0]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_32[0]~2_combout\ = (\RAM_controller|Add14~0_combout\ & ((\RAM_controller|Write_addressing~4_combout\) # ((!\RAM_controller|Write_addressing~7_combout\ & \RAM_controller|writeEna_32~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Write_addressing~7_combout\,
	datab => \RAM_controller|Write_addressing~4_combout\,
	datac => \RAM_controller|writeEna_32~0_combout\,
	datad => \RAM_controller|Add14~0_combout\,
	combout => \RAM_controller|writeDir_32[0]~2_combout\);

-- Location: LCCOMB_X15_Y13_N4
\RAM_controller|writeDir_32[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_32\(0) = (GLOBAL(\RAM_controller|writeDir_32[15]~1clkctrl_outclk\) & (\RAM_controller|writeDir_32[0]~2_combout\)) # (!GLOBAL(\RAM_controller|writeDir_32[15]~1clkctrl_outclk\) & ((\RAM_controller|writeDir_32\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeDir_32[0]~2_combout\,
	datac => \RAM_controller|writeDir_32\(0),
	datad => \RAM_controller|writeDir_32[15]~1clkctrl_outclk\,
	combout => \RAM_controller|writeDir_32\(0));

-- Location: LCCOMB_X14_Y12_N28
\RAM_controller|writeDir_32[1]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_32[1]~3_combout\ = (\RAM_controller|Add14~2_combout\ & ((\RAM_controller|Write_addressing~4_combout\) # ((!\RAM_controller|Write_addressing~7_combout\ & \RAM_controller|writeEna_32~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Write_addressing~4_combout\,
	datab => \RAM_controller|Add14~2_combout\,
	datac => \RAM_controller|Write_addressing~7_combout\,
	datad => \RAM_controller|writeEna_32~0_combout\,
	combout => \RAM_controller|writeDir_32[1]~3_combout\);

-- Location: LCCOMB_X14_Y12_N20
\RAM_controller|writeDir_32[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_32\(1) = (GLOBAL(\RAM_controller|writeDir_32[15]~1clkctrl_outclk\) & (\RAM_controller|writeDir_32[1]~3_combout\)) # (!GLOBAL(\RAM_controller|writeDir_32[15]~1clkctrl_outclk\) & ((\RAM_controller|writeDir_32\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeDir_32[1]~3_combout\,
	datab => \RAM_controller|writeDir_32\(1),
	datac => \RAM_controller|writeDir_32[15]~1clkctrl_outclk\,
	combout => \RAM_controller|writeDir_32\(1));

-- Location: LCCOMB_X17_Y13_N10
\RAM_controller|writeDir_32[2]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_32[2]~4_combout\ = (\RAM_controller|Add14~4_combout\ & ((\RAM_controller|Write_addressing~4_combout\) # ((\RAM_controller|writeEna_32~0_combout\ & !\RAM_controller|Write_addressing~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeEna_32~0_combout\,
	datab => \RAM_controller|Write_addressing~4_combout\,
	datac => \RAM_controller|Write_addressing~7_combout\,
	datad => \RAM_controller|Add14~4_combout\,
	combout => \RAM_controller|writeDir_32[2]~4_combout\);

-- Location: LCCOMB_X17_Y13_N20
\RAM_controller|writeDir_32[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_32\(2) = (GLOBAL(\RAM_controller|writeDir_32[15]~1clkctrl_outclk\) & (\RAM_controller|writeDir_32[2]~4_combout\)) # (!GLOBAL(\RAM_controller|writeDir_32[15]~1clkctrl_outclk\) & ((\RAM_controller|writeDir_32\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|writeDir_32[2]~4_combout\,
	datac => \RAM_controller|writeDir_32\(2),
	datad => \RAM_controller|writeDir_32[15]~1clkctrl_outclk\,
	combout => \RAM_controller|writeDir_32\(2));

-- Location: LCCOMB_X16_Y13_N0
\RAM_controller|writeDir_32[3]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_32[3]~5_combout\ = (\RAM_controller|Add14~6_combout\ & ((\RAM_controller|Write_addressing~4_combout\) # ((!\RAM_controller|Write_addressing~7_combout\ & \RAM_controller|writeEna_32~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Write_addressing~7_combout\,
	datab => \RAM_controller|Write_addressing~4_combout\,
	datac => \RAM_controller|writeEna_32~0_combout\,
	datad => \RAM_controller|Add14~6_combout\,
	combout => \RAM_controller|writeDir_32[3]~5_combout\);

-- Location: LCCOMB_X17_Y13_N2
\RAM_controller|writeDir_32[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_32\(3) = (GLOBAL(\RAM_controller|writeDir_32[15]~1clkctrl_outclk\) & (\RAM_controller|writeDir_32[3]~5_combout\)) # (!GLOBAL(\RAM_controller|writeDir_32[15]~1clkctrl_outclk\) & ((\RAM_controller|writeDir_32\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeDir_32[3]~5_combout\,
	datac => \RAM_controller|writeDir_32\(3),
	datad => \RAM_controller|writeDir_32[15]~1clkctrl_outclk\,
	combout => \RAM_controller|writeDir_32\(3));

-- Location: LCCOMB_X16_Y13_N30
\RAM_controller|writeDir_32[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_32[4]~6_combout\ = (\RAM_controller|Add14~8_combout\ & ((\RAM_controller|Write_addressing~4_combout\) # ((!\RAM_controller|Write_addressing~7_combout\ & \RAM_controller|writeEna_32~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Write_addressing~7_combout\,
	datab => \RAM_controller|writeEna_32~0_combout\,
	datac => \RAM_controller|Add14~8_combout\,
	datad => \RAM_controller|Write_addressing~4_combout\,
	combout => \RAM_controller|writeDir_32[4]~6_combout\);

-- Location: LCCOMB_X16_Y13_N26
\RAM_controller|writeDir_32[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_32\(4) = (GLOBAL(\RAM_controller|writeDir_32[15]~1clkctrl_outclk\) & (\RAM_controller|writeDir_32[4]~6_combout\)) # (!GLOBAL(\RAM_controller|writeDir_32[15]~1clkctrl_outclk\) & ((\RAM_controller|writeDir_32\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeDir_32[4]~6_combout\,
	datac => \RAM_controller|writeDir_32\(4),
	datad => \RAM_controller|writeDir_32[15]~1clkctrl_outclk\,
	combout => \RAM_controller|writeDir_32\(4));

-- Location: LCCOMB_X16_Y16_N20
\RAM_controller|Add5~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add5~45_combout\ = (\RAM_controller|Add5~23_combout\ & ((\RAM_controller|Write_addressing~4_combout\) # ((\RAM_controller|writeEna_32~0_combout\ & !\RAM_controller|Write_addressing~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add5~23_combout\,
	datab => \RAM_controller|writeEna_32~0_combout\,
	datac => \RAM_controller|Write_addressing~7_combout\,
	datad => \RAM_controller|Write_addressing~4_combout\,
	combout => \RAM_controller|Add5~45_combout\);

-- Location: LCCOMB_X16_Y16_N4
\RAM_controller|writeDir_32[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_32\(5) = (GLOBAL(\RAM_controller|writeDir_32[15]~1clkctrl_outclk\) & ((\RAM_controller|Add5~45_combout\))) # (!GLOBAL(\RAM_controller|writeDir_32[15]~1clkctrl_outclk\) & (\RAM_controller|writeDir_32\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|writeDir_32\(5),
	datac => \RAM_controller|Add5~45_combout\,
	datad => \RAM_controller|writeDir_32[15]~1clkctrl_outclk\,
	combout => \RAM_controller|writeDir_32\(5));

-- Location: LCCOMB_X14_Y12_N6
\RAM_controller|Add5~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add5~49_combout\ = (\RAM_controller|Add5~25_combout\ & ((\RAM_controller|Write_addressing~4_combout\) # ((!\RAM_controller|Write_addressing~7_combout\ & \RAM_controller|writeEna_32~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Write_addressing~7_combout\,
	datab => \RAM_controller|Add5~25_combout\,
	datac => \RAM_controller|writeEna_32~0_combout\,
	datad => \RAM_controller|Write_addressing~4_combout\,
	combout => \RAM_controller|Add5~49_combout\);

-- Location: LCCOMB_X14_Y12_N26
\RAM_controller|writeDir_32[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_32\(6) = (GLOBAL(\RAM_controller|writeDir_32[15]~1clkctrl_outclk\) & ((\RAM_controller|Add5~49_combout\))) # (!GLOBAL(\RAM_controller|writeDir_32[15]~1clkctrl_outclk\) & (\RAM_controller|writeDir_32\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeDir_32\(6),
	datac => \RAM_controller|Add5~49_combout\,
	datad => \RAM_controller|writeDir_32[15]~1clkctrl_outclk\,
	combout => \RAM_controller|writeDir_32\(6));

-- Location: LCCOMB_X14_Y12_N4
\RAM_controller|Add5~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add5~50_combout\ = (\RAM_controller|Add5~27_combout\ & ((\RAM_controller|Write_addressing~4_combout\) # ((\RAM_controller|writeEna_32~0_combout\ & !\RAM_controller|Write_addressing~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add5~27_combout\,
	datab => \RAM_controller|writeEna_32~0_combout\,
	datac => \RAM_controller|Write_addressing~7_combout\,
	datad => \RAM_controller|Write_addressing~4_combout\,
	combout => \RAM_controller|Add5~50_combout\);

-- Location: LCCOMB_X14_Y12_N12
\RAM_controller|writeDir_32[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_32\(7) = (GLOBAL(\RAM_controller|writeDir_32[15]~1clkctrl_outclk\) & ((\RAM_controller|Add5~50_combout\))) # (!GLOBAL(\RAM_controller|writeDir_32[15]~1clkctrl_outclk\) & (\RAM_controller|writeDir_32\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeDir_32\(7),
	datac => \RAM_controller|writeDir_32[15]~1clkctrl_outclk\,
	datad => \RAM_controller|Add5~50_combout\,
	combout => \RAM_controller|writeDir_32\(7));

-- Location: LCCOMB_X14_Y12_N30
\RAM_controller|Add5~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add5~51_combout\ = (\RAM_controller|Add5~29_combout\ & ((\RAM_controller|Write_addressing~4_combout\) # ((!\RAM_controller|Write_addressing~7_combout\ & \RAM_controller|writeEna_32~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Write_addressing~4_combout\,
	datab => \RAM_controller|Add5~29_combout\,
	datac => \RAM_controller|Write_addressing~7_combout\,
	datad => \RAM_controller|writeEna_32~0_combout\,
	combout => \RAM_controller|Add5~51_combout\);

-- Location: LCCOMB_X14_Y12_N22
\RAM_controller|writeDir_32[8]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_32\(8) = (GLOBAL(\RAM_controller|writeDir_32[15]~1clkctrl_outclk\) & ((\RAM_controller|Add5~51_combout\))) # (!GLOBAL(\RAM_controller|writeDir_32[15]~1clkctrl_outclk\) & (\RAM_controller|writeDir_32\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeDir_32\(8),
	datac => \RAM_controller|Add5~51_combout\,
	datad => \RAM_controller|writeDir_32[15]~1clkctrl_outclk\,
	combout => \RAM_controller|writeDir_32\(8));

-- Location: LCCOMB_X16_Y12_N22
\RAM_controller|Add5~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add5~52_combout\ = (\RAM_controller|Add5~31_combout\ & ((\RAM_controller|Write_addressing~4_combout\) # ((\RAM_controller|writeEna_32~0_combout\ & !\RAM_controller|Write_addressing~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Write_addressing~4_combout\,
	datab => \RAM_controller|writeEna_32~0_combout\,
	datac => \RAM_controller|Write_addressing~7_combout\,
	datad => \RAM_controller|Add5~31_combout\,
	combout => \RAM_controller|Add5~52_combout\);

-- Location: LCCOMB_X16_Y12_N4
\RAM_controller|writeDir_32[9]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_32\(9) = (GLOBAL(\RAM_controller|writeDir_32[15]~1clkctrl_outclk\) & ((\RAM_controller|Add5~52_combout\))) # (!GLOBAL(\RAM_controller|writeDir_32[15]~1clkctrl_outclk\) & (\RAM_controller|writeDir_32\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|writeDir_32\(9),
	datac => \RAM_controller|Add5~52_combout\,
	datad => \RAM_controller|writeDir_32[15]~1clkctrl_outclk\,
	combout => \RAM_controller|writeDir_32\(9));

-- Location: LCCOMB_X14_Y12_N8
\RAM_controller|Add5~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add5~53_combout\ = (\RAM_controller|Add5~33_combout\ & ((\RAM_controller|Write_addressing~4_combout\) # ((!\RAM_controller|Write_addressing~7_combout\ & \RAM_controller|writeEna_32~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Write_addressing~4_combout\,
	datab => \RAM_controller|Write_addressing~7_combout\,
	datac => \RAM_controller|Add5~33_combout\,
	datad => \RAM_controller|writeEna_32~0_combout\,
	combout => \RAM_controller|Add5~53_combout\);

-- Location: LCCOMB_X14_Y12_N24
\RAM_controller|writeDir_32[10]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_32\(10) = (GLOBAL(\RAM_controller|writeDir_32[15]~1clkctrl_outclk\) & ((\RAM_controller|Add5~53_combout\))) # (!GLOBAL(\RAM_controller|writeDir_32[15]~1clkctrl_outclk\) & (\RAM_controller|writeDir_32\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|writeDir_32\(10),
	datac => \RAM_controller|Add5~53_combout\,
	datad => \RAM_controller|writeDir_32[15]~1clkctrl_outclk\,
	combout => \RAM_controller|writeDir_32\(10));

-- Location: LCCOMB_X14_Y12_N18
\RAM_controller|Add5~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add5~54_combout\ = (\RAM_controller|Add5~35_combout\ & ((\RAM_controller|Write_addressing~4_combout\) # ((!\RAM_controller|Write_addressing~7_combout\ & \RAM_controller|writeEna_32~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Write_addressing~4_combout\,
	datab => \RAM_controller|Write_addressing~7_combout\,
	datac => \RAM_controller|Add5~35_combout\,
	datad => \RAM_controller|writeEna_32~0_combout\,
	combout => \RAM_controller|Add5~54_combout\);

-- Location: LCCOMB_X14_Y12_N14
\RAM_controller|writeDir_32[11]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_32\(11) = (GLOBAL(\RAM_controller|writeDir_32[15]~1clkctrl_outclk\) & ((\RAM_controller|Add5~54_combout\))) # (!GLOBAL(\RAM_controller|writeDir_32[15]~1clkctrl_outclk\) & (\RAM_controller|writeDir_32\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|writeDir_32\(11),
	datac => \RAM_controller|writeDir_32[15]~1clkctrl_outclk\,
	datad => \RAM_controller|Add5~54_combout\,
	combout => \RAM_controller|writeDir_32\(11));

-- Location: LCCOMB_X15_Y12_N0
\RAM_controller|Add5~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add5~55_combout\ = (\RAM_controller|Add5~37_combout\ & ((\RAM_controller|Write_addressing~4_combout\) # ((!\RAM_controller|Write_addressing~7_combout\ & \RAM_controller|writeEna_32~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Write_addressing~7_combout\,
	datab => \RAM_controller|Write_addressing~4_combout\,
	datac => \RAM_controller|writeEna_32~0_combout\,
	datad => \RAM_controller|Add5~37_combout\,
	combout => \RAM_controller|Add5~55_combout\);

-- Location: LCCOMB_X15_Y12_N30
\RAM_controller|writeDir_32[12]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_32\(12) = (GLOBAL(\RAM_controller|writeDir_32[15]~1clkctrl_outclk\) & ((\RAM_controller|Add5~55_combout\))) # (!GLOBAL(\RAM_controller|writeDir_32[15]~1clkctrl_outclk\) & (\RAM_controller|writeDir_32\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeDir_32\(12),
	datac => \RAM_controller|writeDir_32[15]~1clkctrl_outclk\,
	datad => \RAM_controller|Add5~55_combout\,
	combout => \RAM_controller|writeDir_32\(12));

-- Location: LCCOMB_X14_Y20_N16
\RAM_controller|readDir_32[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_32[0]~1_combout\ = (\RAM_controller|Add40~0_combout\ & ((\RAM_controller|read_addressing~1_combout\) # ((\RAM_controller|LessThan23~1_combout\ & !\RAM_controller|read_addressing~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan23~1_combout\,
	datab => \RAM_controller|Add40~0_combout\,
	datac => \RAM_controller|read_addressing~3_combout\,
	datad => \RAM_controller|read_addressing~1_combout\,
	combout => \RAM_controller|readDir_32[0]~1_combout\);

-- Location: LCCOMB_X14_Y20_N10
\RAM_controller|readDir_32[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_32\(0) = (GLOBAL(\RAM_controller|readDir_32[15]~0clkctrl_outclk\) & (\RAM_controller|readDir_32[0]~1_combout\)) # (!GLOBAL(\RAM_controller|readDir_32[15]~0clkctrl_outclk\) & ((\RAM_controller|readDir_32\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|readDir_32[0]~1_combout\,
	datac => \RAM_controller|readDir_32[15]~0clkctrl_outclk\,
	datad => \RAM_controller|readDir_32\(0),
	combout => \RAM_controller|readDir_32\(0));

-- Location: LCCOMB_X11_Y20_N14
\RAM_controller|readDir_32[1]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_32[1]~2_combout\ = (\RAM_controller|Add40~2_combout\ & ((\RAM_controller|read_addressing~1_combout\) # ((\RAM_controller|LessThan23~1_combout\ & !\RAM_controller|read_addressing~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan23~1_combout\,
	datab => \RAM_controller|read_addressing~3_combout\,
	datac => \RAM_controller|Add40~2_combout\,
	datad => \RAM_controller|read_addressing~1_combout\,
	combout => \RAM_controller|readDir_32[1]~2_combout\);

-- Location: LCCOMB_X11_Y20_N10
\RAM_controller|readDir_32[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_32\(1) = (GLOBAL(\RAM_controller|readDir_32[15]~0clkctrl_outclk\) & ((\RAM_controller|readDir_32[1]~2_combout\))) # (!GLOBAL(\RAM_controller|readDir_32[15]~0clkctrl_outclk\) & (\RAM_controller|readDir_32\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|readDir_32\(1),
	datac => \RAM_controller|readDir_32[1]~2_combout\,
	datad => \RAM_controller|readDir_32[15]~0clkctrl_outclk\,
	combout => \RAM_controller|readDir_32\(1));

-- Location: LCCOMB_X11_Y20_N20
\RAM_controller|readDir_32[2]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_32[2]~3_combout\ = (\RAM_controller|Add40~4_combout\ & ((\RAM_controller|read_addressing~1_combout\) # ((\RAM_controller|LessThan23~1_combout\ & !\RAM_controller|read_addressing~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan23~1_combout\,
	datab => \RAM_controller|read_addressing~3_combout\,
	datac => \RAM_controller|Add40~4_combout\,
	datad => \RAM_controller|read_addressing~1_combout\,
	combout => \RAM_controller|readDir_32[2]~3_combout\);

-- Location: LCCOMB_X11_Y20_N8
\RAM_controller|readDir_32[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_32\(2) = (GLOBAL(\RAM_controller|readDir_32[15]~0clkctrl_outclk\) & ((\RAM_controller|readDir_32[2]~3_combout\))) # (!GLOBAL(\RAM_controller|readDir_32[15]~0clkctrl_outclk\) & (\RAM_controller|readDir_32\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|readDir_32\(2),
	datac => \RAM_controller|readDir_32[2]~3_combout\,
	datad => \RAM_controller|readDir_32[15]~0clkctrl_outclk\,
	combout => \RAM_controller|readDir_32\(2));

-- Location: LCCOMB_X11_Y20_N6
\RAM_controller|readDir_32[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_32[3]~4_combout\ = (\RAM_controller|Add40~6_combout\ & ((\RAM_controller|read_addressing~1_combout\) # ((\RAM_controller|LessThan23~1_combout\ & !\RAM_controller|read_addressing~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan23~1_combout\,
	datab => \RAM_controller|read_addressing~3_combout\,
	datac => \RAM_controller|Add40~6_combout\,
	datad => \RAM_controller|read_addressing~1_combout\,
	combout => \RAM_controller|readDir_32[3]~4_combout\);

-- Location: LCCOMB_X11_Y20_N22
\RAM_controller|readDir_32[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_32\(3) = (GLOBAL(\RAM_controller|readDir_32[15]~0clkctrl_outclk\) & (\RAM_controller|readDir_32[3]~4_combout\)) # (!GLOBAL(\RAM_controller|readDir_32[15]~0clkctrl_outclk\) & ((\RAM_controller|readDir_32\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|readDir_32[3]~4_combout\,
	datac => \RAM_controller|readDir_32\(3),
	datad => \RAM_controller|readDir_32[15]~0clkctrl_outclk\,
	combout => \RAM_controller|readDir_32\(3));

-- Location: LCCOMB_X11_Y20_N12
\RAM_controller|readDir_32[4]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_32[4]~5_combout\ = (\RAM_controller|Add40~8_combout\ & ((\RAM_controller|read_addressing~1_combout\) # ((\RAM_controller|LessThan23~1_combout\ & !\RAM_controller|read_addressing~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan23~1_combout\,
	datab => \RAM_controller|read_addressing~3_combout\,
	datac => \RAM_controller|Add40~8_combout\,
	datad => \RAM_controller|read_addressing~1_combout\,
	combout => \RAM_controller|readDir_32[4]~5_combout\);

-- Location: LCCOMB_X11_Y20_N4
\RAM_controller|readDir_32[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_32\(4) = (GLOBAL(\RAM_controller|readDir_32[15]~0clkctrl_outclk\) & (\RAM_controller|readDir_32[4]~5_combout\)) # (!GLOBAL(\RAM_controller|readDir_32[15]~0clkctrl_outclk\) & ((\RAM_controller|readDir_32\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|readDir_32[4]~5_combout\,
	datab => \RAM_controller|readDir_32\(4),
	datad => \RAM_controller|readDir_32[15]~0clkctrl_outclk\,
	combout => \RAM_controller|readDir_32\(4));

-- Location: LCCOMB_X14_Y20_N30
\RAM_controller|Add31~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add31~45_combout\ = (\RAM_controller|Add31~23_combout\ & ((\RAM_controller|read_addressing~1_combout\) # ((\RAM_controller|LessThan23~1_combout\ & !\RAM_controller|read_addressing~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add31~23_combout\,
	datab => \RAM_controller|read_addressing~1_combout\,
	datac => \RAM_controller|LessThan23~1_combout\,
	datad => \RAM_controller|read_addressing~3_combout\,
	combout => \RAM_controller|Add31~45_combout\);

-- Location: LCCOMB_X14_Y20_N8
\RAM_controller|readDir_32[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_32\(5) = (GLOBAL(\RAM_controller|readDir_32[15]~0clkctrl_outclk\) & (\RAM_controller|Add31~45_combout\)) # (!GLOBAL(\RAM_controller|readDir_32[15]~0clkctrl_outclk\) & ((\RAM_controller|readDir_32\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add31~45_combout\,
	datac => \RAM_controller|readDir_32\(5),
	datad => \RAM_controller|readDir_32[15]~0clkctrl_outclk\,
	combout => \RAM_controller|readDir_32\(5));

-- Location: LCCOMB_X11_Y20_N16
\RAM_controller|Add31~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add31~49_combout\ = (\RAM_controller|Add31~25_combout\ & ((\RAM_controller|read_addressing~1_combout\) # ((!\RAM_controller|read_addressing~3_combout\ & \RAM_controller|LessThan23~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|read_addressing~3_combout\,
	datab => \RAM_controller|Add31~25_combout\,
	datac => \RAM_controller|LessThan23~1_combout\,
	datad => \RAM_controller|read_addressing~1_combout\,
	combout => \RAM_controller|Add31~49_combout\);

-- Location: LCCOMB_X11_Y20_N18
\RAM_controller|readDir_32[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_32\(6) = (GLOBAL(\RAM_controller|readDir_32[15]~0clkctrl_outclk\) & (\RAM_controller|Add31~49_combout\)) # (!GLOBAL(\RAM_controller|readDir_32[15]~0clkctrl_outclk\) & ((\RAM_controller|readDir_32\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add31~49_combout\,
	datac => \RAM_controller|readDir_32\(6),
	datad => \RAM_controller|readDir_32[15]~0clkctrl_outclk\,
	combout => \RAM_controller|readDir_32\(6));

-- Location: LCCOMB_X15_Y20_N24
\RAM_controller|Add31~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add31~50_combout\ = (\RAM_controller|Add31~27_combout\ & ((\RAM_controller|read_addressing~1_combout\) # ((!\RAM_controller|read_addressing~3_combout\ & \RAM_controller|LessThan23~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|read_addressing~1_combout\,
	datab => \RAM_controller|read_addressing~3_combout\,
	datac => \RAM_controller|Add31~27_combout\,
	datad => \RAM_controller|LessThan23~1_combout\,
	combout => \RAM_controller|Add31~50_combout\);

-- Location: LCCOMB_X15_Y20_N22
\RAM_controller|readDir_32[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_32\(7) = (GLOBAL(\RAM_controller|readDir_32[15]~0clkctrl_outclk\) & (\RAM_controller|Add31~50_combout\)) # (!GLOBAL(\RAM_controller|readDir_32[15]~0clkctrl_outclk\) & ((\RAM_controller|readDir_32\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add31~50_combout\,
	datac => \RAM_controller|readDir_32\(7),
	datad => \RAM_controller|readDir_32[15]~0clkctrl_outclk\,
	combout => \RAM_controller|readDir_32\(7));

-- Location: LCCOMB_X14_Y20_N28
\RAM_controller|Add31~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add31~51_combout\ = (\RAM_controller|Add31~29_combout\ & ((\RAM_controller|read_addressing~1_combout\) # ((!\RAM_controller|read_addressing~3_combout\ & \RAM_controller|LessThan23~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add31~29_combout\,
	datab => \RAM_controller|read_addressing~3_combout\,
	datac => \RAM_controller|LessThan23~1_combout\,
	datad => \RAM_controller|read_addressing~1_combout\,
	combout => \RAM_controller|Add31~51_combout\);

-- Location: LCCOMB_X14_Y20_N18
\RAM_controller|readDir_32[8]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_32\(8) = (GLOBAL(\RAM_controller|readDir_32[15]~0clkctrl_outclk\) & ((\RAM_controller|Add31~51_combout\))) # (!GLOBAL(\RAM_controller|readDir_32[15]~0clkctrl_outclk\) & (\RAM_controller|readDir_32\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|readDir_32\(8),
	datac => \RAM_controller|readDir_32[15]~0clkctrl_outclk\,
	datad => \RAM_controller|Add31~51_combout\,
	combout => \RAM_controller|readDir_32\(8));

-- Location: LCCOMB_X14_Y20_N22
\RAM_controller|Add31~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add31~52_combout\ = (\RAM_controller|Add31~31_combout\ & ((\RAM_controller|read_addressing~1_combout\) # ((\RAM_controller|LessThan23~1_combout\ & !\RAM_controller|read_addressing~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan23~1_combout\,
	datab => \RAM_controller|read_addressing~3_combout\,
	datac => \RAM_controller|read_addressing~1_combout\,
	datad => \RAM_controller|Add31~31_combout\,
	combout => \RAM_controller|Add31~52_combout\);

-- Location: LCCOMB_X14_Y20_N20
\RAM_controller|readDir_32[9]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_32\(9) = (GLOBAL(\RAM_controller|readDir_32[15]~0clkctrl_outclk\) & ((\RAM_controller|Add31~52_combout\))) # (!GLOBAL(\RAM_controller|readDir_32[15]~0clkctrl_outclk\) & (\RAM_controller|readDir_32\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|readDir_32\(9),
	datac => \RAM_controller|Add31~52_combout\,
	datad => \RAM_controller|readDir_32[15]~0clkctrl_outclk\,
	combout => \RAM_controller|readDir_32\(9));

-- Location: LCCOMB_X14_Y20_N4
\RAM_controller|Add31~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add31~53_combout\ = (\RAM_controller|Add31~33_combout\ & ((\RAM_controller|read_addressing~1_combout\) # ((\RAM_controller|LessThan23~1_combout\ & !\RAM_controller|read_addressing~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan23~1_combout\,
	datab => \RAM_controller|read_addressing~3_combout\,
	datac => \RAM_controller|Add31~33_combout\,
	datad => \RAM_controller|read_addressing~1_combout\,
	combout => \RAM_controller|Add31~53_combout\);

-- Location: LCCOMB_X14_Y20_N2
\RAM_controller|readDir_32[10]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_32\(10) = (GLOBAL(\RAM_controller|readDir_32[15]~0clkctrl_outclk\) & ((\RAM_controller|Add31~53_combout\))) # (!GLOBAL(\RAM_controller|readDir_32[15]~0clkctrl_outclk\) & (\RAM_controller|readDir_32\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|readDir_32\(10),
	datac => \RAM_controller|Add31~53_combout\,
	datad => \RAM_controller|readDir_32[15]~0clkctrl_outclk\,
	combout => \RAM_controller|readDir_32\(10));

-- Location: LCCOMB_X14_Y20_N6
\RAM_controller|Add31~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add31~54_combout\ = (\RAM_controller|Add31~35_combout\ & ((\RAM_controller|read_addressing~1_combout\) # ((\RAM_controller|LessThan23~1_combout\ & !\RAM_controller|read_addressing~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan23~1_combout\,
	datab => \RAM_controller|read_addressing~1_combout\,
	datac => \RAM_controller|Add31~35_combout\,
	datad => \RAM_controller|read_addressing~3_combout\,
	combout => \RAM_controller|Add31~54_combout\);

-- Location: LCCOMB_X14_Y20_N0
\RAM_controller|readDir_32[11]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_32\(11) = (GLOBAL(\RAM_controller|readDir_32[15]~0clkctrl_outclk\) & ((\RAM_controller|Add31~54_combout\))) # (!GLOBAL(\RAM_controller|readDir_32[15]~0clkctrl_outclk\) & (\RAM_controller|readDir_32\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|readDir_32\(11),
	datac => \RAM_controller|readDir_32[15]~0clkctrl_outclk\,
	datad => \RAM_controller|Add31~54_combout\,
	combout => \RAM_controller|readDir_32\(11));

-- Location: LCCOMB_X14_Y20_N24
\RAM_controller|Add31~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add31~55_combout\ = (\RAM_controller|Add31~37_combout\ & ((\RAM_controller|read_addressing~1_combout\) # ((\RAM_controller|LessThan23~1_combout\ & !\RAM_controller|read_addressing~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan23~1_combout\,
	datab => \RAM_controller|read_addressing~1_combout\,
	datac => \RAM_controller|Add31~37_combout\,
	datad => \RAM_controller|read_addressing~3_combout\,
	combout => \RAM_controller|Add31~55_combout\);

-- Location: LCCOMB_X14_Y20_N26
\RAM_controller|readDir_32[12]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_32\(12) = (GLOBAL(\RAM_controller|readDir_32[15]~0clkctrl_outclk\) & ((\RAM_controller|Add31~55_combout\))) # (!GLOBAL(\RAM_controller|readDir_32[15]~0clkctrl_outclk\) & (\RAM_controller|readDir_32\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|readDir_32\(12),
	datac => \RAM_controller|readDir_32[15]~0clkctrl_outclk\,
	datad => \RAM_controller|Add31~55_combout\,
	combout => \RAM_controller|readDir_32\(12));

-- Location: M9K_X25_Y8_N0
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a16\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode369w\(3),
	portbre => \RAM_controller|readEna_32~4_combout\,
	clk0 => \CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode369w\(3),
	ena1 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode369w\(3),
	clr1 => \SW[1]~inputclkctrl_outclk\,
	portadatain => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\);

-- Location: FF_X10_Y20_N7
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~2_combout\,
	ena => \RAM_controller|readEna_32~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(0));

-- Location: LCCOMB_X17_Y13_N8
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode379w[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode379w\(3) = (!\RAM_controller|writeDir_32\(14) & (\RAM_controller|writeDir_32\(13) & (\RAM_controller|writeEna_32~1_combout\ & \RAM_controller|writeDir_32\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeDir_32\(14),
	datab => \RAM_controller|writeDir_32\(13),
	datac => \RAM_controller|writeEna_32~1_combout\,
	datad => \RAM_controller|writeDir_32\(15),
	combout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode379w\(3));

-- Location: LCCOMB_X10_Y20_N22
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode379w[3]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode379w[3]~0_combout\ = (\RAM_controller|readDir_32\(13) & (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~0_combout\ & 
-- (!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~3_combout\ & \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|readDir_32\(13),
	datab => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~0_combout\,
	datac => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~3_combout\,
	datad => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~1_combout\,
	combout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode379w[3]~0_combout\);

-- Location: M9K_X13_Y9_N0
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a20\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode379w\(3),
	portbre => \RAM_controller|readEna_32~4_combout\,
	clk0 => \CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode379w\(3),
	ena1 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode379w[3]~0_combout\,
	clr1 => \SW[1]~inputclkctrl_outclk\,
	portadatain => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X17_Y9_N0
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~0_combout\ = (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(1) & (((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(0))))) # 
-- (!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(1) & ((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a20~portbdataout\))) # (!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a16~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a16~portbdataout\,
	datac => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(0),
	datad => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a20~portbdataout\,
	combout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~0_combout\);

-- Location: LCCOMB_X17_Y13_N16
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode399w[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode399w\(3) = (\RAM_controller|writeDir_32\(14) & (\RAM_controller|writeDir_32\(15) & (\RAM_controller|writeDir_32\(13) & \RAM_controller|writeEna_32~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeDir_32\(14),
	datab => \RAM_controller|writeDir_32\(15),
	datac => \RAM_controller|writeDir_32\(13),
	datad => \RAM_controller|writeEna_32~1_combout\,
	combout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode399w\(3));

-- Location: LCCOMB_X10_Y20_N26
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode399w[3]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode399w[3]~0_combout\ = (\RAM_controller|readDir_32\(13) & (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~1_combout\ & (\RAM_controller|readDir_32\(14) & 
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|readDir_32\(13),
	datab => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~1_combout\,
	datac => \RAM_controller|readDir_32\(14),
	datad => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~0_combout\,
	combout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode399w[3]~0_combout\);

-- Location: M9K_X25_Y7_N0
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a28\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode399w\(3),
	portbre => \RAM_controller|readEna_32~4_combout\,
	clk0 => \CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode399w\(3),
	ena1 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode399w[3]~0_combout\,
	clr1 => \SW[1]~inputclkctrl_outclk\,
	portadatain => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X17_Y13_N22
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode389w[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode389w\(3) = (\RAM_controller|writeDir_32\(14) & (\RAM_controller|writeDir_32\(15) & (!\RAM_controller|writeDir_32\(13) & \RAM_controller|writeEna_32~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeDir_32\(14),
	datab => \RAM_controller|writeDir_32\(15),
	datac => \RAM_controller|writeDir_32\(13),
	datad => \RAM_controller|writeEna_32~1_combout\,
	combout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode389w\(3));

-- Location: LCCOMB_X10_Y20_N8
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode389w[3]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode389w[3]~0_combout\ = (\RAM_controller|readDir_32\(14) & (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~0_combout\ & 
-- (!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~2_combout\ & \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|readDir_32\(14),
	datab => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~0_combout\,
	datac => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~2_combout\,
	datad => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~1_combout\,
	combout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode389w[3]~0_combout\);

-- Location: M9K_X25_Y5_N0
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a24\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode389w\(3),
	portbre => \RAM_controller|readEna_32~4_combout\,
	clk0 => \CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode389w\(3),
	ena1 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode389w[3]~0_combout\,
	clr1 => \SW[1]~inputclkctrl_outclk\,
	portadatain => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X17_Y9_N2
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~1_combout\ = (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(1) & ((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~0_combout\ & 
-- (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a28~portbdataout\)) # (!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~0_combout\ & 
-- ((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a24~portbdataout\))))) # (!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~0_combout\,
	datac => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a28~portbdataout\,
	datad => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a24~portbdataout\,
	combout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~1_combout\);

-- Location: FF_X10_Y20_N17
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~1_combout\,
	ena => \RAM_controller|readEna_32~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(2));

-- Location: LCCOMB_X6_Y20_N28
\VGA_controller|LessThan6~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|LessThan6~0_combout\ = ((!\VGA_controller|h_count\(7) & !\VGA_controller|h_count\(8))) # (!\VGA_controller|h_count\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|h_count\(9),
	datac => \VGA_controller|h_count\(7),
	datad => \VGA_controller|h_count\(8),
	combout => \VGA_controller|LessThan6~0_combout\);

-- Location: FF_X6_Y20_N29
\VGA_controller|video_on_h\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \VGA_controller|LessThan6~0_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|video_on_h~q\);

-- Location: LCCOMB_X6_Y20_N16
\VGA_controller|LessThan7~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|LessThan7~0_combout\ = (\VGA_controller|v_count\(7) & (\VGA_controller|v_count\(8) & (\VGA_controller|v_count\(6) & \VGA_controller|v_count\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|v_count\(7),
	datab => \VGA_controller|v_count\(8),
	datac => \VGA_controller|v_count\(6),
	datad => \VGA_controller|v_count\(5),
	combout => \VGA_controller|LessThan7~0_combout\);

-- Location: LCCOMB_X6_Y20_N26
\VGA_controller|LessThan7~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|LessThan7~1_combout\ = (!\VGA_controller|v_count\(9) & !\VGA_controller|LessThan7~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|v_count\(9),
	datad => \VGA_controller|LessThan7~0_combout\,
	combout => \VGA_controller|LessThan7~1_combout\);

-- Location: FF_X6_Y20_N27
\VGA_controller|video_on_v\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \VGA_controller|LessThan7~1_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|video_on_v~q\);

-- Location: LCCOMB_X22_Y14_N26
\RAM_controller|Par_Reg~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Par_Reg~2_combout\ = (\RAM_controller|v_count_write_aux\(6) & (\RAM_controller|v_count_write_aux\(8) & \RAM_controller|v_count_write_aux\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(6),
	datab => \RAM_controller|v_count_write_aux\(8),
	datad => \RAM_controller|v_count_write_aux\(7),
	combout => \RAM_controller|Par_Reg~2_combout\);

-- Location: LCCOMB_X22_Y14_N16
\RAM_controller|Par_Reg~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Par_Reg~1_combout\ = (\RAM_controller|v_count_write_aux\(1) & (\RAM_controller|v_count_write_aux\(3) & (\RAM_controller|v_count_write_aux\(2) & \RAM_controller|v_count_write_aux\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(1),
	datab => \RAM_controller|v_count_write_aux\(3),
	datac => \RAM_controller|v_count_write_aux\(2),
	datad => \RAM_controller|v_count_write_aux\(4),
	combout => \RAM_controller|Par_Reg~1_combout\);

-- Location: LCCOMB_X22_Y14_N2
\RAM_controller|Par_Reg~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Par_Reg~3_combout\ = (\RAM_controller|v_count_write_aux\(9)) # ((\RAM_controller|Par_Reg~2_combout\ & ((\RAM_controller|v_count_write_aux\(5)) # (\RAM_controller|Par_Reg~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(9),
	datab => \RAM_controller|v_count_write_aux\(5),
	datac => \RAM_controller|Par_Reg~2_combout\,
	datad => \RAM_controller|Par_Reg~1_combout\,
	combout => \RAM_controller|Par_Reg~3_combout\);

-- Location: LCCOMB_X22_Y14_N30
\RAM_controller|Par_Reg~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Par_Reg~4_combout\ = (\RAM_controller|Par_Reg~3_combout\) # ((!\RAM_controller|v_count_write_aux\(8) & ((\RAM_controller|LessThan11~0_combout\) # (!\RAM_controller|Par_Reg~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(8),
	datab => \RAM_controller|Par_Reg~0_combout\,
	datac => \RAM_controller|LessThan11~0_combout\,
	datad => \RAM_controller|Par_Reg~3_combout\,
	combout => \RAM_controller|Par_Reg~4_combout\);

-- Location: LCCOMB_X22_Y13_N8
\RAM_controller|Decoder0~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~67_combout\ = (!\RAM_controller|v_count_write_aux\(4) & (\RAM_controller|v_count_write_aux\(7) & (\RAM_controller|v_count_write_aux\(5) & \RAM_controller|v_count_write_aux\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(4),
	datab => \RAM_controller|v_count_write_aux\(7),
	datac => \RAM_controller|v_count_write_aux\(5),
	datad => \RAM_controller|v_count_write_aux\(6),
	combout => \RAM_controller|Decoder0~67_combout\);

-- Location: LCCOMB_X23_Y14_N30
\RAM_controller|Decoder0~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~23_combout\ = (\RAM_controller|v_count_write_aux\(3) & (!\RAM_controller|v_count_write_aux\(1) & (!\RAM_controller|v_count_write_aux\(0) & \RAM_controller|v_count_write_aux\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(3),
	datab => \RAM_controller|v_count_write_aux\(1),
	datac => \RAM_controller|v_count_write_aux\(0),
	datad => \RAM_controller|v_count_write_aux\(2),
	combout => \RAM_controller|Decoder0~23_combout\);

-- Location: LCCOMB_X21_Y13_N2
\RAM_controller|Decoder0~81\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~81_combout\ = (\RAM_controller|Decoder0~67_combout\ & \RAM_controller|Decoder0~23_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~67_combout\,
	datad => \RAM_controller|Decoder0~23_combout\,
	combout => \RAM_controller|Decoder0~81_combout\);

-- Location: LCCOMB_X21_Y13_N28
\RAM_controller|Parity_register[236]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(236) = (\RAM_controller|Decoder0~81_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~81_combout\ & ((\RAM_controller|Parity_register\(236))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Par_Reg~4_combout\,
	datac => \RAM_controller|Parity_register\(236),
	datad => \RAM_controller|Decoder0~81_combout\,
	combout => \RAM_controller|Parity_register\(236));

-- Location: LCCOMB_X22_Y13_N16
\RAM_controller|Decoder0~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~7_combout\ = (\RAM_controller|v_count_write_aux\(0) & (\RAM_controller|v_count_write_aux\(2) & (\RAM_controller|v_count_write_aux\(3) & !\RAM_controller|v_count_write_aux\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(0),
	datab => \RAM_controller|v_count_write_aux\(2),
	datac => \RAM_controller|v_count_write_aux\(3),
	datad => \RAM_controller|v_count_write_aux\(1),
	combout => \RAM_controller|Decoder0~7_combout\);

-- Location: LCCOMB_X22_Y13_N4
\RAM_controller|Decoder0~80\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~80_combout\ = (\RAM_controller|Decoder0~7_combout\ & \RAM_controller|Decoder0~67_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~7_combout\,
	datad => \RAM_controller|Decoder0~67_combout\,
	combout => \RAM_controller|Decoder0~80_combout\);

-- Location: LCCOMB_X22_Y13_N10
\RAM_controller|Parity_register[237]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(237) = (\RAM_controller|Decoder0~80_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~80_combout\ & (\RAM_controller|Parity_register\(237)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(237),
	datac => \RAM_controller|Decoder0~80_combout\,
	datad => \RAM_controller|Par_Reg~4_combout\,
	combout => \RAM_controller|Parity_register\(237));

-- Location: LCCOMB_X21_Y13_N16
\RAM_controller|Mux0~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~38_combout\ = (!\VGA_controller|Vcount\(1) & ((\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(237)))) # (!\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(236)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(236),
	datab => \VGA_controller|Vcount\(1),
	datac => \RAM_controller|Parity_register\(237),
	datad => \VGA_controller|Vcount\(0),
	combout => \RAM_controller|Mux0~38_combout\);

-- Location: LCCOMB_X23_Y17_N2
\RAM_controller|Decoder0~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~25_combout\ = (\RAM_controller|v_count_write_aux\(2) & (\RAM_controller|v_count_write_aux\(1) & (\RAM_controller|v_count_write_aux\(0) & !\RAM_controller|v_count_write_aux\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(2),
	datab => \RAM_controller|v_count_write_aux\(1),
	datac => \RAM_controller|v_count_write_aux\(0),
	datad => \RAM_controller|v_count_write_aux\(3),
	combout => \RAM_controller|Decoder0~25_combout\);

-- Location: LCCOMB_X21_Y17_N12
\RAM_controller|Decoder0~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~71_combout\ = (\RAM_controller|Decoder0~67_combout\ & \RAM_controller|Decoder0~25_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Decoder0~67_combout\,
	datac => \RAM_controller|Decoder0~25_combout\,
	combout => \RAM_controller|Decoder0~71_combout\);

-- Location: LCCOMB_X21_Y17_N30
\RAM_controller|Parity_register[231]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(231) = (\RAM_controller|Decoder0~71_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~71_combout\ & (\RAM_controller|Parity_register\(231)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(231),
	datac => \RAM_controller|Par_Reg~4_combout\,
	datad => \RAM_controller|Decoder0~71_combout\,
	combout => \RAM_controller|Parity_register\(231));

-- Location: LCCOMB_X23_Y17_N8
\RAM_controller|Decoder0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~1_combout\ = (\RAM_controller|v_count_write_aux\(2) & (!\RAM_controller|v_count_write_aux\(1) & (\RAM_controller|v_count_write_aux\(0) & !\RAM_controller|v_count_write_aux\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(2),
	datab => \RAM_controller|v_count_write_aux\(1),
	datac => \RAM_controller|v_count_write_aux\(0),
	datad => \RAM_controller|v_count_write_aux\(3),
	combout => \RAM_controller|Decoder0~1_combout\);

-- Location: LCCOMB_X22_Y17_N6
\RAM_controller|Decoder0~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~68_combout\ = (\RAM_controller|Decoder0~67_combout\ & \RAM_controller|Decoder0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~67_combout\,
	datad => \RAM_controller|Decoder0~1_combout\,
	combout => \RAM_controller|Decoder0~68_combout\);

-- Location: LCCOMB_X19_Y17_N22
\RAM_controller|Parity_register[229]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(229) = (\RAM_controller|Decoder0~68_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~68_combout\ & (\RAM_controller|Parity_register\(229)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(229),
	datac => \RAM_controller|Par_Reg~4_combout\,
	datad => \RAM_controller|Decoder0~68_combout\,
	combout => \RAM_controller|Parity_register\(229));

-- Location: LCCOMB_X23_Y17_N24
\RAM_controller|Decoder0~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~19_combout\ = (\RAM_controller|v_count_write_aux\(2) & (!\RAM_controller|v_count_write_aux\(1) & (!\RAM_controller|v_count_write_aux\(0) & !\RAM_controller|v_count_write_aux\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(2),
	datab => \RAM_controller|v_count_write_aux\(1),
	datac => \RAM_controller|v_count_write_aux\(0),
	datad => \RAM_controller|v_count_write_aux\(3),
	combout => \RAM_controller|Decoder0~19_combout\);

-- Location: LCCOMB_X19_Y17_N20
\RAM_controller|Decoder0~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~70_combout\ = (\RAM_controller|Decoder0~67_combout\ & \RAM_controller|Decoder0~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~67_combout\,
	datad => \RAM_controller|Decoder0~19_combout\,
	combout => \RAM_controller|Decoder0~70_combout\);

-- Location: LCCOMB_X19_Y17_N4
\RAM_controller|Parity_register[228]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(228) = (\RAM_controller|Decoder0~70_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~70_combout\ & (\RAM_controller|Parity_register\(228)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(228),
	datac => \RAM_controller|Par_Reg~4_combout\,
	datad => \RAM_controller|Decoder0~70_combout\,
	combout => \RAM_controller|Parity_register\(228));

-- Location: LCCOMB_X23_Y17_N16
\RAM_controller|Decoder0~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~11_combout\ = (\RAM_controller|v_count_write_aux\(2) & (\RAM_controller|v_count_write_aux\(1) & (!\RAM_controller|v_count_write_aux\(0) & !\RAM_controller|v_count_write_aux\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(2),
	datab => \RAM_controller|v_count_write_aux\(1),
	datac => \RAM_controller|v_count_write_aux\(0),
	datad => \RAM_controller|v_count_write_aux\(3),
	combout => \RAM_controller|Decoder0~11_combout\);

-- Location: LCCOMB_X19_Y17_N24
\RAM_controller|Decoder0~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~69_combout\ = (\RAM_controller|Decoder0~67_combout\ & \RAM_controller|Decoder0~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~67_combout\,
	datad => \RAM_controller|Decoder0~11_combout\,
	combout => \RAM_controller|Decoder0~69_combout\);

-- Location: LCCOMB_X19_Y17_N2
\RAM_controller|Parity_register[230]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(230) = (\RAM_controller|Decoder0~69_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~69_combout\ & (\RAM_controller|Parity_register\(230)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(230),
	datac => \RAM_controller|Par_Reg~4_combout\,
	datad => \RAM_controller|Decoder0~69_combout\,
	combout => \RAM_controller|Parity_register\(230));

-- Location: LCCOMB_X19_Y17_N28
\RAM_controller|Mux0~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~31_combout\ = (\VGA_controller|Vcount\(0) & (\VGA_controller|Vcount\(1))) # (!\VGA_controller|Vcount\(0) & ((\VGA_controller|Vcount\(1) & ((\RAM_controller|Parity_register\(230)))) # (!\VGA_controller|Vcount\(1) & 
-- (\RAM_controller|Parity_register\(228)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datab => \VGA_controller|Vcount\(1),
	datac => \RAM_controller|Parity_register\(228),
	datad => \RAM_controller|Parity_register\(230),
	combout => \RAM_controller|Mux0~31_combout\);

-- Location: LCCOMB_X19_Y17_N12
\RAM_controller|Mux0~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~32_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Mux0~31_combout\ & (\RAM_controller|Parity_register\(231))) # (!\RAM_controller|Mux0~31_combout\ & ((\RAM_controller|Parity_register\(229)))))) # 
-- (!\VGA_controller|Vcount\(0) & (((\RAM_controller|Mux0~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datab => \RAM_controller|Parity_register\(231),
	datac => \RAM_controller|Parity_register\(229),
	datad => \RAM_controller|Mux0~31_combout\,
	combout => \RAM_controller|Mux0~32_combout\);

-- Location: LCCOMB_X23_Y14_N20
\RAM_controller|Decoder0~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~27_combout\ = (\RAM_controller|v_count_write_aux\(3) & (\RAM_controller|v_count_write_aux\(1) & (\RAM_controller|v_count_write_aux\(0) & !\RAM_controller|v_count_write_aux\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(3),
	datab => \RAM_controller|v_count_write_aux\(1),
	datac => \RAM_controller|v_count_write_aux\(0),
	datad => \RAM_controller|v_count_write_aux\(2),
	combout => \RAM_controller|Decoder0~27_combout\);

-- Location: LCCOMB_X22_Y18_N30
\RAM_controller|Decoder0~75\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~75_combout\ = (\RAM_controller|Decoder0~67_combout\ & \RAM_controller|Decoder0~27_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~67_combout\,
	datad => \RAM_controller|Decoder0~27_combout\,
	combout => \RAM_controller|Decoder0~75_combout\);

-- Location: LCCOMB_X22_Y18_N6
\RAM_controller|Parity_register[235]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(235) = (\RAM_controller|Decoder0~75_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~75_combout\ & (\RAM_controller|Parity_register\(235)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(235),
	datac => \RAM_controller|Decoder0~75_combout\,
	datad => \RAM_controller|Par_Reg~4_combout\,
	combout => \RAM_controller|Parity_register\(235));

-- Location: LCCOMB_X23_Y17_N12
\RAM_controller|Decoder0~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~17_combout\ = (!\RAM_controller|v_count_write_aux\(2) & (!\RAM_controller|v_count_write_aux\(1) & (!\RAM_controller|v_count_write_aux\(0) & \RAM_controller|v_count_write_aux\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(2),
	datab => \RAM_controller|v_count_write_aux\(1),
	datac => \RAM_controller|v_count_write_aux\(0),
	datad => \RAM_controller|v_count_write_aux\(3),
	combout => \RAM_controller|Decoder0~17_combout\);

-- Location: LCCOMB_X22_Y18_N14
\RAM_controller|Decoder0~74\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~74_combout\ = (\RAM_controller|Decoder0~67_combout\ & \RAM_controller|Decoder0~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~67_combout\,
	datad => \RAM_controller|Decoder0~17_combout\,
	combout => \RAM_controller|Decoder0~74_combout\);

-- Location: LCCOMB_X22_Y18_N12
\RAM_controller|Parity_register[232]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(232) = (\RAM_controller|Decoder0~74_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~74_combout\ & ((\RAM_controller|Parity_register\(232))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~4_combout\,
	datac => \RAM_controller|Decoder0~74_combout\,
	datad => \RAM_controller|Parity_register\(232),
	combout => \RAM_controller|Parity_register\(232));

-- Location: LCCOMB_X23_Y14_N18
\RAM_controller|Decoder0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~3_combout\ = (\RAM_controller|v_count_write_aux\(3) & (!\RAM_controller|v_count_write_aux\(1) & (\RAM_controller|v_count_write_aux\(0) & !\RAM_controller|v_count_write_aux\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(3),
	datab => \RAM_controller|v_count_write_aux\(1),
	datac => \RAM_controller|v_count_write_aux\(0),
	datad => \RAM_controller|v_count_write_aux\(2),
	combout => \RAM_controller|Decoder0~3_combout\);

-- Location: LCCOMB_X21_Y18_N10
\RAM_controller|Decoder0~73\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~73_combout\ = (\RAM_controller|Decoder0~67_combout\ & \RAM_controller|Decoder0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~67_combout\,
	datad => \RAM_controller|Decoder0~3_combout\,
	combout => \RAM_controller|Decoder0~73_combout\);

-- Location: LCCOMB_X22_Y18_N16
\RAM_controller|Parity_register[233]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(233) = (\RAM_controller|Decoder0~73_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~73_combout\ & (\RAM_controller|Parity_register\(233)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(233),
	datac => \RAM_controller|Par_Reg~4_combout\,
	datad => \RAM_controller|Decoder0~73_combout\,
	combout => \RAM_controller|Parity_register\(233));

-- Location: LCCOMB_X22_Y18_N22
\RAM_controller|Mux0~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~33_combout\ = (\VGA_controller|Vcount\(1) & (((\VGA_controller|Vcount\(0))))) # (!\VGA_controller|Vcount\(1) & ((\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(233)))) # (!\VGA_controller|Vcount\(0) & 
-- (\RAM_controller|Parity_register\(232)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(232),
	datab => \VGA_controller|Vcount\(1),
	datac => \VGA_controller|Vcount\(0),
	datad => \RAM_controller|Parity_register\(233),
	combout => \RAM_controller|Mux0~33_combout\);

-- Location: LCCOMB_X23_Y14_N16
\RAM_controller|Decoder0~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~9_combout\ = (\RAM_controller|v_count_write_aux\(3) & (\RAM_controller|v_count_write_aux\(1) & (!\RAM_controller|v_count_write_aux\(0) & !\RAM_controller|v_count_write_aux\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(3),
	datab => \RAM_controller|v_count_write_aux\(1),
	datac => \RAM_controller|v_count_write_aux\(0),
	datad => \RAM_controller|v_count_write_aux\(2),
	combout => \RAM_controller|Decoder0~9_combout\);

-- Location: LCCOMB_X22_Y18_N10
\RAM_controller|Decoder0~72\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~72_combout\ = (\RAM_controller|Decoder0~67_combout\ & \RAM_controller|Decoder0~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~67_combout\,
	datad => \RAM_controller|Decoder0~9_combout\,
	combout => \RAM_controller|Decoder0~72_combout\);

-- Location: LCCOMB_X22_Y18_N18
\RAM_controller|Parity_register[234]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(234) = (\RAM_controller|Decoder0~72_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~72_combout\ & ((\RAM_controller|Parity_register\(234))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~4_combout\,
	datab => \RAM_controller|Parity_register\(234),
	datad => \RAM_controller|Decoder0~72_combout\,
	combout => \RAM_controller|Parity_register\(234));

-- Location: LCCOMB_X22_Y18_N8
\RAM_controller|Mux0~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~34_combout\ = (\VGA_controller|Vcount\(1) & ((\RAM_controller|Mux0~33_combout\ & (\RAM_controller|Parity_register\(235))) # (!\RAM_controller|Mux0~33_combout\ & ((\RAM_controller|Parity_register\(234)))))) # 
-- (!\VGA_controller|Vcount\(1) & (((\RAM_controller|Mux0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(235),
	datab => \VGA_controller|Vcount\(1),
	datac => \RAM_controller|Mux0~33_combout\,
	datad => \RAM_controller|Parity_register\(234),
	combout => \RAM_controller|Mux0~34_combout\);

-- Location: LCCOMB_X23_Y17_N6
\RAM_controller|Decoder0~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~13_combout\ = (!\RAM_controller|v_count_write_aux\(2) & (\RAM_controller|v_count_write_aux\(1) & (!\RAM_controller|v_count_write_aux\(0) & !\RAM_controller|v_count_write_aux\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(2),
	datab => \RAM_controller|v_count_write_aux\(1),
	datac => \RAM_controller|v_count_write_aux\(0),
	datad => \RAM_controller|v_count_write_aux\(3),
	combout => \RAM_controller|Decoder0~13_combout\);

-- Location: LCCOMB_X22_Y13_N20
\RAM_controller|Decoder0~76\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~76_combout\ = (\RAM_controller|Decoder0~67_combout\ & \RAM_controller|Decoder0~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~67_combout\,
	datad => \RAM_controller|Decoder0~13_combout\,
	combout => \RAM_controller|Decoder0~76_combout\);

-- Location: LCCOMB_X22_Y13_N18
\RAM_controller|Parity_register[226]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(226) = (\RAM_controller|Decoder0~76_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~76_combout\ & ((\RAM_controller|Parity_register\(226))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~4_combout\,
	datab => \RAM_controller|Parity_register\(226),
	datad => \RAM_controller|Decoder0~76_combout\,
	combout => \RAM_controller|Parity_register\(226));

-- Location: LCCOMB_X23_Y17_N0
\RAM_controller|Decoder0~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~5_combout\ = (!\RAM_controller|v_count_write_aux\(2) & (!\RAM_controller|v_count_write_aux\(1) & (\RAM_controller|v_count_write_aux\(0) & !\RAM_controller|v_count_write_aux\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(2),
	datab => \RAM_controller|v_count_write_aux\(1),
	datac => \RAM_controller|v_count_write_aux\(0),
	datad => \RAM_controller|v_count_write_aux\(3),
	combout => \RAM_controller|Decoder0~5_combout\);

-- Location: LCCOMB_X22_Y13_N0
\RAM_controller|Decoder0~77\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~77_combout\ = (\RAM_controller|Decoder0~5_combout\ & \RAM_controller|Decoder0~67_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~5_combout\,
	datad => \RAM_controller|Decoder0~67_combout\,
	combout => \RAM_controller|Decoder0~77_combout\);

-- Location: LCCOMB_X22_Y13_N30
\RAM_controller|Parity_register[225]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(225) = (\RAM_controller|Decoder0~77_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~77_combout\ & ((\RAM_controller|Parity_register\(225))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~4_combout\,
	datac => \RAM_controller|Parity_register\(225),
	datad => \RAM_controller|Decoder0~77_combout\,
	combout => \RAM_controller|Parity_register\(225));

-- Location: LCCOMB_X21_Y13_N30
\RAM_controller|Decoder0~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~21_combout\ = (!\RAM_controller|v_count_write_aux\(2) & (!\RAM_controller|v_count_write_aux\(3) & (!\RAM_controller|v_count_write_aux\(1) & !\RAM_controller|v_count_write_aux\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(2),
	datab => \RAM_controller|v_count_write_aux\(3),
	datac => \RAM_controller|v_count_write_aux\(1),
	datad => \RAM_controller|v_count_write_aux\(0),
	combout => \RAM_controller|Decoder0~21_combout\);

-- Location: LCCOMB_X22_Y13_N12
\RAM_controller|Decoder0~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~78_combout\ = (\RAM_controller|Decoder0~67_combout\ & \RAM_controller|Decoder0~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~67_combout\,
	datad => \RAM_controller|Decoder0~21_combout\,
	combout => \RAM_controller|Decoder0~78_combout\);

-- Location: LCCOMB_X22_Y13_N6
\RAM_controller|Parity_register[224]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(224) = (\RAM_controller|Decoder0~78_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~78_combout\ & (\RAM_controller|Parity_register\(224)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(224),
	datac => \RAM_controller|Par_Reg~4_combout\,
	datad => \RAM_controller|Decoder0~78_combout\,
	combout => \RAM_controller|Parity_register\(224));

-- Location: LCCOMB_X22_Y13_N14
\RAM_controller|Mux0~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~35_combout\ = (\VGA_controller|Vcount\(1) & (\VGA_controller|Vcount\(0))) # (!\VGA_controller|Vcount\(1) & ((\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(225))) # (!\VGA_controller|Vcount\(0) & 
-- ((\RAM_controller|Parity_register\(224))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(1),
	datab => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(225),
	datad => \RAM_controller|Parity_register\(224),
	combout => \RAM_controller|Mux0~35_combout\);

-- Location: LCCOMB_X24_Y14_N30
\RAM_controller|Decoder0~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~29_combout\ = (!\RAM_controller|v_count_write_aux\(2) & (\RAM_controller|v_count_write_aux\(1) & (!\RAM_controller|v_count_write_aux\(3) & \RAM_controller|v_count_write_aux\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(2),
	datab => \RAM_controller|v_count_write_aux\(1),
	datac => \RAM_controller|v_count_write_aux\(3),
	datad => \RAM_controller|v_count_write_aux\(0),
	combout => \RAM_controller|Decoder0~29_combout\);

-- Location: LCCOMB_X22_Y13_N26
\RAM_controller|Decoder0~79\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~79_combout\ = (\RAM_controller|Decoder0~29_combout\ & \RAM_controller|Decoder0~67_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder0~29_combout\,
	datac => \RAM_controller|Decoder0~67_combout\,
	combout => \RAM_controller|Decoder0~79_combout\);

-- Location: LCCOMB_X22_Y13_N28
\RAM_controller|Parity_register[227]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(227) = (\RAM_controller|Decoder0~79_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~79_combout\ & (\RAM_controller|Parity_register\(227)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(227),
	datac => \RAM_controller|Decoder0~79_combout\,
	datad => \RAM_controller|Par_Reg~4_combout\,
	combout => \RAM_controller|Parity_register\(227));

-- Location: LCCOMB_X22_Y13_N2
\RAM_controller|Mux0~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~36_combout\ = (\VGA_controller|Vcount\(1) & ((\RAM_controller|Mux0~35_combout\ & ((\RAM_controller|Parity_register\(227)))) # (!\RAM_controller|Mux0~35_combout\ & (\RAM_controller|Parity_register\(226))))) # 
-- (!\VGA_controller|Vcount\(1) & (((\RAM_controller|Mux0~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(1),
	datab => \RAM_controller|Parity_register\(226),
	datac => \RAM_controller|Mux0~35_combout\,
	datad => \RAM_controller|Parity_register\(227),
	combout => \RAM_controller|Mux0~36_combout\);

-- Location: LCCOMB_X22_Y16_N6
\RAM_controller|Mux0~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~37_combout\ = (\VGA_controller|Vcount\(3) & ((\VGA_controller|Vcount\(2)) # ((\RAM_controller|Mux0~34_combout\)))) # (!\VGA_controller|Vcount\(3) & (!\VGA_controller|Vcount\(2) & ((\RAM_controller|Mux0~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(3),
	datab => \VGA_controller|Vcount\(2),
	datac => \RAM_controller|Mux0~34_combout\,
	datad => \RAM_controller|Mux0~36_combout\,
	combout => \RAM_controller|Mux0~37_combout\);

-- Location: LCCOMB_X22_Y16_N30
\RAM_controller|Mux0~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~39_combout\ = (\VGA_controller|Vcount\(2) & ((\RAM_controller|Mux0~37_combout\ & (\RAM_controller|Mux0~38_combout\)) # (!\RAM_controller|Mux0~37_combout\ & ((\RAM_controller|Mux0~32_combout\))))) # (!\VGA_controller|Vcount\(2) & 
-- (((\RAM_controller|Mux0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(2),
	datab => \RAM_controller|Mux0~38_combout\,
	datac => \RAM_controller|Mux0~32_combout\,
	datad => \RAM_controller|Mux0~37_combout\,
	combout => \RAM_controller|Mux0~39_combout\);

-- Location: LCCOMB_X23_Y18_N8
\RAM_controller|Decoder0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~0_combout\ = (!\RAM_controller|v_count_write_aux\(4) & (\RAM_controller|v_count_write_aux\(6) & (!\RAM_controller|v_count_write_aux\(5) & \RAM_controller|v_count_write_aux\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(4),
	datab => \RAM_controller|v_count_write_aux\(6),
	datac => \RAM_controller|v_count_write_aux\(5),
	datad => \RAM_controller|v_count_write_aux\(7),
	combout => \RAM_controller|Decoder0~0_combout\);

-- Location: LCCOMB_X23_Y20_N4
\RAM_controller|Decoder0~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~26_combout\ = (\RAM_controller|Decoder0~25_combout\ & \RAM_controller|Decoder0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~25_combout\,
	datad => \RAM_controller|Decoder0~0_combout\,
	combout => \RAM_controller|Decoder0~26_combout\);

-- Location: LCCOMB_X23_Y20_N16
\RAM_controller|Parity_register[199]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(199) = (\RAM_controller|Decoder0~26_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~26_combout\ & (\RAM_controller|Parity_register\(199)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(199),
	datac => \RAM_controller|Decoder0~26_combout\,
	datad => \RAM_controller|Par_Reg~4_combout\,
	combout => \RAM_controller|Parity_register\(199));

-- Location: LCCOMB_X23_Y13_N2
\RAM_controller|Decoder0~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~31_combout\ = (\RAM_controller|v_count_write_aux\(1) & (\RAM_controller|v_count_write_aux\(2) & (\RAM_controller|v_count_write_aux\(0) & \RAM_controller|v_count_write_aux\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(1),
	datab => \RAM_controller|v_count_write_aux\(2),
	datac => \RAM_controller|v_count_write_aux\(0),
	datad => \RAM_controller|v_count_write_aux\(3),
	combout => \RAM_controller|Decoder0~31_combout\);

-- Location: LCCOMB_X22_Y20_N4
\RAM_controller|Decoder0~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~32_combout\ = (\RAM_controller|Decoder0~0_combout\ & \RAM_controller|Decoder0~31_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~0_combout\,
	datad => \RAM_controller|Decoder0~31_combout\,
	combout => \RAM_controller|Decoder0~32_combout\);

-- Location: LCCOMB_X22_Y20_N16
\RAM_controller|Parity_register[207]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(207) = (\RAM_controller|Decoder0~32_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~32_combout\ & ((\RAM_controller|Parity_register\(207))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Decoder0~32_combout\,
	datac => \RAM_controller|Par_Reg~4_combout\,
	datad => \RAM_controller|Parity_register\(207),
	combout => \RAM_controller|Parity_register\(207));

-- Location: LCCOMB_X23_Y20_N14
\RAM_controller|Decoder0~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~30_combout\ = (\RAM_controller|Decoder0~29_combout\ & \RAM_controller|Decoder0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~29_combout\,
	datad => \RAM_controller|Decoder0~0_combout\,
	combout => \RAM_controller|Decoder0~30_combout\);

-- Location: LCCOMB_X23_Y20_N24
\RAM_controller|Parity_register[195]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(195) = (\RAM_controller|Decoder0~30_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~30_combout\ & (\RAM_controller|Parity_register\(195)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(195),
	datac => \RAM_controller|Decoder0~30_combout\,
	datad => \RAM_controller|Par_Reg~4_combout\,
	combout => \RAM_controller|Parity_register\(195));

-- Location: LCCOMB_X23_Y20_N22
\RAM_controller|Decoder0~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~28_combout\ = (\RAM_controller|Decoder0~27_combout\ & \RAM_controller|Decoder0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~27_combout\,
	datad => \RAM_controller|Decoder0~0_combout\,
	combout => \RAM_controller|Decoder0~28_combout\);

-- Location: LCCOMB_X23_Y20_N10
\RAM_controller|Parity_register[203]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(203) = (\RAM_controller|Decoder0~28_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~28_combout\ & (\RAM_controller|Parity_register\(203)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(203),
	datac => \RAM_controller|Decoder0~28_combout\,
	datad => \RAM_controller|Par_Reg~4_combout\,
	combout => \RAM_controller|Parity_register\(203));

-- Location: LCCOMB_X23_Y20_N0
\RAM_controller|Mux0~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~7_combout\ = (\VGA_controller|Vcount\(2) & (((\VGA_controller|Vcount\(3))))) # (!\VGA_controller|Vcount\(2) & ((\VGA_controller|Vcount\(3) & ((\RAM_controller|Parity_register\(203)))) # (!\VGA_controller|Vcount\(3) & 
-- (\RAM_controller|Parity_register\(195)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(2),
	datab => \RAM_controller|Parity_register\(195),
	datac => \VGA_controller|Vcount\(3),
	datad => \RAM_controller|Parity_register\(203),
	combout => \RAM_controller|Mux0~7_combout\);

-- Location: LCCOMB_X23_Y20_N6
\RAM_controller|Mux0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~8_combout\ = (\VGA_controller|Vcount\(2) & ((\RAM_controller|Mux0~7_combout\ & ((\RAM_controller|Parity_register\(207)))) # (!\RAM_controller|Mux0~7_combout\ & (\RAM_controller|Parity_register\(199))))) # (!\VGA_controller|Vcount\(2) 
-- & (((\RAM_controller|Mux0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(2),
	datab => \RAM_controller|Parity_register\(199),
	datac => \RAM_controller|Parity_register\(207),
	datad => \RAM_controller|Mux0~7_combout\,
	combout => \RAM_controller|Mux0~8_combout\);

-- Location: LCCOMB_X19_Y18_N30
\RAM_controller|Decoder0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~2_combout\ = (\RAM_controller|Decoder0~0_combout\ & \RAM_controller|Decoder0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder0~0_combout\,
	datad => \RAM_controller|Decoder0~1_combout\,
	combout => \RAM_controller|Decoder0~2_combout\);

-- Location: LCCOMB_X19_Y18_N26
\RAM_controller|Parity_register[197]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(197) = (\RAM_controller|Decoder0~2_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~2_combout\ & (\RAM_controller|Parity_register\(197)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(197),
	datac => \RAM_controller|Par_Reg~4_combout\,
	datad => \RAM_controller|Decoder0~2_combout\,
	combout => \RAM_controller|Parity_register\(197));

-- Location: LCCOMB_X21_Y18_N22
\RAM_controller|Decoder0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~8_combout\ = (\RAM_controller|Decoder0~7_combout\ & \RAM_controller|Decoder0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~7_combout\,
	datad => \RAM_controller|Decoder0~0_combout\,
	combout => \RAM_controller|Decoder0~8_combout\);

-- Location: LCCOMB_X19_Y18_N28
\RAM_controller|Parity_register[205]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(205) = (\RAM_controller|Decoder0~8_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~8_combout\ & ((\RAM_controller|Parity_register\(205))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~4_combout\,
	datab => \RAM_controller|Parity_register\(205),
	datad => \RAM_controller|Decoder0~8_combout\,
	combout => \RAM_controller|Parity_register\(205));

-- Location: LCCOMB_X19_Y18_N22
\RAM_controller|Decoder0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~4_combout\ = (\RAM_controller|Decoder0~3_combout\ & \RAM_controller|Decoder0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~3_combout\,
	datad => \RAM_controller|Decoder0~0_combout\,
	combout => \RAM_controller|Decoder0~4_combout\);

-- Location: LCCOMB_X19_Y18_N18
\RAM_controller|Parity_register[201]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(201) = (\RAM_controller|Decoder0~4_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~4_combout\ & ((\RAM_controller|Parity_register\(201))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110001011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~4_combout\,
	datab => \RAM_controller|Parity_register\(201),
	datac => \RAM_controller|Decoder0~4_combout\,
	combout => \RAM_controller|Parity_register\(201));

-- Location: LCCOMB_X19_Y18_N14
\RAM_controller|Decoder0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~6_combout\ = (\RAM_controller|Decoder0~5_combout\ & \RAM_controller|Decoder0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~5_combout\,
	datad => \RAM_controller|Decoder0~0_combout\,
	combout => \RAM_controller|Decoder0~6_combout\);

-- Location: LCCOMB_X19_Y18_N16
\RAM_controller|Parity_register[193]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(193) = (\RAM_controller|Decoder0~6_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~6_combout\ & (\RAM_controller|Parity_register\(193)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(193),
	datac => \RAM_controller|Par_Reg~4_combout\,
	datad => \RAM_controller|Decoder0~6_combout\,
	combout => \RAM_controller|Parity_register\(193));

-- Location: LCCOMB_X19_Y18_N10
\RAM_controller|Mux0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~0_combout\ = (\VGA_controller|Vcount\(3) & ((\RAM_controller|Parity_register\(201)) # ((\VGA_controller|Vcount\(2))))) # (!\VGA_controller|Vcount\(3) & (((!\VGA_controller|Vcount\(2) & \RAM_controller|Parity_register\(193)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(3),
	datab => \RAM_controller|Parity_register\(201),
	datac => \VGA_controller|Vcount\(2),
	datad => \RAM_controller|Parity_register\(193),
	combout => \RAM_controller|Mux0~0_combout\);

-- Location: LCCOMB_X19_Y18_N12
\RAM_controller|Mux0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~1_combout\ = (\VGA_controller|Vcount\(2) & ((\RAM_controller|Mux0~0_combout\ & ((\RAM_controller|Parity_register\(205)))) # (!\RAM_controller|Mux0~0_combout\ & (\RAM_controller|Parity_register\(197))))) # (!\VGA_controller|Vcount\(2) 
-- & (((\RAM_controller|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(197),
	datab => \RAM_controller|Parity_register\(205),
	datac => \VGA_controller|Vcount\(2),
	datad => \RAM_controller|Mux0~0_combout\,
	combout => \RAM_controller|Mux0~1_combout\);

-- Location: LCCOMB_X23_Y18_N18
\RAM_controller|Decoder0~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~10_combout\ = (\RAM_controller|Decoder0~0_combout\ & \RAM_controller|Decoder0~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~0_combout\,
	datad => \RAM_controller|Decoder0~9_combout\,
	combout => \RAM_controller|Decoder0~10_combout\);

-- Location: LCCOMB_X23_Y18_N28
\RAM_controller|Parity_register[202]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(202) = (\RAM_controller|Decoder0~10_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~10_combout\ & ((\RAM_controller|Parity_register\(202))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Par_Reg~4_combout\,
	datac => \RAM_controller|Parity_register\(202),
	datad => \RAM_controller|Decoder0~10_combout\,
	combout => \RAM_controller|Parity_register\(202));

-- Location: LCCOMB_X23_Y17_N14
\RAM_controller|Decoder0~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~15_combout\ = (\RAM_controller|v_count_write_aux\(2) & (\RAM_controller|v_count_write_aux\(1) & (!\RAM_controller|v_count_write_aux\(0) & \RAM_controller|v_count_write_aux\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(2),
	datab => \RAM_controller|v_count_write_aux\(1),
	datac => \RAM_controller|v_count_write_aux\(0),
	datad => \RAM_controller|v_count_write_aux\(3),
	combout => \RAM_controller|Decoder0~15_combout\);

-- Location: LCCOMB_X23_Y18_N10
\RAM_controller|Decoder0~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~16_combout\ = (\RAM_controller|Decoder0~0_combout\ & \RAM_controller|Decoder0~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~0_combout\,
	datad => \RAM_controller|Decoder0~15_combout\,
	combout => \RAM_controller|Decoder0~16_combout\);

-- Location: LCCOMB_X23_Y18_N26
\RAM_controller|Parity_register[206]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(206) = (\RAM_controller|Decoder0~16_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~16_combout\ & ((\RAM_controller|Parity_register\(206))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Par_Reg~4_combout\,
	datac => \RAM_controller|Parity_register\(206),
	datad => \RAM_controller|Decoder0~16_combout\,
	combout => \RAM_controller|Parity_register\(206));

-- Location: LCCOMB_X23_Y18_N22
\RAM_controller|Decoder0~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~12_combout\ = (\RAM_controller|Decoder0~0_combout\ & \RAM_controller|Decoder0~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~0_combout\,
	datad => \RAM_controller|Decoder0~11_combout\,
	combout => \RAM_controller|Decoder0~12_combout\);

-- Location: LCCOMB_X23_Y18_N2
\RAM_controller|Parity_register[198]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(198) = (\RAM_controller|Decoder0~12_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~12_combout\ & (\RAM_controller|Parity_register\(198)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(198),
	datac => \RAM_controller|Decoder0~12_combout\,
	datad => \RAM_controller|Par_Reg~4_combout\,
	combout => \RAM_controller|Parity_register\(198));

-- Location: LCCOMB_X24_Y18_N26
\RAM_controller|Decoder0~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~14_combout\ = (\RAM_controller|Decoder0~0_combout\ & \RAM_controller|Decoder0~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder0~0_combout\,
	datad => \RAM_controller|Decoder0~13_combout\,
	combout => \RAM_controller|Decoder0~14_combout\);

-- Location: LCCOMB_X23_Y18_N4
\RAM_controller|Parity_register[194]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(194) = (\RAM_controller|Decoder0~14_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~14_combout\ & ((\RAM_controller|Parity_register\(194))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~4_combout\,
	datac => \RAM_controller|Parity_register\(194),
	datad => \RAM_controller|Decoder0~14_combout\,
	combout => \RAM_controller|Parity_register\(194));

-- Location: LCCOMB_X23_Y18_N20
\RAM_controller|Mux0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~2_combout\ = (\VGA_controller|Vcount\(3) & (((\VGA_controller|Vcount\(2))))) # (!\VGA_controller|Vcount\(3) & ((\VGA_controller|Vcount\(2) & (\RAM_controller|Parity_register\(198))) # (!\VGA_controller|Vcount\(2) & 
-- ((\RAM_controller|Parity_register\(194))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(3),
	datab => \RAM_controller|Parity_register\(198),
	datac => \RAM_controller|Parity_register\(194),
	datad => \VGA_controller|Vcount\(2),
	combout => \RAM_controller|Mux0~2_combout\);

-- Location: LCCOMB_X23_Y18_N24
\RAM_controller|Mux0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~3_combout\ = (\VGA_controller|Vcount\(3) & ((\RAM_controller|Mux0~2_combout\ & ((\RAM_controller|Parity_register\(206)))) # (!\RAM_controller|Mux0~2_combout\ & (\RAM_controller|Parity_register\(202))))) # (!\VGA_controller|Vcount\(3) 
-- & (((\RAM_controller|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(3),
	datab => \RAM_controller|Parity_register\(202),
	datac => \RAM_controller|Parity_register\(206),
	datad => \RAM_controller|Mux0~2_combout\,
	combout => \RAM_controller|Mux0~3_combout\);

-- Location: LCCOMB_X23_Y18_N12
\RAM_controller|Decoder0~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~20_combout\ = (\RAM_controller|Decoder0~0_combout\ & \RAM_controller|Decoder0~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~0_combout\,
	datad => \RAM_controller|Decoder0~19_combout\,
	combout => \RAM_controller|Decoder0~20_combout\);

-- Location: LCCOMB_X23_Y18_N14
\RAM_controller|Parity_register[196]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(196) = (\RAM_controller|Decoder0~20_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~20_combout\ & ((\RAM_controller|Parity_register\(196))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Par_Reg~4_combout\,
	datac => \RAM_controller|Parity_register\(196),
	datad => \RAM_controller|Decoder0~20_combout\,
	combout => \RAM_controller|Parity_register\(196));

-- Location: LCCOMB_X23_Y18_N6
\RAM_controller|Decoder0~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~22_combout\ = (\RAM_controller|Decoder0~0_combout\ & \RAM_controller|Decoder0~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~0_combout\,
	datad => \RAM_controller|Decoder0~21_combout\,
	combout => \RAM_controller|Decoder0~22_combout\);

-- Location: LCCOMB_X23_Y18_N16
\RAM_controller|Parity_register[192]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(192) = (\RAM_controller|Decoder0~22_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~22_combout\ & (\RAM_controller|Parity_register\(192)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(192),
	datac => \RAM_controller|Par_Reg~4_combout\,
	datad => \RAM_controller|Decoder0~22_combout\,
	combout => \RAM_controller|Parity_register\(192));

-- Location: LCCOMB_X23_Y18_N30
\RAM_controller|Mux0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~4_combout\ = (\VGA_controller|Vcount\(3) & (\VGA_controller|Vcount\(2))) # (!\VGA_controller|Vcount\(3) & ((\VGA_controller|Vcount\(2) & (\RAM_controller|Parity_register\(196))) # (!\VGA_controller|Vcount\(2) & 
-- ((\RAM_controller|Parity_register\(192))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(3),
	datab => \VGA_controller|Vcount\(2),
	datac => \RAM_controller|Parity_register\(196),
	datad => \RAM_controller|Parity_register\(192),
	combout => \RAM_controller|Mux0~4_combout\);

-- Location: LCCOMB_X22_Y18_N2
\RAM_controller|Decoder0~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~24_combout\ = (\RAM_controller|Decoder0~0_combout\ & \RAM_controller|Decoder0~23_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~0_combout\,
	datad => \RAM_controller|Decoder0~23_combout\,
	combout => \RAM_controller|Decoder0~24_combout\);

-- Location: LCCOMB_X22_Y18_N4
\RAM_controller|Parity_register[204]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(204) = (\RAM_controller|Decoder0~24_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~24_combout\ & ((\RAM_controller|Parity_register\(204))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Par_Reg~4_combout\,
	datac => \RAM_controller|Parity_register\(204),
	datad => \RAM_controller|Decoder0~24_combout\,
	combout => \RAM_controller|Parity_register\(204));

-- Location: LCCOMB_X23_Y14_N0
\RAM_controller|Decoder0~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~18_combout\ = (\RAM_controller|Decoder0~17_combout\ & \RAM_controller|Decoder0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~17_combout\,
	datad => \RAM_controller|Decoder0~0_combout\,
	combout => \RAM_controller|Decoder0~18_combout\);

-- Location: LCCOMB_X23_Y14_N26
\RAM_controller|Parity_register[200]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(200) = (\RAM_controller|Decoder0~18_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~18_combout\ & ((\RAM_controller|Parity_register\(200))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~4_combout\,
	datac => \RAM_controller|Parity_register\(200),
	datad => \RAM_controller|Decoder0~18_combout\,
	combout => \RAM_controller|Parity_register\(200));

-- Location: LCCOMB_X23_Y18_N0
\RAM_controller|Mux0~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~5_combout\ = (\RAM_controller|Mux0~4_combout\ & ((\RAM_controller|Parity_register\(204)) # ((!\VGA_controller|Vcount\(3))))) # (!\RAM_controller|Mux0~4_combout\ & (((\RAM_controller|Parity_register\(200) & 
-- \VGA_controller|Vcount\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Mux0~4_combout\,
	datab => \RAM_controller|Parity_register\(204),
	datac => \RAM_controller|Parity_register\(200),
	datad => \VGA_controller|Vcount\(3),
	combout => \RAM_controller|Mux0~5_combout\);

-- Location: LCCOMB_X22_Y16_N20
\RAM_controller|Mux0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~6_combout\ = (\VGA_controller|Vcount\(0) & (\VGA_controller|Vcount\(1))) # (!\VGA_controller|Vcount\(0) & ((\VGA_controller|Vcount\(1) & (\RAM_controller|Mux0~3_combout\)) # (!\VGA_controller|Vcount\(1) & 
-- ((\RAM_controller|Mux0~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datab => \VGA_controller|Vcount\(1),
	datac => \RAM_controller|Mux0~3_combout\,
	datad => \RAM_controller|Mux0~5_combout\,
	combout => \RAM_controller|Mux0~6_combout\);

-- Location: LCCOMB_X22_Y16_N8
\RAM_controller|Mux0~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~9_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Mux0~6_combout\ & (\RAM_controller|Mux0~8_combout\)) # (!\RAM_controller|Mux0~6_combout\ & ((\RAM_controller|Mux0~1_combout\))))) # (!\VGA_controller|Vcount\(0) & 
-- (((\RAM_controller|Mux0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Mux0~8_combout\,
	datab => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Mux0~1_combout\,
	datad => \RAM_controller|Mux0~6_combout\,
	combout => \RAM_controller|Mux0~9_combout\);

-- Location: LCCOMB_X22_Y17_N22
\RAM_controller|Decoder0~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~33_combout\ = (!\RAM_controller|v_count_write_aux\(4) & (\RAM_controller|v_count_write_aux\(7) & (\RAM_controller|v_count_write_aux\(5) & !\RAM_controller|v_count_write_aux\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(4),
	datab => \RAM_controller|v_count_write_aux\(7),
	datac => \RAM_controller|v_count_write_aux\(5),
	datad => \RAM_controller|v_count_write_aux\(6),
	combout => \RAM_controller|Decoder0~33_combout\);

-- Location: LCCOMB_X22_Y19_N12
\RAM_controller|Decoder0~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~37_combout\ = (\RAM_controller|Decoder0~15_combout\ & \RAM_controller|Decoder0~33_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~15_combout\,
	datad => \RAM_controller|Decoder0~33_combout\,
	combout => \RAM_controller|Decoder0~37_combout\);

-- Location: LCCOMB_X22_Y19_N30
\RAM_controller|Parity_register[174]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(174) = (\RAM_controller|Decoder0~37_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~37_combout\ & ((\RAM_controller|Parity_register\(174))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~4_combout\,
	datac => \RAM_controller|Parity_register\(174),
	datad => \RAM_controller|Decoder0~37_combout\,
	combout => \RAM_controller|Parity_register\(174));

-- Location: LCCOMB_X22_Y17_N8
\RAM_controller|Decoder0~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~34_combout\ = (\RAM_controller|Decoder0~33_combout\ & \RAM_controller|Decoder0~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~33_combout\,
	datad => \RAM_controller|Decoder0~11_combout\,
	combout => \RAM_controller|Decoder0~34_combout\);

-- Location: LCCOMB_X22_Y19_N2
\RAM_controller|Parity_register[166]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(166) = (\RAM_controller|Decoder0~34_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~34_combout\ & (\RAM_controller|Parity_register\(166)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(166),
	datac => \RAM_controller|Par_Reg~4_combout\,
	datad => \RAM_controller|Decoder0~34_combout\,
	combout => \RAM_controller|Parity_register\(166));

-- Location: LCCOMB_X22_Y19_N16
\RAM_controller|Decoder0~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~36_combout\ = (\RAM_controller|Decoder0~13_combout\ & \RAM_controller|Decoder0~33_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~13_combout\,
	datad => \RAM_controller|Decoder0~33_combout\,
	combout => \RAM_controller|Decoder0~36_combout\);

-- Location: LCCOMB_X22_Y19_N26
\RAM_controller|Parity_register[162]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(162) = (\RAM_controller|Decoder0~36_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~36_combout\ & ((\RAM_controller|Parity_register\(162))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~4_combout\,
	datac => \RAM_controller|Parity_register\(162),
	datad => \RAM_controller|Decoder0~36_combout\,
	combout => \RAM_controller|Parity_register\(162));

-- Location: LCCOMB_X22_Y19_N10
\RAM_controller|Decoder0~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~35_combout\ = (\RAM_controller|Decoder0~33_combout\ & \RAM_controller|Decoder0~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder0~33_combout\,
	datad => \RAM_controller|Decoder0~9_combout\,
	combout => \RAM_controller|Decoder0~35_combout\);

-- Location: LCCOMB_X22_Y19_N18
\RAM_controller|Parity_register[170]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(170) = (\RAM_controller|Decoder0~35_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~35_combout\ & ((\RAM_controller|Parity_register\(170))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~4_combout\,
	datab => \RAM_controller|Parity_register\(170),
	datad => \RAM_controller|Decoder0~35_combout\,
	combout => \RAM_controller|Parity_register\(170));

-- Location: LCCOMB_X22_Y19_N20
\RAM_controller|Mux0~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~10_combout\ = (\VGA_controller|Vcount\(3) & ((\VGA_controller|Vcount\(2)) # ((\RAM_controller|Parity_register\(170))))) # (!\VGA_controller|Vcount\(3) & (!\VGA_controller|Vcount\(2) & (\RAM_controller|Parity_register\(162))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(3),
	datab => \VGA_controller|Vcount\(2),
	datac => \RAM_controller|Parity_register\(162),
	datad => \RAM_controller|Parity_register\(170),
	combout => \RAM_controller|Mux0~10_combout\);

-- Location: LCCOMB_X22_Y19_N8
\RAM_controller|Mux0~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~11_combout\ = (\VGA_controller|Vcount\(2) & ((\RAM_controller|Mux0~10_combout\ & (\RAM_controller|Parity_register\(174))) # (!\RAM_controller|Mux0~10_combout\ & ((\RAM_controller|Parity_register\(166)))))) # 
-- (!\VGA_controller|Vcount\(2) & (((\RAM_controller|Mux0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(174),
	datab => \RAM_controller|Parity_register\(166),
	datac => \VGA_controller|Vcount\(2),
	datad => \RAM_controller|Mux0~10_combout\,
	combout => \RAM_controller|Mux0~11_combout\);

-- Location: LCCOMB_X22_Y20_N8
\RAM_controller|Decoder0~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~49_combout\ = (\RAM_controller|Decoder0~33_combout\ & \RAM_controller|Decoder0~31_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~33_combout\,
	datad => \RAM_controller|Decoder0~31_combout\,
	combout => \RAM_controller|Decoder0~49_combout\);

-- Location: LCCOMB_X22_Y20_N12
\RAM_controller|Parity_register[175]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(175) = (\RAM_controller|Decoder0~49_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~49_combout\ & (\RAM_controller|Parity_register\(175)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(175),
	datac => \RAM_controller|Decoder0~49_combout\,
	datad => \RAM_controller|Par_Reg~4_combout\,
	combout => \RAM_controller|Parity_register\(175));

-- Location: LCCOMB_X23_Y20_N8
\RAM_controller|Decoder0~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~46_combout\ = (\RAM_controller|Decoder0~33_combout\ & \RAM_controller|Decoder0~27_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~33_combout\,
	datad => \RAM_controller|Decoder0~27_combout\,
	combout => \RAM_controller|Decoder0~46_combout\);

-- Location: LCCOMB_X23_Y20_N18
\RAM_controller|Parity_register[171]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(171) = (\RAM_controller|Decoder0~46_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~46_combout\ & (\RAM_controller|Parity_register\(171)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(171),
	datac => \RAM_controller|Decoder0~46_combout\,
	datad => \RAM_controller|Par_Reg~4_combout\,
	combout => \RAM_controller|Parity_register\(171));

-- Location: LCCOMB_X23_Y20_N26
\RAM_controller|Decoder0~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~48_combout\ = (\RAM_controller|Decoder0~33_combout\ & \RAM_controller|Decoder0~29_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder0~33_combout\,
	datac => \RAM_controller|Decoder0~29_combout\,
	combout => \RAM_controller|Decoder0~48_combout\);

-- Location: LCCOMB_X23_Y20_N28
\RAM_controller|Parity_register[163]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(163) = (\RAM_controller|Decoder0~48_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~48_combout\ & (\RAM_controller|Parity_register\(163)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(163),
	datac => \RAM_controller|Decoder0~48_combout\,
	datad => \RAM_controller|Par_Reg~4_combout\,
	combout => \RAM_controller|Parity_register\(163));

-- Location: LCCOMB_X23_Y20_N30
\RAM_controller|Decoder0~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~47_combout\ = (\RAM_controller|Decoder0~25_combout\ & \RAM_controller|Decoder0~33_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Decoder0~25_combout\,
	datac => \RAM_controller|Decoder0~33_combout\,
	combout => \RAM_controller|Decoder0~47_combout\);

-- Location: LCCOMB_X23_Y20_N12
\RAM_controller|Parity_register[167]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(167) = (\RAM_controller|Decoder0~47_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~47_combout\ & (\RAM_controller|Parity_register\(167)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(167),
	datac => \RAM_controller|Decoder0~47_combout\,
	datad => \RAM_controller|Par_Reg~4_combout\,
	combout => \RAM_controller|Parity_register\(167));

-- Location: LCCOMB_X23_Y20_N2
\RAM_controller|Mux0~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~17_combout\ = (\VGA_controller|Vcount\(2) & (((\VGA_controller|Vcount\(3)) # (\RAM_controller|Parity_register\(167))))) # (!\VGA_controller|Vcount\(2) & (\RAM_controller|Parity_register\(163) & (!\VGA_controller|Vcount\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(2),
	datab => \RAM_controller|Parity_register\(163),
	datac => \VGA_controller|Vcount\(3),
	datad => \RAM_controller|Parity_register\(167),
	combout => \RAM_controller|Mux0~17_combout\);

-- Location: LCCOMB_X23_Y20_N20
\RAM_controller|Mux0~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~18_combout\ = (\VGA_controller|Vcount\(3) & ((\RAM_controller|Mux0~17_combout\ & (\RAM_controller|Parity_register\(175))) # (!\RAM_controller|Mux0~17_combout\ & ((\RAM_controller|Parity_register\(171)))))) # 
-- (!\VGA_controller|Vcount\(3) & (((\RAM_controller|Mux0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(175),
	datab => \RAM_controller|Parity_register\(171),
	datac => \VGA_controller|Vcount\(3),
	datad => \RAM_controller|Mux0~17_combout\,
	combout => \RAM_controller|Mux0~18_combout\);

-- Location: LCCOMB_X22_Y17_N12
\RAM_controller|Decoder0~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~41_combout\ = (\RAM_controller|Decoder0~33_combout\ & \RAM_controller|Decoder0~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~33_combout\,
	datad => \RAM_controller|Decoder0~7_combout\,
	combout => \RAM_controller|Decoder0~41_combout\);

-- Location: LCCOMB_X22_Y17_N20
\RAM_controller|Parity_register[173]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(173) = (\RAM_controller|Decoder0~41_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~41_combout\ & ((\RAM_controller|Parity_register\(173))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder0~41_combout\,
	datac => \RAM_controller|Par_Reg~4_combout\,
	datad => \RAM_controller|Parity_register\(173),
	combout => \RAM_controller|Parity_register\(173));

-- Location: LCCOMB_X22_Y17_N10
\RAM_controller|Decoder0~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~38_combout\ = (\RAM_controller|Decoder0~3_combout\ & \RAM_controller|Decoder0~33_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~3_combout\,
	datad => \RAM_controller|Decoder0~33_combout\,
	combout => \RAM_controller|Decoder0~38_combout\);

-- Location: LCCOMB_X22_Y17_N16
\RAM_controller|Parity_register[169]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(169) = (\RAM_controller|Decoder0~38_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~38_combout\ & ((\RAM_controller|Parity_register\(169))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder0~38_combout\,
	datac => \RAM_controller|Par_Reg~4_combout\,
	datad => \RAM_controller|Parity_register\(169),
	combout => \RAM_controller|Parity_register\(169));

-- Location: LCCOMB_X22_Y17_N28
\RAM_controller|Decoder0~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~39_combout\ = (\RAM_controller|Decoder0~33_combout\ & \RAM_controller|Decoder0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~33_combout\,
	datad => \RAM_controller|Decoder0~1_combout\,
	combout => \RAM_controller|Decoder0~39_combout\);

-- Location: LCCOMB_X22_Y17_N24
\RAM_controller|Parity_register[165]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(165) = (\RAM_controller|Decoder0~39_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~39_combout\ & ((\RAM_controller|Parity_register\(165))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Decoder0~39_combout\,
	datac => \RAM_controller|Par_Reg~4_combout\,
	datad => \RAM_controller|Parity_register\(165),
	combout => \RAM_controller|Parity_register\(165));

-- Location: LCCOMB_X22_Y17_N14
\RAM_controller|Decoder0~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~40_combout\ = (\RAM_controller|Decoder0~5_combout\ & \RAM_controller|Decoder0~33_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~5_combout\,
	datad => \RAM_controller|Decoder0~33_combout\,
	combout => \RAM_controller|Decoder0~40_combout\);

-- Location: LCCOMB_X22_Y17_N18
\RAM_controller|Parity_register[161]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(161) = (\RAM_controller|Decoder0~40_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~40_combout\ & ((\RAM_controller|Parity_register\(161))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Decoder0~40_combout\,
	datac => \RAM_controller|Par_Reg~4_combout\,
	datad => \RAM_controller|Parity_register\(161),
	combout => \RAM_controller|Parity_register\(161));

-- Location: LCCOMB_X22_Y17_N2
\RAM_controller|Mux0~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~12_combout\ = (\VGA_controller|Vcount\(3) & (((\VGA_controller|Vcount\(2))))) # (!\VGA_controller|Vcount\(3) & ((\VGA_controller|Vcount\(2) & (\RAM_controller|Parity_register\(165))) # (!\VGA_controller|Vcount\(2) & 
-- ((\RAM_controller|Parity_register\(161))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(3),
	datab => \RAM_controller|Parity_register\(165),
	datac => \VGA_controller|Vcount\(2),
	datad => \RAM_controller|Parity_register\(161),
	combout => \RAM_controller|Mux0~12_combout\);

-- Location: LCCOMB_X22_Y17_N30
\RAM_controller|Mux0~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~13_combout\ = (\VGA_controller|Vcount\(3) & ((\RAM_controller|Mux0~12_combout\ & (\RAM_controller|Parity_register\(173))) # (!\RAM_controller|Mux0~12_combout\ & ((\RAM_controller|Parity_register\(169)))))) # 
-- (!\VGA_controller|Vcount\(3) & (((\RAM_controller|Mux0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(173),
	datab => \RAM_controller|Parity_register\(169),
	datac => \VGA_controller|Vcount\(3),
	datad => \RAM_controller|Mux0~12_combout\,
	combout => \RAM_controller|Mux0~13_combout\);

-- Location: LCCOMB_X22_Y20_N24
\RAM_controller|Decoder0~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~45_combout\ = (\RAM_controller|Decoder0~33_combout\ & \RAM_controller|Decoder0~23_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~33_combout\,
	datad => \RAM_controller|Decoder0~23_combout\,
	combout => \RAM_controller|Decoder0~45_combout\);

-- Location: LCCOMB_X22_Y20_N14
\RAM_controller|Parity_register[172]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(172) = (\RAM_controller|Decoder0~45_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~45_combout\ & ((\RAM_controller|Parity_register\(172))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~4_combout\,
	datab => \RAM_controller|Parity_register\(172),
	datad => \RAM_controller|Decoder0~45_combout\,
	combout => \RAM_controller|Parity_register\(172));

-- Location: LCCOMB_X22_Y20_N2
\RAM_controller|Decoder0~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~44_combout\ = (\RAM_controller|Decoder0~21_combout\ & \RAM_controller|Decoder0~33_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~21_combout\,
	datad => \RAM_controller|Decoder0~33_combout\,
	combout => \RAM_controller|Decoder0~44_combout\);

-- Location: LCCOMB_X22_Y20_N26
\RAM_controller|Parity_register[160]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(160) = (\RAM_controller|Decoder0~44_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~44_combout\ & (\RAM_controller|Parity_register\(160)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(160),
	datac => \RAM_controller|Par_Reg~4_combout\,
	datad => \RAM_controller|Decoder0~44_combout\,
	combout => \RAM_controller|Parity_register\(160));

-- Location: LCCOMB_X22_Y20_N20
\RAM_controller|Decoder0~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~43_combout\ = (\RAM_controller|Decoder0~17_combout\ & \RAM_controller|Decoder0~33_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~17_combout\,
	datad => \RAM_controller|Decoder0~33_combout\,
	combout => \RAM_controller|Decoder0~43_combout\);

-- Location: LCCOMB_X22_Y20_N18
\RAM_controller|Parity_register[168]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(168) = (\RAM_controller|Decoder0~43_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~43_combout\ & ((\RAM_controller|Parity_register\(168))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~4_combout\,
	datab => \RAM_controller|Parity_register\(168),
	datad => \RAM_controller|Decoder0~43_combout\,
	combout => \RAM_controller|Parity_register\(168));

-- Location: LCCOMB_X22_Y20_N30
\RAM_controller|Mux0~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~14_combout\ = (\VGA_controller|Vcount\(2) & (\VGA_controller|Vcount\(3))) # (!\VGA_controller|Vcount\(2) & ((\VGA_controller|Vcount\(3) & ((\RAM_controller|Parity_register\(168)))) # (!\VGA_controller|Vcount\(3) & 
-- (\RAM_controller|Parity_register\(160)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(2),
	datab => \VGA_controller|Vcount\(3),
	datac => \RAM_controller|Parity_register\(160),
	datad => \RAM_controller|Parity_register\(168),
	combout => \RAM_controller|Mux0~14_combout\);

-- Location: LCCOMB_X22_Y17_N4
\RAM_controller|Decoder0~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~42_combout\ = (\RAM_controller|Decoder0~33_combout\ & \RAM_controller|Decoder0~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~33_combout\,
	datad => \RAM_controller|Decoder0~19_combout\,
	combout => \RAM_controller|Decoder0~42_combout\);

-- Location: LCCOMB_X22_Y20_N10
\RAM_controller|Parity_register[164]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(164) = (\RAM_controller|Decoder0~42_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~42_combout\ & ((\RAM_controller|Parity_register\(164))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Par_Reg~4_combout\,
	datac => \RAM_controller|Decoder0~42_combout\,
	datad => \RAM_controller|Parity_register\(164),
	combout => \RAM_controller|Parity_register\(164));

-- Location: LCCOMB_X22_Y20_N28
\RAM_controller|Mux0~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~15_combout\ = (\VGA_controller|Vcount\(2) & ((\RAM_controller|Mux0~14_combout\ & (\RAM_controller|Parity_register\(172))) # (!\RAM_controller|Mux0~14_combout\ & ((\RAM_controller|Parity_register\(164)))))) # 
-- (!\VGA_controller|Vcount\(2) & (((\RAM_controller|Mux0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(2),
	datab => \RAM_controller|Parity_register\(172),
	datac => \RAM_controller|Mux0~14_combout\,
	datad => \RAM_controller|Parity_register\(164),
	combout => \RAM_controller|Mux0~15_combout\);

-- Location: LCCOMB_X22_Y16_N16
\RAM_controller|Mux0~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~16_combout\ = (\VGA_controller|Vcount\(0) & ((\VGA_controller|Vcount\(1)) # ((\RAM_controller|Mux0~13_combout\)))) # (!\VGA_controller|Vcount\(0) & (!\VGA_controller|Vcount\(1) & ((\RAM_controller|Mux0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datab => \VGA_controller|Vcount\(1),
	datac => \RAM_controller|Mux0~13_combout\,
	datad => \RAM_controller|Mux0~15_combout\,
	combout => \RAM_controller|Mux0~16_combout\);

-- Location: LCCOMB_X22_Y16_N22
\RAM_controller|Mux0~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~19_combout\ = (\VGA_controller|Vcount\(1) & ((\RAM_controller|Mux0~16_combout\ & ((\RAM_controller|Mux0~18_combout\))) # (!\RAM_controller|Mux0~16_combout\ & (\RAM_controller|Mux0~11_combout\)))) # (!\VGA_controller|Vcount\(1) & 
-- (((\RAM_controller|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(1),
	datab => \RAM_controller|Mux0~11_combout\,
	datac => \RAM_controller|Mux0~18_combout\,
	datad => \RAM_controller|Mux0~16_combout\,
	combout => \RAM_controller|Mux0~19_combout\);

-- Location: LCCOMB_X23_Y19_N30
\RAM_controller|Decoder0~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~50_combout\ = (\RAM_controller|v_count_write_aux\(7) & (!\RAM_controller|v_count_write_aux\(6) & (!\RAM_controller|v_count_write_aux\(4) & !\RAM_controller|v_count_write_aux\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(7),
	datab => \RAM_controller|v_count_write_aux\(6),
	datac => \RAM_controller|v_count_write_aux\(4),
	datad => \RAM_controller|v_count_write_aux\(5),
	combout => \RAM_controller|Decoder0~50_combout\);

-- Location: LCCOMB_X23_Y19_N8
\RAM_controller|Decoder0~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~54_combout\ = (\RAM_controller|Decoder0~50_combout\ & \RAM_controller|Decoder0~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder0~50_combout\,
	datac => \RAM_controller|Decoder0~7_combout\,
	combout => \RAM_controller|Decoder0~54_combout\);

-- Location: LCCOMB_X23_Y19_N4
\RAM_controller|Parity_register[141]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(141) = (\RAM_controller|Decoder0~54_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~54_combout\ & (\RAM_controller|Parity_register\(141)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(141),
	datac => \RAM_controller|Decoder0~54_combout\,
	datad => \RAM_controller|Par_Reg~4_combout\,
	combout => \RAM_controller|Parity_register\(141));

-- Location: LCCOMB_X23_Y19_N26
\RAM_controller|Decoder0~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~53_combout\ = (\RAM_controller|Decoder0~50_combout\ & \RAM_controller|Decoder0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~50_combout\,
	datad => \RAM_controller|Decoder0~5_combout\,
	combout => \RAM_controller|Decoder0~53_combout\);

-- Location: LCCOMB_X23_Y19_N24
\RAM_controller|Parity_register[129]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(129) = (\RAM_controller|Decoder0~53_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~53_combout\ & (\RAM_controller|Parity_register\(129)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(129),
	datac => \RAM_controller|Decoder0~53_combout\,
	datad => \RAM_controller|Par_Reg~4_combout\,
	combout => \RAM_controller|Parity_register\(129));

-- Location: LCCOMB_X22_Y18_N26
\RAM_controller|Decoder0~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~52_combout\ = (\RAM_controller|Decoder0~50_combout\ & \RAM_controller|Decoder0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~50_combout\,
	datad => \RAM_controller|Decoder0~3_combout\,
	combout => \RAM_controller|Decoder0~52_combout\);

-- Location: LCCOMB_X23_Y19_N12
\RAM_controller|Parity_register[137]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(137) = (\RAM_controller|Decoder0~52_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~52_combout\ & (\RAM_controller|Parity_register\(137)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(137),
	datac => \RAM_controller|Par_Reg~4_combout\,
	datad => \RAM_controller|Decoder0~52_combout\,
	combout => \RAM_controller|Parity_register\(137));

-- Location: LCCOMB_X23_Y19_N20
\RAM_controller|Mux0~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~20_combout\ = (\VGA_controller|Vcount\(2) & (((\VGA_controller|Vcount\(3))))) # (!\VGA_controller|Vcount\(2) & ((\VGA_controller|Vcount\(3) & ((\RAM_controller|Parity_register\(137)))) # (!\VGA_controller|Vcount\(3) & 
-- (\RAM_controller|Parity_register\(129)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(2),
	datab => \RAM_controller|Parity_register\(129),
	datac => \VGA_controller|Vcount\(3),
	datad => \RAM_controller|Parity_register\(137),
	combout => \RAM_controller|Mux0~20_combout\);

-- Location: LCCOMB_X23_Y19_N22
\RAM_controller|Decoder0~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~51_combout\ = (\RAM_controller|Decoder0~50_combout\ & \RAM_controller|Decoder0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder0~50_combout\,
	datac => \RAM_controller|Decoder0~1_combout\,
	combout => \RAM_controller|Decoder0~51_combout\);

-- Location: LCCOMB_X23_Y19_N18
\RAM_controller|Parity_register[133]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(133) = (\RAM_controller|Decoder0~51_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~51_combout\ & (\RAM_controller|Parity_register\(133)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(133),
	datac => \RAM_controller|Decoder0~51_combout\,
	datad => \RAM_controller|Par_Reg~4_combout\,
	combout => \RAM_controller|Parity_register\(133));

-- Location: LCCOMB_X23_Y19_N0
\RAM_controller|Mux0~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~21_combout\ = (\RAM_controller|Mux0~20_combout\ & ((\RAM_controller|Parity_register\(141)) # ((!\VGA_controller|Vcount\(2))))) # (!\RAM_controller|Mux0~20_combout\ & (((\VGA_controller|Vcount\(2) & 
-- \RAM_controller|Parity_register\(133)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(141),
	datab => \RAM_controller|Mux0~20_combout\,
	datac => \VGA_controller|Vcount\(2),
	datad => \RAM_controller|Parity_register\(133),
	combout => \RAM_controller|Mux0~21_combout\);

-- Location: LCCOMB_X22_Y16_N10
\RAM_controller|Decoder0~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~63_combout\ = (\RAM_controller|Decoder0~25_combout\ & \RAM_controller|Decoder0~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~25_combout\,
	datad => \RAM_controller|Decoder0~50_combout\,
	combout => \RAM_controller|Decoder0~63_combout\);

-- Location: LCCOMB_X22_Y16_N26
\RAM_controller|Parity_register[135]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(135) = (\RAM_controller|Decoder0~63_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~63_combout\ & (\RAM_controller|Parity_register\(135)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(135),
	datac => \RAM_controller|Par_Reg~4_combout\,
	datad => \RAM_controller|Decoder0~63_combout\,
	combout => \RAM_controller|Parity_register\(135));

-- Location: LCCOMB_X23_Y19_N2
\RAM_controller|Decoder0~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~66_combout\ = (\RAM_controller|Decoder0~50_combout\ & \RAM_controller|Decoder0~31_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~50_combout\,
	datad => \RAM_controller|Decoder0~31_combout\,
	combout => \RAM_controller|Decoder0~66_combout\);

-- Location: LCCOMB_X22_Y16_N0
\RAM_controller|Parity_register[143]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(143) = (\RAM_controller|Decoder0~66_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~66_combout\ & (\RAM_controller|Parity_register\(143)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(143),
	datac => \RAM_controller|Par_Reg~4_combout\,
	datad => \RAM_controller|Decoder0~66_combout\,
	combout => \RAM_controller|Parity_register\(143));

-- Location: LCCOMB_X23_Y19_N6
\RAM_controller|Decoder0~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~64_combout\ = (\RAM_controller|Decoder0~50_combout\ & \RAM_controller|Decoder0~27_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~50_combout\,
	datad => \RAM_controller|Decoder0~27_combout\,
	combout => \RAM_controller|Decoder0~64_combout\);

-- Location: LCCOMB_X23_Y19_N10
\RAM_controller|Parity_register[139]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(139) = (\RAM_controller|Decoder0~64_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~64_combout\ & (\RAM_controller|Parity_register\(139)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder0~64_combout\,
	datac => \RAM_controller|Parity_register\(139),
	datad => \RAM_controller|Par_Reg~4_combout\,
	combout => \RAM_controller|Parity_register\(139));

-- Location: LCCOMB_X23_Y19_N14
\RAM_controller|Decoder0~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~65_combout\ = (\RAM_controller|Decoder0~50_combout\ & \RAM_controller|Decoder0~29_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder0~50_combout\,
	datac => \RAM_controller|Decoder0~29_combout\,
	combout => \RAM_controller|Decoder0~65_combout\);

-- Location: LCCOMB_X23_Y19_N16
\RAM_controller|Parity_register[131]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(131) = (\RAM_controller|Decoder0~65_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~65_combout\ & (\RAM_controller|Parity_register\(131)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(131),
	datac => \RAM_controller|Decoder0~65_combout\,
	datad => \RAM_controller|Par_Reg~4_combout\,
	combout => \RAM_controller|Parity_register\(131));

-- Location: LCCOMB_X23_Y19_N28
\RAM_controller|Mux0~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~27_combout\ = (\VGA_controller|Vcount\(2) & (((\VGA_controller|Vcount\(3))))) # (!\VGA_controller|Vcount\(2) & ((\VGA_controller|Vcount\(3) & (\RAM_controller|Parity_register\(139))) # (!\VGA_controller|Vcount\(3) & 
-- ((\RAM_controller|Parity_register\(131))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(139),
	datab => \VGA_controller|Vcount\(2),
	datac => \VGA_controller|Vcount\(3),
	datad => \RAM_controller|Parity_register\(131),
	combout => \RAM_controller|Mux0~27_combout\);

-- Location: LCCOMB_X22_Y16_N14
\RAM_controller|Mux0~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~28_combout\ = (\VGA_controller|Vcount\(2) & ((\RAM_controller|Mux0~27_combout\ & ((\RAM_controller|Parity_register\(143)))) # (!\RAM_controller|Mux0~27_combout\ & (\RAM_controller|Parity_register\(135))))) # 
-- (!\VGA_controller|Vcount\(2) & (((\RAM_controller|Mux0~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(135),
	datab => \RAM_controller|Parity_register\(143),
	datac => \VGA_controller|Vcount\(2),
	datad => \RAM_controller|Mux0~27_combout\,
	combout => \RAM_controller|Mux0~28_combout\);

-- Location: LCCOMB_X22_Y18_N20
\RAM_controller|Decoder0~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~62_combout\ = (\RAM_controller|Decoder0~50_combout\ & \RAM_controller|Decoder0~23_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~50_combout\,
	datad => \RAM_controller|Decoder0~23_combout\,
	combout => \RAM_controller|Decoder0~62_combout\);

-- Location: LCCOMB_X22_Y18_N0
\RAM_controller|Parity_register[140]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(140) = (\RAM_controller|Decoder0~62_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~62_combout\ & ((\RAM_controller|Parity_register\(140))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~4_combout\,
	datab => \RAM_controller|Parity_register\(140),
	datad => \RAM_controller|Decoder0~62_combout\,
	combout => \RAM_controller|Parity_register\(140));

-- Location: LCCOMB_X22_Y19_N6
\RAM_controller|Decoder0~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~59_combout\ = (\RAM_controller|Decoder0~50_combout\ & \RAM_controller|Decoder0~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~50_combout\,
	datad => \RAM_controller|Decoder0~17_combout\,
	combout => \RAM_controller|Decoder0~59_combout\);

-- Location: LCCOMB_X22_Y19_N4
\RAM_controller|Parity_register[136]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(136) = (\RAM_controller|Decoder0~59_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~59_combout\ & ((\RAM_controller|Parity_register\(136))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~4_combout\,
	datac => \RAM_controller|Parity_register\(136),
	datad => \RAM_controller|Decoder0~59_combout\,
	combout => \RAM_controller|Parity_register\(136));

-- Location: LCCOMB_X22_Y19_N28
\RAM_controller|Decoder0~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~60_combout\ = (\RAM_controller|Decoder0~19_combout\ & \RAM_controller|Decoder0~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~19_combout\,
	datad => \RAM_controller|Decoder0~50_combout\,
	combout => \RAM_controller|Decoder0~60_combout\);

-- Location: LCCOMB_X22_Y19_N22
\RAM_controller|Parity_register[132]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(132) = (\RAM_controller|Decoder0~60_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~60_combout\ & ((\RAM_controller|Parity_register\(132))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~4_combout\,
	datac => \RAM_controller|Parity_register\(132),
	datad => \RAM_controller|Decoder0~60_combout\,
	combout => \RAM_controller|Parity_register\(132));

-- Location: LCCOMB_X21_Y19_N22
\RAM_controller|Decoder0~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~61_combout\ = (\RAM_controller|Decoder0~50_combout\ & \RAM_controller|Decoder0~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~50_combout\,
	datad => \RAM_controller|Decoder0~21_combout\,
	combout => \RAM_controller|Decoder0~61_combout\);

-- Location: LCCOMB_X22_Y19_N0
\RAM_controller|Parity_register[128]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(128) = (\RAM_controller|Decoder0~61_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~61_combout\ & ((\RAM_controller|Parity_register\(128))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~4_combout\,
	datab => \RAM_controller|Parity_register\(128),
	datad => \RAM_controller|Decoder0~61_combout\,
	combout => \RAM_controller|Parity_register\(128));

-- Location: LCCOMB_X22_Y19_N24
\RAM_controller|Mux0~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~24_combout\ = (\VGA_controller|Vcount\(3) & (\VGA_controller|Vcount\(2))) # (!\VGA_controller|Vcount\(3) & ((\VGA_controller|Vcount\(2) & (\RAM_controller|Parity_register\(132))) # (!\VGA_controller|Vcount\(2) & 
-- ((\RAM_controller|Parity_register\(128))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(3),
	datab => \VGA_controller|Vcount\(2),
	datac => \RAM_controller|Parity_register\(132),
	datad => \RAM_controller|Parity_register\(128),
	combout => \RAM_controller|Mux0~24_combout\);

-- Location: LCCOMB_X22_Y19_N14
\RAM_controller|Mux0~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~25_combout\ = (\VGA_controller|Vcount\(3) & ((\RAM_controller|Mux0~24_combout\ & (\RAM_controller|Parity_register\(140))) # (!\RAM_controller|Mux0~24_combout\ & ((\RAM_controller|Parity_register\(136)))))) # 
-- (!\VGA_controller|Vcount\(3) & (((\RAM_controller|Mux0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(3),
	datab => \RAM_controller|Parity_register\(140),
	datac => \RAM_controller|Parity_register\(136),
	datad => \RAM_controller|Mux0~24_combout\,
	combout => \RAM_controller|Mux0~25_combout\);

-- Location: LCCOMB_X22_Y18_N24
\RAM_controller|Decoder0~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~55_combout\ = (\RAM_controller|Decoder0~50_combout\ & \RAM_controller|Decoder0~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~50_combout\,
	datad => \RAM_controller|Decoder0~9_combout\,
	combout => \RAM_controller|Decoder0~55_combout\);

-- Location: LCCOMB_X22_Y18_N28
\RAM_controller|Parity_register[138]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(138) = (\RAM_controller|Decoder0~55_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~55_combout\ & ((\RAM_controller|Parity_register\(138))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~4_combout\,
	datab => \RAM_controller|Parity_register\(138),
	datad => \RAM_controller|Decoder0~55_combout\,
	combout => \RAM_controller|Parity_register\(138));

-- Location: LCCOMB_X24_Y18_N16
\RAM_controller|Decoder0~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~57_combout\ = (\RAM_controller|Decoder0~50_combout\ & \RAM_controller|Decoder0~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~50_combout\,
	datad => \RAM_controller|Decoder0~13_combout\,
	combout => \RAM_controller|Decoder0~57_combout\);

-- Location: LCCOMB_X24_Y18_N14
\RAM_controller|Parity_register[130]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(130) = (\RAM_controller|Decoder0~57_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~57_combout\ & ((\RAM_controller|Parity_register\(130))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Par_Reg~4_combout\,
	datac => \RAM_controller|Parity_register\(130),
	datad => \RAM_controller|Decoder0~57_combout\,
	combout => \RAM_controller|Parity_register\(130));

-- Location: LCCOMB_X24_Y18_N20
\RAM_controller|Decoder0~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~56_combout\ = (\RAM_controller|Decoder0~50_combout\ & \RAM_controller|Decoder0~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~50_combout\,
	datad => \RAM_controller|Decoder0~11_combout\,
	combout => \RAM_controller|Decoder0~56_combout\);

-- Location: LCCOMB_X24_Y18_N28
\RAM_controller|Parity_register[134]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(134) = (\RAM_controller|Decoder0~56_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~56_combout\ & ((\RAM_controller|Parity_register\(134))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~4_combout\,
	datab => \RAM_controller|Parity_register\(134),
	datad => \RAM_controller|Decoder0~56_combout\,
	combout => \RAM_controller|Parity_register\(134));

-- Location: LCCOMB_X24_Y18_N10
\RAM_controller|Mux0~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~22_combout\ = (\VGA_controller|Vcount\(3) & (\VGA_controller|Vcount\(2))) # (!\VGA_controller|Vcount\(3) & ((\VGA_controller|Vcount\(2) & ((\RAM_controller|Parity_register\(134)))) # (!\VGA_controller|Vcount\(2) & 
-- (\RAM_controller|Parity_register\(130)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(3),
	datab => \VGA_controller|Vcount\(2),
	datac => \RAM_controller|Parity_register\(130),
	datad => \RAM_controller|Parity_register\(134),
	combout => \RAM_controller|Mux0~22_combout\);

-- Location: LCCOMB_X24_Y12_N10
\RAM_controller|Decoder0~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~58_combout\ = (\RAM_controller|Decoder0~50_combout\ & \RAM_controller|Decoder0~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Decoder0~50_combout\,
	datad => \RAM_controller|Decoder0~15_combout\,
	combout => \RAM_controller|Decoder0~58_combout\);

-- Location: LCCOMB_X24_Y12_N14
\RAM_controller|Parity_register[142]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(142) = (\RAM_controller|Decoder0~58_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~58_combout\ & ((\RAM_controller|Parity_register\(142))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Par_Reg~4_combout\,
	datac => \RAM_controller|Parity_register\(142),
	datad => \RAM_controller|Decoder0~58_combout\,
	combout => \RAM_controller|Parity_register\(142));

-- Location: LCCOMB_X22_Y16_N28
\RAM_controller|Mux0~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~23_combout\ = (\VGA_controller|Vcount\(3) & ((\RAM_controller|Mux0~22_combout\ & ((\RAM_controller|Parity_register\(142)))) # (!\RAM_controller|Mux0~22_combout\ & (\RAM_controller|Parity_register\(138))))) # 
-- (!\VGA_controller|Vcount\(3) & (((\RAM_controller|Mux0~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(3),
	datab => \RAM_controller|Parity_register\(138),
	datac => \RAM_controller|Mux0~22_combout\,
	datad => \RAM_controller|Parity_register\(142),
	combout => \RAM_controller|Mux0~23_combout\);

-- Location: LCCOMB_X22_Y16_N18
\RAM_controller|Mux0~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~26_combout\ = (\VGA_controller|Vcount\(0) & (\VGA_controller|Vcount\(1))) # (!\VGA_controller|Vcount\(0) & ((\VGA_controller|Vcount\(1) & ((\RAM_controller|Mux0~23_combout\))) # (!\VGA_controller|Vcount\(1) & 
-- (\RAM_controller|Mux0~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datab => \VGA_controller|Vcount\(1),
	datac => \RAM_controller|Mux0~25_combout\,
	datad => \RAM_controller|Mux0~23_combout\,
	combout => \RAM_controller|Mux0~26_combout\);

-- Location: LCCOMB_X22_Y16_N12
\RAM_controller|Mux0~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~29_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Mux0~26_combout\ & ((\RAM_controller|Mux0~28_combout\))) # (!\RAM_controller|Mux0~26_combout\ & (\RAM_controller|Mux0~21_combout\)))) # (!\VGA_controller|Vcount\(0) & 
-- (((\RAM_controller|Mux0~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datab => \RAM_controller|Mux0~21_combout\,
	datac => \RAM_controller|Mux0~28_combout\,
	datad => \RAM_controller|Mux0~26_combout\,
	combout => \RAM_controller|Mux0~29_combout\);

-- Location: LCCOMB_X22_Y16_N24
\RAM_controller|Mux0~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~30_combout\ = (\VGA_controller|Vcount\(6) & (\VGA_controller|Vcount\(5))) # (!\VGA_controller|Vcount\(6) & ((\VGA_controller|Vcount\(5) & (\RAM_controller|Mux0~19_combout\)) # (!\VGA_controller|Vcount\(5) & 
-- ((\RAM_controller|Mux0~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(6),
	datab => \VGA_controller|Vcount\(5),
	datac => \RAM_controller|Mux0~19_combout\,
	datad => \RAM_controller|Mux0~29_combout\,
	combout => \RAM_controller|Mux0~30_combout\);

-- Location: LCCOMB_X22_Y16_N4
\RAM_controller|Mux0~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~40_combout\ = (\VGA_controller|Vcount\(6) & ((\RAM_controller|Mux0~30_combout\ & (\RAM_controller|Mux0~39_combout\)) # (!\RAM_controller|Mux0~30_combout\ & ((\RAM_controller|Mux0~9_combout\))))) # (!\VGA_controller|Vcount\(6) & 
-- (((\RAM_controller|Mux0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Mux0~39_combout\,
	datab => \VGA_controller|Vcount\(6),
	datac => \RAM_controller|Mux0~9_combout\,
	datad => \RAM_controller|Mux0~30_combout\,
	combout => \RAM_controller|Mux0~40_combout\);

-- Location: LCCOMB_X24_Y14_N18
\RAM_controller|Decoder0~252\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~252_combout\ = (!\RAM_controller|v_count_write_aux\(6) & (\RAM_controller|v_count_write_aux\(4) & (\RAM_controller|v_count_write_aux\(7) & !\RAM_controller|v_count_write_aux\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(6),
	datab => \RAM_controller|v_count_write_aux\(4),
	datac => \RAM_controller|v_count_write_aux\(7),
	datad => \RAM_controller|v_count_write_aux\(5),
	combout => \RAM_controller|Decoder0~252_combout\);

-- Location: LCCOMB_X26_Y14_N14
\RAM_controller|Decoder0~265\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~265_combout\ = (\RAM_controller|Decoder0~252_combout\ & \RAM_controller|Decoder0~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~252_combout\,
	datad => \RAM_controller|Decoder0~7_combout\,
	combout => \RAM_controller|Decoder0~265_combout\);

-- Location: LCCOMB_X26_Y14_N10
\RAM_controller|Parity_register[157]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(157) = (\RAM_controller|Decoder0~265_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~265_combout\ & (\RAM_controller|Parity_register\(157)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(157),
	datac => \RAM_controller|Decoder0~265_combout\,
	datad => \RAM_controller|Par_Reg~4_combout\,
	combout => \RAM_controller|Parity_register\(157));

-- Location: LCCOMB_X26_Y14_N22
\RAM_controller|Decoder0~268\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~268_combout\ = (\RAM_controller|Decoder0~252_combout\ & \RAM_controller|Decoder0~31_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~252_combout\,
	datad => \RAM_controller|Decoder0~31_combout\,
	combout => \RAM_controller|Decoder0~268_combout\);

-- Location: LCCOMB_X26_Y14_N20
\RAM_controller|Parity_register[159]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(159) = (\RAM_controller|Decoder0~268_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~268_combout\ & (\RAM_controller|Parity_register\(159)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(159),
	datac => \RAM_controller|Decoder0~268_combout\,
	datad => \RAM_controller|Par_Reg~4_combout\,
	combout => \RAM_controller|Parity_register\(159));

-- Location: LCCOMB_X26_Y14_N12
\RAM_controller|Decoder0~267\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~267_combout\ = (\RAM_controller|Decoder0~252_combout\ & \RAM_controller|Decoder0~23_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~252_combout\,
	datad => \RAM_controller|Decoder0~23_combout\,
	combout => \RAM_controller|Decoder0~267_combout\);

-- Location: LCCOMB_X26_Y14_N4
\RAM_controller|Parity_register[156]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(156) = (\RAM_controller|Decoder0~267_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~267_combout\ & (\RAM_controller|Parity_register\(156)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(156),
	datac => \RAM_controller|Par_Reg~4_combout\,
	datad => \RAM_controller|Decoder0~267_combout\,
	combout => \RAM_controller|Parity_register\(156));

-- Location: LCCOMB_X26_Y14_N18
\RAM_controller|Decoder0~266\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~266_combout\ = (\RAM_controller|Decoder0~252_combout\ & \RAM_controller|Decoder0~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~252_combout\,
	datad => \RAM_controller|Decoder0~15_combout\,
	combout => \RAM_controller|Decoder0~266_combout\);

-- Location: LCCOMB_X26_Y14_N2
\RAM_controller|Parity_register[158]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(158) = (\RAM_controller|Decoder0~266_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~266_combout\ & (\RAM_controller|Parity_register\(158)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(158),
	datac => \RAM_controller|Par_Reg~4_combout\,
	datad => \RAM_controller|Decoder0~266_combout\,
	combout => \RAM_controller|Parity_register\(158));

-- Location: LCCOMB_X26_Y14_N0
\RAM_controller|Mux0~154\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~154_combout\ = (\VGA_controller|Vcount\(1) & ((\VGA_controller|Vcount\(0)) # ((\RAM_controller|Parity_register\(158))))) # (!\VGA_controller|Vcount\(1) & (!\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(156))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(1),
	datab => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(156),
	datad => \RAM_controller|Parity_register\(158),
	combout => \RAM_controller|Mux0~154_combout\);

-- Location: LCCOMB_X26_Y14_N16
\RAM_controller|Mux0~155\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~155_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Mux0~154_combout\ & ((\RAM_controller|Parity_register\(159)))) # (!\RAM_controller|Mux0~154_combout\ & (\RAM_controller|Parity_register\(157))))) # 
-- (!\VGA_controller|Vcount\(0) & (((\RAM_controller|Mux0~154_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(157),
	datab => \RAM_controller|Parity_register\(159),
	datac => \VGA_controller|Vcount\(0),
	datad => \RAM_controller|Mux0~154_combout\,
	combout => \RAM_controller|Mux0~155_combout\);

-- Location: LCCOMB_X26_Y14_N6
\RAM_controller|Decoder0~253\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~253_combout\ = (\RAM_controller|Decoder0~252_combout\ & \RAM_controller|Decoder0~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~252_combout\,
	datad => \RAM_controller|Decoder0~9_combout\,
	combout => \RAM_controller|Decoder0~253_combout\);

-- Location: LCCOMB_X26_Y14_N24
\RAM_controller|Parity_register[154]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(154) = (\RAM_controller|Decoder0~253_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~253_combout\ & (\RAM_controller|Parity_register\(154)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(154),
	datac => \RAM_controller|Par_Reg~4_combout\,
	datad => \RAM_controller|Decoder0~253_combout\,
	combout => \RAM_controller|Parity_register\(154));

-- Location: LCCOMB_X26_Y14_N30
\RAM_controller|Decoder0~256\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~256_combout\ = (\RAM_controller|Decoder0~27_combout\ & \RAM_controller|Decoder0~252_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder0~27_combout\,
	datac => \RAM_controller|Decoder0~252_combout\,
	combout => \RAM_controller|Decoder0~256_combout\);

-- Location: LCCOMB_X26_Y14_N26
\RAM_controller|Parity_register[155]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(155) = (\RAM_controller|Decoder0~256_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~256_combout\ & (\RAM_controller|Parity_register\(155)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder0~256_combout\,
	datac => \RAM_controller|Parity_register\(155),
	datad => \RAM_controller|Par_Reg~4_combout\,
	combout => \RAM_controller|Parity_register\(155));

-- Location: LCCOMB_X27_Y14_N26
\RAM_controller|Decoder0~254\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~254_combout\ = (\RAM_controller|Decoder0~3_combout\ & \RAM_controller|Decoder0~252_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~3_combout\,
	datad => \RAM_controller|Decoder0~252_combout\,
	combout => \RAM_controller|Decoder0~254_combout\);

-- Location: LCCOMB_X27_Y14_N22
\RAM_controller|Parity_register[153]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(153) = (\RAM_controller|Decoder0~254_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~254_combout\ & (\RAM_controller|Parity_register\(153)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder0~254_combout\,
	datac => \RAM_controller|Parity_register\(153),
	datad => \RAM_controller|Par_Reg~4_combout\,
	combout => \RAM_controller|Parity_register\(153));

-- Location: LCCOMB_X27_Y14_N0
\RAM_controller|Decoder0~255\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~255_combout\ = (\RAM_controller|Decoder0~17_combout\ & \RAM_controller|Decoder0~252_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~17_combout\,
	datad => \RAM_controller|Decoder0~252_combout\,
	combout => \RAM_controller|Decoder0~255_combout\);

-- Location: LCCOMB_X27_Y14_N28
\RAM_controller|Parity_register[152]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(152) = (\RAM_controller|Decoder0~255_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~255_combout\ & (\RAM_controller|Parity_register\(152)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(152),
	datac => \RAM_controller|Par_Reg~4_combout\,
	datad => \RAM_controller|Decoder0~255_combout\,
	combout => \RAM_controller|Parity_register\(152));

-- Location: LCCOMB_X27_Y14_N4
\RAM_controller|Mux0~147\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~147_combout\ = (\VGA_controller|Vcount\(0) & ((\VGA_controller|Vcount\(1)) # ((\RAM_controller|Parity_register\(153))))) # (!\VGA_controller|Vcount\(0) & (!\VGA_controller|Vcount\(1) & ((\RAM_controller|Parity_register\(152)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datab => \VGA_controller|Vcount\(1),
	datac => \RAM_controller|Parity_register\(153),
	datad => \RAM_controller|Parity_register\(152),
	combout => \RAM_controller|Mux0~147_combout\);

-- Location: LCCOMB_X26_Y14_N8
\RAM_controller|Mux0~148\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~148_combout\ = (\VGA_controller|Vcount\(1) & ((\RAM_controller|Mux0~147_combout\ & ((\RAM_controller|Parity_register\(155)))) # (!\RAM_controller|Mux0~147_combout\ & (\RAM_controller|Parity_register\(154))))) # 
-- (!\VGA_controller|Vcount\(1) & (((\RAM_controller|Mux0~147_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(1),
	datab => \RAM_controller|Parity_register\(154),
	datac => \RAM_controller|Parity_register\(155),
	datad => \RAM_controller|Mux0~147_combout\,
	combout => \RAM_controller|Mux0~148_combout\);

-- Location: LCCOMB_X24_Y14_N24
\RAM_controller|Decoder0~264\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~264_combout\ = (\RAM_controller|Decoder0~29_combout\ & \RAM_controller|Decoder0~252_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~29_combout\,
	datad => \RAM_controller|Decoder0~252_combout\,
	combout => \RAM_controller|Decoder0~264_combout\);

-- Location: LCCOMB_X26_Y15_N22
\RAM_controller|Parity_register[147]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(147) = (\RAM_controller|Decoder0~264_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~264_combout\ & (\RAM_controller|Parity_register\(147)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(147),
	datac => \RAM_controller|Decoder0~264_combout\,
	datad => \RAM_controller|Par_Reg~4_combout\,
	combout => \RAM_controller|Parity_register\(147));

-- Location: LCCOMB_X26_Y15_N16
\RAM_controller|Decoder0~263\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~263_combout\ = (\RAM_controller|Decoder0~252_combout\ & \RAM_controller|Decoder0~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~252_combout\,
	datad => \RAM_controller|Decoder0~21_combout\,
	combout => \RAM_controller|Decoder0~263_combout\);

-- Location: LCCOMB_X26_Y15_N4
\RAM_controller|Parity_register[144]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(144) = (\RAM_controller|Decoder0~263_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~263_combout\ & ((\RAM_controller|Parity_register\(144))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~4_combout\,
	datac => \RAM_controller|Parity_register\(144),
	datad => \RAM_controller|Decoder0~263_combout\,
	combout => \RAM_controller|Parity_register\(144));

-- Location: LCCOMB_X24_Y15_N0
\RAM_controller|Decoder0~262\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~262_combout\ = (\RAM_controller|Decoder0~252_combout\ & \RAM_controller|Decoder0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~252_combout\,
	datad => \RAM_controller|Decoder0~5_combout\,
	combout => \RAM_controller|Decoder0~262_combout\);

-- Location: LCCOMB_X26_Y15_N24
\RAM_controller|Parity_register[145]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(145) = (\RAM_controller|Decoder0~262_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~262_combout\ & ((\RAM_controller|Parity_register\(145))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~4_combout\,
	datac => \RAM_controller|Decoder0~262_combout\,
	datad => \RAM_controller|Parity_register\(145),
	combout => \RAM_controller|Parity_register\(145));

-- Location: LCCOMB_X26_Y15_N26
\RAM_controller|Mux0~151\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~151_combout\ = (\VGA_controller|Vcount\(0) & ((\VGA_controller|Vcount\(1)) # ((\RAM_controller|Parity_register\(145))))) # (!\VGA_controller|Vcount\(0) & (!\VGA_controller|Vcount\(1) & (\RAM_controller|Parity_register\(144))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datab => \VGA_controller|Vcount\(1),
	datac => \RAM_controller|Parity_register\(144),
	datad => \RAM_controller|Parity_register\(145),
	combout => \RAM_controller|Mux0~151_combout\);

-- Location: LCCOMB_X24_Y15_N20
\RAM_controller|Decoder0~261\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~261_combout\ = (\RAM_controller|Decoder0~13_combout\ & \RAM_controller|Decoder0~252_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~13_combout\,
	datad => \RAM_controller|Decoder0~252_combout\,
	combout => \RAM_controller|Decoder0~261_combout\);

-- Location: LCCOMB_X26_Y15_N2
\RAM_controller|Parity_register[146]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(146) = (\RAM_controller|Decoder0~261_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~261_combout\ & ((\RAM_controller|Parity_register\(146))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~4_combout\,
	datac => \RAM_controller|Decoder0~261_combout\,
	datad => \RAM_controller|Parity_register\(146),
	combout => \RAM_controller|Parity_register\(146));

-- Location: LCCOMB_X26_Y15_N8
\RAM_controller|Mux0~152\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~152_combout\ = (\VGA_controller|Vcount\(1) & ((\RAM_controller|Mux0~151_combout\ & (\RAM_controller|Parity_register\(147))) # (!\RAM_controller|Mux0~151_combout\ & ((\RAM_controller|Parity_register\(146)))))) # 
-- (!\VGA_controller|Vcount\(1) & (((\RAM_controller|Mux0~151_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(147),
	datab => \VGA_controller|Vcount\(1),
	datac => \RAM_controller|Mux0~151_combout\,
	datad => \RAM_controller|Parity_register\(146),
	combout => \RAM_controller|Mux0~152_combout\);

-- Location: LCCOMB_X24_Y15_N14
\RAM_controller|Decoder0~260\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~260_combout\ = (\RAM_controller|Decoder0~25_combout\ & \RAM_controller|Decoder0~252_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder0~25_combout\,
	datad => \RAM_controller|Decoder0~252_combout\,
	combout => \RAM_controller|Decoder0~260_combout\);

-- Location: LCCOMB_X26_Y15_N6
\RAM_controller|Parity_register[151]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(151) = (\RAM_controller|Decoder0~260_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~260_combout\ & (\RAM_controller|Parity_register\(151)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(151),
	datac => \RAM_controller|Par_Reg~4_combout\,
	datad => \RAM_controller|Decoder0~260_combout\,
	combout => \RAM_controller|Parity_register\(151));

-- Location: LCCOMB_X26_Y15_N20
\RAM_controller|Decoder0~257\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~257_combout\ = (\RAM_controller|Decoder0~252_combout\ & \RAM_controller|Decoder0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~252_combout\,
	datad => \RAM_controller|Decoder0~1_combout\,
	combout => \RAM_controller|Decoder0~257_combout\);

-- Location: LCCOMB_X26_Y15_N14
\RAM_controller|Parity_register[149]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(149) = (\RAM_controller|Decoder0~257_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~257_combout\ & (\RAM_controller|Parity_register\(149)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(149),
	datac => \RAM_controller|Par_Reg~4_combout\,
	datad => \RAM_controller|Decoder0~257_combout\,
	combout => \RAM_controller|Parity_register\(149));

-- Location: LCCOMB_X26_Y15_N12
\RAM_controller|Decoder0~259\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~259_combout\ = (\RAM_controller|Decoder0~252_combout\ & \RAM_controller|Decoder0~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~252_combout\,
	datad => \RAM_controller|Decoder0~19_combout\,
	combout => \RAM_controller|Decoder0~259_combout\);

-- Location: LCCOMB_X26_Y15_N30
\RAM_controller|Parity_register[148]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(148) = (\RAM_controller|Decoder0~259_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~259_combout\ & (\RAM_controller|Parity_register\(148)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(148),
	datac => \RAM_controller|Par_Reg~4_combout\,
	datad => \RAM_controller|Decoder0~259_combout\,
	combout => \RAM_controller|Parity_register\(148));

-- Location: LCCOMB_X27_Y15_N18
\RAM_controller|Decoder0~258\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~258_combout\ = (\RAM_controller|Decoder0~11_combout\ & \RAM_controller|Decoder0~252_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~11_combout\,
	datad => \RAM_controller|Decoder0~252_combout\,
	combout => \RAM_controller|Decoder0~258_combout\);

-- Location: LCCOMB_X26_Y15_N18
\RAM_controller|Parity_register[150]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(150) = (\RAM_controller|Decoder0~258_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~258_combout\ & ((\RAM_controller|Parity_register\(150))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~4_combout\,
	datab => \RAM_controller|Parity_register\(150),
	datad => \RAM_controller|Decoder0~258_combout\,
	combout => \RAM_controller|Parity_register\(150));

-- Location: LCCOMB_X26_Y15_N10
\RAM_controller|Mux0~149\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~149_combout\ = (\VGA_controller|Vcount\(0) & (\VGA_controller|Vcount\(1))) # (!\VGA_controller|Vcount\(0) & ((\VGA_controller|Vcount\(1) & ((\RAM_controller|Parity_register\(150)))) # (!\VGA_controller|Vcount\(1) & 
-- (\RAM_controller|Parity_register\(148)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datab => \VGA_controller|Vcount\(1),
	datac => \RAM_controller|Parity_register\(148),
	datad => \RAM_controller|Parity_register\(150),
	combout => \RAM_controller|Mux0~149_combout\);

-- Location: LCCOMB_X26_Y15_N28
\RAM_controller|Mux0~150\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~150_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Mux0~149_combout\ & (\RAM_controller|Parity_register\(151))) # (!\RAM_controller|Mux0~149_combout\ & ((\RAM_controller|Parity_register\(149)))))) # 
-- (!\VGA_controller|Vcount\(0) & (((\RAM_controller|Mux0~149_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(151),
	datab => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(149),
	datad => \RAM_controller|Mux0~149_combout\,
	combout => \RAM_controller|Mux0~150_combout\);

-- Location: LCCOMB_X26_Y15_N0
\RAM_controller|Mux0~153\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~153_combout\ = (\VGA_controller|Vcount\(3) & (\VGA_controller|Vcount\(2))) # (!\VGA_controller|Vcount\(3) & ((\VGA_controller|Vcount\(2) & ((\RAM_controller|Mux0~150_combout\))) # (!\VGA_controller|Vcount\(2) & 
-- (\RAM_controller|Mux0~152_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(3),
	datab => \VGA_controller|Vcount\(2),
	datac => \RAM_controller|Mux0~152_combout\,
	datad => \RAM_controller|Mux0~150_combout\,
	combout => \RAM_controller|Mux0~153_combout\);

-- Location: LCCOMB_X26_Y16_N8
\RAM_controller|Mux0~156\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~156_combout\ = (\VGA_controller|Vcount\(3) & ((\RAM_controller|Mux0~153_combout\ & (\RAM_controller|Mux0~155_combout\)) # (!\RAM_controller|Mux0~153_combout\ & ((\RAM_controller|Mux0~148_combout\))))) # (!\VGA_controller|Vcount\(3) & 
-- (((\RAM_controller|Mux0~153_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Mux0~155_combout\,
	datab => \VGA_controller|Vcount\(3),
	datac => \RAM_controller|Mux0~148_combout\,
	datad => \RAM_controller|Mux0~153_combout\,
	combout => \RAM_controller|Mux0~156_combout\);

-- Location: LCCOMB_X23_Y13_N0
\RAM_controller|Decoder0~218\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~218_combout\ = (\RAM_controller|v_count_write_aux\(7) & (\RAM_controller|v_count_write_aux\(5) & (\RAM_controller|v_count_write_aux\(4) & !\RAM_controller|v_count_write_aux\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(7),
	datab => \RAM_controller|v_count_write_aux\(5),
	datac => \RAM_controller|v_count_write_aux\(4),
	datad => \RAM_controller|v_count_write_aux\(6),
	combout => \RAM_controller|Decoder0~218_combout\);

-- Location: LCCOMB_X26_Y13_N10
\RAM_controller|Decoder0~234\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~234_combout\ = (\RAM_controller|Decoder0~31_combout\ & \RAM_controller|Decoder0~218_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~31_combout\,
	datad => \RAM_controller|Decoder0~218_combout\,
	combout => \RAM_controller|Decoder0~234_combout\);

-- Location: LCCOMB_X26_Y13_N30
\RAM_controller|Parity_register[191]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(191) = (\RAM_controller|Decoder0~234_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~234_combout\ & (\RAM_controller|Parity_register\(191)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder0~234_combout\,
	datac => \RAM_controller|Parity_register\(191),
	datad => \RAM_controller|Par_Reg~4_combout\,
	combout => \RAM_controller|Parity_register\(191));

-- Location: LCCOMB_X24_Y13_N6
\RAM_controller|Decoder0~231\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~231_combout\ = (\RAM_controller|Decoder0~218_combout\ & \RAM_controller|Decoder0~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~218_combout\,
	datad => \RAM_controller|Decoder0~15_combout\,
	combout => \RAM_controller|Decoder0~231_combout\);

-- Location: LCCOMB_X24_Y13_N10
\RAM_controller|Parity_register[190]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(190) = (\RAM_controller|Decoder0~231_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~231_combout\ & (\RAM_controller|Parity_register\(190)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(190),
	datab => \RAM_controller|Par_Reg~4_combout\,
	datad => \RAM_controller|Decoder0~231_combout\,
	combout => \RAM_controller|Parity_register\(190));

-- Location: LCCOMB_X26_Y13_N28
\RAM_controller|Decoder0~232\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~232_combout\ = (\RAM_controller|Decoder0~7_combout\ & \RAM_controller|Decoder0~218_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder0~7_combout\,
	datad => \RAM_controller|Decoder0~218_combout\,
	combout => \RAM_controller|Decoder0~232_combout\);

-- Location: LCCOMB_X26_Y13_N8
\RAM_controller|Parity_register[189]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(189) = (\RAM_controller|Decoder0~232_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~232_combout\ & (\RAM_controller|Parity_register\(189)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Decoder0~232_combout\,
	datac => \RAM_controller|Parity_register\(189),
	datad => \RAM_controller|Par_Reg~4_combout\,
	combout => \RAM_controller|Parity_register\(189));

-- Location: LCCOMB_X26_Y13_N26
\RAM_controller|Decoder0~233\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~233_combout\ = (\RAM_controller|Decoder0~23_combout\ & \RAM_controller|Decoder0~218_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~23_combout\,
	datad => \RAM_controller|Decoder0~218_combout\,
	combout => \RAM_controller|Decoder0~233_combout\);

-- Location: LCCOMB_X26_Y13_N6
\RAM_controller|Parity_register[188]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(188) = (\RAM_controller|Decoder0~233_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~233_combout\ & (\RAM_controller|Parity_register\(188)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(188),
	datac => \RAM_controller|Decoder0~233_combout\,
	datad => \RAM_controller|Par_Reg~4_combout\,
	combout => \RAM_controller|Parity_register\(188));

-- Location: LCCOMB_X26_Y13_N20
\RAM_controller|Mux0~133\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~133_combout\ = (\VGA_controller|Vcount\(1) & (\VGA_controller|Vcount\(0))) # (!\VGA_controller|Vcount\(1) & ((\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(189))) # (!\VGA_controller|Vcount\(0) & 
-- ((\RAM_controller|Parity_register\(188))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(1),
	datab => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(189),
	datad => \RAM_controller|Parity_register\(188),
	combout => \RAM_controller|Mux0~133_combout\);

-- Location: LCCOMB_X26_Y13_N16
\RAM_controller|Mux0~134\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~134_combout\ = (\VGA_controller|Vcount\(1) & ((\RAM_controller|Mux0~133_combout\ & (\RAM_controller|Parity_register\(191))) # (!\RAM_controller|Mux0~133_combout\ & ((\RAM_controller|Parity_register\(190)))))) # 
-- (!\VGA_controller|Vcount\(1) & (((\RAM_controller|Mux0~133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(191),
	datab => \VGA_controller|Vcount\(1),
	datac => \RAM_controller|Parity_register\(190),
	datad => \RAM_controller|Mux0~133_combout\,
	combout => \RAM_controller|Mux0~134_combout\);

-- Location: LCCOMB_X26_Y13_N24
\RAM_controller|Decoder0~219\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~219_combout\ = (\RAM_controller|Decoder0~11_combout\ & \RAM_controller|Decoder0~218_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~11_combout\,
	datad => \RAM_controller|Decoder0~218_combout\,
	combout => \RAM_controller|Decoder0~219_combout\);

-- Location: LCCOMB_X26_Y13_N4
\RAM_controller|Parity_register[182]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(182) = (\RAM_controller|Decoder0~219_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~219_combout\ & ((\RAM_controller|Parity_register\(182))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Par_Reg~4_combout\,
	datac => \RAM_controller|Parity_register\(182),
	datad => \RAM_controller|Decoder0~219_combout\,
	combout => \RAM_controller|Parity_register\(182));

-- Location: LCCOMB_X24_Y14_N12
\RAM_controller|Decoder0~222\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~222_combout\ = (\RAM_controller|Decoder0~218_combout\ & \RAM_controller|Decoder0~25_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~218_combout\,
	datad => \RAM_controller|Decoder0~25_combout\,
	combout => \RAM_controller|Decoder0~222_combout\);

-- Location: LCCOMB_X24_Y14_N16
\RAM_controller|Parity_register[183]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(183) = (\RAM_controller|Decoder0~222_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~222_combout\ & ((\RAM_controller|Parity_register\(183))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Par_Reg~4_combout\,
	datac => \RAM_controller|Parity_register\(183),
	datad => \RAM_controller|Decoder0~222_combout\,
	combout => \RAM_controller|Parity_register\(183));

-- Location: LCCOMB_X26_Y13_N12
\RAM_controller|Decoder0~220\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~220_combout\ = (\RAM_controller|Decoder0~1_combout\ & \RAM_controller|Decoder0~218_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder0~1_combout\,
	datad => \RAM_controller|Decoder0~218_combout\,
	combout => \RAM_controller|Decoder0~220_combout\);

-- Location: LCCOMB_X26_Y13_N14
\RAM_controller|Parity_register[181]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(181) = (\RAM_controller|Decoder0~220_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~220_combout\ & ((\RAM_controller|Parity_register\(181))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~4_combout\,
	datac => \RAM_controller|Parity_register\(181),
	datad => \RAM_controller|Decoder0~220_combout\,
	combout => \RAM_controller|Parity_register\(181));

-- Location: LCCOMB_X26_Y13_N0
\RAM_controller|Decoder0~221\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~221_combout\ = (\RAM_controller|Decoder0~19_combout\ & \RAM_controller|Decoder0~218_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~19_combout\,
	datad => \RAM_controller|Decoder0~218_combout\,
	combout => \RAM_controller|Decoder0~221_combout\);

-- Location: LCCOMB_X26_Y13_N22
\RAM_controller|Parity_register[180]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(180) = (\RAM_controller|Decoder0~221_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~221_combout\ & ((\RAM_controller|Parity_register\(180))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Par_Reg~4_combout\,
	datac => \RAM_controller|Parity_register\(180),
	datad => \RAM_controller|Decoder0~221_combout\,
	combout => \RAM_controller|Parity_register\(180));

-- Location: LCCOMB_X26_Y13_N2
\RAM_controller|Mux0~126\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~126_combout\ = (\VGA_controller|Vcount\(1) & (\VGA_controller|Vcount\(0))) # (!\VGA_controller|Vcount\(1) & ((\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(181))) # (!\VGA_controller|Vcount\(0) & 
-- ((\RAM_controller|Parity_register\(180))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(1),
	datab => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(181),
	datad => \RAM_controller|Parity_register\(180),
	combout => \RAM_controller|Mux0~126_combout\);

-- Location: LCCOMB_X26_Y13_N18
\RAM_controller|Mux0~127\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~127_combout\ = (\VGA_controller|Vcount\(1) & ((\RAM_controller|Mux0~126_combout\ & ((\RAM_controller|Parity_register\(183)))) # (!\RAM_controller|Mux0~126_combout\ & (\RAM_controller|Parity_register\(182))))) # 
-- (!\VGA_controller|Vcount\(1) & (((\RAM_controller|Mux0~126_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(1),
	datab => \RAM_controller|Parity_register\(182),
	datac => \RAM_controller|Parity_register\(183),
	datad => \RAM_controller|Mux0~126_combout\,
	combout => \RAM_controller|Mux0~127_combout\);

-- Location: LCCOMB_X26_Y17_N14
\RAM_controller|Decoder0~227\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~227_combout\ = (\RAM_controller|Decoder0~5_combout\ & \RAM_controller|Decoder0~218_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Decoder0~5_combout\,
	datac => \RAM_controller|Decoder0~218_combout\,
	combout => \RAM_controller|Decoder0~227_combout\);

-- Location: LCCOMB_X26_Y17_N20
\RAM_controller|Parity_register[177]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(177) = (\RAM_controller|Decoder0~227_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~227_combout\ & (\RAM_controller|Parity_register\(177)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(177),
	datac => \RAM_controller|Decoder0~227_combout\,
	datad => \RAM_controller|Par_Reg~4_combout\,
	combout => \RAM_controller|Parity_register\(177));

-- Location: LCCOMB_X24_Y14_N14
\RAM_controller|Decoder0~230\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~230_combout\ = (\RAM_controller|Decoder0~218_combout\ & \RAM_controller|Decoder0~29_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~218_combout\,
	datad => \RAM_controller|Decoder0~29_combout\,
	combout => \RAM_controller|Decoder0~230_combout\);

-- Location: LCCOMB_X24_Y14_N26
\RAM_controller|Parity_register[179]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(179) = (\RAM_controller|Decoder0~230_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~230_combout\ & (\RAM_controller|Parity_register\(179)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder0~230_combout\,
	datac => \RAM_controller|Parity_register\(179),
	datad => \RAM_controller|Par_Reg~4_combout\,
	combout => \RAM_controller|Parity_register\(179));

-- Location: LCCOMB_X26_Y17_N26
\RAM_controller|Decoder0~228\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~228_combout\ = (\RAM_controller|Decoder0~13_combout\ & \RAM_controller|Decoder0~218_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~13_combout\,
	datad => \RAM_controller|Decoder0~218_combout\,
	combout => \RAM_controller|Decoder0~228_combout\);

-- Location: LCCOMB_X26_Y17_N18
\RAM_controller|Parity_register[178]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(178) = (\RAM_controller|Decoder0~228_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~228_combout\ & (\RAM_controller|Parity_register\(178)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(178),
	datac => \RAM_controller|Decoder0~228_combout\,
	datad => \RAM_controller|Par_Reg~4_combout\,
	combout => \RAM_controller|Parity_register\(178));

-- Location: LCCOMB_X26_Y17_N30
\RAM_controller|Decoder0~229\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~229_combout\ = (\RAM_controller|Decoder0~218_combout\ & \RAM_controller|Decoder0~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~218_combout\,
	datad => \RAM_controller|Decoder0~21_combout\,
	combout => \RAM_controller|Decoder0~229_combout\);

-- Location: LCCOMB_X26_Y16_N16
\RAM_controller|Parity_register[176]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(176) = (\RAM_controller|Decoder0~229_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~229_combout\ & ((\RAM_controller|Parity_register\(176))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~4_combout\,
	datac => \RAM_controller|Decoder0~229_combout\,
	datad => \RAM_controller|Parity_register\(176),
	combout => \RAM_controller|Parity_register\(176));

-- Location: LCCOMB_X26_Y16_N24
\RAM_controller|Mux0~130\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~130_combout\ = (\VGA_controller|Vcount\(1) & ((\VGA_controller|Vcount\(0)) # ((\RAM_controller|Parity_register\(178))))) # (!\VGA_controller|Vcount\(1) & (!\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(176)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(1),
	datab => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(178),
	datad => \RAM_controller|Parity_register\(176),
	combout => \RAM_controller|Mux0~130_combout\);

-- Location: LCCOMB_X26_Y16_N6
\RAM_controller|Mux0~131\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~131_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Mux0~130_combout\ & ((\RAM_controller|Parity_register\(179)))) # (!\RAM_controller|Mux0~130_combout\ & (\RAM_controller|Parity_register\(177))))) # 
-- (!\VGA_controller|Vcount\(0) & (((\RAM_controller|Mux0~130_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(177),
	datab => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(179),
	datad => \RAM_controller|Mux0~130_combout\,
	combout => \RAM_controller|Mux0~131_combout\);

-- Location: LCCOMB_X27_Y14_N12
\RAM_controller|Decoder0~226\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~226_combout\ = (\RAM_controller|Decoder0~27_combout\ & \RAM_controller|Decoder0~218_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder0~27_combout\,
	datad => \RAM_controller|Decoder0~218_combout\,
	combout => \RAM_controller|Decoder0~226_combout\);

-- Location: LCCOMB_X27_Y14_N14
\RAM_controller|Parity_register[187]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(187) = (\RAM_controller|Decoder0~226_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~226_combout\ & (\RAM_controller|Parity_register\(187)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder0~226_combout\,
	datac => \RAM_controller|Parity_register\(187),
	datad => \RAM_controller|Par_Reg~4_combout\,
	combout => \RAM_controller|Parity_register\(187));

-- Location: LCCOMB_X27_Y14_N10
\RAM_controller|Decoder0~223\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~223_combout\ = (\RAM_controller|Decoder0~3_combout\ & \RAM_controller|Decoder0~218_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~3_combout\,
	datad => \RAM_controller|Decoder0~218_combout\,
	combout => \RAM_controller|Decoder0~223_combout\);

-- Location: LCCOMB_X27_Y14_N8
\RAM_controller|Parity_register[185]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(185) = (\RAM_controller|Decoder0~223_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~223_combout\ & (\RAM_controller|Parity_register\(185)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder0~223_combout\,
	datac => \RAM_controller|Parity_register\(185),
	datad => \RAM_controller|Par_Reg~4_combout\,
	combout => \RAM_controller|Parity_register\(185));

-- Location: LCCOMB_X27_Y14_N20
\RAM_controller|Decoder0~224\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~224_combout\ = (\RAM_controller|Decoder0~9_combout\ & \RAM_controller|Decoder0~218_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~9_combout\,
	datad => \RAM_controller|Decoder0~218_combout\,
	combout => \RAM_controller|Decoder0~224_combout\);

-- Location: LCCOMB_X27_Y14_N16
\RAM_controller|Parity_register[186]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(186) = (\RAM_controller|Decoder0~224_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~224_combout\ & (\RAM_controller|Parity_register\(186)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(186),
	datac => \RAM_controller|Par_Reg~4_combout\,
	datad => \RAM_controller|Decoder0~224_combout\,
	combout => \RAM_controller|Parity_register\(186));

-- Location: LCCOMB_X27_Y14_N2
\RAM_controller|Decoder0~225\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~225_combout\ = (\RAM_controller|Decoder0~17_combout\ & \RAM_controller|Decoder0~218_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~17_combout\,
	datad => \RAM_controller|Decoder0~218_combout\,
	combout => \RAM_controller|Decoder0~225_combout\);

-- Location: LCCOMB_X27_Y14_N30
\RAM_controller|Parity_register[184]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(184) = (\RAM_controller|Decoder0~225_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~225_combout\ & ((\RAM_controller|Parity_register\(184))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Par_Reg~4_combout\,
	datac => \RAM_controller|Parity_register\(184),
	datad => \RAM_controller|Decoder0~225_combout\,
	combout => \RAM_controller|Parity_register\(184));

-- Location: LCCOMB_X27_Y14_N24
\RAM_controller|Mux0~128\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~128_combout\ = (\VGA_controller|Vcount\(0) & (((\VGA_controller|Vcount\(1))))) # (!\VGA_controller|Vcount\(0) & ((\VGA_controller|Vcount\(1) & (\RAM_controller|Parity_register\(186))) # (!\VGA_controller|Vcount\(1) & 
-- ((\RAM_controller|Parity_register\(184))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datab => \RAM_controller|Parity_register\(186),
	datac => \RAM_controller|Parity_register\(184),
	datad => \VGA_controller|Vcount\(1),
	combout => \RAM_controller|Mux0~128_combout\);

-- Location: LCCOMB_X27_Y14_N18
\RAM_controller|Mux0~129\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~129_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Mux0~128_combout\ & (\RAM_controller|Parity_register\(187))) # (!\RAM_controller|Mux0~128_combout\ & ((\RAM_controller|Parity_register\(185)))))) # 
-- (!\VGA_controller|Vcount\(0) & (((\RAM_controller|Mux0~128_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datab => \RAM_controller|Parity_register\(187),
	datac => \RAM_controller|Parity_register\(185),
	datad => \RAM_controller|Mux0~128_combout\,
	combout => \RAM_controller|Mux0~129_combout\);

-- Location: LCCOMB_X26_Y16_N12
\RAM_controller|Mux0~132\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~132_combout\ = (\VGA_controller|Vcount\(2) & (((\VGA_controller|Vcount\(3))))) # (!\VGA_controller|Vcount\(2) & ((\VGA_controller|Vcount\(3) & ((\RAM_controller|Mux0~129_combout\))) # (!\VGA_controller|Vcount\(3) & 
-- (\RAM_controller|Mux0~131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Mux0~131_combout\,
	datab => \VGA_controller|Vcount\(2),
	datac => \VGA_controller|Vcount\(3),
	datad => \RAM_controller|Mux0~129_combout\,
	combout => \RAM_controller|Mux0~132_combout\);

-- Location: LCCOMB_X26_Y16_N30
\RAM_controller|Mux0~135\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~135_combout\ = (\VGA_controller|Vcount\(2) & ((\RAM_controller|Mux0~132_combout\ & (\RAM_controller|Mux0~134_combout\)) # (!\RAM_controller|Mux0~132_combout\ & ((\RAM_controller|Mux0~127_combout\))))) # (!\VGA_controller|Vcount\(2) & 
-- (((\RAM_controller|Mux0~132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(2),
	datab => \RAM_controller|Mux0~134_combout\,
	datac => \RAM_controller|Mux0~127_combout\,
	datad => \RAM_controller|Mux0~132_combout\,
	combout => \RAM_controller|Mux0~135_combout\);

-- Location: LCCOMB_X23_Y13_N30
\RAM_controller|Decoder0~235\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~235_combout\ = (\RAM_controller|v_count_write_aux\(7) & (!\RAM_controller|v_count_write_aux\(5) & (\RAM_controller|v_count_write_aux\(4) & \RAM_controller|v_count_write_aux\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(7),
	datab => \RAM_controller|v_count_write_aux\(5),
	datac => \RAM_controller|v_count_write_aux\(4),
	datad => \RAM_controller|v_count_write_aux\(6),
	combout => \RAM_controller|Decoder0~235_combout\);

-- Location: LCCOMB_X24_Y14_N28
\RAM_controller|Decoder0~247\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~247_combout\ = (\RAM_controller|Decoder0~235_combout\ & \RAM_controller|Decoder0~29_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Decoder0~235_combout\,
	datac => \RAM_controller|Decoder0~29_combout\,
	combout => \RAM_controller|Decoder0~247_combout\);

-- Location: LCCOMB_X26_Y16_N18
\RAM_controller|Parity_register[211]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(211) = (\RAM_controller|Decoder0~247_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~247_combout\ & (\RAM_controller|Parity_register\(211)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(211),
	datac => \RAM_controller|Decoder0~247_combout\,
	datad => \RAM_controller|Par_Reg~4_combout\,
	combout => \RAM_controller|Parity_register\(211));

-- Location: LCCOMB_X26_Y17_N4
\RAM_controller|Decoder0~245\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~245_combout\ = (\RAM_controller|Decoder0~5_combout\ & \RAM_controller|Decoder0~235_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~5_combout\,
	datad => \RAM_controller|Decoder0~235_combout\,
	combout => \RAM_controller|Decoder0~245_combout\);

-- Location: LCCOMB_X26_Y16_N26
\RAM_controller|Parity_register[209]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(209) = (\RAM_controller|Decoder0~245_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~245_combout\ & (\RAM_controller|Parity_register\(209)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(209),
	datac => \RAM_controller|Par_Reg~4_combout\,
	datad => \RAM_controller|Decoder0~245_combout\,
	combout => \RAM_controller|Parity_register\(209));

-- Location: LCCOMB_X22_Y16_N2
\RAM_controller|Decoder0~246\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~246_combout\ = (\RAM_controller|Decoder0~21_combout\ & \RAM_controller|Decoder0~235_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder0~21_combout\,
	datac => \RAM_controller|Decoder0~235_combout\,
	combout => \RAM_controller|Decoder0~246_combout\);

-- Location: LCCOMB_X26_Y16_N0
\RAM_controller|Parity_register[208]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(208) = (\RAM_controller|Decoder0~246_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~246_combout\ & ((\RAM_controller|Parity_register\(208))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~4_combout\,
	datac => \RAM_controller|Decoder0~246_combout\,
	datad => \RAM_controller|Parity_register\(208),
	combout => \RAM_controller|Parity_register\(208));

-- Location: LCCOMB_X26_Y16_N14
\RAM_controller|Mux0~140\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~140_combout\ = (\VGA_controller|Vcount\(1) & (\VGA_controller|Vcount\(0))) # (!\VGA_controller|Vcount\(1) & ((\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(209))) # (!\VGA_controller|Vcount\(0) & 
-- ((\RAM_controller|Parity_register\(208))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(1),
	datab => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(209),
	datad => \RAM_controller|Parity_register\(208),
	combout => \RAM_controller|Mux0~140_combout\);

-- Location: LCCOMB_X26_Y17_N22
\RAM_controller|Decoder0~244\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~244_combout\ = (\RAM_controller|Decoder0~13_combout\ & \RAM_controller|Decoder0~235_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~13_combout\,
	datad => \RAM_controller|Decoder0~235_combout\,
	combout => \RAM_controller|Decoder0~244_combout\);

-- Location: LCCOMB_X26_Y17_N16
\RAM_controller|Parity_register[210]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(210) = (\RAM_controller|Decoder0~244_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~244_combout\ & (\RAM_controller|Parity_register\(210)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(210),
	datac => \RAM_controller|Decoder0~244_combout\,
	datad => \RAM_controller|Par_Reg~4_combout\,
	combout => \RAM_controller|Parity_register\(210));

-- Location: LCCOMB_X26_Y16_N4
\RAM_controller|Mux0~141\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~141_combout\ = (\VGA_controller|Vcount\(1) & ((\RAM_controller|Mux0~140_combout\ & (\RAM_controller|Parity_register\(211))) # (!\RAM_controller|Mux0~140_combout\ & ((\RAM_controller|Parity_register\(210)))))) # 
-- (!\VGA_controller|Vcount\(1) & (((\RAM_controller|Mux0~140_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(1),
	datab => \RAM_controller|Parity_register\(211),
	datac => \RAM_controller|Mux0~140_combout\,
	datad => \RAM_controller|Parity_register\(210),
	combout => \RAM_controller|Mux0~141_combout\);

-- Location: LCCOMB_X27_Y16_N8
\RAM_controller|Decoder0~240\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~240_combout\ = (\RAM_controller|Decoder0~235_combout\ & \RAM_controller|Decoder0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~235_combout\,
	datad => \RAM_controller|Decoder0~1_combout\,
	combout => \RAM_controller|Decoder0~240_combout\);

-- Location: LCCOMB_X27_Y16_N30
\RAM_controller|Parity_register[213]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(213) = (\RAM_controller|Decoder0~240_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~240_combout\ & (\RAM_controller|Parity_register\(213)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(213),
	datac => \RAM_controller|Decoder0~240_combout\,
	datad => \RAM_controller|Par_Reg~4_combout\,
	combout => \RAM_controller|Parity_register\(213));

-- Location: LCCOMB_X27_Y16_N24
\RAM_controller|Decoder0~242\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~242_combout\ = (\RAM_controller|Decoder0~235_combout\ & \RAM_controller|Decoder0~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~235_combout\,
	datad => \RAM_controller|Decoder0~19_combout\,
	combout => \RAM_controller|Decoder0~242_combout\);

-- Location: LCCOMB_X27_Y16_N4
\RAM_controller|Parity_register[212]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(212) = (\RAM_controller|Decoder0~242_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~242_combout\ & (\RAM_controller|Parity_register\(212)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(212),
	datac => \RAM_controller|Par_Reg~4_combout\,
	datad => \RAM_controller|Decoder0~242_combout\,
	combout => \RAM_controller|Parity_register\(212));

-- Location: LCCOMB_X27_Y16_N20
\RAM_controller|Decoder0~241\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~241_combout\ = (\RAM_controller|Decoder0~235_combout\ & \RAM_controller|Decoder0~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~235_combout\,
	datad => \RAM_controller|Decoder0~11_combout\,
	combout => \RAM_controller|Decoder0~241_combout\);

-- Location: LCCOMB_X27_Y16_N12
\RAM_controller|Parity_register[214]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(214) = (\RAM_controller|Decoder0~241_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~241_combout\ & (\RAM_controller|Parity_register\(214)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(214),
	datac => \RAM_controller|Par_Reg~4_combout\,
	datad => \RAM_controller|Decoder0~241_combout\,
	combout => \RAM_controller|Parity_register\(214));

-- Location: LCCOMB_X27_Y16_N10
\RAM_controller|Mux0~138\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~138_combout\ = (\VGA_controller|Vcount\(0) & (\VGA_controller|Vcount\(1))) # (!\VGA_controller|Vcount\(0) & ((\VGA_controller|Vcount\(1) & ((\RAM_controller|Parity_register\(214)))) # (!\VGA_controller|Vcount\(1) & 
-- (\RAM_controller|Parity_register\(212)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datab => \VGA_controller|Vcount\(1),
	datac => \RAM_controller|Parity_register\(212),
	datad => \RAM_controller|Parity_register\(214),
	combout => \RAM_controller|Mux0~138_combout\);

-- Location: LCCOMB_X24_Y14_N0
\RAM_controller|Decoder0~243\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~243_combout\ = (\RAM_controller|Decoder0~235_combout\ & \RAM_controller|Decoder0~25_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~235_combout\,
	datad => \RAM_controller|Decoder0~25_combout\,
	combout => \RAM_controller|Decoder0~243_combout\);

-- Location: LCCOMB_X24_Y14_N20
\RAM_controller|Parity_register[215]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(215) = (\RAM_controller|Decoder0~243_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~243_combout\ & ((\RAM_controller|Parity_register\(215))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Par_Reg~4_combout\,
	datac => \RAM_controller|Parity_register\(215),
	datad => \RAM_controller|Decoder0~243_combout\,
	combout => \RAM_controller|Parity_register\(215));

-- Location: LCCOMB_X26_Y16_N20
\RAM_controller|Mux0~139\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~139_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Mux0~138_combout\ & ((\RAM_controller|Parity_register\(215)))) # (!\RAM_controller|Mux0~138_combout\ & (\RAM_controller|Parity_register\(213))))) # 
-- (!\VGA_controller|Vcount\(0) & (((\RAM_controller|Mux0~138_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(213),
	datab => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Mux0~138_combout\,
	datad => \RAM_controller|Parity_register\(215),
	combout => \RAM_controller|Mux0~139_combout\);

-- Location: LCCOMB_X26_Y16_N22
\RAM_controller|Mux0~142\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~142_combout\ = (\VGA_controller|Vcount\(3) & (\VGA_controller|Vcount\(2))) # (!\VGA_controller|Vcount\(3) & ((\VGA_controller|Vcount\(2) & ((\RAM_controller|Mux0~139_combout\))) # (!\VGA_controller|Vcount\(2) & 
-- (\RAM_controller|Mux0~141_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(3),
	datab => \VGA_controller|Vcount\(2),
	datac => \RAM_controller|Mux0~141_combout\,
	datad => \RAM_controller|Mux0~139_combout\,
	combout => \RAM_controller|Mux0~142_combout\);

-- Location: LCCOMB_X27_Y16_N16
\RAM_controller|Decoder0~236\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~236_combout\ = (\RAM_controller|Decoder0~235_combout\ & \RAM_controller|Decoder0~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~235_combout\,
	datad => \RAM_controller|Decoder0~9_combout\,
	combout => \RAM_controller|Decoder0~236_combout\);

-- Location: LCCOMB_X27_Y16_N6
\RAM_controller|Parity_register[218]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(218) = (\RAM_controller|Decoder0~236_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~236_combout\ & (\RAM_controller|Parity_register\(218)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(218),
	datac => \RAM_controller|Par_Reg~4_combout\,
	datad => \RAM_controller|Decoder0~236_combout\,
	combout => \RAM_controller|Parity_register\(218));

-- Location: LCCOMB_X27_Y16_N26
\RAM_controller|Decoder0~239\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~239_combout\ = (\RAM_controller|Decoder0~235_combout\ & \RAM_controller|Decoder0~27_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~235_combout\,
	datad => \RAM_controller|Decoder0~27_combout\,
	combout => \RAM_controller|Decoder0~239_combout\);

-- Location: LCCOMB_X27_Y16_N28
\RAM_controller|Parity_register[219]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(219) = (\RAM_controller|Decoder0~239_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~239_combout\ & (\RAM_controller|Parity_register\(219)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(219),
	datac => \RAM_controller|Decoder0~239_combout\,
	datad => \RAM_controller|Par_Reg~4_combout\,
	combout => \RAM_controller|Parity_register\(219));

-- Location: LCCOMB_X27_Y16_N22
\RAM_controller|Decoder0~237\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~237_combout\ = (\RAM_controller|Decoder0~235_combout\ & \RAM_controller|Decoder0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~235_combout\,
	datad => \RAM_controller|Decoder0~3_combout\,
	combout => \RAM_controller|Decoder0~237_combout\);

-- Location: LCCOMB_X27_Y16_N2
\RAM_controller|Parity_register[217]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(217) = (\RAM_controller|Decoder0~237_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~237_combout\ & (\RAM_controller|Parity_register\(217)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(217),
	datac => \RAM_controller|Decoder0~237_combout\,
	datad => \RAM_controller|Par_Reg~4_combout\,
	combout => \RAM_controller|Parity_register\(217));

-- Location: LCCOMB_X27_Y14_N6
\RAM_controller|Decoder0~238\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~238_combout\ = (\RAM_controller|Decoder0~235_combout\ & \RAM_controller|Decoder0~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~235_combout\,
	datad => \RAM_controller|Decoder0~17_combout\,
	combout => \RAM_controller|Decoder0~238_combout\);

-- Location: LCCOMB_X27_Y16_N18
\RAM_controller|Parity_register[216]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(216) = (\RAM_controller|Decoder0~238_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~238_combout\ & ((\RAM_controller|Parity_register\(216))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Par_Reg~4_combout\,
	datac => \RAM_controller|Decoder0~238_combout\,
	datad => \RAM_controller|Parity_register\(216),
	combout => \RAM_controller|Parity_register\(216));

-- Location: LCCOMB_X27_Y16_N0
\RAM_controller|Mux0~136\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~136_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(217)) # ((\VGA_controller|Vcount\(1))))) # (!\VGA_controller|Vcount\(0) & (((!\VGA_controller|Vcount\(1) & \RAM_controller|Parity_register\(216)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datab => \RAM_controller|Parity_register\(217),
	datac => \VGA_controller|Vcount\(1),
	datad => \RAM_controller|Parity_register\(216),
	combout => \RAM_controller|Mux0~136_combout\);

-- Location: LCCOMB_X27_Y16_N14
\RAM_controller|Mux0~137\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~137_combout\ = (\VGA_controller|Vcount\(1) & ((\RAM_controller|Mux0~136_combout\ & ((\RAM_controller|Parity_register\(219)))) # (!\RAM_controller|Mux0~136_combout\ & (\RAM_controller|Parity_register\(218))))) # 
-- (!\VGA_controller|Vcount\(1) & (((\RAM_controller|Mux0~136_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(218),
	datab => \RAM_controller|Parity_register\(219),
	datac => \VGA_controller|Vcount\(1),
	datad => \RAM_controller|Mux0~136_combout\,
	combout => \RAM_controller|Mux0~137_combout\);

-- Location: LCCOMB_X19_Y13_N18
\RAM_controller|Decoder0~251\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~251_combout\ = (\RAM_controller|Decoder0~31_combout\ & \RAM_controller|Decoder0~235_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Decoder0~31_combout\,
	datac => \RAM_controller|Decoder0~235_combout\,
	combout => \RAM_controller|Decoder0~251_combout\);

-- Location: LCCOMB_X19_Y13_N12
\RAM_controller|Parity_register[223]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(223) = (\RAM_controller|Decoder0~251_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~251_combout\ & ((\RAM_controller|Parity_register\(223))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Decoder0~251_combout\,
	datac => \RAM_controller|Par_Reg~4_combout\,
	datad => \RAM_controller|Parity_register\(223),
	combout => \RAM_controller|Parity_register\(223));

-- Location: LCCOMB_X19_Y13_N30
\RAM_controller|Decoder0~248\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~248_combout\ = (\RAM_controller|Decoder0~7_combout\ & \RAM_controller|Decoder0~235_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder0~7_combout\,
	datac => \RAM_controller|Decoder0~235_combout\,
	combout => \RAM_controller|Decoder0~248_combout\);

-- Location: LCCOMB_X19_Y13_N8
\RAM_controller|Parity_register[221]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(221) = (\RAM_controller|Decoder0~248_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~248_combout\ & (\RAM_controller|Parity_register\(221)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(221),
	datac => \RAM_controller|Par_Reg~4_combout\,
	datad => \RAM_controller|Decoder0~248_combout\,
	combout => \RAM_controller|Parity_register\(221));

-- Location: LCCOMB_X19_Y13_N6
\RAM_controller|Decoder0~250\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~250_combout\ = (\RAM_controller|Decoder0~235_combout\ & \RAM_controller|Decoder0~23_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~235_combout\,
	datad => \RAM_controller|Decoder0~23_combout\,
	combout => \RAM_controller|Decoder0~250_combout\);

-- Location: LCCOMB_X19_Y13_N26
\RAM_controller|Parity_register[220]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(220) = (\RAM_controller|Decoder0~250_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~250_combout\ & ((\RAM_controller|Parity_register\(220))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~4_combout\,
	datac => \RAM_controller|Parity_register\(220),
	datad => \RAM_controller|Decoder0~250_combout\,
	combout => \RAM_controller|Parity_register\(220));

-- Location: LCCOMB_X19_Y13_N2
\RAM_controller|Decoder0~249\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~249_combout\ = (\RAM_controller|Decoder0~15_combout\ & \RAM_controller|Decoder0~235_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Decoder0~15_combout\,
	datac => \RAM_controller|Decoder0~235_combout\,
	combout => \RAM_controller|Decoder0~249_combout\);

-- Location: LCCOMB_X19_Y13_N24
\RAM_controller|Parity_register[222]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(222) = (\RAM_controller|Decoder0~249_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~249_combout\ & (\RAM_controller|Parity_register\(222)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(222),
	datac => \RAM_controller|Par_Reg~4_combout\,
	datad => \RAM_controller|Decoder0~249_combout\,
	combout => \RAM_controller|Parity_register\(222));

-- Location: LCCOMB_X19_Y13_N10
\RAM_controller|Mux0~143\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~143_combout\ = (\VGA_controller|Vcount\(1) & ((\VGA_controller|Vcount\(0)) # ((\RAM_controller|Parity_register\(222))))) # (!\VGA_controller|Vcount\(1) & (!\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(220))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(1),
	datab => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(220),
	datad => \RAM_controller|Parity_register\(222),
	combout => \RAM_controller|Mux0~143_combout\);

-- Location: LCCOMB_X19_Y13_N22
\RAM_controller|Mux0~144\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~144_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Mux0~143_combout\ & (\RAM_controller|Parity_register\(223))) # (!\RAM_controller|Mux0~143_combout\ & ((\RAM_controller|Parity_register\(221)))))) # 
-- (!\VGA_controller|Vcount\(0) & (((\RAM_controller|Mux0~143_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(223),
	datab => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(221),
	datad => \RAM_controller|Mux0~143_combout\,
	combout => \RAM_controller|Mux0~144_combout\);

-- Location: LCCOMB_X26_Y16_N28
\RAM_controller|Mux0~145\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~145_combout\ = (\RAM_controller|Mux0~142_combout\ & (((\RAM_controller|Mux0~144_combout\)) # (!\VGA_controller|Vcount\(3)))) # (!\RAM_controller|Mux0~142_combout\ & (\VGA_controller|Vcount\(3) & (\RAM_controller|Mux0~137_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Mux0~142_combout\,
	datab => \VGA_controller|Vcount\(3),
	datac => \RAM_controller|Mux0~137_combout\,
	datad => \RAM_controller|Mux0~144_combout\,
	combout => \RAM_controller|Mux0~145_combout\);

-- Location: LCCOMB_X26_Y16_N2
\RAM_controller|Mux0~146\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~146_combout\ = (\VGA_controller|Vcount\(6) & (!\VGA_controller|Vcount\(5) & ((\RAM_controller|Mux0~145_combout\)))) # (!\VGA_controller|Vcount\(6) & (\VGA_controller|Vcount\(5) & (\RAM_controller|Mux0~135_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(6),
	datab => \VGA_controller|Vcount\(5),
	datac => \RAM_controller|Mux0~135_combout\,
	datad => \RAM_controller|Mux0~145_combout\,
	combout => \RAM_controller|Mux0~146_combout\);

-- Location: LCCOMB_X26_Y16_N10
\RAM_controller|Mux0~157\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~157_combout\ = (\RAM_controller|Mux0~146_combout\) # ((!\VGA_controller|Vcount\(6) & (!\VGA_controller|Vcount\(5) & \RAM_controller|Mux0~156_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(6),
	datab => \VGA_controller|Vcount\(5),
	datac => \RAM_controller|Mux0~156_combout\,
	datad => \RAM_controller|Mux0~146_combout\,
	combout => \RAM_controller|Mux0~157_combout\);

-- Location: LCCOMB_X23_Y13_N14
\RAM_controller|Decoder0~133\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~133_combout\ = (!\RAM_controller|v_count_write_aux\(7) & (\RAM_controller|v_count_write_aux\(5) & (\RAM_controller|v_count_write_aux\(4) & \RAM_controller|v_count_write_aux\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(7),
	datab => \RAM_controller|v_count_write_aux\(5),
	datac => \RAM_controller|v_count_write_aux\(4),
	datad => \RAM_controller|v_count_write_aux\(6),
	combout => \RAM_controller|Decoder0~133_combout\);

-- Location: LCCOMB_X24_Y17_N28
\RAM_controller|Decoder0~137\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~137_combout\ = (\RAM_controller|Decoder0~25_combout\ & \RAM_controller|Decoder0~133_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder0~25_combout\,
	datad => \RAM_controller|Decoder0~133_combout\,
	combout => \RAM_controller|Decoder0~137_combout\);

-- Location: LCCOMB_X24_Y17_N8
\RAM_controller|Parity_register[119]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(119) = (\RAM_controller|Decoder0~137_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~137_combout\ & (\RAM_controller|Parity_register\(119)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Decoder0~137_combout\,
	datac => \RAM_controller|Parity_register\(119),
	datad => \RAM_controller|Par_Reg~4_combout\,
	combout => \RAM_controller|Parity_register\(119));

-- Location: LCCOMB_X24_Y17_N26
\RAM_controller|Decoder0~136\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~136_combout\ = (\RAM_controller|Decoder0~133_combout\ & \RAM_controller|Decoder0~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder0~133_combout\,
	datad => \RAM_controller|Decoder0~19_combout\,
	combout => \RAM_controller|Decoder0~136_combout\);

-- Location: LCCOMB_X24_Y17_N16
\RAM_controller|Parity_register[116]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(116) = (\RAM_controller|Decoder0~136_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~136_combout\ & (\RAM_controller|Parity_register\(116)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(116),
	datac => \RAM_controller|Decoder0~136_combout\,
	datad => \RAM_controller|Par_Reg~4_combout\,
	combout => \RAM_controller|Parity_register\(116));

-- Location: LCCOMB_X24_Y17_N12
\RAM_controller|Decoder0~135\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~135_combout\ = (\RAM_controller|Decoder0~1_combout\ & \RAM_controller|Decoder0~133_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder0~1_combout\,
	datad => \RAM_controller|Decoder0~133_combout\,
	combout => \RAM_controller|Decoder0~135_combout\);

-- Location: LCCOMB_X24_Y17_N20
\RAM_controller|Parity_register[117]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(117) = (\RAM_controller|Decoder0~135_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~135_combout\ & (\RAM_controller|Parity_register\(117)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder0~135_combout\,
	datab => \RAM_controller|Parity_register\(117),
	datad => \RAM_controller|Par_Reg~4_combout\,
	combout => \RAM_controller|Parity_register\(117));

-- Location: LCCOMB_X24_Y17_N22
\RAM_controller|Mux0~72\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~72_combout\ = (\VGA_controller|Vcount\(1) & (((\VGA_controller|Vcount\(0))))) # (!\VGA_controller|Vcount\(1) & ((\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(117)))) # (!\VGA_controller|Vcount\(0) & 
-- (\RAM_controller|Parity_register\(116)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(1),
	datab => \RAM_controller|Parity_register\(116),
	datac => \VGA_controller|Vcount\(0),
	datad => \RAM_controller|Parity_register\(117),
	combout => \RAM_controller|Mux0~72_combout\);

-- Location: LCCOMB_X24_Y13_N18
\RAM_controller|Decoder0~134\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~134_combout\ = (\RAM_controller|Decoder0~133_combout\ & \RAM_controller|Decoder0~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder0~133_combout\,
	datad => \RAM_controller|Decoder0~11_combout\,
	combout => \RAM_controller|Decoder0~134_combout\);

-- Location: LCCOMB_X24_Y17_N6
\RAM_controller|Parity_register[118]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(118) = (\RAM_controller|Decoder0~134_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~134_combout\ & ((\RAM_controller|Parity_register\(118))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~4_combout\,
	datac => \RAM_controller|Decoder0~134_combout\,
	datad => \RAM_controller|Parity_register\(118),
	combout => \RAM_controller|Parity_register\(118));

-- Location: LCCOMB_X24_Y17_N30
\RAM_controller|Mux0~73\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~73_combout\ = (\VGA_controller|Vcount\(1) & ((\RAM_controller|Mux0~72_combout\ & (\RAM_controller|Parity_register\(119))) # (!\RAM_controller|Mux0~72_combout\ & ((\RAM_controller|Parity_register\(118)))))) # 
-- (!\VGA_controller|Vcount\(1) & (((\RAM_controller|Mux0~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(1),
	datab => \RAM_controller|Parity_register\(119),
	datac => \RAM_controller|Mux0~72_combout\,
	datad => \RAM_controller|Parity_register\(118),
	combout => \RAM_controller|Mux0~73_combout\);

-- Location: LCCOMB_X23_Y17_N28
\RAM_controller|Decoder0~147\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~147_combout\ = (\RAM_controller|Decoder0~7_combout\ & \RAM_controller|Decoder0~133_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~7_combout\,
	datad => \RAM_controller|Decoder0~133_combout\,
	combout => \RAM_controller|Decoder0~147_combout\);

-- Location: LCCOMB_X24_Y16_N4
\RAM_controller|Parity_register[125]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(125) = (\RAM_controller|Decoder0~147_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~147_combout\ & (\RAM_controller|Parity_register\(125)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(125),
	datac => \RAM_controller|Decoder0~147_combout\,
	datad => \RAM_controller|Par_Reg~4_combout\,
	combout => \RAM_controller|Parity_register\(125));

-- Location: LCCOMB_X24_Y13_N12
\RAM_controller|Decoder0~148\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~148_combout\ = (\RAM_controller|Decoder0~23_combout\ & \RAM_controller|Decoder0~133_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~23_combout\,
	datad => \RAM_controller|Decoder0~133_combout\,
	combout => \RAM_controller|Decoder0~148_combout\);

-- Location: LCCOMB_X24_Y13_N26
\RAM_controller|Parity_register[124]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(124) = (\RAM_controller|Decoder0~148_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~148_combout\ & ((\RAM_controller|Parity_register\(124))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~4_combout\,
	datac => \RAM_controller|Parity_register\(124),
	datad => \RAM_controller|Decoder0~148_combout\,
	combout => \RAM_controller|Parity_register\(124));

-- Location: LCCOMB_X24_Y16_N14
\RAM_controller|Mux0~79\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~79_combout\ = (\VGA_controller|Vcount\(0) & ((\VGA_controller|Vcount\(1)) # ((\RAM_controller|Parity_register\(125))))) # (!\VGA_controller|Vcount\(0) & (!\VGA_controller|Vcount\(1) & ((\RAM_controller|Parity_register\(124)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datab => \VGA_controller|Vcount\(1),
	datac => \RAM_controller|Parity_register\(125),
	datad => \RAM_controller|Parity_register\(124),
	combout => \RAM_controller|Mux0~79_combout\);

-- Location: LCCOMB_X23_Y13_N8
\RAM_controller|Decoder0~146\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~146_combout\ = (\RAM_controller|Decoder0~133_combout\ & \RAM_controller|Decoder0~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~133_combout\,
	datad => \RAM_controller|Decoder0~15_combout\,
	combout => \RAM_controller|Decoder0~146_combout\);

-- Location: LCCOMB_X24_Y16_N30
\RAM_controller|Parity_register[126]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(126) = (\RAM_controller|Decoder0~146_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~146_combout\ & ((\RAM_controller|Parity_register\(126))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~4_combout\,
	datac => \RAM_controller|Parity_register\(126),
	datad => \RAM_controller|Decoder0~146_combout\,
	combout => \RAM_controller|Parity_register\(126));

-- Location: LCCOMB_X23_Y13_N16
\RAM_controller|Decoder0~149\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~149_combout\ = (\RAM_controller|Decoder0~31_combout\ & \RAM_controller|Decoder0~133_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Decoder0~31_combout\,
	datac => \RAM_controller|Decoder0~133_combout\,
	combout => \RAM_controller|Decoder0~149_combout\);

-- Location: LCCOMB_X24_Y16_N10
\RAM_controller|Parity_register[127]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(127) = (\RAM_controller|Decoder0~149_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~149_combout\ & (\RAM_controller|Parity_register\(127)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder0~149_combout\,
	datac => \RAM_controller|Parity_register\(127),
	datad => \RAM_controller|Par_Reg~4_combout\,
	combout => \RAM_controller|Parity_register\(127));

-- Location: LCCOMB_X24_Y16_N8
\RAM_controller|Mux0~80\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~80_combout\ = (\VGA_controller|Vcount\(1) & ((\RAM_controller|Mux0~79_combout\ & ((\RAM_controller|Parity_register\(127)))) # (!\RAM_controller|Mux0~79_combout\ & (\RAM_controller|Parity_register\(126))))) # 
-- (!\VGA_controller|Vcount\(1) & (\RAM_controller|Mux0~79_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(1),
	datab => \RAM_controller|Mux0~79_combout\,
	datac => \RAM_controller|Parity_register\(126),
	datad => \RAM_controller|Parity_register\(127),
	combout => \RAM_controller|Mux0~80_combout\);

-- Location: LCCOMB_X24_Y14_N22
\RAM_controller|Decoder0~145\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~145_combout\ = (\RAM_controller|Decoder0~29_combout\ & \RAM_controller|Decoder0~133_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder0~29_combout\,
	datad => \RAM_controller|Decoder0~133_combout\,
	combout => \RAM_controller|Decoder0~145_combout\);

-- Location: LCCOMB_X24_Y16_N20
\RAM_controller|Parity_register[115]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(115) = (\RAM_controller|Decoder0~145_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~145_combout\ & (\RAM_controller|Parity_register\(115)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder0~145_combout\,
	datab => \RAM_controller|Parity_register\(115),
	datad => \RAM_controller|Par_Reg~4_combout\,
	combout => \RAM_controller|Parity_register\(115));

-- Location: LCCOMB_X24_Y15_N4
\RAM_controller|Decoder0~142\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~142_combout\ = (\RAM_controller|Decoder0~5_combout\ & \RAM_controller|Decoder0~133_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~5_combout\,
	datad => \RAM_controller|Decoder0~133_combout\,
	combout => \RAM_controller|Decoder0~142_combout\);

-- Location: LCCOMB_X24_Y15_N18
\RAM_controller|Parity_register[113]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(113) = (\RAM_controller|Decoder0~142_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~142_combout\ & (\RAM_controller|Parity_register\(113)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(113),
	datac => \RAM_controller|Decoder0~142_combout\,
	datad => \RAM_controller|Par_Reg~4_combout\,
	combout => \RAM_controller|Parity_register\(113));

-- Location: LCCOMB_X23_Y13_N20
\RAM_controller|Decoder0~143\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~143_combout\ = (\RAM_controller|Decoder0~13_combout\ & \RAM_controller|Decoder0~133_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~13_combout\,
	datad => \RAM_controller|Decoder0~133_combout\,
	combout => \RAM_controller|Decoder0~143_combout\);

-- Location: LCCOMB_X24_Y16_N26
\RAM_controller|Parity_register[114]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(114) = (\RAM_controller|Decoder0~143_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~143_combout\ & ((\RAM_controller|Parity_register\(114))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~4_combout\,
	datac => \RAM_controller|Parity_register\(114),
	datad => \RAM_controller|Decoder0~143_combout\,
	combout => \RAM_controller|Parity_register\(114));

-- Location: LCCOMB_X23_Y13_N6
\RAM_controller|Decoder0~144\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~144_combout\ = (\RAM_controller|Decoder0~133_combout\ & \RAM_controller|Decoder0~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~133_combout\,
	datad => \RAM_controller|Decoder0~21_combout\,
	combout => \RAM_controller|Decoder0~144_combout\);

-- Location: LCCOMB_X23_Y13_N26
\RAM_controller|Parity_register[112]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(112) = (\RAM_controller|Decoder0~144_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~144_combout\ & ((\RAM_controller|Parity_register\(112))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~4_combout\,
	datac => \RAM_controller|Parity_register\(112),
	datad => \RAM_controller|Decoder0~144_combout\,
	combout => \RAM_controller|Parity_register\(112));

-- Location: LCCOMB_X24_Y16_N0
\RAM_controller|Mux0~76\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~76_combout\ = (\VGA_controller|Vcount\(0) & (\VGA_controller|Vcount\(1))) # (!\VGA_controller|Vcount\(0) & ((\VGA_controller|Vcount\(1) & (\RAM_controller|Parity_register\(114))) # (!\VGA_controller|Vcount\(1) & 
-- ((\RAM_controller|Parity_register\(112))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datab => \VGA_controller|Vcount\(1),
	datac => \RAM_controller|Parity_register\(114),
	datad => \RAM_controller|Parity_register\(112),
	combout => \RAM_controller|Mux0~76_combout\);

-- Location: LCCOMB_X24_Y16_N22
\RAM_controller|Mux0~77\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~77_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Mux0~76_combout\ & (\RAM_controller|Parity_register\(115))) # (!\RAM_controller|Mux0~76_combout\ & ((\RAM_controller|Parity_register\(113)))))) # 
-- (!\VGA_controller|Vcount\(0) & (((\RAM_controller|Mux0~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datab => \RAM_controller|Parity_register\(115),
	datac => \RAM_controller|Parity_register\(113),
	datad => \RAM_controller|Mux0~76_combout\,
	combout => \RAM_controller|Mux0~77_combout\);

-- Location: LCCOMB_X24_Y13_N28
\RAM_controller|Decoder0~138\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~138_combout\ = (\RAM_controller|Decoder0~3_combout\ & \RAM_controller|Decoder0~133_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~3_combout\,
	datad => \RAM_controller|Decoder0~133_combout\,
	combout => \RAM_controller|Decoder0~138_combout\);

-- Location: LCCOMB_X24_Y16_N12
\RAM_controller|Parity_register[121]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(121) = (\RAM_controller|Decoder0~138_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~138_combout\ & (\RAM_controller|Parity_register\(121)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(121),
	datac => \RAM_controller|Decoder0~138_combout\,
	datad => \RAM_controller|Par_Reg~4_combout\,
	combout => \RAM_controller|Parity_register\(121));

-- Location: LCCOMB_X23_Y16_N16
\RAM_controller|Decoder0~141\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~141_combout\ = (\RAM_controller|Decoder0~133_combout\ & \RAM_controller|Decoder0~27_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~133_combout\,
	datad => \RAM_controller|Decoder0~27_combout\,
	combout => \RAM_controller|Decoder0~141_combout\);

-- Location: LCCOMB_X24_Y16_N16
\RAM_controller|Parity_register[123]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(123) = (\RAM_controller|Decoder0~141_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~141_combout\ & (\RAM_controller|Parity_register\(123)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(123),
	datac => \RAM_controller|Decoder0~141_combout\,
	datad => \RAM_controller|Par_Reg~4_combout\,
	combout => \RAM_controller|Parity_register\(123));

-- Location: LCCOMB_X24_Y13_N20
\RAM_controller|Decoder0~140\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~140_combout\ = (\RAM_controller|Decoder0~17_combout\ & \RAM_controller|Decoder0~133_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~17_combout\,
	datad => \RAM_controller|Decoder0~133_combout\,
	combout => \RAM_controller|Decoder0~140_combout\);

-- Location: LCCOMB_X24_Y13_N14
\RAM_controller|Parity_register[120]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(120) = (\RAM_controller|Decoder0~140_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~140_combout\ & ((\RAM_controller|Parity_register\(120))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Par_Reg~4_combout\,
	datac => \RAM_controller|Parity_register\(120),
	datad => \RAM_controller|Decoder0~140_combout\,
	combout => \RAM_controller|Parity_register\(120));

-- Location: LCCOMB_X23_Y13_N18
\RAM_controller|Decoder0~139\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~139_combout\ = (\RAM_controller|Decoder0~133_combout\ & \RAM_controller|Decoder0~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~133_combout\,
	datad => \RAM_controller|Decoder0~9_combout\,
	combout => \RAM_controller|Decoder0~139_combout\);

-- Location: LCCOMB_X24_Y16_N2
\RAM_controller|Parity_register[122]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(122) = (\RAM_controller|Decoder0~139_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~139_combout\ & ((\RAM_controller|Parity_register\(122))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~4_combout\,
	datab => \RAM_controller|Parity_register\(122),
	datad => \RAM_controller|Decoder0~139_combout\,
	combout => \RAM_controller|Parity_register\(122));

-- Location: LCCOMB_X24_Y16_N28
\RAM_controller|Mux0~74\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~74_combout\ = (\VGA_controller|Vcount\(0) & (\VGA_controller|Vcount\(1))) # (!\VGA_controller|Vcount\(0) & ((\VGA_controller|Vcount\(1) & ((\RAM_controller|Parity_register\(122)))) # (!\VGA_controller|Vcount\(1) & 
-- (\RAM_controller|Parity_register\(120)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datab => \VGA_controller|Vcount\(1),
	datac => \RAM_controller|Parity_register\(120),
	datad => \RAM_controller|Parity_register\(122),
	combout => \RAM_controller|Mux0~74_combout\);

-- Location: LCCOMB_X24_Y16_N6
\RAM_controller|Mux0~75\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~75_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Mux0~74_combout\ & ((\RAM_controller|Parity_register\(123)))) # (!\RAM_controller|Mux0~74_combout\ & (\RAM_controller|Parity_register\(121))))) # 
-- (!\VGA_controller|Vcount\(0) & (((\RAM_controller|Mux0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(121),
	datab => \RAM_controller|Parity_register\(123),
	datac => \VGA_controller|Vcount\(0),
	datad => \RAM_controller|Mux0~74_combout\,
	combout => \RAM_controller|Mux0~75_combout\);

-- Location: LCCOMB_X24_Y16_N24
\RAM_controller|Mux0~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~78_combout\ = (\VGA_controller|Vcount\(2) & (\VGA_controller|Vcount\(3))) # (!\VGA_controller|Vcount\(2) & ((\VGA_controller|Vcount\(3) & ((\RAM_controller|Mux0~75_combout\))) # (!\VGA_controller|Vcount\(3) & 
-- (\RAM_controller|Mux0~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(2),
	datab => \VGA_controller|Vcount\(3),
	datac => \RAM_controller|Mux0~77_combout\,
	datad => \RAM_controller|Mux0~75_combout\,
	combout => \RAM_controller|Mux0~78_combout\);

-- Location: LCCOMB_X24_Y16_N18
\RAM_controller|Mux0~81\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~81_combout\ = (\VGA_controller|Vcount\(2) & ((\RAM_controller|Mux0~78_combout\ & ((\RAM_controller|Mux0~80_combout\))) # (!\RAM_controller|Mux0~78_combout\ & (\RAM_controller|Mux0~73_combout\)))) # (!\VGA_controller|Vcount\(2) & 
-- (((\RAM_controller|Mux0~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Mux0~73_combout\,
	datab => \VGA_controller|Vcount\(2),
	datac => \RAM_controller|Mux0~80_combout\,
	datad => \RAM_controller|Mux0~78_combout\,
	combout => \RAM_controller|Mux0~81_combout\);

-- Location: LCCOMB_X19_Y14_N22
\RAM_controller|Decoder0~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~82_combout\ = (!\RAM_controller|v_count_write_aux\(6) & (\RAM_controller|v_count_write_aux\(5) & (\RAM_controller|v_count_write_aux\(4) & !\RAM_controller|v_count_write_aux\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(6),
	datab => \RAM_controller|v_count_write_aux\(5),
	datac => \RAM_controller|v_count_write_aux\(4),
	datad => \RAM_controller|v_count_write_aux\(7),
	combout => \RAM_controller|Decoder0~82_combout\);

-- Location: LCCOMB_X19_Y14_N6
\RAM_controller|Decoder0~95\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~95_combout\ = (\RAM_controller|Decoder0~82_combout\ & \RAM_controller|Decoder0~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~82_combout\,
	datad => \RAM_controller|Decoder0~15_combout\,
	combout => \RAM_controller|Decoder0~95_combout\);

-- Location: LCCOMB_X19_Y14_N14
\RAM_controller|Parity_register[62]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(62) = (\RAM_controller|Decoder0~95_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~95_combout\ & ((\RAM_controller|Parity_register\(62))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Par_Reg~4_combout\,
	datac => \RAM_controller|Parity_register\(62),
	datad => \RAM_controller|Decoder0~95_combout\,
	combout => \RAM_controller|Parity_register\(62));

-- Location: LCCOMB_X19_Y16_N6
\RAM_controller|Decoder0~97\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~97_combout\ = (\RAM_controller|Decoder0~23_combout\ & \RAM_controller|Decoder0~82_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~23_combout\,
	datad => \RAM_controller|Decoder0~82_combout\,
	combout => \RAM_controller|Decoder0~97_combout\);

-- Location: LCCOMB_X19_Y16_N4
\RAM_controller|Parity_register[60]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(60) = (\RAM_controller|Decoder0~97_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~97_combout\ & ((\RAM_controller|Parity_register\(60))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Par_Reg~4_combout\,
	datac => \RAM_controller|Parity_register\(60),
	datad => \RAM_controller|Decoder0~97_combout\,
	combout => \RAM_controller|Parity_register\(60));

-- Location: LCCOMB_X19_Y16_N30
\RAM_controller|Decoder0~96\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~96_combout\ = (\RAM_controller|Decoder0~7_combout\ & \RAM_controller|Decoder0~82_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~7_combout\,
	datad => \RAM_controller|Decoder0~82_combout\,
	combout => \RAM_controller|Decoder0~96_combout\);

-- Location: LCCOMB_X19_Y16_N10
\RAM_controller|Parity_register[61]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(61) = (\RAM_controller|Decoder0~96_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~96_combout\ & (\RAM_controller|Parity_register\(61)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(61),
	datac => \RAM_controller|Par_Reg~4_combout\,
	datad => \RAM_controller|Decoder0~96_combout\,
	combout => \RAM_controller|Parity_register\(61));

-- Location: LCCOMB_X19_Y16_N22
\RAM_controller|Mux0~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~48_combout\ = (\VGA_controller|Vcount\(0) & ((\VGA_controller|Vcount\(1)) # ((\RAM_controller|Parity_register\(61))))) # (!\VGA_controller|Vcount\(0) & (!\VGA_controller|Vcount\(1) & (\RAM_controller|Parity_register\(60))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datab => \VGA_controller|Vcount\(1),
	datac => \RAM_controller|Parity_register\(60),
	datad => \RAM_controller|Parity_register\(61),
	combout => \RAM_controller|Mux0~48_combout\);

-- Location: LCCOMB_X19_Y15_N30
\RAM_controller|Decoder0~98\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~98_combout\ = (\RAM_controller|Decoder0~31_combout\ & \RAM_controller|Decoder0~82_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~31_combout\,
	datad => \RAM_controller|Decoder0~82_combout\,
	combout => \RAM_controller|Decoder0~98_combout\);

-- Location: LCCOMB_X19_Y15_N0
\RAM_controller|Parity_register[63]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(63) = (\RAM_controller|Decoder0~98_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~98_combout\ & (\RAM_controller|Parity_register\(63)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(63),
	datac => \RAM_controller|Decoder0~98_combout\,
	datad => \RAM_controller|Par_Reg~4_combout\,
	combout => \RAM_controller|Parity_register\(63));

-- Location: LCCOMB_X19_Y16_N0
\RAM_controller|Mux0~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~49_combout\ = (\VGA_controller|Vcount\(1) & ((\RAM_controller|Mux0~48_combout\ & ((\RAM_controller|Parity_register\(63)))) # (!\RAM_controller|Mux0~48_combout\ & (\RAM_controller|Parity_register\(62))))) # (!\VGA_controller|Vcount\(1) 
-- & (((\RAM_controller|Mux0~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(1),
	datab => \RAM_controller|Parity_register\(62),
	datac => \RAM_controller|Mux0~48_combout\,
	datad => \RAM_controller|Parity_register\(63),
	combout => \RAM_controller|Mux0~49_combout\);

-- Location: LCCOMB_X19_Y17_N16
\RAM_controller|Decoder0~83\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~83_combout\ = (\RAM_controller|Decoder0~82_combout\ & \RAM_controller|Decoder0~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Decoder0~82_combout\,
	datad => \RAM_controller|Decoder0~11_combout\,
	combout => \RAM_controller|Decoder0~83_combout\);

-- Location: LCCOMB_X19_Y17_N8
\RAM_controller|Parity_register[54]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(54) = (\RAM_controller|Decoder0~83_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~83_combout\ & (\RAM_controller|Parity_register\(54)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(54),
	datac => \RAM_controller|Par_Reg~4_combout\,
	datad => \RAM_controller|Decoder0~83_combout\,
	combout => \RAM_controller|Parity_register\(54));

-- Location: LCCOMB_X19_Y17_N26
\RAM_controller|Decoder0~85\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~85_combout\ = (\RAM_controller|Decoder0~82_combout\ & \RAM_controller|Decoder0~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Decoder0~82_combout\,
	datad => \RAM_controller|Decoder0~19_combout\,
	combout => \RAM_controller|Decoder0~85_combout\);

-- Location: LCCOMB_X19_Y17_N10
\RAM_controller|Parity_register[52]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(52) = (\RAM_controller|Decoder0~85_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~85_combout\ & ((\RAM_controller|Parity_register\(52))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Par_Reg~4_combout\,
	datac => \RAM_controller|Decoder0~85_combout\,
	datad => \RAM_controller|Parity_register\(52),
	combout => \RAM_controller|Parity_register\(52));

-- Location: LCCOMB_X19_Y17_N14
\RAM_controller|Decoder0~84\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~84_combout\ = (\RAM_controller|Decoder0~1_combout\ & \RAM_controller|Decoder0~82_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~1_combout\,
	datad => \RAM_controller|Decoder0~82_combout\,
	combout => \RAM_controller|Decoder0~84_combout\);

-- Location: LCCOMB_X19_Y17_N18
\RAM_controller|Parity_register[53]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(53) = (\RAM_controller|Decoder0~84_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~84_combout\ & (\RAM_controller|Parity_register\(53)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(53),
	datac => \RAM_controller|Decoder0~84_combout\,
	datad => \RAM_controller|Par_Reg~4_combout\,
	combout => \RAM_controller|Parity_register\(53));

-- Location: LCCOMB_X19_Y17_N30
\RAM_controller|Mux0~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~41_combout\ = (\VGA_controller|Vcount\(1) & (((\VGA_controller|Vcount\(0))))) # (!\VGA_controller|Vcount\(1) & ((\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(53)))) # (!\VGA_controller|Vcount\(0) & 
-- (\RAM_controller|Parity_register\(52)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(52),
	datab => \VGA_controller|Vcount\(1),
	datac => \VGA_controller|Vcount\(0),
	datad => \RAM_controller|Parity_register\(53),
	combout => \RAM_controller|Mux0~41_combout\);

-- Location: LCCOMB_X20_Y17_N4
\RAM_controller|Decoder0~86\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~86_combout\ = (\RAM_controller|Decoder0~25_combout\ & \RAM_controller|Decoder0~82_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~25_combout\,
	datad => \RAM_controller|Decoder0~82_combout\,
	combout => \RAM_controller|Decoder0~86_combout\);

-- Location: LCCOMB_X20_Y17_N6
\RAM_controller|Parity_register[55]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(55) = (\RAM_controller|Decoder0~86_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~86_combout\ & (\RAM_controller|Parity_register\(55)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(55),
	datab => \RAM_controller|Decoder0~86_combout\,
	datad => \RAM_controller|Par_Reg~4_combout\,
	combout => \RAM_controller|Parity_register\(55));

-- Location: LCCOMB_X19_Y16_N14
\RAM_controller|Mux0~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~42_combout\ = (\VGA_controller|Vcount\(1) & ((\RAM_controller|Mux0~41_combout\ & ((\RAM_controller|Parity_register\(55)))) # (!\RAM_controller|Mux0~41_combout\ & (\RAM_controller|Parity_register\(54))))) # (!\VGA_controller|Vcount\(1) 
-- & (((\RAM_controller|Mux0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(1),
	datab => \RAM_controller|Parity_register\(54),
	datac => \RAM_controller|Mux0~41_combout\,
	datad => \RAM_controller|Parity_register\(55),
	combout => \RAM_controller|Mux0~42_combout\);

-- Location: LCCOMB_X19_Y14_N2
\RAM_controller|Decoder0~87\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~87_combout\ = (\RAM_controller|Decoder0~3_combout\ & \RAM_controller|Decoder0~82_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~3_combout\,
	datad => \RAM_controller|Decoder0~82_combout\,
	combout => \RAM_controller|Decoder0~87_combout\);

-- Location: LCCOMB_X19_Y16_N18
\RAM_controller|Parity_register[57]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(57) = (\RAM_controller|Decoder0~87_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~87_combout\ & (\RAM_controller|Parity_register\(57)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(57),
	datac => \RAM_controller|Par_Reg~4_combout\,
	datad => \RAM_controller|Decoder0~87_combout\,
	combout => \RAM_controller|Parity_register\(57));

-- Location: LCCOMB_X19_Y14_N16
\RAM_controller|Decoder0~90\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~90_combout\ = (\RAM_controller|Decoder0~27_combout\ & \RAM_controller|Decoder0~82_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~27_combout\,
	datad => \RAM_controller|Decoder0~82_combout\,
	combout => \RAM_controller|Decoder0~90_combout\);

-- Location: LCCOMB_X19_Y16_N26
\RAM_controller|Parity_register[59]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(59) = (\RAM_controller|Decoder0~90_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~90_combout\ & (\RAM_controller|Parity_register\(59)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(59),
	datac => \RAM_controller|Par_Reg~4_combout\,
	datad => \RAM_controller|Decoder0~90_combout\,
	combout => \RAM_controller|Parity_register\(59));

-- Location: LCCOMB_X19_Y16_N28
\RAM_controller|Decoder0~89\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~89_combout\ = (\RAM_controller|Decoder0~82_combout\ & \RAM_controller|Decoder0~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~82_combout\,
	datad => \RAM_controller|Decoder0~17_combout\,
	combout => \RAM_controller|Decoder0~89_combout\);

-- Location: LCCOMB_X19_Y16_N12
\RAM_controller|Parity_register[56]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(56) = (\RAM_controller|Decoder0~89_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~89_combout\ & (\RAM_controller|Parity_register\(56)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(56),
	datab => \RAM_controller|Par_Reg~4_combout\,
	datad => \RAM_controller|Decoder0~89_combout\,
	combout => \RAM_controller|Parity_register\(56));

-- Location: LCCOMB_X19_Y14_N26
\RAM_controller|Decoder0~88\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~88_combout\ = (\RAM_controller|Decoder0~82_combout\ & \RAM_controller|Decoder0~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~82_combout\,
	datad => \RAM_controller|Decoder0~9_combout\,
	combout => \RAM_controller|Decoder0~88_combout\);

-- Location: LCCOMB_X19_Y16_N16
\RAM_controller|Parity_register[58]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(58) = (\RAM_controller|Decoder0~88_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~88_combout\ & ((\RAM_controller|Parity_register\(58))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Par_Reg~4_combout\,
	datac => \RAM_controller|Decoder0~88_combout\,
	datad => \RAM_controller|Parity_register\(58),
	combout => \RAM_controller|Parity_register\(58));

-- Location: LCCOMB_X19_Y16_N20
\RAM_controller|Mux0~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~43_combout\ = (\VGA_controller|Vcount\(1) & (((\VGA_controller|Vcount\(0)) # (\RAM_controller|Parity_register\(58))))) # (!\VGA_controller|Vcount\(1) & (\RAM_controller|Parity_register\(56) & (!\VGA_controller|Vcount\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(56),
	datab => \VGA_controller|Vcount\(1),
	datac => \VGA_controller|Vcount\(0),
	datad => \RAM_controller|Parity_register\(58),
	combout => \RAM_controller|Mux0~43_combout\);

-- Location: LCCOMB_X19_Y16_N8
\RAM_controller|Mux0~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~44_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Mux0~43_combout\ & ((\RAM_controller|Parity_register\(59)))) # (!\RAM_controller|Mux0~43_combout\ & (\RAM_controller|Parity_register\(57))))) # (!\VGA_controller|Vcount\(0) 
-- & (((\RAM_controller|Mux0~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datab => \RAM_controller|Parity_register\(57),
	datac => \RAM_controller|Parity_register\(59),
	datad => \RAM_controller|Mux0~43_combout\,
	combout => \RAM_controller|Mux0~44_combout\);

-- Location: LCCOMB_X19_Y14_N10
\RAM_controller|Decoder0~91\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~91_combout\ = (\RAM_controller|Decoder0~82_combout\ & \RAM_controller|Decoder0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~82_combout\,
	datad => \RAM_controller|Decoder0~5_combout\,
	combout => \RAM_controller|Decoder0~91_combout\);

-- Location: LCCOMB_X19_Y14_N30
\RAM_controller|Parity_register[49]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(49) = (\RAM_controller|Decoder0~91_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~91_combout\ & ((\RAM_controller|Parity_register\(49))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Par_Reg~4_combout\,
	datac => \RAM_controller|Parity_register\(49),
	datad => \RAM_controller|Decoder0~91_combout\,
	combout => \RAM_controller|Parity_register\(49));

-- Location: LCCOMB_X19_Y14_N8
\RAM_controller|Decoder0~94\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~94_combout\ = (\RAM_controller|Decoder0~82_combout\ & \RAM_controller|Decoder0~29_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~82_combout\,
	datad => \RAM_controller|Decoder0~29_combout\,
	combout => \RAM_controller|Decoder0~94_combout\);

-- Location: LCCOMB_X19_Y14_N4
\RAM_controller|Parity_register[51]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(51) = (\RAM_controller|Decoder0~94_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~94_combout\ & (\RAM_controller|Parity_register\(51)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(51),
	datac => \RAM_controller|Decoder0~94_combout\,
	datad => \RAM_controller|Par_Reg~4_combout\,
	combout => \RAM_controller|Parity_register\(51));

-- Location: LCCOMB_X19_Y14_N18
\RAM_controller|Decoder0~93\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~93_combout\ = (\RAM_controller|Decoder0~82_combout\ & \RAM_controller|Decoder0~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~82_combout\,
	datad => \RAM_controller|Decoder0~21_combout\,
	combout => \RAM_controller|Decoder0~93_combout\);

-- Location: LCCOMB_X19_Y14_N24
\RAM_controller|Parity_register[48]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(48) = (\RAM_controller|Decoder0~93_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~93_combout\ & ((\RAM_controller|Parity_register\(48))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Par_Reg~4_combout\,
	datac => \RAM_controller|Parity_register\(48),
	datad => \RAM_controller|Decoder0~93_combout\,
	combout => \RAM_controller|Parity_register\(48));

-- Location: LCCOMB_X19_Y14_N12
\RAM_controller|Decoder0~92\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~92_combout\ = (\RAM_controller|Decoder0~13_combout\ & \RAM_controller|Decoder0~82_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~13_combout\,
	datad => \RAM_controller|Decoder0~82_combout\,
	combout => \RAM_controller|Decoder0~92_combout\);

-- Location: LCCOMB_X19_Y14_N20
\RAM_controller|Parity_register[50]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(50) = (\RAM_controller|Decoder0~92_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~92_combout\ & (\RAM_controller|Parity_register\(50)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(50),
	datac => \RAM_controller|Par_Reg~4_combout\,
	datad => \RAM_controller|Decoder0~92_combout\,
	combout => \RAM_controller|Parity_register\(50));

-- Location: LCCOMB_X19_Y14_N28
\RAM_controller|Mux0~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~45_combout\ = (\VGA_controller|Vcount\(1) & ((\VGA_controller|Vcount\(0)) # ((\RAM_controller|Parity_register\(50))))) # (!\VGA_controller|Vcount\(1) & (!\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(48))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(1),
	datab => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(48),
	datad => \RAM_controller|Parity_register\(50),
	combout => \RAM_controller|Mux0~45_combout\);

-- Location: LCCOMB_X19_Y14_N0
\RAM_controller|Mux0~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~46_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Mux0~45_combout\ & ((\RAM_controller|Parity_register\(51)))) # (!\RAM_controller|Mux0~45_combout\ & (\RAM_controller|Parity_register\(49))))) # (!\VGA_controller|Vcount\(0) 
-- & (((\RAM_controller|Mux0~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(49),
	datab => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(51),
	datad => \RAM_controller|Mux0~45_combout\,
	combout => \RAM_controller|Mux0~46_combout\);

-- Location: LCCOMB_X19_Y16_N2
\RAM_controller|Mux0~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~47_combout\ = (\VGA_controller|Vcount\(2) & (\VGA_controller|Vcount\(3))) # (!\VGA_controller|Vcount\(2) & ((\VGA_controller|Vcount\(3) & (\RAM_controller|Mux0~44_combout\)) # (!\VGA_controller|Vcount\(3) & 
-- ((\RAM_controller|Mux0~46_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(2),
	datab => \VGA_controller|Vcount\(3),
	datac => \RAM_controller|Mux0~44_combout\,
	datad => \RAM_controller|Mux0~46_combout\,
	combout => \RAM_controller|Mux0~47_combout\);

-- Location: LCCOMB_X19_Y16_N24
\RAM_controller|Mux0~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~50_combout\ = (\VGA_controller|Vcount\(2) & ((\RAM_controller|Mux0~47_combout\ & (\RAM_controller|Mux0~49_combout\)) # (!\RAM_controller|Mux0~47_combout\ & ((\RAM_controller|Mux0~42_combout\))))) # (!\VGA_controller|Vcount\(2) & 
-- (((\RAM_controller|Mux0~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(2),
	datab => \RAM_controller|Mux0~49_combout\,
	datac => \RAM_controller|Mux0~42_combout\,
	datad => \RAM_controller|Mux0~47_combout\,
	combout => \RAM_controller|Mux0~50_combout\);

-- Location: LCCOMB_X23_Y17_N4
\RAM_controller|Decoder0~116\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~116_combout\ = (!\RAM_controller|v_count_write_aux\(7) & (!\RAM_controller|v_count_write_aux\(6) & (!\RAM_controller|v_count_write_aux\(5) & \RAM_controller|v_count_write_aux\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(7),
	datab => \RAM_controller|v_count_write_aux\(6),
	datac => \RAM_controller|v_count_write_aux\(5),
	datad => \RAM_controller|v_count_write_aux\(4),
	combout => \RAM_controller|Decoder0~116_combout\);

-- Location: LCCOMB_X23_Y13_N12
\RAM_controller|Decoder0~132\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~132_combout\ = (\RAM_controller|Decoder0~31_combout\ & \RAM_controller|Decoder0~116_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~31_combout\,
	datad => \RAM_controller|Decoder0~116_combout\,
	combout => \RAM_controller|Decoder0~132_combout\);

-- Location: LCCOMB_X23_Y13_N10
\RAM_controller|Parity_register[31]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(31) = (\RAM_controller|Decoder0~132_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~132_combout\ & (\RAM_controller|Parity_register\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(31),
	datac => \RAM_controller|Par_Reg~4_combout\,
	datad => \RAM_controller|Decoder0~132_combout\,
	combout => \RAM_controller|Parity_register\(31));

-- Location: LCCOMB_X24_Y13_N2
\RAM_controller|Decoder0~131\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~131_combout\ = (\RAM_controller|Decoder0~116_combout\ & \RAM_controller|Decoder0~23_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~116_combout\,
	datad => \RAM_controller|Decoder0~23_combout\,
	combout => \RAM_controller|Decoder0~131_combout\);

-- Location: LCCOMB_X24_Y13_N8
\RAM_controller|Parity_register[28]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(28) = (\RAM_controller|Decoder0~131_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~131_combout\ & ((\RAM_controller|Parity_register\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~4_combout\,
	datac => \RAM_controller|Parity_register\(28),
	datad => \RAM_controller|Decoder0~131_combout\,
	combout => \RAM_controller|Parity_register\(28));

-- Location: LCCOMB_X24_Y13_N24
\RAM_controller|Decoder0~130\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~130_combout\ = (\RAM_controller|Decoder0~15_combout\ & \RAM_controller|Decoder0~116_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder0~15_combout\,
	datac => \RAM_controller|Decoder0~116_combout\,
	combout => \RAM_controller|Decoder0~130_combout\);

-- Location: LCCOMB_X24_Y13_N30
\RAM_controller|Parity_register[30]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(30) = (\RAM_controller|Decoder0~130_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~130_combout\ & ((\RAM_controller|Parity_register\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Par_Reg~4_combout\,
	datac => \RAM_controller|Parity_register\(30),
	datad => \RAM_controller|Decoder0~130_combout\,
	combout => \RAM_controller|Parity_register\(30));

-- Location: LCCOMB_X24_Y13_N4
\RAM_controller|Mux0~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~68_combout\ = (\VGA_controller|Vcount\(0) & (\VGA_controller|Vcount\(1))) # (!\VGA_controller|Vcount\(0) & ((\VGA_controller|Vcount\(1) & ((\RAM_controller|Parity_register\(30)))) # (!\VGA_controller|Vcount\(1) & 
-- (\RAM_controller|Parity_register\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datab => \VGA_controller|Vcount\(1),
	datac => \RAM_controller|Parity_register\(28),
	datad => \RAM_controller|Parity_register\(30),
	combout => \RAM_controller|Mux0~68_combout\);

-- Location: LCCOMB_X24_Y13_N22
\RAM_controller|Decoder0~129\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~129_combout\ = (\RAM_controller|Decoder0~7_combout\ & \RAM_controller|Decoder0~116_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder0~7_combout\,
	datac => \RAM_controller|Decoder0~116_combout\,
	combout => \RAM_controller|Decoder0~129_combout\);

-- Location: LCCOMB_X24_Y13_N16
\RAM_controller|Parity_register[29]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(29) = (\RAM_controller|Decoder0~129_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~129_combout\ & (\RAM_controller|Parity_register\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(29),
	datac => \RAM_controller|Decoder0~129_combout\,
	datad => \RAM_controller|Par_Reg~4_combout\,
	combout => \RAM_controller|Parity_register\(29));

-- Location: LCCOMB_X23_Y16_N8
\RAM_controller|Mux0~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~69_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Mux0~68_combout\ & (\RAM_controller|Parity_register\(31))) # (!\RAM_controller|Mux0~68_combout\ & ((\RAM_controller|Parity_register\(29)))))) # (!\VGA_controller|Vcount\(0) 
-- & (((\RAM_controller|Mux0~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datab => \RAM_controller|Parity_register\(31),
	datac => \RAM_controller|Mux0~68_combout\,
	datad => \RAM_controller|Parity_register\(29),
	combout => \RAM_controller|Mux0~69_combout\);

-- Location: LCCOMB_X23_Y14_N4
\RAM_controller|Decoder0~120\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~120_combout\ = (\RAM_controller|Decoder0~27_combout\ & \RAM_controller|Decoder0~116_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Decoder0~27_combout\,
	datad => \RAM_controller|Decoder0~116_combout\,
	combout => \RAM_controller|Decoder0~120_combout\);

-- Location: LCCOMB_X23_Y14_N10
\RAM_controller|Parity_register[27]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(27) = (\RAM_controller|Decoder0~120_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~120_combout\ & (\RAM_controller|Parity_register\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Decoder0~120_combout\,
	datac => \RAM_controller|Parity_register\(27),
	datad => \RAM_controller|Par_Reg~4_combout\,
	combout => \RAM_controller|Parity_register\(27));

-- Location: LCCOMB_X23_Y14_N6
\RAM_controller|Decoder0~117\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~117_combout\ = (\RAM_controller|Decoder0~116_combout\ & \RAM_controller|Decoder0~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder0~116_combout\,
	datad => \RAM_controller|Decoder0~9_combout\,
	combout => \RAM_controller|Decoder0~117_combout\);

-- Location: LCCOMB_X23_Y14_N14
\RAM_controller|Parity_register[26]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(26) = (\RAM_controller|Decoder0~117_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~117_combout\ & ((\RAM_controller|Parity_register\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Par_Reg~4_combout\,
	datac => \RAM_controller|Parity_register\(26),
	datad => \RAM_controller|Decoder0~117_combout\,
	combout => \RAM_controller|Parity_register\(26));

-- Location: LCCOMB_X23_Y14_N22
\RAM_controller|Decoder0~118\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~118_combout\ = (\RAM_controller|Decoder0~3_combout\ & \RAM_controller|Decoder0~116_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Decoder0~3_combout\,
	datad => \RAM_controller|Decoder0~116_combout\,
	combout => \RAM_controller|Decoder0~118_combout\);

-- Location: LCCOMB_X23_Y14_N2
\RAM_controller|Parity_register[25]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(25) = (\RAM_controller|Decoder0~118_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~118_combout\ & (\RAM_controller|Parity_register\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder0~118_combout\,
	datac => \RAM_controller|Parity_register\(25),
	datad => \RAM_controller|Par_Reg~4_combout\,
	combout => \RAM_controller|Parity_register\(25));

-- Location: LCCOMB_X23_Y14_N12
\RAM_controller|Decoder0~119\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~119_combout\ = (\RAM_controller|Decoder0~17_combout\ & \RAM_controller|Decoder0~116_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~17_combout\,
	datad => \RAM_controller|Decoder0~116_combout\,
	combout => \RAM_controller|Decoder0~119_combout\);

-- Location: LCCOMB_X23_Y14_N28
\RAM_controller|Parity_register[24]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(24) = (\RAM_controller|Decoder0~119_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~119_combout\ & (\RAM_controller|Parity_register\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(24),
	datac => \RAM_controller|Par_Reg~4_combout\,
	datad => \RAM_controller|Decoder0~119_combout\,
	combout => \RAM_controller|Parity_register\(24));

-- Location: LCCOMB_X23_Y14_N8
\RAM_controller|Mux0~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~61_combout\ = (\VGA_controller|Vcount\(0) & ((\VGA_controller|Vcount\(1)) # ((\RAM_controller|Parity_register\(25))))) # (!\VGA_controller|Vcount\(0) & (!\VGA_controller|Vcount\(1) & ((\RAM_controller|Parity_register\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datab => \VGA_controller|Vcount\(1),
	datac => \RAM_controller|Parity_register\(25),
	datad => \RAM_controller|Parity_register\(24),
	combout => \RAM_controller|Mux0~61_combout\);

-- Location: LCCOMB_X23_Y14_N24
\RAM_controller|Mux0~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~62_combout\ = (\VGA_controller|Vcount\(1) & ((\RAM_controller|Mux0~61_combout\ & (\RAM_controller|Parity_register\(27))) # (!\RAM_controller|Mux0~61_combout\ & ((\RAM_controller|Parity_register\(26)))))) # (!\VGA_controller|Vcount\(1) 
-- & (((\RAM_controller|Mux0~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(27),
	datab => \VGA_controller|Vcount\(1),
	datac => \RAM_controller|Parity_register\(26),
	datad => \RAM_controller|Mux0~61_combout\,
	combout => \RAM_controller|Mux0~62_combout\);

-- Location: LCCOMB_X23_Y17_N26
\RAM_controller|Decoder0~124\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~124_combout\ = (\RAM_controller|Decoder0~116_combout\ & \RAM_controller|Decoder0~25_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Decoder0~116_combout\,
	datac => \RAM_controller|Decoder0~25_combout\,
	combout => \RAM_controller|Decoder0~124_combout\);

-- Location: LCCOMB_X23_Y16_N14
\RAM_controller|Parity_register[23]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(23) = (\RAM_controller|Decoder0~124_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~124_combout\ & (\RAM_controller|Parity_register\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(23),
	datac => \RAM_controller|Decoder0~124_combout\,
	datad => \RAM_controller|Par_Reg~4_combout\,
	combout => \RAM_controller|Parity_register\(23));

-- Location: LCCOMB_X23_Y17_N18
\RAM_controller|Decoder0~121\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~121_combout\ = (\RAM_controller|Decoder0~116_combout\ & \RAM_controller|Decoder0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~116_combout\,
	datad => \RAM_controller|Decoder0~1_combout\,
	combout => \RAM_controller|Decoder0~121_combout\);

-- Location: LCCOMB_X23_Y16_N4
\RAM_controller|Parity_register[21]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(21) = (\RAM_controller|Decoder0~121_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~121_combout\ & ((\RAM_controller|Parity_register\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~4_combout\,
	datab => \RAM_controller|Parity_register\(21),
	datad => \RAM_controller|Decoder0~121_combout\,
	combout => \RAM_controller|Parity_register\(21));

-- Location: LCCOMB_X23_Y17_N20
\RAM_controller|Decoder0~123\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~123_combout\ = (\RAM_controller|Decoder0~19_combout\ & \RAM_controller|Decoder0~116_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Decoder0~19_combout\,
	datac => \RAM_controller|Decoder0~116_combout\,
	combout => \RAM_controller|Decoder0~123_combout\);

-- Location: LCCOMB_X23_Y16_N30
\RAM_controller|Parity_register[20]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(20) = (\RAM_controller|Decoder0~123_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~123_combout\ & (\RAM_controller|Parity_register\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(20),
	datac => \RAM_controller|Par_Reg~4_combout\,
	datad => \RAM_controller|Decoder0~123_combout\,
	combout => \RAM_controller|Parity_register\(20));

-- Location: LCCOMB_X23_Y17_N30
\RAM_controller|Decoder0~122\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~122_combout\ = (\RAM_controller|Decoder0~11_combout\ & \RAM_controller|Decoder0~116_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Decoder0~11_combout\,
	datac => \RAM_controller|Decoder0~116_combout\,
	combout => \RAM_controller|Decoder0~122_combout\);

-- Location: LCCOMB_X23_Y16_N18
\RAM_controller|Parity_register[22]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(22) = (\RAM_controller|Decoder0~122_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~122_combout\ & ((\RAM_controller|Parity_register\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Par_Reg~4_combout\,
	datac => \RAM_controller|Decoder0~122_combout\,
	datad => \RAM_controller|Parity_register\(22),
	combout => \RAM_controller|Parity_register\(22));

-- Location: LCCOMB_X23_Y16_N24
\RAM_controller|Mux0~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~63_combout\ = (\VGA_controller|Vcount\(0) & (\VGA_controller|Vcount\(1))) # (!\VGA_controller|Vcount\(0) & ((\VGA_controller|Vcount\(1) & ((\RAM_controller|Parity_register\(22)))) # (!\VGA_controller|Vcount\(1) & 
-- (\RAM_controller|Parity_register\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datab => \VGA_controller|Vcount\(1),
	datac => \RAM_controller|Parity_register\(20),
	datad => \RAM_controller|Parity_register\(22),
	combout => \RAM_controller|Mux0~63_combout\);

-- Location: LCCOMB_X23_Y16_N26
\RAM_controller|Mux0~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~64_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Mux0~63_combout\ & (\RAM_controller|Parity_register\(23))) # (!\RAM_controller|Mux0~63_combout\ & ((\RAM_controller|Parity_register\(21)))))) # (!\VGA_controller|Vcount\(0) 
-- & (((\RAM_controller|Mux0~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datab => \RAM_controller|Parity_register\(23),
	datac => \RAM_controller|Parity_register\(21),
	datad => \RAM_controller|Mux0~63_combout\,
	combout => \RAM_controller|Mux0~64_combout\);

-- Location: LCCOMB_X24_Y14_N6
\RAM_controller|Decoder0~128\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~128_combout\ = (\RAM_controller|Decoder0~116_combout\ & \RAM_controller|Decoder0~29_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~116_combout\,
	datad => \RAM_controller|Decoder0~29_combout\,
	combout => \RAM_controller|Decoder0~128_combout\);

-- Location: LCCOMB_X23_Y16_N0
\RAM_controller|Parity_register[19]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(19) = (\RAM_controller|Decoder0~128_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~128_combout\ & (\RAM_controller|Parity_register\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(19),
	datac => \RAM_controller|Decoder0~128_combout\,
	datad => \RAM_controller|Par_Reg~4_combout\,
	combout => \RAM_controller|Parity_register\(19));

-- Location: LCCOMB_X23_Y17_N10
\RAM_controller|Decoder0~126\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~126_combout\ = (\RAM_controller|Decoder0~5_combout\ & \RAM_controller|Decoder0~116_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Decoder0~5_combout\,
	datac => \RAM_controller|Decoder0~116_combout\,
	combout => \RAM_controller|Decoder0~126_combout\);

-- Location: LCCOMB_X23_Y16_N6
\RAM_controller|Parity_register[17]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(17) = (\RAM_controller|Decoder0~126_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~126_combout\ & (\RAM_controller|Parity_register\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(17),
	datac => \RAM_controller|Decoder0~126_combout\,
	datad => \RAM_controller|Par_Reg~4_combout\,
	combout => \RAM_controller|Parity_register\(17));

-- Location: LCCOMB_X24_Y14_N2
\RAM_controller|Decoder0~127\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~127_combout\ = (\RAM_controller|Decoder0~116_combout\ & \RAM_controller|Decoder0~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~116_combout\,
	datad => \RAM_controller|Decoder0~21_combout\,
	combout => \RAM_controller|Decoder0~127_combout\);

-- Location: LCCOMB_X23_Y16_N12
\RAM_controller|Parity_register[16]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(16) = (\RAM_controller|Decoder0~127_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~127_combout\ & (\RAM_controller|Parity_register\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(16),
	datac => \RAM_controller|Par_Reg~4_combout\,
	datad => \RAM_controller|Decoder0~127_combout\,
	combout => \RAM_controller|Parity_register\(16));

-- Location: LCCOMB_X23_Y16_N22
\RAM_controller|Mux0~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~65_combout\ = (\VGA_controller|Vcount\(1) & (((\VGA_controller|Vcount\(0))))) # (!\VGA_controller|Vcount\(1) & ((\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(17))) # (!\VGA_controller|Vcount\(0) & 
-- ((\RAM_controller|Parity_register\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(17),
	datab => \VGA_controller|Vcount\(1),
	datac => \VGA_controller|Vcount\(0),
	datad => \RAM_controller|Parity_register\(16),
	combout => \RAM_controller|Mux0~65_combout\);

-- Location: LCCOMB_X23_Y17_N22
\RAM_controller|Decoder0~125\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~125_combout\ = (\RAM_controller|Decoder0~116_combout\ & \RAM_controller|Decoder0~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Decoder0~116_combout\,
	datad => \RAM_controller|Decoder0~13_combout\,
	combout => \RAM_controller|Decoder0~125_combout\);

-- Location: LCCOMB_X23_Y16_N20
\RAM_controller|Parity_register[18]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(18) = (\RAM_controller|Decoder0~125_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~125_combout\ & (\RAM_controller|Parity_register\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(18),
	datac => \RAM_controller|Par_Reg~4_combout\,
	datad => \RAM_controller|Decoder0~125_combout\,
	combout => \RAM_controller|Parity_register\(18));

-- Location: LCCOMB_X23_Y16_N28
\RAM_controller|Mux0~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~66_combout\ = (\VGA_controller|Vcount\(1) & ((\RAM_controller|Mux0~65_combout\ & (\RAM_controller|Parity_register\(19))) # (!\RAM_controller|Mux0~65_combout\ & ((\RAM_controller|Parity_register\(18)))))) # (!\VGA_controller|Vcount\(1) 
-- & (((\RAM_controller|Mux0~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(1),
	datab => \RAM_controller|Parity_register\(19),
	datac => \RAM_controller|Mux0~65_combout\,
	datad => \RAM_controller|Parity_register\(18),
	combout => \RAM_controller|Mux0~66_combout\);

-- Location: LCCOMB_X23_Y16_N10
\RAM_controller|Mux0~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~67_combout\ = (\VGA_controller|Vcount\(2) & ((\VGA_controller|Vcount\(3)) # ((\RAM_controller|Mux0~64_combout\)))) # (!\VGA_controller|Vcount\(2) & (!\VGA_controller|Vcount\(3) & ((\RAM_controller|Mux0~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(2),
	datab => \VGA_controller|Vcount\(3),
	datac => \RAM_controller|Mux0~64_combout\,
	datad => \RAM_controller|Mux0~66_combout\,
	combout => \RAM_controller|Mux0~67_combout\);

-- Location: LCCOMB_X23_Y16_N2
\RAM_controller|Mux0~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~70_combout\ = (\VGA_controller|Vcount\(3) & ((\RAM_controller|Mux0~67_combout\ & (\RAM_controller|Mux0~69_combout\)) # (!\RAM_controller|Mux0~67_combout\ & ((\RAM_controller|Mux0~62_combout\))))) # (!\VGA_controller|Vcount\(3) & 
-- (((\RAM_controller|Mux0~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(3),
	datab => \RAM_controller|Mux0~69_combout\,
	datac => \RAM_controller|Mux0~62_combout\,
	datad => \RAM_controller|Mux0~67_combout\,
	combout => \RAM_controller|Mux0~70_combout\);

-- Location: LCCOMB_X21_Y14_N30
\RAM_controller|Decoder0~99\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~99_combout\ = (!\RAM_controller|v_count_write_aux\(5) & (\RAM_controller|v_count_write_aux\(4) & (\RAM_controller|v_count_write_aux\(6) & !\RAM_controller|v_count_write_aux\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(5),
	datab => \RAM_controller|v_count_write_aux\(4),
	datac => \RAM_controller|v_count_write_aux\(6),
	datad => \RAM_controller|v_count_write_aux\(7),
	combout => \RAM_controller|Decoder0~99_combout\);

-- Location: LCCOMB_X19_Y13_N4
\RAM_controller|Decoder0~112\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~112_combout\ = (\RAM_controller|Decoder0~7_combout\ & \RAM_controller|Decoder0~99_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder0~7_combout\,
	datac => \RAM_controller|Decoder0~99_combout\,
	combout => \RAM_controller|Decoder0~112_combout\);

-- Location: LCCOMB_X20_Y13_N12
\RAM_controller|Parity_register[93]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(93) = (\RAM_controller|Decoder0~112_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~112_combout\ & ((\RAM_controller|Parity_register\(93))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~4_combout\,
	datac => \RAM_controller|Decoder0~112_combout\,
	datad => \RAM_controller|Parity_register\(93),
	combout => \RAM_controller|Parity_register\(93));

-- Location: LCCOMB_X21_Y13_N4
\RAM_controller|Decoder0~115\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~115_combout\ = (\RAM_controller|Decoder0~31_combout\ & \RAM_controller|Decoder0~99_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Decoder0~31_combout\,
	datac => \RAM_controller|Decoder0~99_combout\,
	combout => \RAM_controller|Decoder0~115_combout\);

-- Location: LCCOMB_X21_Y13_N6
\RAM_controller|Parity_register[95]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(95) = (\RAM_controller|Decoder0~115_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~115_combout\ & (\RAM_controller|Parity_register\(95)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(95),
	datac => \RAM_controller|Decoder0~115_combout\,
	datad => \RAM_controller|Par_Reg~4_combout\,
	combout => \RAM_controller|Parity_register\(95));

-- Location: LCCOMB_X19_Y13_N0
\RAM_controller|Decoder0~114\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~114_combout\ = (\RAM_controller|Decoder0~99_combout\ & \RAM_controller|Decoder0~23_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~99_combout\,
	datad => \RAM_controller|Decoder0~23_combout\,
	combout => \RAM_controller|Decoder0~114_combout\);

-- Location: LCCOMB_X19_Y13_N14
\RAM_controller|Parity_register[92]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(92) = (\RAM_controller|Decoder0~114_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~114_combout\ & ((\RAM_controller|Parity_register\(92))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~4_combout\,
	datac => \RAM_controller|Parity_register\(92),
	datad => \RAM_controller|Decoder0~114_combout\,
	combout => \RAM_controller|Parity_register\(92));

-- Location: LCCOMB_X19_Y13_N16
\RAM_controller|Decoder0~113\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~113_combout\ = (\RAM_controller|Decoder0~15_combout\ & \RAM_controller|Decoder0~99_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Decoder0~15_combout\,
	datac => \RAM_controller|Decoder0~99_combout\,
	combout => \RAM_controller|Decoder0~113_combout\);

-- Location: LCCOMB_X19_Y13_N20
\RAM_controller|Parity_register[94]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(94) = (\RAM_controller|Decoder0~113_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~113_combout\ & (\RAM_controller|Parity_register\(94)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(94),
	datac => \RAM_controller|Par_Reg~4_combout\,
	datad => \RAM_controller|Decoder0~113_combout\,
	combout => \RAM_controller|Parity_register\(94));

-- Location: LCCOMB_X19_Y13_N28
\RAM_controller|Mux0~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~58_combout\ = (\VGA_controller|Vcount\(1) & ((\VGA_controller|Vcount\(0)) # ((\RAM_controller|Parity_register\(94))))) # (!\VGA_controller|Vcount\(1) & (!\VGA_controller|Vcount\(0) & (\RAM_controller|Parity_register\(92))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(1),
	datab => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(92),
	datad => \RAM_controller|Parity_register\(94),
	combout => \RAM_controller|Mux0~58_combout\);

-- Location: LCCOMB_X20_Y13_N10
\RAM_controller|Mux0~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~59_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Mux0~58_combout\ & ((\RAM_controller|Parity_register\(95)))) # (!\RAM_controller|Mux0~58_combout\ & (\RAM_controller|Parity_register\(93))))) # (!\VGA_controller|Vcount\(0) 
-- & (((\RAM_controller|Mux0~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(93),
	datab => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(95),
	datad => \RAM_controller|Mux0~58_combout\,
	combout => \RAM_controller|Mux0~59_combout\);

-- Location: LCCOMB_X20_Y17_N18
\RAM_controller|Decoder0~103\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~103_combout\ = (\RAM_controller|Decoder0~99_combout\ & \RAM_controller|Decoder0~27_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~99_combout\,
	datad => \RAM_controller|Decoder0~27_combout\,
	combout => \RAM_controller|Decoder0~103_combout\);

-- Location: LCCOMB_X20_Y17_N10
\RAM_controller|Parity_register[91]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(91) = (\RAM_controller|Decoder0~103_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~103_combout\ & (\RAM_controller|Parity_register\(91)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(91),
	datab => \RAM_controller|Decoder0~103_combout\,
	datad => \RAM_controller|Par_Reg~4_combout\,
	combout => \RAM_controller|Parity_register\(91));

-- Location: LCCOMB_X20_Y17_N24
\RAM_controller|Decoder0~100\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~100_combout\ = (\RAM_controller|Decoder0~99_combout\ & \RAM_controller|Decoder0~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~99_combout\,
	datad => \RAM_controller|Decoder0~9_combout\,
	combout => \RAM_controller|Decoder0~100_combout\);

-- Location: LCCOMB_X20_Y17_N8
\RAM_controller|Parity_register[90]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(90) = (\RAM_controller|Decoder0~100_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~100_combout\ & ((\RAM_controller|Parity_register\(90))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Par_Reg~4_combout\,
	datac => \RAM_controller|Parity_register\(90),
	datad => \RAM_controller|Decoder0~100_combout\,
	combout => \RAM_controller|Parity_register\(90));

-- Location: LCCOMB_X20_Y17_N28
\RAM_controller|Decoder0~102\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~102_combout\ = (\RAM_controller|Decoder0~99_combout\ & \RAM_controller|Decoder0~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~99_combout\,
	datad => \RAM_controller|Decoder0~17_combout\,
	combout => \RAM_controller|Decoder0~102_combout\);

-- Location: LCCOMB_X20_Y17_N22
\RAM_controller|Parity_register[88]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(88) = (\RAM_controller|Decoder0~102_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~102_combout\ & ((\RAM_controller|Parity_register\(88))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~4_combout\,
	datac => \RAM_controller|Parity_register\(88),
	datad => \RAM_controller|Decoder0~102_combout\,
	combout => \RAM_controller|Parity_register\(88));

-- Location: LCCOMB_X20_Y17_N30
\RAM_controller|Decoder0~101\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~101_combout\ = (\RAM_controller|Decoder0~99_combout\ & \RAM_controller|Decoder0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~99_combout\,
	datad => \RAM_controller|Decoder0~3_combout\,
	combout => \RAM_controller|Decoder0~101_combout\);

-- Location: LCCOMB_X20_Y17_N16
\RAM_controller|Parity_register[89]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(89) = (\RAM_controller|Decoder0~101_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~101_combout\ & (\RAM_controller|Parity_register\(89)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(89),
	datac => \RAM_controller|Par_Reg~4_combout\,
	datad => \RAM_controller|Decoder0~101_combout\,
	combout => \RAM_controller|Parity_register\(89));

-- Location: LCCOMB_X20_Y17_N12
\RAM_controller|Mux0~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~51_combout\ = (\VGA_controller|Vcount\(1) & (\VGA_controller|Vcount\(0))) # (!\VGA_controller|Vcount\(1) & ((\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(89)))) # (!\VGA_controller|Vcount\(0) & 
-- (\RAM_controller|Parity_register\(88)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(1),
	datab => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(88),
	datad => \RAM_controller|Parity_register\(89),
	combout => \RAM_controller|Mux0~51_combout\);

-- Location: LCCOMB_X20_Y17_N26
\RAM_controller|Mux0~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~52_combout\ = (\VGA_controller|Vcount\(1) & ((\RAM_controller|Mux0~51_combout\ & (\RAM_controller|Parity_register\(91))) # (!\RAM_controller|Mux0~51_combout\ & ((\RAM_controller|Parity_register\(90)))))) # (!\VGA_controller|Vcount\(1) 
-- & (((\RAM_controller|Mux0~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(91),
	datab => \VGA_controller|Vcount\(1),
	datac => \RAM_controller|Parity_register\(90),
	datad => \RAM_controller|Mux0~51_combout\,
	combout => \RAM_controller|Mux0~52_combout\);

-- Location: LCCOMB_X20_Y13_N16
\RAM_controller|Decoder0~104\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~104_combout\ = (\RAM_controller|Decoder0~99_combout\ & \RAM_controller|Decoder0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~99_combout\,
	datad => \RAM_controller|Decoder0~1_combout\,
	combout => \RAM_controller|Decoder0~104_combout\);

-- Location: LCCOMB_X20_Y13_N22
\RAM_controller|Parity_register[85]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(85) = (\RAM_controller|Decoder0~104_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~104_combout\ & (\RAM_controller|Parity_register\(85)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(85),
	datac => \RAM_controller|Par_Reg~4_combout\,
	datad => \RAM_controller|Decoder0~104_combout\,
	combout => \RAM_controller|Parity_register\(85));

-- Location: LCCOMB_X21_Y13_N22
\RAM_controller|Decoder0~107\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~107_combout\ = (\RAM_controller|Decoder0~99_combout\ & \RAM_controller|Decoder0~25_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder0~99_combout\,
	datad => \RAM_controller|Decoder0~25_combout\,
	combout => \RAM_controller|Decoder0~107_combout\);

-- Location: LCCOMB_X20_Y13_N26
\RAM_controller|Parity_register[87]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(87) = (\RAM_controller|Decoder0~107_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~107_combout\ & ((\RAM_controller|Parity_register\(87))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~4_combout\,
	datac => \RAM_controller|Parity_register\(87),
	datad => \RAM_controller|Decoder0~107_combout\,
	combout => \RAM_controller|Parity_register\(87));

-- Location: LCCOMB_X20_Y17_N14
\RAM_controller|Decoder0~105\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~105_combout\ = (\RAM_controller|Decoder0~11_combout\ & \RAM_controller|Decoder0~99_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder0~11_combout\,
	datac => \RAM_controller|Decoder0~99_combout\,
	combout => \RAM_controller|Decoder0~105_combout\);

-- Location: LCCOMB_X20_Y13_N14
\RAM_controller|Parity_register[86]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(86) = (\RAM_controller|Decoder0~105_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~105_combout\ & ((\RAM_controller|Parity_register\(86))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~4_combout\,
	datac => \RAM_controller|Parity_register\(86),
	datad => \RAM_controller|Decoder0~105_combout\,
	combout => \RAM_controller|Parity_register\(86));

-- Location: LCCOMB_X20_Y17_N20
\RAM_controller|Decoder0~106\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~106_combout\ = (\RAM_controller|Decoder0~99_combout\ & \RAM_controller|Decoder0~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~99_combout\,
	datad => \RAM_controller|Decoder0~19_combout\,
	combout => \RAM_controller|Decoder0~106_combout\);

-- Location: LCCOMB_X20_Y13_N24
\RAM_controller|Parity_register[84]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(84) = (\RAM_controller|Decoder0~106_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~106_combout\ & ((\RAM_controller|Parity_register\(84))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~4_combout\,
	datac => \RAM_controller|Decoder0~106_combout\,
	datad => \RAM_controller|Parity_register\(84),
	combout => \RAM_controller|Parity_register\(84));

-- Location: LCCOMB_X20_Y13_N18
\RAM_controller|Mux0~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~53_combout\ = (\VGA_controller|Vcount\(1) & ((\VGA_controller|Vcount\(0)) # ((\RAM_controller|Parity_register\(86))))) # (!\VGA_controller|Vcount\(1) & (!\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(84)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(1),
	datab => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(86),
	datad => \RAM_controller|Parity_register\(84),
	combout => \RAM_controller|Mux0~53_combout\);

-- Location: LCCOMB_X20_Y13_N8
\RAM_controller|Mux0~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~54_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Mux0~53_combout\ & ((\RAM_controller|Parity_register\(87)))) # (!\RAM_controller|Mux0~53_combout\ & (\RAM_controller|Parity_register\(85))))) # (!\VGA_controller|Vcount\(0) 
-- & (((\RAM_controller|Mux0~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(85),
	datab => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(87),
	datad => \RAM_controller|Mux0~53_combout\,
	combout => \RAM_controller|Mux0~54_combout\);

-- Location: LCCOMB_X20_Y14_N24
\RAM_controller|Decoder0~111\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~111_combout\ = (\RAM_controller|Decoder0~99_combout\ & \RAM_controller|Decoder0~29_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~99_combout\,
	datad => \RAM_controller|Decoder0~29_combout\,
	combout => \RAM_controller|Decoder0~111_combout\);

-- Location: LCCOMB_X20_Y13_N0
\RAM_controller|Parity_register[83]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(83) = (\RAM_controller|Decoder0~111_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~111_combout\ & ((\RAM_controller|Parity_register\(83))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~4_combout\,
	datac => \RAM_controller|Decoder0~111_combout\,
	datad => \RAM_controller|Parity_register\(83),
	combout => \RAM_controller|Parity_register\(83));

-- Location: LCCOMB_X21_Y17_N10
\RAM_controller|Decoder0~108\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~108_combout\ = (\RAM_controller|Decoder0~99_combout\ & \RAM_controller|Decoder0~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~99_combout\,
	datad => \RAM_controller|Decoder0~13_combout\,
	combout => \RAM_controller|Decoder0~108_combout\);

-- Location: LCCOMB_X21_Y17_N14
\RAM_controller|Parity_register[82]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(82) = (\RAM_controller|Decoder0~108_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~108_combout\ & (\RAM_controller|Parity_register\(82)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(82),
	datac => \RAM_controller|Par_Reg~4_combout\,
	datad => \RAM_controller|Decoder0~108_combout\,
	combout => \RAM_controller|Parity_register\(82));

-- Location: LCCOMB_X21_Y13_N18
\RAM_controller|Decoder0~110\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~110_combout\ = (\RAM_controller|Decoder0~99_combout\ & \RAM_controller|Decoder0~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder0~99_combout\,
	datac => \RAM_controller|Decoder0~21_combout\,
	combout => \RAM_controller|Decoder0~110_combout\);

-- Location: LCCOMB_X20_Y13_N30
\RAM_controller|Parity_register[80]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(80) = (\RAM_controller|Decoder0~110_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~110_combout\ & (\RAM_controller|Parity_register\(80)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(80),
	datac => \RAM_controller|Par_Reg~4_combout\,
	datad => \RAM_controller|Decoder0~110_combout\,
	combout => \RAM_controller|Parity_register\(80));

-- Location: LCCOMB_X21_Y17_N24
\RAM_controller|Decoder0~109\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~109_combout\ = (\RAM_controller|Decoder0~5_combout\ & \RAM_controller|Decoder0~99_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Decoder0~5_combout\,
	datac => \RAM_controller|Decoder0~99_combout\,
	combout => \RAM_controller|Decoder0~109_combout\);

-- Location: LCCOMB_X20_Y13_N2
\RAM_controller|Parity_register[81]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(81) = (\RAM_controller|Decoder0~109_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~109_combout\ & ((\RAM_controller|Parity_register\(81))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~4_combout\,
	datab => \RAM_controller|Parity_register\(81),
	datad => \RAM_controller|Decoder0~109_combout\,
	combout => \RAM_controller|Parity_register\(81));

-- Location: LCCOMB_X20_Y13_N28
\RAM_controller|Mux0~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~55_combout\ = (\VGA_controller|Vcount\(1) & (\VGA_controller|Vcount\(0))) # (!\VGA_controller|Vcount\(1) & ((\VGA_controller|Vcount\(0) & ((\RAM_controller|Parity_register\(81)))) # (!\VGA_controller|Vcount\(0) & 
-- (\RAM_controller|Parity_register\(80)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(1),
	datab => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Parity_register\(80),
	datad => \RAM_controller|Parity_register\(81),
	combout => \RAM_controller|Mux0~55_combout\);

-- Location: LCCOMB_X20_Y13_N6
\RAM_controller|Mux0~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~56_combout\ = (\VGA_controller|Vcount\(1) & ((\RAM_controller|Mux0~55_combout\ & (\RAM_controller|Parity_register\(83))) # (!\RAM_controller|Mux0~55_combout\ & ((\RAM_controller|Parity_register\(82)))))) # (!\VGA_controller|Vcount\(1) 
-- & (((\RAM_controller|Mux0~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(1),
	datab => \RAM_controller|Parity_register\(83),
	datac => \RAM_controller|Parity_register\(82),
	datad => \RAM_controller|Mux0~55_combout\,
	combout => \RAM_controller|Mux0~56_combout\);

-- Location: LCCOMB_X20_Y13_N20
\RAM_controller|Mux0~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~57_combout\ = (\VGA_controller|Vcount\(2) & ((\VGA_controller|Vcount\(3)) # ((\RAM_controller|Mux0~54_combout\)))) # (!\VGA_controller|Vcount\(2) & (!\VGA_controller|Vcount\(3) & ((\RAM_controller|Mux0~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(2),
	datab => \VGA_controller|Vcount\(3),
	datac => \RAM_controller|Mux0~54_combout\,
	datad => \RAM_controller|Mux0~56_combout\,
	combout => \RAM_controller|Mux0~57_combout\);

-- Location: LCCOMB_X20_Y13_N4
\RAM_controller|Mux0~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~60_combout\ = (\VGA_controller|Vcount\(3) & ((\RAM_controller|Mux0~57_combout\ & (\RAM_controller|Mux0~59_combout\)) # (!\RAM_controller|Mux0~57_combout\ & ((\RAM_controller|Mux0~52_combout\))))) # (!\VGA_controller|Vcount\(3) & 
-- (((\RAM_controller|Mux0~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Mux0~59_combout\,
	datab => \VGA_controller|Vcount\(3),
	datac => \RAM_controller|Mux0~52_combout\,
	datad => \RAM_controller|Mux0~57_combout\,
	combout => \RAM_controller|Mux0~60_combout\);

-- Location: LCCOMB_X21_Y16_N20
\RAM_controller|Mux0~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~71_combout\ = (\VGA_controller|Vcount\(5) & (\VGA_controller|Vcount\(6))) # (!\VGA_controller|Vcount\(5) & ((\VGA_controller|Vcount\(6) & ((\RAM_controller|Mux0~60_combout\))) # (!\VGA_controller|Vcount\(6) & 
-- (\RAM_controller|Mux0~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(5),
	datab => \VGA_controller|Vcount\(6),
	datac => \RAM_controller|Mux0~70_combout\,
	datad => \RAM_controller|Mux0~60_combout\,
	combout => \RAM_controller|Mux0~71_combout\);

-- Location: LCCOMB_X21_Y16_N30
\RAM_controller|Mux0~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~82_combout\ = (\VGA_controller|Vcount\(5) & ((\RAM_controller|Mux0~71_combout\ & (\RAM_controller|Mux0~81_combout\)) # (!\RAM_controller|Mux0~71_combout\ & ((\RAM_controller|Mux0~50_combout\))))) # (!\VGA_controller|Vcount\(5) & 
-- (((\RAM_controller|Mux0~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(5),
	datab => \RAM_controller|Mux0~81_combout\,
	datac => \RAM_controller|Mux0~50_combout\,
	datad => \RAM_controller|Mux0~71_combout\,
	combout => \RAM_controller|Mux0~82_combout\);

-- Location: LCCOMB_X21_Y18_N30
\RAM_controller|Decoder0~201\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~201_combout\ = (\RAM_controller|v_count_write_aux\(5) & (\RAM_controller|v_count_write_aux\(6) & (!\RAM_controller|v_count_write_aux\(4) & !\RAM_controller|v_count_write_aux\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(5),
	datab => \RAM_controller|v_count_write_aux\(6),
	datac => \RAM_controller|v_count_write_aux\(4),
	datad => \RAM_controller|v_count_write_aux\(7),
	combout => \RAM_controller|Decoder0~201_combout\);

-- Location: LCCOMB_X21_Y18_N24
\RAM_controller|Decoder0~214\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~214_combout\ = (\RAM_controller|Decoder0~201_combout\ & \RAM_controller|Decoder0~27_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~201_combout\,
	datad => \RAM_controller|Decoder0~27_combout\,
	combout => \RAM_controller|Decoder0~214_combout\);

-- Location: LCCOMB_X19_Y18_N24
\RAM_controller|Parity_register[107]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(107) = (\RAM_controller|Decoder0~214_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~214_combout\ & (\RAM_controller|Parity_register\(107)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(107),
	datac => \RAM_controller|Par_Reg~4_combout\,
	datad => \RAM_controller|Decoder0~214_combout\,
	combout => \RAM_controller|Parity_register\(107));

-- Location: LCCOMB_X21_Y18_N6
\RAM_controller|Decoder0~215\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~215_combout\ = (\RAM_controller|Decoder0~201_combout\ & \RAM_controller|Decoder0~25_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~201_combout\,
	datad => \RAM_controller|Decoder0~25_combout\,
	combout => \RAM_controller|Decoder0~215_combout\);

-- Location: LCCOMB_X19_Y18_N8
\RAM_controller|Parity_register[103]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(103) = (\RAM_controller|Decoder0~215_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~215_combout\ & ((\RAM_controller|Parity_register\(103))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~4_combout\,
	datac => \RAM_controller|Parity_register\(103),
	datad => \RAM_controller|Decoder0~215_combout\,
	combout => \RAM_controller|Parity_register\(103));

-- Location: LCCOMB_X19_Y18_N4
\RAM_controller|Decoder0~216\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~216_combout\ = (\RAM_controller|Decoder0~29_combout\ & \RAM_controller|Decoder0~201_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~29_combout\,
	datad => \RAM_controller|Decoder0~201_combout\,
	combout => \RAM_controller|Decoder0~216_combout\);

-- Location: LCCOMB_X19_Y18_N20
\RAM_controller|Parity_register[99]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(99) = (\RAM_controller|Decoder0~216_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~216_combout\ & (\RAM_controller|Parity_register\(99)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(99),
	datac => \RAM_controller|Par_Reg~4_combout\,
	datad => \RAM_controller|Decoder0~216_combout\,
	combout => \RAM_controller|Parity_register\(99));

-- Location: LCCOMB_X19_Y18_N2
\RAM_controller|Mux0~121\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~121_combout\ = (\VGA_controller|Vcount\(3) & (\VGA_controller|Vcount\(2))) # (!\VGA_controller|Vcount\(3) & ((\VGA_controller|Vcount\(2) & (\RAM_controller|Parity_register\(103))) # (!\VGA_controller|Vcount\(2) & 
-- ((\RAM_controller|Parity_register\(99))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(3),
	datab => \VGA_controller|Vcount\(2),
	datac => \RAM_controller|Parity_register\(103),
	datad => \RAM_controller|Parity_register\(99),
	combout => \RAM_controller|Mux0~121_combout\);

-- Location: LCCOMB_X21_Y18_N8
\RAM_controller|Decoder0~217\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~217_combout\ = (\RAM_controller|Decoder0~201_combout\ & \RAM_controller|Decoder0~31_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~201_combout\,
	datad => \RAM_controller|Decoder0~31_combout\,
	combout => \RAM_controller|Decoder0~217_combout\);

-- Location: LCCOMB_X19_Y18_N0
\RAM_controller|Parity_register[111]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(111) = (\RAM_controller|Decoder0~217_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~217_combout\ & ((\RAM_controller|Parity_register\(111))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Par_Reg~4_combout\,
	datac => \RAM_controller|Decoder0~217_combout\,
	datad => \RAM_controller|Parity_register\(111),
	combout => \RAM_controller|Parity_register\(111));

-- Location: LCCOMB_X19_Y18_N6
\RAM_controller|Mux0~122\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~122_combout\ = (\VGA_controller|Vcount\(3) & ((\RAM_controller|Mux0~121_combout\ & ((\RAM_controller|Parity_register\(111)))) # (!\RAM_controller|Mux0~121_combout\ & (\RAM_controller|Parity_register\(107))))) # 
-- (!\VGA_controller|Vcount\(3) & (((\RAM_controller|Mux0~121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(3),
	datab => \RAM_controller|Parity_register\(107),
	datac => \RAM_controller|Mux0~121_combout\,
	datad => \RAM_controller|Parity_register\(111),
	combout => \RAM_controller|Mux0~122_combout\);

-- Location: LCCOMB_X24_Y18_N0
\RAM_controller|Decoder0~202\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~202_combout\ = (\RAM_controller|Decoder0~201_combout\ & \RAM_controller|Decoder0~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~201_combout\,
	datad => \RAM_controller|Decoder0~11_combout\,
	combout => \RAM_controller|Decoder0~202_combout\);

-- Location: LCCOMB_X24_Y18_N6
\RAM_controller|Parity_register[102]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(102) = (\RAM_controller|Decoder0~202_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~202_combout\ & (\RAM_controller|Parity_register\(102)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(102),
	datab => \RAM_controller|Par_Reg~4_combout\,
	datad => \RAM_controller|Decoder0~202_combout\,
	combout => \RAM_controller|Parity_register\(102));

-- Location: LCCOMB_X24_Y18_N2
\RAM_controller|Decoder0~205\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~205_combout\ = (\RAM_controller|Decoder0~201_combout\ & \RAM_controller|Decoder0~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~201_combout\,
	datad => \RAM_controller|Decoder0~15_combout\,
	combout => \RAM_controller|Decoder0~205_combout\);

-- Location: LCCOMB_X24_Y18_N8
\RAM_controller|Parity_register[110]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(110) = (\RAM_controller|Decoder0~205_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~205_combout\ & ((\RAM_controller|Parity_register\(110))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Par_Reg~4_combout\,
	datac => \RAM_controller|Parity_register\(110),
	datad => \RAM_controller|Decoder0~205_combout\,
	combout => \RAM_controller|Parity_register\(110));

-- Location: LCCOMB_X24_Y18_N22
\RAM_controller|Decoder0~203\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~203_combout\ = (\RAM_controller|Decoder0~9_combout\ & \RAM_controller|Decoder0~201_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~9_combout\,
	datad => \RAM_controller|Decoder0~201_combout\,
	combout => \RAM_controller|Decoder0~203_combout\);

-- Location: LCCOMB_X24_Y18_N30
\RAM_controller|Parity_register[106]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(106) = (\RAM_controller|Decoder0~203_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~203_combout\ & (\RAM_controller|Parity_register\(106)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(106),
	datac => \RAM_controller|Decoder0~203_combout\,
	datad => \RAM_controller|Par_Reg~4_combout\,
	combout => \RAM_controller|Parity_register\(106));

-- Location: LCCOMB_X24_Y18_N18
\RAM_controller|Decoder0~204\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~204_combout\ = (\RAM_controller|Decoder0~201_combout\ & \RAM_controller|Decoder0~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~201_combout\,
	datad => \RAM_controller|Decoder0~13_combout\,
	combout => \RAM_controller|Decoder0~204_combout\);

-- Location: LCCOMB_X24_Y18_N24
\RAM_controller|Parity_register[98]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(98) = (\RAM_controller|Decoder0~204_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~204_combout\ & (\RAM_controller|Parity_register\(98)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(98),
	datac => \RAM_controller|Par_Reg~4_combout\,
	datad => \RAM_controller|Decoder0~204_combout\,
	combout => \RAM_controller|Parity_register\(98));

-- Location: LCCOMB_X24_Y18_N12
\RAM_controller|Mux0~114\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~114_combout\ = (\VGA_controller|Vcount\(3) & ((\VGA_controller|Vcount\(2)) # ((\RAM_controller|Parity_register\(106))))) # (!\VGA_controller|Vcount\(3) & (!\VGA_controller|Vcount\(2) & ((\RAM_controller|Parity_register\(98)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(3),
	datab => \VGA_controller|Vcount\(2),
	datac => \RAM_controller|Parity_register\(106),
	datad => \RAM_controller|Parity_register\(98),
	combout => \RAM_controller|Mux0~114_combout\);

-- Location: LCCOMB_X24_Y18_N4
\RAM_controller|Mux0~115\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~115_combout\ = (\VGA_controller|Vcount\(2) & ((\RAM_controller|Mux0~114_combout\ & ((\RAM_controller|Parity_register\(110)))) # (!\RAM_controller|Mux0~114_combout\ & (\RAM_controller|Parity_register\(102))))) # 
-- (!\VGA_controller|Vcount\(2) & (((\RAM_controller|Mux0~114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(102),
	datab => \RAM_controller|Parity_register\(110),
	datac => \VGA_controller|Vcount\(2),
	datad => \RAM_controller|Mux0~114_combout\,
	combout => \RAM_controller|Mux0~115_combout\);

-- Location: LCCOMB_X21_Y18_N28
\RAM_controller|Decoder0~213\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~213_combout\ = (\RAM_controller|Decoder0~201_combout\ & \RAM_controller|Decoder0~23_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~201_combout\,
	datad => \RAM_controller|Decoder0~23_combout\,
	combout => \RAM_controller|Decoder0~213_combout\);

-- Location: LCCOMB_X20_Y18_N6
\RAM_controller|Parity_register[108]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(108) = (\RAM_controller|Decoder0~213_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~213_combout\ & (\RAM_controller|Parity_register\(108)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(108),
	datab => \RAM_controller|Par_Reg~4_combout\,
	datad => \RAM_controller|Decoder0~213_combout\,
	combout => \RAM_controller|Parity_register\(108));

-- Location: LCCOMB_X21_Y18_N18
\RAM_controller|Decoder0~210\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~210_combout\ = (\RAM_controller|Decoder0~201_combout\ & \RAM_controller|Decoder0~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~201_combout\,
	datad => \RAM_controller|Decoder0~19_combout\,
	combout => \RAM_controller|Decoder0~210_combout\);

-- Location: LCCOMB_X20_Y18_N0
\RAM_controller|Parity_register[100]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(100) = (\RAM_controller|Decoder0~210_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~210_combout\ & ((\RAM_controller|Parity_register\(100))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Par_Reg~4_combout\,
	datac => \RAM_controller|Parity_register\(100),
	datad => \RAM_controller|Decoder0~210_combout\,
	combout => \RAM_controller|Parity_register\(100));

-- Location: LCCOMB_X21_Y18_N26
\RAM_controller|Decoder0~212\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~212_combout\ = (\RAM_controller|Decoder0~21_combout\ & \RAM_controller|Decoder0~201_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder0~21_combout\,
	datac => \RAM_controller|Decoder0~201_combout\,
	combout => \RAM_controller|Decoder0~212_combout\);

-- Location: LCCOMB_X20_Y18_N26
\RAM_controller|Parity_register[96]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(96) = (\RAM_controller|Decoder0~212_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~212_combout\ & ((\RAM_controller|Parity_register\(96))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Par_Reg~4_combout\,
	datac => \RAM_controller|Parity_register\(96),
	datad => \RAM_controller|Decoder0~212_combout\,
	combout => \RAM_controller|Parity_register\(96));

-- Location: LCCOMB_X21_Y18_N4
\RAM_controller|Decoder0~211\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~211_combout\ = (\RAM_controller|Decoder0~201_combout\ & \RAM_controller|Decoder0~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~201_combout\,
	datad => \RAM_controller|Decoder0~17_combout\,
	combout => \RAM_controller|Decoder0~211_combout\);

-- Location: LCCOMB_X20_Y18_N2
\RAM_controller|Parity_register[104]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(104) = (\RAM_controller|Decoder0~211_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~211_combout\ & ((\RAM_controller|Parity_register\(104))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Par_Reg~4_combout\,
	datac => \RAM_controller|Parity_register\(104),
	datad => \RAM_controller|Decoder0~211_combout\,
	combout => \RAM_controller|Parity_register\(104));

-- Location: LCCOMB_X20_Y18_N12
\RAM_controller|Mux0~118\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~118_combout\ = (\VGA_controller|Vcount\(3) & ((\VGA_controller|Vcount\(2)) # ((\RAM_controller|Parity_register\(104))))) # (!\VGA_controller|Vcount\(3) & (!\VGA_controller|Vcount\(2) & (\RAM_controller|Parity_register\(96))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(3),
	datab => \VGA_controller|Vcount\(2),
	datac => \RAM_controller|Parity_register\(96),
	datad => \RAM_controller|Parity_register\(104),
	combout => \RAM_controller|Mux0~118_combout\);

-- Location: LCCOMB_X20_Y18_N30
\RAM_controller|Mux0~119\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~119_combout\ = (\VGA_controller|Vcount\(2) & ((\RAM_controller|Mux0~118_combout\ & (\RAM_controller|Parity_register\(108))) # (!\RAM_controller|Mux0~118_combout\ & ((\RAM_controller|Parity_register\(100)))))) # 
-- (!\VGA_controller|Vcount\(2) & (((\RAM_controller|Mux0~118_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(108),
	datab => \VGA_controller|Vcount\(2),
	datac => \RAM_controller|Parity_register\(100),
	datad => \RAM_controller|Mux0~118_combout\,
	combout => \RAM_controller|Mux0~119_combout\);

-- Location: LCCOMB_X20_Y18_N14
\RAM_controller|Decoder0~206\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~206_combout\ = (\RAM_controller|Decoder0~3_combout\ & \RAM_controller|Decoder0~201_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~3_combout\,
	datad => \RAM_controller|Decoder0~201_combout\,
	combout => \RAM_controller|Decoder0~206_combout\);

-- Location: LCCOMB_X20_Y18_N10
\RAM_controller|Parity_register[105]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(105) = (\RAM_controller|Decoder0~206_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~206_combout\ & (\RAM_controller|Parity_register\(105)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(105),
	datac => \RAM_controller|Decoder0~206_combout\,
	datad => \RAM_controller|Par_Reg~4_combout\,
	combout => \RAM_controller|Parity_register\(105));

-- Location: LCCOMB_X21_Y18_N12
\RAM_controller|Decoder0~207\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~207_combout\ = (\RAM_controller|Decoder0~201_combout\ & \RAM_controller|Decoder0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~201_combout\,
	datad => \RAM_controller|Decoder0~1_combout\,
	combout => \RAM_controller|Decoder0~207_combout\);

-- Location: LCCOMB_X20_Y18_N8
\RAM_controller|Parity_register[101]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(101) = (\RAM_controller|Decoder0~207_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~207_combout\ & (\RAM_controller|Parity_register\(101)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(101),
	datac => \RAM_controller|Decoder0~207_combout\,
	datad => \RAM_controller|Par_Reg~4_combout\,
	combout => \RAM_controller|Parity_register\(101));

-- Location: LCCOMB_X20_Y18_N22
\RAM_controller|Decoder0~208\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~208_combout\ = (\RAM_controller|Decoder0~5_combout\ & \RAM_controller|Decoder0~201_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~5_combout\,
	datad => \RAM_controller|Decoder0~201_combout\,
	combout => \RAM_controller|Decoder0~208_combout\);

-- Location: LCCOMB_X20_Y18_N24
\RAM_controller|Parity_register[97]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(97) = (\RAM_controller|Decoder0~208_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~208_combout\ & (\RAM_controller|Parity_register\(97)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(97),
	datac => \RAM_controller|Decoder0~208_combout\,
	datad => \RAM_controller|Par_Reg~4_combout\,
	combout => \RAM_controller|Parity_register\(97));

-- Location: LCCOMB_X20_Y18_N4
\RAM_controller|Mux0~116\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~116_combout\ = (\VGA_controller|Vcount\(3) & (\VGA_controller|Vcount\(2))) # (!\VGA_controller|Vcount\(3) & ((\VGA_controller|Vcount\(2) & (\RAM_controller|Parity_register\(101))) # (!\VGA_controller|Vcount\(2) & 
-- ((\RAM_controller|Parity_register\(97))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(3),
	datab => \VGA_controller|Vcount\(2),
	datac => \RAM_controller|Parity_register\(101),
	datad => \RAM_controller|Parity_register\(97),
	combout => \RAM_controller|Mux0~116_combout\);

-- Location: LCCOMB_X21_Y18_N20
\RAM_controller|Decoder0~209\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~209_combout\ = (\RAM_controller|Decoder0~7_combout\ & \RAM_controller|Decoder0~201_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Decoder0~7_combout\,
	datac => \RAM_controller|Decoder0~201_combout\,
	combout => \RAM_controller|Decoder0~209_combout\);

-- Location: LCCOMB_X20_Y18_N28
\RAM_controller|Parity_register[109]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(109) = (\RAM_controller|Decoder0~209_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~209_combout\ & (\RAM_controller|Parity_register\(109)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(109),
	datac => \RAM_controller|Decoder0~209_combout\,
	datad => \RAM_controller|Par_Reg~4_combout\,
	combout => \RAM_controller|Parity_register\(109));

-- Location: LCCOMB_X20_Y18_N16
\RAM_controller|Mux0~117\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~117_combout\ = (\VGA_controller|Vcount\(3) & ((\RAM_controller|Mux0~116_combout\ & ((\RAM_controller|Parity_register\(109)))) # (!\RAM_controller|Mux0~116_combout\ & (\RAM_controller|Parity_register\(105))))) # 
-- (!\VGA_controller|Vcount\(3) & (((\RAM_controller|Mux0~116_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(105),
	datab => \VGA_controller|Vcount\(3),
	datac => \RAM_controller|Mux0~116_combout\,
	datad => \RAM_controller|Parity_register\(109),
	combout => \RAM_controller|Mux0~117_combout\);

-- Location: LCCOMB_X20_Y18_N20
\RAM_controller|Mux0~120\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~120_combout\ = (\VGA_controller|Vcount\(0) & ((\VGA_controller|Vcount\(1)) # ((\RAM_controller|Mux0~117_combout\)))) # (!\VGA_controller|Vcount\(0) & (!\VGA_controller|Vcount\(1) & (\RAM_controller|Mux0~119_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datab => \VGA_controller|Vcount\(1),
	datac => \RAM_controller|Mux0~119_combout\,
	datad => \RAM_controller|Mux0~117_combout\,
	combout => \RAM_controller|Mux0~120_combout\);

-- Location: LCCOMB_X20_Y18_N18
\RAM_controller|Mux0~123\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~123_combout\ = (\VGA_controller|Vcount\(1) & ((\RAM_controller|Mux0~120_combout\ & (\RAM_controller|Mux0~122_combout\)) # (!\RAM_controller|Mux0~120_combout\ & ((\RAM_controller|Mux0~115_combout\))))) # (!\VGA_controller|Vcount\(1) & 
-- (((\RAM_controller|Mux0~120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(1),
	datab => \RAM_controller|Mux0~122_combout\,
	datac => \RAM_controller|Mux0~115_combout\,
	datad => \RAM_controller|Mux0~120_combout\,
	combout => \RAM_controller|Mux0~123_combout\);

-- Location: LCCOMB_X23_Y12_N0
\RAM_controller|Decoder0~150\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~150_combout\ = (!\RAM_controller|v_count_write_aux\(4) & (!\RAM_controller|v_count_write_aux\(5) & (!\RAM_controller|v_count_write_aux\(7) & \RAM_controller|v_count_write_aux\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(4),
	datab => \RAM_controller|v_count_write_aux\(5),
	datac => \RAM_controller|v_count_write_aux\(7),
	datad => \RAM_controller|v_count_write_aux\(6),
	combout => \RAM_controller|Decoder0~150_combout\);

-- Location: LCCOMB_X21_Y13_N14
\RAM_controller|Decoder0~166\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~166_combout\ = (\RAM_controller|Decoder0~31_combout\ & \RAM_controller|Decoder0~150_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~31_combout\,
	datad => \RAM_controller|Decoder0~150_combout\,
	combout => \RAM_controller|Decoder0~166_combout\);

-- Location: LCCOMB_X21_Y13_N12
\RAM_controller|Parity_register[79]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(79) = (\RAM_controller|Decoder0~166_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~166_combout\ & (\RAM_controller|Parity_register\(79)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(79),
	datac => \RAM_controller|Decoder0~166_combout\,
	datad => \RAM_controller|Par_Reg~4_combout\,
	combout => \RAM_controller|Parity_register\(79));

-- Location: LCCOMB_X22_Y13_N24
\RAM_controller|Decoder0~163\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~163_combout\ = (\RAM_controller|Decoder0~25_combout\ & \RAM_controller|Decoder0~150_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder0~25_combout\,
	datad => \RAM_controller|Decoder0~150_combout\,
	combout => \RAM_controller|Decoder0~163_combout\);

-- Location: LCCOMB_X22_Y13_N22
\RAM_controller|Parity_register[71]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(71) = (\RAM_controller|Decoder0~163_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~163_combout\ & ((\RAM_controller|Parity_register\(71))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~4_combout\,
	datac => \RAM_controller|Parity_register\(71),
	datad => \RAM_controller|Decoder0~163_combout\,
	combout => \RAM_controller|Parity_register\(71));

-- Location: LCCOMB_X22_Y12_N14
\RAM_controller|Decoder0~164\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~164_combout\ = (\RAM_controller|Decoder0~27_combout\ & \RAM_controller|Decoder0~150_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder0~27_combout\,
	datac => \RAM_controller|Decoder0~150_combout\,
	combout => \RAM_controller|Decoder0~164_combout\);

-- Location: LCCOMB_X22_Y12_N4
\RAM_controller|Parity_register[75]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(75) = (\RAM_controller|Decoder0~164_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~164_combout\ & (\RAM_controller|Parity_register\(75)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(75),
	datac => \RAM_controller|Decoder0~164_combout\,
	datad => \RAM_controller|Par_Reg~4_combout\,
	combout => \RAM_controller|Parity_register\(75));

-- Location: LCCOMB_X24_Y12_N20
\RAM_controller|Decoder0~165\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~165_combout\ = (\RAM_controller|Decoder0~150_combout\ & \RAM_controller|Decoder0~29_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder0~150_combout\,
	datac => \RAM_controller|Decoder0~29_combout\,
	combout => \RAM_controller|Decoder0~165_combout\);

-- Location: LCCOMB_X22_Y12_N10
\RAM_controller|Parity_register[67]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(67) = (\RAM_controller|Decoder0~165_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~165_combout\ & ((\RAM_controller|Parity_register\(67))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Par_Reg~4_combout\,
	datac => \RAM_controller|Decoder0~165_combout\,
	datad => \RAM_controller|Parity_register\(67),
	combout => \RAM_controller|Parity_register\(67));

-- Location: LCCOMB_X22_Y12_N0
\RAM_controller|Mux0~90\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~90_combout\ = (\VGA_controller|Vcount\(2) & (\VGA_controller|Vcount\(3))) # (!\VGA_controller|Vcount\(2) & ((\VGA_controller|Vcount\(3) & (\RAM_controller|Parity_register\(75))) # (!\VGA_controller|Vcount\(3) & 
-- ((\RAM_controller|Parity_register\(67))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(2),
	datab => \VGA_controller|Vcount\(3),
	datac => \RAM_controller|Parity_register\(75),
	datad => \RAM_controller|Parity_register\(67),
	combout => \RAM_controller|Mux0~90_combout\);

-- Location: LCCOMB_X22_Y12_N24
\RAM_controller|Mux0~91\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~91_combout\ = (\VGA_controller|Vcount\(2) & ((\RAM_controller|Mux0~90_combout\ & (\RAM_controller|Parity_register\(79))) # (!\RAM_controller|Mux0~90_combout\ & ((\RAM_controller|Parity_register\(71)))))) # (!\VGA_controller|Vcount\(2) 
-- & (((\RAM_controller|Mux0~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(79),
	datab => \VGA_controller|Vcount\(2),
	datac => \RAM_controller|Parity_register\(71),
	datad => \RAM_controller|Mux0~90_combout\,
	combout => \RAM_controller|Mux0~91_combout\);

-- Location: LCCOMB_X24_Y12_N24
\RAM_controller|Decoder0~154\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~154_combout\ = (\RAM_controller|Decoder0~150_combout\ & \RAM_controller|Decoder0~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~150_combout\,
	datad => \RAM_controller|Decoder0~7_combout\,
	combout => \RAM_controller|Decoder0~154_combout\);

-- Location: LCCOMB_X24_Y12_N26
\RAM_controller|Parity_register[77]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(77) = (\RAM_controller|Decoder0~154_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~154_combout\ & (\RAM_controller|Parity_register\(77)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Decoder0~154_combout\,
	datac => \RAM_controller|Parity_register\(77),
	datad => \RAM_controller|Par_Reg~4_combout\,
	combout => \RAM_controller|Parity_register\(77));

-- Location: LCCOMB_X23_Y12_N26
\RAM_controller|Decoder0~152\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~152_combout\ = (\RAM_controller|Decoder0~3_combout\ & \RAM_controller|Decoder0~150_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder0~3_combout\,
	datad => \RAM_controller|Decoder0~150_combout\,
	combout => \RAM_controller|Decoder0~152_combout\);

-- Location: LCCOMB_X23_Y12_N24
\RAM_controller|Parity_register[73]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(73) = (\RAM_controller|Decoder0~152_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~152_combout\ & (\RAM_controller|Parity_register\(73)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(73),
	datac => \RAM_controller|Decoder0~152_combout\,
	datad => \RAM_controller|Par_Reg~4_combout\,
	combout => \RAM_controller|Parity_register\(73));

-- Location: LCCOMB_X24_Y12_N18
\RAM_controller|Decoder0~153\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~153_combout\ = (\RAM_controller|Decoder0~150_combout\ & \RAM_controller|Decoder0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~150_combout\,
	datad => \RAM_controller|Decoder0~5_combout\,
	combout => \RAM_controller|Decoder0~153_combout\);

-- Location: LCCOMB_X23_Y12_N10
\RAM_controller|Parity_register[65]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(65) = (\RAM_controller|Decoder0~153_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~153_combout\ & (\RAM_controller|Parity_register\(65)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(65),
	datac => \RAM_controller|Par_Reg~4_combout\,
	datad => \RAM_controller|Decoder0~153_combout\,
	combout => \RAM_controller|Parity_register\(65));

-- Location: LCCOMB_X23_Y12_N14
\RAM_controller|Mux0~83\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~83_combout\ = (\VGA_controller|Vcount\(3) & ((\RAM_controller|Parity_register\(73)) # ((\VGA_controller|Vcount\(2))))) # (!\VGA_controller|Vcount\(3) & (((!\VGA_controller|Vcount\(2) & \RAM_controller|Parity_register\(65)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(3),
	datab => \RAM_controller|Parity_register\(73),
	datac => \VGA_controller|Vcount\(2),
	datad => \RAM_controller|Parity_register\(65),
	combout => \RAM_controller|Mux0~83_combout\);

-- Location: LCCOMB_X24_Y12_N12
\RAM_controller|Decoder0~151\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~151_combout\ = (\RAM_controller|Decoder0~150_combout\ & \RAM_controller|Decoder0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~150_combout\,
	datad => \RAM_controller|Decoder0~1_combout\,
	combout => \RAM_controller|Decoder0~151_combout\);

-- Location: LCCOMB_X24_Y12_N6
\RAM_controller|Parity_register[69]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(69) = (\RAM_controller|Decoder0~151_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~151_combout\ & (\RAM_controller|Parity_register\(69)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(69),
	datac => \RAM_controller|Par_Reg~4_combout\,
	datad => \RAM_controller|Decoder0~151_combout\,
	combout => \RAM_controller|Parity_register\(69));

-- Location: LCCOMB_X23_Y12_N12
\RAM_controller|Mux0~84\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~84_combout\ = (\VGA_controller|Vcount\(2) & ((\RAM_controller|Mux0~83_combout\ & (\RAM_controller|Parity_register\(77))) # (!\RAM_controller|Mux0~83_combout\ & ((\RAM_controller|Parity_register\(69)))))) # (!\VGA_controller|Vcount\(2) 
-- & (((\RAM_controller|Mux0~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(2),
	datab => \RAM_controller|Parity_register\(77),
	datac => \RAM_controller|Mux0~83_combout\,
	datad => \RAM_controller|Parity_register\(69),
	combout => \RAM_controller|Mux0~84_combout\);

-- Location: LCCOMB_X24_Y12_N8
\RAM_controller|Decoder0~155\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~155_combout\ = (\RAM_controller|Decoder0~150_combout\ & \RAM_controller|Decoder0~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder0~150_combout\,
	datac => \RAM_controller|Decoder0~9_combout\,
	combout => \RAM_controller|Decoder0~155_combout\);

-- Location: LCCOMB_X22_Y12_N20
\RAM_controller|Parity_register[74]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(74) = (\RAM_controller|Decoder0~155_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~155_combout\ & (\RAM_controller|Parity_register\(74)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(74),
	datac => \RAM_controller|Par_Reg~4_combout\,
	datad => \RAM_controller|Decoder0~155_combout\,
	combout => \RAM_controller|Parity_register\(74));

-- Location: LCCOMB_X22_Y12_N12
\RAM_controller|Decoder0~156\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~156_combout\ = (\RAM_controller|Decoder0~150_combout\ & \RAM_controller|Decoder0~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~150_combout\,
	datad => \RAM_controller|Decoder0~11_combout\,
	combout => \RAM_controller|Decoder0~156_combout\);

-- Location: LCCOMB_X22_Y12_N30
\RAM_controller|Parity_register[70]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(70) = (\RAM_controller|Decoder0~156_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~156_combout\ & ((\RAM_controller|Parity_register\(70))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~4_combout\,
	datac => \RAM_controller|Parity_register\(70),
	datad => \RAM_controller|Decoder0~156_combout\,
	combout => \RAM_controller|Parity_register\(70));

-- Location: LCCOMB_X22_Y12_N18
\RAM_controller|Decoder0~157\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~157_combout\ = (\RAM_controller|Decoder0~150_combout\ & \RAM_controller|Decoder0~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Decoder0~150_combout\,
	datad => \RAM_controller|Decoder0~13_combout\,
	combout => \RAM_controller|Decoder0~157_combout\);

-- Location: LCCOMB_X22_Y12_N28
\RAM_controller|Parity_register[66]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(66) = (\RAM_controller|Decoder0~157_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~157_combout\ & (\RAM_controller|Parity_register\(66)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(66),
	datac => \RAM_controller|Par_Reg~4_combout\,
	datad => \RAM_controller|Decoder0~157_combout\,
	combout => \RAM_controller|Parity_register\(66));

-- Location: LCCOMB_X22_Y12_N26
\RAM_controller|Mux0~85\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~85_combout\ = (\VGA_controller|Vcount\(2) & ((\VGA_controller|Vcount\(3)) # ((\RAM_controller|Parity_register\(70))))) # (!\VGA_controller|Vcount\(2) & (!\VGA_controller|Vcount\(3) & ((\RAM_controller|Parity_register\(66)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(2),
	datab => \VGA_controller|Vcount\(3),
	datac => \RAM_controller|Parity_register\(70),
	datad => \RAM_controller|Parity_register\(66),
	combout => \RAM_controller|Mux0~85_combout\);

-- Location: LCCOMB_X22_Y12_N2
\RAM_controller|Decoder0~158\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~158_combout\ = (\RAM_controller|Decoder0~150_combout\ & \RAM_controller|Decoder0~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~150_combout\,
	datad => \RAM_controller|Decoder0~15_combout\,
	combout => \RAM_controller|Decoder0~158_combout\);

-- Location: LCCOMB_X22_Y12_N16
\RAM_controller|Parity_register[78]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(78) = (\RAM_controller|Decoder0~158_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~158_combout\ & (\RAM_controller|Parity_register\(78)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(78),
	datac => \RAM_controller|Par_Reg~4_combout\,
	datad => \RAM_controller|Decoder0~158_combout\,
	combout => \RAM_controller|Parity_register\(78));

-- Location: LCCOMB_X22_Y12_N22
\RAM_controller|Mux0~86\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~86_combout\ = (\VGA_controller|Vcount\(3) & ((\RAM_controller|Mux0~85_combout\ & ((\RAM_controller|Parity_register\(78)))) # (!\RAM_controller|Mux0~85_combout\ & (\RAM_controller|Parity_register\(74))))) # (!\VGA_controller|Vcount\(3) 
-- & (((\RAM_controller|Mux0~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(3),
	datab => \RAM_controller|Parity_register\(74),
	datac => \RAM_controller|Mux0~85_combout\,
	datad => \RAM_controller|Parity_register\(78),
	combout => \RAM_controller|Mux0~86_combout\);

-- Location: LCCOMB_X23_Y12_N20
\RAM_controller|Decoder0~162\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~162_combout\ = (\RAM_controller|Decoder0~23_combout\ & \RAM_controller|Decoder0~150_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~23_combout\,
	datad => \RAM_controller|Decoder0~150_combout\,
	combout => \RAM_controller|Decoder0~162_combout\);

-- Location: LCCOMB_X23_Y12_N22
\RAM_controller|Parity_register[76]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(76) = (\RAM_controller|Decoder0~162_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~162_combout\ & ((\RAM_controller|Parity_register\(76))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Par_Reg~4_combout\,
	datac => \RAM_controller|Parity_register\(76),
	datad => \RAM_controller|Decoder0~162_combout\,
	combout => \RAM_controller|Parity_register\(76));

-- Location: LCCOMB_X23_Y12_N18
\RAM_controller|Decoder0~159\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~159_combout\ = (\RAM_controller|Decoder0~150_combout\ & \RAM_controller|Decoder0~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Decoder0~150_combout\,
	datad => \RAM_controller|Decoder0~17_combout\,
	combout => \RAM_controller|Decoder0~159_combout\);

-- Location: LCCOMB_X23_Y12_N4
\RAM_controller|Parity_register[72]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(72) = (\RAM_controller|Decoder0~159_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~159_combout\ & ((\RAM_controller|Parity_register\(72))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~4_combout\,
	datac => \RAM_controller|Parity_register\(72),
	datad => \RAM_controller|Decoder0~159_combout\,
	combout => \RAM_controller|Parity_register\(72));

-- Location: LCCOMB_X23_Y12_N2
\RAM_controller|Decoder0~161\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~161_combout\ = (\RAM_controller|Decoder0~21_combout\ & \RAM_controller|Decoder0~150_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~21_combout\,
	datad => \RAM_controller|Decoder0~150_combout\,
	combout => \RAM_controller|Decoder0~161_combout\);

-- Location: LCCOMB_X23_Y12_N30
\RAM_controller|Parity_register[64]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(64) = (\RAM_controller|Decoder0~161_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~161_combout\ & ((\RAM_controller|Parity_register\(64))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Par_Reg~4_combout\,
	datac => \RAM_controller|Parity_register\(64),
	datad => \RAM_controller|Decoder0~161_combout\,
	combout => \RAM_controller|Parity_register\(64));

-- Location: LCCOMB_X23_Y12_N16
\RAM_controller|Decoder0~160\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~160_combout\ = (\RAM_controller|Decoder0~19_combout\ & \RAM_controller|Decoder0~150_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~19_combout\,
	datad => \RAM_controller|Decoder0~150_combout\,
	combout => \RAM_controller|Decoder0~160_combout\);

-- Location: LCCOMB_X23_Y12_N28
\RAM_controller|Parity_register[68]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(68) = (\RAM_controller|Decoder0~160_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~160_combout\ & ((\RAM_controller|Parity_register\(68))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~4_combout\,
	datab => \RAM_controller|Parity_register\(68),
	datad => \RAM_controller|Decoder0~160_combout\,
	combout => \RAM_controller|Parity_register\(68));

-- Location: LCCOMB_X23_Y12_N8
\RAM_controller|Mux0~87\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~87_combout\ = (\VGA_controller|Vcount\(2) & ((\VGA_controller|Vcount\(3)) # ((\RAM_controller|Parity_register\(68))))) # (!\VGA_controller|Vcount\(2) & (!\VGA_controller|Vcount\(3) & (\RAM_controller|Parity_register\(64))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(2),
	datab => \VGA_controller|Vcount\(3),
	datac => \RAM_controller|Parity_register\(64),
	datad => \RAM_controller|Parity_register\(68),
	combout => \RAM_controller|Mux0~87_combout\);

-- Location: LCCOMB_X23_Y12_N6
\RAM_controller|Mux0~88\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~88_combout\ = (\VGA_controller|Vcount\(3) & ((\RAM_controller|Mux0~87_combout\ & (\RAM_controller|Parity_register\(76))) # (!\RAM_controller|Mux0~87_combout\ & ((\RAM_controller|Parity_register\(72)))))) # (!\VGA_controller|Vcount\(3) 
-- & (((\RAM_controller|Mux0~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(76),
	datab => \VGA_controller|Vcount\(3),
	datac => \RAM_controller|Parity_register\(72),
	datad => \RAM_controller|Mux0~87_combout\,
	combout => \RAM_controller|Mux0~88_combout\);

-- Location: LCCOMB_X22_Y12_N6
\RAM_controller|Mux0~89\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~89_combout\ = (\VGA_controller|Vcount\(0) & (\VGA_controller|Vcount\(1))) # (!\VGA_controller|Vcount\(0) & ((\VGA_controller|Vcount\(1) & (\RAM_controller|Mux0~86_combout\)) # (!\VGA_controller|Vcount\(1) & 
-- ((\RAM_controller|Mux0~88_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datab => \VGA_controller|Vcount\(1),
	datac => \RAM_controller|Mux0~86_combout\,
	datad => \RAM_controller|Mux0~88_combout\,
	combout => \RAM_controller|Mux0~89_combout\);

-- Location: LCCOMB_X22_Y12_N8
\RAM_controller|Mux0~92\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~92_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Mux0~89_combout\ & (\RAM_controller|Mux0~91_combout\)) # (!\RAM_controller|Mux0~89_combout\ & ((\RAM_controller|Mux0~84_combout\))))) # (!\VGA_controller|Vcount\(0) & 
-- (((\RAM_controller|Mux0~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datab => \RAM_controller|Mux0~91_combout\,
	datac => \RAM_controller|Mux0~84_combout\,
	datad => \RAM_controller|Mux0~89_combout\,
	combout => \RAM_controller|Mux0~92_combout\);

-- Location: LCCOMB_X21_Y17_N0
\RAM_controller|Decoder0~184\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~184_combout\ = (!\RAM_controller|v_count_write_aux\(5) & (!\RAM_controller|v_count_write_aux\(6) & (!\RAM_controller|v_count_write_aux\(4) & !\RAM_controller|v_count_write_aux\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(5),
	datab => \RAM_controller|v_count_write_aux\(6),
	datac => \RAM_controller|v_count_write_aux\(4),
	datad => \RAM_controller|v_count_write_aux\(7),
	combout => \RAM_controller|Decoder0~184_combout\);

-- Location: LCCOMB_X21_Y18_N16
\RAM_controller|Decoder0~185\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~185_combout\ = (\RAM_controller|Decoder0~1_combout\ & \RAM_controller|Decoder0~184_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~1_combout\,
	datad => \RAM_controller|Decoder0~184_combout\,
	combout => \RAM_controller|Decoder0~185_combout\);

-- Location: LCCOMB_X20_Y19_N0
\RAM_controller|Parity_register[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(5) = (\RAM_controller|Decoder0~185_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~185_combout\ & (\RAM_controller|Parity_register\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(5),
	datac => \RAM_controller|Par_Reg~4_combout\,
	datad => \RAM_controller|Decoder0~185_combout\,
	combout => \RAM_controller|Parity_register\(5));

-- Location: LCCOMB_X21_Y19_N14
\RAM_controller|Decoder0~188\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~188_combout\ = (\RAM_controller|Decoder0~7_combout\ & \RAM_controller|Decoder0~184_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~7_combout\,
	datad => \RAM_controller|Decoder0~184_combout\,
	combout => \RAM_controller|Decoder0~188_combout\);

-- Location: LCCOMB_X20_Y19_N22
\RAM_controller|Parity_register[13]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(13) = (\RAM_controller|Decoder0~188_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~188_combout\ & (\RAM_controller|Parity_register\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(13),
	datac => \RAM_controller|Decoder0~188_combout\,
	datad => \RAM_controller|Par_Reg~4_combout\,
	combout => \RAM_controller|Parity_register\(13));

-- Location: LCCOMB_X21_Y17_N16
\RAM_controller|Decoder0~186\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~186_combout\ = (\RAM_controller|Decoder0~184_combout\ & \RAM_controller|Decoder0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Decoder0~184_combout\,
	datad => \RAM_controller|Decoder0~3_combout\,
	combout => \RAM_controller|Decoder0~186_combout\);

-- Location: LCCOMB_X20_Y19_N6
\RAM_controller|Parity_register[9]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(9) = (\RAM_controller|Decoder0~186_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~186_combout\ & (\RAM_controller|Parity_register\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(9),
	datac => \RAM_controller|Par_Reg~4_combout\,
	datad => \RAM_controller|Decoder0~186_combout\,
	combout => \RAM_controller|Parity_register\(9));

-- Location: LCCOMB_X21_Y18_N0
\RAM_controller|Decoder0~187\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~187_combout\ = (\RAM_controller|Decoder0~5_combout\ & \RAM_controller|Decoder0~184_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~5_combout\,
	datad => \RAM_controller|Decoder0~184_combout\,
	combout => \RAM_controller|Decoder0~187_combout\);

-- Location: LCCOMB_X20_Y19_N28
\RAM_controller|Parity_register[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(1) = (\RAM_controller|Decoder0~187_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~187_combout\ & ((\RAM_controller|Parity_register\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder0~187_combout\,
	datac => \RAM_controller|Par_Reg~4_combout\,
	datad => \RAM_controller|Parity_register\(1),
	combout => \RAM_controller|Parity_register\(1));

-- Location: LCCOMB_X20_Y19_N12
\RAM_controller|Mux0~103\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~103_combout\ = (\VGA_controller|Vcount\(3) & ((\VGA_controller|Vcount\(2)) # ((\RAM_controller|Parity_register\(9))))) # (!\VGA_controller|Vcount\(3) & (!\VGA_controller|Vcount\(2) & ((\RAM_controller|Parity_register\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(3),
	datab => \VGA_controller|Vcount\(2),
	datac => \RAM_controller|Parity_register\(9),
	datad => \RAM_controller|Parity_register\(1),
	combout => \RAM_controller|Mux0~103_combout\);

-- Location: LCCOMB_X20_Y19_N26
\RAM_controller|Mux0~104\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~104_combout\ = (\VGA_controller|Vcount\(2) & ((\RAM_controller|Mux0~103_combout\ & ((\RAM_controller|Parity_register\(13)))) # (!\RAM_controller|Mux0~103_combout\ & (\RAM_controller|Parity_register\(5))))) # 
-- (!\VGA_controller|Vcount\(2) & (((\RAM_controller|Mux0~103_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(2),
	datab => \RAM_controller|Parity_register\(5),
	datac => \RAM_controller|Parity_register\(13),
	datad => \RAM_controller|Mux0~103_combout\,
	combout => \RAM_controller|Mux0~104_combout\);

-- Location: LCCOMB_X21_Y17_N2
\RAM_controller|Decoder0~197\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~197_combout\ = (\RAM_controller|Decoder0~25_combout\ & \RAM_controller|Decoder0~184_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~25_combout\,
	datad => \RAM_controller|Decoder0~184_combout\,
	combout => \RAM_controller|Decoder0~197_combout\);

-- Location: LCCOMB_X21_Y17_N22
\RAM_controller|Parity_register[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(7) = (\RAM_controller|Decoder0~197_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~197_combout\ & (\RAM_controller|Parity_register\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(7),
	datac => \RAM_controller|Par_Reg~4_combout\,
	datad => \RAM_controller|Decoder0~197_combout\,
	combout => \RAM_controller|Parity_register\(7));

-- Location: LCCOMB_X21_Y17_N28
\RAM_controller|Decoder0~200\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~200_combout\ = (\RAM_controller|Decoder0~184_combout\ & \RAM_controller|Decoder0~31_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Decoder0~184_combout\,
	datad => \RAM_controller|Decoder0~31_combout\,
	combout => \RAM_controller|Decoder0~200_combout\);

-- Location: LCCOMB_X21_Y17_N18
\RAM_controller|Parity_register[15]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(15) = (\RAM_controller|Decoder0~200_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~200_combout\ & (\RAM_controller|Parity_register\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(15),
	datac => \RAM_controller|Par_Reg~4_combout\,
	datad => \RAM_controller|Decoder0~200_combout\,
	combout => \RAM_controller|Parity_register\(15));

-- Location: LCCOMB_X21_Y18_N14
\RAM_controller|Decoder0~199\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~199_combout\ = (\RAM_controller|Decoder0~29_combout\ & \RAM_controller|Decoder0~184_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~29_combout\,
	datad => \RAM_controller|Decoder0~184_combout\,
	combout => \RAM_controller|Decoder0~199_combout\);

-- Location: LCCOMB_X20_Y19_N14
\RAM_controller|Parity_register[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(3) = (\RAM_controller|Decoder0~199_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~199_combout\ & (\RAM_controller|Parity_register\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(3),
	datac => \RAM_controller|Par_Reg~4_combout\,
	datad => \RAM_controller|Decoder0~199_combout\,
	combout => \RAM_controller|Parity_register\(3));

-- Location: LCCOMB_X21_Y17_N20
\RAM_controller|Decoder0~198\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~198_combout\ = (\RAM_controller|Decoder0~27_combout\ & \RAM_controller|Decoder0~184_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~27_combout\,
	datad => \RAM_controller|Decoder0~184_combout\,
	combout => \RAM_controller|Decoder0~198_combout\);

-- Location: LCCOMB_X21_Y17_N6
\RAM_controller|Parity_register[11]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(11) = (\RAM_controller|Decoder0~198_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~198_combout\ & (\RAM_controller|Parity_register\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(11),
	datac => \RAM_controller|Par_Reg~4_combout\,
	datad => \RAM_controller|Decoder0~198_combout\,
	combout => \RAM_controller|Parity_register\(11));

-- Location: LCCOMB_X20_Y19_N2
\RAM_controller|Mux0~110\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~110_combout\ = (\VGA_controller|Vcount\(3) & ((\VGA_controller|Vcount\(2)) # ((\RAM_controller|Parity_register\(11))))) # (!\VGA_controller|Vcount\(3) & (!\VGA_controller|Vcount\(2) & (\RAM_controller|Parity_register\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(3),
	datab => \VGA_controller|Vcount\(2),
	datac => \RAM_controller|Parity_register\(3),
	datad => \RAM_controller|Parity_register\(11),
	combout => \RAM_controller|Mux0~110_combout\);

-- Location: LCCOMB_X20_Y19_N8
\RAM_controller|Mux0~111\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~111_combout\ = (\VGA_controller|Vcount\(2) & ((\RAM_controller|Mux0~110_combout\ & ((\RAM_controller|Parity_register\(15)))) # (!\RAM_controller|Mux0~110_combout\ & (\RAM_controller|Parity_register\(7))))) # 
-- (!\VGA_controller|Vcount\(2) & (((\RAM_controller|Mux0~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(2),
	datab => \RAM_controller|Parity_register\(7),
	datac => \RAM_controller|Parity_register\(15),
	datad => \RAM_controller|Mux0~110_combout\,
	combout => \RAM_controller|Mux0~111_combout\);

-- Location: LCCOMB_X21_Y19_N2
\RAM_controller|Decoder0~192\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~192_combout\ = (\RAM_controller|Decoder0~184_combout\ & \RAM_controller|Decoder0~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Decoder0~184_combout\,
	datad => \RAM_controller|Decoder0~15_combout\,
	combout => \RAM_controller|Decoder0~192_combout\);

-- Location: LCCOMB_X21_Y19_N12
\RAM_controller|Parity_register[14]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(14) = (\RAM_controller|Decoder0~192_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~192_combout\ & (\RAM_controller|Parity_register\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(14),
	datac => \RAM_controller|Par_Reg~4_combout\,
	datad => \RAM_controller|Decoder0~192_combout\,
	combout => \RAM_controller|Parity_register\(14));

-- Location: LCCOMB_X21_Y17_N8
\RAM_controller|Decoder0~189\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~189_combout\ = (\RAM_controller|Decoder0~9_combout\ & \RAM_controller|Decoder0~184_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~9_combout\,
	datad => \RAM_controller|Decoder0~184_combout\,
	combout => \RAM_controller|Decoder0~189_combout\);

-- Location: LCCOMB_X20_Y19_N20
\RAM_controller|Parity_register[10]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(10) = (\RAM_controller|Decoder0~189_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~189_combout\ & ((\RAM_controller|Parity_register\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~4_combout\,
	datac => \RAM_controller|Parity_register\(10),
	datad => \RAM_controller|Decoder0~189_combout\,
	combout => \RAM_controller|Parity_register\(10));

-- Location: LCCOMB_X21_Y19_N4
\RAM_controller|Decoder0~191\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~191_combout\ = (\RAM_controller|Decoder0~184_combout\ & \RAM_controller|Decoder0~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Decoder0~184_combout\,
	datad => \RAM_controller|Decoder0~13_combout\,
	combout => \RAM_controller|Decoder0~191_combout\);

-- Location: LCCOMB_X20_Y19_N4
\RAM_controller|Parity_register[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(2) = (\RAM_controller|Decoder0~191_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~191_combout\ & (\RAM_controller|Parity_register\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(2),
	datac => \RAM_controller|Par_Reg~4_combout\,
	datad => \RAM_controller|Decoder0~191_combout\,
	combout => \RAM_controller|Parity_register\(2));

-- Location: LCCOMB_X21_Y17_N26
\RAM_controller|Decoder0~190\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~190_combout\ = (\RAM_controller|Decoder0~11_combout\ & \RAM_controller|Decoder0~184_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~11_combout\,
	datad => \RAM_controller|Decoder0~184_combout\,
	combout => \RAM_controller|Decoder0~190_combout\);

-- Location: LCCOMB_X20_Y19_N10
\RAM_controller|Parity_register[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(6) = (\RAM_controller|Decoder0~190_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~190_combout\ & (\RAM_controller|Parity_register\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(6),
	datac => \RAM_controller|Par_Reg~4_combout\,
	datad => \RAM_controller|Decoder0~190_combout\,
	combout => \RAM_controller|Parity_register\(6));

-- Location: LCCOMB_X20_Y19_N16
\RAM_controller|Mux0~105\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~105_combout\ = (\VGA_controller|Vcount\(3) & (\VGA_controller|Vcount\(2))) # (!\VGA_controller|Vcount\(3) & ((\VGA_controller|Vcount\(2) & ((\RAM_controller|Parity_register\(6)))) # (!\VGA_controller|Vcount\(2) & 
-- (\RAM_controller|Parity_register\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(3),
	datab => \VGA_controller|Vcount\(2),
	datac => \RAM_controller|Parity_register\(2),
	datad => \RAM_controller|Parity_register\(6),
	combout => \RAM_controller|Mux0~105_combout\);

-- Location: LCCOMB_X20_Y19_N30
\RAM_controller|Mux0~106\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~106_combout\ = (\VGA_controller|Vcount\(3) & ((\RAM_controller|Mux0~105_combout\ & (\RAM_controller|Parity_register\(14))) # (!\RAM_controller|Mux0~105_combout\ & ((\RAM_controller|Parity_register\(10)))))) # 
-- (!\VGA_controller|Vcount\(3) & (((\RAM_controller|Mux0~105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(3),
	datab => \RAM_controller|Parity_register\(14),
	datac => \RAM_controller|Parity_register\(10),
	datad => \RAM_controller|Mux0~105_combout\,
	combout => \RAM_controller|Mux0~106_combout\);

-- Location: LCCOMB_X21_Y19_N6
\RAM_controller|Decoder0~196\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~196_combout\ = (\RAM_controller|Decoder0~184_combout\ & \RAM_controller|Decoder0~23_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Decoder0~184_combout\,
	datad => \RAM_controller|Decoder0~23_combout\,
	combout => \RAM_controller|Decoder0~196_combout\);

-- Location: LCCOMB_X21_Y19_N20
\RAM_controller|Parity_register[12]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(12) = (\RAM_controller|Decoder0~196_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~196_combout\ & (\RAM_controller|Parity_register\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(12),
	datac => \RAM_controller|Par_Reg~4_combout\,
	datad => \RAM_controller|Decoder0~196_combout\,
	combout => \RAM_controller|Parity_register\(12));

-- Location: LCCOMB_X21_Y19_N24
\RAM_controller|Decoder0~193\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~193_combout\ = (\RAM_controller|Decoder0~184_combout\ & \RAM_controller|Decoder0~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Decoder0~184_combout\,
	datad => \RAM_controller|Decoder0~17_combout\,
	combout => \RAM_controller|Decoder0~193_combout\);

-- Location: LCCOMB_X21_Y19_N30
\RAM_controller|Parity_register[8]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(8) = (\RAM_controller|Decoder0~193_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~193_combout\ & (\RAM_controller|Parity_register\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(8),
	datac => \RAM_controller|Par_Reg~4_combout\,
	datad => \RAM_controller|Decoder0~193_combout\,
	combout => \RAM_controller|Parity_register\(8));

-- Location: LCCOMB_X21_Y19_N0
\RAM_controller|Decoder0~195\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~195_combout\ = (\RAM_controller|Decoder0~184_combout\ & \RAM_controller|Decoder0~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Decoder0~184_combout\,
	datad => \RAM_controller|Decoder0~21_combout\,
	combout => \RAM_controller|Decoder0~195_combout\);

-- Location: LCCOMB_X21_Y19_N8
\RAM_controller|Parity_register[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(0) = (\RAM_controller|Decoder0~195_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~195_combout\ & (\RAM_controller|Parity_register\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(0),
	datac => \RAM_controller|Par_Reg~4_combout\,
	datad => \RAM_controller|Decoder0~195_combout\,
	combout => \RAM_controller|Parity_register\(0));

-- Location: LCCOMB_X21_Y19_N28
\RAM_controller|Decoder0~194\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~194_combout\ = (\RAM_controller|Decoder0~184_combout\ & \RAM_controller|Decoder0~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Decoder0~184_combout\,
	datad => \RAM_controller|Decoder0~19_combout\,
	combout => \RAM_controller|Decoder0~194_combout\);

-- Location: LCCOMB_X21_Y19_N10
\RAM_controller|Parity_register[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(4) = (\RAM_controller|Decoder0~194_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~194_combout\ & (\RAM_controller|Parity_register\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(4),
	datac => \RAM_controller|Par_Reg~4_combout\,
	datad => \RAM_controller|Decoder0~194_combout\,
	combout => \RAM_controller|Parity_register\(4));

-- Location: LCCOMB_X21_Y19_N18
\RAM_controller|Mux0~107\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~107_combout\ = (\VGA_controller|Vcount\(3) & (\VGA_controller|Vcount\(2))) # (!\VGA_controller|Vcount\(3) & ((\VGA_controller|Vcount\(2) & ((\RAM_controller|Parity_register\(4)))) # (!\VGA_controller|Vcount\(2) & 
-- (\RAM_controller|Parity_register\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(3),
	datab => \VGA_controller|Vcount\(2),
	datac => \RAM_controller|Parity_register\(0),
	datad => \RAM_controller|Parity_register\(4),
	combout => \RAM_controller|Mux0~107_combout\);

-- Location: LCCOMB_X21_Y19_N16
\RAM_controller|Mux0~108\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~108_combout\ = (\VGA_controller|Vcount\(3) & ((\RAM_controller|Mux0~107_combout\ & (\RAM_controller|Parity_register\(12))) # (!\RAM_controller|Mux0~107_combout\ & ((\RAM_controller|Parity_register\(8)))))) # 
-- (!\VGA_controller|Vcount\(3) & (((\RAM_controller|Mux0~107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(3),
	datab => \RAM_controller|Parity_register\(12),
	datac => \RAM_controller|Parity_register\(8),
	datad => \RAM_controller|Mux0~107_combout\,
	combout => \RAM_controller|Mux0~108_combout\);

-- Location: LCCOMB_X20_Y19_N24
\RAM_controller|Mux0~109\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~109_combout\ = (\VGA_controller|Vcount\(0) & (\VGA_controller|Vcount\(1))) # (!\VGA_controller|Vcount\(0) & ((\VGA_controller|Vcount\(1) & (\RAM_controller|Mux0~106_combout\)) # (!\VGA_controller|Vcount\(1) & 
-- ((\RAM_controller|Mux0~108_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datab => \VGA_controller|Vcount\(1),
	datac => \RAM_controller|Mux0~106_combout\,
	datad => \RAM_controller|Mux0~108_combout\,
	combout => \RAM_controller|Mux0~109_combout\);

-- Location: LCCOMB_X20_Y19_N18
\RAM_controller|Mux0~112\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~112_combout\ = (\VGA_controller|Vcount\(0) & ((\RAM_controller|Mux0~109_combout\ & ((\RAM_controller|Mux0~111_combout\))) # (!\RAM_controller|Mux0~109_combout\ & (\RAM_controller|Mux0~104_combout\)))) # (!\VGA_controller|Vcount\(0) & 
-- (((\RAM_controller|Mux0~109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Mux0~104_combout\,
	datab => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Mux0~111_combout\,
	datad => \RAM_controller|Mux0~109_combout\,
	combout => \RAM_controller|Mux0~112_combout\);

-- Location: LCCOMB_X23_Y15_N22
\RAM_controller|Decoder0~167\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~167_combout\ = (!\RAM_controller|v_count_write_aux\(6) & (\RAM_controller|v_count_write_aux\(5) & (!\RAM_controller|v_count_write_aux\(4) & !\RAM_controller|v_count_write_aux\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(6),
	datab => \RAM_controller|v_count_write_aux\(5),
	datac => \RAM_controller|v_count_write_aux\(4),
	datad => \RAM_controller|v_count_write_aux\(7),
	combout => \RAM_controller|Decoder0~167_combout\);

-- Location: LCCOMB_X23_Y15_N10
\RAM_controller|Decoder0~171\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~171_combout\ = (\RAM_controller|Decoder0~15_combout\ & \RAM_controller|Decoder0~167_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~15_combout\,
	datad => \RAM_controller|Decoder0~167_combout\,
	combout => \RAM_controller|Decoder0~171_combout\);

-- Location: LCCOMB_X23_Y15_N14
\RAM_controller|Parity_register[46]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(46) = (\RAM_controller|Decoder0~171_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~171_combout\ & ((\RAM_controller|Parity_register\(46))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~4_combout\,
	datac => \RAM_controller|Parity_register\(46),
	datad => \RAM_controller|Decoder0~171_combout\,
	combout => \RAM_controller|Parity_register\(46));

-- Location: LCCOMB_X23_Y15_N20
\RAM_controller|Decoder0~168\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~168_combout\ = (\RAM_controller|Decoder0~11_combout\ & \RAM_controller|Decoder0~167_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~11_combout\,
	datad => \RAM_controller|Decoder0~167_combout\,
	combout => \RAM_controller|Decoder0~168_combout\);

-- Location: LCCOMB_X20_Y15_N10
\RAM_controller|Parity_register[38]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(38) = (\RAM_controller|Decoder0~168_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~168_combout\ & (\RAM_controller|Parity_register\(38)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(38),
	datac => \RAM_controller|Par_Reg~4_combout\,
	datad => \RAM_controller|Decoder0~168_combout\,
	combout => \RAM_controller|Parity_register\(38));

-- Location: LCCOMB_X23_Y15_N0
\RAM_controller|Decoder0~169\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~169_combout\ = (\RAM_controller|Decoder0~9_combout\ & \RAM_controller|Decoder0~167_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~9_combout\,
	datad => \RAM_controller|Decoder0~167_combout\,
	combout => \RAM_controller|Decoder0~169_combout\);

-- Location: LCCOMB_X23_Y15_N30
\RAM_controller|Parity_register[42]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(42) = (\RAM_controller|Decoder0~169_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~169_combout\ & ((\RAM_controller|Parity_register\(42))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~4_combout\,
	datac => \RAM_controller|Parity_register\(42),
	datad => \RAM_controller|Decoder0~169_combout\,
	combout => \RAM_controller|Parity_register\(42));

-- Location: LCCOMB_X23_Y15_N18
\RAM_controller|Decoder0~170\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~170_combout\ = (\RAM_controller|Decoder0~167_combout\ & \RAM_controller|Decoder0~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~167_combout\,
	datad => \RAM_controller|Decoder0~13_combout\,
	combout => \RAM_controller|Decoder0~170_combout\);

-- Location: LCCOMB_X23_Y15_N6
\RAM_controller|Parity_register[34]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(34) = (\RAM_controller|Decoder0~170_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~170_combout\ & (\RAM_controller|Parity_register\(34)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(34),
	datab => \RAM_controller|Par_Reg~4_combout\,
	datad => \RAM_controller|Decoder0~170_combout\,
	combout => \RAM_controller|Parity_register\(34));

-- Location: LCCOMB_X23_Y15_N12
\RAM_controller|Mux0~93\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~93_combout\ = (\VGA_controller|Vcount\(3) & ((\VGA_controller|Vcount\(2)) # ((\RAM_controller|Parity_register\(42))))) # (!\VGA_controller|Vcount\(3) & (!\VGA_controller|Vcount\(2) & ((\RAM_controller|Parity_register\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(3),
	datab => \VGA_controller|Vcount\(2),
	datac => \RAM_controller|Parity_register\(42),
	datad => \RAM_controller|Parity_register\(34),
	combout => \RAM_controller|Mux0~93_combout\);

-- Location: LCCOMB_X20_Y15_N20
\RAM_controller|Mux0~94\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~94_combout\ = (\VGA_controller|Vcount\(2) & ((\RAM_controller|Mux0~93_combout\ & (\RAM_controller|Parity_register\(46))) # (!\RAM_controller|Mux0~93_combout\ & ((\RAM_controller|Parity_register\(38)))))) # (!\VGA_controller|Vcount\(2) 
-- & (((\RAM_controller|Mux0~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(46),
	datab => \VGA_controller|Vcount\(2),
	datac => \RAM_controller|Parity_register\(38),
	datad => \RAM_controller|Mux0~93_combout\,
	combout => \RAM_controller|Mux0~94_combout\);

-- Location: LCCOMB_X23_Y13_N24
\RAM_controller|Decoder0~183\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~183_combout\ = (\RAM_controller|Decoder0~31_combout\ & \RAM_controller|Decoder0~167_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~31_combout\,
	datad => \RAM_controller|Decoder0~167_combout\,
	combout => \RAM_controller|Decoder0~183_combout\);

-- Location: LCCOMB_X23_Y13_N28
\RAM_controller|Parity_register[47]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(47) = (\RAM_controller|Decoder0~183_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~183_combout\ & ((\RAM_controller|Parity_register\(47))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder0~183_combout\,
	datac => \RAM_controller|Par_Reg~4_combout\,
	datad => \RAM_controller|Parity_register\(47),
	combout => \RAM_controller|Parity_register\(47));

-- Location: LCCOMB_X22_Y15_N30
\RAM_controller|Decoder0~180\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~180_combout\ = (\RAM_controller|Decoder0~27_combout\ & \RAM_controller|Decoder0~167_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~27_combout\,
	datad => \RAM_controller|Decoder0~167_combout\,
	combout => \RAM_controller|Decoder0~180_combout\);

-- Location: LCCOMB_X22_Y15_N10
\RAM_controller|Parity_register[43]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(43) = (\RAM_controller|Decoder0~180_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~180_combout\ & (\RAM_controller|Parity_register\(43)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(43),
	datac => \RAM_controller|Decoder0~180_combout\,
	datad => \RAM_controller|Par_Reg~4_combout\,
	combout => \RAM_controller|Parity_register\(43));

-- Location: LCCOMB_X21_Y13_N10
\RAM_controller|Decoder0~182\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~182_combout\ = (\RAM_controller|Decoder0~29_combout\ & \RAM_controller|Decoder0~167_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Decoder0~29_combout\,
	datac => \RAM_controller|Decoder0~167_combout\,
	combout => \RAM_controller|Decoder0~182_combout\);

-- Location: LCCOMB_X21_Y13_N24
\RAM_controller|Parity_register[35]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(35) = (\RAM_controller|Decoder0~182_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~182_combout\ & (\RAM_controller|Parity_register\(35)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder0~182_combout\,
	datab => \RAM_controller|Parity_register\(35),
	datad => \RAM_controller|Par_Reg~4_combout\,
	combout => \RAM_controller|Parity_register\(35));

-- Location: LCCOMB_X24_Y17_N18
\RAM_controller|Decoder0~181\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~181_combout\ = (\RAM_controller|Decoder0~25_combout\ & \RAM_controller|Decoder0~167_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Decoder0~25_combout\,
	datac => \RAM_controller|Decoder0~167_combout\,
	combout => \RAM_controller|Decoder0~181_combout\);

-- Location: LCCOMB_X24_Y17_N14
\RAM_controller|Parity_register[39]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(39) = (\RAM_controller|Decoder0~181_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~181_combout\ & (\RAM_controller|Parity_register\(39)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Decoder0~181_combout\,
	datac => \RAM_controller|Parity_register\(39),
	datad => \RAM_controller|Par_Reg~4_combout\,
	combout => \RAM_controller|Parity_register\(39));

-- Location: LCCOMB_X20_Y15_N16
\RAM_controller|Mux0~100\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~100_combout\ = (\VGA_controller|Vcount\(3) & (\VGA_controller|Vcount\(2))) # (!\VGA_controller|Vcount\(3) & ((\VGA_controller|Vcount\(2) & ((\RAM_controller|Parity_register\(39)))) # (!\VGA_controller|Vcount\(2) & 
-- (\RAM_controller|Parity_register\(35)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(3),
	datab => \VGA_controller|Vcount\(2),
	datac => \RAM_controller|Parity_register\(35),
	datad => \RAM_controller|Parity_register\(39),
	combout => \RAM_controller|Mux0~100_combout\);

-- Location: LCCOMB_X20_Y15_N22
\RAM_controller|Mux0~101\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~101_combout\ = (\VGA_controller|Vcount\(3) & ((\RAM_controller|Mux0~100_combout\ & (\RAM_controller|Parity_register\(47))) # (!\RAM_controller|Mux0~100_combout\ & ((\RAM_controller|Parity_register\(43)))))) # 
-- (!\VGA_controller|Vcount\(3) & (((\RAM_controller|Mux0~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(47),
	datab => \VGA_controller|Vcount\(3),
	datac => \RAM_controller|Parity_register\(43),
	datad => \RAM_controller|Mux0~100_combout\,
	combout => \RAM_controller|Mux0~101_combout\);

-- Location: LCCOMB_X23_Y15_N26
\RAM_controller|Decoder0~172\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~172_combout\ = (\RAM_controller|Decoder0~167_combout\ & \RAM_controller|Decoder0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~167_combout\,
	datad => \RAM_controller|Decoder0~3_combout\,
	combout => \RAM_controller|Decoder0~172_combout\);

-- Location: LCCOMB_X20_Y15_N4
\RAM_controller|Parity_register[41]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(41) = (\RAM_controller|Decoder0~172_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~172_combout\ & (\RAM_controller|Parity_register\(41)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(41),
	datac => \RAM_controller|Decoder0~172_combout\,
	datad => \RAM_controller|Par_Reg~4_combout\,
	combout => \RAM_controller|Parity_register\(41));

-- Location: LCCOMB_X21_Y13_N8
\RAM_controller|Decoder0~175\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~175_combout\ = (\RAM_controller|Decoder0~167_combout\ & \RAM_controller|Decoder0~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~167_combout\,
	datad => \RAM_controller|Decoder0~7_combout\,
	combout => \RAM_controller|Decoder0~175_combout\);

-- Location: LCCOMB_X20_Y15_N26
\RAM_controller|Parity_register[45]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(45) = (\RAM_controller|Decoder0~175_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~175_combout\ & (\RAM_controller|Parity_register\(45)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(45),
	datac => \RAM_controller|Decoder0~175_combout\,
	datad => \RAM_controller|Par_Reg~4_combout\,
	combout => \RAM_controller|Parity_register\(45));

-- Location: LCCOMB_X23_Y15_N28
\RAM_controller|Decoder0~173\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~173_combout\ = (\RAM_controller|Decoder0~1_combout\ & \RAM_controller|Decoder0~167_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~1_combout\,
	datad => \RAM_controller|Decoder0~167_combout\,
	combout => \RAM_controller|Decoder0~173_combout\);

-- Location: LCCOMB_X20_Y15_N14
\RAM_controller|Parity_register[37]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(37) = (\RAM_controller|Decoder0~173_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~173_combout\ & ((\RAM_controller|Parity_register\(37))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Par_Reg~4_combout\,
	datac => \RAM_controller|Parity_register\(37),
	datad => \RAM_controller|Decoder0~173_combout\,
	combout => \RAM_controller|Parity_register\(37));

-- Location: LCCOMB_X23_Y15_N4
\RAM_controller|Decoder0~174\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~174_combout\ = (\RAM_controller|Decoder0~167_combout\ & \RAM_controller|Decoder0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~167_combout\,
	datad => \RAM_controller|Decoder0~5_combout\,
	combout => \RAM_controller|Decoder0~174_combout\);

-- Location: LCCOMB_X20_Y15_N28
\RAM_controller|Parity_register[33]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(33) = (\RAM_controller|Decoder0~174_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~174_combout\ & ((\RAM_controller|Parity_register\(33))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Par_Reg~4_combout\,
	datac => \RAM_controller|Decoder0~174_combout\,
	datad => \RAM_controller|Parity_register\(33),
	combout => \RAM_controller|Parity_register\(33));

-- Location: LCCOMB_X20_Y15_N2
\RAM_controller|Mux0~95\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~95_combout\ = (\VGA_controller|Vcount\(3) & (\VGA_controller|Vcount\(2))) # (!\VGA_controller|Vcount\(3) & ((\VGA_controller|Vcount\(2) & (\RAM_controller|Parity_register\(37))) # (!\VGA_controller|Vcount\(2) & 
-- ((\RAM_controller|Parity_register\(33))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(3),
	datab => \VGA_controller|Vcount\(2),
	datac => \RAM_controller|Parity_register\(37),
	datad => \RAM_controller|Parity_register\(33),
	combout => \RAM_controller|Mux0~95_combout\);

-- Location: LCCOMB_X20_Y15_N8
\RAM_controller|Mux0~96\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~96_combout\ = (\VGA_controller|Vcount\(3) & ((\RAM_controller|Mux0~95_combout\ & ((\RAM_controller|Parity_register\(45)))) # (!\RAM_controller|Mux0~95_combout\ & (\RAM_controller|Parity_register\(41))))) # (!\VGA_controller|Vcount\(3) 
-- & (((\RAM_controller|Mux0~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(3),
	datab => \RAM_controller|Parity_register\(41),
	datac => \RAM_controller|Parity_register\(45),
	datad => \RAM_controller|Mux0~95_combout\,
	combout => \RAM_controller|Mux0~96_combout\);

-- Location: LCCOMB_X23_Y15_N2
\RAM_controller|Decoder0~179\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~179_combout\ = (\RAM_controller|Decoder0~23_combout\ & \RAM_controller|Decoder0~167_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~23_combout\,
	datad => \RAM_controller|Decoder0~167_combout\,
	combout => \RAM_controller|Decoder0~179_combout\);

-- Location: LCCOMB_X23_Y15_N8
\RAM_controller|Parity_register[44]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(44) = (\RAM_controller|Decoder0~179_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~179_combout\ & ((\RAM_controller|Parity_register\(44))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~4_combout\,
	datac => \RAM_controller|Parity_register\(44),
	datad => \RAM_controller|Decoder0~179_combout\,
	combout => \RAM_controller|Parity_register\(44));

-- Location: LCCOMB_X24_Y17_N4
\RAM_controller|Decoder0~176\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~176_combout\ = (\RAM_controller|Decoder0~167_combout\ & \RAM_controller|Decoder0~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~167_combout\,
	datad => \RAM_controller|Decoder0~19_combout\,
	combout => \RAM_controller|Decoder0~176_combout\);

-- Location: LCCOMB_X24_Y17_N24
\RAM_controller|Parity_register[36]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(36) = (\RAM_controller|Decoder0~176_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~176_combout\ & (\RAM_controller|Parity_register\(36)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(36),
	datac => \RAM_controller|Decoder0~176_combout\,
	datad => \RAM_controller|Par_Reg~4_combout\,
	combout => \RAM_controller|Parity_register\(36));

-- Location: LCCOMB_X23_Y15_N16
\RAM_controller|Decoder0~178\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~178_combout\ = (\RAM_controller|Decoder0~21_combout\ & \RAM_controller|Decoder0~167_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~21_combout\,
	datad => \RAM_controller|Decoder0~167_combout\,
	combout => \RAM_controller|Decoder0~178_combout\);

-- Location: LCCOMB_X20_Y15_N30
\RAM_controller|Parity_register[32]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(32) = (\RAM_controller|Decoder0~178_combout\ & (!\RAM_controller|Par_Reg~4_combout\)) # (!\RAM_controller|Decoder0~178_combout\ & ((\RAM_controller|Parity_register\(32))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~4_combout\,
	datac => \RAM_controller|Parity_register\(32),
	datad => \RAM_controller|Decoder0~178_combout\,
	combout => \RAM_controller|Parity_register\(32));

-- Location: LCCOMB_X23_Y15_N24
\RAM_controller|Decoder0~177\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Decoder0~177_combout\ = (\RAM_controller|Decoder0~167_combout\ & \RAM_controller|Decoder0~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Decoder0~167_combout\,
	datad => \RAM_controller|Decoder0~17_combout\,
	combout => \RAM_controller|Decoder0~177_combout\);

-- Location: LCCOMB_X20_Y15_N24
\RAM_controller|Parity_register[40]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Parity_register\(40) = (\RAM_controller|Decoder0~177_combout\ & ((!\RAM_controller|Par_Reg~4_combout\))) # (!\RAM_controller|Decoder0~177_combout\ & (\RAM_controller|Parity_register\(40)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Parity_register\(40),
	datac => \RAM_controller|Par_Reg~4_combout\,
	datad => \RAM_controller|Decoder0~177_combout\,
	combout => \RAM_controller|Parity_register\(40));

-- Location: LCCOMB_X20_Y15_N6
\RAM_controller|Mux0~97\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~97_combout\ = (\VGA_controller|Vcount\(3) & ((\VGA_controller|Vcount\(2)) # ((\RAM_controller|Parity_register\(40))))) # (!\VGA_controller|Vcount\(3) & (!\VGA_controller|Vcount\(2) & (\RAM_controller|Parity_register\(32))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(3),
	datab => \VGA_controller|Vcount\(2),
	datac => \RAM_controller|Parity_register\(32),
	datad => \RAM_controller|Parity_register\(40),
	combout => \RAM_controller|Mux0~97_combout\);

-- Location: LCCOMB_X20_Y15_N12
\RAM_controller|Mux0~98\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~98_combout\ = (\VGA_controller|Vcount\(2) & ((\RAM_controller|Mux0~97_combout\ & (\RAM_controller|Parity_register\(44))) # (!\RAM_controller|Mux0~97_combout\ & ((\RAM_controller|Parity_register\(36)))))) # (!\VGA_controller|Vcount\(2) 
-- & (((\RAM_controller|Mux0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Parity_register\(44),
	datab => \VGA_controller|Vcount\(2),
	datac => \RAM_controller|Parity_register\(36),
	datad => \RAM_controller|Mux0~97_combout\,
	combout => \RAM_controller|Mux0~98_combout\);

-- Location: LCCOMB_X20_Y15_N18
\RAM_controller|Mux0~99\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~99_combout\ = (\VGA_controller|Vcount\(1) & (\VGA_controller|Vcount\(0))) # (!\VGA_controller|Vcount\(1) & ((\VGA_controller|Vcount\(0) & (\RAM_controller|Mux0~96_combout\)) # (!\VGA_controller|Vcount\(0) & 
-- ((\RAM_controller|Mux0~98_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(1),
	datab => \VGA_controller|Vcount\(0),
	datac => \RAM_controller|Mux0~96_combout\,
	datad => \RAM_controller|Mux0~98_combout\,
	combout => \RAM_controller|Mux0~99_combout\);

-- Location: LCCOMB_X20_Y15_N0
\RAM_controller|Mux0~102\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~102_combout\ = (\VGA_controller|Vcount\(1) & ((\RAM_controller|Mux0~99_combout\ & ((\RAM_controller|Mux0~101_combout\))) # (!\RAM_controller|Mux0~99_combout\ & (\RAM_controller|Mux0~94_combout\)))) # (!\VGA_controller|Vcount\(1) & 
-- (((\RAM_controller|Mux0~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(1),
	datab => \RAM_controller|Mux0~94_combout\,
	datac => \RAM_controller|Mux0~101_combout\,
	datad => \RAM_controller|Mux0~99_combout\,
	combout => \RAM_controller|Mux0~102_combout\);

-- Location: LCCOMB_X21_Y16_N16
\RAM_controller|Mux0~113\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~113_combout\ = (\VGA_controller|Vcount\(5) & ((\VGA_controller|Vcount\(6)) # ((\RAM_controller|Mux0~102_combout\)))) # (!\VGA_controller|Vcount\(5) & (!\VGA_controller|Vcount\(6) & (\RAM_controller|Mux0~112_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(5),
	datab => \VGA_controller|Vcount\(6),
	datac => \RAM_controller|Mux0~112_combout\,
	datad => \RAM_controller|Mux0~102_combout\,
	combout => \RAM_controller|Mux0~113_combout\);

-- Location: LCCOMB_X21_Y16_N6
\RAM_controller|Mux0~124\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~124_combout\ = (\VGA_controller|Vcount\(6) & ((\RAM_controller|Mux0~113_combout\ & (\RAM_controller|Mux0~123_combout\)) # (!\RAM_controller|Mux0~113_combout\ & ((\RAM_controller|Mux0~92_combout\))))) # (!\VGA_controller|Vcount\(6) & 
-- (((\RAM_controller|Mux0~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(6),
	datab => \RAM_controller|Mux0~123_combout\,
	datac => \RAM_controller|Mux0~92_combout\,
	datad => \RAM_controller|Mux0~113_combout\,
	combout => \RAM_controller|Mux0~124_combout\);

-- Location: LCCOMB_X21_Y16_N24
\RAM_controller|Mux0~125\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~125_combout\ = (\VGA_controller|Vcount\(7) & (\VGA_controller|Vcount\(4))) # (!\VGA_controller|Vcount\(7) & ((\VGA_controller|Vcount\(4) & (\RAM_controller|Mux0~82_combout\)) # (!\VGA_controller|Vcount\(4) & 
-- ((\RAM_controller|Mux0~124_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(7),
	datab => \VGA_controller|Vcount\(4),
	datac => \RAM_controller|Mux0~82_combout\,
	datad => \RAM_controller|Mux0~124_combout\,
	combout => \RAM_controller|Mux0~125_combout\);

-- Location: LCCOMB_X21_Y16_N10
\RAM_controller|Mux0~158\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Mux0~158_combout\ = (\VGA_controller|Vcount\(7) & ((\RAM_controller|Mux0~125_combout\ & ((\RAM_controller|Mux0~157_combout\))) # (!\RAM_controller|Mux0~125_combout\ & (\RAM_controller|Mux0~40_combout\)))) # (!\VGA_controller|Vcount\(7) & 
-- (((\RAM_controller|Mux0~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Mux0~40_combout\,
	datab => \VGA_controller|Vcount\(7),
	datac => \RAM_controller|Mux0~157_combout\,
	datad => \RAM_controller|Mux0~125_combout\,
	combout => \RAM_controller|Mux0~158_combout\);

-- Location: LCCOMB_X21_Y16_N12
\VGA_controller|red~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|red~2_combout\ = (\RAM_controller|Mux0~158_combout\ & (((\RAM_controller|LessThan21~1_combout\)))) # (!\RAM_controller|Mux0~158_combout\ & (\RAM_controller|LessThan17~2_combout\ & ((!\VGA_controller|Vcount\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan17~2_combout\,
	datab => \RAM_controller|LessThan21~1_combout\,
	datac => \VGA_controller|Vcount\(8),
	datad => \RAM_controller|Mux0~158_combout\,
	combout => \VGA_controller|red~2_combout\);

-- Location: LCCOMB_X21_Y16_N22
\VGA_controller|red~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|red~3_combout\ = (!\VGA_controller|Vcount\(9) & (\VGA_controller|video_on_h~q\ & (\VGA_controller|video_on_v~q\ & \VGA_controller|red~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(9),
	datab => \VGA_controller|video_on_h~q\,
	datac => \VGA_controller|video_on_v~q\,
	datad => \VGA_controller|red~2_combout\,
	combout => \VGA_controller|red~3_combout\);

-- Location: LCCOMB_X14_Y22_N8
\RAM_controller|LessThan20~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|LessThan20~2_combout\ = (\VGA_controller|Vcount\(1) & (\VGA_controller|Vcount\(2) & \VGA_controller|Vcount\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(1),
	datac => \VGA_controller|Vcount\(2),
	datad => \VGA_controller|Vcount\(3),
	combout => \RAM_controller|LessThan20~2_combout\);

-- Location: LCCOMB_X14_Y22_N28
\VGA_controller|red~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|red~4_combout\ = (\VGA_controller|Vcount\(4) & ((\RAM_controller|LessThan20~2_combout\) # (!\VGA_controller|Vcount\(8)))) # (!\VGA_controller|Vcount\(4) & (\RAM_controller|LessThan20~2_combout\ & !\VGA_controller|Vcount\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(4),
	datab => \RAM_controller|LessThan20~2_combout\,
	datad => \VGA_controller|Vcount\(8),
	combout => \VGA_controller|red~4_combout\);

-- Location: LCCOMB_X21_Y16_N0
\VGA_controller|red~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|red~5_combout\ = (\VGA_controller|red~4_combout\ & ((\VGA_controller|Vcount\(8)) # ((\VGA_controller|Vcount\(5) & !\RAM_controller|Mux0~158_combout\)))) # (!\VGA_controller|red~4_combout\ & (\VGA_controller|Vcount\(5) & 
-- (\VGA_controller|Vcount\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|red~4_combout\,
	datab => \VGA_controller|Vcount\(5),
	datac => \VGA_controller|Vcount\(8),
	datad => \RAM_controller|Mux0~158_combout\,
	combout => \VGA_controller|red~5_combout\);

-- Location: LCCOMB_X21_Y16_N26
\VGA_controller|red~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|red~12_combout\ = (\VGA_controller|red~3_combout\ & (((!\VGA_controller|red~5_combout\) # (!\VGA_controller|Vcount\(7))) # (!\VGA_controller|Vcount\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(6),
	datab => \VGA_controller|Vcount\(7),
	datac => \VGA_controller|red~3_combout\,
	datad => \VGA_controller|red~5_combout\,
	combout => \VGA_controller|red~12_combout\);

-- Location: LCCOMB_X21_Y16_N8
\RAM_controller|D_out[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|D_out[0]~0_combout\ = (\RAM_controller|Mux0~158_combout\ & (\RAM_controller|LessThan23~0_combout\)) # (!\RAM_controller|Mux0~158_combout\ & ((\RAM_controller|LessThan19~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|LessThan23~0_combout\,
	datac => \RAM_controller|LessThan19~1_combout\,
	datad => \RAM_controller|Mux0~158_combout\,
	combout => \RAM_controller|D_out[0]~0_combout\);

-- Location: LCCOMB_X21_Y16_N4
\VGA_controller|red~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|red~7_combout\ = (!\VGA_controller|Vcount\(9) & (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(2) & (\VGA_controller|red~12_combout\ & !\RAM_controller|D_out[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(9),
	datab => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(2),
	datac => \VGA_controller|red~12_combout\,
	datad => \RAM_controller|D_out[0]~0_combout\,
	combout => \VGA_controller|red~7_combout\);

-- Location: LCCOMB_X21_Y16_N14
\VGA_controller|red~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|red~6_combout\ = (\VGA_controller|red~12_combout\ & ((\VGA_controller|Vcount\(9)) # ((\RAM_controller|D_out[0]~0_combout\) # (!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(9),
	datab => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(2),
	datac => \VGA_controller|red~12_combout\,
	datad => \RAM_controller|D_out[0]~0_combout\,
	combout => \VGA_controller|red~6_combout\);

-- Location: LCCOMB_X22_Y15_N0
\RAM_controller|writeEna_8~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeEna_8~0_combout\ = (\RAM_controller|LessThan9~1_combout\ & (((!\RAM_controller|Par_Reg~1_combout\ & !\RAM_controller|v_count_write_aux\(5))) # (!\RAM_controller|Par_Reg~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~1_combout\,
	datab => \RAM_controller|Par_Reg~0_combout\,
	datac => \RAM_controller|LessThan9~1_combout\,
	datad => \RAM_controller|v_count_write_aux\(5),
	combout => \RAM_controller|writeEna_8~0_combout\);

-- Location: LCCOMB_X16_Y16_N8
\RAM_controller|writeEna_8~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeEna_8~1_combout\ = (\RAM_controller|LessThan6~1_combout\ & (\RAM_controller|Write_addressing~6_combout\ & ((\RAM_controller|writeEna_8~0_combout\) # (!\RAM_controller|LessThan7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan6~1_combout\,
	datab => \RAM_controller|LessThan7~0_combout\,
	datac => \RAM_controller|writeEna_8~0_combout\,
	datad => \RAM_controller|Write_addressing~6_combout\,
	combout => \RAM_controller|writeEna_8~1_combout\);

-- Location: LCCOMB_X20_Y14_N26
\RAM_controller|LessThan10~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|LessThan10~2_combout\ = (\RAM_controller|v_count_write_aux\(7) & (\RAM_controller|v_count_write_aux\(6) & ((\RAM_controller|Par_Reg~1_combout\) # (\RAM_controller|v_count_write_aux\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Par_Reg~1_combout\,
	datab => \RAM_controller|v_count_write_aux\(5),
	datac => \RAM_controller|v_count_write_aux\(7),
	datad => \RAM_controller|v_count_write_aux\(6),
	combout => \RAM_controller|LessThan10~2_combout\);

-- Location: LCCOMB_X20_Y14_N22
\RAM_controller|writeDir_8[13]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_8[13]~0_combout\ = ((\RAM_controller|LessThan9~1_combout\ & !\RAM_controller|LessThan10~2_combout\)) # (!\RAM_controller|LessThan8~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan9~1_combout\,
	datac => \RAM_controller|LessThan10~2_combout\,
	datad => \RAM_controller|LessThan8~1_combout\,
	combout => \RAM_controller|writeDir_8[13]~0_combout\);

-- Location: LCCOMB_X16_Y16_N14
\RAM_controller|writeDir_8[13]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_8[13]~1_combout\ = (\RAM_controller|Write_addressing~6_combout\ & (!\RAM_controller|Write_addressing~7_combout\ & ((\RAM_controller|writeDir_8[13]~0_combout\) # (!\RAM_controller|LessThan7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeDir_8[13]~0_combout\,
	datab => \RAM_controller|Write_addressing~6_combout\,
	datac => \RAM_controller|LessThan7~0_combout\,
	datad => \RAM_controller|Write_addressing~7_combout\,
	combout => \RAM_controller|writeDir_8[13]~1_combout\);

-- Location: CLKCTRL_G11
\RAM_controller|writeDir_8[13]~1clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \RAM_controller|writeDir_8[13]~1clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \RAM_controller|writeDir_8[13]~1clkctrl_outclk\);

-- Location: LCCOMB_X15_Y14_N0
\RAM_controller|Add23~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add23~0_combout\ = \RAM_controller|v_count_write_aux\(2) $ (VCC)
-- \RAM_controller|Add23~1\ = CARRY(\RAM_controller|v_count_write_aux\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(2),
	datad => VCC,
	combout => \RAM_controller|Add23~0_combout\,
	cout => \RAM_controller|Add23~1\);

-- Location: LCCOMB_X15_Y14_N2
\RAM_controller|Add23~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add23~2_combout\ = (\RAM_controller|v_count_write_aux\(3) & (!\RAM_controller|Add23~1\)) # (!\RAM_controller|v_count_write_aux\(3) & ((\RAM_controller|Add23~1\) # (GND)))
-- \RAM_controller|Add23~3\ = CARRY((!\RAM_controller|Add23~1\) # (!\RAM_controller|v_count_write_aux\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(3),
	datad => VCC,
	cin => \RAM_controller|Add23~1\,
	combout => \RAM_controller|Add23~2_combout\,
	cout => \RAM_controller|Add23~3\);

-- Location: LCCOMB_X15_Y14_N4
\RAM_controller|Add23~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add23~4_combout\ = (\RAM_controller|v_count_write_aux\(4) & (\RAM_controller|Add23~3\ $ (GND))) # (!\RAM_controller|v_count_write_aux\(4) & (!\RAM_controller|Add23~3\ & VCC))
-- \RAM_controller|Add23~5\ = CARRY((\RAM_controller|v_count_write_aux\(4) & !\RAM_controller|Add23~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(4),
	datad => VCC,
	cin => \RAM_controller|Add23~3\,
	combout => \RAM_controller|Add23~4_combout\,
	cout => \RAM_controller|Add23~5\);

-- Location: LCCOMB_X15_Y14_N6
\RAM_controller|Add23~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add23~6_combout\ = (\RAM_controller|v_count_write_aux\(5) & (!\RAM_controller|Add23~5\)) # (!\RAM_controller|v_count_write_aux\(5) & ((\RAM_controller|Add23~5\) # (GND)))
-- \RAM_controller|Add23~7\ = CARRY((!\RAM_controller|Add23~5\) # (!\RAM_controller|v_count_write_aux\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|v_count_write_aux\(5),
	datad => VCC,
	cin => \RAM_controller|Add23~5\,
	combout => \RAM_controller|Add23~6_combout\,
	cout => \RAM_controller|Add23~7\);

-- Location: LCCOMB_X15_Y14_N8
\RAM_controller|Add23~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add23~8_combout\ = (\RAM_controller|v_count_write_aux\(6) & ((GND) # (!\RAM_controller|Add23~7\))) # (!\RAM_controller|v_count_write_aux\(6) & (\RAM_controller|Add23~7\ $ (GND)))
-- \RAM_controller|Add23~9\ = CARRY((\RAM_controller|v_count_write_aux\(6)) # (!\RAM_controller|Add23~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(6),
	datad => VCC,
	cin => \RAM_controller|Add23~7\,
	combout => \RAM_controller|Add23~8_combout\,
	cout => \RAM_controller|Add23~9\);

-- Location: LCCOMB_X15_Y14_N10
\RAM_controller|Add23~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add23~10_combout\ = (\RAM_controller|v_count_write_aux\(7) & (!\RAM_controller|Add23~9\)) # (!\RAM_controller|v_count_write_aux\(7) & ((\RAM_controller|Add23~9\) # (GND)))
-- \RAM_controller|Add23~11\ = CARRY((!\RAM_controller|Add23~9\) # (!\RAM_controller|v_count_write_aux\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|v_count_write_aux\(7),
	datad => VCC,
	cin => \RAM_controller|Add23~9\,
	combout => \RAM_controller|Add23~10_combout\,
	cout => \RAM_controller|Add23~11\);

-- Location: LCCOMB_X15_Y14_N12
\RAM_controller|Add23~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add23~12_combout\ = \RAM_controller|v_count_write_aux\(8) $ (!\RAM_controller|Add23~11\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|v_count_write_aux\(8),
	cin => \RAM_controller|Add23~11\,
	combout => \RAM_controller|Add23~12_combout\);

-- Location: LCCOMB_X16_Y14_N12
\RAM_controller|Add24~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add24~1_cout\ = CARRY(!\RAM_controller|v_count_write_aux\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|v_count_write_aux\(0),
	datad => VCC,
	cout => \RAM_controller|Add24~1_cout\);

-- Location: LCCOMB_X16_Y14_N14
\RAM_controller|Add24~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add24~2_combout\ = (\RAM_controller|v_count_write_aux\(1) & ((\RAM_controller|Add24~1_cout\) # (GND))) # (!\RAM_controller|v_count_write_aux\(1) & (!\RAM_controller|Add24~1_cout\))
-- \RAM_controller|Add24~3\ = CARRY((\RAM_controller|v_count_write_aux\(1)) # (!\RAM_controller|Add24~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|v_count_write_aux\(1),
	datad => VCC,
	cin => \RAM_controller|Add24~1_cout\,
	combout => \RAM_controller|Add24~2_combout\,
	cout => \RAM_controller|Add24~3\);

-- Location: LCCOMB_X16_Y14_N16
\RAM_controller|Add24~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add24~4_combout\ = (\RAM_controller|Add23~0_combout\ & (!\RAM_controller|Add24~3\ & VCC)) # (!\RAM_controller|Add23~0_combout\ & (\RAM_controller|Add24~3\ $ (GND)))
-- \RAM_controller|Add24~5\ = CARRY((!\RAM_controller|Add23~0_combout\ & !\RAM_controller|Add24~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add23~0_combout\,
	datad => VCC,
	cin => \RAM_controller|Add24~3\,
	combout => \RAM_controller|Add24~4_combout\,
	cout => \RAM_controller|Add24~5\);

-- Location: LCCOMB_X16_Y14_N18
\RAM_controller|Add24~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add24~6_combout\ = (\RAM_controller|Add23~2_combout\ & ((\RAM_controller|Add24~5\) # (GND))) # (!\RAM_controller|Add23~2_combout\ & (!\RAM_controller|Add24~5\))
-- \RAM_controller|Add24~7\ = CARRY((\RAM_controller|Add23~2_combout\) # (!\RAM_controller|Add24~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add23~2_combout\,
	datad => VCC,
	cin => \RAM_controller|Add24~5\,
	combout => \RAM_controller|Add24~6_combout\,
	cout => \RAM_controller|Add24~7\);

-- Location: LCCOMB_X16_Y14_N20
\RAM_controller|Add24~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add24~8_combout\ = (\RAM_controller|Add23~4_combout\ & (!\RAM_controller|Add24~7\ & VCC)) # (!\RAM_controller|Add23~4_combout\ & (\RAM_controller|Add24~7\ $ (GND)))
-- \RAM_controller|Add24~9\ = CARRY((!\RAM_controller|Add23~4_combout\ & !\RAM_controller|Add24~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add23~4_combout\,
	datad => VCC,
	cin => \RAM_controller|Add24~7\,
	combout => \RAM_controller|Add24~8_combout\,
	cout => \RAM_controller|Add24~9\);

-- Location: LCCOMB_X16_Y14_N22
\RAM_controller|Add24~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add24~10_combout\ = (\RAM_controller|Add23~6_combout\ & ((\RAM_controller|Add24~9\) # (GND))) # (!\RAM_controller|Add23~6_combout\ & (!\RAM_controller|Add24~9\))
-- \RAM_controller|Add24~11\ = CARRY((\RAM_controller|Add23~6_combout\) # (!\RAM_controller|Add24~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add23~6_combout\,
	datad => VCC,
	cin => \RAM_controller|Add24~9\,
	combout => \RAM_controller|Add24~10_combout\,
	cout => \RAM_controller|Add24~11\);

-- Location: LCCOMB_X16_Y14_N24
\RAM_controller|Add24~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add24~12_combout\ = (\RAM_controller|Add23~8_combout\ & (!\RAM_controller|Add24~11\ & VCC)) # (!\RAM_controller|Add23~8_combout\ & (\RAM_controller|Add24~11\ $ (GND)))
-- \RAM_controller|Add24~13\ = CARRY((!\RAM_controller|Add23~8_combout\ & !\RAM_controller|Add24~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add23~8_combout\,
	datad => VCC,
	cin => \RAM_controller|Add24~11\,
	combout => \RAM_controller|Add24~12_combout\,
	cout => \RAM_controller|Add24~13\);

-- Location: LCCOMB_X16_Y14_N26
\RAM_controller|Add24~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add24~14_combout\ = (\RAM_controller|Add23~10_combout\ & ((\RAM_controller|Add24~13\) # (GND))) # (!\RAM_controller|Add23~10_combout\ & (!\RAM_controller|Add24~13\))
-- \RAM_controller|Add24~15\ = CARRY((\RAM_controller|Add23~10_combout\) # (!\RAM_controller|Add24~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add23~10_combout\,
	datad => VCC,
	cin => \RAM_controller|Add24~13\,
	combout => \RAM_controller|Add24~14_combout\,
	cout => \RAM_controller|Add24~15\);

-- Location: LCCOMB_X16_Y14_N28
\RAM_controller|Add24~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add24~16_combout\ = \RAM_controller|Add23~12_combout\ $ (\RAM_controller|Add24~15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add23~12_combout\,
	cin => \RAM_controller|Add24~15\,
	combout => \RAM_controller|Add24~16_combout\);

-- Location: LCCOMB_X16_Y14_N2
\RAM_controller|Add25~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add25~0_combout\ = (\RAM_controller|v_count_write_aux\(0) & (\RAM_controller|Add24~8_combout\ $ (VCC))) # (!\RAM_controller|v_count_write_aux\(0) & (\RAM_controller|Add24~8_combout\ & VCC))
-- \RAM_controller|Add25~1\ = CARRY((\RAM_controller|v_count_write_aux\(0) & \RAM_controller|Add24~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(0),
	datab => \RAM_controller|Add24~8_combout\,
	datad => VCC,
	combout => \RAM_controller|Add25~0_combout\,
	cout => \RAM_controller|Add25~1\);

-- Location: LCCOMB_X16_Y14_N4
\RAM_controller|Add25~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add25~2_combout\ = (\RAM_controller|Add24~10_combout\ & ((\RAM_controller|v_count_write_aux\(1) & (\RAM_controller|Add25~1\ & VCC)) # (!\RAM_controller|v_count_write_aux\(1) & (!\RAM_controller|Add25~1\)))) # 
-- (!\RAM_controller|Add24~10_combout\ & ((\RAM_controller|v_count_write_aux\(1) & (!\RAM_controller|Add25~1\)) # (!\RAM_controller|v_count_write_aux\(1) & ((\RAM_controller|Add25~1\) # (GND)))))
-- \RAM_controller|Add25~3\ = CARRY((\RAM_controller|Add24~10_combout\ & (!\RAM_controller|v_count_write_aux\(1) & !\RAM_controller|Add25~1\)) # (!\RAM_controller|Add24~10_combout\ & ((!\RAM_controller|Add25~1\) # (!\RAM_controller|v_count_write_aux\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add24~10_combout\,
	datab => \RAM_controller|v_count_write_aux\(1),
	datad => VCC,
	cin => \RAM_controller|Add25~1\,
	combout => \RAM_controller|Add25~2_combout\,
	cout => \RAM_controller|Add25~3\);

-- Location: LCCOMB_X16_Y14_N6
\RAM_controller|Add25~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add25~4_combout\ = ((\RAM_controller|Add23~0_combout\ $ (\RAM_controller|Add24~12_combout\ $ (!\RAM_controller|Add25~3\)))) # (GND)
-- \RAM_controller|Add25~5\ = CARRY((\RAM_controller|Add23~0_combout\ & ((\RAM_controller|Add24~12_combout\) # (!\RAM_controller|Add25~3\))) # (!\RAM_controller|Add23~0_combout\ & (\RAM_controller|Add24~12_combout\ & !\RAM_controller|Add25~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add23~0_combout\,
	datab => \RAM_controller|Add24~12_combout\,
	datad => VCC,
	cin => \RAM_controller|Add25~3\,
	combout => \RAM_controller|Add25~4_combout\,
	cout => \RAM_controller|Add25~5\);

-- Location: LCCOMB_X16_Y14_N8
\RAM_controller|Add25~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add25~6_combout\ = (\RAM_controller|Add23~2_combout\ & ((\RAM_controller|Add24~14_combout\ & (\RAM_controller|Add25~5\ & VCC)) # (!\RAM_controller|Add24~14_combout\ & (!\RAM_controller|Add25~5\)))) # (!\RAM_controller|Add23~2_combout\ & 
-- ((\RAM_controller|Add24~14_combout\ & (!\RAM_controller|Add25~5\)) # (!\RAM_controller|Add24~14_combout\ & ((\RAM_controller|Add25~5\) # (GND)))))
-- \RAM_controller|Add25~7\ = CARRY((\RAM_controller|Add23~2_combout\ & (!\RAM_controller|Add24~14_combout\ & !\RAM_controller|Add25~5\)) # (!\RAM_controller|Add23~2_combout\ & ((!\RAM_controller|Add25~5\) # (!\RAM_controller|Add24~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add23~2_combout\,
	datab => \RAM_controller|Add24~14_combout\,
	datad => VCC,
	cin => \RAM_controller|Add25~5\,
	combout => \RAM_controller|Add25~6_combout\,
	cout => \RAM_controller|Add25~7\);

-- Location: LCCOMB_X16_Y14_N10
\RAM_controller|Add25~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add25~8_combout\ = \RAM_controller|Add23~4_combout\ $ (\RAM_controller|Add25~7\ $ (!\RAM_controller|Add24~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add23~4_combout\,
	datad => \RAM_controller|Add24~16_combout\,
	cin => \RAM_controller|Add25~7\,
	combout => \RAM_controller|Add25~8_combout\);

-- Location: LCCOMB_X15_Y14_N14
\RAM_controller|Add10~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add10~0_combout\ = \RAM_controller|v_count_write_aux\(1) $ (VCC)
-- \RAM_controller|Add10~1\ = CARRY(\RAM_controller|v_count_write_aux\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|v_count_write_aux\(1),
	datad => VCC,
	combout => \RAM_controller|Add10~0_combout\,
	cout => \RAM_controller|Add10~1\);

-- Location: LCCOMB_X15_Y14_N16
\RAM_controller|Add10~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add10~2_combout\ = (\RAM_controller|v_count_write_aux\(2) & (!\RAM_controller|Add10~1\)) # (!\RAM_controller|v_count_write_aux\(2) & ((\RAM_controller|Add10~1\) # (GND)))
-- \RAM_controller|Add10~3\ = CARRY((!\RAM_controller|Add10~1\) # (!\RAM_controller|v_count_write_aux\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(2),
	datad => VCC,
	cin => \RAM_controller|Add10~1\,
	combout => \RAM_controller|Add10~2_combout\,
	cout => \RAM_controller|Add10~3\);

-- Location: LCCOMB_X15_Y14_N18
\RAM_controller|Add10~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add10~4_combout\ = (\RAM_controller|v_count_write_aux\(3) & (\RAM_controller|Add10~3\ $ (GND))) # (!\RAM_controller|v_count_write_aux\(3) & (!\RAM_controller|Add10~3\ & VCC))
-- \RAM_controller|Add10~5\ = CARRY((\RAM_controller|v_count_write_aux\(3) & !\RAM_controller|Add10~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(3),
	datad => VCC,
	cin => \RAM_controller|Add10~3\,
	combout => \RAM_controller|Add10~4_combout\,
	cout => \RAM_controller|Add10~5\);

-- Location: LCCOMB_X15_Y14_N20
\RAM_controller|Add10~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add10~6_combout\ = (\RAM_controller|v_count_write_aux\(4) & (\RAM_controller|Add10~5\ & VCC)) # (!\RAM_controller|v_count_write_aux\(4) & (!\RAM_controller|Add10~5\))
-- \RAM_controller|Add10~7\ = CARRY((!\RAM_controller|v_count_write_aux\(4) & !\RAM_controller|Add10~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(4),
	datad => VCC,
	cin => \RAM_controller|Add10~5\,
	combout => \RAM_controller|Add10~6_combout\,
	cout => \RAM_controller|Add10~7\);

-- Location: LCCOMB_X15_Y14_N22
\RAM_controller|Add10~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add10~8_combout\ = (\RAM_controller|v_count_write_aux\(5) & ((GND) # (!\RAM_controller|Add10~7\))) # (!\RAM_controller|v_count_write_aux\(5) & (\RAM_controller|Add10~7\ $ (GND)))
-- \RAM_controller|Add10~9\ = CARRY((\RAM_controller|v_count_write_aux\(5)) # (!\RAM_controller|Add10~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|v_count_write_aux\(5),
	datad => VCC,
	cin => \RAM_controller|Add10~7\,
	combout => \RAM_controller|Add10~8_combout\,
	cout => \RAM_controller|Add10~9\);

-- Location: LCCOMB_X15_Y14_N24
\RAM_controller|Add10~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add10~10_combout\ = (\RAM_controller|v_count_write_aux\(6) & (!\RAM_controller|Add10~9\)) # (!\RAM_controller|v_count_write_aux\(6) & ((\RAM_controller|Add10~9\) # (GND)))
-- \RAM_controller|Add10~11\ = CARRY((!\RAM_controller|Add10~9\) # (!\RAM_controller|v_count_write_aux\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(6),
	datad => VCC,
	cin => \RAM_controller|Add10~9\,
	combout => \RAM_controller|Add10~10_combout\,
	cout => \RAM_controller|Add10~11\);

-- Location: LCCOMB_X15_Y14_N26
\RAM_controller|Add10~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add10~12_combout\ = (\RAM_controller|v_count_write_aux\(7) & (\RAM_controller|Add10~11\ $ (GND))) # (!\RAM_controller|v_count_write_aux\(7) & (!\RAM_controller|Add10~11\ & VCC))
-- \RAM_controller|Add10~13\ = CARRY((\RAM_controller|v_count_write_aux\(7) & !\RAM_controller|Add10~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|v_count_write_aux\(7),
	datad => VCC,
	cin => \RAM_controller|Add10~11\,
	combout => \RAM_controller|Add10~12_combout\,
	cout => \RAM_controller|Add10~13\);

-- Location: LCCOMB_X15_Y14_N28
\RAM_controller|Add10~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add10~14_combout\ = \RAM_controller|v_count_write_aux\(8) $ (!\RAM_controller|Add10~13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|v_count_write_aux\(8),
	cin => \RAM_controller|Add10~13\,
	combout => \RAM_controller|Add10~14_combout\);

-- Location: LCCOMB_X14_Y14_N4
\RAM_controller|Add11~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add11~1_cout\ = CARRY(!\RAM_controller|v_count_write_aux\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|v_count_write_aux\(0),
	datad => VCC,
	cout => \RAM_controller|Add11~1_cout\);

-- Location: LCCOMB_X14_Y14_N6
\RAM_controller|Add11~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add11~2_combout\ = (\RAM_controller|Add10~0_combout\ & ((\RAM_controller|Add11~1_cout\) # (GND))) # (!\RAM_controller|Add10~0_combout\ & (!\RAM_controller|Add11~1_cout\))
-- \RAM_controller|Add11~3\ = CARRY((\RAM_controller|Add10~0_combout\) # (!\RAM_controller|Add11~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add10~0_combout\,
	datad => VCC,
	cin => \RAM_controller|Add11~1_cout\,
	combout => \RAM_controller|Add11~2_combout\,
	cout => \RAM_controller|Add11~3\);

-- Location: LCCOMB_X14_Y14_N8
\RAM_controller|Add11~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add11~4_combout\ = (\RAM_controller|Add10~2_combout\ & (!\RAM_controller|Add11~3\ & VCC)) # (!\RAM_controller|Add10~2_combout\ & (\RAM_controller|Add11~3\ $ (GND)))
-- \RAM_controller|Add11~5\ = CARRY((!\RAM_controller|Add10~2_combout\ & !\RAM_controller|Add11~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add10~2_combout\,
	datad => VCC,
	cin => \RAM_controller|Add11~3\,
	combout => \RAM_controller|Add11~4_combout\,
	cout => \RAM_controller|Add11~5\);

-- Location: LCCOMB_X14_Y14_N10
\RAM_controller|Add11~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add11~6_combout\ = (\RAM_controller|Add10~4_combout\ & ((\RAM_controller|Add11~5\) # (GND))) # (!\RAM_controller|Add10~4_combout\ & (!\RAM_controller|Add11~5\))
-- \RAM_controller|Add11~7\ = CARRY((\RAM_controller|Add10~4_combout\) # (!\RAM_controller|Add11~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add10~4_combout\,
	datad => VCC,
	cin => \RAM_controller|Add11~5\,
	combout => \RAM_controller|Add11~6_combout\,
	cout => \RAM_controller|Add11~7\);

-- Location: LCCOMB_X14_Y14_N12
\RAM_controller|Add11~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add11~8_combout\ = (\RAM_controller|Add10~6_combout\ & (!\RAM_controller|Add11~7\ & VCC)) # (!\RAM_controller|Add10~6_combout\ & (\RAM_controller|Add11~7\ $ (GND)))
-- \RAM_controller|Add11~9\ = CARRY((!\RAM_controller|Add10~6_combout\ & !\RAM_controller|Add11~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add10~6_combout\,
	datad => VCC,
	cin => \RAM_controller|Add11~7\,
	combout => \RAM_controller|Add11~8_combout\,
	cout => \RAM_controller|Add11~9\);

-- Location: LCCOMB_X14_Y14_N14
\RAM_controller|Add11~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add11~10_combout\ = (\RAM_controller|Add10~8_combout\ & ((\RAM_controller|Add11~9\) # (GND))) # (!\RAM_controller|Add10~8_combout\ & (!\RAM_controller|Add11~9\))
-- \RAM_controller|Add11~11\ = CARRY((\RAM_controller|Add10~8_combout\) # (!\RAM_controller|Add11~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add10~8_combout\,
	datad => VCC,
	cin => \RAM_controller|Add11~9\,
	combout => \RAM_controller|Add11~10_combout\,
	cout => \RAM_controller|Add11~11\);

-- Location: LCCOMB_X14_Y14_N16
\RAM_controller|Add11~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add11~12_combout\ = (\RAM_controller|Add10~10_combout\ & (!\RAM_controller|Add11~11\ & VCC)) # (!\RAM_controller|Add10~10_combout\ & (\RAM_controller|Add11~11\ $ (GND)))
-- \RAM_controller|Add11~13\ = CARRY((!\RAM_controller|Add10~10_combout\ & !\RAM_controller|Add11~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add10~10_combout\,
	datad => VCC,
	cin => \RAM_controller|Add11~11\,
	combout => \RAM_controller|Add11~12_combout\,
	cout => \RAM_controller|Add11~13\);

-- Location: LCCOMB_X14_Y14_N18
\RAM_controller|Add11~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add11~14_combout\ = (\RAM_controller|Add10~12_combout\ & ((\RAM_controller|Add11~13\) # (GND))) # (!\RAM_controller|Add10~12_combout\ & (!\RAM_controller|Add11~13\))
-- \RAM_controller|Add11~15\ = CARRY((\RAM_controller|Add10~12_combout\) # (!\RAM_controller|Add11~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add10~12_combout\,
	datad => VCC,
	cin => \RAM_controller|Add11~13\,
	combout => \RAM_controller|Add11~14_combout\,
	cout => \RAM_controller|Add11~15\);

-- Location: LCCOMB_X14_Y14_N20
\RAM_controller|Add11~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add11~16_combout\ = \RAM_controller|Add11~15\ $ (\RAM_controller|Add10~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \RAM_controller|Add10~14_combout\,
	cin => \RAM_controller|Add11~15\,
	combout => \RAM_controller|Add11~16_combout\);

-- Location: LCCOMB_X14_Y14_N22
\RAM_controller|Add12~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add12~0_combout\ = (\RAM_controller|Add11~8_combout\ & (\RAM_controller|v_count_write_aux\(0) $ (VCC))) # (!\RAM_controller|Add11~8_combout\ & (\RAM_controller|v_count_write_aux\(0) & VCC))
-- \RAM_controller|Add12~1\ = CARRY((\RAM_controller|Add11~8_combout\ & \RAM_controller|v_count_write_aux\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add11~8_combout\,
	datab => \RAM_controller|v_count_write_aux\(0),
	datad => VCC,
	combout => \RAM_controller|Add12~0_combout\,
	cout => \RAM_controller|Add12~1\);

-- Location: LCCOMB_X14_Y14_N24
\RAM_controller|Add12~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add12~2_combout\ = (\RAM_controller|Add10~0_combout\ & ((\RAM_controller|Add11~10_combout\ & (\RAM_controller|Add12~1\ & VCC)) # (!\RAM_controller|Add11~10_combout\ & (!\RAM_controller|Add12~1\)))) # (!\RAM_controller|Add10~0_combout\ & 
-- ((\RAM_controller|Add11~10_combout\ & (!\RAM_controller|Add12~1\)) # (!\RAM_controller|Add11~10_combout\ & ((\RAM_controller|Add12~1\) # (GND)))))
-- \RAM_controller|Add12~3\ = CARRY((\RAM_controller|Add10~0_combout\ & (!\RAM_controller|Add11~10_combout\ & !\RAM_controller|Add12~1\)) # (!\RAM_controller|Add10~0_combout\ & ((!\RAM_controller|Add12~1\) # (!\RAM_controller|Add11~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add10~0_combout\,
	datab => \RAM_controller|Add11~10_combout\,
	datad => VCC,
	cin => \RAM_controller|Add12~1\,
	combout => \RAM_controller|Add12~2_combout\,
	cout => \RAM_controller|Add12~3\);

-- Location: LCCOMB_X14_Y14_N26
\RAM_controller|Add12~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add12~4_combout\ = ((\RAM_controller|Add10~2_combout\ $ (\RAM_controller|Add11~12_combout\ $ (!\RAM_controller|Add12~3\)))) # (GND)
-- \RAM_controller|Add12~5\ = CARRY((\RAM_controller|Add10~2_combout\ & ((\RAM_controller|Add11~12_combout\) # (!\RAM_controller|Add12~3\))) # (!\RAM_controller|Add10~2_combout\ & (\RAM_controller|Add11~12_combout\ & !\RAM_controller|Add12~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add10~2_combout\,
	datab => \RAM_controller|Add11~12_combout\,
	datad => VCC,
	cin => \RAM_controller|Add12~3\,
	combout => \RAM_controller|Add12~4_combout\,
	cout => \RAM_controller|Add12~5\);

-- Location: LCCOMB_X14_Y14_N28
\RAM_controller|Add12~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add12~6_combout\ = (\RAM_controller|Add10~4_combout\ & ((\RAM_controller|Add11~14_combout\ & (\RAM_controller|Add12~5\ & VCC)) # (!\RAM_controller|Add11~14_combout\ & (!\RAM_controller|Add12~5\)))) # (!\RAM_controller|Add10~4_combout\ & 
-- ((\RAM_controller|Add11~14_combout\ & (!\RAM_controller|Add12~5\)) # (!\RAM_controller|Add11~14_combout\ & ((\RAM_controller|Add12~5\) # (GND)))))
-- \RAM_controller|Add12~7\ = CARRY((\RAM_controller|Add10~4_combout\ & (!\RAM_controller|Add11~14_combout\ & !\RAM_controller|Add12~5\)) # (!\RAM_controller|Add10~4_combout\ & ((!\RAM_controller|Add12~5\) # (!\RAM_controller|Add11~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add10~4_combout\,
	datab => \RAM_controller|Add11~14_combout\,
	datad => VCC,
	cin => \RAM_controller|Add12~5\,
	combout => \RAM_controller|Add12~6_combout\,
	cout => \RAM_controller|Add12~7\);

-- Location: LCCOMB_X14_Y14_N30
\RAM_controller|Add12~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add12~8_combout\ = \RAM_controller|Add11~16_combout\ $ (\RAM_controller|Add12~7\ $ (!\RAM_controller|Add10~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add11~16_combout\,
	datad => \RAM_controller|Add10~6_combout\,
	cin => \RAM_controller|Add12~7\,
	combout => \RAM_controller|Add12~8_combout\);

-- Location: LCCOMB_X15_Y16_N8
\RAM_controller|Add25~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add25~10_combout\ = (\RAM_controller|LessThan7~0_combout\ & (\RAM_controller|Add25~8_combout\)) # (!\RAM_controller|LessThan7~0_combout\ & ((\RAM_controller|Write_addressing~6_combout\ & ((\RAM_controller|Add12~8_combout\))) # 
-- (!\RAM_controller|Write_addressing~6_combout\ & (\RAM_controller|Add25~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan7~0_combout\,
	datab => \RAM_controller|Add25~8_combout\,
	datac => \RAM_controller|Add12~8_combout\,
	datad => \RAM_controller|Write_addressing~6_combout\,
	combout => \RAM_controller|Add25~10_combout\);

-- Location: LCCOMB_X15_Y16_N6
\RAM_controller|Add25~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add25~11_combout\ = (\RAM_controller|Write_addressing~6_combout\ & ((\RAM_controller|LessThan7~0_combout\ & (\RAM_controller|Add25~6_combout\)) # (!\RAM_controller|LessThan7~0_combout\ & ((\RAM_controller|Add12~6_combout\))))) # 
-- (!\RAM_controller|Write_addressing~6_combout\ & (((\RAM_controller|Add25~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Write_addressing~6_combout\,
	datab => \RAM_controller|LessThan7~0_combout\,
	datac => \RAM_controller|Add25~6_combout\,
	datad => \RAM_controller|Add12~6_combout\,
	combout => \RAM_controller|Add25~11_combout\);

-- Location: LCCOMB_X15_Y16_N0
\RAM_controller|Add25~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add25~12_combout\ = (\RAM_controller|Write_addressing~6_combout\ & ((\RAM_controller|LessThan7~0_combout\ & ((\RAM_controller|Add25~4_combout\))) # (!\RAM_controller|LessThan7~0_combout\ & (\RAM_controller|Add12~4_combout\)))) # 
-- (!\RAM_controller|Write_addressing~6_combout\ & (((\RAM_controller|Add25~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Write_addressing~6_combout\,
	datab => \RAM_controller|LessThan7~0_combout\,
	datac => \RAM_controller|Add12~4_combout\,
	datad => \RAM_controller|Add25~4_combout\,
	combout => \RAM_controller|Add25~12_combout\);

-- Location: LCCOMB_X15_Y16_N30
\RAM_controller|Add25~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add25~13_combout\ = (\RAM_controller|LessThan7~0_combout\ & (\RAM_controller|Add25~2_combout\)) # (!\RAM_controller|LessThan7~0_combout\ & ((\RAM_controller|Write_addressing~6_combout\ & ((\RAM_controller|Add12~2_combout\))) # 
-- (!\RAM_controller|Write_addressing~6_combout\ & (\RAM_controller|Add25~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add25~2_combout\,
	datab => \RAM_controller|LessThan7~0_combout\,
	datac => \RAM_controller|Write_addressing~6_combout\,
	datad => \RAM_controller|Add12~2_combout\,
	combout => \RAM_controller|Add25~13_combout\);

-- Location: LCCOMB_X15_Y16_N4
\RAM_controller|Add25~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add25~14_combout\ = (\RAM_controller|Write_addressing~6_combout\ & ((\RAM_controller|LessThan7~0_combout\ & ((\RAM_controller|Add25~0_combout\))) # (!\RAM_controller|LessThan7~0_combout\ & (\RAM_controller|Add12~0_combout\)))) # 
-- (!\RAM_controller|Write_addressing~6_combout\ & (((\RAM_controller|Add25~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Write_addressing~6_combout\,
	datab => \RAM_controller|LessThan7~0_combout\,
	datac => \RAM_controller|Add12~0_combout\,
	datad => \RAM_controller|Add25~0_combout\,
	combout => \RAM_controller|Add25~14_combout\);

-- Location: LCCOMB_X16_Y14_N0
\RAM_controller|Add13~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add13~0_combout\ = (\RAM_controller|LessThan7~0_combout\ & (((\RAM_controller|Add24~6_combout\)))) # (!\RAM_controller|LessThan7~0_combout\ & ((\RAM_controller|Write_addressing~6_combout\ & (\RAM_controller|Add11~6_combout\)) # 
-- (!\RAM_controller|Write_addressing~6_combout\ & ((\RAM_controller|Add24~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add11~6_combout\,
	datab => \RAM_controller|LessThan7~0_combout\,
	datac => \RAM_controller|Write_addressing~6_combout\,
	datad => \RAM_controller|Add24~6_combout\,
	combout => \RAM_controller|Add13~0_combout\);

-- Location: LCCOMB_X15_Y16_N28
\RAM_controller|Add13~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add13~1_combout\ = (\RAM_controller|Write_addressing~6_combout\ & ((\RAM_controller|LessThan7~0_combout\ & (\RAM_controller|Add24~4_combout\)) # (!\RAM_controller|LessThan7~0_combout\ & ((\RAM_controller|Add11~4_combout\))))) # 
-- (!\RAM_controller|Write_addressing~6_combout\ & (\RAM_controller|Add24~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Write_addressing~6_combout\,
	datab => \RAM_controller|Add24~4_combout\,
	datac => \RAM_controller|Add11~4_combout\,
	datad => \RAM_controller|LessThan7~0_combout\,
	combout => \RAM_controller|Add13~1_combout\);

-- Location: LCCOMB_X15_Y16_N2
\RAM_controller|Add13~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add13~2_combout\ = (\RAM_controller|Write_addressing~6_combout\ & ((\RAM_controller|LessThan7~0_combout\ & ((\RAM_controller|Add24~2_combout\))) # (!\RAM_controller|LessThan7~0_combout\ & (\RAM_controller|Add11~2_combout\)))) # 
-- (!\RAM_controller|Write_addressing~6_combout\ & (((\RAM_controller|Add24~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Write_addressing~6_combout\,
	datab => \RAM_controller|Add11~2_combout\,
	datac => \RAM_controller|Add24~2_combout\,
	datad => \RAM_controller|LessThan7~0_combout\,
	combout => \RAM_controller|Add13~2_combout\);

-- Location: LCCOMB_X15_Y16_N10
\RAM_controller|Add13~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add13~3_combout\ = (\RAM_controller|Add14~10_combout\ & (\RAM_controller|v_count_write_aux\(0) $ (VCC))) # (!\RAM_controller|Add14~10_combout\ & (\RAM_controller|v_count_write_aux\(0) & VCC))
-- \RAM_controller|Add13~4\ = CARRY((\RAM_controller|Add14~10_combout\ & \RAM_controller|v_count_write_aux\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add14~10_combout\,
	datab => \RAM_controller|v_count_write_aux\(0),
	datad => VCC,
	combout => \RAM_controller|Add13~3_combout\,
	cout => \RAM_controller|Add13~4\);

-- Location: LCCOMB_X15_Y16_N12
\RAM_controller|Add13~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add13~5_combout\ = (\RAM_controller|Add13~2_combout\ & ((\RAM_controller|Add14~12_combout\ & (\RAM_controller|Add13~4\ & VCC)) # (!\RAM_controller|Add14~12_combout\ & (!\RAM_controller|Add13~4\)))) # (!\RAM_controller|Add13~2_combout\ & 
-- ((\RAM_controller|Add14~12_combout\ & (!\RAM_controller|Add13~4\)) # (!\RAM_controller|Add14~12_combout\ & ((\RAM_controller|Add13~4\) # (GND)))))
-- \RAM_controller|Add13~6\ = CARRY((\RAM_controller|Add13~2_combout\ & (!\RAM_controller|Add14~12_combout\ & !\RAM_controller|Add13~4\)) # (!\RAM_controller|Add13~2_combout\ & ((!\RAM_controller|Add13~4\) # (!\RAM_controller|Add14~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add13~2_combout\,
	datab => \RAM_controller|Add14~12_combout\,
	datad => VCC,
	cin => \RAM_controller|Add13~4\,
	combout => \RAM_controller|Add13~5_combout\,
	cout => \RAM_controller|Add13~6\);

-- Location: LCCOMB_X15_Y16_N14
\RAM_controller|Add13~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add13~7_combout\ = ((\RAM_controller|Add14~14_combout\ $ (\RAM_controller|Add13~1_combout\ $ (!\RAM_controller|Add13~6\)))) # (GND)
-- \RAM_controller|Add13~8\ = CARRY((\RAM_controller|Add14~14_combout\ & ((\RAM_controller|Add13~1_combout\) # (!\RAM_controller|Add13~6\))) # (!\RAM_controller|Add14~14_combout\ & (\RAM_controller|Add13~1_combout\ & !\RAM_controller|Add13~6\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add14~14_combout\,
	datab => \RAM_controller|Add13~1_combout\,
	datad => VCC,
	cin => \RAM_controller|Add13~6\,
	combout => \RAM_controller|Add13~7_combout\,
	cout => \RAM_controller|Add13~8\);

-- Location: LCCOMB_X15_Y16_N16
\RAM_controller|Add13~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add13~9_combout\ = (\RAM_controller|Add14~16_combout\ & ((\RAM_controller|Add13~0_combout\ & (\RAM_controller|Add13~8\ & VCC)) # (!\RAM_controller|Add13~0_combout\ & (!\RAM_controller|Add13~8\)))) # (!\RAM_controller|Add14~16_combout\ & 
-- ((\RAM_controller|Add13~0_combout\ & (!\RAM_controller|Add13~8\)) # (!\RAM_controller|Add13~0_combout\ & ((\RAM_controller|Add13~8\) # (GND)))))
-- \RAM_controller|Add13~10\ = CARRY((\RAM_controller|Add14~16_combout\ & (!\RAM_controller|Add13~0_combout\ & !\RAM_controller|Add13~8\)) # (!\RAM_controller|Add14~16_combout\ & ((!\RAM_controller|Add13~8\) # (!\RAM_controller|Add13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add14~16_combout\,
	datab => \RAM_controller|Add13~0_combout\,
	datad => VCC,
	cin => \RAM_controller|Add13~8\,
	combout => \RAM_controller|Add13~9_combout\,
	cout => \RAM_controller|Add13~10\);

-- Location: LCCOMB_X15_Y16_N18
\RAM_controller|Add13~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add13~11_combout\ = ((\RAM_controller|Add14~18_combout\ $ (\RAM_controller|Add25~14_combout\ $ (!\RAM_controller|Add13~10\)))) # (GND)
-- \RAM_controller|Add13~12\ = CARRY((\RAM_controller|Add14~18_combout\ & ((\RAM_controller|Add25~14_combout\) # (!\RAM_controller|Add13~10\))) # (!\RAM_controller|Add14~18_combout\ & (\RAM_controller|Add25~14_combout\ & !\RAM_controller|Add13~10\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add14~18_combout\,
	datab => \RAM_controller|Add25~14_combout\,
	datad => VCC,
	cin => \RAM_controller|Add13~10\,
	combout => \RAM_controller|Add13~11_combout\,
	cout => \RAM_controller|Add13~12\);

-- Location: LCCOMB_X15_Y16_N20
\RAM_controller|Add13~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add13~13_combout\ = (\RAM_controller|Add25~13_combout\ & (!\RAM_controller|Add13~12\)) # (!\RAM_controller|Add25~13_combout\ & ((\RAM_controller|Add13~12\) # (GND)))
-- \RAM_controller|Add13~14\ = CARRY((!\RAM_controller|Add13~12\) # (!\RAM_controller|Add25~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add25~13_combout\,
	datad => VCC,
	cin => \RAM_controller|Add13~12\,
	combout => \RAM_controller|Add13~13_combout\,
	cout => \RAM_controller|Add13~14\);

-- Location: LCCOMB_X15_Y16_N22
\RAM_controller|Add13~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add13~15_combout\ = (\RAM_controller|Add25~12_combout\ & (\RAM_controller|Add13~14\ $ (GND))) # (!\RAM_controller|Add25~12_combout\ & (!\RAM_controller|Add13~14\ & VCC))
-- \RAM_controller|Add13~16\ = CARRY((\RAM_controller|Add25~12_combout\ & !\RAM_controller|Add13~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add25~12_combout\,
	datad => VCC,
	cin => \RAM_controller|Add13~14\,
	combout => \RAM_controller|Add13~15_combout\,
	cout => \RAM_controller|Add13~16\);

-- Location: LCCOMB_X15_Y16_N24
\RAM_controller|Add13~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add13~17_combout\ = (\RAM_controller|Add25~11_combout\ & (!\RAM_controller|Add13~16\)) # (!\RAM_controller|Add25~11_combout\ & ((\RAM_controller|Add13~16\) # (GND)))
-- \RAM_controller|Add13~18\ = CARRY((!\RAM_controller|Add13~16\) # (!\RAM_controller|Add25~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add25~11_combout\,
	datad => VCC,
	cin => \RAM_controller|Add13~16\,
	combout => \RAM_controller|Add13~17_combout\,
	cout => \RAM_controller|Add13~18\);

-- Location: LCCOMB_X15_Y16_N26
\RAM_controller|Add13~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add13~19_combout\ = \RAM_controller|Add13~18\ $ (!\RAM_controller|Add25~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \RAM_controller|Add25~10_combout\,
	cin => \RAM_controller|Add13~18\,
	combout => \RAM_controller|Add13~19_combout\);

-- Location: LCCOMB_X16_Y16_N12
\RAM_controller|Add13~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add13~21_combout\ = (\RAM_controller|Add13~19_combout\ & ((!\RAM_controller|writeEna_32~0_combout\) # (!\RAM_controller|LessThan7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan7~0_combout\,
	datac => \RAM_controller|Add13~19_combout\,
	datad => \RAM_controller|writeEna_32~0_combout\,
	combout => \RAM_controller|Add13~21_combout\);

-- Location: LCCOMB_X16_Y16_N28
\RAM_controller|writeDir_8[13]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_8\(13) = (!\RAM_controller|Write_addressing~4_combout\ & ((GLOBAL(\RAM_controller|writeDir_8[13]~1clkctrl_outclk\) & ((\RAM_controller|Add13~21_combout\))) # (!GLOBAL(\RAM_controller|writeDir_8[13]~1clkctrl_outclk\) & 
-- (\RAM_controller|writeDir_8\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Write_addressing~4_combout\,
	datab => \RAM_controller|writeDir_8\(13),
	datac => \RAM_controller|writeDir_8[13]~1clkctrl_outclk\,
	datad => \RAM_controller|Add13~21_combout\,
	combout => \RAM_controller|writeDir_8\(13));

-- Location: LCCOMB_X16_Y16_N0
\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|decode2|eq_node[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|decode2|eq_node\(1) = (\RAM_controller|writeEna_8~1_combout\ & \RAM_controller|writeDir_8\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|writeEna_8~1_combout\,
	datad => \RAM_controller|writeDir_8\(13),
	combout => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|decode2|eq_node\(1));

-- Location: LCCOMB_X14_Y22_N18
\RAM_controller|LessThan16~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|LessThan16~0_combout\ = (\RAM_controller|LessThan14~0_combout\ & ((\VGA_controller|Vcount\(5)) # ((\VGA_controller|Vcount\(4) & \RAM_controller|LessThan20~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(4),
	datab => \VGA_controller|Vcount\(5),
	datac => \RAM_controller|LessThan20~2_combout\,
	datad => \RAM_controller|LessThan14~0_combout\,
	combout => \RAM_controller|LessThan16~0_combout\);

-- Location: LCCOMB_X12_Y20_N24
\RAM_controller|readEna_8~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readEna_8~0_combout\ = (\VGA_controller|Vcount\(8) & (((!\RAM_controller|LessThan16~0_combout\ & \RAM_controller|readEna_16~0_combout\)))) # (!\VGA_controller|Vcount\(8) & (\RAM_controller|LessThan21~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan21~2_combout\,
	datab => \RAM_controller|LessThan16~0_combout\,
	datac => \VGA_controller|Vcount\(8),
	datad => \RAM_controller|readEna_16~0_combout\,
	combout => \RAM_controller|readEna_8~0_combout\);

-- Location: LCCOMB_X12_Y20_N22
\RAM_controller|readEna_8~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readEna_8~1_combout\ = (\RAM_controller|LessThan20~1_combout\ & (\RAM_controller|readEna_8~0_combout\ & \RAM_controller|ReadEna~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan20~1_combout\,
	datac => \RAM_controller|readEna_8~0_combout\,
	datad => \RAM_controller|ReadEna~3_combout\,
	combout => \RAM_controller|readEna_8~1_combout\);

-- Location: FF_X12_Y20_N23
\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|rden_b_store\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \RAM_controller|readEna_8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|rden_b_store~q\);

-- Location: LCCOMB_X15_Y18_N14
\RAM_controller|Add36~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add36~0_combout\ = \VGA_controller|Vcount\(1) $ (VCC)
-- \RAM_controller|Add36~1\ = CARRY(\VGA_controller|Vcount\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(1),
	datad => VCC,
	combout => \RAM_controller|Add36~0_combout\,
	cout => \RAM_controller|Add36~1\);

-- Location: LCCOMB_X15_Y18_N16
\RAM_controller|Add36~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add36~2_combout\ = (\VGA_controller|Vcount\(2) & (!\RAM_controller|Add36~1\)) # (!\VGA_controller|Vcount\(2) & ((\RAM_controller|Add36~1\) # (GND)))
-- \RAM_controller|Add36~3\ = CARRY((!\RAM_controller|Add36~1\) # (!\VGA_controller|Vcount\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(2),
	datad => VCC,
	cin => \RAM_controller|Add36~1\,
	combout => \RAM_controller|Add36~2_combout\,
	cout => \RAM_controller|Add36~3\);

-- Location: LCCOMB_X15_Y18_N18
\RAM_controller|Add36~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add36~4_combout\ = (\VGA_controller|Vcount\(3) & (\RAM_controller|Add36~3\ $ (GND))) # (!\VGA_controller|Vcount\(3) & (!\RAM_controller|Add36~3\ & VCC))
-- \RAM_controller|Add36~5\ = CARRY((\VGA_controller|Vcount\(3) & !\RAM_controller|Add36~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(3),
	datad => VCC,
	cin => \RAM_controller|Add36~3\,
	combout => \RAM_controller|Add36~4_combout\,
	cout => \RAM_controller|Add36~5\);

-- Location: LCCOMB_X15_Y18_N20
\RAM_controller|Add36~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add36~6_combout\ = (\VGA_controller|Vcount\(4) & (\RAM_controller|Add36~5\ & VCC)) # (!\VGA_controller|Vcount\(4) & (!\RAM_controller|Add36~5\))
-- \RAM_controller|Add36~7\ = CARRY((!\VGA_controller|Vcount\(4) & !\RAM_controller|Add36~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(4),
	datad => VCC,
	cin => \RAM_controller|Add36~5\,
	combout => \RAM_controller|Add36~6_combout\,
	cout => \RAM_controller|Add36~7\);

-- Location: LCCOMB_X15_Y18_N22
\RAM_controller|Add36~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add36~8_combout\ = (\VGA_controller|Vcount\(5) & ((GND) # (!\RAM_controller|Add36~7\))) # (!\VGA_controller|Vcount\(5) & (\RAM_controller|Add36~7\ $ (GND)))
-- \RAM_controller|Add36~9\ = CARRY((\VGA_controller|Vcount\(5)) # (!\RAM_controller|Add36~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(5),
	datad => VCC,
	cin => \RAM_controller|Add36~7\,
	combout => \RAM_controller|Add36~8_combout\,
	cout => \RAM_controller|Add36~9\);

-- Location: LCCOMB_X15_Y18_N24
\RAM_controller|Add36~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add36~10_combout\ = (\VGA_controller|Vcount\(6) & (!\RAM_controller|Add36~9\)) # (!\VGA_controller|Vcount\(6) & ((\RAM_controller|Add36~9\) # (GND)))
-- \RAM_controller|Add36~11\ = CARRY((!\RAM_controller|Add36~9\) # (!\VGA_controller|Vcount\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(6),
	datad => VCC,
	cin => \RAM_controller|Add36~9\,
	combout => \RAM_controller|Add36~10_combout\,
	cout => \RAM_controller|Add36~11\);

-- Location: LCCOMB_X15_Y18_N26
\RAM_controller|Add36~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add36~12_combout\ = (\VGA_controller|Vcount\(7) & (\RAM_controller|Add36~11\ $ (GND))) # (!\VGA_controller|Vcount\(7) & (!\RAM_controller|Add36~11\ & VCC))
-- \RAM_controller|Add36~13\ = CARRY((\VGA_controller|Vcount\(7) & !\RAM_controller|Add36~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(7),
	datad => VCC,
	cin => \RAM_controller|Add36~11\,
	combout => \RAM_controller|Add36~12_combout\,
	cout => \RAM_controller|Add36~13\);

-- Location: LCCOMB_X15_Y18_N28
\RAM_controller|Add36~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add36~14_combout\ = \VGA_controller|Vcount\(8) $ (!\RAM_controller|Add36~13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(8),
	cin => \RAM_controller|Add36~13\,
	combout => \RAM_controller|Add36~14_combout\);

-- Location: LCCOMB_X14_Y18_N14
\RAM_controller|Add37~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add37~1_cout\ = CARRY(!\VGA_controller|Vcount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datad => VCC,
	cout => \RAM_controller|Add37~1_cout\);

-- Location: LCCOMB_X14_Y18_N16
\RAM_controller|Add37~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add37~2_combout\ = (\RAM_controller|Add36~0_combout\ & ((\RAM_controller|Add37~1_cout\) # (GND))) # (!\RAM_controller|Add36~0_combout\ & (!\RAM_controller|Add37~1_cout\))
-- \RAM_controller|Add37~3\ = CARRY((\RAM_controller|Add36~0_combout\) # (!\RAM_controller|Add37~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add36~0_combout\,
	datad => VCC,
	cin => \RAM_controller|Add37~1_cout\,
	combout => \RAM_controller|Add37~2_combout\,
	cout => \RAM_controller|Add37~3\);

-- Location: LCCOMB_X14_Y18_N18
\RAM_controller|Add37~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add37~4_combout\ = (\RAM_controller|Add36~2_combout\ & (!\RAM_controller|Add37~3\ & VCC)) # (!\RAM_controller|Add36~2_combout\ & (\RAM_controller|Add37~3\ $ (GND)))
-- \RAM_controller|Add37~5\ = CARRY((!\RAM_controller|Add36~2_combout\ & !\RAM_controller|Add37~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add36~2_combout\,
	datad => VCC,
	cin => \RAM_controller|Add37~3\,
	combout => \RAM_controller|Add37~4_combout\,
	cout => \RAM_controller|Add37~5\);

-- Location: LCCOMB_X14_Y18_N20
\RAM_controller|Add37~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add37~6_combout\ = (\RAM_controller|Add36~4_combout\ & ((\RAM_controller|Add37~5\) # (GND))) # (!\RAM_controller|Add36~4_combout\ & (!\RAM_controller|Add37~5\))
-- \RAM_controller|Add37~7\ = CARRY((\RAM_controller|Add36~4_combout\) # (!\RAM_controller|Add37~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add36~4_combout\,
	datad => VCC,
	cin => \RAM_controller|Add37~5\,
	combout => \RAM_controller|Add37~6_combout\,
	cout => \RAM_controller|Add37~7\);

-- Location: LCCOMB_X14_Y18_N22
\RAM_controller|Add37~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add37~8_combout\ = (\RAM_controller|Add36~6_combout\ & (!\RAM_controller|Add37~7\ & VCC)) # (!\RAM_controller|Add36~6_combout\ & (\RAM_controller|Add37~7\ $ (GND)))
-- \RAM_controller|Add37~9\ = CARRY((!\RAM_controller|Add36~6_combout\ & !\RAM_controller|Add37~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add36~6_combout\,
	datad => VCC,
	cin => \RAM_controller|Add37~7\,
	combout => \RAM_controller|Add37~8_combout\,
	cout => \RAM_controller|Add37~9\);

-- Location: LCCOMB_X14_Y18_N24
\RAM_controller|Add37~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add37~10_combout\ = (\RAM_controller|Add36~8_combout\ & ((\RAM_controller|Add37~9\) # (GND))) # (!\RAM_controller|Add36~8_combout\ & (!\RAM_controller|Add37~9\))
-- \RAM_controller|Add37~11\ = CARRY((\RAM_controller|Add36~8_combout\) # (!\RAM_controller|Add37~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add36~8_combout\,
	datad => VCC,
	cin => \RAM_controller|Add37~9\,
	combout => \RAM_controller|Add37~10_combout\,
	cout => \RAM_controller|Add37~11\);

-- Location: LCCOMB_X14_Y18_N26
\RAM_controller|Add37~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add37~12_combout\ = (\RAM_controller|Add36~10_combout\ & (!\RAM_controller|Add37~11\ & VCC)) # (!\RAM_controller|Add36~10_combout\ & (\RAM_controller|Add37~11\ $ (GND)))
-- \RAM_controller|Add37~13\ = CARRY((!\RAM_controller|Add36~10_combout\ & !\RAM_controller|Add37~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add36~10_combout\,
	datad => VCC,
	cin => \RAM_controller|Add37~11\,
	combout => \RAM_controller|Add37~12_combout\,
	cout => \RAM_controller|Add37~13\);

-- Location: LCCOMB_X14_Y18_N28
\RAM_controller|Add37~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add37~14_combout\ = (\RAM_controller|Add36~12_combout\ & ((\RAM_controller|Add37~13\) # (GND))) # (!\RAM_controller|Add36~12_combout\ & (!\RAM_controller|Add37~13\))
-- \RAM_controller|Add37~15\ = CARRY((\RAM_controller|Add36~12_combout\) # (!\RAM_controller|Add37~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add36~12_combout\,
	datad => VCC,
	cin => \RAM_controller|Add37~13\,
	combout => \RAM_controller|Add37~14_combout\,
	cout => \RAM_controller|Add37~15\);

-- Location: LCCOMB_X14_Y18_N30
\RAM_controller|Add37~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add37~16_combout\ = \RAM_controller|Add37~15\ $ (\RAM_controller|Add36~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \RAM_controller|Add36~14_combout\,
	cin => \RAM_controller|Add37~15\,
	combout => \RAM_controller|Add37~16_combout\);

-- Location: LCCOMB_X14_Y18_N2
\RAM_controller|Add38~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add38~0_combout\ = (\RAM_controller|Add37~8_combout\ & (\VGA_controller|Vcount\(0) $ (VCC))) # (!\RAM_controller|Add37~8_combout\ & (\VGA_controller|Vcount\(0) & VCC))
-- \RAM_controller|Add38~1\ = CARRY((\RAM_controller|Add37~8_combout\ & \VGA_controller|Vcount\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add37~8_combout\,
	datab => \VGA_controller|Vcount\(0),
	datad => VCC,
	combout => \RAM_controller|Add38~0_combout\,
	cout => \RAM_controller|Add38~1\);

-- Location: LCCOMB_X14_Y18_N4
\RAM_controller|Add38~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add38~2_combout\ = (\RAM_controller|Add36~0_combout\ & ((\RAM_controller|Add37~10_combout\ & (\RAM_controller|Add38~1\ & VCC)) # (!\RAM_controller|Add37~10_combout\ & (!\RAM_controller|Add38~1\)))) # (!\RAM_controller|Add36~0_combout\ & 
-- ((\RAM_controller|Add37~10_combout\ & (!\RAM_controller|Add38~1\)) # (!\RAM_controller|Add37~10_combout\ & ((\RAM_controller|Add38~1\) # (GND)))))
-- \RAM_controller|Add38~3\ = CARRY((\RAM_controller|Add36~0_combout\ & (!\RAM_controller|Add37~10_combout\ & !\RAM_controller|Add38~1\)) # (!\RAM_controller|Add36~0_combout\ & ((!\RAM_controller|Add38~1\) # (!\RAM_controller|Add37~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add36~0_combout\,
	datab => \RAM_controller|Add37~10_combout\,
	datad => VCC,
	cin => \RAM_controller|Add38~1\,
	combout => \RAM_controller|Add38~2_combout\,
	cout => \RAM_controller|Add38~3\);

-- Location: LCCOMB_X14_Y18_N6
\RAM_controller|Add38~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add38~4_combout\ = ((\RAM_controller|Add36~2_combout\ $ (\RAM_controller|Add37~12_combout\ $ (!\RAM_controller|Add38~3\)))) # (GND)
-- \RAM_controller|Add38~5\ = CARRY((\RAM_controller|Add36~2_combout\ & ((\RAM_controller|Add37~12_combout\) # (!\RAM_controller|Add38~3\))) # (!\RAM_controller|Add36~2_combout\ & (\RAM_controller|Add37~12_combout\ & !\RAM_controller|Add38~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add36~2_combout\,
	datab => \RAM_controller|Add37~12_combout\,
	datad => VCC,
	cin => \RAM_controller|Add38~3\,
	combout => \RAM_controller|Add38~4_combout\,
	cout => \RAM_controller|Add38~5\);

-- Location: LCCOMB_X14_Y18_N8
\RAM_controller|Add38~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add38~6_combout\ = (\RAM_controller|Add37~14_combout\ & ((\RAM_controller|Add36~4_combout\ & (\RAM_controller|Add38~5\ & VCC)) # (!\RAM_controller|Add36~4_combout\ & (!\RAM_controller|Add38~5\)))) # (!\RAM_controller|Add37~14_combout\ & 
-- ((\RAM_controller|Add36~4_combout\ & (!\RAM_controller|Add38~5\)) # (!\RAM_controller|Add36~4_combout\ & ((\RAM_controller|Add38~5\) # (GND)))))
-- \RAM_controller|Add38~7\ = CARRY((\RAM_controller|Add37~14_combout\ & (!\RAM_controller|Add36~4_combout\ & !\RAM_controller|Add38~5\)) # (!\RAM_controller|Add37~14_combout\ & ((!\RAM_controller|Add38~5\) # (!\RAM_controller|Add36~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add37~14_combout\,
	datab => \RAM_controller|Add36~4_combout\,
	datad => VCC,
	cin => \RAM_controller|Add38~5\,
	combout => \RAM_controller|Add38~6_combout\,
	cout => \RAM_controller|Add38~7\);

-- Location: LCCOMB_X14_Y18_N10
\RAM_controller|Add38~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add38~8_combout\ = \RAM_controller|Add36~6_combout\ $ (\RAM_controller|Add37~16_combout\ $ (!\RAM_controller|Add38~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add36~6_combout\,
	datab => \RAM_controller|Add37~16_combout\,
	cin => \RAM_controller|Add38~7\,
	combout => \RAM_controller|Add38~8_combout\);

-- Location: LCCOMB_X16_Y22_N18
\RAM_controller|Add49~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add49~0_combout\ = \VGA_controller|Vcount\(2) $ (VCC)
-- \RAM_controller|Add49~1\ = CARRY(\VGA_controller|Vcount\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(2),
	datad => VCC,
	combout => \RAM_controller|Add49~0_combout\,
	cout => \RAM_controller|Add49~1\);

-- Location: LCCOMB_X16_Y22_N20
\RAM_controller|Add49~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add49~2_combout\ = (\VGA_controller|Vcount\(3) & (!\RAM_controller|Add49~1\)) # (!\VGA_controller|Vcount\(3) & ((\RAM_controller|Add49~1\) # (GND)))
-- \RAM_controller|Add49~3\ = CARRY((!\RAM_controller|Add49~1\) # (!\VGA_controller|Vcount\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(3),
	datad => VCC,
	cin => \RAM_controller|Add49~1\,
	combout => \RAM_controller|Add49~2_combout\,
	cout => \RAM_controller|Add49~3\);

-- Location: LCCOMB_X16_Y22_N22
\RAM_controller|Add49~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add49~4_combout\ = (\VGA_controller|Vcount\(4) & (\RAM_controller|Add49~3\ $ (GND))) # (!\VGA_controller|Vcount\(4) & (!\RAM_controller|Add49~3\ & VCC))
-- \RAM_controller|Add49~5\ = CARRY((\VGA_controller|Vcount\(4) & !\RAM_controller|Add49~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(4),
	datad => VCC,
	cin => \RAM_controller|Add49~3\,
	combout => \RAM_controller|Add49~4_combout\,
	cout => \RAM_controller|Add49~5\);

-- Location: LCCOMB_X16_Y22_N24
\RAM_controller|Add49~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add49~6_combout\ = (\VGA_controller|Vcount\(5) & (!\RAM_controller|Add49~5\)) # (!\VGA_controller|Vcount\(5) & ((\RAM_controller|Add49~5\) # (GND)))
-- \RAM_controller|Add49~7\ = CARRY((!\RAM_controller|Add49~5\) # (!\VGA_controller|Vcount\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(5),
	datad => VCC,
	cin => \RAM_controller|Add49~5\,
	combout => \RAM_controller|Add49~6_combout\,
	cout => \RAM_controller|Add49~7\);

-- Location: LCCOMB_X16_Y22_N26
\RAM_controller|Add49~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add49~8_combout\ = (\VGA_controller|Vcount\(6) & ((GND) # (!\RAM_controller|Add49~7\))) # (!\VGA_controller|Vcount\(6) & (\RAM_controller|Add49~7\ $ (GND)))
-- \RAM_controller|Add49~9\ = CARRY((\VGA_controller|Vcount\(6)) # (!\RAM_controller|Add49~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(6),
	datad => VCC,
	cin => \RAM_controller|Add49~7\,
	combout => \RAM_controller|Add49~8_combout\,
	cout => \RAM_controller|Add49~9\);

-- Location: LCCOMB_X16_Y22_N28
\RAM_controller|Add49~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add49~10_combout\ = (\VGA_controller|Vcount\(7) & (!\RAM_controller|Add49~9\)) # (!\VGA_controller|Vcount\(7) & ((\RAM_controller|Add49~9\) # (GND)))
-- \RAM_controller|Add49~11\ = CARRY((!\RAM_controller|Add49~9\) # (!\VGA_controller|Vcount\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(7),
	datad => VCC,
	cin => \RAM_controller|Add49~9\,
	combout => \RAM_controller|Add49~10_combout\,
	cout => \RAM_controller|Add49~11\);

-- Location: LCCOMB_X16_Y22_N30
\RAM_controller|Add49~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add49~12_combout\ = \VGA_controller|Vcount\(8) $ (!\RAM_controller|Add49~11\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(8),
	cin => \RAM_controller|Add49~11\,
	combout => \RAM_controller|Add49~12_combout\);

-- Location: LCCOMB_X12_Y18_N2
\RAM_controller|Add50~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add50~1_cout\ = CARRY(!\VGA_controller|Vcount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(0),
	datad => VCC,
	cout => \RAM_controller|Add50~1_cout\);

-- Location: LCCOMB_X12_Y18_N4
\RAM_controller|Add50~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add50~2_combout\ = (\VGA_controller|Vcount\(1) & ((\RAM_controller|Add50~1_cout\) # (GND))) # (!\VGA_controller|Vcount\(1) & (!\RAM_controller|Add50~1_cout\))
-- \RAM_controller|Add50~3\ = CARRY((\VGA_controller|Vcount\(1)) # (!\RAM_controller|Add50~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(1),
	datad => VCC,
	cin => \RAM_controller|Add50~1_cout\,
	combout => \RAM_controller|Add50~2_combout\,
	cout => \RAM_controller|Add50~3\);

-- Location: LCCOMB_X12_Y18_N6
\RAM_controller|Add50~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add50~4_combout\ = (\RAM_controller|Add49~0_combout\ & (!\RAM_controller|Add50~3\ & VCC)) # (!\RAM_controller|Add49~0_combout\ & (\RAM_controller|Add50~3\ $ (GND)))
-- \RAM_controller|Add50~5\ = CARRY((!\RAM_controller|Add49~0_combout\ & !\RAM_controller|Add50~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add49~0_combout\,
	datad => VCC,
	cin => \RAM_controller|Add50~3\,
	combout => \RAM_controller|Add50~4_combout\,
	cout => \RAM_controller|Add50~5\);

-- Location: LCCOMB_X12_Y18_N8
\RAM_controller|Add50~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add50~6_combout\ = (\RAM_controller|Add49~2_combout\ & ((\RAM_controller|Add50~5\) # (GND))) # (!\RAM_controller|Add49~2_combout\ & (!\RAM_controller|Add50~5\))
-- \RAM_controller|Add50~7\ = CARRY((\RAM_controller|Add49~2_combout\) # (!\RAM_controller|Add50~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add49~2_combout\,
	datad => VCC,
	cin => \RAM_controller|Add50~5\,
	combout => \RAM_controller|Add50~6_combout\,
	cout => \RAM_controller|Add50~7\);

-- Location: LCCOMB_X12_Y18_N10
\RAM_controller|Add50~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add50~8_combout\ = (\RAM_controller|Add49~4_combout\ & (!\RAM_controller|Add50~7\ & VCC)) # (!\RAM_controller|Add49~4_combout\ & (\RAM_controller|Add50~7\ $ (GND)))
-- \RAM_controller|Add50~9\ = CARRY((!\RAM_controller|Add49~4_combout\ & !\RAM_controller|Add50~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add49~4_combout\,
	datad => VCC,
	cin => \RAM_controller|Add50~7\,
	combout => \RAM_controller|Add50~8_combout\,
	cout => \RAM_controller|Add50~9\);

-- Location: LCCOMB_X12_Y18_N12
\RAM_controller|Add50~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add50~10_combout\ = (\RAM_controller|Add49~6_combout\ & ((\RAM_controller|Add50~9\) # (GND))) # (!\RAM_controller|Add49~6_combout\ & (!\RAM_controller|Add50~9\))
-- \RAM_controller|Add50~11\ = CARRY((\RAM_controller|Add49~6_combout\) # (!\RAM_controller|Add50~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add49~6_combout\,
	datad => VCC,
	cin => \RAM_controller|Add50~9\,
	combout => \RAM_controller|Add50~10_combout\,
	cout => \RAM_controller|Add50~11\);

-- Location: LCCOMB_X12_Y18_N14
\RAM_controller|Add50~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add50~12_combout\ = (\RAM_controller|Add49~8_combout\ & (!\RAM_controller|Add50~11\ & VCC)) # (!\RAM_controller|Add49~8_combout\ & (\RAM_controller|Add50~11\ $ (GND)))
-- \RAM_controller|Add50~13\ = CARRY((!\RAM_controller|Add49~8_combout\ & !\RAM_controller|Add50~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add49~8_combout\,
	datad => VCC,
	cin => \RAM_controller|Add50~11\,
	combout => \RAM_controller|Add50~12_combout\,
	cout => \RAM_controller|Add50~13\);

-- Location: LCCOMB_X12_Y18_N16
\RAM_controller|Add50~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add50~14_combout\ = (\RAM_controller|Add49~10_combout\ & ((\RAM_controller|Add50~13\) # (GND))) # (!\RAM_controller|Add49~10_combout\ & (!\RAM_controller|Add50~13\))
-- \RAM_controller|Add50~15\ = CARRY((\RAM_controller|Add49~10_combout\) # (!\RAM_controller|Add50~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add49~10_combout\,
	datad => VCC,
	cin => \RAM_controller|Add50~13\,
	combout => \RAM_controller|Add50~14_combout\,
	cout => \RAM_controller|Add50~15\);

-- Location: LCCOMB_X12_Y18_N18
\RAM_controller|Add50~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add50~16_combout\ = \RAM_controller|Add49~12_combout\ $ (\RAM_controller|Add50~15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add49~12_combout\,
	cin => \RAM_controller|Add50~15\,
	combout => \RAM_controller|Add50~16_combout\);

-- Location: LCCOMB_X12_Y18_N20
\RAM_controller|Add51~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add51~0_combout\ = (\VGA_controller|Vcount\(0) & (\RAM_controller|Add50~8_combout\ $ (VCC))) # (!\VGA_controller|Vcount\(0) & (\RAM_controller|Add50~8_combout\ & VCC))
-- \RAM_controller|Add51~1\ = CARRY((\VGA_controller|Vcount\(0) & \RAM_controller|Add50~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datab => \RAM_controller|Add50~8_combout\,
	datad => VCC,
	combout => \RAM_controller|Add51~0_combout\,
	cout => \RAM_controller|Add51~1\);

-- Location: LCCOMB_X12_Y18_N22
\RAM_controller|Add51~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add51~2_combout\ = (\RAM_controller|Add50~10_combout\ & ((\VGA_controller|Vcount\(1) & (\RAM_controller|Add51~1\ & VCC)) # (!\VGA_controller|Vcount\(1) & (!\RAM_controller|Add51~1\)))) # (!\RAM_controller|Add50~10_combout\ & 
-- ((\VGA_controller|Vcount\(1) & (!\RAM_controller|Add51~1\)) # (!\VGA_controller|Vcount\(1) & ((\RAM_controller|Add51~1\) # (GND)))))
-- \RAM_controller|Add51~3\ = CARRY((\RAM_controller|Add50~10_combout\ & (!\VGA_controller|Vcount\(1) & !\RAM_controller|Add51~1\)) # (!\RAM_controller|Add50~10_combout\ & ((!\RAM_controller|Add51~1\) # (!\VGA_controller|Vcount\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add50~10_combout\,
	datab => \VGA_controller|Vcount\(1),
	datad => VCC,
	cin => \RAM_controller|Add51~1\,
	combout => \RAM_controller|Add51~2_combout\,
	cout => \RAM_controller|Add51~3\);

-- Location: LCCOMB_X12_Y18_N24
\RAM_controller|Add51~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add51~4_combout\ = ((\RAM_controller|Add49~0_combout\ $ (\RAM_controller|Add50~12_combout\ $ (!\RAM_controller|Add51~3\)))) # (GND)
-- \RAM_controller|Add51~5\ = CARRY((\RAM_controller|Add49~0_combout\ & ((\RAM_controller|Add50~12_combout\) # (!\RAM_controller|Add51~3\))) # (!\RAM_controller|Add49~0_combout\ & (\RAM_controller|Add50~12_combout\ & !\RAM_controller|Add51~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add49~0_combout\,
	datab => \RAM_controller|Add50~12_combout\,
	datad => VCC,
	cin => \RAM_controller|Add51~3\,
	combout => \RAM_controller|Add51~4_combout\,
	cout => \RAM_controller|Add51~5\);

-- Location: LCCOMB_X12_Y18_N26
\RAM_controller|Add51~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add51~6_combout\ = (\RAM_controller|Add50~14_combout\ & ((\RAM_controller|Add49~2_combout\ & (\RAM_controller|Add51~5\ & VCC)) # (!\RAM_controller|Add49~2_combout\ & (!\RAM_controller|Add51~5\)))) # (!\RAM_controller|Add50~14_combout\ & 
-- ((\RAM_controller|Add49~2_combout\ & (!\RAM_controller|Add51~5\)) # (!\RAM_controller|Add49~2_combout\ & ((\RAM_controller|Add51~5\) # (GND)))))
-- \RAM_controller|Add51~7\ = CARRY((\RAM_controller|Add50~14_combout\ & (!\RAM_controller|Add49~2_combout\ & !\RAM_controller|Add51~5\)) # (!\RAM_controller|Add50~14_combout\ & ((!\RAM_controller|Add51~5\) # (!\RAM_controller|Add49~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add50~14_combout\,
	datab => \RAM_controller|Add49~2_combout\,
	datad => VCC,
	cin => \RAM_controller|Add51~5\,
	combout => \RAM_controller|Add51~6_combout\,
	cout => \RAM_controller|Add51~7\);

-- Location: LCCOMB_X12_Y18_N28
\RAM_controller|Add51~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add51~8_combout\ = \RAM_controller|Add50~16_combout\ $ (\RAM_controller|Add49~4_combout\ $ (!\RAM_controller|Add51~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add50~16_combout\,
	datab => \RAM_controller|Add49~4_combout\,
	cin => \RAM_controller|Add51~7\,
	combout => \RAM_controller|Add51~8_combout\);

-- Location: LCCOMB_X11_Y18_N10
\RAM_controller|read_addressing~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|read_addressing~4_combout\ = (!\VGA_controller|Vcount\(9) & (!\RAM_controller|LessThan21~1_combout\ & \RAM_controller|ReadEna~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(9),
	datac => \RAM_controller|LessThan21~1_combout\,
	datad => \RAM_controller|ReadEna~3_combout\,
	combout => \RAM_controller|read_addressing~4_combout\);

-- Location: LCCOMB_X12_Y18_N0
\RAM_controller|Add51~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add51~10_combout\ = (\RAM_controller|read_addressing~4_combout\ & (\RAM_controller|Add38~8_combout\)) # (!\RAM_controller|read_addressing~4_combout\ & ((\RAM_controller|Add51~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add38~8_combout\,
	datab => \RAM_controller|Add51~8_combout\,
	datad => \RAM_controller|read_addressing~4_combout\,
	combout => \RAM_controller|Add51~10_combout\);

-- Location: LCCOMB_X11_Y18_N30
\RAM_controller|Add51~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add51~11_combout\ = (\RAM_controller|read_addressing~4_combout\ & (\RAM_controller|Add38~6_combout\)) # (!\RAM_controller|read_addressing~4_combout\ & ((\RAM_controller|Add51~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|read_addressing~4_combout\,
	datac => \RAM_controller|Add38~6_combout\,
	datad => \RAM_controller|Add51~6_combout\,
	combout => \RAM_controller|Add51~11_combout\);

-- Location: LCCOMB_X12_Y18_N30
\RAM_controller|Add51~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add51~12_combout\ = (\RAM_controller|read_addressing~4_combout\ & ((\RAM_controller|Add38~4_combout\))) # (!\RAM_controller|read_addressing~4_combout\ & (\RAM_controller|Add51~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|read_addressing~4_combout\,
	datab => \RAM_controller|Add51~4_combout\,
	datac => \RAM_controller|Add38~4_combout\,
	combout => \RAM_controller|Add51~12_combout\);

-- Location: LCCOMB_X11_Y18_N4
\RAM_controller|Add51~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add51~13_combout\ = (\RAM_controller|read_addressing~4_combout\ & (\RAM_controller|Add38~2_combout\)) # (!\RAM_controller|read_addressing~4_combout\ & ((\RAM_controller|Add51~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|read_addressing~4_combout\,
	datac => \RAM_controller|Add38~2_combout\,
	datad => \RAM_controller|Add51~2_combout\,
	combout => \RAM_controller|Add51~13_combout\);

-- Location: LCCOMB_X11_Y18_N8
\RAM_controller|Add51~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add51~14_combout\ = (\RAM_controller|read_addressing~4_combout\ & ((\RAM_controller|Add38~0_combout\))) # (!\RAM_controller|read_addressing~4_combout\ & (\RAM_controller|Add51~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|read_addressing~4_combout\,
	datab => \RAM_controller|Add51~0_combout\,
	datad => \RAM_controller|Add38~0_combout\,
	combout => \RAM_controller|Add51~14_combout\);

-- Location: LCCOMB_X11_Y18_N2
\RAM_controller|Add39~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add39~16_combout\ = (\RAM_controller|read_addressing~4_combout\ & (\RAM_controller|Add37~6_combout\)) # (!\RAM_controller|read_addressing~4_combout\ & ((\RAM_controller|Add50~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|read_addressing~4_combout\,
	datac => \RAM_controller|Add37~6_combout\,
	datad => \RAM_controller|Add50~6_combout\,
	combout => \RAM_controller|Add39~16_combout\);

-- Location: LCCOMB_X11_Y18_N6
\RAM_controller|Add39~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add39~17_combout\ = (\RAM_controller|read_addressing~4_combout\ & ((\RAM_controller|Add37~4_combout\))) # (!\RAM_controller|read_addressing~4_combout\ & (\RAM_controller|Add50~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|read_addressing~4_combout\,
	datac => \RAM_controller|Add50~4_combout\,
	datad => \RAM_controller|Add37~4_combout\,
	combout => \RAM_controller|Add39~17_combout\);

-- Location: LCCOMB_X11_Y18_N0
\RAM_controller|Add39~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add39~18_combout\ = (\RAM_controller|read_addressing~4_combout\ & (\RAM_controller|Add37~2_combout\)) # (!\RAM_controller|read_addressing~4_combout\ & ((\RAM_controller|Add50~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|read_addressing~4_combout\,
	datac => \RAM_controller|Add37~2_combout\,
	datad => \RAM_controller|Add50~2_combout\,
	combout => \RAM_controller|Add39~18_combout\);

-- Location: LCCOMB_X11_Y18_N12
\RAM_controller|Add39~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add39~19_combout\ = (\RAM_controller|Add40~10_combout\ & (\VGA_controller|Vcount\(0) $ (VCC))) # (!\RAM_controller|Add40~10_combout\ & (\VGA_controller|Vcount\(0) & VCC))
-- \RAM_controller|Add39~20\ = CARRY((\RAM_controller|Add40~10_combout\ & \VGA_controller|Vcount\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add40~10_combout\,
	datab => \VGA_controller|Vcount\(0),
	datad => VCC,
	combout => \RAM_controller|Add39~19_combout\,
	cout => \RAM_controller|Add39~20\);

-- Location: LCCOMB_X11_Y18_N14
\RAM_controller|Add39~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add39~21_combout\ = (\RAM_controller|Add39~18_combout\ & ((\RAM_controller|Add40~12_combout\ & (\RAM_controller|Add39~20\ & VCC)) # (!\RAM_controller|Add40~12_combout\ & (!\RAM_controller|Add39~20\)))) # (!\RAM_controller|Add39~18_combout\ 
-- & ((\RAM_controller|Add40~12_combout\ & (!\RAM_controller|Add39~20\)) # (!\RAM_controller|Add40~12_combout\ & ((\RAM_controller|Add39~20\) # (GND)))))
-- \RAM_controller|Add39~22\ = CARRY((\RAM_controller|Add39~18_combout\ & (!\RAM_controller|Add40~12_combout\ & !\RAM_controller|Add39~20\)) # (!\RAM_controller|Add39~18_combout\ & ((!\RAM_controller|Add39~20\) # (!\RAM_controller|Add40~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add39~18_combout\,
	datab => \RAM_controller|Add40~12_combout\,
	datad => VCC,
	cin => \RAM_controller|Add39~20\,
	combout => \RAM_controller|Add39~21_combout\,
	cout => \RAM_controller|Add39~22\);

-- Location: LCCOMB_X11_Y18_N16
\RAM_controller|Add39~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add39~23_combout\ = ((\RAM_controller|Add40~14_combout\ $ (\RAM_controller|Add39~17_combout\ $ (!\RAM_controller|Add39~22\)))) # (GND)
-- \RAM_controller|Add39~24\ = CARRY((\RAM_controller|Add40~14_combout\ & ((\RAM_controller|Add39~17_combout\) # (!\RAM_controller|Add39~22\))) # (!\RAM_controller|Add40~14_combout\ & (\RAM_controller|Add39~17_combout\ & !\RAM_controller|Add39~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add40~14_combout\,
	datab => \RAM_controller|Add39~17_combout\,
	datad => VCC,
	cin => \RAM_controller|Add39~22\,
	combout => \RAM_controller|Add39~23_combout\,
	cout => \RAM_controller|Add39~24\);

-- Location: LCCOMB_X11_Y18_N18
\RAM_controller|Add39~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add39~25_combout\ = (\RAM_controller|Add40~16_combout\ & ((\RAM_controller|Add39~16_combout\ & (\RAM_controller|Add39~24\ & VCC)) # (!\RAM_controller|Add39~16_combout\ & (!\RAM_controller|Add39~24\)))) # (!\RAM_controller|Add40~16_combout\ 
-- & ((\RAM_controller|Add39~16_combout\ & (!\RAM_controller|Add39~24\)) # (!\RAM_controller|Add39~16_combout\ & ((\RAM_controller|Add39~24\) # (GND)))))
-- \RAM_controller|Add39~26\ = CARRY((\RAM_controller|Add40~16_combout\ & (!\RAM_controller|Add39~16_combout\ & !\RAM_controller|Add39~24\)) # (!\RAM_controller|Add40~16_combout\ & ((!\RAM_controller|Add39~24\) # (!\RAM_controller|Add39~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add40~16_combout\,
	datab => \RAM_controller|Add39~16_combout\,
	datad => VCC,
	cin => \RAM_controller|Add39~24\,
	combout => \RAM_controller|Add39~25_combout\,
	cout => \RAM_controller|Add39~26\);

-- Location: LCCOMB_X11_Y18_N20
\RAM_controller|Add39~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add39~27_combout\ = ((\RAM_controller|Add51~14_combout\ $ (\RAM_controller|Add40~18_combout\ $ (!\RAM_controller|Add39~26\)))) # (GND)
-- \RAM_controller|Add39~28\ = CARRY((\RAM_controller|Add51~14_combout\ & ((\RAM_controller|Add40~18_combout\) # (!\RAM_controller|Add39~26\))) # (!\RAM_controller|Add51~14_combout\ & (\RAM_controller|Add40~18_combout\ & !\RAM_controller|Add39~26\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add51~14_combout\,
	datab => \RAM_controller|Add40~18_combout\,
	datad => VCC,
	cin => \RAM_controller|Add39~26\,
	combout => \RAM_controller|Add39~27_combout\,
	cout => \RAM_controller|Add39~28\);

-- Location: LCCOMB_X11_Y18_N22
\RAM_controller|Add39~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add39~29_combout\ = (\RAM_controller|Add51~13_combout\ & (!\RAM_controller|Add39~28\)) # (!\RAM_controller|Add51~13_combout\ & ((\RAM_controller|Add39~28\) # (GND)))
-- \RAM_controller|Add39~30\ = CARRY((!\RAM_controller|Add39~28\) # (!\RAM_controller|Add51~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add51~13_combout\,
	datad => VCC,
	cin => \RAM_controller|Add39~28\,
	combout => \RAM_controller|Add39~29_combout\,
	cout => \RAM_controller|Add39~30\);

-- Location: LCCOMB_X11_Y18_N24
\RAM_controller|Add39~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add39~31_combout\ = (\RAM_controller|Add51~12_combout\ & (\RAM_controller|Add39~30\ $ (GND))) # (!\RAM_controller|Add51~12_combout\ & (!\RAM_controller|Add39~30\ & VCC))
-- \RAM_controller|Add39~32\ = CARRY((\RAM_controller|Add51~12_combout\ & !\RAM_controller|Add39~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add51~12_combout\,
	datad => VCC,
	cin => \RAM_controller|Add39~30\,
	combout => \RAM_controller|Add39~31_combout\,
	cout => \RAM_controller|Add39~32\);

-- Location: LCCOMB_X11_Y18_N26
\RAM_controller|Add39~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add39~33_combout\ = (\RAM_controller|Add51~11_combout\ & (!\RAM_controller|Add39~32\)) # (!\RAM_controller|Add51~11_combout\ & ((\RAM_controller|Add39~32\) # (GND)))
-- \RAM_controller|Add39~34\ = CARRY((!\RAM_controller|Add39~32\) # (!\RAM_controller|Add51~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add51~11_combout\,
	datad => VCC,
	cin => \RAM_controller|Add39~32\,
	combout => \RAM_controller|Add39~33_combout\,
	cout => \RAM_controller|Add39~34\);

-- Location: LCCOMB_X11_Y18_N28
\RAM_controller|Add39~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add39~35_combout\ = \RAM_controller|Add51~10_combout\ $ (!\RAM_controller|Add39~34\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add51~10_combout\,
	cin => \RAM_controller|Add39~34\,
	combout => \RAM_controller|Add39~35_combout\);

-- Location: LCCOMB_X12_Y20_N4
\RAM_controller|Add39~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add39~38_combout\ = (\RAM_controller|Add39~35_combout\ & (((\RAM_controller|LessThan23~0_combout\) # (!\RAM_controller|ReadEna~3_combout\)) # (!\RAM_controller|LessThan21~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan21~1_combout\,
	datab => \RAM_controller|ReadEna~3_combout\,
	datac => \RAM_controller|LessThan23~0_combout\,
	datad => \RAM_controller|Add39~35_combout\,
	combout => \RAM_controller|Add39~38_combout\);

-- Location: LCCOMB_X12_Y20_N18
\RAM_controller|LessThan24~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|LessThan24~1_combout\ = (\RAM_controller|readEna_16~0_combout\ & \VGA_controller|Vcount\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|readEna_16~0_combout\,
	datad => \VGA_controller|Vcount\(8),
	combout => \RAM_controller|LessThan24~1_combout\);

-- Location: LCCOMB_X12_Y20_N28
\RAM_controller|readDir_8[13]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_8[13]~0_combout\ = (\VGA_controller|Vcount\(9) & (!\RAM_controller|LessThan16~0_combout\)) # (!\VGA_controller|Vcount\(9) & (((!\RAM_controller|LessThan16~0_combout\ & \RAM_controller|LessThan24~1_combout\)) # 
-- (!\RAM_controller|LessThan23~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011101010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan16~0_combout\,
	datab => \RAM_controller|LessThan23~0_combout\,
	datac => \VGA_controller|Vcount\(9),
	datad => \RAM_controller|LessThan24~1_combout\,
	combout => \RAM_controller|readDir_8[13]~0_combout\);

-- Location: LCCOMB_X12_Y20_N16
\RAM_controller|readDir_8[13]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_8[13]~1_combout\ = (!\RAM_controller|read_addressing~3_combout\ & ((\RAM_controller|read_addressing~4_combout\) # ((\RAM_controller|readDir_8[13]~0_combout\ & \RAM_controller|ReadEna~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|read_addressing~4_combout\,
	datab => \RAM_controller|readDir_8[13]~0_combout\,
	datac => \RAM_controller|read_addressing~3_combout\,
	datad => \RAM_controller|ReadEna~3_combout\,
	combout => \RAM_controller|readDir_8[13]~1_combout\);

-- Location: CLKCTRL_G0
\RAM_controller|readDir_8[13]~1clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \RAM_controller|readDir_8[13]~1clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \RAM_controller|readDir_8[13]~1clkctrl_outclk\);

-- Location: LCCOMB_X12_Y20_N12
\RAM_controller|readDir_8[13]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_8\(13) = (!\RAM_controller|read_addressing~1_combout\ & ((GLOBAL(\RAM_controller|readDir_8[13]~1clkctrl_outclk\) & ((\RAM_controller|Add39~38_combout\))) # (!GLOBAL(\RAM_controller|readDir_8[13]~1clkctrl_outclk\) & 
-- (\RAM_controller|readDir_8\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|readDir_8\(13),
	datab => \RAM_controller|read_addressing~1_combout\,
	datac => \RAM_controller|Add39~38_combout\,
	datad => \RAM_controller|readDir_8[13]~1clkctrl_outclk\,
	combout => \RAM_controller|readDir_8\(13));

-- Location: LCCOMB_X12_Y20_N30
\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|rden_decode_b|eq_node[1]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|rden_decode_b|eq_node[1]~4_combout\ = (!\SW[1]~input_o\ & (\RAM_controller|readDir_8\(13) & ((\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|rden_b_store~q\) # 
-- (\RAM_controller|readEna_8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|rden_b_store~q\,
	datac => \RAM_controller|readEna_8~1_combout\,
	datad => \RAM_controller|readDir_8\(13),
	combout => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|rden_decode_b|eq_node[1]~4_combout\);

-- Location: LCCOMB_X17_Y17_N24
\RAM_controller|Write_addressing~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Write_addressing~8_combout\ = (!\RAM_controller|LessThan2~2_combout\ & (!\RAM_controller|LessThan7~0_combout\ & (\RAM_controller|writeEna~1_combout\ & \RAM_controller|Write_addressing~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan2~2_combout\,
	datab => \RAM_controller|LessThan7~0_combout\,
	datac => \RAM_controller|writeEna~1_combout\,
	datad => \RAM_controller|Write_addressing~0_combout\,
	combout => \RAM_controller|Write_addressing~8_combout\);

-- Location: LCCOMB_X16_Y17_N24
\RAM_controller|writeDir_8[0]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_8[0]~2_combout\ = (\RAM_controller|Add14~0_combout\ & ((\RAM_controller|Write_addressing~8_combout\) # (!\RAM_controller|writeEna_32~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add14~0_combout\,
	datab => \RAM_controller|writeEna_32~0_combout\,
	datad => \RAM_controller|Write_addressing~8_combout\,
	combout => \RAM_controller|writeDir_8[0]~2_combout\);

-- Location: LCCOMB_X16_Y17_N4
\RAM_controller|writeDir_8[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_8\(0) = (!\RAM_controller|Write_addressing~4_combout\ & ((GLOBAL(\RAM_controller|writeDir_8[13]~1clkctrl_outclk\) & ((\RAM_controller|writeDir_8[0]~2_combout\))) # (!GLOBAL(\RAM_controller|writeDir_8[13]~1clkctrl_outclk\) & 
-- (\RAM_controller|writeDir_8\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Write_addressing~4_combout\,
	datab => \RAM_controller|writeDir_8\(0),
	datac => \RAM_controller|writeDir_8[0]~2_combout\,
	datad => \RAM_controller|writeDir_8[13]~1clkctrl_outclk\,
	combout => \RAM_controller|writeDir_8\(0));

-- Location: LCCOMB_X17_Y17_N14
\RAM_controller|writeDir_8[1]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_8[1]~3_combout\ = (\RAM_controller|Add14~2_combout\ & ((\RAM_controller|Write_addressing~8_combout\) # (!\RAM_controller|writeEna_32~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add14~2_combout\,
	datac => \RAM_controller|Write_addressing~8_combout\,
	datad => \RAM_controller|writeEna_32~0_combout\,
	combout => \RAM_controller|writeDir_8[1]~3_combout\);

-- Location: LCCOMB_X16_Y17_N26
\RAM_controller|writeDir_8[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_8\(1) = (!\RAM_controller|Write_addressing~4_combout\ & ((GLOBAL(\RAM_controller|writeDir_8[13]~1clkctrl_outclk\) & (\RAM_controller|writeDir_8[1]~3_combout\)) # (!GLOBAL(\RAM_controller|writeDir_8[13]~1clkctrl_outclk\) & 
-- ((\RAM_controller|writeDir_8\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Write_addressing~4_combout\,
	datab => \RAM_controller|writeDir_8[1]~3_combout\,
	datac => \RAM_controller|writeDir_8\(1),
	datad => \RAM_controller|writeDir_8[13]~1clkctrl_outclk\,
	combout => \RAM_controller|writeDir_8\(1));

-- Location: LCCOMB_X16_Y17_N8
\RAM_controller|writeDir_8[2]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_8[2]~4_combout\ = (\RAM_controller|Add14~4_combout\ & ((\RAM_controller|Write_addressing~8_combout\) # (!\RAM_controller|writeEna_32~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add14~4_combout\,
	datab => \RAM_controller|writeEna_32~0_combout\,
	datad => \RAM_controller|Write_addressing~8_combout\,
	combout => \RAM_controller|writeDir_8[2]~4_combout\);

-- Location: LCCOMB_X16_Y17_N10
\RAM_controller|writeDir_8[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_8\(2) = (!\RAM_controller|Write_addressing~4_combout\ & ((GLOBAL(\RAM_controller|writeDir_8[13]~1clkctrl_outclk\) & ((\RAM_controller|writeDir_8[2]~4_combout\))) # (!GLOBAL(\RAM_controller|writeDir_8[13]~1clkctrl_outclk\) & 
-- (\RAM_controller|writeDir_8\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeDir_8\(2),
	datab => \RAM_controller|Write_addressing~4_combout\,
	datac => \RAM_controller|writeDir_8[2]~4_combout\,
	datad => \RAM_controller|writeDir_8[13]~1clkctrl_outclk\,
	combout => \RAM_controller|writeDir_8\(2));

-- Location: LCCOMB_X16_Y17_N18
\RAM_controller|writeDir_8[3]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_8[3]~5_combout\ = (\RAM_controller|Add14~6_combout\ & ((\RAM_controller|Write_addressing~8_combout\) # (!\RAM_controller|writeEna_32~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add14~6_combout\,
	datab => \RAM_controller|writeEna_32~0_combout\,
	datad => \RAM_controller|Write_addressing~8_combout\,
	combout => \RAM_controller|writeDir_8[3]~5_combout\);

-- Location: LCCOMB_X16_Y17_N14
\RAM_controller|writeDir_8[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_8\(3) = (!\RAM_controller|Write_addressing~4_combout\ & ((GLOBAL(\RAM_controller|writeDir_8[13]~1clkctrl_outclk\) & (\RAM_controller|writeDir_8[3]~5_combout\)) # (!GLOBAL(\RAM_controller|writeDir_8[13]~1clkctrl_outclk\) & 
-- ((\RAM_controller|writeDir_8\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Write_addressing~4_combout\,
	datab => \RAM_controller|writeDir_8[3]~5_combout\,
	datac => \RAM_controller|writeDir_8\(3),
	datad => \RAM_controller|writeDir_8[13]~1clkctrl_outclk\,
	combout => \RAM_controller|writeDir_8\(3));

-- Location: LCCOMB_X17_Y17_N8
\RAM_controller|writeDir_8[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_8[4]~6_combout\ = (\RAM_controller|Add14~8_combout\ & ((\RAM_controller|Write_addressing~8_combout\) # (!\RAM_controller|writeEna_32~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add14~8_combout\,
	datac => \RAM_controller|Write_addressing~8_combout\,
	datad => \RAM_controller|writeEna_32~0_combout\,
	combout => \RAM_controller|writeDir_8[4]~6_combout\);

-- Location: LCCOMB_X16_Y17_N2
\RAM_controller|writeDir_8[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_8\(4) = (!\RAM_controller|Write_addressing~4_combout\ & ((GLOBAL(\RAM_controller|writeDir_8[13]~1clkctrl_outclk\) & ((\RAM_controller|writeDir_8[4]~6_combout\))) # (!GLOBAL(\RAM_controller|writeDir_8[13]~1clkctrl_outclk\) & 
-- (\RAM_controller|writeDir_8\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Write_addressing~4_combout\,
	datab => \RAM_controller|writeDir_8\(4),
	datac => \RAM_controller|writeDir_8[4]~6_combout\,
	datad => \RAM_controller|writeDir_8[13]~1clkctrl_outclk\,
	combout => \RAM_controller|writeDir_8\(4));

-- Location: LCCOMB_X14_Y16_N12
\RAM_controller|Add13~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add13~22_combout\ = (\RAM_controller|Add13~3_combout\ & ((!\RAM_controller|writeEna_32~0_combout\) # (!\RAM_controller|LessThan7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add13~3_combout\,
	datac => \RAM_controller|LessThan7~0_combout\,
	datad => \RAM_controller|writeEna_32~0_combout\,
	combout => \RAM_controller|Add13~22_combout\);

-- Location: LCCOMB_X14_Y16_N20
\RAM_controller|writeDir_8[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_8\(5) = (!\RAM_controller|Write_addressing~4_combout\ & ((GLOBAL(\RAM_controller|writeDir_8[13]~1clkctrl_outclk\) & ((\RAM_controller|Add13~22_combout\))) # (!GLOBAL(\RAM_controller|writeDir_8[13]~1clkctrl_outclk\) & 
-- (\RAM_controller|writeDir_8\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Write_addressing~4_combout\,
	datab => \RAM_controller|writeDir_8\(5),
	datac => \RAM_controller|Add13~22_combout\,
	datad => \RAM_controller|writeDir_8[13]~1clkctrl_outclk\,
	combout => \RAM_controller|writeDir_8\(5));

-- Location: LCCOMB_X14_Y16_N18
\RAM_controller|Add13~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add13~23_combout\ = (\RAM_controller|Add13~5_combout\ & ((!\RAM_controller|LessThan7~0_combout\) # (!\RAM_controller|writeEna_32~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add13~5_combout\,
	datac => \RAM_controller|writeEna_32~0_combout\,
	datad => \RAM_controller|LessThan7~0_combout\,
	combout => \RAM_controller|Add13~23_combout\);

-- Location: LCCOMB_X14_Y16_N22
\RAM_controller|writeDir_8[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_8\(6) = (!\RAM_controller|Write_addressing~4_combout\ & ((GLOBAL(\RAM_controller|writeDir_8[13]~1clkctrl_outclk\) & ((\RAM_controller|Add13~23_combout\))) # (!GLOBAL(\RAM_controller|writeDir_8[13]~1clkctrl_outclk\) & 
-- (\RAM_controller|writeDir_8\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeDir_8\(6),
	datab => \RAM_controller|Write_addressing~4_combout\,
	datac => \RAM_controller|Add13~23_combout\,
	datad => \RAM_controller|writeDir_8[13]~1clkctrl_outclk\,
	combout => \RAM_controller|writeDir_8\(6));

-- Location: LCCOMB_X14_Y16_N24
\RAM_controller|Add13~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add13~24_combout\ = (\RAM_controller|Add13~7_combout\ & ((!\RAM_controller|LessThan7~0_combout\) # (!\RAM_controller|writeEna_32~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|writeEna_32~0_combout\,
	datac => \RAM_controller|Add13~7_combout\,
	datad => \RAM_controller|LessThan7~0_combout\,
	combout => \RAM_controller|Add13~24_combout\);

-- Location: LCCOMB_X14_Y16_N0
\RAM_controller|writeDir_8[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_8\(7) = (!\RAM_controller|Write_addressing~4_combout\ & ((GLOBAL(\RAM_controller|writeDir_8[13]~1clkctrl_outclk\) & (\RAM_controller|Add13~24_combout\)) # (!GLOBAL(\RAM_controller|writeDir_8[13]~1clkctrl_outclk\) & 
-- ((\RAM_controller|writeDir_8\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Write_addressing~4_combout\,
	datab => \RAM_controller|Add13~24_combout\,
	datac => \RAM_controller|writeDir_8\(7),
	datad => \RAM_controller|writeDir_8[13]~1clkctrl_outclk\,
	combout => \RAM_controller|writeDir_8\(7));

-- Location: LCCOMB_X14_Y16_N30
\RAM_controller|Add13~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add13~25_combout\ = (\RAM_controller|Add13~9_combout\ & ((!\RAM_controller|LessThan7~0_combout\) # (!\RAM_controller|writeEna_32~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeEna_32~0_combout\,
	datab => \RAM_controller|Add13~9_combout\,
	datad => \RAM_controller|LessThan7~0_combout\,
	combout => \RAM_controller|Add13~25_combout\);

-- Location: LCCOMB_X14_Y16_N2
\RAM_controller|writeDir_8[8]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_8\(8) = (!\RAM_controller|Write_addressing~4_combout\ & ((GLOBAL(\RAM_controller|writeDir_8[13]~1clkctrl_outclk\) & (\RAM_controller|Add13~25_combout\)) # (!GLOBAL(\RAM_controller|writeDir_8[13]~1clkctrl_outclk\) & 
-- ((\RAM_controller|writeDir_8\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add13~25_combout\,
	datab => \RAM_controller|Write_addressing~4_combout\,
	datac => \RAM_controller|writeDir_8\(8),
	datad => \RAM_controller|writeDir_8[13]~1clkctrl_outclk\,
	combout => \RAM_controller|writeDir_8\(8));

-- Location: LCCOMB_X14_Y16_N8
\RAM_controller|Add13~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add13~26_combout\ = (\RAM_controller|Add13~11_combout\ & ((!\RAM_controller|writeEna_32~0_combout\) # (!\RAM_controller|LessThan7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan7~0_combout\,
	datac => \RAM_controller|writeEna_32~0_combout\,
	datad => \RAM_controller|Add13~11_combout\,
	combout => \RAM_controller|Add13~26_combout\);

-- Location: LCCOMB_X14_Y16_N16
\RAM_controller|writeDir_8[9]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_8\(9) = (!\RAM_controller|Write_addressing~4_combout\ & ((GLOBAL(\RAM_controller|writeDir_8[13]~1clkctrl_outclk\) & ((\RAM_controller|Add13~26_combout\))) # (!GLOBAL(\RAM_controller|writeDir_8[13]~1clkctrl_outclk\) & 
-- (\RAM_controller|writeDir_8\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Write_addressing~4_combout\,
	datab => \RAM_controller|writeDir_8\(9),
	datac => \RAM_controller|Add13~26_combout\,
	datad => \RAM_controller|writeDir_8[13]~1clkctrl_outclk\,
	combout => \RAM_controller|writeDir_8\(9));

-- Location: LCCOMB_X14_Y16_N6
\RAM_controller|Add13~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add13~27_combout\ = (\RAM_controller|Add13~13_combout\ & ((!\RAM_controller|writeEna_32~0_combout\) # (!\RAM_controller|LessThan7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|LessThan7~0_combout\,
	datac => \RAM_controller|Add13~13_combout\,
	datad => \RAM_controller|writeEna_32~0_combout\,
	combout => \RAM_controller|Add13~27_combout\);

-- Location: LCCOMB_X14_Y16_N14
\RAM_controller|writeDir_8[10]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_8\(10) = (!\RAM_controller|Write_addressing~4_combout\ & ((GLOBAL(\RAM_controller|writeDir_8[13]~1clkctrl_outclk\) & ((\RAM_controller|Add13~27_combout\))) # (!GLOBAL(\RAM_controller|writeDir_8[13]~1clkctrl_outclk\) & 
-- (\RAM_controller|writeDir_8\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Write_addressing~4_combout\,
	datab => \RAM_controller|writeDir_8\(10),
	datac => \RAM_controller|writeDir_8[13]~1clkctrl_outclk\,
	datad => \RAM_controller|Add13~27_combout\,
	combout => \RAM_controller|writeDir_8\(10));

-- Location: LCCOMB_X14_Y16_N28
\RAM_controller|Add13~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add13~28_combout\ = (\RAM_controller|Add13~15_combout\ & ((!\RAM_controller|writeEna_32~0_combout\) # (!\RAM_controller|LessThan7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|LessThan7~0_combout\,
	datac => \RAM_controller|writeEna_32~0_combout\,
	datad => \RAM_controller|Add13~15_combout\,
	combout => \RAM_controller|Add13~28_combout\);

-- Location: LCCOMB_X14_Y16_N4
\RAM_controller|writeDir_8[11]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_8\(11) = (!\RAM_controller|Write_addressing~4_combout\ & ((GLOBAL(\RAM_controller|writeDir_8[13]~1clkctrl_outclk\) & ((\RAM_controller|Add13~28_combout\))) # (!GLOBAL(\RAM_controller|writeDir_8[13]~1clkctrl_outclk\) & 
-- (\RAM_controller|writeDir_8\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Write_addressing~4_combout\,
	datab => \RAM_controller|writeDir_8\(11),
	datac => \RAM_controller|writeDir_8[13]~1clkctrl_outclk\,
	datad => \RAM_controller|Add13~28_combout\,
	combout => \RAM_controller|writeDir_8\(11));

-- Location: LCCOMB_X14_Y16_N10
\RAM_controller|Add13~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add13~29_combout\ = (\RAM_controller|Add13~17_combout\ & ((!\RAM_controller|writeEna_32~0_combout\) # (!\RAM_controller|LessThan7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|LessThan7~0_combout\,
	datac => \RAM_controller|writeEna_32~0_combout\,
	datad => \RAM_controller|Add13~17_combout\,
	combout => \RAM_controller|Add13~29_combout\);

-- Location: LCCOMB_X14_Y16_N26
\RAM_controller|writeDir_8[12]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_8\(12) = (!\RAM_controller|Write_addressing~4_combout\ & ((GLOBAL(\RAM_controller|writeDir_8[13]~1clkctrl_outclk\) & ((\RAM_controller|Add13~29_combout\))) # (!GLOBAL(\RAM_controller|writeDir_8[13]~1clkctrl_outclk\) & 
-- (\RAM_controller|writeDir_8\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeDir_8\(12),
	datab => \RAM_controller|Write_addressing~4_combout\,
	datac => \RAM_controller|writeDir_8[13]~1clkctrl_outclk\,
	datad => \RAM_controller|Add13~29_combout\,
	combout => \RAM_controller|writeDir_8\(12));

-- Location: LCCOMB_X11_Y20_N2
\RAM_controller|readDir_8[1]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_8[1]~2_combout\ = (\VGA_controller|Vcount\(9)) # ((\RAM_controller|LessThan23~0_combout\) # ((!\RAM_controller|LessThan21~1_combout\) # (!\RAM_controller|ReadEna~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(9),
	datab => \RAM_controller|LessThan23~0_combout\,
	datac => \RAM_controller|ReadEna~3_combout\,
	datad => \RAM_controller|LessThan21~1_combout\,
	combout => \RAM_controller|readDir_8[1]~2_combout\);

-- Location: LCCOMB_X10_Y19_N20
\RAM_controller|readDir_8[0]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_8[0]~3_combout\ = (\RAM_controller|readDir_8[1]~2_combout\ & \RAM_controller|Add40~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|readDir_8[1]~2_combout\,
	datab => \RAM_controller|Add40~0_combout\,
	combout => \RAM_controller|readDir_8[0]~3_combout\);

-- Location: LCCOMB_X10_Y19_N6
\RAM_controller|readDir_8[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_8\(0) = (!\RAM_controller|read_addressing~1_combout\ & ((GLOBAL(\RAM_controller|readDir_8[13]~1clkctrl_outclk\) & ((\RAM_controller|readDir_8[0]~3_combout\))) # (!GLOBAL(\RAM_controller|readDir_8[13]~1clkctrl_outclk\) & 
-- (\RAM_controller|readDir_8\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|readDir_8\(0),
	datab => \RAM_controller|readDir_8[0]~3_combout\,
	datac => \RAM_controller|read_addressing~1_combout\,
	datad => \RAM_controller|readDir_8[13]~1clkctrl_outclk\,
	combout => \RAM_controller|readDir_8\(0));

-- Location: LCCOMB_X10_Y19_N10
\RAM_controller|readDir_8[1]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_8[1]~4_combout\ = (\RAM_controller|readDir_8[1]~2_combout\ & \RAM_controller|Add40~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|readDir_8[1]~2_combout\,
	datac => \RAM_controller|Add40~2_combout\,
	combout => \RAM_controller|readDir_8[1]~4_combout\);

-- Location: LCCOMB_X10_Y19_N28
\RAM_controller|readDir_8[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_8\(1) = (!\RAM_controller|read_addressing~1_combout\ & ((GLOBAL(\RAM_controller|readDir_8[13]~1clkctrl_outclk\) & (\RAM_controller|readDir_8[1]~4_combout\)) # (!GLOBAL(\RAM_controller|readDir_8[13]~1clkctrl_outclk\) & 
-- ((\RAM_controller|readDir_8\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|readDir_8[1]~4_combout\,
	datab => \RAM_controller|readDir_8\(1),
	datac => \RAM_controller|read_addressing~1_combout\,
	datad => \RAM_controller|readDir_8[13]~1clkctrl_outclk\,
	combout => \RAM_controller|readDir_8\(1));

-- Location: LCCOMB_X10_Y19_N8
\RAM_controller|readDir_8[2]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_8[2]~5_combout\ = (\RAM_controller|readDir_8[1]~2_combout\ & \RAM_controller|Add40~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|readDir_8[1]~2_combout\,
	datab => \RAM_controller|Add40~4_combout\,
	combout => \RAM_controller|readDir_8[2]~5_combout\);

-- Location: LCCOMB_X10_Y19_N2
\RAM_controller|readDir_8[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_8\(2) = (!\RAM_controller|read_addressing~1_combout\ & ((GLOBAL(\RAM_controller|readDir_8[13]~1clkctrl_outclk\) & (\RAM_controller|readDir_8[2]~5_combout\)) # (!GLOBAL(\RAM_controller|readDir_8[13]~1clkctrl_outclk\) & 
-- ((\RAM_controller|readDir_8\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|readDir_8[2]~5_combout\,
	datab => \RAM_controller|readDir_8\(2),
	datac => \RAM_controller|read_addressing~1_combout\,
	datad => \RAM_controller|readDir_8[13]~1clkctrl_outclk\,
	combout => \RAM_controller|readDir_8\(2));

-- Location: LCCOMB_X11_Y20_N0
\RAM_controller|readDir_8[3]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_8[3]~6_combout\ = (\RAM_controller|Add40~6_combout\ & \RAM_controller|readDir_8[1]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Add40~6_combout\,
	datad => \RAM_controller|readDir_8[1]~2_combout\,
	combout => \RAM_controller|readDir_8[3]~6_combout\);

-- Location: LCCOMB_X11_Y20_N24
\RAM_controller|readDir_8[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_8\(3) = (!\RAM_controller|read_addressing~1_combout\ & ((GLOBAL(\RAM_controller|readDir_8[13]~1clkctrl_outclk\) & (\RAM_controller|readDir_8[3]~6_combout\)) # (!GLOBAL(\RAM_controller|readDir_8[13]~1clkctrl_outclk\) & 
-- ((\RAM_controller|readDir_8\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|readDir_8[3]~6_combout\,
	datab => \RAM_controller|readDir_8\(3),
	datac => \RAM_controller|read_addressing~1_combout\,
	datad => \RAM_controller|readDir_8[13]~1clkctrl_outclk\,
	combout => \RAM_controller|readDir_8\(3));

-- Location: LCCOMB_X11_Y20_N30
\RAM_controller|readDir_8[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_8[4]~7_combout\ = (\RAM_controller|Add40~8_combout\ & \RAM_controller|readDir_8[1]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Add40~8_combout\,
	datad => \RAM_controller|readDir_8[1]~2_combout\,
	combout => \RAM_controller|readDir_8[4]~7_combout\);

-- Location: LCCOMB_X11_Y20_N26
\RAM_controller|readDir_8[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_8\(4) = (!\RAM_controller|read_addressing~1_combout\ & ((GLOBAL(\RAM_controller|readDir_8[13]~1clkctrl_outclk\) & ((\RAM_controller|readDir_8[4]~7_combout\))) # (!GLOBAL(\RAM_controller|readDir_8[13]~1clkctrl_outclk\) & 
-- (\RAM_controller|readDir_8\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|readDir_8\(4),
	datab => \RAM_controller|readDir_8[4]~7_combout\,
	datac => \RAM_controller|read_addressing~1_combout\,
	datad => \RAM_controller|readDir_8[13]~1clkctrl_outclk\,
	combout => \RAM_controller|readDir_8\(4));

-- Location: LCCOMB_X10_Y18_N20
\RAM_controller|Add39~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add39~37_combout\ = (\RAM_controller|Add39~19_combout\ & ((\RAM_controller|LessThan23~0_combout\) # ((!\RAM_controller|LessThan21~1_combout\) # (!\RAM_controller|ReadEna~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add39~19_combout\,
	datab => \RAM_controller|LessThan23~0_combout\,
	datac => \RAM_controller|ReadEna~3_combout\,
	datad => \RAM_controller|LessThan21~1_combout\,
	combout => \RAM_controller|Add39~37_combout\);

-- Location: LCCOMB_X10_Y18_N0
\RAM_controller|readDir_8[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_8\(5) = (!\RAM_controller|read_addressing~1_combout\ & ((GLOBAL(\RAM_controller|readDir_8[13]~1clkctrl_outclk\) & ((\RAM_controller|Add39~37_combout\))) # (!GLOBAL(\RAM_controller|readDir_8[13]~1clkctrl_outclk\) & 
-- (\RAM_controller|readDir_8\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|readDir_8\(5),
	datab => \RAM_controller|Add39~37_combout\,
	datac => \RAM_controller|readDir_8[13]~1clkctrl_outclk\,
	datad => \RAM_controller|read_addressing~1_combout\,
	combout => \RAM_controller|readDir_8\(5));

-- Location: LCCOMB_X10_Y18_N2
\RAM_controller|Add39~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add39~39_combout\ = (\RAM_controller|Add39~21_combout\ & (((\RAM_controller|LessThan23~0_combout\) # (!\RAM_controller|ReadEna~3_combout\)) # (!\RAM_controller|LessThan21~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan21~1_combout\,
	datab => \RAM_controller|LessThan23~0_combout\,
	datac => \RAM_controller|Add39~21_combout\,
	datad => \RAM_controller|ReadEna~3_combout\,
	combout => \RAM_controller|Add39~39_combout\);

-- Location: LCCOMB_X10_Y18_N30
\RAM_controller|readDir_8[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_8\(6) = (!\RAM_controller|read_addressing~1_combout\ & ((GLOBAL(\RAM_controller|readDir_8[13]~1clkctrl_outclk\) & ((\RAM_controller|Add39~39_combout\))) # (!GLOBAL(\RAM_controller|readDir_8[13]~1clkctrl_outclk\) & 
-- (\RAM_controller|readDir_8\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|readDir_8\(6),
	datab => \RAM_controller|readDir_8[13]~1clkctrl_outclk\,
	datac => \RAM_controller|Add39~39_combout\,
	datad => \RAM_controller|read_addressing~1_combout\,
	combout => \RAM_controller|readDir_8\(6));

-- Location: LCCOMB_X10_Y18_N12
\RAM_controller|Add39~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add39~40_combout\ = (\RAM_controller|Add39~23_combout\ & ((\RAM_controller|LessThan23~0_combout\) # ((!\RAM_controller|ReadEna~3_combout\) # (!\RAM_controller|LessThan21~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add39~23_combout\,
	datab => \RAM_controller|LessThan23~0_combout\,
	datac => \RAM_controller|LessThan21~1_combout\,
	datad => \RAM_controller|ReadEna~3_combout\,
	combout => \RAM_controller|Add39~40_combout\);

-- Location: LCCOMB_X10_Y18_N16
\RAM_controller|readDir_8[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_8\(7) = (!\RAM_controller|read_addressing~1_combout\ & ((GLOBAL(\RAM_controller|readDir_8[13]~1clkctrl_outclk\) & ((\RAM_controller|Add39~40_combout\))) # (!GLOBAL(\RAM_controller|readDir_8[13]~1clkctrl_outclk\) & 
-- (\RAM_controller|readDir_8\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|readDir_8[13]~1clkctrl_outclk\,
	datab => \RAM_controller|readDir_8\(7),
	datac => \RAM_controller|Add39~40_combout\,
	datad => \RAM_controller|read_addressing~1_combout\,
	combout => \RAM_controller|readDir_8\(7));

-- Location: LCCOMB_X10_Y18_N18
\RAM_controller|Add39~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add39~41_combout\ = (\RAM_controller|Add39~25_combout\ & ((\RAM_controller|LessThan23~0_combout\) # ((!\RAM_controller|ReadEna~3_combout\) # (!\RAM_controller|LessThan21~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan23~0_combout\,
	datab => \RAM_controller|Add39~25_combout\,
	datac => \RAM_controller|LessThan21~1_combout\,
	datad => \RAM_controller|ReadEna~3_combout\,
	combout => \RAM_controller|Add39~41_combout\);

-- Location: LCCOMB_X10_Y18_N26
\RAM_controller|readDir_8[8]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_8\(8) = (!\RAM_controller|read_addressing~1_combout\ & ((GLOBAL(\RAM_controller|readDir_8[13]~1clkctrl_outclk\) & ((\RAM_controller|Add39~41_combout\))) # (!GLOBAL(\RAM_controller|readDir_8[13]~1clkctrl_outclk\) & 
-- (\RAM_controller|readDir_8\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|readDir_8\(8),
	datab => \RAM_controller|Add39~41_combout\,
	datac => \RAM_controller|readDir_8[13]~1clkctrl_outclk\,
	datad => \RAM_controller|read_addressing~1_combout\,
	combout => \RAM_controller|readDir_8\(8));

-- Location: LCCOMB_X10_Y18_N28
\RAM_controller|Add39~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add39~42_combout\ = (\RAM_controller|Add39~27_combout\ & ((\RAM_controller|LessThan23~0_combout\) # ((!\RAM_controller|ReadEna~3_combout\) # (!\RAM_controller|LessThan21~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add39~27_combout\,
	datab => \RAM_controller|LessThan23~0_combout\,
	datac => \RAM_controller|LessThan21~1_combout\,
	datad => \RAM_controller|ReadEna~3_combout\,
	combout => \RAM_controller|Add39~42_combout\);

-- Location: LCCOMB_X10_Y18_N8
\RAM_controller|readDir_8[9]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_8\(9) = (!\RAM_controller|read_addressing~1_combout\ & ((GLOBAL(\RAM_controller|readDir_8[13]~1clkctrl_outclk\) & ((\RAM_controller|Add39~42_combout\))) # (!GLOBAL(\RAM_controller|readDir_8[13]~1clkctrl_outclk\) & 
-- (\RAM_controller|readDir_8\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|readDir_8\(9),
	datab => \RAM_controller|Add39~42_combout\,
	datac => \RAM_controller|readDir_8[13]~1clkctrl_outclk\,
	datad => \RAM_controller|read_addressing~1_combout\,
	combout => \RAM_controller|readDir_8\(9));

-- Location: LCCOMB_X10_Y18_N14
\RAM_controller|Add39~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add39~43_combout\ = (\RAM_controller|Add39~29_combout\ & (((\RAM_controller|LessThan23~0_combout\) # (!\RAM_controller|ReadEna~3_combout\)) # (!\RAM_controller|LessThan21~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan21~1_combout\,
	datab => \RAM_controller|LessThan23~0_combout\,
	datac => \RAM_controller|ReadEna~3_combout\,
	datad => \RAM_controller|Add39~29_combout\,
	combout => \RAM_controller|Add39~43_combout\);

-- Location: LCCOMB_X10_Y18_N10
\RAM_controller|readDir_8[10]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_8\(10) = (!\RAM_controller|read_addressing~1_combout\ & ((GLOBAL(\RAM_controller|readDir_8[13]~1clkctrl_outclk\) & ((\RAM_controller|Add39~43_combout\))) # (!GLOBAL(\RAM_controller|readDir_8[13]~1clkctrl_outclk\) & 
-- (\RAM_controller|readDir_8\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|readDir_8\(10),
	datab => \RAM_controller|Add39~43_combout\,
	datac => \RAM_controller|readDir_8[13]~1clkctrl_outclk\,
	datad => \RAM_controller|read_addressing~1_combout\,
	combout => \RAM_controller|readDir_8\(10));

-- Location: LCCOMB_X10_Y18_N4
\RAM_controller|Add39~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add39~44_combout\ = (\RAM_controller|Add39~31_combout\ & (((\RAM_controller|LessThan23~0_combout\) # (!\RAM_controller|LessThan21~1_combout\)) # (!\RAM_controller|ReadEna~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|ReadEna~3_combout\,
	datab => \RAM_controller|LessThan23~0_combout\,
	datac => \RAM_controller|LessThan21~1_combout\,
	datad => \RAM_controller|Add39~31_combout\,
	combout => \RAM_controller|Add39~44_combout\);

-- Location: LCCOMB_X10_Y18_N24
\RAM_controller|readDir_8[11]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_8\(11) = (!\RAM_controller|read_addressing~1_combout\ & ((GLOBAL(\RAM_controller|readDir_8[13]~1clkctrl_outclk\) & ((\RAM_controller|Add39~44_combout\))) # (!GLOBAL(\RAM_controller|readDir_8[13]~1clkctrl_outclk\) & 
-- (\RAM_controller|readDir_8\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|readDir_8\(11),
	datab => \RAM_controller|Add39~44_combout\,
	datac => \RAM_controller|readDir_8[13]~1clkctrl_outclk\,
	datad => \RAM_controller|read_addressing~1_combout\,
	combout => \RAM_controller|readDir_8\(11));

-- Location: LCCOMB_X10_Y18_N22
\RAM_controller|Add39~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add39~45_combout\ = (\RAM_controller|Add39~33_combout\ & (((\RAM_controller|LessThan23~0_combout\) # (!\RAM_controller|ReadEna~3_combout\)) # (!\RAM_controller|LessThan21~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan21~1_combout\,
	datab => \RAM_controller|LessThan23~0_combout\,
	datac => \RAM_controller|ReadEna~3_combout\,
	datad => \RAM_controller|Add39~33_combout\,
	combout => \RAM_controller|Add39~45_combout\);

-- Location: LCCOMB_X10_Y18_N6
\RAM_controller|readDir_8[12]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_8\(12) = (!\RAM_controller|read_addressing~1_combout\ & ((GLOBAL(\RAM_controller|readDir_8[13]~1clkctrl_outclk\) & ((\RAM_controller|Add39~45_combout\))) # (!GLOBAL(\RAM_controller|readDir_8[13]~1clkctrl_outclk\) & 
-- (\RAM_controller|readDir_8\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|readDir_8\(12),
	datab => \RAM_controller|readDir_8[13]~1clkctrl_outclk\,
	datac => \RAM_controller|Add39~45_combout\,
	datad => \RAM_controller|read_addressing~1_combout\,
	combout => \RAM_controller|readDir_8\(12));

-- Location: M9K_X13_Y15_N0
\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a4\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|decode2|eq_node\(1),
	portbre => \RAM_controller|readEna_8~1_combout\,
	clk0 => \CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|decode2|eq_node\(1),
	ena1 => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|rden_decode_b|eq_node[1]~4_combout\,
	clr1 => \SW[1]~inputclkctrl_outclk\,
	portadatain => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X17_Y13_N0
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode359w[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode359w\(3) = (\RAM_controller|writeDir_32\(13) & (!\RAM_controller|writeDir_32\(15) & (\RAM_controller|writeEna_32~1_combout\ & \RAM_controller|writeDir_32\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeDir_32\(13),
	datab => \RAM_controller|writeDir_32\(15),
	datac => \RAM_controller|writeEna_32~1_combout\,
	datad => \RAM_controller|writeDir_32\(14),
	combout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode359w\(3));

-- Location: LCCOMB_X10_Y20_N14
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode359w[3]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode359w[3]~0_combout\ = (\RAM_controller|readDir_32\(13) & (!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~1_combout\ & 
-- (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~3_combout\ & \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|readDir_32\(13),
	datab => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~1_combout\,
	datac => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~3_combout\,
	datad => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~0_combout\,
	combout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode359w[3]~0_combout\);

-- Location: M9K_X13_Y11_N0
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a12\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode359w\(3),
	portbre => \RAM_controller|readEna_32~4_combout\,
	clk0 => \CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode359w\(3),
	ena1 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode359w[3]~0_combout\,
	clr1 => \SW[1]~inputclkctrl_outclk\,
	portadatain => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X17_Y13_N18
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode322w[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode322w\(3) = (!\RAM_controller|writeDir_32\(14) & (!\RAM_controller|writeDir_32\(13) & (\RAM_controller|writeEna_32~1_combout\ & !\RAM_controller|writeDir_32\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeDir_32\(14),
	datab => \RAM_controller|writeDir_32\(13),
	datac => \RAM_controller|writeEna_32~1_combout\,
	datad => \RAM_controller|writeDir_32\(15),
	combout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode322w\(3));

-- Location: LCCOMB_X10_Y20_N20
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode322w[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode322w\(3) = (!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~2_combout\ & (!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~1_combout\ & 
-- (!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~3_combout\ & \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~2_combout\,
	datab => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~1_combout\,
	datac => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~3_combout\,
	datad => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~0_combout\,
	combout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode322w\(3));

-- Location: M9K_X13_Y6_N0
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode322w\(3),
	portbre => \RAM_controller|readEna_32~4_combout\,
	clk0 => \CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode322w\(3),
	ena1 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode322w\(3),
	clr1 => \SW[1]~inputclkctrl_outclk\,
	portadatain => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X17_Y13_N12
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode349w[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode349w\(3) = (\RAM_controller|writeDir_32\(14) & (!\RAM_controller|writeDir_32\(15) & (!\RAM_controller|writeDir_32\(13) & \RAM_controller|writeEna_32~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeDir_32\(14),
	datab => \RAM_controller|writeDir_32\(15),
	datac => \RAM_controller|writeDir_32\(13),
	datad => \RAM_controller|writeEna_32~1_combout\,
	combout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode349w\(3));

-- Location: LCCOMB_X10_Y20_N30
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode349w[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode349w\(3) = (!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~2_combout\ & (!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~1_combout\ & 
-- (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~3_combout\ & \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~2_combout\,
	datab => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~1_combout\,
	datac => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~3_combout\,
	datad => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~0_combout\,
	combout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode349w\(3));

-- Location: M9K_X13_Y12_N0
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a8\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode349w\(3),
	portbre => \RAM_controller|readEna_32~4_combout\,
	clk0 => \CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode349w\(3),
	ena1 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode349w\(3),
	clr1 => \SW[1]~inputclkctrl_outclk\,
	portadatain => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X17_Y9_N20
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~2_combout\ = (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(1) & (((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(0)) # 
-- (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a8~portbdataout\)))) # (!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a0~portbdataout\ & (!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a0~portbdataout\,
	datac => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(0),
	datad => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a8~portbdataout\,
	combout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~2_combout\);

-- Location: LCCOMB_X17_Y13_N26
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode339w[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode339w\(3) = (!\RAM_controller|writeDir_32\(14) & (!\RAM_controller|writeDir_32\(15) & (\RAM_controller|writeDir_32\(13) & \RAM_controller|writeEna_32~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeDir_32\(14),
	datab => \RAM_controller|writeDir_32\(15),
	datac => \RAM_controller|writeDir_32\(13),
	datad => \RAM_controller|writeEna_32~1_combout\,
	combout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode339w\(3));

-- Location: LCCOMB_X10_Y20_N12
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode339w[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode339w\(3) = (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~2_combout\ & (!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~1_combout\ & 
-- (!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~3_combout\ & \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~2_combout\,
	datab => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~1_combout\,
	datac => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~3_combout\,
	datad => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~0_combout\,
	combout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode339w\(3));

-- Location: M9K_X25_Y2_N0
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a4\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode339w\(3),
	portbre => \RAM_controller|readEna_32~4_combout\,
	clk0 => \CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode339w\(3),
	ena1 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode339w\(3),
	clr1 => \SW[1]~inputclkctrl_outclk\,
	portadatain => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X17_Y9_N18
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~3_combout\ = (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~2_combout\ & 
-- ((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a12~portbdataout\) # ((!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(0))))) # 
-- (!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~2_combout\ & (((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a4~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a12~portbdataout\,
	datab => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~2_combout\,
	datac => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(0),
	datad => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a4~portbdataout\,
	combout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~3_combout\);

-- Location: LCCOMB_X11_Y20_N28
\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|_~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|_~0_combout\ = (\RAM_controller|readDir_8\(13) & !\SW[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|readDir_8\(13),
	datad => \SW[1]~input_o\,
	combout => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|_~0_combout\);

-- Location: FF_X11_Y20_N29
\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|address_reg_b[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|_~0_combout\,
	ena => \RAM_controller|readEna_8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|address_reg_b\(0));

-- Location: LCCOMB_X21_Y16_N2
\RAM_controller|D_out[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|D_out[0]~1_combout\ = (\RAM_controller|Mux0~158_combout\ & (((\RAM_controller|LessThan24~1_combout\)))) # (!\RAM_controller|Mux0~158_combout\ & (\RAM_controller|LessThan20~1_combout\ & ((\RAM_controller|LessThan19~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan20~1_combout\,
	datab => \RAM_controller|LessThan24~1_combout\,
	datac => \RAM_controller|LessThan19~1_combout\,
	datad => \RAM_controller|Mux0~158_combout\,
	combout => \RAM_controller|D_out[0]~1_combout\);

-- Location: LCCOMB_X21_Y16_N28
\RAM_controller|D_out[0]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|D_out[0]~2_combout\ = (!\VGA_controller|Vcount\(9) & (((\RAM_controller|Mux0~158_combout\ & !\RAM_controller|LessThan23~0_combout\)) # (!\RAM_controller|D_out[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Mux0~158_combout\,
	datab => \RAM_controller|LessThan23~0_combout\,
	datac => \VGA_controller|Vcount\(9),
	datad => \RAM_controller|D_out[0]~1_combout\,
	combout => \RAM_controller|D_out[0]~2_combout\);

-- Location: LCCOMB_X21_Y16_N18
\RAM_controller|D_out[0]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|D_out[0]~3_combout\ = (\RAM_controller|D_out[0]~2_combout\ & (!\VGA_controller|Vcount\(9) & ((!\RAM_controller|D_out[0]~0_combout\)))) # (!\RAM_controller|D_out[0]~2_combout\ & 
-- (((\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(9),
	datab => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \RAM_controller|D_out[0]~0_combout\,
	datad => \RAM_controller|D_out[0]~2_combout\,
	combout => \RAM_controller|D_out[0]~3_combout\);

-- Location: LCCOMB_X20_Y14_N6
\RAM_controller|writeDir_16[14]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_16[14]~1_combout\ = (((!\RAM_controller|LessThan10~2_combout\ & \RAM_controller|LessThan8~1_combout\)) # (!\RAM_controller|LessThan6~1_combout\)) # (!\RAM_controller|LessThan7~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan10~2_combout\,
	datab => \RAM_controller|LessThan8~1_combout\,
	datac => \RAM_controller|LessThan7~0_combout\,
	datad => \RAM_controller|LessThan6~1_combout\,
	combout => \RAM_controller|writeDir_16[14]~1_combout\);

-- Location: LCCOMB_X16_Y16_N24
\RAM_controller|writeDir_16[14]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_16[14]~2_combout\ = (\RAM_controller|Write_addressing~6_combout\ & (\RAM_controller|writeDir_16[14]~1_combout\ & !\RAM_controller|Write_addressing~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Write_addressing~6_combout\,
	datac => \RAM_controller|writeDir_16[14]~1_combout\,
	datad => \RAM_controller|Write_addressing~4_combout\,
	combout => \RAM_controller|writeDir_16[14]~2_combout\);

-- Location: CLKCTRL_G10
\RAM_controller|writeDir_16[14]~2clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \RAM_controller|writeDir_16[14]~2clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \RAM_controller|writeDir_16[14]~2clkctrl_outclk\);

-- Location: LCCOMB_X22_Y15_N12
\RAM_controller|Add6~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add6~0_combout\ = \RAM_controller|v_count_write_aux\(1) $ (VCC)
-- \RAM_controller|Add6~1\ = CARRY(\RAM_controller|v_count_write_aux\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|v_count_write_aux\(1),
	datad => VCC,
	combout => \RAM_controller|Add6~0_combout\,
	cout => \RAM_controller|Add6~1\);

-- Location: LCCOMB_X22_Y15_N14
\RAM_controller|Add6~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add6~2_combout\ = (\RAM_controller|v_count_write_aux\(2) & (\RAM_controller|Add6~1\ & VCC)) # (!\RAM_controller|v_count_write_aux\(2) & (!\RAM_controller|Add6~1\))
-- \RAM_controller|Add6~3\ = CARRY((!\RAM_controller|v_count_write_aux\(2) & !\RAM_controller|Add6~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(2),
	datad => VCC,
	cin => \RAM_controller|Add6~1\,
	combout => \RAM_controller|Add6~2_combout\,
	cout => \RAM_controller|Add6~3\);

-- Location: LCCOMB_X22_Y15_N16
\RAM_controller|Add6~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add6~4_combout\ = (\RAM_controller|v_count_write_aux\(3) & (\RAM_controller|Add6~3\ $ (GND))) # (!\RAM_controller|v_count_write_aux\(3) & (!\RAM_controller|Add6~3\ & VCC))
-- \RAM_controller|Add6~5\ = CARRY((\RAM_controller|v_count_write_aux\(3) & !\RAM_controller|Add6~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|v_count_write_aux\(3),
	datad => VCC,
	cin => \RAM_controller|Add6~3\,
	combout => \RAM_controller|Add6~4_combout\,
	cout => \RAM_controller|Add6~5\);

-- Location: LCCOMB_X22_Y15_N18
\RAM_controller|Add6~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add6~6_combout\ = (\RAM_controller|v_count_write_aux\(4) & (\RAM_controller|Add6~5\ & VCC)) # (!\RAM_controller|v_count_write_aux\(4) & (!\RAM_controller|Add6~5\))
-- \RAM_controller|Add6~7\ = CARRY((!\RAM_controller|v_count_write_aux\(4) & !\RAM_controller|Add6~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(4),
	datad => VCC,
	cin => \RAM_controller|Add6~5\,
	combout => \RAM_controller|Add6~6_combout\,
	cout => \RAM_controller|Add6~7\);

-- Location: LCCOMB_X22_Y15_N20
\RAM_controller|Add6~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add6~8_combout\ = (\RAM_controller|v_count_write_aux\(5) & ((GND) # (!\RAM_controller|Add6~7\))) # (!\RAM_controller|v_count_write_aux\(5) & (\RAM_controller|Add6~7\ $ (GND)))
-- \RAM_controller|Add6~9\ = CARRY((\RAM_controller|v_count_write_aux\(5)) # (!\RAM_controller|Add6~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|v_count_write_aux\(5),
	datad => VCC,
	cin => \RAM_controller|Add6~7\,
	combout => \RAM_controller|Add6~8_combout\,
	cout => \RAM_controller|Add6~9\);

-- Location: LCCOMB_X22_Y15_N22
\RAM_controller|Add6~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add6~10_combout\ = (\RAM_controller|v_count_write_aux\(6) & (\RAM_controller|Add6~9\ & VCC)) # (!\RAM_controller|v_count_write_aux\(6) & (!\RAM_controller|Add6~9\))
-- \RAM_controller|Add6~11\ = CARRY((!\RAM_controller|v_count_write_aux\(6) & !\RAM_controller|Add6~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(6),
	datad => VCC,
	cin => \RAM_controller|Add6~9\,
	combout => \RAM_controller|Add6~10_combout\,
	cout => \RAM_controller|Add6~11\);

-- Location: LCCOMB_X22_Y15_N24
\RAM_controller|Add6~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add6~12_combout\ = (\RAM_controller|v_count_write_aux\(7) & (\RAM_controller|Add6~11\ $ (GND))) # (!\RAM_controller|v_count_write_aux\(7) & (!\RAM_controller|Add6~11\ & VCC))
-- \RAM_controller|Add6~13\ = CARRY((\RAM_controller|v_count_write_aux\(7) & !\RAM_controller|Add6~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(7),
	datad => VCC,
	cin => \RAM_controller|Add6~11\,
	combout => \RAM_controller|Add6~12_combout\,
	cout => \RAM_controller|Add6~13\);

-- Location: LCCOMB_X22_Y15_N26
\RAM_controller|Add6~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add6~14_combout\ = (\RAM_controller|v_count_write_aux\(8) & (\RAM_controller|Add6~13\ & VCC)) # (!\RAM_controller|v_count_write_aux\(8) & (!\RAM_controller|Add6~13\))
-- \RAM_controller|Add6~15\ = CARRY((!\RAM_controller|v_count_write_aux\(8) & !\RAM_controller|Add6~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|v_count_write_aux\(8),
	datad => VCC,
	cin => \RAM_controller|Add6~13\,
	combout => \RAM_controller|Add6~14_combout\,
	cout => \RAM_controller|Add6~15\);

-- Location: LCCOMB_X22_Y15_N28
\RAM_controller|Add6~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add6~16_combout\ = \RAM_controller|v_count_write_aux\(9) $ (\RAM_controller|Add6~15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(9),
	cin => \RAM_controller|Add6~15\,
	combout => \RAM_controller|Add6~16_combout\);

-- Location: LCCOMB_X21_Y15_N0
\RAM_controller|Add7~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add7~1_cout\ = CARRY(!\RAM_controller|v_count_write_aux\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|v_count_write_aux\(0),
	datad => VCC,
	cout => \RAM_controller|Add7~1_cout\);

-- Location: LCCOMB_X21_Y15_N2
\RAM_controller|Add7~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add7~2_combout\ = (\RAM_controller|Add6~0_combout\ & ((\RAM_controller|Add7~1_cout\) # (GND))) # (!\RAM_controller|Add6~0_combout\ & (!\RAM_controller|Add7~1_cout\))
-- \RAM_controller|Add7~3\ = CARRY((\RAM_controller|Add6~0_combout\) # (!\RAM_controller|Add7~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add6~0_combout\,
	datad => VCC,
	cin => \RAM_controller|Add7~1_cout\,
	combout => \RAM_controller|Add7~2_combout\,
	cout => \RAM_controller|Add7~3\);

-- Location: LCCOMB_X21_Y15_N4
\RAM_controller|Add7~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add7~4_combout\ = (\RAM_controller|Add6~2_combout\ & (!\RAM_controller|Add7~3\ & VCC)) # (!\RAM_controller|Add6~2_combout\ & (\RAM_controller|Add7~3\ $ (GND)))
-- \RAM_controller|Add7~5\ = CARRY((!\RAM_controller|Add6~2_combout\ & !\RAM_controller|Add7~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add6~2_combout\,
	datad => VCC,
	cin => \RAM_controller|Add7~3\,
	combout => \RAM_controller|Add7~4_combout\,
	cout => \RAM_controller|Add7~5\);

-- Location: LCCOMB_X21_Y15_N6
\RAM_controller|Add7~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add7~6_combout\ = (\RAM_controller|Add6~4_combout\ & ((\RAM_controller|Add7~5\) # (GND))) # (!\RAM_controller|Add6~4_combout\ & (!\RAM_controller|Add7~5\))
-- \RAM_controller|Add7~7\ = CARRY((\RAM_controller|Add6~4_combout\) # (!\RAM_controller|Add7~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add6~4_combout\,
	datad => VCC,
	cin => \RAM_controller|Add7~5\,
	combout => \RAM_controller|Add7~6_combout\,
	cout => \RAM_controller|Add7~7\);

-- Location: LCCOMB_X21_Y15_N8
\RAM_controller|Add7~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add7~8_combout\ = (\RAM_controller|Add6~6_combout\ & (!\RAM_controller|Add7~7\ & VCC)) # (!\RAM_controller|Add6~6_combout\ & (\RAM_controller|Add7~7\ $ (GND)))
-- \RAM_controller|Add7~9\ = CARRY((!\RAM_controller|Add6~6_combout\ & !\RAM_controller|Add7~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add6~6_combout\,
	datad => VCC,
	cin => \RAM_controller|Add7~7\,
	combout => \RAM_controller|Add7~8_combout\,
	cout => \RAM_controller|Add7~9\);

-- Location: LCCOMB_X21_Y15_N10
\RAM_controller|Add7~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add7~10_combout\ = (\RAM_controller|Add6~8_combout\ & ((\RAM_controller|Add7~9\) # (GND))) # (!\RAM_controller|Add6~8_combout\ & (!\RAM_controller|Add7~9\))
-- \RAM_controller|Add7~11\ = CARRY((\RAM_controller|Add6~8_combout\) # (!\RAM_controller|Add7~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add6~8_combout\,
	datad => VCC,
	cin => \RAM_controller|Add7~9\,
	combout => \RAM_controller|Add7~10_combout\,
	cout => \RAM_controller|Add7~11\);

-- Location: LCCOMB_X21_Y15_N12
\RAM_controller|Add7~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add7~12_combout\ = (\RAM_controller|Add6~10_combout\ & (!\RAM_controller|Add7~11\ & VCC)) # (!\RAM_controller|Add6~10_combout\ & (\RAM_controller|Add7~11\ $ (GND)))
-- \RAM_controller|Add7~13\ = CARRY((!\RAM_controller|Add6~10_combout\ & !\RAM_controller|Add7~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add6~10_combout\,
	datad => VCC,
	cin => \RAM_controller|Add7~11\,
	combout => \RAM_controller|Add7~12_combout\,
	cout => \RAM_controller|Add7~13\);

-- Location: LCCOMB_X21_Y15_N14
\RAM_controller|Add7~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add7~14_combout\ = (\RAM_controller|Add6~12_combout\ & ((\RAM_controller|Add7~13\) # (GND))) # (!\RAM_controller|Add6~12_combout\ & (!\RAM_controller|Add7~13\))
-- \RAM_controller|Add7~15\ = CARRY((\RAM_controller|Add6~12_combout\) # (!\RAM_controller|Add7~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add6~12_combout\,
	datad => VCC,
	cin => \RAM_controller|Add7~13\,
	combout => \RAM_controller|Add7~14_combout\,
	cout => \RAM_controller|Add7~15\);

-- Location: LCCOMB_X21_Y15_N16
\RAM_controller|Add7~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add7~16_combout\ = (\RAM_controller|Add6~14_combout\ & (!\RAM_controller|Add7~15\ & VCC)) # (!\RAM_controller|Add6~14_combout\ & (\RAM_controller|Add7~15\ $ (GND)))
-- \RAM_controller|Add7~17\ = CARRY((!\RAM_controller|Add6~14_combout\ & !\RAM_controller|Add7~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add6~14_combout\,
	datad => VCC,
	cin => \RAM_controller|Add7~15\,
	combout => \RAM_controller|Add7~16_combout\,
	cout => \RAM_controller|Add7~17\);

-- Location: LCCOMB_X21_Y15_N18
\RAM_controller|Add7~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add7~18_combout\ = \RAM_controller|Add6~16_combout\ $ (!\RAM_controller|Add7~17\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add6~16_combout\,
	cin => \RAM_controller|Add7~17\,
	combout => \RAM_controller|Add7~18_combout\);

-- Location: LCCOMB_X21_Y15_N20
\RAM_controller|Add8~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add8~0_combout\ = (\RAM_controller|v_count_write_aux\(0) & (\RAM_controller|Add7~8_combout\ $ (VCC))) # (!\RAM_controller|v_count_write_aux\(0) & (\RAM_controller|Add7~8_combout\ & VCC))
-- \RAM_controller|Add8~1\ = CARRY((\RAM_controller|v_count_write_aux\(0) & \RAM_controller|Add7~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(0),
	datab => \RAM_controller|Add7~8_combout\,
	datad => VCC,
	combout => \RAM_controller|Add8~0_combout\,
	cout => \RAM_controller|Add8~1\);

-- Location: LCCOMB_X21_Y15_N22
\RAM_controller|Add8~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add8~2_combout\ = (\RAM_controller|Add7~10_combout\ & ((\RAM_controller|Add6~0_combout\ & (\RAM_controller|Add8~1\ & VCC)) # (!\RAM_controller|Add6~0_combout\ & (!\RAM_controller|Add8~1\)))) # (!\RAM_controller|Add7~10_combout\ & 
-- ((\RAM_controller|Add6~0_combout\ & (!\RAM_controller|Add8~1\)) # (!\RAM_controller|Add6~0_combout\ & ((\RAM_controller|Add8~1\) # (GND)))))
-- \RAM_controller|Add8~3\ = CARRY((\RAM_controller|Add7~10_combout\ & (!\RAM_controller|Add6~0_combout\ & !\RAM_controller|Add8~1\)) # (!\RAM_controller|Add7~10_combout\ & ((!\RAM_controller|Add8~1\) # (!\RAM_controller|Add6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add7~10_combout\,
	datab => \RAM_controller|Add6~0_combout\,
	datad => VCC,
	cin => \RAM_controller|Add8~1\,
	combout => \RAM_controller|Add8~2_combout\,
	cout => \RAM_controller|Add8~3\);

-- Location: LCCOMB_X21_Y15_N24
\RAM_controller|Add8~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add8~4_combout\ = ((\RAM_controller|Add7~12_combout\ $ (\RAM_controller|Add6~2_combout\ $ (!\RAM_controller|Add8~3\)))) # (GND)
-- \RAM_controller|Add8~5\ = CARRY((\RAM_controller|Add7~12_combout\ & ((\RAM_controller|Add6~2_combout\) # (!\RAM_controller|Add8~3\))) # (!\RAM_controller|Add7~12_combout\ & (\RAM_controller|Add6~2_combout\ & !\RAM_controller|Add8~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add7~12_combout\,
	datab => \RAM_controller|Add6~2_combout\,
	datad => VCC,
	cin => \RAM_controller|Add8~3\,
	combout => \RAM_controller|Add8~4_combout\,
	cout => \RAM_controller|Add8~5\);

-- Location: LCCOMB_X21_Y15_N26
\RAM_controller|Add8~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add8~6_combout\ = (\RAM_controller|Add6~4_combout\ & ((\RAM_controller|Add7~14_combout\ & (\RAM_controller|Add8~5\ & VCC)) # (!\RAM_controller|Add7~14_combout\ & (!\RAM_controller|Add8~5\)))) # (!\RAM_controller|Add6~4_combout\ & 
-- ((\RAM_controller|Add7~14_combout\ & (!\RAM_controller|Add8~5\)) # (!\RAM_controller|Add7~14_combout\ & ((\RAM_controller|Add8~5\) # (GND)))))
-- \RAM_controller|Add8~7\ = CARRY((\RAM_controller|Add6~4_combout\ & (!\RAM_controller|Add7~14_combout\ & !\RAM_controller|Add8~5\)) # (!\RAM_controller|Add6~4_combout\ & ((!\RAM_controller|Add8~5\) # (!\RAM_controller|Add7~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add6~4_combout\,
	datab => \RAM_controller|Add7~14_combout\,
	datad => VCC,
	cin => \RAM_controller|Add8~5\,
	combout => \RAM_controller|Add8~6_combout\,
	cout => \RAM_controller|Add8~7\);

-- Location: LCCOMB_X21_Y15_N28
\RAM_controller|Add8~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add8~8_combout\ = ((\RAM_controller|Add6~6_combout\ $ (\RAM_controller|Add7~16_combout\ $ (!\RAM_controller|Add8~7\)))) # (GND)
-- \RAM_controller|Add8~9\ = CARRY((\RAM_controller|Add6~6_combout\ & ((\RAM_controller|Add7~16_combout\) # (!\RAM_controller|Add8~7\))) # (!\RAM_controller|Add6~6_combout\ & (\RAM_controller|Add7~16_combout\ & !\RAM_controller|Add8~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add6~6_combout\,
	datab => \RAM_controller|Add7~16_combout\,
	datad => VCC,
	cin => \RAM_controller|Add8~7\,
	combout => \RAM_controller|Add8~8_combout\,
	cout => \RAM_controller|Add8~9\);

-- Location: LCCOMB_X21_Y15_N30
\RAM_controller|Add8~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add8~10_combout\ = \RAM_controller|Add6~8_combout\ $ (\RAM_controller|Add8~9\ $ (\RAM_controller|Add7~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add6~8_combout\,
	datad => \RAM_controller|Add7~18_combout\,
	cin => \RAM_controller|Add8~9\,
	combout => \RAM_controller|Add8~10_combout\);

-- Location: LCCOMB_X17_Y14_N18
\RAM_controller|Add19~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add19~0_combout\ = \RAM_controller|v_count_write_aux\(3) $ (VCC)
-- \RAM_controller|Add19~1\ = CARRY(\RAM_controller|v_count_write_aux\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|v_count_write_aux\(3),
	datad => VCC,
	combout => \RAM_controller|Add19~0_combout\,
	cout => \RAM_controller|Add19~1\);

-- Location: LCCOMB_X17_Y14_N20
\RAM_controller|Add19~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add19~2_combout\ = (\RAM_controller|v_count_write_aux\(4) & (!\RAM_controller|Add19~1\)) # (!\RAM_controller|v_count_write_aux\(4) & ((\RAM_controller|Add19~1\) # (GND)))
-- \RAM_controller|Add19~3\ = CARRY((!\RAM_controller|Add19~1\) # (!\RAM_controller|v_count_write_aux\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(4),
	datad => VCC,
	cin => \RAM_controller|Add19~1\,
	combout => \RAM_controller|Add19~2_combout\,
	cout => \RAM_controller|Add19~3\);

-- Location: LCCOMB_X17_Y14_N22
\RAM_controller|Add19~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add19~4_combout\ = (\RAM_controller|v_count_write_aux\(5) & (\RAM_controller|Add19~3\ $ (GND))) # (!\RAM_controller|v_count_write_aux\(5) & (!\RAM_controller|Add19~3\ & VCC))
-- \RAM_controller|Add19~5\ = CARRY((\RAM_controller|v_count_write_aux\(5) & !\RAM_controller|Add19~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(5),
	datad => VCC,
	cin => \RAM_controller|Add19~3\,
	combout => \RAM_controller|Add19~4_combout\,
	cout => \RAM_controller|Add19~5\);

-- Location: LCCOMB_X17_Y14_N24
\RAM_controller|Add19~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add19~6_combout\ = (\RAM_controller|v_count_write_aux\(6) & (!\RAM_controller|Add19~5\)) # (!\RAM_controller|v_count_write_aux\(6) & ((\RAM_controller|Add19~5\) # (GND)))
-- \RAM_controller|Add19~7\ = CARRY((!\RAM_controller|Add19~5\) # (!\RAM_controller|v_count_write_aux\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|v_count_write_aux\(6),
	datad => VCC,
	cin => \RAM_controller|Add19~5\,
	combout => \RAM_controller|Add19~6_combout\,
	cout => \RAM_controller|Add19~7\);

-- Location: LCCOMB_X17_Y14_N26
\RAM_controller|Add19~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add19~8_combout\ = (\RAM_controller|v_count_write_aux\(7) & ((GND) # (!\RAM_controller|Add19~7\))) # (!\RAM_controller|v_count_write_aux\(7) & (\RAM_controller|Add19~7\ $ (GND)))
-- \RAM_controller|Add19~9\ = CARRY((\RAM_controller|v_count_write_aux\(7)) # (!\RAM_controller|Add19~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|v_count_write_aux\(7),
	datad => VCC,
	cin => \RAM_controller|Add19~7\,
	combout => \RAM_controller|Add19~8_combout\,
	cout => \RAM_controller|Add19~9\);

-- Location: LCCOMB_X17_Y14_N28
\RAM_controller|Add19~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add19~10_combout\ = (\RAM_controller|v_count_write_aux\(8) & (!\RAM_controller|Add19~9\)) # (!\RAM_controller|v_count_write_aux\(8) & ((\RAM_controller|Add19~9\) # (GND)))
-- \RAM_controller|Add19~11\ = CARRY((!\RAM_controller|Add19~9\) # (!\RAM_controller|v_count_write_aux\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|v_count_write_aux\(8),
	datad => VCC,
	cin => \RAM_controller|Add19~9\,
	combout => \RAM_controller|Add19~10_combout\,
	cout => \RAM_controller|Add19~11\);

-- Location: LCCOMB_X17_Y14_N30
\RAM_controller|Add19~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add19~12_combout\ = \RAM_controller|Add19~11\ $ (\RAM_controller|v_count_write_aux\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \RAM_controller|v_count_write_aux\(9),
	cin => \RAM_controller|Add19~11\,
	combout => \RAM_controller|Add19~12_combout\);

-- Location: LCCOMB_X17_Y15_N0
\RAM_controller|Add20~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add20~1_cout\ = CARRY(!\RAM_controller|v_count_write_aux\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(0),
	datad => VCC,
	cout => \RAM_controller|Add20~1_cout\);

-- Location: LCCOMB_X17_Y15_N2
\RAM_controller|Add20~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add20~2_combout\ = (\RAM_controller|v_count_write_aux\(1) & ((\RAM_controller|Add20~1_cout\) # (GND))) # (!\RAM_controller|v_count_write_aux\(1) & (!\RAM_controller|Add20~1_cout\))
-- \RAM_controller|Add20~3\ = CARRY((\RAM_controller|v_count_write_aux\(1)) # (!\RAM_controller|Add20~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(1),
	datad => VCC,
	cin => \RAM_controller|Add20~1_cout\,
	combout => \RAM_controller|Add20~2_combout\,
	cout => \RAM_controller|Add20~3\);

-- Location: LCCOMB_X17_Y15_N4
\RAM_controller|Add20~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add20~4_combout\ = (\RAM_controller|v_count_write_aux\(2) & (!\RAM_controller|Add20~3\ & VCC)) # (!\RAM_controller|v_count_write_aux\(2) & (\RAM_controller|Add20~3\ $ (GND)))
-- \RAM_controller|Add20~5\ = CARRY((!\RAM_controller|v_count_write_aux\(2) & !\RAM_controller|Add20~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(2),
	datad => VCC,
	cin => \RAM_controller|Add20~3\,
	combout => \RAM_controller|Add20~4_combout\,
	cout => \RAM_controller|Add20~5\);

-- Location: LCCOMB_X17_Y15_N6
\RAM_controller|Add20~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add20~6_combout\ = (\RAM_controller|Add19~0_combout\ & ((\RAM_controller|Add20~5\) # (GND))) # (!\RAM_controller|Add19~0_combout\ & (!\RAM_controller|Add20~5\))
-- \RAM_controller|Add20~7\ = CARRY((\RAM_controller|Add19~0_combout\) # (!\RAM_controller|Add20~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add19~0_combout\,
	datad => VCC,
	cin => \RAM_controller|Add20~5\,
	combout => \RAM_controller|Add20~6_combout\,
	cout => \RAM_controller|Add20~7\);

-- Location: LCCOMB_X17_Y15_N8
\RAM_controller|Add20~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add20~8_combout\ = (\RAM_controller|Add19~2_combout\ & (!\RAM_controller|Add20~7\ & VCC)) # (!\RAM_controller|Add19~2_combout\ & (\RAM_controller|Add20~7\ $ (GND)))
-- \RAM_controller|Add20~9\ = CARRY((!\RAM_controller|Add19~2_combout\ & !\RAM_controller|Add20~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add19~2_combout\,
	datad => VCC,
	cin => \RAM_controller|Add20~7\,
	combout => \RAM_controller|Add20~8_combout\,
	cout => \RAM_controller|Add20~9\);

-- Location: LCCOMB_X17_Y15_N10
\RAM_controller|Add20~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add20~10_combout\ = (\RAM_controller|Add19~4_combout\ & ((\RAM_controller|Add20~9\) # (GND))) # (!\RAM_controller|Add19~4_combout\ & (!\RAM_controller|Add20~9\))
-- \RAM_controller|Add20~11\ = CARRY((\RAM_controller|Add19~4_combout\) # (!\RAM_controller|Add20~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add19~4_combout\,
	datad => VCC,
	cin => \RAM_controller|Add20~9\,
	combout => \RAM_controller|Add20~10_combout\,
	cout => \RAM_controller|Add20~11\);

-- Location: LCCOMB_X17_Y15_N12
\RAM_controller|Add20~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add20~12_combout\ = (\RAM_controller|Add19~6_combout\ & (!\RAM_controller|Add20~11\ & VCC)) # (!\RAM_controller|Add19~6_combout\ & (\RAM_controller|Add20~11\ $ (GND)))
-- \RAM_controller|Add20~13\ = CARRY((!\RAM_controller|Add19~6_combout\ & !\RAM_controller|Add20~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add19~6_combout\,
	datad => VCC,
	cin => \RAM_controller|Add20~11\,
	combout => \RAM_controller|Add20~12_combout\,
	cout => \RAM_controller|Add20~13\);

-- Location: LCCOMB_X17_Y15_N14
\RAM_controller|Add20~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add20~14_combout\ = (\RAM_controller|Add19~8_combout\ & ((\RAM_controller|Add20~13\) # (GND))) # (!\RAM_controller|Add19~8_combout\ & (!\RAM_controller|Add20~13\))
-- \RAM_controller|Add20~15\ = CARRY((\RAM_controller|Add19~8_combout\) # (!\RAM_controller|Add20~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add19~8_combout\,
	datad => VCC,
	cin => \RAM_controller|Add20~13\,
	combout => \RAM_controller|Add20~14_combout\,
	cout => \RAM_controller|Add20~15\);

-- Location: LCCOMB_X17_Y15_N16
\RAM_controller|Add20~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add20~16_combout\ = (\RAM_controller|Add19~10_combout\ & (!\RAM_controller|Add20~15\ & VCC)) # (!\RAM_controller|Add19~10_combout\ & (\RAM_controller|Add20~15\ $ (GND)))
-- \RAM_controller|Add20~17\ = CARRY((!\RAM_controller|Add19~10_combout\ & !\RAM_controller|Add20~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add19~10_combout\,
	datad => VCC,
	cin => \RAM_controller|Add20~15\,
	combout => \RAM_controller|Add20~16_combout\,
	cout => \RAM_controller|Add20~17\);

-- Location: LCCOMB_X17_Y15_N18
\RAM_controller|Add20~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add20~18_combout\ = \RAM_controller|Add19~12_combout\ $ (!\RAM_controller|Add20~17\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add19~12_combout\,
	cin => \RAM_controller|Add20~17\,
	combout => \RAM_controller|Add20~18_combout\);

-- Location: LCCOMB_X17_Y15_N20
\RAM_controller|Add21~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add21~0_combout\ = (\RAM_controller|v_count_write_aux\(0) & (\RAM_controller|Add20~8_combout\ $ (VCC))) # (!\RAM_controller|v_count_write_aux\(0) & (\RAM_controller|Add20~8_combout\ & VCC))
-- \RAM_controller|Add21~1\ = CARRY((\RAM_controller|v_count_write_aux\(0) & \RAM_controller|Add20~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(0),
	datab => \RAM_controller|Add20~8_combout\,
	datad => VCC,
	combout => \RAM_controller|Add21~0_combout\,
	cout => \RAM_controller|Add21~1\);

-- Location: LCCOMB_X17_Y15_N22
\RAM_controller|Add21~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add21~2_combout\ = (\RAM_controller|Add20~10_combout\ & ((\RAM_controller|v_count_write_aux\(1) & (\RAM_controller|Add21~1\ & VCC)) # (!\RAM_controller|v_count_write_aux\(1) & (!\RAM_controller|Add21~1\)))) # 
-- (!\RAM_controller|Add20~10_combout\ & ((\RAM_controller|v_count_write_aux\(1) & (!\RAM_controller|Add21~1\)) # (!\RAM_controller|v_count_write_aux\(1) & ((\RAM_controller|Add21~1\) # (GND)))))
-- \RAM_controller|Add21~3\ = CARRY((\RAM_controller|Add20~10_combout\ & (!\RAM_controller|v_count_write_aux\(1) & !\RAM_controller|Add21~1\)) # (!\RAM_controller|Add20~10_combout\ & ((!\RAM_controller|Add21~1\) # (!\RAM_controller|v_count_write_aux\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add20~10_combout\,
	datab => \RAM_controller|v_count_write_aux\(1),
	datad => VCC,
	cin => \RAM_controller|Add21~1\,
	combout => \RAM_controller|Add21~2_combout\,
	cout => \RAM_controller|Add21~3\);

-- Location: LCCOMB_X17_Y15_N24
\RAM_controller|Add21~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add21~4_combout\ = ((\RAM_controller|Add20~12_combout\ $ (\RAM_controller|v_count_write_aux\(2) $ (!\RAM_controller|Add21~3\)))) # (GND)
-- \RAM_controller|Add21~5\ = CARRY((\RAM_controller|Add20~12_combout\ & ((\RAM_controller|v_count_write_aux\(2)) # (!\RAM_controller|Add21~3\))) # (!\RAM_controller|Add20~12_combout\ & (\RAM_controller|v_count_write_aux\(2) & !\RAM_controller|Add21~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add20~12_combout\,
	datab => \RAM_controller|v_count_write_aux\(2),
	datad => VCC,
	cin => \RAM_controller|Add21~3\,
	combout => \RAM_controller|Add21~4_combout\,
	cout => \RAM_controller|Add21~5\);

-- Location: LCCOMB_X17_Y15_N26
\RAM_controller|Add21~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add21~6_combout\ = (\RAM_controller|Add19~0_combout\ & ((\RAM_controller|Add20~14_combout\ & (\RAM_controller|Add21~5\ & VCC)) # (!\RAM_controller|Add20~14_combout\ & (!\RAM_controller|Add21~5\)))) # (!\RAM_controller|Add19~0_combout\ & 
-- ((\RAM_controller|Add20~14_combout\ & (!\RAM_controller|Add21~5\)) # (!\RAM_controller|Add20~14_combout\ & ((\RAM_controller|Add21~5\) # (GND)))))
-- \RAM_controller|Add21~7\ = CARRY((\RAM_controller|Add19~0_combout\ & (!\RAM_controller|Add20~14_combout\ & !\RAM_controller|Add21~5\)) # (!\RAM_controller|Add19~0_combout\ & ((!\RAM_controller|Add21~5\) # (!\RAM_controller|Add20~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add19~0_combout\,
	datab => \RAM_controller|Add20~14_combout\,
	datad => VCC,
	cin => \RAM_controller|Add21~5\,
	combout => \RAM_controller|Add21~6_combout\,
	cout => \RAM_controller|Add21~7\);

-- Location: LCCOMB_X17_Y15_N28
\RAM_controller|Add21~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add21~8_combout\ = ((\RAM_controller|Add19~2_combout\ $ (\RAM_controller|Add20~16_combout\ $ (!\RAM_controller|Add21~7\)))) # (GND)
-- \RAM_controller|Add21~9\ = CARRY((\RAM_controller|Add19~2_combout\ & ((\RAM_controller|Add20~16_combout\) # (!\RAM_controller|Add21~7\))) # (!\RAM_controller|Add19~2_combout\ & (\RAM_controller|Add20~16_combout\ & !\RAM_controller|Add21~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add19~2_combout\,
	datab => \RAM_controller|Add20~16_combout\,
	datad => VCC,
	cin => \RAM_controller|Add21~7\,
	combout => \RAM_controller|Add21~8_combout\,
	cout => \RAM_controller|Add21~9\);

-- Location: LCCOMB_X17_Y15_N30
\RAM_controller|Add21~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add21~15_combout\ = \RAM_controller|Add20~18_combout\ $ (\RAM_controller|Add19~4_combout\ $ (\RAM_controller|Add21~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add20~18_combout\,
	datab => \RAM_controller|Add19~4_combout\,
	cin => \RAM_controller|Add21~9\,
	combout => \RAM_controller|Add21~15_combout\);

-- Location: LCCOMB_X17_Y17_N22
\RAM_controller|Add21~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add21~17_combout\ = (\RAM_controller|Write_addressing~7_combout\ & (\RAM_controller|Add8~10_combout\)) # (!\RAM_controller|Write_addressing~7_combout\ & ((\RAM_controller|Add21~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Write_addressing~7_combout\,
	datac => \RAM_controller|Add8~10_combout\,
	datad => \RAM_controller|Add21~15_combout\,
	combout => \RAM_controller|Add21~17_combout\);

-- Location: LCCOMB_X16_Y15_N20
\RAM_controller|Add21~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add21~10_combout\ = (\RAM_controller|Write_addressing~7_combout\ & (\RAM_controller|Add8~8_combout\)) # (!\RAM_controller|Write_addressing~7_combout\ & ((\RAM_controller|Add21~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Write_addressing~7_combout\,
	datac => \RAM_controller|Add8~8_combout\,
	datad => \RAM_controller|Add21~8_combout\,
	combout => \RAM_controller|Add21~10_combout\);

-- Location: LCCOMB_X16_Y15_N30
\RAM_controller|Add21~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add21~11_combout\ = (\RAM_controller|Write_addressing~7_combout\ & (\RAM_controller|Add8~6_combout\)) # (!\RAM_controller|Write_addressing~7_combout\ & ((\RAM_controller|Add21~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Write_addressing~7_combout\,
	datac => \RAM_controller|Add8~6_combout\,
	datad => \RAM_controller|Add21~6_combout\,
	combout => \RAM_controller|Add21~11_combout\);

-- Location: LCCOMB_X16_Y15_N28
\RAM_controller|Add21~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add21~12_combout\ = (\RAM_controller|Write_addressing~7_combout\ & (\RAM_controller|Add8~4_combout\)) # (!\RAM_controller|Write_addressing~7_combout\ & ((\RAM_controller|Add21~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Write_addressing~7_combout\,
	datac => \RAM_controller|Add8~4_combout\,
	datad => \RAM_controller|Add21~4_combout\,
	combout => \RAM_controller|Add21~12_combout\);

-- Location: LCCOMB_X16_Y15_N26
\RAM_controller|Add21~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add21~13_combout\ = (\RAM_controller|Write_addressing~6_combout\ & ((\RAM_controller|LessThan6~1_combout\ & (\RAM_controller|Add21~2_combout\)) # (!\RAM_controller|LessThan6~1_combout\ & ((\RAM_controller|Add8~2_combout\))))) # 
-- (!\RAM_controller|Write_addressing~6_combout\ & (\RAM_controller|Add21~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Write_addressing~6_combout\,
	datab => \RAM_controller|Add21~2_combout\,
	datac => \RAM_controller|LessThan6~1_combout\,
	datad => \RAM_controller|Add8~2_combout\,
	combout => \RAM_controller|Add21~13_combout\);

-- Location: LCCOMB_X19_Y15_N14
\RAM_controller|Add21~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add21~14_combout\ = (\RAM_controller|LessThan6~1_combout\ & (((\RAM_controller|Add21~0_combout\)))) # (!\RAM_controller|LessThan6~1_combout\ & ((\RAM_controller|Write_addressing~6_combout\ & (\RAM_controller|Add8~0_combout\)) # 
-- (!\RAM_controller|Write_addressing~6_combout\ & ((\RAM_controller|Add21~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add8~0_combout\,
	datab => \RAM_controller|LessThan6~1_combout\,
	datac => \RAM_controller|Add21~0_combout\,
	datad => \RAM_controller|Write_addressing~6_combout\,
	combout => \RAM_controller|Add21~14_combout\);

-- Location: LCCOMB_X16_Y16_N16
\RAM_controller|Add9~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add9~0_combout\ = (\RAM_controller|LessThan6~1_combout\ & (((\RAM_controller|Add20~6_combout\)))) # (!\RAM_controller|LessThan6~1_combout\ & ((\RAM_controller|Write_addressing~6_combout\ & (\RAM_controller|Add7~6_combout\)) # 
-- (!\RAM_controller|Write_addressing~6_combout\ & ((\RAM_controller|Add20~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan6~1_combout\,
	datab => \RAM_controller|Write_addressing~6_combout\,
	datac => \RAM_controller|Add7~6_combout\,
	datad => \RAM_controller|Add20~6_combout\,
	combout => \RAM_controller|Add9~0_combout\);

-- Location: LCCOMB_X16_Y16_N10
\RAM_controller|Add9~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add9~1_combout\ = (\RAM_controller|Write_addressing~6_combout\ & ((\RAM_controller|LessThan6~1_combout\ & ((\RAM_controller|Add20~4_combout\))) # (!\RAM_controller|LessThan6~1_combout\ & (\RAM_controller|Add7~4_combout\)))) # 
-- (!\RAM_controller|Write_addressing~6_combout\ & (((\RAM_controller|Add20~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add7~4_combout\,
	datab => \RAM_controller|Write_addressing~6_combout\,
	datac => \RAM_controller|Add20~4_combout\,
	datad => \RAM_controller|LessThan6~1_combout\,
	combout => \RAM_controller|Add9~1_combout\);

-- Location: LCCOMB_X16_Y16_N30
\RAM_controller|Add9~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add9~2_combout\ = (\RAM_controller|Write_addressing~6_combout\ & ((\RAM_controller|LessThan6~1_combout\ & (\RAM_controller|Add20~2_combout\)) # (!\RAM_controller|LessThan6~1_combout\ & ((\RAM_controller|Add7~2_combout\))))) # 
-- (!\RAM_controller|Write_addressing~6_combout\ & (\RAM_controller|Add20~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Write_addressing~6_combout\,
	datab => \RAM_controller|Add20~2_combout\,
	datac => \RAM_controller|Add7~2_combout\,
	datad => \RAM_controller|LessThan6~1_combout\,
	combout => \RAM_controller|Add9~2_combout\);

-- Location: LCCOMB_X16_Y15_N0
\RAM_controller|Add9~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add9~3_combout\ = (\RAM_controller|Add14~10_combout\ & (\RAM_controller|v_count_write_aux\(0) $ (VCC))) # (!\RAM_controller|Add14~10_combout\ & (\RAM_controller|v_count_write_aux\(0) & VCC))
-- \RAM_controller|Add9~4\ = CARRY((\RAM_controller|Add14~10_combout\ & \RAM_controller|v_count_write_aux\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add14~10_combout\,
	datab => \RAM_controller|v_count_write_aux\(0),
	datad => VCC,
	combout => \RAM_controller|Add9~3_combout\,
	cout => \RAM_controller|Add9~4\);

-- Location: LCCOMB_X16_Y15_N2
\RAM_controller|Add9~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add9~5_combout\ = (\RAM_controller|Add9~2_combout\ & ((\RAM_controller|Add14~12_combout\ & (\RAM_controller|Add9~4\ & VCC)) # (!\RAM_controller|Add14~12_combout\ & (!\RAM_controller|Add9~4\)))) # (!\RAM_controller|Add9~2_combout\ & 
-- ((\RAM_controller|Add14~12_combout\ & (!\RAM_controller|Add9~4\)) # (!\RAM_controller|Add14~12_combout\ & ((\RAM_controller|Add9~4\) # (GND)))))
-- \RAM_controller|Add9~6\ = CARRY((\RAM_controller|Add9~2_combout\ & (!\RAM_controller|Add14~12_combout\ & !\RAM_controller|Add9~4\)) # (!\RAM_controller|Add9~2_combout\ & ((!\RAM_controller|Add9~4\) # (!\RAM_controller|Add14~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add9~2_combout\,
	datab => \RAM_controller|Add14~12_combout\,
	datad => VCC,
	cin => \RAM_controller|Add9~4\,
	combout => \RAM_controller|Add9~5_combout\,
	cout => \RAM_controller|Add9~6\);

-- Location: LCCOMB_X16_Y15_N4
\RAM_controller|Add9~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add9~7_combout\ = ((\RAM_controller|Add14~14_combout\ $ (\RAM_controller|Add9~1_combout\ $ (!\RAM_controller|Add9~6\)))) # (GND)
-- \RAM_controller|Add9~8\ = CARRY((\RAM_controller|Add14~14_combout\ & ((\RAM_controller|Add9~1_combout\) # (!\RAM_controller|Add9~6\))) # (!\RAM_controller|Add14~14_combout\ & (\RAM_controller|Add9~1_combout\ & !\RAM_controller|Add9~6\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add14~14_combout\,
	datab => \RAM_controller|Add9~1_combout\,
	datad => VCC,
	cin => \RAM_controller|Add9~6\,
	combout => \RAM_controller|Add9~7_combout\,
	cout => \RAM_controller|Add9~8\);

-- Location: LCCOMB_X16_Y15_N6
\RAM_controller|Add9~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add9~9_combout\ = (\RAM_controller|Add9~0_combout\ & ((\RAM_controller|Add14~16_combout\ & (\RAM_controller|Add9~8\ & VCC)) # (!\RAM_controller|Add14~16_combout\ & (!\RAM_controller|Add9~8\)))) # (!\RAM_controller|Add9~0_combout\ & 
-- ((\RAM_controller|Add14~16_combout\ & (!\RAM_controller|Add9~8\)) # (!\RAM_controller|Add14~16_combout\ & ((\RAM_controller|Add9~8\) # (GND)))))
-- \RAM_controller|Add9~10\ = CARRY((\RAM_controller|Add9~0_combout\ & (!\RAM_controller|Add14~16_combout\ & !\RAM_controller|Add9~8\)) # (!\RAM_controller|Add9~0_combout\ & ((!\RAM_controller|Add9~8\) # (!\RAM_controller|Add14~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add9~0_combout\,
	datab => \RAM_controller|Add14~16_combout\,
	datad => VCC,
	cin => \RAM_controller|Add9~8\,
	combout => \RAM_controller|Add9~9_combout\,
	cout => \RAM_controller|Add9~10\);

-- Location: LCCOMB_X16_Y15_N8
\RAM_controller|Add9~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add9~11_combout\ = ((\RAM_controller|Add21~14_combout\ $ (\RAM_controller|Add14~18_combout\ $ (!\RAM_controller|Add9~10\)))) # (GND)
-- \RAM_controller|Add9~12\ = CARRY((\RAM_controller|Add21~14_combout\ & ((\RAM_controller|Add14~18_combout\) # (!\RAM_controller|Add9~10\))) # (!\RAM_controller|Add21~14_combout\ & (\RAM_controller|Add14~18_combout\ & !\RAM_controller|Add9~10\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add21~14_combout\,
	datab => \RAM_controller|Add14~18_combout\,
	datad => VCC,
	cin => \RAM_controller|Add9~10\,
	combout => \RAM_controller|Add9~11_combout\,
	cout => \RAM_controller|Add9~12\);

-- Location: LCCOMB_X16_Y15_N10
\RAM_controller|Add9~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add9~13_combout\ = (\RAM_controller|Add21~13_combout\ & (!\RAM_controller|Add9~12\)) # (!\RAM_controller|Add21~13_combout\ & ((\RAM_controller|Add9~12\) # (GND)))
-- \RAM_controller|Add9~14\ = CARRY((!\RAM_controller|Add9~12\) # (!\RAM_controller|Add21~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add21~13_combout\,
	datad => VCC,
	cin => \RAM_controller|Add9~12\,
	combout => \RAM_controller|Add9~13_combout\,
	cout => \RAM_controller|Add9~14\);

-- Location: LCCOMB_X16_Y15_N12
\RAM_controller|Add9~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add9~15_combout\ = (\RAM_controller|Add21~12_combout\ & (\RAM_controller|Add9~14\ $ (GND))) # (!\RAM_controller|Add21~12_combout\ & (!\RAM_controller|Add9~14\ & VCC))
-- \RAM_controller|Add9~16\ = CARRY((\RAM_controller|Add21~12_combout\ & !\RAM_controller|Add9~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add21~12_combout\,
	datad => VCC,
	cin => \RAM_controller|Add9~14\,
	combout => \RAM_controller|Add9~15_combout\,
	cout => \RAM_controller|Add9~16\);

-- Location: LCCOMB_X16_Y15_N14
\RAM_controller|Add9~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add9~17_combout\ = (\RAM_controller|Add21~11_combout\ & (!\RAM_controller|Add9~16\)) # (!\RAM_controller|Add21~11_combout\ & ((\RAM_controller|Add9~16\) # (GND)))
-- \RAM_controller|Add9~18\ = CARRY((!\RAM_controller|Add9~16\) # (!\RAM_controller|Add21~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add21~11_combout\,
	datad => VCC,
	cin => \RAM_controller|Add9~16\,
	combout => \RAM_controller|Add9~17_combout\,
	cout => \RAM_controller|Add9~18\);

-- Location: LCCOMB_X16_Y15_N16
\RAM_controller|Add9~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add9~19_combout\ = (\RAM_controller|Add21~10_combout\ & (\RAM_controller|Add9~18\ $ (GND))) # (!\RAM_controller|Add21~10_combout\ & (!\RAM_controller|Add9~18\ & VCC))
-- \RAM_controller|Add9~20\ = CARRY((\RAM_controller|Add21~10_combout\ & !\RAM_controller|Add9~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add21~10_combout\,
	datad => VCC,
	cin => \RAM_controller|Add9~18\,
	combout => \RAM_controller|Add9~19_combout\,
	cout => \RAM_controller|Add9~20\);

-- Location: LCCOMB_X16_Y15_N18
\RAM_controller|Add9~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add9~22_combout\ = \RAM_controller|Add9~20\ $ (\RAM_controller|Add21~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \RAM_controller|Add21~17_combout\,
	cin => \RAM_controller|Add9~20\,
	combout => \RAM_controller|Add9~22_combout\);

-- Location: LCCOMB_X16_Y15_N22
\RAM_controller|Add9~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add9~24_combout\ = (\RAM_controller|writeDir_16[13]~0_combout\ & \RAM_controller|Add9~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeDir_16[13]~0_combout\,
	datad => \RAM_controller|Add9~22_combout\,
	combout => \RAM_controller|Add9~24_combout\);

-- Location: LCCOMB_X17_Y19_N8
\RAM_controller|writeDir_16[14]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_16\(14) = (GLOBAL(\RAM_controller|writeDir_16[14]~2clkctrl_outclk\) & ((\RAM_controller|Add9~24_combout\))) # (!GLOBAL(\RAM_controller|writeDir_16[14]~2clkctrl_outclk\) & (\RAM_controller|writeDir_16\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|writeDir_16\(14),
	datac => \RAM_controller|writeDir_16[14]~2clkctrl_outclk\,
	datad => \RAM_controller|Add9~24_combout\,
	combout => \RAM_controller|writeDir_16\(14));

-- Location: LCCOMB_X16_Y15_N24
\RAM_controller|Add9~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add9~21_combout\ = (\RAM_controller|writeDir_16[13]~0_combout\ & \RAM_controller|Add9~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeDir_16[13]~0_combout\,
	datad => \RAM_controller|Add9~19_combout\,
	combout => \RAM_controller|Add9~21_combout\);

-- Location: LCCOMB_X17_Y19_N26
\RAM_controller|writeDir_16[13]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_16\(13) = (GLOBAL(\RAM_controller|writeDir_16[14]~2clkctrl_outclk\) & ((\RAM_controller|Add9~21_combout\))) # (!GLOBAL(\RAM_controller|writeDir_16[14]~2clkctrl_outclk\) & (\RAM_controller|writeDir_16\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeDir_16\(13),
	datac => \RAM_controller|Add9~21_combout\,
	datad => \RAM_controller|writeDir_16[14]~2clkctrl_outclk\,
	combout => \RAM_controller|writeDir_16\(13));

-- Location: LCCOMB_X21_Y13_N26
\RAM_controller|writeEna_16~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeEna_16~0_combout\ = (\RAM_controller|v_count_write_aux\(8) & (!\RAM_controller|LessThan9~1_combout\ & ((\RAM_controller|LessThan8~0_combout\) # (\RAM_controller|v_count_write_aux\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|v_count_write_aux\(8),
	datab => \RAM_controller|LessThan8~0_combout\,
	datac => \RAM_controller|v_count_write_aux\(7),
	datad => \RAM_controller|LessThan9~1_combout\,
	combout => \RAM_controller|writeEna_16~0_combout\);

-- Location: LCCOMB_X17_Y19_N16
\RAM_controller|writeEna_16~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeEna_16~1_combout\ = (\RAM_controller|Write_addressing~6_combout\ & (!\RAM_controller|Write_addressing~4_combout\ & ((\RAM_controller|writeEna_16~0_combout\) # (!\RAM_controller|LessThan6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan6~1_combout\,
	datab => \RAM_controller|writeEna_16~0_combout\,
	datac => \RAM_controller|Write_addressing~6_combout\,
	datad => \RAM_controller|Write_addressing~4_combout\,
	combout => \RAM_controller|writeEna_16~1_combout\);

-- Location: LCCOMB_X17_Y19_N14
\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode183w[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode183w\(2) = (!\RAM_controller|writeDir_16\(14) & (\RAM_controller|writeDir_16\(13) & \RAM_controller|writeEna_16~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeDir_16\(14),
	datac => \RAM_controller|writeDir_16\(13),
	datad => \RAM_controller|writeEna_16~1_combout\,
	combout => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode183w\(2));

-- Location: LCCOMB_X14_Y20_N12
\RAM_controller|readEna_16~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readEna_16~1_combout\ = (\RAM_controller|readEna_16~0_combout\ & (!\VGA_controller|Vcount\(9) & ((!\RAM_controller|LessThan20~1_combout\)))) # (!\RAM_controller|readEna_16~0_combout\ & ((\RAM_controller|LessThan23~0_combout\) # 
-- ((!\VGA_controller|Vcount\(9) & !\RAM_controller|LessThan20~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|readEna_16~0_combout\,
	datab => \VGA_controller|Vcount\(9),
	datac => \RAM_controller|LessThan23~0_combout\,
	datad => \RAM_controller|LessThan20~1_combout\,
	combout => \RAM_controller|readEna_16~1_combout\);

-- Location: LCCOMB_X12_Y23_N18
\RAM_controller|readEna_16~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readEna_16~2_combout\ = (\RAM_controller|readEna_16~1_combout\ & (!\RAM_controller|read_addressing~1_combout\ & \RAM_controller|ReadEna~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|readEna_16~1_combout\,
	datac => \RAM_controller|read_addressing~1_combout\,
	datad => \RAM_controller|ReadEna~3_combout\,
	combout => \RAM_controller|readEna_16~2_combout\);

-- Location: LCCOMB_X15_Y22_N0
\RAM_controller|Add32~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add32~0_combout\ = \VGA_controller|Vcount\(1) $ (VCC)
-- \RAM_controller|Add32~1\ = CARRY(\VGA_controller|Vcount\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(1),
	datad => VCC,
	combout => \RAM_controller|Add32~0_combout\,
	cout => \RAM_controller|Add32~1\);

-- Location: LCCOMB_X15_Y22_N2
\RAM_controller|Add32~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add32~2_combout\ = (\VGA_controller|Vcount\(2) & (\RAM_controller|Add32~1\ & VCC)) # (!\VGA_controller|Vcount\(2) & (!\RAM_controller|Add32~1\))
-- \RAM_controller|Add32~3\ = CARRY((!\VGA_controller|Vcount\(2) & !\RAM_controller|Add32~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(2),
	datad => VCC,
	cin => \RAM_controller|Add32~1\,
	combout => \RAM_controller|Add32~2_combout\,
	cout => \RAM_controller|Add32~3\);

-- Location: LCCOMB_X15_Y22_N4
\RAM_controller|Add32~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add32~4_combout\ = (\VGA_controller|Vcount\(3) & (\RAM_controller|Add32~3\ $ (GND))) # (!\VGA_controller|Vcount\(3) & (!\RAM_controller|Add32~3\ & VCC))
-- \RAM_controller|Add32~5\ = CARRY((\VGA_controller|Vcount\(3) & !\RAM_controller|Add32~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(3),
	datad => VCC,
	cin => \RAM_controller|Add32~3\,
	combout => \RAM_controller|Add32~4_combout\,
	cout => \RAM_controller|Add32~5\);

-- Location: LCCOMB_X15_Y22_N6
\RAM_controller|Add32~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add32~6_combout\ = (\VGA_controller|Vcount\(4) & (\RAM_controller|Add32~5\ & VCC)) # (!\VGA_controller|Vcount\(4) & (!\RAM_controller|Add32~5\))
-- \RAM_controller|Add32~7\ = CARRY((!\VGA_controller|Vcount\(4) & !\RAM_controller|Add32~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(4),
	datad => VCC,
	cin => \RAM_controller|Add32~5\,
	combout => \RAM_controller|Add32~6_combout\,
	cout => \RAM_controller|Add32~7\);

-- Location: LCCOMB_X15_Y22_N8
\RAM_controller|Add32~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add32~8_combout\ = (\VGA_controller|Vcount\(5) & ((GND) # (!\RAM_controller|Add32~7\))) # (!\VGA_controller|Vcount\(5) & (\RAM_controller|Add32~7\ $ (GND)))
-- \RAM_controller|Add32~9\ = CARRY((\VGA_controller|Vcount\(5)) # (!\RAM_controller|Add32~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(5),
	datad => VCC,
	cin => \RAM_controller|Add32~7\,
	combout => \RAM_controller|Add32~8_combout\,
	cout => \RAM_controller|Add32~9\);

-- Location: LCCOMB_X15_Y22_N10
\RAM_controller|Add32~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add32~10_combout\ = (\VGA_controller|Vcount\(6) & (\RAM_controller|Add32~9\ & VCC)) # (!\VGA_controller|Vcount\(6) & (!\RAM_controller|Add32~9\))
-- \RAM_controller|Add32~11\ = CARRY((!\VGA_controller|Vcount\(6) & !\RAM_controller|Add32~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(6),
	datad => VCC,
	cin => \RAM_controller|Add32~9\,
	combout => \RAM_controller|Add32~10_combout\,
	cout => \RAM_controller|Add32~11\);

-- Location: LCCOMB_X15_Y22_N12
\RAM_controller|Add32~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add32~12_combout\ = (\VGA_controller|Vcount\(7) & (\RAM_controller|Add32~11\ $ (GND))) # (!\VGA_controller|Vcount\(7) & (!\RAM_controller|Add32~11\ & VCC))
-- \RAM_controller|Add32~13\ = CARRY((\VGA_controller|Vcount\(7) & !\RAM_controller|Add32~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(7),
	datad => VCC,
	cin => \RAM_controller|Add32~11\,
	combout => \RAM_controller|Add32~12_combout\,
	cout => \RAM_controller|Add32~13\);

-- Location: LCCOMB_X15_Y22_N14
\RAM_controller|Add32~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add32~14_combout\ = (\VGA_controller|Vcount\(8) & (\RAM_controller|Add32~13\ & VCC)) # (!\VGA_controller|Vcount\(8) & (!\RAM_controller|Add32~13\))
-- \RAM_controller|Add32~15\ = CARRY((!\VGA_controller|Vcount\(8) & !\RAM_controller|Add32~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(8),
	datad => VCC,
	cin => \RAM_controller|Add32~13\,
	combout => \RAM_controller|Add32~14_combout\,
	cout => \RAM_controller|Add32~15\);

-- Location: LCCOMB_X15_Y22_N16
\RAM_controller|Add32~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add32~16_combout\ = \RAM_controller|Add32~15\ $ (\VGA_controller|Vcount\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \VGA_controller|Vcount\(9),
	cin => \RAM_controller|Add32~15\,
	combout => \RAM_controller|Add32~16_combout\);

-- Location: LCCOMB_X14_Y23_N0
\RAM_controller|Add33~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add33~1_cout\ = CARRY(!\VGA_controller|Vcount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(0),
	datad => VCC,
	cout => \RAM_controller|Add33~1_cout\);

-- Location: LCCOMB_X14_Y23_N2
\RAM_controller|Add33~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add33~2_combout\ = (\RAM_controller|Add32~0_combout\ & ((\RAM_controller|Add33~1_cout\) # (GND))) # (!\RAM_controller|Add32~0_combout\ & (!\RAM_controller|Add33~1_cout\))
-- \RAM_controller|Add33~3\ = CARRY((\RAM_controller|Add32~0_combout\) # (!\RAM_controller|Add33~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add32~0_combout\,
	datad => VCC,
	cin => \RAM_controller|Add33~1_cout\,
	combout => \RAM_controller|Add33~2_combout\,
	cout => \RAM_controller|Add33~3\);

-- Location: LCCOMB_X14_Y23_N4
\RAM_controller|Add33~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add33~4_combout\ = (\RAM_controller|Add32~2_combout\ & (!\RAM_controller|Add33~3\ & VCC)) # (!\RAM_controller|Add32~2_combout\ & (\RAM_controller|Add33~3\ $ (GND)))
-- \RAM_controller|Add33~5\ = CARRY((!\RAM_controller|Add32~2_combout\ & !\RAM_controller|Add33~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add32~2_combout\,
	datad => VCC,
	cin => \RAM_controller|Add33~3\,
	combout => \RAM_controller|Add33~4_combout\,
	cout => \RAM_controller|Add33~5\);

-- Location: LCCOMB_X14_Y23_N6
\RAM_controller|Add33~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add33~6_combout\ = (\RAM_controller|Add32~4_combout\ & ((\RAM_controller|Add33~5\) # (GND))) # (!\RAM_controller|Add32~4_combout\ & (!\RAM_controller|Add33~5\))
-- \RAM_controller|Add33~7\ = CARRY((\RAM_controller|Add32~4_combout\) # (!\RAM_controller|Add33~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add32~4_combout\,
	datad => VCC,
	cin => \RAM_controller|Add33~5\,
	combout => \RAM_controller|Add33~6_combout\,
	cout => \RAM_controller|Add33~7\);

-- Location: LCCOMB_X14_Y23_N8
\RAM_controller|Add33~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add33~8_combout\ = (\RAM_controller|Add32~6_combout\ & (!\RAM_controller|Add33~7\ & VCC)) # (!\RAM_controller|Add32~6_combout\ & (\RAM_controller|Add33~7\ $ (GND)))
-- \RAM_controller|Add33~9\ = CARRY((!\RAM_controller|Add32~6_combout\ & !\RAM_controller|Add33~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add32~6_combout\,
	datad => VCC,
	cin => \RAM_controller|Add33~7\,
	combout => \RAM_controller|Add33~8_combout\,
	cout => \RAM_controller|Add33~9\);

-- Location: LCCOMB_X14_Y23_N10
\RAM_controller|Add33~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add33~10_combout\ = (\RAM_controller|Add32~8_combout\ & ((\RAM_controller|Add33~9\) # (GND))) # (!\RAM_controller|Add32~8_combout\ & (!\RAM_controller|Add33~9\))
-- \RAM_controller|Add33~11\ = CARRY((\RAM_controller|Add32~8_combout\) # (!\RAM_controller|Add33~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add32~8_combout\,
	datad => VCC,
	cin => \RAM_controller|Add33~9\,
	combout => \RAM_controller|Add33~10_combout\,
	cout => \RAM_controller|Add33~11\);

-- Location: LCCOMB_X14_Y23_N12
\RAM_controller|Add33~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add33~12_combout\ = (\RAM_controller|Add32~10_combout\ & (!\RAM_controller|Add33~11\ & VCC)) # (!\RAM_controller|Add32~10_combout\ & (\RAM_controller|Add33~11\ $ (GND)))
-- \RAM_controller|Add33~13\ = CARRY((!\RAM_controller|Add32~10_combout\ & !\RAM_controller|Add33~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add32~10_combout\,
	datad => VCC,
	cin => \RAM_controller|Add33~11\,
	combout => \RAM_controller|Add33~12_combout\,
	cout => \RAM_controller|Add33~13\);

-- Location: LCCOMB_X14_Y23_N14
\RAM_controller|Add33~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add33~14_combout\ = (\RAM_controller|Add32~12_combout\ & ((\RAM_controller|Add33~13\) # (GND))) # (!\RAM_controller|Add32~12_combout\ & (!\RAM_controller|Add33~13\))
-- \RAM_controller|Add33~15\ = CARRY((\RAM_controller|Add32~12_combout\) # (!\RAM_controller|Add33~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add32~12_combout\,
	datad => VCC,
	cin => \RAM_controller|Add33~13\,
	combout => \RAM_controller|Add33~14_combout\,
	cout => \RAM_controller|Add33~15\);

-- Location: LCCOMB_X14_Y23_N16
\RAM_controller|Add33~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add33~16_combout\ = (\RAM_controller|Add32~14_combout\ & (!\RAM_controller|Add33~15\ & VCC)) # (!\RAM_controller|Add32~14_combout\ & (\RAM_controller|Add33~15\ $ (GND)))
-- \RAM_controller|Add33~17\ = CARRY((!\RAM_controller|Add32~14_combout\ & !\RAM_controller|Add33~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add32~14_combout\,
	datad => VCC,
	cin => \RAM_controller|Add33~15\,
	combout => \RAM_controller|Add33~16_combout\,
	cout => \RAM_controller|Add33~17\);

-- Location: LCCOMB_X14_Y23_N18
\RAM_controller|Add33~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add33~18_combout\ = \RAM_controller|Add32~16_combout\ $ (!\RAM_controller|Add33~17\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add32~16_combout\,
	cin => \RAM_controller|Add33~17\,
	combout => \RAM_controller|Add33~18_combout\);

-- Location: LCCOMB_X14_Y23_N20
\RAM_controller|Add34~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add34~0_combout\ = (\VGA_controller|Vcount\(0) & (\RAM_controller|Add33~8_combout\ $ (VCC))) # (!\VGA_controller|Vcount\(0) & (\RAM_controller|Add33~8_combout\ & VCC))
-- \RAM_controller|Add34~1\ = CARRY((\VGA_controller|Vcount\(0) & \RAM_controller|Add33~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datab => \RAM_controller|Add33~8_combout\,
	datad => VCC,
	combout => \RAM_controller|Add34~0_combout\,
	cout => \RAM_controller|Add34~1\);

-- Location: LCCOMB_X14_Y23_N22
\RAM_controller|Add34~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add34~2_combout\ = (\RAM_controller|Add33~10_combout\ & ((\RAM_controller|Add32~0_combout\ & (\RAM_controller|Add34~1\ & VCC)) # (!\RAM_controller|Add32~0_combout\ & (!\RAM_controller|Add34~1\)))) # (!\RAM_controller|Add33~10_combout\ & 
-- ((\RAM_controller|Add32~0_combout\ & (!\RAM_controller|Add34~1\)) # (!\RAM_controller|Add32~0_combout\ & ((\RAM_controller|Add34~1\) # (GND)))))
-- \RAM_controller|Add34~3\ = CARRY((\RAM_controller|Add33~10_combout\ & (!\RAM_controller|Add32~0_combout\ & !\RAM_controller|Add34~1\)) # (!\RAM_controller|Add33~10_combout\ & ((!\RAM_controller|Add34~1\) # (!\RAM_controller|Add32~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add33~10_combout\,
	datab => \RAM_controller|Add32~0_combout\,
	datad => VCC,
	cin => \RAM_controller|Add34~1\,
	combout => \RAM_controller|Add34~2_combout\,
	cout => \RAM_controller|Add34~3\);

-- Location: LCCOMB_X14_Y23_N24
\RAM_controller|Add34~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add34~4_combout\ = ((\RAM_controller|Add33~12_combout\ $ (\RAM_controller|Add32~2_combout\ $ (!\RAM_controller|Add34~3\)))) # (GND)
-- \RAM_controller|Add34~5\ = CARRY((\RAM_controller|Add33~12_combout\ & ((\RAM_controller|Add32~2_combout\) # (!\RAM_controller|Add34~3\))) # (!\RAM_controller|Add33~12_combout\ & (\RAM_controller|Add32~2_combout\ & !\RAM_controller|Add34~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add33~12_combout\,
	datab => \RAM_controller|Add32~2_combout\,
	datad => VCC,
	cin => \RAM_controller|Add34~3\,
	combout => \RAM_controller|Add34~4_combout\,
	cout => \RAM_controller|Add34~5\);

-- Location: LCCOMB_X14_Y23_N26
\RAM_controller|Add34~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add34~6_combout\ = (\RAM_controller|Add32~4_combout\ & ((\RAM_controller|Add33~14_combout\ & (\RAM_controller|Add34~5\ & VCC)) # (!\RAM_controller|Add33~14_combout\ & (!\RAM_controller|Add34~5\)))) # (!\RAM_controller|Add32~4_combout\ & 
-- ((\RAM_controller|Add33~14_combout\ & (!\RAM_controller|Add34~5\)) # (!\RAM_controller|Add33~14_combout\ & ((\RAM_controller|Add34~5\) # (GND)))))
-- \RAM_controller|Add34~7\ = CARRY((\RAM_controller|Add32~4_combout\ & (!\RAM_controller|Add33~14_combout\ & !\RAM_controller|Add34~5\)) # (!\RAM_controller|Add32~4_combout\ & ((!\RAM_controller|Add34~5\) # (!\RAM_controller|Add33~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add32~4_combout\,
	datab => \RAM_controller|Add33~14_combout\,
	datad => VCC,
	cin => \RAM_controller|Add34~5\,
	combout => \RAM_controller|Add34~6_combout\,
	cout => \RAM_controller|Add34~7\);

-- Location: LCCOMB_X14_Y23_N28
\RAM_controller|Add34~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add34~8_combout\ = ((\RAM_controller|Add33~16_combout\ $ (\RAM_controller|Add32~6_combout\ $ (!\RAM_controller|Add34~7\)))) # (GND)
-- \RAM_controller|Add34~9\ = CARRY((\RAM_controller|Add33~16_combout\ & ((\RAM_controller|Add32~6_combout\) # (!\RAM_controller|Add34~7\))) # (!\RAM_controller|Add33~16_combout\ & (\RAM_controller|Add32~6_combout\ & !\RAM_controller|Add34~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add33~16_combout\,
	datab => \RAM_controller|Add32~6_combout\,
	datad => VCC,
	cin => \RAM_controller|Add34~7\,
	combout => \RAM_controller|Add34~8_combout\,
	cout => \RAM_controller|Add34~9\);

-- Location: LCCOMB_X14_Y23_N30
\RAM_controller|Add34~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add34~10_combout\ = \RAM_controller|Add33~18_combout\ $ (\RAM_controller|Add34~9\ $ (\RAM_controller|Add32~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add33~18_combout\,
	datad => \RAM_controller|Add32~8_combout\,
	cin => \RAM_controller|Add34~9\,
	combout => \RAM_controller|Add34~10_combout\);

-- Location: LCCOMB_X15_Y22_N18
\RAM_controller|Add45~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add45~0_combout\ = \VGA_controller|Vcount\(3) $ (VCC)
-- \RAM_controller|Add45~1\ = CARRY(\VGA_controller|Vcount\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(3),
	datad => VCC,
	combout => \RAM_controller|Add45~0_combout\,
	cout => \RAM_controller|Add45~1\);

-- Location: LCCOMB_X15_Y22_N20
\RAM_controller|Add45~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add45~2_combout\ = (\VGA_controller|Vcount\(4) & (!\RAM_controller|Add45~1\)) # (!\VGA_controller|Vcount\(4) & ((\RAM_controller|Add45~1\) # (GND)))
-- \RAM_controller|Add45~3\ = CARRY((!\RAM_controller|Add45~1\) # (!\VGA_controller|Vcount\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(4),
	datad => VCC,
	cin => \RAM_controller|Add45~1\,
	combout => \RAM_controller|Add45~2_combout\,
	cout => \RAM_controller|Add45~3\);

-- Location: LCCOMB_X15_Y22_N22
\RAM_controller|Add45~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add45~4_combout\ = (\VGA_controller|Vcount\(5) & (\RAM_controller|Add45~3\ $ (GND))) # (!\VGA_controller|Vcount\(5) & (!\RAM_controller|Add45~3\ & VCC))
-- \RAM_controller|Add45~5\ = CARRY((\VGA_controller|Vcount\(5) & !\RAM_controller|Add45~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(5),
	datad => VCC,
	cin => \RAM_controller|Add45~3\,
	combout => \RAM_controller|Add45~4_combout\,
	cout => \RAM_controller|Add45~5\);

-- Location: LCCOMB_X15_Y22_N24
\RAM_controller|Add45~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add45~6_combout\ = (\VGA_controller|Vcount\(6) & (!\RAM_controller|Add45~5\)) # (!\VGA_controller|Vcount\(6) & ((\RAM_controller|Add45~5\) # (GND)))
-- \RAM_controller|Add45~7\ = CARRY((!\RAM_controller|Add45~5\) # (!\VGA_controller|Vcount\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(6),
	datad => VCC,
	cin => \RAM_controller|Add45~5\,
	combout => \RAM_controller|Add45~6_combout\,
	cout => \RAM_controller|Add45~7\);

-- Location: LCCOMB_X15_Y22_N26
\RAM_controller|Add45~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add45~8_combout\ = (\VGA_controller|Vcount\(7) & ((GND) # (!\RAM_controller|Add45~7\))) # (!\VGA_controller|Vcount\(7) & (\RAM_controller|Add45~7\ $ (GND)))
-- \RAM_controller|Add45~9\ = CARRY((\VGA_controller|Vcount\(7)) # (!\RAM_controller|Add45~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(7),
	datad => VCC,
	cin => \RAM_controller|Add45~7\,
	combout => \RAM_controller|Add45~8_combout\,
	cout => \RAM_controller|Add45~9\);

-- Location: LCCOMB_X15_Y22_N28
\RAM_controller|Add45~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add45~10_combout\ = (\VGA_controller|Vcount\(8) & (!\RAM_controller|Add45~9\)) # (!\VGA_controller|Vcount\(8) & ((\RAM_controller|Add45~9\) # (GND)))
-- \RAM_controller|Add45~11\ = CARRY((!\RAM_controller|Add45~9\) # (!\VGA_controller|Vcount\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(8),
	datad => VCC,
	cin => \RAM_controller|Add45~9\,
	combout => \RAM_controller|Add45~10_combout\,
	cout => \RAM_controller|Add45~11\);

-- Location: LCCOMB_X15_Y22_N30
\RAM_controller|Add45~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add45~12_combout\ = \RAM_controller|Add45~11\ $ (\VGA_controller|Vcount\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \VGA_controller|Vcount\(9),
	cin => \RAM_controller|Add45~11\,
	combout => \RAM_controller|Add45~12_combout\);

-- Location: LCCOMB_X15_Y23_N12
\RAM_controller|Add46~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add46~1_cout\ = CARRY(!\VGA_controller|Vcount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datad => VCC,
	cout => \RAM_controller|Add46~1_cout\);

-- Location: LCCOMB_X15_Y23_N14
\RAM_controller|Add46~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add46~2_combout\ = (\VGA_controller|Vcount\(1) & ((\RAM_controller|Add46~1_cout\) # (GND))) # (!\VGA_controller|Vcount\(1) & (!\RAM_controller|Add46~1_cout\))
-- \RAM_controller|Add46~3\ = CARRY((\VGA_controller|Vcount\(1)) # (!\RAM_controller|Add46~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(1),
	datad => VCC,
	cin => \RAM_controller|Add46~1_cout\,
	combout => \RAM_controller|Add46~2_combout\,
	cout => \RAM_controller|Add46~3\);

-- Location: LCCOMB_X15_Y23_N16
\RAM_controller|Add46~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add46~4_combout\ = (\VGA_controller|Vcount\(2) & (!\RAM_controller|Add46~3\ & VCC)) # (!\VGA_controller|Vcount\(2) & (\RAM_controller|Add46~3\ $ (GND)))
-- \RAM_controller|Add46~5\ = CARRY((!\VGA_controller|Vcount\(2) & !\RAM_controller|Add46~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \VGA_controller|Vcount\(2),
	datad => VCC,
	cin => \RAM_controller|Add46~3\,
	combout => \RAM_controller|Add46~4_combout\,
	cout => \RAM_controller|Add46~5\);

-- Location: LCCOMB_X15_Y23_N18
\RAM_controller|Add46~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add46~6_combout\ = (\RAM_controller|Add45~0_combout\ & ((\RAM_controller|Add46~5\) # (GND))) # (!\RAM_controller|Add45~0_combout\ & (!\RAM_controller|Add46~5\))
-- \RAM_controller|Add46~7\ = CARRY((\RAM_controller|Add45~0_combout\) # (!\RAM_controller|Add46~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add45~0_combout\,
	datad => VCC,
	cin => \RAM_controller|Add46~5\,
	combout => \RAM_controller|Add46~6_combout\,
	cout => \RAM_controller|Add46~7\);

-- Location: LCCOMB_X15_Y23_N20
\RAM_controller|Add46~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add46~8_combout\ = (\RAM_controller|Add45~2_combout\ & (!\RAM_controller|Add46~7\ & VCC)) # (!\RAM_controller|Add45~2_combout\ & (\RAM_controller|Add46~7\ $ (GND)))
-- \RAM_controller|Add46~9\ = CARRY((!\RAM_controller|Add45~2_combout\ & !\RAM_controller|Add46~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add45~2_combout\,
	datad => VCC,
	cin => \RAM_controller|Add46~7\,
	combout => \RAM_controller|Add46~8_combout\,
	cout => \RAM_controller|Add46~9\);

-- Location: LCCOMB_X15_Y23_N22
\RAM_controller|Add46~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add46~10_combout\ = (\RAM_controller|Add45~4_combout\ & ((\RAM_controller|Add46~9\) # (GND))) # (!\RAM_controller|Add45~4_combout\ & (!\RAM_controller|Add46~9\))
-- \RAM_controller|Add46~11\ = CARRY((\RAM_controller|Add45~4_combout\) # (!\RAM_controller|Add46~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add45~4_combout\,
	datad => VCC,
	cin => \RAM_controller|Add46~9\,
	combout => \RAM_controller|Add46~10_combout\,
	cout => \RAM_controller|Add46~11\);

-- Location: LCCOMB_X15_Y23_N24
\RAM_controller|Add46~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add46~12_combout\ = (\RAM_controller|Add45~6_combout\ & (!\RAM_controller|Add46~11\ & VCC)) # (!\RAM_controller|Add45~6_combout\ & (\RAM_controller|Add46~11\ $ (GND)))
-- \RAM_controller|Add46~13\ = CARRY((!\RAM_controller|Add45~6_combout\ & !\RAM_controller|Add46~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add45~6_combout\,
	datad => VCC,
	cin => \RAM_controller|Add46~11\,
	combout => \RAM_controller|Add46~12_combout\,
	cout => \RAM_controller|Add46~13\);

-- Location: LCCOMB_X15_Y23_N26
\RAM_controller|Add46~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add46~14_combout\ = (\RAM_controller|Add45~8_combout\ & ((\RAM_controller|Add46~13\) # (GND))) # (!\RAM_controller|Add45~8_combout\ & (!\RAM_controller|Add46~13\))
-- \RAM_controller|Add46~15\ = CARRY((\RAM_controller|Add45~8_combout\) # (!\RAM_controller|Add46~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add45~8_combout\,
	datad => VCC,
	cin => \RAM_controller|Add46~13\,
	combout => \RAM_controller|Add46~14_combout\,
	cout => \RAM_controller|Add46~15\);

-- Location: LCCOMB_X15_Y23_N28
\RAM_controller|Add46~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add46~16_combout\ = (\RAM_controller|Add45~10_combout\ & (!\RAM_controller|Add46~15\ & VCC)) # (!\RAM_controller|Add45~10_combout\ & (\RAM_controller|Add46~15\ $ (GND)))
-- \RAM_controller|Add46~17\ = CARRY((!\RAM_controller|Add45~10_combout\ & !\RAM_controller|Add46~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add45~10_combout\,
	datad => VCC,
	cin => \RAM_controller|Add46~15\,
	combout => \RAM_controller|Add46~16_combout\,
	cout => \RAM_controller|Add46~17\);

-- Location: LCCOMB_X15_Y23_N30
\RAM_controller|Add46~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add46~18_combout\ = \RAM_controller|Add45~12_combout\ $ (!\RAM_controller|Add46~17\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add45~12_combout\,
	cin => \RAM_controller|Add46~17\,
	combout => \RAM_controller|Add46~18_combout\);

-- Location: LCCOMB_X15_Y23_N0
\RAM_controller|Add47~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add47~0_combout\ = (\RAM_controller|Add46~8_combout\ & (\VGA_controller|Vcount\(0) $ (VCC))) # (!\RAM_controller|Add46~8_combout\ & (\VGA_controller|Vcount\(0) & VCC))
-- \RAM_controller|Add47~1\ = CARRY((\RAM_controller|Add46~8_combout\ & \VGA_controller|Vcount\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add46~8_combout\,
	datab => \VGA_controller|Vcount\(0),
	datad => VCC,
	combout => \RAM_controller|Add47~0_combout\,
	cout => \RAM_controller|Add47~1\);

-- Location: LCCOMB_X15_Y23_N2
\RAM_controller|Add47~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add47~2_combout\ = (\RAM_controller|Add46~10_combout\ & ((\VGA_controller|Vcount\(1) & (\RAM_controller|Add47~1\ & VCC)) # (!\VGA_controller|Vcount\(1) & (!\RAM_controller|Add47~1\)))) # (!\RAM_controller|Add46~10_combout\ & 
-- ((\VGA_controller|Vcount\(1) & (!\RAM_controller|Add47~1\)) # (!\VGA_controller|Vcount\(1) & ((\RAM_controller|Add47~1\) # (GND)))))
-- \RAM_controller|Add47~3\ = CARRY((\RAM_controller|Add46~10_combout\ & (!\VGA_controller|Vcount\(1) & !\RAM_controller|Add47~1\)) # (!\RAM_controller|Add46~10_combout\ & ((!\RAM_controller|Add47~1\) # (!\VGA_controller|Vcount\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add46~10_combout\,
	datab => \VGA_controller|Vcount\(1),
	datad => VCC,
	cin => \RAM_controller|Add47~1\,
	combout => \RAM_controller|Add47~2_combout\,
	cout => \RAM_controller|Add47~3\);

-- Location: LCCOMB_X15_Y23_N4
\RAM_controller|Add47~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add47~4_combout\ = ((\VGA_controller|Vcount\(2) $ (\RAM_controller|Add46~12_combout\ $ (!\RAM_controller|Add47~3\)))) # (GND)
-- \RAM_controller|Add47~5\ = CARRY((\VGA_controller|Vcount\(2) & ((\RAM_controller|Add46~12_combout\) # (!\RAM_controller|Add47~3\))) # (!\VGA_controller|Vcount\(2) & (\RAM_controller|Add46~12_combout\ & !\RAM_controller|Add47~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(2),
	datab => \RAM_controller|Add46~12_combout\,
	datad => VCC,
	cin => \RAM_controller|Add47~3\,
	combout => \RAM_controller|Add47~4_combout\,
	cout => \RAM_controller|Add47~5\);

-- Location: LCCOMB_X15_Y23_N6
\RAM_controller|Add47~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add47~6_combout\ = (\RAM_controller|Add46~14_combout\ & ((\RAM_controller|Add45~0_combout\ & (\RAM_controller|Add47~5\ & VCC)) # (!\RAM_controller|Add45~0_combout\ & (!\RAM_controller|Add47~5\)))) # (!\RAM_controller|Add46~14_combout\ & 
-- ((\RAM_controller|Add45~0_combout\ & (!\RAM_controller|Add47~5\)) # (!\RAM_controller|Add45~0_combout\ & ((\RAM_controller|Add47~5\) # (GND)))))
-- \RAM_controller|Add47~7\ = CARRY((\RAM_controller|Add46~14_combout\ & (!\RAM_controller|Add45~0_combout\ & !\RAM_controller|Add47~5\)) # (!\RAM_controller|Add46~14_combout\ & ((!\RAM_controller|Add47~5\) # (!\RAM_controller|Add45~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add46~14_combout\,
	datab => \RAM_controller|Add45~0_combout\,
	datad => VCC,
	cin => \RAM_controller|Add47~5\,
	combout => \RAM_controller|Add47~6_combout\,
	cout => \RAM_controller|Add47~7\);

-- Location: LCCOMB_X15_Y23_N8
\RAM_controller|Add47~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add47~8_combout\ = ((\RAM_controller|Add45~2_combout\ $ (\RAM_controller|Add46~16_combout\ $ (!\RAM_controller|Add47~7\)))) # (GND)
-- \RAM_controller|Add47~9\ = CARRY((\RAM_controller|Add45~2_combout\ & ((\RAM_controller|Add46~16_combout\) # (!\RAM_controller|Add47~7\))) # (!\RAM_controller|Add45~2_combout\ & (\RAM_controller|Add46~16_combout\ & !\RAM_controller|Add47~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add45~2_combout\,
	datab => \RAM_controller|Add46~16_combout\,
	datad => VCC,
	cin => \RAM_controller|Add47~7\,
	combout => \RAM_controller|Add47~8_combout\,
	cout => \RAM_controller|Add47~9\);

-- Location: LCCOMB_X15_Y23_N10
\RAM_controller|Add47~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add47~15_combout\ = \RAM_controller|Add45~4_combout\ $ (\RAM_controller|Add46~18_combout\ $ (\RAM_controller|Add47~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add45~4_combout\,
	datab => \RAM_controller|Add46~18_combout\,
	cin => \RAM_controller|Add47~9\,
	combout => \RAM_controller|Add47~15_combout\);

-- Location: LCCOMB_X10_Y23_N8
\RAM_controller|Add47~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add47~17_combout\ = (\RAM_controller|read_addressing~3_combout\ & (\RAM_controller|Add34~10_combout\)) # (!\RAM_controller|read_addressing~3_combout\ & ((\RAM_controller|Add47~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|read_addressing~3_combout\,
	datab => \RAM_controller|Add34~10_combout\,
	datac => \RAM_controller|Add47~15_combout\,
	combout => \RAM_controller|Add47~17_combout\);

-- Location: LCCOMB_X11_Y23_N0
\RAM_controller|Add47~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add47~10_combout\ = (\RAM_controller|read_addressing~3_combout\ & (\RAM_controller|Add34~8_combout\)) # (!\RAM_controller|read_addressing~3_combout\ & ((\RAM_controller|Add47~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|read_addressing~3_combout\,
	datac => \RAM_controller|Add34~8_combout\,
	datad => \RAM_controller|Add47~8_combout\,
	combout => \RAM_controller|Add47~10_combout\);

-- Location: LCCOMB_X11_Y23_N30
\RAM_controller|Add47~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add47~11_combout\ = (\RAM_controller|read_addressing~3_combout\ & (\RAM_controller|Add34~6_combout\)) # (!\RAM_controller|read_addressing~3_combout\ & ((\RAM_controller|Add47~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|read_addressing~3_combout\,
	datac => \RAM_controller|Add34~6_combout\,
	datad => \RAM_controller|Add47~6_combout\,
	combout => \RAM_controller|Add47~11_combout\);

-- Location: LCCOMB_X10_Y23_N16
\RAM_controller|Add47~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add47~12_combout\ = (\RAM_controller|read_addressing~3_combout\ & ((\RAM_controller|Add34~4_combout\))) # (!\RAM_controller|read_addressing~3_combout\ & (\RAM_controller|Add47~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|read_addressing~3_combout\,
	datac => \RAM_controller|Add47~4_combout\,
	datad => \RAM_controller|Add34~4_combout\,
	combout => \RAM_controller|Add47~12_combout\);

-- Location: LCCOMB_X10_Y23_N0
\RAM_controller|Add47~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add47~13_combout\ = (\RAM_controller|read_addressing~3_combout\ & ((\RAM_controller|Add34~2_combout\))) # (!\RAM_controller|read_addressing~3_combout\ & (\RAM_controller|Add47~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add47~2_combout\,
	datab => \RAM_controller|read_addressing~3_combout\,
	datad => \RAM_controller|Add34~2_combout\,
	combout => \RAM_controller|Add47~13_combout\);

-- Location: LCCOMB_X10_Y23_N18
\RAM_controller|Add47~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add47~14_combout\ = (\RAM_controller|read_addressing~3_combout\ & ((\RAM_controller|Add34~0_combout\))) # (!\RAM_controller|read_addressing~3_combout\ & (\RAM_controller|Add47~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add47~0_combout\,
	datac => \RAM_controller|Add34~0_combout\,
	datad => \RAM_controller|read_addressing~3_combout\,
	combout => \RAM_controller|Add47~14_combout\);

-- Location: LCCOMB_X10_Y23_N28
\RAM_controller|Add35~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add35~0_combout\ = (\RAM_controller|read_addressing~3_combout\ & (\RAM_controller|Add33~6_combout\)) # (!\RAM_controller|read_addressing~3_combout\ & ((\RAM_controller|Add46~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add33~6_combout\,
	datab => \RAM_controller|Add46~6_combout\,
	datad => \RAM_controller|read_addressing~3_combout\,
	combout => \RAM_controller|Add35~0_combout\);

-- Location: LCCOMB_X10_Y23_N14
\RAM_controller|Add35~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add35~1_combout\ = (\RAM_controller|read_addressing~3_combout\ & ((\RAM_controller|Add33~4_combout\))) # (!\RAM_controller|read_addressing~3_combout\ & (\RAM_controller|Add46~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add46~4_combout\,
	datac => \RAM_controller|Add33~4_combout\,
	datad => \RAM_controller|read_addressing~3_combout\,
	combout => \RAM_controller|Add35~1_combout\);

-- Location: LCCOMB_X10_Y23_N6
\RAM_controller|Add35~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add35~2_combout\ = (\RAM_controller|read_addressing~3_combout\ & ((\RAM_controller|Add33~2_combout\))) # (!\RAM_controller|read_addressing~3_combout\ & (\RAM_controller|Add46~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add46~2_combout\,
	datac => \RAM_controller|Add33~2_combout\,
	datad => \RAM_controller|read_addressing~3_combout\,
	combout => \RAM_controller|Add35~2_combout\);

-- Location: LCCOMB_X11_Y23_N4
\RAM_controller|Add35~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add35~3_combout\ = (\VGA_controller|Vcount\(0) & (\RAM_controller|Add40~10_combout\ $ (VCC))) # (!\VGA_controller|Vcount\(0) & (\RAM_controller|Add40~10_combout\ & VCC))
-- \RAM_controller|Add35~4\ = CARRY((\VGA_controller|Vcount\(0) & \RAM_controller|Add40~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|Vcount\(0),
	datab => \RAM_controller|Add40~10_combout\,
	datad => VCC,
	combout => \RAM_controller|Add35~3_combout\,
	cout => \RAM_controller|Add35~4\);

-- Location: LCCOMB_X11_Y23_N6
\RAM_controller|Add35~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add35~5_combout\ = (\RAM_controller|Add40~12_combout\ & ((\RAM_controller|Add35~2_combout\ & (\RAM_controller|Add35~4\ & VCC)) # (!\RAM_controller|Add35~2_combout\ & (!\RAM_controller|Add35~4\)))) # (!\RAM_controller|Add40~12_combout\ & 
-- ((\RAM_controller|Add35~2_combout\ & (!\RAM_controller|Add35~4\)) # (!\RAM_controller|Add35~2_combout\ & ((\RAM_controller|Add35~4\) # (GND)))))
-- \RAM_controller|Add35~6\ = CARRY((\RAM_controller|Add40~12_combout\ & (!\RAM_controller|Add35~2_combout\ & !\RAM_controller|Add35~4\)) # (!\RAM_controller|Add40~12_combout\ & ((!\RAM_controller|Add35~4\) # (!\RAM_controller|Add35~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add40~12_combout\,
	datab => \RAM_controller|Add35~2_combout\,
	datad => VCC,
	cin => \RAM_controller|Add35~4\,
	combout => \RAM_controller|Add35~5_combout\,
	cout => \RAM_controller|Add35~6\);

-- Location: LCCOMB_X11_Y23_N8
\RAM_controller|Add35~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add35~7_combout\ = ((\RAM_controller|Add35~1_combout\ $ (\RAM_controller|Add40~14_combout\ $ (!\RAM_controller|Add35~6\)))) # (GND)
-- \RAM_controller|Add35~8\ = CARRY((\RAM_controller|Add35~1_combout\ & ((\RAM_controller|Add40~14_combout\) # (!\RAM_controller|Add35~6\))) # (!\RAM_controller|Add35~1_combout\ & (\RAM_controller|Add40~14_combout\ & !\RAM_controller|Add35~6\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add35~1_combout\,
	datab => \RAM_controller|Add40~14_combout\,
	datad => VCC,
	cin => \RAM_controller|Add35~6\,
	combout => \RAM_controller|Add35~7_combout\,
	cout => \RAM_controller|Add35~8\);

-- Location: LCCOMB_X11_Y23_N10
\RAM_controller|Add35~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add35~9_combout\ = (\RAM_controller|Add40~16_combout\ & ((\RAM_controller|Add35~0_combout\ & (\RAM_controller|Add35~8\ & VCC)) # (!\RAM_controller|Add35~0_combout\ & (!\RAM_controller|Add35~8\)))) # (!\RAM_controller|Add40~16_combout\ & 
-- ((\RAM_controller|Add35~0_combout\ & (!\RAM_controller|Add35~8\)) # (!\RAM_controller|Add35~0_combout\ & ((\RAM_controller|Add35~8\) # (GND)))))
-- \RAM_controller|Add35~10\ = CARRY((\RAM_controller|Add40~16_combout\ & (!\RAM_controller|Add35~0_combout\ & !\RAM_controller|Add35~8\)) # (!\RAM_controller|Add40~16_combout\ & ((!\RAM_controller|Add35~8\) # (!\RAM_controller|Add35~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add40~16_combout\,
	datab => \RAM_controller|Add35~0_combout\,
	datad => VCC,
	cin => \RAM_controller|Add35~8\,
	combout => \RAM_controller|Add35~9_combout\,
	cout => \RAM_controller|Add35~10\);

-- Location: LCCOMB_X11_Y23_N12
\RAM_controller|Add35~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add35~11_combout\ = ((\RAM_controller|Add40~18_combout\ $ (\RAM_controller|Add47~14_combout\ $ (!\RAM_controller|Add35~10\)))) # (GND)
-- \RAM_controller|Add35~12\ = CARRY((\RAM_controller|Add40~18_combout\ & ((\RAM_controller|Add47~14_combout\) # (!\RAM_controller|Add35~10\))) # (!\RAM_controller|Add40~18_combout\ & (\RAM_controller|Add47~14_combout\ & !\RAM_controller|Add35~10\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add40~18_combout\,
	datab => \RAM_controller|Add47~14_combout\,
	datad => VCC,
	cin => \RAM_controller|Add35~10\,
	combout => \RAM_controller|Add35~11_combout\,
	cout => \RAM_controller|Add35~12\);

-- Location: LCCOMB_X11_Y23_N14
\RAM_controller|Add35~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add35~13_combout\ = (\RAM_controller|Add47~13_combout\ & (!\RAM_controller|Add35~12\)) # (!\RAM_controller|Add47~13_combout\ & ((\RAM_controller|Add35~12\) # (GND)))
-- \RAM_controller|Add35~14\ = CARRY((!\RAM_controller|Add35~12\) # (!\RAM_controller|Add47~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add47~13_combout\,
	datad => VCC,
	cin => \RAM_controller|Add35~12\,
	combout => \RAM_controller|Add35~13_combout\,
	cout => \RAM_controller|Add35~14\);

-- Location: LCCOMB_X11_Y23_N16
\RAM_controller|Add35~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add35~15_combout\ = (\RAM_controller|Add47~12_combout\ & (\RAM_controller|Add35~14\ $ (GND))) # (!\RAM_controller|Add47~12_combout\ & (!\RAM_controller|Add35~14\ & VCC))
-- \RAM_controller|Add35~16\ = CARRY((\RAM_controller|Add47~12_combout\ & !\RAM_controller|Add35~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add47~12_combout\,
	datad => VCC,
	cin => \RAM_controller|Add35~14\,
	combout => \RAM_controller|Add35~15_combout\,
	cout => \RAM_controller|Add35~16\);

-- Location: LCCOMB_X11_Y23_N18
\RAM_controller|Add35~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add35~17_combout\ = (\RAM_controller|Add47~11_combout\ & (!\RAM_controller|Add35~16\)) # (!\RAM_controller|Add47~11_combout\ & ((\RAM_controller|Add35~16\) # (GND)))
-- \RAM_controller|Add35~18\ = CARRY((!\RAM_controller|Add35~16\) # (!\RAM_controller|Add47~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add47~11_combout\,
	datad => VCC,
	cin => \RAM_controller|Add35~16\,
	combout => \RAM_controller|Add35~17_combout\,
	cout => \RAM_controller|Add35~18\);

-- Location: LCCOMB_X11_Y23_N20
\RAM_controller|Add35~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add35~19_combout\ = (\RAM_controller|Add47~10_combout\ & (\RAM_controller|Add35~18\ $ (GND))) # (!\RAM_controller|Add47~10_combout\ & (!\RAM_controller|Add35~18\ & VCC))
-- \RAM_controller|Add35~20\ = CARRY((\RAM_controller|Add47~10_combout\ & !\RAM_controller|Add35~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add47~10_combout\,
	datad => VCC,
	cin => \RAM_controller|Add35~18\,
	combout => \RAM_controller|Add35~19_combout\,
	cout => \RAM_controller|Add35~20\);

-- Location: LCCOMB_X11_Y23_N22
\RAM_controller|Add35~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add35~22_combout\ = \RAM_controller|Add35~20\ $ (\RAM_controller|Add47~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \RAM_controller|Add47~17_combout\,
	cin => \RAM_controller|Add35~20\,
	combout => \RAM_controller|Add35~22_combout\);

-- Location: LCCOMB_X12_Y23_N14
\RAM_controller|Add35~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add35~24_combout\ = (\RAM_controller|readDir_16[14]~0_combout\ & \RAM_controller|Add35~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|readDir_16[14]~0_combout\,
	datad => \RAM_controller|Add35~22_combout\,
	combout => \RAM_controller|Add35~24_combout\);

-- Location: LCCOMB_X12_Y20_N6
\RAM_controller|readDir_16[14]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_16[14]~1_combout\ = (((!\RAM_controller|LessThan16~0_combout\ & \RAM_controller|LessThan23~0_combout\)) # (!\RAM_controller|LessThan20~1_combout\)) # (!\RAM_controller|LessThan21~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan21~1_combout\,
	datab => \RAM_controller|LessThan16~0_combout\,
	datac => \RAM_controller|LessThan23~0_combout\,
	datad => \RAM_controller|LessThan20~1_combout\,
	combout => \RAM_controller|readDir_16[14]~1_combout\);

-- Location: LCCOMB_X12_Y20_N0
\RAM_controller|readDir_16[14]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_16[14]~2_combout\ = (\RAM_controller|ReadEna~3_combout\ & (!\RAM_controller|read_addressing~1_combout\ & \RAM_controller|readDir_16[14]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|ReadEna~3_combout\,
	datab => \RAM_controller|read_addressing~1_combout\,
	datad => \RAM_controller|readDir_16[14]~1_combout\,
	combout => \RAM_controller|readDir_16[14]~2_combout\);

-- Location: CLKCTRL_G1
\RAM_controller|readDir_16[14]~2clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \RAM_controller|readDir_16[14]~2clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \RAM_controller|readDir_16[14]~2clkctrl_outclk\);

-- Location: LCCOMB_X12_Y23_N10
\RAM_controller|readDir_16[14]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_16\(14) = (GLOBAL(\RAM_controller|readDir_16[14]~2clkctrl_outclk\) & ((\RAM_controller|Add35~24_combout\))) # (!GLOBAL(\RAM_controller|readDir_16[14]~2clkctrl_outclk\) & (\RAM_controller|readDir_16\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|readDir_16\(14),
	datac => \RAM_controller|Add35~24_combout\,
	datad => \RAM_controller|readDir_16[14]~2clkctrl_outclk\,
	combout => \RAM_controller|readDir_16\(14));

-- Location: LCCOMB_X12_Y23_N6
\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|_~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|_~1_combout\ = (!\SW[1]~input_o\ & \RAM_controller|readDir_16\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SW[1]~input_o\,
	datad => \RAM_controller|readDir_16\(14),
	combout => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|_~1_combout\);

-- Location: FF_X12_Y23_N19
\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_b_store\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \RAM_controller|readEna_16~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_b_store~q\);

-- Location: LCCOMB_X12_Y23_N28
\RAM_controller|Add35~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add35~21_combout\ = (\RAM_controller|readDir_16[14]~0_combout\ & \RAM_controller|Add35~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|readDir_16[14]~0_combout\,
	datad => \RAM_controller|Add35~19_combout\,
	combout => \RAM_controller|Add35~21_combout\);

-- Location: LCCOMB_X12_Y23_N16
\RAM_controller|readDir_16[13]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_16\(13) = (GLOBAL(\RAM_controller|readDir_16[14]~2clkctrl_outclk\) & ((\RAM_controller|Add35~21_combout\))) # (!GLOBAL(\RAM_controller|readDir_16[14]~2clkctrl_outclk\) & (\RAM_controller|readDir_16\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|readDir_16\(13),
	datac => \RAM_controller|readDir_16[14]~2clkctrl_outclk\,
	datad => \RAM_controller|Add35~21_combout\,
	combout => \RAM_controller|readDir_16\(13));

-- Location: LCCOMB_X12_Y23_N8
\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|_~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|_~0_combout\ = (!\SW[1]~input_o\ & \RAM_controller|readDir_16\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SW[1]~input_o\,
	datad => \RAM_controller|readDir_16\(13),
	combout => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|_~0_combout\);

-- Location: LCCOMB_X12_Y23_N4
\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_decode_b|w_anode183w[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_decode_b|w_anode183w\(2) = (!\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|_~1_combout\ & (\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|_~0_combout\ & 
-- ((\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_b_store~q\) # (\RAM_controller|readEna_16~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|_~1_combout\,
	datab => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_b_store~q\,
	datac => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|_~0_combout\,
	datad => \RAM_controller|readEna_16~2_combout\,
	combout => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_decode_b|w_anode183w\(2));

-- Location: LCCOMB_X17_Y17_N30
\RAM_controller|writeDir_16[0]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_16[0]~3_combout\ = (\RAM_controller|Add14~0_combout\ & \RAM_controller|writeDir_32[15]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Add14~0_combout\,
	datad => \RAM_controller|writeDir_32[15]~0_combout\,
	combout => \RAM_controller|writeDir_16[0]~3_combout\);

-- Location: LCCOMB_X17_Y17_N6
\RAM_controller|writeDir_16[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_16\(0) = (GLOBAL(\RAM_controller|writeDir_16[14]~2clkctrl_outclk\) & ((\RAM_controller|writeDir_16[0]~3_combout\))) # (!GLOBAL(\RAM_controller|writeDir_16[14]~2clkctrl_outclk\) & (\RAM_controller|writeDir_16\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeDir_16\(0),
	datac => \RAM_controller|writeDir_16[0]~3_combout\,
	datad => \RAM_controller|writeDir_16[14]~2clkctrl_outclk\,
	combout => \RAM_controller|writeDir_16\(0));

-- Location: LCCOMB_X17_Y17_N20
\RAM_controller|writeDir_16[1]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_16[1]~4_combout\ = (\RAM_controller|Add14~2_combout\ & \RAM_controller|writeDir_32[15]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add14~2_combout\,
	datad => \RAM_controller|writeDir_32[15]~0_combout\,
	combout => \RAM_controller|writeDir_16[1]~4_combout\);

-- Location: LCCOMB_X17_Y17_N28
\RAM_controller|writeDir_16[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_16\(1) = (GLOBAL(\RAM_controller|writeDir_16[14]~2clkctrl_outclk\) & ((\RAM_controller|writeDir_16[1]~4_combout\))) # (!GLOBAL(\RAM_controller|writeDir_16[14]~2clkctrl_outclk\) & (\RAM_controller|writeDir_16\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|writeDir_16\(1),
	datac => \RAM_controller|writeDir_16[14]~2clkctrl_outclk\,
	datad => \RAM_controller|writeDir_16[1]~4_combout\,
	combout => \RAM_controller|writeDir_16\(1));

-- Location: LCCOMB_X17_Y17_N0
\RAM_controller|writeDir_16[2]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_16[2]~5_combout\ = (\RAM_controller|Add14~4_combout\ & \RAM_controller|writeDir_32[15]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add14~4_combout\,
	datad => \RAM_controller|writeDir_32[15]~0_combout\,
	combout => \RAM_controller|writeDir_16[2]~5_combout\);

-- Location: LCCOMB_X17_Y17_N18
\RAM_controller|writeDir_16[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_16\(2) = (GLOBAL(\RAM_controller|writeDir_16[14]~2clkctrl_outclk\) & ((\RAM_controller|writeDir_16[2]~5_combout\))) # (!GLOBAL(\RAM_controller|writeDir_16[14]~2clkctrl_outclk\) & (\RAM_controller|writeDir_16\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|writeDir_16\(2),
	datac => \RAM_controller|writeDir_16[2]~5_combout\,
	datad => \RAM_controller|writeDir_16[14]~2clkctrl_outclk\,
	combout => \RAM_controller|writeDir_16\(2));

-- Location: LCCOMB_X17_Y17_N2
\RAM_controller|writeDir_16[3]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_16[3]~6_combout\ = (\RAM_controller|Add14~6_combout\ & \RAM_controller|writeDir_32[15]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add14~6_combout\,
	datad => \RAM_controller|writeDir_32[15]~0_combout\,
	combout => \RAM_controller|writeDir_16[3]~6_combout\);

-- Location: LCCOMB_X17_Y17_N16
\RAM_controller|writeDir_16[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_16\(3) = (GLOBAL(\RAM_controller|writeDir_16[14]~2clkctrl_outclk\) & ((\RAM_controller|writeDir_16[3]~6_combout\))) # (!GLOBAL(\RAM_controller|writeDir_16[14]~2clkctrl_outclk\) & (\RAM_controller|writeDir_16\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|writeDir_16\(3),
	datac => \RAM_controller|writeDir_16[14]~2clkctrl_outclk\,
	datad => \RAM_controller|writeDir_16[3]~6_combout\,
	combout => \RAM_controller|writeDir_16\(3));

-- Location: LCCOMB_X17_Y17_N4
\RAM_controller|writeDir_16[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_16[4]~7_combout\ = (\RAM_controller|Add14~8_combout\ & \RAM_controller|writeDir_32[15]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add14~8_combout\,
	datad => \RAM_controller|writeDir_32[15]~0_combout\,
	combout => \RAM_controller|writeDir_16[4]~7_combout\);

-- Location: LCCOMB_X17_Y17_N10
\RAM_controller|writeDir_16[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_16\(4) = (GLOBAL(\RAM_controller|writeDir_16[14]~2clkctrl_outclk\) & ((\RAM_controller|writeDir_16[4]~7_combout\))) # (!GLOBAL(\RAM_controller|writeDir_16[14]~2clkctrl_outclk\) & (\RAM_controller|writeDir_16\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeDir_16\(4),
	datac => \RAM_controller|writeDir_16[4]~7_combout\,
	datad => \RAM_controller|writeDir_16[14]~2clkctrl_outclk\,
	combout => \RAM_controller|writeDir_16\(4));

-- Location: LCCOMB_X16_Y16_N26
\RAM_controller|Add9~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add9~25_combout\ = (\RAM_controller|Add9~3_combout\ & (((!\RAM_controller|LessThan9~1_combout\ & \RAM_controller|LessThan7~0_combout\)) # (!\RAM_controller|LessThan6~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan9~1_combout\,
	datab => \RAM_controller|Add9~3_combout\,
	datac => \RAM_controller|LessThan7~0_combout\,
	datad => \RAM_controller|LessThan6~1_combout\,
	combout => \RAM_controller|Add9~25_combout\);

-- Location: LCCOMB_X16_Y19_N26
\RAM_controller|writeDir_16[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_16\(5) = (GLOBAL(\RAM_controller|writeDir_16[14]~2clkctrl_outclk\) & (\RAM_controller|Add9~25_combout\)) # (!GLOBAL(\RAM_controller|writeDir_16[14]~2clkctrl_outclk\) & ((\RAM_controller|writeDir_16\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add9~25_combout\,
	datac => \RAM_controller|writeDir_16\(5),
	datad => \RAM_controller|writeDir_16[14]~2clkctrl_outclk\,
	combout => \RAM_controller|writeDir_16\(5));

-- Location: LCCOMB_X15_Y15_N16
\RAM_controller|Add9~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add9~26_combout\ = (\RAM_controller|writeDir_16[13]~0_combout\ & \RAM_controller|Add9~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|writeDir_16[13]~0_combout\,
	datad => \RAM_controller|Add9~5_combout\,
	combout => \RAM_controller|Add9~26_combout\);

-- Location: LCCOMB_X15_Y15_N30
\RAM_controller|writeDir_16[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_16\(6) = (GLOBAL(\RAM_controller|writeDir_16[14]~2clkctrl_outclk\) & (\RAM_controller|Add9~26_combout\)) # (!GLOBAL(\RAM_controller|writeDir_16[14]~2clkctrl_outclk\) & ((\RAM_controller|writeDir_16\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add9~26_combout\,
	datac => \RAM_controller|writeDir_16\(6),
	datad => \RAM_controller|writeDir_16[14]~2clkctrl_outclk\,
	combout => \RAM_controller|writeDir_16\(6));

-- Location: LCCOMB_X15_Y15_N18
\RAM_controller|Add9~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add9~27_combout\ = (\RAM_controller|Add9~7_combout\ & \RAM_controller|writeDir_16[13]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add9~7_combout\,
	datac => \RAM_controller|writeDir_16[13]~0_combout\,
	combout => \RAM_controller|Add9~27_combout\);

-- Location: LCCOMB_X15_Y15_N20
\RAM_controller|writeDir_16[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_16\(7) = (GLOBAL(\RAM_controller|writeDir_16[14]~2clkctrl_outclk\) & ((\RAM_controller|Add9~27_combout\))) # (!GLOBAL(\RAM_controller|writeDir_16[14]~2clkctrl_outclk\) & (\RAM_controller|writeDir_16\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|writeDir_16\(7),
	datac => \RAM_controller|Add9~27_combout\,
	datad => \RAM_controller|writeDir_16[14]~2clkctrl_outclk\,
	combout => \RAM_controller|writeDir_16\(7));

-- Location: LCCOMB_X15_Y15_N24
\RAM_controller|Add9~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add9~28_combout\ = (\RAM_controller|Add9~9_combout\ & \RAM_controller|writeDir_16[13]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add9~9_combout\,
	datac => \RAM_controller|writeDir_16[13]~0_combout\,
	combout => \RAM_controller|Add9~28_combout\);

-- Location: LCCOMB_X15_Y15_N6
\RAM_controller|writeDir_16[8]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_16\(8) = (GLOBAL(\RAM_controller|writeDir_16[14]~2clkctrl_outclk\) & ((\RAM_controller|Add9~28_combout\))) # (!GLOBAL(\RAM_controller|writeDir_16[14]~2clkctrl_outclk\) & (\RAM_controller|writeDir_16\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeDir_16\(8),
	datac => \RAM_controller|Add9~28_combout\,
	datad => \RAM_controller|writeDir_16[14]~2clkctrl_outclk\,
	combout => \RAM_controller|writeDir_16\(8));

-- Location: LCCOMB_X15_Y15_N26
\RAM_controller|Add9~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add9~29_combout\ = (\RAM_controller|writeDir_16[13]~0_combout\ & \RAM_controller|Add9~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeDir_16[13]~0_combout\,
	datab => \RAM_controller|Add9~11_combout\,
	combout => \RAM_controller|Add9~29_combout\);

-- Location: LCCOMB_X15_Y15_N12
\RAM_controller|writeDir_16[9]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_16\(9) = (GLOBAL(\RAM_controller|writeDir_16[14]~2clkctrl_outclk\) & ((\RAM_controller|Add9~29_combout\))) # (!GLOBAL(\RAM_controller|writeDir_16[14]~2clkctrl_outclk\) & (\RAM_controller|writeDir_16\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeDir_16\(9),
	datac => \RAM_controller|writeDir_16[14]~2clkctrl_outclk\,
	datad => \RAM_controller|Add9~29_combout\,
	combout => \RAM_controller|writeDir_16\(9));

-- Location: LCCOMB_X15_Y15_N4
\RAM_controller|Add9~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add9~30_combout\ = (\RAM_controller|writeDir_16[13]~0_combout\ & \RAM_controller|Add9~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|writeDir_16[13]~0_combout\,
	datad => \RAM_controller|Add9~13_combout\,
	combout => \RAM_controller|Add9~30_combout\);

-- Location: LCCOMB_X15_Y15_N22
\RAM_controller|writeDir_16[10]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_16\(10) = (GLOBAL(\RAM_controller|writeDir_16[14]~2clkctrl_outclk\) & ((\RAM_controller|Add9~30_combout\))) # (!GLOBAL(\RAM_controller|writeDir_16[14]~2clkctrl_outclk\) & (\RAM_controller|writeDir_16\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeDir_16\(10),
	datac => \RAM_controller|Add9~30_combout\,
	datad => \RAM_controller|writeDir_16[14]~2clkctrl_outclk\,
	combout => \RAM_controller|writeDir_16\(10));

-- Location: LCCOMB_X15_Y15_N2
\RAM_controller|Add9~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add9~31_combout\ = (\RAM_controller|writeDir_16[13]~0_combout\ & \RAM_controller|Add9~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeDir_16[13]~0_combout\,
	datac => \RAM_controller|Add9~15_combout\,
	combout => \RAM_controller|Add9~31_combout\);

-- Location: LCCOMB_X15_Y15_N8
\RAM_controller|writeDir_16[11]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_16\(11) = (GLOBAL(\RAM_controller|writeDir_16[14]~2clkctrl_outclk\) & ((\RAM_controller|Add9~31_combout\))) # (!GLOBAL(\RAM_controller|writeDir_16[14]~2clkctrl_outclk\) & (\RAM_controller|writeDir_16\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|writeDir_16\(11),
	datac => \RAM_controller|writeDir_16[14]~2clkctrl_outclk\,
	datad => \RAM_controller|Add9~31_combout\,
	combout => \RAM_controller|writeDir_16\(11));

-- Location: LCCOMB_X15_Y15_N28
\RAM_controller|Add9~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add9~32_combout\ = (\RAM_controller|writeDir_16[13]~0_combout\ & \RAM_controller|Add9~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeDir_16[13]~0_combout\,
	datac => \RAM_controller|Add9~17_combout\,
	combout => \RAM_controller|Add9~32_combout\);

-- Location: LCCOMB_X15_Y15_N10
\RAM_controller|writeDir_16[12]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|writeDir_16\(12) = (GLOBAL(\RAM_controller|writeDir_16[14]~2clkctrl_outclk\) & ((\RAM_controller|Add9~32_combout\))) # (!GLOBAL(\RAM_controller|writeDir_16[14]~2clkctrl_outclk\) & (\RAM_controller|writeDir_16\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeDir_16\(12),
	datac => \RAM_controller|writeDir_16[14]~2clkctrl_outclk\,
	datad => \RAM_controller|Add9~32_combout\,
	combout => \RAM_controller|writeDir_16\(12));

-- Location: LCCOMB_X10_Y19_N22
\RAM_controller|readDir_16[2]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_16[2]~3_combout\ = (\RAM_controller|ReadEna~3_combout\ & (((!\RAM_controller|LessThan24~1_combout\ & \RAM_controller|LessThan21~1_combout\)) # (!\RAM_controller|readEna_32~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|LessThan24~1_combout\,
	datab => \RAM_controller|ReadEna~3_combout\,
	datac => \RAM_controller|readEna_32~2_combout\,
	datad => \RAM_controller|LessThan21~1_combout\,
	combout => \RAM_controller|readDir_16[2]~3_combout\);

-- Location: LCCOMB_X10_Y19_N16
\RAM_controller|readDir_16[0]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_16[0]~4_combout\ = (\RAM_controller|readDir_16[2]~3_combout\ & \RAM_controller|Add40~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|readDir_16[2]~3_combout\,
	datac => \RAM_controller|Add40~0_combout\,
	combout => \RAM_controller|readDir_16[0]~4_combout\);

-- Location: LCCOMB_X10_Y19_N24
\RAM_controller|readDir_16[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_16\(0) = (GLOBAL(\RAM_controller|readDir_16[14]~2clkctrl_outclk\) & (\RAM_controller|readDir_16[0]~4_combout\)) # (!GLOBAL(\RAM_controller|readDir_16[14]~2clkctrl_outclk\) & ((\RAM_controller|readDir_16\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|readDir_16[0]~4_combout\,
	datab => \RAM_controller|readDir_16\(0),
	datad => \RAM_controller|readDir_16[14]~2clkctrl_outclk\,
	combout => \RAM_controller|readDir_16\(0));

-- Location: LCCOMB_X10_Y19_N30
\RAM_controller|readDir_16[1]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_16[1]~5_combout\ = (\RAM_controller|readDir_16[2]~3_combout\ & \RAM_controller|Add40~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|readDir_16[2]~3_combout\,
	datad => \RAM_controller|Add40~2_combout\,
	combout => \RAM_controller|readDir_16[1]~5_combout\);

-- Location: LCCOMB_X10_Y19_N26
\RAM_controller|readDir_16[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_16\(1) = (GLOBAL(\RAM_controller|readDir_16[14]~2clkctrl_outclk\) & (\RAM_controller|readDir_16[1]~5_combout\)) # (!GLOBAL(\RAM_controller|readDir_16[14]~2clkctrl_outclk\) & ((\RAM_controller|readDir_16\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|readDir_16[1]~5_combout\,
	datac => \RAM_controller|readDir_16\(1),
	datad => \RAM_controller|readDir_16[14]~2clkctrl_outclk\,
	combout => \RAM_controller|readDir_16\(1));

-- Location: LCCOMB_X10_Y19_N12
\RAM_controller|readDir_16[2]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_16[2]~6_combout\ = (\RAM_controller|readDir_16[2]~3_combout\ & \RAM_controller|Add40~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|readDir_16[2]~3_combout\,
	datac => \RAM_controller|Add40~4_combout\,
	combout => \RAM_controller|readDir_16[2]~6_combout\);

-- Location: LCCOMB_X11_Y19_N8
\RAM_controller|readDir_16[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_16\(2) = (GLOBAL(\RAM_controller|readDir_16[14]~2clkctrl_outclk\) & (\RAM_controller|readDir_16[2]~6_combout\)) # (!GLOBAL(\RAM_controller|readDir_16[14]~2clkctrl_outclk\) & ((\RAM_controller|readDir_16\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|readDir_16[2]~6_combout\,
	datac => \RAM_controller|readDir_16\(2),
	datad => \RAM_controller|readDir_16[14]~2clkctrl_outclk\,
	combout => \RAM_controller|readDir_16\(2));

-- Location: LCCOMB_X10_Y19_N14
\RAM_controller|readDir_16[3]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_16[3]~7_combout\ = (\RAM_controller|Add40~6_combout\ & \RAM_controller|readDir_16[2]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add40~6_combout\,
	datab => \RAM_controller|readDir_16[2]~3_combout\,
	combout => \RAM_controller|readDir_16[3]~7_combout\);

-- Location: LCCOMB_X10_Y19_N4
\RAM_controller|readDir_16[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_16\(3) = (GLOBAL(\RAM_controller|readDir_16[14]~2clkctrl_outclk\) & (\RAM_controller|readDir_16[3]~7_combout\)) # (!GLOBAL(\RAM_controller|readDir_16[14]~2clkctrl_outclk\) & ((\RAM_controller|readDir_16\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|readDir_16[3]~7_combout\,
	datac => \RAM_controller|readDir_16\(3),
	datad => \RAM_controller|readDir_16[14]~2clkctrl_outclk\,
	combout => \RAM_controller|readDir_16\(3));

-- Location: LCCOMB_X10_Y19_N0
\RAM_controller|readDir_16[4]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_16[4]~8_combout\ = (\RAM_controller|readDir_16[2]~3_combout\ & \RAM_controller|Add40~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|readDir_16[2]~3_combout\,
	datad => \RAM_controller|Add40~8_combout\,
	combout => \RAM_controller|readDir_16[4]~8_combout\);

-- Location: LCCOMB_X10_Y19_N18
\RAM_controller|readDir_16[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_16\(4) = (GLOBAL(\RAM_controller|readDir_16[14]~2clkctrl_outclk\) & (\RAM_controller|readDir_16[4]~8_combout\)) # (!GLOBAL(\RAM_controller|readDir_16[14]~2clkctrl_outclk\) & ((\RAM_controller|readDir_16\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|readDir_16[4]~8_combout\,
	datac => \RAM_controller|readDir_16[14]~2clkctrl_outclk\,
	datad => \RAM_controller|readDir_16\(4),
	combout => \RAM_controller|readDir_16\(4));

-- Location: LCCOMB_X10_Y23_N24
\RAM_controller|Add35~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add35~25_combout\ = (\RAM_controller|Add35~3_combout\ & \RAM_controller|readDir_16[14]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Add35~3_combout\,
	datad => \RAM_controller|readDir_16[14]~0_combout\,
	combout => \RAM_controller|Add35~25_combout\);

-- Location: LCCOMB_X10_Y23_N4
\RAM_controller|readDir_16[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_16\(5) = (GLOBAL(\RAM_controller|readDir_16[14]~2clkctrl_outclk\) & (\RAM_controller|Add35~25_combout\)) # (!GLOBAL(\RAM_controller|readDir_16[14]~2clkctrl_outclk\) & ((\RAM_controller|readDir_16\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add35~25_combout\,
	datac => \RAM_controller|readDir_16\(5),
	datad => \RAM_controller|readDir_16[14]~2clkctrl_outclk\,
	combout => \RAM_controller|readDir_16\(5));

-- Location: LCCOMB_X16_Y23_N12
\RAM_controller|Add35~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add35~26_combout\ = (\RAM_controller|Add35~5_combout\ & \RAM_controller|readDir_16[14]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|Add35~5_combout\,
	datad => \RAM_controller|readDir_16[14]~0_combout\,
	combout => \RAM_controller|Add35~26_combout\);

-- Location: LCCOMB_X16_Y23_N0
\RAM_controller|readDir_16[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_16\(6) = (GLOBAL(\RAM_controller|readDir_16[14]~2clkctrl_outclk\) & ((\RAM_controller|Add35~26_combout\))) # (!GLOBAL(\RAM_controller|readDir_16[14]~2clkctrl_outclk\) & (\RAM_controller|readDir_16\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|readDir_16\(6),
	datac => \RAM_controller|Add35~26_combout\,
	datad => \RAM_controller|readDir_16[14]~2clkctrl_outclk\,
	combout => \RAM_controller|readDir_16\(6));

-- Location: LCCOMB_X12_Y23_N12
\RAM_controller|Add35~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add35~27_combout\ = (\RAM_controller|Add35~7_combout\ & \RAM_controller|readDir_16[14]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add35~7_combout\,
	datac => \RAM_controller|readDir_16[14]~0_combout\,
	combout => \RAM_controller|Add35~27_combout\);

-- Location: LCCOMB_X12_Y23_N24
\RAM_controller|readDir_16[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_16\(7) = (GLOBAL(\RAM_controller|readDir_16[14]~2clkctrl_outclk\) & (\RAM_controller|Add35~27_combout\)) # (!GLOBAL(\RAM_controller|readDir_16[14]~2clkctrl_outclk\) & ((\RAM_controller|readDir_16\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add35~27_combout\,
	datab => \RAM_controller|readDir_16\(7),
	datac => \RAM_controller|readDir_16[14]~2clkctrl_outclk\,
	combout => \RAM_controller|readDir_16\(7));

-- Location: LCCOMB_X10_Y23_N26
\RAM_controller|Add35~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add35~28_combout\ = (\RAM_controller|Add35~9_combout\ & \RAM_controller|readDir_16[14]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|Add35~9_combout\,
	datac => \RAM_controller|readDir_16[14]~0_combout\,
	combout => \RAM_controller|Add35~28_combout\);

-- Location: LCCOMB_X10_Y23_N20
\RAM_controller|readDir_16[8]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_16\(8) = (GLOBAL(\RAM_controller|readDir_16[14]~2clkctrl_outclk\) & ((\RAM_controller|Add35~28_combout\))) # (!GLOBAL(\RAM_controller|readDir_16[14]~2clkctrl_outclk\) & (\RAM_controller|readDir_16\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|readDir_16[14]~2clkctrl_outclk\,
	datab => \RAM_controller|readDir_16\(8),
	datad => \RAM_controller|Add35~28_combout\,
	combout => \RAM_controller|readDir_16\(8));

-- Location: LCCOMB_X12_Y23_N30
\RAM_controller|Add35~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add35~29_combout\ = (\RAM_controller|Add35~11_combout\ & \RAM_controller|readDir_16[14]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|Add35~11_combout\,
	datab => \RAM_controller|readDir_16[14]~0_combout\,
	combout => \RAM_controller|Add35~29_combout\);

-- Location: LCCOMB_X12_Y23_N22
\RAM_controller|readDir_16[9]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_16\(9) = (GLOBAL(\RAM_controller|readDir_16[14]~2clkctrl_outclk\) & ((\RAM_controller|Add35~29_combout\))) # (!GLOBAL(\RAM_controller|readDir_16[14]~2clkctrl_outclk\) & (\RAM_controller|readDir_16\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|readDir_16\(9),
	datac => \RAM_controller|readDir_16[14]~2clkctrl_outclk\,
	datad => \RAM_controller|Add35~29_combout\,
	combout => \RAM_controller|readDir_16\(9));

-- Location: LCCOMB_X16_Y23_N18
\RAM_controller|Add35~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add35~30_combout\ = (\RAM_controller|readDir_16[14]~0_combout\ & \RAM_controller|Add35~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|readDir_16[14]~0_combout\,
	datad => \RAM_controller|Add35~13_combout\,
	combout => \RAM_controller|Add35~30_combout\);

-- Location: LCCOMB_X16_Y23_N22
\RAM_controller|readDir_16[10]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_16\(10) = (GLOBAL(\RAM_controller|readDir_16[14]~2clkctrl_outclk\) & ((\RAM_controller|Add35~30_combout\))) # (!GLOBAL(\RAM_controller|readDir_16[14]~2clkctrl_outclk\) & (\RAM_controller|readDir_16\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|readDir_16\(10),
	datac => \RAM_controller|readDir_16[14]~2clkctrl_outclk\,
	datad => \RAM_controller|Add35~30_combout\,
	combout => \RAM_controller|readDir_16\(10));

-- Location: LCCOMB_X11_Y23_N24
\RAM_controller|Add35~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add35~31_combout\ = (\RAM_controller|readDir_16[14]~0_combout\ & \RAM_controller|Add35~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|readDir_16[14]~0_combout\,
	datad => \RAM_controller|Add35~15_combout\,
	combout => \RAM_controller|Add35~31_combout\);

-- Location: LCCOMB_X11_Y23_N28
\RAM_controller|readDir_16[11]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_16\(11) = (GLOBAL(\RAM_controller|readDir_16[14]~2clkctrl_outclk\) & ((\RAM_controller|Add35~31_combout\))) # (!GLOBAL(\RAM_controller|readDir_16[14]~2clkctrl_outclk\) & (\RAM_controller|readDir_16\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|readDir_16\(11),
	datac => \RAM_controller|readDir_16[14]~2clkctrl_outclk\,
	datad => \RAM_controller|Add35~31_combout\,
	combout => \RAM_controller|readDir_16\(11));

-- Location: LCCOMB_X11_Y23_N2
\RAM_controller|Add35~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|Add35~32_combout\ = (\RAM_controller|readDir_16[14]~0_combout\ & \RAM_controller|Add35~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|readDir_16[14]~0_combout\,
	datad => \RAM_controller|Add35~17_combout\,
	combout => \RAM_controller|Add35~32_combout\);

-- Location: LCCOMB_X11_Y23_N26
\RAM_controller|readDir_16[12]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|readDir_16\(12) = (GLOBAL(\RAM_controller|readDir_16[14]~2clkctrl_outclk\) & ((\RAM_controller|Add35~32_combout\))) # (!GLOBAL(\RAM_controller|readDir_16[14]~2clkctrl_outclk\) & (\RAM_controller|readDir_16\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|readDir_16\(12),
	datac => \RAM_controller|readDir_16[14]~2clkctrl_outclk\,
	datad => \RAM_controller|Add35~32_combout\,
	combout => \RAM_controller|readDir_16\(12));

-- Location: M9K_X25_Y20_N0
\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a4\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode183w\(2),
	portbre => \RAM_controller|readEna_16~2_combout\,
	clk0 => \CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode183w\(2),
	ena1 => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_decode_b|w_anode183w\(2),
	clr1 => \SW[1]~inputclkctrl_outclk\,
	portadatain => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X17_Y19_N20
\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode191w[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode191w\(2) = (\RAM_controller|writeDir_16\(14) & (!\RAM_controller|writeDir_16\(13) & \RAM_controller|writeEna_16~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|writeDir_16\(14),
	datac => \RAM_controller|writeDir_16\(13),
	datad => \RAM_controller|writeEna_16~1_combout\,
	combout => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode191w\(2));

-- Location: LCCOMB_X12_Y23_N2
\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_decode_b|w_anode191w[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_decode_b|w_anode191w\(2) = (\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|_~1_combout\ & (!\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|_~0_combout\ & 
-- ((\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_b_store~q\) # (\RAM_controller|readEna_16~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|_~1_combout\,
	datab => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_b_store~q\,
	datac => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|_~0_combout\,
	datad => \RAM_controller|readEna_16~2_combout\,
	combout => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_decode_b|w_anode191w\(2));

-- Location: M9K_X13_Y27_N0
\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a8\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode191w\(2),
	portbre => \RAM_controller|readEna_16~2_combout\,
	clk0 => \CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode191w\(2),
	ena1 => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_decode_b|w_anode191w\(2),
	clr1 => \SW[1]~inputclkctrl_outclk\,
	portadatain => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\);

-- Location: FF_X12_Y23_N7
\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|_~1_combout\,
	ena => \RAM_controller|readEna_16~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b\(1));

-- Location: FF_X12_Y23_N9
\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|_~0_combout\,
	ena => \RAM_controller|readEna_16~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b\(0));

-- Location: LCCOMB_X17_Y19_N22
\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode170w[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode170w\(2) = (!\RAM_controller|writeDir_16\(14) & (!\RAM_controller|writeDir_16\(13) & \RAM_controller|writeEna_16~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_controller|writeDir_16\(14),
	datac => \RAM_controller|writeDir_16\(13),
	datad => \RAM_controller|writeEna_16~1_combout\,
	combout => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode170w\(2));

-- Location: LCCOMB_X12_Y23_N0
\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_decode_b|w_anode170w[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_decode_b|w_anode170w\(2) = (!\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|_~1_combout\ & (!\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|_~0_combout\ & 
-- ((\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_b_store~q\) # (\RAM_controller|readEna_16~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|_~1_combout\,
	datab => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_b_store~q\,
	datac => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|_~0_combout\,
	datad => \RAM_controller|readEna_16~2_combout\,
	combout => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_decode_b|w_anode170w\(2));

-- Location: M9K_X13_Y28_N0
\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode170w\(2),
	portbre => \RAM_controller|readEna_16~2_combout\,
	clk0 => \CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode170w\(2),
	ena1 => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_decode_b|w_anode170w\(2),
	clr1 => \SW[1]~inputclkctrl_outclk\,
	portadatain => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X12_Y23_N20
\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[0]~0_combout\ = (\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a8~portbdataout\) # ((\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b\(0))))) # 
-- (!\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b\(1) & (((!\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a0~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a8~portbdataout\,
	datab => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b\(0),
	datad => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a0~portbdataout\,
	combout => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[0]~0_combout\);

-- Location: LCCOMB_X17_Y19_N24
\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode199w[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode199w\(2) = (\RAM_controller|writeDir_16\(13) & (\RAM_controller|writeDir_16\(14) & \RAM_controller|writeEna_16~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|writeDir_16\(13),
	datac => \RAM_controller|writeDir_16\(14),
	datad => \RAM_controller|writeEna_16~1_combout\,
	combout => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode199w\(2));

-- Location: LCCOMB_X12_Y23_N26
\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_decode_b|w_anode199w[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_decode_b|w_anode199w[2]~0_combout\ = (\RAM_controller|readDir_16\(13) & (\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|_~1_combout\ & 
-- ((\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_b_store~q\) # (\RAM_controller|readEna_16~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_b_store~q\,
	datab => \RAM_controller|readEna_16~2_combout\,
	datac => \RAM_controller|readDir_16\(13),
	datad => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|_~1_combout\,
	combout => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_decode_b|w_anode199w[2]~0_combout\);

-- Location: M9K_X25_Y27_N0
\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a12\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode199w\(2),
	portbre => \RAM_controller|readEna_16~2_combout\,
	clk0 => \CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode199w\(2),
	ena1 => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_decode_b|w_anode199w[2]~0_combout\,
	clr1 => \SW[1]~inputclkctrl_outclk\,
	portadatain => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X17_Y23_N20
\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[0]~1_combout\ = (\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[0]~0_combout\ & 
-- (((\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a12~portbdataout\) # (!\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b\(0))))) # 
-- (!\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[0]~0_combout\ & (\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a4~portbdataout\ & 
-- (\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a4~portbdataout\,
	datab => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[0]~0_combout\,
	datac => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b\(0),
	datad => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a12~portbdataout\,
	combout => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[0]~1_combout\);

-- Location: LCCOMB_X16_Y16_N18
\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|decode2|eq_node[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|decode2|eq_node\(0) = (\RAM_controller|writeEna_8~1_combout\ & !\RAM_controller|writeDir_8\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_controller|writeEna_8~1_combout\,
	datad => \RAM_controller|writeDir_8\(13),
	combout => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|decode2|eq_node\(0));

-- Location: LCCOMB_X12_Y20_N20
\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|rden_decode_b|eq_node[0]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|rden_decode_b|eq_node[0]~5_combout\ = (\SW[1]~input_o\ & ((\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|rden_b_store~q\) # ((\RAM_controller|readEna_8~1_combout\)))) # 
-- (!\SW[1]~input_o\ & (!\RAM_controller|readDir_8\(13) & ((\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|rden_b_store~q\) # (\RAM_controller|readEna_8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|rden_b_store~q\,
	datac => \RAM_controller|readEna_8~1_combout\,
	datad => \RAM_controller|readDir_8\(13),
	combout => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|rden_decode_b|eq_node[0]~5_combout\);

-- Location: M9K_X13_Y20_N0
\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|decode2|eq_node\(0),
	portbre => \RAM_controller|readEna_8~1_combout\,
	clk0 => \CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|decode2|eq_node\(0),
	ena1 => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|rden_decode_b|eq_node[0]~5_combout\,
	clr1 => \SW[1]~inputclkctrl_outclk\,
	portadatain => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X17_Y16_N24
\RAM_controller|D_out[0]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|D_out[0]~4_combout\ = (\RAM_controller|D_out[0]~2_combout\ & ((\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[0]~1_combout\) # ((\RAM_controller|D_out[0]~3_combout\)))) # 
-- (!\RAM_controller|D_out[0]~2_combout\ & (((\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a0~portbdataout\ & !\RAM_controller|D_out[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[0]~1_combout\,
	datab => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a0~portbdataout\,
	datac => \RAM_controller|D_out[0]~2_combout\,
	datad => \RAM_controller|D_out[0]~3_combout\,
	combout => \RAM_controller|D_out[0]~4_combout\);

-- Location: LCCOMB_X17_Y16_N18
\RAM_controller|D_out[0]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|D_out[0]~5_combout\ = (\RAM_controller|D_out[0]~3_combout\ & ((\RAM_controller|D_out[0]~4_combout\ & ((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~3_combout\))) # (!\RAM_controller|D_out[0]~4_combout\ & 
-- (\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a4~portbdataout\)))) # (!\RAM_controller|D_out[0]~3_combout\ & (((\RAM_controller|D_out[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a4~portbdataout\,
	datab => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~3_combout\,
	datac => \RAM_controller|D_out[0]~3_combout\,
	datad => \RAM_controller|D_out[0]~4_combout\,
	combout => \RAM_controller|D_out[0]~5_combout\);

-- Location: LCCOMB_X17_Y16_N28
\VGA_controller|red~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|red~8_combout\ = (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~1_combout\ & ((\VGA_controller|red~7_combout\) # ((\VGA_controller|red~6_combout\ & \RAM_controller|D_out[0]~5_combout\)))) # 
-- (!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~1_combout\ & (((\VGA_controller|red~6_combout\ & \RAM_controller|D_out[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~1_combout\,
	datab => \VGA_controller|red~7_combout\,
	datac => \VGA_controller|red~6_combout\,
	datad => \RAM_controller|D_out[0]~5_combout\,
	combout => \VGA_controller|red~8_combout\);

-- Location: LCCOMB_X17_Y16_N12
\VGA_controller|red[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|red[0]~feeder_combout\ = \VGA_controller|red~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \VGA_controller|red~8_combout\,
	combout => \VGA_controller|red[0]~feeder_combout\);

-- Location: FF_X17_Y16_N13
\VGA_controller|red[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \VGA_controller|red[0]~feeder_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|red\(0));

-- Location: IOIBUF_X14_Y0_N22
\SW[4]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(4),
	o => \SW[4]~input_o\);

-- Location: M9K_X13_Y3_N0
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a29\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode399w\(3),
	portbre => \RAM_controller|readEna_32~4_combout\,
	clk0 => \CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode399w\(3),
	ena1 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode399w[3]~0_combout\,
	clr1 => \SW[1]~inputclkctrl_outclk\,
	portadatain => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\);

-- Location: M9K_X25_Y17_N0
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a25\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode389w\(3),
	portbre => \RAM_controller|readEna_32~4_combout\,
	clk0 => \CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode389w\(3),
	ena1 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode389w[3]~0_combout\,
	clr1 => \SW[1]~inputclkctrl_outclk\,
	portadatain => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus\);

-- Location: M9K_X25_Y15_N0
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a17\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode369w\(3),
	portbre => \RAM_controller|readEna_32~4_combout\,
	clk0 => \CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode369w\(3),
	ena1 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode369w\(3),
	clr1 => \SW[1]~inputclkctrl_outclk\,
	portadatain => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\);

-- Location: M9K_X25_Y1_N0
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a21\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode379w\(3),
	portbre => \RAM_controller|readEna_32~4_combout\,
	clk0 => \CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode379w\(3),
	ena1 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode379w[3]~0_combout\,
	clr1 => \SW[1]~inputclkctrl_outclk\,
	portadatain => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X17_Y9_N12
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~6_combout\ = (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(1) & (((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(0))))) # 
-- (!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(1) & ((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a21~portbdataout\))) # (!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a17~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a17~portbdataout\,
	datac => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(0),
	datad => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a21~portbdataout\,
	combout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~6_combout\);

-- Location: LCCOMB_X17_Y9_N26
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~7_combout\ = (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(1) & ((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~6_combout\ & 
-- (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a29~portbdataout\)) # (!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~6_combout\ & 
-- ((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a25~portbdataout\))))) # (!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a29~portbdataout\,
	datac => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a25~portbdataout\,
	datad => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~6_combout\,
	combout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~7_combout\);

-- Location: M9K_X25_Y26_N0
\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a13\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode199w\(2),
	portbre => \RAM_controller|readEna_16~2_combout\,
	clk0 => \CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode199w\(2),
	ena1 => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_decode_b|w_anode199w[2]~0_combout\,
	clr1 => \SW[1]~inputclkctrl_outclk\,
	portadatain => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\);

-- Location: M9K_X13_Y23_N0
\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a5\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode183w\(2),
	portbre => \RAM_controller|readEna_16~2_combout\,
	clk0 => \CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode183w\(2),
	ena1 => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_decode_b|w_anode183w\(2),
	clr1 => \SW[1]~inputclkctrl_outclk\,
	portadatain => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\);

-- Location: M9K_X13_Y24_N0
\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a1\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode170w\(2),
	portbre => \RAM_controller|readEna_16~2_combout\,
	clk0 => \CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode170w\(2),
	ena1 => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_decode_b|w_anode170w\(2),
	clr1 => \SW[1]~inputclkctrl_outclk\,
	portadatain => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X10_Y23_N10
\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[1]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[1]~2_combout\ = (\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a5~portbdataout\) # ((\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b\(1))))) # 
-- (!\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b\(0) & (((!\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a1~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a5~portbdataout\,
	datac => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b\(1),
	datad => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a1~portbdataout\,
	combout => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[1]~2_combout\);

-- Location: M9K_X13_Y25_N0
\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a9\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode191w\(2),
	portbre => \RAM_controller|readEna_16~2_combout\,
	clk0 => \CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode191w\(2),
	ena1 => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_decode_b|w_anode191w\(2),
	clr1 => \SW[1]~inputclkctrl_outclk\,
	portadatain => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X10_Y23_N22
\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[1]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[1]~3_combout\ = (\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[1]~2_combout\ & 
-- ((\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a13~portbdataout\) # ((!\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b\(1))))) # 
-- (!\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[1]~2_combout\ & (((\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a9~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a13~portbdataout\,
	datab => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[1]~2_combout\,
	datac => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b\(1),
	datad => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a9~portbdataout\,
	combout => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[1]~3_combout\);

-- Location: M9K_X13_Y2_N0
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a5\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode339w\(3),
	portbre => \RAM_controller|readEna_32~4_combout\,
	clk0 => \CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode339w\(3),
	ena1 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode339w\(3),
	clr1 => \SW[1]~inputclkctrl_outclk\,
	portadatain => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\);

-- Location: M9K_X25_Y14_N0
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a13\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode359w\(3),
	portbre => \RAM_controller|readEna_32~4_combout\,
	clk0 => \CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode359w\(3),
	ena1 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode359w[3]~0_combout\,
	clr1 => \SW[1]~inputclkctrl_outclk\,
	portadatain => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\);

-- Location: M9K_X25_Y11_N0
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a1\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode322w\(3),
	portbre => \RAM_controller|readEna_32~4_combout\,
	clk0 => \CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode322w\(3),
	ena1 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode322w\(3),
	clr1 => \SW[1]~inputclkctrl_outclk\,
	portadatain => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\);

-- Location: M9K_X25_Y12_N0
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a9\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode349w\(3),
	portbre => \RAM_controller|readEna_32~4_combout\,
	clk0 => \CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode349w\(3),
	ena1 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode349w\(3),
	clr1 => \SW[1]~inputclkctrl_outclk\,
	portadatain => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X20_Y16_N10
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~4_combout\ = (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(0) & (((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(1))))) # 
-- (!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(0) & ((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a9~portbdataout\))) # (!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a1~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a1~portbdataout\,
	datab => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(1),
	datad => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a9~portbdataout\,
	combout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~4_combout\);

-- Location: LCCOMB_X20_Y16_N8
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~5_combout\ = (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(0) & ((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~4_combout\ & 
-- ((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a13~portbdataout\))) # (!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~4_combout\ & 
-- (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a5~portbdataout\)))) # (!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a5~portbdataout\,
	datab => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a13~portbdataout\,
	datad => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~4_combout\,
	combout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~5_combout\);

-- Location: M9K_X13_Y21_N0
\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a5\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|decode2|eq_node\(1),
	portbre => \RAM_controller|readEna_8~1_combout\,
	clk0 => \CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|decode2|eq_node\(1),
	ena1 => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|rden_decode_b|eq_node[1]~4_combout\,
	clr1 => \SW[1]~inputclkctrl_outclk\,
	portadatain => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\);

-- Location: M9K_X13_Y19_N0
\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a1\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|decode2|eq_node\(0),
	portbre => \RAM_controller|readEna_8~1_combout\,
	clk0 => \CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|decode2|eq_node\(0),
	ena1 => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|rden_decode_b|eq_node[0]~5_combout\,
	clr1 => \SW[1]~inputclkctrl_outclk\,
	portadatain => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X20_Y16_N20
\RAM_controller|D_out[1]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|D_out[1]~6_combout\ = (\RAM_controller|D_out[0]~2_combout\ & (((\RAM_controller|D_out[0]~3_combout\)))) # (!\RAM_controller|D_out[0]~2_combout\ & ((\RAM_controller|D_out[0]~3_combout\ & 
-- (\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a5~portbdataout\)) # (!\RAM_controller|D_out[0]~3_combout\ & ((\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a1~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a5~portbdataout\,
	datab => \RAM_controller|D_out[0]~2_combout\,
	datac => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a1~portbdataout\,
	datad => \RAM_controller|D_out[0]~3_combout\,
	combout => \RAM_controller|D_out[1]~6_combout\);

-- Location: LCCOMB_X20_Y16_N18
\RAM_controller|D_out[1]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|D_out[1]~7_combout\ = (\RAM_controller|D_out[0]~2_combout\ & ((\RAM_controller|D_out[1]~6_combout\ & ((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~5_combout\))) # (!\RAM_controller|D_out[1]~6_combout\ & 
-- (\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[1]~3_combout\)))) # (!\RAM_controller|D_out[0]~2_combout\ & (((\RAM_controller|D_out[1]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[1]~3_combout\,
	datab => \RAM_controller|D_out[0]~2_combout\,
	datac => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~5_combout\,
	datad => \RAM_controller|D_out[1]~6_combout\,
	combout => \RAM_controller|D_out[1]~7_combout\);

-- Location: LCCOMB_X20_Y16_N24
\VGA_controller|red~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|red~9_combout\ = (\VGA_controller|red~7_combout\ & ((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~7_combout\) # ((\VGA_controller|red~6_combout\ & \RAM_controller|D_out[1]~7_combout\)))) # 
-- (!\VGA_controller|red~7_combout\ & (((\VGA_controller|red~6_combout\ & \RAM_controller|D_out[1]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_controller|red~7_combout\,
	datab => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~7_combout\,
	datac => \VGA_controller|red~6_combout\,
	datad => \RAM_controller|D_out[1]~7_combout\,
	combout => \VGA_controller|red~9_combout\);

-- Location: LCCOMB_X20_Y16_N16
\VGA_controller|red[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|red[1]~feeder_combout\ = \VGA_controller|red~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \VGA_controller|red~9_combout\,
	combout => \VGA_controller|red[1]~feeder_combout\);

-- Location: FF_X20_Y16_N17
\VGA_controller|red[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \VGA_controller|red[1]~feeder_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|red\(1));

-- Location: IOIBUF_X14_Y29_N15
\SW[5]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(5),
	o => \SW[5]~input_o\);

-- Location: M9K_X13_Y8_N0
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a18\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode369w\(3),
	portbre => \RAM_controller|readEna_32~4_combout\,
	clk0 => \CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode369w\(3),
	ena1 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode369w\(3),
	clr1 => \SW[1]~inputclkctrl_outclk\,
	portadatain => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\);

-- Location: M9K_X25_Y3_N0
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a22\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode379w\(3),
	portbre => \RAM_controller|readEna_32~4_combout\,
	clk0 => \CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode379w\(3),
	ena1 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode379w[3]~0_combout\,
	clr1 => \SW[1]~inputclkctrl_outclk\,
	portadatain => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X20_Y16_N12
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~10_combout\ = (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(0) & (((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(1)) # 
-- (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a22~portbdataout\)))) # (!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a18~portbdataout\ & (!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a18~portbdataout\,
	datab => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(1),
	datad => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a22~portbdataout\,
	combout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~10_combout\);

-- Location: M9K_X25_Y9_N0
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a30\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode399w\(3),
	portbre => \RAM_controller|readEna_32~4_combout\,
	clk0 => \CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode399w\(3),
	ena1 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode399w[3]~0_combout\,
	clr1 => \SW[1]~inputclkctrl_outclk\,
	portadatain => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\);

-- Location: M9K_X25_Y16_N0
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a26\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode389w\(3),
	portbre => \RAM_controller|readEna_32~4_combout\,
	clk0 => \CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode389w\(3),
	ena1 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode389w[3]~0_combout\,
	clr1 => \SW[1]~inputclkctrl_outclk\,
	portadatain => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X20_Y16_N30
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~11_combout\ = (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~10_combout\ & 
-- ((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a30~portbdataout\) # ((!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(1))))) # 
-- (!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~10_combout\ & (((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a26~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~10_combout\,
	datab => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a30~portbdataout\,
	datac => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(1),
	datad => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a26~portbdataout\,
	combout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~11_combout\);

-- Location: M9K_X13_Y18_N0
\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a6\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|decode2|eq_node\(1),
	portbre => \RAM_controller|readEna_8~1_combout\,
	clk0 => \CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|decode2|eq_node\(1),
	ena1 => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|rden_decode_b|eq_node[1]~4_combout\,
	clr1 => \SW[1]~inputclkctrl_outclk\,
	portadatain => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

-- Location: M9K_X25_Y18_N0
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a14\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode359w\(3),
	portbre => \RAM_controller|readEna_32~4_combout\,
	clk0 => \CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode359w\(3),
	ena1 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode359w[3]~0_combout\,
	clr1 => \SW[1]~inputclkctrl_outclk\,
	portadatain => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\);

-- Location: M9K_X13_Y13_N0
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a10\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode349w\(3),
	portbre => \RAM_controller|readEna_32~4_combout\,
	clk0 => \CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode349w\(3),
	ena1 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode349w\(3),
	clr1 => \SW[1]~inputclkctrl_outclk\,
	portadatain => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\);

-- Location: M9K_X13_Y14_N0
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a2\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode322w\(3),
	portbre => \RAM_controller|readEna_32~4_combout\,
	clk0 => \CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode322w\(3),
	ena1 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode322w\(3),
	clr1 => \SW[1]~inputclkctrl_outclk\,
	portadatain => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X20_Y16_N22
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~8_combout\ = (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(0) & (((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(1))))) # 
-- (!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(0) & ((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a10~portbdataout\)) # (!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a2~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a10~portbdataout\,
	datab => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(1),
	datad => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a2~portbdataout\,
	combout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~8_combout\);

-- Location: M9K_X13_Y4_N0
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a6\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode339w\(3),
	portbre => \RAM_controller|readEna_32~4_combout\,
	clk0 => \CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode339w\(3),
	ena1 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode339w\(3),
	clr1 => \SW[1]~inputclkctrl_outclk\,
	portadatain => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X20_Y16_N4
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~9_combout\ = (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(0) & ((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~8_combout\ & 
-- (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a14~portbdataout\)) # (!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~8_combout\ & 
-- ((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a6~portbdataout\))))) # (!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a14~portbdataout\,
	datab => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~8_combout\,
	datad => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a6~portbdataout\,
	combout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~9_combout\);

-- Location: M9K_X13_Y22_N0
\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a2\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|decode2|eq_node\(0),
	portbre => \RAM_controller|readEna_8~1_combout\,
	clk0 => \CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|decode2|eq_node\(0),
	ena1 => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|rden_decode_b|eq_node[0]~5_combout\,
	clr1 => \SW[1]~inputclkctrl_outclk\,
	portadatain => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

-- Location: M9K_X25_Y21_N0
\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a6\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode183w\(2),
	portbre => \RAM_controller|readEna_16~2_combout\,
	clk0 => \CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode183w\(2),
	ena1 => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_decode_b|w_anode183w\(2),
	clr1 => \SW[1]~inputclkctrl_outclk\,
	portadatain => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

-- Location: M9K_X25_Y28_N0
\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a14\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode199w\(2),
	portbre => \RAM_controller|readEna_16~2_combout\,
	clk0 => \CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode199w\(2),
	ena1 => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_decode_b|w_anode199w[2]~0_combout\,
	clr1 => \SW[1]~inputclkctrl_outclk\,
	portadatain => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\);

-- Location: M9K_X25_Y22_N0
\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a2\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode170w\(2),
	portbre => \RAM_controller|readEna_16~2_combout\,
	clk0 => \CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode170w\(2),
	ena1 => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_decode_b|w_anode170w\(2),
	clr1 => \SW[1]~inputclkctrl_outclk\,
	portadatain => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

-- Location: M9K_X13_Y26_N0
\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a10\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode191w\(2),
	portbre => \RAM_controller|readEna_16~2_combout\,
	clk0 => \CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode191w\(2),
	ena1 => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_decode_b|w_anode191w\(2),
	clr1 => \SW[1]~inputclkctrl_outclk\,
	portadatain => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X16_Y23_N20
\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[2]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[2]~4_combout\ = (\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b\(1))))) # (!\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b\(0) & ((\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b\(1) 
-- & ((\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a10~portbdataout\))) # (!\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a2~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a2~portbdataout\,
	datac => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b\(1),
	datad => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a10~portbdataout\,
	combout => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[2]~4_combout\);

-- Location: LCCOMB_X16_Y23_N26
\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[2]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[2]~5_combout\ = (\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[2]~4_combout\ & 
-- (((\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a14~portbdataout\) # (!\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b\(0))))) # 
-- (!\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[2]~4_combout\ & (\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ & 
-- ((\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a6~portbdataout\,
	datab => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a14~portbdataout\,
	datac => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[2]~4_combout\,
	datad => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b\(0),
	combout => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[2]~5_combout\);

-- Location: LCCOMB_X20_Y16_N0
\RAM_controller|D_out[2]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|D_out[2]~8_combout\ = (\RAM_controller|D_out[0]~2_combout\ & (((\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[2]~5_combout\) # (\RAM_controller|D_out[0]~3_combout\)))) # 
-- (!\RAM_controller|D_out[0]~2_combout\ & (\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ & ((!\RAM_controller|D_out[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a2~portbdataout\,
	datab => \RAM_controller|D_out[0]~2_combout\,
	datac => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[2]~5_combout\,
	datad => \RAM_controller|D_out[0]~3_combout\,
	combout => \RAM_controller|D_out[2]~8_combout\);

-- Location: LCCOMB_X20_Y16_N14
\RAM_controller|D_out[2]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|D_out[2]~9_combout\ = (\RAM_controller|D_out[0]~3_combout\ & ((\RAM_controller|D_out[2]~8_combout\ & ((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~9_combout\))) # (!\RAM_controller|D_out[2]~8_combout\ & 
-- (\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a6~portbdataout\)))) # (!\RAM_controller|D_out[0]~3_combout\ & (((\RAM_controller|D_out[2]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a6~portbdataout\,
	datab => \RAM_controller|D_out[0]~3_combout\,
	datac => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~9_combout\,
	datad => \RAM_controller|D_out[2]~8_combout\,
	combout => \RAM_controller|D_out[2]~9_combout\);

-- Location: LCCOMB_X20_Y16_N2
\VGA_controller|red~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|red~10_combout\ = (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~11_combout\ & ((\VGA_controller|red~7_combout\) # ((\VGA_controller|red~6_combout\ & \RAM_controller|D_out[2]~9_combout\)))) # 
-- (!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~11_combout\ & (\VGA_controller|red~6_combout\ & (\RAM_controller|D_out[2]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~11_combout\,
	datab => \VGA_controller|red~6_combout\,
	datac => \RAM_controller|D_out[2]~9_combout\,
	datad => \VGA_controller|red~7_combout\,
	combout => \VGA_controller|red~10_combout\);

-- Location: LCCOMB_X20_Y16_N6
\VGA_controller|red[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|red[2]~feeder_combout\ = \VGA_controller|red~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \VGA_controller|red~10_combout\,
	combout => \VGA_controller|red[2]~feeder_combout\);

-- Location: FF_X20_Y16_N7
\VGA_controller|red[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \VGA_controller|red[2]~feeder_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|red\(2));

-- Location: IOIBUF_X14_Y29_N22
\SW[6]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(6),
	o => \SW[6]~input_o\);

-- Location: M9K_X13_Y5_N0
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a31\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode399w\(3),
	portbre => \RAM_controller|readEna_32~4_combout\,
	clk0 => \CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode399w\(3),
	ena1 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode399w[3]~0_combout\,
	clr1 => \SW[1]~inputclkctrl_outclk\,
	portadatain => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\);

-- Location: M9K_X13_Y10_N0
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a27\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode389w\(3),
	portbre => \RAM_controller|readEna_32~4_combout\,
	clk0 => \CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode389w\(3),
	ena1 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode389w[3]~0_combout\,
	clr1 => \SW[1]~inputclkctrl_outclk\,
	portadatain => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus\);

-- Location: M9K_X13_Y7_N0
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a19\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode369w\(3),
	portbre => \RAM_controller|readEna_32~4_combout\,
	clk0 => \CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode369w\(3),
	ena1 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode369w\(3),
	clr1 => \SW[1]~inputclkctrl_outclk\,
	portadatain => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\);

-- Location: M9K_X13_Y1_N0
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a23\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode379w\(3),
	portbre => \RAM_controller|readEna_32~4_combout\,
	clk0 => \CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode379w\(3),
	ena1 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode379w[3]~0_combout\,
	clr1 => \SW[1]~inputclkctrl_outclk\,
	portadatain => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X17_Y9_N24
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~14_combout\ = (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(1) & (((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(0))))) # 
-- (!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(1) & ((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a23~portbdataout\))) # (!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a19~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a19~portbdataout\,
	datac => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(0),
	datad => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a23~portbdataout\,
	combout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~14_combout\);

-- Location: LCCOMB_X17_Y9_N22
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~15_combout\ = (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(1) & ((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~14_combout\ & 
-- (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a31~portbdataout\)) # (!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~14_combout\ & 
-- ((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a27~portbdataout\))))) # (!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a31~portbdataout\,
	datac => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a27~portbdataout\,
	datad => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~14_combout\,
	combout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~15_combout\);

-- Location: M9K_X25_Y23_N0
\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a15\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode199w\(2),
	portbre => \RAM_controller|readEna_16~2_combout\,
	clk0 => \CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode199w\(2),
	ena1 => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_decode_b|w_anode199w[2]~0_combout\,
	clr1 => \SW[1]~inputclkctrl_outclk\,
	portadatain => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\);

-- Location: M9K_X25_Y19_N0
\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a7\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode183w\(2),
	portbre => \RAM_controller|readEna_16~2_combout\,
	clk0 => \CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode183w\(2),
	ena1 => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_decode_b|w_anode183w\(2),
	clr1 => \SW[1]~inputclkctrl_outclk\,
	portadatain => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\);

-- Location: M9K_X25_Y24_N0
\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a3\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode170w\(2),
	portbre => \RAM_controller|readEna_16~2_combout\,
	clk0 => \CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode170w\(2),
	ena1 => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_decode_b|w_anode170w\(2),
	clr1 => \SW[1]~inputclkctrl_outclk\,
	portadatain => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X16_Y23_N8
\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[3]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[3]~6_combout\ = (\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b\(0))))) # (!\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b\(1) & ((\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b\(0) 
-- & (\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a7~portbdataout\)) # (!\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a3~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a7~portbdataout\,
	datab => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a3~portbdataout\,
	datac => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b\(1),
	datad => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b\(0),
	combout => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[3]~6_combout\);

-- Location: M9K_X25_Y25_N0
\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a11\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode191w\(2),
	portbre => \RAM_controller|readEna_16~2_combout\,
	clk0 => \CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|decode2|w_anode191w\(2),
	ena1 => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|rden_decode_b|w_anode191w\(2),
	clr1 => \SW[1]~inputclkctrl_outclk\,
	portadatain => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X16_Y23_N10
\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[3]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[3]~7_combout\ = (\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[3]~6_combout\ & (\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a15~portbdataout\)) # 
-- (!\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[3]~6_combout\ & ((\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a11~portbdataout\))))) # 
-- (!\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b\(1) & (((\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a15~portbdataout\,
	datac => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[3]~6_combout\,
	datad => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|ram_block1a11~portbdataout\,
	combout => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[3]~7_combout\);

-- Location: M9K_X25_Y4_N0
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a15\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode359w\(3),
	portbre => \RAM_controller|readEna_32~4_combout\,
	clk0 => \CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode359w\(3),
	ena1 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode359w[3]~0_combout\,
	clr1 => \SW[1]~inputclkctrl_outclk\,
	portadatain => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\);

-- Location: M9K_X25_Y6_N0
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a3\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode322w\(3),
	portbre => \RAM_controller|readEna_32~4_combout\,
	clk0 => \CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode322w\(3),
	ena1 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode322w\(3),
	clr1 => \SW[1]~inputclkctrl_outclk\,
	portadatain => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\);

-- Location: M9K_X25_Y13_N0
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a11\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode349w\(3),
	portbre => \RAM_controller|readEna_32~4_combout\,
	clk0 => \CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode349w\(3),
	ena1 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode349w\(3),
	clr1 => \SW[1]~inputclkctrl_outclk\,
	portadatain => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X17_Y9_N8
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~12_combout\ = (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(1) & (((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(0)) # 
-- (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a11~portbdataout\)))) # (!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a3~portbdataout\ & (!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a3~portbdataout\,
	datac => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(0),
	datad => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a11~portbdataout\,
	combout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~12_combout\);

-- Location: M9K_X25_Y10_N0
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a7\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode339w\(3),
	portbre => \RAM_controller|readEna_32~4_combout\,
	clk0 => \CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode339w\(3),
	ena1 => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode339w\(3),
	clr1 => \SW[1]~inputclkctrl_outclk\,
	portadatain => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X17_Y9_N10
\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~13_combout\ = (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~12_combout\ & 
-- ((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a15~portbdataout\) # ((!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(0))))) # 
-- (!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~12_combout\ & (((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a7~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a15~portbdataout\,
	datab => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~12_combout\,
	datac => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b\(0),
	datad => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a7~portbdataout\,
	combout => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~13_combout\);

-- Location: M9K_X13_Y16_N0
\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a3\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|decode2|eq_node\(0),
	portbre => \RAM_controller|readEna_8~1_combout\,
	clk0 => \CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|decode2|eq_node\(0),
	ena1 => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|rden_decode_b|eq_node[0]~5_combout\,
	clr1 => \SW[1]~inputclkctrl_outclk\,
	portadatain => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\);

-- Location: M9K_X13_Y17_N0
\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a7\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|decode2|eq_node\(1),
	portbre => \RAM_controller|readEna_8~1_combout\,
	clk0 => \CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \CLK25|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|decode2|eq_node\(1),
	ena1 => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|rden_decode_b|eq_node[1]~4_combout\,
	clr1 => \SW[1]~inputclkctrl_outclk\,
	portadatain => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X17_Y16_N0
\RAM_controller|D_out[3]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|D_out[3]~10_combout\ = (\RAM_controller|D_out[0]~2_combout\ & (((\RAM_controller|D_out[0]~3_combout\)))) # (!\RAM_controller|D_out[0]~2_combout\ & ((\RAM_controller|D_out[0]~3_combout\ & 
-- ((\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a7~portbdataout\))) # (!\RAM_controller|D_out[0]~3_combout\ & (\RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a3~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a3~portbdataout\,
	datab => \RAM_controller|RAMdev_8|altsyncram_component|auto_generated|ram_block1a7~portbdataout\,
	datac => \RAM_controller|D_out[0]~2_combout\,
	datad => \RAM_controller|D_out[0]~3_combout\,
	combout => \RAM_controller|D_out[3]~10_combout\);

-- Location: LCCOMB_X17_Y16_N2
\RAM_controller|D_out[3]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \RAM_controller|D_out[3]~11_combout\ = (\RAM_controller|D_out[0]~2_combout\ & ((\RAM_controller|D_out[3]~10_combout\ & ((\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~13_combout\))) # (!\RAM_controller|D_out[3]~10_combout\ & 
-- (\RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[3]~7_combout\)))) # (!\RAM_controller|D_out[0]~2_combout\ & (((\RAM_controller|D_out[3]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_16|altsyncram_component|auto_generated|mux3|result_node[3]~7_combout\,
	datab => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~13_combout\,
	datac => \RAM_controller|D_out[0]~2_combout\,
	datad => \RAM_controller|D_out[3]~10_combout\,
	combout => \RAM_controller|D_out[3]~11_combout\);

-- Location: LCCOMB_X17_Y16_N6
\VGA_controller|red~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|red~11_combout\ = (\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~15_combout\ & ((\VGA_controller|red~7_combout\) # ((\VGA_controller|red~6_combout\ & \RAM_controller|D_out[3]~11_combout\)))) # 
-- (!\RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~15_combout\ & (\VGA_controller|red~6_combout\ & ((\RAM_controller|D_out[3]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~15_combout\,
	datab => \VGA_controller|red~6_combout\,
	datac => \VGA_controller|red~7_combout\,
	datad => \RAM_controller|D_out[3]~11_combout\,
	combout => \VGA_controller|red~11_combout\);

-- Location: LCCOMB_X17_Y16_N10
\VGA_controller|red[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|red[3]~feeder_combout\ = \VGA_controller|red~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \VGA_controller|red~11_combout\,
	combout => \VGA_controller|red[3]~feeder_combout\);

-- Location: FF_X17_Y16_N11
\VGA_controller|red[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \VGA_controller|red[3]~feeder_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|red\(3));

-- Location: LCCOMB_X17_Y16_N20
\VGA_controller|green[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|green[0]~feeder_combout\ = \VGA_controller|red~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \VGA_controller|red~8_combout\,
	combout => \VGA_controller|green[0]~feeder_combout\);

-- Location: FF_X17_Y16_N21
\VGA_controller|green[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \VGA_controller|green[0]~feeder_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|green\(0));

-- Location: LCCOMB_X20_Y16_N28
\VGA_controller|green[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|green[1]~feeder_combout\ = \VGA_controller|red~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \VGA_controller|red~9_combout\,
	combout => \VGA_controller|green[1]~feeder_combout\);

-- Location: FF_X20_Y16_N29
\VGA_controller|green[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \VGA_controller|green[1]~feeder_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|green\(1));

-- Location: LCCOMB_X20_Y16_N26
\VGA_controller|green[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|green[2]~feeder_combout\ = \VGA_controller|red~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \VGA_controller|red~10_combout\,
	combout => \VGA_controller|green[2]~feeder_combout\);

-- Location: FF_X20_Y16_N27
\VGA_controller|green[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \VGA_controller|green[2]~feeder_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|green\(2));

-- Location: LCCOMB_X17_Y16_N26
\VGA_controller|green[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \VGA_controller|green[3]~feeder_combout\ = \VGA_controller|red~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \VGA_controller|red~11_combout\,
	combout => \VGA_controller|green[3]~feeder_combout\);

-- Location: FF_X17_Y16_N27
\VGA_controller|green[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \VGA_controller|green[3]~feeder_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|green\(3));

-- Location: FF_X17_Y16_N29
\VGA_controller|blue[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \VGA_controller|red~8_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|blue\(0));

-- Location: FF_X20_Y16_N25
\VGA_controller|blue[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \VGA_controller|red~9_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|blue\(1));

-- Location: FF_X20_Y16_N3
\VGA_controller|blue[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \VGA_controller|red~10_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|blue\(2));

-- Location: FF_X17_Y16_N7
\VGA_controller|blue[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \VGA_controller|red~11_combout\,
	clrn => \ALT_INV_SW[0]~input_o\,
	ena => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_controller|blue\(3));
END structure;


