Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a70dc5c19ac84969967b8cbb9069f406 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot datapath_test_behav xil_defaultlib.datapath_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Comp541/Lab7/Lab7.srcs/sources_1/imports/new/ALU.sv" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Comp541/Lab7/Lab7.srcs/sources_1/imports/sources_1/imports/new/add_sub_8bit.sv" Line 2. Module addsub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Comp541/Lab7/Lab7.srcs/sources_1/imports/new/adder.sv" Line 2. Module adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Comp541/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/comparator.sv" Line 2. Module comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Comp541/Lab7/Lab7.srcs/sources_1/imports/new/ALU.sv" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Comp541/Lab7/Lab7.srcs/sources_1/imports/sources_1/imports/new/add_sub_8bit.sv" Line 2. Module addsub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Comp541/Lab7/Lab7.srcs/sources_1/imports/new/adder.sv" Line 2. Module adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Comp541/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/comparator.sv" Line 2. Module comparator doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder_default
Compiling module xil_defaultlib.addsub
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.logical
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.selfcheck
Compiling module xil_defaultlib.datapath_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot datapath_test_behav
