Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Aug  2 00:55:05 2025
| Host         : QianPC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file mfp_nexys4_ddr_control_sets_placed.rpt
| Design       : mfp_nexys4_ddr
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   252 |
|    Minimum number of control sets                        |   252 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   642 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   252 |
| >= 0 to < 4        |    48 |
| >= 4 to < 6        |    37 |
| >= 6 to < 8        |    19 |
| >= 8 to < 10       |    12 |
| >= 10 to < 12      |     7 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |   127 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2305 |          605 |
| No           | No                    | Yes                    |             330 |          113 |
| No           | Yes                   | No                     |             374 |          150 |
| Yes          | No                    | No                     |             835 |          316 |
| Yes          | No                    | Yes                    |            1668 |          712 |
| Yes          | Yes                   | No                     |             334 |           89 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                    Clock Signal                    |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/gpio/IO_RGB_DC7_out                                                                                                                                                                                                                     | sc_interrupt_sys/debug_if/debug_uart/cpu_reset_p_reg_0                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG                               | my_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                                  | my_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                     |                1 |              1 |         1.00 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/debug_if/debug_uart/uart_rx_1/o_RX_Byte[1]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/debug_if/debug_uart/uart_rx_1/o_RX_Byte[2]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG                               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG                               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG                               | my_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                                   | my_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                     |                1 |              1 |         1.00 |
|  clk_wiz_0/inst/clk_out1                           | reset_debouncer/SI_Reset_N                                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/gpio/IO_RGB_VCC_EN3_out                                                                                                                                                                                                                 | sc_interrupt_sys/debug_if/debug_uart/cpu_reset_p_reg_0                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG                               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/debug_if/debug_uart/uart_rx_1/o_RX_Byte[5]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/debug_if/debug_uart/uart_rx_1/o_RX_Byte[7]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/gpio/IO_RGB_RST5_out                                                                                                                                                                                                                    | sc_interrupt_sys/debug_if/debug_uart/cpu_reset_p_reg_0                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/debug_if/debug_uart/uart_rx_1/o_RX_Byte[6]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/gpio/IO_RGB_SPI_CS9_out                                                                                                                                                                                                                 | sc_interrupt_sys/debug_if/debug_uart/cpu_reset_p_reg_0                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/debug_if/debug_uart/uart_rx_1/o_RX_Byte[3]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/debug_if/debug_uart/uart_tx_1/o_TX_Serial_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/gpio/IO_RGB_PEN1_out                                                                                                                                                                                                                    | sc_interrupt_sys/debug_if/debug_uart/cpu_reset_p_reg_0                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG                               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/gpio/rgb_spi/o_SPI_MOSI_i_1_n_0                                                                                                                                                                                                         | sc_interrupt_sys/debug_if/debug_uart/cpu_reset_p_reg_0                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/debug_if/debug_uart/uart_rx_1/o_RX_Byte[0]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/debug_if/debug_uart/uart_rx_1/o_RX_Byte[4]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG                               | my_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                                  | my_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                     |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  CLK100MHZ_IBUF_BUFG                               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  CLK100MHZ_IBUF_BUFG                               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  CLK100MHZ_IBUF_BUFG                               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              2 |         2.00 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/debug_if/debug_uart/uart_rx_1/r_Clock_Count[6]_i_2_n_0                                                                                                                                                                                  | sc_interrupt_sys/debug_if/debug_uart/uart_rx_1/r_Clock_Count[6]_i_1_n_0                                                                                                                                                                 |                1 |              2 |         2.00 |
|  CLK100MHZ_IBUF_BUFG                               |                                                                                                                                                                                                                                                          | my_ila/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  CLK100MHZ_IBUF_BUFG                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              2 |         2.00 |
|  CLK100MHZ_IBUF_BUFG                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  CLK100MHZ_IBUF_BUFG                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  CLK100MHZ_IBUF_BUFG                               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  sc_interrupt_sys/gpio/sevensegtimer/counter16/CLK |                                                                                                                                                                                                                                                          | sc_interrupt_sys/debug_if/debug_uart/cpu_reset_p_reg_0                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  CLK100MHZ_IBUF_BUFG                               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  CLK100MHZ_IBUF_BUFG                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG                               |                                                                                                                                                                                                                                                          | my_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG                               |                                                                                                                                                                                                                                                          | my_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG                               |                                                                                                                                                                                                                                                          | my_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG                               |                                                                                                                                                                                                                                                          | my_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG                               |                                                                                                                                                                                                                                                          | my_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG                               |                                                                                                                                                                                                                                                          | my_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG                               |                                                                                                                                                                                                                                                          | my_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG                               |                                                                                                                                                                                                                                                          | my_ila/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG                               |                                                                                                                                                                                                                                                          | my_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/debug_if/debug_uart/uart_rx_1/tx_complete_reg[0]                                                                                                                                                                                        | sc_interrupt_sys/debug_if/debug_uart/uart_tx_1/btn_debounced_reg                                                                                                                                                                        |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG                               |                                                                                                                                                                                                                                                          | my_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG                               |                                                                                                                                                                                                                                                          | my_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG                               |                                                                                                                                                                                                                                                          | my_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG                               |                                                                                                                                                                                                                                                          | my_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG                               |                                                                                                                                                                                                                                                          | my_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG                               |                                                                                                                                                                                                                                                          | my_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG                               |                                                                                                                                                                                                                                                          | my_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG                               |                                                                                                                                                                                                                                                          | my_ila/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                         |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG                               | my_ila/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                | my_ila/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                               |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG                               |                                                                                                                                                                                                                                                          | my_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG                               |                                                                                                                                                                                                                                                          | my_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG                               |                                                                                                                                                                                                                                                          | my_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG                               |                                                                                                                                                                                                                                                          | my_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG                               |                                                                                                                                                                                                                                                          | my_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG                               |                                                                                                                                                                                                                                                          | my_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG                               |                                                                                                                                                                                                                                                          | my_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG                               |                                                                                                                                                                                                                                                          | my_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG                               | my_ila/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                         | my_ila/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1_n_0                                                                                                                                                              |                1 |              5 |         5.00 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/debug_if/debug_uart/uart_rx_1/r_Clock_Count[6]_i_2_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/debug_if/debug_uart/uart_tx_1/E[0]                                                                                                                                                                                                      | sc_interrupt_sys/debug_if/debug_uart/uart_tx_1/btn_debounced_reg                                                                                                                                                                        |                2 |              5 |         2.50 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/gpio/rgb_spi/r_SPI_Clk_Edges[4]_i_1_n_0                                                                                                                                                                                                 | sc_interrupt_sys/debug_if/debug_uart/cpu_reset_p_reg_0                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  CLK100MHZ_IBUF_BUFG                               |                                                                                                                                                                                                                                                          | my_ila/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                                                         |                1 |              6 |         6.00 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/debug_if/debug_uart/out_buf[4][6]_i_1_n_0                                                                                                                                                                                               | sc_interrupt_sys/debug_if/debug_uart/uart_tx_1/btn_debounced_reg                                                                                                                                                                        |                3 |              6 |         2.00 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/debug_if/debug_uart/uart_tx_1/r_TX_Data[6]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  clk_wiz_0/inst/clk_out1                           |                                                                                                                                                                                                                                                          | sc_interrupt_sys/gpio/buzzer/microsCounter/cnt[5]_i_1_n_0                                                                                                                                                                               |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                2 |              6 |         3.00 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/debug_if/debug_uart/uart_rx_1/in_buf_ptr_reg[1][0]                                                                                                                                                                                      | sc_interrupt_sys/debug_if/debug_uart/uart_tx_1/btn_debounced_reg                                                                                                                                                                        |                3 |              7 |         2.33 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/debug_if/debug_uart/uart_rx_1/in_buf_ptr_reg[0]_1[0]                                                                                                                                                                                    | sc_interrupt_sys/debug_if/debug_uart/uart_tx_1/btn_debounced_reg                                                                                                                                                                        |                2 |              7 |         3.50 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/debug_if/debug_uart/uart_rx_1/E[0]                                                                                                                                                                                                      | sc_interrupt_sys/debug_if/debug_uart/uart_tx_1/btn_debounced_reg                                                                                                                                                                        |                2 |              7 |         3.50 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/debug_if/debug_uart/uart_rx_1/in_buf_ptr_reg[0][0]                                                                                                                                                                                      | sc_interrupt_sys/debug_if/debug_uart/uart_tx_1/btn_debounced_reg                                                                                                                                                                        |                2 |              7 |         3.50 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/debug_if/debug_uart/uart_rx_1/in_buf_ptr_reg[1]_1[0]                                                                                                                                                                                    | sc_interrupt_sys/debug_if/debug_uart/uart_tx_1/btn_debounced_reg                                                                                                                                                                        |                3 |              7 |         2.33 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/debug_if/debug_uart/uart_rx_1/in_buf_ptr_reg[0]_0[0]                                                                                                                                                                                    | sc_interrupt_sys/debug_if/debug_uart/uart_tx_1/btn_debounced_reg                                                                                                                                                                        |                1 |              7 |         7.00 |
|  CLK100MHZ_IBUF_BUFG                               |                                                                                                                                                                                                                                                          | my_ila/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                                |                4 |              7 |         1.75 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/debug_if/debug_uart/uart_rx_1/in_buf_ptr_reg[2][0]                                                                                                                                                                                      | sc_interrupt_sys/debug_if/debug_uart/uart_tx_1/btn_debounced_reg                                                                                                                                                                        |                3 |              7 |         2.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |         3.50 |
|  CLK100MHZ_IBUF_BUFG                               | my_ila/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                       | my_ila/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  CLK100MHZ_IBUF_BUFG                               | my_ila/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                       | my_ila/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/debug_if/debug_uart/uart_rx_1/in_buf_ptr_reg[2]_0[0]                                                                                                                                                                                    | sc_interrupt_sys/debug_if/debug_uart/uart_tx_1/btn_debounced_reg                                                                                                                                                                        |                2 |              7 |         3.50 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/debug_if/debug_uart/uart_rx_1/in_buf_ptr_reg[1]_0[0]                                                                                                                                                                                    | sc_interrupt_sys/debug_if/debug_uart/uart_tx_1/btn_debounced_reg                                                                                                                                                                        |                2 |              7 |         3.50 |
|  CLK100MHZ_IBUF_BUFG                               |                                                                                                                                                                                                                                                          | my_ila/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[14]_i_1_n_0                                                                                                                                                                       |                4 |              8 |         2.00 |
|  CLK100MHZ_IBUF_BUFG                               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |         4.00 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/gpio/SEGEN_N                                                                                                                                                                                                                            | sc_interrupt_sys/debug_if/debug_uart/cpu_reset_p_reg_0                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  CLK100MHZ_IBUF_BUFG                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/debug_if/debug_uart/uart_tx_1/o_TX_Serial_i_1_n_0                                                                                                                                                                                       | sc_interrupt_sys/debug_if/debug_uart/uart_tx_1/r_Clock_Count[8]_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/gpio/SPIsend                                                                                                                                                                                                                            | sc_interrupt_sys/debug_if/debug_uart/cpu_reset_p_reg_0                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/gpio/SPIsend11_out                                                                                                                                                                                                                      | sc_interrupt_sys/debug_if/debug_uart/cpu_reset_p_reg_0                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  CLK100MHZ_IBUF_BUFG                               | my_ila/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                 | my_ila/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                            |                2 |              9 |         4.50 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/debug_if/debug_uart/cpu_reset_p_i_1_n_0                                                                                                                                                                                                 | sc_interrupt_sys/debug_if/debug_uart/uart_tx_1/btn_debounced_reg                                                                                                                                                                        |                3 |              9 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |         5.00 |
|  CLK100MHZ_IBUF_BUFG                               |                                                                                                                                                                                                                                                          | my_ila/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                       |                7 |             10 |         1.43 |
|  CLK100MHZ_IBUF_BUFG                               | my_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |             10 |         5.00 |
|  CLK100MHZ_IBUF_BUFG                               | my_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                      | my_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                                   |                2 |             10 |         5.00 |
|  CLK100MHZ_IBUF_BUFG                               | my_ila/inst/ila_core_inst/u_ila_reset_ctrl/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  CLK100MHZ_IBUF_BUFG                               | my_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                      | my_ila/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  CLK100MHZ_IBUF_BUFG                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                3 |             12 |         4.00 |
|  CLK100MHZ_IBUF_BUFG                               | my_ila/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  CLK100MHZ_IBUF_BUFG                               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                4 |             16 |         4.00 |
|  CLK100MHZ_IBUF_BUFG                               |                                                                                                                                                                                                                                                          | my_ila/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                       |                9 |             16 |         1.78 |
|  CLK100MHZ_IBUF_BUFG                               | my_ila/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  CLK100MHZ_IBUF_BUFG                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/gpio/IO_LED[15]_i_1_n_0                                                                                                                                                                                                                 | sc_interrupt_sys/debug_if/debug_uart/cpu_reset_p_reg_0                                                                                                                                                                                  |                5 |             16 |         3.20 |
|  CLK100MHZ_IBUF_BUFG                               | my_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/gpio/pmod_als_spi_receiver/sample_bit                                                                                                                                                                                                   | sc_interrupt_sys/debug_if/debug_uart/cpu_reset_p_reg_0                                                                                                                                                                                  |                5 |             16 |         3.20 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/gpio/pmod_als_spi_receiver/value[15]_i_1_n_0                                                                                                                                                                                            | sc_interrupt_sys/debug_if/debug_uart/cpu_reset_p_reg_0                                                                                                                                                                                  |                3 |             16 |         5.33 |
|  CLK100MHZ_IBUF_BUFG                               | my_ila/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  CLK100MHZ_IBUF_BUFG                               | my_ila/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  CLK100MHZ_IBUF_BUFG                               | my_ila/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  CLK100MHZ_IBUF_BUFG                               | my_ila/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  CLK100MHZ_IBUF_BUFG                               | my_ila/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  CLK100MHZ_IBUF_BUFG                               | my_ila/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  CLK100MHZ_IBUF_BUFG                               | my_ila/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
|  CLK100MHZ_IBUF_BUFG                               | my_ila/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  CLK100MHZ_IBUF_BUFG                               | my_ila/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  CLK100MHZ_IBUF_BUFG                               | my_ila/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  CLK100MHZ_IBUF_BUFG                               | my_ila/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                         |               11 |             16 |         1.45 |
|  CLK100MHZ_IBUF_BUFG                               | my_ila/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                2 |             16 |         8.00 |
|  CLK100MHZ_IBUF_BUFG                               | my_ila/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  CLK100MHZ_IBUF_BUFG                               | my_ila/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  CLK100MHZ_IBUF_BUFG                               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                5 |             17 |         3.40 |
|  CLK100MHZ_IBUF_BUFG                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  CLK100MHZ_IBUF_BUFG                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  CLK100MHZ_IBUF_BUFG                               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                4 |             18 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                3 |             18 |         6.00 |
|  CLK100MHZ_IBUF_BUFG                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             18 |         3.60 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/debug_if/debug_uart/out_buf                                                                                                                                                                                                             | sc_interrupt_sys/debug_if/debug_uart/uart_tx_1/btn_debounced_reg                                                                                                                                                                        |                5 |             19 |         3.80 |
|  CLK100MHZ_IBUF_BUFG                               |                                                                                                                                                                                                                                                          | reset_debouncer/counter[0]_i_1_n_0                                                                                                                                                                                                      |                5 |             20 |         4.00 |
|  CLK100MHZ_IBUF_BUFG                               |                                                                                                                                                                                                                                                          | intr_debouncer/counter[0]_i_1__0_n_0                                                                                                                                                                                                    |                5 |             20 |         4.00 |
|  clk_wiz_0/inst/clk_out1                           |                                                                                                                                                                                                                                                          | sc_interrupt_sys/debug_if/debug_uart/uart_tx_1/btn_debounced_reg                                                                                                                                                                        |               10 |             21 |         2.10 |
|  CLK100MHZ_IBUF_BUFG                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/debug_if/debug_uart/out_buf[3][6]_i_1_n_0                                                                                                                                                                                               | sc_interrupt_sys/debug_if/debug_uart/uart_tx_1/btn_debounced_reg                                                                                                                                                                        |                7 |             24 |         3.43 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  CLK100MHZ_IBUF_BUFG                               | my_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  CLK100MHZ_IBUF_BUFG                               | my_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  CLK100MHZ_IBUF_BUFG                               | my_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  CLK100MHZ_IBUF_BUFG                               | my_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_o                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  CLK100MHZ_IBUF_BUFG                               | my_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  CLK100MHZ_IBUF_BUFG                               | my_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  CLK100MHZ_IBUF_BUFG                               | my_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  CLK100MHZ_IBUF_BUFG                               | my_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  CLK100MHZ_IBUF_BUFG                               | my_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  CLK100MHZ_IBUF_BUFG                               | my_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  CLK100MHZ_IBUF_BUFG                               | my_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  CLK100MHZ_IBUF_BUFG                               | my_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  CLK100MHZ_IBUF_BUFG                               | my_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  CLK100MHZ_IBUF_BUFG                               | my_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  clk_wiz_0/inst/clk_out1                           |                                                                                                                                                                                                                                                          | reset_debouncer/AR[0]                                                                                                                                                                                                                   |                7 |             27 |         3.86 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  CLK100MHZ_IBUF_BUFG                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                9 |             28 |         3.11 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/imem/mip_reg[11]_0[0]                                                                                                                                                                                                                   | sc_interrupt_sys/debug_if/debug_uart/cpu_reset_p_reg_0                                                                                                                                                                                  |               14 |             30 |         2.14 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/imem/mip_reg[11][0]                                                                                                                                                                                                                     | sc_interrupt_sys/debug_if/debug_uart/cpu_reset_p_reg_0                                                                                                                                                                                  |               16 |             31 |         1.94 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                7 |             31 |         4.43 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/gpio/milliscounter/millis                                                                                                                                                                                                               | sc_interrupt_sys/debug_if/debug_uart/cpu_reset_p_reg_0                                                                                                                                                                                  |                8 |             32 |         4.00 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/imem/cpu_halt_reg_50[0]                                                                                                                                                                                                                 | sc_interrupt_sys/debug_if/debug_uart/cpu_reset_p_reg_0                                                                                                                                                                                  |               18 |             32 |         1.78 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/imem/cpu_halt_reg_54[0]                                                                                                                                                                                                                 | sc_interrupt_sys/debug_if/debug_uart/cpu_reset_p_reg_0                                                                                                                                                                                  |               20 |             32 |         1.60 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/imem/cpu_halt_reg_47[0]                                                                                                                                                                                                                 | sc_interrupt_sys/debug_if/debug_uart/cpu_reset_p_reg_0                                                                                                                                                                                  |               17 |             32 |         1.88 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/gpio/SEGDIGITS_N                                                                                                                                                                                                                        | sc_interrupt_sys/debug_if/debug_uart/cpu_reset_p_reg_0                                                                                                                                                                                  |               10 |             32 |         3.20 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/imem/cpu_halt_reg_61[0]                                                                                                                                                                                                                 | sc_interrupt_sys/debug_if/debug_uart/cpu_reset_p_reg_0                                                                                                                                                                                  |               18 |             32 |         1.78 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/gpio/buzzerMicros                                                                                                                                                                                                                       | sc_interrupt_sys/debug_if/debug_uart/cpu_reset_p_reg_0                                                                                                                                                                                  |                7 |             32 |         4.57 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/imem/cpu_halt_reg_48[0]                                                                                                                                                                                                                 | sc_interrupt_sys/debug_if/debug_uart/cpu_reset_p_reg_0                                                                                                                                                                                  |               14 |             32 |         2.29 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/imem/cpu_halt_reg_60[0]                                                                                                                                                                                                                 | sc_interrupt_sys/debug_if/debug_uart/cpu_reset_p_reg_0                                                                                                                                                                                  |               13 |             32 |         2.46 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/imem/cpu_halt_reg_57[0]                                                                                                                                                                                                                 | sc_interrupt_sys/debug_if/debug_uart/cpu_reset_p_reg_0                                                                                                                                                                                  |               15 |             32 |         2.13 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/imem/cpu_halt_reg_45[0]                                                                                                                                                                                                                 | sc_interrupt_sys/debug_if/debug_uart/cpu_reset_p_reg_0                                                                                                                                                                                  |               14 |             32 |         2.29 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/imem/cpu_halt_reg_63[0]                                                                                                                                                                                                                 | sc_interrupt_sys/debug_if/debug_uart/cpu_reset_p_reg_0                                                                                                                                                                                  |               14 |             32 |         2.29 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/imem/cpu_halt_reg_69[0]                                                                                                                                                                                                                 | sc_interrupt_sys/debug_if/debug_uart/cpu_reset_p_reg_0                                                                                                                                                                                  |               15 |             32 |         2.13 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/imem/cpu_halt_reg_70[0]                                                                                                                                                                                                                 | sc_interrupt_sys/debug_if/debug_uart/cpu_reset_p_reg_0                                                                                                                                                                                  |               16 |             32 |         2.00 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/imem/cpu_halt_reg_9[0]                                                                                                                                                                                                                  | sc_interrupt_sys/debug_if/debug_uart/cpu_reset_p_reg_0                                                                                                                                                                                  |               10 |             32 |         3.20 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/imem/cpu_halt_reg_49[0]                                                                                                                                                                                                                 | sc_interrupt_sys/debug_if/debug_uart/cpu_reset_p_reg_0                                                                                                                                                                                  |               16 |             32 |         2.00 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/imem/cpu_halt_reg_68[0]                                                                                                                                                                                                                 | sc_interrupt_sys/debug_if/debug_uart/cpu_reset_p_reg_0                                                                                                                                                                                  |               15 |             32 |         2.13 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/imem/cpu_halt_reg_73[0]                                                                                                                                                                                                                 | sc_interrupt_sys/debug_if/debug_uart/cpu_reset_p_reg_0                                                                                                                                                                                  |               14 |             32 |         2.29 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/imem/cpu_halt_reg_67[0]                                                                                                                                                                                                                 | sc_interrupt_sys/debug_if/debug_uart/cpu_reset_p_reg_0                                                                                                                                                                                  |               12 |             32 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               12 |             32 |         2.67 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/imem/cpu_halt_reg_66[0]                                                                                                                                                                                                                 | sc_interrupt_sys/debug_if/debug_uart/cpu_reset_p_reg_0                                                                                                                                                                                  |               18 |             32 |         1.78 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/imem/cpu_halt_reg_62[0]                                                                                                                                                                                                                 | sc_interrupt_sys/debug_if/debug_uart/cpu_reset_p_reg_0                                                                                                                                                                                  |               15 |             32 |         2.13 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/imem/cpu_halt_reg_74[0]                                                                                                                                                                                                                 | sc_interrupt_sys/debug_if/debug_uart/cpu_reset_p_reg_0                                                                                                                                                                                  |               15 |             32 |         2.13 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/imem/cpu_halt_reg_71[0]                                                                                                                                                                                                                 | sc_interrupt_sys/debug_if/debug_uart/cpu_reset_p_reg_0                                                                                                                                                                                  |               15 |             32 |         2.13 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/imem/cpu_halt_reg_64[0]                                                                                                                                                                                                                 | sc_interrupt_sys/debug_if/debug_uart/cpu_reset_p_reg_0                                                                                                                                                                                  |               17 |             32 |         1.88 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/imem/cpu_halt_reg_65[0]                                                                                                                                                                                                                 | sc_interrupt_sys/debug_if/debug_uart/cpu_reset_p_reg_0                                                                                                                                                                                  |               14 |             32 |         2.29 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/imem/cpu_halt_reg_72[0]                                                                                                                                                                                                                 | sc_interrupt_sys/debug_if/debug_uart/cpu_reset_p_reg_0                                                                                                                                                                                  |               16 |             32 |         2.00 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/imem/cpu_halt_reg_8[0]                                                                                                                                                                                                                  | sc_interrupt_sys/debug_if/debug_uart/cpu_reset_p_reg_0                                                                                                                                                                                  |               17 |             32 |         1.88 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/debug_if/debug_uart/addr[31]_i_1_n_0                                                                                                                                                                                                    | sc_interrupt_sys/debug_if/debug_uart/uart_tx_1/btn_debounced_reg                                                                                                                                                                        |                9 |             32 |         3.56 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/debug_if/debug_uart/data_in_reg                                                                                                                                                                                                         | sc_interrupt_sys/debug_if/debug_uart/uart_tx_1/btn_debounced_reg                                                                                                                                                                        |               12 |             32 |         2.67 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/debug_if/debug_uart/data_out_ready_i_1_n_0                                                                                                                                                                                              | sc_interrupt_sys/debug_if/debug_uart/uart_tx_1/btn_debounced_reg                                                                                                                                                                        |                8 |             32 |         4.00 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/imem/cpu_halt_reg_46[0]                                                                                                                                                                                                                 | sc_interrupt_sys/debug_if/debug_uart/cpu_reset_p_reg_0                                                                                                                                                                                  |               18 |             32 |         1.78 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/imem/E[0]                                                                                                                                                                                                                               | sc_interrupt_sys/debug_if/debug_uart/cpu_reset_p_reg_0                                                                                                                                                                                  |               15 |             32 |         2.13 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/gpio/buzzer/microsCounter/micros[0]_i_2_n_0                                                                                                                                                                                             | sc_interrupt_sys/gpio/buzzer/regNumMicros/resetCnt                                                                                                                                                                                      |                8 |             32 |         4.00 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/imem/mip_reg[11]_1[0]                                                                                                                                                                                                                   | sc_interrupt_sys/debug_if/debug_uart/cpu_reset_p_reg_0                                                                                                                                                                                  |               15 |             32 |         2.13 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/imem/cpu_halt_reg_51[0]                                                                                                                                                                                                                 | sc_interrupt_sys/debug_if/debug_uart/cpu_reset_p_reg_0                                                                                                                                                                                  |               14 |             32 |         2.29 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/imem/cpu_halt_reg_52[0]                                                                                                                                                                                                                 | sc_interrupt_sys/debug_if/debug_uart/cpu_reset_p_reg_0                                                                                                                                                                                  |               17 |             32 |         1.88 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/imem/cpu_halt_reg_53[0]                                                                                                                                                                                                                 | sc_interrupt_sys/debug_if/debug_uart/cpu_reset_p_reg_0                                                                                                                                                                                  |               14 |             32 |         2.29 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/imem/cpu_halt_reg_56[0]                                                                                                                                                                                                                 | sc_interrupt_sys/debug_if/debug_uart/cpu_reset_p_reg_0                                                                                                                                                                                  |               17 |             32 |         1.88 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/imem/cpu_halt_reg_58[0]                                                                                                                                                                                                                 | sc_interrupt_sys/debug_if/debug_uart/cpu_reset_p_reg_0                                                                                                                                                                                  |               17 |             32 |         1.88 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |               10 |             32 |         3.20 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/imem/cpu_halt_reg_55[0]                                                                                                                                                                                                                 | sc_interrupt_sys/debug_if/debug_uart/cpu_reset_p_reg_0                                                                                                                                                                                  |               19 |             32 |         1.68 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/imem/cpu_halt_reg_6[0]                                                                                                                                                                                                                  | sc_interrupt_sys/debug_if/debug_uart/cpu_reset_p_reg_0                                                                                                                                                                                  |               14 |             32 |         2.29 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/imem/cpu_halt_reg_59[0]                                                                                                                                                                                                                 | sc_interrupt_sys/debug_if/debug_uart/cpu_reset_p_reg_0                                                                                                                                                                                  |               16 |             32 |         2.00 |
|  CLK100MHZ_IBUF_BUFG                               | my_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             33 |         4.12 |
|  CLK100MHZ_IBUF_BUFG                               | my_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               13 |             33 |         2.54 |
|  CLK100MHZ_IBUF_BUFG                               | my_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             33 |         3.30 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |               10 |             34 |         3.40 |
|  CLK100MHZ_IBUF_BUFG                               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               20 |             41 |         2.05 |
|  CLK100MHZ_IBUF_BUFG                               | my_ila/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             41 |         5.86 |
|  CLK100MHZ_IBUF_BUFG                               | my_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               12 |             49 |         4.08 |
|  CLK100MHZ_IBUF_BUFG                               | my_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             49 |         4.90 |
|  CLK100MHZ_IBUF_BUFG                               | my_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               13 |             49 |         3.77 |
|  CLK100MHZ_IBUF_BUFG                               | my_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             49 |         5.44 |
|  CLK100MHZ_IBUF_BUFG                               | my_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               11 |             49 |         4.45 |
|  CLK100MHZ_IBUF_BUFG                               | my_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             49 |         4.90 |
|  CLK100MHZ_IBUF_BUFG                               | my_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               12 |             49 |         4.08 |
|  clk_wiz_0/inst/clk_out1                           |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               20 |             50 |         2.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               32 |             63 |         1.97 |
|  CLK100MHZ_IBUF_BUFG                               |                                                                                                                                                                                                                                                          | my_ila/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                         |               31 |             72 |         2.32 |
|  CLK100MHZ_IBUF_BUFG                               | my_ila/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                              |                                                                                                                                                                                                                                         |               28 |            103 |         3.68 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/debug_if/debug_uart/data_imem_p_dmem_n_reg_1                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               32 |            128 |         4.00 |
|  clk_wiz_0/inst/clk_out1                           | sc_interrupt_sys/imem/cpu_halt_reg_43                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               32 |            128 |         4.00 |
|  clk_wiz_0/inst/clk_out1                           |                                                                                                                                                                                                                                                          | sc_interrupt_sys/debug_if/debug_uart/cpu_reset_p_reg_0                                                                                                                                                                                  |               46 |            136 |         2.96 |
|  CLK100MHZ_IBUF_BUFG                               |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              553 |           2473 |         4.47 |
+----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


