module combined_memory(clock, write_enable, address, A_in, A_out);
	input clock, write_enable;
	input[7:0] address;
	input[15:0] A_in;
	output[15:0] A_out;
	
	reg [15:0] mem[255:0];
	
	always@(posedge clock) begin
		if(write_en) begin
			mem[address]<= inp;
		end
	end
	assign A_out=mem[address];
endmodule
