Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sun May  1 18:18:29 2022
| Host         : riscmakers.home running 64-bit CentOS Linux release 8.5.2111
| Command      : report_timing -nworst 1 -delay_type max -sort_by group -file reports_cva6_sim_impl/cva6_sim.timing.rpt
| Design       : cva6_zybo_z7_20
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.945ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_4/ADDRBWRADDR[11]
                            (falling edge-triggered cell RAMB18E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        13.268ns  (logic 4.311ns (32.492%)  route 8.957ns (67.508%))
  Logic Levels:           17  (CARRY4=6 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.624ns = ( 9.487 - 11.111 ) 
    Source Clock Delay      (SCD):    -1.025ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21117, routed)       1.667    -1.025    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X38Y39         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDCE (Prop_fdce_C_Q)         0.518    -0.507 r  i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg/Q
                         net (fo=161, routed)         0.877     0.370    i_ariane/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg_0
    SLICE_X38Y39         LUT3 (Prop_lut3_I2_O)        0.124     0.494 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][3]_i_8/O
                         net (fo=1, routed)           0.000     0.494    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][3]_i_8_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     0.874 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.874    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][3]_i_2_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.113 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/O[2]
                         net (fo=3, routed)           0.314     1.427    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[7][2]
    SLICE_X37Y40         LUT6 (Prop_lut6_I0_O)        0.301     1.728 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_92/O
                         net (fo=15, routed)          1.192     2.920    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][3]
    SLICE_X35Y47         LUT6 (Prop_lut6_I3_O)        0.124     3.044 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__7/O
                         net (fo=1, routed)           0.000     3.044    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__7_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.614 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__8/i__carry/CO[2]
                         net (fo=1, routed)           0.625     4.239    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o23_out
    SLICE_X35Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.552 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_361/O
                         net (fo=1, routed)           0.317     4.869    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_361_n_0
    SLICE_X33Y47         LUT5 (Prop_lut5_I4_O)        0.124     4.993 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_357/O
                         net (fo=1, routed)           0.433     5.426    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_357_n_0
    SLICE_X33Y47         LUT6 (Prop_lut6_I3_O)        0.124     5.550 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/ram_reg_0_i_305_comp/O
                         net (fo=4, routed)           0.589     6.140    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_2
    SLICE_X32Y47         LUT6 (Prop_lut6_I3_O)        0.124     6.264 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_79/O
                         net (fo=166, routed)         0.977     7.240    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X28Y45         LUT6 (Prop_lut6_I4_O)        0.124     7.364 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][4]_i_1_comp/O
                         net (fo=5, routed)           0.454     7.818    i_ariane/ex_stage_i/lsu_i/i_load_unit/address[4]
    SLICE_X28Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.942 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/i___45_i_18/O
                         net (fo=1, routed)           0.636     8.578    i_ariane/ex_stage_i/lsu_i/i_load_unit/i___45_i_18_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.976 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/i___45_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.976    i_ariane/ex_stage_i/lsu_i/i_load_unit/i___45_i_8_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.090 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/i___45_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.090    i_ariane/ex_stage_i/lsu_i/i_load_unit/i___45_i_3_n_0
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.247 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/i___45_i_2/CO[1]
                         net (fo=4, routed)           0.853    10.099    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/i_cache_subsystem/i_riscmakers_dcache/range_check_return024_in_alias
    SLICE_X26Y47         LUT6 (Prop_lut6_I4_O)        0.329    10.428 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_0_i_13__0_comp_4/O
                         net (fo=18, routed)          0.512    10.941    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_21_0
    SLICE_X25Y48         LUT3 (Prop_lut3_I1_O)        0.124    11.065 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_3/O
                         net (fo=22, routed)          1.178    12.243    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRBWRADDR[7]
    RAMB18_X2Y23         RAMB18E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_4/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21117, routed)       1.521     9.487    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_0_0
    RAMB18_X2Y23         RAMB18E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_4/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.453     9.940    
                         clock uncertainty           -0.077     9.863    
    RAMB18_X2Y23         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566     9.297    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_4
  -------------------------------------------------------------------
                         required time                          9.297    
                         arrival time                         -12.243    
  -------------------------------------------------------------------
                         slack                                 -2.945    

Slack (MET) :             1.282ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tdo
                            (output port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        5.897ns  (logic 4.015ns (68.091%)  route 1.882ns (31.909%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -7.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    7.319ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
    H15                                               0.000     0.000 f  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 f  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         2.059     7.319    i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X113Y107       FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDCE (Prop_fdce_C_Q)         0.459     7.778 r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           1.882     9.660    tdo_OBUF
    J15                  OBUF (Prop_obuf_I_O)         3.556    13.217 r  tdo_OBUF_inst/O
                         net (fo=0)                   0.000    13.217    tdo
    J15                                                               r  tdo (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.501    19.499    
                         output delay                -5.000    14.499    
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                         -13.217    
  -------------------------------------------------------------------
                         slack                                  1.282    

Slack (MET) :             16.841ns  (required time - arrival time)
  Source:                 i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        4.398ns  (logic 0.580ns (13.187%)  route 3.818ns (86.813%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.610ns = ( 20.612 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21117, routed)       2.050    -0.642    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X109Y113       FDCE                                         r  i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y113       FDCE (Prop_fdce_C_Q)         0.456    -0.186 f  i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=3, routed)           1.229     1.043    i_dm_top/i_dm_csrs/ndmreset
    SLICE_X111Y101       LUT2 (Prop_lut2_I0_O)        0.124     1.167 f  i_dm_top/i_dm_csrs/synch_regs_q[3]_i_1/O
                         net (fo=4, routed)           2.589     3.756    i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_1
    SLICE_X64Y65         FDCE                                         f  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21117, routed)       1.535    20.612    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X64Y65         FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[2]/C
                         clock pessimism              0.467    21.079    
                         clock uncertainty           -0.077    21.002    
    SLICE_X64Y65         FDCE (Recov_fdce_C_CLR)     -0.405    20.597    i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[2]
  -------------------------------------------------------------------
                         required time                         20.597    
                         arrival time                          -3.756    
  -------------------------------------------------------------------
                         slack                                 16.841    




