$date
	Sun Oct 23 04:00:10 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#943014
b110 &
b110 %
1$
b110 !
1"
#943015
0"
#943018
b11 &
b11 %
#943022
b1010 &
b1010 %
#943026
b101 &
b101 %
#943030
b10000 &
b10000 %
#943034
b1000 &
b1000 %
#943038
b100 &
b100 %
#943042
b10 &
b10 %
#943046
b1 &
1#
b1 %
#943050
b0 &
b0 %
0#
0$
#1939971
1"
#1939974
b110 &
b110 %
1$
#1939975
0"
#1939978
b11 &
b11 %
#1939982
b1010 &
b1010 %
#1939986
b101 &
b101 %
#1939990
b10000 &
b10000 %
#1939994
b1000 &
b1000 %
#1939998
b100 &
b100 %
#1940002
b10 &
b10 %
#1940006
b1 &
1#
b1 %
#1940010
b0 &
b0 %
0#
0$
#2899675
b1000 !
1"
#2899678
b1000 &
b1000 %
1$
#2899679
0"
#2899682
b100 &
b100 %
#2899686
b10 &
b10 %
#2899690
b1 &
b1 %
1#
#2899694
b0 &
0#
b0 %
0$
#4500012
