<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>i915_reg.h source code [netbsd/sys/external/bsd/drm2/dist/drm/i915/i915_reg.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="punit_power_well,skl_disp_power_wells "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/external/bsd/drm2/dist/drm/i915/i915_reg.h'; var root_path = '../../../../../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../../../..'>netbsd</a>/<a href='../../../../../..'>sys</a>/<a href='../../../../..'>external</a>/<a href='../../../..'>bsd</a>/<a href='../../..'>drm2</a>/<a href='../..'>dist</a>/<a href='..'>drm</a>/<a href='./'>i915</a>/<a href='i915_reg.h.html'>i915_reg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: i915_reg.h,v 1.5 2018/09/13 08:25:55 mrg Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/* Copyright 2003 Tungsten Graphics, Inc., Cedar Park, Texas.</i></td></tr>
<tr><th id="4">4</th><td><i> * All Rights Reserved.</i></td></tr>
<tr><th id="5">5</th><td><i> *</i></td></tr>
<tr><th id="6">6</th><td><i> * Permission is hereby granted, free of charge, to any person obtaining a</i></td></tr>
<tr><th id="7">7</th><td><i> * copy of this software and associated documentation files (the</i></td></tr>
<tr><th id="8">8</th><td><i> * "Software"), to deal in the Software without restriction, including</i></td></tr>
<tr><th id="9">9</th><td><i> * without limitation the rights to use, copy, modify, merge, publish,</i></td></tr>
<tr><th id="10">10</th><td><i> * distribute, sub license, and/or sell copies of the Software, and to</i></td></tr>
<tr><th id="11">11</th><td><i> * permit persons to whom the Software is furnished to do so, subject to</i></td></tr>
<tr><th id="12">12</th><td><i> * the following conditions:</i></td></tr>
<tr><th id="13">13</th><td><i> *</i></td></tr>
<tr><th id="14">14</th><td><i> * The above copyright notice and this permission notice (including the</i></td></tr>
<tr><th id="15">15</th><td><i> * next paragraph) shall be included in all copies or substantial portions</i></td></tr>
<tr><th id="16">16</th><td><i> * of the Software.</i></td></tr>
<tr><th id="17">17</th><td><i> *</i></td></tr>
<tr><th id="18">18</th><td><i> * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS</i></td></tr>
<tr><th id="19">19</th><td><i> * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF</i></td></tr>
<tr><th id="20">20</th><td><i> * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.</i></td></tr>
<tr><th id="21">21</th><td><i> * IN NO EVENT SHALL TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR</i></td></tr>
<tr><th id="22">22</th><td><i> * ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,</i></td></tr>
<tr><th id="23">23</th><td><i> * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE</i></td></tr>
<tr><th id="24">24</th><td><i> * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.</i></td></tr>
<tr><th id="25">25</th><td><i> */</i></td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><u>#<span data-ppcond="27">ifndef</span> <span class="macro" data-ref="_M/_I915_REG_H_">_I915_REG_H_</span></u></td></tr>
<tr><th id="28">28</th><td><u>#define <dfn class="macro" id="_M/_I915_REG_H_" data-ref="_M/_I915_REG_H_">_I915_REG_H_</dfn></u></td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/_PIPE" data-ref="_M/_PIPE">_PIPE</dfn>(pipe, a, b) ((a) + (pipe)*((b)-(a)))</u></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/_PLANE" data-ref="_M/_PLANE">_PLANE</dfn>(plane, a, b) _PIPE(plane, a, b)</u></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/_TRANSCODER" data-ref="_M/_TRANSCODER">_TRANSCODER</dfn>(tran, a, b) ((a) + (tran)*((b)-(a)))</u></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/_PORT" data-ref="_M/_PORT">_PORT</dfn>(port, a, b) ((a) + (port)*((b)-(a)))</u></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/_PIPE3" data-ref="_M/_PIPE3">_PIPE3</dfn>(pipe, a, b, c) ((pipe) == PIPE_A ? (a) : \</u></td></tr>
<tr><th id="35">35</th><td><u>			       (pipe) == PIPE_B ? (b) : (c))</u></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/_PORT3" data-ref="_M/_PORT3">_PORT3</dfn>(port, a, b, c) ((port) == PORT_A ? (a) : \</u></td></tr>
<tr><th id="37">37</th><td><u>			       (port) == PORT_B ? (b) : (c))</u></td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/_MASKED_FIELD" data-ref="_M/_MASKED_FIELD">_MASKED_FIELD</dfn>(mask, value) ({					   \</u></td></tr>
<tr><th id="40">40</th><td><u>	if (__builtin_constant_p(mask)) {				   \</u></td></tr>
<tr><th id="41">41</th><td><u>		BUILD_BUG_ON_MSG(((mask) &amp; 0xffff0000), "Incorrect mask"); \</u></td></tr>
<tr><th id="42">42</th><td><u>	}								   \</u></td></tr>
<tr><th id="43">43</th><td><u>	if (__builtin_constant_p(value)) {				   \</u></td></tr>
<tr><th id="44">44</th><td><u>		BUILD_BUG_ON_MSG((value) &amp; 0xffff0000, "Incorrect value"); \</u></td></tr>
<tr><th id="45">45</th><td><u>	}								   \</u></td></tr>
<tr><th id="46">46</th><td><u>	if (__builtin_constant_p(mask) &amp;&amp; __builtin_constant_p(value)) {   \</u></td></tr>
<tr><th id="47">47</th><td><u>		BUILD_BUG_ON_MSG((value) &amp; ~(mask),			   \</u></td></tr>
<tr><th id="48">48</th><td><u>				 "Incorrect value for mask");		   \</u></td></tr>
<tr><th id="49">49</th><td><u>	}								   \</u></td></tr>
<tr><th id="50">50</th><td><u>	(mask) &lt;&lt; 16 | (value); })</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/_MASKED_BIT_ENABLE" data-ref="_M/_MASKED_BIT_ENABLE">_MASKED_BIT_ENABLE</dfn>(a)	({ typeof(a) _a = (a); _MASKED_FIELD(_a, _a); })</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/_MASKED_BIT_DISABLE" data-ref="_M/_MASKED_BIT_DISABLE">_MASKED_BIT_DISABLE</dfn>(a)	(_MASKED_FIELD((a), 0))</u></td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td><i>/* PCI config space */</i></td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/HPLLCC" data-ref="_M/HPLLCC">HPLLCC</dfn>	0xc0 /* 85x only */</u></td></tr>
<tr><th id="59">59</th><td><u>#define   <dfn class="macro" id="_M/GC_CLOCK_CONTROL_MASK" data-ref="_M/GC_CLOCK_CONTROL_MASK">GC_CLOCK_CONTROL_MASK</dfn>		(0x7 &lt;&lt; 0)</u></td></tr>
<tr><th id="60">60</th><td><u>#define   <dfn class="macro" id="_M/GC_CLOCK_133_200" data-ref="_M/GC_CLOCK_133_200">GC_CLOCK_133_200</dfn>		(0 &lt;&lt; 0)</u></td></tr>
<tr><th id="61">61</th><td><u>#define   <dfn class="macro" id="_M/GC_CLOCK_100_200" data-ref="_M/GC_CLOCK_100_200">GC_CLOCK_100_200</dfn>		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="62">62</th><td><u>#define   <dfn class="macro" id="_M/GC_CLOCK_100_133" data-ref="_M/GC_CLOCK_100_133">GC_CLOCK_100_133</dfn>		(2 &lt;&lt; 0)</u></td></tr>
<tr><th id="63">63</th><td><u>#define   <dfn class="macro" id="_M/GC_CLOCK_133_266" data-ref="_M/GC_CLOCK_133_266">GC_CLOCK_133_266</dfn>		(3 &lt;&lt; 0)</u></td></tr>
<tr><th id="64">64</th><td><u>#define   <dfn class="macro" id="_M/GC_CLOCK_133_200_2" data-ref="_M/GC_CLOCK_133_200_2">GC_CLOCK_133_200_2</dfn>		(4 &lt;&lt; 0)</u></td></tr>
<tr><th id="65">65</th><td><u>#define   <dfn class="macro" id="_M/GC_CLOCK_133_266_2" data-ref="_M/GC_CLOCK_133_266_2">GC_CLOCK_133_266_2</dfn>		(5 &lt;&lt; 0)</u></td></tr>
<tr><th id="66">66</th><td><u>#define   <dfn class="macro" id="_M/GC_CLOCK_166_266" data-ref="_M/GC_CLOCK_166_266">GC_CLOCK_166_266</dfn>		(6 &lt;&lt; 0)</u></td></tr>
<tr><th id="67">67</th><td><u>#define   <dfn class="macro" id="_M/GC_CLOCK_166_250" data-ref="_M/GC_CLOCK_166_250">GC_CLOCK_166_250</dfn>		(7 &lt;&lt; 0)</u></td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/GCFGC2" data-ref="_M/GCFGC2">GCFGC2</dfn>	0xda</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/GCFGC" data-ref="_M/GCFGC">GCFGC</dfn>	0xf0 /* 915+ only */</u></td></tr>
<tr><th id="71">71</th><td><u>#define   <dfn class="macro" id="_M/GC_LOW_FREQUENCY_ENABLE" data-ref="_M/GC_LOW_FREQUENCY_ENABLE">GC_LOW_FREQUENCY_ENABLE</dfn>	(1 &lt;&lt; 7)</u></td></tr>
<tr><th id="72">72</th><td><u>#define   <dfn class="macro" id="_M/GC_DISPLAY_CLOCK_190_200_MHZ" data-ref="_M/GC_DISPLAY_CLOCK_190_200_MHZ">GC_DISPLAY_CLOCK_190_200_MHZ</dfn>	(0 &lt;&lt; 4)</u></td></tr>
<tr><th id="73">73</th><td><u>#define   <dfn class="macro" id="_M/GC_DISPLAY_CLOCK_333_MHZ" data-ref="_M/GC_DISPLAY_CLOCK_333_MHZ">GC_DISPLAY_CLOCK_333_MHZ</dfn>	(4 &lt;&lt; 4)</u></td></tr>
<tr><th id="74">74</th><td><u>#define   <dfn class="macro" id="_M/GC_DISPLAY_CLOCK_267_MHZ_PNV" data-ref="_M/GC_DISPLAY_CLOCK_267_MHZ_PNV">GC_DISPLAY_CLOCK_267_MHZ_PNV</dfn>	(0 &lt;&lt; 4)</u></td></tr>
<tr><th id="75">75</th><td><u>#define   <dfn class="macro" id="_M/GC_DISPLAY_CLOCK_333_MHZ_PNV" data-ref="_M/GC_DISPLAY_CLOCK_333_MHZ_PNV">GC_DISPLAY_CLOCK_333_MHZ_PNV</dfn>	(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="76">76</th><td><u>#define   <dfn class="macro" id="_M/GC_DISPLAY_CLOCK_444_MHZ_PNV" data-ref="_M/GC_DISPLAY_CLOCK_444_MHZ_PNV">GC_DISPLAY_CLOCK_444_MHZ_PNV</dfn>	(2 &lt;&lt; 4)</u></td></tr>
<tr><th id="77">77</th><td><u>#define   <dfn class="macro" id="_M/GC_DISPLAY_CLOCK_200_MHZ_PNV" data-ref="_M/GC_DISPLAY_CLOCK_200_MHZ_PNV">GC_DISPLAY_CLOCK_200_MHZ_PNV</dfn>	(5 &lt;&lt; 4)</u></td></tr>
<tr><th id="78">78</th><td><u>#define   <dfn class="macro" id="_M/GC_DISPLAY_CLOCK_133_MHZ_PNV" data-ref="_M/GC_DISPLAY_CLOCK_133_MHZ_PNV">GC_DISPLAY_CLOCK_133_MHZ_PNV</dfn>	(6 &lt;&lt; 4)</u></td></tr>
<tr><th id="79">79</th><td><u>#define   <dfn class="macro" id="_M/GC_DISPLAY_CLOCK_167_MHZ_PNV" data-ref="_M/GC_DISPLAY_CLOCK_167_MHZ_PNV">GC_DISPLAY_CLOCK_167_MHZ_PNV</dfn>	(7 &lt;&lt; 4)</u></td></tr>
<tr><th id="80">80</th><td><u>#define   <dfn class="macro" id="_M/GC_DISPLAY_CLOCK_MASK" data-ref="_M/GC_DISPLAY_CLOCK_MASK">GC_DISPLAY_CLOCK_MASK</dfn>		(7 &lt;&lt; 4)</u></td></tr>
<tr><th id="81">81</th><td><u>#define   <dfn class="macro" id="_M/GM45_GC_RENDER_CLOCK_MASK" data-ref="_M/GM45_GC_RENDER_CLOCK_MASK">GM45_GC_RENDER_CLOCK_MASK</dfn>	(0xf &lt;&lt; 0)</u></td></tr>
<tr><th id="82">82</th><td><u>#define   <dfn class="macro" id="_M/GM45_GC_RENDER_CLOCK_266_MHZ" data-ref="_M/GM45_GC_RENDER_CLOCK_266_MHZ">GM45_GC_RENDER_CLOCK_266_MHZ</dfn>	(8 &lt;&lt; 0)</u></td></tr>
<tr><th id="83">83</th><td><u>#define   <dfn class="macro" id="_M/GM45_GC_RENDER_CLOCK_320_MHZ" data-ref="_M/GM45_GC_RENDER_CLOCK_320_MHZ">GM45_GC_RENDER_CLOCK_320_MHZ</dfn>	(9 &lt;&lt; 0)</u></td></tr>
<tr><th id="84">84</th><td><u>#define   <dfn class="macro" id="_M/GM45_GC_RENDER_CLOCK_400_MHZ" data-ref="_M/GM45_GC_RENDER_CLOCK_400_MHZ">GM45_GC_RENDER_CLOCK_400_MHZ</dfn>	(0xb &lt;&lt; 0)</u></td></tr>
<tr><th id="85">85</th><td><u>#define   <dfn class="macro" id="_M/GM45_GC_RENDER_CLOCK_533_MHZ" data-ref="_M/GM45_GC_RENDER_CLOCK_533_MHZ">GM45_GC_RENDER_CLOCK_533_MHZ</dfn>	(0xc &lt;&lt; 0)</u></td></tr>
<tr><th id="86">86</th><td><u>#define   <dfn class="macro" id="_M/I965_GC_RENDER_CLOCK_MASK" data-ref="_M/I965_GC_RENDER_CLOCK_MASK">I965_GC_RENDER_CLOCK_MASK</dfn>	(0xf &lt;&lt; 0)</u></td></tr>
<tr><th id="87">87</th><td><u>#define   <dfn class="macro" id="_M/I965_GC_RENDER_CLOCK_267_MHZ" data-ref="_M/I965_GC_RENDER_CLOCK_267_MHZ">I965_GC_RENDER_CLOCK_267_MHZ</dfn>	(2 &lt;&lt; 0)</u></td></tr>
<tr><th id="88">88</th><td><u>#define   <dfn class="macro" id="_M/I965_GC_RENDER_CLOCK_333_MHZ" data-ref="_M/I965_GC_RENDER_CLOCK_333_MHZ">I965_GC_RENDER_CLOCK_333_MHZ</dfn>	(3 &lt;&lt; 0)</u></td></tr>
<tr><th id="89">89</th><td><u>#define   <dfn class="macro" id="_M/I965_GC_RENDER_CLOCK_444_MHZ" data-ref="_M/I965_GC_RENDER_CLOCK_444_MHZ">I965_GC_RENDER_CLOCK_444_MHZ</dfn>	(4 &lt;&lt; 0)</u></td></tr>
<tr><th id="90">90</th><td><u>#define   <dfn class="macro" id="_M/I965_GC_RENDER_CLOCK_533_MHZ" data-ref="_M/I965_GC_RENDER_CLOCK_533_MHZ">I965_GC_RENDER_CLOCK_533_MHZ</dfn>	(5 &lt;&lt; 0)</u></td></tr>
<tr><th id="91">91</th><td><u>#define   <dfn class="macro" id="_M/I945_GC_RENDER_CLOCK_MASK" data-ref="_M/I945_GC_RENDER_CLOCK_MASK">I945_GC_RENDER_CLOCK_MASK</dfn>	(7 &lt;&lt; 0)</u></td></tr>
<tr><th id="92">92</th><td><u>#define   <dfn class="macro" id="_M/I945_GC_RENDER_CLOCK_166_MHZ" data-ref="_M/I945_GC_RENDER_CLOCK_166_MHZ">I945_GC_RENDER_CLOCK_166_MHZ</dfn>	(0 &lt;&lt; 0)</u></td></tr>
<tr><th id="93">93</th><td><u>#define   <dfn class="macro" id="_M/I945_GC_RENDER_CLOCK_200_MHZ" data-ref="_M/I945_GC_RENDER_CLOCK_200_MHZ">I945_GC_RENDER_CLOCK_200_MHZ</dfn>	(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="94">94</th><td><u>#define   <dfn class="macro" id="_M/I945_GC_RENDER_CLOCK_250_MHZ" data-ref="_M/I945_GC_RENDER_CLOCK_250_MHZ">I945_GC_RENDER_CLOCK_250_MHZ</dfn>	(3 &lt;&lt; 0)</u></td></tr>
<tr><th id="95">95</th><td><u>#define   <dfn class="macro" id="_M/I945_GC_RENDER_CLOCK_400_MHZ" data-ref="_M/I945_GC_RENDER_CLOCK_400_MHZ">I945_GC_RENDER_CLOCK_400_MHZ</dfn>	(5 &lt;&lt; 0)</u></td></tr>
<tr><th id="96">96</th><td><u>#define   <dfn class="macro" id="_M/I915_GC_RENDER_CLOCK_MASK" data-ref="_M/I915_GC_RENDER_CLOCK_MASK">I915_GC_RENDER_CLOCK_MASK</dfn>	(7 &lt;&lt; 0)</u></td></tr>
<tr><th id="97">97</th><td><u>#define   <dfn class="macro" id="_M/I915_GC_RENDER_CLOCK_166_MHZ" data-ref="_M/I915_GC_RENDER_CLOCK_166_MHZ">I915_GC_RENDER_CLOCK_166_MHZ</dfn>	(0 &lt;&lt; 0)</u></td></tr>
<tr><th id="98">98</th><td><u>#define   <dfn class="macro" id="_M/I915_GC_RENDER_CLOCK_200_MHZ" data-ref="_M/I915_GC_RENDER_CLOCK_200_MHZ">I915_GC_RENDER_CLOCK_200_MHZ</dfn>	(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="99">99</th><td><u>#define   <dfn class="macro" id="_M/I915_GC_RENDER_CLOCK_333_MHZ" data-ref="_M/I915_GC_RENDER_CLOCK_333_MHZ">I915_GC_RENDER_CLOCK_333_MHZ</dfn>	(4 &lt;&lt; 0)</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/GCDGMBUS" data-ref="_M/GCDGMBUS">GCDGMBUS</dfn> 0xcc</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/PCI_LBPC" data-ref="_M/PCI_LBPC">PCI_LBPC</dfn> 0xf4 /* legacy/combination backlight modes, also called LBB */</u></td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td><i>/* Graphics reset regs */</i></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/I915_GDRST" data-ref="_M/I915_GDRST">I915_GDRST</dfn> 0xc0 /* PCI config register */</u></td></tr>
<tr><th id="106">106</th><td><u>#define  <dfn class="macro" id="_M/GRDOM_FULL" data-ref="_M/GRDOM_FULL">GRDOM_FULL</dfn>	(0&lt;&lt;2)</u></td></tr>
<tr><th id="107">107</th><td><u>#define  <dfn class="macro" id="_M/GRDOM_RENDER" data-ref="_M/GRDOM_RENDER">GRDOM_RENDER</dfn>	(1&lt;&lt;2)</u></td></tr>
<tr><th id="108">108</th><td><u>#define  <dfn class="macro" id="_M/GRDOM_MEDIA" data-ref="_M/GRDOM_MEDIA">GRDOM_MEDIA</dfn>	(3&lt;&lt;2)</u></td></tr>
<tr><th id="109">109</th><td><u>#define  <dfn class="macro" id="_M/GRDOM_MASK" data-ref="_M/GRDOM_MASK">GRDOM_MASK</dfn>	(3&lt;&lt;2)</u></td></tr>
<tr><th id="110">110</th><td><u>#define  <dfn class="macro" id="_M/GRDOM_RESET_STATUS" data-ref="_M/GRDOM_RESET_STATUS">GRDOM_RESET_STATUS</dfn> (1&lt;&lt;1)</u></td></tr>
<tr><th id="111">111</th><td><u>#define  <dfn class="macro" id="_M/GRDOM_RESET_ENABLE" data-ref="_M/GRDOM_RESET_ENABLE">GRDOM_RESET_ENABLE</dfn> (1&lt;&lt;0)</u></td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/ILK_GDSR" data-ref="_M/ILK_GDSR">ILK_GDSR</dfn> (MCHBAR_MIRROR_BASE + 0x2ca4)</u></td></tr>
<tr><th id="114">114</th><td><u>#define  <dfn class="macro" id="_M/ILK_GRDOM_FULL" data-ref="_M/ILK_GRDOM_FULL">ILK_GRDOM_FULL</dfn>		(0&lt;&lt;1)</u></td></tr>
<tr><th id="115">115</th><td><u>#define  <dfn class="macro" id="_M/ILK_GRDOM_RENDER" data-ref="_M/ILK_GRDOM_RENDER">ILK_GRDOM_RENDER</dfn>	(1&lt;&lt;1)</u></td></tr>
<tr><th id="116">116</th><td><u>#define  <dfn class="macro" id="_M/ILK_GRDOM_MEDIA" data-ref="_M/ILK_GRDOM_MEDIA">ILK_GRDOM_MEDIA</dfn>	(3&lt;&lt;1)</u></td></tr>
<tr><th id="117">117</th><td><u>#define  <dfn class="macro" id="_M/ILK_GRDOM_MASK" data-ref="_M/ILK_GRDOM_MASK">ILK_GRDOM_MASK</dfn>		(3&lt;&lt;1)</u></td></tr>
<tr><th id="118">118</th><td><u>#define  <dfn class="macro" id="_M/ILK_GRDOM_RESET_ENABLE" data-ref="_M/ILK_GRDOM_RESET_ENABLE">ILK_GRDOM_RESET_ENABLE</dfn> (1&lt;&lt;0)</u></td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/GEN6_MBCUNIT_SNPCR" data-ref="_M/GEN6_MBCUNIT_SNPCR">GEN6_MBCUNIT_SNPCR</dfn>	0x900c /* for LLC config */</u></td></tr>
<tr><th id="121">121</th><td><u>#define   <dfn class="macro" id="_M/GEN6_MBC_SNPCR_SHIFT" data-ref="_M/GEN6_MBC_SNPCR_SHIFT">GEN6_MBC_SNPCR_SHIFT</dfn>	21</u></td></tr>
<tr><th id="122">122</th><td><u>#define   <dfn class="macro" id="_M/GEN6_MBC_SNPCR_MASK" data-ref="_M/GEN6_MBC_SNPCR_MASK">GEN6_MBC_SNPCR_MASK</dfn>	(3&lt;&lt;21)</u></td></tr>
<tr><th id="123">123</th><td><u>#define   <dfn class="macro" id="_M/GEN6_MBC_SNPCR_MAX" data-ref="_M/GEN6_MBC_SNPCR_MAX">GEN6_MBC_SNPCR_MAX</dfn>	(0&lt;&lt;21)</u></td></tr>
<tr><th id="124">124</th><td><u>#define   <dfn class="macro" id="_M/GEN6_MBC_SNPCR_MED" data-ref="_M/GEN6_MBC_SNPCR_MED">GEN6_MBC_SNPCR_MED</dfn>	(1&lt;&lt;21)</u></td></tr>
<tr><th id="125">125</th><td><u>#define   <dfn class="macro" id="_M/GEN6_MBC_SNPCR_LOW" data-ref="_M/GEN6_MBC_SNPCR_LOW">GEN6_MBC_SNPCR_LOW</dfn>	(2&lt;&lt;21)</u></td></tr>
<tr><th id="126">126</th><td><u>#define   <dfn class="macro" id="_M/GEN6_MBC_SNPCR_MIN" data-ref="_M/GEN6_MBC_SNPCR_MIN">GEN6_MBC_SNPCR_MIN</dfn>	(3&lt;&lt;21) /* only 1/16th of the cache is shared */</u></td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/VLV_G3DCTL" data-ref="_M/VLV_G3DCTL">VLV_G3DCTL</dfn>		0x9024</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/VLV_GSCKGCTL" data-ref="_M/VLV_GSCKGCTL">VLV_GSCKGCTL</dfn>		0x9028</u></td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/GEN6_MBCTL" data-ref="_M/GEN6_MBCTL">GEN6_MBCTL</dfn>		0x0907c</u></td></tr>
<tr><th id="132">132</th><td><u>#define   <dfn class="macro" id="_M/GEN6_MBCTL_ENABLE_BOOT_FETCH" data-ref="_M/GEN6_MBCTL_ENABLE_BOOT_FETCH">GEN6_MBCTL_ENABLE_BOOT_FETCH</dfn>	(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="133">133</th><td><u>#define   <dfn class="macro" id="_M/GEN6_MBCTL_CTX_FETCH_NEEDED" data-ref="_M/GEN6_MBCTL_CTX_FETCH_NEEDED">GEN6_MBCTL_CTX_FETCH_NEEDED</dfn>	(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="134">134</th><td><u>#define   <dfn class="macro" id="_M/GEN6_MBCTL_BME_UPDATE_ENABLE" data-ref="_M/GEN6_MBCTL_BME_UPDATE_ENABLE">GEN6_MBCTL_BME_UPDATE_ENABLE</dfn>	(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="135">135</th><td><u>#define   <dfn class="macro" id="_M/GEN6_MBCTL_MAE_UPDATE_ENABLE" data-ref="_M/GEN6_MBCTL_MAE_UPDATE_ENABLE">GEN6_MBCTL_MAE_UPDATE_ENABLE</dfn>	(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="136">136</th><td><u>#define   <dfn class="macro" id="_M/GEN6_MBCTL_BOOT_FETCH_MECH" data-ref="_M/GEN6_MBCTL_BOOT_FETCH_MECH">GEN6_MBCTL_BOOT_FETCH_MECH</dfn>	(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/GEN6_GDRST" data-ref="_M/GEN6_GDRST">GEN6_GDRST</dfn>	0x941c</u></td></tr>
<tr><th id="139">139</th><td><u>#define  <dfn class="macro" id="_M/GEN6_GRDOM_FULL" data-ref="_M/GEN6_GRDOM_FULL">GEN6_GRDOM_FULL</dfn>		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="140">140</th><td><u>#define  <dfn class="macro" id="_M/GEN6_GRDOM_RENDER" data-ref="_M/GEN6_GRDOM_RENDER">GEN6_GRDOM_RENDER</dfn>		(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="141">141</th><td><u>#define  <dfn class="macro" id="_M/GEN6_GRDOM_MEDIA" data-ref="_M/GEN6_GRDOM_MEDIA">GEN6_GRDOM_MEDIA</dfn>		(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="142">142</th><td><u>#define  <dfn class="macro" id="_M/GEN6_GRDOM_BLT" data-ref="_M/GEN6_GRDOM_BLT">GEN6_GRDOM_BLT</dfn>			(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/RING_PP_DIR_BASE" data-ref="_M/RING_PP_DIR_BASE">RING_PP_DIR_BASE</dfn>(ring)		((ring)-&gt;mmio_base+0x228)</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/RING_PP_DIR_BASE_READ" data-ref="_M/RING_PP_DIR_BASE_READ">RING_PP_DIR_BASE_READ</dfn>(ring)	((ring)-&gt;mmio_base+0x518)</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/RING_PP_DIR_DCLV" data-ref="_M/RING_PP_DIR_DCLV">RING_PP_DIR_DCLV</dfn>(ring)		((ring)-&gt;mmio_base+0x220)</u></td></tr>
<tr><th id="147">147</th><td><u>#define   <dfn class="macro" id="_M/PP_DIR_DCLV_2G" data-ref="_M/PP_DIR_DCLV_2G">PP_DIR_DCLV_2G</dfn>		0xffffffff</u></td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/GEN8_RING_PDP_UDW" data-ref="_M/GEN8_RING_PDP_UDW">GEN8_RING_PDP_UDW</dfn>(ring, n)	((ring)-&gt;mmio_base+0x270 + ((n) * 8 + 4))</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/GEN8_RING_PDP_LDW" data-ref="_M/GEN8_RING_PDP_LDW">GEN8_RING_PDP_LDW</dfn>(ring, n)	((ring)-&gt;mmio_base+0x270 + (n) * 8)</u></td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/GEN8_R_PWR_CLK_STATE" data-ref="_M/GEN8_R_PWR_CLK_STATE">GEN8_R_PWR_CLK_STATE</dfn>		0x20C8</u></td></tr>
<tr><th id="153">153</th><td><u>#define   <dfn class="macro" id="_M/GEN8_RPCS_ENABLE" data-ref="_M/GEN8_RPCS_ENABLE">GEN8_RPCS_ENABLE</dfn>		(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="154">154</th><td><u>#define   <dfn class="macro" id="_M/GEN8_RPCS_S_CNT_ENABLE" data-ref="_M/GEN8_RPCS_S_CNT_ENABLE">GEN8_RPCS_S_CNT_ENABLE</dfn>	(1 &lt;&lt; 18)</u></td></tr>
<tr><th id="155">155</th><td><u>#define   <dfn class="macro" id="_M/GEN8_RPCS_S_CNT_SHIFT" data-ref="_M/GEN8_RPCS_S_CNT_SHIFT">GEN8_RPCS_S_CNT_SHIFT</dfn>		15</u></td></tr>
<tr><th id="156">156</th><td><u>#define   <dfn class="macro" id="_M/GEN8_RPCS_S_CNT_MASK" data-ref="_M/GEN8_RPCS_S_CNT_MASK">GEN8_RPCS_S_CNT_MASK</dfn>		(0x7 &lt;&lt; GEN8_RPCS_S_CNT_SHIFT)</u></td></tr>
<tr><th id="157">157</th><td><u>#define   <dfn class="macro" id="_M/GEN8_RPCS_SS_CNT_ENABLE" data-ref="_M/GEN8_RPCS_SS_CNT_ENABLE">GEN8_RPCS_SS_CNT_ENABLE</dfn>	(1 &lt;&lt; 11)</u></td></tr>
<tr><th id="158">158</th><td><u>#define   <dfn class="macro" id="_M/GEN8_RPCS_SS_CNT_SHIFT" data-ref="_M/GEN8_RPCS_SS_CNT_SHIFT">GEN8_RPCS_SS_CNT_SHIFT</dfn>	8</u></td></tr>
<tr><th id="159">159</th><td><u>#define   <dfn class="macro" id="_M/GEN8_RPCS_SS_CNT_MASK" data-ref="_M/GEN8_RPCS_SS_CNT_MASK">GEN8_RPCS_SS_CNT_MASK</dfn>		(0x7 &lt;&lt; GEN8_RPCS_SS_CNT_SHIFT)</u></td></tr>
<tr><th id="160">160</th><td><u>#define   <dfn class="macro" id="_M/GEN8_RPCS_EU_MAX_SHIFT" data-ref="_M/GEN8_RPCS_EU_MAX_SHIFT">GEN8_RPCS_EU_MAX_SHIFT</dfn>	4</u></td></tr>
<tr><th id="161">161</th><td><u>#define   <dfn class="macro" id="_M/GEN8_RPCS_EU_MAX_MASK" data-ref="_M/GEN8_RPCS_EU_MAX_MASK">GEN8_RPCS_EU_MAX_MASK</dfn>		(0xf &lt;&lt; GEN8_RPCS_EU_MAX_SHIFT)</u></td></tr>
<tr><th id="162">162</th><td><u>#define   <dfn class="macro" id="_M/GEN8_RPCS_EU_MIN_SHIFT" data-ref="_M/GEN8_RPCS_EU_MIN_SHIFT">GEN8_RPCS_EU_MIN_SHIFT</dfn>	0</u></td></tr>
<tr><th id="163">163</th><td><u>#define   <dfn class="macro" id="_M/GEN8_RPCS_EU_MIN_MASK" data-ref="_M/GEN8_RPCS_EU_MIN_MASK">GEN8_RPCS_EU_MIN_MASK</dfn>		(0xf &lt;&lt; GEN8_RPCS_EU_MIN_SHIFT)</u></td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/GAM_ECOCHK" data-ref="_M/GAM_ECOCHK">GAM_ECOCHK</dfn>			0x4090</u></td></tr>
<tr><th id="166">166</th><td><u>#define   <dfn class="macro" id="_M/BDW_DISABLE_HDC_INVALIDATION" data-ref="_M/BDW_DISABLE_HDC_INVALIDATION">BDW_DISABLE_HDC_INVALIDATION</dfn>	(1&lt;&lt;25)</u></td></tr>
<tr><th id="167">167</th><td><u>#define   <dfn class="macro" id="_M/ECOCHK_SNB_BIT" data-ref="_M/ECOCHK_SNB_BIT">ECOCHK_SNB_BIT</dfn>		(1&lt;&lt;10)</u></td></tr>
<tr><th id="168">168</th><td><u>#define   <dfn class="macro" id="_M/ECOCHK_DIS_TLB" data-ref="_M/ECOCHK_DIS_TLB">ECOCHK_DIS_TLB</dfn>		(1&lt;&lt;8)</u></td></tr>
<tr><th id="169">169</th><td><u>#define   <dfn class="macro" id="_M/HSW_ECOCHK_ARB_PRIO_SOL" data-ref="_M/HSW_ECOCHK_ARB_PRIO_SOL">HSW_ECOCHK_ARB_PRIO_SOL</dfn>	(1&lt;&lt;6)</u></td></tr>
<tr><th id="170">170</th><td><u>#define   <dfn class="macro" id="_M/ECOCHK_PPGTT_CACHE64B" data-ref="_M/ECOCHK_PPGTT_CACHE64B">ECOCHK_PPGTT_CACHE64B</dfn>		(0x3&lt;&lt;3)</u></td></tr>
<tr><th id="171">171</th><td><u>#define   <dfn class="macro" id="_M/ECOCHK_PPGTT_CACHE4B" data-ref="_M/ECOCHK_PPGTT_CACHE4B">ECOCHK_PPGTT_CACHE4B</dfn>		(0x0&lt;&lt;3)</u></td></tr>
<tr><th id="172">172</th><td><u>#define   <dfn class="macro" id="_M/ECOCHK_PPGTT_GFDT_IVB" data-ref="_M/ECOCHK_PPGTT_GFDT_IVB">ECOCHK_PPGTT_GFDT_IVB</dfn>		(0x1&lt;&lt;4)</u></td></tr>
<tr><th id="173">173</th><td><u>#define   <dfn class="macro" id="_M/ECOCHK_PPGTT_LLC_IVB" data-ref="_M/ECOCHK_PPGTT_LLC_IVB">ECOCHK_PPGTT_LLC_IVB</dfn>		(0x1&lt;&lt;3)</u></td></tr>
<tr><th id="174">174</th><td><u>#define   <dfn class="macro" id="_M/ECOCHK_PPGTT_UC_HSW" data-ref="_M/ECOCHK_PPGTT_UC_HSW">ECOCHK_PPGTT_UC_HSW</dfn>		(0x1&lt;&lt;3)</u></td></tr>
<tr><th id="175">175</th><td><u>#define   <dfn class="macro" id="_M/ECOCHK_PPGTT_WT_HSW" data-ref="_M/ECOCHK_PPGTT_WT_HSW">ECOCHK_PPGTT_WT_HSW</dfn>		(0x2&lt;&lt;3)</u></td></tr>
<tr><th id="176">176</th><td><u>#define   <dfn class="macro" id="_M/ECOCHK_PPGTT_WB_HSW" data-ref="_M/ECOCHK_PPGTT_WB_HSW">ECOCHK_PPGTT_WB_HSW</dfn>		(0x3&lt;&lt;3)</u></td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/GAC_ECO_BITS" data-ref="_M/GAC_ECO_BITS">GAC_ECO_BITS</dfn>			0x14090</u></td></tr>
<tr><th id="179">179</th><td><u>#define   <dfn class="macro" id="_M/ECOBITS_SNB_BIT" data-ref="_M/ECOBITS_SNB_BIT">ECOBITS_SNB_BIT</dfn>		(1&lt;&lt;13)</u></td></tr>
<tr><th id="180">180</th><td><u>#define   <dfn class="macro" id="_M/ECOBITS_PPGTT_CACHE64B" data-ref="_M/ECOBITS_PPGTT_CACHE64B">ECOBITS_PPGTT_CACHE64B</dfn>	(3&lt;&lt;8)</u></td></tr>
<tr><th id="181">181</th><td><u>#define   <dfn class="macro" id="_M/ECOBITS_PPGTT_CACHE4B" data-ref="_M/ECOBITS_PPGTT_CACHE4B">ECOBITS_PPGTT_CACHE4B</dfn>		(0&lt;&lt;8)</u></td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/GAB_CTL" data-ref="_M/GAB_CTL">GAB_CTL</dfn>				0x24000</u></td></tr>
<tr><th id="184">184</th><td><u>#define   <dfn class="macro" id="_M/GAB_CTL_CONT_AFTER_PAGEFAULT" data-ref="_M/GAB_CTL_CONT_AFTER_PAGEFAULT">GAB_CTL_CONT_AFTER_PAGEFAULT</dfn>	(1&lt;&lt;8)</u></td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/GEN6_STOLEN_RESERVED" data-ref="_M/GEN6_STOLEN_RESERVED">GEN6_STOLEN_RESERVED</dfn>		0x1082C0</u></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/GEN6_STOLEN_RESERVED_ADDR_MASK" data-ref="_M/GEN6_STOLEN_RESERVED_ADDR_MASK">GEN6_STOLEN_RESERVED_ADDR_MASK</dfn>	(0xFFF &lt;&lt; 20)</u></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/GEN7_STOLEN_RESERVED_ADDR_MASK" data-ref="_M/GEN7_STOLEN_RESERVED_ADDR_MASK">GEN7_STOLEN_RESERVED_ADDR_MASK</dfn>	(0x3FFF &lt;&lt; 18)</u></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/GEN6_STOLEN_RESERVED_SIZE_MASK" data-ref="_M/GEN6_STOLEN_RESERVED_SIZE_MASK">GEN6_STOLEN_RESERVED_SIZE_MASK</dfn>	(3 &lt;&lt; 4)</u></td></tr>
<tr><th id="190">190</th><td><u>#define <dfn class="macro" id="_M/GEN6_STOLEN_RESERVED_1M" data-ref="_M/GEN6_STOLEN_RESERVED_1M">GEN6_STOLEN_RESERVED_1M</dfn>		(0 &lt;&lt; 4)</u></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/GEN6_STOLEN_RESERVED_512K" data-ref="_M/GEN6_STOLEN_RESERVED_512K">GEN6_STOLEN_RESERVED_512K</dfn>	(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="192">192</th><td><u>#define <dfn class="macro" id="_M/GEN6_STOLEN_RESERVED_256K" data-ref="_M/GEN6_STOLEN_RESERVED_256K">GEN6_STOLEN_RESERVED_256K</dfn>	(2 &lt;&lt; 4)</u></td></tr>
<tr><th id="193">193</th><td><u>#define <dfn class="macro" id="_M/GEN6_STOLEN_RESERVED_128K" data-ref="_M/GEN6_STOLEN_RESERVED_128K">GEN6_STOLEN_RESERVED_128K</dfn>	(3 &lt;&lt; 4)</u></td></tr>
<tr><th id="194">194</th><td><u>#define <dfn class="macro" id="_M/GEN7_STOLEN_RESERVED_SIZE_MASK" data-ref="_M/GEN7_STOLEN_RESERVED_SIZE_MASK">GEN7_STOLEN_RESERVED_SIZE_MASK</dfn>	(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/GEN7_STOLEN_RESERVED_1M" data-ref="_M/GEN7_STOLEN_RESERVED_1M">GEN7_STOLEN_RESERVED_1M</dfn>		(0 &lt;&lt; 5)</u></td></tr>
<tr><th id="196">196</th><td><u>#define <dfn class="macro" id="_M/GEN7_STOLEN_RESERVED_256K" data-ref="_M/GEN7_STOLEN_RESERVED_256K">GEN7_STOLEN_RESERVED_256K</dfn>	(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="197">197</th><td><u>#define <dfn class="macro" id="_M/GEN8_STOLEN_RESERVED_SIZE_MASK" data-ref="_M/GEN8_STOLEN_RESERVED_SIZE_MASK">GEN8_STOLEN_RESERVED_SIZE_MASK</dfn>	(3 &lt;&lt; 7)</u></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/GEN8_STOLEN_RESERVED_1M" data-ref="_M/GEN8_STOLEN_RESERVED_1M">GEN8_STOLEN_RESERVED_1M</dfn>		(0 &lt;&lt; 7)</u></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/GEN8_STOLEN_RESERVED_2M" data-ref="_M/GEN8_STOLEN_RESERVED_2M">GEN8_STOLEN_RESERVED_2M</dfn>		(1 &lt;&lt; 7)</u></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/GEN8_STOLEN_RESERVED_4M" data-ref="_M/GEN8_STOLEN_RESERVED_4M">GEN8_STOLEN_RESERVED_4M</dfn>		(2 &lt;&lt; 7)</u></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/GEN8_STOLEN_RESERVED_8M" data-ref="_M/GEN8_STOLEN_RESERVED_8M">GEN8_STOLEN_RESERVED_8M</dfn>		(3 &lt;&lt; 7)</u></td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td><i>/* VGA stuff */</i></td></tr>
<tr><th id="204">204</th><td></td></tr>
<tr><th id="205">205</th><td><u>#define <dfn class="macro" id="_M/VGA_ST01_MDA" data-ref="_M/VGA_ST01_MDA">VGA_ST01_MDA</dfn> 0x3ba</u></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/VGA_ST01_CGA" data-ref="_M/VGA_ST01_CGA">VGA_ST01_CGA</dfn> 0x3da</u></td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/VGA_MSR_WRITE" data-ref="_M/VGA_MSR_WRITE">VGA_MSR_WRITE</dfn> 0x3c2</u></td></tr>
<tr><th id="209">209</th><td><u>#define <dfn class="macro" id="_M/VGA_MSR_READ" data-ref="_M/VGA_MSR_READ">VGA_MSR_READ</dfn> 0x3cc</u></td></tr>
<tr><th id="210">210</th><td><u>#define   <dfn class="macro" id="_M/VGA_MSR_MEM_EN" data-ref="_M/VGA_MSR_MEM_EN">VGA_MSR_MEM_EN</dfn> (1&lt;&lt;1)</u></td></tr>
<tr><th id="211">211</th><td><u>#define   <dfn class="macro" id="_M/VGA_MSR_CGA_MODE" data-ref="_M/VGA_MSR_CGA_MODE">VGA_MSR_CGA_MODE</dfn> (1&lt;&lt;0)</u></td></tr>
<tr><th id="212">212</th><td></td></tr>
<tr><th id="213">213</th><td><u>#define <dfn class="macro" id="_M/VGA_SR_INDEX" data-ref="_M/VGA_SR_INDEX">VGA_SR_INDEX</dfn> 0x3c4</u></td></tr>
<tr><th id="214">214</th><td><u>#define <dfn class="macro" id="_M/SR01" data-ref="_M/SR01">SR01</dfn>			1</u></td></tr>
<tr><th id="215">215</th><td><u>#define <dfn class="macro" id="_M/VGA_SR_DATA" data-ref="_M/VGA_SR_DATA">VGA_SR_DATA</dfn> 0x3c5</u></td></tr>
<tr><th id="216">216</th><td></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/VGA_AR_INDEX" data-ref="_M/VGA_AR_INDEX">VGA_AR_INDEX</dfn> 0x3c0</u></td></tr>
<tr><th id="218">218</th><td><u>#define   <dfn class="macro" id="_M/VGA_AR_VID_EN" data-ref="_M/VGA_AR_VID_EN">VGA_AR_VID_EN</dfn> (1&lt;&lt;5)</u></td></tr>
<tr><th id="219">219</th><td><u>#define <dfn class="macro" id="_M/VGA_AR_DATA_WRITE" data-ref="_M/VGA_AR_DATA_WRITE">VGA_AR_DATA_WRITE</dfn> 0x3c0</u></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/VGA_AR_DATA_READ" data-ref="_M/VGA_AR_DATA_READ">VGA_AR_DATA_READ</dfn> 0x3c1</u></td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td><u>#define <dfn class="macro" id="_M/VGA_GR_INDEX" data-ref="_M/VGA_GR_INDEX">VGA_GR_INDEX</dfn> 0x3ce</u></td></tr>
<tr><th id="223">223</th><td><u>#define <dfn class="macro" id="_M/VGA_GR_DATA" data-ref="_M/VGA_GR_DATA">VGA_GR_DATA</dfn> 0x3cf</u></td></tr>
<tr><th id="224">224</th><td><i>/* GR05 */</i></td></tr>
<tr><th id="225">225</th><td><u>#define   <dfn class="macro" id="_M/VGA_GR_MEM_READ_MODE_SHIFT" data-ref="_M/VGA_GR_MEM_READ_MODE_SHIFT">VGA_GR_MEM_READ_MODE_SHIFT</dfn> 3</u></td></tr>
<tr><th id="226">226</th><td><u>#define     <dfn class="macro" id="_M/VGA_GR_MEM_READ_MODE_PLANE" data-ref="_M/VGA_GR_MEM_READ_MODE_PLANE">VGA_GR_MEM_READ_MODE_PLANE</dfn> 1</u></td></tr>
<tr><th id="227">227</th><td><i>/* GR06 */</i></td></tr>
<tr><th id="228">228</th><td><u>#define   <dfn class="macro" id="_M/VGA_GR_MEM_MODE_MASK" data-ref="_M/VGA_GR_MEM_MODE_MASK">VGA_GR_MEM_MODE_MASK</dfn> 0xc</u></td></tr>
<tr><th id="229">229</th><td><u>#define   <dfn class="macro" id="_M/VGA_GR_MEM_MODE_SHIFT" data-ref="_M/VGA_GR_MEM_MODE_SHIFT">VGA_GR_MEM_MODE_SHIFT</dfn> 2</u></td></tr>
<tr><th id="230">230</th><td><u>#define   <dfn class="macro" id="_M/VGA_GR_MEM_A0000_AFFFF" data-ref="_M/VGA_GR_MEM_A0000_AFFFF">VGA_GR_MEM_A0000_AFFFF</dfn> 0</u></td></tr>
<tr><th id="231">231</th><td><u>#define   <dfn class="macro" id="_M/VGA_GR_MEM_A0000_BFFFF" data-ref="_M/VGA_GR_MEM_A0000_BFFFF">VGA_GR_MEM_A0000_BFFFF</dfn> 1</u></td></tr>
<tr><th id="232">232</th><td><u>#define   <dfn class="macro" id="_M/VGA_GR_MEM_B0000_B7FFF" data-ref="_M/VGA_GR_MEM_B0000_B7FFF">VGA_GR_MEM_B0000_B7FFF</dfn> 2</u></td></tr>
<tr><th id="233">233</th><td><u>#define   <dfn class="macro" id="_M/VGA_GR_MEM_B0000_BFFFF" data-ref="_M/VGA_GR_MEM_B0000_BFFFF">VGA_GR_MEM_B0000_BFFFF</dfn> 3</u></td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/VGA_DACMASK" data-ref="_M/VGA_DACMASK">VGA_DACMASK</dfn> 0x3c6</u></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/VGA_DACRX" data-ref="_M/VGA_DACRX">VGA_DACRX</dfn> 0x3c7</u></td></tr>
<tr><th id="237">237</th><td><u>#define <dfn class="macro" id="_M/VGA_DACWX" data-ref="_M/VGA_DACWX">VGA_DACWX</dfn> 0x3c8</u></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/VGA_DACDATA" data-ref="_M/VGA_DACDATA">VGA_DACDATA</dfn> 0x3c9</u></td></tr>
<tr><th id="239">239</th><td></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/VGA_CR_INDEX_MDA" data-ref="_M/VGA_CR_INDEX_MDA">VGA_CR_INDEX_MDA</dfn> 0x3b4</u></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/VGA_CR_DATA_MDA" data-ref="_M/VGA_CR_DATA_MDA">VGA_CR_DATA_MDA</dfn> 0x3b5</u></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/VGA_CR_INDEX_CGA" data-ref="_M/VGA_CR_INDEX_CGA">VGA_CR_INDEX_CGA</dfn> 0x3d4</u></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/VGA_CR_DATA_CGA" data-ref="_M/VGA_CR_DATA_CGA">VGA_CR_DATA_CGA</dfn> 0x3d5</u></td></tr>
<tr><th id="244">244</th><td></td></tr>
<tr><th id="245">245</th><td><i>/*</i></td></tr>
<tr><th id="246">246</th><td><i> * Instruction field definitions used by the command parser</i></td></tr>
<tr><th id="247">247</th><td><i> */</i></td></tr>
<tr><th id="248">248</th><td><u>#define <dfn class="macro" id="_M/INSTR_CLIENT_SHIFT" data-ref="_M/INSTR_CLIENT_SHIFT">INSTR_CLIENT_SHIFT</dfn>      29</u></td></tr>
<tr><th id="249">249</th><td><u>#define <dfn class="macro" id="_M/INSTR_CLIENT_MASK" data-ref="_M/INSTR_CLIENT_MASK">INSTR_CLIENT_MASK</dfn>       0xE0000000</u></td></tr>
<tr><th id="250">250</th><td><u>#define   <dfn class="macro" id="_M/INSTR_MI_CLIENT" data-ref="_M/INSTR_MI_CLIENT">INSTR_MI_CLIENT</dfn>       0x0</u></td></tr>
<tr><th id="251">251</th><td><u>#define   <dfn class="macro" id="_M/INSTR_BC_CLIENT" data-ref="_M/INSTR_BC_CLIENT">INSTR_BC_CLIENT</dfn>       0x2</u></td></tr>
<tr><th id="252">252</th><td><u>#define   <dfn class="macro" id="_M/INSTR_RC_CLIENT" data-ref="_M/INSTR_RC_CLIENT">INSTR_RC_CLIENT</dfn>       0x3</u></td></tr>
<tr><th id="253">253</th><td><u>#define <dfn class="macro" id="_M/INSTR_SUBCLIENT_SHIFT" data-ref="_M/INSTR_SUBCLIENT_SHIFT">INSTR_SUBCLIENT_SHIFT</dfn>   27</u></td></tr>
<tr><th id="254">254</th><td><u>#define <dfn class="macro" id="_M/INSTR_SUBCLIENT_MASK" data-ref="_M/INSTR_SUBCLIENT_MASK">INSTR_SUBCLIENT_MASK</dfn>    0x18000000</u></td></tr>
<tr><th id="255">255</th><td><u>#define   <dfn class="macro" id="_M/INSTR_MEDIA_SUBCLIENT" data-ref="_M/INSTR_MEDIA_SUBCLIENT">INSTR_MEDIA_SUBCLIENT</dfn> 0x2</u></td></tr>
<tr><th id="256">256</th><td><u>#define <dfn class="macro" id="_M/INSTR_26_TO_24_MASK" data-ref="_M/INSTR_26_TO_24_MASK">INSTR_26_TO_24_MASK</dfn>	0x7000000</u></td></tr>
<tr><th id="257">257</th><td><u>#define   <dfn class="macro" id="_M/INSTR_26_TO_24_SHIFT" data-ref="_M/INSTR_26_TO_24_SHIFT">INSTR_26_TO_24_SHIFT</dfn>	24</u></td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td><i>/*</i></td></tr>
<tr><th id="260">260</th><td><i> * Memory interface instructions used by the kernel</i></td></tr>
<tr><th id="261">261</th><td><i> */</i></td></tr>
<tr><th id="262">262</th><td><u>#define <dfn class="macro" id="_M/MI_INSTR" data-ref="_M/MI_INSTR">MI_INSTR</dfn>(opcode, flags) (((opcode) &lt;&lt; 23) | (flags))</u></td></tr>
<tr><th id="263">263</th><td><i>/* Many MI commands use bit 22 of the header dword for GGTT vs PPGTT */</i></td></tr>
<tr><th id="264">264</th><td><u>#define  <dfn class="macro" id="_M/MI_GLOBAL_GTT" data-ref="_M/MI_GLOBAL_GTT">MI_GLOBAL_GTT</dfn>    (1&lt;&lt;22)</u></td></tr>
<tr><th id="265">265</th><td></td></tr>
<tr><th id="266">266</th><td><u>#define <dfn class="macro" id="_M/MI_NOOP" data-ref="_M/MI_NOOP">MI_NOOP</dfn>			MI_INSTR(0, 0)</u></td></tr>
<tr><th id="267">267</th><td><u>#define <dfn class="macro" id="_M/MI_USER_INTERRUPT" data-ref="_M/MI_USER_INTERRUPT">MI_USER_INTERRUPT</dfn>	MI_INSTR(0x02, 0)</u></td></tr>
<tr><th id="268">268</th><td><u>#define <dfn class="macro" id="_M/MI_WAIT_FOR_EVENT" data-ref="_M/MI_WAIT_FOR_EVENT">MI_WAIT_FOR_EVENT</dfn>       MI_INSTR(0x03, 0)</u></td></tr>
<tr><th id="269">269</th><td><u>#define   <dfn class="macro" id="_M/MI_WAIT_FOR_OVERLAY_FLIP" data-ref="_M/MI_WAIT_FOR_OVERLAY_FLIP">MI_WAIT_FOR_OVERLAY_FLIP</dfn>	(1&lt;&lt;16)</u></td></tr>
<tr><th id="270">270</th><td><u>#define   <dfn class="macro" id="_M/MI_WAIT_FOR_PLANE_B_FLIP" data-ref="_M/MI_WAIT_FOR_PLANE_B_FLIP">MI_WAIT_FOR_PLANE_B_FLIP</dfn>      (1&lt;&lt;6)</u></td></tr>
<tr><th id="271">271</th><td><u>#define   <dfn class="macro" id="_M/MI_WAIT_FOR_PLANE_A_FLIP" data-ref="_M/MI_WAIT_FOR_PLANE_A_FLIP">MI_WAIT_FOR_PLANE_A_FLIP</dfn>      (1&lt;&lt;2)</u></td></tr>
<tr><th id="272">272</th><td><u>#define   <dfn class="macro" id="_M/MI_WAIT_FOR_PLANE_A_SCANLINES" data-ref="_M/MI_WAIT_FOR_PLANE_A_SCANLINES">MI_WAIT_FOR_PLANE_A_SCANLINES</dfn> (1&lt;&lt;1)</u></td></tr>
<tr><th id="273">273</th><td><u>#define <dfn class="macro" id="_M/MI_FLUSH" data-ref="_M/MI_FLUSH">MI_FLUSH</dfn>		MI_INSTR(0x04, 0)</u></td></tr>
<tr><th id="274">274</th><td><u>#define   <dfn class="macro" id="_M/MI_READ_FLUSH" data-ref="_M/MI_READ_FLUSH">MI_READ_FLUSH</dfn>		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="275">275</th><td><u>#define   <dfn class="macro" id="_M/MI_EXE_FLUSH" data-ref="_M/MI_EXE_FLUSH">MI_EXE_FLUSH</dfn>		(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="276">276</th><td><u>#define   <dfn class="macro" id="_M/MI_NO_WRITE_FLUSH" data-ref="_M/MI_NO_WRITE_FLUSH">MI_NO_WRITE_FLUSH</dfn>	(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="277">277</th><td><u>#define   <dfn class="macro" id="_M/MI_SCENE_COUNT" data-ref="_M/MI_SCENE_COUNT">MI_SCENE_COUNT</dfn>	(1 &lt;&lt; 3) /* just increment scene count */</u></td></tr>
<tr><th id="278">278</th><td><u>#define   <dfn class="macro" id="_M/MI_END_SCENE" data-ref="_M/MI_END_SCENE">MI_END_SCENE</dfn>		(1 &lt;&lt; 4) /* flush binner and incr scene count */</u></td></tr>
<tr><th id="279">279</th><td><u>#define   <dfn class="macro" id="_M/MI_INVALIDATE_ISP" data-ref="_M/MI_INVALIDATE_ISP">MI_INVALIDATE_ISP</dfn>	(1 &lt;&lt; 5) /* invalidate indirect state pointers */</u></td></tr>
<tr><th id="280">280</th><td><u>#define <dfn class="macro" id="_M/MI_REPORT_HEAD" data-ref="_M/MI_REPORT_HEAD">MI_REPORT_HEAD</dfn>		MI_INSTR(0x07, 0)</u></td></tr>
<tr><th id="281">281</th><td><u>#define <dfn class="macro" id="_M/MI_ARB_ON_OFF" data-ref="_M/MI_ARB_ON_OFF">MI_ARB_ON_OFF</dfn>		MI_INSTR(0x08, 0)</u></td></tr>
<tr><th id="282">282</th><td><u>#define   <dfn class="macro" id="_M/MI_ARB_ENABLE" data-ref="_M/MI_ARB_ENABLE">MI_ARB_ENABLE</dfn>			(1&lt;&lt;0)</u></td></tr>
<tr><th id="283">283</th><td><u>#define   <dfn class="macro" id="_M/MI_ARB_DISABLE" data-ref="_M/MI_ARB_DISABLE">MI_ARB_DISABLE</dfn>		(0&lt;&lt;0)</u></td></tr>
<tr><th id="284">284</th><td><u>#define <dfn class="macro" id="_M/MI_BATCH_BUFFER_END" data-ref="_M/MI_BATCH_BUFFER_END">MI_BATCH_BUFFER_END</dfn>	MI_INSTR(0x0a, 0)</u></td></tr>
<tr><th id="285">285</th><td><u>#define <dfn class="macro" id="_M/MI_SUSPEND_FLUSH" data-ref="_M/MI_SUSPEND_FLUSH">MI_SUSPEND_FLUSH</dfn>	MI_INSTR(0x0b, 0)</u></td></tr>
<tr><th id="286">286</th><td><u>#define   <dfn class="macro" id="_M/MI_SUSPEND_FLUSH_EN" data-ref="_M/MI_SUSPEND_FLUSH_EN">MI_SUSPEND_FLUSH_EN</dfn>	(1&lt;&lt;0)</u></td></tr>
<tr><th id="287">287</th><td><u>#define <dfn class="macro" id="_M/MI_SET_APPID" data-ref="_M/MI_SET_APPID">MI_SET_APPID</dfn>		MI_INSTR(0x0e, 0)</u></td></tr>
<tr><th id="288">288</th><td><u>#define <dfn class="macro" id="_M/MI_OVERLAY_FLIP" data-ref="_M/MI_OVERLAY_FLIP">MI_OVERLAY_FLIP</dfn>		MI_INSTR(0x11, 0)</u></td></tr>
<tr><th id="289">289</th><td><u>#define   <dfn class="macro" id="_M/MI_OVERLAY_CONTINUE" data-ref="_M/MI_OVERLAY_CONTINUE">MI_OVERLAY_CONTINUE</dfn>	(0x0&lt;&lt;21)</u></td></tr>
<tr><th id="290">290</th><td><u>#define   <dfn class="macro" id="_M/MI_OVERLAY_ON" data-ref="_M/MI_OVERLAY_ON">MI_OVERLAY_ON</dfn>		(0x1&lt;&lt;21)</u></td></tr>
<tr><th id="291">291</th><td><u>#define   <dfn class="macro" id="_M/MI_OVERLAY_OFF" data-ref="_M/MI_OVERLAY_OFF">MI_OVERLAY_OFF</dfn>	(0x2&lt;&lt;21)</u></td></tr>
<tr><th id="292">292</th><td><u>#define <dfn class="macro" id="_M/MI_LOAD_SCAN_LINES_INCL" data-ref="_M/MI_LOAD_SCAN_LINES_INCL">MI_LOAD_SCAN_LINES_INCL</dfn> MI_INSTR(0x12, 0)</u></td></tr>
<tr><th id="293">293</th><td><u>#define <dfn class="macro" id="_M/MI_DISPLAY_FLIP" data-ref="_M/MI_DISPLAY_FLIP">MI_DISPLAY_FLIP</dfn>		MI_INSTR(0x14, 2)</u></td></tr>
<tr><th id="294">294</th><td><u>#define <dfn class="macro" id="_M/MI_DISPLAY_FLIP_I915" data-ref="_M/MI_DISPLAY_FLIP_I915">MI_DISPLAY_FLIP_I915</dfn>	MI_INSTR(0x14, 1)</u></td></tr>
<tr><th id="295">295</th><td><u>#define   <dfn class="macro" id="_M/MI_DISPLAY_FLIP_PLANE" data-ref="_M/MI_DISPLAY_FLIP_PLANE">MI_DISPLAY_FLIP_PLANE</dfn>(n) ((n) &lt;&lt; 20)</u></td></tr>
<tr><th id="296">296</th><td><i>/* IVB has funny definitions for which plane to flip. */</i></td></tr>
<tr><th id="297">297</th><td><u>#define   <dfn class="macro" id="_M/MI_DISPLAY_FLIP_IVB_PLANE_A" data-ref="_M/MI_DISPLAY_FLIP_IVB_PLANE_A">MI_DISPLAY_FLIP_IVB_PLANE_A</dfn>  (0 &lt;&lt; 19)</u></td></tr>
<tr><th id="298">298</th><td><u>#define   <dfn class="macro" id="_M/MI_DISPLAY_FLIP_IVB_PLANE_B" data-ref="_M/MI_DISPLAY_FLIP_IVB_PLANE_B">MI_DISPLAY_FLIP_IVB_PLANE_B</dfn>  (1 &lt;&lt; 19)</u></td></tr>
<tr><th id="299">299</th><td><u>#define   <dfn class="macro" id="_M/MI_DISPLAY_FLIP_IVB_SPRITE_A" data-ref="_M/MI_DISPLAY_FLIP_IVB_SPRITE_A">MI_DISPLAY_FLIP_IVB_SPRITE_A</dfn> (2 &lt;&lt; 19)</u></td></tr>
<tr><th id="300">300</th><td><u>#define   <dfn class="macro" id="_M/MI_DISPLAY_FLIP_IVB_SPRITE_B" data-ref="_M/MI_DISPLAY_FLIP_IVB_SPRITE_B">MI_DISPLAY_FLIP_IVB_SPRITE_B</dfn> (3 &lt;&lt; 19)</u></td></tr>
<tr><th id="301">301</th><td><u>#define   <dfn class="macro" id="_M/MI_DISPLAY_FLIP_IVB_PLANE_C" data-ref="_M/MI_DISPLAY_FLIP_IVB_PLANE_C">MI_DISPLAY_FLIP_IVB_PLANE_C</dfn>  (4 &lt;&lt; 19)</u></td></tr>
<tr><th id="302">302</th><td><u>#define   <dfn class="macro" id="_M/MI_DISPLAY_FLIP_IVB_SPRITE_C" data-ref="_M/MI_DISPLAY_FLIP_IVB_SPRITE_C">MI_DISPLAY_FLIP_IVB_SPRITE_C</dfn> (5 &lt;&lt; 19)</u></td></tr>
<tr><th id="303">303</th><td><i>/* SKL ones */</i></td></tr>
<tr><th id="304">304</th><td><u>#define   <dfn class="macro" id="_M/MI_DISPLAY_FLIP_SKL_PLANE_1_A" data-ref="_M/MI_DISPLAY_FLIP_SKL_PLANE_1_A">MI_DISPLAY_FLIP_SKL_PLANE_1_A</dfn>	(0 &lt;&lt; 8)</u></td></tr>
<tr><th id="305">305</th><td><u>#define   <dfn class="macro" id="_M/MI_DISPLAY_FLIP_SKL_PLANE_1_B" data-ref="_M/MI_DISPLAY_FLIP_SKL_PLANE_1_B">MI_DISPLAY_FLIP_SKL_PLANE_1_B</dfn>	(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="306">306</th><td><u>#define   <dfn class="macro" id="_M/MI_DISPLAY_FLIP_SKL_PLANE_1_C" data-ref="_M/MI_DISPLAY_FLIP_SKL_PLANE_1_C">MI_DISPLAY_FLIP_SKL_PLANE_1_C</dfn>	(2 &lt;&lt; 8)</u></td></tr>
<tr><th id="307">307</th><td><u>#define   <dfn class="macro" id="_M/MI_DISPLAY_FLIP_SKL_PLANE_2_A" data-ref="_M/MI_DISPLAY_FLIP_SKL_PLANE_2_A">MI_DISPLAY_FLIP_SKL_PLANE_2_A</dfn>	(4 &lt;&lt; 8)</u></td></tr>
<tr><th id="308">308</th><td><u>#define   <dfn class="macro" id="_M/MI_DISPLAY_FLIP_SKL_PLANE_2_B" data-ref="_M/MI_DISPLAY_FLIP_SKL_PLANE_2_B">MI_DISPLAY_FLIP_SKL_PLANE_2_B</dfn>	(5 &lt;&lt; 8)</u></td></tr>
<tr><th id="309">309</th><td><u>#define   <dfn class="macro" id="_M/MI_DISPLAY_FLIP_SKL_PLANE_2_C" data-ref="_M/MI_DISPLAY_FLIP_SKL_PLANE_2_C">MI_DISPLAY_FLIP_SKL_PLANE_2_C</dfn>	(6 &lt;&lt; 8)</u></td></tr>
<tr><th id="310">310</th><td><u>#define   <dfn class="macro" id="_M/MI_DISPLAY_FLIP_SKL_PLANE_3_A" data-ref="_M/MI_DISPLAY_FLIP_SKL_PLANE_3_A">MI_DISPLAY_FLIP_SKL_PLANE_3_A</dfn>	(7 &lt;&lt; 8)</u></td></tr>
<tr><th id="311">311</th><td><u>#define   <dfn class="macro" id="_M/MI_DISPLAY_FLIP_SKL_PLANE_3_B" data-ref="_M/MI_DISPLAY_FLIP_SKL_PLANE_3_B">MI_DISPLAY_FLIP_SKL_PLANE_3_B</dfn>	(8 &lt;&lt; 8)</u></td></tr>
<tr><th id="312">312</th><td><u>#define   <dfn class="macro" id="_M/MI_DISPLAY_FLIP_SKL_PLANE_3_C" data-ref="_M/MI_DISPLAY_FLIP_SKL_PLANE_3_C">MI_DISPLAY_FLIP_SKL_PLANE_3_C</dfn>	(9 &lt;&lt; 8)</u></td></tr>
<tr><th id="313">313</th><td><u>#define <dfn class="macro" id="_M/MI_SEMAPHORE_MBOX" data-ref="_M/MI_SEMAPHORE_MBOX">MI_SEMAPHORE_MBOX</dfn>	MI_INSTR(0x16, 1) /* gen6, gen7 */</u></td></tr>
<tr><th id="314">314</th><td><u>#define   <dfn class="macro" id="_M/MI_SEMAPHORE_GLOBAL_GTT" data-ref="_M/MI_SEMAPHORE_GLOBAL_GTT">MI_SEMAPHORE_GLOBAL_GTT</dfn>    (1&lt;&lt;22)</u></td></tr>
<tr><th id="315">315</th><td><u>#define   <dfn class="macro" id="_M/MI_SEMAPHORE_UPDATE" data-ref="_M/MI_SEMAPHORE_UPDATE">MI_SEMAPHORE_UPDATE</dfn>	    (1&lt;&lt;21)</u></td></tr>
<tr><th id="316">316</th><td><u>#define   <dfn class="macro" id="_M/MI_SEMAPHORE_COMPARE" data-ref="_M/MI_SEMAPHORE_COMPARE">MI_SEMAPHORE_COMPARE</dfn>	    (1&lt;&lt;20)</u></td></tr>
<tr><th id="317">317</th><td><u>#define   <dfn class="macro" id="_M/MI_SEMAPHORE_REGISTER" data-ref="_M/MI_SEMAPHORE_REGISTER">MI_SEMAPHORE_REGISTER</dfn>	    (1&lt;&lt;18)</u></td></tr>
<tr><th id="318">318</th><td><u>#define   <dfn class="macro" id="_M/MI_SEMAPHORE_SYNC_VR" data-ref="_M/MI_SEMAPHORE_SYNC_VR">MI_SEMAPHORE_SYNC_VR</dfn>	    (0&lt;&lt;16) /* RCS  wait for VCS  (RVSYNC) */</u></td></tr>
<tr><th id="319">319</th><td><u>#define   <dfn class="macro" id="_M/MI_SEMAPHORE_SYNC_VER" data-ref="_M/MI_SEMAPHORE_SYNC_VER">MI_SEMAPHORE_SYNC_VER</dfn>	    (1&lt;&lt;16) /* RCS  wait for VECS (RVESYNC) */</u></td></tr>
<tr><th id="320">320</th><td><u>#define   <dfn class="macro" id="_M/MI_SEMAPHORE_SYNC_BR" data-ref="_M/MI_SEMAPHORE_SYNC_BR">MI_SEMAPHORE_SYNC_BR</dfn>	    (2&lt;&lt;16) /* RCS  wait for BCS  (RBSYNC) */</u></td></tr>
<tr><th id="321">321</th><td><u>#define   <dfn class="macro" id="_M/MI_SEMAPHORE_SYNC_BV" data-ref="_M/MI_SEMAPHORE_SYNC_BV">MI_SEMAPHORE_SYNC_BV</dfn>	    (0&lt;&lt;16) /* VCS  wait for BCS  (VBSYNC) */</u></td></tr>
<tr><th id="322">322</th><td><u>#define   <dfn class="macro" id="_M/MI_SEMAPHORE_SYNC_VEV" data-ref="_M/MI_SEMAPHORE_SYNC_VEV">MI_SEMAPHORE_SYNC_VEV</dfn>	    (1&lt;&lt;16) /* VCS  wait for VECS (VVESYNC) */</u></td></tr>
<tr><th id="323">323</th><td><u>#define   <dfn class="macro" id="_M/MI_SEMAPHORE_SYNC_RV" data-ref="_M/MI_SEMAPHORE_SYNC_RV">MI_SEMAPHORE_SYNC_RV</dfn>	    (2&lt;&lt;16) /* VCS  wait for RCS  (VRSYNC) */</u></td></tr>
<tr><th id="324">324</th><td><u>#define   <dfn class="macro" id="_M/MI_SEMAPHORE_SYNC_RB" data-ref="_M/MI_SEMAPHORE_SYNC_RB">MI_SEMAPHORE_SYNC_RB</dfn>	    (0&lt;&lt;16) /* BCS  wait for RCS  (BRSYNC) */</u></td></tr>
<tr><th id="325">325</th><td><u>#define   <dfn class="macro" id="_M/MI_SEMAPHORE_SYNC_VEB" data-ref="_M/MI_SEMAPHORE_SYNC_VEB">MI_SEMAPHORE_SYNC_VEB</dfn>	    (1&lt;&lt;16) /* BCS  wait for VECS (BVESYNC) */</u></td></tr>
<tr><th id="326">326</th><td><u>#define   <dfn class="macro" id="_M/MI_SEMAPHORE_SYNC_VB" data-ref="_M/MI_SEMAPHORE_SYNC_VB">MI_SEMAPHORE_SYNC_VB</dfn>	    (2&lt;&lt;16) /* BCS  wait for VCS  (BVSYNC) */</u></td></tr>
<tr><th id="327">327</th><td><u>#define   <dfn class="macro" id="_M/MI_SEMAPHORE_SYNC_BVE" data-ref="_M/MI_SEMAPHORE_SYNC_BVE">MI_SEMAPHORE_SYNC_BVE</dfn>	    (0&lt;&lt;16) /* VECS wait for BCS  (VEBSYNC) */</u></td></tr>
<tr><th id="328">328</th><td><u>#define   <dfn class="macro" id="_M/MI_SEMAPHORE_SYNC_VVE" data-ref="_M/MI_SEMAPHORE_SYNC_VVE">MI_SEMAPHORE_SYNC_VVE</dfn>	    (1&lt;&lt;16) /* VECS wait for VCS  (VEVSYNC) */</u></td></tr>
<tr><th id="329">329</th><td><u>#define   <dfn class="macro" id="_M/MI_SEMAPHORE_SYNC_RVE" data-ref="_M/MI_SEMAPHORE_SYNC_RVE">MI_SEMAPHORE_SYNC_RVE</dfn>	    (2&lt;&lt;16) /* VECS wait for RCS  (VERSYNC) */</u></td></tr>
<tr><th id="330">330</th><td><u>#define   <dfn class="macro" id="_M/MI_SEMAPHORE_SYNC_INVALID" data-ref="_M/MI_SEMAPHORE_SYNC_INVALID">MI_SEMAPHORE_SYNC_INVALID</dfn> (3&lt;&lt;16)</u></td></tr>
<tr><th id="331">331</th><td><u>#define   <dfn class="macro" id="_M/MI_SEMAPHORE_SYNC_MASK" data-ref="_M/MI_SEMAPHORE_SYNC_MASK">MI_SEMAPHORE_SYNC_MASK</dfn>    (3&lt;&lt;16)</u></td></tr>
<tr><th id="332">332</th><td><u>#define <dfn class="macro" id="_M/MI_SET_CONTEXT" data-ref="_M/MI_SET_CONTEXT">MI_SET_CONTEXT</dfn>		MI_INSTR(0x18, 0)</u></td></tr>
<tr><th id="333">333</th><td><u>#define   <dfn class="macro" id="_M/MI_MM_SPACE_GTT" data-ref="_M/MI_MM_SPACE_GTT">MI_MM_SPACE_GTT</dfn>		(1&lt;&lt;8)</u></td></tr>
<tr><th id="334">334</th><td><u>#define   <dfn class="macro" id="_M/MI_MM_SPACE_PHYSICAL" data-ref="_M/MI_MM_SPACE_PHYSICAL">MI_MM_SPACE_PHYSICAL</dfn>		(0&lt;&lt;8)</u></td></tr>
<tr><th id="335">335</th><td><u>#define   <dfn class="macro" id="_M/MI_SAVE_EXT_STATE_EN" data-ref="_M/MI_SAVE_EXT_STATE_EN">MI_SAVE_EXT_STATE_EN</dfn>		(1&lt;&lt;3)</u></td></tr>
<tr><th id="336">336</th><td><u>#define   <dfn class="macro" id="_M/MI_RESTORE_EXT_STATE_EN" data-ref="_M/MI_RESTORE_EXT_STATE_EN">MI_RESTORE_EXT_STATE_EN</dfn>	(1&lt;&lt;2)</u></td></tr>
<tr><th id="337">337</th><td><u>#define   <dfn class="macro" id="_M/MI_FORCE_RESTORE" data-ref="_M/MI_FORCE_RESTORE">MI_FORCE_RESTORE</dfn>		(1&lt;&lt;1)</u></td></tr>
<tr><th id="338">338</th><td><u>#define   <dfn class="macro" id="_M/MI_RESTORE_INHIBIT" data-ref="_M/MI_RESTORE_INHIBIT">MI_RESTORE_INHIBIT</dfn>		(1&lt;&lt;0)</u></td></tr>
<tr><th id="339">339</th><td><u>#define   <dfn class="macro" id="_M/HSW_MI_RS_SAVE_STATE_EN" data-ref="_M/HSW_MI_RS_SAVE_STATE_EN">HSW_MI_RS_SAVE_STATE_EN</dfn>       (1&lt;&lt;3)</u></td></tr>
<tr><th id="340">340</th><td><u>#define   <dfn class="macro" id="_M/HSW_MI_RS_RESTORE_STATE_EN" data-ref="_M/HSW_MI_RS_RESTORE_STATE_EN">HSW_MI_RS_RESTORE_STATE_EN</dfn>    (1&lt;&lt;2)</u></td></tr>
<tr><th id="341">341</th><td><u>#define <dfn class="macro" id="_M/MI_SEMAPHORE_SIGNAL" data-ref="_M/MI_SEMAPHORE_SIGNAL">MI_SEMAPHORE_SIGNAL</dfn>	MI_INSTR(0x1b, 0) /* GEN8+ */</u></td></tr>
<tr><th id="342">342</th><td><u>#define   <dfn class="macro" id="_M/MI_SEMAPHORE_TARGET" data-ref="_M/MI_SEMAPHORE_TARGET">MI_SEMAPHORE_TARGET</dfn>(engine)	((engine)&lt;&lt;15)</u></td></tr>
<tr><th id="343">343</th><td><u>#define <dfn class="macro" id="_M/MI_SEMAPHORE_WAIT" data-ref="_M/MI_SEMAPHORE_WAIT">MI_SEMAPHORE_WAIT</dfn>	MI_INSTR(0x1c, 2) /* GEN8+ */</u></td></tr>
<tr><th id="344">344</th><td><u>#define   <dfn class="macro" id="_M/MI_SEMAPHORE_POLL" data-ref="_M/MI_SEMAPHORE_POLL">MI_SEMAPHORE_POLL</dfn>		(1&lt;&lt;15)</u></td></tr>
<tr><th id="345">345</th><td><u>#define   <dfn class="macro" id="_M/MI_SEMAPHORE_SAD_GTE_SDD" data-ref="_M/MI_SEMAPHORE_SAD_GTE_SDD">MI_SEMAPHORE_SAD_GTE_SDD</dfn>	(1&lt;&lt;12)</u></td></tr>
<tr><th id="346">346</th><td><u>#define <dfn class="macro" id="_M/MI_STORE_DWORD_IMM" data-ref="_M/MI_STORE_DWORD_IMM">MI_STORE_DWORD_IMM</dfn>	MI_INSTR(0x20, 1)</u></td></tr>
<tr><th id="347">347</th><td><u>#define <dfn class="macro" id="_M/MI_STORE_DWORD_IMM_GEN4" data-ref="_M/MI_STORE_DWORD_IMM_GEN4">MI_STORE_DWORD_IMM_GEN4</dfn>	MI_INSTR(0x20, 2)</u></td></tr>
<tr><th id="348">348</th><td><u>#define   <dfn class="macro" id="_M/MI_MEM_VIRTUAL" data-ref="_M/MI_MEM_VIRTUAL">MI_MEM_VIRTUAL</dfn>	(1 &lt;&lt; 22) /* 945,g33,965 */</u></td></tr>
<tr><th id="349">349</th><td><u>#define   <dfn class="macro" id="_M/MI_USE_GGTT" data-ref="_M/MI_USE_GGTT">MI_USE_GGTT</dfn>		(1 &lt;&lt; 22) /* g4x+ */</u></td></tr>
<tr><th id="350">350</th><td><u>#define <dfn class="macro" id="_M/MI_STORE_DWORD_INDEX" data-ref="_M/MI_STORE_DWORD_INDEX">MI_STORE_DWORD_INDEX</dfn>	MI_INSTR(0x21, 1)</u></td></tr>
<tr><th id="351">351</th><td><u>#define   <dfn class="macro" id="_M/MI_STORE_DWORD_INDEX_SHIFT" data-ref="_M/MI_STORE_DWORD_INDEX_SHIFT">MI_STORE_DWORD_INDEX_SHIFT</dfn> 2</u></td></tr>
<tr><th id="352">352</th><td><i>/* Official intel docs are somewhat sloppy concerning MI_LOAD_REGISTER_IMM:</i></td></tr>
<tr><th id="353">353</th><td><i> * - Always issue a MI_NOOP _before_ the MI_LOAD_REGISTER_IMM - otherwise hw</i></td></tr>
<tr><th id="354">354</th><td><i> *   simply ignores the register load under certain conditions.</i></td></tr>
<tr><th id="355">355</th><td><i> * - One can actually load arbitrary many arbitrary registers: Simply issue x</i></td></tr>
<tr><th id="356">356</th><td><i> *   address/value pairs. Don't overdue it, though, x &lt;= 2^4 must hold!</i></td></tr>
<tr><th id="357">357</th><td><i> */</i></td></tr>
<tr><th id="358">358</th><td><u>#define <dfn class="macro" id="_M/MI_LOAD_REGISTER_IMM" data-ref="_M/MI_LOAD_REGISTER_IMM">MI_LOAD_REGISTER_IMM</dfn>(x)	MI_INSTR(0x22, 2*(x)-1)</u></td></tr>
<tr><th id="359">359</th><td><u>#define   <dfn class="macro" id="_M/MI_LRI_FORCE_POSTED" data-ref="_M/MI_LRI_FORCE_POSTED">MI_LRI_FORCE_POSTED</dfn>		(1&lt;&lt;12)</u></td></tr>
<tr><th id="360">360</th><td><u>#define <dfn class="macro" id="_M/MI_STORE_REGISTER_MEM" data-ref="_M/MI_STORE_REGISTER_MEM">MI_STORE_REGISTER_MEM</dfn>        MI_INSTR(0x24, 1)</u></td></tr>
<tr><th id="361">361</th><td><u>#define <dfn class="macro" id="_M/MI_STORE_REGISTER_MEM_GEN8" data-ref="_M/MI_STORE_REGISTER_MEM_GEN8">MI_STORE_REGISTER_MEM_GEN8</dfn>   MI_INSTR(0x24, 2)</u></td></tr>
<tr><th id="362">362</th><td><u>#define   <dfn class="macro" id="_M/MI_SRM_LRM_GLOBAL_GTT" data-ref="_M/MI_SRM_LRM_GLOBAL_GTT">MI_SRM_LRM_GLOBAL_GTT</dfn>		(1&lt;&lt;22)</u></td></tr>
<tr><th id="363">363</th><td><u>#define <dfn class="macro" id="_M/MI_FLUSH_DW" data-ref="_M/MI_FLUSH_DW">MI_FLUSH_DW</dfn>		MI_INSTR(0x26, 1) /* for GEN6 */</u></td></tr>
<tr><th id="364">364</th><td><u>#define   <dfn class="macro" id="_M/MI_FLUSH_DW_STORE_INDEX" data-ref="_M/MI_FLUSH_DW_STORE_INDEX">MI_FLUSH_DW_STORE_INDEX</dfn>	(1&lt;&lt;21)</u></td></tr>
<tr><th id="365">365</th><td><u>#define   <dfn class="macro" id="_M/MI_INVALIDATE_TLB" data-ref="_M/MI_INVALIDATE_TLB">MI_INVALIDATE_TLB</dfn>		(1&lt;&lt;18)</u></td></tr>
<tr><th id="366">366</th><td><u>#define   <dfn class="macro" id="_M/MI_FLUSH_DW_OP_STOREDW" data-ref="_M/MI_FLUSH_DW_OP_STOREDW">MI_FLUSH_DW_OP_STOREDW</dfn>	(1&lt;&lt;14)</u></td></tr>
<tr><th id="367">367</th><td><u>#define   <dfn class="macro" id="_M/MI_FLUSH_DW_OP_MASK" data-ref="_M/MI_FLUSH_DW_OP_MASK">MI_FLUSH_DW_OP_MASK</dfn>		(3&lt;&lt;14)</u></td></tr>
<tr><th id="368">368</th><td><u>#define   <dfn class="macro" id="_M/MI_FLUSH_DW_NOTIFY" data-ref="_M/MI_FLUSH_DW_NOTIFY">MI_FLUSH_DW_NOTIFY</dfn>		(1&lt;&lt;8)</u></td></tr>
<tr><th id="369">369</th><td><u>#define   <dfn class="macro" id="_M/MI_INVALIDATE_BSD" data-ref="_M/MI_INVALIDATE_BSD">MI_INVALIDATE_BSD</dfn>		(1&lt;&lt;7)</u></td></tr>
<tr><th id="370">370</th><td><u>#define   <dfn class="macro" id="_M/MI_FLUSH_DW_USE_GTT" data-ref="_M/MI_FLUSH_DW_USE_GTT">MI_FLUSH_DW_USE_GTT</dfn>		(1&lt;&lt;2)</u></td></tr>
<tr><th id="371">371</th><td><u>#define   <dfn class="macro" id="_M/MI_FLUSH_DW_USE_PPGTT" data-ref="_M/MI_FLUSH_DW_USE_PPGTT">MI_FLUSH_DW_USE_PPGTT</dfn>		(0&lt;&lt;2)</u></td></tr>
<tr><th id="372">372</th><td><u>#define <dfn class="macro" id="_M/MI_LOAD_REGISTER_MEM" data-ref="_M/MI_LOAD_REGISTER_MEM">MI_LOAD_REGISTER_MEM</dfn>	   MI_INSTR(0x29, 1)</u></td></tr>
<tr><th id="373">373</th><td><u>#define <dfn class="macro" id="_M/MI_LOAD_REGISTER_MEM_GEN8" data-ref="_M/MI_LOAD_REGISTER_MEM_GEN8">MI_LOAD_REGISTER_MEM_GEN8</dfn>  MI_INSTR(0x29, 2)</u></td></tr>
<tr><th id="374">374</th><td><u>#define <dfn class="macro" id="_M/MI_BATCH_BUFFER" data-ref="_M/MI_BATCH_BUFFER">MI_BATCH_BUFFER</dfn>		MI_INSTR(0x30, 1)</u></td></tr>
<tr><th id="375">375</th><td><u>#define   <dfn class="macro" id="_M/MI_BATCH_NON_SECURE" data-ref="_M/MI_BATCH_NON_SECURE">MI_BATCH_NON_SECURE</dfn>		(1)</u></td></tr>
<tr><th id="376">376</th><td><i>/* for snb/ivb/vlv this also means "batch in ppgtt" when ppgtt is enabled. */</i></td></tr>
<tr><th id="377">377</th><td><u>#define   <dfn class="macro" id="_M/MI_BATCH_NON_SECURE_I965" data-ref="_M/MI_BATCH_NON_SECURE_I965">MI_BATCH_NON_SECURE_I965</dfn>	(1&lt;&lt;8)</u></td></tr>
<tr><th id="378">378</th><td><u>#define   <dfn class="macro" id="_M/MI_BATCH_PPGTT_HSW" data-ref="_M/MI_BATCH_PPGTT_HSW">MI_BATCH_PPGTT_HSW</dfn>		(1&lt;&lt;8)</u></td></tr>
<tr><th id="379">379</th><td><u>#define   <dfn class="macro" id="_M/MI_BATCH_NON_SECURE_HSW" data-ref="_M/MI_BATCH_NON_SECURE_HSW">MI_BATCH_NON_SECURE_HSW</dfn>	(1&lt;&lt;13)</u></td></tr>
<tr><th id="380">380</th><td><u>#define <dfn class="macro" id="_M/MI_BATCH_BUFFER_START" data-ref="_M/MI_BATCH_BUFFER_START">MI_BATCH_BUFFER_START</dfn>	MI_INSTR(0x31, 0)</u></td></tr>
<tr><th id="381">381</th><td><u>#define   <dfn class="macro" id="_M/MI_BATCH_GTT" data-ref="_M/MI_BATCH_GTT">MI_BATCH_GTT</dfn>		    (2&lt;&lt;6) /* aliased with (1&lt;&lt;7) on gen4 */</u></td></tr>
<tr><th id="382">382</th><td><u>#define <dfn class="macro" id="_M/MI_BATCH_BUFFER_START_GEN8" data-ref="_M/MI_BATCH_BUFFER_START_GEN8">MI_BATCH_BUFFER_START_GEN8</dfn>	MI_INSTR(0x31, 1)</u></td></tr>
<tr><th id="383">383</th><td><u>#define   <dfn class="macro" id="_M/MI_BATCH_RESOURCE_STREAMER" data-ref="_M/MI_BATCH_RESOURCE_STREAMER">MI_BATCH_RESOURCE_STREAMER</dfn> (1&lt;&lt;10)</u></td></tr>
<tr><th id="384">384</th><td></td></tr>
<tr><th id="385">385</th><td><u>#define <dfn class="macro" id="_M/MI_PREDICATE_SRC0" data-ref="_M/MI_PREDICATE_SRC0">MI_PREDICATE_SRC0</dfn>	(0x2400)</u></td></tr>
<tr><th id="386">386</th><td><u>#define <dfn class="macro" id="_M/MI_PREDICATE_SRC1" data-ref="_M/MI_PREDICATE_SRC1">MI_PREDICATE_SRC1</dfn>	(0x2408)</u></td></tr>
<tr><th id="387">387</th><td></td></tr>
<tr><th id="388">388</th><td><u>#define <dfn class="macro" id="_M/MI_PREDICATE_RESULT_2" data-ref="_M/MI_PREDICATE_RESULT_2">MI_PREDICATE_RESULT_2</dfn>	(0x2214)</u></td></tr>
<tr><th id="389">389</th><td><u>#define  <dfn class="macro" id="_M/LOWER_SLICE_ENABLED" data-ref="_M/LOWER_SLICE_ENABLED">LOWER_SLICE_ENABLED</dfn>	(1&lt;&lt;0)</u></td></tr>
<tr><th id="390">390</th><td><u>#define  <dfn class="macro" id="_M/LOWER_SLICE_DISABLED" data-ref="_M/LOWER_SLICE_DISABLED">LOWER_SLICE_DISABLED</dfn>	(0&lt;&lt;0)</u></td></tr>
<tr><th id="391">391</th><td></td></tr>
<tr><th id="392">392</th><td><i>/*</i></td></tr>
<tr><th id="393">393</th><td><i> * 3D instructions used by the kernel</i></td></tr>
<tr><th id="394">394</th><td><i> */</i></td></tr>
<tr><th id="395">395</th><td><u>#define <dfn class="macro" id="_M/GFX_INSTR" data-ref="_M/GFX_INSTR">GFX_INSTR</dfn>(opcode, flags) ((0x3 &lt;&lt; 29) | ((opcode) &lt;&lt; 24) | (flags))</u></td></tr>
<tr><th id="396">396</th><td></td></tr>
<tr><th id="397">397</th><td><u>#define <dfn class="macro" id="_M/GFX_OP_RASTER_RULES" data-ref="_M/GFX_OP_RASTER_RULES">GFX_OP_RASTER_RULES</dfn>    ((0x3&lt;&lt;29)|(0x7&lt;&lt;24))</u></td></tr>
<tr><th id="398">398</th><td><u>#define <dfn class="macro" id="_M/GFX_OP_SCISSOR" data-ref="_M/GFX_OP_SCISSOR">GFX_OP_SCISSOR</dfn>         ((0x3&lt;&lt;29)|(0x1c&lt;&lt;24)|(0x10&lt;&lt;19))</u></td></tr>
<tr><th id="399">399</th><td><u>#define   <dfn class="macro" id="_M/SC_UPDATE_SCISSOR" data-ref="_M/SC_UPDATE_SCISSOR">SC_UPDATE_SCISSOR</dfn>       (0x1&lt;&lt;1)</u></td></tr>
<tr><th id="400">400</th><td><u>#define   <dfn class="macro" id="_M/SC_ENABLE_MASK" data-ref="_M/SC_ENABLE_MASK">SC_ENABLE_MASK</dfn>          (0x1&lt;&lt;0)</u></td></tr>
<tr><th id="401">401</th><td><u>#define   <dfn class="macro" id="_M/SC_ENABLE" data-ref="_M/SC_ENABLE">SC_ENABLE</dfn>               (0x1&lt;&lt;0)</u></td></tr>
<tr><th id="402">402</th><td><u>#define <dfn class="macro" id="_M/GFX_OP_LOAD_INDIRECT" data-ref="_M/GFX_OP_LOAD_INDIRECT">GFX_OP_LOAD_INDIRECT</dfn>   ((0x3&lt;&lt;29)|(0x1d&lt;&lt;24)|(0x7&lt;&lt;16))</u></td></tr>
<tr><th id="403">403</th><td><u>#define <dfn class="macro" id="_M/GFX_OP_SCISSOR_INFO" data-ref="_M/GFX_OP_SCISSOR_INFO">GFX_OP_SCISSOR_INFO</dfn>    ((0x3&lt;&lt;29)|(0x1d&lt;&lt;24)|(0x81&lt;&lt;16)|(0x1))</u></td></tr>
<tr><th id="404">404</th><td><u>#define   <dfn class="macro" id="_M/SCI_YMIN_MASK" data-ref="_M/SCI_YMIN_MASK">SCI_YMIN_MASK</dfn>      (0xffff&lt;&lt;16)</u></td></tr>
<tr><th id="405">405</th><td><u>#define   <dfn class="macro" id="_M/SCI_XMIN_MASK" data-ref="_M/SCI_XMIN_MASK">SCI_XMIN_MASK</dfn>      (0xffff&lt;&lt;0)</u></td></tr>
<tr><th id="406">406</th><td><u>#define   <dfn class="macro" id="_M/SCI_YMAX_MASK" data-ref="_M/SCI_YMAX_MASK">SCI_YMAX_MASK</dfn>      (0xffff&lt;&lt;16)</u></td></tr>
<tr><th id="407">407</th><td><u>#define   <dfn class="macro" id="_M/SCI_XMAX_MASK" data-ref="_M/SCI_XMAX_MASK">SCI_XMAX_MASK</dfn>      (0xffff&lt;&lt;0)</u></td></tr>
<tr><th id="408">408</th><td><u>#define <dfn class="macro" id="_M/GFX_OP_SCISSOR_ENABLE" data-ref="_M/GFX_OP_SCISSOR_ENABLE">GFX_OP_SCISSOR_ENABLE</dfn>	 ((0x3&lt;&lt;29)|(0x1c&lt;&lt;24)|(0x10&lt;&lt;19))</u></td></tr>
<tr><th id="409">409</th><td><u>#define <dfn class="macro" id="_M/GFX_OP_SCISSOR_RECT" data-ref="_M/GFX_OP_SCISSOR_RECT">GFX_OP_SCISSOR_RECT</dfn>	 ((0x3&lt;&lt;29)|(0x1d&lt;&lt;24)|(0x81&lt;&lt;16)|1)</u></td></tr>
<tr><th id="410">410</th><td><u>#define <dfn class="macro" id="_M/GFX_OP_COLOR_FACTOR" data-ref="_M/GFX_OP_COLOR_FACTOR">GFX_OP_COLOR_FACTOR</dfn>      ((0x3&lt;&lt;29)|(0x1d&lt;&lt;24)|(0x1&lt;&lt;16)|0x0)</u></td></tr>
<tr><th id="411">411</th><td><u>#define <dfn class="macro" id="_M/GFX_OP_STIPPLE" data-ref="_M/GFX_OP_STIPPLE">GFX_OP_STIPPLE</dfn>           ((0x3&lt;&lt;29)|(0x1d&lt;&lt;24)|(0x83&lt;&lt;16))</u></td></tr>
<tr><th id="412">412</th><td><u>#define <dfn class="macro" id="_M/GFX_OP_MAP_INFO" data-ref="_M/GFX_OP_MAP_INFO">GFX_OP_MAP_INFO</dfn>          ((0x3&lt;&lt;29)|(0x1d&lt;&lt;24)|0x4)</u></td></tr>
<tr><th id="413">413</th><td><u>#define <dfn class="macro" id="_M/GFX_OP_DESTBUFFER_VARS" data-ref="_M/GFX_OP_DESTBUFFER_VARS">GFX_OP_DESTBUFFER_VARS</dfn>   ((0x3&lt;&lt;29)|(0x1d&lt;&lt;24)|(0x85&lt;&lt;16)|0x0)</u></td></tr>
<tr><th id="414">414</th><td><u>#define <dfn class="macro" id="_M/GFX_OP_DESTBUFFER_INFO" data-ref="_M/GFX_OP_DESTBUFFER_INFO">GFX_OP_DESTBUFFER_INFO</dfn>	 ((0x3&lt;&lt;29)|(0x1d&lt;&lt;24)|(0x8e&lt;&lt;16)|1)</u></td></tr>
<tr><th id="415">415</th><td><u>#define <dfn class="macro" id="_M/GFX_OP_DRAWRECT_INFO" data-ref="_M/GFX_OP_DRAWRECT_INFO">GFX_OP_DRAWRECT_INFO</dfn>     ((0x3&lt;&lt;29)|(0x1d&lt;&lt;24)|(0x80&lt;&lt;16)|(0x3))</u></td></tr>
<tr><th id="416">416</th><td><u>#define <dfn class="macro" id="_M/GFX_OP_DRAWRECT_INFO_I965" data-ref="_M/GFX_OP_DRAWRECT_INFO_I965">GFX_OP_DRAWRECT_INFO_I965</dfn>  ((0x7900&lt;&lt;16)|0x2)</u></td></tr>
<tr><th id="417">417</th><td></td></tr>
<tr><th id="418">418</th><td><u>#define <dfn class="macro" id="_M/COLOR_BLT_CMD" data-ref="_M/COLOR_BLT_CMD">COLOR_BLT_CMD</dfn>			(2&lt;&lt;29 | 0x40&lt;&lt;22 | (5-2))</u></td></tr>
<tr><th id="419">419</th><td><u>#define <dfn class="macro" id="_M/SRC_COPY_BLT_CMD" data-ref="_M/SRC_COPY_BLT_CMD">SRC_COPY_BLT_CMD</dfn>		((2&lt;&lt;29)|(0x43&lt;&lt;22)|4)</u></td></tr>
<tr><th id="420">420</th><td><u>#define <dfn class="macro" id="_M/XY_SRC_COPY_BLT_CMD" data-ref="_M/XY_SRC_COPY_BLT_CMD">XY_SRC_COPY_BLT_CMD</dfn>		((2&lt;&lt;29)|(0x53&lt;&lt;22)|6)</u></td></tr>
<tr><th id="421">421</th><td><u>#define <dfn class="macro" id="_M/XY_MONO_SRC_COPY_IMM_BLT" data-ref="_M/XY_MONO_SRC_COPY_IMM_BLT">XY_MONO_SRC_COPY_IMM_BLT</dfn>	((2&lt;&lt;29)|(0x71&lt;&lt;22)|5)</u></td></tr>
<tr><th id="422">422</th><td><u>#define   <dfn class="macro" id="_M/BLT_WRITE_A" data-ref="_M/BLT_WRITE_A">BLT_WRITE_A</dfn>			(2&lt;&lt;20)</u></td></tr>
<tr><th id="423">423</th><td><u>#define   <dfn class="macro" id="_M/BLT_WRITE_RGB" data-ref="_M/BLT_WRITE_RGB">BLT_WRITE_RGB</dfn>			(1&lt;&lt;20)</u></td></tr>
<tr><th id="424">424</th><td><u>#define   <dfn class="macro" id="_M/BLT_WRITE_RGBA" data-ref="_M/BLT_WRITE_RGBA">BLT_WRITE_RGBA</dfn>		(BLT_WRITE_RGB | BLT_WRITE_A)</u></td></tr>
<tr><th id="425">425</th><td><u>#define   <dfn class="macro" id="_M/BLT_DEPTH_8" data-ref="_M/BLT_DEPTH_8">BLT_DEPTH_8</dfn>			(0&lt;&lt;24)</u></td></tr>
<tr><th id="426">426</th><td><u>#define   <dfn class="macro" id="_M/BLT_DEPTH_16_565" data-ref="_M/BLT_DEPTH_16_565">BLT_DEPTH_16_565</dfn>		(1&lt;&lt;24)</u></td></tr>
<tr><th id="427">427</th><td><u>#define   <dfn class="macro" id="_M/BLT_DEPTH_16_1555" data-ref="_M/BLT_DEPTH_16_1555">BLT_DEPTH_16_1555</dfn>		(2&lt;&lt;24)</u></td></tr>
<tr><th id="428">428</th><td><u>#define   <dfn class="macro" id="_M/BLT_DEPTH_32" data-ref="_M/BLT_DEPTH_32">BLT_DEPTH_32</dfn>			(3&lt;&lt;24)</u></td></tr>
<tr><th id="429">429</th><td><u>#define   <dfn class="macro" id="_M/BLT_ROP_SRC_COPY" data-ref="_M/BLT_ROP_SRC_COPY">BLT_ROP_SRC_COPY</dfn>		(0xcc&lt;&lt;16)</u></td></tr>
<tr><th id="430">430</th><td><u>#define   <dfn class="macro" id="_M/BLT_ROP_COLOR_COPY" data-ref="_M/BLT_ROP_COLOR_COPY">BLT_ROP_COLOR_COPY</dfn>		(0xf0&lt;&lt;16)</u></td></tr>
<tr><th id="431">431</th><td><u>#define <dfn class="macro" id="_M/XY_SRC_COPY_BLT_SRC_TILED" data-ref="_M/XY_SRC_COPY_BLT_SRC_TILED">XY_SRC_COPY_BLT_SRC_TILED</dfn>	(1&lt;&lt;15) /* 965+ only */</u></td></tr>
<tr><th id="432">432</th><td><u>#define <dfn class="macro" id="_M/XY_SRC_COPY_BLT_DST_TILED" data-ref="_M/XY_SRC_COPY_BLT_DST_TILED">XY_SRC_COPY_BLT_DST_TILED</dfn>	(1&lt;&lt;11) /* 965+ only */</u></td></tr>
<tr><th id="433">433</th><td><u>#define <dfn class="macro" id="_M/CMD_OP_DISPLAYBUFFER_INFO" data-ref="_M/CMD_OP_DISPLAYBUFFER_INFO">CMD_OP_DISPLAYBUFFER_INFO</dfn> ((0x0&lt;&lt;29)|(0x14&lt;&lt;23)|2)</u></td></tr>
<tr><th id="434">434</th><td><u>#define   <dfn class="macro" id="_M/ASYNC_FLIP" data-ref="_M/ASYNC_FLIP">ASYNC_FLIP</dfn>                (1&lt;&lt;22)</u></td></tr>
<tr><th id="435">435</th><td><u>#define   <dfn class="macro" id="_M/DISPLAY_PLANE_A" data-ref="_M/DISPLAY_PLANE_A">DISPLAY_PLANE_A</dfn>           (0&lt;&lt;20)</u></td></tr>
<tr><th id="436">436</th><td><u>#define   <dfn class="macro" id="_M/DISPLAY_PLANE_B" data-ref="_M/DISPLAY_PLANE_B">DISPLAY_PLANE_B</dfn>           (1&lt;&lt;20)</u></td></tr>
<tr><th id="437">437</th><td><u>#define <dfn class="macro" id="_M/GFX_OP_PIPE_CONTROL" data-ref="_M/GFX_OP_PIPE_CONTROL">GFX_OP_PIPE_CONTROL</dfn>(len)	((0x3&lt;&lt;29)|(0x3&lt;&lt;27)|(0x2&lt;&lt;24)|((len)-2))</u></td></tr>
<tr><th id="438">438</th><td><u>#define   <dfn class="macro" id="_M/PIPE_CONTROL_FLUSH_L3" data-ref="_M/PIPE_CONTROL_FLUSH_L3">PIPE_CONTROL_FLUSH_L3</dfn>				(1&lt;&lt;27)</u></td></tr>
<tr><th id="439">439</th><td><u>#define   <dfn class="macro" id="_M/PIPE_CONTROL_GLOBAL_GTT_IVB" data-ref="_M/PIPE_CONTROL_GLOBAL_GTT_IVB">PIPE_CONTROL_GLOBAL_GTT_IVB</dfn>			(1&lt;&lt;24) /* gen7+ */</u></td></tr>
<tr><th id="440">440</th><td><u>#define   <dfn class="macro" id="_M/PIPE_CONTROL_MMIO_WRITE" data-ref="_M/PIPE_CONTROL_MMIO_WRITE">PIPE_CONTROL_MMIO_WRITE</dfn>			(1&lt;&lt;23)</u></td></tr>
<tr><th id="441">441</th><td><u>#define   <dfn class="macro" id="_M/PIPE_CONTROL_STORE_DATA_INDEX" data-ref="_M/PIPE_CONTROL_STORE_DATA_INDEX">PIPE_CONTROL_STORE_DATA_INDEX</dfn>			(1&lt;&lt;21)</u></td></tr>
<tr><th id="442">442</th><td><u>#define   <dfn class="macro" id="_M/PIPE_CONTROL_CS_STALL" data-ref="_M/PIPE_CONTROL_CS_STALL">PIPE_CONTROL_CS_STALL</dfn>				(1&lt;&lt;20)</u></td></tr>
<tr><th id="443">443</th><td><u>#define   <dfn class="macro" id="_M/PIPE_CONTROL_TLB_INVALIDATE" data-ref="_M/PIPE_CONTROL_TLB_INVALIDATE">PIPE_CONTROL_TLB_INVALIDATE</dfn>			(1&lt;&lt;18)</u></td></tr>
<tr><th id="444">444</th><td><u>#define   <dfn class="macro" id="_M/PIPE_CONTROL_MEDIA_STATE_CLEAR" data-ref="_M/PIPE_CONTROL_MEDIA_STATE_CLEAR">PIPE_CONTROL_MEDIA_STATE_CLEAR</dfn>		(1&lt;&lt;16)</u></td></tr>
<tr><th id="445">445</th><td><u>#define   <dfn class="macro" id="_M/PIPE_CONTROL_QW_WRITE" data-ref="_M/PIPE_CONTROL_QW_WRITE">PIPE_CONTROL_QW_WRITE</dfn>				(1&lt;&lt;14)</u></td></tr>
<tr><th id="446">446</th><td><u>#define   <dfn class="macro" id="_M/PIPE_CONTROL_POST_SYNC_OP_MASK" data-ref="_M/PIPE_CONTROL_POST_SYNC_OP_MASK">PIPE_CONTROL_POST_SYNC_OP_MASK</dfn>                (3&lt;&lt;14)</u></td></tr>
<tr><th id="447">447</th><td><u>#define   <dfn class="macro" id="_M/PIPE_CONTROL_DEPTH_STALL" data-ref="_M/PIPE_CONTROL_DEPTH_STALL">PIPE_CONTROL_DEPTH_STALL</dfn>			(1&lt;&lt;13)</u></td></tr>
<tr><th id="448">448</th><td><u>#define   <dfn class="macro" id="_M/PIPE_CONTROL_WRITE_FLUSH" data-ref="_M/PIPE_CONTROL_WRITE_FLUSH">PIPE_CONTROL_WRITE_FLUSH</dfn>			(1&lt;&lt;12)</u></td></tr>
<tr><th id="449">449</th><td><u>#define   <dfn class="macro" id="_M/PIPE_CONTROL_RENDER_TARGET_CACHE_FLUSH" data-ref="_M/PIPE_CONTROL_RENDER_TARGET_CACHE_FLUSH">PIPE_CONTROL_RENDER_TARGET_CACHE_FLUSH</dfn>	(1&lt;&lt;12) /* gen6+ */</u></td></tr>
<tr><th id="450">450</th><td><u>#define   <dfn class="macro" id="_M/PIPE_CONTROL_INSTRUCTION_CACHE_INVALIDATE" data-ref="_M/PIPE_CONTROL_INSTRUCTION_CACHE_INVALIDATE">PIPE_CONTROL_INSTRUCTION_CACHE_INVALIDATE</dfn>	(1&lt;&lt;11) /* MBZ on Ironlake */</u></td></tr>
<tr><th id="451">451</th><td><u>#define   <dfn class="macro" id="_M/PIPE_CONTROL_TEXTURE_CACHE_INVALIDATE" data-ref="_M/PIPE_CONTROL_TEXTURE_CACHE_INVALIDATE">PIPE_CONTROL_TEXTURE_CACHE_INVALIDATE</dfn>		(1&lt;&lt;10) /* GM45+ only */</u></td></tr>
<tr><th id="452">452</th><td><u>#define   <dfn class="macro" id="_M/PIPE_CONTROL_INDIRECT_STATE_DISABLE" data-ref="_M/PIPE_CONTROL_INDIRECT_STATE_DISABLE">PIPE_CONTROL_INDIRECT_STATE_DISABLE</dfn>		(1&lt;&lt;9)</u></td></tr>
<tr><th id="453">453</th><td><u>#define   <dfn class="macro" id="_M/PIPE_CONTROL_NOTIFY" data-ref="_M/PIPE_CONTROL_NOTIFY">PIPE_CONTROL_NOTIFY</dfn>				(1&lt;&lt;8)</u></td></tr>
<tr><th id="454">454</th><td><u>#define   <dfn class="macro" id="_M/PIPE_CONTROL_FLUSH_ENABLE" data-ref="_M/PIPE_CONTROL_FLUSH_ENABLE">PIPE_CONTROL_FLUSH_ENABLE</dfn>			(1&lt;&lt;7) /* gen7+ */</u></td></tr>
<tr><th id="455">455</th><td><u>#define   <dfn class="macro" id="_M/PIPE_CONTROL_DC_FLUSH_ENABLE" data-ref="_M/PIPE_CONTROL_DC_FLUSH_ENABLE">PIPE_CONTROL_DC_FLUSH_ENABLE</dfn>			(1&lt;&lt;5)</u></td></tr>
<tr><th id="456">456</th><td><u>#define   <dfn class="macro" id="_M/PIPE_CONTROL_VF_CACHE_INVALIDATE" data-ref="_M/PIPE_CONTROL_VF_CACHE_INVALIDATE">PIPE_CONTROL_VF_CACHE_INVALIDATE</dfn>		(1&lt;&lt;4)</u></td></tr>
<tr><th id="457">457</th><td><u>#define   <dfn class="macro" id="_M/PIPE_CONTROL_CONST_CACHE_INVALIDATE" data-ref="_M/PIPE_CONTROL_CONST_CACHE_INVALIDATE">PIPE_CONTROL_CONST_CACHE_INVALIDATE</dfn>		(1&lt;&lt;3)</u></td></tr>
<tr><th id="458">458</th><td><u>#define   <dfn class="macro" id="_M/PIPE_CONTROL_STATE_CACHE_INVALIDATE" data-ref="_M/PIPE_CONTROL_STATE_CACHE_INVALIDATE">PIPE_CONTROL_STATE_CACHE_INVALIDATE</dfn>		(1&lt;&lt;2)</u></td></tr>
<tr><th id="459">459</th><td><u>#define   <dfn class="macro" id="_M/PIPE_CONTROL_STALL_AT_SCOREBOARD" data-ref="_M/PIPE_CONTROL_STALL_AT_SCOREBOARD">PIPE_CONTROL_STALL_AT_SCOREBOARD</dfn>		(1&lt;&lt;1)</u></td></tr>
<tr><th id="460">460</th><td><u>#define   <dfn class="macro" id="_M/PIPE_CONTROL_DEPTH_CACHE_FLUSH" data-ref="_M/PIPE_CONTROL_DEPTH_CACHE_FLUSH">PIPE_CONTROL_DEPTH_CACHE_FLUSH</dfn>		(1&lt;&lt;0)</u></td></tr>
<tr><th id="461">461</th><td><u>#define   <dfn class="macro" id="_M/PIPE_CONTROL_GLOBAL_GTT" data-ref="_M/PIPE_CONTROL_GLOBAL_GTT">PIPE_CONTROL_GLOBAL_GTT</dfn> (1&lt;&lt;2) /* in addr dword */</u></td></tr>
<tr><th id="462">462</th><td></td></tr>
<tr><th id="463">463</th><td><i>/*</i></td></tr>
<tr><th id="464">464</th><td><i> * Commands used only by the command parser</i></td></tr>
<tr><th id="465">465</th><td><i> */</i></td></tr>
<tr><th id="466">466</th><td><u>#define <dfn class="macro" id="_M/MI_SET_PREDICATE" data-ref="_M/MI_SET_PREDICATE">MI_SET_PREDICATE</dfn>        MI_INSTR(0x01, 0)</u></td></tr>
<tr><th id="467">467</th><td><u>#define <dfn class="macro" id="_M/MI_ARB_CHECK" data-ref="_M/MI_ARB_CHECK">MI_ARB_CHECK</dfn>            MI_INSTR(0x05, 0)</u></td></tr>
<tr><th id="468">468</th><td><u>#define <dfn class="macro" id="_M/MI_RS_CONTROL" data-ref="_M/MI_RS_CONTROL">MI_RS_CONTROL</dfn>           MI_INSTR(0x06, 0)</u></td></tr>
<tr><th id="469">469</th><td><u>#define <dfn class="macro" id="_M/MI_URB_ATOMIC_ALLOC" data-ref="_M/MI_URB_ATOMIC_ALLOC">MI_URB_ATOMIC_ALLOC</dfn>     MI_INSTR(0x09, 0)</u></td></tr>
<tr><th id="470">470</th><td><u>#define <dfn class="macro" id="_M/MI_PREDICATE" data-ref="_M/MI_PREDICATE">MI_PREDICATE</dfn>            MI_INSTR(0x0C, 0)</u></td></tr>
<tr><th id="471">471</th><td><u>#define <dfn class="macro" id="_M/MI_RS_CONTEXT" data-ref="_M/MI_RS_CONTEXT">MI_RS_CONTEXT</dfn>           MI_INSTR(0x0F, 0)</u></td></tr>
<tr><th id="472">472</th><td><u>#define <dfn class="macro" id="_M/MI_TOPOLOGY_FILTER" data-ref="_M/MI_TOPOLOGY_FILTER">MI_TOPOLOGY_FILTER</dfn>      MI_INSTR(0x0D, 0)</u></td></tr>
<tr><th id="473">473</th><td><u>#define <dfn class="macro" id="_M/MI_LOAD_SCAN_LINES_EXCL" data-ref="_M/MI_LOAD_SCAN_LINES_EXCL">MI_LOAD_SCAN_LINES_EXCL</dfn> MI_INSTR(0x13, 0)</u></td></tr>
<tr><th id="474">474</th><td><u>#define <dfn class="macro" id="_M/MI_URB_CLEAR" data-ref="_M/MI_URB_CLEAR">MI_URB_CLEAR</dfn>            MI_INSTR(0x19, 0)</u></td></tr>
<tr><th id="475">475</th><td><u>#define <dfn class="macro" id="_M/MI_UPDATE_GTT" data-ref="_M/MI_UPDATE_GTT">MI_UPDATE_GTT</dfn>           MI_INSTR(0x23, 0)</u></td></tr>
<tr><th id="476">476</th><td><u>#define <dfn class="macro" id="_M/MI_CLFLUSH" data-ref="_M/MI_CLFLUSH">MI_CLFLUSH</dfn>              MI_INSTR(0x27, 0)</u></td></tr>
<tr><th id="477">477</th><td><u>#define <dfn class="macro" id="_M/MI_REPORT_PERF_COUNT" data-ref="_M/MI_REPORT_PERF_COUNT">MI_REPORT_PERF_COUNT</dfn>    MI_INSTR(0x28, 0)</u></td></tr>
<tr><th id="478">478</th><td><u>#define   <dfn class="macro" id="_M/MI_REPORT_PERF_COUNT_GGTT" data-ref="_M/MI_REPORT_PERF_COUNT_GGTT">MI_REPORT_PERF_COUNT_GGTT</dfn> (1&lt;&lt;0)</u></td></tr>
<tr><th id="479">479</th><td><u>#define <dfn class="macro" id="_M/MI_LOAD_REGISTER_REG" data-ref="_M/MI_LOAD_REGISTER_REG">MI_LOAD_REGISTER_REG</dfn>    MI_INSTR(0x2A, 0)</u></td></tr>
<tr><th id="480">480</th><td><u>#define <dfn class="macro" id="_M/MI_RS_STORE_DATA_IMM" data-ref="_M/MI_RS_STORE_DATA_IMM">MI_RS_STORE_DATA_IMM</dfn>    MI_INSTR(0x2B, 0)</u></td></tr>
<tr><th id="481">481</th><td><u>#define <dfn class="macro" id="_M/MI_LOAD_URB_MEM" data-ref="_M/MI_LOAD_URB_MEM">MI_LOAD_URB_MEM</dfn>         MI_INSTR(0x2C, 0)</u></td></tr>
<tr><th id="482">482</th><td><u>#define <dfn class="macro" id="_M/MI_STORE_URB_MEM" data-ref="_M/MI_STORE_URB_MEM">MI_STORE_URB_MEM</dfn>        MI_INSTR(0x2D, 0)</u></td></tr>
<tr><th id="483">483</th><td><u>#define <dfn class="macro" id="_M/MI_CONDITIONAL_BATCH_BUFFER_END" data-ref="_M/MI_CONDITIONAL_BATCH_BUFFER_END">MI_CONDITIONAL_BATCH_BUFFER_END</dfn> MI_INSTR(0x36, 0)</u></td></tr>
<tr><th id="484">484</th><td></td></tr>
<tr><th id="485">485</th><td><u>#define <dfn class="macro" id="_M/PIPELINE_SELECT" data-ref="_M/PIPELINE_SELECT">PIPELINE_SELECT</dfn>                ((0x3&lt;&lt;29)|(0x1&lt;&lt;27)|(0x1&lt;&lt;24)|(0x4&lt;&lt;16))</u></td></tr>
<tr><th id="486">486</th><td><u>#define <dfn class="macro" id="_M/GFX_OP_3DSTATE_VF_STATISTICS" data-ref="_M/GFX_OP_3DSTATE_VF_STATISTICS">GFX_OP_3DSTATE_VF_STATISTICS</dfn>   ((0x3&lt;&lt;29)|(0x1&lt;&lt;27)|(0x0&lt;&lt;24)|(0xB&lt;&lt;16))</u></td></tr>
<tr><th id="487">487</th><td><u>#define <dfn class="macro" id="_M/MEDIA_VFE_STATE" data-ref="_M/MEDIA_VFE_STATE">MEDIA_VFE_STATE</dfn>                ((0x3&lt;&lt;29)|(0x2&lt;&lt;27)|(0x0&lt;&lt;24)|(0x0&lt;&lt;16))</u></td></tr>
<tr><th id="488">488</th><td><u>#define  <dfn class="macro" id="_M/MEDIA_VFE_STATE_MMIO_ACCESS_MASK" data-ref="_M/MEDIA_VFE_STATE_MMIO_ACCESS_MASK">MEDIA_VFE_STATE_MMIO_ACCESS_MASK</dfn> (0x18)</u></td></tr>
<tr><th id="489">489</th><td><u>#define <dfn class="macro" id="_M/GPGPU_OBJECT" data-ref="_M/GPGPU_OBJECT">GPGPU_OBJECT</dfn>                   ((0x3&lt;&lt;29)|(0x2&lt;&lt;27)|(0x1&lt;&lt;24)|(0x4&lt;&lt;16))</u></td></tr>
<tr><th id="490">490</th><td><u>#define <dfn class="macro" id="_M/GPGPU_WALKER" data-ref="_M/GPGPU_WALKER">GPGPU_WALKER</dfn>                   ((0x3&lt;&lt;29)|(0x2&lt;&lt;27)|(0x1&lt;&lt;24)|(0x5&lt;&lt;16))</u></td></tr>
<tr><th id="491">491</th><td><u>#define <dfn class="macro" id="_M/GFX_OP_3DSTATE_DX9_CONSTANTF_VS" data-ref="_M/GFX_OP_3DSTATE_DX9_CONSTANTF_VS">GFX_OP_3DSTATE_DX9_CONSTANTF_VS</dfn> \</u></td></tr>
<tr><th id="492">492</th><td><u>	((0x3&lt;&lt;29)|(0x3&lt;&lt;27)|(0x0&lt;&lt;24)|(0x39&lt;&lt;16))</u></td></tr>
<tr><th id="493">493</th><td><u>#define <dfn class="macro" id="_M/GFX_OP_3DSTATE_DX9_CONSTANTF_PS" data-ref="_M/GFX_OP_3DSTATE_DX9_CONSTANTF_PS">GFX_OP_3DSTATE_DX9_CONSTANTF_PS</dfn> \</u></td></tr>
<tr><th id="494">494</th><td><u>	((0x3&lt;&lt;29)|(0x3&lt;&lt;27)|(0x0&lt;&lt;24)|(0x3A&lt;&lt;16))</u></td></tr>
<tr><th id="495">495</th><td><u>#define <dfn class="macro" id="_M/GFX_OP_3DSTATE_SO_DECL_LIST" data-ref="_M/GFX_OP_3DSTATE_SO_DECL_LIST">GFX_OP_3DSTATE_SO_DECL_LIST</dfn> \</u></td></tr>
<tr><th id="496">496</th><td><u>	((0x3&lt;&lt;29)|(0x3&lt;&lt;27)|(0x1&lt;&lt;24)|(0x17&lt;&lt;16))</u></td></tr>
<tr><th id="497">497</th><td></td></tr>
<tr><th id="498">498</th><td><u>#define <dfn class="macro" id="_M/GFX_OP_3DSTATE_BINDING_TABLE_EDIT_VS" data-ref="_M/GFX_OP_3DSTATE_BINDING_TABLE_EDIT_VS">GFX_OP_3DSTATE_BINDING_TABLE_EDIT_VS</dfn> \</u></td></tr>
<tr><th id="499">499</th><td><u>	((0x3&lt;&lt;29)|(0x3&lt;&lt;27)|(0x0&lt;&lt;24)|(0x43&lt;&lt;16))</u></td></tr>
<tr><th id="500">500</th><td><u>#define <dfn class="macro" id="_M/GFX_OP_3DSTATE_BINDING_TABLE_EDIT_GS" data-ref="_M/GFX_OP_3DSTATE_BINDING_TABLE_EDIT_GS">GFX_OP_3DSTATE_BINDING_TABLE_EDIT_GS</dfn> \</u></td></tr>
<tr><th id="501">501</th><td><u>	((0x3&lt;&lt;29)|(0x3&lt;&lt;27)|(0x0&lt;&lt;24)|(0x44&lt;&lt;16))</u></td></tr>
<tr><th id="502">502</th><td><u>#define <dfn class="macro" id="_M/GFX_OP_3DSTATE_BINDING_TABLE_EDIT_HS" data-ref="_M/GFX_OP_3DSTATE_BINDING_TABLE_EDIT_HS">GFX_OP_3DSTATE_BINDING_TABLE_EDIT_HS</dfn> \</u></td></tr>
<tr><th id="503">503</th><td><u>	((0x3&lt;&lt;29)|(0x3&lt;&lt;27)|(0x0&lt;&lt;24)|(0x45&lt;&lt;16))</u></td></tr>
<tr><th id="504">504</th><td><u>#define <dfn class="macro" id="_M/GFX_OP_3DSTATE_BINDING_TABLE_EDIT_DS" data-ref="_M/GFX_OP_3DSTATE_BINDING_TABLE_EDIT_DS">GFX_OP_3DSTATE_BINDING_TABLE_EDIT_DS</dfn> \</u></td></tr>
<tr><th id="505">505</th><td><u>	((0x3&lt;&lt;29)|(0x3&lt;&lt;27)|(0x0&lt;&lt;24)|(0x46&lt;&lt;16))</u></td></tr>
<tr><th id="506">506</th><td><u>#define <dfn class="macro" id="_M/GFX_OP_3DSTATE_BINDING_TABLE_EDIT_PS" data-ref="_M/GFX_OP_3DSTATE_BINDING_TABLE_EDIT_PS">GFX_OP_3DSTATE_BINDING_TABLE_EDIT_PS</dfn> \</u></td></tr>
<tr><th id="507">507</th><td><u>	((0x3&lt;&lt;29)|(0x3&lt;&lt;27)|(0x0&lt;&lt;24)|(0x47&lt;&lt;16))</u></td></tr>
<tr><th id="508">508</th><td></td></tr>
<tr><th id="509">509</th><td><u>#define <dfn class="macro" id="_M/MFX_WAIT" data-ref="_M/MFX_WAIT">MFX_WAIT</dfn>  ((0x3&lt;&lt;29)|(0x1&lt;&lt;27)|(0x0&lt;&lt;16))</u></td></tr>
<tr><th id="510">510</th><td></td></tr>
<tr><th id="511">511</th><td><u>#define <dfn class="macro" id="_M/COLOR_BLT" data-ref="_M/COLOR_BLT">COLOR_BLT</dfn>     ((0x2&lt;&lt;29)|(0x40&lt;&lt;22))</u></td></tr>
<tr><th id="512">512</th><td><u>#define <dfn class="macro" id="_M/SRC_COPY_BLT" data-ref="_M/SRC_COPY_BLT">SRC_COPY_BLT</dfn>  ((0x2&lt;&lt;29)|(0x43&lt;&lt;22))</u></td></tr>
<tr><th id="513">513</th><td></td></tr>
<tr><th id="514">514</th><td><i>/*</i></td></tr>
<tr><th id="515">515</th><td><i> * Registers used only by the command parser</i></td></tr>
<tr><th id="516">516</th><td><i> */</i></td></tr>
<tr><th id="517">517</th><td><u>#define <dfn class="macro" id="_M/BCS_SWCTRL" data-ref="_M/BCS_SWCTRL">BCS_SWCTRL</dfn> 0x22200</u></td></tr>
<tr><th id="518">518</th><td></td></tr>
<tr><th id="519">519</th><td><u>#define <dfn class="macro" id="_M/GPGPU_THREADS_DISPATCHED" data-ref="_M/GPGPU_THREADS_DISPATCHED">GPGPU_THREADS_DISPATCHED</dfn>        0x2290</u></td></tr>
<tr><th id="520">520</th><td><u>#define <dfn class="macro" id="_M/HS_INVOCATION_COUNT" data-ref="_M/HS_INVOCATION_COUNT">HS_INVOCATION_COUNT</dfn>             0x2300</u></td></tr>
<tr><th id="521">521</th><td><u>#define <dfn class="macro" id="_M/DS_INVOCATION_COUNT" data-ref="_M/DS_INVOCATION_COUNT">DS_INVOCATION_COUNT</dfn>             0x2308</u></td></tr>
<tr><th id="522">522</th><td><u>#define <dfn class="macro" id="_M/IA_VERTICES_COUNT" data-ref="_M/IA_VERTICES_COUNT">IA_VERTICES_COUNT</dfn>               0x2310</u></td></tr>
<tr><th id="523">523</th><td><u>#define <dfn class="macro" id="_M/IA_PRIMITIVES_COUNT" data-ref="_M/IA_PRIMITIVES_COUNT">IA_PRIMITIVES_COUNT</dfn>             0x2318</u></td></tr>
<tr><th id="524">524</th><td><u>#define <dfn class="macro" id="_M/VS_INVOCATION_COUNT" data-ref="_M/VS_INVOCATION_COUNT">VS_INVOCATION_COUNT</dfn>             0x2320</u></td></tr>
<tr><th id="525">525</th><td><u>#define <dfn class="macro" id="_M/GS_INVOCATION_COUNT" data-ref="_M/GS_INVOCATION_COUNT">GS_INVOCATION_COUNT</dfn>             0x2328</u></td></tr>
<tr><th id="526">526</th><td><u>#define <dfn class="macro" id="_M/GS_PRIMITIVES_COUNT" data-ref="_M/GS_PRIMITIVES_COUNT">GS_PRIMITIVES_COUNT</dfn>             0x2330</u></td></tr>
<tr><th id="527">527</th><td><u>#define <dfn class="macro" id="_M/CL_INVOCATION_COUNT" data-ref="_M/CL_INVOCATION_COUNT">CL_INVOCATION_COUNT</dfn>             0x2338</u></td></tr>
<tr><th id="528">528</th><td><u>#define <dfn class="macro" id="_M/CL_PRIMITIVES_COUNT" data-ref="_M/CL_PRIMITIVES_COUNT">CL_PRIMITIVES_COUNT</dfn>             0x2340</u></td></tr>
<tr><th id="529">529</th><td><u>#define <dfn class="macro" id="_M/PS_INVOCATION_COUNT" data-ref="_M/PS_INVOCATION_COUNT">PS_INVOCATION_COUNT</dfn>             0x2348</u></td></tr>
<tr><th id="530">530</th><td><u>#define <dfn class="macro" id="_M/PS_DEPTH_COUNT" data-ref="_M/PS_DEPTH_COUNT">PS_DEPTH_COUNT</dfn>                  0x2350</u></td></tr>
<tr><th id="531">531</th><td></td></tr>
<tr><th id="532">532</th><td><i>/* There are the 4 64-bit counter registers, one for each stream output */</i></td></tr>
<tr><th id="533">533</th><td><u>#define <dfn class="macro" id="_M/GEN7_SO_NUM_PRIMS_WRITTEN" data-ref="_M/GEN7_SO_NUM_PRIMS_WRITTEN">GEN7_SO_NUM_PRIMS_WRITTEN</dfn>(n) (0x5200 + (n) * 8)</u></td></tr>
<tr><th id="534">534</th><td></td></tr>
<tr><th id="535">535</th><td><u>#define <dfn class="macro" id="_M/GEN7_SO_PRIM_STORAGE_NEEDED" data-ref="_M/GEN7_SO_PRIM_STORAGE_NEEDED">GEN7_SO_PRIM_STORAGE_NEEDED</dfn>(n)  (0x5240 + (n) * 8)</u></td></tr>
<tr><th id="536">536</th><td></td></tr>
<tr><th id="537">537</th><td><u>#define <dfn class="macro" id="_M/GEN7_3DPRIM_END_OFFSET" data-ref="_M/GEN7_3DPRIM_END_OFFSET">GEN7_3DPRIM_END_OFFSET</dfn>          0x2420</u></td></tr>
<tr><th id="538">538</th><td><u>#define <dfn class="macro" id="_M/GEN7_3DPRIM_START_VERTEX" data-ref="_M/GEN7_3DPRIM_START_VERTEX">GEN7_3DPRIM_START_VERTEX</dfn>        0x2430</u></td></tr>
<tr><th id="539">539</th><td><u>#define <dfn class="macro" id="_M/GEN7_3DPRIM_VERTEX_COUNT" data-ref="_M/GEN7_3DPRIM_VERTEX_COUNT">GEN7_3DPRIM_VERTEX_COUNT</dfn>        0x2434</u></td></tr>
<tr><th id="540">540</th><td><u>#define <dfn class="macro" id="_M/GEN7_3DPRIM_INSTANCE_COUNT" data-ref="_M/GEN7_3DPRIM_INSTANCE_COUNT">GEN7_3DPRIM_INSTANCE_COUNT</dfn>      0x2438</u></td></tr>
<tr><th id="541">541</th><td><u>#define <dfn class="macro" id="_M/GEN7_3DPRIM_START_INSTANCE" data-ref="_M/GEN7_3DPRIM_START_INSTANCE">GEN7_3DPRIM_START_INSTANCE</dfn>      0x243C</u></td></tr>
<tr><th id="542">542</th><td><u>#define <dfn class="macro" id="_M/GEN7_3DPRIM_BASE_VERTEX" data-ref="_M/GEN7_3DPRIM_BASE_VERTEX">GEN7_3DPRIM_BASE_VERTEX</dfn>         0x2440</u></td></tr>
<tr><th id="543">543</th><td></td></tr>
<tr><th id="544">544</th><td><u>#define <dfn class="macro" id="_M/GEN7_GPGPU_DISPATCHDIMX" data-ref="_M/GEN7_GPGPU_DISPATCHDIMX">GEN7_GPGPU_DISPATCHDIMX</dfn>         0x2500</u></td></tr>
<tr><th id="545">545</th><td><u>#define <dfn class="macro" id="_M/GEN7_GPGPU_DISPATCHDIMY" data-ref="_M/GEN7_GPGPU_DISPATCHDIMY">GEN7_GPGPU_DISPATCHDIMY</dfn>         0x2504</u></td></tr>
<tr><th id="546">546</th><td><u>#define <dfn class="macro" id="_M/GEN7_GPGPU_DISPATCHDIMZ" data-ref="_M/GEN7_GPGPU_DISPATCHDIMZ">GEN7_GPGPU_DISPATCHDIMZ</dfn>         0x2508</u></td></tr>
<tr><th id="547">547</th><td></td></tr>
<tr><th id="548">548</th><td><u>#define <dfn class="macro" id="_M/OACONTROL" data-ref="_M/OACONTROL">OACONTROL</dfn> 0x2360</u></td></tr>
<tr><th id="549">549</th><td></td></tr>
<tr><th id="550">550</th><td><u>#define <dfn class="macro" id="_M/_GEN7_PIPEA_DE_LOAD_SL" data-ref="_M/_GEN7_PIPEA_DE_LOAD_SL">_GEN7_PIPEA_DE_LOAD_SL</dfn>	0x70068</u></td></tr>
<tr><th id="551">551</th><td><u>#define <dfn class="macro" id="_M/_GEN7_PIPEB_DE_LOAD_SL" data-ref="_M/_GEN7_PIPEB_DE_LOAD_SL">_GEN7_PIPEB_DE_LOAD_SL</dfn>	0x71068</u></td></tr>
<tr><th id="552">552</th><td><u>#define <dfn class="macro" id="_M/GEN7_PIPE_DE_LOAD_SL" data-ref="_M/GEN7_PIPE_DE_LOAD_SL">GEN7_PIPE_DE_LOAD_SL</dfn>(pipe) _PIPE(pipe, \</u></td></tr>
<tr><th id="553">553</th><td><u>					 _GEN7_PIPEA_DE_LOAD_SL, \</u></td></tr>
<tr><th id="554">554</th><td><u>					 _GEN7_PIPEB_DE_LOAD_SL)</u></td></tr>
<tr><th id="555">555</th><td></td></tr>
<tr><th id="556">556</th><td><i>/*</i></td></tr>
<tr><th id="557">557</th><td><i> * Reset registers</i></td></tr>
<tr><th id="558">558</th><td><i> */</i></td></tr>
<tr><th id="559">559</th><td><u>#define <dfn class="macro" id="_M/DEBUG_RESET_I830" data-ref="_M/DEBUG_RESET_I830">DEBUG_RESET_I830</dfn>		0x6070</u></td></tr>
<tr><th id="560">560</th><td><u>#define  <dfn class="macro" id="_M/DEBUG_RESET_FULL" data-ref="_M/DEBUG_RESET_FULL">DEBUG_RESET_FULL</dfn>		(1&lt;&lt;7)</u></td></tr>
<tr><th id="561">561</th><td><u>#define  <dfn class="macro" id="_M/DEBUG_RESET_RENDER" data-ref="_M/DEBUG_RESET_RENDER">DEBUG_RESET_RENDER</dfn>		(1&lt;&lt;8)</u></td></tr>
<tr><th id="562">562</th><td><u>#define  <dfn class="macro" id="_M/DEBUG_RESET_DISPLAY" data-ref="_M/DEBUG_RESET_DISPLAY">DEBUG_RESET_DISPLAY</dfn>		(1&lt;&lt;9)</u></td></tr>
<tr><th id="563">563</th><td></td></tr>
<tr><th id="564">564</th><td><i>/*</i></td></tr>
<tr><th id="565">565</th><td><i> * IOSF sideband</i></td></tr>
<tr><th id="566">566</th><td><i> */</i></td></tr>
<tr><th id="567">567</th><td><u>#define <dfn class="macro" id="_M/VLV_IOSF_DOORBELL_REQ" data-ref="_M/VLV_IOSF_DOORBELL_REQ">VLV_IOSF_DOORBELL_REQ</dfn>			(VLV_DISPLAY_BASE + 0x2100)</u></td></tr>
<tr><th id="568">568</th><td><u>#define   <dfn class="macro" id="_M/IOSF_DEVFN_SHIFT" data-ref="_M/IOSF_DEVFN_SHIFT">IOSF_DEVFN_SHIFT</dfn>			24</u></td></tr>
<tr><th id="569">569</th><td><u>#define   <dfn class="macro" id="_M/IOSF_OPCODE_SHIFT" data-ref="_M/IOSF_OPCODE_SHIFT">IOSF_OPCODE_SHIFT</dfn>			16</u></td></tr>
<tr><th id="570">570</th><td><u>#define   <dfn class="macro" id="_M/IOSF_PORT_SHIFT" data-ref="_M/IOSF_PORT_SHIFT">IOSF_PORT_SHIFT</dfn>			8</u></td></tr>
<tr><th id="571">571</th><td><u>#define   <dfn class="macro" id="_M/IOSF_BYTE_ENABLES_SHIFT" data-ref="_M/IOSF_BYTE_ENABLES_SHIFT">IOSF_BYTE_ENABLES_SHIFT</dfn>		4</u></td></tr>
<tr><th id="572">572</th><td><u>#define   <dfn class="macro" id="_M/IOSF_BAR_SHIFT" data-ref="_M/IOSF_BAR_SHIFT">IOSF_BAR_SHIFT</dfn>			1</u></td></tr>
<tr><th id="573">573</th><td><u>#define   <dfn class="macro" id="_M/IOSF_SB_BUSY" data-ref="_M/IOSF_SB_BUSY">IOSF_SB_BUSY</dfn>				(1&lt;&lt;0)</u></td></tr>
<tr><th id="574">574</th><td><u>#define   <dfn class="macro" id="_M/IOSF_PORT_BUNIT" data-ref="_M/IOSF_PORT_BUNIT">IOSF_PORT_BUNIT</dfn>			0x3</u></td></tr>
<tr><th id="575">575</th><td><u>#define   <dfn class="macro" id="_M/IOSF_PORT_PUNIT" data-ref="_M/IOSF_PORT_PUNIT">IOSF_PORT_PUNIT</dfn>			0x4</u></td></tr>
<tr><th id="576">576</th><td><u>#define   <dfn class="macro" id="_M/IOSF_PORT_NC" data-ref="_M/IOSF_PORT_NC">IOSF_PORT_NC</dfn>				0x11</u></td></tr>
<tr><th id="577">577</th><td><u>#define   <dfn class="macro" id="_M/IOSF_PORT_DPIO" data-ref="_M/IOSF_PORT_DPIO">IOSF_PORT_DPIO</dfn>			0x12</u></td></tr>
<tr><th id="578">578</th><td><u>#define   <dfn class="macro" id="_M/IOSF_PORT_DPIO_2" data-ref="_M/IOSF_PORT_DPIO_2">IOSF_PORT_DPIO_2</dfn>			0x1a</u></td></tr>
<tr><th id="579">579</th><td><u>#define   <dfn class="macro" id="_M/IOSF_PORT_GPIO_NC" data-ref="_M/IOSF_PORT_GPIO_NC">IOSF_PORT_GPIO_NC</dfn>			0x13</u></td></tr>
<tr><th id="580">580</th><td><u>#define   <dfn class="macro" id="_M/IOSF_PORT_CCK" data-ref="_M/IOSF_PORT_CCK">IOSF_PORT_CCK</dfn>				0x14</u></td></tr>
<tr><th id="581">581</th><td><u>#define   <dfn class="macro" id="_M/IOSF_PORT_CCU" data-ref="_M/IOSF_PORT_CCU">IOSF_PORT_CCU</dfn>				0xA9</u></td></tr>
<tr><th id="582">582</th><td><u>#define   <dfn class="macro" id="_M/IOSF_PORT_GPS_CORE" data-ref="_M/IOSF_PORT_GPS_CORE">IOSF_PORT_GPS_CORE</dfn>			0x48</u></td></tr>
<tr><th id="583">583</th><td><u>#define   <dfn class="macro" id="_M/IOSF_PORT_FLISDSI" data-ref="_M/IOSF_PORT_FLISDSI">IOSF_PORT_FLISDSI</dfn>			0x1B</u></td></tr>
<tr><th id="584">584</th><td><u>#define <dfn class="macro" id="_M/VLV_IOSF_DATA" data-ref="_M/VLV_IOSF_DATA">VLV_IOSF_DATA</dfn>				(VLV_DISPLAY_BASE + 0x2104)</u></td></tr>
<tr><th id="585">585</th><td><u>#define <dfn class="macro" id="_M/VLV_IOSF_ADDR" data-ref="_M/VLV_IOSF_ADDR">VLV_IOSF_ADDR</dfn>				(VLV_DISPLAY_BASE + 0x2108)</u></td></tr>
<tr><th id="586">586</th><td></td></tr>
<tr><th id="587">587</th><td><i>/* See configdb bunit SB addr map */</i></td></tr>
<tr><th id="588">588</th><td><u>#define <dfn class="macro" id="_M/BUNIT_REG_BISOC" data-ref="_M/BUNIT_REG_BISOC">BUNIT_REG_BISOC</dfn>				0x11</u></td></tr>
<tr><th id="589">589</th><td></td></tr>
<tr><th id="590">590</th><td><u>#define <dfn class="macro" id="_M/PUNIT_REG_DSPFREQ" data-ref="_M/PUNIT_REG_DSPFREQ">PUNIT_REG_DSPFREQ</dfn>			0x36</u></td></tr>
<tr><th id="591">591</th><td><u>#define   <dfn class="macro" id="_M/DSPFREQSTAT_SHIFT_CHV" data-ref="_M/DSPFREQSTAT_SHIFT_CHV">DSPFREQSTAT_SHIFT_CHV</dfn>			24</u></td></tr>
<tr><th id="592">592</th><td><u>#define   <dfn class="macro" id="_M/DSPFREQSTAT_MASK_CHV" data-ref="_M/DSPFREQSTAT_MASK_CHV">DSPFREQSTAT_MASK_CHV</dfn>			(0x1f &lt;&lt; DSPFREQSTAT_SHIFT_CHV)</u></td></tr>
<tr><th id="593">593</th><td><u>#define   <dfn class="macro" id="_M/DSPFREQGUAR_SHIFT_CHV" data-ref="_M/DSPFREQGUAR_SHIFT_CHV">DSPFREQGUAR_SHIFT_CHV</dfn>			8</u></td></tr>
<tr><th id="594">594</th><td><u>#define   <dfn class="macro" id="_M/DSPFREQGUAR_MASK_CHV" data-ref="_M/DSPFREQGUAR_MASK_CHV">DSPFREQGUAR_MASK_CHV</dfn>			(0x1f &lt;&lt; DSPFREQGUAR_SHIFT_CHV)</u></td></tr>
<tr><th id="595">595</th><td><u>#define   <dfn class="macro" id="_M/DSPFREQSTAT_SHIFT" data-ref="_M/DSPFREQSTAT_SHIFT">DSPFREQSTAT_SHIFT</dfn>			30</u></td></tr>
<tr><th id="596">596</th><td><u>#define   <dfn class="macro" id="_M/DSPFREQSTAT_MASK" data-ref="_M/DSPFREQSTAT_MASK">DSPFREQSTAT_MASK</dfn>			(0x3 &lt;&lt; DSPFREQSTAT_SHIFT)</u></td></tr>
<tr><th id="597">597</th><td><u>#define   <dfn class="macro" id="_M/DSPFREQGUAR_SHIFT" data-ref="_M/DSPFREQGUAR_SHIFT">DSPFREQGUAR_SHIFT</dfn>			14</u></td></tr>
<tr><th id="598">598</th><td><u>#define   <dfn class="macro" id="_M/DSPFREQGUAR_MASK" data-ref="_M/DSPFREQGUAR_MASK">DSPFREQGUAR_MASK</dfn>			(0x3 &lt;&lt; DSPFREQGUAR_SHIFT)</u></td></tr>
<tr><th id="599">599</th><td><u>#define   <dfn class="macro" id="_M/DSP_MAXFIFO_PM5_STATUS" data-ref="_M/DSP_MAXFIFO_PM5_STATUS">DSP_MAXFIFO_PM5_STATUS</dfn>		(1 &lt;&lt; 22) /* chv */</u></td></tr>
<tr><th id="600">600</th><td><u>#define   <dfn class="macro" id="_M/DSP_AUTO_CDCLK_GATE_DISABLE" data-ref="_M/DSP_AUTO_CDCLK_GATE_DISABLE">DSP_AUTO_CDCLK_GATE_DISABLE</dfn>		(1 &lt;&lt; 7) /* chv */</u></td></tr>
<tr><th id="601">601</th><td><u>#define   <dfn class="macro" id="_M/DSP_MAXFIFO_PM5_ENABLE" data-ref="_M/DSP_MAXFIFO_PM5_ENABLE">DSP_MAXFIFO_PM5_ENABLE</dfn>		(1 &lt;&lt; 6) /* chv */</u></td></tr>
<tr><th id="602">602</th><td><u>#define   <dfn class="macro" id="_M/_DP_SSC" data-ref="_M/_DP_SSC">_DP_SSC</dfn>(val, pipe)			((val) &lt;&lt; (2 * (pipe)))</u></td></tr>
<tr><th id="603">603</th><td><u>#define   <dfn class="macro" id="_M/DP_SSC_MASK" data-ref="_M/DP_SSC_MASK">DP_SSC_MASK</dfn>(pipe)			_DP_SSC(0x3, (pipe))</u></td></tr>
<tr><th id="604">604</th><td><u>#define   <dfn class="macro" id="_M/DP_SSC_PWR_ON" data-ref="_M/DP_SSC_PWR_ON">DP_SSC_PWR_ON</dfn>(pipe)			_DP_SSC(0x0, (pipe))</u></td></tr>
<tr><th id="605">605</th><td><u>#define   <dfn class="macro" id="_M/DP_SSC_CLK_GATE" data-ref="_M/DP_SSC_CLK_GATE">DP_SSC_CLK_GATE</dfn>(pipe)			_DP_SSC(0x1, (pipe))</u></td></tr>
<tr><th id="606">606</th><td><u>#define   <dfn class="macro" id="_M/DP_SSC_RESET" data-ref="_M/DP_SSC_RESET">DP_SSC_RESET</dfn>(pipe)			_DP_SSC(0x2, (pipe))</u></td></tr>
<tr><th id="607">607</th><td><u>#define   <dfn class="macro" id="_M/DP_SSC_PWR_GATE" data-ref="_M/DP_SSC_PWR_GATE">DP_SSC_PWR_GATE</dfn>(pipe)			_DP_SSC(0x3, (pipe))</u></td></tr>
<tr><th id="608">608</th><td><u>#define   <dfn class="macro" id="_M/_DP_SSS" data-ref="_M/_DP_SSS">_DP_SSS</dfn>(val, pipe)			((val) &lt;&lt; (2 * (pipe) + 16))</u></td></tr>
<tr><th id="609">609</th><td><u>#define   <dfn class="macro" id="_M/DP_SSS_MASK" data-ref="_M/DP_SSS_MASK">DP_SSS_MASK</dfn>(pipe)			_DP_SSS(0x3, (pipe))</u></td></tr>
<tr><th id="610">610</th><td><u>#define   <dfn class="macro" id="_M/DP_SSS_PWR_ON" data-ref="_M/DP_SSS_PWR_ON">DP_SSS_PWR_ON</dfn>(pipe)			_DP_SSS(0x0, (pipe))</u></td></tr>
<tr><th id="611">611</th><td><u>#define   <dfn class="macro" id="_M/DP_SSS_CLK_GATE" data-ref="_M/DP_SSS_CLK_GATE">DP_SSS_CLK_GATE</dfn>(pipe)			_DP_SSS(0x1, (pipe))</u></td></tr>
<tr><th id="612">612</th><td><u>#define   <dfn class="macro" id="_M/DP_SSS_RESET" data-ref="_M/DP_SSS_RESET">DP_SSS_RESET</dfn>(pipe)			_DP_SSS(0x2, (pipe))</u></td></tr>
<tr><th id="613">613</th><td><u>#define   <dfn class="macro" id="_M/DP_SSS_PWR_GATE" data-ref="_M/DP_SSS_PWR_GATE">DP_SSS_PWR_GATE</dfn>(pipe)			_DP_SSS(0x3, (pipe))</u></td></tr>
<tr><th id="614">614</th><td></td></tr>
<tr><th id="615">615</th><td><i>/* See the PUNIT HAS v0.8 for the below bits */</i></td></tr>
<tr><th id="616">616</th><td><b>enum</b> <dfn class="type def" id="punit_power_well" title='punit_power_well' data-ref="punit_power_well" data-ref-filename="punit_power_well">punit_power_well</dfn> {</td></tr>
<tr><th id="617">617</th><td>	<dfn class="enum" id="PUNIT_POWER_WELL_RENDER" title='PUNIT_POWER_WELL_RENDER' data-ref="PUNIT_POWER_WELL_RENDER" data-ref-filename="PUNIT_POWER_WELL_RENDER">PUNIT_POWER_WELL_RENDER</dfn>			= <var>0</var>,</td></tr>
<tr><th id="618">618</th><td>	<dfn class="enum" id="PUNIT_POWER_WELL_MEDIA" title='PUNIT_POWER_WELL_MEDIA' data-ref="PUNIT_POWER_WELL_MEDIA" data-ref-filename="PUNIT_POWER_WELL_MEDIA">PUNIT_POWER_WELL_MEDIA</dfn>			= <var>1</var>,</td></tr>
<tr><th id="619">619</th><td>	<dfn class="enum" id="PUNIT_POWER_WELL_DISP2D" title='PUNIT_POWER_WELL_DISP2D' data-ref="PUNIT_POWER_WELL_DISP2D" data-ref-filename="PUNIT_POWER_WELL_DISP2D">PUNIT_POWER_WELL_DISP2D</dfn>			= <var>3</var>,</td></tr>
<tr><th id="620">620</th><td>	<dfn class="enum" id="PUNIT_POWER_WELL_DPIO_CMN_BC" title='PUNIT_POWER_WELL_DPIO_CMN_BC' data-ref="PUNIT_POWER_WELL_DPIO_CMN_BC" data-ref-filename="PUNIT_POWER_WELL_DPIO_CMN_BC">PUNIT_POWER_WELL_DPIO_CMN_BC</dfn>		= <var>5</var>,</td></tr>
<tr><th id="621">621</th><td>	<dfn class="enum" id="PUNIT_POWER_WELL_DPIO_TX_B_LANES_01" title='PUNIT_POWER_WELL_DPIO_TX_B_LANES_01' data-ref="PUNIT_POWER_WELL_DPIO_TX_B_LANES_01" data-ref-filename="PUNIT_POWER_WELL_DPIO_TX_B_LANES_01">PUNIT_POWER_WELL_DPIO_TX_B_LANES_01</dfn>	= <var>6</var>,</td></tr>
<tr><th id="622">622</th><td>	<dfn class="enum" id="PUNIT_POWER_WELL_DPIO_TX_B_LANES_23" title='PUNIT_POWER_WELL_DPIO_TX_B_LANES_23' data-ref="PUNIT_POWER_WELL_DPIO_TX_B_LANES_23" data-ref-filename="PUNIT_POWER_WELL_DPIO_TX_B_LANES_23">PUNIT_POWER_WELL_DPIO_TX_B_LANES_23</dfn>	= <var>7</var>,</td></tr>
<tr><th id="623">623</th><td>	<dfn class="enum" id="PUNIT_POWER_WELL_DPIO_TX_C_LANES_01" title='PUNIT_POWER_WELL_DPIO_TX_C_LANES_01' data-ref="PUNIT_POWER_WELL_DPIO_TX_C_LANES_01" data-ref-filename="PUNIT_POWER_WELL_DPIO_TX_C_LANES_01">PUNIT_POWER_WELL_DPIO_TX_C_LANES_01</dfn>	= <var>8</var>,</td></tr>
<tr><th id="624">624</th><td>	<dfn class="enum" id="PUNIT_POWER_WELL_DPIO_TX_C_LANES_23" title='PUNIT_POWER_WELL_DPIO_TX_C_LANES_23' data-ref="PUNIT_POWER_WELL_DPIO_TX_C_LANES_23" data-ref-filename="PUNIT_POWER_WELL_DPIO_TX_C_LANES_23">PUNIT_POWER_WELL_DPIO_TX_C_LANES_23</dfn>	= <var>9</var>,</td></tr>
<tr><th id="625">625</th><td>	<dfn class="enum" id="PUNIT_POWER_WELL_DPIO_RX0" title='PUNIT_POWER_WELL_DPIO_RX0' data-ref="PUNIT_POWER_WELL_DPIO_RX0" data-ref-filename="PUNIT_POWER_WELL_DPIO_RX0">PUNIT_POWER_WELL_DPIO_RX0</dfn>		= <var>10</var>,</td></tr>
<tr><th id="626">626</th><td>	<dfn class="enum" id="PUNIT_POWER_WELL_DPIO_RX1" title='PUNIT_POWER_WELL_DPIO_RX1' data-ref="PUNIT_POWER_WELL_DPIO_RX1" data-ref-filename="PUNIT_POWER_WELL_DPIO_RX1">PUNIT_POWER_WELL_DPIO_RX1</dfn>		= <var>11</var>,</td></tr>
<tr><th id="627">627</th><td>	<dfn class="enum" id="PUNIT_POWER_WELL_DPIO_CMN_D" title='PUNIT_POWER_WELL_DPIO_CMN_D' data-ref="PUNIT_POWER_WELL_DPIO_CMN_D" data-ref-filename="PUNIT_POWER_WELL_DPIO_CMN_D">PUNIT_POWER_WELL_DPIO_CMN_D</dfn>		= <var>12</var>,</td></tr>
<tr><th id="628">628</th><td></td></tr>
<tr><th id="629">629</th><td>	<dfn class="enum" id="PUNIT_POWER_WELL_NUM" title='PUNIT_POWER_WELL_NUM' data-ref="PUNIT_POWER_WELL_NUM" data-ref-filename="PUNIT_POWER_WELL_NUM">PUNIT_POWER_WELL_NUM</dfn>,</td></tr>
<tr><th id="630">630</th><td>};</td></tr>
<tr><th id="631">631</th><td></td></tr>
<tr><th id="632">632</th><td><b>enum</b> <dfn class="type def" id="skl_disp_power_wells" title='skl_disp_power_wells' data-ref="skl_disp_power_wells" data-ref-filename="skl_disp_power_wells">skl_disp_power_wells</dfn> {</td></tr>
<tr><th id="633">633</th><td>	<dfn class="enum" id="SKL_DISP_PW_MISC_IO" title='SKL_DISP_PW_MISC_IO' data-ref="SKL_DISP_PW_MISC_IO" data-ref-filename="SKL_DISP_PW_MISC_IO">SKL_DISP_PW_MISC_IO</dfn>,</td></tr>
<tr><th id="634">634</th><td>	<dfn class="enum" id="SKL_DISP_PW_DDI_A_E" title='SKL_DISP_PW_DDI_A_E' data-ref="SKL_DISP_PW_DDI_A_E" data-ref-filename="SKL_DISP_PW_DDI_A_E">SKL_DISP_PW_DDI_A_E</dfn>,</td></tr>
<tr><th id="635">635</th><td>	<dfn class="enum" id="SKL_DISP_PW_DDI_B" title='SKL_DISP_PW_DDI_B' data-ref="SKL_DISP_PW_DDI_B" data-ref-filename="SKL_DISP_PW_DDI_B">SKL_DISP_PW_DDI_B</dfn>,</td></tr>
<tr><th id="636">636</th><td>	<dfn class="enum" id="SKL_DISP_PW_DDI_C" title='SKL_DISP_PW_DDI_C' data-ref="SKL_DISP_PW_DDI_C" data-ref-filename="SKL_DISP_PW_DDI_C">SKL_DISP_PW_DDI_C</dfn>,</td></tr>
<tr><th id="637">637</th><td>	<dfn class="enum" id="SKL_DISP_PW_DDI_D" title='SKL_DISP_PW_DDI_D' data-ref="SKL_DISP_PW_DDI_D" data-ref-filename="SKL_DISP_PW_DDI_D">SKL_DISP_PW_DDI_D</dfn>,</td></tr>
<tr><th id="638">638</th><td>	<dfn class="enum" id="SKL_DISP_PW_1" title='SKL_DISP_PW_1' data-ref="SKL_DISP_PW_1" data-ref-filename="SKL_DISP_PW_1">SKL_DISP_PW_1</dfn> = <var>14</var>,</td></tr>
<tr><th id="639">639</th><td>	<dfn class="enum" id="SKL_DISP_PW_2" title='SKL_DISP_PW_2' data-ref="SKL_DISP_PW_2" data-ref-filename="SKL_DISP_PW_2">SKL_DISP_PW_2</dfn>,</td></tr>
<tr><th id="640">640</th><td>};</td></tr>
<tr><th id="641">641</th><td></td></tr>
<tr><th id="642">642</th><td><u>#define <dfn class="macro" id="_M/SKL_POWER_WELL_STATE" data-ref="_M/SKL_POWER_WELL_STATE">SKL_POWER_WELL_STATE</dfn>(pw) (1 &lt;&lt; ((pw) * 2))</u></td></tr>
<tr><th id="643">643</th><td><u>#define <dfn class="macro" id="_M/SKL_POWER_WELL_REQ" data-ref="_M/SKL_POWER_WELL_REQ">SKL_POWER_WELL_REQ</dfn>(pw) (1 &lt;&lt; (((pw) * 2) + 1))</u></td></tr>
<tr><th id="644">644</th><td></td></tr>
<tr><th id="645">645</th><td><u>#define <dfn class="macro" id="_M/PUNIT_REG_PWRGT_CTRL" data-ref="_M/PUNIT_REG_PWRGT_CTRL">PUNIT_REG_PWRGT_CTRL</dfn>			0x60</u></td></tr>
<tr><th id="646">646</th><td><u>#define <dfn class="macro" id="_M/PUNIT_REG_PWRGT_STATUS" data-ref="_M/PUNIT_REG_PWRGT_STATUS">PUNIT_REG_PWRGT_STATUS</dfn>			0x61</u></td></tr>
<tr><th id="647">647</th><td><u>#define   <dfn class="macro" id="_M/PUNIT_PWRGT_MASK" data-ref="_M/PUNIT_PWRGT_MASK">PUNIT_PWRGT_MASK</dfn>(power_well)		(3 &lt;&lt; ((power_well) * 2))</u></td></tr>
<tr><th id="648">648</th><td><u>#define   <dfn class="macro" id="_M/PUNIT_PWRGT_PWR_ON" data-ref="_M/PUNIT_PWRGT_PWR_ON">PUNIT_PWRGT_PWR_ON</dfn>(power_well)	(0 &lt;&lt; ((power_well) * 2))</u></td></tr>
<tr><th id="649">649</th><td><u>#define   <dfn class="macro" id="_M/PUNIT_PWRGT_CLK_GATE" data-ref="_M/PUNIT_PWRGT_CLK_GATE">PUNIT_PWRGT_CLK_GATE</dfn>(power_well)	(1 &lt;&lt; ((power_well) * 2))</u></td></tr>
<tr><th id="650">650</th><td><u>#define   <dfn class="macro" id="_M/PUNIT_PWRGT_RESET" data-ref="_M/PUNIT_PWRGT_RESET">PUNIT_PWRGT_RESET</dfn>(power_well)		(2 &lt;&lt; ((power_well) * 2))</u></td></tr>
<tr><th id="651">651</th><td><u>#define   <dfn class="macro" id="_M/PUNIT_PWRGT_PWR_GATE" data-ref="_M/PUNIT_PWRGT_PWR_GATE">PUNIT_PWRGT_PWR_GATE</dfn>(power_well)	(3 &lt;&lt; ((power_well) * 2))</u></td></tr>
<tr><th id="652">652</th><td></td></tr>
<tr><th id="653">653</th><td><u>#define <dfn class="macro" id="_M/PUNIT_REG_GPU_LFM" data-ref="_M/PUNIT_REG_GPU_LFM">PUNIT_REG_GPU_LFM</dfn>			0xd3</u></td></tr>
<tr><th id="654">654</th><td><u>#define <dfn class="macro" id="_M/PUNIT_REG_GPU_FREQ_REQ" data-ref="_M/PUNIT_REG_GPU_FREQ_REQ">PUNIT_REG_GPU_FREQ_REQ</dfn>			0xd4</u></td></tr>
<tr><th id="655">655</th><td><u>#define <dfn class="macro" id="_M/PUNIT_REG_GPU_FREQ_STS" data-ref="_M/PUNIT_REG_GPU_FREQ_STS">PUNIT_REG_GPU_FREQ_STS</dfn>			0xd8</u></td></tr>
<tr><th id="656">656</th><td><u>#define   <dfn class="macro" id="_M/GPLLENABLE" data-ref="_M/GPLLENABLE">GPLLENABLE</dfn>				(1&lt;&lt;4)</u></td></tr>
<tr><th id="657">657</th><td><u>#define   <dfn class="macro" id="_M/GENFREQSTATUS" data-ref="_M/GENFREQSTATUS">GENFREQSTATUS</dfn>				(1&lt;&lt;0)</u></td></tr>
<tr><th id="658">658</th><td><u>#define <dfn class="macro" id="_M/PUNIT_REG_MEDIA_TURBO_FREQ_REQ" data-ref="_M/PUNIT_REG_MEDIA_TURBO_FREQ_REQ">PUNIT_REG_MEDIA_TURBO_FREQ_REQ</dfn>		0xdc</u></td></tr>
<tr><th id="659">659</th><td><u>#define <dfn class="macro" id="_M/PUNIT_REG_CZ_TIMESTAMP" data-ref="_M/PUNIT_REG_CZ_TIMESTAMP">PUNIT_REG_CZ_TIMESTAMP</dfn>			0xce</u></td></tr>
<tr><th id="660">660</th><td></td></tr>
<tr><th id="661">661</th><td><u>#define <dfn class="macro" id="_M/PUNIT_FUSE_BUS2" data-ref="_M/PUNIT_FUSE_BUS2">PUNIT_FUSE_BUS2</dfn>				0xf6 /* bits 47:40 */</u></td></tr>
<tr><th id="662">662</th><td><u>#define <dfn class="macro" id="_M/PUNIT_FUSE_BUS1" data-ref="_M/PUNIT_FUSE_BUS1">PUNIT_FUSE_BUS1</dfn>				0xf5 /* bits 55:48 */</u></td></tr>
<tr><th id="663">663</th><td></td></tr>
<tr><th id="664">664</th><td><u>#define <dfn class="macro" id="_M/FB_GFX_FMAX_AT_VMAX_FUSE" data-ref="_M/FB_GFX_FMAX_AT_VMAX_FUSE">FB_GFX_FMAX_AT_VMAX_FUSE</dfn>		0x136</u></td></tr>
<tr><th id="665">665</th><td><u>#define <dfn class="macro" id="_M/FB_GFX_FREQ_FUSE_MASK" data-ref="_M/FB_GFX_FREQ_FUSE_MASK">FB_GFX_FREQ_FUSE_MASK</dfn>			0xff</u></td></tr>
<tr><th id="666">666</th><td><u>#define <dfn class="macro" id="_M/FB_GFX_FMAX_AT_VMAX_2SS4EU_FUSE_SHIFT" data-ref="_M/FB_GFX_FMAX_AT_VMAX_2SS4EU_FUSE_SHIFT">FB_GFX_FMAX_AT_VMAX_2SS4EU_FUSE_SHIFT</dfn>	24</u></td></tr>
<tr><th id="667">667</th><td><u>#define <dfn class="macro" id="_M/FB_GFX_FMAX_AT_VMAX_2SS6EU_FUSE_SHIFT" data-ref="_M/FB_GFX_FMAX_AT_VMAX_2SS6EU_FUSE_SHIFT">FB_GFX_FMAX_AT_VMAX_2SS6EU_FUSE_SHIFT</dfn>	16</u></td></tr>
<tr><th id="668">668</th><td><u>#define <dfn class="macro" id="_M/FB_GFX_FMAX_AT_VMAX_2SS8EU_FUSE_SHIFT" data-ref="_M/FB_GFX_FMAX_AT_VMAX_2SS8EU_FUSE_SHIFT">FB_GFX_FMAX_AT_VMAX_2SS8EU_FUSE_SHIFT</dfn>	8</u></td></tr>
<tr><th id="669">669</th><td></td></tr>
<tr><th id="670">670</th><td><u>#define <dfn class="macro" id="_M/FB_GFX_FMIN_AT_VMIN_FUSE" data-ref="_M/FB_GFX_FMIN_AT_VMIN_FUSE">FB_GFX_FMIN_AT_VMIN_FUSE</dfn>		0x137</u></td></tr>
<tr><th id="671">671</th><td><u>#define <dfn class="macro" id="_M/FB_GFX_FMIN_AT_VMIN_FUSE_SHIFT" data-ref="_M/FB_GFX_FMIN_AT_VMIN_FUSE_SHIFT">FB_GFX_FMIN_AT_VMIN_FUSE_SHIFT</dfn>		8</u></td></tr>
<tr><th id="672">672</th><td></td></tr>
<tr><th id="673">673</th><td><u>#define <dfn class="macro" id="_M/PUNIT_REG_DDR_SETUP2" data-ref="_M/PUNIT_REG_DDR_SETUP2">PUNIT_REG_DDR_SETUP2</dfn>			0x139</u></td></tr>
<tr><th id="674">674</th><td><u>#define   <dfn class="macro" id="_M/FORCE_DDR_FREQ_REQ_ACK" data-ref="_M/FORCE_DDR_FREQ_REQ_ACK">FORCE_DDR_FREQ_REQ_ACK</dfn>		(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="675">675</th><td><u>#define   <dfn class="macro" id="_M/FORCE_DDR_LOW_FREQ" data-ref="_M/FORCE_DDR_LOW_FREQ">FORCE_DDR_LOW_FREQ</dfn>			(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="676">676</th><td><u>#define   <dfn class="macro" id="_M/FORCE_DDR_HIGH_FREQ" data-ref="_M/FORCE_DDR_HIGH_FREQ">FORCE_DDR_HIGH_FREQ</dfn>			(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="677">677</th><td></td></tr>
<tr><th id="678">678</th><td><u>#define <dfn class="macro" id="_M/PUNIT_GPU_STATUS_REG" data-ref="_M/PUNIT_GPU_STATUS_REG">PUNIT_GPU_STATUS_REG</dfn>			0xdb</u></td></tr>
<tr><th id="679">679</th><td><u>#define <dfn class="macro" id="_M/PUNIT_GPU_STATUS_MAX_FREQ_SHIFT" data-ref="_M/PUNIT_GPU_STATUS_MAX_FREQ_SHIFT">PUNIT_GPU_STATUS_MAX_FREQ_SHIFT</dfn>	16</u></td></tr>
<tr><th id="680">680</th><td><u>#define <dfn class="macro" id="_M/PUNIT_GPU_STATUS_MAX_FREQ_MASK" data-ref="_M/PUNIT_GPU_STATUS_MAX_FREQ_MASK">PUNIT_GPU_STATUS_MAX_FREQ_MASK</dfn>		0xff</u></td></tr>
<tr><th id="681">681</th><td><u>#define <dfn class="macro" id="_M/PUNIT_GPU_STATIS_GFX_MIN_FREQ_SHIFT" data-ref="_M/PUNIT_GPU_STATIS_GFX_MIN_FREQ_SHIFT">PUNIT_GPU_STATIS_GFX_MIN_FREQ_SHIFT</dfn>	8</u></td></tr>
<tr><th id="682">682</th><td><u>#define <dfn class="macro" id="_M/PUNIT_GPU_STATUS_GFX_MIN_FREQ_MASK" data-ref="_M/PUNIT_GPU_STATUS_GFX_MIN_FREQ_MASK">PUNIT_GPU_STATUS_GFX_MIN_FREQ_MASK</dfn>	0xff</u></td></tr>
<tr><th id="683">683</th><td></td></tr>
<tr><th id="684">684</th><td><u>#define <dfn class="macro" id="_M/PUNIT_GPU_DUTYCYCLE_REG" data-ref="_M/PUNIT_GPU_DUTYCYCLE_REG">PUNIT_GPU_DUTYCYCLE_REG</dfn>		0xdf</u></td></tr>
<tr><th id="685">685</th><td><u>#define <dfn class="macro" id="_M/PUNIT_GPU_DUTYCYCLE_RPE_FREQ_SHIFT" data-ref="_M/PUNIT_GPU_DUTYCYCLE_RPE_FREQ_SHIFT">PUNIT_GPU_DUTYCYCLE_RPE_FREQ_SHIFT</dfn>	8</u></td></tr>
<tr><th id="686">686</th><td><u>#define <dfn class="macro" id="_M/PUNIT_GPU_DUTYCYCLE_RPE_FREQ_MASK" data-ref="_M/PUNIT_GPU_DUTYCYCLE_RPE_FREQ_MASK">PUNIT_GPU_DUTYCYCLE_RPE_FREQ_MASK</dfn>	0xff</u></td></tr>
<tr><th id="687">687</th><td></td></tr>
<tr><th id="688">688</th><td><u>#define <dfn class="macro" id="_M/IOSF_NC_FB_GFX_FREQ_FUSE" data-ref="_M/IOSF_NC_FB_GFX_FREQ_FUSE">IOSF_NC_FB_GFX_FREQ_FUSE</dfn>		0x1c</u></td></tr>
<tr><th id="689">689</th><td><u>#define   <dfn class="macro" id="_M/FB_GFX_MAX_FREQ_FUSE_SHIFT" data-ref="_M/FB_GFX_MAX_FREQ_FUSE_SHIFT">FB_GFX_MAX_FREQ_FUSE_SHIFT</dfn>		3</u></td></tr>
<tr><th id="690">690</th><td><u>#define   <dfn class="macro" id="_M/FB_GFX_MAX_FREQ_FUSE_MASK" data-ref="_M/FB_GFX_MAX_FREQ_FUSE_MASK">FB_GFX_MAX_FREQ_FUSE_MASK</dfn>		0x000007f8</u></td></tr>
<tr><th id="691">691</th><td><u>#define   <dfn class="macro" id="_M/FB_GFX_FGUARANTEED_FREQ_FUSE_SHIFT" data-ref="_M/FB_GFX_FGUARANTEED_FREQ_FUSE_SHIFT">FB_GFX_FGUARANTEED_FREQ_FUSE_SHIFT</dfn>	11</u></td></tr>
<tr><th id="692">692</th><td><u>#define   <dfn class="macro" id="_M/FB_GFX_FGUARANTEED_FREQ_FUSE_MASK" data-ref="_M/FB_GFX_FGUARANTEED_FREQ_FUSE_MASK">FB_GFX_FGUARANTEED_FREQ_FUSE_MASK</dfn>	0x0007f800</u></td></tr>
<tr><th id="693">693</th><td><u>#define <dfn class="macro" id="_M/IOSF_NC_FB_GFX_FMAX_FUSE_HI" data-ref="_M/IOSF_NC_FB_GFX_FMAX_FUSE_HI">IOSF_NC_FB_GFX_FMAX_FUSE_HI</dfn>		0x34</u></td></tr>
<tr><th id="694">694</th><td><u>#define   <dfn class="macro" id="_M/FB_FMAX_VMIN_FREQ_HI_MASK" data-ref="_M/FB_FMAX_VMIN_FREQ_HI_MASK">FB_FMAX_VMIN_FREQ_HI_MASK</dfn>		0x00000007</u></td></tr>
<tr><th id="695">695</th><td><u>#define <dfn class="macro" id="_M/IOSF_NC_FB_GFX_FMAX_FUSE_LO" data-ref="_M/IOSF_NC_FB_GFX_FMAX_FUSE_LO">IOSF_NC_FB_GFX_FMAX_FUSE_LO</dfn>		0x30</u></td></tr>
<tr><th id="696">696</th><td><u>#define   <dfn class="macro" id="_M/FB_FMAX_VMIN_FREQ_LO_SHIFT" data-ref="_M/FB_FMAX_VMIN_FREQ_LO_SHIFT">FB_FMAX_VMIN_FREQ_LO_SHIFT</dfn>		27</u></td></tr>
<tr><th id="697">697</th><td><u>#define   <dfn class="macro" id="_M/FB_FMAX_VMIN_FREQ_LO_MASK" data-ref="_M/FB_FMAX_VMIN_FREQ_LO_MASK">FB_FMAX_VMIN_FREQ_LO_MASK</dfn>		0xf8000000</u></td></tr>
<tr><th id="698">698</th><td></td></tr>
<tr><th id="699">699</th><td><u>#define <dfn class="macro" id="_M/VLV_TURBO_SOC_OVERRIDE" data-ref="_M/VLV_TURBO_SOC_OVERRIDE">VLV_TURBO_SOC_OVERRIDE</dfn>	0x04</u></td></tr>
<tr><th id="700">700</th><td><u>#define 	<dfn class="macro" id="_M/VLV_OVERRIDE_EN" data-ref="_M/VLV_OVERRIDE_EN">VLV_OVERRIDE_EN</dfn>	1</u></td></tr>
<tr><th id="701">701</th><td><u>#define 	<dfn class="macro" id="_M/VLV_SOC_TDP_EN" data-ref="_M/VLV_SOC_TDP_EN">VLV_SOC_TDP_EN</dfn>	(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="702">702</th><td><u>#define 	<dfn class="macro" id="_M/VLV_BIAS_CPU_125_SOC_875" data-ref="_M/VLV_BIAS_CPU_125_SOC_875">VLV_BIAS_CPU_125_SOC_875</dfn> (6 &lt;&lt; 2)</u></td></tr>
<tr><th id="703">703</th><td><u>#define 	<dfn class="macro" id="_M/CHV_BIAS_CPU_50_SOC_50" data-ref="_M/CHV_BIAS_CPU_50_SOC_50">CHV_BIAS_CPU_50_SOC_50</dfn> (3 &lt;&lt; 2)</u></td></tr>
<tr><th id="704">704</th><td></td></tr>
<tr><th id="705">705</th><td><u>#define <dfn class="macro" id="_M/VLV_CZ_CLOCK_TO_MILLI_SEC" data-ref="_M/VLV_CZ_CLOCK_TO_MILLI_SEC">VLV_CZ_CLOCK_TO_MILLI_SEC</dfn>		100000</u></td></tr>
<tr><th id="706">706</th><td></td></tr>
<tr><th id="707">707</th><td><i>/* vlv2 north clock has */</i></td></tr>
<tr><th id="708">708</th><td><u>#define <dfn class="macro" id="_M/CCK_FUSE_REG" data-ref="_M/CCK_FUSE_REG">CCK_FUSE_REG</dfn>				0x8</u></td></tr>
<tr><th id="709">709</th><td><u>#define  <dfn class="macro" id="_M/CCK_FUSE_HPLL_FREQ_MASK" data-ref="_M/CCK_FUSE_HPLL_FREQ_MASK">CCK_FUSE_HPLL_FREQ_MASK</dfn>		0x3</u></td></tr>
<tr><th id="710">710</th><td><u>#define <dfn class="macro" id="_M/CCK_REG_DSI_PLL_FUSE" data-ref="_M/CCK_REG_DSI_PLL_FUSE">CCK_REG_DSI_PLL_FUSE</dfn>			0x44</u></td></tr>
<tr><th id="711">711</th><td><u>#define <dfn class="macro" id="_M/CCK_REG_DSI_PLL_CONTROL" data-ref="_M/CCK_REG_DSI_PLL_CONTROL">CCK_REG_DSI_PLL_CONTROL</dfn>			0x48</u></td></tr>
<tr><th id="712">712</th><td><u>#define  <dfn class="macro" id="_M/DSI_PLL_VCO_EN" data-ref="_M/DSI_PLL_VCO_EN">DSI_PLL_VCO_EN</dfn>				(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="713">713</th><td><u>#define  <dfn class="macro" id="_M/DSI_PLL_LDO_GATE" data-ref="_M/DSI_PLL_LDO_GATE">DSI_PLL_LDO_GATE</dfn>			(1 &lt;&lt; 30)</u></td></tr>
<tr><th id="714">714</th><td><u>#define  <dfn class="macro" id="_M/DSI_PLL_P1_POST_DIV_SHIFT" data-ref="_M/DSI_PLL_P1_POST_DIV_SHIFT">DSI_PLL_P1_POST_DIV_SHIFT</dfn>		17</u></td></tr>
<tr><th id="715">715</th><td><u>#define  <dfn class="macro" id="_M/DSI_PLL_P1_POST_DIV_MASK" data-ref="_M/DSI_PLL_P1_POST_DIV_MASK">DSI_PLL_P1_POST_DIV_MASK</dfn>		(0x1ff &lt;&lt; 17)</u></td></tr>
<tr><th id="716">716</th><td><u>#define  <dfn class="macro" id="_M/DSI_PLL_P2_MUX_DSI0_DIV2" data-ref="_M/DSI_PLL_P2_MUX_DSI0_DIV2">DSI_PLL_P2_MUX_DSI0_DIV2</dfn>		(1 &lt;&lt; 13)</u></td></tr>
<tr><th id="717">717</th><td><u>#define  <dfn class="macro" id="_M/DSI_PLL_P3_MUX_DSI1_DIV2" data-ref="_M/DSI_PLL_P3_MUX_DSI1_DIV2">DSI_PLL_P3_MUX_DSI1_DIV2</dfn>		(1 &lt;&lt; 12)</u></td></tr>
<tr><th id="718">718</th><td><u>#define  <dfn class="macro" id="_M/DSI_PLL_MUX_MASK" data-ref="_M/DSI_PLL_MUX_MASK">DSI_PLL_MUX_MASK</dfn>			(3 &lt;&lt; 9)</u></td></tr>
<tr><th id="719">719</th><td><u>#define  <dfn class="macro" id="_M/DSI_PLL_MUX_DSI0_DSIPLL" data-ref="_M/DSI_PLL_MUX_DSI0_DSIPLL">DSI_PLL_MUX_DSI0_DSIPLL</dfn>		(0 &lt;&lt; 10)</u></td></tr>
<tr><th id="720">720</th><td><u>#define  <dfn class="macro" id="_M/DSI_PLL_MUX_DSI0_CCK" data-ref="_M/DSI_PLL_MUX_DSI0_CCK">DSI_PLL_MUX_DSI0_CCK</dfn>			(1 &lt;&lt; 10)</u></td></tr>
<tr><th id="721">721</th><td><u>#define  <dfn class="macro" id="_M/DSI_PLL_MUX_DSI1_DSIPLL" data-ref="_M/DSI_PLL_MUX_DSI1_DSIPLL">DSI_PLL_MUX_DSI1_DSIPLL</dfn>		(0 &lt;&lt; 9)</u></td></tr>
<tr><th id="722">722</th><td><u>#define  <dfn class="macro" id="_M/DSI_PLL_MUX_DSI1_CCK" data-ref="_M/DSI_PLL_MUX_DSI1_CCK">DSI_PLL_MUX_DSI1_CCK</dfn>			(1 &lt;&lt; 9)</u></td></tr>
<tr><th id="723">723</th><td><u>#define  <dfn class="macro" id="_M/DSI_PLL_CLK_GATE_MASK" data-ref="_M/DSI_PLL_CLK_GATE_MASK">DSI_PLL_CLK_GATE_MASK</dfn>			(0xf &lt;&lt; 5)</u></td></tr>
<tr><th id="724">724</th><td><u>#define  <dfn class="macro" id="_M/DSI_PLL_CLK_GATE_DSI0_DSIPLL" data-ref="_M/DSI_PLL_CLK_GATE_DSI0_DSIPLL">DSI_PLL_CLK_GATE_DSI0_DSIPLL</dfn>		(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="725">725</th><td><u>#define  <dfn class="macro" id="_M/DSI_PLL_CLK_GATE_DSI1_DSIPLL" data-ref="_M/DSI_PLL_CLK_GATE_DSI1_DSIPLL">DSI_PLL_CLK_GATE_DSI1_DSIPLL</dfn>		(1 &lt;&lt; 7)</u></td></tr>
<tr><th id="726">726</th><td><u>#define  <dfn class="macro" id="_M/DSI_PLL_CLK_GATE_DSI0_CCK" data-ref="_M/DSI_PLL_CLK_GATE_DSI0_CCK">DSI_PLL_CLK_GATE_DSI0_CCK</dfn>		(1 &lt;&lt; 6)</u></td></tr>
<tr><th id="727">727</th><td><u>#define  <dfn class="macro" id="_M/DSI_PLL_CLK_GATE_DSI1_CCK" data-ref="_M/DSI_PLL_CLK_GATE_DSI1_CCK">DSI_PLL_CLK_GATE_DSI1_CCK</dfn>		(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="728">728</th><td><u>#define  <dfn class="macro" id="_M/DSI_PLL_LOCK" data-ref="_M/DSI_PLL_LOCK">DSI_PLL_LOCK</dfn>				(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="729">729</th><td><u>#define <dfn class="macro" id="_M/CCK_REG_DSI_PLL_DIVIDER" data-ref="_M/CCK_REG_DSI_PLL_DIVIDER">CCK_REG_DSI_PLL_DIVIDER</dfn>			0x4c</u></td></tr>
<tr><th id="730">730</th><td><u>#define  <dfn class="macro" id="_M/DSI_PLL_LFSR" data-ref="_M/DSI_PLL_LFSR">DSI_PLL_LFSR</dfn>				(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="731">731</th><td><u>#define  <dfn class="macro" id="_M/DSI_PLL_FRACTION_EN" data-ref="_M/DSI_PLL_FRACTION_EN">DSI_PLL_FRACTION_EN</dfn>			(1 &lt;&lt; 30)</u></td></tr>
<tr><th id="732">732</th><td><u>#define  <dfn class="macro" id="_M/DSI_PLL_FRAC_COUNTER_SHIFT" data-ref="_M/DSI_PLL_FRAC_COUNTER_SHIFT">DSI_PLL_FRAC_COUNTER_SHIFT</dfn>		27</u></td></tr>
<tr><th id="733">733</th><td><u>#define  <dfn class="macro" id="_M/DSI_PLL_FRAC_COUNTER_MASK" data-ref="_M/DSI_PLL_FRAC_COUNTER_MASK">DSI_PLL_FRAC_COUNTER_MASK</dfn>		(7 &lt;&lt; 27)</u></td></tr>
<tr><th id="734">734</th><td><u>#define  <dfn class="macro" id="_M/DSI_PLL_USYNC_CNT_SHIFT" data-ref="_M/DSI_PLL_USYNC_CNT_SHIFT">DSI_PLL_USYNC_CNT_SHIFT</dfn>		18</u></td></tr>
<tr><th id="735">735</th><td><u>#define  <dfn class="macro" id="_M/DSI_PLL_USYNC_CNT_MASK" data-ref="_M/DSI_PLL_USYNC_CNT_MASK">DSI_PLL_USYNC_CNT_MASK</dfn>			(0x1ff &lt;&lt; 18)</u></td></tr>
<tr><th id="736">736</th><td><u>#define  <dfn class="macro" id="_M/DSI_PLL_N1_DIV_SHIFT" data-ref="_M/DSI_PLL_N1_DIV_SHIFT">DSI_PLL_N1_DIV_SHIFT</dfn>			16</u></td></tr>
<tr><th id="737">737</th><td><u>#define  <dfn class="macro" id="_M/DSI_PLL_N1_DIV_MASK" data-ref="_M/DSI_PLL_N1_DIV_MASK">DSI_PLL_N1_DIV_MASK</dfn>			(3 &lt;&lt; 16)</u></td></tr>
<tr><th id="738">738</th><td><u>#define  <dfn class="macro" id="_M/DSI_PLL_M1_DIV_SHIFT" data-ref="_M/DSI_PLL_M1_DIV_SHIFT">DSI_PLL_M1_DIV_SHIFT</dfn>			0</u></td></tr>
<tr><th id="739">739</th><td><u>#define  <dfn class="macro" id="_M/DSI_PLL_M1_DIV_MASK" data-ref="_M/DSI_PLL_M1_DIV_MASK">DSI_PLL_M1_DIV_MASK</dfn>			(0x1ff &lt;&lt; 0)</u></td></tr>
<tr><th id="740">740</th><td><u>#define <dfn class="macro" id="_M/CCK_CZ_CLOCK_CONTROL" data-ref="_M/CCK_CZ_CLOCK_CONTROL">CCK_CZ_CLOCK_CONTROL</dfn>			0x62</u></td></tr>
<tr><th id="741">741</th><td><u>#define <dfn class="macro" id="_M/CCK_DISPLAY_CLOCK_CONTROL" data-ref="_M/CCK_DISPLAY_CLOCK_CONTROL">CCK_DISPLAY_CLOCK_CONTROL</dfn>		0x6b</u></td></tr>
<tr><th id="742">742</th><td><u>#define  <dfn class="macro" id="_M/CCK_TRUNK_FORCE_ON" data-ref="_M/CCK_TRUNK_FORCE_ON">CCK_TRUNK_FORCE_ON</dfn>			(1 &lt;&lt; 17)</u></td></tr>
<tr><th id="743">743</th><td><u>#define  <dfn class="macro" id="_M/CCK_TRUNK_FORCE_OFF" data-ref="_M/CCK_TRUNK_FORCE_OFF">CCK_TRUNK_FORCE_OFF</dfn>			(1 &lt;&lt; 16)</u></td></tr>
<tr><th id="744">744</th><td><u>#define  <dfn class="macro" id="_M/CCK_FREQUENCY_STATUS" data-ref="_M/CCK_FREQUENCY_STATUS">CCK_FREQUENCY_STATUS</dfn>			(0x1f &lt;&lt; 8)</u></td></tr>
<tr><th id="745">745</th><td><u>#define  <dfn class="macro" id="_M/CCK_FREQUENCY_STATUS_SHIFT" data-ref="_M/CCK_FREQUENCY_STATUS_SHIFT">CCK_FREQUENCY_STATUS_SHIFT</dfn>		8</u></td></tr>
<tr><th id="746">746</th><td><u>#define  <dfn class="macro" id="_M/CCK_FREQUENCY_VALUES" data-ref="_M/CCK_FREQUENCY_VALUES">CCK_FREQUENCY_VALUES</dfn>			(0x1f &lt;&lt; 0)</u></td></tr>
<tr><th id="747">747</th><td></td></tr>
<tr><th id="748">748</th><td><i class="doc">/**</i></td></tr>
<tr><th id="749">749</th><td><i class="doc"> * DOC: DPIO</i></td></tr>
<tr><th id="750">750</th><td><i class="doc"> *</i></td></tr>
<tr><th id="751">751</th><td><i class="doc"> * VLV, CHV and BXT have slightly peculiar display PHYs for driving DP/HDMI</i></td></tr>
<tr><th id="752">752</th><td><i class="doc"> * ports. DPIO is the name given to such a display PHY. These PHYs</i></td></tr>
<tr><th id="753">753</th><td><i class="doc"> * don't follow the standard programming model using direct MMIO</i></td></tr>
<tr><th id="754">754</th><td><i class="doc"> * registers, and instead their registers must be accessed trough IOSF</i></td></tr>
<tr><th id="755">755</th><td><i class="doc"> * sideband. VLV has one such PHY for driving ports B and C, and CHV</i></td></tr>
<tr><th id="756">756</th><td><i class="doc"> * adds another PHY for driving port D. Each PHY responds to specific</i></td></tr>
<tr><th id="757">757</th><td><i class="doc"> * IOSF-SB port.</i></td></tr>
<tr><th id="758">758</th><td><i class="doc"> *</i></td></tr>
<tr><th id="759">759</th><td><i class="doc"> * Each display PHY is made up of one or two channels. Each channel</i></td></tr>
<tr><th id="760">760</th><td><i class="doc"> * houses a common lane part which contains the PLL and other common</i></td></tr>
<tr><th id="761">761</th><td><i class="doc"> * logic. CH0 common lane also contains the IOSF-SB logic for the</i></td></tr>
<tr><th id="762">762</th><td><i class="doc"> * Common Register Interface (CRI) ie. the DPIO registers. CRI clock</i></td></tr>
<tr><th id="763">763</th><td><i class="doc"> * must be running when any DPIO registers are accessed.</i></td></tr>
<tr><th id="764">764</th><td><i class="doc"> *</i></td></tr>
<tr><th id="765">765</th><td><i class="doc"> * In addition to having their own registers, the PHYs are also</i></td></tr>
<tr><th id="766">766</th><td><i class="doc"> * controlled through some dedicated signals from the display</i></td></tr>
<tr><th id="767">767</th><td><i class="doc"> * controller. These include PLL reference clock enable, PLL enable,</i></td></tr>
<tr><th id="768">768</th><td><i class="doc"> * and CRI clock selection, for example.</i></td></tr>
<tr><th id="769">769</th><td><i class="doc"> *</i></td></tr>
<tr><th id="770">770</th><td><i class="doc"> * Eeach channel also has two splines (also called data lanes), and</i></td></tr>
<tr><th id="771">771</th><td><i class="doc"> * each spline is made up of one Physical Access Coding Sub-Layer</i></td></tr>
<tr><th id="772">772</th><td><i class="doc"> * (PCS) block and two TX lanes. So each channel has two PCS blocks</i></td></tr>
<tr><th id="773">773</th><td><i class="doc"> * and four TX lanes. The TX lanes are used as DP lanes or TMDS</i></td></tr>
<tr><th id="774">774</th><td><i class="doc"> * data/clock pairs depending on the output type.</i></td></tr>
<tr><th id="775">775</th><td><i class="doc"> *</i></td></tr>
<tr><th id="776">776</th><td><i class="doc"> * Additionally the PHY also contains an AUX lane with AUX blocks</i></td></tr>
<tr><th id="777">777</th><td><i class="doc"> * for each channel. This is used for DP AUX communication, but</i></td></tr>
<tr><th id="778">778</th><td><i class="doc"> * this fact isn't really relevant for the driver since AUX is</i></td></tr>
<tr><th id="779">779</th><td><i class="doc"> * controlled from the display controller side. No DPIO registers</i></td></tr>
<tr><th id="780">780</th><td><i class="doc"> * need to be accessed during AUX communication,</i></td></tr>
<tr><th id="781">781</th><td><i class="doc"> *</i></td></tr>
<tr><th id="782">782</th><td><i class="doc"> * Generally on VLV/CHV the common lane corresponds to the pipe and</i></td></tr>
<tr><th id="783">783</th><td><i class="doc"> * the spline (PCS/TX) corresponds to the port.</i></td></tr>
<tr><th id="784">784</th><td><i class="doc"> *</i></td></tr>
<tr><th id="785">785</th><td><i class="doc"> * For dual channel PHY (VLV/CHV):</i></td></tr>
<tr><th id="786">786</th><td><i class="doc"> *</i></td></tr>
<tr><th id="787">787</th><td><i class="doc"> *  pipe A == CMN/PLL/REF CH0</i></td></tr>
<tr><th id="788">788</th><td><i class="doc"> *</i></td></tr>
<tr><th id="789">789</th><td><i class="doc"> *  pipe B == CMN/PLL/REF CH1</i></td></tr>
<tr><th id="790">790</th><td><i class="doc"> *</i></td></tr>
<tr><th id="791">791</th><td><i class="doc"> *  port B == PCS/TX CH0</i></td></tr>
<tr><th id="792">792</th><td><i class="doc"> *</i></td></tr>
<tr><th id="793">793</th><td><i class="doc"> *  port C == PCS/TX CH1</i></td></tr>
<tr><th id="794">794</th><td><i class="doc"> *</i></td></tr>
<tr><th id="795">795</th><td><i class="doc"> * This is especially important when we cross the streams</i></td></tr>
<tr><th id="796">796</th><td><i class="doc"> * ie. drive port B with pipe B, or port C with pipe A.</i></td></tr>
<tr><th id="797">797</th><td><i class="doc"> *</i></td></tr>
<tr><th id="798">798</th><td><i class="doc"> * For single channel PHY (CHV):</i></td></tr>
<tr><th id="799">799</th><td><i class="doc"> *</i></td></tr>
<tr><th id="800">800</th><td><i class="doc"> *  pipe C == CMN/PLL/REF CH0</i></td></tr>
<tr><th id="801">801</th><td><i class="doc"> *</i></td></tr>
<tr><th id="802">802</th><td><i class="doc"> *  port D == PCS/TX CH0</i></td></tr>
<tr><th id="803">803</th><td><i class="doc"> *</i></td></tr>
<tr><th id="804">804</th><td><i class="doc"> * On BXT the entire PHY channel corresponds to the port. That means</i></td></tr>
<tr><th id="805">805</th><td><i class="doc"> * the PLL is also now associated with the port rather than the pipe,</i></td></tr>
<tr><th id="806">806</th><td><i class="doc"> * and so the clock needs to be routed to the appropriate transcoder.</i></td></tr>
<tr><th id="807">807</th><td><i class="doc"> * Port A PLL is directly connected to transcoder EDP and port B/C</i></td></tr>
<tr><th id="808">808</th><td><i class="doc"> * PLLs can be routed to any transcoder A/B/C.</i></td></tr>
<tr><th id="809">809</th><td><i class="doc"> *</i></td></tr>
<tr><th id="810">810</th><td><i class="doc"> * Note: DDI0 is digital port B, DD1 is digital port C, and DDI2 is</i></td></tr>
<tr><th id="811">811</th><td><i class="doc"> * digital port D (CHV) or port A (BXT).</i></td></tr>
<tr><th id="812">812</th><td><i class="doc"> */</i></td></tr>
<tr><th id="813">813</th><td><i>/*</i></td></tr>
<tr><th id="814">814</th><td><i> * Dual channel PHY (VLV/CHV/BXT)</i></td></tr>
<tr><th id="815">815</th><td><i> * ---------------------------------</i></td></tr>
<tr><th id="816">816</th><td><i> * |      CH0      |      CH1      |</i></td></tr>
<tr><th id="817">817</th><td><i> * |  CMN/PLL/REF  |  CMN/PLL/REF  |</i></td></tr>
<tr><th id="818">818</th><td><i> * |---------------|---------------| Display PHY</i></td></tr>
<tr><th id="819">819</th><td><i> * | PCS01 | PCS23 | PCS01 | PCS23 |</i></td></tr>
<tr><th id="820">820</th><td><i> * |-------|-------|-------|-------|</i></td></tr>
<tr><th id="821">821</th><td><i> * |TX0|TX1|TX2|TX3|TX0|TX1|TX2|TX3|</i></td></tr>
<tr><th id="822">822</th><td><i> * ---------------------------------</i></td></tr>
<tr><th id="823">823</th><td><i> * |     DDI0      |     DDI1      | DP/HDMI ports</i></td></tr>
<tr><th id="824">824</th><td><i> * ---------------------------------</i></td></tr>
<tr><th id="825">825</th><td><i> *</i></td></tr>
<tr><th id="826">826</th><td><i> * Single channel PHY (CHV/BXT)</i></td></tr>
<tr><th id="827">827</th><td><i> * -----------------</i></td></tr>
<tr><th id="828">828</th><td><i> * |      CH0      |</i></td></tr>
<tr><th id="829">829</th><td><i> * |  CMN/PLL/REF  |</i></td></tr>
<tr><th id="830">830</th><td><i> * |---------------| Display PHY</i></td></tr>
<tr><th id="831">831</th><td><i> * | PCS01 | PCS23 |</i></td></tr>
<tr><th id="832">832</th><td><i> * |-------|-------|</i></td></tr>
<tr><th id="833">833</th><td><i> * |TX0|TX1|TX2|TX3|</i></td></tr>
<tr><th id="834">834</th><td><i> * -----------------</i></td></tr>
<tr><th id="835">835</th><td><i> * |     DDI2      | DP/HDMI port</i></td></tr>
<tr><th id="836">836</th><td><i> * -----------------</i></td></tr>
<tr><th id="837">837</th><td><i> */</i></td></tr>
<tr><th id="838">838</th><td><u>#define <dfn class="macro" id="_M/DPIO_DEVFN" data-ref="_M/DPIO_DEVFN">DPIO_DEVFN</dfn>			0</u></td></tr>
<tr><th id="839">839</th><td></td></tr>
<tr><th id="840">840</th><td><u>#define <dfn class="macro" id="_M/DPIO_CTL" data-ref="_M/DPIO_CTL">DPIO_CTL</dfn>			(VLV_DISPLAY_BASE + 0x2110)</u></td></tr>
<tr><th id="841">841</th><td><u>#define  <dfn class="macro" id="_M/DPIO_MODSEL1" data-ref="_M/DPIO_MODSEL1">DPIO_MODSEL1</dfn>			(1&lt;&lt;3) /* if ref clk b == 27 */</u></td></tr>
<tr><th id="842">842</th><td><u>#define  <dfn class="macro" id="_M/DPIO_MODSEL0" data-ref="_M/DPIO_MODSEL0">DPIO_MODSEL0</dfn>			(1&lt;&lt;2) /* if ref clk a == 27 */</u></td></tr>
<tr><th id="843">843</th><td><u>#define  <dfn class="macro" id="_M/DPIO_SFR_BYPASS" data-ref="_M/DPIO_SFR_BYPASS">DPIO_SFR_BYPASS</dfn>		(1&lt;&lt;1)</u></td></tr>
<tr><th id="844">844</th><td><u>#define  <dfn class="macro" id="_M/DPIO_CMNRST" data-ref="_M/DPIO_CMNRST">DPIO_CMNRST</dfn>			(1&lt;&lt;0)</u></td></tr>
<tr><th id="845">845</th><td></td></tr>
<tr><th id="846">846</th><td><u>#define <dfn class="macro" id="_M/DPIO_PHY" data-ref="_M/DPIO_PHY">DPIO_PHY</dfn>(pipe)			((pipe) &gt;&gt; 1)</u></td></tr>
<tr><th id="847">847</th><td><u>#define <dfn class="macro" id="_M/DPIO_PHY_IOSF_PORT" data-ref="_M/DPIO_PHY_IOSF_PORT">DPIO_PHY_IOSF_PORT</dfn>(phy)		(dev_priv-&gt;dpio_phy_iosf_port[phy])</u></td></tr>
<tr><th id="848">848</th><td></td></tr>
<tr><th id="849">849</th><td><i>/*</i></td></tr>
<tr><th id="850">850</th><td><i> * Per pipe/PLL DPIO regs</i></td></tr>
<tr><th id="851">851</th><td><i> */</i></td></tr>
<tr><th id="852">852</th><td><u>#define <dfn class="macro" id="_M/_VLV_PLL_DW3_CH0" data-ref="_M/_VLV_PLL_DW3_CH0">_VLV_PLL_DW3_CH0</dfn>		0x800c</u></td></tr>
<tr><th id="853">853</th><td><u>#define   <dfn class="macro" id="_M/DPIO_POST_DIV_SHIFT" data-ref="_M/DPIO_POST_DIV_SHIFT">DPIO_POST_DIV_SHIFT</dfn>		(28) /* 3 bits */</u></td></tr>
<tr><th id="854">854</th><td><u>#define   <dfn class="macro" id="_M/DPIO_POST_DIV_DAC" data-ref="_M/DPIO_POST_DIV_DAC">DPIO_POST_DIV_DAC</dfn>		0</u></td></tr>
<tr><th id="855">855</th><td><u>#define   <dfn class="macro" id="_M/DPIO_POST_DIV_HDMIDP" data-ref="_M/DPIO_POST_DIV_HDMIDP">DPIO_POST_DIV_HDMIDP</dfn>		1 /* DAC 225-400M rate */</u></td></tr>
<tr><th id="856">856</th><td><u>#define   <dfn class="macro" id="_M/DPIO_POST_DIV_LVDS1" data-ref="_M/DPIO_POST_DIV_LVDS1">DPIO_POST_DIV_LVDS1</dfn>		2</u></td></tr>
<tr><th id="857">857</th><td><u>#define   <dfn class="macro" id="_M/DPIO_POST_DIV_LVDS2" data-ref="_M/DPIO_POST_DIV_LVDS2">DPIO_POST_DIV_LVDS2</dfn>		3</u></td></tr>
<tr><th id="858">858</th><td><u>#define   <dfn class="macro" id="_M/DPIO_K_SHIFT" data-ref="_M/DPIO_K_SHIFT">DPIO_K_SHIFT</dfn>			(24) /* 4 bits */</u></td></tr>
<tr><th id="859">859</th><td><u>#define   <dfn class="macro" id="_M/DPIO_P1_SHIFT" data-ref="_M/DPIO_P1_SHIFT">DPIO_P1_SHIFT</dfn>			(21) /* 3 bits */</u></td></tr>
<tr><th id="860">860</th><td><u>#define   <dfn class="macro" id="_M/DPIO_P2_SHIFT" data-ref="_M/DPIO_P2_SHIFT">DPIO_P2_SHIFT</dfn>			(16) /* 5 bits */</u></td></tr>
<tr><th id="861">861</th><td><u>#define   <dfn class="macro" id="_M/DPIO_N_SHIFT" data-ref="_M/DPIO_N_SHIFT">DPIO_N_SHIFT</dfn>			(12) /* 4 bits */</u></td></tr>
<tr><th id="862">862</th><td><u>#define   <dfn class="macro" id="_M/DPIO_ENABLE_CALIBRATION" data-ref="_M/DPIO_ENABLE_CALIBRATION">DPIO_ENABLE_CALIBRATION</dfn>	(1&lt;&lt;11)</u></td></tr>
<tr><th id="863">863</th><td><u>#define   <dfn class="macro" id="_M/DPIO_M1DIV_SHIFT" data-ref="_M/DPIO_M1DIV_SHIFT">DPIO_M1DIV_SHIFT</dfn>		(8) /* 3 bits */</u></td></tr>
<tr><th id="864">864</th><td><u>#define   <dfn class="macro" id="_M/DPIO_M2DIV_MASK" data-ref="_M/DPIO_M2DIV_MASK">DPIO_M2DIV_MASK</dfn>		0xff</u></td></tr>
<tr><th id="865">865</th><td><u>#define <dfn class="macro" id="_M/_VLV_PLL_DW3_CH1" data-ref="_M/_VLV_PLL_DW3_CH1">_VLV_PLL_DW3_CH1</dfn>		0x802c</u></td></tr>
<tr><th id="866">866</th><td><u>#define <dfn class="macro" id="_M/VLV_PLL_DW3" data-ref="_M/VLV_PLL_DW3">VLV_PLL_DW3</dfn>(ch) _PIPE(ch, _VLV_PLL_DW3_CH0, _VLV_PLL_DW3_CH1)</u></td></tr>
<tr><th id="867">867</th><td></td></tr>
<tr><th id="868">868</th><td><u>#define <dfn class="macro" id="_M/_VLV_PLL_DW5_CH0" data-ref="_M/_VLV_PLL_DW5_CH0">_VLV_PLL_DW5_CH0</dfn>		0x8014</u></td></tr>
<tr><th id="869">869</th><td><u>#define   <dfn class="macro" id="_M/DPIO_REFSEL_OVERRIDE" data-ref="_M/DPIO_REFSEL_OVERRIDE">DPIO_REFSEL_OVERRIDE</dfn>		27</u></td></tr>
<tr><th id="870">870</th><td><u>#define   <dfn class="macro" id="_M/DPIO_PLL_MODESEL_SHIFT" data-ref="_M/DPIO_PLL_MODESEL_SHIFT">DPIO_PLL_MODESEL_SHIFT</dfn>	24 /* 3 bits */</u></td></tr>
<tr><th id="871">871</th><td><u>#define   <dfn class="macro" id="_M/DPIO_BIAS_CURRENT_CTL_SHIFT" data-ref="_M/DPIO_BIAS_CURRENT_CTL_SHIFT">DPIO_BIAS_CURRENT_CTL_SHIFT</dfn>	21 /* 3 bits, always 0x7 */</u></td></tr>
<tr><th id="872">872</th><td><u>#define   <dfn class="macro" id="_M/DPIO_PLL_REFCLK_SEL_SHIFT" data-ref="_M/DPIO_PLL_REFCLK_SEL_SHIFT">DPIO_PLL_REFCLK_SEL_SHIFT</dfn>	16 /* 2 bits */</u></td></tr>
<tr><th id="873">873</th><td><u>#define   <dfn class="macro" id="_M/DPIO_PLL_REFCLK_SEL_MASK" data-ref="_M/DPIO_PLL_REFCLK_SEL_MASK">DPIO_PLL_REFCLK_SEL_MASK</dfn>	3</u></td></tr>
<tr><th id="874">874</th><td><u>#define   <dfn class="macro" id="_M/DPIO_DRIVER_CTL_SHIFT" data-ref="_M/DPIO_DRIVER_CTL_SHIFT">DPIO_DRIVER_CTL_SHIFT</dfn>		12 /* always set to 0x8 */</u></td></tr>
<tr><th id="875">875</th><td><u>#define   <dfn class="macro" id="_M/DPIO_CLK_BIAS_CTL_SHIFT" data-ref="_M/DPIO_CLK_BIAS_CTL_SHIFT">DPIO_CLK_BIAS_CTL_SHIFT</dfn>	8 /* always set to 0x5 */</u></td></tr>
<tr><th id="876">876</th><td><u>#define <dfn class="macro" id="_M/_VLV_PLL_DW5_CH1" data-ref="_M/_VLV_PLL_DW5_CH1">_VLV_PLL_DW5_CH1</dfn>		0x8034</u></td></tr>
<tr><th id="877">877</th><td><u>#define <dfn class="macro" id="_M/VLV_PLL_DW5" data-ref="_M/VLV_PLL_DW5">VLV_PLL_DW5</dfn>(ch) _PIPE(ch, _VLV_PLL_DW5_CH0, _VLV_PLL_DW5_CH1)</u></td></tr>
<tr><th id="878">878</th><td></td></tr>
<tr><th id="879">879</th><td><u>#define <dfn class="macro" id="_M/_VLV_PLL_DW7_CH0" data-ref="_M/_VLV_PLL_DW7_CH0">_VLV_PLL_DW7_CH0</dfn>		0x801c</u></td></tr>
<tr><th id="880">880</th><td><u>#define <dfn class="macro" id="_M/_VLV_PLL_DW7_CH1" data-ref="_M/_VLV_PLL_DW7_CH1">_VLV_PLL_DW7_CH1</dfn>		0x803c</u></td></tr>
<tr><th id="881">881</th><td><u>#define <dfn class="macro" id="_M/VLV_PLL_DW7" data-ref="_M/VLV_PLL_DW7">VLV_PLL_DW7</dfn>(ch) _PIPE(ch, _VLV_PLL_DW7_CH0, _VLV_PLL_DW7_CH1)</u></td></tr>
<tr><th id="882">882</th><td></td></tr>
<tr><th id="883">883</th><td><u>#define <dfn class="macro" id="_M/_VLV_PLL_DW8_CH0" data-ref="_M/_VLV_PLL_DW8_CH0">_VLV_PLL_DW8_CH0</dfn>		0x8040</u></td></tr>
<tr><th id="884">884</th><td><u>#define <dfn class="macro" id="_M/_VLV_PLL_DW8_CH1" data-ref="_M/_VLV_PLL_DW8_CH1">_VLV_PLL_DW8_CH1</dfn>		0x8060</u></td></tr>
<tr><th id="885">885</th><td><u>#define <dfn class="macro" id="_M/VLV_PLL_DW8" data-ref="_M/VLV_PLL_DW8">VLV_PLL_DW8</dfn>(ch) _PIPE(ch, _VLV_PLL_DW8_CH0, _VLV_PLL_DW8_CH1)</u></td></tr>
<tr><th id="886">886</th><td></td></tr>
<tr><th id="887">887</th><td><u>#define <dfn class="macro" id="_M/VLV_PLL_DW9_BCAST" data-ref="_M/VLV_PLL_DW9_BCAST">VLV_PLL_DW9_BCAST</dfn>		0xc044</u></td></tr>
<tr><th id="888">888</th><td><u>#define <dfn class="macro" id="_M/_VLV_PLL_DW9_CH0" data-ref="_M/_VLV_PLL_DW9_CH0">_VLV_PLL_DW9_CH0</dfn>		0x8044</u></td></tr>
<tr><th id="889">889</th><td><u>#define <dfn class="macro" id="_M/_VLV_PLL_DW9_CH1" data-ref="_M/_VLV_PLL_DW9_CH1">_VLV_PLL_DW9_CH1</dfn>		0x8064</u></td></tr>
<tr><th id="890">890</th><td><u>#define <dfn class="macro" id="_M/VLV_PLL_DW9" data-ref="_M/VLV_PLL_DW9">VLV_PLL_DW9</dfn>(ch) _PIPE(ch, _VLV_PLL_DW9_CH0, _VLV_PLL_DW9_CH1)</u></td></tr>
<tr><th id="891">891</th><td></td></tr>
<tr><th id="892">892</th><td><u>#define <dfn class="macro" id="_M/_VLV_PLL_DW10_CH0" data-ref="_M/_VLV_PLL_DW10_CH0">_VLV_PLL_DW10_CH0</dfn>		0x8048</u></td></tr>
<tr><th id="893">893</th><td><u>#define <dfn class="macro" id="_M/_VLV_PLL_DW10_CH1" data-ref="_M/_VLV_PLL_DW10_CH1">_VLV_PLL_DW10_CH1</dfn>		0x8068</u></td></tr>
<tr><th id="894">894</th><td><u>#define <dfn class="macro" id="_M/VLV_PLL_DW10" data-ref="_M/VLV_PLL_DW10">VLV_PLL_DW10</dfn>(ch) _PIPE(ch, _VLV_PLL_DW10_CH0, _VLV_PLL_DW10_CH1)</u></td></tr>
<tr><th id="895">895</th><td></td></tr>
<tr><th id="896">896</th><td><u>#define <dfn class="macro" id="_M/_VLV_PLL_DW11_CH0" data-ref="_M/_VLV_PLL_DW11_CH0">_VLV_PLL_DW11_CH0</dfn>		0x804c</u></td></tr>
<tr><th id="897">897</th><td><u>#define <dfn class="macro" id="_M/_VLV_PLL_DW11_CH1" data-ref="_M/_VLV_PLL_DW11_CH1">_VLV_PLL_DW11_CH1</dfn>		0x806c</u></td></tr>
<tr><th id="898">898</th><td><u>#define <dfn class="macro" id="_M/VLV_PLL_DW11" data-ref="_M/VLV_PLL_DW11">VLV_PLL_DW11</dfn>(ch) _PIPE(ch, _VLV_PLL_DW11_CH0, _VLV_PLL_DW11_CH1)</u></td></tr>
<tr><th id="899">899</th><td></td></tr>
<tr><th id="900">900</th><td><i>/* Spec for ref block start counts at DW10 */</i></td></tr>
<tr><th id="901">901</th><td><u>#define <dfn class="macro" id="_M/VLV_REF_DW13" data-ref="_M/VLV_REF_DW13">VLV_REF_DW13</dfn>			0x80ac</u></td></tr>
<tr><th id="902">902</th><td></td></tr>
<tr><th id="903">903</th><td><u>#define <dfn class="macro" id="_M/VLV_CMN_DW0" data-ref="_M/VLV_CMN_DW0">VLV_CMN_DW0</dfn>			0x8100</u></td></tr>
<tr><th id="904">904</th><td></td></tr>
<tr><th id="905">905</th><td><i>/*</i></td></tr>
<tr><th id="906">906</th><td><i> * Per DDI channel DPIO regs</i></td></tr>
<tr><th id="907">907</th><td><i> */</i></td></tr>
<tr><th id="908">908</th><td></td></tr>
<tr><th id="909">909</th><td><u>#define <dfn class="macro" id="_M/_VLV_PCS_DW0_CH0" data-ref="_M/_VLV_PCS_DW0_CH0">_VLV_PCS_DW0_CH0</dfn>		0x8200</u></td></tr>
<tr><th id="910">910</th><td><u>#define <dfn class="macro" id="_M/_VLV_PCS_DW0_CH1" data-ref="_M/_VLV_PCS_DW0_CH1">_VLV_PCS_DW0_CH1</dfn>		0x8400</u></td></tr>
<tr><th id="911">911</th><td><u>#define   <dfn class="macro" id="_M/DPIO_PCS_TX_LANE2_RESET" data-ref="_M/DPIO_PCS_TX_LANE2_RESET">DPIO_PCS_TX_LANE2_RESET</dfn>	(1&lt;&lt;16)</u></td></tr>
<tr><th id="912">912</th><td><u>#define   <dfn class="macro" id="_M/DPIO_PCS_TX_LANE1_RESET" data-ref="_M/DPIO_PCS_TX_LANE1_RESET">DPIO_PCS_TX_LANE1_RESET</dfn>	(1&lt;&lt;7)</u></td></tr>
<tr><th id="913">913</th><td><u>#define   <dfn class="macro" id="_M/DPIO_LEFT_TXFIFO_RST_MASTER2" data-ref="_M/DPIO_LEFT_TXFIFO_RST_MASTER2">DPIO_LEFT_TXFIFO_RST_MASTER2</dfn>	(1&lt;&lt;4)</u></td></tr>
<tr><th id="914">914</th><td><u>#define   <dfn class="macro" id="_M/DPIO_RIGHT_TXFIFO_RST_MASTER2" data-ref="_M/DPIO_RIGHT_TXFIFO_RST_MASTER2">DPIO_RIGHT_TXFIFO_RST_MASTER2</dfn>	(1&lt;&lt;3)</u></td></tr>
<tr><th id="915">915</th><td><u>#define <dfn class="macro" id="_M/VLV_PCS_DW0" data-ref="_M/VLV_PCS_DW0">VLV_PCS_DW0</dfn>(ch) _PORT(ch, _VLV_PCS_DW0_CH0, _VLV_PCS_DW0_CH1)</u></td></tr>
<tr><th id="916">916</th><td></td></tr>
<tr><th id="917">917</th><td><u>#define <dfn class="macro" id="_M/_VLV_PCS01_DW0_CH0" data-ref="_M/_VLV_PCS01_DW0_CH0">_VLV_PCS01_DW0_CH0</dfn>		0x200</u></td></tr>
<tr><th id="918">918</th><td><u>#define <dfn class="macro" id="_M/_VLV_PCS23_DW0_CH0" data-ref="_M/_VLV_PCS23_DW0_CH0">_VLV_PCS23_DW0_CH0</dfn>		0x400</u></td></tr>
<tr><th id="919">919</th><td><u>#define <dfn class="macro" id="_M/_VLV_PCS01_DW0_CH1" data-ref="_M/_VLV_PCS01_DW0_CH1">_VLV_PCS01_DW0_CH1</dfn>		0x2600</u></td></tr>
<tr><th id="920">920</th><td><u>#define <dfn class="macro" id="_M/_VLV_PCS23_DW0_CH1" data-ref="_M/_VLV_PCS23_DW0_CH1">_VLV_PCS23_DW0_CH1</dfn>		0x2800</u></td></tr>
<tr><th id="921">921</th><td><u>#define <dfn class="macro" id="_M/VLV_PCS01_DW0" data-ref="_M/VLV_PCS01_DW0">VLV_PCS01_DW0</dfn>(ch) _PORT(ch, _VLV_PCS01_DW0_CH0, _VLV_PCS01_DW0_CH1)</u></td></tr>
<tr><th id="922">922</th><td><u>#define <dfn class="macro" id="_M/VLV_PCS23_DW0" data-ref="_M/VLV_PCS23_DW0">VLV_PCS23_DW0</dfn>(ch) _PORT(ch, _VLV_PCS23_DW0_CH0, _VLV_PCS23_DW0_CH1)</u></td></tr>
<tr><th id="923">923</th><td></td></tr>
<tr><th id="924">924</th><td><u>#define <dfn class="macro" id="_M/_VLV_PCS_DW1_CH0" data-ref="_M/_VLV_PCS_DW1_CH0">_VLV_PCS_DW1_CH0</dfn>		0x8204</u></td></tr>
<tr><th id="925">925</th><td><u>#define <dfn class="macro" id="_M/_VLV_PCS_DW1_CH1" data-ref="_M/_VLV_PCS_DW1_CH1">_VLV_PCS_DW1_CH1</dfn>		0x8404</u></td></tr>
<tr><th id="926">926</th><td><u>#define   <dfn class="macro" id="_M/CHV_PCS_REQ_SOFTRESET_EN" data-ref="_M/CHV_PCS_REQ_SOFTRESET_EN">CHV_PCS_REQ_SOFTRESET_EN</dfn>	(1&lt;&lt;23)</u></td></tr>
<tr><th id="927">927</th><td><u>#define   <dfn class="macro" id="_M/DPIO_PCS_CLK_CRI_RXEB_EIOS_EN" data-ref="_M/DPIO_PCS_CLK_CRI_RXEB_EIOS_EN">DPIO_PCS_CLK_CRI_RXEB_EIOS_EN</dfn>	(1&lt;&lt;22)</u></td></tr>
<tr><th id="928">928</th><td><u>#define   <dfn class="macro" id="_M/DPIO_PCS_CLK_CRI_RXDIGFILTSG_EN" data-ref="_M/DPIO_PCS_CLK_CRI_RXDIGFILTSG_EN">DPIO_PCS_CLK_CRI_RXDIGFILTSG_EN</dfn> (1&lt;&lt;21)</u></td></tr>
<tr><th id="929">929</th><td><u>#define   <dfn class="macro" id="_M/DPIO_PCS_CLK_DATAWIDTH_SHIFT" data-ref="_M/DPIO_PCS_CLK_DATAWIDTH_SHIFT">DPIO_PCS_CLK_DATAWIDTH_SHIFT</dfn>	(6)</u></td></tr>
<tr><th id="930">930</th><td><u>#define   <dfn class="macro" id="_M/DPIO_PCS_CLK_SOFT_RESET" data-ref="_M/DPIO_PCS_CLK_SOFT_RESET">DPIO_PCS_CLK_SOFT_RESET</dfn>	(1&lt;&lt;5)</u></td></tr>
<tr><th id="931">931</th><td><u>#define <dfn class="macro" id="_M/VLV_PCS_DW1" data-ref="_M/VLV_PCS_DW1">VLV_PCS_DW1</dfn>(ch) _PORT(ch, _VLV_PCS_DW1_CH0, _VLV_PCS_DW1_CH1)</u></td></tr>
<tr><th id="932">932</th><td></td></tr>
<tr><th id="933">933</th><td><u>#define <dfn class="macro" id="_M/_VLV_PCS01_DW1_CH0" data-ref="_M/_VLV_PCS01_DW1_CH0">_VLV_PCS01_DW1_CH0</dfn>		0x204</u></td></tr>
<tr><th id="934">934</th><td><u>#define <dfn class="macro" id="_M/_VLV_PCS23_DW1_CH0" data-ref="_M/_VLV_PCS23_DW1_CH0">_VLV_PCS23_DW1_CH0</dfn>		0x404</u></td></tr>
<tr><th id="935">935</th><td><u>#define <dfn class="macro" id="_M/_VLV_PCS01_DW1_CH1" data-ref="_M/_VLV_PCS01_DW1_CH1">_VLV_PCS01_DW1_CH1</dfn>		0x2604</u></td></tr>
<tr><th id="936">936</th><td><u>#define <dfn class="macro" id="_M/_VLV_PCS23_DW1_CH1" data-ref="_M/_VLV_PCS23_DW1_CH1">_VLV_PCS23_DW1_CH1</dfn>		0x2804</u></td></tr>
<tr><th id="937">937</th><td><u>#define <dfn class="macro" id="_M/VLV_PCS01_DW1" data-ref="_M/VLV_PCS01_DW1">VLV_PCS01_DW1</dfn>(ch) _PORT(ch, _VLV_PCS01_DW1_CH0, _VLV_PCS01_DW1_CH1)</u></td></tr>
<tr><th id="938">938</th><td><u>#define <dfn class="macro" id="_M/VLV_PCS23_DW1" data-ref="_M/VLV_PCS23_DW1">VLV_PCS23_DW1</dfn>(ch) _PORT(ch, _VLV_PCS23_DW1_CH0, _VLV_PCS23_DW1_CH1)</u></td></tr>
<tr><th id="939">939</th><td></td></tr>
<tr><th id="940">940</th><td><u>#define <dfn class="macro" id="_M/_VLV_PCS_DW8_CH0" data-ref="_M/_VLV_PCS_DW8_CH0">_VLV_PCS_DW8_CH0</dfn>		0x8220</u></td></tr>
<tr><th id="941">941</th><td><u>#define <dfn class="macro" id="_M/_VLV_PCS_DW8_CH1" data-ref="_M/_VLV_PCS_DW8_CH1">_VLV_PCS_DW8_CH1</dfn>		0x8420</u></td></tr>
<tr><th id="942">942</th><td><u>#define   <dfn class="macro" id="_M/CHV_PCS_USEDCLKCHANNEL_OVRRIDE" data-ref="_M/CHV_PCS_USEDCLKCHANNEL_OVRRIDE">CHV_PCS_USEDCLKCHANNEL_OVRRIDE</dfn>	(1 &lt;&lt; 20)</u></td></tr>
<tr><th id="943">943</th><td><u>#define   <dfn class="macro" id="_M/CHV_PCS_USEDCLKCHANNEL" data-ref="_M/CHV_PCS_USEDCLKCHANNEL">CHV_PCS_USEDCLKCHANNEL</dfn>		(1 &lt;&lt; 21)</u></td></tr>
<tr><th id="944">944</th><td><u>#define <dfn class="macro" id="_M/VLV_PCS_DW8" data-ref="_M/VLV_PCS_DW8">VLV_PCS_DW8</dfn>(ch) _PORT(ch, _VLV_PCS_DW8_CH0, _VLV_PCS_DW8_CH1)</u></td></tr>
<tr><th id="945">945</th><td></td></tr>
<tr><th id="946">946</th><td><u>#define <dfn class="macro" id="_M/_VLV_PCS01_DW8_CH0" data-ref="_M/_VLV_PCS01_DW8_CH0">_VLV_PCS01_DW8_CH0</dfn>		0x0220</u></td></tr>
<tr><th id="947">947</th><td><u>#define <dfn class="macro" id="_M/_VLV_PCS23_DW8_CH0" data-ref="_M/_VLV_PCS23_DW8_CH0">_VLV_PCS23_DW8_CH0</dfn>		0x0420</u></td></tr>
<tr><th id="948">948</th><td><u>#define <dfn class="macro" id="_M/_VLV_PCS01_DW8_CH1" data-ref="_M/_VLV_PCS01_DW8_CH1">_VLV_PCS01_DW8_CH1</dfn>		0x2620</u></td></tr>
<tr><th id="949">949</th><td><u>#define <dfn class="macro" id="_M/_VLV_PCS23_DW8_CH1" data-ref="_M/_VLV_PCS23_DW8_CH1">_VLV_PCS23_DW8_CH1</dfn>		0x2820</u></td></tr>
<tr><th id="950">950</th><td><u>#define <dfn class="macro" id="_M/VLV_PCS01_DW8" data-ref="_M/VLV_PCS01_DW8">VLV_PCS01_DW8</dfn>(port) _PORT(port, _VLV_PCS01_DW8_CH0, _VLV_PCS01_DW8_CH1)</u></td></tr>
<tr><th id="951">951</th><td><u>#define <dfn class="macro" id="_M/VLV_PCS23_DW8" data-ref="_M/VLV_PCS23_DW8">VLV_PCS23_DW8</dfn>(port) _PORT(port, _VLV_PCS23_DW8_CH0, _VLV_PCS23_DW8_CH1)</u></td></tr>
<tr><th id="952">952</th><td></td></tr>
<tr><th id="953">953</th><td><u>#define <dfn class="macro" id="_M/_VLV_PCS_DW9_CH0" data-ref="_M/_VLV_PCS_DW9_CH0">_VLV_PCS_DW9_CH0</dfn>		0x8224</u></td></tr>
<tr><th id="954">954</th><td><u>#define <dfn class="macro" id="_M/_VLV_PCS_DW9_CH1" data-ref="_M/_VLV_PCS_DW9_CH1">_VLV_PCS_DW9_CH1</dfn>		0x8424</u></td></tr>
<tr><th id="955">955</th><td><u>#define   <dfn class="macro" id="_M/DPIO_PCS_TX2MARGIN_MASK" data-ref="_M/DPIO_PCS_TX2MARGIN_MASK">DPIO_PCS_TX2MARGIN_MASK</dfn>	(0x7&lt;&lt;13)</u></td></tr>
<tr><th id="956">956</th><td><u>#define   <dfn class="macro" id="_M/DPIO_PCS_TX2MARGIN_000" data-ref="_M/DPIO_PCS_TX2MARGIN_000">DPIO_PCS_TX2MARGIN_000</dfn>	(0&lt;&lt;13)</u></td></tr>
<tr><th id="957">957</th><td><u>#define   <dfn class="macro" id="_M/DPIO_PCS_TX2MARGIN_101" data-ref="_M/DPIO_PCS_TX2MARGIN_101">DPIO_PCS_TX2MARGIN_101</dfn>	(1&lt;&lt;13)</u></td></tr>
<tr><th id="958">958</th><td><u>#define   <dfn class="macro" id="_M/DPIO_PCS_TX1MARGIN_MASK" data-ref="_M/DPIO_PCS_TX1MARGIN_MASK">DPIO_PCS_TX1MARGIN_MASK</dfn>	(0x7&lt;&lt;10)</u></td></tr>
<tr><th id="959">959</th><td><u>#define   <dfn class="macro" id="_M/DPIO_PCS_TX1MARGIN_000" data-ref="_M/DPIO_PCS_TX1MARGIN_000">DPIO_PCS_TX1MARGIN_000</dfn>	(0&lt;&lt;10)</u></td></tr>
<tr><th id="960">960</th><td><u>#define   <dfn class="macro" id="_M/DPIO_PCS_TX1MARGIN_101" data-ref="_M/DPIO_PCS_TX1MARGIN_101">DPIO_PCS_TX1MARGIN_101</dfn>	(1&lt;&lt;10)</u></td></tr>
<tr><th id="961">961</th><td><u>#define	<dfn class="macro" id="_M/VLV_PCS_DW9" data-ref="_M/VLV_PCS_DW9">VLV_PCS_DW9</dfn>(ch) _PORT(ch, _VLV_PCS_DW9_CH0, _VLV_PCS_DW9_CH1)</u></td></tr>
<tr><th id="962">962</th><td></td></tr>
<tr><th id="963">963</th><td><u>#define <dfn class="macro" id="_M/_VLV_PCS01_DW9_CH0" data-ref="_M/_VLV_PCS01_DW9_CH0">_VLV_PCS01_DW9_CH0</dfn>		0x224</u></td></tr>
<tr><th id="964">964</th><td><u>#define <dfn class="macro" id="_M/_VLV_PCS23_DW9_CH0" data-ref="_M/_VLV_PCS23_DW9_CH0">_VLV_PCS23_DW9_CH0</dfn>		0x424</u></td></tr>
<tr><th id="965">965</th><td><u>#define <dfn class="macro" id="_M/_VLV_PCS01_DW9_CH1" data-ref="_M/_VLV_PCS01_DW9_CH1">_VLV_PCS01_DW9_CH1</dfn>		0x2624</u></td></tr>
<tr><th id="966">966</th><td><u>#define <dfn class="macro" id="_M/_VLV_PCS23_DW9_CH1" data-ref="_M/_VLV_PCS23_DW9_CH1">_VLV_PCS23_DW9_CH1</dfn>		0x2824</u></td></tr>
<tr><th id="967">967</th><td><u>#define <dfn class="macro" id="_M/VLV_PCS01_DW9" data-ref="_M/VLV_PCS01_DW9">VLV_PCS01_DW9</dfn>(ch) _PORT(ch, _VLV_PCS01_DW9_CH0, _VLV_PCS01_DW9_CH1)</u></td></tr>
<tr><th id="968">968</th><td><u>#define <dfn class="macro" id="_M/VLV_PCS23_DW9" data-ref="_M/VLV_PCS23_DW9">VLV_PCS23_DW9</dfn>(ch) _PORT(ch, _VLV_PCS23_DW9_CH0, _VLV_PCS23_DW9_CH1)</u></td></tr>
<tr><th id="969">969</th><td></td></tr>
<tr><th id="970">970</th><td><u>#define <dfn class="macro" id="_M/_CHV_PCS_DW10_CH0" data-ref="_M/_CHV_PCS_DW10_CH0">_CHV_PCS_DW10_CH0</dfn>		0x8228</u></td></tr>
<tr><th id="971">971</th><td><u>#define <dfn class="macro" id="_M/_CHV_PCS_DW10_CH1" data-ref="_M/_CHV_PCS_DW10_CH1">_CHV_PCS_DW10_CH1</dfn>		0x8428</u></td></tr>
<tr><th id="972">972</th><td><u>#define   <dfn class="macro" id="_M/DPIO_PCS_SWING_CALC_TX0_TX2" data-ref="_M/DPIO_PCS_SWING_CALC_TX0_TX2">DPIO_PCS_SWING_CALC_TX0_TX2</dfn>	(1&lt;&lt;30)</u></td></tr>
<tr><th id="973">973</th><td><u>#define   <dfn class="macro" id="_M/DPIO_PCS_SWING_CALC_TX1_TX3" data-ref="_M/DPIO_PCS_SWING_CALC_TX1_TX3">DPIO_PCS_SWING_CALC_TX1_TX3</dfn>	(1&lt;&lt;31)</u></td></tr>
<tr><th id="974">974</th><td><u>#define   <dfn class="macro" id="_M/DPIO_PCS_TX2DEEMP_MASK" data-ref="_M/DPIO_PCS_TX2DEEMP_MASK">DPIO_PCS_TX2DEEMP_MASK</dfn>	(0xf&lt;&lt;24)</u></td></tr>
<tr><th id="975">975</th><td><u>#define   <dfn class="macro" id="_M/DPIO_PCS_TX2DEEMP_9P5" data-ref="_M/DPIO_PCS_TX2DEEMP_9P5">DPIO_PCS_TX2DEEMP_9P5</dfn>		(0&lt;&lt;24)</u></td></tr>
<tr><th id="976">976</th><td><u>#define   <dfn class="macro" id="_M/DPIO_PCS_TX2DEEMP_6P0" data-ref="_M/DPIO_PCS_TX2DEEMP_6P0">DPIO_PCS_TX2DEEMP_6P0</dfn>		(2&lt;&lt;24)</u></td></tr>
<tr><th id="977">977</th><td><u>#define   <dfn class="macro" id="_M/DPIO_PCS_TX1DEEMP_MASK" data-ref="_M/DPIO_PCS_TX1DEEMP_MASK">DPIO_PCS_TX1DEEMP_MASK</dfn>	(0xf&lt;&lt;16)</u></td></tr>
<tr><th id="978">978</th><td><u>#define   <dfn class="macro" id="_M/DPIO_PCS_TX1DEEMP_9P5" data-ref="_M/DPIO_PCS_TX1DEEMP_9P5">DPIO_PCS_TX1DEEMP_9P5</dfn>		(0&lt;&lt;16)</u></td></tr>
<tr><th id="979">979</th><td><u>#define   <dfn class="macro" id="_M/DPIO_PCS_TX1DEEMP_6P0" data-ref="_M/DPIO_PCS_TX1DEEMP_6P0">DPIO_PCS_TX1DEEMP_6P0</dfn>		(2&lt;&lt;16)</u></td></tr>
<tr><th id="980">980</th><td><u>#define <dfn class="macro" id="_M/CHV_PCS_DW10" data-ref="_M/CHV_PCS_DW10">CHV_PCS_DW10</dfn>(ch) _PORT(ch, _CHV_PCS_DW10_CH0, _CHV_PCS_DW10_CH1)</u></td></tr>
<tr><th id="981">981</th><td></td></tr>
<tr><th id="982">982</th><td><u>#define <dfn class="macro" id="_M/_VLV_PCS01_DW10_CH0" data-ref="_M/_VLV_PCS01_DW10_CH0">_VLV_PCS01_DW10_CH0</dfn>		0x0228</u></td></tr>
<tr><th id="983">983</th><td><u>#define <dfn class="macro" id="_M/_VLV_PCS23_DW10_CH0" data-ref="_M/_VLV_PCS23_DW10_CH0">_VLV_PCS23_DW10_CH0</dfn>		0x0428</u></td></tr>
<tr><th id="984">984</th><td><u>#define <dfn class="macro" id="_M/_VLV_PCS01_DW10_CH1" data-ref="_M/_VLV_PCS01_DW10_CH1">_VLV_PCS01_DW10_CH1</dfn>		0x2628</u></td></tr>
<tr><th id="985">985</th><td><u>#define <dfn class="macro" id="_M/_VLV_PCS23_DW10_CH1" data-ref="_M/_VLV_PCS23_DW10_CH1">_VLV_PCS23_DW10_CH1</dfn>		0x2828</u></td></tr>
<tr><th id="986">986</th><td><u>#define <dfn class="macro" id="_M/VLV_PCS01_DW10" data-ref="_M/VLV_PCS01_DW10">VLV_PCS01_DW10</dfn>(port) _PORT(port, _VLV_PCS01_DW10_CH0, _VLV_PCS01_DW10_CH1)</u></td></tr>
<tr><th id="987">987</th><td><u>#define <dfn class="macro" id="_M/VLV_PCS23_DW10" data-ref="_M/VLV_PCS23_DW10">VLV_PCS23_DW10</dfn>(port) _PORT(port, _VLV_PCS23_DW10_CH0, _VLV_PCS23_DW10_CH1)</u></td></tr>
<tr><th id="988">988</th><td></td></tr>
<tr><th id="989">989</th><td><u>#define <dfn class="macro" id="_M/_VLV_PCS_DW11_CH0" data-ref="_M/_VLV_PCS_DW11_CH0">_VLV_PCS_DW11_CH0</dfn>		0x822c</u></td></tr>
<tr><th id="990">990</th><td><u>#define <dfn class="macro" id="_M/_VLV_PCS_DW11_CH1" data-ref="_M/_VLV_PCS_DW11_CH1">_VLV_PCS_DW11_CH1</dfn>		0x842c</u></td></tr>
<tr><th id="991">991</th><td><u>#define   <dfn class="macro" id="_M/DPIO_TX2_STAGGER_MASK" data-ref="_M/DPIO_TX2_STAGGER_MASK">DPIO_TX2_STAGGER_MASK</dfn>(x)	((x)&lt;&lt;24)</u></td></tr>
<tr><th id="992">992</th><td><u>#define   <dfn class="macro" id="_M/DPIO_LANEDESKEW_STRAP_OVRD" data-ref="_M/DPIO_LANEDESKEW_STRAP_OVRD">DPIO_LANEDESKEW_STRAP_OVRD</dfn>	(1&lt;&lt;3)</u></td></tr>
<tr><th id="993">993</th><td><u>#define   <dfn class="macro" id="_M/DPIO_LEFT_TXFIFO_RST_MASTER" data-ref="_M/DPIO_LEFT_TXFIFO_RST_MASTER">DPIO_LEFT_TXFIFO_RST_MASTER</dfn>	(1&lt;&lt;1)</u></td></tr>
<tr><th id="994">994</th><td><u>#define   <dfn class="macro" id="_M/DPIO_RIGHT_TXFIFO_RST_MASTER" data-ref="_M/DPIO_RIGHT_TXFIFO_RST_MASTER">DPIO_RIGHT_TXFIFO_RST_MASTER</dfn>	(1&lt;&lt;0)</u></td></tr>
<tr><th id="995">995</th><td><u>#define <dfn class="macro" id="_M/VLV_PCS_DW11" data-ref="_M/VLV_PCS_DW11">VLV_PCS_DW11</dfn>(ch) _PORT(ch, _VLV_PCS_DW11_CH0, _VLV_PCS_DW11_CH1)</u></td></tr>
<tr><th id="996">996</th><td></td></tr>
<tr><th id="997">997</th><td><u>#define <dfn class="macro" id="_M/_VLV_PCS01_DW11_CH0" data-ref="_M/_VLV_PCS01_DW11_CH0">_VLV_PCS01_DW11_CH0</dfn>		0x022c</u></td></tr>
<tr><th id="998">998</th><td><u>#define <dfn class="macro" id="_M/_VLV_PCS23_DW11_CH0" data-ref="_M/_VLV_PCS23_DW11_CH0">_VLV_PCS23_DW11_CH0</dfn>		0x042c</u></td></tr>
<tr><th id="999">999</th><td><u>#define <dfn class="macro" id="_M/_VLV_PCS01_DW11_CH1" data-ref="_M/_VLV_PCS01_DW11_CH1">_VLV_PCS01_DW11_CH1</dfn>		0x262c</u></td></tr>
<tr><th id="1000">1000</th><td><u>#define <dfn class="macro" id="_M/_VLV_PCS23_DW11_CH1" data-ref="_M/_VLV_PCS23_DW11_CH1">_VLV_PCS23_DW11_CH1</dfn>		0x282c</u></td></tr>
<tr><th id="1001">1001</th><td><u>#define <dfn class="macro" id="_M/VLV_PCS01_DW11" data-ref="_M/VLV_PCS01_DW11">VLV_PCS01_DW11</dfn>(ch) _PORT(ch, _VLV_PCS01_DW11_CH0, _VLV_PCS01_DW11_CH1)</u></td></tr>
<tr><th id="1002">1002</th><td><u>#define <dfn class="macro" id="_M/VLV_PCS23_DW11" data-ref="_M/VLV_PCS23_DW11">VLV_PCS23_DW11</dfn>(ch) _PORT(ch, _VLV_PCS23_DW11_CH0, _VLV_PCS23_DW11_CH1)</u></td></tr>
<tr><th id="1003">1003</th><td></td></tr>
<tr><th id="1004">1004</th><td><u>#define <dfn class="macro" id="_M/_VLV_PCS01_DW12_CH0" data-ref="_M/_VLV_PCS01_DW12_CH0">_VLV_PCS01_DW12_CH0</dfn>		0x0230</u></td></tr>
<tr><th id="1005">1005</th><td><u>#define <dfn class="macro" id="_M/_VLV_PCS23_DW12_CH0" data-ref="_M/_VLV_PCS23_DW12_CH0">_VLV_PCS23_DW12_CH0</dfn>		0x0430</u></td></tr>
<tr><th id="1006">1006</th><td><u>#define <dfn class="macro" id="_M/_VLV_PCS01_DW12_CH1" data-ref="_M/_VLV_PCS01_DW12_CH1">_VLV_PCS01_DW12_CH1</dfn>		0x2630</u></td></tr>
<tr><th id="1007">1007</th><td><u>#define <dfn class="macro" id="_M/_VLV_PCS23_DW12_CH1" data-ref="_M/_VLV_PCS23_DW12_CH1">_VLV_PCS23_DW12_CH1</dfn>		0x2830</u></td></tr>
<tr><th id="1008">1008</th><td><u>#define <dfn class="macro" id="_M/VLV_PCS01_DW12" data-ref="_M/VLV_PCS01_DW12">VLV_PCS01_DW12</dfn>(ch) _PORT(ch, _VLV_PCS01_DW12_CH0, _VLV_PCS01_DW12_CH1)</u></td></tr>
<tr><th id="1009">1009</th><td><u>#define <dfn class="macro" id="_M/VLV_PCS23_DW12" data-ref="_M/VLV_PCS23_DW12">VLV_PCS23_DW12</dfn>(ch) _PORT(ch, _VLV_PCS23_DW12_CH0, _VLV_PCS23_DW12_CH1)</u></td></tr>
<tr><th id="1010">1010</th><td></td></tr>
<tr><th id="1011">1011</th><td><u>#define <dfn class="macro" id="_M/_VLV_PCS_DW12_CH0" data-ref="_M/_VLV_PCS_DW12_CH0">_VLV_PCS_DW12_CH0</dfn>		0x8230</u></td></tr>
<tr><th id="1012">1012</th><td><u>#define <dfn class="macro" id="_M/_VLV_PCS_DW12_CH1" data-ref="_M/_VLV_PCS_DW12_CH1">_VLV_PCS_DW12_CH1</dfn>		0x8430</u></td></tr>
<tr><th id="1013">1013</th><td><u>#define   <dfn class="macro" id="_M/DPIO_TX2_STAGGER_MULT" data-ref="_M/DPIO_TX2_STAGGER_MULT">DPIO_TX2_STAGGER_MULT</dfn>(x)	((x)&lt;&lt;20)</u></td></tr>
<tr><th id="1014">1014</th><td><u>#define   <dfn class="macro" id="_M/DPIO_TX1_STAGGER_MULT" data-ref="_M/DPIO_TX1_STAGGER_MULT">DPIO_TX1_STAGGER_MULT</dfn>(x)	((x)&lt;&lt;16)</u></td></tr>
<tr><th id="1015">1015</th><td><u>#define   <dfn class="macro" id="_M/DPIO_TX1_STAGGER_MASK" data-ref="_M/DPIO_TX1_STAGGER_MASK">DPIO_TX1_STAGGER_MASK</dfn>(x)	((x)&lt;&lt;8)</u></td></tr>
<tr><th id="1016">1016</th><td><u>#define   <dfn class="macro" id="_M/DPIO_LANESTAGGER_STRAP_OVRD" data-ref="_M/DPIO_LANESTAGGER_STRAP_OVRD">DPIO_LANESTAGGER_STRAP_OVRD</dfn>	(1&lt;&lt;6)</u></td></tr>
<tr><th id="1017">1017</th><td><u>#define   <dfn class="macro" id="_M/DPIO_LANESTAGGER_STRAP" data-ref="_M/DPIO_LANESTAGGER_STRAP">DPIO_LANESTAGGER_STRAP</dfn>(x)	((x)&lt;&lt;0)</u></td></tr>
<tr><th id="1018">1018</th><td><u>#define <dfn class="macro" id="_M/VLV_PCS_DW12" data-ref="_M/VLV_PCS_DW12">VLV_PCS_DW12</dfn>(ch) _PORT(ch, _VLV_PCS_DW12_CH0, _VLV_PCS_DW12_CH1)</u></td></tr>
<tr><th id="1019">1019</th><td></td></tr>
<tr><th id="1020">1020</th><td><u>#define <dfn class="macro" id="_M/_VLV_PCS_DW14_CH0" data-ref="_M/_VLV_PCS_DW14_CH0">_VLV_PCS_DW14_CH0</dfn>		0x8238</u></td></tr>
<tr><th id="1021">1021</th><td><u>#define <dfn class="macro" id="_M/_VLV_PCS_DW14_CH1" data-ref="_M/_VLV_PCS_DW14_CH1">_VLV_PCS_DW14_CH1</dfn>		0x8438</u></td></tr>
<tr><th id="1022">1022</th><td><u>#define	<dfn class="macro" id="_M/VLV_PCS_DW14" data-ref="_M/VLV_PCS_DW14">VLV_PCS_DW14</dfn>(ch) _PORT(ch, _VLV_PCS_DW14_CH0, _VLV_PCS_DW14_CH1)</u></td></tr>
<tr><th id="1023">1023</th><td></td></tr>
<tr><th id="1024">1024</th><td><u>#define <dfn class="macro" id="_M/_VLV_PCS_DW23_CH0" data-ref="_M/_VLV_PCS_DW23_CH0">_VLV_PCS_DW23_CH0</dfn>		0x825c</u></td></tr>
<tr><th id="1025">1025</th><td><u>#define <dfn class="macro" id="_M/_VLV_PCS_DW23_CH1" data-ref="_M/_VLV_PCS_DW23_CH1">_VLV_PCS_DW23_CH1</dfn>		0x845c</u></td></tr>
<tr><th id="1026">1026</th><td><u>#define <dfn class="macro" id="_M/VLV_PCS_DW23" data-ref="_M/VLV_PCS_DW23">VLV_PCS_DW23</dfn>(ch) _PORT(ch, _VLV_PCS_DW23_CH0, _VLV_PCS_DW23_CH1)</u></td></tr>
<tr><th id="1027">1027</th><td></td></tr>
<tr><th id="1028">1028</th><td><u>#define <dfn class="macro" id="_M/_VLV_TX_DW2_CH0" data-ref="_M/_VLV_TX_DW2_CH0">_VLV_TX_DW2_CH0</dfn>			0x8288</u></td></tr>
<tr><th id="1029">1029</th><td><u>#define <dfn class="macro" id="_M/_VLV_TX_DW2_CH1" data-ref="_M/_VLV_TX_DW2_CH1">_VLV_TX_DW2_CH1</dfn>			0x8488</u></td></tr>
<tr><th id="1030">1030</th><td><u>#define   <dfn class="macro" id="_M/DPIO_SWING_MARGIN000_SHIFT" data-ref="_M/DPIO_SWING_MARGIN000_SHIFT">DPIO_SWING_MARGIN000_SHIFT</dfn>	16</u></td></tr>
<tr><th id="1031">1031</th><td><u>#define   <dfn class="macro" id="_M/DPIO_SWING_MARGIN000_MASK" data-ref="_M/DPIO_SWING_MARGIN000_MASK">DPIO_SWING_MARGIN000_MASK</dfn>	(0xff &lt;&lt; DPIO_SWING_MARGIN000_SHIFT)</u></td></tr>
<tr><th id="1032">1032</th><td><u>#define   <dfn class="macro" id="_M/DPIO_UNIQ_TRANS_SCALE_SHIFT" data-ref="_M/DPIO_UNIQ_TRANS_SCALE_SHIFT">DPIO_UNIQ_TRANS_SCALE_SHIFT</dfn>	8</u></td></tr>
<tr><th id="1033">1033</th><td><u>#define <dfn class="macro" id="_M/VLV_TX_DW2" data-ref="_M/VLV_TX_DW2">VLV_TX_DW2</dfn>(ch) _PORT(ch, _VLV_TX_DW2_CH0, _VLV_TX_DW2_CH1)</u></td></tr>
<tr><th id="1034">1034</th><td></td></tr>
<tr><th id="1035">1035</th><td><u>#define <dfn class="macro" id="_M/_VLV_TX_DW3_CH0" data-ref="_M/_VLV_TX_DW3_CH0">_VLV_TX_DW3_CH0</dfn>			0x828c</u></td></tr>
<tr><th id="1036">1036</th><td><u>#define <dfn class="macro" id="_M/_VLV_TX_DW3_CH1" data-ref="_M/_VLV_TX_DW3_CH1">_VLV_TX_DW3_CH1</dfn>			0x848c</u></td></tr>
<tr><th id="1037">1037</th><td><i>/* The following bit for CHV phy */</i></td></tr>
<tr><th id="1038">1038</th><td><u>#define   <dfn class="macro" id="_M/DPIO_TX_UNIQ_TRANS_SCALE_EN" data-ref="_M/DPIO_TX_UNIQ_TRANS_SCALE_EN">DPIO_TX_UNIQ_TRANS_SCALE_EN</dfn>	(1&lt;&lt;27)</u></td></tr>
<tr><th id="1039">1039</th><td><u>#define   <dfn class="macro" id="_M/DPIO_SWING_MARGIN101_SHIFT" data-ref="_M/DPIO_SWING_MARGIN101_SHIFT">DPIO_SWING_MARGIN101_SHIFT</dfn>	16</u></td></tr>
<tr><th id="1040">1040</th><td><u>#define   <dfn class="macro" id="_M/DPIO_SWING_MARGIN101_MASK" data-ref="_M/DPIO_SWING_MARGIN101_MASK">DPIO_SWING_MARGIN101_MASK</dfn>	(0xff &lt;&lt; DPIO_SWING_MARGIN101_SHIFT)</u></td></tr>
<tr><th id="1041">1041</th><td><u>#define <dfn class="macro" id="_M/VLV_TX_DW3" data-ref="_M/VLV_TX_DW3">VLV_TX_DW3</dfn>(ch) _PORT(ch, _VLV_TX_DW3_CH0, _VLV_TX_DW3_CH1)</u></td></tr>
<tr><th id="1042">1042</th><td></td></tr>
<tr><th id="1043">1043</th><td><u>#define <dfn class="macro" id="_M/_VLV_TX_DW4_CH0" data-ref="_M/_VLV_TX_DW4_CH0">_VLV_TX_DW4_CH0</dfn>			0x8290</u></td></tr>
<tr><th id="1044">1044</th><td><u>#define <dfn class="macro" id="_M/_VLV_TX_DW4_CH1" data-ref="_M/_VLV_TX_DW4_CH1">_VLV_TX_DW4_CH1</dfn>			0x8490</u></td></tr>
<tr><th id="1045">1045</th><td><u>#define   <dfn class="macro" id="_M/DPIO_SWING_DEEMPH9P5_SHIFT" data-ref="_M/DPIO_SWING_DEEMPH9P5_SHIFT">DPIO_SWING_DEEMPH9P5_SHIFT</dfn>	24</u></td></tr>
<tr><th id="1046">1046</th><td><u>#define   <dfn class="macro" id="_M/DPIO_SWING_DEEMPH9P5_MASK" data-ref="_M/DPIO_SWING_DEEMPH9P5_MASK">DPIO_SWING_DEEMPH9P5_MASK</dfn>	(0xff &lt;&lt; DPIO_SWING_DEEMPH9P5_SHIFT)</u></td></tr>
<tr><th id="1047">1047</th><td><u>#define   <dfn class="macro" id="_M/DPIO_SWING_DEEMPH6P0_SHIFT" data-ref="_M/DPIO_SWING_DEEMPH6P0_SHIFT">DPIO_SWING_DEEMPH6P0_SHIFT</dfn>	16</u></td></tr>
<tr><th id="1048">1048</th><td><u>#define   <dfn class="macro" id="_M/DPIO_SWING_DEEMPH6P0_MASK" data-ref="_M/DPIO_SWING_DEEMPH6P0_MASK">DPIO_SWING_DEEMPH6P0_MASK</dfn>	(0xff &lt;&lt; DPIO_SWING_DEEMPH6P0_SHIFT)</u></td></tr>
<tr><th id="1049">1049</th><td><u>#define <dfn class="macro" id="_M/VLV_TX_DW4" data-ref="_M/VLV_TX_DW4">VLV_TX_DW4</dfn>(ch) _PORT(ch, _VLV_TX_DW4_CH0, _VLV_TX_DW4_CH1)</u></td></tr>
<tr><th id="1050">1050</th><td></td></tr>
<tr><th id="1051">1051</th><td><u>#define <dfn class="macro" id="_M/_VLV_TX3_DW4_CH0" data-ref="_M/_VLV_TX3_DW4_CH0">_VLV_TX3_DW4_CH0</dfn>		0x690</u></td></tr>
<tr><th id="1052">1052</th><td><u>#define <dfn class="macro" id="_M/_VLV_TX3_DW4_CH1" data-ref="_M/_VLV_TX3_DW4_CH1">_VLV_TX3_DW4_CH1</dfn>		0x2a90</u></td></tr>
<tr><th id="1053">1053</th><td><u>#define <dfn class="macro" id="_M/VLV_TX3_DW4" data-ref="_M/VLV_TX3_DW4">VLV_TX3_DW4</dfn>(ch) _PORT(ch, _VLV_TX3_DW4_CH0, _VLV_TX3_DW4_CH1)</u></td></tr>
<tr><th id="1054">1054</th><td></td></tr>
<tr><th id="1055">1055</th><td><u>#define <dfn class="macro" id="_M/_VLV_TX_DW5_CH0" data-ref="_M/_VLV_TX_DW5_CH0">_VLV_TX_DW5_CH0</dfn>			0x8294</u></td></tr>
<tr><th id="1056">1056</th><td><u>#define <dfn class="macro" id="_M/_VLV_TX_DW5_CH1" data-ref="_M/_VLV_TX_DW5_CH1">_VLV_TX_DW5_CH1</dfn>			0x8494</u></td></tr>
<tr><th id="1057">1057</th><td><u>#define   <dfn class="macro" id="_M/DPIO_TX_OCALINIT_EN" data-ref="_M/DPIO_TX_OCALINIT_EN">DPIO_TX_OCALINIT_EN</dfn>		(1&lt;&lt;31)</u></td></tr>
<tr><th id="1058">1058</th><td><u>#define <dfn class="macro" id="_M/VLV_TX_DW5" data-ref="_M/VLV_TX_DW5">VLV_TX_DW5</dfn>(ch) _PORT(ch, _VLV_TX_DW5_CH0, _VLV_TX_DW5_CH1)</u></td></tr>
<tr><th id="1059">1059</th><td></td></tr>
<tr><th id="1060">1060</th><td><u>#define <dfn class="macro" id="_M/_VLV_TX_DW11_CH0" data-ref="_M/_VLV_TX_DW11_CH0">_VLV_TX_DW11_CH0</dfn>		0x82ac</u></td></tr>
<tr><th id="1061">1061</th><td><u>#define <dfn class="macro" id="_M/_VLV_TX_DW11_CH1" data-ref="_M/_VLV_TX_DW11_CH1">_VLV_TX_DW11_CH1</dfn>		0x84ac</u></td></tr>
<tr><th id="1062">1062</th><td><u>#define <dfn class="macro" id="_M/VLV_TX_DW11" data-ref="_M/VLV_TX_DW11">VLV_TX_DW11</dfn>(ch) _PORT(ch, _VLV_TX_DW11_CH0, _VLV_TX_DW11_CH1)</u></td></tr>
<tr><th id="1063">1063</th><td></td></tr>
<tr><th id="1064">1064</th><td><u>#define <dfn class="macro" id="_M/_VLV_TX_DW14_CH0" data-ref="_M/_VLV_TX_DW14_CH0">_VLV_TX_DW14_CH0</dfn>		0x82b8</u></td></tr>
<tr><th id="1065">1065</th><td><u>#define <dfn class="macro" id="_M/_VLV_TX_DW14_CH1" data-ref="_M/_VLV_TX_DW14_CH1">_VLV_TX_DW14_CH1</dfn>		0x84b8</u></td></tr>
<tr><th id="1066">1066</th><td><u>#define <dfn class="macro" id="_M/VLV_TX_DW14" data-ref="_M/VLV_TX_DW14">VLV_TX_DW14</dfn>(ch) _PORT(ch, _VLV_TX_DW14_CH0, _VLV_TX_DW14_CH1)</u></td></tr>
<tr><th id="1067">1067</th><td></td></tr>
<tr><th id="1068">1068</th><td><i>/* CHV dpPhy registers */</i></td></tr>
<tr><th id="1069">1069</th><td><u>#define <dfn class="macro" id="_M/_CHV_PLL_DW0_CH0" data-ref="_M/_CHV_PLL_DW0_CH0">_CHV_PLL_DW0_CH0</dfn>		0x8000</u></td></tr>
<tr><th id="1070">1070</th><td><u>#define <dfn class="macro" id="_M/_CHV_PLL_DW0_CH1" data-ref="_M/_CHV_PLL_DW0_CH1">_CHV_PLL_DW0_CH1</dfn>		0x8180</u></td></tr>
<tr><th id="1071">1071</th><td><u>#define <dfn class="macro" id="_M/CHV_PLL_DW0" data-ref="_M/CHV_PLL_DW0">CHV_PLL_DW0</dfn>(ch) _PIPE(ch, _CHV_PLL_DW0_CH0, _CHV_PLL_DW0_CH1)</u></td></tr>
<tr><th id="1072">1072</th><td></td></tr>
<tr><th id="1073">1073</th><td><u>#define <dfn class="macro" id="_M/_CHV_PLL_DW1_CH0" data-ref="_M/_CHV_PLL_DW1_CH0">_CHV_PLL_DW1_CH0</dfn>		0x8004</u></td></tr>
<tr><th id="1074">1074</th><td><u>#define <dfn class="macro" id="_M/_CHV_PLL_DW1_CH1" data-ref="_M/_CHV_PLL_DW1_CH1">_CHV_PLL_DW1_CH1</dfn>		0x8184</u></td></tr>
<tr><th id="1075">1075</th><td><u>#define   <dfn class="macro" id="_M/DPIO_CHV_N_DIV_SHIFT" data-ref="_M/DPIO_CHV_N_DIV_SHIFT">DPIO_CHV_N_DIV_SHIFT</dfn>		8</u></td></tr>
<tr><th id="1076">1076</th><td><u>#define   <dfn class="macro" id="_M/DPIO_CHV_M1_DIV_BY_2" data-ref="_M/DPIO_CHV_M1_DIV_BY_2">DPIO_CHV_M1_DIV_BY_2</dfn>		(0 &lt;&lt; 0)</u></td></tr>
<tr><th id="1077">1077</th><td><u>#define <dfn class="macro" id="_M/CHV_PLL_DW1" data-ref="_M/CHV_PLL_DW1">CHV_PLL_DW1</dfn>(ch) _PIPE(ch, _CHV_PLL_DW1_CH0, _CHV_PLL_DW1_CH1)</u></td></tr>
<tr><th id="1078">1078</th><td></td></tr>
<tr><th id="1079">1079</th><td><u>#define <dfn class="macro" id="_M/_CHV_PLL_DW2_CH0" data-ref="_M/_CHV_PLL_DW2_CH0">_CHV_PLL_DW2_CH0</dfn>		0x8008</u></td></tr>
<tr><th id="1080">1080</th><td><u>#define <dfn class="macro" id="_M/_CHV_PLL_DW2_CH1" data-ref="_M/_CHV_PLL_DW2_CH1">_CHV_PLL_DW2_CH1</dfn>		0x8188</u></td></tr>
<tr><th id="1081">1081</th><td><u>#define <dfn class="macro" id="_M/CHV_PLL_DW2" data-ref="_M/CHV_PLL_DW2">CHV_PLL_DW2</dfn>(ch) _PIPE(ch, _CHV_PLL_DW2_CH0, _CHV_PLL_DW2_CH1)</u></td></tr>
<tr><th id="1082">1082</th><td></td></tr>
<tr><th id="1083">1083</th><td><u>#define <dfn class="macro" id="_M/_CHV_PLL_DW3_CH0" data-ref="_M/_CHV_PLL_DW3_CH0">_CHV_PLL_DW3_CH0</dfn>		0x800c</u></td></tr>
<tr><th id="1084">1084</th><td><u>#define <dfn class="macro" id="_M/_CHV_PLL_DW3_CH1" data-ref="_M/_CHV_PLL_DW3_CH1">_CHV_PLL_DW3_CH1</dfn>		0x818c</u></td></tr>
<tr><th id="1085">1085</th><td><u>#define  <dfn class="macro" id="_M/DPIO_CHV_FRAC_DIV_EN" data-ref="_M/DPIO_CHV_FRAC_DIV_EN">DPIO_CHV_FRAC_DIV_EN</dfn>		(1 &lt;&lt; 16)</u></td></tr>
<tr><th id="1086">1086</th><td><u>#define  <dfn class="macro" id="_M/DPIO_CHV_FIRST_MOD" data-ref="_M/DPIO_CHV_FIRST_MOD">DPIO_CHV_FIRST_MOD</dfn>		(0 &lt;&lt; 8)</u></td></tr>
<tr><th id="1087">1087</th><td><u>#define  <dfn class="macro" id="_M/DPIO_CHV_SECOND_MOD" data-ref="_M/DPIO_CHV_SECOND_MOD">DPIO_CHV_SECOND_MOD</dfn>		(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="1088">1088</th><td><u>#define  <dfn class="macro" id="_M/DPIO_CHV_FEEDFWD_GAIN_SHIFT" data-ref="_M/DPIO_CHV_FEEDFWD_GAIN_SHIFT">DPIO_CHV_FEEDFWD_GAIN_SHIFT</dfn>	0</u></td></tr>
<tr><th id="1089">1089</th><td><u>#define  <dfn class="macro" id="_M/DPIO_CHV_FEEDFWD_GAIN_MASK" data-ref="_M/DPIO_CHV_FEEDFWD_GAIN_MASK">DPIO_CHV_FEEDFWD_GAIN_MASK</dfn>		(0xF &lt;&lt; 0)</u></td></tr>
<tr><th id="1090">1090</th><td><u>#define <dfn class="macro" id="_M/CHV_PLL_DW3" data-ref="_M/CHV_PLL_DW3">CHV_PLL_DW3</dfn>(ch) _PIPE(ch, _CHV_PLL_DW3_CH0, _CHV_PLL_DW3_CH1)</u></td></tr>
<tr><th id="1091">1091</th><td></td></tr>
<tr><th id="1092">1092</th><td><u>#define <dfn class="macro" id="_M/_CHV_PLL_DW6_CH0" data-ref="_M/_CHV_PLL_DW6_CH0">_CHV_PLL_DW6_CH0</dfn>		0x8018</u></td></tr>
<tr><th id="1093">1093</th><td><u>#define <dfn class="macro" id="_M/_CHV_PLL_DW6_CH1" data-ref="_M/_CHV_PLL_DW6_CH1">_CHV_PLL_DW6_CH1</dfn>		0x8198</u></td></tr>
<tr><th id="1094">1094</th><td><u>#define   <dfn class="macro" id="_M/DPIO_CHV_GAIN_CTRL_SHIFT" data-ref="_M/DPIO_CHV_GAIN_CTRL_SHIFT">DPIO_CHV_GAIN_CTRL_SHIFT</dfn>	16</u></td></tr>
<tr><th id="1095">1095</th><td><u>#define	  <dfn class="macro" id="_M/DPIO_CHV_INT_COEFF_SHIFT" data-ref="_M/DPIO_CHV_INT_COEFF_SHIFT">DPIO_CHV_INT_COEFF_SHIFT</dfn>	8</u></td></tr>
<tr><th id="1096">1096</th><td><u>#define   <dfn class="macro" id="_M/DPIO_CHV_PROP_COEFF_SHIFT" data-ref="_M/DPIO_CHV_PROP_COEFF_SHIFT">DPIO_CHV_PROP_COEFF_SHIFT</dfn>	0</u></td></tr>
<tr><th id="1097">1097</th><td><u>#define <dfn class="macro" id="_M/CHV_PLL_DW6" data-ref="_M/CHV_PLL_DW6">CHV_PLL_DW6</dfn>(ch) _PIPE(ch, _CHV_PLL_DW6_CH0, _CHV_PLL_DW6_CH1)</u></td></tr>
<tr><th id="1098">1098</th><td></td></tr>
<tr><th id="1099">1099</th><td><u>#define <dfn class="macro" id="_M/_CHV_PLL_DW8_CH0" data-ref="_M/_CHV_PLL_DW8_CH0">_CHV_PLL_DW8_CH0</dfn>		0x8020</u></td></tr>
<tr><th id="1100">1100</th><td><u>#define <dfn class="macro" id="_M/_CHV_PLL_DW8_CH1" data-ref="_M/_CHV_PLL_DW8_CH1">_CHV_PLL_DW8_CH1</dfn>		0x81A0</u></td></tr>
<tr><th id="1101">1101</th><td><u>#define   <dfn class="macro" id="_M/DPIO_CHV_TDC_TARGET_CNT_SHIFT" data-ref="_M/DPIO_CHV_TDC_TARGET_CNT_SHIFT">DPIO_CHV_TDC_TARGET_CNT_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1102">1102</th><td><u>#define   <dfn class="macro" id="_M/DPIO_CHV_TDC_TARGET_CNT_MASK" data-ref="_M/DPIO_CHV_TDC_TARGET_CNT_MASK">DPIO_CHV_TDC_TARGET_CNT_MASK</dfn>  (0x3FF &lt;&lt; 0)</u></td></tr>
<tr><th id="1103">1103</th><td><u>#define <dfn class="macro" id="_M/CHV_PLL_DW8" data-ref="_M/CHV_PLL_DW8">CHV_PLL_DW8</dfn>(ch) _PIPE(ch, _CHV_PLL_DW8_CH0, _CHV_PLL_DW8_CH1)</u></td></tr>
<tr><th id="1104">1104</th><td></td></tr>
<tr><th id="1105">1105</th><td><u>#define <dfn class="macro" id="_M/_CHV_PLL_DW9_CH0" data-ref="_M/_CHV_PLL_DW9_CH0">_CHV_PLL_DW9_CH0</dfn>		0x8024</u></td></tr>
<tr><th id="1106">1106</th><td><u>#define <dfn class="macro" id="_M/_CHV_PLL_DW9_CH1" data-ref="_M/_CHV_PLL_DW9_CH1">_CHV_PLL_DW9_CH1</dfn>		0x81A4</u></td></tr>
<tr><th id="1107">1107</th><td><u>#define  <dfn class="macro" id="_M/DPIO_CHV_INT_LOCK_THRESHOLD_SHIFT" data-ref="_M/DPIO_CHV_INT_LOCK_THRESHOLD_SHIFT">DPIO_CHV_INT_LOCK_THRESHOLD_SHIFT</dfn>		1 /* 3 bits */</u></td></tr>
<tr><th id="1108">1108</th><td><u>#define  <dfn class="macro" id="_M/DPIO_CHV_INT_LOCK_THRESHOLD_MASK" data-ref="_M/DPIO_CHV_INT_LOCK_THRESHOLD_MASK">DPIO_CHV_INT_LOCK_THRESHOLD_MASK</dfn>		(7 &lt;&lt; 1)</u></td></tr>
<tr><th id="1109">1109</th><td><u>#define  <dfn class="macro" id="_M/DPIO_CHV_INT_LOCK_THRESHOLD_SEL_COARSE" data-ref="_M/DPIO_CHV_INT_LOCK_THRESHOLD_SEL_COARSE">DPIO_CHV_INT_LOCK_THRESHOLD_SEL_COARSE</dfn>	1 /* 1: coarse &amp; 0 : fine  */</u></td></tr>
<tr><th id="1110">1110</th><td><u>#define <dfn class="macro" id="_M/CHV_PLL_DW9" data-ref="_M/CHV_PLL_DW9">CHV_PLL_DW9</dfn>(ch) _PIPE(ch, _CHV_PLL_DW9_CH0, _CHV_PLL_DW9_CH1)</u></td></tr>
<tr><th id="1111">1111</th><td></td></tr>
<tr><th id="1112">1112</th><td><u>#define <dfn class="macro" id="_M/_CHV_CMN_DW0_CH0" data-ref="_M/_CHV_CMN_DW0_CH0">_CHV_CMN_DW0_CH0</dfn>               0x8100</u></td></tr>
<tr><th id="1113">1113</th><td><u>#define   <dfn class="macro" id="_M/DPIO_ALLDL_POWERDOWN_SHIFT_CH0" data-ref="_M/DPIO_ALLDL_POWERDOWN_SHIFT_CH0">DPIO_ALLDL_POWERDOWN_SHIFT_CH0</dfn>	19</u></td></tr>
<tr><th id="1114">1114</th><td><u>#define   <dfn class="macro" id="_M/DPIO_ANYDL_POWERDOWN_SHIFT_CH0" data-ref="_M/DPIO_ANYDL_POWERDOWN_SHIFT_CH0">DPIO_ANYDL_POWERDOWN_SHIFT_CH0</dfn>	18</u></td></tr>
<tr><th id="1115">1115</th><td><u>#define   <dfn class="macro" id="_M/DPIO_ALLDL_POWERDOWN" data-ref="_M/DPIO_ALLDL_POWERDOWN">DPIO_ALLDL_POWERDOWN</dfn>			(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="1116">1116</th><td><u>#define   <dfn class="macro" id="_M/DPIO_ANYDL_POWERDOWN" data-ref="_M/DPIO_ANYDL_POWERDOWN">DPIO_ANYDL_POWERDOWN</dfn>			(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1117">1117</th><td></td></tr>
<tr><th id="1118">1118</th><td><u>#define <dfn class="macro" id="_M/_CHV_CMN_DW5_CH0" data-ref="_M/_CHV_CMN_DW5_CH0">_CHV_CMN_DW5_CH0</dfn>               0x8114</u></td></tr>
<tr><th id="1119">1119</th><td><u>#define   <dfn class="macro" id="_M/CHV_BUFRIGHTENA1_DISABLE" data-ref="_M/CHV_BUFRIGHTENA1_DISABLE">CHV_BUFRIGHTENA1_DISABLE</dfn>	(0 &lt;&lt; 20)</u></td></tr>
<tr><th id="1120">1120</th><td><u>#define   <dfn class="macro" id="_M/CHV_BUFRIGHTENA1_NORMAL" data-ref="_M/CHV_BUFRIGHTENA1_NORMAL">CHV_BUFRIGHTENA1_NORMAL</dfn>	(1 &lt;&lt; 20)</u></td></tr>
<tr><th id="1121">1121</th><td><u>#define   <dfn class="macro" id="_M/CHV_BUFRIGHTENA1_FORCE" data-ref="_M/CHV_BUFRIGHTENA1_FORCE">CHV_BUFRIGHTENA1_FORCE</dfn>	(3 &lt;&lt; 20)</u></td></tr>
<tr><th id="1122">1122</th><td><u>#define   <dfn class="macro" id="_M/CHV_BUFRIGHTENA1_MASK" data-ref="_M/CHV_BUFRIGHTENA1_MASK">CHV_BUFRIGHTENA1_MASK</dfn>		(3 &lt;&lt; 20)</u></td></tr>
<tr><th id="1123">1123</th><td><u>#define   <dfn class="macro" id="_M/CHV_BUFLEFTENA1_DISABLE" data-ref="_M/CHV_BUFLEFTENA1_DISABLE">CHV_BUFLEFTENA1_DISABLE</dfn>	(0 &lt;&lt; 22)</u></td></tr>
<tr><th id="1124">1124</th><td><u>#define   <dfn class="macro" id="_M/CHV_BUFLEFTENA1_NORMAL" data-ref="_M/CHV_BUFLEFTENA1_NORMAL">CHV_BUFLEFTENA1_NORMAL</dfn>	(1 &lt;&lt; 22)</u></td></tr>
<tr><th id="1125">1125</th><td><u>#define   <dfn class="macro" id="_M/CHV_BUFLEFTENA1_FORCE" data-ref="_M/CHV_BUFLEFTENA1_FORCE">CHV_BUFLEFTENA1_FORCE</dfn>		(3 &lt;&lt; 22)</u></td></tr>
<tr><th id="1126">1126</th><td><u>#define   <dfn class="macro" id="_M/CHV_BUFLEFTENA1_MASK" data-ref="_M/CHV_BUFLEFTENA1_MASK">CHV_BUFLEFTENA1_MASK</dfn>		(3 &lt;&lt; 22)</u></td></tr>
<tr><th id="1127">1127</th><td></td></tr>
<tr><th id="1128">1128</th><td><u>#define <dfn class="macro" id="_M/_CHV_CMN_DW13_CH0" data-ref="_M/_CHV_CMN_DW13_CH0">_CHV_CMN_DW13_CH0</dfn>		0x8134</u></td></tr>
<tr><th id="1129">1129</th><td><u>#define <dfn class="macro" id="_M/_CHV_CMN_DW0_CH1" data-ref="_M/_CHV_CMN_DW0_CH1">_CHV_CMN_DW0_CH1</dfn>		0x8080</u></td></tr>
<tr><th id="1130">1130</th><td><u>#define   <dfn class="macro" id="_M/DPIO_CHV_S1_DIV_SHIFT" data-ref="_M/DPIO_CHV_S1_DIV_SHIFT">DPIO_CHV_S1_DIV_SHIFT</dfn>		21</u></td></tr>
<tr><th id="1131">1131</th><td><u>#define   <dfn class="macro" id="_M/DPIO_CHV_P1_DIV_SHIFT" data-ref="_M/DPIO_CHV_P1_DIV_SHIFT">DPIO_CHV_P1_DIV_SHIFT</dfn>		13 /* 3 bits */</u></td></tr>
<tr><th id="1132">1132</th><td><u>#define   <dfn class="macro" id="_M/DPIO_CHV_P2_DIV_SHIFT" data-ref="_M/DPIO_CHV_P2_DIV_SHIFT">DPIO_CHV_P2_DIV_SHIFT</dfn>		8  /* 5 bits */</u></td></tr>
<tr><th id="1133">1133</th><td><u>#define   <dfn class="macro" id="_M/DPIO_CHV_K_DIV_SHIFT" data-ref="_M/DPIO_CHV_K_DIV_SHIFT">DPIO_CHV_K_DIV_SHIFT</dfn>		4</u></td></tr>
<tr><th id="1134">1134</th><td><u>#define   <dfn class="macro" id="_M/DPIO_PLL_FREQLOCK" data-ref="_M/DPIO_PLL_FREQLOCK">DPIO_PLL_FREQLOCK</dfn>		(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="1135">1135</th><td><u>#define   <dfn class="macro" id="_M/DPIO_PLL_LOCK" data-ref="_M/DPIO_PLL_LOCK">DPIO_PLL_LOCK</dfn>			(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1136">1136</th><td><u>#define <dfn class="macro" id="_M/CHV_CMN_DW13" data-ref="_M/CHV_CMN_DW13">CHV_CMN_DW13</dfn>(ch) _PIPE(ch, _CHV_CMN_DW13_CH0, _CHV_CMN_DW0_CH1)</u></td></tr>
<tr><th id="1137">1137</th><td></td></tr>
<tr><th id="1138">1138</th><td><u>#define <dfn class="macro" id="_M/_CHV_CMN_DW14_CH0" data-ref="_M/_CHV_CMN_DW14_CH0">_CHV_CMN_DW14_CH0</dfn>		0x8138</u></td></tr>
<tr><th id="1139">1139</th><td><u>#define <dfn class="macro" id="_M/_CHV_CMN_DW1_CH1" data-ref="_M/_CHV_CMN_DW1_CH1">_CHV_CMN_DW1_CH1</dfn>		0x8084</u></td></tr>
<tr><th id="1140">1140</th><td><u>#define   <dfn class="macro" id="_M/DPIO_AFC_RECAL" data-ref="_M/DPIO_AFC_RECAL">DPIO_AFC_RECAL</dfn>		(1 &lt;&lt; 14)</u></td></tr>
<tr><th id="1141">1141</th><td><u>#define   <dfn class="macro" id="_M/DPIO_DCLKP_EN" data-ref="_M/DPIO_DCLKP_EN">DPIO_DCLKP_EN</dfn>			(1 &lt;&lt; 13)</u></td></tr>
<tr><th id="1142">1142</th><td><u>#define   <dfn class="macro" id="_M/CHV_BUFLEFTENA2_DISABLE" data-ref="_M/CHV_BUFLEFTENA2_DISABLE">CHV_BUFLEFTENA2_DISABLE</dfn>	(0 &lt;&lt; 17) /* CL2 DW1 only */</u></td></tr>
<tr><th id="1143">1143</th><td><u>#define   <dfn class="macro" id="_M/CHV_BUFLEFTENA2_NORMAL" data-ref="_M/CHV_BUFLEFTENA2_NORMAL">CHV_BUFLEFTENA2_NORMAL</dfn>	(1 &lt;&lt; 17) /* CL2 DW1 only */</u></td></tr>
<tr><th id="1144">1144</th><td><u>#define   <dfn class="macro" id="_M/CHV_BUFLEFTENA2_FORCE" data-ref="_M/CHV_BUFLEFTENA2_FORCE">CHV_BUFLEFTENA2_FORCE</dfn>		(3 &lt;&lt; 17) /* CL2 DW1 only */</u></td></tr>
<tr><th id="1145">1145</th><td><u>#define   <dfn class="macro" id="_M/CHV_BUFLEFTENA2_MASK" data-ref="_M/CHV_BUFLEFTENA2_MASK">CHV_BUFLEFTENA2_MASK</dfn>		(3 &lt;&lt; 17) /* CL2 DW1 only */</u></td></tr>
<tr><th id="1146">1146</th><td><u>#define   <dfn class="macro" id="_M/CHV_BUFRIGHTENA2_DISABLE" data-ref="_M/CHV_BUFRIGHTENA2_DISABLE">CHV_BUFRIGHTENA2_DISABLE</dfn>	(0 &lt;&lt; 19) /* CL2 DW1 only */</u></td></tr>
<tr><th id="1147">1147</th><td><u>#define   <dfn class="macro" id="_M/CHV_BUFRIGHTENA2_NORMAL" data-ref="_M/CHV_BUFRIGHTENA2_NORMAL">CHV_BUFRIGHTENA2_NORMAL</dfn>	(1 &lt;&lt; 19) /* CL2 DW1 only */</u></td></tr>
<tr><th id="1148">1148</th><td><u>#define   <dfn class="macro" id="_M/CHV_BUFRIGHTENA2_FORCE" data-ref="_M/CHV_BUFRIGHTENA2_FORCE">CHV_BUFRIGHTENA2_FORCE</dfn>	(3 &lt;&lt; 19) /* CL2 DW1 only */</u></td></tr>
<tr><th id="1149">1149</th><td><u>#define   <dfn class="macro" id="_M/CHV_BUFRIGHTENA2_MASK" data-ref="_M/CHV_BUFRIGHTENA2_MASK">CHV_BUFRIGHTENA2_MASK</dfn>		(3 &lt;&lt; 19) /* CL2 DW1 only */</u></td></tr>
<tr><th id="1150">1150</th><td><u>#define <dfn class="macro" id="_M/CHV_CMN_DW14" data-ref="_M/CHV_CMN_DW14">CHV_CMN_DW14</dfn>(ch) _PIPE(ch, _CHV_CMN_DW14_CH0, _CHV_CMN_DW1_CH1)</u></td></tr>
<tr><th id="1151">1151</th><td></td></tr>
<tr><th id="1152">1152</th><td><u>#define <dfn class="macro" id="_M/_CHV_CMN_DW19_CH0" data-ref="_M/_CHV_CMN_DW19_CH0">_CHV_CMN_DW19_CH0</dfn>		0x814c</u></td></tr>
<tr><th id="1153">1153</th><td><u>#define <dfn class="macro" id="_M/_CHV_CMN_DW6_CH1" data-ref="_M/_CHV_CMN_DW6_CH1">_CHV_CMN_DW6_CH1</dfn>		0x8098</u></td></tr>
<tr><th id="1154">1154</th><td><u>#define   <dfn class="macro" id="_M/DPIO_ALLDL_POWERDOWN_SHIFT_CH1" data-ref="_M/DPIO_ALLDL_POWERDOWN_SHIFT_CH1">DPIO_ALLDL_POWERDOWN_SHIFT_CH1</dfn>	30 /* CL2 DW6 only */</u></td></tr>
<tr><th id="1155">1155</th><td><u>#define   <dfn class="macro" id="_M/DPIO_ANYDL_POWERDOWN_SHIFT_CH1" data-ref="_M/DPIO_ANYDL_POWERDOWN_SHIFT_CH1">DPIO_ANYDL_POWERDOWN_SHIFT_CH1</dfn>	29 /* CL2 DW6 only */</u></td></tr>
<tr><th id="1156">1156</th><td><u>#define   <dfn class="macro" id="_M/DPIO_DYNPWRDOWNEN_CH1" data-ref="_M/DPIO_DYNPWRDOWNEN_CH1">DPIO_DYNPWRDOWNEN_CH1</dfn>		(1 &lt;&lt; 28) /* CL2 DW6 only */</u></td></tr>
<tr><th id="1157">1157</th><td><u>#define   <dfn class="macro" id="_M/CHV_CMN_USEDCLKCHANNEL" data-ref="_M/CHV_CMN_USEDCLKCHANNEL">CHV_CMN_USEDCLKCHANNEL</dfn>	(1 &lt;&lt; 13)</u></td></tr>
<tr><th id="1158">1158</th><td></td></tr>
<tr><th id="1159">1159</th><td><u>#define <dfn class="macro" id="_M/CHV_CMN_DW19" data-ref="_M/CHV_CMN_DW19">CHV_CMN_DW19</dfn>(ch) _PIPE(ch, _CHV_CMN_DW19_CH0, _CHV_CMN_DW6_CH1)</u></td></tr>
<tr><th id="1160">1160</th><td></td></tr>
<tr><th id="1161">1161</th><td><u>#define <dfn class="macro" id="_M/CHV_CMN_DW28" data-ref="_M/CHV_CMN_DW28">CHV_CMN_DW28</dfn>			0x8170</u></td></tr>
<tr><th id="1162">1162</th><td><u>#define   <dfn class="macro" id="_M/DPIO_CL1POWERDOWNEN" data-ref="_M/DPIO_CL1POWERDOWNEN">DPIO_CL1POWERDOWNEN</dfn>		(1 &lt;&lt; 23)</u></td></tr>
<tr><th id="1163">1163</th><td><u>#define   <dfn class="macro" id="_M/DPIO_DYNPWRDOWNEN_CH0" data-ref="_M/DPIO_DYNPWRDOWNEN_CH0">DPIO_DYNPWRDOWNEN_CH0</dfn>		(1 &lt;&lt; 22)</u></td></tr>
<tr><th id="1164">1164</th><td><u>#define   <dfn class="macro" id="_M/DPIO_SUS_CLK_CONFIG_ON" data-ref="_M/DPIO_SUS_CLK_CONFIG_ON">DPIO_SUS_CLK_CONFIG_ON</dfn>		(0 &lt;&lt; 0)</u></td></tr>
<tr><th id="1165">1165</th><td><u>#define   <dfn class="macro" id="_M/DPIO_SUS_CLK_CONFIG_CLKREQ" data-ref="_M/DPIO_SUS_CLK_CONFIG_CLKREQ">DPIO_SUS_CLK_CONFIG_CLKREQ</dfn>		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1166">1166</th><td><u>#define   <dfn class="macro" id="_M/DPIO_SUS_CLK_CONFIG_GATE" data-ref="_M/DPIO_SUS_CLK_CONFIG_GATE">DPIO_SUS_CLK_CONFIG_GATE</dfn>		(2 &lt;&lt; 0)</u></td></tr>
<tr><th id="1167">1167</th><td><u>#define   <dfn class="macro" id="_M/DPIO_SUS_CLK_CONFIG_GATE_CLKREQ" data-ref="_M/DPIO_SUS_CLK_CONFIG_GATE_CLKREQ">DPIO_SUS_CLK_CONFIG_GATE_CLKREQ</dfn>	(3 &lt;&lt; 0)</u></td></tr>
<tr><th id="1168">1168</th><td></td></tr>
<tr><th id="1169">1169</th><td><u>#define <dfn class="macro" id="_M/CHV_CMN_DW30" data-ref="_M/CHV_CMN_DW30">CHV_CMN_DW30</dfn>			0x8178</u></td></tr>
<tr><th id="1170">1170</th><td><u>#define   <dfn class="macro" id="_M/DPIO_CL2_LDOFUSE_PWRENB" data-ref="_M/DPIO_CL2_LDOFUSE_PWRENB">DPIO_CL2_LDOFUSE_PWRENB</dfn>	(1 &lt;&lt; 6)</u></td></tr>
<tr><th id="1171">1171</th><td><u>#define   <dfn class="macro" id="_M/DPIO_LRC_BYPASS" data-ref="_M/DPIO_LRC_BYPASS">DPIO_LRC_BYPASS</dfn>		(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="1172">1172</th><td></td></tr>
<tr><th id="1173">1173</th><td><u>#define <dfn class="macro" id="_M/_TXLANE" data-ref="_M/_TXLANE">_TXLANE</dfn>(ch, lane, offset) ((ch ? 0x2400 : 0) + \</u></td></tr>
<tr><th id="1174">1174</th><td><u>					(lane) * 0x200 + (offset))</u></td></tr>
<tr><th id="1175">1175</th><td></td></tr>
<tr><th id="1176">1176</th><td><u>#define <dfn class="macro" id="_M/CHV_TX_DW0" data-ref="_M/CHV_TX_DW0">CHV_TX_DW0</dfn>(ch, lane) _TXLANE(ch, lane, 0x80)</u></td></tr>
<tr><th id="1177">1177</th><td><u>#define <dfn class="macro" id="_M/CHV_TX_DW1" data-ref="_M/CHV_TX_DW1">CHV_TX_DW1</dfn>(ch, lane) _TXLANE(ch, lane, 0x84)</u></td></tr>
<tr><th id="1178">1178</th><td><u>#define <dfn class="macro" id="_M/CHV_TX_DW2" data-ref="_M/CHV_TX_DW2">CHV_TX_DW2</dfn>(ch, lane) _TXLANE(ch, lane, 0x88)</u></td></tr>
<tr><th id="1179">1179</th><td><u>#define <dfn class="macro" id="_M/CHV_TX_DW3" data-ref="_M/CHV_TX_DW3">CHV_TX_DW3</dfn>(ch, lane) _TXLANE(ch, lane, 0x8c)</u></td></tr>
<tr><th id="1180">1180</th><td><u>#define <dfn class="macro" id="_M/CHV_TX_DW4" data-ref="_M/CHV_TX_DW4">CHV_TX_DW4</dfn>(ch, lane) _TXLANE(ch, lane, 0x90)</u></td></tr>
<tr><th id="1181">1181</th><td><u>#define <dfn class="macro" id="_M/CHV_TX_DW5" data-ref="_M/CHV_TX_DW5">CHV_TX_DW5</dfn>(ch, lane) _TXLANE(ch, lane, 0x94)</u></td></tr>
<tr><th id="1182">1182</th><td><u>#define <dfn class="macro" id="_M/CHV_TX_DW6" data-ref="_M/CHV_TX_DW6">CHV_TX_DW6</dfn>(ch, lane) _TXLANE(ch, lane, 0x98)</u></td></tr>
<tr><th id="1183">1183</th><td><u>#define <dfn class="macro" id="_M/CHV_TX_DW7" data-ref="_M/CHV_TX_DW7">CHV_TX_DW7</dfn>(ch, lane) _TXLANE(ch, lane, 0x9c)</u></td></tr>
<tr><th id="1184">1184</th><td><u>#define <dfn class="macro" id="_M/CHV_TX_DW8" data-ref="_M/CHV_TX_DW8">CHV_TX_DW8</dfn>(ch, lane) _TXLANE(ch, lane, 0xa0)</u></td></tr>
<tr><th id="1185">1185</th><td><u>#define <dfn class="macro" id="_M/CHV_TX_DW9" data-ref="_M/CHV_TX_DW9">CHV_TX_DW9</dfn>(ch, lane) _TXLANE(ch, lane, 0xa4)</u></td></tr>
<tr><th id="1186">1186</th><td><u>#define <dfn class="macro" id="_M/CHV_TX_DW10" data-ref="_M/CHV_TX_DW10">CHV_TX_DW10</dfn>(ch, lane) _TXLANE(ch, lane, 0xa8)</u></td></tr>
<tr><th id="1187">1187</th><td><u>#define <dfn class="macro" id="_M/CHV_TX_DW11" data-ref="_M/CHV_TX_DW11">CHV_TX_DW11</dfn>(ch, lane) _TXLANE(ch, lane, 0xac)</u></td></tr>
<tr><th id="1188">1188</th><td><u>#define   <dfn class="macro" id="_M/DPIO_FRC_LATENCY_SHFIT" data-ref="_M/DPIO_FRC_LATENCY_SHFIT">DPIO_FRC_LATENCY_SHFIT</dfn>	8</u></td></tr>
<tr><th id="1189">1189</th><td><u>#define <dfn class="macro" id="_M/CHV_TX_DW14" data-ref="_M/CHV_TX_DW14">CHV_TX_DW14</dfn>(ch, lane) _TXLANE(ch, lane, 0xb8)</u></td></tr>
<tr><th id="1190">1190</th><td><u>#define   <dfn class="macro" id="_M/DPIO_UPAR_SHIFT" data-ref="_M/DPIO_UPAR_SHIFT">DPIO_UPAR_SHIFT</dfn>		30</u></td></tr>
<tr><th id="1191">1191</th><td></td></tr>
<tr><th id="1192">1192</th><td><i>/* BXT PHY registers */</i></td></tr>
<tr><th id="1193">1193</th><td><u>#define <dfn class="macro" id="_M/_BXT_PHY" data-ref="_M/_BXT_PHY">_BXT_PHY</dfn>(phy, a, b)		_PIPE((phy), (a), (b))</u></td></tr>
<tr><th id="1194">1194</th><td></td></tr>
<tr><th id="1195">1195</th><td><u>#define <dfn class="macro" id="_M/BXT_P_CR_GT_DISP_PWRON" data-ref="_M/BXT_P_CR_GT_DISP_PWRON">BXT_P_CR_GT_DISP_PWRON</dfn>		0x138090</u></td></tr>
<tr><th id="1196">1196</th><td><u>#define   <dfn class="macro" id="_M/GT_DISPLAY_POWER_ON" data-ref="_M/GT_DISPLAY_POWER_ON">GT_DISPLAY_POWER_ON</dfn>(phy)	(1 &lt;&lt; (phy))</u></td></tr>
<tr><th id="1197">1197</th><td></td></tr>
<tr><th id="1198">1198</th><td><u>#define <dfn class="macro" id="_M/_PHY_CTL_FAMILY_EDP" data-ref="_M/_PHY_CTL_FAMILY_EDP">_PHY_CTL_FAMILY_EDP</dfn>		0x64C80</u></td></tr>
<tr><th id="1199">1199</th><td><u>#define <dfn class="macro" id="_M/_PHY_CTL_FAMILY_DDI" data-ref="_M/_PHY_CTL_FAMILY_DDI">_PHY_CTL_FAMILY_DDI</dfn>		0x64C90</u></td></tr>
<tr><th id="1200">1200</th><td><u>#define   <dfn class="macro" id="_M/COMMON_RESET_DIS" data-ref="_M/COMMON_RESET_DIS">COMMON_RESET_DIS</dfn>		(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="1201">1201</th><td><u>#define <dfn class="macro" id="_M/BXT_PHY_CTL_FAMILY" data-ref="_M/BXT_PHY_CTL_FAMILY">BXT_PHY_CTL_FAMILY</dfn>(phy)		_BXT_PHY((phy), _PHY_CTL_FAMILY_DDI, \</u></td></tr>
<tr><th id="1202">1202</th><td><u>							_PHY_CTL_FAMILY_EDP)</u></td></tr>
<tr><th id="1203">1203</th><td></td></tr>
<tr><th id="1204">1204</th><td><i>/* BXT PHY PLL registers */</i></td></tr>
<tr><th id="1205">1205</th><td><u>#define <dfn class="macro" id="_M/_PORT_PLL_A" data-ref="_M/_PORT_PLL_A">_PORT_PLL_A</dfn>			0x46074</u></td></tr>
<tr><th id="1206">1206</th><td><u>#define <dfn class="macro" id="_M/_PORT_PLL_B" data-ref="_M/_PORT_PLL_B">_PORT_PLL_B</dfn>			0x46078</u></td></tr>
<tr><th id="1207">1207</th><td><u>#define <dfn class="macro" id="_M/_PORT_PLL_C" data-ref="_M/_PORT_PLL_C">_PORT_PLL_C</dfn>			0x4607c</u></td></tr>
<tr><th id="1208">1208</th><td><u>#define   <dfn class="macro" id="_M/PORT_PLL_ENABLE" data-ref="_M/PORT_PLL_ENABLE">PORT_PLL_ENABLE</dfn>		(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="1209">1209</th><td><u>#define   <dfn class="macro" id="_M/PORT_PLL_LOCK" data-ref="_M/PORT_PLL_LOCK">PORT_PLL_LOCK</dfn>			(1 &lt;&lt; 30)</u></td></tr>
<tr><th id="1210">1210</th><td><u>#define   <dfn class="macro" id="_M/PORT_PLL_REF_SEL" data-ref="_M/PORT_PLL_REF_SEL">PORT_PLL_REF_SEL</dfn>		(1 &lt;&lt; 27)</u></td></tr>
<tr><th id="1211">1211</th><td><u>#define <dfn class="macro" id="_M/BXT_PORT_PLL_ENABLE" data-ref="_M/BXT_PORT_PLL_ENABLE">BXT_PORT_PLL_ENABLE</dfn>(port)	_PORT(port, _PORT_PLL_A, _PORT_PLL_B)</u></td></tr>
<tr><th id="1212">1212</th><td></td></tr>
<tr><th id="1213">1213</th><td><u>#define <dfn class="macro" id="_M/_PORT_PLL_EBB_0_A" data-ref="_M/_PORT_PLL_EBB_0_A">_PORT_PLL_EBB_0_A</dfn>		0x162034</u></td></tr>
<tr><th id="1214">1214</th><td><u>#define <dfn class="macro" id="_M/_PORT_PLL_EBB_0_B" data-ref="_M/_PORT_PLL_EBB_0_B">_PORT_PLL_EBB_0_B</dfn>		0x6C034</u></td></tr>
<tr><th id="1215">1215</th><td><u>#define <dfn class="macro" id="_M/_PORT_PLL_EBB_0_C" data-ref="_M/_PORT_PLL_EBB_0_C">_PORT_PLL_EBB_0_C</dfn>		0x6C340</u></td></tr>
<tr><th id="1216">1216</th><td><u>#define   <dfn class="macro" id="_M/PORT_PLL_P1_SHIFT" data-ref="_M/PORT_PLL_P1_SHIFT">PORT_PLL_P1_SHIFT</dfn>		13</u></td></tr>
<tr><th id="1217">1217</th><td><u>#define   <dfn class="macro" id="_M/PORT_PLL_P1_MASK" data-ref="_M/PORT_PLL_P1_MASK">PORT_PLL_P1_MASK</dfn>		(0x07 &lt;&lt; PORT_PLL_P1_SHIFT)</u></td></tr>
<tr><th id="1218">1218</th><td><u>#define   <dfn class="macro" id="_M/PORT_PLL_P1" data-ref="_M/PORT_PLL_P1">PORT_PLL_P1</dfn>(x)		((x)  &lt;&lt; PORT_PLL_P1_SHIFT)</u></td></tr>
<tr><th id="1219">1219</th><td><u>#define   <dfn class="macro" id="_M/PORT_PLL_P2_SHIFT" data-ref="_M/PORT_PLL_P2_SHIFT">PORT_PLL_P2_SHIFT</dfn>		8</u></td></tr>
<tr><th id="1220">1220</th><td><u>#define   <dfn class="macro" id="_M/PORT_PLL_P2_MASK" data-ref="_M/PORT_PLL_P2_MASK">PORT_PLL_P2_MASK</dfn>		(0x1f &lt;&lt; PORT_PLL_P2_SHIFT)</u></td></tr>
<tr><th id="1221">1221</th><td><u>#define   <dfn class="macro" id="_M/PORT_PLL_P2" data-ref="_M/PORT_PLL_P2">PORT_PLL_P2</dfn>(x)		((x)  &lt;&lt; PORT_PLL_P2_SHIFT)</u></td></tr>
<tr><th id="1222">1222</th><td><u>#define <dfn class="macro" id="_M/BXT_PORT_PLL_EBB_0" data-ref="_M/BXT_PORT_PLL_EBB_0">BXT_PORT_PLL_EBB_0</dfn>(port)	_PORT3(port, _PORT_PLL_EBB_0_A, \</u></td></tr>
<tr><th id="1223">1223</th><td><u>						_PORT_PLL_EBB_0_B,	\</u></td></tr>
<tr><th id="1224">1224</th><td><u>						_PORT_PLL_EBB_0_C)</u></td></tr>
<tr><th id="1225">1225</th><td></td></tr>
<tr><th id="1226">1226</th><td><u>#define <dfn class="macro" id="_M/_PORT_PLL_EBB_4_A" data-ref="_M/_PORT_PLL_EBB_4_A">_PORT_PLL_EBB_4_A</dfn>		0x162038</u></td></tr>
<tr><th id="1227">1227</th><td><u>#define <dfn class="macro" id="_M/_PORT_PLL_EBB_4_B" data-ref="_M/_PORT_PLL_EBB_4_B">_PORT_PLL_EBB_4_B</dfn>		0x6C038</u></td></tr>
<tr><th id="1228">1228</th><td><u>#define <dfn class="macro" id="_M/_PORT_PLL_EBB_4_C" data-ref="_M/_PORT_PLL_EBB_4_C">_PORT_PLL_EBB_4_C</dfn>		0x6C344</u></td></tr>
<tr><th id="1229">1229</th><td><u>#define   <dfn class="macro" id="_M/PORT_PLL_10BIT_CLK_ENABLE" data-ref="_M/PORT_PLL_10BIT_CLK_ENABLE">PORT_PLL_10BIT_CLK_ENABLE</dfn>	(1 &lt;&lt; 13)</u></td></tr>
<tr><th id="1230">1230</th><td><u>#define   <dfn class="macro" id="_M/PORT_PLL_RECALIBRATE" data-ref="_M/PORT_PLL_RECALIBRATE">PORT_PLL_RECALIBRATE</dfn>		(1 &lt;&lt; 14)</u></td></tr>
<tr><th id="1231">1231</th><td><u>#define <dfn class="macro" id="_M/BXT_PORT_PLL_EBB_4" data-ref="_M/BXT_PORT_PLL_EBB_4">BXT_PORT_PLL_EBB_4</dfn>(port)	_PORT3(port, _PORT_PLL_EBB_4_A, \</u></td></tr>
<tr><th id="1232">1232</th><td><u>						_PORT_PLL_EBB_4_B,	\</u></td></tr>
<tr><th id="1233">1233</th><td><u>						_PORT_PLL_EBB_4_C)</u></td></tr>
<tr><th id="1234">1234</th><td></td></tr>
<tr><th id="1235">1235</th><td><u>#define <dfn class="macro" id="_M/_PORT_PLL_0_A" data-ref="_M/_PORT_PLL_0_A">_PORT_PLL_0_A</dfn>			0x162100</u></td></tr>
<tr><th id="1236">1236</th><td><u>#define <dfn class="macro" id="_M/_PORT_PLL_0_B" data-ref="_M/_PORT_PLL_0_B">_PORT_PLL_0_B</dfn>			0x6C100</u></td></tr>
<tr><th id="1237">1237</th><td><u>#define <dfn class="macro" id="_M/_PORT_PLL_0_C" data-ref="_M/_PORT_PLL_0_C">_PORT_PLL_0_C</dfn>			0x6C380</u></td></tr>
<tr><th id="1238">1238</th><td><i>/* PORT_PLL_0_A */</i></td></tr>
<tr><th id="1239">1239</th><td><u>#define   <dfn class="macro" id="_M/PORT_PLL_M2_MASK" data-ref="_M/PORT_PLL_M2_MASK">PORT_PLL_M2_MASK</dfn>		0xFF</u></td></tr>
<tr><th id="1240">1240</th><td><i>/* PORT_PLL_1_A */</i></td></tr>
<tr><th id="1241">1241</th><td><u>#define   <dfn class="macro" id="_M/PORT_PLL_N_SHIFT" data-ref="_M/PORT_PLL_N_SHIFT">PORT_PLL_N_SHIFT</dfn>		8</u></td></tr>
<tr><th id="1242">1242</th><td><u>#define   <dfn class="macro" id="_M/PORT_PLL_N_MASK" data-ref="_M/PORT_PLL_N_MASK">PORT_PLL_N_MASK</dfn>		(0x0F &lt;&lt; PORT_PLL_N_SHIFT)</u></td></tr>
<tr><th id="1243">1243</th><td><u>#define   <dfn class="macro" id="_M/PORT_PLL_N" data-ref="_M/PORT_PLL_N">PORT_PLL_N</dfn>(x)			((x) &lt;&lt; PORT_PLL_N_SHIFT)</u></td></tr>
<tr><th id="1244">1244</th><td><i>/* PORT_PLL_2_A */</i></td></tr>
<tr><th id="1245">1245</th><td><u>#define   <dfn class="macro" id="_M/PORT_PLL_M2_FRAC_MASK" data-ref="_M/PORT_PLL_M2_FRAC_MASK">PORT_PLL_M2_FRAC_MASK</dfn>		0x3FFFFF</u></td></tr>
<tr><th id="1246">1246</th><td><i>/* PORT_PLL_3_A */</i></td></tr>
<tr><th id="1247">1247</th><td><u>#define   <dfn class="macro" id="_M/PORT_PLL_M2_FRAC_ENABLE" data-ref="_M/PORT_PLL_M2_FRAC_ENABLE">PORT_PLL_M2_FRAC_ENABLE</dfn>	(1 &lt;&lt; 16)</u></td></tr>
<tr><th id="1248">1248</th><td><i>/* PORT_PLL_6_A */</i></td></tr>
<tr><th id="1249">1249</th><td><u>#define   <dfn class="macro" id="_M/PORT_PLL_PROP_COEFF_MASK" data-ref="_M/PORT_PLL_PROP_COEFF_MASK">PORT_PLL_PROP_COEFF_MASK</dfn>	0xF</u></td></tr>
<tr><th id="1250">1250</th><td><u>#define   <dfn class="macro" id="_M/PORT_PLL_INT_COEFF_MASK" data-ref="_M/PORT_PLL_INT_COEFF_MASK">PORT_PLL_INT_COEFF_MASK</dfn>	(0x1F &lt;&lt; 8)</u></td></tr>
<tr><th id="1251">1251</th><td><u>#define   <dfn class="macro" id="_M/PORT_PLL_INT_COEFF" data-ref="_M/PORT_PLL_INT_COEFF">PORT_PLL_INT_COEFF</dfn>(x)		((x)  &lt;&lt; 8)</u></td></tr>
<tr><th id="1252">1252</th><td><u>#define   <dfn class="macro" id="_M/PORT_PLL_GAIN_CTL_MASK" data-ref="_M/PORT_PLL_GAIN_CTL_MASK">PORT_PLL_GAIN_CTL_MASK</dfn>	(0x07 &lt;&lt; 16)</u></td></tr>
<tr><th id="1253">1253</th><td><u>#define   <dfn class="macro" id="_M/PORT_PLL_GAIN_CTL" data-ref="_M/PORT_PLL_GAIN_CTL">PORT_PLL_GAIN_CTL</dfn>(x)		((x)  &lt;&lt; 16)</u></td></tr>
<tr><th id="1254">1254</th><td><i>/* PORT_PLL_8_A */</i></td></tr>
<tr><th id="1255">1255</th><td><u>#define   <dfn class="macro" id="_M/PORT_PLL_TARGET_CNT_MASK" data-ref="_M/PORT_PLL_TARGET_CNT_MASK">PORT_PLL_TARGET_CNT_MASK</dfn>	0x3FF</u></td></tr>
<tr><th id="1256">1256</th><td><i>/* PORT_PLL_9_A */</i></td></tr>
<tr><th id="1257">1257</th><td><u>#define  <dfn class="macro" id="_M/PORT_PLL_LOCK_THRESHOLD_SHIFT" data-ref="_M/PORT_PLL_LOCK_THRESHOLD_SHIFT">PORT_PLL_LOCK_THRESHOLD_SHIFT</dfn>	1</u></td></tr>
<tr><th id="1258">1258</th><td><u>#define  <dfn class="macro" id="_M/PORT_PLL_LOCK_THRESHOLD_MASK" data-ref="_M/PORT_PLL_LOCK_THRESHOLD_MASK">PORT_PLL_LOCK_THRESHOLD_MASK</dfn>	(0x7 &lt;&lt; PORT_PLL_LOCK_THRESHOLD_SHIFT)</u></td></tr>
<tr><th id="1259">1259</th><td><i>/* PORT_PLL_10_A */</i></td></tr>
<tr><th id="1260">1260</th><td><u>#define  <dfn class="macro" id="_M/PORT_PLL_DCO_AMP_OVR_EN_H" data-ref="_M/PORT_PLL_DCO_AMP_OVR_EN_H">PORT_PLL_DCO_AMP_OVR_EN_H</dfn>	(1&lt;&lt;27)</u></td></tr>
<tr><th id="1261">1261</th><td><u>#define  <dfn class="macro" id="_M/PORT_PLL_DCO_AMP_DEFAULT" data-ref="_M/PORT_PLL_DCO_AMP_DEFAULT">PORT_PLL_DCO_AMP_DEFAULT</dfn>	15</u></td></tr>
<tr><th id="1262">1262</th><td><u>#define  <dfn class="macro" id="_M/PORT_PLL_DCO_AMP_MASK" data-ref="_M/PORT_PLL_DCO_AMP_MASK">PORT_PLL_DCO_AMP_MASK</dfn>		0x3c00</u></td></tr>
<tr><th id="1263">1263</th><td><u>#define  <dfn class="macro" id="_M/PORT_PLL_DCO_AMP" data-ref="_M/PORT_PLL_DCO_AMP">PORT_PLL_DCO_AMP</dfn>(x)		((x)&lt;&lt;10)</u></td></tr>
<tr><th id="1264">1264</th><td><u>#define <dfn class="macro" id="_M/_PORT_PLL_BASE" data-ref="_M/_PORT_PLL_BASE">_PORT_PLL_BASE</dfn>(port)		_PORT3(port, _PORT_PLL_0_A,	\</u></td></tr>
<tr><th id="1265">1265</th><td><u>						_PORT_PLL_0_B,		\</u></td></tr>
<tr><th id="1266">1266</th><td><u>						_PORT_PLL_0_C)</u></td></tr>
<tr><th id="1267">1267</th><td><u>#define <dfn class="macro" id="_M/BXT_PORT_PLL" data-ref="_M/BXT_PORT_PLL">BXT_PORT_PLL</dfn>(port, idx)		(_PORT_PLL_BASE(port) + (idx) * 4)</u></td></tr>
<tr><th id="1268">1268</th><td></td></tr>
<tr><th id="1269">1269</th><td><i>/* BXT PHY common lane registers */</i></td></tr>
<tr><th id="1270">1270</th><td><u>#define <dfn class="macro" id="_M/_PORT_CL1CM_DW0_A" data-ref="_M/_PORT_CL1CM_DW0_A">_PORT_CL1CM_DW0_A</dfn>		0x162000</u></td></tr>
<tr><th id="1271">1271</th><td><u>#define <dfn class="macro" id="_M/_PORT_CL1CM_DW0_BC" data-ref="_M/_PORT_CL1CM_DW0_BC">_PORT_CL1CM_DW0_BC</dfn>		0x6C000</u></td></tr>
<tr><th id="1272">1272</th><td><u>#define   <dfn class="macro" id="_M/PHY_POWER_GOOD" data-ref="_M/PHY_POWER_GOOD">PHY_POWER_GOOD</dfn>		(1 &lt;&lt; 16)</u></td></tr>
<tr><th id="1273">1273</th><td><u>#define <dfn class="macro" id="_M/BXT_PORT_CL1CM_DW0" data-ref="_M/BXT_PORT_CL1CM_DW0">BXT_PORT_CL1CM_DW0</dfn>(phy)		_BXT_PHY((phy), _PORT_CL1CM_DW0_BC, \</u></td></tr>
<tr><th id="1274">1274</th><td><u>							_PORT_CL1CM_DW0_A)</u></td></tr>
<tr><th id="1275">1275</th><td></td></tr>
<tr><th id="1276">1276</th><td><u>#define <dfn class="macro" id="_M/_PORT_CL1CM_DW9_A" data-ref="_M/_PORT_CL1CM_DW9_A">_PORT_CL1CM_DW9_A</dfn>		0x162024</u></td></tr>
<tr><th id="1277">1277</th><td><u>#define <dfn class="macro" id="_M/_PORT_CL1CM_DW9_BC" data-ref="_M/_PORT_CL1CM_DW9_BC">_PORT_CL1CM_DW9_BC</dfn>		0x6C024</u></td></tr>
<tr><th id="1278">1278</th><td><u>#define   <dfn class="macro" id="_M/IREF0RC_OFFSET_SHIFT" data-ref="_M/IREF0RC_OFFSET_SHIFT">IREF0RC_OFFSET_SHIFT</dfn>		8</u></td></tr>
<tr><th id="1279">1279</th><td><u>#define   <dfn class="macro" id="_M/IREF0RC_OFFSET_MASK" data-ref="_M/IREF0RC_OFFSET_MASK">IREF0RC_OFFSET_MASK</dfn>		(0xFF &lt;&lt; IREF0RC_OFFSET_SHIFT)</u></td></tr>
<tr><th id="1280">1280</th><td><u>#define <dfn class="macro" id="_M/BXT_PORT_CL1CM_DW9" data-ref="_M/BXT_PORT_CL1CM_DW9">BXT_PORT_CL1CM_DW9</dfn>(phy)		_BXT_PHY((phy), _PORT_CL1CM_DW9_BC, \</u></td></tr>
<tr><th id="1281">1281</th><td><u>							_PORT_CL1CM_DW9_A)</u></td></tr>
<tr><th id="1282">1282</th><td></td></tr>
<tr><th id="1283">1283</th><td><u>#define <dfn class="macro" id="_M/_PORT_CL1CM_DW10_A" data-ref="_M/_PORT_CL1CM_DW10_A">_PORT_CL1CM_DW10_A</dfn>		0x162028</u></td></tr>
<tr><th id="1284">1284</th><td><u>#define <dfn class="macro" id="_M/_PORT_CL1CM_DW10_BC" data-ref="_M/_PORT_CL1CM_DW10_BC">_PORT_CL1CM_DW10_BC</dfn>		0x6C028</u></td></tr>
<tr><th id="1285">1285</th><td><u>#define   <dfn class="macro" id="_M/IREF1RC_OFFSET_SHIFT" data-ref="_M/IREF1RC_OFFSET_SHIFT">IREF1RC_OFFSET_SHIFT</dfn>		8</u></td></tr>
<tr><th id="1286">1286</th><td><u>#define   <dfn class="macro" id="_M/IREF1RC_OFFSET_MASK" data-ref="_M/IREF1RC_OFFSET_MASK">IREF1RC_OFFSET_MASK</dfn>		(0xFF &lt;&lt; IREF1RC_OFFSET_SHIFT)</u></td></tr>
<tr><th id="1287">1287</th><td><u>#define <dfn class="macro" id="_M/BXT_PORT_CL1CM_DW10" data-ref="_M/BXT_PORT_CL1CM_DW10">BXT_PORT_CL1CM_DW10</dfn>(phy)	_BXT_PHY((phy), _PORT_CL1CM_DW10_BC, \</u></td></tr>
<tr><th id="1288">1288</th><td><u>							_PORT_CL1CM_DW10_A)</u></td></tr>
<tr><th id="1289">1289</th><td></td></tr>
<tr><th id="1290">1290</th><td><u>#define <dfn class="macro" id="_M/_PORT_CL1CM_DW28_A" data-ref="_M/_PORT_CL1CM_DW28_A">_PORT_CL1CM_DW28_A</dfn>		0x162070</u></td></tr>
<tr><th id="1291">1291</th><td><u>#define <dfn class="macro" id="_M/_PORT_CL1CM_DW28_BC" data-ref="_M/_PORT_CL1CM_DW28_BC">_PORT_CL1CM_DW28_BC</dfn>		0x6C070</u></td></tr>
<tr><th id="1292">1292</th><td><u>#define   <dfn class="macro" id="_M/OCL1_POWER_DOWN_EN" data-ref="_M/OCL1_POWER_DOWN_EN">OCL1_POWER_DOWN_EN</dfn>		(1 &lt;&lt; 23)</u></td></tr>
<tr><th id="1293">1293</th><td><u>#define   <dfn class="macro" id="_M/DW28_OLDO_DYN_PWR_DOWN_EN" data-ref="_M/DW28_OLDO_DYN_PWR_DOWN_EN">DW28_OLDO_DYN_PWR_DOWN_EN</dfn>	(1 &lt;&lt; 22)</u></td></tr>
<tr><th id="1294">1294</th><td><u>#define   <dfn class="macro" id="_M/SUS_CLK_CONFIG" data-ref="_M/SUS_CLK_CONFIG">SUS_CLK_CONFIG</dfn>		0x3</u></td></tr>
<tr><th id="1295">1295</th><td><u>#define <dfn class="macro" id="_M/BXT_PORT_CL1CM_DW28" data-ref="_M/BXT_PORT_CL1CM_DW28">BXT_PORT_CL1CM_DW28</dfn>(phy)	_BXT_PHY((phy), _PORT_CL1CM_DW28_BC, \</u></td></tr>
<tr><th id="1296">1296</th><td><u>							_PORT_CL1CM_DW28_A)</u></td></tr>
<tr><th id="1297">1297</th><td></td></tr>
<tr><th id="1298">1298</th><td><u>#define <dfn class="macro" id="_M/_PORT_CL1CM_DW30_A" data-ref="_M/_PORT_CL1CM_DW30_A">_PORT_CL1CM_DW30_A</dfn>		0x162078</u></td></tr>
<tr><th id="1299">1299</th><td><u>#define <dfn class="macro" id="_M/_PORT_CL1CM_DW30_BC" data-ref="_M/_PORT_CL1CM_DW30_BC">_PORT_CL1CM_DW30_BC</dfn>		0x6C078</u></td></tr>
<tr><th id="1300">1300</th><td><u>#define   <dfn class="macro" id="_M/OCL2_LDOFUSE_PWR_DIS" data-ref="_M/OCL2_LDOFUSE_PWR_DIS">OCL2_LDOFUSE_PWR_DIS</dfn>		(1 &lt;&lt; 6)</u></td></tr>
<tr><th id="1301">1301</th><td><u>#define <dfn class="macro" id="_M/BXT_PORT_CL1CM_DW30" data-ref="_M/BXT_PORT_CL1CM_DW30">BXT_PORT_CL1CM_DW30</dfn>(phy)	_BXT_PHY((phy), _PORT_CL1CM_DW30_BC, \</u></td></tr>
<tr><th id="1302">1302</th><td><u>							_PORT_CL1CM_DW30_A)</u></td></tr>
<tr><th id="1303">1303</th><td></td></tr>
<tr><th id="1304">1304</th><td><i>/* Defined for PHY0 only */</i></td></tr>
<tr><th id="1305">1305</th><td><u>#define <dfn class="macro" id="_M/BXT_PORT_CL2CM_DW6_BC" data-ref="_M/BXT_PORT_CL2CM_DW6_BC">BXT_PORT_CL2CM_DW6_BC</dfn>		0x6C358</u></td></tr>
<tr><th id="1306">1306</th><td><u>#define   <dfn class="macro" id="_M/DW6_OLDO_DYN_PWR_DOWN_EN" data-ref="_M/DW6_OLDO_DYN_PWR_DOWN_EN">DW6_OLDO_DYN_PWR_DOWN_EN</dfn>	(1 &lt;&lt; 28)</u></td></tr>
<tr><th id="1307">1307</th><td></td></tr>
<tr><th id="1308">1308</th><td><i>/* BXT PHY Ref registers */</i></td></tr>
<tr><th id="1309">1309</th><td><u>#define <dfn class="macro" id="_M/_PORT_REF_DW3_A" data-ref="_M/_PORT_REF_DW3_A">_PORT_REF_DW3_A</dfn>			0x16218C</u></td></tr>
<tr><th id="1310">1310</th><td><u>#define <dfn class="macro" id="_M/_PORT_REF_DW3_BC" data-ref="_M/_PORT_REF_DW3_BC">_PORT_REF_DW3_BC</dfn>		0x6C18C</u></td></tr>
<tr><th id="1311">1311</th><td><u>#define   <dfn class="macro" id="_M/GRC_DONE" data-ref="_M/GRC_DONE">GRC_DONE</dfn>			(1 &lt;&lt; 22)</u></td></tr>
<tr><th id="1312">1312</th><td><u>#define <dfn class="macro" id="_M/BXT_PORT_REF_DW3" data-ref="_M/BXT_PORT_REF_DW3">BXT_PORT_REF_DW3</dfn>(phy)		_BXT_PHY((phy), _PORT_REF_DW3_BC, \</u></td></tr>
<tr><th id="1313">1313</th><td><u>							_PORT_REF_DW3_A)</u></td></tr>
<tr><th id="1314">1314</th><td></td></tr>
<tr><th id="1315">1315</th><td><u>#define <dfn class="macro" id="_M/_PORT_REF_DW6_A" data-ref="_M/_PORT_REF_DW6_A">_PORT_REF_DW6_A</dfn>			0x162198</u></td></tr>
<tr><th id="1316">1316</th><td><u>#define <dfn class="macro" id="_M/_PORT_REF_DW6_BC" data-ref="_M/_PORT_REF_DW6_BC">_PORT_REF_DW6_BC</dfn>		0x6C198</u></td></tr>
<tr><th id="1317">1317</th><td><i>/*</i></td></tr>
<tr><th id="1318">1318</th><td><i> * FIXME: BSpec/CHV ConfigDB disagrees on the following two fields, fix them</i></td></tr>
<tr><th id="1319">1319</th><td><i> * after testing.</i></td></tr>
<tr><th id="1320">1320</th><td><i> */</i></td></tr>
<tr><th id="1321">1321</th><td><u>#define   <dfn class="macro" id="_M/GRC_CODE_SHIFT" data-ref="_M/GRC_CODE_SHIFT">GRC_CODE_SHIFT</dfn>		23</u></td></tr>
<tr><th id="1322">1322</th><td><u>#define   <dfn class="macro" id="_M/GRC_CODE_MASK" data-ref="_M/GRC_CODE_MASK">GRC_CODE_MASK</dfn>			(0x1FF &lt;&lt; GRC_CODE_SHIFT)</u></td></tr>
<tr><th id="1323">1323</th><td><u>#define   <dfn class="macro" id="_M/GRC_CODE_FAST_SHIFT" data-ref="_M/GRC_CODE_FAST_SHIFT">GRC_CODE_FAST_SHIFT</dfn>		16</u></td></tr>
<tr><th id="1324">1324</th><td><u>#define   <dfn class="macro" id="_M/GRC_CODE_FAST_MASK" data-ref="_M/GRC_CODE_FAST_MASK">GRC_CODE_FAST_MASK</dfn>		(0x7F &lt;&lt; GRC_CODE_FAST_SHIFT)</u></td></tr>
<tr><th id="1325">1325</th><td><u>#define   <dfn class="macro" id="_M/GRC_CODE_SLOW_SHIFT" data-ref="_M/GRC_CODE_SLOW_SHIFT">GRC_CODE_SLOW_SHIFT</dfn>		8</u></td></tr>
<tr><th id="1326">1326</th><td><u>#define   <dfn class="macro" id="_M/GRC_CODE_SLOW_MASK" data-ref="_M/GRC_CODE_SLOW_MASK">GRC_CODE_SLOW_MASK</dfn>		(0xFF &lt;&lt; GRC_CODE_SLOW_SHIFT)</u></td></tr>
<tr><th id="1327">1327</th><td><u>#define   <dfn class="macro" id="_M/GRC_CODE_NOM_MASK" data-ref="_M/GRC_CODE_NOM_MASK">GRC_CODE_NOM_MASK</dfn>		0xFF</u></td></tr>
<tr><th id="1328">1328</th><td><u>#define <dfn class="macro" id="_M/BXT_PORT_REF_DW6" data-ref="_M/BXT_PORT_REF_DW6">BXT_PORT_REF_DW6</dfn>(phy)		_BXT_PHY((phy), _PORT_REF_DW6_BC,	\</u></td></tr>
<tr><th id="1329">1329</th><td><u>						      _PORT_REF_DW6_A)</u></td></tr>
<tr><th id="1330">1330</th><td></td></tr>
<tr><th id="1331">1331</th><td><u>#define <dfn class="macro" id="_M/_PORT_REF_DW8_A" data-ref="_M/_PORT_REF_DW8_A">_PORT_REF_DW8_A</dfn>			0x1621A0</u></td></tr>
<tr><th id="1332">1332</th><td><u>#define <dfn class="macro" id="_M/_PORT_REF_DW8_BC" data-ref="_M/_PORT_REF_DW8_BC">_PORT_REF_DW8_BC</dfn>		0x6C1A0</u></td></tr>
<tr><th id="1333">1333</th><td><u>#define   <dfn class="macro" id="_M/GRC_DIS" data-ref="_M/GRC_DIS">GRC_DIS</dfn>			(1 &lt;&lt; 15)</u></td></tr>
<tr><th id="1334">1334</th><td><u>#define   <dfn class="macro" id="_M/GRC_RDY_OVRD" data-ref="_M/GRC_RDY_OVRD">GRC_RDY_OVRD</dfn>			(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="1335">1335</th><td><u>#define <dfn class="macro" id="_M/BXT_PORT_REF_DW8" data-ref="_M/BXT_PORT_REF_DW8">BXT_PORT_REF_DW8</dfn>(phy)		_BXT_PHY((phy), _PORT_REF_DW8_BC,	\</u></td></tr>
<tr><th id="1336">1336</th><td><u>						      _PORT_REF_DW8_A)</u></td></tr>
<tr><th id="1337">1337</th><td></td></tr>
<tr><th id="1338">1338</th><td><i>/* BXT PHY PCS registers */</i></td></tr>
<tr><th id="1339">1339</th><td><u>#define <dfn class="macro" id="_M/_PORT_PCS_DW10_LN01_A" data-ref="_M/_PORT_PCS_DW10_LN01_A">_PORT_PCS_DW10_LN01_A</dfn>		0x162428</u></td></tr>
<tr><th id="1340">1340</th><td><u>#define <dfn class="macro" id="_M/_PORT_PCS_DW10_LN01_B" data-ref="_M/_PORT_PCS_DW10_LN01_B">_PORT_PCS_DW10_LN01_B</dfn>		0x6C428</u></td></tr>
<tr><th id="1341">1341</th><td><u>#define <dfn class="macro" id="_M/_PORT_PCS_DW10_LN01_C" data-ref="_M/_PORT_PCS_DW10_LN01_C">_PORT_PCS_DW10_LN01_C</dfn>		0x6C828</u></td></tr>
<tr><th id="1342">1342</th><td><u>#define <dfn class="macro" id="_M/_PORT_PCS_DW10_GRP_A" data-ref="_M/_PORT_PCS_DW10_GRP_A">_PORT_PCS_DW10_GRP_A</dfn>		0x162C28</u></td></tr>
<tr><th id="1343">1343</th><td><u>#define <dfn class="macro" id="_M/_PORT_PCS_DW10_GRP_B" data-ref="_M/_PORT_PCS_DW10_GRP_B">_PORT_PCS_DW10_GRP_B</dfn>		0x6CC28</u></td></tr>
<tr><th id="1344">1344</th><td><u>#define <dfn class="macro" id="_M/_PORT_PCS_DW10_GRP_C" data-ref="_M/_PORT_PCS_DW10_GRP_C">_PORT_PCS_DW10_GRP_C</dfn>		0x6CE28</u></td></tr>
<tr><th id="1345">1345</th><td><u>#define <dfn class="macro" id="_M/BXT_PORT_PCS_DW10_LN01" data-ref="_M/BXT_PORT_PCS_DW10_LN01">BXT_PORT_PCS_DW10_LN01</dfn>(port)	_PORT3(port, _PORT_PCS_DW10_LN01_A, \</u></td></tr>
<tr><th id="1346">1346</th><td><u>						     _PORT_PCS_DW10_LN01_B, \</u></td></tr>
<tr><th id="1347">1347</th><td><u>						     _PORT_PCS_DW10_LN01_C)</u></td></tr>
<tr><th id="1348">1348</th><td><u>#define <dfn class="macro" id="_M/BXT_PORT_PCS_DW10_GRP" data-ref="_M/BXT_PORT_PCS_DW10_GRP">BXT_PORT_PCS_DW10_GRP</dfn>(port)	_PORT3(port, _PORT_PCS_DW10_GRP_A,  \</u></td></tr>
<tr><th id="1349">1349</th><td><u>						     _PORT_PCS_DW10_GRP_B,  \</u></td></tr>
<tr><th id="1350">1350</th><td><u>						     _PORT_PCS_DW10_GRP_C)</u></td></tr>
<tr><th id="1351">1351</th><td><u>#define   <dfn class="macro" id="_M/TX2_SWING_CALC_INIT" data-ref="_M/TX2_SWING_CALC_INIT">TX2_SWING_CALC_INIT</dfn>		(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="1352">1352</th><td><u>#define   <dfn class="macro" id="_M/TX1_SWING_CALC_INIT" data-ref="_M/TX1_SWING_CALC_INIT">TX1_SWING_CALC_INIT</dfn>		(1 &lt;&lt; 30)</u></td></tr>
<tr><th id="1353">1353</th><td></td></tr>
<tr><th id="1354">1354</th><td><u>#define <dfn class="macro" id="_M/_PORT_PCS_DW12_LN01_A" data-ref="_M/_PORT_PCS_DW12_LN01_A">_PORT_PCS_DW12_LN01_A</dfn>		0x162430</u></td></tr>
<tr><th id="1355">1355</th><td><u>#define <dfn class="macro" id="_M/_PORT_PCS_DW12_LN01_B" data-ref="_M/_PORT_PCS_DW12_LN01_B">_PORT_PCS_DW12_LN01_B</dfn>		0x6C430</u></td></tr>
<tr><th id="1356">1356</th><td><u>#define <dfn class="macro" id="_M/_PORT_PCS_DW12_LN01_C" data-ref="_M/_PORT_PCS_DW12_LN01_C">_PORT_PCS_DW12_LN01_C</dfn>		0x6C830</u></td></tr>
<tr><th id="1357">1357</th><td><u>#define <dfn class="macro" id="_M/_PORT_PCS_DW12_LN23_A" data-ref="_M/_PORT_PCS_DW12_LN23_A">_PORT_PCS_DW12_LN23_A</dfn>		0x162630</u></td></tr>
<tr><th id="1358">1358</th><td><u>#define <dfn class="macro" id="_M/_PORT_PCS_DW12_LN23_B" data-ref="_M/_PORT_PCS_DW12_LN23_B">_PORT_PCS_DW12_LN23_B</dfn>		0x6C630</u></td></tr>
<tr><th id="1359">1359</th><td><u>#define <dfn class="macro" id="_M/_PORT_PCS_DW12_LN23_C" data-ref="_M/_PORT_PCS_DW12_LN23_C">_PORT_PCS_DW12_LN23_C</dfn>		0x6CA30</u></td></tr>
<tr><th id="1360">1360</th><td><u>#define <dfn class="macro" id="_M/_PORT_PCS_DW12_GRP_A" data-ref="_M/_PORT_PCS_DW12_GRP_A">_PORT_PCS_DW12_GRP_A</dfn>		0x162c30</u></td></tr>
<tr><th id="1361">1361</th><td><u>#define <dfn class="macro" id="_M/_PORT_PCS_DW12_GRP_B" data-ref="_M/_PORT_PCS_DW12_GRP_B">_PORT_PCS_DW12_GRP_B</dfn>		0x6CC30</u></td></tr>
<tr><th id="1362">1362</th><td><u>#define <dfn class="macro" id="_M/_PORT_PCS_DW12_GRP_C" data-ref="_M/_PORT_PCS_DW12_GRP_C">_PORT_PCS_DW12_GRP_C</dfn>		0x6CE30</u></td></tr>
<tr><th id="1363">1363</th><td><u>#define   <dfn class="macro" id="_M/LANESTAGGER_STRAP_OVRD" data-ref="_M/LANESTAGGER_STRAP_OVRD">LANESTAGGER_STRAP_OVRD</dfn>	(1 &lt;&lt; 6)</u></td></tr>
<tr><th id="1364">1364</th><td><u>#define   <dfn class="macro" id="_M/LANE_STAGGER_MASK" data-ref="_M/LANE_STAGGER_MASK">LANE_STAGGER_MASK</dfn>		0x1F</u></td></tr>
<tr><th id="1365">1365</th><td><u>#define <dfn class="macro" id="_M/BXT_PORT_PCS_DW12_LN01" data-ref="_M/BXT_PORT_PCS_DW12_LN01">BXT_PORT_PCS_DW12_LN01</dfn>(port)	_PORT3(port, _PORT_PCS_DW12_LN01_A, \</u></td></tr>
<tr><th id="1366">1366</th><td><u>						     _PORT_PCS_DW12_LN01_B, \</u></td></tr>
<tr><th id="1367">1367</th><td><u>						     _PORT_PCS_DW12_LN01_C)</u></td></tr>
<tr><th id="1368">1368</th><td><u>#define <dfn class="macro" id="_M/BXT_PORT_PCS_DW12_LN23" data-ref="_M/BXT_PORT_PCS_DW12_LN23">BXT_PORT_PCS_DW12_LN23</dfn>(port)	_PORT3(port, _PORT_PCS_DW12_LN23_A, \</u></td></tr>
<tr><th id="1369">1369</th><td><u>						     _PORT_PCS_DW12_LN23_B, \</u></td></tr>
<tr><th id="1370">1370</th><td><u>						     _PORT_PCS_DW12_LN23_C)</u></td></tr>
<tr><th id="1371">1371</th><td><u>#define <dfn class="macro" id="_M/BXT_PORT_PCS_DW12_GRP" data-ref="_M/BXT_PORT_PCS_DW12_GRP">BXT_PORT_PCS_DW12_GRP</dfn>(port)	_PORT3(port, _PORT_PCS_DW12_GRP_A, \</u></td></tr>
<tr><th id="1372">1372</th><td><u>						     _PORT_PCS_DW12_GRP_B, \</u></td></tr>
<tr><th id="1373">1373</th><td><u>						     _PORT_PCS_DW12_GRP_C)</u></td></tr>
<tr><th id="1374">1374</th><td></td></tr>
<tr><th id="1375">1375</th><td><i>/* BXT PHY TX registers */</i></td></tr>
<tr><th id="1376">1376</th><td><u>#define <dfn class="macro" id="_M/_BXT_LANE_OFFSET" data-ref="_M/_BXT_LANE_OFFSET">_BXT_LANE_OFFSET</dfn>(lane)           (((lane) &gt;&gt; 1) * 0x200 +	\</u></td></tr>
<tr><th id="1377">1377</th><td><u>					  ((lane) &amp; 1) * 0x80)</u></td></tr>
<tr><th id="1378">1378</th><td></td></tr>
<tr><th id="1379">1379</th><td><u>#define <dfn class="macro" id="_M/_PORT_TX_DW2_LN0_A" data-ref="_M/_PORT_TX_DW2_LN0_A">_PORT_TX_DW2_LN0_A</dfn>		0x162508</u></td></tr>
<tr><th id="1380">1380</th><td><u>#define <dfn class="macro" id="_M/_PORT_TX_DW2_LN0_B" data-ref="_M/_PORT_TX_DW2_LN0_B">_PORT_TX_DW2_LN0_B</dfn>		0x6C508</u></td></tr>
<tr><th id="1381">1381</th><td><u>#define <dfn class="macro" id="_M/_PORT_TX_DW2_LN0_C" data-ref="_M/_PORT_TX_DW2_LN0_C">_PORT_TX_DW2_LN0_C</dfn>		0x6C908</u></td></tr>
<tr><th id="1382">1382</th><td><u>#define <dfn class="macro" id="_M/_PORT_TX_DW2_GRP_A" data-ref="_M/_PORT_TX_DW2_GRP_A">_PORT_TX_DW2_GRP_A</dfn>		0x162D08</u></td></tr>
<tr><th id="1383">1383</th><td><u>#define <dfn class="macro" id="_M/_PORT_TX_DW2_GRP_B" data-ref="_M/_PORT_TX_DW2_GRP_B">_PORT_TX_DW2_GRP_B</dfn>		0x6CD08</u></td></tr>
<tr><th id="1384">1384</th><td><u>#define <dfn class="macro" id="_M/_PORT_TX_DW2_GRP_C" data-ref="_M/_PORT_TX_DW2_GRP_C">_PORT_TX_DW2_GRP_C</dfn>		0x6CF08</u></td></tr>
<tr><th id="1385">1385</th><td><u>#define <dfn class="macro" id="_M/BXT_PORT_TX_DW2_GRP" data-ref="_M/BXT_PORT_TX_DW2_GRP">BXT_PORT_TX_DW2_GRP</dfn>(port)	_PORT3(port, _PORT_TX_DW2_GRP_A,  \</u></td></tr>
<tr><th id="1386">1386</th><td><u>						     _PORT_TX_DW2_GRP_B,  \</u></td></tr>
<tr><th id="1387">1387</th><td><u>						     _PORT_TX_DW2_GRP_C)</u></td></tr>
<tr><th id="1388">1388</th><td><u>#define <dfn class="macro" id="_M/BXT_PORT_TX_DW2_LN0" data-ref="_M/BXT_PORT_TX_DW2_LN0">BXT_PORT_TX_DW2_LN0</dfn>(port)	_PORT3(port, _PORT_TX_DW2_LN0_A,  \</u></td></tr>
<tr><th id="1389">1389</th><td><u>						     _PORT_TX_DW2_LN0_B,  \</u></td></tr>
<tr><th id="1390">1390</th><td><u>						     _PORT_TX_DW2_LN0_C)</u></td></tr>
<tr><th id="1391">1391</th><td><u>#define   <dfn class="macro" id="_M/MARGIN_000_SHIFT" data-ref="_M/MARGIN_000_SHIFT">MARGIN_000_SHIFT</dfn>		16</u></td></tr>
<tr><th id="1392">1392</th><td><u>#define   <dfn class="macro" id="_M/MARGIN_000" data-ref="_M/MARGIN_000">MARGIN_000</dfn>			(0xFF &lt;&lt; MARGIN_000_SHIFT)</u></td></tr>
<tr><th id="1393">1393</th><td><u>#define   <dfn class="macro" id="_M/UNIQ_TRANS_SCALE_SHIFT" data-ref="_M/UNIQ_TRANS_SCALE_SHIFT">UNIQ_TRANS_SCALE_SHIFT</dfn>	8</u></td></tr>
<tr><th id="1394">1394</th><td><u>#define   <dfn class="macro" id="_M/UNIQ_TRANS_SCALE" data-ref="_M/UNIQ_TRANS_SCALE">UNIQ_TRANS_SCALE</dfn>		(0xFF &lt;&lt; UNIQ_TRANS_SCALE_SHIFT)</u></td></tr>
<tr><th id="1395">1395</th><td></td></tr>
<tr><th id="1396">1396</th><td><u>#define <dfn class="macro" id="_M/_PORT_TX_DW3_LN0_A" data-ref="_M/_PORT_TX_DW3_LN0_A">_PORT_TX_DW3_LN0_A</dfn>		0x16250C</u></td></tr>
<tr><th id="1397">1397</th><td><u>#define <dfn class="macro" id="_M/_PORT_TX_DW3_LN0_B" data-ref="_M/_PORT_TX_DW3_LN0_B">_PORT_TX_DW3_LN0_B</dfn>		0x6C50C</u></td></tr>
<tr><th id="1398">1398</th><td><u>#define <dfn class="macro" id="_M/_PORT_TX_DW3_LN0_C" data-ref="_M/_PORT_TX_DW3_LN0_C">_PORT_TX_DW3_LN0_C</dfn>		0x6C90C</u></td></tr>
<tr><th id="1399">1399</th><td><u>#define <dfn class="macro" id="_M/_PORT_TX_DW3_GRP_A" data-ref="_M/_PORT_TX_DW3_GRP_A">_PORT_TX_DW3_GRP_A</dfn>		0x162D0C</u></td></tr>
<tr><th id="1400">1400</th><td><u>#define <dfn class="macro" id="_M/_PORT_TX_DW3_GRP_B" data-ref="_M/_PORT_TX_DW3_GRP_B">_PORT_TX_DW3_GRP_B</dfn>		0x6CD0C</u></td></tr>
<tr><th id="1401">1401</th><td><u>#define <dfn class="macro" id="_M/_PORT_TX_DW3_GRP_C" data-ref="_M/_PORT_TX_DW3_GRP_C">_PORT_TX_DW3_GRP_C</dfn>		0x6CF0C</u></td></tr>
<tr><th id="1402">1402</th><td><u>#define <dfn class="macro" id="_M/BXT_PORT_TX_DW3_GRP" data-ref="_M/BXT_PORT_TX_DW3_GRP">BXT_PORT_TX_DW3_GRP</dfn>(port)	_PORT3(port, _PORT_TX_DW3_GRP_A,  \</u></td></tr>
<tr><th id="1403">1403</th><td><u>						     _PORT_TX_DW3_GRP_B,  \</u></td></tr>
<tr><th id="1404">1404</th><td><u>						     _PORT_TX_DW3_GRP_C)</u></td></tr>
<tr><th id="1405">1405</th><td><u>#define <dfn class="macro" id="_M/BXT_PORT_TX_DW3_LN0" data-ref="_M/BXT_PORT_TX_DW3_LN0">BXT_PORT_TX_DW3_LN0</dfn>(port)	_PORT3(port, _PORT_TX_DW3_LN0_A,  \</u></td></tr>
<tr><th id="1406">1406</th><td><u>						     _PORT_TX_DW3_LN0_B,  \</u></td></tr>
<tr><th id="1407">1407</th><td><u>						     _PORT_TX_DW3_LN0_C)</u></td></tr>
<tr><th id="1408">1408</th><td><u>#define   <dfn class="macro" id="_M/SCALE_DCOMP_METHOD" data-ref="_M/SCALE_DCOMP_METHOD">SCALE_DCOMP_METHOD</dfn>		(1 &lt;&lt; 26)</u></td></tr>
<tr><th id="1409">1409</th><td><u>#define   <dfn class="macro" id="_M/UNIQUE_TRANGE_EN_METHOD" data-ref="_M/UNIQUE_TRANGE_EN_METHOD">UNIQUE_TRANGE_EN_METHOD</dfn>	(1 &lt;&lt; 27)</u></td></tr>
<tr><th id="1410">1410</th><td></td></tr>
<tr><th id="1411">1411</th><td><u>#define <dfn class="macro" id="_M/_PORT_TX_DW4_LN0_A" data-ref="_M/_PORT_TX_DW4_LN0_A">_PORT_TX_DW4_LN0_A</dfn>		0x162510</u></td></tr>
<tr><th id="1412">1412</th><td><u>#define <dfn class="macro" id="_M/_PORT_TX_DW4_LN0_B" data-ref="_M/_PORT_TX_DW4_LN0_B">_PORT_TX_DW4_LN0_B</dfn>		0x6C510</u></td></tr>
<tr><th id="1413">1413</th><td><u>#define <dfn class="macro" id="_M/_PORT_TX_DW4_LN0_C" data-ref="_M/_PORT_TX_DW4_LN0_C">_PORT_TX_DW4_LN0_C</dfn>		0x6C910</u></td></tr>
<tr><th id="1414">1414</th><td><u>#define <dfn class="macro" id="_M/_PORT_TX_DW4_GRP_A" data-ref="_M/_PORT_TX_DW4_GRP_A">_PORT_TX_DW4_GRP_A</dfn>		0x162D10</u></td></tr>
<tr><th id="1415">1415</th><td><u>#define <dfn class="macro" id="_M/_PORT_TX_DW4_GRP_B" data-ref="_M/_PORT_TX_DW4_GRP_B">_PORT_TX_DW4_GRP_B</dfn>		0x6CD10</u></td></tr>
<tr><th id="1416">1416</th><td><u>#define <dfn class="macro" id="_M/_PORT_TX_DW4_GRP_C" data-ref="_M/_PORT_TX_DW4_GRP_C">_PORT_TX_DW4_GRP_C</dfn>		0x6CF10</u></td></tr>
<tr><th id="1417">1417</th><td><u>#define <dfn class="macro" id="_M/BXT_PORT_TX_DW4_LN0" data-ref="_M/BXT_PORT_TX_DW4_LN0">BXT_PORT_TX_DW4_LN0</dfn>(port)	_PORT3(port, _PORT_TX_DW4_LN0_A,  \</u></td></tr>
<tr><th id="1418">1418</th><td><u>						     _PORT_TX_DW4_LN0_B,  \</u></td></tr>
<tr><th id="1419">1419</th><td><u>						     _PORT_TX_DW4_LN0_C)</u></td></tr>
<tr><th id="1420">1420</th><td><u>#define <dfn class="macro" id="_M/BXT_PORT_TX_DW4_GRP" data-ref="_M/BXT_PORT_TX_DW4_GRP">BXT_PORT_TX_DW4_GRP</dfn>(port)	_PORT3(port, _PORT_TX_DW4_GRP_A,  \</u></td></tr>
<tr><th id="1421">1421</th><td><u>						     _PORT_TX_DW4_GRP_B,  \</u></td></tr>
<tr><th id="1422">1422</th><td><u>						     _PORT_TX_DW4_GRP_C)</u></td></tr>
<tr><th id="1423">1423</th><td><u>#define   <dfn class="macro" id="_M/DEEMPH_SHIFT" data-ref="_M/DEEMPH_SHIFT">DEEMPH_SHIFT</dfn>			24</u></td></tr>
<tr><th id="1424">1424</th><td><u>#define   <dfn class="macro" id="_M/DE_EMPHASIS" data-ref="_M/DE_EMPHASIS">DE_EMPHASIS</dfn>			(0xFF &lt;&lt; DEEMPH_SHIFT)</u></td></tr>
<tr><th id="1425">1425</th><td></td></tr>
<tr><th id="1426">1426</th><td><u>#define <dfn class="macro" id="_M/_PORT_TX_DW14_LN0_A" data-ref="_M/_PORT_TX_DW14_LN0_A">_PORT_TX_DW14_LN0_A</dfn>		0x162538</u></td></tr>
<tr><th id="1427">1427</th><td><u>#define <dfn class="macro" id="_M/_PORT_TX_DW14_LN0_B" data-ref="_M/_PORT_TX_DW14_LN0_B">_PORT_TX_DW14_LN0_B</dfn>		0x6C538</u></td></tr>
<tr><th id="1428">1428</th><td><u>#define <dfn class="macro" id="_M/_PORT_TX_DW14_LN0_C" data-ref="_M/_PORT_TX_DW14_LN0_C">_PORT_TX_DW14_LN0_C</dfn>		0x6C938</u></td></tr>
<tr><th id="1429">1429</th><td><u>#define   <dfn class="macro" id="_M/LATENCY_OPTIM_SHIFT" data-ref="_M/LATENCY_OPTIM_SHIFT">LATENCY_OPTIM_SHIFT</dfn>		30</u></td></tr>
<tr><th id="1430">1430</th><td><u>#define   <dfn class="macro" id="_M/LATENCY_OPTIM" data-ref="_M/LATENCY_OPTIM">LATENCY_OPTIM</dfn>			(1 &lt;&lt; LATENCY_OPTIM_SHIFT)</u></td></tr>
<tr><th id="1431">1431</th><td><u>#define <dfn class="macro" id="_M/BXT_PORT_TX_DW14_LN" data-ref="_M/BXT_PORT_TX_DW14_LN">BXT_PORT_TX_DW14_LN</dfn>(port, lane)	(_PORT3((port), _PORT_TX_DW14_LN0_A,   \</u></td></tr>
<tr><th id="1432">1432</th><td><u>							_PORT_TX_DW14_LN0_B,   \</u></td></tr>
<tr><th id="1433">1433</th><td><u>							_PORT_TX_DW14_LN0_C) + \</u></td></tr>
<tr><th id="1434">1434</th><td><u>					 _BXT_LANE_OFFSET(lane))</u></td></tr>
<tr><th id="1435">1435</th><td></td></tr>
<tr><th id="1436">1436</th><td><i>/* UAIMI scratch pad register 1 */</i></td></tr>
<tr><th id="1437">1437</th><td><u>#define <dfn class="macro" id="_M/UAIMI_SPR1" data-ref="_M/UAIMI_SPR1">UAIMI_SPR1</dfn>			0x4F074</u></td></tr>
<tr><th id="1438">1438</th><td><i>/* SKL VccIO mask */</i></td></tr>
<tr><th id="1439">1439</th><td><u>#define <dfn class="macro" id="_M/SKL_VCCIO_MASK" data-ref="_M/SKL_VCCIO_MASK">SKL_VCCIO_MASK</dfn>			0x1</u></td></tr>
<tr><th id="1440">1440</th><td><i>/* SKL balance leg register */</i></td></tr>
<tr><th id="1441">1441</th><td><u>#define <dfn class="macro" id="_M/DISPIO_CR_TX_BMU_CR0" data-ref="_M/DISPIO_CR_TX_BMU_CR0">DISPIO_CR_TX_BMU_CR0</dfn>		0x6C00C</u></td></tr>
<tr><th id="1442">1442</th><td><i>/* I_boost values */</i></td></tr>
<tr><th id="1443">1443</th><td><u>#define <dfn class="macro" id="_M/BALANCE_LEG_SHIFT" data-ref="_M/BALANCE_LEG_SHIFT">BALANCE_LEG_SHIFT</dfn>(port)		(8+3*(port))</u></td></tr>
<tr><th id="1444">1444</th><td><u>#define <dfn class="macro" id="_M/BALANCE_LEG_MASK" data-ref="_M/BALANCE_LEG_MASK">BALANCE_LEG_MASK</dfn>(port)		(7&lt;&lt;(8+3*(port)))</u></td></tr>
<tr><th id="1445">1445</th><td><i>/* Balance leg disable bits */</i></td></tr>
<tr><th id="1446">1446</th><td><u>#define <dfn class="macro" id="_M/BALANCE_LEG_DISABLE_SHIFT" data-ref="_M/BALANCE_LEG_DISABLE_SHIFT">BALANCE_LEG_DISABLE_SHIFT</dfn>	23</u></td></tr>
<tr><th id="1447">1447</th><td></td></tr>
<tr><th id="1448">1448</th><td><i>/*</i></td></tr>
<tr><th id="1449">1449</th><td><i> * Fence registers</i></td></tr>
<tr><th id="1450">1450</th><td><i> * [0-7]  @ 0x2000 gen2,gen3</i></td></tr>
<tr><th id="1451">1451</th><td><i> * [8-15] @ 0x3000 945,g33,pnv</i></td></tr>
<tr><th id="1452">1452</th><td><i> *</i></td></tr>
<tr><th id="1453">1453</th><td><i> * [0-15] @ 0x3000 gen4,gen5</i></td></tr>
<tr><th id="1454">1454</th><td><i> *</i></td></tr>
<tr><th id="1455">1455</th><td><i> * [0-15] @ 0x100000 gen6,vlv,chv</i></td></tr>
<tr><th id="1456">1456</th><td><i> * [0-31] @ 0x100000 gen7+</i></td></tr>
<tr><th id="1457">1457</th><td><i> */</i></td></tr>
<tr><th id="1458">1458</th><td><u>#define <dfn class="macro" id="_M/FENCE_REG" data-ref="_M/FENCE_REG">FENCE_REG</dfn>(i)			(0x2000 + (((i) &amp; 8) &lt;&lt; 9) + ((i) &amp; 7) * 4)</u></td></tr>
<tr><th id="1459">1459</th><td><u>#define   <dfn class="macro" id="_M/I830_FENCE_START_MASK" data-ref="_M/I830_FENCE_START_MASK">I830_FENCE_START_MASK</dfn>		0x07f80000</u></td></tr>
<tr><th id="1460">1460</th><td><u>#define   <dfn class="macro" id="_M/I830_FENCE_TILING_Y_SHIFT" data-ref="_M/I830_FENCE_TILING_Y_SHIFT">I830_FENCE_TILING_Y_SHIFT</dfn>	12</u></td></tr>
<tr><th id="1461">1461</th><td><u>#define   <dfn class="macro" id="_M/I830_FENCE_SIZE_BITS" data-ref="_M/I830_FENCE_SIZE_BITS">I830_FENCE_SIZE_BITS</dfn>(size)	((ffs((size) &gt;&gt; 19) - 1) &lt;&lt; 8)</u></td></tr>
<tr><th id="1462">1462</th><td><u>#define   <dfn class="macro" id="_M/I830_FENCE_PITCH_SHIFT" data-ref="_M/I830_FENCE_PITCH_SHIFT">I830_FENCE_PITCH_SHIFT</dfn>	4</u></td></tr>
<tr><th id="1463">1463</th><td><u>#define   <dfn class="macro" id="_M/I830_FENCE_REG_VALID" data-ref="_M/I830_FENCE_REG_VALID">I830_FENCE_REG_VALID</dfn>		(1&lt;&lt;0)</u></td></tr>
<tr><th id="1464">1464</th><td><u>#define   <dfn class="macro" id="_M/I915_FENCE_MAX_PITCH_VAL" data-ref="_M/I915_FENCE_MAX_PITCH_VAL">I915_FENCE_MAX_PITCH_VAL</dfn>	4</u></td></tr>
<tr><th id="1465">1465</th><td><u>#define   <dfn class="macro" id="_M/I830_FENCE_MAX_PITCH_VAL" data-ref="_M/I830_FENCE_MAX_PITCH_VAL">I830_FENCE_MAX_PITCH_VAL</dfn>	6</u></td></tr>
<tr><th id="1466">1466</th><td><u>#define   <dfn class="macro" id="_M/I830_FENCE_MAX_SIZE_VAL" data-ref="_M/I830_FENCE_MAX_SIZE_VAL">I830_FENCE_MAX_SIZE_VAL</dfn>	(1&lt;&lt;8)</u></td></tr>
<tr><th id="1467">1467</th><td></td></tr>
<tr><th id="1468">1468</th><td><u>#define   <dfn class="macro" id="_M/I915_FENCE_START_MASK" data-ref="_M/I915_FENCE_START_MASK">I915_FENCE_START_MASK</dfn>		0x0ff00000</u></td></tr>
<tr><th id="1469">1469</th><td><u>#define   <dfn class="macro" id="_M/I915_FENCE_SIZE_BITS" data-ref="_M/I915_FENCE_SIZE_BITS">I915_FENCE_SIZE_BITS</dfn>(size)	((ffs((size) &gt;&gt; 20) - 1) &lt;&lt; 8)</u></td></tr>
<tr><th id="1470">1470</th><td></td></tr>
<tr><th id="1471">1471</th><td><u>#define <dfn class="macro" id="_M/FENCE_REG_965_LO" data-ref="_M/FENCE_REG_965_LO">FENCE_REG_965_LO</dfn>(i)		(0x03000 + (i) * 8)</u></td></tr>
<tr><th id="1472">1472</th><td><u>#define <dfn class="macro" id="_M/FENCE_REG_965_HI" data-ref="_M/FENCE_REG_965_HI">FENCE_REG_965_HI</dfn>(i)		(0x03000 + (i) * 8 + 4)</u></td></tr>
<tr><th id="1473">1473</th><td><u>#define   <dfn class="macro" id="_M/I965_FENCE_PITCH_SHIFT" data-ref="_M/I965_FENCE_PITCH_SHIFT">I965_FENCE_PITCH_SHIFT</dfn>	2</u></td></tr>
<tr><th id="1474">1474</th><td><u>#define   <dfn class="macro" id="_M/I965_FENCE_TILING_Y_SHIFT" data-ref="_M/I965_FENCE_TILING_Y_SHIFT">I965_FENCE_TILING_Y_SHIFT</dfn>	1</u></td></tr>
<tr><th id="1475">1475</th><td><u>#define   <dfn class="macro" id="_M/I965_FENCE_REG_VALID" data-ref="_M/I965_FENCE_REG_VALID">I965_FENCE_REG_VALID</dfn>		(1&lt;&lt;0)</u></td></tr>
<tr><th id="1476">1476</th><td><u>#define   <dfn class="macro" id="_M/I965_FENCE_MAX_PITCH_VAL" data-ref="_M/I965_FENCE_MAX_PITCH_VAL">I965_FENCE_MAX_PITCH_VAL</dfn>	0x0400</u></td></tr>
<tr><th id="1477">1477</th><td></td></tr>
<tr><th id="1478">1478</th><td><u>#define <dfn class="macro" id="_M/FENCE_REG_GEN6_LO" data-ref="_M/FENCE_REG_GEN6_LO">FENCE_REG_GEN6_LO</dfn>(i)	(0x100000 + (i) * 8)</u></td></tr>
<tr><th id="1479">1479</th><td><u>#define <dfn class="macro" id="_M/FENCE_REG_GEN6_HI" data-ref="_M/FENCE_REG_GEN6_HI">FENCE_REG_GEN6_HI</dfn>(i)	(0x100000 + (i) * 8 + 4)</u></td></tr>
<tr><th id="1480">1480</th><td><u>#define   <dfn class="macro" id="_M/GEN6_FENCE_PITCH_SHIFT" data-ref="_M/GEN6_FENCE_PITCH_SHIFT">GEN6_FENCE_PITCH_SHIFT</dfn>	32</u></td></tr>
<tr><th id="1481">1481</th><td><u>#define   <dfn class="macro" id="_M/GEN7_FENCE_MAX_PITCH_VAL" data-ref="_M/GEN7_FENCE_MAX_PITCH_VAL">GEN7_FENCE_MAX_PITCH_VAL</dfn>	0x0800</u></td></tr>
<tr><th id="1482">1482</th><td></td></tr>
<tr><th id="1483">1483</th><td></td></tr>
<tr><th id="1484">1484</th><td><i>/* control register for cpu gtt access */</i></td></tr>
<tr><th id="1485">1485</th><td><u>#define <dfn class="macro" id="_M/TILECTL" data-ref="_M/TILECTL">TILECTL</dfn>				0x101000</u></td></tr>
<tr><th id="1486">1486</th><td><u>#define   <dfn class="macro" id="_M/TILECTL_SWZCTL" data-ref="_M/TILECTL_SWZCTL">TILECTL_SWZCTL</dfn>			(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1487">1487</th><td><u>#define   <dfn class="macro" id="_M/TILECTL_TLBPF" data-ref="_M/TILECTL_TLBPF">TILECTL_TLBPF</dfn>			(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="1488">1488</th><td><u>#define   <dfn class="macro" id="_M/TILECTL_TLB_PREFETCH_DIS" data-ref="_M/TILECTL_TLB_PREFETCH_DIS">TILECTL_TLB_PREFETCH_DIS</dfn>	(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="1489">1489</th><td><u>#define   <dfn class="macro" id="_M/TILECTL_BACKSNOOP_DIS" data-ref="_M/TILECTL_BACKSNOOP_DIS">TILECTL_BACKSNOOP_DIS</dfn>		(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="1490">1490</th><td></td></tr>
<tr><th id="1491">1491</th><td><i>/*</i></td></tr>
<tr><th id="1492">1492</th><td><i> * Instruction and interrupt control regs</i></td></tr>
<tr><th id="1493">1493</th><td><i> */</i></td></tr>
<tr><th id="1494">1494</th><td><u>#define <dfn class="macro" id="_M/PGTBL_CTL" data-ref="_M/PGTBL_CTL">PGTBL_CTL</dfn>	0x02020</u></td></tr>
<tr><th id="1495">1495</th><td><u>#define   <dfn class="macro" id="_M/PGTBL_ADDRESS_LO_MASK" data-ref="_M/PGTBL_ADDRESS_LO_MASK">PGTBL_ADDRESS_LO_MASK</dfn>	0xfffff000 /* bits [31:12] */</u></td></tr>
<tr><th id="1496">1496</th><td><u>#define   <dfn class="macro" id="_M/PGTBL_ADDRESS_HI_MASK" data-ref="_M/PGTBL_ADDRESS_HI_MASK">PGTBL_ADDRESS_HI_MASK</dfn>	0x000000f0 /* bits [35:32] (gen4) */</u></td></tr>
<tr><th id="1497">1497</th><td><u>#define <dfn class="macro" id="_M/PGTBL_ER" data-ref="_M/PGTBL_ER">PGTBL_ER</dfn>	0x02024</u></td></tr>
<tr><th id="1498">1498</th><td><u>#define <dfn class="macro" id="_M/PRB0_BASE" data-ref="_M/PRB0_BASE">PRB0_BASE</dfn> (0x2030-0x30)</u></td></tr>
<tr><th id="1499">1499</th><td><u>#define <dfn class="macro" id="_M/PRB1_BASE" data-ref="_M/PRB1_BASE">PRB1_BASE</dfn> (0x2040-0x30) /* 830,gen3 */</u></td></tr>
<tr><th id="1500">1500</th><td><u>#define <dfn class="macro" id="_M/PRB2_BASE" data-ref="_M/PRB2_BASE">PRB2_BASE</dfn> (0x2050-0x30) /* gen3 */</u></td></tr>
<tr><th id="1501">1501</th><td><u>#define <dfn class="macro" id="_M/SRB0_BASE" data-ref="_M/SRB0_BASE">SRB0_BASE</dfn> (0x2100-0x30) /* gen2 */</u></td></tr>
<tr><th id="1502">1502</th><td><u>#define <dfn class="macro" id="_M/SRB1_BASE" data-ref="_M/SRB1_BASE">SRB1_BASE</dfn> (0x2110-0x30) /* gen2 */</u></td></tr>
<tr><th id="1503">1503</th><td><u>#define <dfn class="macro" id="_M/SRB2_BASE" data-ref="_M/SRB2_BASE">SRB2_BASE</dfn> (0x2120-0x30) /* 830 */</u></td></tr>
<tr><th id="1504">1504</th><td><u>#define <dfn class="macro" id="_M/SRB3_BASE" data-ref="_M/SRB3_BASE">SRB3_BASE</dfn> (0x2130-0x30) /* 830 */</u></td></tr>
<tr><th id="1505">1505</th><td><u>#define <dfn class="macro" id="_M/RENDER_RING_BASE" data-ref="_M/RENDER_RING_BASE">RENDER_RING_BASE</dfn>	0x02000</u></td></tr>
<tr><th id="1506">1506</th><td><u>#define <dfn class="macro" id="_M/BSD_RING_BASE" data-ref="_M/BSD_RING_BASE">BSD_RING_BASE</dfn>		0x04000</u></td></tr>
<tr><th id="1507">1507</th><td><u>#define <dfn class="macro" id="_M/GEN6_BSD_RING_BASE" data-ref="_M/GEN6_BSD_RING_BASE">GEN6_BSD_RING_BASE</dfn>	0x12000</u></td></tr>
<tr><th id="1508">1508</th><td><u>#define <dfn class="macro" id="_M/GEN8_BSD2_RING_BASE" data-ref="_M/GEN8_BSD2_RING_BASE">GEN8_BSD2_RING_BASE</dfn>	0x1c000</u></td></tr>
<tr><th id="1509">1509</th><td><u>#define <dfn class="macro" id="_M/VEBOX_RING_BASE" data-ref="_M/VEBOX_RING_BASE">VEBOX_RING_BASE</dfn>		0x1a000</u></td></tr>
<tr><th id="1510">1510</th><td><u>#define <dfn class="macro" id="_M/BLT_RING_BASE" data-ref="_M/BLT_RING_BASE">BLT_RING_BASE</dfn>		0x22000</u></td></tr>
<tr><th id="1511">1511</th><td><u>#define <dfn class="macro" id="_M/RING_TAIL" data-ref="_M/RING_TAIL">RING_TAIL</dfn>(base)		((base)+0x30)</u></td></tr>
<tr><th id="1512">1512</th><td><u>#define <dfn class="macro" id="_M/RING_HEAD" data-ref="_M/RING_HEAD">RING_HEAD</dfn>(base)		((base)+0x34)</u></td></tr>
<tr><th id="1513">1513</th><td><u>#define <dfn class="macro" id="_M/RING_START" data-ref="_M/RING_START">RING_START</dfn>(base)	((base)+0x38)</u></td></tr>
<tr><th id="1514">1514</th><td><u>#define <dfn class="macro" id="_M/RING_CTL" data-ref="_M/RING_CTL">RING_CTL</dfn>(base)		((base)+0x3c)</u></td></tr>
<tr><th id="1515">1515</th><td><u>#define <dfn class="macro" id="_M/RING_SYNC_0" data-ref="_M/RING_SYNC_0">RING_SYNC_0</dfn>(base)	((base)+0x40)</u></td></tr>
<tr><th id="1516">1516</th><td><u>#define <dfn class="macro" id="_M/RING_SYNC_1" data-ref="_M/RING_SYNC_1">RING_SYNC_1</dfn>(base)	((base)+0x44)</u></td></tr>
<tr><th id="1517">1517</th><td><u>#define <dfn class="macro" id="_M/RING_SYNC_2" data-ref="_M/RING_SYNC_2">RING_SYNC_2</dfn>(base)	((base)+0x48)</u></td></tr>
<tr><th id="1518">1518</th><td><u>#define <dfn class="macro" id="_M/GEN6_RVSYNC" data-ref="_M/GEN6_RVSYNC">GEN6_RVSYNC</dfn>	(RING_SYNC_0(RENDER_RING_BASE))</u></td></tr>
<tr><th id="1519">1519</th><td><u>#define <dfn class="macro" id="_M/GEN6_RBSYNC" data-ref="_M/GEN6_RBSYNC">GEN6_RBSYNC</dfn>	(RING_SYNC_1(RENDER_RING_BASE))</u></td></tr>
<tr><th id="1520">1520</th><td><u>#define <dfn class="macro" id="_M/GEN6_RVESYNC" data-ref="_M/GEN6_RVESYNC">GEN6_RVESYNC</dfn>	(RING_SYNC_2(RENDER_RING_BASE))</u></td></tr>
<tr><th id="1521">1521</th><td><u>#define <dfn class="macro" id="_M/GEN6_VBSYNC" data-ref="_M/GEN6_VBSYNC">GEN6_VBSYNC</dfn>	(RING_SYNC_0(GEN6_BSD_RING_BASE))</u></td></tr>
<tr><th id="1522">1522</th><td><u>#define <dfn class="macro" id="_M/GEN6_VRSYNC" data-ref="_M/GEN6_VRSYNC">GEN6_VRSYNC</dfn>	(RING_SYNC_1(GEN6_BSD_RING_BASE))</u></td></tr>
<tr><th id="1523">1523</th><td><u>#define <dfn class="macro" id="_M/GEN6_VVESYNC" data-ref="_M/GEN6_VVESYNC">GEN6_VVESYNC</dfn>	(RING_SYNC_2(GEN6_BSD_RING_BASE))</u></td></tr>
<tr><th id="1524">1524</th><td><u>#define <dfn class="macro" id="_M/GEN6_BRSYNC" data-ref="_M/GEN6_BRSYNC">GEN6_BRSYNC</dfn>	(RING_SYNC_0(BLT_RING_BASE))</u></td></tr>
<tr><th id="1525">1525</th><td><u>#define <dfn class="macro" id="_M/GEN6_BVSYNC" data-ref="_M/GEN6_BVSYNC">GEN6_BVSYNC</dfn>	(RING_SYNC_1(BLT_RING_BASE))</u></td></tr>
<tr><th id="1526">1526</th><td><u>#define <dfn class="macro" id="_M/GEN6_BVESYNC" data-ref="_M/GEN6_BVESYNC">GEN6_BVESYNC</dfn>	(RING_SYNC_2(BLT_RING_BASE))</u></td></tr>
<tr><th id="1527">1527</th><td><u>#define <dfn class="macro" id="_M/GEN6_VEBSYNC" data-ref="_M/GEN6_VEBSYNC">GEN6_VEBSYNC</dfn>	(RING_SYNC_0(VEBOX_RING_BASE))</u></td></tr>
<tr><th id="1528">1528</th><td><u>#define <dfn class="macro" id="_M/GEN6_VERSYNC" data-ref="_M/GEN6_VERSYNC">GEN6_VERSYNC</dfn>	(RING_SYNC_1(VEBOX_RING_BASE))</u></td></tr>
<tr><th id="1529">1529</th><td><u>#define <dfn class="macro" id="_M/GEN6_VEVSYNC" data-ref="_M/GEN6_VEVSYNC">GEN6_VEVSYNC</dfn>	(RING_SYNC_2(VEBOX_RING_BASE))</u></td></tr>
<tr><th id="1530">1530</th><td><u>#define <dfn class="macro" id="_M/GEN6_NOSYNC" data-ref="_M/GEN6_NOSYNC">GEN6_NOSYNC</dfn> 0</u></td></tr>
<tr><th id="1531">1531</th><td><u>#define <dfn class="macro" id="_M/RING_PSMI_CTL" data-ref="_M/RING_PSMI_CTL">RING_PSMI_CTL</dfn>(base)	((base)+0x50)</u></td></tr>
<tr><th id="1532">1532</th><td><u>#define <dfn class="macro" id="_M/RING_MAX_IDLE" data-ref="_M/RING_MAX_IDLE">RING_MAX_IDLE</dfn>(base)	((base)+0x54)</u></td></tr>
<tr><th id="1533">1533</th><td><u>#define <dfn class="macro" id="_M/RING_HWS_PGA" data-ref="_M/RING_HWS_PGA">RING_HWS_PGA</dfn>(base)	((base)+0x80)</u></td></tr>
<tr><th id="1534">1534</th><td><u>#define <dfn class="macro" id="_M/RING_HWS_PGA_GEN6" data-ref="_M/RING_HWS_PGA_GEN6">RING_HWS_PGA_GEN6</dfn>(base)	((base)+0x2080)</u></td></tr>
<tr><th id="1535">1535</th><td><u>#define <dfn class="macro" id="_M/RING_RESET_CTL" data-ref="_M/RING_RESET_CTL">RING_RESET_CTL</dfn>(base)	((base)+0xd0)</u></td></tr>
<tr><th id="1536">1536</th><td><u>#define   <dfn class="macro" id="_M/RESET_CTL_REQUEST_RESET" data-ref="_M/RESET_CTL_REQUEST_RESET">RESET_CTL_REQUEST_RESET</dfn>  (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1537">1537</th><td><u>#define   <dfn class="macro" id="_M/RESET_CTL_READY_TO_RESET" data-ref="_M/RESET_CTL_READY_TO_RESET">RESET_CTL_READY_TO_RESET</dfn> (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="1538">1538</th><td></td></tr>
<tr><th id="1539">1539</th><td><u>#define <dfn class="macro" id="_M/HSW_GTT_CACHE_EN" data-ref="_M/HSW_GTT_CACHE_EN">HSW_GTT_CACHE_EN</dfn>	0x4024</u></td></tr>
<tr><th id="1540">1540</th><td><u>#define   <dfn class="macro" id="_M/GTT_CACHE_EN_ALL" data-ref="_M/GTT_CACHE_EN_ALL">GTT_CACHE_EN_ALL</dfn>	0xF0007FFF</u></td></tr>
<tr><th id="1541">1541</th><td><u>#define <dfn class="macro" id="_M/GEN7_WR_WATERMARK" data-ref="_M/GEN7_WR_WATERMARK">GEN7_WR_WATERMARK</dfn>	0x4028</u></td></tr>
<tr><th id="1542">1542</th><td><u>#define <dfn class="macro" id="_M/GEN7_GFX_PRIO_CTRL" data-ref="_M/GEN7_GFX_PRIO_CTRL">GEN7_GFX_PRIO_CTRL</dfn>	0x402C</u></td></tr>
<tr><th id="1543">1543</th><td><u>#define <dfn class="macro" id="_M/ARB_MODE" data-ref="_M/ARB_MODE">ARB_MODE</dfn>		0x4030</u></td></tr>
<tr><th id="1544">1544</th><td><u>#define   <dfn class="macro" id="_M/ARB_MODE_SWIZZLE_SNB" data-ref="_M/ARB_MODE_SWIZZLE_SNB">ARB_MODE_SWIZZLE_SNB</dfn>	(1&lt;&lt;4)</u></td></tr>
<tr><th id="1545">1545</th><td><u>#define   <dfn class="macro" id="_M/ARB_MODE_SWIZZLE_IVB" data-ref="_M/ARB_MODE_SWIZZLE_IVB">ARB_MODE_SWIZZLE_IVB</dfn>	(1&lt;&lt;5)</u></td></tr>
<tr><th id="1546">1546</th><td><u>#define <dfn class="macro" id="_M/GEN7_GFX_PEND_TLB0" data-ref="_M/GEN7_GFX_PEND_TLB0">GEN7_GFX_PEND_TLB0</dfn>	0x4034</u></td></tr>
<tr><th id="1547">1547</th><td><u>#define <dfn class="macro" id="_M/GEN7_GFX_PEND_TLB1" data-ref="_M/GEN7_GFX_PEND_TLB1">GEN7_GFX_PEND_TLB1</dfn>	0x4038</u></td></tr>
<tr><th id="1548">1548</th><td><i>/* L3, CVS, ZTLB, RCC, CASC LRA min, max values */</i></td></tr>
<tr><th id="1549">1549</th><td><u>#define <dfn class="macro" id="_M/GEN7_LRA_LIMITS" data-ref="_M/GEN7_LRA_LIMITS">GEN7_LRA_LIMITS</dfn>(i)	(0x403C + (i) * 4)</u></td></tr>
<tr><th id="1550">1550</th><td><u>#define <dfn class="macro" id="_M/GEN7_LRA_LIMITS_REG_NUM" data-ref="_M/GEN7_LRA_LIMITS_REG_NUM">GEN7_LRA_LIMITS_REG_NUM</dfn>	13</u></td></tr>
<tr><th id="1551">1551</th><td><u>#define <dfn class="macro" id="_M/GEN7_MEDIA_MAX_REQ_COUNT" data-ref="_M/GEN7_MEDIA_MAX_REQ_COUNT">GEN7_MEDIA_MAX_REQ_COUNT</dfn>	0x4070</u></td></tr>
<tr><th id="1552">1552</th><td><u>#define <dfn class="macro" id="_M/GEN7_GFX_MAX_REQ_COUNT" data-ref="_M/GEN7_GFX_MAX_REQ_COUNT">GEN7_GFX_MAX_REQ_COUNT</dfn>		0x4074</u></td></tr>
<tr><th id="1553">1553</th><td></td></tr>
<tr><th id="1554">1554</th><td><u>#define <dfn class="macro" id="_M/GAMTARBMODE" data-ref="_M/GAMTARBMODE">GAMTARBMODE</dfn>		0x04a08</u></td></tr>
<tr><th id="1555">1555</th><td><u>#define   <dfn class="macro" id="_M/ARB_MODE_BWGTLB_DISABLE" data-ref="_M/ARB_MODE_BWGTLB_DISABLE">ARB_MODE_BWGTLB_DISABLE</dfn> (1&lt;&lt;9)</u></td></tr>
<tr><th id="1556">1556</th><td><u>#define   <dfn class="macro" id="_M/ARB_MODE_SWIZZLE_BDW" data-ref="_M/ARB_MODE_SWIZZLE_BDW">ARB_MODE_SWIZZLE_BDW</dfn>	(1&lt;&lt;1)</u></td></tr>
<tr><th id="1557">1557</th><td><u>#define <dfn class="macro" id="_M/RENDER_HWS_PGA_GEN7" data-ref="_M/RENDER_HWS_PGA_GEN7">RENDER_HWS_PGA_GEN7</dfn>	(0x04080)</u></td></tr>
<tr><th id="1558">1558</th><td><u>#define <dfn class="macro" id="_M/RING_FAULT_REG" data-ref="_M/RING_FAULT_REG">RING_FAULT_REG</dfn>(ring)	(0x4094 + 0x100*(ring)-&gt;id)</u></td></tr>
<tr><th id="1559">1559</th><td><u>#define   <dfn class="macro" id="_M/RING_FAULT_GTTSEL_MASK" data-ref="_M/RING_FAULT_GTTSEL_MASK">RING_FAULT_GTTSEL_MASK</dfn> (1&lt;&lt;11)</u></td></tr>
<tr><th id="1560">1560</th><td><u>#define   <dfn class="macro" id="_M/RING_FAULT_SRCID" data-ref="_M/RING_FAULT_SRCID">RING_FAULT_SRCID</dfn>(x)	(((x) &gt;&gt; 3) &amp; 0xff)</u></td></tr>
<tr><th id="1561">1561</th><td><u>#define   <dfn class="macro" id="_M/RING_FAULT_FAULT_TYPE" data-ref="_M/RING_FAULT_FAULT_TYPE">RING_FAULT_FAULT_TYPE</dfn>(x) (((x) &gt;&gt; 1) &amp; 0x3)</u></td></tr>
<tr><th id="1562">1562</th><td><u>#define   <dfn class="macro" id="_M/RING_FAULT_VALID" data-ref="_M/RING_FAULT_VALID">RING_FAULT_VALID</dfn>	(1&lt;&lt;0)</u></td></tr>
<tr><th id="1563">1563</th><td><u>#define <dfn class="macro" id="_M/DONE_REG" data-ref="_M/DONE_REG">DONE_REG</dfn>		0x40b0</u></td></tr>
<tr><th id="1564">1564</th><td><u>#define <dfn class="macro" id="_M/GEN8_PRIVATE_PAT_LO" data-ref="_M/GEN8_PRIVATE_PAT_LO">GEN8_PRIVATE_PAT_LO</dfn>	0x40e0</u></td></tr>
<tr><th id="1565">1565</th><td><u>#define <dfn class="macro" id="_M/GEN8_PRIVATE_PAT_HI" data-ref="_M/GEN8_PRIVATE_PAT_HI">GEN8_PRIVATE_PAT_HI</dfn>	(0x40e0 + 4)</u></td></tr>
<tr><th id="1566">1566</th><td><u>#define <dfn class="macro" id="_M/BSD_HWS_PGA_GEN7" data-ref="_M/BSD_HWS_PGA_GEN7">BSD_HWS_PGA_GEN7</dfn>	(0x04180)</u></td></tr>
<tr><th id="1567">1567</th><td><u>#define <dfn class="macro" id="_M/BLT_HWS_PGA_GEN7" data-ref="_M/BLT_HWS_PGA_GEN7">BLT_HWS_PGA_GEN7</dfn>	(0x04280)</u></td></tr>
<tr><th id="1568">1568</th><td><u>#define <dfn class="macro" id="_M/VEBOX_HWS_PGA_GEN7" data-ref="_M/VEBOX_HWS_PGA_GEN7">VEBOX_HWS_PGA_GEN7</dfn>	(0x04380)</u></td></tr>
<tr><th id="1569">1569</th><td><u>#define <dfn class="macro" id="_M/RING_ACTHD" data-ref="_M/RING_ACTHD">RING_ACTHD</dfn>(base)	((base)+0x74)</u></td></tr>
<tr><th id="1570">1570</th><td><u>#define <dfn class="macro" id="_M/RING_ACTHD_UDW" data-ref="_M/RING_ACTHD_UDW">RING_ACTHD_UDW</dfn>(base)	((base)+0x5c)</u></td></tr>
<tr><th id="1571">1571</th><td><u>#define <dfn class="macro" id="_M/RING_NOPID" data-ref="_M/RING_NOPID">RING_NOPID</dfn>(base)	((base)+0x94)</u></td></tr>
<tr><th id="1572">1572</th><td><u>#define <dfn class="macro" id="_M/RING_IMR" data-ref="_M/RING_IMR">RING_IMR</dfn>(base)		((base)+0xa8)</u></td></tr>
<tr><th id="1573">1573</th><td><u>#define <dfn class="macro" id="_M/RING_HWSTAM" data-ref="_M/RING_HWSTAM">RING_HWSTAM</dfn>(base)	((base)+0x98)</u></td></tr>
<tr><th id="1574">1574</th><td><u>#define <dfn class="macro" id="_M/RING_TIMESTAMP" data-ref="_M/RING_TIMESTAMP">RING_TIMESTAMP</dfn>(base)	((base)+0x358)</u></td></tr>
<tr><th id="1575">1575</th><td><u>#define   <dfn class="macro" id="_M/TAIL_ADDR" data-ref="_M/TAIL_ADDR">TAIL_ADDR</dfn>		0x001FFFF8</u></td></tr>
<tr><th id="1576">1576</th><td><u>#define   <dfn class="macro" id="_M/HEAD_WRAP_COUNT" data-ref="_M/HEAD_WRAP_COUNT">HEAD_WRAP_COUNT</dfn>	0xFFE00000</u></td></tr>
<tr><th id="1577">1577</th><td><u>#define   <dfn class="macro" id="_M/HEAD_WRAP_ONE" data-ref="_M/HEAD_WRAP_ONE">HEAD_WRAP_ONE</dfn>		0x00200000</u></td></tr>
<tr><th id="1578">1578</th><td><u>#define   <dfn class="macro" id="_M/HEAD_ADDR" data-ref="_M/HEAD_ADDR">HEAD_ADDR</dfn>		0x001FFFFC</u></td></tr>
<tr><th id="1579">1579</th><td><u>#define   <dfn class="macro" id="_M/RING_NR_PAGES" data-ref="_M/RING_NR_PAGES">RING_NR_PAGES</dfn>		0x001FF000</u></td></tr>
<tr><th id="1580">1580</th><td><u>#define   <dfn class="macro" id="_M/RING_REPORT_MASK" data-ref="_M/RING_REPORT_MASK">RING_REPORT_MASK</dfn>	0x00000006</u></td></tr>
<tr><th id="1581">1581</th><td><u>#define   <dfn class="macro" id="_M/RING_REPORT_64K" data-ref="_M/RING_REPORT_64K">RING_REPORT_64K</dfn>	0x00000002</u></td></tr>
<tr><th id="1582">1582</th><td><u>#define   <dfn class="macro" id="_M/RING_REPORT_128K" data-ref="_M/RING_REPORT_128K">RING_REPORT_128K</dfn>	0x00000004</u></td></tr>
<tr><th id="1583">1583</th><td><u>#define   <dfn class="macro" id="_M/RING_NO_REPORT" data-ref="_M/RING_NO_REPORT">RING_NO_REPORT</dfn>	0x00000000</u></td></tr>
<tr><th id="1584">1584</th><td><u>#define   <dfn class="macro" id="_M/RING_VALID_MASK" data-ref="_M/RING_VALID_MASK">RING_VALID_MASK</dfn>	0x00000001</u></td></tr>
<tr><th id="1585">1585</th><td><u>#define   <dfn class="macro" id="_M/RING_VALID" data-ref="_M/RING_VALID">RING_VALID</dfn>		0x00000001</u></td></tr>
<tr><th id="1586">1586</th><td><u>#define   <dfn class="macro" id="_M/RING_INVALID" data-ref="_M/RING_INVALID">RING_INVALID</dfn>		0x00000000</u></td></tr>
<tr><th id="1587">1587</th><td><u>#define   <dfn class="macro" id="_M/RING_WAIT_I8XX" data-ref="_M/RING_WAIT_I8XX">RING_WAIT_I8XX</dfn>	(1&lt;&lt;0) /* gen2, PRBx_HEAD */</u></td></tr>
<tr><th id="1588">1588</th><td><u>#define   <dfn class="macro" id="_M/RING_WAIT" data-ref="_M/RING_WAIT">RING_WAIT</dfn>		(1&lt;&lt;11) /* gen3+, PRBx_CTL */</u></td></tr>
<tr><th id="1589">1589</th><td><u>#define   <dfn class="macro" id="_M/RING_WAIT_SEMAPHORE" data-ref="_M/RING_WAIT_SEMAPHORE">RING_WAIT_SEMAPHORE</dfn>	(1&lt;&lt;10) /* gen6+ */</u></td></tr>
<tr><th id="1590">1590</th><td></td></tr>
<tr><th id="1591">1591</th><td><u>#define <dfn class="macro" id="_M/GEN7_TLB_RD_ADDR" data-ref="_M/GEN7_TLB_RD_ADDR">GEN7_TLB_RD_ADDR</dfn>	0x4700</u></td></tr>
<tr><th id="1592">1592</th><td></td></tr>
<tr><th id="1593">1593</th><td><u>#define <dfn class="macro" id="_M/GAMT_CHKN_BIT_REG" data-ref="_M/GAMT_CHKN_BIT_REG">GAMT_CHKN_BIT_REG</dfn>	0x4ab8</u></td></tr>
<tr><th id="1594">1594</th><td><u>#define   <dfn class="macro" id="_M/GAMT_CHKN_DISABLE_DYNAMIC_CREDIT_SHARING" data-ref="_M/GAMT_CHKN_DISABLE_DYNAMIC_CREDIT_SHARING">GAMT_CHKN_DISABLE_DYNAMIC_CREDIT_SHARING</dfn>     (1&lt;&lt;28)</u></td></tr>
<tr><th id="1595">1595</th><td></td></tr>
<tr><th id="1596">1596</th><td><u>#define <dfn class="macro" id="_M/GEN9_GAMT_ECO_REG_RW_IA" data-ref="_M/GEN9_GAMT_ECO_REG_RW_IA">GEN9_GAMT_ECO_REG_RW_IA</dfn>	0x4ab0</u></td></tr>
<tr><th id="1597">1597</th><td><u>#define   <dfn class="macro" id="_M/GAMT_ECO_ENABLE_IN_PLACE_DECOMPRESS" data-ref="_M/GAMT_ECO_ENABLE_IN_PLACE_DECOMPRESS">GAMT_ECO_ENABLE_IN_PLACE_DECOMPRESS</dfn>	(1&lt;&lt;18)</u></td></tr>
<tr><th id="1598">1598</th><td></td></tr>
<tr><th id="1599">1599</th><td><u>#<span data-ppcond="1599">if</span> 0</u></td></tr>
<tr><th id="1600">1600</th><td><u>#define PRB0_TAIL	0x02030</u></td></tr>
<tr><th id="1601">1601</th><td><u>#define PRB0_HEAD	0x02034</u></td></tr>
<tr><th id="1602">1602</th><td><u>#define PRB0_START	0x02038</u></td></tr>
<tr><th id="1603">1603</th><td><u>#define PRB0_CTL	0x0203c</u></td></tr>
<tr><th id="1604">1604</th><td><u>#define PRB1_TAIL	0x02040 /* 915+ only */</u></td></tr>
<tr><th id="1605">1605</th><td><u>#define PRB1_HEAD	0x02044 /* 915+ only */</u></td></tr>
<tr><th id="1606">1606</th><td><u>#define PRB1_START	0x02048 /* 915+ only */</u></td></tr>
<tr><th id="1607">1607</th><td><u>#define PRB1_CTL	0x0204c /* 915+ only */</u></td></tr>
<tr><th id="1608">1608</th><td><u>#<span data-ppcond="1599">endif</span></u></td></tr>
<tr><th id="1609">1609</th><td><u>#define <dfn class="macro" id="_M/IPEIR_I965" data-ref="_M/IPEIR_I965">IPEIR_I965</dfn>	0x02064</u></td></tr>
<tr><th id="1610">1610</th><td><u>#define <dfn class="macro" id="_M/IPEHR_I965" data-ref="_M/IPEHR_I965">IPEHR_I965</dfn>	0x02068</u></td></tr>
<tr><th id="1611">1611</th><td><u>#define <dfn class="macro" id="_M/GEN7_SC_INSTDONE" data-ref="_M/GEN7_SC_INSTDONE">GEN7_SC_INSTDONE</dfn>	0x07100</u></td></tr>
<tr><th id="1612">1612</th><td><u>#define <dfn class="macro" id="_M/GEN7_SAMPLER_INSTDONE" data-ref="_M/GEN7_SAMPLER_INSTDONE">GEN7_SAMPLER_INSTDONE</dfn>	0x0e160</u></td></tr>
<tr><th id="1613">1613</th><td><u>#define <dfn class="macro" id="_M/GEN7_ROW_INSTDONE" data-ref="_M/GEN7_ROW_INSTDONE">GEN7_ROW_INSTDONE</dfn>	0x0e164</u></td></tr>
<tr><th id="1614">1614</th><td><u>#define <dfn class="macro" id="_M/I915_NUM_INSTDONE_REG" data-ref="_M/I915_NUM_INSTDONE_REG">I915_NUM_INSTDONE_REG</dfn>	4</u></td></tr>
<tr><th id="1615">1615</th><td><u>#define <dfn class="macro" id="_M/RING_IPEIR" data-ref="_M/RING_IPEIR">RING_IPEIR</dfn>(base)	((base)+0x64)</u></td></tr>
<tr><th id="1616">1616</th><td><u>#define <dfn class="macro" id="_M/RING_IPEHR" data-ref="_M/RING_IPEHR">RING_IPEHR</dfn>(base)	((base)+0x68)</u></td></tr>
<tr><th id="1617">1617</th><td><i>/*</i></td></tr>
<tr><th id="1618">1618</th><td><i> * On GEN4, only the render ring INSTDONE exists and has a different</i></td></tr>
<tr><th id="1619">1619</th><td><i> * layout than the GEN7+ version.</i></td></tr>
<tr><th id="1620">1620</th><td><i> * The GEN2 counterpart of this register is GEN2_INSTDONE.</i></td></tr>
<tr><th id="1621">1621</th><td><i> */</i></td></tr>
<tr><th id="1622">1622</th><td><u>#define <dfn class="macro" id="_M/RING_INSTDONE" data-ref="_M/RING_INSTDONE">RING_INSTDONE</dfn>(base)	((base)+0x6c)</u></td></tr>
<tr><th id="1623">1623</th><td><u>#define <dfn class="macro" id="_M/RING_INSTPS" data-ref="_M/RING_INSTPS">RING_INSTPS</dfn>(base)	((base)+0x70)</u></td></tr>
<tr><th id="1624">1624</th><td><u>#define <dfn class="macro" id="_M/RING_DMA_FADD" data-ref="_M/RING_DMA_FADD">RING_DMA_FADD</dfn>(base)	((base)+0x78)</u></td></tr>
<tr><th id="1625">1625</th><td><u>#define <dfn class="macro" id="_M/RING_DMA_FADD_UDW" data-ref="_M/RING_DMA_FADD_UDW">RING_DMA_FADD_UDW</dfn>(base)	((base)+0x60) /* gen8+ */</u></td></tr>
<tr><th id="1626">1626</th><td><u>#define <dfn class="macro" id="_M/RING_INSTPM" data-ref="_M/RING_INSTPM">RING_INSTPM</dfn>(base)	((base)+0xc0)</u></td></tr>
<tr><th id="1627">1627</th><td><u>#define <dfn class="macro" id="_M/RING_MI_MODE" data-ref="_M/RING_MI_MODE">RING_MI_MODE</dfn>(base)	((base)+0x9c)</u></td></tr>
<tr><th id="1628">1628</th><td><u>#define <dfn class="macro" id="_M/INSTPS" data-ref="_M/INSTPS">INSTPS</dfn>		0x02070 /* 965+ only */</u></td></tr>
<tr><th id="1629">1629</th><td><u>#define <dfn class="macro" id="_M/GEN4_INSTDONE1" data-ref="_M/GEN4_INSTDONE1">GEN4_INSTDONE1</dfn>	0x0207c /* 965+ only, aka INSTDONE_2 on SNB */</u></td></tr>
<tr><th id="1630">1630</th><td><u>#define <dfn class="macro" id="_M/ACTHD_I965" data-ref="_M/ACTHD_I965">ACTHD_I965</dfn>	0x02074</u></td></tr>
<tr><th id="1631">1631</th><td><u>#define <dfn class="macro" id="_M/HWS_PGA" data-ref="_M/HWS_PGA">HWS_PGA</dfn>		0x02080</u></td></tr>
<tr><th id="1632">1632</th><td><u>#define <dfn class="macro" id="_M/HWS_ADDRESS_MASK" data-ref="_M/HWS_ADDRESS_MASK">HWS_ADDRESS_MASK</dfn>	0xfffff000</u></td></tr>
<tr><th id="1633">1633</th><td><u>#define <dfn class="macro" id="_M/HWS_START_ADDRESS_SHIFT" data-ref="_M/HWS_START_ADDRESS_SHIFT">HWS_START_ADDRESS_SHIFT</dfn>	4</u></td></tr>
<tr><th id="1634">1634</th><td><u>#define <dfn class="macro" id="_M/PWRCTXA" data-ref="_M/PWRCTXA">PWRCTXA</dfn>		0x2088 /* 965GM+ only */</u></td></tr>
<tr><th id="1635">1635</th><td><u>#define   <dfn class="macro" id="_M/PWRCTX_EN" data-ref="_M/PWRCTX_EN">PWRCTX_EN</dfn>	(1&lt;&lt;0)</u></td></tr>
<tr><th id="1636">1636</th><td><u>#define <dfn class="macro" id="_M/IPEIR" data-ref="_M/IPEIR">IPEIR</dfn>		0x02088</u></td></tr>
<tr><th id="1637">1637</th><td><u>#define <dfn class="macro" id="_M/IPEHR" data-ref="_M/IPEHR">IPEHR</dfn>		0x0208c</u></td></tr>
<tr><th id="1638">1638</th><td><u>#define <dfn class="macro" id="_M/GEN2_INSTDONE" data-ref="_M/GEN2_INSTDONE">GEN2_INSTDONE</dfn>	0x02090</u></td></tr>
<tr><th id="1639">1639</th><td><u>#define <dfn class="macro" id="_M/NOPID" data-ref="_M/NOPID">NOPID</dfn>		0x02094</u></td></tr>
<tr><th id="1640">1640</th><td><u>#define <dfn class="macro" id="_M/HWSTAM" data-ref="_M/HWSTAM">HWSTAM</dfn>		0x02098</u></td></tr>
<tr><th id="1641">1641</th><td><u>#define <dfn class="macro" id="_M/DMA_FADD_I8XX" data-ref="_M/DMA_FADD_I8XX">DMA_FADD_I8XX</dfn>	0x020d0</u></td></tr>
<tr><th id="1642">1642</th><td><u>#define <dfn class="macro" id="_M/RING_BBSTATE" data-ref="_M/RING_BBSTATE">RING_BBSTATE</dfn>(base)	((base)+0x110)</u></td></tr>
<tr><th id="1643">1643</th><td><u>#define <dfn class="macro" id="_M/RING_BBADDR" data-ref="_M/RING_BBADDR">RING_BBADDR</dfn>(base)	((base)+0x140)</u></td></tr>
<tr><th id="1644">1644</th><td><u>#define <dfn class="macro" id="_M/RING_BBADDR_UDW" data-ref="_M/RING_BBADDR_UDW">RING_BBADDR_UDW</dfn>(base)	((base)+0x168) /* gen8+ */</u></td></tr>
<tr><th id="1645">1645</th><td></td></tr>
<tr><th id="1646">1646</th><td><u>#define <dfn class="macro" id="_M/ERROR_GEN6" data-ref="_M/ERROR_GEN6">ERROR_GEN6</dfn>	0x040a0</u></td></tr>
<tr><th id="1647">1647</th><td><u>#define <dfn class="macro" id="_M/GEN7_ERR_INT" data-ref="_M/GEN7_ERR_INT">GEN7_ERR_INT</dfn>	0x44040</u></td></tr>
<tr><th id="1648">1648</th><td><u>#define   <dfn class="macro" id="_M/ERR_INT_POISON" data-ref="_M/ERR_INT_POISON">ERR_INT_POISON</dfn>		(1&lt;&lt;31)</u></td></tr>
<tr><th id="1649">1649</th><td><u>#define   <dfn class="macro" id="_M/ERR_INT_MMIO_UNCLAIMED" data-ref="_M/ERR_INT_MMIO_UNCLAIMED">ERR_INT_MMIO_UNCLAIMED</dfn>	(1&lt;&lt;13)</u></td></tr>
<tr><th id="1650">1650</th><td><u>#define   <dfn class="macro" id="_M/ERR_INT_PIPE_CRC_DONE_C" data-ref="_M/ERR_INT_PIPE_CRC_DONE_C">ERR_INT_PIPE_CRC_DONE_C</dfn>	(1&lt;&lt;8)</u></td></tr>
<tr><th id="1651">1651</th><td><u>#define   <dfn class="macro" id="_M/ERR_INT_FIFO_UNDERRUN_C" data-ref="_M/ERR_INT_FIFO_UNDERRUN_C">ERR_INT_FIFO_UNDERRUN_C</dfn>	(1&lt;&lt;6)</u></td></tr>
<tr><th id="1652">1652</th><td><u>#define   <dfn class="macro" id="_M/ERR_INT_PIPE_CRC_DONE_B" data-ref="_M/ERR_INT_PIPE_CRC_DONE_B">ERR_INT_PIPE_CRC_DONE_B</dfn>	(1&lt;&lt;5)</u></td></tr>
<tr><th id="1653">1653</th><td><u>#define   <dfn class="macro" id="_M/ERR_INT_FIFO_UNDERRUN_B" data-ref="_M/ERR_INT_FIFO_UNDERRUN_B">ERR_INT_FIFO_UNDERRUN_B</dfn>	(1&lt;&lt;3)</u></td></tr>
<tr><th id="1654">1654</th><td><u>#define   <dfn class="macro" id="_M/ERR_INT_PIPE_CRC_DONE_A" data-ref="_M/ERR_INT_PIPE_CRC_DONE_A">ERR_INT_PIPE_CRC_DONE_A</dfn>	(1&lt;&lt;2)</u></td></tr>
<tr><th id="1655">1655</th><td><u>#define   <dfn class="macro" id="_M/ERR_INT_PIPE_CRC_DONE" data-ref="_M/ERR_INT_PIPE_CRC_DONE">ERR_INT_PIPE_CRC_DONE</dfn>(pipe)	(1&lt;&lt;(2 + (pipe)*3))</u></td></tr>
<tr><th id="1656">1656</th><td><u>#define   <dfn class="macro" id="_M/ERR_INT_FIFO_UNDERRUN_A" data-ref="_M/ERR_INT_FIFO_UNDERRUN_A">ERR_INT_FIFO_UNDERRUN_A</dfn>	(1&lt;&lt;0)</u></td></tr>
<tr><th id="1657">1657</th><td><u>#define   <dfn class="macro" id="_M/ERR_INT_FIFO_UNDERRUN" data-ref="_M/ERR_INT_FIFO_UNDERRUN">ERR_INT_FIFO_UNDERRUN</dfn>(pipe)	(1&lt;&lt;((pipe)*3))</u></td></tr>
<tr><th id="1658">1658</th><td></td></tr>
<tr><th id="1659">1659</th><td><u>#define <dfn class="macro" id="_M/GEN8_FAULT_TLB_DATA0" data-ref="_M/GEN8_FAULT_TLB_DATA0">GEN8_FAULT_TLB_DATA0</dfn>		0x04b10</u></td></tr>
<tr><th id="1660">1660</th><td><u>#define <dfn class="macro" id="_M/GEN8_FAULT_TLB_DATA1" data-ref="_M/GEN8_FAULT_TLB_DATA1">GEN8_FAULT_TLB_DATA1</dfn>		0x04b14</u></td></tr>
<tr><th id="1661">1661</th><td></td></tr>
<tr><th id="1662">1662</th><td><u>#define <dfn class="macro" id="_M/FPGA_DBG" data-ref="_M/FPGA_DBG">FPGA_DBG</dfn>		0x42300</u></td></tr>
<tr><th id="1663">1663</th><td><u>#define   <dfn class="macro" id="_M/FPGA_DBG_RM_NOCLAIM" data-ref="_M/FPGA_DBG_RM_NOCLAIM">FPGA_DBG_RM_NOCLAIM</dfn>	(1&lt;&lt;31)</u></td></tr>
<tr><th id="1664">1664</th><td></td></tr>
<tr><th id="1665">1665</th><td><u>#define <dfn class="macro" id="_M/DERRMR" data-ref="_M/DERRMR">DERRMR</dfn>		0x44050</u></td></tr>
<tr><th id="1666">1666</th><td><i>/* Note that HBLANK events are reserved on bdw+ */</i></td></tr>
<tr><th id="1667">1667</th><td><u>#define   <dfn class="macro" id="_M/DERRMR_PIPEA_SCANLINE" data-ref="_M/DERRMR_PIPEA_SCANLINE">DERRMR_PIPEA_SCANLINE</dfn>		(1&lt;&lt;0)</u></td></tr>
<tr><th id="1668">1668</th><td><u>#define   <dfn class="macro" id="_M/DERRMR_PIPEA_PRI_FLIP_DONE" data-ref="_M/DERRMR_PIPEA_PRI_FLIP_DONE">DERRMR_PIPEA_PRI_FLIP_DONE</dfn>	(1&lt;&lt;1)</u></td></tr>
<tr><th id="1669">1669</th><td><u>#define   <dfn class="macro" id="_M/DERRMR_PIPEA_SPR_FLIP_DONE" data-ref="_M/DERRMR_PIPEA_SPR_FLIP_DONE">DERRMR_PIPEA_SPR_FLIP_DONE</dfn>	(1&lt;&lt;2)</u></td></tr>
<tr><th id="1670">1670</th><td><u>#define   <dfn class="macro" id="_M/DERRMR_PIPEA_VBLANK" data-ref="_M/DERRMR_PIPEA_VBLANK">DERRMR_PIPEA_VBLANK</dfn>		(1&lt;&lt;3)</u></td></tr>
<tr><th id="1671">1671</th><td><u>#define   <dfn class="macro" id="_M/DERRMR_PIPEA_HBLANK" data-ref="_M/DERRMR_PIPEA_HBLANK">DERRMR_PIPEA_HBLANK</dfn>		(1&lt;&lt;5)</u></td></tr>
<tr><th id="1672">1672</th><td><u>#define   <dfn class="macro" id="_M/DERRMR_PIPEB_SCANLINE" data-ref="_M/DERRMR_PIPEB_SCANLINE">DERRMR_PIPEB_SCANLINE</dfn> 	(1&lt;&lt;8)</u></td></tr>
<tr><th id="1673">1673</th><td><u>#define   <dfn class="macro" id="_M/DERRMR_PIPEB_PRI_FLIP_DONE" data-ref="_M/DERRMR_PIPEB_PRI_FLIP_DONE">DERRMR_PIPEB_PRI_FLIP_DONE</dfn>	(1&lt;&lt;9)</u></td></tr>
<tr><th id="1674">1674</th><td><u>#define   <dfn class="macro" id="_M/DERRMR_PIPEB_SPR_FLIP_DONE" data-ref="_M/DERRMR_PIPEB_SPR_FLIP_DONE">DERRMR_PIPEB_SPR_FLIP_DONE</dfn>	(1&lt;&lt;10)</u></td></tr>
<tr><th id="1675">1675</th><td><u>#define   <dfn class="macro" id="_M/DERRMR_PIPEB_VBLANK" data-ref="_M/DERRMR_PIPEB_VBLANK">DERRMR_PIPEB_VBLANK</dfn>		(1&lt;&lt;11)</u></td></tr>
<tr><th id="1676">1676</th><td><u>#define   <dfn class="macro" id="_M/DERRMR_PIPEB_HBLANK" data-ref="_M/DERRMR_PIPEB_HBLANK">DERRMR_PIPEB_HBLANK</dfn>		(1&lt;&lt;13)</u></td></tr>
<tr><th id="1677">1677</th><td><i>/* Note that PIPEC is not a simple translation of PIPEA/PIPEB */</i></td></tr>
<tr><th id="1678">1678</th><td><u>#define   <dfn class="macro" id="_M/DERRMR_PIPEC_SCANLINE" data-ref="_M/DERRMR_PIPEC_SCANLINE">DERRMR_PIPEC_SCANLINE</dfn>		(1&lt;&lt;14)</u></td></tr>
<tr><th id="1679">1679</th><td><u>#define   <dfn class="macro" id="_M/DERRMR_PIPEC_PRI_FLIP_DONE" data-ref="_M/DERRMR_PIPEC_PRI_FLIP_DONE">DERRMR_PIPEC_PRI_FLIP_DONE</dfn>	(1&lt;&lt;15)</u></td></tr>
<tr><th id="1680">1680</th><td><u>#define   <dfn class="macro" id="_M/DERRMR_PIPEC_SPR_FLIP_DONE" data-ref="_M/DERRMR_PIPEC_SPR_FLIP_DONE">DERRMR_PIPEC_SPR_FLIP_DONE</dfn>	(1&lt;&lt;20)</u></td></tr>
<tr><th id="1681">1681</th><td><u>#define   <dfn class="macro" id="_M/DERRMR_PIPEC_VBLANK" data-ref="_M/DERRMR_PIPEC_VBLANK">DERRMR_PIPEC_VBLANK</dfn>		(1&lt;&lt;21)</u></td></tr>
<tr><th id="1682">1682</th><td><u>#define   <dfn class="macro" id="_M/DERRMR_PIPEC_HBLANK" data-ref="_M/DERRMR_PIPEC_HBLANK">DERRMR_PIPEC_HBLANK</dfn>		(1&lt;&lt;22)</u></td></tr>
<tr><th id="1683">1683</th><td></td></tr>
<tr><th id="1684">1684</th><td></td></tr>
<tr><th id="1685">1685</th><td><i>/* GM45+ chicken bits -- debug workaround bits that may be required</i></td></tr>
<tr><th id="1686">1686</th><td><i> * for various sorts of correct behavior.  The top 16 bits of each are</i></td></tr>
<tr><th id="1687">1687</th><td><i> * the enables for writing to the corresponding low bit.</i></td></tr>
<tr><th id="1688">1688</th><td><i> */</i></td></tr>
<tr><th id="1689">1689</th><td><u>#define <dfn class="macro" id="_M/_3D_CHICKEN" data-ref="_M/_3D_CHICKEN">_3D_CHICKEN</dfn>	0x02084</u></td></tr>
<tr><th id="1690">1690</th><td><u>#define  <dfn class="macro" id="_M/_3D_CHICKEN_HIZ_PLANE_DISABLE_MSAA_4X_SNB" data-ref="_M/_3D_CHICKEN_HIZ_PLANE_DISABLE_MSAA_4X_SNB">_3D_CHICKEN_HIZ_PLANE_DISABLE_MSAA_4X_SNB</dfn>	(1 &lt;&lt; 10)</u></td></tr>
<tr><th id="1691">1691</th><td><u>#define <dfn class="macro" id="_M/_3D_CHICKEN2" data-ref="_M/_3D_CHICKEN2">_3D_CHICKEN2</dfn>	0x0208c</u></td></tr>
<tr><th id="1692">1692</th><td><i>/* Disables pipelining of read flushes past the SF-WIZ interface.</i></td></tr>
<tr><th id="1693">1693</th><td><i> * Required on all Ironlake steppings according to the B-Spec, but the</i></td></tr>
<tr><th id="1694">1694</th><td><i> * particular danger of not doing so is not specified.</i></td></tr>
<tr><th id="1695">1695</th><td><i> */</i></td></tr>
<tr><th id="1696">1696</th><td><u># define <dfn class="macro" id="_M/_3D_CHICKEN2_WM_READ_PIPELINED" data-ref="_M/_3D_CHICKEN2_WM_READ_PIPELINED">_3D_CHICKEN2_WM_READ_PIPELINED</dfn>			(1 &lt;&lt; 14)</u></td></tr>
<tr><th id="1697">1697</th><td><u>#define <dfn class="macro" id="_M/_3D_CHICKEN3" data-ref="_M/_3D_CHICKEN3">_3D_CHICKEN3</dfn>	0x02090</u></td></tr>
<tr><th id="1698">1698</th><td><u>#define  <dfn class="macro" id="_M/_3D_CHICKEN_SF_DISABLE_OBJEND_CULL" data-ref="_M/_3D_CHICKEN_SF_DISABLE_OBJEND_CULL">_3D_CHICKEN_SF_DISABLE_OBJEND_CULL</dfn>		(1 &lt;&lt; 10)</u></td></tr>
<tr><th id="1699">1699</th><td><u>#define  <dfn class="macro" id="_M/_3D_CHICKEN3_SF_DISABLE_FASTCLIP_CULL" data-ref="_M/_3D_CHICKEN3_SF_DISABLE_FASTCLIP_CULL">_3D_CHICKEN3_SF_DISABLE_FASTCLIP_CULL</dfn>		(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="1700">1700</th><td><u>#define  <dfn class="macro" id="_M/_3D_CHICKEN_SDE_LIMIT_FIFO_POLY_DEPTH" data-ref="_M/_3D_CHICKEN_SDE_LIMIT_FIFO_POLY_DEPTH">_3D_CHICKEN_SDE_LIMIT_FIFO_POLY_DEPTH</dfn>(x)	((x)&lt;&lt;1) /* gen8+ */</u></td></tr>
<tr><th id="1701">1701</th><td><u>#define  <dfn class="macro" id="_M/_3D_CHICKEN3_SF_DISABLE_PIPELINED_ATTR_FETCH" data-ref="_M/_3D_CHICKEN3_SF_DISABLE_PIPELINED_ATTR_FETCH">_3D_CHICKEN3_SF_DISABLE_PIPELINED_ATTR_FETCH</dfn>	(1 &lt;&lt; 1) /* gen6 */</u></td></tr>
<tr><th id="1702">1702</th><td></td></tr>
<tr><th id="1703">1703</th><td><u>#define <dfn class="macro" id="_M/MI_MODE" data-ref="_M/MI_MODE">MI_MODE</dfn>		0x0209c</u></td></tr>
<tr><th id="1704">1704</th><td><u># define <dfn class="macro" id="_M/VS_TIMER_DISPATCH" data-ref="_M/VS_TIMER_DISPATCH">VS_TIMER_DISPATCH</dfn>				(1 &lt;&lt; 6)</u></td></tr>
<tr><th id="1705">1705</th><td><u># define <dfn class="macro" id="_M/MI_FLUSH_ENABLE" data-ref="_M/MI_FLUSH_ENABLE">MI_FLUSH_ENABLE</dfn>				(1 &lt;&lt; 12)</u></td></tr>
<tr><th id="1706">1706</th><td><u># define <dfn class="macro" id="_M/ASYNC_FLIP_PERF_DISABLE" data-ref="_M/ASYNC_FLIP_PERF_DISABLE">ASYNC_FLIP_PERF_DISABLE</dfn>			(1 &lt;&lt; 14)</u></td></tr>
<tr><th id="1707">1707</th><td><u># define <dfn class="macro" id="_M/MODE_IDLE" data-ref="_M/MODE_IDLE">MODE_IDLE</dfn>					(1 &lt;&lt; 9)</u></td></tr>
<tr><th id="1708">1708</th><td><u># define <dfn class="macro" id="_M/STOP_RING" data-ref="_M/STOP_RING">STOP_RING</dfn>					(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="1709">1709</th><td></td></tr>
<tr><th id="1710">1710</th><td><u>#define <dfn class="macro" id="_M/GEN6_GT_MODE" data-ref="_M/GEN6_GT_MODE">GEN6_GT_MODE</dfn>	0x20d0</u></td></tr>
<tr><th id="1711">1711</th><td><u>#define <dfn class="macro" id="_M/GEN7_GT_MODE" data-ref="_M/GEN7_GT_MODE">GEN7_GT_MODE</dfn>	0x7008</u></td></tr>
<tr><th id="1712">1712</th><td><u>#define   <dfn class="macro" id="_M/GEN6_WIZ_HASHING" data-ref="_M/GEN6_WIZ_HASHING">GEN6_WIZ_HASHING</dfn>(hi, lo)			(((hi) &lt;&lt; 9) | ((lo) &lt;&lt; 7))</u></td></tr>
<tr><th id="1713">1713</th><td><u>#define   <dfn class="macro" id="_M/GEN6_WIZ_HASHING_8x8" data-ref="_M/GEN6_WIZ_HASHING_8x8">GEN6_WIZ_HASHING_8x8</dfn>				GEN6_WIZ_HASHING(0, 0)</u></td></tr>
<tr><th id="1714">1714</th><td><u>#define   <dfn class="macro" id="_M/GEN6_WIZ_HASHING_8x4" data-ref="_M/GEN6_WIZ_HASHING_8x4">GEN6_WIZ_HASHING_8x4</dfn>				GEN6_WIZ_HASHING(0, 1)</u></td></tr>
<tr><th id="1715">1715</th><td><u>#define   <dfn class="macro" id="_M/GEN6_WIZ_HASHING_16x4" data-ref="_M/GEN6_WIZ_HASHING_16x4">GEN6_WIZ_HASHING_16x4</dfn>				GEN6_WIZ_HASHING(1, 0)</u></td></tr>
<tr><th id="1716">1716</th><td><u>#define   <dfn class="macro" id="_M/GEN6_WIZ_HASHING_MASK" data-ref="_M/GEN6_WIZ_HASHING_MASK">GEN6_WIZ_HASHING_MASK</dfn>				GEN6_WIZ_HASHING(1, 1)</u></td></tr>
<tr><th id="1717">1717</th><td><u>#define   <dfn class="macro" id="_M/GEN6_TD_FOUR_ROW_DISPATCH_DISABLE" data-ref="_M/GEN6_TD_FOUR_ROW_DISPATCH_DISABLE">GEN6_TD_FOUR_ROW_DISPATCH_DISABLE</dfn>		(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="1718">1718</th><td><u>#define   <dfn class="macro" id="_M/GEN9_IZ_HASHING_MASK" data-ref="_M/GEN9_IZ_HASHING_MASK">GEN9_IZ_HASHING_MASK</dfn>(slice)			(0x3 &lt;&lt; ((slice) * 2))</u></td></tr>
<tr><th id="1719">1719</th><td><u>#define   <dfn class="macro" id="_M/GEN9_IZ_HASHING" data-ref="_M/GEN9_IZ_HASHING">GEN9_IZ_HASHING</dfn>(slice, val)			((val) &lt;&lt; ((slice) * 2))</u></td></tr>
<tr><th id="1720">1720</th><td></td></tr>
<tr><th id="1721">1721</th><td><u>#define <dfn class="macro" id="_M/GFX_MODE" data-ref="_M/GFX_MODE">GFX_MODE</dfn>	0x02520</u></td></tr>
<tr><th id="1722">1722</th><td><u>#define <dfn class="macro" id="_M/GFX_MODE_GEN7" data-ref="_M/GFX_MODE_GEN7">GFX_MODE_GEN7</dfn>	0x0229c</u></td></tr>
<tr><th id="1723">1723</th><td><u>#define <dfn class="macro" id="_M/RING_MODE_GEN7" data-ref="_M/RING_MODE_GEN7">RING_MODE_GEN7</dfn>(ring)	((ring)-&gt;mmio_base+0x29c)</u></td></tr>
<tr><th id="1724">1724</th><td><u>#define   <dfn class="macro" id="_M/GFX_RUN_LIST_ENABLE" data-ref="_M/GFX_RUN_LIST_ENABLE">GFX_RUN_LIST_ENABLE</dfn>		(1&lt;&lt;15)</u></td></tr>
<tr><th id="1725">1725</th><td><u>#define   <dfn class="macro" id="_M/GFX_INTERRUPT_STEERING" data-ref="_M/GFX_INTERRUPT_STEERING">GFX_INTERRUPT_STEERING</dfn>	(1&lt;&lt;14)</u></td></tr>
<tr><th id="1726">1726</th><td><u>#define   <dfn class="macro" id="_M/GFX_TLB_INVALIDATE_EXPLICIT" data-ref="_M/GFX_TLB_INVALIDATE_EXPLICIT">GFX_TLB_INVALIDATE_EXPLICIT</dfn>	(1&lt;&lt;13)</u></td></tr>
<tr><th id="1727">1727</th><td><u>#define   <dfn class="macro" id="_M/GFX_SURFACE_FAULT_ENABLE" data-ref="_M/GFX_SURFACE_FAULT_ENABLE">GFX_SURFACE_FAULT_ENABLE</dfn>	(1&lt;&lt;12)</u></td></tr>
<tr><th id="1728">1728</th><td><u>#define   <dfn class="macro" id="_M/GFX_REPLAY_MODE" data-ref="_M/GFX_REPLAY_MODE">GFX_REPLAY_MODE</dfn>		(1&lt;&lt;11)</u></td></tr>
<tr><th id="1729">1729</th><td><u>#define   <dfn class="macro" id="_M/GFX_PSMI_GRANULARITY" data-ref="_M/GFX_PSMI_GRANULARITY">GFX_PSMI_GRANULARITY</dfn>		(1&lt;&lt;10)</u></td></tr>
<tr><th id="1730">1730</th><td><u>#define   <dfn class="macro" id="_M/GFX_PPGTT_ENABLE" data-ref="_M/GFX_PPGTT_ENABLE">GFX_PPGTT_ENABLE</dfn>		(1&lt;&lt;9)</u></td></tr>
<tr><th id="1731">1731</th><td><u>#define   <dfn class="macro" id="_M/GEN8_GFX_PPGTT_48B" data-ref="_M/GEN8_GFX_PPGTT_48B">GEN8_GFX_PPGTT_48B</dfn>		(1&lt;&lt;7)</u></td></tr>
<tr><th id="1732">1732</th><td></td></tr>
<tr><th id="1733">1733</th><td><u>#define   <dfn class="macro" id="_M/GFX_FORWARD_VBLANK_MASK" data-ref="_M/GFX_FORWARD_VBLANK_MASK">GFX_FORWARD_VBLANK_MASK</dfn>	(3&lt;&lt;5)</u></td></tr>
<tr><th id="1734">1734</th><td><u>#define   <dfn class="macro" id="_M/GFX_FORWARD_VBLANK_NEVER" data-ref="_M/GFX_FORWARD_VBLANK_NEVER">GFX_FORWARD_VBLANK_NEVER</dfn>	(0&lt;&lt;5)</u></td></tr>
<tr><th id="1735">1735</th><td><u>#define   <dfn class="macro" id="_M/GFX_FORWARD_VBLANK_ALWAYS" data-ref="_M/GFX_FORWARD_VBLANK_ALWAYS">GFX_FORWARD_VBLANK_ALWAYS</dfn>	(1&lt;&lt;5)</u></td></tr>
<tr><th id="1736">1736</th><td><u>#define   <dfn class="macro" id="_M/GFX_FORWARD_VBLANK_COND" data-ref="_M/GFX_FORWARD_VBLANK_COND">GFX_FORWARD_VBLANK_COND</dfn>	(2&lt;&lt;5)</u></td></tr>
<tr><th id="1737">1737</th><td></td></tr>
<tr><th id="1738">1738</th><td><u>#define <dfn class="macro" id="_M/VLV_DISPLAY_BASE" data-ref="_M/VLV_DISPLAY_BASE">VLV_DISPLAY_BASE</dfn> 0x180000</u></td></tr>
<tr><th id="1739">1739</th><td><u>#define <dfn class="macro" id="_M/VLV_MIPI_BASE" data-ref="_M/VLV_MIPI_BASE">VLV_MIPI_BASE</dfn> VLV_DISPLAY_BASE</u></td></tr>
<tr><th id="1740">1740</th><td></td></tr>
<tr><th id="1741">1741</th><td><u>#define <dfn class="macro" id="_M/VLV_GU_CTL0" data-ref="_M/VLV_GU_CTL0">VLV_GU_CTL0</dfn>	(VLV_DISPLAY_BASE + 0x2030)</u></td></tr>
<tr><th id="1742">1742</th><td><u>#define <dfn class="macro" id="_M/VLV_GU_CTL1" data-ref="_M/VLV_GU_CTL1">VLV_GU_CTL1</dfn>	(VLV_DISPLAY_BASE + 0x2034)</u></td></tr>
<tr><th id="1743">1743</th><td><u>#define <dfn class="macro" id="_M/SCPD0" data-ref="_M/SCPD0">SCPD0</dfn>		0x0209c /* 915+ only */</u></td></tr>
<tr><th id="1744">1744</th><td><u>#define <dfn class="macro" id="_M/IER" data-ref="_M/IER">IER</dfn>		0x020a0</u></td></tr>
<tr><th id="1745">1745</th><td><u>#define <dfn class="macro" id="_M/IIR" data-ref="_M/IIR">IIR</dfn>		0x020a4</u></td></tr>
<tr><th id="1746">1746</th><td><u>#define <dfn class="macro" id="_M/IMR" data-ref="_M/IMR">IMR</dfn>		0x020a8</u></td></tr>
<tr><th id="1747">1747</th><td><u>#define <dfn class="macro" id="_M/ISR" data-ref="_M/ISR">ISR</dfn>		0x020ac</u></td></tr>
<tr><th id="1748">1748</th><td><u>#define <dfn class="macro" id="_M/VLV_GUNIT_CLOCK_GATE" data-ref="_M/VLV_GUNIT_CLOCK_GATE">VLV_GUNIT_CLOCK_GATE</dfn>	(VLV_DISPLAY_BASE + 0x2060)</u></td></tr>
<tr><th id="1749">1749</th><td><u>#define   <dfn class="macro" id="_M/GINT_DIS" data-ref="_M/GINT_DIS">GINT_DIS</dfn>		(1&lt;&lt;22)</u></td></tr>
<tr><th id="1750">1750</th><td><u>#define   <dfn class="macro" id="_M/GCFG_DIS" data-ref="_M/GCFG_DIS">GCFG_DIS</dfn>		(1&lt;&lt;8)</u></td></tr>
<tr><th id="1751">1751</th><td><u>#define <dfn class="macro" id="_M/VLV_GUNIT_CLOCK_GATE2" data-ref="_M/VLV_GUNIT_CLOCK_GATE2">VLV_GUNIT_CLOCK_GATE2</dfn>	(VLV_DISPLAY_BASE + 0x2064)</u></td></tr>
<tr><th id="1752">1752</th><td><u>#define <dfn class="macro" id="_M/VLV_IIR_RW" data-ref="_M/VLV_IIR_RW">VLV_IIR_RW</dfn>	(VLV_DISPLAY_BASE + 0x2084)</u></td></tr>
<tr><th id="1753">1753</th><td><u>#define <dfn class="macro" id="_M/VLV_IER" data-ref="_M/VLV_IER">VLV_IER</dfn>		(VLV_DISPLAY_BASE + 0x20a0)</u></td></tr>
<tr><th id="1754">1754</th><td><u>#define <dfn class="macro" id="_M/VLV_IIR" data-ref="_M/VLV_IIR">VLV_IIR</dfn>		(VLV_DISPLAY_BASE + 0x20a4)</u></td></tr>
<tr><th id="1755">1755</th><td><u>#define <dfn class="macro" id="_M/VLV_IMR" data-ref="_M/VLV_IMR">VLV_IMR</dfn>		(VLV_DISPLAY_BASE + 0x20a8)</u></td></tr>
<tr><th id="1756">1756</th><td><u>#define <dfn class="macro" id="_M/VLV_ISR" data-ref="_M/VLV_ISR">VLV_ISR</dfn>		(VLV_DISPLAY_BASE + 0x20ac)</u></td></tr>
<tr><th id="1757">1757</th><td><u>#define <dfn class="macro" id="_M/VLV_PCBR" data-ref="_M/VLV_PCBR">VLV_PCBR</dfn>	(VLV_DISPLAY_BASE + 0x2120)</u></td></tr>
<tr><th id="1758">1758</th><td><u>#define <dfn class="macro" id="_M/VLV_PCBR_ADDR_SHIFT" data-ref="_M/VLV_PCBR_ADDR_SHIFT">VLV_PCBR_ADDR_SHIFT</dfn>	12</u></td></tr>
<tr><th id="1759">1759</th><td></td></tr>
<tr><th id="1760">1760</th><td><u>#define   <dfn class="macro" id="_M/DISPLAY_PLANE_FLIP_PENDING" data-ref="_M/DISPLAY_PLANE_FLIP_PENDING">DISPLAY_PLANE_FLIP_PENDING</dfn>(plane) (1&lt;&lt;(11-(plane))) /* A and B only */</u></td></tr>
<tr><th id="1761">1761</th><td><u>#define <dfn class="macro" id="_M/EIR" data-ref="_M/EIR">EIR</dfn>		0x020b0</u></td></tr>
<tr><th id="1762">1762</th><td><u>#define <dfn class="macro" id="_M/EMR" data-ref="_M/EMR">EMR</dfn>		0x020b4</u></td></tr>
<tr><th id="1763">1763</th><td><u>#define <dfn class="macro" id="_M/ESR" data-ref="_M/ESR">ESR</dfn>		0x020b8</u></td></tr>
<tr><th id="1764">1764</th><td><u>#define   <dfn class="macro" id="_M/GM45_ERROR_PAGE_TABLE" data-ref="_M/GM45_ERROR_PAGE_TABLE">GM45_ERROR_PAGE_TABLE</dfn>				(1&lt;&lt;5)</u></td></tr>
<tr><th id="1765">1765</th><td><u>#define   <dfn class="macro" id="_M/GM45_ERROR_MEM_PRIV" data-ref="_M/GM45_ERROR_MEM_PRIV">GM45_ERROR_MEM_PRIV</dfn>				(1&lt;&lt;4)</u></td></tr>
<tr><th id="1766">1766</th><td><u>#define   <dfn class="macro" id="_M/I915_ERROR_PAGE_TABLE" data-ref="_M/I915_ERROR_PAGE_TABLE">I915_ERROR_PAGE_TABLE</dfn>				(1&lt;&lt;4)</u></td></tr>
<tr><th id="1767">1767</th><td><u>#define   <dfn class="macro" id="_M/GM45_ERROR_CP_PRIV" data-ref="_M/GM45_ERROR_CP_PRIV">GM45_ERROR_CP_PRIV</dfn>				(1&lt;&lt;3)</u></td></tr>
<tr><th id="1768">1768</th><td><u>#define   <dfn class="macro" id="_M/I915_ERROR_MEMORY_REFRESH" data-ref="_M/I915_ERROR_MEMORY_REFRESH">I915_ERROR_MEMORY_REFRESH</dfn>			(1&lt;&lt;1)</u></td></tr>
<tr><th id="1769">1769</th><td><u>#define   <dfn class="macro" id="_M/I915_ERROR_INSTRUCTION" data-ref="_M/I915_ERROR_INSTRUCTION">I915_ERROR_INSTRUCTION</dfn>			(1&lt;&lt;0)</u></td></tr>
<tr><th id="1770">1770</th><td><u>#define <dfn class="macro" id="_M/INSTPM" data-ref="_M/INSTPM">INSTPM</dfn>	        0x020c0</u></td></tr>
<tr><th id="1771">1771</th><td><u>#define   <dfn class="macro" id="_M/INSTPM_SELF_EN" data-ref="_M/INSTPM_SELF_EN">INSTPM_SELF_EN</dfn> (1&lt;&lt;12) /* 915GM only */</u></td></tr>
<tr><th id="1772">1772</th><td><u>#define   <dfn class="macro" id="_M/INSTPM_AGPBUSY_INT_EN" data-ref="_M/INSTPM_AGPBUSY_INT_EN">INSTPM_AGPBUSY_INT_EN</dfn> (1&lt;&lt;11) /* gen3: when disabled, pending interrupts</u></td></tr>
<tr><th id="1773">1773</th><td><u>					will not assert AGPBUSY# and will only</u></td></tr>
<tr><th id="1774">1774</th><td><u>					be delivered when out of C3. */</u></td></tr>
<tr><th id="1775">1775</th><td><u>#define   <dfn class="macro" id="_M/INSTPM_FORCE_ORDERING" data-ref="_M/INSTPM_FORCE_ORDERING">INSTPM_FORCE_ORDERING</dfn>				(1&lt;&lt;7) /* GEN6+ */</u></td></tr>
<tr><th id="1776">1776</th><td><u>#define   <dfn class="macro" id="_M/INSTPM_TLB_INVALIDATE" data-ref="_M/INSTPM_TLB_INVALIDATE">INSTPM_TLB_INVALIDATE</dfn>	(1&lt;&lt;9)</u></td></tr>
<tr><th id="1777">1777</th><td><u>#define   <dfn class="macro" id="_M/INSTPM_SYNC_FLUSH" data-ref="_M/INSTPM_SYNC_FLUSH">INSTPM_SYNC_FLUSH</dfn>	(1&lt;&lt;5)</u></td></tr>
<tr><th id="1778">1778</th><td><u>#define <dfn class="macro" id="_M/ACTHD" data-ref="_M/ACTHD">ACTHD</dfn>	        0x020c8</u></td></tr>
<tr><th id="1779">1779</th><td><u>#define <dfn class="macro" id="_M/MEM_MODE" data-ref="_M/MEM_MODE">MEM_MODE</dfn>	0x020cc</u></td></tr>
<tr><th id="1780">1780</th><td><u>#define   <dfn class="macro" id="_M/MEM_DISPLAY_B_TRICKLE_FEED_DISABLE" data-ref="_M/MEM_DISPLAY_B_TRICKLE_FEED_DISABLE">MEM_DISPLAY_B_TRICKLE_FEED_DISABLE</dfn> (1&lt;&lt;3) /* 830 only */</u></td></tr>
<tr><th id="1781">1781</th><td><u>#define   <dfn class="macro" id="_M/MEM_DISPLAY_A_TRICKLE_FEED_DISABLE" data-ref="_M/MEM_DISPLAY_A_TRICKLE_FEED_DISABLE">MEM_DISPLAY_A_TRICKLE_FEED_DISABLE</dfn> (1&lt;&lt;2) /* 830/845 only */</u></td></tr>
<tr><th id="1782">1782</th><td><u>#define   <dfn class="macro" id="_M/MEM_DISPLAY_TRICKLE_FEED_DISABLE" data-ref="_M/MEM_DISPLAY_TRICKLE_FEED_DISABLE">MEM_DISPLAY_TRICKLE_FEED_DISABLE</dfn> (1&lt;&lt;2) /* 85x only */</u></td></tr>
<tr><th id="1783">1783</th><td><u>#define <dfn class="macro" id="_M/FW_BLC" data-ref="_M/FW_BLC">FW_BLC</dfn>		0x020d8</u></td></tr>
<tr><th id="1784">1784</th><td><u>#define <dfn class="macro" id="_M/FW_BLC2" data-ref="_M/FW_BLC2">FW_BLC2</dfn>		0x020dc</u></td></tr>
<tr><th id="1785">1785</th><td><u>#define <dfn class="macro" id="_M/FW_BLC_SELF" data-ref="_M/FW_BLC_SELF">FW_BLC_SELF</dfn>	0x020e0 /* 915+ only */</u></td></tr>
<tr><th id="1786">1786</th><td><u>#define   <dfn class="macro" id="_M/FW_BLC_SELF_EN_MASK" data-ref="_M/FW_BLC_SELF_EN_MASK">FW_BLC_SELF_EN_MASK</dfn>      (1&lt;&lt;31)</u></td></tr>
<tr><th id="1787">1787</th><td><u>#define   <dfn class="macro" id="_M/FW_BLC_SELF_FIFO_MASK" data-ref="_M/FW_BLC_SELF_FIFO_MASK">FW_BLC_SELF_FIFO_MASK</dfn>    (1&lt;&lt;16) /* 945 only */</u></td></tr>
<tr><th id="1788">1788</th><td><u>#define   <dfn class="macro" id="_M/FW_BLC_SELF_EN" data-ref="_M/FW_BLC_SELF_EN">FW_BLC_SELF_EN</dfn>           (1&lt;&lt;15) /* 945 only */</u></td></tr>
<tr><th id="1789">1789</th><td><u>#define <dfn class="macro" id="_M/MM_BURST_LENGTH" data-ref="_M/MM_BURST_LENGTH">MM_BURST_LENGTH</dfn>     0x00700000</u></td></tr>
<tr><th id="1790">1790</th><td><u>#define <dfn class="macro" id="_M/MM_FIFO_WATERMARK" data-ref="_M/MM_FIFO_WATERMARK">MM_FIFO_WATERMARK</dfn>   0x0001F000</u></td></tr>
<tr><th id="1791">1791</th><td><u>#define <dfn class="macro" id="_M/LM_BURST_LENGTH" data-ref="_M/LM_BURST_LENGTH">LM_BURST_LENGTH</dfn>     0x00000700</u></td></tr>
<tr><th id="1792">1792</th><td><u>#define <dfn class="macro" id="_M/LM_FIFO_WATERMARK" data-ref="_M/LM_FIFO_WATERMARK">LM_FIFO_WATERMARK</dfn>   0x0000001F</u></td></tr>
<tr><th id="1793">1793</th><td><u>#define <dfn class="macro" id="_M/MI_ARB_STATE" data-ref="_M/MI_ARB_STATE">MI_ARB_STATE</dfn>	0x020e4 /* 915+ only */</u></td></tr>
<tr><th id="1794">1794</th><td></td></tr>
<tr><th id="1795">1795</th><td><i>/* Make render/texture TLB fetches lower priorty than associated data</i></td></tr>
<tr><th id="1796">1796</th><td><i> *   fetches. This is not turned on by default</i></td></tr>
<tr><th id="1797">1797</th><td><i> */</i></td></tr>
<tr><th id="1798">1798</th><td><u>#define   <dfn class="macro" id="_M/MI_ARB_RENDER_TLB_LOW_PRIORITY" data-ref="_M/MI_ARB_RENDER_TLB_LOW_PRIORITY">MI_ARB_RENDER_TLB_LOW_PRIORITY</dfn>	(1 &lt;&lt; 15)</u></td></tr>
<tr><th id="1799">1799</th><td></td></tr>
<tr><th id="1800">1800</th><td><i>/* Isoch request wait on GTT enable (Display A/B/C streams).</i></td></tr>
<tr><th id="1801">1801</th><td><i> * Make isoch requests stall on the TLB update. May cause</i></td></tr>
<tr><th id="1802">1802</th><td><i> * display underruns (test mode only)</i></td></tr>
<tr><th id="1803">1803</th><td><i> */</i></td></tr>
<tr><th id="1804">1804</th><td><u>#define   <dfn class="macro" id="_M/MI_ARB_ISOCH_WAIT_GTT" data-ref="_M/MI_ARB_ISOCH_WAIT_GTT">MI_ARB_ISOCH_WAIT_GTT</dfn>			(1 &lt;&lt; 14)</u></td></tr>
<tr><th id="1805">1805</th><td></td></tr>
<tr><th id="1806">1806</th><td><i>/* Block grant count for isoch requests when block count is</i></td></tr>
<tr><th id="1807">1807</th><td><i> * set to a finite value.</i></td></tr>
<tr><th id="1808">1808</th><td><i> */</i></td></tr>
<tr><th id="1809">1809</th><td><u>#define   <dfn class="macro" id="_M/MI_ARB_BLOCK_GRANT_MASK" data-ref="_M/MI_ARB_BLOCK_GRANT_MASK">MI_ARB_BLOCK_GRANT_MASK</dfn>		(3 &lt;&lt; 12)</u></td></tr>
<tr><th id="1810">1810</th><td><u>#define   <dfn class="macro" id="_M/MI_ARB_BLOCK_GRANT_8" data-ref="_M/MI_ARB_BLOCK_GRANT_8">MI_ARB_BLOCK_GRANT_8</dfn>			(0 &lt;&lt; 12)	/* for 3 display planes */</u></td></tr>
<tr><th id="1811">1811</th><td><u>#define   <dfn class="macro" id="_M/MI_ARB_BLOCK_GRANT_4" data-ref="_M/MI_ARB_BLOCK_GRANT_4">MI_ARB_BLOCK_GRANT_4</dfn>			(1 &lt;&lt; 12)	/* for 2 display planes */</u></td></tr>
<tr><th id="1812">1812</th><td><u>#define   <dfn class="macro" id="_M/MI_ARB_BLOCK_GRANT_2" data-ref="_M/MI_ARB_BLOCK_GRANT_2">MI_ARB_BLOCK_GRANT_2</dfn>			(2 &lt;&lt; 12)	/* for 1 display plane */</u></td></tr>
<tr><th id="1813">1813</th><td><u>#define   <dfn class="macro" id="_M/MI_ARB_BLOCK_GRANT_0" data-ref="_M/MI_ARB_BLOCK_GRANT_0">MI_ARB_BLOCK_GRANT_0</dfn>			(3 &lt;&lt; 12)	/* don't use */</u></td></tr>
<tr><th id="1814">1814</th><td></td></tr>
<tr><th id="1815">1815</th><td><i>/* Enable render writes to complete in C2/C3/C4 power states.</i></td></tr>
<tr><th id="1816">1816</th><td><i> * If this isn't enabled, render writes are prevented in low</i></td></tr>
<tr><th id="1817">1817</th><td><i> * power states. That seems bad to me.</i></td></tr>
<tr><th id="1818">1818</th><td><i> */</i></td></tr>
<tr><th id="1819">1819</th><td><u>#define   <dfn class="macro" id="_M/MI_ARB_C3_LP_WRITE_ENABLE" data-ref="_M/MI_ARB_C3_LP_WRITE_ENABLE">MI_ARB_C3_LP_WRITE_ENABLE</dfn>		(1 &lt;&lt; 11)</u></td></tr>
<tr><th id="1820">1820</th><td></td></tr>
<tr><th id="1821">1821</th><td><i>/* This acknowledges an async flip immediately instead</i></td></tr>
<tr><th id="1822">1822</th><td><i> * of waiting for 2TLB fetches.</i></td></tr>
<tr><th id="1823">1823</th><td><i> */</i></td></tr>
<tr><th id="1824">1824</th><td><u>#define   <dfn class="macro" id="_M/MI_ARB_ASYNC_FLIP_ACK_IMMEDIATE" data-ref="_M/MI_ARB_ASYNC_FLIP_ACK_IMMEDIATE">MI_ARB_ASYNC_FLIP_ACK_IMMEDIATE</dfn>	(1 &lt;&lt; 10)</u></td></tr>
<tr><th id="1825">1825</th><td></td></tr>
<tr><th id="1826">1826</th><td><i>/* Enables non-sequential data reads through arbiter</i></td></tr>
<tr><th id="1827">1827</th><td><i> */</i></td></tr>
<tr><th id="1828">1828</th><td><u>#define   <dfn class="macro" id="_M/MI_ARB_DUAL_DATA_PHASE_DISABLE" data-ref="_M/MI_ARB_DUAL_DATA_PHASE_DISABLE">MI_ARB_DUAL_DATA_PHASE_DISABLE</dfn>	(1 &lt;&lt; 9)</u></td></tr>
<tr><th id="1829">1829</th><td></td></tr>
<tr><th id="1830">1830</th><td><i>/* Disable FSB snooping of cacheable write cycles from binner/render</i></td></tr>
<tr><th id="1831">1831</th><td><i> * command stream</i></td></tr>
<tr><th id="1832">1832</th><td><i> */</i></td></tr>
<tr><th id="1833">1833</th><td><u>#define   <dfn class="macro" id="_M/MI_ARB_CACHE_SNOOP_DISABLE" data-ref="_M/MI_ARB_CACHE_SNOOP_DISABLE">MI_ARB_CACHE_SNOOP_DISABLE</dfn>		(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="1834">1834</th><td></td></tr>
<tr><th id="1835">1835</th><td><i>/* Arbiter time slice for non-isoch streams */</i></td></tr>
<tr><th id="1836">1836</th><td><u>#define   <dfn class="macro" id="_M/MI_ARB_TIME_SLICE_MASK" data-ref="_M/MI_ARB_TIME_SLICE_MASK">MI_ARB_TIME_SLICE_MASK</dfn>		(7 &lt;&lt; 5)</u></td></tr>
<tr><th id="1837">1837</th><td><u>#define   <dfn class="macro" id="_M/MI_ARB_TIME_SLICE_1" data-ref="_M/MI_ARB_TIME_SLICE_1">MI_ARB_TIME_SLICE_1</dfn>			(0 &lt;&lt; 5)</u></td></tr>
<tr><th id="1838">1838</th><td><u>#define   <dfn class="macro" id="_M/MI_ARB_TIME_SLICE_2" data-ref="_M/MI_ARB_TIME_SLICE_2">MI_ARB_TIME_SLICE_2</dfn>			(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="1839">1839</th><td><u>#define   <dfn class="macro" id="_M/MI_ARB_TIME_SLICE_4" data-ref="_M/MI_ARB_TIME_SLICE_4">MI_ARB_TIME_SLICE_4</dfn>			(2 &lt;&lt; 5)</u></td></tr>
<tr><th id="1840">1840</th><td><u>#define   <dfn class="macro" id="_M/MI_ARB_TIME_SLICE_6" data-ref="_M/MI_ARB_TIME_SLICE_6">MI_ARB_TIME_SLICE_6</dfn>			(3 &lt;&lt; 5)</u></td></tr>
<tr><th id="1841">1841</th><td><u>#define   <dfn class="macro" id="_M/MI_ARB_TIME_SLICE_8" data-ref="_M/MI_ARB_TIME_SLICE_8">MI_ARB_TIME_SLICE_8</dfn>			(4 &lt;&lt; 5)</u></td></tr>
<tr><th id="1842">1842</th><td><u>#define   <dfn class="macro" id="_M/MI_ARB_TIME_SLICE_10" data-ref="_M/MI_ARB_TIME_SLICE_10">MI_ARB_TIME_SLICE_10</dfn>			(5 &lt;&lt; 5)</u></td></tr>
<tr><th id="1843">1843</th><td><u>#define   <dfn class="macro" id="_M/MI_ARB_TIME_SLICE_14" data-ref="_M/MI_ARB_TIME_SLICE_14">MI_ARB_TIME_SLICE_14</dfn>			(6 &lt;&lt; 5)</u></td></tr>
<tr><th id="1844">1844</th><td><u>#define   <dfn class="macro" id="_M/MI_ARB_TIME_SLICE_16" data-ref="_M/MI_ARB_TIME_SLICE_16">MI_ARB_TIME_SLICE_16</dfn>			(7 &lt;&lt; 5)</u></td></tr>
<tr><th id="1845">1845</th><td></td></tr>
<tr><th id="1846">1846</th><td><i>/* Low priority grace period page size */</i></td></tr>
<tr><th id="1847">1847</th><td><u>#define   <dfn class="macro" id="_M/MI_ARB_LOW_PRIORITY_GRACE_4KB" data-ref="_M/MI_ARB_LOW_PRIORITY_GRACE_4KB">MI_ARB_LOW_PRIORITY_GRACE_4KB</dfn>		(0 &lt;&lt; 4)	/* default */</u></td></tr>
<tr><th id="1848">1848</th><td><u>#define   <dfn class="macro" id="_M/MI_ARB_LOW_PRIORITY_GRACE_8KB" data-ref="_M/MI_ARB_LOW_PRIORITY_GRACE_8KB">MI_ARB_LOW_PRIORITY_GRACE_8KB</dfn>		(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="1849">1849</th><td></td></tr>
<tr><th id="1850">1850</th><td><i>/* Disable display A/B trickle feed */</i></td></tr>
<tr><th id="1851">1851</th><td><u>#define   <dfn class="macro" id="_M/MI_ARB_DISPLAY_TRICKLE_FEED_DISABLE" data-ref="_M/MI_ARB_DISPLAY_TRICKLE_FEED_DISABLE">MI_ARB_DISPLAY_TRICKLE_FEED_DISABLE</dfn>	(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="1852">1852</th><td></td></tr>
<tr><th id="1853">1853</th><td><i>/* Set display plane priority */</i></td></tr>
<tr><th id="1854">1854</th><td><u>#define   <dfn class="macro" id="_M/MI_ARB_DISPLAY_PRIORITY_A_B" data-ref="_M/MI_ARB_DISPLAY_PRIORITY_A_B">MI_ARB_DISPLAY_PRIORITY_A_B</dfn>		(0 &lt;&lt; 0)	/* display A &gt; display B */</u></td></tr>
<tr><th id="1855">1855</th><td><u>#define   <dfn class="macro" id="_M/MI_ARB_DISPLAY_PRIORITY_B_A" data-ref="_M/MI_ARB_DISPLAY_PRIORITY_B_A">MI_ARB_DISPLAY_PRIORITY_B_A</dfn>		(1 &lt;&lt; 0)	/* display B &gt; display A */</u></td></tr>
<tr><th id="1856">1856</th><td></td></tr>
<tr><th id="1857">1857</th><td><u>#define <dfn class="macro" id="_M/MI_STATE" data-ref="_M/MI_STATE">MI_STATE</dfn>	0x020e4 /* gen2 only */</u></td></tr>
<tr><th id="1858">1858</th><td><u>#define   <dfn class="macro" id="_M/MI_AGPBUSY_INT_EN" data-ref="_M/MI_AGPBUSY_INT_EN">MI_AGPBUSY_INT_EN</dfn>			(1 &lt;&lt; 1) /* 85x only */</u></td></tr>
<tr><th id="1859">1859</th><td><u>#define   <dfn class="macro" id="_M/MI_AGPBUSY_830_MODE" data-ref="_M/MI_AGPBUSY_830_MODE">MI_AGPBUSY_830_MODE</dfn>			(1 &lt;&lt; 0) /* 85x only */</u></td></tr>
<tr><th id="1860">1860</th><td></td></tr>
<tr><th id="1861">1861</th><td><u>#define <dfn class="macro" id="_M/CACHE_MODE_0" data-ref="_M/CACHE_MODE_0">CACHE_MODE_0</dfn>	0x02120 /* 915+ only */</u></td></tr>
<tr><th id="1862">1862</th><td><u>#define   <dfn class="macro" id="_M/CM0_PIPELINED_RENDER_FLUSH_DISABLE" data-ref="_M/CM0_PIPELINED_RENDER_FLUSH_DISABLE">CM0_PIPELINED_RENDER_FLUSH_DISABLE</dfn> (1&lt;&lt;8)</u></td></tr>
<tr><th id="1863">1863</th><td><u>#define   <dfn class="macro" id="_M/CM0_IZ_OPT_DISABLE" data-ref="_M/CM0_IZ_OPT_DISABLE">CM0_IZ_OPT_DISABLE</dfn>      (1&lt;&lt;6)</u></td></tr>
<tr><th id="1864">1864</th><td><u>#define   <dfn class="macro" id="_M/CM0_ZR_OPT_DISABLE" data-ref="_M/CM0_ZR_OPT_DISABLE">CM0_ZR_OPT_DISABLE</dfn>      (1&lt;&lt;5)</u></td></tr>
<tr><th id="1865">1865</th><td><u>#define	  <dfn class="macro" id="_M/CM0_STC_EVICT_DISABLE_LRA_SNB" data-ref="_M/CM0_STC_EVICT_DISABLE_LRA_SNB">CM0_STC_EVICT_DISABLE_LRA_SNB</dfn>	(1&lt;&lt;5)</u></td></tr>
<tr><th id="1866">1866</th><td><u>#define   <dfn class="macro" id="_M/CM0_DEPTH_EVICT_DISABLE" data-ref="_M/CM0_DEPTH_EVICT_DISABLE">CM0_DEPTH_EVICT_DISABLE</dfn> (1&lt;&lt;4)</u></td></tr>
<tr><th id="1867">1867</th><td><u>#define   <dfn class="macro" id="_M/CM0_COLOR_EVICT_DISABLE" data-ref="_M/CM0_COLOR_EVICT_DISABLE">CM0_COLOR_EVICT_DISABLE</dfn> (1&lt;&lt;3)</u></td></tr>
<tr><th id="1868">1868</th><td><u>#define   <dfn class="macro" id="_M/CM0_DEPTH_WRITE_DISABLE" data-ref="_M/CM0_DEPTH_WRITE_DISABLE">CM0_DEPTH_WRITE_DISABLE</dfn> (1&lt;&lt;1)</u></td></tr>
<tr><th id="1869">1869</th><td><u>#define   <dfn class="macro" id="_M/CM0_RC_OP_FLUSH_DISABLE" data-ref="_M/CM0_RC_OP_FLUSH_DISABLE">CM0_RC_OP_FLUSH_DISABLE</dfn> (1&lt;&lt;0)</u></td></tr>
<tr><th id="1870">1870</th><td><u>#define <dfn class="macro" id="_M/GFX_FLSH_CNTL" data-ref="_M/GFX_FLSH_CNTL">GFX_FLSH_CNTL</dfn>	0x02170 /* 915+ only */</u></td></tr>
<tr><th id="1871">1871</th><td><u>#define <dfn class="macro" id="_M/GFX_FLSH_CNTL_GEN6" data-ref="_M/GFX_FLSH_CNTL_GEN6">GFX_FLSH_CNTL_GEN6</dfn>	0x101008</u></td></tr>
<tr><th id="1872">1872</th><td><u>#define   <dfn class="macro" id="_M/GFX_FLSH_CNTL_EN" data-ref="_M/GFX_FLSH_CNTL_EN">GFX_FLSH_CNTL_EN</dfn>	(1&lt;&lt;0)</u></td></tr>
<tr><th id="1873">1873</th><td><u>#define <dfn class="macro" id="_M/ECOSKPD" data-ref="_M/ECOSKPD">ECOSKPD</dfn>		0x021d0</u></td></tr>
<tr><th id="1874">1874</th><td><u>#define   <dfn class="macro" id="_M/ECO_GATING_CX_ONLY" data-ref="_M/ECO_GATING_CX_ONLY">ECO_GATING_CX_ONLY</dfn>	(1&lt;&lt;3)</u></td></tr>
<tr><th id="1875">1875</th><td><u>#define   <dfn class="macro" id="_M/ECO_FLIP_DONE" data-ref="_M/ECO_FLIP_DONE">ECO_FLIP_DONE</dfn>		(1&lt;&lt;0)</u></td></tr>
<tr><th id="1876">1876</th><td></td></tr>
<tr><th id="1877">1877</th><td><u>#define <dfn class="macro" id="_M/CACHE_MODE_0_GEN7" data-ref="_M/CACHE_MODE_0_GEN7">CACHE_MODE_0_GEN7</dfn>	0x7000 /* IVB+ */</u></td></tr>
<tr><th id="1878">1878</th><td><u>#define <dfn class="macro" id="_M/RC_OP_FLUSH_ENABLE" data-ref="_M/RC_OP_FLUSH_ENABLE">RC_OP_FLUSH_ENABLE</dfn> (1&lt;&lt;0)</u></td></tr>
<tr><th id="1879">1879</th><td><u>#define   <dfn class="macro" id="_M/HIZ_RAW_STALL_OPT_DISABLE" data-ref="_M/HIZ_RAW_STALL_OPT_DISABLE">HIZ_RAW_STALL_OPT_DISABLE</dfn> (1&lt;&lt;2)</u></td></tr>
<tr><th id="1880">1880</th><td><u>#define <dfn class="macro" id="_M/CACHE_MODE_1" data-ref="_M/CACHE_MODE_1">CACHE_MODE_1</dfn>		0x7004 /* IVB+ */</u></td></tr>
<tr><th id="1881">1881</th><td><u>#define   <dfn class="macro" id="_M/PIXEL_SUBSPAN_COLLECT_OPT_DISABLE" data-ref="_M/PIXEL_SUBSPAN_COLLECT_OPT_DISABLE">PIXEL_SUBSPAN_COLLECT_OPT_DISABLE</dfn>	(1&lt;&lt;6)</u></td></tr>
<tr><th id="1882">1882</th><td><u>#define   <dfn class="macro" id="_M/GEN8_4x4_STC_OPTIMIZATION_DISABLE" data-ref="_M/GEN8_4x4_STC_OPTIMIZATION_DISABLE">GEN8_4x4_STC_OPTIMIZATION_DISABLE</dfn>	(1&lt;&lt;6)</u></td></tr>
<tr><th id="1883">1883</th><td><u>#define   <dfn class="macro" id="_M/GEN9_PARTIAL_RESOLVE_IN_VC_DISABLE" data-ref="_M/GEN9_PARTIAL_RESOLVE_IN_VC_DISABLE">GEN9_PARTIAL_RESOLVE_IN_VC_DISABLE</dfn>	(1&lt;&lt;1)</u></td></tr>
<tr><th id="1884">1884</th><td></td></tr>
<tr><th id="1885">1885</th><td><u>#define <dfn class="macro" id="_M/GEN6_BLITTER_ECOSKPD" data-ref="_M/GEN6_BLITTER_ECOSKPD">GEN6_BLITTER_ECOSKPD</dfn>	0x221d0</u></td></tr>
<tr><th id="1886">1886</th><td><u>#define   <dfn class="macro" id="_M/GEN6_BLITTER_LOCK_SHIFT" data-ref="_M/GEN6_BLITTER_LOCK_SHIFT">GEN6_BLITTER_LOCK_SHIFT</dfn>			16</u></td></tr>
<tr><th id="1887">1887</th><td><u>#define   <dfn class="macro" id="_M/GEN6_BLITTER_FBC_NOTIFY" data-ref="_M/GEN6_BLITTER_FBC_NOTIFY">GEN6_BLITTER_FBC_NOTIFY</dfn>			(1&lt;&lt;3)</u></td></tr>
<tr><th id="1888">1888</th><td></td></tr>
<tr><th id="1889">1889</th><td><u>#define <dfn class="macro" id="_M/GEN6_RC_SLEEP_PSMI_CONTROL" data-ref="_M/GEN6_RC_SLEEP_PSMI_CONTROL">GEN6_RC_SLEEP_PSMI_CONTROL</dfn>	0x2050</u></td></tr>
<tr><th id="1890">1890</th><td><u>#define   <dfn class="macro" id="_M/GEN6_PSMI_SLEEP_MSG_DISABLE" data-ref="_M/GEN6_PSMI_SLEEP_MSG_DISABLE">GEN6_PSMI_SLEEP_MSG_DISABLE</dfn>	(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1891">1891</th><td><u>#define   <dfn class="macro" id="_M/GEN8_RC_SEMA_IDLE_MSG_DISABLE" data-ref="_M/GEN8_RC_SEMA_IDLE_MSG_DISABLE">GEN8_RC_SEMA_IDLE_MSG_DISABLE</dfn>	(1 &lt;&lt; 12)</u></td></tr>
<tr><th id="1892">1892</th><td><u>#define   <dfn class="macro" id="_M/GEN8_FF_DOP_CLOCK_GATE_DISABLE" data-ref="_M/GEN8_FF_DOP_CLOCK_GATE_DISABLE">GEN8_FF_DOP_CLOCK_GATE_DISABLE</dfn>	(1&lt;&lt;10)</u></td></tr>
<tr><th id="1893">1893</th><td></td></tr>
<tr><th id="1894">1894</th><td><i>/* Fuse readout registers for GT */</i></td></tr>
<tr><th id="1895">1895</th><td><u>#define <dfn class="macro" id="_M/CHV_FUSE_GT" data-ref="_M/CHV_FUSE_GT">CHV_FUSE_GT</dfn>			(VLV_DISPLAY_BASE + 0x2168)</u></td></tr>
<tr><th id="1896">1896</th><td><u>#define   <dfn class="macro" id="_M/CHV_FGT_DISABLE_SS0" data-ref="_M/CHV_FGT_DISABLE_SS0">CHV_FGT_DISABLE_SS0</dfn>		(1 &lt;&lt; 10)</u></td></tr>
<tr><th id="1897">1897</th><td><u>#define   <dfn class="macro" id="_M/CHV_FGT_DISABLE_SS1" data-ref="_M/CHV_FGT_DISABLE_SS1">CHV_FGT_DISABLE_SS1</dfn>		(1 &lt;&lt; 11)</u></td></tr>
<tr><th id="1898">1898</th><td><u>#define   <dfn class="macro" id="_M/CHV_FGT_EU_DIS_SS0_R0_SHIFT" data-ref="_M/CHV_FGT_EU_DIS_SS0_R0_SHIFT">CHV_FGT_EU_DIS_SS0_R0_SHIFT</dfn>	16</u></td></tr>
<tr><th id="1899">1899</th><td><u>#define   <dfn class="macro" id="_M/CHV_FGT_EU_DIS_SS0_R0_MASK" data-ref="_M/CHV_FGT_EU_DIS_SS0_R0_MASK">CHV_FGT_EU_DIS_SS0_R0_MASK</dfn>	(0xf &lt;&lt; CHV_FGT_EU_DIS_SS0_R0_SHIFT)</u></td></tr>
<tr><th id="1900">1900</th><td><u>#define   <dfn class="macro" id="_M/CHV_FGT_EU_DIS_SS0_R1_SHIFT" data-ref="_M/CHV_FGT_EU_DIS_SS0_R1_SHIFT">CHV_FGT_EU_DIS_SS0_R1_SHIFT</dfn>	20</u></td></tr>
<tr><th id="1901">1901</th><td><u>#define   <dfn class="macro" id="_M/CHV_FGT_EU_DIS_SS0_R1_MASK" data-ref="_M/CHV_FGT_EU_DIS_SS0_R1_MASK">CHV_FGT_EU_DIS_SS0_R1_MASK</dfn>	(0xf &lt;&lt; CHV_FGT_EU_DIS_SS0_R1_SHIFT)</u></td></tr>
<tr><th id="1902">1902</th><td><u>#define   <dfn class="macro" id="_M/CHV_FGT_EU_DIS_SS1_R0_SHIFT" data-ref="_M/CHV_FGT_EU_DIS_SS1_R0_SHIFT">CHV_FGT_EU_DIS_SS1_R0_SHIFT</dfn>	24</u></td></tr>
<tr><th id="1903">1903</th><td><u>#define   <dfn class="macro" id="_M/CHV_FGT_EU_DIS_SS1_R0_MASK" data-ref="_M/CHV_FGT_EU_DIS_SS1_R0_MASK">CHV_FGT_EU_DIS_SS1_R0_MASK</dfn>	(0xf &lt;&lt; CHV_FGT_EU_DIS_SS1_R0_SHIFT)</u></td></tr>
<tr><th id="1904">1904</th><td><u>#define   <dfn class="macro" id="_M/CHV_FGT_EU_DIS_SS1_R1_SHIFT" data-ref="_M/CHV_FGT_EU_DIS_SS1_R1_SHIFT">CHV_FGT_EU_DIS_SS1_R1_SHIFT</dfn>	28</u></td></tr>
<tr><th id="1905">1905</th><td><u>#define   <dfn class="macro" id="_M/CHV_FGT_EU_DIS_SS1_R1_MASK" data-ref="_M/CHV_FGT_EU_DIS_SS1_R1_MASK">CHV_FGT_EU_DIS_SS1_R1_MASK</dfn>	(0xf &lt;&lt; CHV_FGT_EU_DIS_SS1_R1_SHIFT)</u></td></tr>
<tr><th id="1906">1906</th><td></td></tr>
<tr><th id="1907">1907</th><td><u>#define <dfn class="macro" id="_M/GEN8_FUSE2" data-ref="_M/GEN8_FUSE2">GEN8_FUSE2</dfn>			0x9120</u></td></tr>
<tr><th id="1908">1908</th><td><u>#define   <dfn class="macro" id="_M/GEN8_F2_SS_DIS_SHIFT" data-ref="_M/GEN8_F2_SS_DIS_SHIFT">GEN8_F2_SS_DIS_SHIFT</dfn>		21</u></td></tr>
<tr><th id="1909">1909</th><td><u>#define   <dfn class="macro" id="_M/GEN8_F2_SS_DIS_MASK" data-ref="_M/GEN8_F2_SS_DIS_MASK">GEN8_F2_SS_DIS_MASK</dfn>		(0x7 &lt;&lt; GEN8_F2_SS_DIS_SHIFT)</u></td></tr>
<tr><th id="1910">1910</th><td><u>#define   <dfn class="macro" id="_M/GEN8_F2_S_ENA_SHIFT" data-ref="_M/GEN8_F2_S_ENA_SHIFT">GEN8_F2_S_ENA_SHIFT</dfn>		25</u></td></tr>
<tr><th id="1911">1911</th><td><u>#define   <dfn class="macro" id="_M/GEN8_F2_S_ENA_MASK" data-ref="_M/GEN8_F2_S_ENA_MASK">GEN8_F2_S_ENA_MASK</dfn>		(0x7 &lt;&lt; GEN8_F2_S_ENA_SHIFT)</u></td></tr>
<tr><th id="1912">1912</th><td></td></tr>
<tr><th id="1913">1913</th><td><u>#define   <dfn class="macro" id="_M/GEN9_F2_SS_DIS_SHIFT" data-ref="_M/GEN9_F2_SS_DIS_SHIFT">GEN9_F2_SS_DIS_SHIFT</dfn>		20</u></td></tr>
<tr><th id="1914">1914</th><td><u>#define   <dfn class="macro" id="_M/GEN9_F2_SS_DIS_MASK" data-ref="_M/GEN9_F2_SS_DIS_MASK">GEN9_F2_SS_DIS_MASK</dfn>		(0xf &lt;&lt; GEN9_F2_SS_DIS_SHIFT)</u></td></tr>
<tr><th id="1915">1915</th><td></td></tr>
<tr><th id="1916">1916</th><td><u>#define <dfn class="macro" id="_M/GEN8_EU_DISABLE0" data-ref="_M/GEN8_EU_DISABLE0">GEN8_EU_DISABLE0</dfn>		0x9134</u></td></tr>
<tr><th id="1917">1917</th><td><u>#define   <dfn class="macro" id="_M/GEN8_EU_DIS0_S0_MASK" data-ref="_M/GEN8_EU_DIS0_S0_MASK">GEN8_EU_DIS0_S0_MASK</dfn>		0xffffff</u></td></tr>
<tr><th id="1918">1918</th><td><u>#define   <dfn class="macro" id="_M/GEN8_EU_DIS0_S1_SHIFT" data-ref="_M/GEN8_EU_DIS0_S1_SHIFT">GEN8_EU_DIS0_S1_SHIFT</dfn>		24</u></td></tr>
<tr><th id="1919">1919</th><td><u>#define   <dfn class="macro" id="_M/GEN8_EU_DIS0_S1_MASK" data-ref="_M/GEN8_EU_DIS0_S1_MASK">GEN8_EU_DIS0_S1_MASK</dfn>		(0xff &lt;&lt; GEN8_EU_DIS0_S1_SHIFT)</u></td></tr>
<tr><th id="1920">1920</th><td></td></tr>
<tr><th id="1921">1921</th><td><u>#define <dfn class="macro" id="_M/GEN8_EU_DISABLE1" data-ref="_M/GEN8_EU_DISABLE1">GEN8_EU_DISABLE1</dfn>		0x9138</u></td></tr>
<tr><th id="1922">1922</th><td><u>#define   <dfn class="macro" id="_M/GEN8_EU_DIS1_S1_MASK" data-ref="_M/GEN8_EU_DIS1_S1_MASK">GEN8_EU_DIS1_S1_MASK</dfn>		0xffff</u></td></tr>
<tr><th id="1923">1923</th><td><u>#define   <dfn class="macro" id="_M/GEN8_EU_DIS1_S2_SHIFT" data-ref="_M/GEN8_EU_DIS1_S2_SHIFT">GEN8_EU_DIS1_S2_SHIFT</dfn>		16</u></td></tr>
<tr><th id="1924">1924</th><td><u>#define   <dfn class="macro" id="_M/GEN8_EU_DIS1_S2_MASK" data-ref="_M/GEN8_EU_DIS1_S2_MASK">GEN8_EU_DIS1_S2_MASK</dfn>		(0xffff &lt;&lt; GEN8_EU_DIS1_S2_SHIFT)</u></td></tr>
<tr><th id="1925">1925</th><td></td></tr>
<tr><th id="1926">1926</th><td><u>#define <dfn class="macro" id="_M/GEN8_EU_DISABLE2" data-ref="_M/GEN8_EU_DISABLE2">GEN8_EU_DISABLE2</dfn>		0x913c</u></td></tr>
<tr><th id="1927">1927</th><td><u>#define   <dfn class="macro" id="_M/GEN8_EU_DIS2_S2_MASK" data-ref="_M/GEN8_EU_DIS2_S2_MASK">GEN8_EU_DIS2_S2_MASK</dfn>		0xff</u></td></tr>
<tr><th id="1928">1928</th><td></td></tr>
<tr><th id="1929">1929</th><td><u>#define <dfn class="macro" id="_M/GEN9_EU_DISABLE" data-ref="_M/GEN9_EU_DISABLE">GEN9_EU_DISABLE</dfn>(slice)		(0x9134 + (slice)*0x4)</u></td></tr>
<tr><th id="1930">1930</th><td></td></tr>
<tr><th id="1931">1931</th><td><u>#define <dfn class="macro" id="_M/GEN6_BSD_SLEEP_PSMI_CONTROL" data-ref="_M/GEN6_BSD_SLEEP_PSMI_CONTROL">GEN6_BSD_SLEEP_PSMI_CONTROL</dfn>	0x12050</u></td></tr>
<tr><th id="1932">1932</th><td><u>#define   <dfn class="macro" id="_M/GEN6_BSD_SLEEP_MSG_DISABLE" data-ref="_M/GEN6_BSD_SLEEP_MSG_DISABLE">GEN6_BSD_SLEEP_MSG_DISABLE</dfn>	(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1933">1933</th><td><u>#define   <dfn class="macro" id="_M/GEN6_BSD_SLEEP_FLUSH_DISABLE" data-ref="_M/GEN6_BSD_SLEEP_FLUSH_DISABLE">GEN6_BSD_SLEEP_FLUSH_DISABLE</dfn>	(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="1934">1934</th><td><u>#define   <dfn class="macro" id="_M/GEN6_BSD_SLEEP_INDICATOR" data-ref="_M/GEN6_BSD_SLEEP_INDICATOR">GEN6_BSD_SLEEP_INDICATOR</dfn>	(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="1935">1935</th><td><u>#define   <dfn class="macro" id="_M/GEN6_BSD_GO_INDICATOR" data-ref="_M/GEN6_BSD_GO_INDICATOR">GEN6_BSD_GO_INDICATOR</dfn>		(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="1936">1936</th><td></td></tr>
<tr><th id="1937">1937</th><td><i>/* On modern GEN architectures interrupt control consists of two sets</i></td></tr>
<tr><th id="1938">1938</th><td><i> * of registers. The first set pertains to the ring generating the</i></td></tr>
<tr><th id="1939">1939</th><td><i> * interrupt. The second control is for the functional block generating the</i></td></tr>
<tr><th id="1940">1940</th><td><i> * interrupt. These are PM, GT, DE, etc.</i></td></tr>
<tr><th id="1941">1941</th><td><i> *</i></td></tr>
<tr><th id="1942">1942</th><td><i> * Luckily *knocks on wood* all the ring interrupt bits match up with the</i></td></tr>
<tr><th id="1943">1943</th><td><i> * GT interrupt bits, so we don't need to duplicate the defines.</i></td></tr>
<tr><th id="1944">1944</th><td><i> *</i></td></tr>
<tr><th id="1945">1945</th><td><i> * These defines should cover us well from SNB-&gt;HSW with minor exceptions</i></td></tr>
<tr><th id="1946">1946</th><td><i> * it can also work on ILK.</i></td></tr>
<tr><th id="1947">1947</th><td><i> */</i></td></tr>
<tr><th id="1948">1948</th><td><u>#define <dfn class="macro" id="_M/GT_BLT_FLUSHDW_NOTIFY_INTERRUPT" data-ref="_M/GT_BLT_FLUSHDW_NOTIFY_INTERRUPT">GT_BLT_FLUSHDW_NOTIFY_INTERRUPT</dfn>		(1 &lt;&lt; 26)</u></td></tr>
<tr><th id="1949">1949</th><td><u>#define <dfn class="macro" id="_M/GT_BLT_CS_ERROR_INTERRUPT" data-ref="_M/GT_BLT_CS_ERROR_INTERRUPT">GT_BLT_CS_ERROR_INTERRUPT</dfn>		(1 &lt;&lt; 25)</u></td></tr>
<tr><th id="1950">1950</th><td><u>#define <dfn class="macro" id="_M/GT_BLT_USER_INTERRUPT" data-ref="_M/GT_BLT_USER_INTERRUPT">GT_BLT_USER_INTERRUPT</dfn>			(1 &lt;&lt; 22)</u></td></tr>
<tr><th id="1951">1951</th><td><u>#define <dfn class="macro" id="_M/GT_BSD_CS_ERROR_INTERRUPT" data-ref="_M/GT_BSD_CS_ERROR_INTERRUPT">GT_BSD_CS_ERROR_INTERRUPT</dfn>		(1 &lt;&lt; 15)</u></td></tr>
<tr><th id="1952">1952</th><td><u>#define <dfn class="macro" id="_M/GT_BSD_USER_INTERRUPT" data-ref="_M/GT_BSD_USER_INTERRUPT">GT_BSD_USER_INTERRUPT</dfn>			(1 &lt;&lt; 12)</u></td></tr>
<tr><th id="1953">1953</th><td><u>#define <dfn class="macro" id="_M/GT_RENDER_L3_PARITY_ERROR_INTERRUPT_S1" data-ref="_M/GT_RENDER_L3_PARITY_ERROR_INTERRUPT_S1">GT_RENDER_L3_PARITY_ERROR_INTERRUPT_S1</dfn>	(1 &lt;&lt; 11) /* hsw+; rsvd on snb, ivb, vlv */</u></td></tr>
<tr><th id="1954">1954</th><td><u>#define <dfn class="macro" id="_M/GT_CONTEXT_SWITCH_INTERRUPT" data-ref="_M/GT_CONTEXT_SWITCH_INTERRUPT">GT_CONTEXT_SWITCH_INTERRUPT</dfn>		(1 &lt;&lt;  8)</u></td></tr>
<tr><th id="1955">1955</th><td><u>#define <dfn class="macro" id="_M/GT_RENDER_L3_PARITY_ERROR_INTERRUPT" data-ref="_M/GT_RENDER_L3_PARITY_ERROR_INTERRUPT">GT_RENDER_L3_PARITY_ERROR_INTERRUPT</dfn>	(1 &lt;&lt;  5) /* !snb */</u></td></tr>
<tr><th id="1956">1956</th><td><u>#define <dfn class="macro" id="_M/GT_RENDER_PIPECTL_NOTIFY_INTERRUPT" data-ref="_M/GT_RENDER_PIPECTL_NOTIFY_INTERRUPT">GT_RENDER_PIPECTL_NOTIFY_INTERRUPT</dfn>	(1 &lt;&lt;  4)</u></td></tr>
<tr><th id="1957">1957</th><td><u>#define <dfn class="macro" id="_M/GT_RENDER_CS_MASTER_ERROR_INTERRUPT" data-ref="_M/GT_RENDER_CS_MASTER_ERROR_INTERRUPT">GT_RENDER_CS_MASTER_ERROR_INTERRUPT</dfn>	(1 &lt;&lt;  3)</u></td></tr>
<tr><th id="1958">1958</th><td><u>#define <dfn class="macro" id="_M/GT_RENDER_SYNC_STATUS_INTERRUPT" data-ref="_M/GT_RENDER_SYNC_STATUS_INTERRUPT">GT_RENDER_SYNC_STATUS_INTERRUPT</dfn>		(1 &lt;&lt;  2)</u></td></tr>
<tr><th id="1959">1959</th><td><u>#define <dfn class="macro" id="_M/GT_RENDER_DEBUG_INTERRUPT" data-ref="_M/GT_RENDER_DEBUG_INTERRUPT">GT_RENDER_DEBUG_INTERRUPT</dfn>		(1 &lt;&lt;  1)</u></td></tr>
<tr><th id="1960">1960</th><td><u>#define <dfn class="macro" id="_M/GT_RENDER_USER_INTERRUPT" data-ref="_M/GT_RENDER_USER_INTERRUPT">GT_RENDER_USER_INTERRUPT</dfn>		(1 &lt;&lt;  0)</u></td></tr>
<tr><th id="1961">1961</th><td></td></tr>
<tr><th id="1962">1962</th><td><u>#define <dfn class="macro" id="_M/PM_VEBOX_CS_ERROR_INTERRUPT" data-ref="_M/PM_VEBOX_CS_ERROR_INTERRUPT">PM_VEBOX_CS_ERROR_INTERRUPT</dfn>		(1 &lt;&lt; 12) /* hsw+ */</u></td></tr>
<tr><th id="1963">1963</th><td><u>#define <dfn class="macro" id="_M/PM_VEBOX_USER_INTERRUPT" data-ref="_M/PM_VEBOX_USER_INTERRUPT">PM_VEBOX_USER_INTERRUPT</dfn>			(1 &lt;&lt; 10) /* hsw+ */</u></td></tr>
<tr><th id="1964">1964</th><td></td></tr>
<tr><th id="1965">1965</th><td><u>#define <dfn class="macro" id="_M/GT_PARITY_ERROR" data-ref="_M/GT_PARITY_ERROR">GT_PARITY_ERROR</dfn>(dev) \</u></td></tr>
<tr><th id="1966">1966</th><td><u>	(GT_RENDER_L3_PARITY_ERROR_INTERRUPT | \</u></td></tr>
<tr><th id="1967">1967</th><td><u>	 (IS_HASWELL(dev) ? GT_RENDER_L3_PARITY_ERROR_INTERRUPT_S1 : 0))</u></td></tr>
<tr><th id="1968">1968</th><td></td></tr>
<tr><th id="1969">1969</th><td><i>/* These are all the "old" interrupts */</i></td></tr>
<tr><th id="1970">1970</th><td><u>#define <dfn class="macro" id="_M/ILK_BSD_USER_INTERRUPT" data-ref="_M/ILK_BSD_USER_INTERRUPT">ILK_BSD_USER_INTERRUPT</dfn>				(1&lt;&lt;5)</u></td></tr>
<tr><th id="1971">1971</th><td></td></tr>
<tr><th id="1972">1972</th><td><u>#define <dfn class="macro" id="_M/I915_PM_INTERRUPT" data-ref="_M/I915_PM_INTERRUPT">I915_PM_INTERRUPT</dfn>				(1&lt;&lt;31)</u></td></tr>
<tr><th id="1973">1973</th><td><u>#define <dfn class="macro" id="_M/I915_ISP_INTERRUPT" data-ref="_M/I915_ISP_INTERRUPT">I915_ISP_INTERRUPT</dfn>				(1&lt;&lt;22)</u></td></tr>
<tr><th id="1974">1974</th><td><u>#define <dfn class="macro" id="_M/I915_LPE_PIPE_B_INTERRUPT" data-ref="_M/I915_LPE_PIPE_B_INTERRUPT">I915_LPE_PIPE_B_INTERRUPT</dfn>			(1&lt;&lt;21)</u></td></tr>
<tr><th id="1975">1975</th><td><u>#define <dfn class="macro" id="_M/I915_LPE_PIPE_A_INTERRUPT" data-ref="_M/I915_LPE_PIPE_A_INTERRUPT">I915_LPE_PIPE_A_INTERRUPT</dfn>			(1&lt;&lt;20)</u></td></tr>
<tr><th id="1976">1976</th><td><u>#define <dfn class="macro" id="_M/I915_MIPIC_INTERRUPT" data-ref="_M/I915_MIPIC_INTERRUPT">I915_MIPIC_INTERRUPT</dfn>				(1&lt;&lt;19)</u></td></tr>
<tr><th id="1977">1977</th><td><u>#define <dfn class="macro" id="_M/I915_MIPIA_INTERRUPT" data-ref="_M/I915_MIPIA_INTERRUPT">I915_MIPIA_INTERRUPT</dfn>				(1&lt;&lt;18)</u></td></tr>
<tr><th id="1978">1978</th><td><u>#define <dfn class="macro" id="_M/I915_PIPE_CONTROL_NOTIFY_INTERRUPT" data-ref="_M/I915_PIPE_CONTROL_NOTIFY_INTERRUPT">I915_PIPE_CONTROL_NOTIFY_INTERRUPT</dfn>		(1&lt;&lt;18)</u></td></tr>
<tr><th id="1979">1979</th><td><u>#define <dfn class="macro" id="_M/I915_DISPLAY_PORT_INTERRUPT" data-ref="_M/I915_DISPLAY_PORT_INTERRUPT">I915_DISPLAY_PORT_INTERRUPT</dfn>			(1&lt;&lt;17)</u></td></tr>
<tr><th id="1980">1980</th><td><u>#define <dfn class="macro" id="_M/I915_DISPLAY_PIPE_C_HBLANK_INTERRUPT" data-ref="_M/I915_DISPLAY_PIPE_C_HBLANK_INTERRUPT">I915_DISPLAY_PIPE_C_HBLANK_INTERRUPT</dfn>		(1&lt;&lt;16)</u></td></tr>
<tr><th id="1981">1981</th><td><u>#define <dfn class="macro" id="_M/I915_MASTER_ERROR_INTERRUPT" data-ref="_M/I915_MASTER_ERROR_INTERRUPT">I915_MASTER_ERROR_INTERRUPT</dfn>			(1&lt;&lt;15)</u></td></tr>
<tr><th id="1982">1982</th><td><u>#define <dfn class="macro" id="_M/I915_RENDER_COMMAND_PARSER_ERROR_INTERRUPT" data-ref="_M/I915_RENDER_COMMAND_PARSER_ERROR_INTERRUPT">I915_RENDER_COMMAND_PARSER_ERROR_INTERRUPT</dfn>	(1&lt;&lt;15)</u></td></tr>
<tr><th id="1983">1983</th><td><u>#define <dfn class="macro" id="_M/I915_DISPLAY_PIPE_B_HBLANK_INTERRUPT" data-ref="_M/I915_DISPLAY_PIPE_B_HBLANK_INTERRUPT">I915_DISPLAY_PIPE_B_HBLANK_INTERRUPT</dfn>		(1&lt;&lt;14)</u></td></tr>
<tr><th id="1984">1984</th><td><u>#define <dfn class="macro" id="_M/I915_GMCH_THERMAL_SENSOR_EVENT_INTERRUPT" data-ref="_M/I915_GMCH_THERMAL_SENSOR_EVENT_INTERRUPT">I915_GMCH_THERMAL_SENSOR_EVENT_INTERRUPT</dfn>	(1&lt;&lt;14) /* p-state */</u></td></tr>
<tr><th id="1985">1985</th><td><u>#define <dfn class="macro" id="_M/I915_DISPLAY_PIPE_A_HBLANK_INTERRUPT" data-ref="_M/I915_DISPLAY_PIPE_A_HBLANK_INTERRUPT">I915_DISPLAY_PIPE_A_HBLANK_INTERRUPT</dfn>		(1&lt;&lt;13)</u></td></tr>
<tr><th id="1986">1986</th><td><u>#define <dfn class="macro" id="_M/I915_HWB_OOM_INTERRUPT" data-ref="_M/I915_HWB_OOM_INTERRUPT">I915_HWB_OOM_INTERRUPT</dfn>				(1&lt;&lt;13)</u></td></tr>
<tr><th id="1987">1987</th><td><u>#define <dfn class="macro" id="_M/I915_LPE_PIPE_C_INTERRUPT" data-ref="_M/I915_LPE_PIPE_C_INTERRUPT">I915_LPE_PIPE_C_INTERRUPT</dfn>			(1&lt;&lt;12)</u></td></tr>
<tr><th id="1988">1988</th><td><u>#define <dfn class="macro" id="_M/I915_SYNC_STATUS_INTERRUPT" data-ref="_M/I915_SYNC_STATUS_INTERRUPT">I915_SYNC_STATUS_INTERRUPT</dfn>			(1&lt;&lt;12)</u></td></tr>
<tr><th id="1989">1989</th><td><u>#define <dfn class="macro" id="_M/I915_MISC_INTERRUPT" data-ref="_M/I915_MISC_INTERRUPT">I915_MISC_INTERRUPT</dfn>				(1&lt;&lt;11)</u></td></tr>
<tr><th id="1990">1990</th><td><u>#define <dfn class="macro" id="_M/I915_DISPLAY_PLANE_A_FLIP_PENDING_INTERRUPT" data-ref="_M/I915_DISPLAY_PLANE_A_FLIP_PENDING_INTERRUPT">I915_DISPLAY_PLANE_A_FLIP_PENDING_INTERRUPT</dfn>	(1&lt;&lt;11)</u></td></tr>
<tr><th id="1991">1991</th><td><u>#define <dfn class="macro" id="_M/I915_DISPLAY_PIPE_C_VBLANK_INTERRUPT" data-ref="_M/I915_DISPLAY_PIPE_C_VBLANK_INTERRUPT">I915_DISPLAY_PIPE_C_VBLANK_INTERRUPT</dfn>		(1&lt;&lt;10)</u></td></tr>
<tr><th id="1992">1992</th><td><u>#define <dfn class="macro" id="_M/I915_DISPLAY_PLANE_B_FLIP_PENDING_INTERRUPT" data-ref="_M/I915_DISPLAY_PLANE_B_FLIP_PENDING_INTERRUPT">I915_DISPLAY_PLANE_B_FLIP_PENDING_INTERRUPT</dfn>	(1&lt;&lt;10)</u></td></tr>
<tr><th id="1993">1993</th><td><u>#define <dfn class="macro" id="_M/I915_DISPLAY_PIPE_C_EVENT_INTERRUPT" data-ref="_M/I915_DISPLAY_PIPE_C_EVENT_INTERRUPT">I915_DISPLAY_PIPE_C_EVENT_INTERRUPT</dfn>		(1&lt;&lt;9)</u></td></tr>
<tr><th id="1994">1994</th><td><u>#define <dfn class="macro" id="_M/I915_OVERLAY_PLANE_FLIP_PENDING_INTERRUPT" data-ref="_M/I915_OVERLAY_PLANE_FLIP_PENDING_INTERRUPT">I915_OVERLAY_PLANE_FLIP_PENDING_INTERRUPT</dfn>	(1&lt;&lt;9)</u></td></tr>
<tr><th id="1995">1995</th><td><u>#define <dfn class="macro" id="_M/I915_DISPLAY_PIPE_C_DPBM_INTERRUPT" data-ref="_M/I915_DISPLAY_PIPE_C_DPBM_INTERRUPT">I915_DISPLAY_PIPE_C_DPBM_INTERRUPT</dfn>		(1&lt;&lt;8)</u></td></tr>
<tr><th id="1996">1996</th><td><u>#define <dfn class="macro" id="_M/I915_DISPLAY_PLANE_C_FLIP_PENDING_INTERRUPT" data-ref="_M/I915_DISPLAY_PLANE_C_FLIP_PENDING_INTERRUPT">I915_DISPLAY_PLANE_C_FLIP_PENDING_INTERRUPT</dfn>	(1&lt;&lt;8)</u></td></tr>
<tr><th id="1997">1997</th><td><u>#define <dfn class="macro" id="_M/I915_DISPLAY_PIPE_A_VBLANK_INTERRUPT" data-ref="_M/I915_DISPLAY_PIPE_A_VBLANK_INTERRUPT">I915_DISPLAY_PIPE_A_VBLANK_INTERRUPT</dfn>		(1&lt;&lt;7)</u></td></tr>
<tr><th id="1998">1998</th><td><u>#define <dfn class="macro" id="_M/I915_DISPLAY_PIPE_A_EVENT_INTERRUPT" data-ref="_M/I915_DISPLAY_PIPE_A_EVENT_INTERRUPT">I915_DISPLAY_PIPE_A_EVENT_INTERRUPT</dfn>		(1&lt;&lt;6)</u></td></tr>
<tr><th id="1999">1999</th><td><u>#define <dfn class="macro" id="_M/I915_DISPLAY_PIPE_B_VBLANK_INTERRUPT" data-ref="_M/I915_DISPLAY_PIPE_B_VBLANK_INTERRUPT">I915_DISPLAY_PIPE_B_VBLANK_INTERRUPT</dfn>		(1&lt;&lt;5)</u></td></tr>
<tr><th id="2000">2000</th><td><u>#define <dfn class="macro" id="_M/I915_DISPLAY_PIPE_B_EVENT_INTERRUPT" data-ref="_M/I915_DISPLAY_PIPE_B_EVENT_INTERRUPT">I915_DISPLAY_PIPE_B_EVENT_INTERRUPT</dfn>		(1&lt;&lt;4)</u></td></tr>
<tr><th id="2001">2001</th><td><u>#define <dfn class="macro" id="_M/I915_DISPLAY_PIPE_A_DPBM_INTERRUPT" data-ref="_M/I915_DISPLAY_PIPE_A_DPBM_INTERRUPT">I915_DISPLAY_PIPE_A_DPBM_INTERRUPT</dfn>		(1&lt;&lt;3)</u></td></tr>
<tr><th id="2002">2002</th><td><u>#define <dfn class="macro" id="_M/I915_DISPLAY_PIPE_B_DPBM_INTERRUPT" data-ref="_M/I915_DISPLAY_PIPE_B_DPBM_INTERRUPT">I915_DISPLAY_PIPE_B_DPBM_INTERRUPT</dfn>		(1&lt;&lt;2)</u></td></tr>
<tr><th id="2003">2003</th><td><u>#define <dfn class="macro" id="_M/I915_DEBUG_INTERRUPT" data-ref="_M/I915_DEBUG_INTERRUPT">I915_DEBUG_INTERRUPT</dfn>				(1&lt;&lt;2)</u></td></tr>
<tr><th id="2004">2004</th><td><u>#define <dfn class="macro" id="_M/I915_WINVALID_INTERRUPT" data-ref="_M/I915_WINVALID_INTERRUPT">I915_WINVALID_INTERRUPT</dfn>				(1&lt;&lt;1)</u></td></tr>
<tr><th id="2005">2005</th><td><u>#define <dfn class="macro" id="_M/I915_USER_INTERRUPT" data-ref="_M/I915_USER_INTERRUPT">I915_USER_INTERRUPT</dfn>				(1&lt;&lt;1)</u></td></tr>
<tr><th id="2006">2006</th><td><u>#define <dfn class="macro" id="_M/I915_ASLE_INTERRUPT" data-ref="_M/I915_ASLE_INTERRUPT">I915_ASLE_INTERRUPT</dfn>				(1&lt;&lt;0)</u></td></tr>
<tr><th id="2007">2007</th><td><u>#define <dfn class="macro" id="_M/I915_BSD_USER_INTERRUPT" data-ref="_M/I915_BSD_USER_INTERRUPT">I915_BSD_USER_INTERRUPT</dfn>				(1&lt;&lt;25)</u></td></tr>
<tr><th id="2008">2008</th><td></td></tr>
<tr><th id="2009">2009</th><td><u>#define <dfn class="macro" id="_M/GEN6_BSD_RNCID" data-ref="_M/GEN6_BSD_RNCID">GEN6_BSD_RNCID</dfn>			0x12198</u></td></tr>
<tr><th id="2010">2010</th><td></td></tr>
<tr><th id="2011">2011</th><td><u>#define <dfn class="macro" id="_M/GEN7_FF_THREAD_MODE" data-ref="_M/GEN7_FF_THREAD_MODE">GEN7_FF_THREAD_MODE</dfn>		0x20a0</u></td></tr>
<tr><th id="2012">2012</th><td><u>#define   <dfn class="macro" id="_M/GEN7_FF_SCHED_MASK" data-ref="_M/GEN7_FF_SCHED_MASK">GEN7_FF_SCHED_MASK</dfn>		0x0077070</u></td></tr>
<tr><th id="2013">2013</th><td><u>#define   <dfn class="macro" id="_M/GEN8_FF_DS_REF_CNT_FFME" data-ref="_M/GEN8_FF_DS_REF_CNT_FFME">GEN8_FF_DS_REF_CNT_FFME</dfn>	(1 &lt;&lt; 19)</u></td></tr>
<tr><th id="2014">2014</th><td><u>#define   <dfn class="macro" id="_M/GEN7_FF_TS_SCHED_HS1" data-ref="_M/GEN7_FF_TS_SCHED_HS1">GEN7_FF_TS_SCHED_HS1</dfn>		(0x5&lt;&lt;16)</u></td></tr>
<tr><th id="2015">2015</th><td><u>#define   <dfn class="macro" id="_M/GEN7_FF_TS_SCHED_HS0" data-ref="_M/GEN7_FF_TS_SCHED_HS0">GEN7_FF_TS_SCHED_HS0</dfn>		(0x3&lt;&lt;16)</u></td></tr>
<tr><th id="2016">2016</th><td><u>#define   <dfn class="macro" id="_M/GEN7_FF_TS_SCHED_LOAD_BALANCE" data-ref="_M/GEN7_FF_TS_SCHED_LOAD_BALANCE">GEN7_FF_TS_SCHED_LOAD_BALANCE</dfn>	(0x1&lt;&lt;16)</u></td></tr>
<tr><th id="2017">2017</th><td><u>#define   <dfn class="macro" id="_M/GEN7_FF_TS_SCHED_HW" data-ref="_M/GEN7_FF_TS_SCHED_HW">GEN7_FF_TS_SCHED_HW</dfn>		(0x0&lt;&lt;16) /* Default */</u></td></tr>
<tr><th id="2018">2018</th><td><u>#define   <dfn class="macro" id="_M/GEN7_FF_VS_REF_CNT_FFME" data-ref="_M/GEN7_FF_VS_REF_CNT_FFME">GEN7_FF_VS_REF_CNT_FFME</dfn>	(1 &lt;&lt; 15)</u></td></tr>
<tr><th id="2019">2019</th><td><u>#define   <dfn class="macro" id="_M/GEN7_FF_VS_SCHED_HS1" data-ref="_M/GEN7_FF_VS_SCHED_HS1">GEN7_FF_VS_SCHED_HS1</dfn>		(0x5&lt;&lt;12)</u></td></tr>
<tr><th id="2020">2020</th><td><u>#define   <dfn class="macro" id="_M/GEN7_FF_VS_SCHED_HS0" data-ref="_M/GEN7_FF_VS_SCHED_HS0">GEN7_FF_VS_SCHED_HS0</dfn>		(0x3&lt;&lt;12)</u></td></tr>
<tr><th id="2021">2021</th><td><u>#define   <dfn class="macro" id="_M/GEN7_FF_VS_SCHED_LOAD_BALANCE" data-ref="_M/GEN7_FF_VS_SCHED_LOAD_BALANCE">GEN7_FF_VS_SCHED_LOAD_BALANCE</dfn>	(0x1&lt;&lt;12) /* Default */</u></td></tr>
<tr><th id="2022">2022</th><td><u>#define   <dfn class="macro" id="_M/GEN7_FF_VS_SCHED_HW" data-ref="_M/GEN7_FF_VS_SCHED_HW">GEN7_FF_VS_SCHED_HW</dfn>		(0x0&lt;&lt;12)</u></td></tr>
<tr><th id="2023">2023</th><td><u>#define   <dfn class="macro" id="_M/GEN7_FF_DS_SCHED_HS1" data-ref="_M/GEN7_FF_DS_SCHED_HS1">GEN7_FF_DS_SCHED_HS1</dfn>		(0x5&lt;&lt;4)</u></td></tr>
<tr><th id="2024">2024</th><td><u>#define   <dfn class="macro" id="_M/GEN7_FF_DS_SCHED_HS0" data-ref="_M/GEN7_FF_DS_SCHED_HS0">GEN7_FF_DS_SCHED_HS0</dfn>		(0x3&lt;&lt;4)</u></td></tr>
<tr><th id="2025">2025</th><td><u>#define   <dfn class="macro" id="_M/GEN7_FF_DS_SCHED_LOAD_BALANCE" data-ref="_M/GEN7_FF_DS_SCHED_LOAD_BALANCE">GEN7_FF_DS_SCHED_LOAD_BALANCE</dfn>	(0x1&lt;&lt;4)  /* Default */</u></td></tr>
<tr><th id="2026">2026</th><td><u>#define   <dfn class="macro" id="_M/GEN7_FF_DS_SCHED_HW" data-ref="_M/GEN7_FF_DS_SCHED_HW">GEN7_FF_DS_SCHED_HW</dfn>		(0x0&lt;&lt;4)</u></td></tr>
<tr><th id="2027">2027</th><td></td></tr>
<tr><th id="2028">2028</th><td><i>/*</i></td></tr>
<tr><th id="2029">2029</th><td><i> * Framebuffer compression (915+ only)</i></td></tr>
<tr><th id="2030">2030</th><td><i> */</i></td></tr>
<tr><th id="2031">2031</th><td></td></tr>
<tr><th id="2032">2032</th><td><u>#define <dfn class="macro" id="_M/FBC_CFB_BASE" data-ref="_M/FBC_CFB_BASE">FBC_CFB_BASE</dfn>		0x03200 /* 4k page aligned */</u></td></tr>
<tr><th id="2033">2033</th><td><u>#define <dfn class="macro" id="_M/FBC_LL_BASE" data-ref="_M/FBC_LL_BASE">FBC_LL_BASE</dfn>		0x03204 /* 4k page aligned */</u></td></tr>
<tr><th id="2034">2034</th><td><u>#define <dfn class="macro" id="_M/FBC_CONTROL" data-ref="_M/FBC_CONTROL">FBC_CONTROL</dfn>		0x03208</u></td></tr>
<tr><th id="2035">2035</th><td><u>#define   <dfn class="macro" id="_M/FBC_CTL_EN" data-ref="_M/FBC_CTL_EN">FBC_CTL_EN</dfn>		(1&lt;&lt;31)</u></td></tr>
<tr><th id="2036">2036</th><td><u>#define   <dfn class="macro" id="_M/FBC_CTL_PERIODIC" data-ref="_M/FBC_CTL_PERIODIC">FBC_CTL_PERIODIC</dfn>	(1&lt;&lt;30)</u></td></tr>
<tr><th id="2037">2037</th><td><u>#define   <dfn class="macro" id="_M/FBC_CTL_INTERVAL_SHIFT" data-ref="_M/FBC_CTL_INTERVAL_SHIFT">FBC_CTL_INTERVAL_SHIFT</dfn> (16)</u></td></tr>
<tr><th id="2038">2038</th><td><u>#define   <dfn class="macro" id="_M/FBC_CTL_UNCOMPRESSIBLE" data-ref="_M/FBC_CTL_UNCOMPRESSIBLE">FBC_CTL_UNCOMPRESSIBLE</dfn> (1&lt;&lt;14)</u></td></tr>
<tr><th id="2039">2039</th><td><u>#define   <dfn class="macro" id="_M/FBC_CTL_C3_IDLE" data-ref="_M/FBC_CTL_C3_IDLE">FBC_CTL_C3_IDLE</dfn>	(1&lt;&lt;13)</u></td></tr>
<tr><th id="2040">2040</th><td><u>#define   <dfn class="macro" id="_M/FBC_CTL_STRIDE_SHIFT" data-ref="_M/FBC_CTL_STRIDE_SHIFT">FBC_CTL_STRIDE_SHIFT</dfn>	(5)</u></td></tr>
<tr><th id="2041">2041</th><td><u>#define   <dfn class="macro" id="_M/FBC_CTL_FENCENO_SHIFT" data-ref="_M/FBC_CTL_FENCENO_SHIFT">FBC_CTL_FENCENO_SHIFT</dfn>	(0)</u></td></tr>
<tr><th id="2042">2042</th><td><u>#define <dfn class="macro" id="_M/FBC_COMMAND" data-ref="_M/FBC_COMMAND">FBC_COMMAND</dfn>		0x0320c</u></td></tr>
<tr><th id="2043">2043</th><td><u>#define   <dfn class="macro" id="_M/FBC_CMD_COMPRESS" data-ref="_M/FBC_CMD_COMPRESS">FBC_CMD_COMPRESS</dfn>	(1&lt;&lt;0)</u></td></tr>
<tr><th id="2044">2044</th><td><u>#define <dfn class="macro" id="_M/FBC_STATUS" data-ref="_M/FBC_STATUS">FBC_STATUS</dfn>		0x03210</u></td></tr>
<tr><th id="2045">2045</th><td><u>#define   <dfn class="macro" id="_M/FBC_STAT_COMPRESSING" data-ref="_M/FBC_STAT_COMPRESSING">FBC_STAT_COMPRESSING</dfn>	(1&lt;&lt;31)</u></td></tr>
<tr><th id="2046">2046</th><td><u>#define   <dfn class="macro" id="_M/FBC_STAT_COMPRESSED" data-ref="_M/FBC_STAT_COMPRESSED">FBC_STAT_COMPRESSED</dfn>	(1&lt;&lt;30)</u></td></tr>
<tr><th id="2047">2047</th><td><u>#define   <dfn class="macro" id="_M/FBC_STAT_MODIFIED" data-ref="_M/FBC_STAT_MODIFIED">FBC_STAT_MODIFIED</dfn>	(1&lt;&lt;29)</u></td></tr>
<tr><th id="2048">2048</th><td><u>#define   <dfn class="macro" id="_M/FBC_STAT_CURRENT_LINE_SHIFT" data-ref="_M/FBC_STAT_CURRENT_LINE_SHIFT">FBC_STAT_CURRENT_LINE_SHIFT</dfn>	(0)</u></td></tr>
<tr><th id="2049">2049</th><td><u>#define <dfn class="macro" id="_M/FBC_CONTROL2" data-ref="_M/FBC_CONTROL2">FBC_CONTROL2</dfn>		0x03214</u></td></tr>
<tr><th id="2050">2050</th><td><u>#define   <dfn class="macro" id="_M/FBC_CTL_FENCE_DBL" data-ref="_M/FBC_CTL_FENCE_DBL">FBC_CTL_FENCE_DBL</dfn>	(0&lt;&lt;4)</u></td></tr>
<tr><th id="2051">2051</th><td><u>#define   <dfn class="macro" id="_M/FBC_CTL_IDLE_IMM" data-ref="_M/FBC_CTL_IDLE_IMM">FBC_CTL_IDLE_IMM</dfn>	(0&lt;&lt;2)</u></td></tr>
<tr><th id="2052">2052</th><td><u>#define   <dfn class="macro" id="_M/FBC_CTL_IDLE_FULL" data-ref="_M/FBC_CTL_IDLE_FULL">FBC_CTL_IDLE_FULL</dfn>	(1&lt;&lt;2)</u></td></tr>
<tr><th id="2053">2053</th><td><u>#define   <dfn class="macro" id="_M/FBC_CTL_IDLE_LINE" data-ref="_M/FBC_CTL_IDLE_LINE">FBC_CTL_IDLE_LINE</dfn>	(2&lt;&lt;2)</u></td></tr>
<tr><th id="2054">2054</th><td><u>#define   <dfn class="macro" id="_M/FBC_CTL_IDLE_DEBUG" data-ref="_M/FBC_CTL_IDLE_DEBUG">FBC_CTL_IDLE_DEBUG</dfn>	(3&lt;&lt;2)</u></td></tr>
<tr><th id="2055">2055</th><td><u>#define   <dfn class="macro" id="_M/FBC_CTL_CPU_FENCE" data-ref="_M/FBC_CTL_CPU_FENCE">FBC_CTL_CPU_FENCE</dfn>	(1&lt;&lt;1)</u></td></tr>
<tr><th id="2056">2056</th><td><u>#define   <dfn class="macro" id="_M/FBC_CTL_PLANE" data-ref="_M/FBC_CTL_PLANE">FBC_CTL_PLANE</dfn>(plane)	((plane)&lt;&lt;0)</u></td></tr>
<tr><th id="2057">2057</th><td><u>#define <dfn class="macro" id="_M/FBC_FENCE_OFF" data-ref="_M/FBC_FENCE_OFF">FBC_FENCE_OFF</dfn>		0x03218 /* BSpec typo has 321Bh */</u></td></tr>
<tr><th id="2058">2058</th><td><u>#define <dfn class="macro" id="_M/FBC_TAG" data-ref="_M/FBC_TAG">FBC_TAG</dfn>(i)		(0x03300 + (i) * 4)</u></td></tr>
<tr><th id="2059">2059</th><td></td></tr>
<tr><th id="2060">2060</th><td><u>#define <dfn class="macro" id="_M/FBC_STATUS2" data-ref="_M/FBC_STATUS2">FBC_STATUS2</dfn>		0x43214</u></td></tr>
<tr><th id="2061">2061</th><td><u>#define  <dfn class="macro" id="_M/FBC_COMPRESSION_MASK" data-ref="_M/FBC_COMPRESSION_MASK">FBC_COMPRESSION_MASK</dfn>	0x7ff</u></td></tr>
<tr><th id="2062">2062</th><td></td></tr>
<tr><th id="2063">2063</th><td><u>#define <dfn class="macro" id="_M/FBC_LL_SIZE" data-ref="_M/FBC_LL_SIZE">FBC_LL_SIZE</dfn>		(1536)</u></td></tr>
<tr><th id="2064">2064</th><td></td></tr>
<tr><th id="2065">2065</th><td><i>/* Framebuffer compression for GM45+ */</i></td></tr>
<tr><th id="2066">2066</th><td><u>#define <dfn class="macro" id="_M/DPFC_CB_BASE" data-ref="_M/DPFC_CB_BASE">DPFC_CB_BASE</dfn>		0x3200</u></td></tr>
<tr><th id="2067">2067</th><td><u>#define <dfn class="macro" id="_M/DPFC_CONTROL" data-ref="_M/DPFC_CONTROL">DPFC_CONTROL</dfn>		0x3208</u></td></tr>
<tr><th id="2068">2068</th><td><u>#define   <dfn class="macro" id="_M/DPFC_CTL_EN" data-ref="_M/DPFC_CTL_EN">DPFC_CTL_EN</dfn>		(1&lt;&lt;31)</u></td></tr>
<tr><th id="2069">2069</th><td><u>#define   <dfn class="macro" id="_M/DPFC_CTL_PLANE" data-ref="_M/DPFC_CTL_PLANE">DPFC_CTL_PLANE</dfn>(plane)	((plane)&lt;&lt;30)</u></td></tr>
<tr><th id="2070">2070</th><td><u>#define   <dfn class="macro" id="_M/IVB_DPFC_CTL_PLANE" data-ref="_M/IVB_DPFC_CTL_PLANE">IVB_DPFC_CTL_PLANE</dfn>(plane)	((plane)&lt;&lt;29)</u></td></tr>
<tr><th id="2071">2071</th><td><u>#define   <dfn class="macro" id="_M/DPFC_CTL_FENCE_EN" data-ref="_M/DPFC_CTL_FENCE_EN">DPFC_CTL_FENCE_EN</dfn>	(1&lt;&lt;29)</u></td></tr>
<tr><th id="2072">2072</th><td><u>#define   <dfn class="macro" id="_M/IVB_DPFC_CTL_FENCE_EN" data-ref="_M/IVB_DPFC_CTL_FENCE_EN">IVB_DPFC_CTL_FENCE_EN</dfn>	(1&lt;&lt;28)</u></td></tr>
<tr><th id="2073">2073</th><td><u>#define   <dfn class="macro" id="_M/DPFC_CTL_PERSISTENT_MODE" data-ref="_M/DPFC_CTL_PERSISTENT_MODE">DPFC_CTL_PERSISTENT_MODE</dfn>	(1&lt;&lt;25)</u></td></tr>
<tr><th id="2074">2074</th><td><u>#define   <dfn class="macro" id="_M/DPFC_SR_EN" data-ref="_M/DPFC_SR_EN">DPFC_SR_EN</dfn>		(1&lt;&lt;10)</u></td></tr>
<tr><th id="2075">2075</th><td><u>#define   <dfn class="macro" id="_M/DPFC_CTL_LIMIT_1X" data-ref="_M/DPFC_CTL_LIMIT_1X">DPFC_CTL_LIMIT_1X</dfn>	(0&lt;&lt;6)</u></td></tr>
<tr><th id="2076">2076</th><td><u>#define   <dfn class="macro" id="_M/DPFC_CTL_LIMIT_2X" data-ref="_M/DPFC_CTL_LIMIT_2X">DPFC_CTL_LIMIT_2X</dfn>	(1&lt;&lt;6)</u></td></tr>
<tr><th id="2077">2077</th><td><u>#define   <dfn class="macro" id="_M/DPFC_CTL_LIMIT_4X" data-ref="_M/DPFC_CTL_LIMIT_4X">DPFC_CTL_LIMIT_4X</dfn>	(2&lt;&lt;6)</u></td></tr>
<tr><th id="2078">2078</th><td><u>#define <dfn class="macro" id="_M/DPFC_RECOMP_CTL" data-ref="_M/DPFC_RECOMP_CTL">DPFC_RECOMP_CTL</dfn>		0x320c</u></td></tr>
<tr><th id="2079">2079</th><td><u>#define   <dfn class="macro" id="_M/DPFC_RECOMP_STALL_EN" data-ref="_M/DPFC_RECOMP_STALL_EN">DPFC_RECOMP_STALL_EN</dfn>	(1&lt;&lt;27)</u></td></tr>
<tr><th id="2080">2080</th><td><u>#define   <dfn class="macro" id="_M/DPFC_RECOMP_STALL_WM_SHIFT" data-ref="_M/DPFC_RECOMP_STALL_WM_SHIFT">DPFC_RECOMP_STALL_WM_SHIFT</dfn> (16)</u></td></tr>
<tr><th id="2081">2081</th><td><u>#define   <dfn class="macro" id="_M/DPFC_RECOMP_STALL_WM_MASK" data-ref="_M/DPFC_RECOMP_STALL_WM_MASK">DPFC_RECOMP_STALL_WM_MASK</dfn> (0x07ff0000)</u></td></tr>
<tr><th id="2082">2082</th><td><u>#define   <dfn class="macro" id="_M/DPFC_RECOMP_TIMER_COUNT_SHIFT" data-ref="_M/DPFC_RECOMP_TIMER_COUNT_SHIFT">DPFC_RECOMP_TIMER_COUNT_SHIFT</dfn> (0)</u></td></tr>
<tr><th id="2083">2083</th><td><u>#define   <dfn class="macro" id="_M/DPFC_RECOMP_TIMER_COUNT_MASK" data-ref="_M/DPFC_RECOMP_TIMER_COUNT_MASK">DPFC_RECOMP_TIMER_COUNT_MASK</dfn> (0x0000003f)</u></td></tr>
<tr><th id="2084">2084</th><td><u>#define <dfn class="macro" id="_M/DPFC_STATUS" data-ref="_M/DPFC_STATUS">DPFC_STATUS</dfn>		0x3210</u></td></tr>
<tr><th id="2085">2085</th><td><u>#define   <dfn class="macro" id="_M/DPFC_INVAL_SEG_SHIFT" data-ref="_M/DPFC_INVAL_SEG_SHIFT">DPFC_INVAL_SEG_SHIFT</dfn>  (16)</u></td></tr>
<tr><th id="2086">2086</th><td><u>#define   <dfn class="macro" id="_M/DPFC_INVAL_SEG_MASK" data-ref="_M/DPFC_INVAL_SEG_MASK">DPFC_INVAL_SEG_MASK</dfn>	(0x07ff0000)</u></td></tr>
<tr><th id="2087">2087</th><td><u>#define   <dfn class="macro" id="_M/DPFC_COMP_SEG_SHIFT" data-ref="_M/DPFC_COMP_SEG_SHIFT">DPFC_COMP_SEG_SHIFT</dfn>	(0)</u></td></tr>
<tr><th id="2088">2088</th><td><u>#define   <dfn class="macro" id="_M/DPFC_COMP_SEG_MASK" data-ref="_M/DPFC_COMP_SEG_MASK">DPFC_COMP_SEG_MASK</dfn>	(0x000003ff)</u></td></tr>
<tr><th id="2089">2089</th><td><u>#define <dfn class="macro" id="_M/DPFC_STATUS2" data-ref="_M/DPFC_STATUS2">DPFC_STATUS2</dfn>		0x3214</u></td></tr>
<tr><th id="2090">2090</th><td><u>#define <dfn class="macro" id="_M/DPFC_FENCE_YOFF" data-ref="_M/DPFC_FENCE_YOFF">DPFC_FENCE_YOFF</dfn>		0x3218</u></td></tr>
<tr><th id="2091">2091</th><td><u>#define <dfn class="macro" id="_M/DPFC_CHICKEN" data-ref="_M/DPFC_CHICKEN">DPFC_CHICKEN</dfn>		0x3224</u></td></tr>
<tr><th id="2092">2092</th><td><u>#define   <dfn class="macro" id="_M/DPFC_HT_MODIFY" data-ref="_M/DPFC_HT_MODIFY">DPFC_HT_MODIFY</dfn>	(1&lt;&lt;31)</u></td></tr>
<tr><th id="2093">2093</th><td></td></tr>
<tr><th id="2094">2094</th><td><i>/* Framebuffer compression for Ironlake */</i></td></tr>
<tr><th id="2095">2095</th><td><u>#define <dfn class="macro" id="_M/ILK_DPFC_CB_BASE" data-ref="_M/ILK_DPFC_CB_BASE">ILK_DPFC_CB_BASE</dfn>	0x43200</u></td></tr>
<tr><th id="2096">2096</th><td><u>#define <dfn class="macro" id="_M/ILK_DPFC_CONTROL" data-ref="_M/ILK_DPFC_CONTROL">ILK_DPFC_CONTROL</dfn>	0x43208</u></td></tr>
<tr><th id="2097">2097</th><td><u>#define   <dfn class="macro" id="_M/FBC_CTL_FALSE_COLOR" data-ref="_M/FBC_CTL_FALSE_COLOR">FBC_CTL_FALSE_COLOR</dfn>	(1&lt;&lt;10)</u></td></tr>
<tr><th id="2098">2098</th><td><i>/* The bit 28-8 is reserved */</i></td></tr>
<tr><th id="2099">2099</th><td><u>#define   <dfn class="macro" id="_M/DPFC_RESERVED" data-ref="_M/DPFC_RESERVED">DPFC_RESERVED</dfn>		(0x1FFFFF00)</u></td></tr>
<tr><th id="2100">2100</th><td><u>#define <dfn class="macro" id="_M/ILK_DPFC_RECOMP_CTL" data-ref="_M/ILK_DPFC_RECOMP_CTL">ILK_DPFC_RECOMP_CTL</dfn>	0x4320c</u></td></tr>
<tr><th id="2101">2101</th><td><u>#define <dfn class="macro" id="_M/ILK_DPFC_STATUS" data-ref="_M/ILK_DPFC_STATUS">ILK_DPFC_STATUS</dfn>		0x43210</u></td></tr>
<tr><th id="2102">2102</th><td><u>#define <dfn class="macro" id="_M/ILK_DPFC_FENCE_YOFF" data-ref="_M/ILK_DPFC_FENCE_YOFF">ILK_DPFC_FENCE_YOFF</dfn>	0x43218</u></td></tr>
<tr><th id="2103">2103</th><td><u>#define <dfn class="macro" id="_M/ILK_DPFC_CHICKEN" data-ref="_M/ILK_DPFC_CHICKEN">ILK_DPFC_CHICKEN</dfn>	0x43224</u></td></tr>
<tr><th id="2104">2104</th><td><u>#define <dfn class="macro" id="_M/ILK_FBC_RT_BASE" data-ref="_M/ILK_FBC_RT_BASE">ILK_FBC_RT_BASE</dfn>		0x2128</u></td></tr>
<tr><th id="2105">2105</th><td><u>#define   <dfn class="macro" id="_M/ILK_FBC_RT_VALID" data-ref="_M/ILK_FBC_RT_VALID">ILK_FBC_RT_VALID</dfn>	(1&lt;&lt;0)</u></td></tr>
<tr><th id="2106">2106</th><td><u>#define   <dfn class="macro" id="_M/SNB_FBC_FRONT_BUFFER" data-ref="_M/SNB_FBC_FRONT_BUFFER">SNB_FBC_FRONT_BUFFER</dfn>	(1&lt;&lt;1)</u></td></tr>
<tr><th id="2107">2107</th><td></td></tr>
<tr><th id="2108">2108</th><td><u>#define <dfn class="macro" id="_M/ILK_DISPLAY_CHICKEN1" data-ref="_M/ILK_DISPLAY_CHICKEN1">ILK_DISPLAY_CHICKEN1</dfn>	0x42000</u></td></tr>
<tr><th id="2109">2109</th><td><u>#define   <dfn class="macro" id="_M/ILK_FBCQ_DIS" data-ref="_M/ILK_FBCQ_DIS">ILK_FBCQ_DIS</dfn>		(1&lt;&lt;22)</u></td></tr>
<tr><th id="2110">2110</th><td><u>#define	  <dfn class="macro" id="_M/ILK_PABSTRETCH_DIS" data-ref="_M/ILK_PABSTRETCH_DIS">ILK_PABSTRETCH_DIS</dfn>	(1&lt;&lt;21)</u></td></tr>
<tr><th id="2111">2111</th><td></td></tr>
<tr><th id="2112">2112</th><td></td></tr>
<tr><th id="2113">2113</th><td><i>/*</i></td></tr>
<tr><th id="2114">2114</th><td><i> * Framebuffer compression for Sandybridge</i></td></tr>
<tr><th id="2115">2115</th><td><i> *</i></td></tr>
<tr><th id="2116">2116</th><td><i> * The following two registers are of type GTTMMADR</i></td></tr>
<tr><th id="2117">2117</th><td><i> */</i></td></tr>
<tr><th id="2118">2118</th><td><u>#define <dfn class="macro" id="_M/SNB_DPFC_CTL_SA" data-ref="_M/SNB_DPFC_CTL_SA">SNB_DPFC_CTL_SA</dfn>		0x100100</u></td></tr>
<tr><th id="2119">2119</th><td><u>#define   <dfn class="macro" id="_M/SNB_CPU_FENCE_ENABLE" data-ref="_M/SNB_CPU_FENCE_ENABLE">SNB_CPU_FENCE_ENABLE</dfn>	(1&lt;&lt;29)</u></td></tr>
<tr><th id="2120">2120</th><td><u>#define <dfn class="macro" id="_M/DPFC_CPU_FENCE_OFFSET" data-ref="_M/DPFC_CPU_FENCE_OFFSET">DPFC_CPU_FENCE_OFFSET</dfn>	0x100104</u></td></tr>
<tr><th id="2121">2121</th><td></td></tr>
<tr><th id="2122">2122</th><td><i>/* Framebuffer compression for Ivybridge */</i></td></tr>
<tr><th id="2123">2123</th><td><u>#define <dfn class="macro" id="_M/IVB_FBC_RT_BASE" data-ref="_M/IVB_FBC_RT_BASE">IVB_FBC_RT_BASE</dfn>			0x7020</u></td></tr>
<tr><th id="2124">2124</th><td></td></tr>
<tr><th id="2125">2125</th><td><u>#define <dfn class="macro" id="_M/IPS_CTL" data-ref="_M/IPS_CTL">IPS_CTL</dfn>		0x43408</u></td></tr>
<tr><th id="2126">2126</th><td><u>#define   <dfn class="macro" id="_M/IPS_ENABLE" data-ref="_M/IPS_ENABLE">IPS_ENABLE</dfn>	(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="2127">2127</th><td></td></tr>
<tr><th id="2128">2128</th><td><u>#define <dfn class="macro" id="_M/MSG_FBC_REND_STATE" data-ref="_M/MSG_FBC_REND_STATE">MSG_FBC_REND_STATE</dfn>	0x50380</u></td></tr>
<tr><th id="2129">2129</th><td><u>#define   <dfn class="macro" id="_M/FBC_REND_NUKE" data-ref="_M/FBC_REND_NUKE">FBC_REND_NUKE</dfn>		(1&lt;&lt;2)</u></td></tr>
<tr><th id="2130">2130</th><td><u>#define   <dfn class="macro" id="_M/FBC_REND_CACHE_CLEAN" data-ref="_M/FBC_REND_CACHE_CLEAN">FBC_REND_CACHE_CLEAN</dfn>	(1&lt;&lt;1)</u></td></tr>
<tr><th id="2131">2131</th><td></td></tr>
<tr><th id="2132">2132</th><td><i>/*</i></td></tr>
<tr><th id="2133">2133</th><td><i> * GPIO regs</i></td></tr>
<tr><th id="2134">2134</th><td><i> */</i></td></tr>
<tr><th id="2135">2135</th><td><u>#define <dfn class="macro" id="_M/GPIOA" data-ref="_M/GPIOA">GPIOA</dfn>			0x5010</u></td></tr>
<tr><th id="2136">2136</th><td><u>#define <dfn class="macro" id="_M/GPIOB" data-ref="_M/GPIOB">GPIOB</dfn>			0x5014</u></td></tr>
<tr><th id="2137">2137</th><td><u>#define <dfn class="macro" id="_M/GPIOC" data-ref="_M/GPIOC">GPIOC</dfn>			0x5018</u></td></tr>
<tr><th id="2138">2138</th><td><u>#define <dfn class="macro" id="_M/GPIOD" data-ref="_M/GPIOD">GPIOD</dfn>			0x501c</u></td></tr>
<tr><th id="2139">2139</th><td><u>#define <dfn class="macro" id="_M/GPIOE" data-ref="_M/GPIOE">GPIOE</dfn>			0x5020</u></td></tr>
<tr><th id="2140">2140</th><td><u>#define <dfn class="macro" id="_M/GPIOF" data-ref="_M/GPIOF">GPIOF</dfn>			0x5024</u></td></tr>
<tr><th id="2141">2141</th><td><u>#define <dfn class="macro" id="_M/GPIOG" data-ref="_M/GPIOG">GPIOG</dfn>			0x5028</u></td></tr>
<tr><th id="2142">2142</th><td><u>#define <dfn class="macro" id="_M/GPIOH" data-ref="_M/GPIOH">GPIOH</dfn>			0x502c</u></td></tr>
<tr><th id="2143">2143</th><td><u># define <dfn class="macro" id="_M/GPIO_CLOCK_DIR_MASK" data-ref="_M/GPIO_CLOCK_DIR_MASK">GPIO_CLOCK_DIR_MASK</dfn>		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="2144">2144</th><td><u># define <dfn class="macro" id="_M/GPIO_CLOCK_DIR_IN" data-ref="_M/GPIO_CLOCK_DIR_IN">GPIO_CLOCK_DIR_IN</dfn>		(0 &lt;&lt; 1)</u></td></tr>
<tr><th id="2145">2145</th><td><u># define <dfn class="macro" id="_M/GPIO_CLOCK_DIR_OUT" data-ref="_M/GPIO_CLOCK_DIR_OUT">GPIO_CLOCK_DIR_OUT</dfn>		(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="2146">2146</th><td><u># define <dfn class="macro" id="_M/GPIO_CLOCK_VAL_MASK" data-ref="_M/GPIO_CLOCK_VAL_MASK">GPIO_CLOCK_VAL_MASK</dfn>		(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="2147">2147</th><td><u># define <dfn class="macro" id="_M/GPIO_CLOCK_VAL_OUT" data-ref="_M/GPIO_CLOCK_VAL_OUT">GPIO_CLOCK_VAL_OUT</dfn>		(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="2148">2148</th><td><u># define <dfn class="macro" id="_M/GPIO_CLOCK_VAL_IN" data-ref="_M/GPIO_CLOCK_VAL_IN">GPIO_CLOCK_VAL_IN</dfn>		(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="2149">2149</th><td><u># define <dfn class="macro" id="_M/GPIO_CLOCK_PULLUP_DISABLE" data-ref="_M/GPIO_CLOCK_PULLUP_DISABLE">GPIO_CLOCK_PULLUP_DISABLE</dfn>	(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="2150">2150</th><td><u># define <dfn class="macro" id="_M/GPIO_DATA_DIR_MASK" data-ref="_M/GPIO_DATA_DIR_MASK">GPIO_DATA_DIR_MASK</dfn>		(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="2151">2151</th><td><u># define <dfn class="macro" id="_M/GPIO_DATA_DIR_IN" data-ref="_M/GPIO_DATA_DIR_IN">GPIO_DATA_DIR_IN</dfn>		(0 &lt;&lt; 9)</u></td></tr>
<tr><th id="2152">2152</th><td><u># define <dfn class="macro" id="_M/GPIO_DATA_DIR_OUT" data-ref="_M/GPIO_DATA_DIR_OUT">GPIO_DATA_DIR_OUT</dfn>		(1 &lt;&lt; 9)</u></td></tr>
<tr><th id="2153">2153</th><td><u># define <dfn class="macro" id="_M/GPIO_DATA_VAL_MASK" data-ref="_M/GPIO_DATA_VAL_MASK">GPIO_DATA_VAL_MASK</dfn>		(1 &lt;&lt; 10)</u></td></tr>
<tr><th id="2154">2154</th><td><u># define <dfn class="macro" id="_M/GPIO_DATA_VAL_OUT" data-ref="_M/GPIO_DATA_VAL_OUT">GPIO_DATA_VAL_OUT</dfn>		(1 &lt;&lt; 11)</u></td></tr>
<tr><th id="2155">2155</th><td><u># define <dfn class="macro" id="_M/GPIO_DATA_VAL_IN" data-ref="_M/GPIO_DATA_VAL_IN">GPIO_DATA_VAL_IN</dfn>		(1 &lt;&lt; 12)</u></td></tr>
<tr><th id="2156">2156</th><td><u># define <dfn class="macro" id="_M/GPIO_DATA_PULLUP_DISABLE" data-ref="_M/GPIO_DATA_PULLUP_DISABLE">GPIO_DATA_PULLUP_DISABLE</dfn>	(1 &lt;&lt; 13)</u></td></tr>
<tr><th id="2157">2157</th><td></td></tr>
<tr><th id="2158">2158</th><td><u>#define <dfn class="macro" id="_M/GMBUS0" data-ref="_M/GMBUS0">GMBUS0</dfn>			(dev_priv-&gt;gpio_mmio_base + 0x5100) /* clock/port select */</u></td></tr>
<tr><th id="2159">2159</th><td><u>#define   <dfn class="macro" id="_M/GMBUS_RATE_100KHZ" data-ref="_M/GMBUS_RATE_100KHZ">GMBUS_RATE_100KHZ</dfn>	(0&lt;&lt;8)</u></td></tr>
<tr><th id="2160">2160</th><td><u>#define   <dfn class="macro" id="_M/GMBUS_RATE_50KHZ" data-ref="_M/GMBUS_RATE_50KHZ">GMBUS_RATE_50KHZ</dfn>	(1&lt;&lt;8)</u></td></tr>
<tr><th id="2161">2161</th><td><u>#define   <dfn class="macro" id="_M/GMBUS_RATE_400KHZ" data-ref="_M/GMBUS_RATE_400KHZ">GMBUS_RATE_400KHZ</dfn>	(2&lt;&lt;8) /* reserved on Pineview */</u></td></tr>
<tr><th id="2162">2162</th><td><u>#define   <dfn class="macro" id="_M/GMBUS_RATE_1MHZ" data-ref="_M/GMBUS_RATE_1MHZ">GMBUS_RATE_1MHZ</dfn>	(3&lt;&lt;8) /* reserved on Pineview */</u></td></tr>
<tr><th id="2163">2163</th><td><u>#define   <dfn class="macro" id="_M/GMBUS_HOLD_EXT" data-ref="_M/GMBUS_HOLD_EXT">GMBUS_HOLD_EXT</dfn>	(1&lt;&lt;7) /* 300ns hold time, rsvd on Pineview */</u></td></tr>
<tr><th id="2164">2164</th><td><u>#define   <dfn class="macro" id="_M/GMBUS_PIN_DISABLED" data-ref="_M/GMBUS_PIN_DISABLED">GMBUS_PIN_DISABLED</dfn>	0</u></td></tr>
<tr><th id="2165">2165</th><td><u>#define   <dfn class="macro" id="_M/GMBUS_PIN_SSC" data-ref="_M/GMBUS_PIN_SSC">GMBUS_PIN_SSC</dfn>		1</u></td></tr>
<tr><th id="2166">2166</th><td><u>#define   <dfn class="macro" id="_M/GMBUS_PIN_VGADDC" data-ref="_M/GMBUS_PIN_VGADDC">GMBUS_PIN_VGADDC</dfn>	2</u></td></tr>
<tr><th id="2167">2167</th><td><u>#define   <dfn class="macro" id="_M/GMBUS_PIN_PANEL" data-ref="_M/GMBUS_PIN_PANEL">GMBUS_PIN_PANEL</dfn>	3</u></td></tr>
<tr><th id="2168">2168</th><td><u>#define   <dfn class="macro" id="_M/GMBUS_PIN_DPD_CHV" data-ref="_M/GMBUS_PIN_DPD_CHV">GMBUS_PIN_DPD_CHV</dfn>	3 /* HDMID_CHV */</u></td></tr>
<tr><th id="2169">2169</th><td><u>#define   <dfn class="macro" id="_M/GMBUS_PIN_DPC" data-ref="_M/GMBUS_PIN_DPC">GMBUS_PIN_DPC</dfn>		4 /* HDMIC */</u></td></tr>
<tr><th id="2170">2170</th><td><u>#define   <dfn class="macro" id="_M/GMBUS_PIN_DPB" data-ref="_M/GMBUS_PIN_DPB">GMBUS_PIN_DPB</dfn>		5 /* SDVO, HDMIB */</u></td></tr>
<tr><th id="2171">2171</th><td><u>#define   <dfn class="macro" id="_M/GMBUS_PIN_DPD" data-ref="_M/GMBUS_PIN_DPD">GMBUS_PIN_DPD</dfn>		6 /* HDMID */</u></td></tr>
<tr><th id="2172">2172</th><td><u>#define   <dfn class="macro" id="_M/GMBUS_PIN_RESERVED" data-ref="_M/GMBUS_PIN_RESERVED">GMBUS_PIN_RESERVED</dfn>	7 /* 7 reserved */</u></td></tr>
<tr><th id="2173">2173</th><td><u>#define   <dfn class="macro" id="_M/GMBUS_PIN_1_BXT" data-ref="_M/GMBUS_PIN_1_BXT">GMBUS_PIN_1_BXT</dfn>	1</u></td></tr>
<tr><th id="2174">2174</th><td><u>#define   <dfn class="macro" id="_M/GMBUS_PIN_2_BXT" data-ref="_M/GMBUS_PIN_2_BXT">GMBUS_PIN_2_BXT</dfn>	2</u></td></tr>
<tr><th id="2175">2175</th><td><u>#define   <dfn class="macro" id="_M/GMBUS_PIN_3_BXT" data-ref="_M/GMBUS_PIN_3_BXT">GMBUS_PIN_3_BXT</dfn>	3</u></td></tr>
<tr><th id="2176">2176</th><td><u>#define   <dfn class="macro" id="_M/GMBUS_NUM_PINS" data-ref="_M/GMBUS_NUM_PINS">GMBUS_NUM_PINS</dfn>	7 /* including 0 */</u></td></tr>
<tr><th id="2177">2177</th><td><u>#define <dfn class="macro" id="_M/GMBUS1" data-ref="_M/GMBUS1">GMBUS1</dfn>			(dev_priv-&gt;gpio_mmio_base + 0x5104) /* command/status */</u></td></tr>
<tr><th id="2178">2178</th><td><u>#define   <dfn class="macro" id="_M/GMBUS_SW_CLR_INT" data-ref="_M/GMBUS_SW_CLR_INT">GMBUS_SW_CLR_INT</dfn>	(1&lt;&lt;31)</u></td></tr>
<tr><th id="2179">2179</th><td><u>#define   <dfn class="macro" id="_M/GMBUS_SW_RDY" data-ref="_M/GMBUS_SW_RDY">GMBUS_SW_RDY</dfn>		(1&lt;&lt;30)</u></td></tr>
<tr><th id="2180">2180</th><td><u>#define   <dfn class="macro" id="_M/GMBUS_ENT" data-ref="_M/GMBUS_ENT">GMBUS_ENT</dfn>		(1&lt;&lt;29) /* enable timeout */</u></td></tr>
<tr><th id="2181">2181</th><td><u>#define   <dfn class="macro" id="_M/GMBUS_CYCLE_NONE" data-ref="_M/GMBUS_CYCLE_NONE">GMBUS_CYCLE_NONE</dfn>	(0&lt;&lt;25)</u></td></tr>
<tr><th id="2182">2182</th><td><u>#define   <dfn class="macro" id="_M/GMBUS_CYCLE_WAIT" data-ref="_M/GMBUS_CYCLE_WAIT">GMBUS_CYCLE_WAIT</dfn>	(1&lt;&lt;25)</u></td></tr>
<tr><th id="2183">2183</th><td><u>#define   <dfn class="macro" id="_M/GMBUS_CYCLE_INDEX" data-ref="_M/GMBUS_CYCLE_INDEX">GMBUS_CYCLE_INDEX</dfn>	(2&lt;&lt;25)</u></td></tr>
<tr><th id="2184">2184</th><td><u>#define   <dfn class="macro" id="_M/GMBUS_CYCLE_STOP" data-ref="_M/GMBUS_CYCLE_STOP">GMBUS_CYCLE_STOP</dfn>	(4&lt;&lt;25)</u></td></tr>
<tr><th id="2185">2185</th><td><u>#define   <dfn class="macro" id="_M/GMBUS_BYTE_COUNT_SHIFT" data-ref="_M/GMBUS_BYTE_COUNT_SHIFT">GMBUS_BYTE_COUNT_SHIFT</dfn> 16</u></td></tr>
<tr><th id="2186">2186</th><td><u>#define   <dfn class="macro" id="_M/GMBUS_BYTE_COUNT_MAX" data-ref="_M/GMBUS_BYTE_COUNT_MAX">GMBUS_BYTE_COUNT_MAX</dfn>   256U</u></td></tr>
<tr><th id="2187">2187</th><td><u>#define   <dfn class="macro" id="_M/GMBUS_SLAVE_INDEX_SHIFT" data-ref="_M/GMBUS_SLAVE_INDEX_SHIFT">GMBUS_SLAVE_INDEX_SHIFT</dfn> 8</u></td></tr>
<tr><th id="2188">2188</th><td><u>#define   <dfn class="macro" id="_M/GMBUS_SLAVE_ADDR_SHIFT" data-ref="_M/GMBUS_SLAVE_ADDR_SHIFT">GMBUS_SLAVE_ADDR_SHIFT</dfn> 1</u></td></tr>
<tr><th id="2189">2189</th><td><u>#define   <dfn class="macro" id="_M/GMBUS_SLAVE_READ" data-ref="_M/GMBUS_SLAVE_READ">GMBUS_SLAVE_READ</dfn>	(1&lt;&lt;0)</u></td></tr>
<tr><th id="2190">2190</th><td><u>#define   <dfn class="macro" id="_M/GMBUS_SLAVE_WRITE" data-ref="_M/GMBUS_SLAVE_WRITE">GMBUS_SLAVE_WRITE</dfn>	(0&lt;&lt;0)</u></td></tr>
<tr><th id="2191">2191</th><td><u>#define <dfn class="macro" id="_M/GMBUS2" data-ref="_M/GMBUS2">GMBUS2</dfn>			(dev_priv-&gt;gpio_mmio_base + 0x5108) /* status */</u></td></tr>
<tr><th id="2192">2192</th><td><u>#define   <dfn class="macro" id="_M/GMBUS_INUSE" data-ref="_M/GMBUS_INUSE">GMBUS_INUSE</dfn>		(1&lt;&lt;15)</u></td></tr>
<tr><th id="2193">2193</th><td><u>#define   <dfn class="macro" id="_M/GMBUS_HW_WAIT_PHASE" data-ref="_M/GMBUS_HW_WAIT_PHASE">GMBUS_HW_WAIT_PHASE</dfn>	(1&lt;&lt;14)</u></td></tr>
<tr><th id="2194">2194</th><td><u>#define   <dfn class="macro" id="_M/GMBUS_STALL_TIMEOUT" data-ref="_M/GMBUS_STALL_TIMEOUT">GMBUS_STALL_TIMEOUT</dfn>	(1&lt;&lt;13)</u></td></tr>
<tr><th id="2195">2195</th><td><u>#define   <dfn class="macro" id="_M/GMBUS_INT" data-ref="_M/GMBUS_INT">GMBUS_INT</dfn>		(1&lt;&lt;12)</u></td></tr>
<tr><th id="2196">2196</th><td><u>#define   <dfn class="macro" id="_M/GMBUS_HW_RDY" data-ref="_M/GMBUS_HW_RDY">GMBUS_HW_RDY</dfn>		(1&lt;&lt;11)</u></td></tr>
<tr><th id="2197">2197</th><td><u>#define   <dfn class="macro" id="_M/GMBUS_SATOER" data-ref="_M/GMBUS_SATOER">GMBUS_SATOER</dfn>		(1&lt;&lt;10)</u></td></tr>
<tr><th id="2198">2198</th><td><u>#define   <dfn class="macro" id="_M/GMBUS_ACTIVE" data-ref="_M/GMBUS_ACTIVE">GMBUS_ACTIVE</dfn>		(1&lt;&lt;9)</u></td></tr>
<tr><th id="2199">2199</th><td><u>#define <dfn class="macro" id="_M/GMBUS3" data-ref="_M/GMBUS3">GMBUS3</dfn>			(dev_priv-&gt;gpio_mmio_base + 0x510c) /* data buffer bytes 3-0 */</u></td></tr>
<tr><th id="2200">2200</th><td><u>#define <dfn class="macro" id="_M/GMBUS4" data-ref="_M/GMBUS4">GMBUS4</dfn>			(dev_priv-&gt;gpio_mmio_base + 0x5110) /* interrupt mask (Pineview+) */</u></td></tr>
<tr><th id="2201">2201</th><td><u>#define   <dfn class="macro" id="_M/GMBUS_SLAVE_TIMEOUT_EN" data-ref="_M/GMBUS_SLAVE_TIMEOUT_EN">GMBUS_SLAVE_TIMEOUT_EN</dfn> (1&lt;&lt;4)</u></td></tr>
<tr><th id="2202">2202</th><td><u>#define   <dfn class="macro" id="_M/GMBUS_NAK_EN" data-ref="_M/GMBUS_NAK_EN">GMBUS_NAK_EN</dfn>		(1&lt;&lt;3)</u></td></tr>
<tr><th id="2203">2203</th><td><u>#define   <dfn class="macro" id="_M/GMBUS_IDLE_EN" data-ref="_M/GMBUS_IDLE_EN">GMBUS_IDLE_EN</dfn>		(1&lt;&lt;2)</u></td></tr>
<tr><th id="2204">2204</th><td><u>#define   <dfn class="macro" id="_M/GMBUS_HW_WAIT_EN" data-ref="_M/GMBUS_HW_WAIT_EN">GMBUS_HW_WAIT_EN</dfn>	(1&lt;&lt;1)</u></td></tr>
<tr><th id="2205">2205</th><td><u>#define   <dfn class="macro" id="_M/GMBUS_HW_RDY_EN" data-ref="_M/GMBUS_HW_RDY_EN">GMBUS_HW_RDY_EN</dfn>	(1&lt;&lt;0)</u></td></tr>
<tr><th id="2206">2206</th><td><u>#define <dfn class="macro" id="_M/GMBUS5" data-ref="_M/GMBUS5">GMBUS5</dfn>			(dev_priv-&gt;gpio_mmio_base + 0x5120) /* byte index */</u></td></tr>
<tr><th id="2207">2207</th><td><u>#define   <dfn class="macro" id="_M/GMBUS_2BYTE_INDEX_EN" data-ref="_M/GMBUS_2BYTE_INDEX_EN">GMBUS_2BYTE_INDEX_EN</dfn>	(1&lt;&lt;31)</u></td></tr>
<tr><th id="2208">2208</th><td></td></tr>
<tr><th id="2209">2209</th><td><i>/*</i></td></tr>
<tr><th id="2210">2210</th><td><i> * Clock control &amp; power management</i></td></tr>
<tr><th id="2211">2211</th><td><i> */</i></td></tr>
<tr><th id="2212">2212</th><td><u>#define <dfn class="macro" id="_M/_DPLL_A" data-ref="_M/_DPLL_A">_DPLL_A</dfn> (dev_priv-&gt;info.display_mmio_offset + 0x6014)</u></td></tr>
<tr><th id="2213">2213</th><td><u>#define <dfn class="macro" id="_M/_DPLL_B" data-ref="_M/_DPLL_B">_DPLL_B</dfn> (dev_priv-&gt;info.display_mmio_offset + 0x6018)</u></td></tr>
<tr><th id="2214">2214</th><td><u>#define <dfn class="macro" id="_M/_CHV_DPLL_C" data-ref="_M/_CHV_DPLL_C">_CHV_DPLL_C</dfn> (dev_priv-&gt;info.display_mmio_offset + 0x6030)</u></td></tr>
<tr><th id="2215">2215</th><td><u>#define <dfn class="macro" id="_M/DPLL" data-ref="_M/DPLL">DPLL</dfn>(pipe) _PIPE3((pipe), _DPLL_A, _DPLL_B, _CHV_DPLL_C)</u></td></tr>
<tr><th id="2216">2216</th><td></td></tr>
<tr><th id="2217">2217</th><td><u>#define <dfn class="macro" id="_M/VGA0" data-ref="_M/VGA0">VGA0</dfn>	0x6000</u></td></tr>
<tr><th id="2218">2218</th><td><u>#define <dfn class="macro" id="_M/VGA1" data-ref="_M/VGA1">VGA1</dfn>	0x6004</u></td></tr>
<tr><th id="2219">2219</th><td><u>#define <dfn class="macro" id="_M/VGA_PD" data-ref="_M/VGA_PD">VGA_PD</dfn>	0x6010</u></td></tr>
<tr><th id="2220">2220</th><td><u>#define   <dfn class="macro" id="_M/VGA0_PD_P2_DIV_4" data-ref="_M/VGA0_PD_P2_DIV_4">VGA0_PD_P2_DIV_4</dfn>	(1 &lt;&lt; 7)</u></td></tr>
<tr><th id="2221">2221</th><td><u>#define   <dfn class="macro" id="_M/VGA0_PD_P1_DIV_2" data-ref="_M/VGA0_PD_P1_DIV_2">VGA0_PD_P1_DIV_2</dfn>	(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="2222">2222</th><td><u>#define   <dfn class="macro" id="_M/VGA0_PD_P1_SHIFT" data-ref="_M/VGA0_PD_P1_SHIFT">VGA0_PD_P1_SHIFT</dfn>	0</u></td></tr>
<tr><th id="2223">2223</th><td><u>#define   <dfn class="macro" id="_M/VGA0_PD_P1_MASK" data-ref="_M/VGA0_PD_P1_MASK">VGA0_PD_P1_MASK</dfn>	(0x1f &lt;&lt; 0)</u></td></tr>
<tr><th id="2224">2224</th><td><u>#define   <dfn class="macro" id="_M/VGA1_PD_P2_DIV_4" data-ref="_M/VGA1_PD_P2_DIV_4">VGA1_PD_P2_DIV_4</dfn>	(1 &lt;&lt; 15)</u></td></tr>
<tr><th id="2225">2225</th><td><u>#define   <dfn class="macro" id="_M/VGA1_PD_P1_DIV_2" data-ref="_M/VGA1_PD_P1_DIV_2">VGA1_PD_P1_DIV_2</dfn>	(1 &lt;&lt; 13)</u></td></tr>
<tr><th id="2226">2226</th><td><u>#define   <dfn class="macro" id="_M/VGA1_PD_P1_SHIFT" data-ref="_M/VGA1_PD_P1_SHIFT">VGA1_PD_P1_SHIFT</dfn>	8</u></td></tr>
<tr><th id="2227">2227</th><td><u>#define   <dfn class="macro" id="_M/VGA1_PD_P1_MASK" data-ref="_M/VGA1_PD_P1_MASK">VGA1_PD_P1_MASK</dfn>	(0x1f &lt;&lt; 8)</u></td></tr>
<tr><th id="2228">2228</th><td><u>#define   <dfn class="macro" id="_M/DPLL_VCO_ENABLE" data-ref="_M/DPLL_VCO_ENABLE">DPLL_VCO_ENABLE</dfn>		(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="2229">2229</th><td><u>#define   <dfn class="macro" id="_M/DPLL_SDVO_HIGH_SPEED" data-ref="_M/DPLL_SDVO_HIGH_SPEED">DPLL_SDVO_HIGH_SPEED</dfn>		(1 &lt;&lt; 30)</u></td></tr>
<tr><th id="2230">2230</th><td><u>#define   <dfn class="macro" id="_M/DPLL_DVO_2X_MODE" data-ref="_M/DPLL_DVO_2X_MODE">DPLL_DVO_2X_MODE</dfn>		(1 &lt;&lt; 30)</u></td></tr>
<tr><th id="2231">2231</th><td><u>#define   <dfn class="macro" id="_M/DPLL_EXT_BUFFER_ENABLE_VLV" data-ref="_M/DPLL_EXT_BUFFER_ENABLE_VLV">DPLL_EXT_BUFFER_ENABLE_VLV</dfn>	(1 &lt;&lt; 30)</u></td></tr>
<tr><th id="2232">2232</th><td><u>#define   <dfn class="macro" id="_M/DPLL_SYNCLOCK_ENABLE" data-ref="_M/DPLL_SYNCLOCK_ENABLE">DPLL_SYNCLOCK_ENABLE</dfn>		(1 &lt;&lt; 29)</u></td></tr>
<tr><th id="2233">2233</th><td><u>#define   <dfn class="macro" id="_M/DPLL_REF_CLK_ENABLE_VLV" data-ref="_M/DPLL_REF_CLK_ENABLE_VLV">DPLL_REF_CLK_ENABLE_VLV</dfn>	(1 &lt;&lt; 29)</u></td></tr>
<tr><th id="2234">2234</th><td><u>#define   <dfn class="macro" id="_M/DPLL_VGA_MODE_DIS" data-ref="_M/DPLL_VGA_MODE_DIS">DPLL_VGA_MODE_DIS</dfn>		(1 &lt;&lt; 28)</u></td></tr>
<tr><th id="2235">2235</th><td><u>#define   <dfn class="macro" id="_M/DPLLB_MODE_DAC_SERIAL" data-ref="_M/DPLLB_MODE_DAC_SERIAL">DPLLB_MODE_DAC_SERIAL</dfn>		(1 &lt;&lt; 26) /* i915 */</u></td></tr>
<tr><th id="2236">2236</th><td><u>#define   <dfn class="macro" id="_M/DPLLB_MODE_LVDS" data-ref="_M/DPLLB_MODE_LVDS">DPLLB_MODE_LVDS</dfn>		(2 &lt;&lt; 26) /* i915 */</u></td></tr>
<tr><th id="2237">2237</th><td><u>#define   <dfn class="macro" id="_M/DPLL_MODE_MASK" data-ref="_M/DPLL_MODE_MASK">DPLL_MODE_MASK</dfn>		(3 &lt;&lt; 26)</u></td></tr>
<tr><th id="2238">2238</th><td><u>#define   <dfn class="macro" id="_M/DPLL_DAC_SERIAL_P2_CLOCK_DIV_10" data-ref="_M/DPLL_DAC_SERIAL_P2_CLOCK_DIV_10">DPLL_DAC_SERIAL_P2_CLOCK_DIV_10</dfn> (0 &lt;&lt; 24) /* i915 */</u></td></tr>
<tr><th id="2239">2239</th><td><u>#define   <dfn class="macro" id="_M/DPLL_DAC_SERIAL_P2_CLOCK_DIV_5" data-ref="_M/DPLL_DAC_SERIAL_P2_CLOCK_DIV_5">DPLL_DAC_SERIAL_P2_CLOCK_DIV_5</dfn> (1 &lt;&lt; 24) /* i915 */</u></td></tr>
<tr><th id="2240">2240</th><td><u>#define   <dfn class="macro" id="_M/DPLLB_LVDS_P2_CLOCK_DIV_14" data-ref="_M/DPLLB_LVDS_P2_CLOCK_DIV_14">DPLLB_LVDS_P2_CLOCK_DIV_14</dfn>	(0 &lt;&lt; 24) /* i915 */</u></td></tr>
<tr><th id="2241">2241</th><td><u>#define   <dfn class="macro" id="_M/DPLLB_LVDS_P2_CLOCK_DIV_7" data-ref="_M/DPLLB_LVDS_P2_CLOCK_DIV_7">DPLLB_LVDS_P2_CLOCK_DIV_7</dfn>	(1 &lt;&lt; 24) /* i915 */</u></td></tr>
<tr><th id="2242">2242</th><td><u>#define   <dfn class="macro" id="_M/DPLL_P2_CLOCK_DIV_MASK" data-ref="_M/DPLL_P2_CLOCK_DIV_MASK">DPLL_P2_CLOCK_DIV_MASK</dfn>	0x03000000 /* i915 */</u></td></tr>
<tr><th id="2243">2243</th><td><u>#define   <dfn class="macro" id="_M/DPLL_FPA01_P1_POST_DIV_MASK" data-ref="_M/DPLL_FPA01_P1_POST_DIV_MASK">DPLL_FPA01_P1_POST_DIV_MASK</dfn>	0x00ff0000 /* i915 */</u></td></tr>
<tr><th id="2244">2244</th><td><u>#define   <dfn class="macro" id="_M/DPLL_FPA01_P1_POST_DIV_MASK_PINEVIEW" data-ref="_M/DPLL_FPA01_P1_POST_DIV_MASK_PINEVIEW">DPLL_FPA01_P1_POST_DIV_MASK_PINEVIEW</dfn>	0x00ff8000 /* Pineview */</u></td></tr>
<tr><th id="2245">2245</th><td><u>#define   <dfn class="macro" id="_M/DPLL_LOCK_VLV" data-ref="_M/DPLL_LOCK_VLV">DPLL_LOCK_VLV</dfn>			(1&lt;&lt;15)</u></td></tr>
<tr><th id="2246">2246</th><td><u>#define   <dfn class="macro" id="_M/DPLL_INTEGRATED_CRI_CLK_VLV" data-ref="_M/DPLL_INTEGRATED_CRI_CLK_VLV">DPLL_INTEGRATED_CRI_CLK_VLV</dfn>	(1&lt;&lt;14)</u></td></tr>
<tr><th id="2247">2247</th><td><u>#define   <dfn class="macro" id="_M/DPLL_INTEGRATED_REF_CLK_VLV" data-ref="_M/DPLL_INTEGRATED_REF_CLK_VLV">DPLL_INTEGRATED_REF_CLK_VLV</dfn>	(1&lt;&lt;13)</u></td></tr>
<tr><th id="2248">2248</th><td><u>#define   <dfn class="macro" id="_M/DPLL_SSC_REF_CLK_CHV" data-ref="_M/DPLL_SSC_REF_CLK_CHV">DPLL_SSC_REF_CLK_CHV</dfn>		(1&lt;&lt;13)</u></td></tr>
<tr><th id="2249">2249</th><td><u>#define   <dfn class="macro" id="_M/DPLL_PORTC_READY_MASK" data-ref="_M/DPLL_PORTC_READY_MASK">DPLL_PORTC_READY_MASK</dfn>		(0xf &lt;&lt; 4)</u></td></tr>
<tr><th id="2250">2250</th><td><u>#define   <dfn class="macro" id="_M/DPLL_PORTB_READY_MASK" data-ref="_M/DPLL_PORTB_READY_MASK">DPLL_PORTB_READY_MASK</dfn>		(0xf)</u></td></tr>
<tr><th id="2251">2251</th><td></td></tr>
<tr><th id="2252">2252</th><td><u>#define   <dfn class="macro" id="_M/DPLL_FPA01_P1_POST_DIV_MASK_I830" data-ref="_M/DPLL_FPA01_P1_POST_DIV_MASK_I830">DPLL_FPA01_P1_POST_DIV_MASK_I830</dfn>	0x001f0000</u></td></tr>
<tr><th id="2253">2253</th><td></td></tr>
<tr><th id="2254">2254</th><td><i>/* Additional CHV pll/phy registers */</i></td></tr>
<tr><th id="2255">2255</th><td><u>#define <dfn class="macro" id="_M/DPIO_PHY_STATUS" data-ref="_M/DPIO_PHY_STATUS">DPIO_PHY_STATUS</dfn>			(VLV_DISPLAY_BASE + 0x6240)</u></td></tr>
<tr><th id="2256">2256</th><td><u>#define   <dfn class="macro" id="_M/DPLL_PORTD_READY_MASK" data-ref="_M/DPLL_PORTD_READY_MASK">DPLL_PORTD_READY_MASK</dfn>		(0xf)</u></td></tr>
<tr><th id="2257">2257</th><td><u>#define <dfn class="macro" id="_M/DISPLAY_PHY_CONTROL" data-ref="_M/DISPLAY_PHY_CONTROL">DISPLAY_PHY_CONTROL</dfn> (VLV_DISPLAY_BASE + 0x60100)</u></td></tr>
<tr><th id="2258">2258</th><td><u>#define   <dfn class="macro" id="_M/PHY_CH_POWER_DOWN_OVRD_EN" data-ref="_M/PHY_CH_POWER_DOWN_OVRD_EN">PHY_CH_POWER_DOWN_OVRD_EN</dfn>(phy, ch)	(1 &lt;&lt; (2*(phy)+(ch)+27))</u></td></tr>
<tr><th id="2259">2259</th><td><u>#define   <dfn class="macro" id="_M/PHY_LDO_DELAY_0NS" data-ref="_M/PHY_LDO_DELAY_0NS">PHY_LDO_DELAY_0NS</dfn>			0x0</u></td></tr>
<tr><th id="2260">2260</th><td><u>#define   <dfn class="macro" id="_M/PHY_LDO_DELAY_200NS" data-ref="_M/PHY_LDO_DELAY_200NS">PHY_LDO_DELAY_200NS</dfn>			0x1</u></td></tr>
<tr><th id="2261">2261</th><td><u>#define   <dfn class="macro" id="_M/PHY_LDO_DELAY_600NS" data-ref="_M/PHY_LDO_DELAY_600NS">PHY_LDO_DELAY_600NS</dfn>			0x2</u></td></tr>
<tr><th id="2262">2262</th><td><u>#define   <dfn class="macro" id="_M/PHY_LDO_SEQ_DELAY" data-ref="_M/PHY_LDO_SEQ_DELAY">PHY_LDO_SEQ_DELAY</dfn>(delay, phy)		((delay) &lt;&lt; (2*(phy)+23))</u></td></tr>
<tr><th id="2263">2263</th><td><u>#define   <dfn class="macro" id="_M/PHY_CH_POWER_DOWN_OVRD" data-ref="_M/PHY_CH_POWER_DOWN_OVRD">PHY_CH_POWER_DOWN_OVRD</dfn>(mask, phy, ch)	((mask) &lt;&lt; (8*(phy)+4*(ch)+11))</u></td></tr>
<tr><th id="2264">2264</th><td><u>#define   <dfn class="macro" id="_M/PHY_CH_SU_PSR" data-ref="_M/PHY_CH_SU_PSR">PHY_CH_SU_PSR</dfn>				0x1</u></td></tr>
<tr><th id="2265">2265</th><td><u>#define   <dfn class="macro" id="_M/PHY_CH_DEEP_PSR" data-ref="_M/PHY_CH_DEEP_PSR">PHY_CH_DEEP_PSR</dfn>			0x7</u></td></tr>
<tr><th id="2266">2266</th><td><u>#define   <dfn class="macro" id="_M/PHY_CH_POWER_MODE" data-ref="_M/PHY_CH_POWER_MODE">PHY_CH_POWER_MODE</dfn>(mode, phy, ch)	((mode) &lt;&lt; (6*(phy)+3*(ch)+2))</u></td></tr>
<tr><th id="2267">2267</th><td><u>#define   <dfn class="macro" id="_M/PHY_COM_LANE_RESET_DEASSERT" data-ref="_M/PHY_COM_LANE_RESET_DEASSERT">PHY_COM_LANE_RESET_DEASSERT</dfn>(phy)	(1 &lt;&lt; (phy))</u></td></tr>
<tr><th id="2268">2268</th><td><u>#define <dfn class="macro" id="_M/DISPLAY_PHY_STATUS" data-ref="_M/DISPLAY_PHY_STATUS">DISPLAY_PHY_STATUS</dfn> (VLV_DISPLAY_BASE + 0x60104)</u></td></tr>
<tr><th id="2269">2269</th><td><u>#define   <dfn class="macro" id="_M/PHY_POWERGOOD" data-ref="_M/PHY_POWERGOOD">PHY_POWERGOOD</dfn>(phy)	(((phy) == DPIO_PHY0) ? (1&lt;&lt;31) : (1&lt;&lt;30))</u></td></tr>
<tr><th id="2270">2270</th><td><u>#define   <dfn class="macro" id="_M/PHY_STATUS_CMN_LDO" data-ref="_M/PHY_STATUS_CMN_LDO">PHY_STATUS_CMN_LDO</dfn>(phy, ch)                   (1 &lt;&lt; (6-(6*(phy)+3*(ch))))</u></td></tr>
<tr><th id="2271">2271</th><td><u>#define   <dfn class="macro" id="_M/PHY_STATUS_SPLINE_LDO" data-ref="_M/PHY_STATUS_SPLINE_LDO">PHY_STATUS_SPLINE_LDO</dfn>(phy, ch, spline)        (1 &lt;&lt; (8-(6*(phy)+3*(ch)+(spline))))</u></td></tr>
<tr><th id="2272">2272</th><td></td></tr>
<tr><th id="2273">2273</th><td><i>/*</i></td></tr>
<tr><th id="2274">2274</th><td><i> * The i830 generation, in LVDS mode, defines P1 as the bit number set within</i></td></tr>
<tr><th id="2275">2275</th><td><i> * this field (only one bit may be set).</i></td></tr>
<tr><th id="2276">2276</th><td><i> */</i></td></tr>
<tr><th id="2277">2277</th><td><u>#define   <dfn class="macro" id="_M/DPLL_FPA01_P1_POST_DIV_MASK_I830_LVDS" data-ref="_M/DPLL_FPA01_P1_POST_DIV_MASK_I830_LVDS">DPLL_FPA01_P1_POST_DIV_MASK_I830_LVDS</dfn>	0x003f0000</u></td></tr>
<tr><th id="2278">2278</th><td><u>#define   <dfn class="macro" id="_M/DPLL_FPA01_P1_POST_DIV_SHIFT" data-ref="_M/DPLL_FPA01_P1_POST_DIV_SHIFT">DPLL_FPA01_P1_POST_DIV_SHIFT</dfn>	16</u></td></tr>
<tr><th id="2279">2279</th><td><u>#define   <dfn class="macro" id="_M/DPLL_FPA01_P1_POST_DIV_SHIFT_PINEVIEW" data-ref="_M/DPLL_FPA01_P1_POST_DIV_SHIFT_PINEVIEW">DPLL_FPA01_P1_POST_DIV_SHIFT_PINEVIEW</dfn> 15</u></td></tr>
<tr><th id="2280">2280</th><td><i>/* i830, required in DVO non-gang */</i></td></tr>
<tr><th id="2281">2281</th><td><u>#define   <dfn class="macro" id="_M/PLL_P2_DIVIDE_BY_4" data-ref="_M/PLL_P2_DIVIDE_BY_4">PLL_P2_DIVIDE_BY_4</dfn>		(1 &lt;&lt; 23)</u></td></tr>
<tr><th id="2282">2282</th><td><u>#define   <dfn class="macro" id="_M/PLL_P1_DIVIDE_BY_TWO" data-ref="_M/PLL_P1_DIVIDE_BY_TWO">PLL_P1_DIVIDE_BY_TWO</dfn>		(1 &lt;&lt; 21) /* i830 */</u></td></tr>
<tr><th id="2283">2283</th><td><u>#define   <dfn class="macro" id="_M/PLL_REF_INPUT_DREFCLK" data-ref="_M/PLL_REF_INPUT_DREFCLK">PLL_REF_INPUT_DREFCLK</dfn>		(0 &lt;&lt; 13)</u></td></tr>
<tr><th id="2284">2284</th><td><u>#define   <dfn class="macro" id="_M/PLL_REF_INPUT_TVCLKINA" data-ref="_M/PLL_REF_INPUT_TVCLKINA">PLL_REF_INPUT_TVCLKINA</dfn>	(1 &lt;&lt; 13) /* i830 */</u></td></tr>
<tr><th id="2285">2285</th><td><u>#define   <dfn class="macro" id="_M/PLL_REF_INPUT_TVCLKINBC" data-ref="_M/PLL_REF_INPUT_TVCLKINBC">PLL_REF_INPUT_TVCLKINBC</dfn>	(2 &lt;&lt; 13) /* SDVO TVCLKIN */</u></td></tr>
<tr><th id="2286">2286</th><td><u>#define   <dfn class="macro" id="_M/PLLB_REF_INPUT_SPREADSPECTRUMIN" data-ref="_M/PLLB_REF_INPUT_SPREADSPECTRUMIN">PLLB_REF_INPUT_SPREADSPECTRUMIN</dfn> (3 &lt;&lt; 13)</u></td></tr>
<tr><th id="2287">2287</th><td><u>#define   <dfn class="macro" id="_M/PLL_REF_INPUT_MASK" data-ref="_M/PLL_REF_INPUT_MASK">PLL_REF_INPUT_MASK</dfn>		(3 &lt;&lt; 13)</u></td></tr>
<tr><th id="2288">2288</th><td><u>#define   <dfn class="macro" id="_M/PLL_LOAD_PULSE_PHASE_SHIFT" data-ref="_M/PLL_LOAD_PULSE_PHASE_SHIFT">PLL_LOAD_PULSE_PHASE_SHIFT</dfn>		9</u></td></tr>
<tr><th id="2289">2289</th><td><i>/* Ironlake */</i></td></tr>
<tr><th id="2290">2290</th><td><u># define <dfn class="macro" id="_M/PLL_REF_SDVO_HDMI_MULTIPLIER_SHIFT" data-ref="_M/PLL_REF_SDVO_HDMI_MULTIPLIER_SHIFT">PLL_REF_SDVO_HDMI_MULTIPLIER_SHIFT</dfn>     9</u></td></tr>
<tr><th id="2291">2291</th><td><u># define <dfn class="macro" id="_M/PLL_REF_SDVO_HDMI_MULTIPLIER_MASK" data-ref="_M/PLL_REF_SDVO_HDMI_MULTIPLIER_MASK">PLL_REF_SDVO_HDMI_MULTIPLIER_MASK</dfn>      (7 &lt;&lt; 9)</u></td></tr>
<tr><th id="2292">2292</th><td><u># define <dfn class="macro" id="_M/PLL_REF_SDVO_HDMI_MULTIPLIER" data-ref="_M/PLL_REF_SDVO_HDMI_MULTIPLIER">PLL_REF_SDVO_HDMI_MULTIPLIER</dfn>(x)	(((x)-1) &lt;&lt; 9)</u></td></tr>
<tr><th id="2293">2293</th><td><u># define <dfn class="macro" id="_M/DPLL_FPA1_P1_POST_DIV_SHIFT" data-ref="_M/DPLL_FPA1_P1_POST_DIV_SHIFT">DPLL_FPA1_P1_POST_DIV_SHIFT</dfn>            0</u></td></tr>
<tr><th id="2294">2294</th><td><u># define <dfn class="macro" id="_M/DPLL_FPA1_P1_POST_DIV_MASK" data-ref="_M/DPLL_FPA1_P1_POST_DIV_MASK">DPLL_FPA1_P1_POST_DIV_MASK</dfn>             0xff</u></td></tr>
<tr><th id="2295">2295</th><td></td></tr>
<tr><th id="2296">2296</th><td><i>/*</i></td></tr>
<tr><th id="2297">2297</th><td><i> * Parallel to Serial Load Pulse phase selection.</i></td></tr>
<tr><th id="2298">2298</th><td><i> * Selects the phase for the 10X DPLL clock for the PCIe</i></td></tr>
<tr><th id="2299">2299</th><td><i> * digital display port. The range is 4 to 13; 10 or more</i></td></tr>
<tr><th id="2300">2300</th><td><i> * is just a flip delay. The default is 6</i></td></tr>
<tr><th id="2301">2301</th><td><i> */</i></td></tr>
<tr><th id="2302">2302</th><td><u>#define   <dfn class="macro" id="_M/PLL_LOAD_PULSE_PHASE_MASK" data-ref="_M/PLL_LOAD_PULSE_PHASE_MASK">PLL_LOAD_PULSE_PHASE_MASK</dfn>		(0xf &lt;&lt; PLL_LOAD_PULSE_PHASE_SHIFT)</u></td></tr>
<tr><th id="2303">2303</th><td><u>#define   <dfn class="macro" id="_M/DISPLAY_RATE_SELECT_FPA1" data-ref="_M/DISPLAY_RATE_SELECT_FPA1">DISPLAY_RATE_SELECT_FPA1</dfn>		(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="2304">2304</th><td><i>/*</i></td></tr>
<tr><th id="2305">2305</th><td><i> * SDVO multiplier for 945G/GM. Not used on 965.</i></td></tr>
<tr><th id="2306">2306</th><td><i> */</i></td></tr>
<tr><th id="2307">2307</th><td><u>#define   <dfn class="macro" id="_M/SDVO_MULTIPLIER_MASK" data-ref="_M/SDVO_MULTIPLIER_MASK">SDVO_MULTIPLIER_MASK</dfn>			0x000000ff</u></td></tr>
<tr><th id="2308">2308</th><td><u>#define   <dfn class="macro" id="_M/SDVO_MULTIPLIER_SHIFT_HIRES" data-ref="_M/SDVO_MULTIPLIER_SHIFT_HIRES">SDVO_MULTIPLIER_SHIFT_HIRES</dfn>		4</u></td></tr>
<tr><th id="2309">2309</th><td><u>#define   <dfn class="macro" id="_M/SDVO_MULTIPLIER_SHIFT_VGA" data-ref="_M/SDVO_MULTIPLIER_SHIFT_VGA">SDVO_MULTIPLIER_SHIFT_VGA</dfn>		0</u></td></tr>
<tr><th id="2310">2310</th><td></td></tr>
<tr><th id="2311">2311</th><td><u>#define <dfn class="macro" id="_M/_DPLL_A_MD" data-ref="_M/_DPLL_A_MD">_DPLL_A_MD</dfn> (dev_priv-&gt;info.display_mmio_offset + 0x601c)</u></td></tr>
<tr><th id="2312">2312</th><td><u>#define <dfn class="macro" id="_M/_DPLL_B_MD" data-ref="_M/_DPLL_B_MD">_DPLL_B_MD</dfn> (dev_priv-&gt;info.display_mmio_offset + 0x6020)</u></td></tr>
<tr><th id="2313">2313</th><td><u>#define <dfn class="macro" id="_M/_CHV_DPLL_C_MD" data-ref="_M/_CHV_DPLL_C_MD">_CHV_DPLL_C_MD</dfn> (dev_priv-&gt;info.display_mmio_offset + 0x603c)</u></td></tr>
<tr><th id="2314">2314</th><td><u>#define <dfn class="macro" id="_M/DPLL_MD" data-ref="_M/DPLL_MD">DPLL_MD</dfn>(pipe) _PIPE3((pipe), _DPLL_A_MD, _DPLL_B_MD, _CHV_DPLL_C_MD)</u></td></tr>
<tr><th id="2315">2315</th><td></td></tr>
<tr><th id="2316">2316</th><td><i>/*</i></td></tr>
<tr><th id="2317">2317</th><td><i> * UDI pixel divider, controlling how many pixels are stuffed into a packet.</i></td></tr>
<tr><th id="2318">2318</th><td><i> *</i></td></tr>
<tr><th id="2319">2319</th><td><i> * Value is pixels minus 1.  Must be set to 1 pixel for SDVO.</i></td></tr>
<tr><th id="2320">2320</th><td><i> */</i></td></tr>
<tr><th id="2321">2321</th><td><u>#define   <dfn class="macro" id="_M/DPLL_MD_UDI_DIVIDER_MASK" data-ref="_M/DPLL_MD_UDI_DIVIDER_MASK">DPLL_MD_UDI_DIVIDER_MASK</dfn>		0x3f000000</u></td></tr>
<tr><th id="2322">2322</th><td><u>#define   <dfn class="macro" id="_M/DPLL_MD_UDI_DIVIDER_SHIFT" data-ref="_M/DPLL_MD_UDI_DIVIDER_SHIFT">DPLL_MD_UDI_DIVIDER_SHIFT</dfn>		24</u></td></tr>
<tr><th id="2323">2323</th><td><i>/* UDI pixel divider for VGA, same as DPLL_MD_UDI_DIVIDER_MASK. */</i></td></tr>
<tr><th id="2324">2324</th><td><u>#define   <dfn class="macro" id="_M/DPLL_MD_VGA_UDI_DIVIDER_MASK" data-ref="_M/DPLL_MD_VGA_UDI_DIVIDER_MASK">DPLL_MD_VGA_UDI_DIVIDER_MASK</dfn>		0x003f0000</u></td></tr>
<tr><th id="2325">2325</th><td><u>#define   <dfn class="macro" id="_M/DPLL_MD_VGA_UDI_DIVIDER_SHIFT" data-ref="_M/DPLL_MD_VGA_UDI_DIVIDER_SHIFT">DPLL_MD_VGA_UDI_DIVIDER_SHIFT</dfn>		16</u></td></tr>
<tr><th id="2326">2326</th><td><i>/*</i></td></tr>
<tr><th id="2327">2327</th><td><i> * SDVO/UDI pixel multiplier.</i></td></tr>
<tr><th id="2328">2328</th><td><i> *</i></td></tr>
<tr><th id="2329">2329</th><td><i> * SDVO requires that the bus clock rate be between 1 and 2 Ghz, and the bus</i></td></tr>
<tr><th id="2330">2330</th><td><i> * clock rate is 10 times the DPLL clock.  At low resolution/refresh rate</i></td></tr>
<tr><th id="2331">2331</th><td><i> * modes, the bus rate would be below the limits, so SDVO allows for stuffing</i></td></tr>
<tr><th id="2332">2332</th><td><i> * dummy bytes in the datastream at an increased clock rate, with both sides of</i></td></tr>
<tr><th id="2333">2333</th><td><i> * the link knowing how many bytes are fill.</i></td></tr>
<tr><th id="2334">2334</th><td><i> *</i></td></tr>
<tr><th id="2335">2335</th><td><i> * So, for a mode with a dotclock of 65Mhz, we would want to double the clock</i></td></tr>
<tr><th id="2336">2336</th><td><i> * rate to 130Mhz to get a bus rate of 1.30Ghz.  The DPLL clock rate would be</i></td></tr>
<tr><th id="2337">2337</th><td><i> * set to 130Mhz, and the SDVO multiplier set to 2x in this register and</i></td></tr>
<tr><th id="2338">2338</th><td><i> * through an SDVO command.</i></td></tr>
<tr><th id="2339">2339</th><td><i> *</i></td></tr>
<tr><th id="2340">2340</th><td><i> * This register field has values of multiplication factor minus 1, with</i></td></tr>
<tr><th id="2341">2341</th><td><i> * a maximum multiplier of 5 for SDVO.</i></td></tr>
<tr><th id="2342">2342</th><td><i> */</i></td></tr>
<tr><th id="2343">2343</th><td><u>#define   <dfn class="macro" id="_M/DPLL_MD_UDI_MULTIPLIER_MASK" data-ref="_M/DPLL_MD_UDI_MULTIPLIER_MASK">DPLL_MD_UDI_MULTIPLIER_MASK</dfn>		0x00003f00</u></td></tr>
<tr><th id="2344">2344</th><td><u>#define   <dfn class="macro" id="_M/DPLL_MD_UDI_MULTIPLIER_SHIFT" data-ref="_M/DPLL_MD_UDI_MULTIPLIER_SHIFT">DPLL_MD_UDI_MULTIPLIER_SHIFT</dfn>		8</u></td></tr>
<tr><th id="2345">2345</th><td><i>/*</i></td></tr>
<tr><th id="2346">2346</th><td><i> * SDVO/UDI pixel multiplier for VGA, same as DPLL_MD_UDI_MULTIPLIER_MASK.</i></td></tr>
<tr><th id="2347">2347</th><td><i> * This best be set to the default value (3) or the CRT won't work. No,</i></td></tr>
<tr><th id="2348">2348</th><td><i> * I don't entirely understand what this does...</i></td></tr>
<tr><th id="2349">2349</th><td><i> */</i></td></tr>
<tr><th id="2350">2350</th><td><u>#define   <dfn class="macro" id="_M/DPLL_MD_VGA_UDI_MULTIPLIER_MASK" data-ref="_M/DPLL_MD_VGA_UDI_MULTIPLIER_MASK">DPLL_MD_VGA_UDI_MULTIPLIER_MASK</dfn>	0x0000003f</u></td></tr>
<tr><th id="2351">2351</th><td><u>#define   <dfn class="macro" id="_M/DPLL_MD_VGA_UDI_MULTIPLIER_SHIFT" data-ref="_M/DPLL_MD_VGA_UDI_MULTIPLIER_SHIFT">DPLL_MD_VGA_UDI_MULTIPLIER_SHIFT</dfn>	0</u></td></tr>
<tr><th id="2352">2352</th><td></td></tr>
<tr><th id="2353">2353</th><td><u>#define <dfn class="macro" id="_M/_FPA0" data-ref="_M/_FPA0">_FPA0</dfn>	0x06040</u></td></tr>
<tr><th id="2354">2354</th><td><u>#define <dfn class="macro" id="_M/_FPA1" data-ref="_M/_FPA1">_FPA1</dfn>	0x06044</u></td></tr>
<tr><th id="2355">2355</th><td><u>#define <dfn class="macro" id="_M/_FPB0" data-ref="_M/_FPB0">_FPB0</dfn>	0x06048</u></td></tr>
<tr><th id="2356">2356</th><td><u>#define <dfn class="macro" id="_M/_FPB1" data-ref="_M/_FPB1">_FPB1</dfn>	0x0604c</u></td></tr>
<tr><th id="2357">2357</th><td><u>#define <dfn class="macro" id="_M/FP0" data-ref="_M/FP0">FP0</dfn>(pipe) _PIPE(pipe, _FPA0, _FPB0)</u></td></tr>
<tr><th id="2358">2358</th><td><u>#define <dfn class="macro" id="_M/FP1" data-ref="_M/FP1">FP1</dfn>(pipe) _PIPE(pipe, _FPA1, _FPB1)</u></td></tr>
<tr><th id="2359">2359</th><td><u>#define   <dfn class="macro" id="_M/FP_N_DIV_MASK" data-ref="_M/FP_N_DIV_MASK">FP_N_DIV_MASK</dfn>		0x003f0000</u></td></tr>
<tr><th id="2360">2360</th><td><u>#define   <dfn class="macro" id="_M/FP_N_PINEVIEW_DIV_MASK" data-ref="_M/FP_N_PINEVIEW_DIV_MASK">FP_N_PINEVIEW_DIV_MASK</dfn>	0x00ff0000</u></td></tr>
<tr><th id="2361">2361</th><td><u>#define   <dfn class="macro" id="_M/FP_N_DIV_SHIFT" data-ref="_M/FP_N_DIV_SHIFT">FP_N_DIV_SHIFT</dfn>		16</u></td></tr>
<tr><th id="2362">2362</th><td><u>#define   <dfn class="macro" id="_M/FP_M1_DIV_MASK" data-ref="_M/FP_M1_DIV_MASK">FP_M1_DIV_MASK</dfn>	0x00003f00</u></td></tr>
<tr><th id="2363">2363</th><td><u>#define   <dfn class="macro" id="_M/FP_M1_DIV_SHIFT" data-ref="_M/FP_M1_DIV_SHIFT">FP_M1_DIV_SHIFT</dfn>		 8</u></td></tr>
<tr><th id="2364">2364</th><td><u>#define   <dfn class="macro" id="_M/FP_M2_DIV_MASK" data-ref="_M/FP_M2_DIV_MASK">FP_M2_DIV_MASK</dfn>	0x0000003f</u></td></tr>
<tr><th id="2365">2365</th><td><u>#define   <dfn class="macro" id="_M/FP_M2_PINEVIEW_DIV_MASK" data-ref="_M/FP_M2_PINEVIEW_DIV_MASK">FP_M2_PINEVIEW_DIV_MASK</dfn>	0x000000ff</u></td></tr>
<tr><th id="2366">2366</th><td><u>#define   <dfn class="macro" id="_M/FP_M2_DIV_SHIFT" data-ref="_M/FP_M2_DIV_SHIFT">FP_M2_DIV_SHIFT</dfn>		 0</u></td></tr>
<tr><th id="2367">2367</th><td><u>#define <dfn class="macro" id="_M/DPLL_TEST" data-ref="_M/DPLL_TEST">DPLL_TEST</dfn>	0x606c</u></td></tr>
<tr><th id="2368">2368</th><td><u>#define   <dfn class="macro" id="_M/DPLLB_TEST_SDVO_DIV_1" data-ref="_M/DPLLB_TEST_SDVO_DIV_1">DPLLB_TEST_SDVO_DIV_1</dfn>		(0 &lt;&lt; 22)</u></td></tr>
<tr><th id="2369">2369</th><td><u>#define   <dfn class="macro" id="_M/DPLLB_TEST_SDVO_DIV_2" data-ref="_M/DPLLB_TEST_SDVO_DIV_2">DPLLB_TEST_SDVO_DIV_2</dfn>		(1 &lt;&lt; 22)</u></td></tr>
<tr><th id="2370">2370</th><td><u>#define   <dfn class="macro" id="_M/DPLLB_TEST_SDVO_DIV_4" data-ref="_M/DPLLB_TEST_SDVO_DIV_4">DPLLB_TEST_SDVO_DIV_4</dfn>		(2 &lt;&lt; 22)</u></td></tr>
<tr><th id="2371">2371</th><td><u>#define   <dfn class="macro" id="_M/DPLLB_TEST_SDVO_DIV_MASK" data-ref="_M/DPLLB_TEST_SDVO_DIV_MASK">DPLLB_TEST_SDVO_DIV_MASK</dfn>	(3 &lt;&lt; 22)</u></td></tr>
<tr><th id="2372">2372</th><td><u>#define   <dfn class="macro" id="_M/DPLLB_TEST_N_BYPASS" data-ref="_M/DPLLB_TEST_N_BYPASS">DPLLB_TEST_N_BYPASS</dfn>		(1 &lt;&lt; 19)</u></td></tr>
<tr><th id="2373">2373</th><td><u>#define   <dfn class="macro" id="_M/DPLLB_TEST_M_BYPASS" data-ref="_M/DPLLB_TEST_M_BYPASS">DPLLB_TEST_M_BYPASS</dfn>		(1 &lt;&lt; 18)</u></td></tr>
<tr><th id="2374">2374</th><td><u>#define   <dfn class="macro" id="_M/DPLLB_INPUT_BUFFER_ENABLE" data-ref="_M/DPLLB_INPUT_BUFFER_ENABLE">DPLLB_INPUT_BUFFER_ENABLE</dfn>	(1 &lt;&lt; 16)</u></td></tr>
<tr><th id="2375">2375</th><td><u>#define   <dfn class="macro" id="_M/DPLLA_TEST_N_BYPASS" data-ref="_M/DPLLA_TEST_N_BYPASS">DPLLA_TEST_N_BYPASS</dfn>		(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="2376">2376</th><td><u>#define   <dfn class="macro" id="_M/DPLLA_TEST_M_BYPASS" data-ref="_M/DPLLA_TEST_M_BYPASS">DPLLA_TEST_M_BYPASS</dfn>		(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="2377">2377</th><td><u>#define   <dfn class="macro" id="_M/DPLLA_INPUT_BUFFER_ENABLE" data-ref="_M/DPLLA_INPUT_BUFFER_ENABLE">DPLLA_INPUT_BUFFER_ENABLE</dfn>	(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="2378">2378</th><td><u>#define <dfn class="macro" id="_M/D_STATE" data-ref="_M/D_STATE">D_STATE</dfn>		0x6104</u></td></tr>
<tr><th id="2379">2379</th><td><u>#define  <dfn class="macro" id="_M/DSTATE_GFX_RESET_I830" data-ref="_M/DSTATE_GFX_RESET_I830">DSTATE_GFX_RESET_I830</dfn>			(1&lt;&lt;6)</u></td></tr>
<tr><th id="2380">2380</th><td><u>#define  <dfn class="macro" id="_M/DSTATE_PLL_D3_OFF" data-ref="_M/DSTATE_PLL_D3_OFF">DSTATE_PLL_D3_OFF</dfn>			(1&lt;&lt;3)</u></td></tr>
<tr><th id="2381">2381</th><td><u>#define  <dfn class="macro" id="_M/DSTATE_GFX_CLOCK_GATING" data-ref="_M/DSTATE_GFX_CLOCK_GATING">DSTATE_GFX_CLOCK_GATING</dfn>		(1&lt;&lt;1)</u></td></tr>
<tr><th id="2382">2382</th><td><u>#define  <dfn class="macro" id="_M/DSTATE_DOT_CLOCK_GATING" data-ref="_M/DSTATE_DOT_CLOCK_GATING">DSTATE_DOT_CLOCK_GATING</dfn>		(1&lt;&lt;0)</u></td></tr>
<tr><th id="2383">2383</th><td><u>#define <dfn class="macro" id="_M/DSPCLK_GATE_D" data-ref="_M/DSPCLK_GATE_D">DSPCLK_GATE_D</dfn>	(dev_priv-&gt;info.display_mmio_offset + 0x6200)</u></td></tr>
<tr><th id="2384">2384</th><td><u># define <dfn class="macro" id="_M/DPUNIT_B_CLOCK_GATE_DISABLE" data-ref="_M/DPUNIT_B_CLOCK_GATE_DISABLE">DPUNIT_B_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 30) /* 965 */</u></td></tr>
<tr><th id="2385">2385</th><td><u># define <dfn class="macro" id="_M/VSUNIT_CLOCK_GATE_DISABLE" data-ref="_M/VSUNIT_CLOCK_GATE_DISABLE">VSUNIT_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 29) /* 965 */</u></td></tr>
<tr><th id="2386">2386</th><td><u># define <dfn class="macro" id="_M/VRHUNIT_CLOCK_GATE_DISABLE" data-ref="_M/VRHUNIT_CLOCK_GATE_DISABLE">VRHUNIT_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 28) /* 965 */</u></td></tr>
<tr><th id="2387">2387</th><td><u># define <dfn class="macro" id="_M/VRDUNIT_CLOCK_GATE_DISABLE" data-ref="_M/VRDUNIT_CLOCK_GATE_DISABLE">VRDUNIT_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 27) /* 965 */</u></td></tr>
<tr><th id="2388">2388</th><td><u># define <dfn class="macro" id="_M/AUDUNIT_CLOCK_GATE_DISABLE" data-ref="_M/AUDUNIT_CLOCK_GATE_DISABLE">AUDUNIT_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 26) /* 965 */</u></td></tr>
<tr><th id="2389">2389</th><td><u># define <dfn class="macro" id="_M/DPUNIT_A_CLOCK_GATE_DISABLE" data-ref="_M/DPUNIT_A_CLOCK_GATE_DISABLE">DPUNIT_A_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 25) /* 965 */</u></td></tr>
<tr><th id="2390">2390</th><td><u># define <dfn class="macro" id="_M/DPCUNIT_CLOCK_GATE_DISABLE" data-ref="_M/DPCUNIT_CLOCK_GATE_DISABLE">DPCUNIT_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 24) /* 965 */</u></td></tr>
<tr><th id="2391">2391</th><td><u># define <dfn class="macro" id="_M/TVRUNIT_CLOCK_GATE_DISABLE" data-ref="_M/TVRUNIT_CLOCK_GATE_DISABLE">TVRUNIT_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 23) /* 915-945 */</u></td></tr>
<tr><th id="2392">2392</th><td><u># define <dfn class="macro" id="_M/TVCUNIT_CLOCK_GATE_DISABLE" data-ref="_M/TVCUNIT_CLOCK_GATE_DISABLE">TVCUNIT_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 22) /* 915-945 */</u></td></tr>
<tr><th id="2393">2393</th><td><u># define <dfn class="macro" id="_M/TVFUNIT_CLOCK_GATE_DISABLE" data-ref="_M/TVFUNIT_CLOCK_GATE_DISABLE">TVFUNIT_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 21) /* 915-945 */</u></td></tr>
<tr><th id="2394">2394</th><td><u># define <dfn class="macro" id="_M/TVEUNIT_CLOCK_GATE_DISABLE" data-ref="_M/TVEUNIT_CLOCK_GATE_DISABLE">TVEUNIT_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 20) /* 915-945 */</u></td></tr>
<tr><th id="2395">2395</th><td><u># define <dfn class="macro" id="_M/DVSUNIT_CLOCK_GATE_DISABLE" data-ref="_M/DVSUNIT_CLOCK_GATE_DISABLE">DVSUNIT_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 19) /* 915-945 */</u></td></tr>
<tr><th id="2396">2396</th><td><u># define <dfn class="macro" id="_M/DSSUNIT_CLOCK_GATE_DISABLE" data-ref="_M/DSSUNIT_CLOCK_GATE_DISABLE">DSSUNIT_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 18) /* 915-945 */</u></td></tr>
<tr><th id="2397">2397</th><td><u># define <dfn class="macro" id="_M/DDBUNIT_CLOCK_GATE_DISABLE" data-ref="_M/DDBUNIT_CLOCK_GATE_DISABLE">DDBUNIT_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 17) /* 915-945 */</u></td></tr>
<tr><th id="2398">2398</th><td><u># define <dfn class="macro" id="_M/DPRUNIT_CLOCK_GATE_DISABLE" data-ref="_M/DPRUNIT_CLOCK_GATE_DISABLE">DPRUNIT_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 16) /* 915-945 */</u></td></tr>
<tr><th id="2399">2399</th><td><u># define <dfn class="macro" id="_M/DPFUNIT_CLOCK_GATE_DISABLE" data-ref="_M/DPFUNIT_CLOCK_GATE_DISABLE">DPFUNIT_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 15) /* 915-945 */</u></td></tr>
<tr><th id="2400">2400</th><td><u># define <dfn class="macro" id="_M/DPBMUNIT_CLOCK_GATE_DISABLE" data-ref="_M/DPBMUNIT_CLOCK_GATE_DISABLE">DPBMUNIT_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 14) /* 915-945 */</u></td></tr>
<tr><th id="2401">2401</th><td><u># define <dfn class="macro" id="_M/DPLSUNIT_CLOCK_GATE_DISABLE" data-ref="_M/DPLSUNIT_CLOCK_GATE_DISABLE">DPLSUNIT_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 13) /* 915-945 */</u></td></tr>
<tr><th id="2402">2402</th><td><u># define <dfn class="macro" id="_M/DPLUNIT_CLOCK_GATE_DISABLE" data-ref="_M/DPLUNIT_CLOCK_GATE_DISABLE">DPLUNIT_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 12) /* 915-945 */</u></td></tr>
<tr><th id="2403">2403</th><td><u># define <dfn class="macro" id="_M/DPOUNIT_CLOCK_GATE_DISABLE" data-ref="_M/DPOUNIT_CLOCK_GATE_DISABLE">DPOUNIT_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 11)</u></td></tr>
<tr><th id="2404">2404</th><td><u># define <dfn class="macro" id="_M/DPBUNIT_CLOCK_GATE_DISABLE" data-ref="_M/DPBUNIT_CLOCK_GATE_DISABLE">DPBUNIT_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 10)</u></td></tr>
<tr><th id="2405">2405</th><td><u># define <dfn class="macro" id="_M/DCUNIT_CLOCK_GATE_DISABLE" data-ref="_M/DCUNIT_CLOCK_GATE_DISABLE">DCUNIT_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 9)</u></td></tr>
<tr><th id="2406">2406</th><td><u># define <dfn class="macro" id="_M/DPUNIT_CLOCK_GATE_DISABLE" data-ref="_M/DPUNIT_CLOCK_GATE_DISABLE">DPUNIT_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="2407">2407</th><td><u># define <dfn class="macro" id="_M/VRUNIT_CLOCK_GATE_DISABLE" data-ref="_M/VRUNIT_CLOCK_GATE_DISABLE">VRUNIT_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 7) /* 915+: reserved */</u></td></tr>
<tr><th id="2408">2408</th><td><u># define <dfn class="macro" id="_M/OVHUNIT_CLOCK_GATE_DISABLE" data-ref="_M/OVHUNIT_CLOCK_GATE_DISABLE">OVHUNIT_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 6) /* 830-865 */</u></td></tr>
<tr><th id="2409">2409</th><td><u># define <dfn class="macro" id="_M/DPIOUNIT_CLOCK_GATE_DISABLE" data-ref="_M/DPIOUNIT_CLOCK_GATE_DISABLE">DPIOUNIT_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 6) /* 915-945 */</u></td></tr>
<tr><th id="2410">2410</th><td><u># define <dfn class="macro" id="_M/OVFUNIT_CLOCK_GATE_DISABLE" data-ref="_M/OVFUNIT_CLOCK_GATE_DISABLE">OVFUNIT_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="2411">2411</th><td><u># define <dfn class="macro" id="_M/OVBUNIT_CLOCK_GATE_DISABLE" data-ref="_M/OVBUNIT_CLOCK_GATE_DISABLE">OVBUNIT_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="2412">2412</th><td><i>/*</i></td></tr>
<tr><th id="2413">2413</th><td><i> * This bit must be set on the 830 to prevent hangs when turning off the</i></td></tr>
<tr><th id="2414">2414</th><td><i> * overlay scaler.</i></td></tr>
<tr><th id="2415">2415</th><td><i> */</i></td></tr>
<tr><th id="2416">2416</th><td><u># define <dfn class="macro" id="_M/OVRUNIT_CLOCK_GATE_DISABLE" data-ref="_M/OVRUNIT_CLOCK_GATE_DISABLE">OVRUNIT_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="2417">2417</th><td><u># define <dfn class="macro" id="_M/OVCUNIT_CLOCK_GATE_DISABLE" data-ref="_M/OVCUNIT_CLOCK_GATE_DISABLE">OVCUNIT_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="2418">2418</th><td><u># define <dfn class="macro" id="_M/OVUUNIT_CLOCK_GATE_DISABLE" data-ref="_M/OVUUNIT_CLOCK_GATE_DISABLE">OVUUNIT_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="2419">2419</th><td><u># define <dfn class="macro" id="_M/ZVUNIT_CLOCK_GATE_DISABLE" data-ref="_M/ZVUNIT_CLOCK_GATE_DISABLE">ZVUNIT_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 0) /* 830 */</u></td></tr>
<tr><th id="2420">2420</th><td><u># define <dfn class="macro" id="_M/OVLUNIT_CLOCK_GATE_DISABLE" data-ref="_M/OVLUNIT_CLOCK_GATE_DISABLE">OVLUNIT_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 0) /* 845,865 */</u></td></tr>
<tr><th id="2421">2421</th><td></td></tr>
<tr><th id="2422">2422</th><td><u>#define <dfn class="macro" id="_M/RENCLK_GATE_D1" data-ref="_M/RENCLK_GATE_D1">RENCLK_GATE_D1</dfn>		0x6204</u></td></tr>
<tr><th id="2423">2423</th><td><u># define <dfn class="macro" id="_M/BLITTER_CLOCK_GATE_DISABLE" data-ref="_M/BLITTER_CLOCK_GATE_DISABLE">BLITTER_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 13) /* 945GM only */</u></td></tr>
<tr><th id="2424">2424</th><td><u># define <dfn class="macro" id="_M/MPEG_CLOCK_GATE_DISABLE" data-ref="_M/MPEG_CLOCK_GATE_DISABLE">MPEG_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 12) /* 945GM only */</u></td></tr>
<tr><th id="2425">2425</th><td><u># define <dfn class="macro" id="_M/PC_FE_CLOCK_GATE_DISABLE" data-ref="_M/PC_FE_CLOCK_GATE_DISABLE">PC_FE_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 11)</u></td></tr>
<tr><th id="2426">2426</th><td><u># define <dfn class="macro" id="_M/PC_BE_CLOCK_GATE_DISABLE" data-ref="_M/PC_BE_CLOCK_GATE_DISABLE">PC_BE_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 10)</u></td></tr>
<tr><th id="2427">2427</th><td><u># define <dfn class="macro" id="_M/WINDOWER_CLOCK_GATE_DISABLE" data-ref="_M/WINDOWER_CLOCK_GATE_DISABLE">WINDOWER_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 9)</u></td></tr>
<tr><th id="2428">2428</th><td><u># define <dfn class="macro" id="_M/INTERPOLATOR_CLOCK_GATE_DISABLE" data-ref="_M/INTERPOLATOR_CLOCK_GATE_DISABLE">INTERPOLATOR_CLOCK_GATE_DISABLE</dfn>	(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="2429">2429</th><td><u># define <dfn class="macro" id="_M/COLOR_CALCULATOR_CLOCK_GATE_DISABLE" data-ref="_M/COLOR_CALCULATOR_CLOCK_GATE_DISABLE">COLOR_CALCULATOR_CLOCK_GATE_DISABLE</dfn>	(1 &lt;&lt; 7)</u></td></tr>
<tr><th id="2430">2430</th><td><u># define <dfn class="macro" id="_M/MOTION_COMP_CLOCK_GATE_DISABLE" data-ref="_M/MOTION_COMP_CLOCK_GATE_DISABLE">MOTION_COMP_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 6)</u></td></tr>
<tr><th id="2431">2431</th><td><u># define <dfn class="macro" id="_M/MAG_CLOCK_GATE_DISABLE" data-ref="_M/MAG_CLOCK_GATE_DISABLE">MAG_CLOCK_GATE_DISABLE</dfn>			(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="2432">2432</th><td><i>/* This bit must be unset on 855,865 */</i></td></tr>
<tr><th id="2433">2433</th><td><u># define <dfn class="macro" id="_M/MECI_CLOCK_GATE_DISABLE" data-ref="_M/MECI_CLOCK_GATE_DISABLE">MECI_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="2434">2434</th><td><u># define <dfn class="macro" id="_M/DCMP_CLOCK_GATE_DISABLE" data-ref="_M/DCMP_CLOCK_GATE_DISABLE">DCMP_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="2435">2435</th><td><u># define <dfn class="macro" id="_M/MEC_CLOCK_GATE_DISABLE" data-ref="_M/MEC_CLOCK_GATE_DISABLE">MEC_CLOCK_GATE_DISABLE</dfn>			(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="2436">2436</th><td><u># define <dfn class="macro" id="_M/MECO_CLOCK_GATE_DISABLE" data-ref="_M/MECO_CLOCK_GATE_DISABLE">MECO_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="2437">2437</th><td><i>/* This bit must be set on 855,865. */</i></td></tr>
<tr><th id="2438">2438</th><td><u># define <dfn class="macro" id="_M/SV_CLOCK_GATE_DISABLE" data-ref="_M/SV_CLOCK_GATE_DISABLE">SV_CLOCK_GATE_DISABLE</dfn>			(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="2439">2439</th><td><u># define <dfn class="macro" id="_M/I915_MPEG_CLOCK_GATE_DISABLE" data-ref="_M/I915_MPEG_CLOCK_GATE_DISABLE">I915_MPEG_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 16)</u></td></tr>
<tr><th id="2440">2440</th><td><u># define <dfn class="macro" id="_M/I915_VLD_IP_PR_CLOCK_GATE_DISABLE" data-ref="_M/I915_VLD_IP_PR_CLOCK_GATE_DISABLE">I915_VLD_IP_PR_CLOCK_GATE_DISABLE</dfn>	(1 &lt;&lt; 15)</u></td></tr>
<tr><th id="2441">2441</th><td><u># define <dfn class="macro" id="_M/I915_MOTION_COMP_CLOCK_GATE_DISABLE" data-ref="_M/I915_MOTION_COMP_CLOCK_GATE_DISABLE">I915_MOTION_COMP_CLOCK_GATE_DISABLE</dfn>	(1 &lt;&lt; 14)</u></td></tr>
<tr><th id="2442">2442</th><td><u># define <dfn class="macro" id="_M/I915_BD_BF_CLOCK_GATE_DISABLE" data-ref="_M/I915_BD_BF_CLOCK_GATE_DISABLE">I915_BD_BF_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 13)</u></td></tr>
<tr><th id="2443">2443</th><td><u># define <dfn class="macro" id="_M/I915_SF_SE_CLOCK_GATE_DISABLE" data-ref="_M/I915_SF_SE_CLOCK_GATE_DISABLE">I915_SF_SE_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 12)</u></td></tr>
<tr><th id="2444">2444</th><td><u># define <dfn class="macro" id="_M/I915_WM_CLOCK_GATE_DISABLE" data-ref="_M/I915_WM_CLOCK_GATE_DISABLE">I915_WM_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 11)</u></td></tr>
<tr><th id="2445">2445</th><td><u># define <dfn class="macro" id="_M/I915_IZ_CLOCK_GATE_DISABLE" data-ref="_M/I915_IZ_CLOCK_GATE_DISABLE">I915_IZ_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 10)</u></td></tr>
<tr><th id="2446">2446</th><td><u># define <dfn class="macro" id="_M/I915_PI_CLOCK_GATE_DISABLE" data-ref="_M/I915_PI_CLOCK_GATE_DISABLE">I915_PI_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 9)</u></td></tr>
<tr><th id="2447">2447</th><td><u># define <dfn class="macro" id="_M/I915_DI_CLOCK_GATE_DISABLE" data-ref="_M/I915_DI_CLOCK_GATE_DISABLE">I915_DI_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="2448">2448</th><td><u># define <dfn class="macro" id="_M/I915_SH_SV_CLOCK_GATE_DISABLE" data-ref="_M/I915_SH_SV_CLOCK_GATE_DISABLE">I915_SH_SV_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 7)</u></td></tr>
<tr><th id="2449">2449</th><td><u># define <dfn class="macro" id="_M/I915_PL_DG_QC_FT_CLOCK_GATE_DISABLE" data-ref="_M/I915_PL_DG_QC_FT_CLOCK_GATE_DISABLE">I915_PL_DG_QC_FT_CLOCK_GATE_DISABLE</dfn>	(1 &lt;&lt; 6)</u></td></tr>
<tr><th id="2450">2450</th><td><u># define <dfn class="macro" id="_M/I915_SC_CLOCK_GATE_DISABLE" data-ref="_M/I915_SC_CLOCK_GATE_DISABLE">I915_SC_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="2451">2451</th><td><u># define <dfn class="macro" id="_M/I915_FL_CLOCK_GATE_DISABLE" data-ref="_M/I915_FL_CLOCK_GATE_DISABLE">I915_FL_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="2452">2452</th><td><u># define <dfn class="macro" id="_M/I915_DM_CLOCK_GATE_DISABLE" data-ref="_M/I915_DM_CLOCK_GATE_DISABLE">I915_DM_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="2453">2453</th><td><u># define <dfn class="macro" id="_M/I915_PS_CLOCK_GATE_DISABLE" data-ref="_M/I915_PS_CLOCK_GATE_DISABLE">I915_PS_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="2454">2454</th><td><u># define <dfn class="macro" id="_M/I915_CC_CLOCK_GATE_DISABLE" data-ref="_M/I915_CC_CLOCK_GATE_DISABLE">I915_CC_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="2455">2455</th><td><u># define <dfn class="macro" id="_M/I915_BY_CLOCK_GATE_DISABLE" data-ref="_M/I915_BY_CLOCK_GATE_DISABLE">I915_BY_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="2456">2456</th><td></td></tr>
<tr><th id="2457">2457</th><td><u># define <dfn class="macro" id="_M/I965_RCZ_CLOCK_GATE_DISABLE" data-ref="_M/I965_RCZ_CLOCK_GATE_DISABLE">I965_RCZ_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 30)</u></td></tr>
<tr><th id="2458">2458</th><td><i>/* This bit must always be set on 965G/965GM */</i></td></tr>
<tr><th id="2459">2459</th><td><u># define <dfn class="macro" id="_M/I965_RCC_CLOCK_GATE_DISABLE" data-ref="_M/I965_RCC_CLOCK_GATE_DISABLE">I965_RCC_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 29)</u></td></tr>
<tr><th id="2460">2460</th><td><u># define <dfn class="macro" id="_M/I965_RCPB_CLOCK_GATE_DISABLE" data-ref="_M/I965_RCPB_CLOCK_GATE_DISABLE">I965_RCPB_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 28)</u></td></tr>
<tr><th id="2461">2461</th><td><u># define <dfn class="macro" id="_M/I965_DAP_CLOCK_GATE_DISABLE" data-ref="_M/I965_DAP_CLOCK_GATE_DISABLE">I965_DAP_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 27)</u></td></tr>
<tr><th id="2462">2462</th><td><u># define <dfn class="macro" id="_M/I965_ROC_CLOCK_GATE_DISABLE" data-ref="_M/I965_ROC_CLOCK_GATE_DISABLE">I965_ROC_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 26)</u></td></tr>
<tr><th id="2463">2463</th><td><u># define <dfn class="macro" id="_M/I965_GW_CLOCK_GATE_DISABLE" data-ref="_M/I965_GW_CLOCK_GATE_DISABLE">I965_GW_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 25)</u></td></tr>
<tr><th id="2464">2464</th><td><u># define <dfn class="macro" id="_M/I965_TD_CLOCK_GATE_DISABLE" data-ref="_M/I965_TD_CLOCK_GATE_DISABLE">I965_TD_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 24)</u></td></tr>
<tr><th id="2465">2465</th><td><i>/* This bit must always be set on 965G */</i></td></tr>
<tr><th id="2466">2466</th><td><u># define <dfn class="macro" id="_M/I965_ISC_CLOCK_GATE_DISABLE" data-ref="_M/I965_ISC_CLOCK_GATE_DISABLE">I965_ISC_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 23)</u></td></tr>
<tr><th id="2467">2467</th><td><u># define <dfn class="macro" id="_M/I965_IC_CLOCK_GATE_DISABLE" data-ref="_M/I965_IC_CLOCK_GATE_DISABLE">I965_IC_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 22)</u></td></tr>
<tr><th id="2468">2468</th><td><u># define <dfn class="macro" id="_M/I965_EU_CLOCK_GATE_DISABLE" data-ref="_M/I965_EU_CLOCK_GATE_DISABLE">I965_EU_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 21)</u></td></tr>
<tr><th id="2469">2469</th><td><u># define <dfn class="macro" id="_M/I965_IF_CLOCK_GATE_DISABLE" data-ref="_M/I965_IF_CLOCK_GATE_DISABLE">I965_IF_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 20)</u></td></tr>
<tr><th id="2470">2470</th><td><u># define <dfn class="macro" id="_M/I965_TC_CLOCK_GATE_DISABLE" data-ref="_M/I965_TC_CLOCK_GATE_DISABLE">I965_TC_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 19)</u></td></tr>
<tr><th id="2471">2471</th><td><u># define <dfn class="macro" id="_M/I965_SO_CLOCK_GATE_DISABLE" data-ref="_M/I965_SO_CLOCK_GATE_DISABLE">I965_SO_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 17)</u></td></tr>
<tr><th id="2472">2472</th><td><u># define <dfn class="macro" id="_M/I965_FBC_CLOCK_GATE_DISABLE" data-ref="_M/I965_FBC_CLOCK_GATE_DISABLE">I965_FBC_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 16)</u></td></tr>
<tr><th id="2473">2473</th><td><u># define <dfn class="macro" id="_M/I965_MARI_CLOCK_GATE_DISABLE" data-ref="_M/I965_MARI_CLOCK_GATE_DISABLE">I965_MARI_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 15)</u></td></tr>
<tr><th id="2474">2474</th><td><u># define <dfn class="macro" id="_M/I965_MASF_CLOCK_GATE_DISABLE" data-ref="_M/I965_MASF_CLOCK_GATE_DISABLE">I965_MASF_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 14)</u></td></tr>
<tr><th id="2475">2475</th><td><u># define <dfn class="macro" id="_M/I965_MAWB_CLOCK_GATE_DISABLE" data-ref="_M/I965_MAWB_CLOCK_GATE_DISABLE">I965_MAWB_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 13)</u></td></tr>
<tr><th id="2476">2476</th><td><u># define <dfn class="macro" id="_M/I965_EM_CLOCK_GATE_DISABLE" data-ref="_M/I965_EM_CLOCK_GATE_DISABLE">I965_EM_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 12)</u></td></tr>
<tr><th id="2477">2477</th><td><u># define <dfn class="macro" id="_M/I965_UC_CLOCK_GATE_DISABLE" data-ref="_M/I965_UC_CLOCK_GATE_DISABLE">I965_UC_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 11)</u></td></tr>
<tr><th id="2478">2478</th><td><u># define <dfn class="macro" id="_M/I965_SI_CLOCK_GATE_DISABLE" data-ref="_M/I965_SI_CLOCK_GATE_DISABLE">I965_SI_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 6)</u></td></tr>
<tr><th id="2479">2479</th><td><u># define <dfn class="macro" id="_M/I965_MT_CLOCK_GATE_DISABLE" data-ref="_M/I965_MT_CLOCK_GATE_DISABLE">I965_MT_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="2480">2480</th><td><u># define <dfn class="macro" id="_M/I965_PL_CLOCK_GATE_DISABLE" data-ref="_M/I965_PL_CLOCK_GATE_DISABLE">I965_PL_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="2481">2481</th><td><u># define <dfn class="macro" id="_M/I965_DG_CLOCK_GATE_DISABLE" data-ref="_M/I965_DG_CLOCK_GATE_DISABLE">I965_DG_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="2482">2482</th><td><u># define <dfn class="macro" id="_M/I965_QC_CLOCK_GATE_DISABLE" data-ref="_M/I965_QC_CLOCK_GATE_DISABLE">I965_QC_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="2483">2483</th><td><u># define <dfn class="macro" id="_M/I965_FT_CLOCK_GATE_DISABLE" data-ref="_M/I965_FT_CLOCK_GATE_DISABLE">I965_FT_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="2484">2484</th><td><u># define <dfn class="macro" id="_M/I965_DM_CLOCK_GATE_DISABLE" data-ref="_M/I965_DM_CLOCK_GATE_DISABLE">I965_DM_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="2485">2485</th><td></td></tr>
<tr><th id="2486">2486</th><td><u>#define <dfn class="macro" id="_M/RENCLK_GATE_D2" data-ref="_M/RENCLK_GATE_D2">RENCLK_GATE_D2</dfn>		0x6208</u></td></tr>
<tr><th id="2487">2487</th><td><u>#define <dfn class="macro" id="_M/VF_UNIT_CLOCK_GATE_DISABLE" data-ref="_M/VF_UNIT_CLOCK_GATE_DISABLE">VF_UNIT_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 9)</u></td></tr>
<tr><th id="2488">2488</th><td><u>#define <dfn class="macro" id="_M/GS_UNIT_CLOCK_GATE_DISABLE" data-ref="_M/GS_UNIT_CLOCK_GATE_DISABLE">GS_UNIT_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 7)</u></td></tr>
<tr><th id="2489">2489</th><td><u>#define <dfn class="macro" id="_M/CL_UNIT_CLOCK_GATE_DISABLE" data-ref="_M/CL_UNIT_CLOCK_GATE_DISABLE">CL_UNIT_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 6)</u></td></tr>
<tr><th id="2490">2490</th><td></td></tr>
<tr><th id="2491">2491</th><td><u>#define <dfn class="macro" id="_M/VDECCLK_GATE_D" data-ref="_M/VDECCLK_GATE_D">VDECCLK_GATE_D</dfn>		0x620C		/* g4x only */</u></td></tr>
<tr><th id="2492">2492</th><td><u>#define  <dfn class="macro" id="_M/VCP_UNIT_CLOCK_GATE_DISABLE" data-ref="_M/VCP_UNIT_CLOCK_GATE_DISABLE">VCP_UNIT_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="2493">2493</th><td></td></tr>
<tr><th id="2494">2494</th><td><u>#define <dfn class="macro" id="_M/RAMCLK_GATE_D" data-ref="_M/RAMCLK_GATE_D">RAMCLK_GATE_D</dfn>		0x6210		/* CRL only */</u></td></tr>
<tr><th id="2495">2495</th><td><u>#define <dfn class="macro" id="_M/DEUC" data-ref="_M/DEUC">DEUC</dfn>			0x6214          /* CRL only */</u></td></tr>
<tr><th id="2496">2496</th><td></td></tr>
<tr><th id="2497">2497</th><td><u>#define <dfn class="macro" id="_M/FW_BLC_SELF_VLV" data-ref="_M/FW_BLC_SELF_VLV">FW_BLC_SELF_VLV</dfn>		(VLV_DISPLAY_BASE + 0x6500)</u></td></tr>
<tr><th id="2498">2498</th><td><u>#define  <dfn class="macro" id="_M/FW_CSPWRDWNEN" data-ref="_M/FW_CSPWRDWNEN">FW_CSPWRDWNEN</dfn>		(1&lt;&lt;15)</u></td></tr>
<tr><th id="2499">2499</th><td></td></tr>
<tr><th id="2500">2500</th><td><u>#define <dfn class="macro" id="_M/MI_ARB_VLV" data-ref="_M/MI_ARB_VLV">MI_ARB_VLV</dfn>		(VLV_DISPLAY_BASE + 0x6504)</u></td></tr>
<tr><th id="2501">2501</th><td></td></tr>
<tr><th id="2502">2502</th><td><u>#define <dfn class="macro" id="_M/CZCLK_CDCLK_FREQ_RATIO" data-ref="_M/CZCLK_CDCLK_FREQ_RATIO">CZCLK_CDCLK_FREQ_RATIO</dfn>	(VLV_DISPLAY_BASE + 0x6508)</u></td></tr>
<tr><th id="2503">2503</th><td><u>#define   <dfn class="macro" id="_M/CDCLK_FREQ_SHIFT" data-ref="_M/CDCLK_FREQ_SHIFT">CDCLK_FREQ_SHIFT</dfn>	4</u></td></tr>
<tr><th id="2504">2504</th><td><u>#define   <dfn class="macro" id="_M/CDCLK_FREQ_MASK" data-ref="_M/CDCLK_FREQ_MASK">CDCLK_FREQ_MASK</dfn>	(0x1f &lt;&lt; CDCLK_FREQ_SHIFT)</u></td></tr>
<tr><th id="2505">2505</th><td><u>#define   <dfn class="macro" id="_M/CZCLK_FREQ_MASK" data-ref="_M/CZCLK_FREQ_MASK">CZCLK_FREQ_MASK</dfn>	0xf</u></td></tr>
<tr><th id="2506">2506</th><td></td></tr>
<tr><th id="2507">2507</th><td><u>#define <dfn class="macro" id="_M/GCI_CONTROL" data-ref="_M/GCI_CONTROL">GCI_CONTROL</dfn>		(VLV_DISPLAY_BASE + 0x650C)</u></td></tr>
<tr><th id="2508">2508</th><td><u>#define   <dfn class="macro" id="_M/PFI_CREDIT_63" data-ref="_M/PFI_CREDIT_63">PFI_CREDIT_63</dfn>		(9 &lt;&lt; 28)		/* chv only */</u></td></tr>
<tr><th id="2509">2509</th><td><u>#define   <dfn class="macro" id="_M/PFI_CREDIT_31" data-ref="_M/PFI_CREDIT_31">PFI_CREDIT_31</dfn>		(8 &lt;&lt; 28)		/* chv only */</u></td></tr>
<tr><th id="2510">2510</th><td><u>#define   <dfn class="macro" id="_M/PFI_CREDIT" data-ref="_M/PFI_CREDIT">PFI_CREDIT</dfn>(x)		(((x) - 8) &lt;&lt; 28)	/* 8-15 */</u></td></tr>
<tr><th id="2511">2511</th><td><u>#define   <dfn class="macro" id="_M/PFI_CREDIT_RESEND" data-ref="_M/PFI_CREDIT_RESEND">PFI_CREDIT_RESEND</dfn>	(1 &lt;&lt; 27)</u></td></tr>
<tr><th id="2512">2512</th><td><u>#define   <dfn class="macro" id="_M/VGA_FAST_MODE_DISABLE" data-ref="_M/VGA_FAST_MODE_DISABLE">VGA_FAST_MODE_DISABLE</dfn>	(1 &lt;&lt; 14)</u></td></tr>
<tr><th id="2513">2513</th><td></td></tr>
<tr><th id="2514">2514</th><td><u>#define <dfn class="macro" id="_M/GMBUSFREQ_VLV" data-ref="_M/GMBUSFREQ_VLV">GMBUSFREQ_VLV</dfn>		(VLV_DISPLAY_BASE + 0x6510)</u></td></tr>
<tr><th id="2515">2515</th><td></td></tr>
<tr><th id="2516">2516</th><td><i>/*</i></td></tr>
<tr><th id="2517">2517</th><td><i> * Palette regs</i></td></tr>
<tr><th id="2518">2518</th><td><i> */</i></td></tr>
<tr><th id="2519">2519</th><td><u>#define <dfn class="macro" id="_M/PALETTE_A_OFFSET" data-ref="_M/PALETTE_A_OFFSET">PALETTE_A_OFFSET</dfn> 0xa000</u></td></tr>
<tr><th id="2520">2520</th><td><u>#define <dfn class="macro" id="_M/PALETTE_B_OFFSET" data-ref="_M/PALETTE_B_OFFSET">PALETTE_B_OFFSET</dfn> 0xa800</u></td></tr>
<tr><th id="2521">2521</th><td><u>#define <dfn class="macro" id="_M/CHV_PALETTE_C_OFFSET" data-ref="_M/CHV_PALETTE_C_OFFSET">CHV_PALETTE_C_OFFSET</dfn> 0xc000</u></td></tr>
<tr><th id="2522">2522</th><td><u>#define <dfn class="macro" id="_M/PALETTE" data-ref="_M/PALETTE">PALETTE</dfn>(pipe, i) (dev_priv-&gt;info.palette_offsets[pipe] + \</u></td></tr>
<tr><th id="2523">2523</th><td><u>			  dev_priv-&gt;info.display_mmio_offset + (i) * 4)</u></td></tr>
<tr><th id="2524">2524</th><td></td></tr>
<tr><th id="2525">2525</th><td><i>/* MCH MMIO space */</i></td></tr>
<tr><th id="2526">2526</th><td></td></tr>
<tr><th id="2527">2527</th><td><i>/*</i></td></tr>
<tr><th id="2528">2528</th><td><i> * MCHBAR mirror.</i></td></tr>
<tr><th id="2529">2529</th><td><i> *</i></td></tr>
<tr><th id="2530">2530</th><td><i> * This mirrors the MCHBAR MMIO space whose location is determined by</i></td></tr>
<tr><th id="2531">2531</th><td><i> * device 0 function 0's pci config register 0x44 or 0x48 and matches it in</i></td></tr>
<tr><th id="2532">2532</th><td><i> * every way.  It is not accessible from the CP register read instructions.</i></td></tr>
<tr><th id="2533">2533</th><td><i> *</i></td></tr>
<tr><th id="2534">2534</th><td><i> * Starting from Haswell, you can't write registers using the MCHBAR mirror,</i></td></tr>
<tr><th id="2535">2535</th><td><i> * just read.</i></td></tr>
<tr><th id="2536">2536</th><td><i> */</i></td></tr>
<tr><th id="2537">2537</th><td><u>#define <dfn class="macro" id="_M/MCHBAR_MIRROR_BASE" data-ref="_M/MCHBAR_MIRROR_BASE">MCHBAR_MIRROR_BASE</dfn>	0x10000</u></td></tr>
<tr><th id="2538">2538</th><td></td></tr>
<tr><th id="2539">2539</th><td><u>#define <dfn class="macro" id="_M/MCHBAR_MIRROR_BASE_SNB" data-ref="_M/MCHBAR_MIRROR_BASE_SNB">MCHBAR_MIRROR_BASE_SNB</dfn>	0x140000</u></td></tr>
<tr><th id="2540">2540</th><td></td></tr>
<tr><th id="2541">2541</th><td><u>#define <dfn class="macro" id="_M/CTG_STOLEN_RESERVED" data-ref="_M/CTG_STOLEN_RESERVED">CTG_STOLEN_RESERVED</dfn>		(MCHBAR_MIRROR_BASE + 0x34)</u></td></tr>
<tr><th id="2542">2542</th><td><u>#define <dfn class="macro" id="_M/ELK_STOLEN_RESERVED" data-ref="_M/ELK_STOLEN_RESERVED">ELK_STOLEN_RESERVED</dfn>		(MCHBAR_MIRROR_BASE + 0x48)</u></td></tr>
<tr><th id="2543">2543</th><td><u>#define <dfn class="macro" id="_M/G4X_STOLEN_RESERVED_ADDR1_MASK" data-ref="_M/G4X_STOLEN_RESERVED_ADDR1_MASK">G4X_STOLEN_RESERVED_ADDR1_MASK</dfn>	(0xFFFF &lt;&lt; 16)</u></td></tr>
<tr><th id="2544">2544</th><td><u>#define <dfn class="macro" id="_M/G4X_STOLEN_RESERVED_ADDR2_MASK" data-ref="_M/G4X_STOLEN_RESERVED_ADDR2_MASK">G4X_STOLEN_RESERVED_ADDR2_MASK</dfn>	(0xFFF &lt;&lt; 4)</u></td></tr>
<tr><th id="2545">2545</th><td></td></tr>
<tr><th id="2546">2546</th><td><i>/* Memory controller frequency in MCHBAR for Haswell (possible SNB+) */</i></td></tr>
<tr><th id="2547">2547</th><td><u>#define <dfn class="macro" id="_M/DCLK" data-ref="_M/DCLK">DCLK</dfn> (MCHBAR_MIRROR_BASE_SNB + 0x5e04)</u></td></tr>
<tr><th id="2548">2548</th><td></td></tr>
<tr><th id="2549">2549</th><td><i>/* 915-945 and GM965 MCH register controlling DRAM channel access */</i></td></tr>
<tr><th id="2550">2550</th><td><u>#define <dfn class="macro" id="_M/DCC" data-ref="_M/DCC">DCC</dfn>			0x10200</u></td></tr>
<tr><th id="2551">2551</th><td><u>#define <dfn class="macro" id="_M/DCC_ADDRESSING_MODE_SINGLE_CHANNEL" data-ref="_M/DCC_ADDRESSING_MODE_SINGLE_CHANNEL">DCC_ADDRESSING_MODE_SINGLE_CHANNEL</dfn>		(0 &lt;&lt; 0)</u></td></tr>
<tr><th id="2552">2552</th><td><u>#define <dfn class="macro" id="_M/DCC_ADDRESSING_MODE_DUAL_CHANNEL_ASYMMETRIC" data-ref="_M/DCC_ADDRESSING_MODE_DUAL_CHANNEL_ASYMMETRIC">DCC_ADDRESSING_MODE_DUAL_CHANNEL_ASYMMETRIC</dfn>	(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="2553">2553</th><td><u>#define <dfn class="macro" id="_M/DCC_ADDRESSING_MODE_DUAL_CHANNEL_INTERLEAVED" data-ref="_M/DCC_ADDRESSING_MODE_DUAL_CHANNEL_INTERLEAVED">DCC_ADDRESSING_MODE_DUAL_CHANNEL_INTERLEAVED</dfn>	(2 &lt;&lt; 0)</u></td></tr>
<tr><th id="2554">2554</th><td><u>#define <dfn class="macro" id="_M/DCC_ADDRESSING_MODE_MASK" data-ref="_M/DCC_ADDRESSING_MODE_MASK">DCC_ADDRESSING_MODE_MASK</dfn>			(3 &lt;&lt; 0)</u></td></tr>
<tr><th id="2555">2555</th><td><u>#define <dfn class="macro" id="_M/DCC_CHANNEL_XOR_DISABLE" data-ref="_M/DCC_CHANNEL_XOR_DISABLE">DCC_CHANNEL_XOR_DISABLE</dfn>				(1 &lt;&lt; 10)</u></td></tr>
<tr><th id="2556">2556</th><td><u>#define <dfn class="macro" id="_M/DCC_CHANNEL_XOR_BIT_17" data-ref="_M/DCC_CHANNEL_XOR_BIT_17">DCC_CHANNEL_XOR_BIT_17</dfn>				(1 &lt;&lt; 9)</u></td></tr>
<tr><th id="2557">2557</th><td><u>#define <dfn class="macro" id="_M/DCC2" data-ref="_M/DCC2">DCC2</dfn>			0x10204</u></td></tr>
<tr><th id="2558">2558</th><td><u>#define <dfn class="macro" id="_M/DCC2_MODIFIED_ENHANCED_DISABLE" data-ref="_M/DCC2_MODIFIED_ENHANCED_DISABLE">DCC2_MODIFIED_ENHANCED_DISABLE</dfn>			(1 &lt;&lt; 20)</u></td></tr>
<tr><th id="2559">2559</th><td></td></tr>
<tr><th id="2560">2560</th><td><i>/* Pineview MCH register contains DDR3 setting */</i></td></tr>
<tr><th id="2561">2561</th><td><u>#define <dfn class="macro" id="_M/CSHRDDR3CTL" data-ref="_M/CSHRDDR3CTL">CSHRDDR3CTL</dfn>            0x101a8</u></td></tr>
<tr><th id="2562">2562</th><td><u>#define <dfn class="macro" id="_M/CSHRDDR3CTL_DDR3" data-ref="_M/CSHRDDR3CTL_DDR3">CSHRDDR3CTL_DDR3</dfn>       (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="2563">2563</th><td></td></tr>
<tr><th id="2564">2564</th><td><i>/* 965 MCH register controlling DRAM channel configuration */</i></td></tr>
<tr><th id="2565">2565</th><td><u>#define <dfn class="macro" id="_M/C0DRB3" data-ref="_M/C0DRB3">C0DRB3</dfn>			0x10206</u></td></tr>
<tr><th id="2566">2566</th><td><u>#define <dfn class="macro" id="_M/C1DRB3" data-ref="_M/C1DRB3">C1DRB3</dfn>			0x10606</u></td></tr>
<tr><th id="2567">2567</th><td></td></tr>
<tr><th id="2568">2568</th><td><i>/* snb MCH registers for reading the DRAM channel configuration */</i></td></tr>
<tr><th id="2569">2569</th><td><u>#define <dfn class="macro" id="_M/MAD_DIMM_C0" data-ref="_M/MAD_DIMM_C0">MAD_DIMM_C0</dfn>			(MCHBAR_MIRROR_BASE_SNB + 0x5004)</u></td></tr>
<tr><th id="2570">2570</th><td><u>#define <dfn class="macro" id="_M/MAD_DIMM_C1" data-ref="_M/MAD_DIMM_C1">MAD_DIMM_C1</dfn>			(MCHBAR_MIRROR_BASE_SNB + 0x5008)</u></td></tr>
<tr><th id="2571">2571</th><td><u>#define <dfn class="macro" id="_M/MAD_DIMM_C2" data-ref="_M/MAD_DIMM_C2">MAD_DIMM_C2</dfn>			(MCHBAR_MIRROR_BASE_SNB + 0x500C)</u></td></tr>
<tr><th id="2572">2572</th><td><u>#define   <dfn class="macro" id="_M/MAD_DIMM_ECC_MASK" data-ref="_M/MAD_DIMM_ECC_MASK">MAD_DIMM_ECC_MASK</dfn>		(0x3 &lt;&lt; 24)</u></td></tr>
<tr><th id="2573">2573</th><td><u>#define   <dfn class="macro" id="_M/MAD_DIMM_ECC_OFF" data-ref="_M/MAD_DIMM_ECC_OFF">MAD_DIMM_ECC_OFF</dfn>		(0x0 &lt;&lt; 24)</u></td></tr>
<tr><th id="2574">2574</th><td><u>#define   <dfn class="macro" id="_M/MAD_DIMM_ECC_IO_ON_LOGIC_OFF" data-ref="_M/MAD_DIMM_ECC_IO_ON_LOGIC_OFF">MAD_DIMM_ECC_IO_ON_LOGIC_OFF</dfn>	(0x1 &lt;&lt; 24)</u></td></tr>
<tr><th id="2575">2575</th><td><u>#define   <dfn class="macro" id="_M/MAD_DIMM_ECC_IO_OFF_LOGIC_ON" data-ref="_M/MAD_DIMM_ECC_IO_OFF_LOGIC_ON">MAD_DIMM_ECC_IO_OFF_LOGIC_ON</dfn>	(0x2 &lt;&lt; 24)</u></td></tr>
<tr><th id="2576">2576</th><td><u>#define   <dfn class="macro" id="_M/MAD_DIMM_ECC_ON" data-ref="_M/MAD_DIMM_ECC_ON">MAD_DIMM_ECC_ON</dfn>		(0x3 &lt;&lt; 24)</u></td></tr>
<tr><th id="2577">2577</th><td><u>#define   <dfn class="macro" id="_M/MAD_DIMM_ENH_INTERLEAVE" data-ref="_M/MAD_DIMM_ENH_INTERLEAVE">MAD_DIMM_ENH_INTERLEAVE</dfn>	(0x1 &lt;&lt; 22)</u></td></tr>
<tr><th id="2578">2578</th><td><u>#define   <dfn class="macro" id="_M/MAD_DIMM_RANK_INTERLEAVE" data-ref="_M/MAD_DIMM_RANK_INTERLEAVE">MAD_DIMM_RANK_INTERLEAVE</dfn>	(0x1 &lt;&lt; 21)</u></td></tr>
<tr><th id="2579">2579</th><td><u>#define   <dfn class="macro" id="_M/MAD_DIMM_B_WIDTH_X16" data-ref="_M/MAD_DIMM_B_WIDTH_X16">MAD_DIMM_B_WIDTH_X16</dfn>		(0x1 &lt;&lt; 20) /* X8 chips if unset */</u></td></tr>
<tr><th id="2580">2580</th><td><u>#define   <dfn class="macro" id="_M/MAD_DIMM_A_WIDTH_X16" data-ref="_M/MAD_DIMM_A_WIDTH_X16">MAD_DIMM_A_WIDTH_X16</dfn>		(0x1 &lt;&lt; 19) /* X8 chips if unset */</u></td></tr>
<tr><th id="2581">2581</th><td><u>#define   <dfn class="macro" id="_M/MAD_DIMM_B_DUAL_RANK" data-ref="_M/MAD_DIMM_B_DUAL_RANK">MAD_DIMM_B_DUAL_RANK</dfn>		(0x1 &lt;&lt; 18)</u></td></tr>
<tr><th id="2582">2582</th><td><u>#define   <dfn class="macro" id="_M/MAD_DIMM_A_DUAL_RANK" data-ref="_M/MAD_DIMM_A_DUAL_RANK">MAD_DIMM_A_DUAL_RANK</dfn>		(0x1 &lt;&lt; 17)</u></td></tr>
<tr><th id="2583">2583</th><td><u>#define   <dfn class="macro" id="_M/MAD_DIMM_A_SELECT" data-ref="_M/MAD_DIMM_A_SELECT">MAD_DIMM_A_SELECT</dfn>		(0x1 &lt;&lt; 16)</u></td></tr>
<tr><th id="2584">2584</th><td><i>/* DIMM sizes are in multiples of 256mb. */</i></td></tr>
<tr><th id="2585">2585</th><td><u>#define   <dfn class="macro" id="_M/MAD_DIMM_B_SIZE_SHIFT" data-ref="_M/MAD_DIMM_B_SIZE_SHIFT">MAD_DIMM_B_SIZE_SHIFT</dfn>		8</u></td></tr>
<tr><th id="2586">2586</th><td><u>#define   <dfn class="macro" id="_M/MAD_DIMM_B_SIZE_MASK" data-ref="_M/MAD_DIMM_B_SIZE_MASK">MAD_DIMM_B_SIZE_MASK</dfn>		(0xff &lt;&lt; MAD_DIMM_B_SIZE_SHIFT)</u></td></tr>
<tr><th id="2587">2587</th><td><u>#define   <dfn class="macro" id="_M/MAD_DIMM_A_SIZE_SHIFT" data-ref="_M/MAD_DIMM_A_SIZE_SHIFT">MAD_DIMM_A_SIZE_SHIFT</dfn>		0</u></td></tr>
<tr><th id="2588">2588</th><td><u>#define   <dfn class="macro" id="_M/MAD_DIMM_A_SIZE_MASK" data-ref="_M/MAD_DIMM_A_SIZE_MASK">MAD_DIMM_A_SIZE_MASK</dfn>		(0xff &lt;&lt; MAD_DIMM_A_SIZE_SHIFT)</u></td></tr>
<tr><th id="2589">2589</th><td></td></tr>
<tr><th id="2590">2590</th><td><i>/* snb MCH registers for priority tuning */</i></td></tr>
<tr><th id="2591">2591</th><td><u>#define <dfn class="macro" id="_M/MCH_SSKPD" data-ref="_M/MCH_SSKPD">MCH_SSKPD</dfn>			(MCHBAR_MIRROR_BASE_SNB + 0x5d10)</u></td></tr>
<tr><th id="2592">2592</th><td><u>#define   <dfn class="macro" id="_M/MCH_SSKPD_WM0_MASK" data-ref="_M/MCH_SSKPD_WM0_MASK">MCH_SSKPD_WM0_MASK</dfn>		0x3f</u></td></tr>
<tr><th id="2593">2593</th><td><u>#define   <dfn class="macro" id="_M/MCH_SSKPD_WM0_VAL" data-ref="_M/MCH_SSKPD_WM0_VAL">MCH_SSKPD_WM0_VAL</dfn>		0xc</u></td></tr>
<tr><th id="2594">2594</th><td></td></tr>
<tr><th id="2595">2595</th><td><u>#define <dfn class="macro" id="_M/MCH_SECP_NRG_STTS" data-ref="_M/MCH_SECP_NRG_STTS">MCH_SECP_NRG_STTS</dfn>		(MCHBAR_MIRROR_BASE_SNB + 0x592c)</u></td></tr>
<tr><th id="2596">2596</th><td></td></tr>
<tr><th id="2597">2597</th><td><i>/* Clocking configuration register */</i></td></tr>
<tr><th id="2598">2598</th><td><u>#define <dfn class="macro" id="_M/CLKCFG" data-ref="_M/CLKCFG">CLKCFG</dfn>			0x10c00</u></td></tr>
<tr><th id="2599">2599</th><td><u>#define <dfn class="macro" id="_M/CLKCFG_FSB_400" data-ref="_M/CLKCFG_FSB_400">CLKCFG_FSB_400</dfn>					(5 &lt;&lt; 0)	/* hrawclk 100 */</u></td></tr>
<tr><th id="2600">2600</th><td><u>#define <dfn class="macro" id="_M/CLKCFG_FSB_533" data-ref="_M/CLKCFG_FSB_533">CLKCFG_FSB_533</dfn>					(1 &lt;&lt; 0)	/* hrawclk 133 */</u></td></tr>
<tr><th id="2601">2601</th><td><u>#define <dfn class="macro" id="_M/CLKCFG_FSB_667" data-ref="_M/CLKCFG_FSB_667">CLKCFG_FSB_667</dfn>					(3 &lt;&lt; 0)	/* hrawclk 166 */</u></td></tr>
<tr><th id="2602">2602</th><td><u>#define <dfn class="macro" id="_M/CLKCFG_FSB_800" data-ref="_M/CLKCFG_FSB_800">CLKCFG_FSB_800</dfn>					(2 &lt;&lt; 0)	/* hrawclk 200 */</u></td></tr>
<tr><th id="2603">2603</th><td><u>#define <dfn class="macro" id="_M/CLKCFG_FSB_1067" data-ref="_M/CLKCFG_FSB_1067">CLKCFG_FSB_1067</dfn>					(6 &lt;&lt; 0)	/* hrawclk 266 */</u></td></tr>
<tr><th id="2604">2604</th><td><u>#define <dfn class="macro" id="_M/CLKCFG_FSB_1333" data-ref="_M/CLKCFG_FSB_1333">CLKCFG_FSB_1333</dfn>					(7 &lt;&lt; 0)	/* hrawclk 333 */</u></td></tr>
<tr><th id="2605">2605</th><td><i>/* Note, below two are guess */</i></td></tr>
<tr><th id="2606">2606</th><td><u>#define <dfn class="macro" id="_M/CLKCFG_FSB_1600" data-ref="_M/CLKCFG_FSB_1600">CLKCFG_FSB_1600</dfn>					(4 &lt;&lt; 0)	/* hrawclk 400 */</u></td></tr>
<tr><th id="2607">2607</th><td><u>#define <dfn class="macro" id="_M/CLKCFG_FSB_1600_ALT" data-ref="_M/CLKCFG_FSB_1600_ALT">CLKCFG_FSB_1600_ALT</dfn>				(0 &lt;&lt; 0)	/* hrawclk 400 */</u></td></tr>
<tr><th id="2608">2608</th><td><u>#define <dfn class="macro" id="_M/CLKCFG_FSB_MASK" data-ref="_M/CLKCFG_FSB_MASK">CLKCFG_FSB_MASK</dfn>					(7 &lt;&lt; 0)</u></td></tr>
<tr><th id="2609">2609</th><td><u>#define <dfn class="macro" id="_M/CLKCFG_MEM_533" data-ref="_M/CLKCFG_MEM_533">CLKCFG_MEM_533</dfn>					(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="2610">2610</th><td><u>#define <dfn class="macro" id="_M/CLKCFG_MEM_667" data-ref="_M/CLKCFG_MEM_667">CLKCFG_MEM_667</dfn>					(2 &lt;&lt; 4)</u></td></tr>
<tr><th id="2611">2611</th><td><u>#define <dfn class="macro" id="_M/CLKCFG_MEM_800" data-ref="_M/CLKCFG_MEM_800">CLKCFG_MEM_800</dfn>					(3 &lt;&lt; 4)</u></td></tr>
<tr><th id="2612">2612</th><td><u>#define <dfn class="macro" id="_M/CLKCFG_MEM_MASK" data-ref="_M/CLKCFG_MEM_MASK">CLKCFG_MEM_MASK</dfn>					(7 &lt;&lt; 4)</u></td></tr>
<tr><th id="2613">2613</th><td></td></tr>
<tr><th id="2614">2614</th><td><u>#define <dfn class="macro" id="_M/HPLLVCO" data-ref="_M/HPLLVCO">HPLLVCO</dfn>                 (MCHBAR_MIRROR_BASE + 0xc38)</u></td></tr>
<tr><th id="2615">2615</th><td><u>#define <dfn class="macro" id="_M/HPLLVCO_MOBILE" data-ref="_M/HPLLVCO_MOBILE">HPLLVCO_MOBILE</dfn>          (MCHBAR_MIRROR_BASE + 0xc0f)</u></td></tr>
<tr><th id="2616">2616</th><td></td></tr>
<tr><th id="2617">2617</th><td><u>#define <dfn class="macro" id="_M/TSC1" data-ref="_M/TSC1">TSC1</dfn>			0x11001</u></td></tr>
<tr><th id="2618">2618</th><td><u>#define   <dfn class="macro" id="_M/TSE" data-ref="_M/TSE">TSE</dfn>			(1&lt;&lt;0)</u></td></tr>
<tr><th id="2619">2619</th><td><u>#define <dfn class="macro" id="_M/TR1" data-ref="_M/TR1">TR1</dfn>			0x11006</u></td></tr>
<tr><th id="2620">2620</th><td><u>#define <dfn class="macro" id="_M/TSFS" data-ref="_M/TSFS">TSFS</dfn>			0x11020</u></td></tr>
<tr><th id="2621">2621</th><td><u>#define   <dfn class="macro" id="_M/TSFS_SLOPE_MASK" data-ref="_M/TSFS_SLOPE_MASK">TSFS_SLOPE_MASK</dfn>	0x0000ff00</u></td></tr>
<tr><th id="2622">2622</th><td><u>#define   <dfn class="macro" id="_M/TSFS_SLOPE_SHIFT" data-ref="_M/TSFS_SLOPE_SHIFT">TSFS_SLOPE_SHIFT</dfn>	8</u></td></tr>
<tr><th id="2623">2623</th><td><u>#define   <dfn class="macro" id="_M/TSFS_INTR_MASK" data-ref="_M/TSFS_INTR_MASK">TSFS_INTR_MASK</dfn>	0x000000ff</u></td></tr>
<tr><th id="2624">2624</th><td></td></tr>
<tr><th id="2625">2625</th><td><u>#define <dfn class="macro" id="_M/CRSTANDVID" data-ref="_M/CRSTANDVID">CRSTANDVID</dfn>		0x11100</u></td></tr>
<tr><th id="2626">2626</th><td><u>#define <dfn class="macro" id="_M/PXVFREQ" data-ref="_M/PXVFREQ">PXVFREQ</dfn>(i)		(0x11110 + (i) * 4) /* P[0-15]VIDFREQ (0x1114c) (Ironlake) */</u></td></tr>
<tr><th id="2627">2627</th><td><u>#define   <dfn class="macro" id="_M/PXVFREQ_PX_MASK" data-ref="_M/PXVFREQ_PX_MASK">PXVFREQ_PX_MASK</dfn>	0x7f000000</u></td></tr>
<tr><th id="2628">2628</th><td><u>#define   <dfn class="macro" id="_M/PXVFREQ_PX_SHIFT" data-ref="_M/PXVFREQ_PX_SHIFT">PXVFREQ_PX_SHIFT</dfn>	24</u></td></tr>
<tr><th id="2629">2629</th><td><u>#define <dfn class="macro" id="_M/VIDFREQ_BASE" data-ref="_M/VIDFREQ_BASE">VIDFREQ_BASE</dfn>		0x11110</u></td></tr>
<tr><th id="2630">2630</th><td><u>#define <dfn class="macro" id="_M/VIDFREQ1" data-ref="_M/VIDFREQ1">VIDFREQ1</dfn>		0x11110 /* VIDFREQ1-4 (0x1111c) (Cantiga) */</u></td></tr>
<tr><th id="2631">2631</th><td><u>#define <dfn class="macro" id="_M/VIDFREQ2" data-ref="_M/VIDFREQ2">VIDFREQ2</dfn>		0x11114</u></td></tr>
<tr><th id="2632">2632</th><td><u>#define <dfn class="macro" id="_M/VIDFREQ3" data-ref="_M/VIDFREQ3">VIDFREQ3</dfn>		0x11118</u></td></tr>
<tr><th id="2633">2633</th><td><u>#define <dfn class="macro" id="_M/VIDFREQ4" data-ref="_M/VIDFREQ4">VIDFREQ4</dfn>		0x1111c</u></td></tr>
<tr><th id="2634">2634</th><td><u>#define   <dfn class="macro" id="_M/VIDFREQ_P0_MASK" data-ref="_M/VIDFREQ_P0_MASK">VIDFREQ_P0_MASK</dfn>	0x1f000000</u></td></tr>
<tr><th id="2635">2635</th><td><u>#define   <dfn class="macro" id="_M/VIDFREQ_P0_SHIFT" data-ref="_M/VIDFREQ_P0_SHIFT">VIDFREQ_P0_SHIFT</dfn>	24</u></td></tr>
<tr><th id="2636">2636</th><td><u>#define   <dfn class="macro" id="_M/VIDFREQ_P0_CSCLK_MASK" data-ref="_M/VIDFREQ_P0_CSCLK_MASK">VIDFREQ_P0_CSCLK_MASK</dfn>	0x00f00000</u></td></tr>
<tr><th id="2637">2637</th><td><u>#define   <dfn class="macro" id="_M/VIDFREQ_P0_CSCLK_SHIFT" data-ref="_M/VIDFREQ_P0_CSCLK_SHIFT">VIDFREQ_P0_CSCLK_SHIFT</dfn> 20</u></td></tr>
<tr><th id="2638">2638</th><td><u>#define   <dfn class="macro" id="_M/VIDFREQ_P0_CRCLK_MASK" data-ref="_M/VIDFREQ_P0_CRCLK_MASK">VIDFREQ_P0_CRCLK_MASK</dfn>	0x000f0000</u></td></tr>
<tr><th id="2639">2639</th><td><u>#define   <dfn class="macro" id="_M/VIDFREQ_P0_CRCLK_SHIFT" data-ref="_M/VIDFREQ_P0_CRCLK_SHIFT">VIDFREQ_P0_CRCLK_SHIFT</dfn> 16</u></td></tr>
<tr><th id="2640">2640</th><td><u>#define   <dfn class="macro" id="_M/VIDFREQ_P1_MASK" data-ref="_M/VIDFREQ_P1_MASK">VIDFREQ_P1_MASK</dfn>	0x00001f00</u></td></tr>
<tr><th id="2641">2641</th><td><u>#define   <dfn class="macro" id="_M/VIDFREQ_P1_SHIFT" data-ref="_M/VIDFREQ_P1_SHIFT">VIDFREQ_P1_SHIFT</dfn>	8</u></td></tr>
<tr><th id="2642">2642</th><td><u>#define   <dfn class="macro" id="_M/VIDFREQ_P1_CSCLK_MASK" data-ref="_M/VIDFREQ_P1_CSCLK_MASK">VIDFREQ_P1_CSCLK_MASK</dfn>	0x000000f0</u></td></tr>
<tr><th id="2643">2643</th><td><u>#define   <dfn class="macro" id="_M/VIDFREQ_P1_CSCLK_SHIFT" data-ref="_M/VIDFREQ_P1_CSCLK_SHIFT">VIDFREQ_P1_CSCLK_SHIFT</dfn> 4</u></td></tr>
<tr><th id="2644">2644</th><td><u>#define   <dfn class="macro" id="_M/VIDFREQ_P1_CRCLK_MASK" data-ref="_M/VIDFREQ_P1_CRCLK_MASK">VIDFREQ_P1_CRCLK_MASK</dfn>	0x0000000f</u></td></tr>
<tr><th id="2645">2645</th><td><u>#define <dfn class="macro" id="_M/INTTOEXT_BASE_ILK" data-ref="_M/INTTOEXT_BASE_ILK">INTTOEXT_BASE_ILK</dfn>	0x11300</u></td></tr>
<tr><th id="2646">2646</th><td><u>#define <dfn class="macro" id="_M/INTTOEXT_BASE" data-ref="_M/INTTOEXT_BASE">INTTOEXT_BASE</dfn>		0x11120 /* INTTOEXT1-8 (0x1113c) */</u></td></tr>
<tr><th id="2647">2647</th><td><u>#define   <dfn class="macro" id="_M/INTTOEXT_MAP3_SHIFT" data-ref="_M/INTTOEXT_MAP3_SHIFT">INTTOEXT_MAP3_SHIFT</dfn>	24</u></td></tr>
<tr><th id="2648">2648</th><td><u>#define   <dfn class="macro" id="_M/INTTOEXT_MAP3_MASK" data-ref="_M/INTTOEXT_MAP3_MASK">INTTOEXT_MAP3_MASK</dfn>	(0x1f &lt;&lt; INTTOEXT_MAP3_SHIFT)</u></td></tr>
<tr><th id="2649">2649</th><td><u>#define   <dfn class="macro" id="_M/INTTOEXT_MAP2_SHIFT" data-ref="_M/INTTOEXT_MAP2_SHIFT">INTTOEXT_MAP2_SHIFT</dfn>	16</u></td></tr>
<tr><th id="2650">2650</th><td><u>#define   <dfn class="macro" id="_M/INTTOEXT_MAP2_MASK" data-ref="_M/INTTOEXT_MAP2_MASK">INTTOEXT_MAP2_MASK</dfn>	(0x1f &lt;&lt; INTTOEXT_MAP2_SHIFT)</u></td></tr>
<tr><th id="2651">2651</th><td><u>#define   <dfn class="macro" id="_M/INTTOEXT_MAP1_SHIFT" data-ref="_M/INTTOEXT_MAP1_SHIFT">INTTOEXT_MAP1_SHIFT</dfn>	8</u></td></tr>
<tr><th id="2652">2652</th><td><u>#define   <dfn class="macro" id="_M/INTTOEXT_MAP1_MASK" data-ref="_M/INTTOEXT_MAP1_MASK">INTTOEXT_MAP1_MASK</dfn>	(0x1f &lt;&lt; INTTOEXT_MAP1_SHIFT)</u></td></tr>
<tr><th id="2653">2653</th><td><u>#define   <dfn class="macro" id="_M/INTTOEXT_MAP0_SHIFT" data-ref="_M/INTTOEXT_MAP0_SHIFT">INTTOEXT_MAP0_SHIFT</dfn>	0</u></td></tr>
<tr><th id="2654">2654</th><td><u>#define   <dfn class="macro" id="_M/INTTOEXT_MAP0_MASK" data-ref="_M/INTTOEXT_MAP0_MASK">INTTOEXT_MAP0_MASK</dfn>	(0x1f &lt;&lt; INTTOEXT_MAP0_SHIFT)</u></td></tr>
<tr><th id="2655">2655</th><td><u>#define <dfn class="macro" id="_M/MEMSWCTL" data-ref="_M/MEMSWCTL">MEMSWCTL</dfn>		0x11170 /* Ironlake only */</u></td></tr>
<tr><th id="2656">2656</th><td><u>#define   <dfn class="macro" id="_M/MEMCTL_CMD_MASK" data-ref="_M/MEMCTL_CMD_MASK">MEMCTL_CMD_MASK</dfn>	0xe000</u></td></tr>
<tr><th id="2657">2657</th><td><u>#define   <dfn class="macro" id="_M/MEMCTL_CMD_SHIFT" data-ref="_M/MEMCTL_CMD_SHIFT">MEMCTL_CMD_SHIFT</dfn>	13</u></td></tr>
<tr><th id="2658">2658</th><td><u>#define   <dfn class="macro" id="_M/MEMCTL_CMD_RCLK_OFF" data-ref="_M/MEMCTL_CMD_RCLK_OFF">MEMCTL_CMD_RCLK_OFF</dfn>	0</u></td></tr>
<tr><th id="2659">2659</th><td><u>#define   <dfn class="macro" id="_M/MEMCTL_CMD_RCLK_ON" data-ref="_M/MEMCTL_CMD_RCLK_ON">MEMCTL_CMD_RCLK_ON</dfn>	1</u></td></tr>
<tr><th id="2660">2660</th><td><u>#define   <dfn class="macro" id="_M/MEMCTL_CMD_CHFREQ" data-ref="_M/MEMCTL_CMD_CHFREQ">MEMCTL_CMD_CHFREQ</dfn>	2</u></td></tr>
<tr><th id="2661">2661</th><td><u>#define   <dfn class="macro" id="_M/MEMCTL_CMD_CHVID" data-ref="_M/MEMCTL_CMD_CHVID">MEMCTL_CMD_CHVID</dfn>	3</u></td></tr>
<tr><th id="2662">2662</th><td><u>#define   <dfn class="macro" id="_M/MEMCTL_CMD_VMMOFF" data-ref="_M/MEMCTL_CMD_VMMOFF">MEMCTL_CMD_VMMOFF</dfn>	4</u></td></tr>
<tr><th id="2663">2663</th><td><u>#define   <dfn class="macro" id="_M/MEMCTL_CMD_VMMON" data-ref="_M/MEMCTL_CMD_VMMON">MEMCTL_CMD_VMMON</dfn>	5</u></td></tr>
<tr><th id="2664">2664</th><td><u>#define   <dfn class="macro" id="_M/MEMCTL_CMD_STS" data-ref="_M/MEMCTL_CMD_STS">MEMCTL_CMD_STS</dfn>	(1&lt;&lt;12) /* write 1 triggers command, clears</u></td></tr>
<tr><th id="2665">2665</th><td><u>					   when command complete */</u></td></tr>
<tr><th id="2666">2666</th><td><u>#define   <dfn class="macro" id="_M/MEMCTL_FREQ_MASK" data-ref="_M/MEMCTL_FREQ_MASK">MEMCTL_FREQ_MASK</dfn>	0x0f00 /* jitter, from 0-15 */</u></td></tr>
<tr><th id="2667">2667</th><td><u>#define   <dfn class="macro" id="_M/MEMCTL_FREQ_SHIFT" data-ref="_M/MEMCTL_FREQ_SHIFT">MEMCTL_FREQ_SHIFT</dfn>	8</u></td></tr>
<tr><th id="2668">2668</th><td><u>#define   <dfn class="macro" id="_M/MEMCTL_SFCAVM" data-ref="_M/MEMCTL_SFCAVM">MEMCTL_SFCAVM</dfn>		(1&lt;&lt;7)</u></td></tr>
<tr><th id="2669">2669</th><td><u>#define   <dfn class="macro" id="_M/MEMCTL_TGT_VID_MASK" data-ref="_M/MEMCTL_TGT_VID_MASK">MEMCTL_TGT_VID_MASK</dfn>	0x007f</u></td></tr>
<tr><th id="2670">2670</th><td><u>#define <dfn class="macro" id="_M/MEMIHYST" data-ref="_M/MEMIHYST">MEMIHYST</dfn>		0x1117c</u></td></tr>
<tr><th id="2671">2671</th><td><u>#define <dfn class="macro" id="_M/MEMINTREN" data-ref="_M/MEMINTREN">MEMINTREN</dfn>		0x11180 /* 16 bits */</u></td></tr>
<tr><th id="2672">2672</th><td><u>#define   <dfn class="macro" id="_M/MEMINT_RSEXIT_EN" data-ref="_M/MEMINT_RSEXIT_EN">MEMINT_RSEXIT_EN</dfn>	(1&lt;&lt;8)</u></td></tr>
<tr><th id="2673">2673</th><td><u>#define   <dfn class="macro" id="_M/MEMINT_CX_SUPR_EN" data-ref="_M/MEMINT_CX_SUPR_EN">MEMINT_CX_SUPR_EN</dfn>	(1&lt;&lt;7)</u></td></tr>
<tr><th id="2674">2674</th><td><u>#define   <dfn class="macro" id="_M/MEMINT_CONT_BUSY_EN" data-ref="_M/MEMINT_CONT_BUSY_EN">MEMINT_CONT_BUSY_EN</dfn>	(1&lt;&lt;6)</u></td></tr>
<tr><th id="2675">2675</th><td><u>#define   <dfn class="macro" id="_M/MEMINT_AVG_BUSY_EN" data-ref="_M/MEMINT_AVG_BUSY_EN">MEMINT_AVG_BUSY_EN</dfn>	(1&lt;&lt;5)</u></td></tr>
<tr><th id="2676">2676</th><td><u>#define   <dfn class="macro" id="_M/MEMINT_EVAL_CHG_EN" data-ref="_M/MEMINT_EVAL_CHG_EN">MEMINT_EVAL_CHG_EN</dfn>	(1&lt;&lt;4)</u></td></tr>
<tr><th id="2677">2677</th><td><u>#define   <dfn class="macro" id="_M/MEMINT_MON_IDLE_EN" data-ref="_M/MEMINT_MON_IDLE_EN">MEMINT_MON_IDLE_EN</dfn>	(1&lt;&lt;3)</u></td></tr>
<tr><th id="2678">2678</th><td><u>#define   <dfn class="macro" id="_M/MEMINT_UP_EVAL_EN" data-ref="_M/MEMINT_UP_EVAL_EN">MEMINT_UP_EVAL_EN</dfn>	(1&lt;&lt;2)</u></td></tr>
<tr><th id="2679">2679</th><td><u>#define   <dfn class="macro" id="_M/MEMINT_DOWN_EVAL_EN" data-ref="_M/MEMINT_DOWN_EVAL_EN">MEMINT_DOWN_EVAL_EN</dfn>	(1&lt;&lt;1)</u></td></tr>
<tr><th id="2680">2680</th><td><u>#define   <dfn class="macro" id="_M/MEMINT_SW_CMD_EN" data-ref="_M/MEMINT_SW_CMD_EN">MEMINT_SW_CMD_EN</dfn>	(1&lt;&lt;0)</u></td></tr>
<tr><th id="2681">2681</th><td><u>#define <dfn class="macro" id="_M/MEMINTRSTR" data-ref="_M/MEMINTRSTR">MEMINTRSTR</dfn>		0x11182 /* 16 bits */</u></td></tr>
<tr><th id="2682">2682</th><td><u>#define   <dfn class="macro" id="_M/MEM_RSEXIT_MASK" data-ref="_M/MEM_RSEXIT_MASK">MEM_RSEXIT_MASK</dfn>	0xc000</u></td></tr>
<tr><th id="2683">2683</th><td><u>#define   <dfn class="macro" id="_M/MEM_RSEXIT_SHIFT" data-ref="_M/MEM_RSEXIT_SHIFT">MEM_RSEXIT_SHIFT</dfn>	14</u></td></tr>
<tr><th id="2684">2684</th><td><u>#define   <dfn class="macro" id="_M/MEM_CONT_BUSY_MASK" data-ref="_M/MEM_CONT_BUSY_MASK">MEM_CONT_BUSY_MASK</dfn>	0x3000</u></td></tr>
<tr><th id="2685">2685</th><td><u>#define   <dfn class="macro" id="_M/MEM_CONT_BUSY_SHIFT" data-ref="_M/MEM_CONT_BUSY_SHIFT">MEM_CONT_BUSY_SHIFT</dfn>	12</u></td></tr>
<tr><th id="2686">2686</th><td><u>#define   <dfn class="macro" id="_M/MEM_AVG_BUSY_MASK" data-ref="_M/MEM_AVG_BUSY_MASK">MEM_AVG_BUSY_MASK</dfn>	0x0c00</u></td></tr>
<tr><th id="2687">2687</th><td><u>#define   <dfn class="macro" id="_M/MEM_AVG_BUSY_SHIFT" data-ref="_M/MEM_AVG_BUSY_SHIFT">MEM_AVG_BUSY_SHIFT</dfn>	10</u></td></tr>
<tr><th id="2688">2688</th><td><u>#define   <dfn class="macro" id="_M/MEM_EVAL_CHG_MASK" data-ref="_M/MEM_EVAL_CHG_MASK">MEM_EVAL_CHG_MASK</dfn>	0x0300</u></td></tr>
<tr><th id="2689">2689</th><td><u>#define   <dfn class="macro" id="_M/MEM_EVAL_BUSY_SHIFT" data-ref="_M/MEM_EVAL_BUSY_SHIFT">MEM_EVAL_BUSY_SHIFT</dfn>	8</u></td></tr>
<tr><th id="2690">2690</th><td><u>#define   <dfn class="macro" id="_M/MEM_MON_IDLE_MASK" data-ref="_M/MEM_MON_IDLE_MASK">MEM_MON_IDLE_MASK</dfn>	0x00c0</u></td></tr>
<tr><th id="2691">2691</th><td><u>#define   <dfn class="macro" id="_M/MEM_MON_IDLE_SHIFT" data-ref="_M/MEM_MON_IDLE_SHIFT">MEM_MON_IDLE_SHIFT</dfn>	6</u></td></tr>
<tr><th id="2692">2692</th><td><u>#define   <dfn class="macro" id="_M/MEM_UP_EVAL_MASK" data-ref="_M/MEM_UP_EVAL_MASK">MEM_UP_EVAL_MASK</dfn>	0x0030</u></td></tr>
<tr><th id="2693">2693</th><td><u>#define   <dfn class="macro" id="_M/MEM_UP_EVAL_SHIFT" data-ref="_M/MEM_UP_EVAL_SHIFT">MEM_UP_EVAL_SHIFT</dfn>	4</u></td></tr>
<tr><th id="2694">2694</th><td><u>#define   <dfn class="macro" id="_M/MEM_DOWN_EVAL_MASK" data-ref="_M/MEM_DOWN_EVAL_MASK">MEM_DOWN_EVAL_MASK</dfn>	0x000c</u></td></tr>
<tr><th id="2695">2695</th><td><u>#define   <dfn class="macro" id="_M/MEM_DOWN_EVAL_SHIFT" data-ref="_M/MEM_DOWN_EVAL_SHIFT">MEM_DOWN_EVAL_SHIFT</dfn>	2</u></td></tr>
<tr><th id="2696">2696</th><td><u>#define   <dfn class="macro" id="_M/MEM_SW_CMD_MASK" data-ref="_M/MEM_SW_CMD_MASK">MEM_SW_CMD_MASK</dfn>	0x0003</u></td></tr>
<tr><th id="2697">2697</th><td><u>#define   <dfn class="macro" id="_M/MEM_INT_STEER_GFX" data-ref="_M/MEM_INT_STEER_GFX">MEM_INT_STEER_GFX</dfn>	0</u></td></tr>
<tr><th id="2698">2698</th><td><u>#define   <dfn class="macro" id="_M/MEM_INT_STEER_CMR" data-ref="_M/MEM_INT_STEER_CMR">MEM_INT_STEER_CMR</dfn>	1</u></td></tr>
<tr><th id="2699">2699</th><td><u>#define   <dfn class="macro" id="_M/MEM_INT_STEER_SMI" data-ref="_M/MEM_INT_STEER_SMI">MEM_INT_STEER_SMI</dfn>	2</u></td></tr>
<tr><th id="2700">2700</th><td><u>#define   <dfn class="macro" id="_M/MEM_INT_STEER_SCI" data-ref="_M/MEM_INT_STEER_SCI">MEM_INT_STEER_SCI</dfn>	3</u></td></tr>
<tr><th id="2701">2701</th><td><u>#define <dfn class="macro" id="_M/MEMINTRSTS" data-ref="_M/MEMINTRSTS">MEMINTRSTS</dfn>		0x11184</u></td></tr>
<tr><th id="2702">2702</th><td><u>#define   <dfn class="macro" id="_M/MEMINT_RSEXIT" data-ref="_M/MEMINT_RSEXIT">MEMINT_RSEXIT</dfn>		(1&lt;&lt;7)</u></td></tr>
<tr><th id="2703">2703</th><td><u>#define   <dfn class="macro" id="_M/MEMINT_CONT_BUSY" data-ref="_M/MEMINT_CONT_BUSY">MEMINT_CONT_BUSY</dfn>	(1&lt;&lt;6)</u></td></tr>
<tr><th id="2704">2704</th><td><u>#define   <dfn class="macro" id="_M/MEMINT_AVG_BUSY" data-ref="_M/MEMINT_AVG_BUSY">MEMINT_AVG_BUSY</dfn>	(1&lt;&lt;5)</u></td></tr>
<tr><th id="2705">2705</th><td><u>#define   <dfn class="macro" id="_M/MEMINT_EVAL_CHG" data-ref="_M/MEMINT_EVAL_CHG">MEMINT_EVAL_CHG</dfn>	(1&lt;&lt;4)</u></td></tr>
<tr><th id="2706">2706</th><td><u>#define   <dfn class="macro" id="_M/MEMINT_MON_IDLE" data-ref="_M/MEMINT_MON_IDLE">MEMINT_MON_IDLE</dfn>	(1&lt;&lt;3)</u></td></tr>
<tr><th id="2707">2707</th><td><u>#define   <dfn class="macro" id="_M/MEMINT_UP_EVAL" data-ref="_M/MEMINT_UP_EVAL">MEMINT_UP_EVAL</dfn>	(1&lt;&lt;2)</u></td></tr>
<tr><th id="2708">2708</th><td><u>#define   <dfn class="macro" id="_M/MEMINT_DOWN_EVAL" data-ref="_M/MEMINT_DOWN_EVAL">MEMINT_DOWN_EVAL</dfn>	(1&lt;&lt;1)</u></td></tr>
<tr><th id="2709">2709</th><td><u>#define   <dfn class="macro" id="_M/MEMINT_SW_CMD" data-ref="_M/MEMINT_SW_CMD">MEMINT_SW_CMD</dfn>		(1&lt;&lt;0)</u></td></tr>
<tr><th id="2710">2710</th><td><u>#define <dfn class="macro" id="_M/MEMMODECTL" data-ref="_M/MEMMODECTL">MEMMODECTL</dfn>		0x11190</u></td></tr>
<tr><th id="2711">2711</th><td><u>#define   <dfn class="macro" id="_M/MEMMODE_BOOST_EN" data-ref="_M/MEMMODE_BOOST_EN">MEMMODE_BOOST_EN</dfn>	(1&lt;&lt;31)</u></td></tr>
<tr><th id="2712">2712</th><td><u>#define   <dfn class="macro" id="_M/MEMMODE_BOOST_FREQ_MASK" data-ref="_M/MEMMODE_BOOST_FREQ_MASK">MEMMODE_BOOST_FREQ_MASK</dfn> 0x0f000000 /* jitter for boost, 0-15 */</u></td></tr>
<tr><th id="2713">2713</th><td><u>#define   <dfn class="macro" id="_M/MEMMODE_BOOST_FREQ_SHIFT" data-ref="_M/MEMMODE_BOOST_FREQ_SHIFT">MEMMODE_BOOST_FREQ_SHIFT</dfn> 24</u></td></tr>
<tr><th id="2714">2714</th><td><u>#define   <dfn class="macro" id="_M/MEMMODE_IDLE_MODE_MASK" data-ref="_M/MEMMODE_IDLE_MODE_MASK">MEMMODE_IDLE_MODE_MASK</dfn> 0x00030000</u></td></tr>
<tr><th id="2715">2715</th><td><u>#define   <dfn class="macro" id="_M/MEMMODE_IDLE_MODE_SHIFT" data-ref="_M/MEMMODE_IDLE_MODE_SHIFT">MEMMODE_IDLE_MODE_SHIFT</dfn> 16</u></td></tr>
<tr><th id="2716">2716</th><td><u>#define   <dfn class="macro" id="_M/MEMMODE_IDLE_MODE_EVAL" data-ref="_M/MEMMODE_IDLE_MODE_EVAL">MEMMODE_IDLE_MODE_EVAL</dfn> 0</u></td></tr>
<tr><th id="2717">2717</th><td><u>#define   <dfn class="macro" id="_M/MEMMODE_IDLE_MODE_CONT" data-ref="_M/MEMMODE_IDLE_MODE_CONT">MEMMODE_IDLE_MODE_CONT</dfn> 1</u></td></tr>
<tr><th id="2718">2718</th><td><u>#define   <dfn class="macro" id="_M/MEMMODE_HWIDLE_EN" data-ref="_M/MEMMODE_HWIDLE_EN">MEMMODE_HWIDLE_EN</dfn>	(1&lt;&lt;15)</u></td></tr>
<tr><th id="2719">2719</th><td><u>#define   <dfn class="macro" id="_M/MEMMODE_SWMODE_EN" data-ref="_M/MEMMODE_SWMODE_EN">MEMMODE_SWMODE_EN</dfn>	(1&lt;&lt;14)</u></td></tr>
<tr><th id="2720">2720</th><td><u>#define   <dfn class="macro" id="_M/MEMMODE_RCLK_GATE" data-ref="_M/MEMMODE_RCLK_GATE">MEMMODE_RCLK_GATE</dfn>	(1&lt;&lt;13)</u></td></tr>
<tr><th id="2721">2721</th><td><u>#define   <dfn class="macro" id="_M/MEMMODE_HW_UPDATE" data-ref="_M/MEMMODE_HW_UPDATE">MEMMODE_HW_UPDATE</dfn>	(1&lt;&lt;12)</u></td></tr>
<tr><th id="2722">2722</th><td><u>#define   <dfn class="macro" id="_M/MEMMODE_FSTART_MASK" data-ref="_M/MEMMODE_FSTART_MASK">MEMMODE_FSTART_MASK</dfn>	0x00000f00 /* starting jitter, 0-15 */</u></td></tr>
<tr><th id="2723">2723</th><td><u>#define   <dfn class="macro" id="_M/MEMMODE_FSTART_SHIFT" data-ref="_M/MEMMODE_FSTART_SHIFT">MEMMODE_FSTART_SHIFT</dfn>	8</u></td></tr>
<tr><th id="2724">2724</th><td><u>#define   <dfn class="macro" id="_M/MEMMODE_FMAX_MASK" data-ref="_M/MEMMODE_FMAX_MASK">MEMMODE_FMAX_MASK</dfn>	0x000000f0 /* max jitter, 0-15 */</u></td></tr>
<tr><th id="2725">2725</th><td><u>#define   <dfn class="macro" id="_M/MEMMODE_FMAX_SHIFT" data-ref="_M/MEMMODE_FMAX_SHIFT">MEMMODE_FMAX_SHIFT</dfn>	4</u></td></tr>
<tr><th id="2726">2726</th><td><u>#define   <dfn class="macro" id="_M/MEMMODE_FMIN_MASK" data-ref="_M/MEMMODE_FMIN_MASK">MEMMODE_FMIN_MASK</dfn>	0x0000000f /* min jitter, 0-15 */</u></td></tr>
<tr><th id="2727">2727</th><td><u>#define <dfn class="macro" id="_M/RCBMAXAVG" data-ref="_M/RCBMAXAVG">RCBMAXAVG</dfn>		0x1119c</u></td></tr>
<tr><th id="2728">2728</th><td><u>#define <dfn class="macro" id="_M/MEMSWCTL2" data-ref="_M/MEMSWCTL2">MEMSWCTL2</dfn>		0x1119e /* Cantiga only */</u></td></tr>
<tr><th id="2729">2729</th><td><u>#define   <dfn class="macro" id="_M/SWMEMCMD_RENDER_OFF" data-ref="_M/SWMEMCMD_RENDER_OFF">SWMEMCMD_RENDER_OFF</dfn>	(0 &lt;&lt; 13)</u></td></tr>
<tr><th id="2730">2730</th><td><u>#define   <dfn class="macro" id="_M/SWMEMCMD_RENDER_ON" data-ref="_M/SWMEMCMD_RENDER_ON">SWMEMCMD_RENDER_ON</dfn>	(1 &lt;&lt; 13)</u></td></tr>
<tr><th id="2731">2731</th><td><u>#define   <dfn class="macro" id="_M/SWMEMCMD_SWFREQ" data-ref="_M/SWMEMCMD_SWFREQ">SWMEMCMD_SWFREQ</dfn>	(2 &lt;&lt; 13)</u></td></tr>
<tr><th id="2732">2732</th><td><u>#define   <dfn class="macro" id="_M/SWMEMCMD_TARVID" data-ref="_M/SWMEMCMD_TARVID">SWMEMCMD_TARVID</dfn>	(3 &lt;&lt; 13)</u></td></tr>
<tr><th id="2733">2733</th><td><u>#define   <dfn class="macro" id="_M/SWMEMCMD_VRM_OFF" data-ref="_M/SWMEMCMD_VRM_OFF">SWMEMCMD_VRM_OFF</dfn>	(4 &lt;&lt; 13)</u></td></tr>
<tr><th id="2734">2734</th><td><u>#define   <dfn class="macro" id="_M/SWMEMCMD_VRM_ON" data-ref="_M/SWMEMCMD_VRM_ON">SWMEMCMD_VRM_ON</dfn>	(5 &lt;&lt; 13)</u></td></tr>
<tr><th id="2735">2735</th><td><u>#define   <dfn class="macro" id="_M/CMDSTS" data-ref="_M/CMDSTS">CMDSTS</dfn>		(1&lt;&lt;12)</u></td></tr>
<tr><th id="2736">2736</th><td><u>#define   <dfn class="macro" id="_M/SFCAVM" data-ref="_M/SFCAVM">SFCAVM</dfn>		(1&lt;&lt;11)</u></td></tr>
<tr><th id="2737">2737</th><td><u>#define   <dfn class="macro" id="_M/SWFREQ_MASK" data-ref="_M/SWFREQ_MASK">SWFREQ_MASK</dfn>		0x0380 /* P0-7 */</u></td></tr>
<tr><th id="2738">2738</th><td><u>#define   <dfn class="macro" id="_M/SWFREQ_SHIFT" data-ref="_M/SWFREQ_SHIFT">SWFREQ_SHIFT</dfn>		7</u></td></tr>
<tr><th id="2739">2739</th><td><u>#define   <dfn class="macro" id="_M/TARVID_MASK" data-ref="_M/TARVID_MASK">TARVID_MASK</dfn>		0x001f</u></td></tr>
<tr><th id="2740">2740</th><td><u>#define <dfn class="macro" id="_M/MEMSTAT_CTG" data-ref="_M/MEMSTAT_CTG">MEMSTAT_CTG</dfn>		0x111a0</u></td></tr>
<tr><th id="2741">2741</th><td><u>#define <dfn class="macro" id="_M/RCBMINAVG" data-ref="_M/RCBMINAVG">RCBMINAVG</dfn>		0x111a0</u></td></tr>
<tr><th id="2742">2742</th><td><u>#define <dfn class="macro" id="_M/RCUPEI" data-ref="_M/RCUPEI">RCUPEI</dfn>			0x111b0</u></td></tr>
<tr><th id="2743">2743</th><td><u>#define <dfn class="macro" id="_M/RCDNEI" data-ref="_M/RCDNEI">RCDNEI</dfn>			0x111b4</u></td></tr>
<tr><th id="2744">2744</th><td><u>#define <dfn class="macro" id="_M/RSTDBYCTL" data-ref="_M/RSTDBYCTL">RSTDBYCTL</dfn>		0x111b8</u></td></tr>
<tr><th id="2745">2745</th><td><u>#define   <dfn class="macro" id="_M/RS1EN" data-ref="_M/RS1EN">RS1EN</dfn>			(1&lt;&lt;31)</u></td></tr>
<tr><th id="2746">2746</th><td><u>#define   <dfn class="macro" id="_M/RS2EN" data-ref="_M/RS2EN">RS2EN</dfn>			(1&lt;&lt;30)</u></td></tr>
<tr><th id="2747">2747</th><td><u>#define   <dfn class="macro" id="_M/RS3EN" data-ref="_M/RS3EN">RS3EN</dfn>			(1&lt;&lt;29)</u></td></tr>
<tr><th id="2748">2748</th><td><u>#define   <dfn class="macro" id="_M/D3RS3EN" data-ref="_M/D3RS3EN">D3RS3EN</dfn>		(1&lt;&lt;28) /* Display D3 imlies RS3 */</u></td></tr>
<tr><th id="2749">2749</th><td><u>#define   <dfn class="macro" id="_M/SWPROMORSX" data-ref="_M/SWPROMORSX">SWPROMORSX</dfn>		(1&lt;&lt;27) /* RSx promotion timers ignored */</u></td></tr>
<tr><th id="2750">2750</th><td><u>#define   <dfn class="macro" id="_M/RCWAKERW" data-ref="_M/RCWAKERW">RCWAKERW</dfn>		(1&lt;&lt;26) /* Resetwarn from PCH causes wakeup */</u></td></tr>
<tr><th id="2751">2751</th><td><u>#define   <dfn class="macro" id="_M/DPRSLPVREN" data-ref="_M/DPRSLPVREN">DPRSLPVREN</dfn>		(1&lt;&lt;25) /* Fast voltage ramp enable */</u></td></tr>
<tr><th id="2752">2752</th><td><u>#define   <dfn class="macro" id="_M/GFXTGHYST" data-ref="_M/GFXTGHYST">GFXTGHYST</dfn>		(1&lt;&lt;24) /* Hysteresis to allow trunk gating */</u></td></tr>
<tr><th id="2753">2753</th><td><u>#define   <dfn class="macro" id="_M/RCX_SW_EXIT" data-ref="_M/RCX_SW_EXIT">RCX_SW_EXIT</dfn>		(1&lt;&lt;23) /* Leave RSx and prevent re-entry */</u></td></tr>
<tr><th id="2754">2754</th><td><u>#define   <dfn class="macro" id="_M/RSX_STATUS_MASK" data-ref="_M/RSX_STATUS_MASK">RSX_STATUS_MASK</dfn>	(7&lt;&lt;20)</u></td></tr>
<tr><th id="2755">2755</th><td><u>#define   <dfn class="macro" id="_M/RSX_STATUS_ON" data-ref="_M/RSX_STATUS_ON">RSX_STATUS_ON</dfn>		(0&lt;&lt;20)</u></td></tr>
<tr><th id="2756">2756</th><td><u>#define   <dfn class="macro" id="_M/RSX_STATUS_RC1" data-ref="_M/RSX_STATUS_RC1">RSX_STATUS_RC1</dfn>	(1&lt;&lt;20)</u></td></tr>
<tr><th id="2757">2757</th><td><u>#define   <dfn class="macro" id="_M/RSX_STATUS_RC1E" data-ref="_M/RSX_STATUS_RC1E">RSX_STATUS_RC1E</dfn>	(2&lt;&lt;20)</u></td></tr>
<tr><th id="2758">2758</th><td><u>#define   <dfn class="macro" id="_M/RSX_STATUS_RS1" data-ref="_M/RSX_STATUS_RS1">RSX_STATUS_RS1</dfn>	(3&lt;&lt;20)</u></td></tr>
<tr><th id="2759">2759</th><td><u>#define   <dfn class="macro" id="_M/RSX_STATUS_RS2" data-ref="_M/RSX_STATUS_RS2">RSX_STATUS_RS2</dfn>	(4&lt;&lt;20) /* aka rc6 */</u></td></tr>
<tr><th id="2760">2760</th><td><u>#define   <dfn class="macro" id="_M/RSX_STATUS_RSVD" data-ref="_M/RSX_STATUS_RSVD">RSX_STATUS_RSVD</dfn>	(5&lt;&lt;20) /* deep rc6 unsupported on ilk */</u></td></tr>
<tr><th id="2761">2761</th><td><u>#define   <dfn class="macro" id="_M/RSX_STATUS_RS3" data-ref="_M/RSX_STATUS_RS3">RSX_STATUS_RS3</dfn>	(6&lt;&lt;20) /* rs3 unsupported on ilk */</u></td></tr>
<tr><th id="2762">2762</th><td><u>#define   <dfn class="macro" id="_M/RSX_STATUS_RSVD2" data-ref="_M/RSX_STATUS_RSVD2">RSX_STATUS_RSVD2</dfn>	(7&lt;&lt;20)</u></td></tr>
<tr><th id="2763">2763</th><td><u>#define   <dfn class="macro" id="_M/UWRCRSXE" data-ref="_M/UWRCRSXE">UWRCRSXE</dfn>		(1&lt;&lt;19) /* wake counter limit prevents rsx */</u></td></tr>
<tr><th id="2764">2764</th><td><u>#define   <dfn class="macro" id="_M/RSCRP" data-ref="_M/RSCRP">RSCRP</dfn>			(1&lt;&lt;18) /* rs requests control on rs1/2 reqs */</u></td></tr>
<tr><th id="2765">2765</th><td><u>#define   <dfn class="macro" id="_M/JRSC" data-ref="_M/JRSC">JRSC</dfn>			(1&lt;&lt;17) /* rsx coupled to cpu c-state */</u></td></tr>
<tr><th id="2766">2766</th><td><u>#define   <dfn class="macro" id="_M/RS2INC0" data-ref="_M/RS2INC0">RS2INC0</dfn>		(1&lt;&lt;16) /* allow rs2 in cpu c0 */</u></td></tr>
<tr><th id="2767">2767</th><td><u>#define   <dfn class="macro" id="_M/RS1CONTSAV_MASK" data-ref="_M/RS1CONTSAV_MASK">RS1CONTSAV_MASK</dfn>	(3&lt;&lt;14)</u></td></tr>
<tr><th id="2768">2768</th><td><u>#define   <dfn class="macro" id="_M/RS1CONTSAV_NO_RS1" data-ref="_M/RS1CONTSAV_NO_RS1">RS1CONTSAV_NO_RS1</dfn>	(0&lt;&lt;14) /* rs1 doesn't save/restore context */</u></td></tr>
<tr><th id="2769">2769</th><td><u>#define   <dfn class="macro" id="_M/RS1CONTSAV_RSVD" data-ref="_M/RS1CONTSAV_RSVD">RS1CONTSAV_RSVD</dfn>	(1&lt;&lt;14)</u></td></tr>
<tr><th id="2770">2770</th><td><u>#define   <dfn class="macro" id="_M/RS1CONTSAV_SAVE_RS1" data-ref="_M/RS1CONTSAV_SAVE_RS1">RS1CONTSAV_SAVE_RS1</dfn>	(2&lt;&lt;14) /* rs1 saves context */</u></td></tr>
<tr><th id="2771">2771</th><td><u>#define   <dfn class="macro" id="_M/RS1CONTSAV_FULL_RS1" data-ref="_M/RS1CONTSAV_FULL_RS1">RS1CONTSAV_FULL_RS1</dfn>	(3&lt;&lt;14) /* rs1 saves and restores context */</u></td></tr>
<tr><th id="2772">2772</th><td><u>#define   <dfn class="macro" id="_M/NORMSLEXLAT_MASK" data-ref="_M/NORMSLEXLAT_MASK">NORMSLEXLAT_MASK</dfn>	(3&lt;&lt;12)</u></td></tr>
<tr><th id="2773">2773</th><td><u>#define   <dfn class="macro" id="_M/SLOW_RS123" data-ref="_M/SLOW_RS123">SLOW_RS123</dfn>		(0&lt;&lt;12)</u></td></tr>
<tr><th id="2774">2774</th><td><u>#define   <dfn class="macro" id="_M/SLOW_RS23" data-ref="_M/SLOW_RS23">SLOW_RS23</dfn>		(1&lt;&lt;12)</u></td></tr>
<tr><th id="2775">2775</th><td><u>#define   <dfn class="macro" id="_M/SLOW_RS3" data-ref="_M/SLOW_RS3">SLOW_RS3</dfn>		(2&lt;&lt;12)</u></td></tr>
<tr><th id="2776">2776</th><td><u>#define   <dfn class="macro" id="_M/NORMAL_RS123" data-ref="_M/NORMAL_RS123">NORMAL_RS123</dfn>		(3&lt;&lt;12)</u></td></tr>
<tr><th id="2777">2777</th><td><u>#define   <dfn class="macro" id="_M/RCMODE_TIMEOUT" data-ref="_M/RCMODE_TIMEOUT">RCMODE_TIMEOUT</dfn>	(1&lt;&lt;11) /* 0 is eval interval method */</u></td></tr>
<tr><th id="2778">2778</th><td><u>#define   <dfn class="macro" id="_M/IMPROMOEN" data-ref="_M/IMPROMOEN">IMPROMOEN</dfn>		(1&lt;&lt;10) /* promo is immediate or delayed until next idle interval (only for timeout method above) */</u></td></tr>
<tr><th id="2779">2779</th><td><u>#define   <dfn class="macro" id="_M/RCENTSYNC" data-ref="_M/RCENTSYNC">RCENTSYNC</dfn>		(1&lt;&lt;9) /* rs coupled to cpu c-state (3/6/7) */</u></td></tr>
<tr><th id="2780">2780</th><td><u>#define   <dfn class="macro" id="_M/STATELOCK" data-ref="_M/STATELOCK">STATELOCK</dfn>		(1&lt;&lt;7) /* locked to rs_cstate if 0 */</u></td></tr>
<tr><th id="2781">2781</th><td><u>#define   <dfn class="macro" id="_M/RS_CSTATE_MASK" data-ref="_M/RS_CSTATE_MASK">RS_CSTATE_MASK</dfn>	(3&lt;&lt;4)</u></td></tr>
<tr><th id="2782">2782</th><td><u>#define   <dfn class="macro" id="_M/RS_CSTATE_C367_RS1" data-ref="_M/RS_CSTATE_C367_RS1">RS_CSTATE_C367_RS1</dfn>	(0&lt;&lt;4)</u></td></tr>
<tr><th id="2783">2783</th><td><u>#define   <dfn class="macro" id="_M/RS_CSTATE_C36_RS1_C7_RS2" data-ref="_M/RS_CSTATE_C36_RS1_C7_RS2">RS_CSTATE_C36_RS1_C7_RS2</dfn> (1&lt;&lt;4)</u></td></tr>
<tr><th id="2784">2784</th><td><u>#define   <dfn class="macro" id="_M/RS_CSTATE_RSVD" data-ref="_M/RS_CSTATE_RSVD">RS_CSTATE_RSVD</dfn>	(2&lt;&lt;4)</u></td></tr>
<tr><th id="2785">2785</th><td><u>#define   <dfn class="macro" id="_M/RS_CSTATE_C367_RS2" data-ref="_M/RS_CSTATE_C367_RS2">RS_CSTATE_C367_RS2</dfn>	(3&lt;&lt;4)</u></td></tr>
<tr><th id="2786">2786</th><td><u>#define   <dfn class="macro" id="_M/REDSAVES" data-ref="_M/REDSAVES">REDSAVES</dfn>		(1&lt;&lt;3) /* no context save if was idle during rs0 */</u></td></tr>
<tr><th id="2787">2787</th><td><u>#define   <dfn class="macro" id="_M/REDRESTORES" data-ref="_M/REDRESTORES">REDRESTORES</dfn>		(1&lt;&lt;2) /* no restore if was idle during rs0 */</u></td></tr>
<tr><th id="2788">2788</th><td><u>#define <dfn class="macro" id="_M/VIDCTL" data-ref="_M/VIDCTL">VIDCTL</dfn>			0x111c0</u></td></tr>
<tr><th id="2789">2789</th><td><u>#define <dfn class="macro" id="_M/VIDSTS" data-ref="_M/VIDSTS">VIDSTS</dfn>			0x111c8</u></td></tr>
<tr><th id="2790">2790</th><td><u>#define <dfn class="macro" id="_M/VIDSTART" data-ref="_M/VIDSTART">VIDSTART</dfn>		0x111cc /* 8 bits */</u></td></tr>
<tr><th id="2791">2791</th><td><u>#define <dfn class="macro" id="_M/MEMSTAT_ILK" data-ref="_M/MEMSTAT_ILK">MEMSTAT_ILK</dfn>			0x111f8</u></td></tr>
<tr><th id="2792">2792</th><td><u>#define   <dfn class="macro" id="_M/MEMSTAT_VID_MASK" data-ref="_M/MEMSTAT_VID_MASK">MEMSTAT_VID_MASK</dfn>	0x7f00</u></td></tr>
<tr><th id="2793">2793</th><td><u>#define   <dfn class="macro" id="_M/MEMSTAT_VID_SHIFT" data-ref="_M/MEMSTAT_VID_SHIFT">MEMSTAT_VID_SHIFT</dfn>	8</u></td></tr>
<tr><th id="2794">2794</th><td><u>#define   <dfn class="macro" id="_M/MEMSTAT_PSTATE_MASK" data-ref="_M/MEMSTAT_PSTATE_MASK">MEMSTAT_PSTATE_MASK</dfn>	0x00f8</u></td></tr>
<tr><th id="2795">2795</th><td><u>#define   <dfn class="macro" id="_M/MEMSTAT_PSTATE_SHIFT" data-ref="_M/MEMSTAT_PSTATE_SHIFT">MEMSTAT_PSTATE_SHIFT</dfn>  3</u></td></tr>
<tr><th id="2796">2796</th><td><u>#define   <dfn class="macro" id="_M/MEMSTAT_MON_ACTV" data-ref="_M/MEMSTAT_MON_ACTV">MEMSTAT_MON_ACTV</dfn>	(1&lt;&lt;2)</u></td></tr>
<tr><th id="2797">2797</th><td><u>#define   <dfn class="macro" id="_M/MEMSTAT_SRC_CTL_MASK" data-ref="_M/MEMSTAT_SRC_CTL_MASK">MEMSTAT_SRC_CTL_MASK</dfn>	0x0003</u></td></tr>
<tr><th id="2798">2798</th><td><u>#define   <dfn class="macro" id="_M/MEMSTAT_SRC_CTL_CORE" data-ref="_M/MEMSTAT_SRC_CTL_CORE">MEMSTAT_SRC_CTL_CORE</dfn>	0</u></td></tr>
<tr><th id="2799">2799</th><td><u>#define   <dfn class="macro" id="_M/MEMSTAT_SRC_CTL_TRB" data-ref="_M/MEMSTAT_SRC_CTL_TRB">MEMSTAT_SRC_CTL_TRB</dfn>	1</u></td></tr>
<tr><th id="2800">2800</th><td><u>#define   <dfn class="macro" id="_M/MEMSTAT_SRC_CTL_THM" data-ref="_M/MEMSTAT_SRC_CTL_THM">MEMSTAT_SRC_CTL_THM</dfn>	2</u></td></tr>
<tr><th id="2801">2801</th><td><u>#define   <dfn class="macro" id="_M/MEMSTAT_SRC_CTL_STDBY" data-ref="_M/MEMSTAT_SRC_CTL_STDBY">MEMSTAT_SRC_CTL_STDBY</dfn> 3</u></td></tr>
<tr><th id="2802">2802</th><td><u>#define <dfn class="macro" id="_M/RCPREVBSYTUPAVG" data-ref="_M/RCPREVBSYTUPAVG">RCPREVBSYTUPAVG</dfn>		0x113b8</u></td></tr>
<tr><th id="2803">2803</th><td><u>#define <dfn class="macro" id="_M/RCPREVBSYTDNAVG" data-ref="_M/RCPREVBSYTDNAVG">RCPREVBSYTDNAVG</dfn>		0x113bc</u></td></tr>
<tr><th id="2804">2804</th><td><u>#define <dfn class="macro" id="_M/PMMISC" data-ref="_M/PMMISC">PMMISC</dfn>			0x11214</u></td></tr>
<tr><th id="2805">2805</th><td><u>#define   <dfn class="macro" id="_M/MCPPCE_EN" data-ref="_M/MCPPCE_EN">MCPPCE_EN</dfn>		(1&lt;&lt;0) /* enable PM_MSG from PCH-&gt;MPC */</u></td></tr>
<tr><th id="2806">2806</th><td><u>#define <dfn class="macro" id="_M/SDEW" data-ref="_M/SDEW">SDEW</dfn>			0x1124c</u></td></tr>
<tr><th id="2807">2807</th><td><u>#define <dfn class="macro" id="_M/CSIEW0" data-ref="_M/CSIEW0">CSIEW0</dfn>			0x11250</u></td></tr>
<tr><th id="2808">2808</th><td><u>#define <dfn class="macro" id="_M/CSIEW1" data-ref="_M/CSIEW1">CSIEW1</dfn>			0x11254</u></td></tr>
<tr><th id="2809">2809</th><td><u>#define <dfn class="macro" id="_M/CSIEW2" data-ref="_M/CSIEW2">CSIEW2</dfn>			0x11258</u></td></tr>
<tr><th id="2810">2810</th><td><u>#define <dfn class="macro" id="_M/PEW" data-ref="_M/PEW">PEW</dfn>(i)			(0x1125c + (i) * 4) /* 5 registers */</u></td></tr>
<tr><th id="2811">2811</th><td><u>#define <dfn class="macro" id="_M/DEW" data-ref="_M/DEW">DEW</dfn>(i)			(0x11270 + (i) * 4) /* 3 registers */</u></td></tr>
<tr><th id="2812">2812</th><td><u>#define <dfn class="macro" id="_M/MCHAFE" data-ref="_M/MCHAFE">MCHAFE</dfn>			0x112c0</u></td></tr>
<tr><th id="2813">2813</th><td><u>#define <dfn class="macro" id="_M/CSIEC" data-ref="_M/CSIEC">CSIEC</dfn>			0x112e0</u></td></tr>
<tr><th id="2814">2814</th><td><u>#define <dfn class="macro" id="_M/DMIEC" data-ref="_M/DMIEC">DMIEC</dfn>			0x112e4</u></td></tr>
<tr><th id="2815">2815</th><td><u>#define <dfn class="macro" id="_M/DDREC" data-ref="_M/DDREC">DDREC</dfn>			0x112e8</u></td></tr>
<tr><th id="2816">2816</th><td><u>#define <dfn class="macro" id="_M/PEG0EC" data-ref="_M/PEG0EC">PEG0EC</dfn>			0x112ec</u></td></tr>
<tr><th id="2817">2817</th><td><u>#define <dfn class="macro" id="_M/PEG1EC" data-ref="_M/PEG1EC">PEG1EC</dfn>			0x112f0</u></td></tr>
<tr><th id="2818">2818</th><td><u>#define <dfn class="macro" id="_M/GFXEC" data-ref="_M/GFXEC">GFXEC</dfn>			0x112f4</u></td></tr>
<tr><th id="2819">2819</th><td><u>#define <dfn class="macro" id="_M/RPPREVBSYTUPAVG" data-ref="_M/RPPREVBSYTUPAVG">RPPREVBSYTUPAVG</dfn>		0x113b8</u></td></tr>
<tr><th id="2820">2820</th><td><u>#define <dfn class="macro" id="_M/RPPREVBSYTDNAVG" data-ref="_M/RPPREVBSYTDNAVG">RPPREVBSYTDNAVG</dfn>		0x113bc</u></td></tr>
<tr><th id="2821">2821</th><td><u>#define <dfn class="macro" id="_M/ECR" data-ref="_M/ECR">ECR</dfn>			0x11600</u></td></tr>
<tr><th id="2822">2822</th><td><u>#define   <dfn class="macro" id="_M/ECR_GPFE" data-ref="_M/ECR_GPFE">ECR_GPFE</dfn>		(1&lt;&lt;31)</u></td></tr>
<tr><th id="2823">2823</th><td><u>#define   <dfn class="macro" id="_M/ECR_IMONE" data-ref="_M/ECR_IMONE">ECR_IMONE</dfn>		(1&lt;&lt;30)</u></td></tr>
<tr><th id="2824">2824</th><td><u>#define   <dfn class="macro" id="_M/ECR_CAP_MASK" data-ref="_M/ECR_CAP_MASK">ECR_CAP_MASK</dfn>		0x0000001f /* Event range, 0-31 */</u></td></tr>
<tr><th id="2825">2825</th><td><u>#define <dfn class="macro" id="_M/OGW0" data-ref="_M/OGW0">OGW0</dfn>			0x11608</u></td></tr>
<tr><th id="2826">2826</th><td><u>#define <dfn class="macro" id="_M/OGW1" data-ref="_M/OGW1">OGW1</dfn>			0x1160c</u></td></tr>
<tr><th id="2827">2827</th><td><u>#define <dfn class="macro" id="_M/EG0" data-ref="_M/EG0">EG0</dfn>			0x11610</u></td></tr>
<tr><th id="2828">2828</th><td><u>#define <dfn class="macro" id="_M/EG1" data-ref="_M/EG1">EG1</dfn>			0x11614</u></td></tr>
<tr><th id="2829">2829</th><td><u>#define <dfn class="macro" id="_M/EG2" data-ref="_M/EG2">EG2</dfn>			0x11618</u></td></tr>
<tr><th id="2830">2830</th><td><u>#define <dfn class="macro" id="_M/EG3" data-ref="_M/EG3">EG3</dfn>			0x1161c</u></td></tr>
<tr><th id="2831">2831</th><td><u>#define <dfn class="macro" id="_M/EG4" data-ref="_M/EG4">EG4</dfn>			0x11620</u></td></tr>
<tr><th id="2832">2832</th><td><u>#define <dfn class="macro" id="_M/EG5" data-ref="_M/EG5">EG5</dfn>			0x11624</u></td></tr>
<tr><th id="2833">2833</th><td><u>#define <dfn class="macro" id="_M/EG6" data-ref="_M/EG6">EG6</dfn>			0x11628</u></td></tr>
<tr><th id="2834">2834</th><td><u>#define <dfn class="macro" id="_M/EG7" data-ref="_M/EG7">EG7</dfn>			0x1162c</u></td></tr>
<tr><th id="2835">2835</th><td><u>#define <dfn class="macro" id="_M/PXW" data-ref="_M/PXW">PXW</dfn>(i)			(0x11664 + (i) * 4) /* 4 registers */</u></td></tr>
<tr><th id="2836">2836</th><td><u>#define <dfn class="macro" id="_M/PXWL" data-ref="_M/PXWL">PXWL</dfn>(i)			(0x11680 + (i) * 4) /* 8 registers */</u></td></tr>
<tr><th id="2837">2837</th><td><u>#define <dfn class="macro" id="_M/LCFUSE02" data-ref="_M/LCFUSE02">LCFUSE02</dfn>		0x116c0</u></td></tr>
<tr><th id="2838">2838</th><td><u>#define   <dfn class="macro" id="_M/LCFUSE_HIV_MASK" data-ref="_M/LCFUSE_HIV_MASK">LCFUSE_HIV_MASK</dfn>	0x000000ff</u></td></tr>
<tr><th id="2839">2839</th><td><u>#define <dfn class="macro" id="_M/CSIPLL0" data-ref="_M/CSIPLL0">CSIPLL0</dfn>			0x12c10</u></td></tr>
<tr><th id="2840">2840</th><td><u>#define <dfn class="macro" id="_M/DDRMPLL1" data-ref="_M/DDRMPLL1">DDRMPLL1</dfn>		0X12c20</u></td></tr>
<tr><th id="2841">2841</th><td><u>#define <dfn class="macro" id="_M/PEG_BAND_GAP_DATA" data-ref="_M/PEG_BAND_GAP_DATA">PEG_BAND_GAP_DATA</dfn>	0x14d68</u></td></tr>
<tr><th id="2842">2842</th><td></td></tr>
<tr><th id="2843">2843</th><td><u>#define <dfn class="macro" id="_M/GEN6_GT_THREAD_STATUS_REG" data-ref="_M/GEN6_GT_THREAD_STATUS_REG">GEN6_GT_THREAD_STATUS_REG</dfn> 0x13805c</u></td></tr>
<tr><th id="2844">2844</th><td><u>#define <dfn class="macro" id="_M/GEN6_GT_THREAD_STATUS_CORE_MASK" data-ref="_M/GEN6_GT_THREAD_STATUS_CORE_MASK">GEN6_GT_THREAD_STATUS_CORE_MASK</dfn> 0x7</u></td></tr>
<tr><th id="2845">2845</th><td></td></tr>
<tr><th id="2846">2846</th><td><u>#define <dfn class="macro" id="_M/GEN6_GT_PERF_STATUS" data-ref="_M/GEN6_GT_PERF_STATUS">GEN6_GT_PERF_STATUS</dfn>	(MCHBAR_MIRROR_BASE_SNB + 0x5948)</u></td></tr>
<tr><th id="2847">2847</th><td><u>#define <dfn class="macro" id="_M/BXT_GT_PERF_STATUS" data-ref="_M/BXT_GT_PERF_STATUS">BXT_GT_PERF_STATUS</dfn>      (MCHBAR_MIRROR_BASE_SNB + 0x7070)</u></td></tr>
<tr><th id="2848">2848</th><td><u>#define <dfn class="macro" id="_M/GEN6_RP_STATE_LIMITS" data-ref="_M/GEN6_RP_STATE_LIMITS">GEN6_RP_STATE_LIMITS</dfn>	(MCHBAR_MIRROR_BASE_SNB + 0x5994)</u></td></tr>
<tr><th id="2849">2849</th><td><u>#define <dfn class="macro" id="_M/GEN6_RP_STATE_CAP" data-ref="_M/GEN6_RP_STATE_CAP">GEN6_RP_STATE_CAP</dfn>	(MCHBAR_MIRROR_BASE_SNB + 0x5998)</u></td></tr>
<tr><th id="2850">2850</th><td><u>#define <dfn class="macro" id="_M/BXT_RP_STATE_CAP" data-ref="_M/BXT_RP_STATE_CAP">BXT_RP_STATE_CAP</dfn>        0x138170</u></td></tr>
<tr><th id="2851">2851</th><td></td></tr>
<tr><th id="2852">2852</th><td><i>/*</i></td></tr>
<tr><th id="2853">2853</th><td><i> * Make these a multiple of magic 25 to avoid SNB (eg. Dell XPS</i></td></tr>
<tr><th id="2854">2854</th><td><i> * 8300) freezing up around GPU hangs. Looks as if even</i></td></tr>
<tr><th id="2855">2855</th><td><i> * scheduling/timer interrupts start misbehaving if the RPS</i></td></tr>
<tr><th id="2856">2856</th><td><i> * EI/thresholds are "bad", leading to a very sluggish or even</i></td></tr>
<tr><th id="2857">2857</th><td><i> * frozen machine.</i></td></tr>
<tr><th id="2858">2858</th><td><i> */</i></td></tr>
<tr><th id="2859">2859</th><td><u>#define <dfn class="macro" id="_M/INTERVAL_1_28_US" data-ref="_M/INTERVAL_1_28_US">INTERVAL_1_28_US</dfn>(us)	roundup(((us) * 100) &gt;&gt; 7, 25)</u></td></tr>
<tr><th id="2860">2860</th><td><u>#define <dfn class="macro" id="_M/INTERVAL_1_33_US" data-ref="_M/INTERVAL_1_33_US">INTERVAL_1_33_US</dfn>(us)	(((us) * 3)   &gt;&gt; 2)</u></td></tr>
<tr><th id="2861">2861</th><td><u>#define <dfn class="macro" id="_M/INTERVAL_0_833_US" data-ref="_M/INTERVAL_0_833_US">INTERVAL_0_833_US</dfn>(us)	(((us) * 6) / 5)</u></td></tr>
<tr><th id="2862">2862</th><td><u>#define <dfn class="macro" id="_M/GT_INTERVAL_FROM_US" data-ref="_M/GT_INTERVAL_FROM_US">GT_INTERVAL_FROM_US</dfn>(dev_priv, us) (IS_GEN9(dev_priv) ? \</u></td></tr>
<tr><th id="2863">2863</th><td><u>				(IS_BROXTON(dev_priv) ? \</u></td></tr>
<tr><th id="2864">2864</th><td><u>				INTERVAL_0_833_US(us) : \</u></td></tr>
<tr><th id="2865">2865</th><td><u>				INTERVAL_1_33_US(us)) : \</u></td></tr>
<tr><th id="2866">2866</th><td><u>				INTERVAL_1_28_US(us))</u></td></tr>
<tr><th id="2867">2867</th><td></td></tr>
<tr><th id="2868">2868</th><td><i>/*</i></td></tr>
<tr><th id="2869">2869</th><td><i> * Logical Context regs</i></td></tr>
<tr><th id="2870">2870</th><td><i> */</i></td></tr>
<tr><th id="2871">2871</th><td><u>#define <dfn class="macro" id="_M/CCID" data-ref="_M/CCID">CCID</dfn>			0x2180</u></td></tr>
<tr><th id="2872">2872</th><td><u>#define   <dfn class="macro" id="_M/CCID_EN" data-ref="_M/CCID_EN">CCID_EN</dfn>		(1&lt;&lt;0)</u></td></tr>
<tr><th id="2873">2873</th><td><i>/*</i></td></tr>
<tr><th id="2874">2874</th><td><i> * Notes on SNB/IVB/VLV context size:</i></td></tr>
<tr><th id="2875">2875</th><td><i> * - Power context is saved elsewhere (LLC or stolen)</i></td></tr>
<tr><th id="2876">2876</th><td><i> * - Ring/execlist context is saved on SNB, not on IVB</i></td></tr>
<tr><th id="2877">2877</th><td><i> * - Extended context size already includes render context size</i></td></tr>
<tr><th id="2878">2878</th><td><i> * - We always need to follow the extended context size.</i></td></tr>
<tr><th id="2879">2879</th><td><i> *   SNB BSpec has comments indicating that we should use the</i></td></tr>
<tr><th id="2880">2880</th><td><i> *   render context size instead if execlists are disabled, but</i></td></tr>
<tr><th id="2881">2881</th><td><i> *   based on empirical testing that's just nonsense.</i></td></tr>
<tr><th id="2882">2882</th><td><i> * - Pipelined/VF state is saved on SNB/IVB respectively</i></td></tr>
<tr><th id="2883">2883</th><td><i> * - GT1 size just indicates how much of render context</i></td></tr>
<tr><th id="2884">2884</th><td><i> *   doesn't need saving on GT1</i></td></tr>
<tr><th id="2885">2885</th><td><i> */</i></td></tr>
<tr><th id="2886">2886</th><td><u>#define <dfn class="macro" id="_M/CXT_SIZE" data-ref="_M/CXT_SIZE">CXT_SIZE</dfn>		0x21a0</u></td></tr>
<tr><th id="2887">2887</th><td><u>#define <dfn class="macro" id="_M/GEN6_CXT_POWER_SIZE" data-ref="_M/GEN6_CXT_POWER_SIZE">GEN6_CXT_POWER_SIZE</dfn>(cxt_reg)	(((cxt_reg) &gt;&gt; 24) &amp; 0x3f)</u></td></tr>
<tr><th id="2888">2888</th><td><u>#define <dfn class="macro" id="_M/GEN6_CXT_RING_SIZE" data-ref="_M/GEN6_CXT_RING_SIZE">GEN6_CXT_RING_SIZE</dfn>(cxt_reg)	(((cxt_reg) &gt;&gt; 18) &amp; 0x3f)</u></td></tr>
<tr><th id="2889">2889</th><td><u>#define <dfn class="macro" id="_M/GEN6_CXT_RENDER_SIZE" data-ref="_M/GEN6_CXT_RENDER_SIZE">GEN6_CXT_RENDER_SIZE</dfn>(cxt_reg)	(((cxt_reg) &gt;&gt; 12) &amp; 0x3f)</u></td></tr>
<tr><th id="2890">2890</th><td><u>#define <dfn class="macro" id="_M/GEN6_CXT_EXTENDED_SIZE" data-ref="_M/GEN6_CXT_EXTENDED_SIZE">GEN6_CXT_EXTENDED_SIZE</dfn>(cxt_reg)	(((cxt_reg) &gt;&gt; 6) &amp; 0x3f)</u></td></tr>
<tr><th id="2891">2891</th><td><u>#define <dfn class="macro" id="_M/GEN6_CXT_PIPELINE_SIZE" data-ref="_M/GEN6_CXT_PIPELINE_SIZE">GEN6_CXT_PIPELINE_SIZE</dfn>(cxt_reg)	(((cxt_reg) &gt;&gt; 0) &amp; 0x3f)</u></td></tr>
<tr><th id="2892">2892</th><td><u>#define <dfn class="macro" id="_M/GEN6_CXT_TOTAL_SIZE" data-ref="_M/GEN6_CXT_TOTAL_SIZE">GEN6_CXT_TOTAL_SIZE</dfn>(cxt_reg)	(GEN6_CXT_RING_SIZE(cxt_reg) + \</u></td></tr>
<tr><th id="2893">2893</th><td><u>					GEN6_CXT_EXTENDED_SIZE(cxt_reg) + \</u></td></tr>
<tr><th id="2894">2894</th><td><u>					GEN6_CXT_PIPELINE_SIZE(cxt_reg))</u></td></tr>
<tr><th id="2895">2895</th><td><u>#define <dfn class="macro" id="_M/GEN7_CXT_SIZE" data-ref="_M/GEN7_CXT_SIZE">GEN7_CXT_SIZE</dfn>		0x21a8</u></td></tr>
<tr><th id="2896">2896</th><td><u>#define <dfn class="macro" id="_M/GEN7_CXT_POWER_SIZE" data-ref="_M/GEN7_CXT_POWER_SIZE">GEN7_CXT_POWER_SIZE</dfn>(ctx_reg)	(((ctx_reg) &gt;&gt; 25) &amp; 0x7f)</u></td></tr>
<tr><th id="2897">2897</th><td><u>#define <dfn class="macro" id="_M/GEN7_CXT_RING_SIZE" data-ref="_M/GEN7_CXT_RING_SIZE">GEN7_CXT_RING_SIZE</dfn>(ctx_reg)	(((ctx_reg) &gt;&gt; 22) &amp; 0x7)</u></td></tr>
<tr><th id="2898">2898</th><td><u>#define <dfn class="macro" id="_M/GEN7_CXT_RENDER_SIZE" data-ref="_M/GEN7_CXT_RENDER_SIZE">GEN7_CXT_RENDER_SIZE</dfn>(ctx_reg)	(((ctx_reg) &gt;&gt; 16) &amp; 0x3f)</u></td></tr>
<tr><th id="2899">2899</th><td><u>#define <dfn class="macro" id="_M/GEN7_CXT_EXTENDED_SIZE" data-ref="_M/GEN7_CXT_EXTENDED_SIZE">GEN7_CXT_EXTENDED_SIZE</dfn>(ctx_reg)	(((ctx_reg) &gt;&gt; 9) &amp; 0x7f)</u></td></tr>
<tr><th id="2900">2900</th><td><u>#define <dfn class="macro" id="_M/GEN7_CXT_GT1_SIZE" data-ref="_M/GEN7_CXT_GT1_SIZE">GEN7_CXT_GT1_SIZE</dfn>(ctx_reg)	(((ctx_reg) &gt;&gt; 6) &amp; 0x7)</u></td></tr>
<tr><th id="2901">2901</th><td><u>#define <dfn class="macro" id="_M/GEN7_CXT_VFSTATE_SIZE" data-ref="_M/GEN7_CXT_VFSTATE_SIZE">GEN7_CXT_VFSTATE_SIZE</dfn>(ctx_reg)	(((ctx_reg) &gt;&gt; 0) &amp; 0x3f)</u></td></tr>
<tr><th id="2902">2902</th><td><u>#define <dfn class="macro" id="_M/GEN7_CXT_TOTAL_SIZE" data-ref="_M/GEN7_CXT_TOTAL_SIZE">GEN7_CXT_TOTAL_SIZE</dfn>(ctx_reg)	(GEN7_CXT_EXTENDED_SIZE(ctx_reg) + \</u></td></tr>
<tr><th id="2903">2903</th><td><u>					 GEN7_CXT_VFSTATE_SIZE(ctx_reg))</u></td></tr>
<tr><th id="2904">2904</th><td><i>/* Haswell does have the CXT_SIZE register however it does not appear to be</i></td></tr>
<tr><th id="2905">2905</th><td><i> * valid. Now, docs explain in dwords what is in the context object. The full</i></td></tr>
<tr><th id="2906">2906</th><td><i> * size is 70720 bytes, however, the power context and execlist context will</i></td></tr>
<tr><th id="2907">2907</th><td><i> * never be saved (power context is stored elsewhere, and execlists don't work</i></td></tr>
<tr><th id="2908">2908</th><td><i> * on HSW) - so the final size, including the extra state required for the</i></td></tr>
<tr><th id="2909">2909</th><td><i> * Resource Streamer, is 66944 bytes, which rounds to 17 pages.</i></td></tr>
<tr><th id="2910">2910</th><td><i> */</i></td></tr>
<tr><th id="2911">2911</th><td><u>#define <dfn class="macro" id="_M/HSW_CXT_TOTAL_SIZE" data-ref="_M/HSW_CXT_TOTAL_SIZE">HSW_CXT_TOTAL_SIZE</dfn>		(17 * PAGE_SIZE)</u></td></tr>
<tr><th id="2912">2912</th><td><i>/* Same as Haswell, but 72064 bytes now. */</i></td></tr>
<tr><th id="2913">2913</th><td><u>#define <dfn class="macro" id="_M/GEN8_CXT_TOTAL_SIZE" data-ref="_M/GEN8_CXT_TOTAL_SIZE">GEN8_CXT_TOTAL_SIZE</dfn>		(18 * PAGE_SIZE)</u></td></tr>
<tr><th id="2914">2914</th><td></td></tr>
<tr><th id="2915">2915</th><td><u>#define <dfn class="macro" id="_M/CHV_CLK_CTL1" data-ref="_M/CHV_CLK_CTL1">CHV_CLK_CTL1</dfn>			0x101100</u></td></tr>
<tr><th id="2916">2916</th><td><u>#define <dfn class="macro" id="_M/VLV_CLK_CTL2" data-ref="_M/VLV_CLK_CTL2">VLV_CLK_CTL2</dfn>			0x101104</u></td></tr>
<tr><th id="2917">2917</th><td><u>#define   <dfn class="macro" id="_M/CLK_CTL2_CZCOUNT_30NS_SHIFT" data-ref="_M/CLK_CTL2_CZCOUNT_30NS_SHIFT">CLK_CTL2_CZCOUNT_30NS_SHIFT</dfn>	28</u></td></tr>
<tr><th id="2918">2918</th><td></td></tr>
<tr><th id="2919">2919</th><td><i>/*</i></td></tr>
<tr><th id="2920">2920</th><td><i> * Overlay regs</i></td></tr>
<tr><th id="2921">2921</th><td><i> */</i></td></tr>
<tr><th id="2922">2922</th><td></td></tr>
<tr><th id="2923">2923</th><td><u>#define <dfn class="macro" id="_M/OVADD" data-ref="_M/OVADD">OVADD</dfn>			0x30000</u></td></tr>
<tr><th id="2924">2924</th><td><u>#define <dfn class="macro" id="_M/DOVSTA" data-ref="_M/DOVSTA">DOVSTA</dfn>			0x30008</u></td></tr>
<tr><th id="2925">2925</th><td><u>#define <dfn class="macro" id="_M/OC_BUF" data-ref="_M/OC_BUF">OC_BUF</dfn>			(0x3&lt;&lt;20)</u></td></tr>
<tr><th id="2926">2926</th><td><u>#define <dfn class="macro" id="_M/OGAMC5" data-ref="_M/OGAMC5">OGAMC5</dfn>			0x30010</u></td></tr>
<tr><th id="2927">2927</th><td><u>#define <dfn class="macro" id="_M/OGAMC4" data-ref="_M/OGAMC4">OGAMC4</dfn>			0x30014</u></td></tr>
<tr><th id="2928">2928</th><td><u>#define <dfn class="macro" id="_M/OGAMC3" data-ref="_M/OGAMC3">OGAMC3</dfn>			0x30018</u></td></tr>
<tr><th id="2929">2929</th><td><u>#define <dfn class="macro" id="_M/OGAMC2" data-ref="_M/OGAMC2">OGAMC2</dfn>			0x3001c</u></td></tr>
<tr><th id="2930">2930</th><td><u>#define <dfn class="macro" id="_M/OGAMC1" data-ref="_M/OGAMC1">OGAMC1</dfn>			0x30020</u></td></tr>
<tr><th id="2931">2931</th><td><u>#define <dfn class="macro" id="_M/OGAMC0" data-ref="_M/OGAMC0">OGAMC0</dfn>			0x30024</u></td></tr>
<tr><th id="2932">2932</th><td></td></tr>
<tr><th id="2933">2933</th><td><i>/*</i></td></tr>
<tr><th id="2934">2934</th><td><i> * Display engine regs</i></td></tr>
<tr><th id="2935">2935</th><td><i> */</i></td></tr>
<tr><th id="2936">2936</th><td></td></tr>
<tr><th id="2937">2937</th><td><i>/* Pipe A CRC regs */</i></td></tr>
<tr><th id="2938">2938</th><td><u>#define <dfn class="macro" id="_M/_PIPE_CRC_CTL_A" data-ref="_M/_PIPE_CRC_CTL_A">_PIPE_CRC_CTL_A</dfn>			0x60050</u></td></tr>
<tr><th id="2939">2939</th><td><u>#define   <dfn class="macro" id="_M/PIPE_CRC_ENABLE" data-ref="_M/PIPE_CRC_ENABLE">PIPE_CRC_ENABLE</dfn>		(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="2940">2940</th><td><i>/* ivb+ source selection */</i></td></tr>
<tr><th id="2941">2941</th><td><u>#define   <dfn class="macro" id="_M/PIPE_CRC_SOURCE_PRIMARY_IVB" data-ref="_M/PIPE_CRC_SOURCE_PRIMARY_IVB">PIPE_CRC_SOURCE_PRIMARY_IVB</dfn>	(0 &lt;&lt; 29)</u></td></tr>
<tr><th id="2942">2942</th><td><u>#define   <dfn class="macro" id="_M/PIPE_CRC_SOURCE_SPRITE_IVB" data-ref="_M/PIPE_CRC_SOURCE_SPRITE_IVB">PIPE_CRC_SOURCE_SPRITE_IVB</dfn>	(1 &lt;&lt; 29)</u></td></tr>
<tr><th id="2943">2943</th><td><u>#define   <dfn class="macro" id="_M/PIPE_CRC_SOURCE_PF_IVB" data-ref="_M/PIPE_CRC_SOURCE_PF_IVB">PIPE_CRC_SOURCE_PF_IVB</dfn>	(2 &lt;&lt; 29)</u></td></tr>
<tr><th id="2944">2944</th><td><i>/* ilk+ source selection */</i></td></tr>
<tr><th id="2945">2945</th><td><u>#define   <dfn class="macro" id="_M/PIPE_CRC_SOURCE_PRIMARY_ILK" data-ref="_M/PIPE_CRC_SOURCE_PRIMARY_ILK">PIPE_CRC_SOURCE_PRIMARY_ILK</dfn>	(0 &lt;&lt; 28)</u></td></tr>
<tr><th id="2946">2946</th><td><u>#define   <dfn class="macro" id="_M/PIPE_CRC_SOURCE_SPRITE_ILK" data-ref="_M/PIPE_CRC_SOURCE_SPRITE_ILK">PIPE_CRC_SOURCE_SPRITE_ILK</dfn>	(1 &lt;&lt; 28)</u></td></tr>
<tr><th id="2947">2947</th><td><u>#define   <dfn class="macro" id="_M/PIPE_CRC_SOURCE_PIPE_ILK" data-ref="_M/PIPE_CRC_SOURCE_PIPE_ILK">PIPE_CRC_SOURCE_PIPE_ILK</dfn>	(2 &lt;&lt; 28)</u></td></tr>
<tr><th id="2948">2948</th><td><i>/* embedded DP port on the north display block, reserved on ivb */</i></td></tr>
<tr><th id="2949">2949</th><td><u>#define   <dfn class="macro" id="_M/PIPE_CRC_SOURCE_PORT_A_ILK" data-ref="_M/PIPE_CRC_SOURCE_PORT_A_ILK">PIPE_CRC_SOURCE_PORT_A_ILK</dfn>	(4 &lt;&lt; 28)</u></td></tr>
<tr><th id="2950">2950</th><td><u>#define   <dfn class="macro" id="_M/PIPE_CRC_SOURCE_FDI_ILK" data-ref="_M/PIPE_CRC_SOURCE_FDI_ILK">PIPE_CRC_SOURCE_FDI_ILK</dfn>	(5 &lt;&lt; 28) /* reserved on ivb */</u></td></tr>
<tr><th id="2951">2951</th><td><i>/* vlv source selection */</i></td></tr>
<tr><th id="2952">2952</th><td><u>#define   <dfn class="macro" id="_M/PIPE_CRC_SOURCE_PIPE_VLV" data-ref="_M/PIPE_CRC_SOURCE_PIPE_VLV">PIPE_CRC_SOURCE_PIPE_VLV</dfn>	(0 &lt;&lt; 27)</u></td></tr>
<tr><th id="2953">2953</th><td><u>#define   <dfn class="macro" id="_M/PIPE_CRC_SOURCE_HDMIB_VLV" data-ref="_M/PIPE_CRC_SOURCE_HDMIB_VLV">PIPE_CRC_SOURCE_HDMIB_VLV</dfn>	(1 &lt;&lt; 27)</u></td></tr>
<tr><th id="2954">2954</th><td><u>#define   <dfn class="macro" id="_M/PIPE_CRC_SOURCE_HDMIC_VLV" data-ref="_M/PIPE_CRC_SOURCE_HDMIC_VLV">PIPE_CRC_SOURCE_HDMIC_VLV</dfn>	(2 &lt;&lt; 27)</u></td></tr>
<tr><th id="2955">2955</th><td><i>/* with DP port the pipe source is invalid */</i></td></tr>
<tr><th id="2956">2956</th><td><u>#define   <dfn class="macro" id="_M/PIPE_CRC_SOURCE_DP_D_VLV" data-ref="_M/PIPE_CRC_SOURCE_DP_D_VLV">PIPE_CRC_SOURCE_DP_D_VLV</dfn>	(3 &lt;&lt; 27)</u></td></tr>
<tr><th id="2957">2957</th><td><u>#define   <dfn class="macro" id="_M/PIPE_CRC_SOURCE_DP_B_VLV" data-ref="_M/PIPE_CRC_SOURCE_DP_B_VLV">PIPE_CRC_SOURCE_DP_B_VLV</dfn>	(6 &lt;&lt; 27)</u></td></tr>
<tr><th id="2958">2958</th><td><u>#define   <dfn class="macro" id="_M/PIPE_CRC_SOURCE_DP_C_VLV" data-ref="_M/PIPE_CRC_SOURCE_DP_C_VLV">PIPE_CRC_SOURCE_DP_C_VLV</dfn>	(7 &lt;&lt; 27)</u></td></tr>
<tr><th id="2959">2959</th><td><i>/* gen3+ source selection */</i></td></tr>
<tr><th id="2960">2960</th><td><u>#define   <dfn class="macro" id="_M/PIPE_CRC_SOURCE_PIPE_I9XX" data-ref="_M/PIPE_CRC_SOURCE_PIPE_I9XX">PIPE_CRC_SOURCE_PIPE_I9XX</dfn>	(0 &lt;&lt; 28)</u></td></tr>
<tr><th id="2961">2961</th><td><u>#define   <dfn class="macro" id="_M/PIPE_CRC_SOURCE_SDVOB_I9XX" data-ref="_M/PIPE_CRC_SOURCE_SDVOB_I9XX">PIPE_CRC_SOURCE_SDVOB_I9XX</dfn>	(1 &lt;&lt; 28)</u></td></tr>
<tr><th id="2962">2962</th><td><u>#define   <dfn class="macro" id="_M/PIPE_CRC_SOURCE_SDVOC_I9XX" data-ref="_M/PIPE_CRC_SOURCE_SDVOC_I9XX">PIPE_CRC_SOURCE_SDVOC_I9XX</dfn>	(2 &lt;&lt; 28)</u></td></tr>
<tr><th id="2963">2963</th><td><i>/* with DP/TV port the pipe source is invalid */</i></td></tr>
<tr><th id="2964">2964</th><td><u>#define   <dfn class="macro" id="_M/PIPE_CRC_SOURCE_DP_D_G4X" data-ref="_M/PIPE_CRC_SOURCE_DP_D_G4X">PIPE_CRC_SOURCE_DP_D_G4X</dfn>	(3 &lt;&lt; 28)</u></td></tr>
<tr><th id="2965">2965</th><td><u>#define   <dfn class="macro" id="_M/PIPE_CRC_SOURCE_TV_PRE" data-ref="_M/PIPE_CRC_SOURCE_TV_PRE">PIPE_CRC_SOURCE_TV_PRE</dfn>	(4 &lt;&lt; 28)</u></td></tr>
<tr><th id="2966">2966</th><td><u>#define   <dfn class="macro" id="_M/PIPE_CRC_SOURCE_TV_POST" data-ref="_M/PIPE_CRC_SOURCE_TV_POST">PIPE_CRC_SOURCE_TV_POST</dfn>	(5 &lt;&lt; 28)</u></td></tr>
<tr><th id="2967">2967</th><td><u>#define   <dfn class="macro" id="_M/PIPE_CRC_SOURCE_DP_B_G4X" data-ref="_M/PIPE_CRC_SOURCE_DP_B_G4X">PIPE_CRC_SOURCE_DP_B_G4X</dfn>	(6 &lt;&lt; 28)</u></td></tr>
<tr><th id="2968">2968</th><td><u>#define   <dfn class="macro" id="_M/PIPE_CRC_SOURCE_DP_C_G4X" data-ref="_M/PIPE_CRC_SOURCE_DP_C_G4X">PIPE_CRC_SOURCE_DP_C_G4X</dfn>	(7 &lt;&lt; 28)</u></td></tr>
<tr><th id="2969">2969</th><td><i>/* gen2 doesn't have source selection bits */</i></td></tr>
<tr><th id="2970">2970</th><td><u>#define   <dfn class="macro" id="_M/PIPE_CRC_INCLUDE_BORDER_I8XX" data-ref="_M/PIPE_CRC_INCLUDE_BORDER_I8XX">PIPE_CRC_INCLUDE_BORDER_I8XX</dfn>	(1 &lt;&lt; 30)</u></td></tr>
<tr><th id="2971">2971</th><td></td></tr>
<tr><th id="2972">2972</th><td><u>#define <dfn class="macro" id="_M/_PIPE_CRC_RES_1_A_IVB" data-ref="_M/_PIPE_CRC_RES_1_A_IVB">_PIPE_CRC_RES_1_A_IVB</dfn>		0x60064</u></td></tr>
<tr><th id="2973">2973</th><td><u>#define <dfn class="macro" id="_M/_PIPE_CRC_RES_2_A_IVB" data-ref="_M/_PIPE_CRC_RES_2_A_IVB">_PIPE_CRC_RES_2_A_IVB</dfn>		0x60068</u></td></tr>
<tr><th id="2974">2974</th><td><u>#define <dfn class="macro" id="_M/_PIPE_CRC_RES_3_A_IVB" data-ref="_M/_PIPE_CRC_RES_3_A_IVB">_PIPE_CRC_RES_3_A_IVB</dfn>		0x6006c</u></td></tr>
<tr><th id="2975">2975</th><td><u>#define <dfn class="macro" id="_M/_PIPE_CRC_RES_4_A_IVB" data-ref="_M/_PIPE_CRC_RES_4_A_IVB">_PIPE_CRC_RES_4_A_IVB</dfn>		0x60070</u></td></tr>
<tr><th id="2976">2976</th><td><u>#define <dfn class="macro" id="_M/_PIPE_CRC_RES_5_A_IVB" data-ref="_M/_PIPE_CRC_RES_5_A_IVB">_PIPE_CRC_RES_5_A_IVB</dfn>		0x60074</u></td></tr>
<tr><th id="2977">2977</th><td></td></tr>
<tr><th id="2978">2978</th><td><u>#define <dfn class="macro" id="_M/_PIPE_CRC_RES_RED_A" data-ref="_M/_PIPE_CRC_RES_RED_A">_PIPE_CRC_RES_RED_A</dfn>		0x60060</u></td></tr>
<tr><th id="2979">2979</th><td><u>#define <dfn class="macro" id="_M/_PIPE_CRC_RES_GREEN_A" data-ref="_M/_PIPE_CRC_RES_GREEN_A">_PIPE_CRC_RES_GREEN_A</dfn>		0x60064</u></td></tr>
<tr><th id="2980">2980</th><td><u>#define <dfn class="macro" id="_M/_PIPE_CRC_RES_BLUE_A" data-ref="_M/_PIPE_CRC_RES_BLUE_A">_PIPE_CRC_RES_BLUE_A</dfn>		0x60068</u></td></tr>
<tr><th id="2981">2981</th><td><u>#define <dfn class="macro" id="_M/_PIPE_CRC_RES_RES1_A_I915" data-ref="_M/_PIPE_CRC_RES_RES1_A_I915">_PIPE_CRC_RES_RES1_A_I915</dfn>	0x6006c</u></td></tr>
<tr><th id="2982">2982</th><td><u>#define <dfn class="macro" id="_M/_PIPE_CRC_RES_RES2_A_G4X" data-ref="_M/_PIPE_CRC_RES_RES2_A_G4X">_PIPE_CRC_RES_RES2_A_G4X</dfn>	0x60080</u></td></tr>
<tr><th id="2983">2983</th><td></td></tr>
<tr><th id="2984">2984</th><td><i>/* Pipe B CRC regs */</i></td></tr>
<tr><th id="2985">2985</th><td><u>#define <dfn class="macro" id="_M/_PIPE_CRC_RES_1_B_IVB" data-ref="_M/_PIPE_CRC_RES_1_B_IVB">_PIPE_CRC_RES_1_B_IVB</dfn>		0x61064</u></td></tr>
<tr><th id="2986">2986</th><td><u>#define <dfn class="macro" id="_M/_PIPE_CRC_RES_2_B_IVB" data-ref="_M/_PIPE_CRC_RES_2_B_IVB">_PIPE_CRC_RES_2_B_IVB</dfn>		0x61068</u></td></tr>
<tr><th id="2987">2987</th><td><u>#define <dfn class="macro" id="_M/_PIPE_CRC_RES_3_B_IVB" data-ref="_M/_PIPE_CRC_RES_3_B_IVB">_PIPE_CRC_RES_3_B_IVB</dfn>		0x6106c</u></td></tr>
<tr><th id="2988">2988</th><td><u>#define <dfn class="macro" id="_M/_PIPE_CRC_RES_4_B_IVB" data-ref="_M/_PIPE_CRC_RES_4_B_IVB">_PIPE_CRC_RES_4_B_IVB</dfn>		0x61070</u></td></tr>
<tr><th id="2989">2989</th><td><u>#define <dfn class="macro" id="_M/_PIPE_CRC_RES_5_B_IVB" data-ref="_M/_PIPE_CRC_RES_5_B_IVB">_PIPE_CRC_RES_5_B_IVB</dfn>		0x61074</u></td></tr>
<tr><th id="2990">2990</th><td></td></tr>
<tr><th id="2991">2991</th><td><u>#define <dfn class="macro" id="_M/PIPE_CRC_CTL" data-ref="_M/PIPE_CRC_CTL">PIPE_CRC_CTL</dfn>(pipe) _TRANSCODER2(pipe, _PIPE_CRC_CTL_A)</u></td></tr>
<tr><th id="2992">2992</th><td><u>#define <dfn class="macro" id="_M/PIPE_CRC_RES_1_IVB" data-ref="_M/PIPE_CRC_RES_1_IVB">PIPE_CRC_RES_1_IVB</dfn>(pipe)	\</u></td></tr>
<tr><th id="2993">2993</th><td><u>	_TRANSCODER2(pipe, _PIPE_CRC_RES_1_A_IVB)</u></td></tr>
<tr><th id="2994">2994</th><td><u>#define <dfn class="macro" id="_M/PIPE_CRC_RES_2_IVB" data-ref="_M/PIPE_CRC_RES_2_IVB">PIPE_CRC_RES_2_IVB</dfn>(pipe)	\</u></td></tr>
<tr><th id="2995">2995</th><td><u>	_TRANSCODER2(pipe, _PIPE_CRC_RES_2_A_IVB)</u></td></tr>
<tr><th id="2996">2996</th><td><u>#define <dfn class="macro" id="_M/PIPE_CRC_RES_3_IVB" data-ref="_M/PIPE_CRC_RES_3_IVB">PIPE_CRC_RES_3_IVB</dfn>(pipe)	\</u></td></tr>
<tr><th id="2997">2997</th><td><u>	_TRANSCODER2(pipe, _PIPE_CRC_RES_3_A_IVB)</u></td></tr>
<tr><th id="2998">2998</th><td><u>#define <dfn class="macro" id="_M/PIPE_CRC_RES_4_IVB" data-ref="_M/PIPE_CRC_RES_4_IVB">PIPE_CRC_RES_4_IVB</dfn>(pipe)	\</u></td></tr>
<tr><th id="2999">2999</th><td><u>	_TRANSCODER2(pipe, _PIPE_CRC_RES_4_A_IVB)</u></td></tr>
<tr><th id="3000">3000</th><td><u>#define <dfn class="macro" id="_M/PIPE_CRC_RES_5_IVB" data-ref="_M/PIPE_CRC_RES_5_IVB">PIPE_CRC_RES_5_IVB</dfn>(pipe)	\</u></td></tr>
<tr><th id="3001">3001</th><td><u>	_TRANSCODER2(pipe, _PIPE_CRC_RES_5_A_IVB)</u></td></tr>
<tr><th id="3002">3002</th><td></td></tr>
<tr><th id="3003">3003</th><td><u>#define <dfn class="macro" id="_M/PIPE_CRC_RES_RED" data-ref="_M/PIPE_CRC_RES_RED">PIPE_CRC_RES_RED</dfn>(pipe) \</u></td></tr>
<tr><th id="3004">3004</th><td><u>	_TRANSCODER2(pipe, _PIPE_CRC_RES_RED_A)</u></td></tr>
<tr><th id="3005">3005</th><td><u>#define <dfn class="macro" id="_M/PIPE_CRC_RES_GREEN" data-ref="_M/PIPE_CRC_RES_GREEN">PIPE_CRC_RES_GREEN</dfn>(pipe) \</u></td></tr>
<tr><th id="3006">3006</th><td><u>	_TRANSCODER2(pipe, _PIPE_CRC_RES_GREEN_A)</u></td></tr>
<tr><th id="3007">3007</th><td><u>#define <dfn class="macro" id="_M/PIPE_CRC_RES_BLUE" data-ref="_M/PIPE_CRC_RES_BLUE">PIPE_CRC_RES_BLUE</dfn>(pipe) \</u></td></tr>
<tr><th id="3008">3008</th><td><u>	_TRANSCODER2(pipe, _PIPE_CRC_RES_BLUE_A)</u></td></tr>
<tr><th id="3009">3009</th><td><u>#define <dfn class="macro" id="_M/PIPE_CRC_RES_RES1_I915" data-ref="_M/PIPE_CRC_RES_RES1_I915">PIPE_CRC_RES_RES1_I915</dfn>(pipe) \</u></td></tr>
<tr><th id="3010">3010</th><td><u>	_TRANSCODER2(pipe, _PIPE_CRC_RES_RES1_A_I915)</u></td></tr>
<tr><th id="3011">3011</th><td><u>#define <dfn class="macro" id="_M/PIPE_CRC_RES_RES2_G4X" data-ref="_M/PIPE_CRC_RES_RES2_G4X">PIPE_CRC_RES_RES2_G4X</dfn>(pipe) \</u></td></tr>
<tr><th id="3012">3012</th><td><u>	_TRANSCODER2(pipe, _PIPE_CRC_RES_RES2_A_G4X)</u></td></tr>
<tr><th id="3013">3013</th><td></td></tr>
<tr><th id="3014">3014</th><td><i>/* Pipe A timing regs */</i></td></tr>
<tr><th id="3015">3015</th><td><u>#define <dfn class="macro" id="_M/_HTOTAL_A" data-ref="_M/_HTOTAL_A">_HTOTAL_A</dfn>	0x60000</u></td></tr>
<tr><th id="3016">3016</th><td><u>#define <dfn class="macro" id="_M/_HBLANK_A" data-ref="_M/_HBLANK_A">_HBLANK_A</dfn>	0x60004</u></td></tr>
<tr><th id="3017">3017</th><td><u>#define <dfn class="macro" id="_M/_HSYNC_A" data-ref="_M/_HSYNC_A">_HSYNC_A</dfn>	0x60008</u></td></tr>
<tr><th id="3018">3018</th><td><u>#define <dfn class="macro" id="_M/_VTOTAL_A" data-ref="_M/_VTOTAL_A">_VTOTAL_A</dfn>	0x6000c</u></td></tr>
<tr><th id="3019">3019</th><td><u>#define <dfn class="macro" id="_M/_VBLANK_A" data-ref="_M/_VBLANK_A">_VBLANK_A</dfn>	0x60010</u></td></tr>
<tr><th id="3020">3020</th><td><u>#define <dfn class="macro" id="_M/_VSYNC_A" data-ref="_M/_VSYNC_A">_VSYNC_A</dfn>	0x60014</u></td></tr>
<tr><th id="3021">3021</th><td><u>#define <dfn class="macro" id="_M/_PIPEASRC" data-ref="_M/_PIPEASRC">_PIPEASRC</dfn>	0x6001c</u></td></tr>
<tr><th id="3022">3022</th><td><u>#define <dfn class="macro" id="_M/_BCLRPAT_A" data-ref="_M/_BCLRPAT_A">_BCLRPAT_A</dfn>	0x60020</u></td></tr>
<tr><th id="3023">3023</th><td><u>#define <dfn class="macro" id="_M/_VSYNCSHIFT_A" data-ref="_M/_VSYNCSHIFT_A">_VSYNCSHIFT_A</dfn>	0x60028</u></td></tr>
<tr><th id="3024">3024</th><td><u>#define <dfn class="macro" id="_M/_PIPE_MULT_A" data-ref="_M/_PIPE_MULT_A">_PIPE_MULT_A</dfn>	0x6002c</u></td></tr>
<tr><th id="3025">3025</th><td></td></tr>
<tr><th id="3026">3026</th><td><i>/* Pipe B timing regs */</i></td></tr>
<tr><th id="3027">3027</th><td><u>#define <dfn class="macro" id="_M/_HTOTAL_B" data-ref="_M/_HTOTAL_B">_HTOTAL_B</dfn>	0x61000</u></td></tr>
<tr><th id="3028">3028</th><td><u>#define <dfn class="macro" id="_M/_HBLANK_B" data-ref="_M/_HBLANK_B">_HBLANK_B</dfn>	0x61004</u></td></tr>
<tr><th id="3029">3029</th><td><u>#define <dfn class="macro" id="_M/_HSYNC_B" data-ref="_M/_HSYNC_B">_HSYNC_B</dfn>	0x61008</u></td></tr>
<tr><th id="3030">3030</th><td><u>#define <dfn class="macro" id="_M/_VTOTAL_B" data-ref="_M/_VTOTAL_B">_VTOTAL_B</dfn>	0x6100c</u></td></tr>
<tr><th id="3031">3031</th><td><u>#define <dfn class="macro" id="_M/_VBLANK_B" data-ref="_M/_VBLANK_B">_VBLANK_B</dfn>	0x61010</u></td></tr>
<tr><th id="3032">3032</th><td><u>#define <dfn class="macro" id="_M/_VSYNC_B" data-ref="_M/_VSYNC_B">_VSYNC_B</dfn>	0x61014</u></td></tr>
<tr><th id="3033">3033</th><td><u>#define <dfn class="macro" id="_M/_PIPEBSRC" data-ref="_M/_PIPEBSRC">_PIPEBSRC</dfn>	0x6101c</u></td></tr>
<tr><th id="3034">3034</th><td><u>#define <dfn class="macro" id="_M/_BCLRPAT_B" data-ref="_M/_BCLRPAT_B">_BCLRPAT_B</dfn>	0x61020</u></td></tr>
<tr><th id="3035">3035</th><td><u>#define <dfn class="macro" id="_M/_VSYNCSHIFT_B" data-ref="_M/_VSYNCSHIFT_B">_VSYNCSHIFT_B</dfn>	0x61028</u></td></tr>
<tr><th id="3036">3036</th><td><u>#define <dfn class="macro" id="_M/_PIPE_MULT_B" data-ref="_M/_PIPE_MULT_B">_PIPE_MULT_B</dfn>	0x6102c</u></td></tr>
<tr><th id="3037">3037</th><td></td></tr>
<tr><th id="3038">3038</th><td><u>#define <dfn class="macro" id="_M/TRANSCODER_A_OFFSET" data-ref="_M/TRANSCODER_A_OFFSET">TRANSCODER_A_OFFSET</dfn> 0x60000</u></td></tr>
<tr><th id="3039">3039</th><td><u>#define <dfn class="macro" id="_M/TRANSCODER_B_OFFSET" data-ref="_M/TRANSCODER_B_OFFSET">TRANSCODER_B_OFFSET</dfn> 0x61000</u></td></tr>
<tr><th id="3040">3040</th><td><u>#define <dfn class="macro" id="_M/TRANSCODER_C_OFFSET" data-ref="_M/TRANSCODER_C_OFFSET">TRANSCODER_C_OFFSET</dfn> 0x62000</u></td></tr>
<tr><th id="3041">3041</th><td><u>#define <dfn class="macro" id="_M/CHV_TRANSCODER_C_OFFSET" data-ref="_M/CHV_TRANSCODER_C_OFFSET">CHV_TRANSCODER_C_OFFSET</dfn> 0x63000</u></td></tr>
<tr><th id="3042">3042</th><td><u>#define <dfn class="macro" id="_M/TRANSCODER_EDP_OFFSET" data-ref="_M/TRANSCODER_EDP_OFFSET">TRANSCODER_EDP_OFFSET</dfn> 0x6f000</u></td></tr>
<tr><th id="3043">3043</th><td></td></tr>
<tr><th id="3044">3044</th><td><u>#define <dfn class="macro" id="_M/_TRANSCODER2" data-ref="_M/_TRANSCODER2">_TRANSCODER2</dfn>(pipe, reg) (dev_priv-&gt;info.trans_offsets[(pipe)] - \</u></td></tr>
<tr><th id="3045">3045</th><td><u>	dev_priv-&gt;info.trans_offsets[TRANSCODER_A] + (reg) + \</u></td></tr>
<tr><th id="3046">3046</th><td><u>	dev_priv-&gt;info.display_mmio_offset)</u></td></tr>
<tr><th id="3047">3047</th><td></td></tr>
<tr><th id="3048">3048</th><td><u>#define <dfn class="macro" id="_M/HTOTAL" data-ref="_M/HTOTAL">HTOTAL</dfn>(trans) _TRANSCODER2(trans, _HTOTAL_A)</u></td></tr>
<tr><th id="3049">3049</th><td><u>#define <dfn class="macro" id="_M/HBLANK" data-ref="_M/HBLANK">HBLANK</dfn>(trans) _TRANSCODER2(trans, _HBLANK_A)</u></td></tr>
<tr><th id="3050">3050</th><td><u>#define <dfn class="macro" id="_M/HSYNC" data-ref="_M/HSYNC">HSYNC</dfn>(trans) _TRANSCODER2(trans, _HSYNC_A)</u></td></tr>
<tr><th id="3051">3051</th><td><u>#define <dfn class="macro" id="_M/VTOTAL" data-ref="_M/VTOTAL">VTOTAL</dfn>(trans) _TRANSCODER2(trans, _VTOTAL_A)</u></td></tr>
<tr><th id="3052">3052</th><td><u>#define <dfn class="macro" id="_M/VBLANK" data-ref="_M/VBLANK">VBLANK</dfn>(trans) _TRANSCODER2(trans, _VBLANK_A)</u></td></tr>
<tr><th id="3053">3053</th><td><u>#define <dfn class="macro" id="_M/VSYNC" data-ref="_M/VSYNC">VSYNC</dfn>(trans) _TRANSCODER2(trans, _VSYNC_A)</u></td></tr>
<tr><th id="3054">3054</th><td><u>#define <dfn class="macro" id="_M/BCLRPAT" data-ref="_M/BCLRPAT">BCLRPAT</dfn>(trans) _TRANSCODER2(trans, _BCLRPAT_A)</u></td></tr>
<tr><th id="3055">3055</th><td><u>#define <dfn class="macro" id="_M/VSYNCSHIFT" data-ref="_M/VSYNCSHIFT">VSYNCSHIFT</dfn>(trans) _TRANSCODER2(trans, _VSYNCSHIFT_A)</u></td></tr>
<tr><th id="3056">3056</th><td><u>#define <dfn class="macro" id="_M/PIPESRC" data-ref="_M/PIPESRC">PIPESRC</dfn>(trans) _TRANSCODER2(trans, _PIPEASRC)</u></td></tr>
<tr><th id="3057">3057</th><td><u>#define <dfn class="macro" id="_M/PIPE_MULT" data-ref="_M/PIPE_MULT">PIPE_MULT</dfn>(trans) _TRANSCODER2(trans, _PIPE_MULT_A)</u></td></tr>
<tr><th id="3058">3058</th><td></td></tr>
<tr><th id="3059">3059</th><td><i>/* VLV eDP PSR registers */</i></td></tr>
<tr><th id="3060">3060</th><td><u>#define <dfn class="macro" id="_M/_PSRCTLA" data-ref="_M/_PSRCTLA">_PSRCTLA</dfn>				(VLV_DISPLAY_BASE + 0x60090)</u></td></tr>
<tr><th id="3061">3061</th><td><u>#define <dfn class="macro" id="_M/_PSRCTLB" data-ref="_M/_PSRCTLB">_PSRCTLB</dfn>				(VLV_DISPLAY_BASE + 0x61090)</u></td></tr>
<tr><th id="3062">3062</th><td><u>#define  <dfn class="macro" id="_M/VLV_EDP_PSR_ENABLE" data-ref="_M/VLV_EDP_PSR_ENABLE">VLV_EDP_PSR_ENABLE</dfn>			(1&lt;&lt;0)</u></td></tr>
<tr><th id="3063">3063</th><td><u>#define  <dfn class="macro" id="_M/VLV_EDP_PSR_RESET" data-ref="_M/VLV_EDP_PSR_RESET">VLV_EDP_PSR_RESET</dfn>			(1&lt;&lt;1)</u></td></tr>
<tr><th id="3064">3064</th><td><u>#define  <dfn class="macro" id="_M/VLV_EDP_PSR_MODE_MASK" data-ref="_M/VLV_EDP_PSR_MODE_MASK">VLV_EDP_PSR_MODE_MASK</dfn>			(7&lt;&lt;2)</u></td></tr>
<tr><th id="3065">3065</th><td><u>#define  <dfn class="macro" id="_M/VLV_EDP_PSR_MODE_HW_TIMER" data-ref="_M/VLV_EDP_PSR_MODE_HW_TIMER">VLV_EDP_PSR_MODE_HW_TIMER</dfn>		(1&lt;&lt;3)</u></td></tr>
<tr><th id="3066">3066</th><td><u>#define  <dfn class="macro" id="_M/VLV_EDP_PSR_MODE_SW_TIMER" data-ref="_M/VLV_EDP_PSR_MODE_SW_TIMER">VLV_EDP_PSR_MODE_SW_TIMER</dfn>		(1&lt;&lt;2)</u></td></tr>
<tr><th id="3067">3067</th><td><u>#define  <dfn class="macro" id="_M/VLV_EDP_PSR_SINGLE_FRAME_UPDATE" data-ref="_M/VLV_EDP_PSR_SINGLE_FRAME_UPDATE">VLV_EDP_PSR_SINGLE_FRAME_UPDATE</dfn>	(1&lt;&lt;7)</u></td></tr>
<tr><th id="3068">3068</th><td><u>#define  <dfn class="macro" id="_M/VLV_EDP_PSR_ACTIVE_ENTRY" data-ref="_M/VLV_EDP_PSR_ACTIVE_ENTRY">VLV_EDP_PSR_ACTIVE_ENTRY</dfn>		(1&lt;&lt;8)</u></td></tr>
<tr><th id="3069">3069</th><td><u>#define  <dfn class="macro" id="_M/VLV_EDP_PSR_SRC_TRANSMITTER_STATE" data-ref="_M/VLV_EDP_PSR_SRC_TRANSMITTER_STATE">VLV_EDP_PSR_SRC_TRANSMITTER_STATE</dfn>	(1&lt;&lt;9)</u></td></tr>
<tr><th id="3070">3070</th><td><u>#define  <dfn class="macro" id="_M/VLV_EDP_PSR_DBL_FRAME" data-ref="_M/VLV_EDP_PSR_DBL_FRAME">VLV_EDP_PSR_DBL_FRAME</dfn>			(1&lt;&lt;10)</u></td></tr>
<tr><th id="3071">3071</th><td><u>#define  <dfn class="macro" id="_M/VLV_EDP_PSR_FRAME_COUNT_MASK" data-ref="_M/VLV_EDP_PSR_FRAME_COUNT_MASK">VLV_EDP_PSR_FRAME_COUNT_MASK</dfn>		(0xff&lt;&lt;16)</u></td></tr>
<tr><th id="3072">3072</th><td><u>#define  <dfn class="macro" id="_M/VLV_EDP_PSR_IDLE_FRAME_SHIFT" data-ref="_M/VLV_EDP_PSR_IDLE_FRAME_SHIFT">VLV_EDP_PSR_IDLE_FRAME_SHIFT</dfn>		16</u></td></tr>
<tr><th id="3073">3073</th><td><u>#define <dfn class="macro" id="_M/VLV_PSRCTL" data-ref="_M/VLV_PSRCTL">VLV_PSRCTL</dfn>(pipe) _PIPE(pipe, _PSRCTLA, _PSRCTLB)</u></td></tr>
<tr><th id="3074">3074</th><td></td></tr>
<tr><th id="3075">3075</th><td><u>#define <dfn class="macro" id="_M/_VSCSDPA" data-ref="_M/_VSCSDPA">_VSCSDPA</dfn>			(VLV_DISPLAY_BASE + 0x600a0)</u></td></tr>
<tr><th id="3076">3076</th><td><u>#define <dfn class="macro" id="_M/_VSCSDPB" data-ref="_M/_VSCSDPB">_VSCSDPB</dfn>			(VLV_DISPLAY_BASE + 0x610a0)</u></td></tr>
<tr><th id="3077">3077</th><td><u>#define  <dfn class="macro" id="_M/VLV_EDP_PSR_SDP_FREQ_MASK" data-ref="_M/VLV_EDP_PSR_SDP_FREQ_MASK">VLV_EDP_PSR_SDP_FREQ_MASK</dfn>	(3&lt;&lt;30)</u></td></tr>
<tr><th id="3078">3078</th><td><u>#define  <dfn class="macro" id="_M/VLV_EDP_PSR_SDP_FREQ_ONCE" data-ref="_M/VLV_EDP_PSR_SDP_FREQ_ONCE">VLV_EDP_PSR_SDP_FREQ_ONCE</dfn>	(1&lt;&lt;31)</u></td></tr>
<tr><th id="3079">3079</th><td><u>#define  <dfn class="macro" id="_M/VLV_EDP_PSR_SDP_FREQ_EVFRAME" data-ref="_M/VLV_EDP_PSR_SDP_FREQ_EVFRAME">VLV_EDP_PSR_SDP_FREQ_EVFRAME</dfn>	(1&lt;&lt;30)</u></td></tr>
<tr><th id="3080">3080</th><td><u>#define <dfn class="macro" id="_M/VLV_VSCSDP" data-ref="_M/VLV_VSCSDP">VLV_VSCSDP</dfn>(pipe)	_PIPE(pipe, _VSCSDPA, _VSCSDPB)</u></td></tr>
<tr><th id="3081">3081</th><td></td></tr>
<tr><th id="3082">3082</th><td><u>#define <dfn class="macro" id="_M/_PSRSTATA" data-ref="_M/_PSRSTATA">_PSRSTATA</dfn>			(VLV_DISPLAY_BASE + 0x60094)</u></td></tr>
<tr><th id="3083">3083</th><td><u>#define <dfn class="macro" id="_M/_PSRSTATB" data-ref="_M/_PSRSTATB">_PSRSTATB</dfn>			(VLV_DISPLAY_BASE + 0x61094)</u></td></tr>
<tr><th id="3084">3084</th><td><u>#define  <dfn class="macro" id="_M/VLV_EDP_PSR_LAST_STATE_MASK" data-ref="_M/VLV_EDP_PSR_LAST_STATE_MASK">VLV_EDP_PSR_LAST_STATE_MASK</dfn>	(7&lt;&lt;3)</u></td></tr>
<tr><th id="3085">3085</th><td><u>#define  <dfn class="macro" id="_M/VLV_EDP_PSR_CURR_STATE_MASK" data-ref="_M/VLV_EDP_PSR_CURR_STATE_MASK">VLV_EDP_PSR_CURR_STATE_MASK</dfn>	7</u></td></tr>
<tr><th id="3086">3086</th><td><u>#define  <dfn class="macro" id="_M/VLV_EDP_PSR_DISABLED" data-ref="_M/VLV_EDP_PSR_DISABLED">VLV_EDP_PSR_DISABLED</dfn>		(0&lt;&lt;0)</u></td></tr>
<tr><th id="3087">3087</th><td><u>#define  <dfn class="macro" id="_M/VLV_EDP_PSR_INACTIVE" data-ref="_M/VLV_EDP_PSR_INACTIVE">VLV_EDP_PSR_INACTIVE</dfn>		(1&lt;&lt;0)</u></td></tr>
<tr><th id="3088">3088</th><td><u>#define  <dfn class="macro" id="_M/VLV_EDP_PSR_IN_TRANS_TO_ACTIVE" data-ref="_M/VLV_EDP_PSR_IN_TRANS_TO_ACTIVE">VLV_EDP_PSR_IN_TRANS_TO_ACTIVE</dfn>	(2&lt;&lt;0)</u></td></tr>
<tr><th id="3089">3089</th><td><u>#define  <dfn class="macro" id="_M/VLV_EDP_PSR_ACTIVE_NORFB_UP" data-ref="_M/VLV_EDP_PSR_ACTIVE_NORFB_UP">VLV_EDP_PSR_ACTIVE_NORFB_UP</dfn>	(3&lt;&lt;0)</u></td></tr>
<tr><th id="3090">3090</th><td><u>#define  <dfn class="macro" id="_M/VLV_EDP_PSR_ACTIVE_SF_UPDATE" data-ref="_M/VLV_EDP_PSR_ACTIVE_SF_UPDATE">VLV_EDP_PSR_ACTIVE_SF_UPDATE</dfn>	(4&lt;&lt;0)</u></td></tr>
<tr><th id="3091">3091</th><td><u>#define  <dfn class="macro" id="_M/VLV_EDP_PSR_EXIT" data-ref="_M/VLV_EDP_PSR_EXIT">VLV_EDP_PSR_EXIT</dfn>		(5&lt;&lt;0)</u></td></tr>
<tr><th id="3092">3092</th><td><u>#define  <dfn class="macro" id="_M/VLV_EDP_PSR_IN_TRANS" data-ref="_M/VLV_EDP_PSR_IN_TRANS">VLV_EDP_PSR_IN_TRANS</dfn>		(1&lt;&lt;7)</u></td></tr>
<tr><th id="3093">3093</th><td><u>#define <dfn class="macro" id="_M/VLV_PSRSTAT" data-ref="_M/VLV_PSRSTAT">VLV_PSRSTAT</dfn>(pipe) _PIPE(pipe, _PSRSTATA, _PSRSTATB)</u></td></tr>
<tr><th id="3094">3094</th><td></td></tr>
<tr><th id="3095">3095</th><td><i>/* HSW+ eDP PSR registers */</i></td></tr>
<tr><th id="3096">3096</th><td><u>#define <dfn class="macro" id="_M/EDP_PSR_BASE" data-ref="_M/EDP_PSR_BASE">EDP_PSR_BASE</dfn>(dev)                       (IS_HASWELL(dev) ? 0x64800 : 0x6f800)</u></td></tr>
<tr><th id="3097">3097</th><td><u>#define <dfn class="macro" id="_M/EDP_PSR_CTL" data-ref="_M/EDP_PSR_CTL">EDP_PSR_CTL</dfn>(dev)			(EDP_PSR_BASE(dev) + 0)</u></td></tr>
<tr><th id="3098">3098</th><td><u>#define   <dfn class="macro" id="_M/EDP_PSR_ENABLE" data-ref="_M/EDP_PSR_ENABLE">EDP_PSR_ENABLE</dfn>			(1&lt;&lt;31)</u></td></tr>
<tr><th id="3099">3099</th><td><u>#define   <dfn class="macro" id="_M/BDW_PSR_SINGLE_FRAME" data-ref="_M/BDW_PSR_SINGLE_FRAME">BDW_PSR_SINGLE_FRAME</dfn>			(1&lt;&lt;30)</u></td></tr>
<tr><th id="3100">3100</th><td><u>#define   <dfn class="macro" id="_M/EDP_PSR_LINK_STANDBY" data-ref="_M/EDP_PSR_LINK_STANDBY">EDP_PSR_LINK_STANDBY</dfn>			(1&lt;&lt;27)</u></td></tr>
<tr><th id="3101">3101</th><td><u>#define   <dfn class="macro" id="_M/EDP_PSR_MIN_LINK_ENTRY_TIME_MASK" data-ref="_M/EDP_PSR_MIN_LINK_ENTRY_TIME_MASK">EDP_PSR_MIN_LINK_ENTRY_TIME_MASK</dfn>	(3&lt;&lt;25)</u></td></tr>
<tr><th id="3102">3102</th><td><u>#define   <dfn class="macro" id="_M/EDP_PSR_MIN_LINK_ENTRY_TIME_8_LINES" data-ref="_M/EDP_PSR_MIN_LINK_ENTRY_TIME_8_LINES">EDP_PSR_MIN_LINK_ENTRY_TIME_8_LINES</dfn>	(0&lt;&lt;25)</u></td></tr>
<tr><th id="3103">3103</th><td><u>#define   <dfn class="macro" id="_M/EDP_PSR_MIN_LINK_ENTRY_TIME_4_LINES" data-ref="_M/EDP_PSR_MIN_LINK_ENTRY_TIME_4_LINES">EDP_PSR_MIN_LINK_ENTRY_TIME_4_LINES</dfn>	(1&lt;&lt;25)</u></td></tr>
<tr><th id="3104">3104</th><td><u>#define   <dfn class="macro" id="_M/EDP_PSR_MIN_LINK_ENTRY_TIME_2_LINES" data-ref="_M/EDP_PSR_MIN_LINK_ENTRY_TIME_2_LINES">EDP_PSR_MIN_LINK_ENTRY_TIME_2_LINES</dfn>	(2&lt;&lt;25)</u></td></tr>
<tr><th id="3105">3105</th><td><u>#define   <dfn class="macro" id="_M/EDP_PSR_MIN_LINK_ENTRY_TIME_0_LINES" data-ref="_M/EDP_PSR_MIN_LINK_ENTRY_TIME_0_LINES">EDP_PSR_MIN_LINK_ENTRY_TIME_0_LINES</dfn>	(3&lt;&lt;25)</u></td></tr>
<tr><th id="3106">3106</th><td><u>#define   <dfn class="macro" id="_M/EDP_PSR_MAX_SLEEP_TIME_SHIFT" data-ref="_M/EDP_PSR_MAX_SLEEP_TIME_SHIFT">EDP_PSR_MAX_SLEEP_TIME_SHIFT</dfn>		20</u></td></tr>
<tr><th id="3107">3107</th><td><u>#define   <dfn class="macro" id="_M/EDP_PSR_SKIP_AUX_EXIT" data-ref="_M/EDP_PSR_SKIP_AUX_EXIT">EDP_PSR_SKIP_AUX_EXIT</dfn>			(1&lt;&lt;12)</u></td></tr>
<tr><th id="3108">3108</th><td><u>#define   <dfn class="macro" id="_M/EDP_PSR_TP1_TP2_SEL" data-ref="_M/EDP_PSR_TP1_TP2_SEL">EDP_PSR_TP1_TP2_SEL</dfn>			(0&lt;&lt;11)</u></td></tr>
<tr><th id="3109">3109</th><td><u>#define   <dfn class="macro" id="_M/EDP_PSR_TP1_TP3_SEL" data-ref="_M/EDP_PSR_TP1_TP3_SEL">EDP_PSR_TP1_TP3_SEL</dfn>			(1&lt;&lt;11)</u></td></tr>
<tr><th id="3110">3110</th><td><u>#define   <dfn class="macro" id="_M/EDP_PSR_TP2_TP3_TIME_500us" data-ref="_M/EDP_PSR_TP2_TP3_TIME_500us">EDP_PSR_TP2_TP3_TIME_500us</dfn>		(0&lt;&lt;8)</u></td></tr>
<tr><th id="3111">3111</th><td><u>#define   <dfn class="macro" id="_M/EDP_PSR_TP2_TP3_TIME_100us" data-ref="_M/EDP_PSR_TP2_TP3_TIME_100us">EDP_PSR_TP2_TP3_TIME_100us</dfn>		(1&lt;&lt;8)</u></td></tr>
<tr><th id="3112">3112</th><td><u>#define   <dfn class="macro" id="_M/EDP_PSR_TP2_TP3_TIME_2500us" data-ref="_M/EDP_PSR_TP2_TP3_TIME_2500us">EDP_PSR_TP2_TP3_TIME_2500us</dfn>		(2&lt;&lt;8)</u></td></tr>
<tr><th id="3113">3113</th><td><u>#define   <dfn class="macro" id="_M/EDP_PSR_TP2_TP3_TIME_0us" data-ref="_M/EDP_PSR_TP2_TP3_TIME_0us">EDP_PSR_TP2_TP3_TIME_0us</dfn>		(3&lt;&lt;8)</u></td></tr>
<tr><th id="3114">3114</th><td><u>#define   <dfn class="macro" id="_M/EDP_PSR_TP1_TIME_500us" data-ref="_M/EDP_PSR_TP1_TIME_500us">EDP_PSR_TP1_TIME_500us</dfn>		(0&lt;&lt;4)</u></td></tr>
<tr><th id="3115">3115</th><td><u>#define   <dfn class="macro" id="_M/EDP_PSR_TP1_TIME_100us" data-ref="_M/EDP_PSR_TP1_TIME_100us">EDP_PSR_TP1_TIME_100us</dfn>		(1&lt;&lt;4)</u></td></tr>
<tr><th id="3116">3116</th><td><u>#define   <dfn class="macro" id="_M/EDP_PSR_TP1_TIME_2500us" data-ref="_M/EDP_PSR_TP1_TIME_2500us">EDP_PSR_TP1_TIME_2500us</dfn>		(2&lt;&lt;4)</u></td></tr>
<tr><th id="3117">3117</th><td><u>#define   <dfn class="macro" id="_M/EDP_PSR_TP1_TIME_0us" data-ref="_M/EDP_PSR_TP1_TIME_0us">EDP_PSR_TP1_TIME_0us</dfn>			(3&lt;&lt;4)</u></td></tr>
<tr><th id="3118">3118</th><td><u>#define   <dfn class="macro" id="_M/EDP_PSR_IDLE_FRAME_SHIFT" data-ref="_M/EDP_PSR_IDLE_FRAME_SHIFT">EDP_PSR_IDLE_FRAME_SHIFT</dfn>		0</u></td></tr>
<tr><th id="3119">3119</th><td></td></tr>
<tr><th id="3120">3120</th><td><u>#define <dfn class="macro" id="_M/EDP_PSR_AUX_CTL" data-ref="_M/EDP_PSR_AUX_CTL">EDP_PSR_AUX_CTL</dfn>(dev)			(EDP_PSR_BASE(dev) + 0x10)</u></td></tr>
<tr><th id="3121">3121</th><td><u>#define <dfn class="macro" id="_M/EDP_PSR_AUX_DATA1" data-ref="_M/EDP_PSR_AUX_DATA1">EDP_PSR_AUX_DATA1</dfn>(dev)			(EDP_PSR_BASE(dev) + 0x14)</u></td></tr>
<tr><th id="3122">3122</th><td><u>#define <dfn class="macro" id="_M/EDP_PSR_AUX_DATA2" data-ref="_M/EDP_PSR_AUX_DATA2">EDP_PSR_AUX_DATA2</dfn>(dev)			(EDP_PSR_BASE(dev) + 0x18)</u></td></tr>
<tr><th id="3123">3123</th><td><u>#define <dfn class="macro" id="_M/EDP_PSR_AUX_DATA3" data-ref="_M/EDP_PSR_AUX_DATA3">EDP_PSR_AUX_DATA3</dfn>(dev)			(EDP_PSR_BASE(dev) + 0x1c)</u></td></tr>
<tr><th id="3124">3124</th><td><u>#define <dfn class="macro" id="_M/EDP_PSR_AUX_DATA4" data-ref="_M/EDP_PSR_AUX_DATA4">EDP_PSR_AUX_DATA4</dfn>(dev)			(EDP_PSR_BASE(dev) + 0x20)</u></td></tr>
<tr><th id="3125">3125</th><td><u>#define <dfn class="macro" id="_M/EDP_PSR_AUX_DATA5" data-ref="_M/EDP_PSR_AUX_DATA5">EDP_PSR_AUX_DATA5</dfn>(dev)			(EDP_PSR_BASE(dev) + 0x24)</u></td></tr>
<tr><th id="3126">3126</th><td></td></tr>
<tr><th id="3127">3127</th><td><u>#define <dfn class="macro" id="_M/EDP_PSR_STATUS_CTL" data-ref="_M/EDP_PSR_STATUS_CTL">EDP_PSR_STATUS_CTL</dfn>(dev)			(EDP_PSR_BASE(dev) + 0x40)</u></td></tr>
<tr><th id="3128">3128</th><td><u>#define   <dfn class="macro" id="_M/EDP_PSR_STATUS_STATE_MASK" data-ref="_M/EDP_PSR_STATUS_STATE_MASK">EDP_PSR_STATUS_STATE_MASK</dfn>		(7&lt;&lt;29)</u></td></tr>
<tr><th id="3129">3129</th><td><u>#define   <dfn class="macro" id="_M/EDP_PSR_STATUS_STATE_IDLE" data-ref="_M/EDP_PSR_STATUS_STATE_IDLE">EDP_PSR_STATUS_STATE_IDLE</dfn>		(0&lt;&lt;29)</u></td></tr>
<tr><th id="3130">3130</th><td><u>#define   <dfn class="macro" id="_M/EDP_PSR_STATUS_STATE_SRDONACK" data-ref="_M/EDP_PSR_STATUS_STATE_SRDONACK">EDP_PSR_STATUS_STATE_SRDONACK</dfn>		(1&lt;&lt;29)</u></td></tr>
<tr><th id="3131">3131</th><td><u>#define   <dfn class="macro" id="_M/EDP_PSR_STATUS_STATE_SRDENT" data-ref="_M/EDP_PSR_STATUS_STATE_SRDENT">EDP_PSR_STATUS_STATE_SRDENT</dfn>		(2&lt;&lt;29)</u></td></tr>
<tr><th id="3132">3132</th><td><u>#define   <dfn class="macro" id="_M/EDP_PSR_STATUS_STATE_BUFOFF" data-ref="_M/EDP_PSR_STATUS_STATE_BUFOFF">EDP_PSR_STATUS_STATE_BUFOFF</dfn>		(3&lt;&lt;29)</u></td></tr>
<tr><th id="3133">3133</th><td><u>#define   <dfn class="macro" id="_M/EDP_PSR_STATUS_STATE_BUFON" data-ref="_M/EDP_PSR_STATUS_STATE_BUFON">EDP_PSR_STATUS_STATE_BUFON</dfn>		(4&lt;&lt;29)</u></td></tr>
<tr><th id="3134">3134</th><td><u>#define   <dfn class="macro" id="_M/EDP_PSR_STATUS_STATE_AUXACK" data-ref="_M/EDP_PSR_STATUS_STATE_AUXACK">EDP_PSR_STATUS_STATE_AUXACK</dfn>		(5&lt;&lt;29)</u></td></tr>
<tr><th id="3135">3135</th><td><u>#define   <dfn class="macro" id="_M/EDP_PSR_STATUS_STATE_SRDOFFACK" data-ref="_M/EDP_PSR_STATUS_STATE_SRDOFFACK">EDP_PSR_STATUS_STATE_SRDOFFACK</dfn>	(6&lt;&lt;29)</u></td></tr>
<tr><th id="3136">3136</th><td><u>#define   <dfn class="macro" id="_M/EDP_PSR_STATUS_LINK_MASK" data-ref="_M/EDP_PSR_STATUS_LINK_MASK">EDP_PSR_STATUS_LINK_MASK</dfn>		(3&lt;&lt;26)</u></td></tr>
<tr><th id="3137">3137</th><td><u>#define   <dfn class="macro" id="_M/EDP_PSR_STATUS_LINK_FULL_OFF" data-ref="_M/EDP_PSR_STATUS_LINK_FULL_OFF">EDP_PSR_STATUS_LINK_FULL_OFF</dfn>		(0&lt;&lt;26)</u></td></tr>
<tr><th id="3138">3138</th><td><u>#define   <dfn class="macro" id="_M/EDP_PSR_STATUS_LINK_FULL_ON" data-ref="_M/EDP_PSR_STATUS_LINK_FULL_ON">EDP_PSR_STATUS_LINK_FULL_ON</dfn>		(1&lt;&lt;26)</u></td></tr>
<tr><th id="3139">3139</th><td><u>#define   <dfn class="macro" id="_M/EDP_PSR_STATUS_LINK_STANDBY" data-ref="_M/EDP_PSR_STATUS_LINK_STANDBY">EDP_PSR_STATUS_LINK_STANDBY</dfn>		(2&lt;&lt;26)</u></td></tr>
<tr><th id="3140">3140</th><td><u>#define   <dfn class="macro" id="_M/EDP_PSR_STATUS_MAX_SLEEP_TIMER_SHIFT" data-ref="_M/EDP_PSR_STATUS_MAX_SLEEP_TIMER_SHIFT">EDP_PSR_STATUS_MAX_SLEEP_TIMER_SHIFT</dfn>	20</u></td></tr>
<tr><th id="3141">3141</th><td><u>#define   <dfn class="macro" id="_M/EDP_PSR_STATUS_MAX_SLEEP_TIMER_MASK" data-ref="_M/EDP_PSR_STATUS_MAX_SLEEP_TIMER_MASK">EDP_PSR_STATUS_MAX_SLEEP_TIMER_MASK</dfn>	0x1f</u></td></tr>
<tr><th id="3142">3142</th><td><u>#define   <dfn class="macro" id="_M/EDP_PSR_STATUS_COUNT_SHIFT" data-ref="_M/EDP_PSR_STATUS_COUNT_SHIFT">EDP_PSR_STATUS_COUNT_SHIFT</dfn>		16</u></td></tr>
<tr><th id="3143">3143</th><td><u>#define   <dfn class="macro" id="_M/EDP_PSR_STATUS_COUNT_MASK" data-ref="_M/EDP_PSR_STATUS_COUNT_MASK">EDP_PSR_STATUS_COUNT_MASK</dfn>		0xf</u></td></tr>
<tr><th id="3144">3144</th><td><u>#define   <dfn class="macro" id="_M/EDP_PSR_STATUS_AUX_ERROR" data-ref="_M/EDP_PSR_STATUS_AUX_ERROR">EDP_PSR_STATUS_AUX_ERROR</dfn>		(1&lt;&lt;15)</u></td></tr>
<tr><th id="3145">3145</th><td><u>#define   <dfn class="macro" id="_M/EDP_PSR_STATUS_AUX_SENDING" data-ref="_M/EDP_PSR_STATUS_AUX_SENDING">EDP_PSR_STATUS_AUX_SENDING</dfn>		(1&lt;&lt;12)</u></td></tr>
<tr><th id="3146">3146</th><td><u>#define   <dfn class="macro" id="_M/EDP_PSR_STATUS_SENDING_IDLE" data-ref="_M/EDP_PSR_STATUS_SENDING_IDLE">EDP_PSR_STATUS_SENDING_IDLE</dfn>		(1&lt;&lt;9)</u></td></tr>
<tr><th id="3147">3147</th><td><u>#define   <dfn class="macro" id="_M/EDP_PSR_STATUS_SENDING_TP2_TP3" data-ref="_M/EDP_PSR_STATUS_SENDING_TP2_TP3">EDP_PSR_STATUS_SENDING_TP2_TP3</dfn>	(1&lt;&lt;8)</u></td></tr>
<tr><th id="3148">3148</th><td><u>#define   <dfn class="macro" id="_M/EDP_PSR_STATUS_SENDING_TP1" data-ref="_M/EDP_PSR_STATUS_SENDING_TP1">EDP_PSR_STATUS_SENDING_TP1</dfn>		(1&lt;&lt;4)</u></td></tr>
<tr><th id="3149">3149</th><td><u>#define   <dfn class="macro" id="_M/EDP_PSR_STATUS_IDLE_MASK" data-ref="_M/EDP_PSR_STATUS_IDLE_MASK">EDP_PSR_STATUS_IDLE_MASK</dfn>		0xf</u></td></tr>
<tr><th id="3150">3150</th><td></td></tr>
<tr><th id="3151">3151</th><td><u>#define <dfn class="macro" id="_M/EDP_PSR_PERF_CNT" data-ref="_M/EDP_PSR_PERF_CNT">EDP_PSR_PERF_CNT</dfn>(dev)		(EDP_PSR_BASE(dev) + 0x44)</u></td></tr>
<tr><th id="3152">3152</th><td><u>#define   <dfn class="macro" id="_M/EDP_PSR_PERF_CNT_MASK" data-ref="_M/EDP_PSR_PERF_CNT_MASK">EDP_PSR_PERF_CNT_MASK</dfn>		0xffffff</u></td></tr>
<tr><th id="3153">3153</th><td></td></tr>
<tr><th id="3154">3154</th><td><u>#define <dfn class="macro" id="_M/EDP_PSR_DEBUG_CTL" data-ref="_M/EDP_PSR_DEBUG_CTL">EDP_PSR_DEBUG_CTL</dfn>(dev)		(EDP_PSR_BASE(dev) + 0x60)</u></td></tr>
<tr><th id="3155">3155</th><td><u>#define   <dfn class="macro" id="_M/EDP_PSR_DEBUG_MASK_LPSP" data-ref="_M/EDP_PSR_DEBUG_MASK_LPSP">EDP_PSR_DEBUG_MASK_LPSP</dfn>	(1&lt;&lt;27)</u></td></tr>
<tr><th id="3156">3156</th><td><u>#define   <dfn class="macro" id="_M/EDP_PSR_DEBUG_MASK_MEMUP" data-ref="_M/EDP_PSR_DEBUG_MASK_MEMUP">EDP_PSR_DEBUG_MASK_MEMUP</dfn>	(1&lt;&lt;26)</u></td></tr>
<tr><th id="3157">3157</th><td><u>#define   <dfn class="macro" id="_M/EDP_PSR_DEBUG_MASK_HPD" data-ref="_M/EDP_PSR_DEBUG_MASK_HPD">EDP_PSR_DEBUG_MASK_HPD</dfn>	(1&lt;&lt;25)</u></td></tr>
<tr><th id="3158">3158</th><td></td></tr>
<tr><th id="3159">3159</th><td><u>#define <dfn class="macro" id="_M/EDP_PSR2_CTL" data-ref="_M/EDP_PSR2_CTL">EDP_PSR2_CTL</dfn>			0x6f900</u></td></tr>
<tr><th id="3160">3160</th><td><u>#define   <dfn class="macro" id="_M/EDP_PSR2_ENABLE" data-ref="_M/EDP_PSR2_ENABLE">EDP_PSR2_ENABLE</dfn>		(1&lt;&lt;31)</u></td></tr>
<tr><th id="3161">3161</th><td><u>#define   <dfn class="macro" id="_M/EDP_SU_TRACK_ENABLE" data-ref="_M/EDP_SU_TRACK_ENABLE">EDP_SU_TRACK_ENABLE</dfn>		(1&lt;&lt;30)</u></td></tr>
<tr><th id="3162">3162</th><td><u>#define   <dfn class="macro" id="_M/EDP_MAX_SU_DISABLE_TIME" data-ref="_M/EDP_MAX_SU_DISABLE_TIME">EDP_MAX_SU_DISABLE_TIME</dfn>(t)	((t)&lt;&lt;20)</u></td></tr>
<tr><th id="3163">3163</th><td><u>#define   <dfn class="macro" id="_M/EDP_MAX_SU_DISABLE_TIME_MASK" data-ref="_M/EDP_MAX_SU_DISABLE_TIME_MASK">EDP_MAX_SU_DISABLE_TIME_MASK</dfn>	(0x1f&lt;&lt;20)</u></td></tr>
<tr><th id="3164">3164</th><td><u>#define   <dfn class="macro" id="_M/EDP_PSR2_TP2_TIME_500" data-ref="_M/EDP_PSR2_TP2_TIME_500">EDP_PSR2_TP2_TIME_500</dfn>		(0&lt;&lt;8)</u></td></tr>
<tr><th id="3165">3165</th><td><u>#define   <dfn class="macro" id="_M/EDP_PSR2_TP2_TIME_100" data-ref="_M/EDP_PSR2_TP2_TIME_100">EDP_PSR2_TP2_TIME_100</dfn>		(1&lt;&lt;8)</u></td></tr>
<tr><th id="3166">3166</th><td><u>#define   <dfn class="macro" id="_M/EDP_PSR2_TP2_TIME_2500" data-ref="_M/EDP_PSR2_TP2_TIME_2500">EDP_PSR2_TP2_TIME_2500</dfn>	(2&lt;&lt;8)</u></td></tr>
<tr><th id="3167">3167</th><td><u>#define   <dfn class="macro" id="_M/EDP_PSR2_TP2_TIME_50" data-ref="_M/EDP_PSR2_TP2_TIME_50">EDP_PSR2_TP2_TIME_50</dfn>		(3&lt;&lt;8)</u></td></tr>
<tr><th id="3168">3168</th><td><u>#define   <dfn class="macro" id="_M/EDP_PSR2_TP2_TIME_MASK" data-ref="_M/EDP_PSR2_TP2_TIME_MASK">EDP_PSR2_TP2_TIME_MASK</dfn>	(3&lt;&lt;8)</u></td></tr>
<tr><th id="3169">3169</th><td><u>#define   <dfn class="macro" id="_M/EDP_PSR2_FRAME_BEFORE_SU_SHIFT" data-ref="_M/EDP_PSR2_FRAME_BEFORE_SU_SHIFT">EDP_PSR2_FRAME_BEFORE_SU_SHIFT</dfn> 4</u></td></tr>
<tr><th id="3170">3170</th><td><u>#define   <dfn class="macro" id="_M/EDP_PSR2_FRAME_BEFORE_SU_MASK" data-ref="_M/EDP_PSR2_FRAME_BEFORE_SU_MASK">EDP_PSR2_FRAME_BEFORE_SU_MASK</dfn>	(0xf&lt;&lt;4)</u></td></tr>
<tr><th id="3171">3171</th><td><u>#define   <dfn class="macro" id="_M/EDP_PSR2_IDLE_MASK" data-ref="_M/EDP_PSR2_IDLE_MASK">EDP_PSR2_IDLE_MASK</dfn>		0xf</u></td></tr>
<tr><th id="3172">3172</th><td></td></tr>
<tr><th id="3173">3173</th><td><i>/* VGA port control */</i></td></tr>
<tr><th id="3174">3174</th><td><u>#define <dfn class="macro" id="_M/ADPA" data-ref="_M/ADPA">ADPA</dfn>			0x61100</u></td></tr>
<tr><th id="3175">3175</th><td><u>#define <dfn class="macro" id="_M/PCH_ADPA" data-ref="_M/PCH_ADPA">PCH_ADPA</dfn>                0xe1100</u></td></tr>
<tr><th id="3176">3176</th><td><u>#define <dfn class="macro" id="_M/VLV_ADPA" data-ref="_M/VLV_ADPA">VLV_ADPA</dfn>		(VLV_DISPLAY_BASE + ADPA)</u></td></tr>
<tr><th id="3177">3177</th><td></td></tr>
<tr><th id="3178">3178</th><td><u>#define   <dfn class="macro" id="_M/ADPA_DAC_ENABLE" data-ref="_M/ADPA_DAC_ENABLE">ADPA_DAC_ENABLE</dfn>	(1&lt;&lt;31)</u></td></tr>
<tr><th id="3179">3179</th><td><u>#define   <dfn class="macro" id="_M/ADPA_DAC_DISABLE" data-ref="_M/ADPA_DAC_DISABLE">ADPA_DAC_DISABLE</dfn>	0</u></td></tr>
<tr><th id="3180">3180</th><td><u>#define   <dfn class="macro" id="_M/ADPA_PIPE_SELECT_MASK" data-ref="_M/ADPA_PIPE_SELECT_MASK">ADPA_PIPE_SELECT_MASK</dfn>	(1&lt;&lt;30)</u></td></tr>
<tr><th id="3181">3181</th><td><u>#define   <dfn class="macro" id="_M/ADPA_PIPE_A_SELECT" data-ref="_M/ADPA_PIPE_A_SELECT">ADPA_PIPE_A_SELECT</dfn>	0</u></td></tr>
<tr><th id="3182">3182</th><td><u>#define   <dfn class="macro" id="_M/ADPA_PIPE_B_SELECT" data-ref="_M/ADPA_PIPE_B_SELECT">ADPA_PIPE_B_SELECT</dfn>	(1&lt;&lt;30)</u></td></tr>
<tr><th id="3183">3183</th><td><u>#define   <dfn class="macro" id="_M/ADPA_PIPE_SELECT" data-ref="_M/ADPA_PIPE_SELECT">ADPA_PIPE_SELECT</dfn>(pipe) ((pipe) &lt;&lt; 30)</u></td></tr>
<tr><th id="3184">3184</th><td><i>/* CPT uses bits 29:30 for pch transcoder select */</i></td></tr>
<tr><th id="3185">3185</th><td><u>#define   <dfn class="macro" id="_M/ADPA_CRT_HOTPLUG_MASK" data-ref="_M/ADPA_CRT_HOTPLUG_MASK">ADPA_CRT_HOTPLUG_MASK</dfn>  0x03ff0000 /* bit 25-16 */</u></td></tr>
<tr><th id="3186">3186</th><td><u>#define   <dfn class="macro" id="_M/ADPA_CRT_HOTPLUG_MONITOR_NONE" data-ref="_M/ADPA_CRT_HOTPLUG_MONITOR_NONE">ADPA_CRT_HOTPLUG_MONITOR_NONE</dfn>  (0&lt;&lt;24)</u></td></tr>
<tr><th id="3187">3187</th><td><u>#define   <dfn class="macro" id="_M/ADPA_CRT_HOTPLUG_MONITOR_MASK" data-ref="_M/ADPA_CRT_HOTPLUG_MONITOR_MASK">ADPA_CRT_HOTPLUG_MONITOR_MASK</dfn>  (3&lt;&lt;24)</u></td></tr>
<tr><th id="3188">3188</th><td><u>#define   <dfn class="macro" id="_M/ADPA_CRT_HOTPLUG_MONITOR_COLOR" data-ref="_M/ADPA_CRT_HOTPLUG_MONITOR_COLOR">ADPA_CRT_HOTPLUG_MONITOR_COLOR</dfn> (3&lt;&lt;24)</u></td></tr>
<tr><th id="3189">3189</th><td><u>#define   <dfn class="macro" id="_M/ADPA_CRT_HOTPLUG_MONITOR_MONO" data-ref="_M/ADPA_CRT_HOTPLUG_MONITOR_MONO">ADPA_CRT_HOTPLUG_MONITOR_MONO</dfn>  (2&lt;&lt;24)</u></td></tr>
<tr><th id="3190">3190</th><td><u>#define   <dfn class="macro" id="_M/ADPA_CRT_HOTPLUG_ENABLE" data-ref="_M/ADPA_CRT_HOTPLUG_ENABLE">ADPA_CRT_HOTPLUG_ENABLE</dfn>        (1&lt;&lt;23)</u></td></tr>
<tr><th id="3191">3191</th><td><u>#define   <dfn class="macro" id="_M/ADPA_CRT_HOTPLUG_PERIOD_64" data-ref="_M/ADPA_CRT_HOTPLUG_PERIOD_64">ADPA_CRT_HOTPLUG_PERIOD_64</dfn>     (0&lt;&lt;22)</u></td></tr>
<tr><th id="3192">3192</th><td><u>#define   <dfn class="macro" id="_M/ADPA_CRT_HOTPLUG_PERIOD_128" data-ref="_M/ADPA_CRT_HOTPLUG_PERIOD_128">ADPA_CRT_HOTPLUG_PERIOD_128</dfn>    (1&lt;&lt;22)</u></td></tr>
<tr><th id="3193">3193</th><td><u>#define   <dfn class="macro" id="_M/ADPA_CRT_HOTPLUG_WARMUP_5MS" data-ref="_M/ADPA_CRT_HOTPLUG_WARMUP_5MS">ADPA_CRT_HOTPLUG_WARMUP_5MS</dfn>    (0&lt;&lt;21)</u></td></tr>
<tr><th id="3194">3194</th><td><u>#define   <dfn class="macro" id="_M/ADPA_CRT_HOTPLUG_WARMUP_10MS" data-ref="_M/ADPA_CRT_HOTPLUG_WARMUP_10MS">ADPA_CRT_HOTPLUG_WARMUP_10MS</dfn>   (1&lt;&lt;21)</u></td></tr>
<tr><th id="3195">3195</th><td><u>#define   <dfn class="macro" id="_M/ADPA_CRT_HOTPLUG_SAMPLE_2S" data-ref="_M/ADPA_CRT_HOTPLUG_SAMPLE_2S">ADPA_CRT_HOTPLUG_SAMPLE_2S</dfn>     (0&lt;&lt;20)</u></td></tr>
<tr><th id="3196">3196</th><td><u>#define   <dfn class="macro" id="_M/ADPA_CRT_HOTPLUG_SAMPLE_4S" data-ref="_M/ADPA_CRT_HOTPLUG_SAMPLE_4S">ADPA_CRT_HOTPLUG_SAMPLE_4S</dfn>     (1&lt;&lt;20)</u></td></tr>
<tr><th id="3197">3197</th><td><u>#define   <dfn class="macro" id="_M/ADPA_CRT_HOTPLUG_VOLTAGE_40" data-ref="_M/ADPA_CRT_HOTPLUG_VOLTAGE_40">ADPA_CRT_HOTPLUG_VOLTAGE_40</dfn>    (0&lt;&lt;18)</u></td></tr>
<tr><th id="3198">3198</th><td><u>#define   <dfn class="macro" id="_M/ADPA_CRT_HOTPLUG_VOLTAGE_50" data-ref="_M/ADPA_CRT_HOTPLUG_VOLTAGE_50">ADPA_CRT_HOTPLUG_VOLTAGE_50</dfn>    (1&lt;&lt;18)</u></td></tr>
<tr><th id="3199">3199</th><td><u>#define   <dfn class="macro" id="_M/ADPA_CRT_HOTPLUG_VOLTAGE_60" data-ref="_M/ADPA_CRT_HOTPLUG_VOLTAGE_60">ADPA_CRT_HOTPLUG_VOLTAGE_60</dfn>    (2&lt;&lt;18)</u></td></tr>
<tr><th id="3200">3200</th><td><u>#define   <dfn class="macro" id="_M/ADPA_CRT_HOTPLUG_VOLTAGE_70" data-ref="_M/ADPA_CRT_HOTPLUG_VOLTAGE_70">ADPA_CRT_HOTPLUG_VOLTAGE_70</dfn>    (3&lt;&lt;18)</u></td></tr>
<tr><th id="3201">3201</th><td><u>#define   <dfn class="macro" id="_M/ADPA_CRT_HOTPLUG_VOLREF_325MV" data-ref="_M/ADPA_CRT_HOTPLUG_VOLREF_325MV">ADPA_CRT_HOTPLUG_VOLREF_325MV</dfn>  (0&lt;&lt;17)</u></td></tr>
<tr><th id="3202">3202</th><td><u>#define   <dfn class="macro" id="_M/ADPA_CRT_HOTPLUG_VOLREF_475MV" data-ref="_M/ADPA_CRT_HOTPLUG_VOLREF_475MV">ADPA_CRT_HOTPLUG_VOLREF_475MV</dfn>  (1&lt;&lt;17)</u></td></tr>
<tr><th id="3203">3203</th><td><u>#define   <dfn class="macro" id="_M/ADPA_CRT_HOTPLUG_FORCE_TRIGGER" data-ref="_M/ADPA_CRT_HOTPLUG_FORCE_TRIGGER">ADPA_CRT_HOTPLUG_FORCE_TRIGGER</dfn> (1&lt;&lt;16)</u></td></tr>
<tr><th id="3204">3204</th><td><u>#define   <dfn class="macro" id="_M/ADPA_USE_VGA_HVPOLARITY" data-ref="_M/ADPA_USE_VGA_HVPOLARITY">ADPA_USE_VGA_HVPOLARITY</dfn> (1&lt;&lt;15)</u></td></tr>
<tr><th id="3205">3205</th><td><u>#define   <dfn class="macro" id="_M/ADPA_SETS_HVPOLARITY" data-ref="_M/ADPA_SETS_HVPOLARITY">ADPA_SETS_HVPOLARITY</dfn>	0</u></td></tr>
<tr><th id="3206">3206</th><td><u>#define   <dfn class="macro" id="_M/ADPA_VSYNC_CNTL_DISABLE" data-ref="_M/ADPA_VSYNC_CNTL_DISABLE">ADPA_VSYNC_CNTL_DISABLE</dfn> (1&lt;&lt;10)</u></td></tr>
<tr><th id="3207">3207</th><td><u>#define   <dfn class="macro" id="_M/ADPA_VSYNC_CNTL_ENABLE" data-ref="_M/ADPA_VSYNC_CNTL_ENABLE">ADPA_VSYNC_CNTL_ENABLE</dfn> 0</u></td></tr>
<tr><th id="3208">3208</th><td><u>#define   <dfn class="macro" id="_M/ADPA_HSYNC_CNTL_DISABLE" data-ref="_M/ADPA_HSYNC_CNTL_DISABLE">ADPA_HSYNC_CNTL_DISABLE</dfn> (1&lt;&lt;11)</u></td></tr>
<tr><th id="3209">3209</th><td><u>#define   <dfn class="macro" id="_M/ADPA_HSYNC_CNTL_ENABLE" data-ref="_M/ADPA_HSYNC_CNTL_ENABLE">ADPA_HSYNC_CNTL_ENABLE</dfn> 0</u></td></tr>
<tr><th id="3210">3210</th><td><u>#define   <dfn class="macro" id="_M/ADPA_VSYNC_ACTIVE_HIGH" data-ref="_M/ADPA_VSYNC_ACTIVE_HIGH">ADPA_VSYNC_ACTIVE_HIGH</dfn> (1&lt;&lt;4)</u></td></tr>
<tr><th id="3211">3211</th><td><u>#define   <dfn class="macro" id="_M/ADPA_VSYNC_ACTIVE_LOW" data-ref="_M/ADPA_VSYNC_ACTIVE_LOW">ADPA_VSYNC_ACTIVE_LOW</dfn>	0</u></td></tr>
<tr><th id="3212">3212</th><td><u>#define   <dfn class="macro" id="_M/ADPA_HSYNC_ACTIVE_HIGH" data-ref="_M/ADPA_HSYNC_ACTIVE_HIGH">ADPA_HSYNC_ACTIVE_HIGH</dfn> (1&lt;&lt;3)</u></td></tr>
<tr><th id="3213">3213</th><td><u>#define   <dfn class="macro" id="_M/ADPA_HSYNC_ACTIVE_LOW" data-ref="_M/ADPA_HSYNC_ACTIVE_LOW">ADPA_HSYNC_ACTIVE_LOW</dfn>	0</u></td></tr>
<tr><th id="3214">3214</th><td><u>#define   <dfn class="macro" id="_M/ADPA_DPMS_MASK" data-ref="_M/ADPA_DPMS_MASK">ADPA_DPMS_MASK</dfn>	(~(3&lt;&lt;10))</u></td></tr>
<tr><th id="3215">3215</th><td><u>#define   <dfn class="macro" id="_M/ADPA_DPMS_ON" data-ref="_M/ADPA_DPMS_ON">ADPA_DPMS_ON</dfn>		(0&lt;&lt;10)</u></td></tr>
<tr><th id="3216">3216</th><td><u>#define   <dfn class="macro" id="_M/ADPA_DPMS_SUSPEND" data-ref="_M/ADPA_DPMS_SUSPEND">ADPA_DPMS_SUSPEND</dfn>	(1&lt;&lt;10)</u></td></tr>
<tr><th id="3217">3217</th><td><u>#define   <dfn class="macro" id="_M/ADPA_DPMS_STANDBY" data-ref="_M/ADPA_DPMS_STANDBY">ADPA_DPMS_STANDBY</dfn>	(2&lt;&lt;10)</u></td></tr>
<tr><th id="3218">3218</th><td><u>#define   <dfn class="macro" id="_M/ADPA_DPMS_OFF" data-ref="_M/ADPA_DPMS_OFF">ADPA_DPMS_OFF</dfn>		(3&lt;&lt;10)</u></td></tr>
<tr><th id="3219">3219</th><td></td></tr>
<tr><th id="3220">3220</th><td></td></tr>
<tr><th id="3221">3221</th><td><i>/* Hotplug control (945+ only) */</i></td></tr>
<tr><th id="3222">3222</th><td><u>#define <dfn class="macro" id="_M/PORT_HOTPLUG_EN" data-ref="_M/PORT_HOTPLUG_EN">PORT_HOTPLUG_EN</dfn>		(dev_priv-&gt;info.display_mmio_offset + 0x61110)</u></td></tr>
<tr><th id="3223">3223</th><td><u>#define   <dfn class="macro" id="_M/PORTB_HOTPLUG_INT_EN" data-ref="_M/PORTB_HOTPLUG_INT_EN">PORTB_HOTPLUG_INT_EN</dfn>			(1 &lt;&lt; 29)</u></td></tr>
<tr><th id="3224">3224</th><td><u>#define   <dfn class="macro" id="_M/PORTC_HOTPLUG_INT_EN" data-ref="_M/PORTC_HOTPLUG_INT_EN">PORTC_HOTPLUG_INT_EN</dfn>			(1 &lt;&lt; 28)</u></td></tr>
<tr><th id="3225">3225</th><td><u>#define   <dfn class="macro" id="_M/PORTD_HOTPLUG_INT_EN" data-ref="_M/PORTD_HOTPLUG_INT_EN">PORTD_HOTPLUG_INT_EN</dfn>			(1 &lt;&lt; 27)</u></td></tr>
<tr><th id="3226">3226</th><td><u>#define   <dfn class="macro" id="_M/SDVOB_HOTPLUG_INT_EN" data-ref="_M/SDVOB_HOTPLUG_INT_EN">SDVOB_HOTPLUG_INT_EN</dfn>			(1 &lt;&lt; 26)</u></td></tr>
<tr><th id="3227">3227</th><td><u>#define   <dfn class="macro" id="_M/SDVOC_HOTPLUG_INT_EN" data-ref="_M/SDVOC_HOTPLUG_INT_EN">SDVOC_HOTPLUG_INT_EN</dfn>			(1 &lt;&lt; 25)</u></td></tr>
<tr><th id="3228">3228</th><td><u>#define   <dfn class="macro" id="_M/TV_HOTPLUG_INT_EN" data-ref="_M/TV_HOTPLUG_INT_EN">TV_HOTPLUG_INT_EN</dfn>			(1 &lt;&lt; 18)</u></td></tr>
<tr><th id="3229">3229</th><td><u>#define   <dfn class="macro" id="_M/CRT_HOTPLUG_INT_EN" data-ref="_M/CRT_HOTPLUG_INT_EN">CRT_HOTPLUG_INT_EN</dfn>			(1 &lt;&lt; 9)</u></td></tr>
<tr><th id="3230">3230</th><td><u>#define <dfn class="macro" id="_M/HOTPLUG_INT_EN_MASK" data-ref="_M/HOTPLUG_INT_EN_MASK">HOTPLUG_INT_EN_MASK</dfn>			(PORTB_HOTPLUG_INT_EN | \</u></td></tr>
<tr><th id="3231">3231</th><td><u>						 PORTC_HOTPLUG_INT_EN | \</u></td></tr>
<tr><th id="3232">3232</th><td><u>						 PORTD_HOTPLUG_INT_EN | \</u></td></tr>
<tr><th id="3233">3233</th><td><u>						 SDVOC_HOTPLUG_INT_EN | \</u></td></tr>
<tr><th id="3234">3234</th><td><u>						 SDVOB_HOTPLUG_INT_EN | \</u></td></tr>
<tr><th id="3235">3235</th><td><u>						 CRT_HOTPLUG_INT_EN)</u></td></tr>
<tr><th id="3236">3236</th><td><u>#define   <dfn class="macro" id="_M/CRT_HOTPLUG_FORCE_DETECT" data-ref="_M/CRT_HOTPLUG_FORCE_DETECT">CRT_HOTPLUG_FORCE_DETECT</dfn>		(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="3237">3237</th><td><u>#define <dfn class="macro" id="_M/CRT_HOTPLUG_ACTIVATION_PERIOD_32" data-ref="_M/CRT_HOTPLUG_ACTIVATION_PERIOD_32">CRT_HOTPLUG_ACTIVATION_PERIOD_32</dfn>	(0 &lt;&lt; 8)</u></td></tr>
<tr><th id="3238">3238</th><td><i>/* must use period 64 on GM45 according to docs */</i></td></tr>
<tr><th id="3239">3239</th><td><u>#define <dfn class="macro" id="_M/CRT_HOTPLUG_ACTIVATION_PERIOD_64" data-ref="_M/CRT_HOTPLUG_ACTIVATION_PERIOD_64">CRT_HOTPLUG_ACTIVATION_PERIOD_64</dfn>	(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="3240">3240</th><td><u>#define <dfn class="macro" id="_M/CRT_HOTPLUG_DAC_ON_TIME_2M" data-ref="_M/CRT_HOTPLUG_DAC_ON_TIME_2M">CRT_HOTPLUG_DAC_ON_TIME_2M</dfn>		(0 &lt;&lt; 7)</u></td></tr>
<tr><th id="3241">3241</th><td><u>#define <dfn class="macro" id="_M/CRT_HOTPLUG_DAC_ON_TIME_4M" data-ref="_M/CRT_HOTPLUG_DAC_ON_TIME_4M">CRT_HOTPLUG_DAC_ON_TIME_4M</dfn>		(1 &lt;&lt; 7)</u></td></tr>
<tr><th id="3242">3242</th><td><u>#define <dfn class="macro" id="_M/CRT_HOTPLUG_VOLTAGE_COMPARE_40" data-ref="_M/CRT_HOTPLUG_VOLTAGE_COMPARE_40">CRT_HOTPLUG_VOLTAGE_COMPARE_40</dfn>		(0 &lt;&lt; 5)</u></td></tr>
<tr><th id="3243">3243</th><td><u>#define <dfn class="macro" id="_M/CRT_HOTPLUG_VOLTAGE_COMPARE_50" data-ref="_M/CRT_HOTPLUG_VOLTAGE_COMPARE_50">CRT_HOTPLUG_VOLTAGE_COMPARE_50</dfn>		(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="3244">3244</th><td><u>#define <dfn class="macro" id="_M/CRT_HOTPLUG_VOLTAGE_COMPARE_60" data-ref="_M/CRT_HOTPLUG_VOLTAGE_COMPARE_60">CRT_HOTPLUG_VOLTAGE_COMPARE_60</dfn>		(2 &lt;&lt; 5)</u></td></tr>
<tr><th id="3245">3245</th><td><u>#define <dfn class="macro" id="_M/CRT_HOTPLUG_VOLTAGE_COMPARE_70" data-ref="_M/CRT_HOTPLUG_VOLTAGE_COMPARE_70">CRT_HOTPLUG_VOLTAGE_COMPARE_70</dfn>		(3 &lt;&lt; 5)</u></td></tr>
<tr><th id="3246">3246</th><td><u>#define <dfn class="macro" id="_M/CRT_HOTPLUG_VOLTAGE_COMPARE_MASK" data-ref="_M/CRT_HOTPLUG_VOLTAGE_COMPARE_MASK">CRT_HOTPLUG_VOLTAGE_COMPARE_MASK</dfn>	(3 &lt;&lt; 5)</u></td></tr>
<tr><th id="3247">3247</th><td><u>#define <dfn class="macro" id="_M/CRT_HOTPLUG_DETECT_DELAY_1G" data-ref="_M/CRT_HOTPLUG_DETECT_DELAY_1G">CRT_HOTPLUG_DETECT_DELAY_1G</dfn>		(0 &lt;&lt; 4)</u></td></tr>
<tr><th id="3248">3248</th><td><u>#define <dfn class="macro" id="_M/CRT_HOTPLUG_DETECT_DELAY_2G" data-ref="_M/CRT_HOTPLUG_DETECT_DELAY_2G">CRT_HOTPLUG_DETECT_DELAY_2G</dfn>		(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="3249">3249</th><td><u>#define <dfn class="macro" id="_M/CRT_HOTPLUG_DETECT_VOLTAGE_325MV" data-ref="_M/CRT_HOTPLUG_DETECT_VOLTAGE_325MV">CRT_HOTPLUG_DETECT_VOLTAGE_325MV</dfn>	(0 &lt;&lt; 2)</u></td></tr>
<tr><th id="3250">3250</th><td><u>#define <dfn class="macro" id="_M/CRT_HOTPLUG_DETECT_VOLTAGE_475MV" data-ref="_M/CRT_HOTPLUG_DETECT_VOLTAGE_475MV">CRT_HOTPLUG_DETECT_VOLTAGE_475MV</dfn>	(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="3251">3251</th><td></td></tr>
<tr><th id="3252">3252</th><td><u>#define <dfn class="macro" id="_M/PORT_HOTPLUG_STAT" data-ref="_M/PORT_HOTPLUG_STAT">PORT_HOTPLUG_STAT</dfn>	(dev_priv-&gt;info.display_mmio_offset + 0x61114)</u></td></tr>
<tr><th id="3253">3253</th><td><i>/*</i></td></tr>
<tr><th id="3254">3254</th><td><i> * HDMI/DP bits are g4x+</i></td></tr>
<tr><th id="3255">3255</th><td><i> *</i></td></tr>
<tr><th id="3256">3256</th><td><i> * WARNING: Bspec for hpd status bits on gen4 seems to be completely confused.</i></td></tr>
<tr><th id="3257">3257</th><td><i> * Please check the detailed lore in the commit message for for experimental</i></td></tr>
<tr><th id="3258">3258</th><td><i> * evidence.</i></td></tr>
<tr><th id="3259">3259</th><td><i> */</i></td></tr>
<tr><th id="3260">3260</th><td><i>/* Bspec says GM45 should match G4X/VLV/CHV, but reality disagrees */</i></td></tr>
<tr><th id="3261">3261</th><td><u>#define   <dfn class="macro" id="_M/PORTD_HOTPLUG_LIVE_STATUS_GM45" data-ref="_M/PORTD_HOTPLUG_LIVE_STATUS_GM45">PORTD_HOTPLUG_LIVE_STATUS_GM45</dfn>	(1 &lt;&lt; 29)</u></td></tr>
<tr><th id="3262">3262</th><td><u>#define   <dfn class="macro" id="_M/PORTC_HOTPLUG_LIVE_STATUS_GM45" data-ref="_M/PORTC_HOTPLUG_LIVE_STATUS_GM45">PORTC_HOTPLUG_LIVE_STATUS_GM45</dfn>	(1 &lt;&lt; 28)</u></td></tr>
<tr><th id="3263">3263</th><td><u>#define   <dfn class="macro" id="_M/PORTB_HOTPLUG_LIVE_STATUS_GM45" data-ref="_M/PORTB_HOTPLUG_LIVE_STATUS_GM45">PORTB_HOTPLUG_LIVE_STATUS_GM45</dfn>	(1 &lt;&lt; 27)</u></td></tr>
<tr><th id="3264">3264</th><td><i>/* G4X/VLV/CHV DP/HDMI bits again match Bspec */</i></td></tr>
<tr><th id="3265">3265</th><td><u>#define   <dfn class="macro" id="_M/PORTD_HOTPLUG_LIVE_STATUS_G4X" data-ref="_M/PORTD_HOTPLUG_LIVE_STATUS_G4X">PORTD_HOTPLUG_LIVE_STATUS_G4X</dfn>		(1 &lt;&lt; 27)</u></td></tr>
<tr><th id="3266">3266</th><td><u>#define   <dfn class="macro" id="_M/PORTC_HOTPLUG_LIVE_STATUS_G4X" data-ref="_M/PORTC_HOTPLUG_LIVE_STATUS_G4X">PORTC_HOTPLUG_LIVE_STATUS_G4X</dfn>		(1 &lt;&lt; 28)</u></td></tr>
<tr><th id="3267">3267</th><td><u>#define   <dfn class="macro" id="_M/PORTB_HOTPLUG_LIVE_STATUS_G4X" data-ref="_M/PORTB_HOTPLUG_LIVE_STATUS_G4X">PORTB_HOTPLUG_LIVE_STATUS_G4X</dfn>		(1 &lt;&lt; 29)</u></td></tr>
<tr><th id="3268">3268</th><td><u>#define   <dfn class="macro" id="_M/PORTD_HOTPLUG_INT_STATUS" data-ref="_M/PORTD_HOTPLUG_INT_STATUS">PORTD_HOTPLUG_INT_STATUS</dfn>		(3 &lt;&lt; 21)</u></td></tr>
<tr><th id="3269">3269</th><td><u>#define   <dfn class="macro" id="_M/PORTD_HOTPLUG_INT_LONG_PULSE" data-ref="_M/PORTD_HOTPLUG_INT_LONG_PULSE">PORTD_HOTPLUG_INT_LONG_PULSE</dfn>		(2 &lt;&lt; 21)</u></td></tr>
<tr><th id="3270">3270</th><td><u>#define   <dfn class="macro" id="_M/PORTD_HOTPLUG_INT_SHORT_PULSE" data-ref="_M/PORTD_HOTPLUG_INT_SHORT_PULSE">PORTD_HOTPLUG_INT_SHORT_PULSE</dfn>		(1 &lt;&lt; 21)</u></td></tr>
<tr><th id="3271">3271</th><td><u>#define   <dfn class="macro" id="_M/PORTC_HOTPLUG_INT_STATUS" data-ref="_M/PORTC_HOTPLUG_INT_STATUS">PORTC_HOTPLUG_INT_STATUS</dfn>		(3 &lt;&lt; 19)</u></td></tr>
<tr><th id="3272">3272</th><td><u>#define   <dfn class="macro" id="_M/PORTC_HOTPLUG_INT_LONG_PULSE" data-ref="_M/PORTC_HOTPLUG_INT_LONG_PULSE">PORTC_HOTPLUG_INT_LONG_PULSE</dfn>		(2 &lt;&lt; 19)</u></td></tr>
<tr><th id="3273">3273</th><td><u>#define   <dfn class="macro" id="_M/PORTC_HOTPLUG_INT_SHORT_PULSE" data-ref="_M/PORTC_HOTPLUG_INT_SHORT_PULSE">PORTC_HOTPLUG_INT_SHORT_PULSE</dfn>		(1 &lt;&lt; 19)</u></td></tr>
<tr><th id="3274">3274</th><td><u>#define   <dfn class="macro" id="_M/PORTB_HOTPLUG_INT_STATUS" data-ref="_M/PORTB_HOTPLUG_INT_STATUS">PORTB_HOTPLUG_INT_STATUS</dfn>		(3 &lt;&lt; 17)</u></td></tr>
<tr><th id="3275">3275</th><td><u>#define   <dfn class="macro" id="_M/PORTB_HOTPLUG_INT_LONG_PULSE" data-ref="_M/PORTB_HOTPLUG_INT_LONG_PULSE">PORTB_HOTPLUG_INT_LONG_PULSE</dfn>		(2 &lt;&lt; 17)</u></td></tr>
<tr><th id="3276">3276</th><td><u>#define   <dfn class="macro" id="_M/PORTB_HOTPLUG_INT_SHORT_PLUSE" data-ref="_M/PORTB_HOTPLUG_INT_SHORT_PLUSE">PORTB_HOTPLUG_INT_SHORT_PLUSE</dfn>		(1 &lt;&lt; 17)</u></td></tr>
<tr><th id="3277">3277</th><td><i>/* CRT/TV common between gen3+ */</i></td></tr>
<tr><th id="3278">3278</th><td><u>#define   <dfn class="macro" id="_M/CRT_HOTPLUG_INT_STATUS" data-ref="_M/CRT_HOTPLUG_INT_STATUS">CRT_HOTPLUG_INT_STATUS</dfn>		(1 &lt;&lt; 11)</u></td></tr>
<tr><th id="3279">3279</th><td><u>#define   <dfn class="macro" id="_M/TV_HOTPLUG_INT_STATUS" data-ref="_M/TV_HOTPLUG_INT_STATUS">TV_HOTPLUG_INT_STATUS</dfn>			(1 &lt;&lt; 10)</u></td></tr>
<tr><th id="3280">3280</th><td><u>#define   <dfn class="macro" id="_M/CRT_HOTPLUG_MONITOR_MASK" data-ref="_M/CRT_HOTPLUG_MONITOR_MASK">CRT_HOTPLUG_MONITOR_MASK</dfn>		(3 &lt;&lt; 8)</u></td></tr>
<tr><th id="3281">3281</th><td><u>#define   <dfn class="macro" id="_M/CRT_HOTPLUG_MONITOR_COLOR" data-ref="_M/CRT_HOTPLUG_MONITOR_COLOR">CRT_HOTPLUG_MONITOR_COLOR</dfn>		(3 &lt;&lt; 8)</u></td></tr>
<tr><th id="3282">3282</th><td><u>#define   <dfn class="macro" id="_M/CRT_HOTPLUG_MONITOR_MONO" data-ref="_M/CRT_HOTPLUG_MONITOR_MONO">CRT_HOTPLUG_MONITOR_MONO</dfn>		(2 &lt;&lt; 8)</u></td></tr>
<tr><th id="3283">3283</th><td><u>#define   <dfn class="macro" id="_M/CRT_HOTPLUG_MONITOR_NONE" data-ref="_M/CRT_HOTPLUG_MONITOR_NONE">CRT_HOTPLUG_MONITOR_NONE</dfn>		(0 &lt;&lt; 8)</u></td></tr>
<tr><th id="3284">3284</th><td><u>#define   <dfn class="macro" id="_M/DP_AUX_CHANNEL_D_INT_STATUS_G4X" data-ref="_M/DP_AUX_CHANNEL_D_INT_STATUS_G4X">DP_AUX_CHANNEL_D_INT_STATUS_G4X</dfn>	(1 &lt;&lt; 6)</u></td></tr>
<tr><th id="3285">3285</th><td><u>#define   <dfn class="macro" id="_M/DP_AUX_CHANNEL_C_INT_STATUS_G4X" data-ref="_M/DP_AUX_CHANNEL_C_INT_STATUS_G4X">DP_AUX_CHANNEL_C_INT_STATUS_G4X</dfn>	(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="3286">3286</th><td><u>#define   <dfn class="macro" id="_M/DP_AUX_CHANNEL_B_INT_STATUS_G4X" data-ref="_M/DP_AUX_CHANNEL_B_INT_STATUS_G4X">DP_AUX_CHANNEL_B_INT_STATUS_G4X</dfn>	(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="3287">3287</th><td><u>#define   <dfn class="macro" id="_M/DP_AUX_CHANNEL_MASK_INT_STATUS_G4X" data-ref="_M/DP_AUX_CHANNEL_MASK_INT_STATUS_G4X">DP_AUX_CHANNEL_MASK_INT_STATUS_G4X</dfn>	(7 &lt;&lt; 4)</u></td></tr>
<tr><th id="3288">3288</th><td></td></tr>
<tr><th id="3289">3289</th><td><i>/* SDVO is different across gen3/4 */</i></td></tr>
<tr><th id="3290">3290</th><td><u>#define   <dfn class="macro" id="_M/SDVOC_HOTPLUG_INT_STATUS_G4X" data-ref="_M/SDVOC_HOTPLUG_INT_STATUS_G4X">SDVOC_HOTPLUG_INT_STATUS_G4X</dfn>		(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="3291">3291</th><td><u>#define   <dfn class="macro" id="_M/SDVOB_HOTPLUG_INT_STATUS_G4X" data-ref="_M/SDVOB_HOTPLUG_INT_STATUS_G4X">SDVOB_HOTPLUG_INT_STATUS_G4X</dfn>		(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="3292">3292</th><td><i>/*</i></td></tr>
<tr><th id="3293">3293</th><td><i> * Bspec seems to be seriously misleaded about the SDVO hpd bits on i965g/gm,</i></td></tr>
<tr><th id="3294">3294</th><td><i> * since reality corrobates that they're the same as on gen3. But keep these</i></td></tr>
<tr><th id="3295">3295</th><td><i> * bits here (and the comment!) to help any other lost wanderers back onto the</i></td></tr>
<tr><th id="3296">3296</th><td><i> * right tracks.</i></td></tr>
<tr><th id="3297">3297</th><td><i> */</i></td></tr>
<tr><th id="3298">3298</th><td><u>#define   <dfn class="macro" id="_M/SDVOC_HOTPLUG_INT_STATUS_I965" data-ref="_M/SDVOC_HOTPLUG_INT_STATUS_I965">SDVOC_HOTPLUG_INT_STATUS_I965</dfn>		(3 &lt;&lt; 4)</u></td></tr>
<tr><th id="3299">3299</th><td><u>#define   <dfn class="macro" id="_M/SDVOB_HOTPLUG_INT_STATUS_I965" data-ref="_M/SDVOB_HOTPLUG_INT_STATUS_I965">SDVOB_HOTPLUG_INT_STATUS_I965</dfn>		(3 &lt;&lt; 2)</u></td></tr>
<tr><th id="3300">3300</th><td><u>#define   <dfn class="macro" id="_M/SDVOC_HOTPLUG_INT_STATUS_I915" data-ref="_M/SDVOC_HOTPLUG_INT_STATUS_I915">SDVOC_HOTPLUG_INT_STATUS_I915</dfn>		(1 &lt;&lt; 7)</u></td></tr>
<tr><th id="3301">3301</th><td><u>#define   <dfn class="macro" id="_M/SDVOB_HOTPLUG_INT_STATUS_I915" data-ref="_M/SDVOB_HOTPLUG_INT_STATUS_I915">SDVOB_HOTPLUG_INT_STATUS_I915</dfn>		(1 &lt;&lt; 6)</u></td></tr>
<tr><th id="3302">3302</th><td><u>#define   <dfn class="macro" id="_M/HOTPLUG_INT_STATUS_G4X" data-ref="_M/HOTPLUG_INT_STATUS_G4X">HOTPLUG_INT_STATUS_G4X</dfn>		(CRT_HOTPLUG_INT_STATUS | \</u></td></tr>
<tr><th id="3303">3303</th><td><u>						 SDVOB_HOTPLUG_INT_STATUS_G4X | \</u></td></tr>
<tr><th id="3304">3304</th><td><u>						 SDVOC_HOTPLUG_INT_STATUS_G4X | \</u></td></tr>
<tr><th id="3305">3305</th><td><u>						 PORTB_HOTPLUG_INT_STATUS | \</u></td></tr>
<tr><th id="3306">3306</th><td><u>						 PORTC_HOTPLUG_INT_STATUS | \</u></td></tr>
<tr><th id="3307">3307</th><td><u>						 PORTD_HOTPLUG_INT_STATUS)</u></td></tr>
<tr><th id="3308">3308</th><td></td></tr>
<tr><th id="3309">3309</th><td><u>#define <dfn class="macro" id="_M/HOTPLUG_INT_STATUS_I915" data-ref="_M/HOTPLUG_INT_STATUS_I915">HOTPLUG_INT_STATUS_I915</dfn>			(CRT_HOTPLUG_INT_STATUS | \</u></td></tr>
<tr><th id="3310">3310</th><td><u>						 SDVOB_HOTPLUG_INT_STATUS_I915 | \</u></td></tr>
<tr><th id="3311">3311</th><td><u>						 SDVOC_HOTPLUG_INT_STATUS_I915 | \</u></td></tr>
<tr><th id="3312">3312</th><td><u>						 PORTB_HOTPLUG_INT_STATUS | \</u></td></tr>
<tr><th id="3313">3313</th><td><u>						 PORTC_HOTPLUG_INT_STATUS | \</u></td></tr>
<tr><th id="3314">3314</th><td><u>						 PORTD_HOTPLUG_INT_STATUS)</u></td></tr>
<tr><th id="3315">3315</th><td></td></tr>
<tr><th id="3316">3316</th><td><i>/* SDVO and HDMI port control.</i></td></tr>
<tr><th id="3317">3317</th><td><i> * The same register may be used for SDVO or HDMI */</i></td></tr>
<tr><th id="3318">3318</th><td><u>#define <dfn class="macro" id="_M/GEN3_SDVOB" data-ref="_M/GEN3_SDVOB">GEN3_SDVOB</dfn>	0x61140</u></td></tr>
<tr><th id="3319">3319</th><td><u>#define <dfn class="macro" id="_M/GEN3_SDVOC" data-ref="_M/GEN3_SDVOC">GEN3_SDVOC</dfn>	0x61160</u></td></tr>
<tr><th id="3320">3320</th><td><u>#define <dfn class="macro" id="_M/GEN4_HDMIB" data-ref="_M/GEN4_HDMIB">GEN4_HDMIB</dfn>	GEN3_SDVOB</u></td></tr>
<tr><th id="3321">3321</th><td><u>#define <dfn class="macro" id="_M/GEN4_HDMIC" data-ref="_M/GEN4_HDMIC">GEN4_HDMIC</dfn>	GEN3_SDVOC</u></td></tr>
<tr><th id="3322">3322</th><td><u>#define <dfn class="macro" id="_M/VLV_HDMIB" data-ref="_M/VLV_HDMIB">VLV_HDMIB</dfn>	(VLV_DISPLAY_BASE + GEN4_HDMIB)</u></td></tr>
<tr><th id="3323">3323</th><td><u>#define <dfn class="macro" id="_M/VLV_HDMIC" data-ref="_M/VLV_HDMIC">VLV_HDMIC</dfn>	(VLV_DISPLAY_BASE + GEN4_HDMIC)</u></td></tr>
<tr><th id="3324">3324</th><td><u>#define <dfn class="macro" id="_M/CHV_HDMID" data-ref="_M/CHV_HDMID">CHV_HDMID</dfn>	(VLV_DISPLAY_BASE + 0x6116C)</u></td></tr>
<tr><th id="3325">3325</th><td><u>#define <dfn class="macro" id="_M/PCH_SDVOB" data-ref="_M/PCH_SDVOB">PCH_SDVOB</dfn>	0xe1140</u></td></tr>
<tr><th id="3326">3326</th><td><u>#define <dfn class="macro" id="_M/PCH_HDMIB" data-ref="_M/PCH_HDMIB">PCH_HDMIB</dfn>	PCH_SDVOB</u></td></tr>
<tr><th id="3327">3327</th><td><u>#define <dfn class="macro" id="_M/PCH_HDMIC" data-ref="_M/PCH_HDMIC">PCH_HDMIC</dfn>	0xe1150</u></td></tr>
<tr><th id="3328">3328</th><td><u>#define <dfn class="macro" id="_M/PCH_HDMID" data-ref="_M/PCH_HDMID">PCH_HDMID</dfn>	0xe1160</u></td></tr>
<tr><th id="3329">3329</th><td></td></tr>
<tr><th id="3330">3330</th><td><u>#define <dfn class="macro" id="_M/PORT_DFT_I9XX" data-ref="_M/PORT_DFT_I9XX">PORT_DFT_I9XX</dfn>				0x61150</u></td></tr>
<tr><th id="3331">3331</th><td><u>#define   <dfn class="macro" id="_M/DC_BALANCE_RESET" data-ref="_M/DC_BALANCE_RESET">DC_BALANCE_RESET</dfn>			(1 &lt;&lt; 25)</u></td></tr>
<tr><th id="3332">3332</th><td><u>#define <dfn class="macro" id="_M/PORT_DFT2_G4X" data-ref="_M/PORT_DFT2_G4X">PORT_DFT2_G4X</dfn>		(dev_priv-&gt;info.display_mmio_offset + 0x61154)</u></td></tr>
<tr><th id="3333">3333</th><td><u>#define   <dfn class="macro" id="_M/DC_BALANCE_RESET_VLV" data-ref="_M/DC_BALANCE_RESET_VLV">DC_BALANCE_RESET_VLV</dfn>			(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="3334">3334</th><td><u>#define   <dfn class="macro" id="_M/PIPE_SCRAMBLE_RESET_MASK" data-ref="_M/PIPE_SCRAMBLE_RESET_MASK">PIPE_SCRAMBLE_RESET_MASK</dfn>		((1 &lt;&lt; 14) | (0x3 &lt;&lt; 0))</u></td></tr>
<tr><th id="3335">3335</th><td><u>#define   <dfn class="macro" id="_M/PIPE_C_SCRAMBLE_RESET" data-ref="_M/PIPE_C_SCRAMBLE_RESET">PIPE_C_SCRAMBLE_RESET</dfn>			(1 &lt;&lt; 14) /* chv */</u></td></tr>
<tr><th id="3336">3336</th><td><u>#define   <dfn class="macro" id="_M/PIPE_B_SCRAMBLE_RESET" data-ref="_M/PIPE_B_SCRAMBLE_RESET">PIPE_B_SCRAMBLE_RESET</dfn>			(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="3337">3337</th><td><u>#define   <dfn class="macro" id="_M/PIPE_A_SCRAMBLE_RESET" data-ref="_M/PIPE_A_SCRAMBLE_RESET">PIPE_A_SCRAMBLE_RESET</dfn>			(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="3338">3338</th><td></td></tr>
<tr><th id="3339">3339</th><td><i>/* Gen 3 SDVO bits: */</i></td></tr>
<tr><th id="3340">3340</th><td><u>#define   <dfn class="macro" id="_M/SDVO_ENABLE" data-ref="_M/SDVO_ENABLE">SDVO_ENABLE</dfn>				(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="3341">3341</th><td><u>#define   <dfn class="macro" id="_M/SDVO_PIPE_SEL" data-ref="_M/SDVO_PIPE_SEL">SDVO_PIPE_SEL</dfn>(pipe)			((pipe) &lt;&lt; 30)</u></td></tr>
<tr><th id="3342">3342</th><td><u>#define   <dfn class="macro" id="_M/SDVO_PIPE_SEL_MASK" data-ref="_M/SDVO_PIPE_SEL_MASK">SDVO_PIPE_SEL_MASK</dfn>			(1 &lt;&lt; 30)</u></td></tr>
<tr><th id="3343">3343</th><td><u>#define   <dfn class="macro" id="_M/SDVO_PIPE_B_SELECT" data-ref="_M/SDVO_PIPE_B_SELECT">SDVO_PIPE_B_SELECT</dfn>			(1 &lt;&lt; 30)</u></td></tr>
<tr><th id="3344">3344</th><td><u>#define   <dfn class="macro" id="_M/SDVO_STALL_SELECT" data-ref="_M/SDVO_STALL_SELECT">SDVO_STALL_SELECT</dfn>			(1 &lt;&lt; 29)</u></td></tr>
<tr><th id="3345">3345</th><td><u>#define   <dfn class="macro" id="_M/SDVO_INTERRUPT_ENABLE" data-ref="_M/SDVO_INTERRUPT_ENABLE">SDVO_INTERRUPT_ENABLE</dfn>			(1 &lt;&lt; 26)</u></td></tr>
<tr><th id="3346">3346</th><td><i>/*</i></td></tr>
<tr><th id="3347">3347</th><td><i> * 915G/GM SDVO pixel multiplier.</i></td></tr>
<tr><th id="3348">3348</th><td><i> * Programmed value is multiplier - 1, up to 5x.</i></td></tr>
<tr><th id="3349">3349</th><td><i> * \sa DPLL_MD_UDI_MULTIPLIER_MASK</i></td></tr>
<tr><th id="3350">3350</th><td><i> */</i></td></tr>
<tr><th id="3351">3351</th><td><u>#define   <dfn class="macro" id="_M/SDVO_PORT_MULTIPLY_MASK" data-ref="_M/SDVO_PORT_MULTIPLY_MASK">SDVO_PORT_MULTIPLY_MASK</dfn>		(7 &lt;&lt; 23)</u></td></tr>
<tr><th id="3352">3352</th><td><u>#define   <dfn class="macro" id="_M/SDVO_PORT_MULTIPLY_SHIFT" data-ref="_M/SDVO_PORT_MULTIPLY_SHIFT">SDVO_PORT_MULTIPLY_SHIFT</dfn>		23</u></td></tr>
<tr><th id="3353">3353</th><td><u>#define   <dfn class="macro" id="_M/SDVO_PHASE_SELECT_MASK" data-ref="_M/SDVO_PHASE_SELECT_MASK">SDVO_PHASE_SELECT_MASK</dfn>		(15 &lt;&lt; 19)</u></td></tr>
<tr><th id="3354">3354</th><td><u>#define   <dfn class="macro" id="_M/SDVO_PHASE_SELECT_DEFAULT" data-ref="_M/SDVO_PHASE_SELECT_DEFAULT">SDVO_PHASE_SELECT_DEFAULT</dfn>		(6 &lt;&lt; 19)</u></td></tr>
<tr><th id="3355">3355</th><td><u>#define   <dfn class="macro" id="_M/SDVO_CLOCK_OUTPUT_INVERT" data-ref="_M/SDVO_CLOCK_OUTPUT_INVERT">SDVO_CLOCK_OUTPUT_INVERT</dfn>		(1 &lt;&lt; 18)</u></td></tr>
<tr><th id="3356">3356</th><td><u>#define   <dfn class="macro" id="_M/SDVOC_GANG_MODE" data-ref="_M/SDVOC_GANG_MODE">SDVOC_GANG_MODE</dfn>			(1 &lt;&lt; 16) /* Port C only */</u></td></tr>
<tr><th id="3357">3357</th><td><u>#define   <dfn class="macro" id="_M/SDVO_BORDER_ENABLE" data-ref="_M/SDVO_BORDER_ENABLE">SDVO_BORDER_ENABLE</dfn>			(1 &lt;&lt; 7) /* SDVO only */</u></td></tr>
<tr><th id="3358">3358</th><td><u>#define   <dfn class="macro" id="_M/SDVOB_PCIE_CONCURRENCY" data-ref="_M/SDVOB_PCIE_CONCURRENCY">SDVOB_PCIE_CONCURRENCY</dfn>		(1 &lt;&lt; 3) /* Port B only */</u></td></tr>
<tr><th id="3359">3359</th><td><u>#define   <dfn class="macro" id="_M/SDVO_DETECTED" data-ref="_M/SDVO_DETECTED">SDVO_DETECTED</dfn>				(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="3360">3360</th><td><i>/* Bits to be preserved when writing */</i></td></tr>
<tr><th id="3361">3361</th><td><u>#define   <dfn class="macro" id="_M/SDVOB_PRESERVE_MASK" data-ref="_M/SDVOB_PRESERVE_MASK">SDVOB_PRESERVE_MASK</dfn> ((1 &lt;&lt; 17) | (1 &lt;&lt; 16) | (1 &lt;&lt; 14) | \</u></td></tr>
<tr><th id="3362">3362</th><td><u>			       SDVO_INTERRUPT_ENABLE)</u></td></tr>
<tr><th id="3363">3363</th><td><u>#define   <dfn class="macro" id="_M/SDVOC_PRESERVE_MASK" data-ref="_M/SDVOC_PRESERVE_MASK">SDVOC_PRESERVE_MASK</dfn> ((1 &lt;&lt; 17) | SDVO_INTERRUPT_ENABLE)</u></td></tr>
<tr><th id="3364">3364</th><td></td></tr>
<tr><th id="3365">3365</th><td><i>/* Gen 4 SDVO/HDMI bits: */</i></td></tr>
<tr><th id="3366">3366</th><td><u>#define   <dfn class="macro" id="_M/SDVO_COLOR_FORMAT_8bpc" data-ref="_M/SDVO_COLOR_FORMAT_8bpc">SDVO_COLOR_FORMAT_8bpc</dfn>		(0 &lt;&lt; 26)</u></td></tr>
<tr><th id="3367">3367</th><td><u>#define   <dfn class="macro" id="_M/SDVO_COLOR_FORMAT_MASK" data-ref="_M/SDVO_COLOR_FORMAT_MASK">SDVO_COLOR_FORMAT_MASK</dfn>		(7 &lt;&lt; 26)</u></td></tr>
<tr><th id="3368">3368</th><td><u>#define   <dfn class="macro" id="_M/SDVO_ENCODING_SDVO" data-ref="_M/SDVO_ENCODING_SDVO">SDVO_ENCODING_SDVO</dfn>			(0 &lt;&lt; 10)</u></td></tr>
<tr><th id="3369">3369</th><td><u>#define   <dfn class="macro" id="_M/SDVO_ENCODING_HDMI" data-ref="_M/SDVO_ENCODING_HDMI">SDVO_ENCODING_HDMI</dfn>			(2 &lt;&lt; 10)</u></td></tr>
<tr><th id="3370">3370</th><td><u>#define   <dfn class="macro" id="_M/HDMI_MODE_SELECT_HDMI" data-ref="_M/HDMI_MODE_SELECT_HDMI">HDMI_MODE_SELECT_HDMI</dfn>			(1 &lt;&lt; 9) /* HDMI only */</u></td></tr>
<tr><th id="3371">3371</th><td><u>#define   <dfn class="macro" id="_M/HDMI_MODE_SELECT_DVI" data-ref="_M/HDMI_MODE_SELECT_DVI">HDMI_MODE_SELECT_DVI</dfn>			(0 &lt;&lt; 9) /* HDMI only */</u></td></tr>
<tr><th id="3372">3372</th><td><u>#define   <dfn class="macro" id="_M/HDMI_COLOR_RANGE_16_235" data-ref="_M/HDMI_COLOR_RANGE_16_235">HDMI_COLOR_RANGE_16_235</dfn>		(1 &lt;&lt; 8) /* HDMI only */</u></td></tr>
<tr><th id="3373">3373</th><td><u>#define   <dfn class="macro" id="_M/SDVO_AUDIO_ENABLE" data-ref="_M/SDVO_AUDIO_ENABLE">SDVO_AUDIO_ENABLE</dfn>			(1 &lt;&lt; 6)</u></td></tr>
<tr><th id="3374">3374</th><td><i>/* VSYNC/HSYNC bits new with 965, default is to be set */</i></td></tr>
<tr><th id="3375">3375</th><td><u>#define   <dfn class="macro" id="_M/SDVO_VSYNC_ACTIVE_HIGH" data-ref="_M/SDVO_VSYNC_ACTIVE_HIGH">SDVO_VSYNC_ACTIVE_HIGH</dfn>		(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="3376">3376</th><td><u>#define   <dfn class="macro" id="_M/SDVO_HSYNC_ACTIVE_HIGH" data-ref="_M/SDVO_HSYNC_ACTIVE_HIGH">SDVO_HSYNC_ACTIVE_HIGH</dfn>		(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="3377">3377</th><td></td></tr>
<tr><th id="3378">3378</th><td><i>/* Gen 5 (IBX) SDVO/HDMI bits: */</i></td></tr>
<tr><th id="3379">3379</th><td><u>#define   <dfn class="macro" id="_M/HDMI_COLOR_FORMAT_12bpc" data-ref="_M/HDMI_COLOR_FORMAT_12bpc">HDMI_COLOR_FORMAT_12bpc</dfn>		(3 &lt;&lt; 26) /* HDMI only */</u></td></tr>
<tr><th id="3380">3380</th><td><u>#define   <dfn class="macro" id="_M/SDVOB_HOTPLUG_ENABLE" data-ref="_M/SDVOB_HOTPLUG_ENABLE">SDVOB_HOTPLUG_ENABLE</dfn>			(1 &lt;&lt; 23) /* SDVO only */</u></td></tr>
<tr><th id="3381">3381</th><td></td></tr>
<tr><th id="3382">3382</th><td><i>/* Gen 6 (CPT) SDVO/HDMI bits: */</i></td></tr>
<tr><th id="3383">3383</th><td><u>#define   <dfn class="macro" id="_M/SDVO_PIPE_SEL_CPT" data-ref="_M/SDVO_PIPE_SEL_CPT">SDVO_PIPE_SEL_CPT</dfn>(pipe)		((pipe) &lt;&lt; 29)</u></td></tr>
<tr><th id="3384">3384</th><td><u>#define   <dfn class="macro" id="_M/SDVO_PIPE_SEL_MASK_CPT" data-ref="_M/SDVO_PIPE_SEL_MASK_CPT">SDVO_PIPE_SEL_MASK_CPT</dfn>		(3 &lt;&lt; 29)</u></td></tr>
<tr><th id="3385">3385</th><td></td></tr>
<tr><th id="3386">3386</th><td><i>/* CHV SDVO/HDMI bits: */</i></td></tr>
<tr><th id="3387">3387</th><td><u>#define   <dfn class="macro" id="_M/SDVO_PIPE_SEL_CHV" data-ref="_M/SDVO_PIPE_SEL_CHV">SDVO_PIPE_SEL_CHV</dfn>(pipe)		((pipe) &lt;&lt; 24)</u></td></tr>
<tr><th id="3388">3388</th><td><u>#define   <dfn class="macro" id="_M/SDVO_PIPE_SEL_MASK_CHV" data-ref="_M/SDVO_PIPE_SEL_MASK_CHV">SDVO_PIPE_SEL_MASK_CHV</dfn>		(3 &lt;&lt; 24)</u></td></tr>
<tr><th id="3389">3389</th><td></td></tr>
<tr><th id="3390">3390</th><td></td></tr>
<tr><th id="3391">3391</th><td><i>/* DVO port control */</i></td></tr>
<tr><th id="3392">3392</th><td><u>#define <dfn class="macro" id="_M/DVOA" data-ref="_M/DVOA">DVOA</dfn>			0x61120</u></td></tr>
<tr><th id="3393">3393</th><td><u>#define <dfn class="macro" id="_M/DVOB" data-ref="_M/DVOB">DVOB</dfn>			0x61140</u></td></tr>
<tr><th id="3394">3394</th><td><u>#define <dfn class="macro" id="_M/DVOC" data-ref="_M/DVOC">DVOC</dfn>			0x61160</u></td></tr>
<tr><th id="3395">3395</th><td><u>#define   <dfn class="macro" id="_M/DVO_ENABLE" data-ref="_M/DVO_ENABLE">DVO_ENABLE</dfn>			(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="3396">3396</th><td><u>#define   <dfn class="macro" id="_M/DVO_PIPE_B_SELECT" data-ref="_M/DVO_PIPE_B_SELECT">DVO_PIPE_B_SELECT</dfn>		(1 &lt;&lt; 30)</u></td></tr>
<tr><th id="3397">3397</th><td><u>#define   <dfn class="macro" id="_M/DVO_PIPE_STALL_UNUSED" data-ref="_M/DVO_PIPE_STALL_UNUSED">DVO_PIPE_STALL_UNUSED</dfn>		(0 &lt;&lt; 28)</u></td></tr>
<tr><th id="3398">3398</th><td><u>#define   <dfn class="macro" id="_M/DVO_PIPE_STALL" data-ref="_M/DVO_PIPE_STALL">DVO_PIPE_STALL</dfn>		(1 &lt;&lt; 28)</u></td></tr>
<tr><th id="3399">3399</th><td><u>#define   <dfn class="macro" id="_M/DVO_PIPE_STALL_TV" data-ref="_M/DVO_PIPE_STALL_TV">DVO_PIPE_STALL_TV</dfn>		(2 &lt;&lt; 28)</u></td></tr>
<tr><th id="3400">3400</th><td><u>#define   <dfn class="macro" id="_M/DVO_PIPE_STALL_MASK" data-ref="_M/DVO_PIPE_STALL_MASK">DVO_PIPE_STALL_MASK</dfn>		(3 &lt;&lt; 28)</u></td></tr>
<tr><th id="3401">3401</th><td><u>#define   <dfn class="macro" id="_M/DVO_USE_VGA_SYNC" data-ref="_M/DVO_USE_VGA_SYNC">DVO_USE_VGA_SYNC</dfn>		(1 &lt;&lt; 15)</u></td></tr>
<tr><th id="3402">3402</th><td><u>#define   <dfn class="macro" id="_M/DVO_DATA_ORDER_I740" data-ref="_M/DVO_DATA_ORDER_I740">DVO_DATA_ORDER_I740</dfn>		(0 &lt;&lt; 14)</u></td></tr>
<tr><th id="3403">3403</th><td><u>#define   <dfn class="macro" id="_M/DVO_DATA_ORDER_FP" data-ref="_M/DVO_DATA_ORDER_FP">DVO_DATA_ORDER_FP</dfn>		(1 &lt;&lt; 14)</u></td></tr>
<tr><th id="3404">3404</th><td><u>#define   <dfn class="macro" id="_M/DVO_VSYNC_DISABLE" data-ref="_M/DVO_VSYNC_DISABLE">DVO_VSYNC_DISABLE</dfn>		(1 &lt;&lt; 11)</u></td></tr>
<tr><th id="3405">3405</th><td><u>#define   <dfn class="macro" id="_M/DVO_HSYNC_DISABLE" data-ref="_M/DVO_HSYNC_DISABLE">DVO_HSYNC_DISABLE</dfn>		(1 &lt;&lt; 10)</u></td></tr>
<tr><th id="3406">3406</th><td><u>#define   <dfn class="macro" id="_M/DVO_VSYNC_TRISTATE" data-ref="_M/DVO_VSYNC_TRISTATE">DVO_VSYNC_TRISTATE</dfn>		(1 &lt;&lt; 9)</u></td></tr>
<tr><th id="3407">3407</th><td><u>#define   <dfn class="macro" id="_M/DVO_HSYNC_TRISTATE" data-ref="_M/DVO_HSYNC_TRISTATE">DVO_HSYNC_TRISTATE</dfn>		(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="3408">3408</th><td><u>#define   <dfn class="macro" id="_M/DVO_BORDER_ENABLE" data-ref="_M/DVO_BORDER_ENABLE">DVO_BORDER_ENABLE</dfn>		(1 &lt;&lt; 7)</u></td></tr>
<tr><th id="3409">3409</th><td><u>#define   <dfn class="macro" id="_M/DVO_DATA_ORDER_GBRG" data-ref="_M/DVO_DATA_ORDER_GBRG">DVO_DATA_ORDER_GBRG</dfn>		(1 &lt;&lt; 6)</u></td></tr>
<tr><th id="3410">3410</th><td><u>#define   <dfn class="macro" id="_M/DVO_DATA_ORDER_RGGB" data-ref="_M/DVO_DATA_ORDER_RGGB">DVO_DATA_ORDER_RGGB</dfn>		(0 &lt;&lt; 6)</u></td></tr>
<tr><th id="3411">3411</th><td><u>#define   <dfn class="macro" id="_M/DVO_DATA_ORDER_GBRG_ERRATA" data-ref="_M/DVO_DATA_ORDER_GBRG_ERRATA">DVO_DATA_ORDER_GBRG_ERRATA</dfn>	(0 &lt;&lt; 6)</u></td></tr>
<tr><th id="3412">3412</th><td><u>#define   <dfn class="macro" id="_M/DVO_DATA_ORDER_RGGB_ERRATA" data-ref="_M/DVO_DATA_ORDER_RGGB_ERRATA">DVO_DATA_ORDER_RGGB_ERRATA</dfn>	(1 &lt;&lt; 6)</u></td></tr>
<tr><th id="3413">3413</th><td><u>#define   <dfn class="macro" id="_M/DVO_VSYNC_ACTIVE_HIGH" data-ref="_M/DVO_VSYNC_ACTIVE_HIGH">DVO_VSYNC_ACTIVE_HIGH</dfn>		(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="3414">3414</th><td><u>#define   <dfn class="macro" id="_M/DVO_HSYNC_ACTIVE_HIGH" data-ref="_M/DVO_HSYNC_ACTIVE_HIGH">DVO_HSYNC_ACTIVE_HIGH</dfn>		(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="3415">3415</th><td><u>#define   <dfn class="macro" id="_M/DVO_BLANK_ACTIVE_HIGH" data-ref="_M/DVO_BLANK_ACTIVE_HIGH">DVO_BLANK_ACTIVE_HIGH</dfn>		(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="3416">3416</th><td><u>#define   <dfn class="macro" id="_M/DVO_OUTPUT_CSTATE_PIXELS" data-ref="_M/DVO_OUTPUT_CSTATE_PIXELS">DVO_OUTPUT_CSTATE_PIXELS</dfn>	(1 &lt;&lt; 1)	/* SDG only */</u></td></tr>
<tr><th id="3417">3417</th><td><u>#define   <dfn class="macro" id="_M/DVO_OUTPUT_SOURCE_SIZE_PIXELS" data-ref="_M/DVO_OUTPUT_SOURCE_SIZE_PIXELS">DVO_OUTPUT_SOURCE_SIZE_PIXELS</dfn>	(1 &lt;&lt; 0)	/* SDG only */</u></td></tr>
<tr><th id="3418">3418</th><td><u>#define   <dfn class="macro" id="_M/DVO_PRESERVE_MASK" data-ref="_M/DVO_PRESERVE_MASK">DVO_PRESERVE_MASK</dfn>		(0x7&lt;&lt;24)</u></td></tr>
<tr><th id="3419">3419</th><td><u>#define <dfn class="macro" id="_M/DVOA_SRCDIM" data-ref="_M/DVOA_SRCDIM">DVOA_SRCDIM</dfn>		0x61124</u></td></tr>
<tr><th id="3420">3420</th><td><u>#define <dfn class="macro" id="_M/DVOB_SRCDIM" data-ref="_M/DVOB_SRCDIM">DVOB_SRCDIM</dfn>		0x61144</u></td></tr>
<tr><th id="3421">3421</th><td><u>#define <dfn class="macro" id="_M/DVOC_SRCDIM" data-ref="_M/DVOC_SRCDIM">DVOC_SRCDIM</dfn>		0x61164</u></td></tr>
<tr><th id="3422">3422</th><td><u>#define   <dfn class="macro" id="_M/DVO_SRCDIM_HORIZONTAL_SHIFT" data-ref="_M/DVO_SRCDIM_HORIZONTAL_SHIFT">DVO_SRCDIM_HORIZONTAL_SHIFT</dfn>	12</u></td></tr>
<tr><th id="3423">3423</th><td><u>#define   <dfn class="macro" id="_M/DVO_SRCDIM_VERTICAL_SHIFT" data-ref="_M/DVO_SRCDIM_VERTICAL_SHIFT">DVO_SRCDIM_VERTICAL_SHIFT</dfn>	0</u></td></tr>
<tr><th id="3424">3424</th><td></td></tr>
<tr><th id="3425">3425</th><td><i>/* LVDS port control */</i></td></tr>
<tr><th id="3426">3426</th><td><u>#define <dfn class="macro" id="_M/LVDS" data-ref="_M/LVDS">LVDS</dfn>			0x61180</u></td></tr>
<tr><th id="3427">3427</th><td><i>/*</i></td></tr>
<tr><th id="3428">3428</th><td><i> * Enables the LVDS port.  This bit must be set before DPLLs are enabled, as</i></td></tr>
<tr><th id="3429">3429</th><td><i> * the DPLL semantics change when the LVDS is assigned to that pipe.</i></td></tr>
<tr><th id="3430">3430</th><td><i> */</i></td></tr>
<tr><th id="3431">3431</th><td><u>#define   <dfn class="macro" id="_M/LVDS_PORT_EN" data-ref="_M/LVDS_PORT_EN">LVDS_PORT_EN</dfn>			(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="3432">3432</th><td><i>/* Selects pipe B for LVDS data.  Must be set on pre-965. */</i></td></tr>
<tr><th id="3433">3433</th><td><u>#define   <dfn class="macro" id="_M/LVDS_PIPEB_SELECT" data-ref="_M/LVDS_PIPEB_SELECT">LVDS_PIPEB_SELECT</dfn>		(1 &lt;&lt; 30)</u></td></tr>
<tr><th id="3434">3434</th><td><u>#define   <dfn class="macro" id="_M/LVDS_PIPE_MASK" data-ref="_M/LVDS_PIPE_MASK">LVDS_PIPE_MASK</dfn>		(1 &lt;&lt; 30)</u></td></tr>
<tr><th id="3435">3435</th><td><u>#define   <dfn class="macro" id="_M/LVDS_PIPE" data-ref="_M/LVDS_PIPE">LVDS_PIPE</dfn>(pipe)		((pipe) &lt;&lt; 30)</u></td></tr>
<tr><th id="3436">3436</th><td><i>/* LVDS dithering flag on 965/g4x platform */</i></td></tr>
<tr><th id="3437">3437</th><td><u>#define   <dfn class="macro" id="_M/LVDS_ENABLE_DITHER" data-ref="_M/LVDS_ENABLE_DITHER">LVDS_ENABLE_DITHER</dfn>		(1 &lt;&lt; 25)</u></td></tr>
<tr><th id="3438">3438</th><td><i>/* LVDS sync polarity flags. Set to invert (i.e. negative) */</i></td></tr>
<tr><th id="3439">3439</th><td><u>#define   <dfn class="macro" id="_M/LVDS_VSYNC_POLARITY" data-ref="_M/LVDS_VSYNC_POLARITY">LVDS_VSYNC_POLARITY</dfn>		(1 &lt;&lt; 21)</u></td></tr>
<tr><th id="3440">3440</th><td><u>#define   <dfn class="macro" id="_M/LVDS_HSYNC_POLARITY" data-ref="_M/LVDS_HSYNC_POLARITY">LVDS_HSYNC_POLARITY</dfn>		(1 &lt;&lt; 20)</u></td></tr>
<tr><th id="3441">3441</th><td></td></tr>
<tr><th id="3442">3442</th><td><i>/* Enable border for unscaled (or aspect-scaled) display */</i></td></tr>
<tr><th id="3443">3443</th><td><u>#define   <dfn class="macro" id="_M/LVDS_BORDER_ENABLE" data-ref="_M/LVDS_BORDER_ENABLE">LVDS_BORDER_ENABLE</dfn>		(1 &lt;&lt; 15)</u></td></tr>
<tr><th id="3444">3444</th><td><i>/*</i></td></tr>
<tr><th id="3445">3445</th><td><i> * Enables the A0-A2 data pairs and CLKA, containing 18 bits of color data per</i></td></tr>
<tr><th id="3446">3446</th><td><i> * pixel.</i></td></tr>
<tr><th id="3447">3447</th><td><i> */</i></td></tr>
<tr><th id="3448">3448</th><td><u>#define   <dfn class="macro" id="_M/LVDS_A0A2_CLKA_POWER_MASK" data-ref="_M/LVDS_A0A2_CLKA_POWER_MASK">LVDS_A0A2_CLKA_POWER_MASK</dfn>	(3 &lt;&lt; 8)</u></td></tr>
<tr><th id="3449">3449</th><td><u>#define   <dfn class="macro" id="_M/LVDS_A0A2_CLKA_POWER_DOWN" data-ref="_M/LVDS_A0A2_CLKA_POWER_DOWN">LVDS_A0A2_CLKA_POWER_DOWN</dfn>	(0 &lt;&lt; 8)</u></td></tr>
<tr><th id="3450">3450</th><td><u>#define   <dfn class="macro" id="_M/LVDS_A0A2_CLKA_POWER_UP" data-ref="_M/LVDS_A0A2_CLKA_POWER_UP">LVDS_A0A2_CLKA_POWER_UP</dfn>	(3 &lt;&lt; 8)</u></td></tr>
<tr><th id="3451">3451</th><td><i>/*</i></td></tr>
<tr><th id="3452">3452</th><td><i> * Controls the A3 data pair, which contains the additional LSBs for 24 bit</i></td></tr>
<tr><th id="3453">3453</th><td><i> * mode.  Only enabled if LVDS_A0A2_CLKA_POWER_UP also indicates it should be</i></td></tr>
<tr><th id="3454">3454</th><td><i> * on.</i></td></tr>
<tr><th id="3455">3455</th><td><i> */</i></td></tr>
<tr><th id="3456">3456</th><td><u>#define   <dfn class="macro" id="_M/LVDS_A3_POWER_MASK" data-ref="_M/LVDS_A3_POWER_MASK">LVDS_A3_POWER_MASK</dfn>		(3 &lt;&lt; 6)</u></td></tr>
<tr><th id="3457">3457</th><td><u>#define   <dfn class="macro" id="_M/LVDS_A3_POWER_DOWN" data-ref="_M/LVDS_A3_POWER_DOWN">LVDS_A3_POWER_DOWN</dfn>		(0 &lt;&lt; 6)</u></td></tr>
<tr><th id="3458">3458</th><td><u>#define   <dfn class="macro" id="_M/LVDS_A3_POWER_UP" data-ref="_M/LVDS_A3_POWER_UP">LVDS_A3_POWER_UP</dfn>		(3 &lt;&lt; 6)</u></td></tr>
<tr><th id="3459">3459</th><td><i>/*</i></td></tr>
<tr><th id="3460">3460</th><td><i> * Controls the CLKB pair.  This should only be set when LVDS_B0B3_POWER_UP</i></td></tr>
<tr><th id="3461">3461</th><td><i> * is set.</i></td></tr>
<tr><th id="3462">3462</th><td><i> */</i></td></tr>
<tr><th id="3463">3463</th><td><u>#define   <dfn class="macro" id="_M/LVDS_CLKB_POWER_MASK" data-ref="_M/LVDS_CLKB_POWER_MASK">LVDS_CLKB_POWER_MASK</dfn>		(3 &lt;&lt; 4)</u></td></tr>
<tr><th id="3464">3464</th><td><u>#define   <dfn class="macro" id="_M/LVDS_CLKB_POWER_DOWN" data-ref="_M/LVDS_CLKB_POWER_DOWN">LVDS_CLKB_POWER_DOWN</dfn>		(0 &lt;&lt; 4)</u></td></tr>
<tr><th id="3465">3465</th><td><u>#define   <dfn class="macro" id="_M/LVDS_CLKB_POWER_UP" data-ref="_M/LVDS_CLKB_POWER_UP">LVDS_CLKB_POWER_UP</dfn>		(3 &lt;&lt; 4)</u></td></tr>
<tr><th id="3466">3466</th><td><i>/*</i></td></tr>
<tr><th id="3467">3467</th><td><i> * Controls the B0-B3 data pairs.  This must be set to match the DPLL p2</i></td></tr>
<tr><th id="3468">3468</th><td><i> * setting for whether we are in dual-channel mode.  The B3 pair will</i></td></tr>
<tr><th id="3469">3469</th><td><i> * additionally only be powered up when LVDS_A3_POWER_UP is set.</i></td></tr>
<tr><th id="3470">3470</th><td><i> */</i></td></tr>
<tr><th id="3471">3471</th><td><u>#define   <dfn class="macro" id="_M/LVDS_B0B3_POWER_MASK" data-ref="_M/LVDS_B0B3_POWER_MASK">LVDS_B0B3_POWER_MASK</dfn>		(3 &lt;&lt; 2)</u></td></tr>
<tr><th id="3472">3472</th><td><u>#define   <dfn class="macro" id="_M/LVDS_B0B3_POWER_DOWN" data-ref="_M/LVDS_B0B3_POWER_DOWN">LVDS_B0B3_POWER_DOWN</dfn>		(0 &lt;&lt; 2)</u></td></tr>
<tr><th id="3473">3473</th><td><u>#define   <dfn class="macro" id="_M/LVDS_B0B3_POWER_UP" data-ref="_M/LVDS_B0B3_POWER_UP">LVDS_B0B3_POWER_UP</dfn>		(3 &lt;&lt; 2)</u></td></tr>
<tr><th id="3474">3474</th><td></td></tr>
<tr><th id="3475">3475</th><td><i>/* Video Data Island Packet control */</i></td></tr>
<tr><th id="3476">3476</th><td><u>#define <dfn class="macro" id="_M/VIDEO_DIP_DATA" data-ref="_M/VIDEO_DIP_DATA">VIDEO_DIP_DATA</dfn>		0x61178</u></td></tr>
<tr><th id="3477">3477</th><td><i>/* Read the description of VIDEO_DIP_DATA (before Haswell) or VIDEO_DIP_ECC</i></td></tr>
<tr><th id="3478">3478</th><td><i> * (Haswell and newer) to see which VIDEO_DIP_DATA byte corresponds to each byte</i></td></tr>
<tr><th id="3479">3479</th><td><i> * of the infoframe structure specified by CEA-861. */</i></td></tr>
<tr><th id="3480">3480</th><td><u>#define   <dfn class="macro" id="_M/VIDEO_DIP_DATA_SIZE" data-ref="_M/VIDEO_DIP_DATA_SIZE">VIDEO_DIP_DATA_SIZE</dfn>	32</u></td></tr>
<tr><th id="3481">3481</th><td><u>#define   <dfn class="macro" id="_M/VIDEO_DIP_VSC_DATA_SIZE" data-ref="_M/VIDEO_DIP_VSC_DATA_SIZE">VIDEO_DIP_VSC_DATA_SIZE</dfn>	36</u></td></tr>
<tr><th id="3482">3482</th><td><u>#define <dfn class="macro" id="_M/VIDEO_DIP_CTL" data-ref="_M/VIDEO_DIP_CTL">VIDEO_DIP_CTL</dfn>		0x61170</u></td></tr>
<tr><th id="3483">3483</th><td><i>/* Pre HSW: */</i></td></tr>
<tr><th id="3484">3484</th><td><u>#define   <dfn class="macro" id="_M/VIDEO_DIP_ENABLE" data-ref="_M/VIDEO_DIP_ENABLE">VIDEO_DIP_ENABLE</dfn>		(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="3485">3485</th><td><u>#define   <dfn class="macro" id="_M/VIDEO_DIP_PORT" data-ref="_M/VIDEO_DIP_PORT">VIDEO_DIP_PORT</dfn>(port)		((port) &lt;&lt; 29)</u></td></tr>
<tr><th id="3486">3486</th><td><u>#define   <dfn class="macro" id="_M/VIDEO_DIP_PORT_MASK" data-ref="_M/VIDEO_DIP_PORT_MASK">VIDEO_DIP_PORT_MASK</dfn>		(3 &lt;&lt; 29)</u></td></tr>
<tr><th id="3487">3487</th><td><u>#define   <dfn class="macro" id="_M/VIDEO_DIP_ENABLE_GCP" data-ref="_M/VIDEO_DIP_ENABLE_GCP">VIDEO_DIP_ENABLE_GCP</dfn>		(1 &lt;&lt; 25)</u></td></tr>
<tr><th id="3488">3488</th><td><u>#define   <dfn class="macro" id="_M/VIDEO_DIP_ENABLE_AVI" data-ref="_M/VIDEO_DIP_ENABLE_AVI">VIDEO_DIP_ENABLE_AVI</dfn>		(1 &lt;&lt; 21)</u></td></tr>
<tr><th id="3489">3489</th><td><u>#define   <dfn class="macro" id="_M/VIDEO_DIP_ENABLE_VENDOR" data-ref="_M/VIDEO_DIP_ENABLE_VENDOR">VIDEO_DIP_ENABLE_VENDOR</dfn>	(2 &lt;&lt; 21)</u></td></tr>
<tr><th id="3490">3490</th><td><u>#define   <dfn class="macro" id="_M/VIDEO_DIP_ENABLE_GAMUT" data-ref="_M/VIDEO_DIP_ENABLE_GAMUT">VIDEO_DIP_ENABLE_GAMUT</dfn>	(4 &lt;&lt; 21)</u></td></tr>
<tr><th id="3491">3491</th><td><u>#define   <dfn class="macro" id="_M/VIDEO_DIP_ENABLE_SPD" data-ref="_M/VIDEO_DIP_ENABLE_SPD">VIDEO_DIP_ENABLE_SPD</dfn>		(8 &lt;&lt; 21)</u></td></tr>
<tr><th id="3492">3492</th><td><u>#define   <dfn class="macro" id="_M/VIDEO_DIP_SELECT_AVI" data-ref="_M/VIDEO_DIP_SELECT_AVI">VIDEO_DIP_SELECT_AVI</dfn>		(0 &lt;&lt; 19)</u></td></tr>
<tr><th id="3493">3493</th><td><u>#define   <dfn class="macro" id="_M/VIDEO_DIP_SELECT_VENDOR" data-ref="_M/VIDEO_DIP_SELECT_VENDOR">VIDEO_DIP_SELECT_VENDOR</dfn>	(1 &lt;&lt; 19)</u></td></tr>
<tr><th id="3494">3494</th><td><u>#define   <dfn class="macro" id="_M/VIDEO_DIP_SELECT_SPD" data-ref="_M/VIDEO_DIP_SELECT_SPD">VIDEO_DIP_SELECT_SPD</dfn>		(3 &lt;&lt; 19)</u></td></tr>
<tr><th id="3495">3495</th><td><u>#define   <dfn class="macro" id="_M/VIDEO_DIP_SELECT_MASK" data-ref="_M/VIDEO_DIP_SELECT_MASK">VIDEO_DIP_SELECT_MASK</dfn>		(3 &lt;&lt; 19)</u></td></tr>
<tr><th id="3496">3496</th><td><u>#define   <dfn class="macro" id="_M/VIDEO_DIP_FREQ_ONCE" data-ref="_M/VIDEO_DIP_FREQ_ONCE">VIDEO_DIP_FREQ_ONCE</dfn>		(0 &lt;&lt; 16)</u></td></tr>
<tr><th id="3497">3497</th><td><u>#define   <dfn class="macro" id="_M/VIDEO_DIP_FREQ_VSYNC" data-ref="_M/VIDEO_DIP_FREQ_VSYNC">VIDEO_DIP_FREQ_VSYNC</dfn>		(1 &lt;&lt; 16)</u></td></tr>
<tr><th id="3498">3498</th><td><u>#define   <dfn class="macro" id="_M/VIDEO_DIP_FREQ_2VSYNC" data-ref="_M/VIDEO_DIP_FREQ_2VSYNC">VIDEO_DIP_FREQ_2VSYNC</dfn>		(2 &lt;&lt; 16)</u></td></tr>
<tr><th id="3499">3499</th><td><u>#define   <dfn class="macro" id="_M/VIDEO_DIP_FREQ_MASK" data-ref="_M/VIDEO_DIP_FREQ_MASK">VIDEO_DIP_FREQ_MASK</dfn>		(3 &lt;&lt; 16)</u></td></tr>
<tr><th id="3500">3500</th><td><i>/* HSW and later: */</i></td></tr>
<tr><th id="3501">3501</th><td><u>#define   <dfn class="macro" id="_M/VIDEO_DIP_ENABLE_VSC_HSW" data-ref="_M/VIDEO_DIP_ENABLE_VSC_HSW">VIDEO_DIP_ENABLE_VSC_HSW</dfn>	(1 &lt;&lt; 20)</u></td></tr>
<tr><th id="3502">3502</th><td><u>#define   <dfn class="macro" id="_M/VIDEO_DIP_ENABLE_GCP_HSW" data-ref="_M/VIDEO_DIP_ENABLE_GCP_HSW">VIDEO_DIP_ENABLE_GCP_HSW</dfn>	(1 &lt;&lt; 16)</u></td></tr>
<tr><th id="3503">3503</th><td><u>#define   <dfn class="macro" id="_M/VIDEO_DIP_ENABLE_AVI_HSW" data-ref="_M/VIDEO_DIP_ENABLE_AVI_HSW">VIDEO_DIP_ENABLE_AVI_HSW</dfn>	(1 &lt;&lt; 12)</u></td></tr>
<tr><th id="3504">3504</th><td><u>#define   <dfn class="macro" id="_M/VIDEO_DIP_ENABLE_VS_HSW" data-ref="_M/VIDEO_DIP_ENABLE_VS_HSW">VIDEO_DIP_ENABLE_VS_HSW</dfn>	(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="3505">3505</th><td><u>#define   <dfn class="macro" id="_M/VIDEO_DIP_ENABLE_GMP_HSW" data-ref="_M/VIDEO_DIP_ENABLE_GMP_HSW">VIDEO_DIP_ENABLE_GMP_HSW</dfn>	(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="3506">3506</th><td><u>#define   <dfn class="macro" id="_M/VIDEO_DIP_ENABLE_SPD_HSW" data-ref="_M/VIDEO_DIP_ENABLE_SPD_HSW">VIDEO_DIP_ENABLE_SPD_HSW</dfn>	(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="3507">3507</th><td></td></tr>
<tr><th id="3508">3508</th><td><i>/* Panel power sequencing */</i></td></tr>
<tr><th id="3509">3509</th><td><u>#define <dfn class="macro" id="_M/PP_STATUS" data-ref="_M/PP_STATUS">PP_STATUS</dfn>	0x61200</u></td></tr>
<tr><th id="3510">3510</th><td><u>#define   <dfn class="macro" id="_M/PP_ON" data-ref="_M/PP_ON">PP_ON</dfn>		(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="3511">3511</th><td><i>/*</i></td></tr>
<tr><th id="3512">3512</th><td><i> * Indicates that all dependencies of the panel are on:</i></td></tr>
<tr><th id="3513">3513</th><td><i> *</i></td></tr>
<tr><th id="3514">3514</th><td><i> * - PLL enabled</i></td></tr>
<tr><th id="3515">3515</th><td><i> * - pipe enabled</i></td></tr>
<tr><th id="3516">3516</th><td><i> * - LVDS/DVOB/DVOC on</i></td></tr>
<tr><th id="3517">3517</th><td><i> */</i></td></tr>
<tr><th id="3518">3518</th><td><u>#define   <dfn class="macro" id="_M/PP_READY" data-ref="_M/PP_READY">PP_READY</dfn>		(1 &lt;&lt; 30)</u></td></tr>
<tr><th id="3519">3519</th><td><u>#define   <dfn class="macro" id="_M/PP_SEQUENCE_NONE" data-ref="_M/PP_SEQUENCE_NONE">PP_SEQUENCE_NONE</dfn>	(0 &lt;&lt; 28)</u></td></tr>
<tr><th id="3520">3520</th><td><u>#define   <dfn class="macro" id="_M/PP_SEQUENCE_POWER_UP" data-ref="_M/PP_SEQUENCE_POWER_UP">PP_SEQUENCE_POWER_UP</dfn>	(1 &lt;&lt; 28)</u></td></tr>
<tr><th id="3521">3521</th><td><u>#define   <dfn class="macro" id="_M/PP_SEQUENCE_POWER_DOWN" data-ref="_M/PP_SEQUENCE_POWER_DOWN">PP_SEQUENCE_POWER_DOWN</dfn> (2 &lt;&lt; 28)</u></td></tr>
<tr><th id="3522">3522</th><td><u>#define   <dfn class="macro" id="_M/PP_SEQUENCE_MASK" data-ref="_M/PP_SEQUENCE_MASK">PP_SEQUENCE_MASK</dfn>	(3 &lt;&lt; 28)</u></td></tr>
<tr><th id="3523">3523</th><td><u>#define   <dfn class="macro" id="_M/PP_SEQUENCE_SHIFT" data-ref="_M/PP_SEQUENCE_SHIFT">PP_SEQUENCE_SHIFT</dfn>	28</u></td></tr>
<tr><th id="3524">3524</th><td><u>#define   <dfn class="macro" id="_M/PP_CYCLE_DELAY_ACTIVE" data-ref="_M/PP_CYCLE_DELAY_ACTIVE">PP_CYCLE_DELAY_ACTIVE</dfn>	(1 &lt;&lt; 27)</u></td></tr>
<tr><th id="3525">3525</th><td><u>#define   <dfn class="macro" id="_M/PP_SEQUENCE_STATE_MASK" data-ref="_M/PP_SEQUENCE_STATE_MASK">PP_SEQUENCE_STATE_MASK</dfn> 0x0000000f</u></td></tr>
<tr><th id="3526">3526</th><td><u>#define   <dfn class="macro" id="_M/PP_SEQUENCE_STATE_OFF_IDLE" data-ref="_M/PP_SEQUENCE_STATE_OFF_IDLE">PP_SEQUENCE_STATE_OFF_IDLE</dfn>	(0x0 &lt;&lt; 0)</u></td></tr>
<tr><th id="3527">3527</th><td><u>#define   <dfn class="macro" id="_M/PP_SEQUENCE_STATE_OFF_S0_1" data-ref="_M/PP_SEQUENCE_STATE_OFF_S0_1">PP_SEQUENCE_STATE_OFF_S0_1</dfn>	(0x1 &lt;&lt; 0)</u></td></tr>
<tr><th id="3528">3528</th><td><u>#define   <dfn class="macro" id="_M/PP_SEQUENCE_STATE_OFF_S0_2" data-ref="_M/PP_SEQUENCE_STATE_OFF_S0_2">PP_SEQUENCE_STATE_OFF_S0_2</dfn>	(0x2 &lt;&lt; 0)</u></td></tr>
<tr><th id="3529">3529</th><td><u>#define   <dfn class="macro" id="_M/PP_SEQUENCE_STATE_OFF_S0_3" data-ref="_M/PP_SEQUENCE_STATE_OFF_S0_3">PP_SEQUENCE_STATE_OFF_S0_3</dfn>	(0x3 &lt;&lt; 0)</u></td></tr>
<tr><th id="3530">3530</th><td><u>#define   <dfn class="macro" id="_M/PP_SEQUENCE_STATE_ON_IDLE" data-ref="_M/PP_SEQUENCE_STATE_ON_IDLE">PP_SEQUENCE_STATE_ON_IDLE</dfn>	(0x8 &lt;&lt; 0)</u></td></tr>
<tr><th id="3531">3531</th><td><u>#define   <dfn class="macro" id="_M/PP_SEQUENCE_STATE_ON_S1_0" data-ref="_M/PP_SEQUENCE_STATE_ON_S1_0">PP_SEQUENCE_STATE_ON_S1_0</dfn>	(0x9 &lt;&lt; 0)</u></td></tr>
<tr><th id="3532">3532</th><td><u>#define   <dfn class="macro" id="_M/PP_SEQUENCE_STATE_ON_S1_2" data-ref="_M/PP_SEQUENCE_STATE_ON_S1_2">PP_SEQUENCE_STATE_ON_S1_2</dfn>	(0xa &lt;&lt; 0)</u></td></tr>
<tr><th id="3533">3533</th><td><u>#define   <dfn class="macro" id="_M/PP_SEQUENCE_STATE_ON_S1_3" data-ref="_M/PP_SEQUENCE_STATE_ON_S1_3">PP_SEQUENCE_STATE_ON_S1_3</dfn>	(0xb &lt;&lt; 0)</u></td></tr>
<tr><th id="3534">3534</th><td><u>#define   <dfn class="macro" id="_M/PP_SEQUENCE_STATE_RESET" data-ref="_M/PP_SEQUENCE_STATE_RESET">PP_SEQUENCE_STATE_RESET</dfn>	(0xf &lt;&lt; 0)</u></td></tr>
<tr><th id="3535">3535</th><td><u>#define <dfn class="macro" id="_M/PP_CONTROL" data-ref="_M/PP_CONTROL">PP_CONTROL</dfn>	0x61204</u></td></tr>
<tr><th id="3536">3536</th><td><u>#define   <dfn class="macro" id="_M/POWER_TARGET_ON" data-ref="_M/POWER_TARGET_ON">POWER_TARGET_ON</dfn>	(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="3537">3537</th><td><u>#define <dfn class="macro" id="_M/PP_ON_DELAYS" data-ref="_M/PP_ON_DELAYS">PP_ON_DELAYS</dfn>	0x61208</u></td></tr>
<tr><th id="3538">3538</th><td><u>#define <dfn class="macro" id="_M/PP_OFF_DELAYS" data-ref="_M/PP_OFF_DELAYS">PP_OFF_DELAYS</dfn>	0x6120c</u></td></tr>
<tr><th id="3539">3539</th><td><u>#define <dfn class="macro" id="_M/PP_DIVISOR" data-ref="_M/PP_DIVISOR">PP_DIVISOR</dfn>	0x61210</u></td></tr>
<tr><th id="3540">3540</th><td></td></tr>
<tr><th id="3541">3541</th><td><i>/* Panel fitting */</i></td></tr>
<tr><th id="3542">3542</th><td><u>#define <dfn class="macro" id="_M/PFIT_CONTROL" data-ref="_M/PFIT_CONTROL">PFIT_CONTROL</dfn>	(dev_priv-&gt;info.display_mmio_offset + 0x61230)</u></td></tr>
<tr><th id="3543">3543</th><td><u>#define   <dfn class="macro" id="_M/PFIT_ENABLE" data-ref="_M/PFIT_ENABLE">PFIT_ENABLE</dfn>		(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="3544">3544</th><td><u>#define   <dfn class="macro" id="_M/PFIT_PIPE_MASK" data-ref="_M/PFIT_PIPE_MASK">PFIT_PIPE_MASK</dfn>	(3 &lt;&lt; 29)</u></td></tr>
<tr><th id="3545">3545</th><td><u>#define   <dfn class="macro" id="_M/PFIT_PIPE_SHIFT" data-ref="_M/PFIT_PIPE_SHIFT">PFIT_PIPE_SHIFT</dfn>	29</u></td></tr>
<tr><th id="3546">3546</th><td><u>#define   <dfn class="macro" id="_M/VERT_INTERP_DISABLE" data-ref="_M/VERT_INTERP_DISABLE">VERT_INTERP_DISABLE</dfn>	(0 &lt;&lt; 10)</u></td></tr>
<tr><th id="3547">3547</th><td><u>#define   <dfn class="macro" id="_M/VERT_INTERP_BILINEAR" data-ref="_M/VERT_INTERP_BILINEAR">VERT_INTERP_BILINEAR</dfn>	(1 &lt;&lt; 10)</u></td></tr>
<tr><th id="3548">3548</th><td><u>#define   <dfn class="macro" id="_M/VERT_INTERP_MASK" data-ref="_M/VERT_INTERP_MASK">VERT_INTERP_MASK</dfn>	(3 &lt;&lt; 10)</u></td></tr>
<tr><th id="3549">3549</th><td><u>#define   <dfn class="macro" id="_M/VERT_AUTO_SCALE" data-ref="_M/VERT_AUTO_SCALE">VERT_AUTO_SCALE</dfn>	(1 &lt;&lt; 9)</u></td></tr>
<tr><th id="3550">3550</th><td><u>#define   <dfn class="macro" id="_M/HORIZ_INTERP_DISABLE" data-ref="_M/HORIZ_INTERP_DISABLE">HORIZ_INTERP_DISABLE</dfn>	(0 &lt;&lt; 6)</u></td></tr>
<tr><th id="3551">3551</th><td><u>#define   <dfn class="macro" id="_M/HORIZ_INTERP_BILINEAR" data-ref="_M/HORIZ_INTERP_BILINEAR">HORIZ_INTERP_BILINEAR</dfn>	(1 &lt;&lt; 6)</u></td></tr>
<tr><th id="3552">3552</th><td><u>#define   <dfn class="macro" id="_M/HORIZ_INTERP_MASK" data-ref="_M/HORIZ_INTERP_MASK">HORIZ_INTERP_MASK</dfn>	(3 &lt;&lt; 6)</u></td></tr>
<tr><th id="3553">3553</th><td><u>#define   <dfn class="macro" id="_M/HORIZ_AUTO_SCALE" data-ref="_M/HORIZ_AUTO_SCALE">HORIZ_AUTO_SCALE</dfn>	(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="3554">3554</th><td><u>#define   <dfn class="macro" id="_M/PANEL_8TO6_DITHER_ENABLE" data-ref="_M/PANEL_8TO6_DITHER_ENABLE">PANEL_8TO6_DITHER_ENABLE</dfn> (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="3555">3555</th><td><u>#define   <dfn class="macro" id="_M/PFIT_FILTER_FUZZY" data-ref="_M/PFIT_FILTER_FUZZY">PFIT_FILTER_FUZZY</dfn>	(0 &lt;&lt; 24)</u></td></tr>
<tr><th id="3556">3556</th><td><u>#define   <dfn class="macro" id="_M/PFIT_SCALING_AUTO" data-ref="_M/PFIT_SCALING_AUTO">PFIT_SCALING_AUTO</dfn>	(0 &lt;&lt; 26)</u></td></tr>
<tr><th id="3557">3557</th><td><u>#define   <dfn class="macro" id="_M/PFIT_SCALING_PROGRAMMED" data-ref="_M/PFIT_SCALING_PROGRAMMED">PFIT_SCALING_PROGRAMMED</dfn> (1 &lt;&lt; 26)</u></td></tr>
<tr><th id="3558">3558</th><td><u>#define   <dfn class="macro" id="_M/PFIT_SCALING_PILLAR" data-ref="_M/PFIT_SCALING_PILLAR">PFIT_SCALING_PILLAR</dfn>	(2 &lt;&lt; 26)</u></td></tr>
<tr><th id="3559">3559</th><td><u>#define   <dfn class="macro" id="_M/PFIT_SCALING_LETTER" data-ref="_M/PFIT_SCALING_LETTER">PFIT_SCALING_LETTER</dfn>	(3 &lt;&lt; 26)</u></td></tr>
<tr><th id="3560">3560</th><td><u>#define <dfn class="macro" id="_M/PFIT_PGM_RATIOS" data-ref="_M/PFIT_PGM_RATIOS">PFIT_PGM_RATIOS</dfn>	(dev_priv-&gt;info.display_mmio_offset + 0x61234)</u></td></tr>
<tr><th id="3561">3561</th><td><i>/* Pre-965 */</i></td></tr>
<tr><th id="3562">3562</th><td><u>#define		<dfn class="macro" id="_M/PFIT_VERT_SCALE_SHIFT" data-ref="_M/PFIT_VERT_SCALE_SHIFT">PFIT_VERT_SCALE_SHIFT</dfn>		20</u></td></tr>
<tr><th id="3563">3563</th><td><u>#define		<dfn class="macro" id="_M/PFIT_VERT_SCALE_MASK" data-ref="_M/PFIT_VERT_SCALE_MASK">PFIT_VERT_SCALE_MASK</dfn>		0xfff00000</u></td></tr>
<tr><th id="3564">3564</th><td><u>#define		<dfn class="macro" id="_M/PFIT_HORIZ_SCALE_SHIFT" data-ref="_M/PFIT_HORIZ_SCALE_SHIFT">PFIT_HORIZ_SCALE_SHIFT</dfn>		4</u></td></tr>
<tr><th id="3565">3565</th><td><u>#define		<dfn class="macro" id="_M/PFIT_HORIZ_SCALE_MASK" data-ref="_M/PFIT_HORIZ_SCALE_MASK">PFIT_HORIZ_SCALE_MASK</dfn>		0x0000fff0</u></td></tr>
<tr><th id="3566">3566</th><td><i>/* 965+ */</i></td></tr>
<tr><th id="3567">3567</th><td><u>#define		<dfn class="macro" id="_M/PFIT_VERT_SCALE_SHIFT_965" data-ref="_M/PFIT_VERT_SCALE_SHIFT_965">PFIT_VERT_SCALE_SHIFT_965</dfn>	16</u></td></tr>
<tr><th id="3568">3568</th><td><u>#define		<dfn class="macro" id="_M/PFIT_VERT_SCALE_MASK_965" data-ref="_M/PFIT_VERT_SCALE_MASK_965">PFIT_VERT_SCALE_MASK_965</dfn>	0x1fff0000</u></td></tr>
<tr><th id="3569">3569</th><td><u>#define		<dfn class="macro" id="_M/PFIT_HORIZ_SCALE_SHIFT_965" data-ref="_M/PFIT_HORIZ_SCALE_SHIFT_965">PFIT_HORIZ_SCALE_SHIFT_965</dfn>	0</u></td></tr>
<tr><th id="3570">3570</th><td><u>#define		<dfn class="macro" id="_M/PFIT_HORIZ_SCALE_MASK_965" data-ref="_M/PFIT_HORIZ_SCALE_MASK_965">PFIT_HORIZ_SCALE_MASK_965</dfn>	0x00001fff</u></td></tr>
<tr><th id="3571">3571</th><td></td></tr>
<tr><th id="3572">3572</th><td><u>#define <dfn class="macro" id="_M/PFIT_AUTO_RATIOS" data-ref="_M/PFIT_AUTO_RATIOS">PFIT_AUTO_RATIOS</dfn> (dev_priv-&gt;info.display_mmio_offset + 0x61238)</u></td></tr>
<tr><th id="3573">3573</th><td></td></tr>
<tr><th id="3574">3574</th><td><u>#define <dfn class="macro" id="_M/_VLV_BLC_PWM_CTL2_A" data-ref="_M/_VLV_BLC_PWM_CTL2_A">_VLV_BLC_PWM_CTL2_A</dfn> (dev_priv-&gt;info.display_mmio_offset + 0x61250)</u></td></tr>
<tr><th id="3575">3575</th><td><u>#define <dfn class="macro" id="_M/_VLV_BLC_PWM_CTL2_B" data-ref="_M/_VLV_BLC_PWM_CTL2_B">_VLV_BLC_PWM_CTL2_B</dfn> (dev_priv-&gt;info.display_mmio_offset + 0x61350)</u></td></tr>
<tr><th id="3576">3576</th><td><u>#define <dfn class="macro" id="_M/VLV_BLC_PWM_CTL2" data-ref="_M/VLV_BLC_PWM_CTL2">VLV_BLC_PWM_CTL2</dfn>(pipe) _PIPE(pipe, _VLV_BLC_PWM_CTL2_A, \</u></td></tr>
<tr><th id="3577">3577</th><td><u>				     _VLV_BLC_PWM_CTL2_B)</u></td></tr>
<tr><th id="3578">3578</th><td></td></tr>
<tr><th id="3579">3579</th><td><u>#define <dfn class="macro" id="_M/_VLV_BLC_PWM_CTL_A" data-ref="_M/_VLV_BLC_PWM_CTL_A">_VLV_BLC_PWM_CTL_A</dfn> (dev_priv-&gt;info.display_mmio_offset + 0x61254)</u></td></tr>
<tr><th id="3580">3580</th><td><u>#define <dfn class="macro" id="_M/_VLV_BLC_PWM_CTL_B" data-ref="_M/_VLV_BLC_PWM_CTL_B">_VLV_BLC_PWM_CTL_B</dfn> (dev_priv-&gt;info.display_mmio_offset + 0x61354)</u></td></tr>
<tr><th id="3581">3581</th><td><u>#define <dfn class="macro" id="_M/VLV_BLC_PWM_CTL" data-ref="_M/VLV_BLC_PWM_CTL">VLV_BLC_PWM_CTL</dfn>(pipe) _PIPE(pipe, _VLV_BLC_PWM_CTL_A, \</u></td></tr>
<tr><th id="3582">3582</th><td><u>				    _VLV_BLC_PWM_CTL_B)</u></td></tr>
<tr><th id="3583">3583</th><td></td></tr>
<tr><th id="3584">3584</th><td><u>#define <dfn class="macro" id="_M/_VLV_BLC_HIST_CTL_A" data-ref="_M/_VLV_BLC_HIST_CTL_A">_VLV_BLC_HIST_CTL_A</dfn> (dev_priv-&gt;info.display_mmio_offset + 0x61260)</u></td></tr>
<tr><th id="3585">3585</th><td><u>#define <dfn class="macro" id="_M/_VLV_BLC_HIST_CTL_B" data-ref="_M/_VLV_BLC_HIST_CTL_B">_VLV_BLC_HIST_CTL_B</dfn> (dev_priv-&gt;info.display_mmio_offset + 0x61360)</u></td></tr>
<tr><th id="3586">3586</th><td><u>#define <dfn class="macro" id="_M/VLV_BLC_HIST_CTL" data-ref="_M/VLV_BLC_HIST_CTL">VLV_BLC_HIST_CTL</dfn>(pipe) _PIPE(pipe, _VLV_BLC_HIST_CTL_A, \</u></td></tr>
<tr><th id="3587">3587</th><td><u>				     _VLV_BLC_HIST_CTL_B)</u></td></tr>
<tr><th id="3588">3588</th><td></td></tr>
<tr><th id="3589">3589</th><td><i>/* Backlight control */</i></td></tr>
<tr><th id="3590">3590</th><td><u>#define <dfn class="macro" id="_M/BLC_PWM_CTL2" data-ref="_M/BLC_PWM_CTL2">BLC_PWM_CTL2</dfn>	(dev_priv-&gt;info.display_mmio_offset + 0x61250) /* 965+ only */</u></td></tr>
<tr><th id="3591">3591</th><td><u>#define   <dfn class="macro" id="_M/BLM_PWM_ENABLE" data-ref="_M/BLM_PWM_ENABLE">BLM_PWM_ENABLE</dfn>		(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="3592">3592</th><td><u>#define   <dfn class="macro" id="_M/BLM_COMBINATION_MODE" data-ref="_M/BLM_COMBINATION_MODE">BLM_COMBINATION_MODE</dfn>		(1 &lt;&lt; 30) /* gen4 only */</u></td></tr>
<tr><th id="3593">3593</th><td><u>#define   <dfn class="macro" id="_M/BLM_PIPE_SELECT" data-ref="_M/BLM_PIPE_SELECT">BLM_PIPE_SELECT</dfn>		(1 &lt;&lt; 29)</u></td></tr>
<tr><th id="3594">3594</th><td><u>#define   <dfn class="macro" id="_M/BLM_PIPE_SELECT_IVB" data-ref="_M/BLM_PIPE_SELECT_IVB">BLM_PIPE_SELECT_IVB</dfn>		(3 &lt;&lt; 29)</u></td></tr>
<tr><th id="3595">3595</th><td><u>#define   <dfn class="macro" id="_M/BLM_PIPE_A" data-ref="_M/BLM_PIPE_A">BLM_PIPE_A</dfn>			(0 &lt;&lt; 29)</u></td></tr>
<tr><th id="3596">3596</th><td><u>#define   <dfn class="macro" id="_M/BLM_PIPE_B" data-ref="_M/BLM_PIPE_B">BLM_PIPE_B</dfn>			(1 &lt;&lt; 29)</u></td></tr>
<tr><th id="3597">3597</th><td><u>#define   <dfn class="macro" id="_M/BLM_PIPE_C" data-ref="_M/BLM_PIPE_C">BLM_PIPE_C</dfn>			(2 &lt;&lt; 29) /* ivb + */</u></td></tr>
<tr><th id="3598">3598</th><td><u>#define   <dfn class="macro" id="_M/BLM_TRANSCODER_A" data-ref="_M/BLM_TRANSCODER_A">BLM_TRANSCODER_A</dfn>		BLM_PIPE_A /* hsw */</u></td></tr>
<tr><th id="3599">3599</th><td><u>#define   <dfn class="macro" id="_M/BLM_TRANSCODER_B" data-ref="_M/BLM_TRANSCODER_B">BLM_TRANSCODER_B</dfn>		BLM_PIPE_B</u></td></tr>
<tr><th id="3600">3600</th><td><u>#define   <dfn class="macro" id="_M/BLM_TRANSCODER_C" data-ref="_M/BLM_TRANSCODER_C">BLM_TRANSCODER_C</dfn>		BLM_PIPE_C</u></td></tr>
<tr><th id="3601">3601</th><td><u>#define   <dfn class="macro" id="_M/BLM_TRANSCODER_EDP" data-ref="_M/BLM_TRANSCODER_EDP">BLM_TRANSCODER_EDP</dfn>		(3 &lt;&lt; 29)</u></td></tr>
<tr><th id="3602">3602</th><td><u>#define   <dfn class="macro" id="_M/BLM_PIPE" data-ref="_M/BLM_PIPE">BLM_PIPE</dfn>(pipe)		((pipe) &lt;&lt; 29)</u></td></tr>
<tr><th id="3603">3603</th><td><u>#define   <dfn class="macro" id="_M/BLM_POLARITY_I965" data-ref="_M/BLM_POLARITY_I965">BLM_POLARITY_I965</dfn>		(1 &lt;&lt; 28) /* gen4 only */</u></td></tr>
<tr><th id="3604">3604</th><td><u>#define   <dfn class="macro" id="_M/BLM_PHASE_IN_INTERUPT_STATUS" data-ref="_M/BLM_PHASE_IN_INTERUPT_STATUS">BLM_PHASE_IN_INTERUPT_STATUS</dfn>	(1 &lt;&lt; 26)</u></td></tr>
<tr><th id="3605">3605</th><td><u>#define   <dfn class="macro" id="_M/BLM_PHASE_IN_ENABLE" data-ref="_M/BLM_PHASE_IN_ENABLE">BLM_PHASE_IN_ENABLE</dfn>		(1 &lt;&lt; 25)</u></td></tr>
<tr><th id="3606">3606</th><td><u>#define   <dfn class="macro" id="_M/BLM_PHASE_IN_INTERUPT_ENABL" data-ref="_M/BLM_PHASE_IN_INTERUPT_ENABL">BLM_PHASE_IN_INTERUPT_ENABL</dfn>	(1 &lt;&lt; 24)</u></td></tr>
<tr><th id="3607">3607</th><td><u>#define   <dfn class="macro" id="_M/BLM_PHASE_IN_TIME_BASE_SHIFT" data-ref="_M/BLM_PHASE_IN_TIME_BASE_SHIFT">BLM_PHASE_IN_TIME_BASE_SHIFT</dfn>	(16)</u></td></tr>
<tr><th id="3608">3608</th><td><u>#define   <dfn class="macro" id="_M/BLM_PHASE_IN_TIME_BASE_MASK" data-ref="_M/BLM_PHASE_IN_TIME_BASE_MASK">BLM_PHASE_IN_TIME_BASE_MASK</dfn>	(0xff &lt;&lt; 16)</u></td></tr>
<tr><th id="3609">3609</th><td><u>#define   <dfn class="macro" id="_M/BLM_PHASE_IN_COUNT_SHIFT" data-ref="_M/BLM_PHASE_IN_COUNT_SHIFT">BLM_PHASE_IN_COUNT_SHIFT</dfn>	(8)</u></td></tr>
<tr><th id="3610">3610</th><td><u>#define   <dfn class="macro" id="_M/BLM_PHASE_IN_COUNT_MASK" data-ref="_M/BLM_PHASE_IN_COUNT_MASK">BLM_PHASE_IN_COUNT_MASK</dfn>	(0xff &lt;&lt; 8)</u></td></tr>
<tr><th id="3611">3611</th><td><u>#define   <dfn class="macro" id="_M/BLM_PHASE_IN_INCR_SHIFT" data-ref="_M/BLM_PHASE_IN_INCR_SHIFT">BLM_PHASE_IN_INCR_SHIFT</dfn>	(0)</u></td></tr>
<tr><th id="3612">3612</th><td><u>#define   <dfn class="macro" id="_M/BLM_PHASE_IN_INCR_MASK" data-ref="_M/BLM_PHASE_IN_INCR_MASK">BLM_PHASE_IN_INCR_MASK</dfn>	(0xff &lt;&lt; 0)</u></td></tr>
<tr><th id="3613">3613</th><td><u>#define <dfn class="macro" id="_M/BLC_PWM_CTL" data-ref="_M/BLC_PWM_CTL">BLC_PWM_CTL</dfn>	(dev_priv-&gt;info.display_mmio_offset + 0x61254)</u></td></tr>
<tr><th id="3614">3614</th><td><i>/*</i></td></tr>
<tr><th id="3615">3615</th><td><i> * This is the most significant 15 bits of the number of backlight cycles in a</i></td></tr>
<tr><th id="3616">3616</th><td><i> * complete cycle of the modulated backlight control.</i></td></tr>
<tr><th id="3617">3617</th><td><i> *</i></td></tr>
<tr><th id="3618">3618</th><td><i> * The actual value is this field multiplied by two.</i></td></tr>
<tr><th id="3619">3619</th><td><i> */</i></td></tr>
<tr><th id="3620">3620</th><td><u>#define   <dfn class="macro" id="_M/BACKLIGHT_MODULATION_FREQ_SHIFT" data-ref="_M/BACKLIGHT_MODULATION_FREQ_SHIFT">BACKLIGHT_MODULATION_FREQ_SHIFT</dfn>	(17)</u></td></tr>
<tr><th id="3621">3621</th><td><u>#define   <dfn class="macro" id="_M/BACKLIGHT_MODULATION_FREQ_MASK" data-ref="_M/BACKLIGHT_MODULATION_FREQ_MASK">BACKLIGHT_MODULATION_FREQ_MASK</dfn>	(0x7fff &lt;&lt; 17)</u></td></tr>
<tr><th id="3622">3622</th><td><u>#define   <dfn class="macro" id="_M/BLM_LEGACY_MODE" data-ref="_M/BLM_LEGACY_MODE">BLM_LEGACY_MODE</dfn>			(1 &lt;&lt; 16) /* gen2 only */</u></td></tr>
<tr><th id="3623">3623</th><td><i>/*</i></td></tr>
<tr><th id="3624">3624</th><td><i> * This is the number of cycles out of the backlight modulation cycle for which</i></td></tr>
<tr><th id="3625">3625</th><td><i> * the backlight is on.</i></td></tr>
<tr><th id="3626">3626</th><td><i> *</i></td></tr>
<tr><th id="3627">3627</th><td><i> * This field must be no greater than the number of cycles in the complete</i></td></tr>
<tr><th id="3628">3628</th><td><i> * backlight modulation cycle.</i></td></tr>
<tr><th id="3629">3629</th><td><i> */</i></td></tr>
<tr><th id="3630">3630</th><td><u>#define   <dfn class="macro" id="_M/BACKLIGHT_DUTY_CYCLE_SHIFT" data-ref="_M/BACKLIGHT_DUTY_CYCLE_SHIFT">BACKLIGHT_DUTY_CYCLE_SHIFT</dfn>		(0)</u></td></tr>
<tr><th id="3631">3631</th><td><u>#define   <dfn class="macro" id="_M/BACKLIGHT_DUTY_CYCLE_MASK" data-ref="_M/BACKLIGHT_DUTY_CYCLE_MASK">BACKLIGHT_DUTY_CYCLE_MASK</dfn>		(0xffff)</u></td></tr>
<tr><th id="3632">3632</th><td><u>#define   <dfn class="macro" id="_M/BACKLIGHT_DUTY_CYCLE_MASK_PNV" data-ref="_M/BACKLIGHT_DUTY_CYCLE_MASK_PNV">BACKLIGHT_DUTY_CYCLE_MASK_PNV</dfn>		(0xfffe)</u></td></tr>
<tr><th id="3633">3633</th><td><u>#define   <dfn class="macro" id="_M/BLM_POLARITY_PNV" data-ref="_M/BLM_POLARITY_PNV">BLM_POLARITY_PNV</dfn>			(1 &lt;&lt; 0) /* pnv only */</u></td></tr>
<tr><th id="3634">3634</th><td></td></tr>
<tr><th id="3635">3635</th><td><u>#define <dfn class="macro" id="_M/BLC_HIST_CTL" data-ref="_M/BLC_HIST_CTL">BLC_HIST_CTL</dfn>	(dev_priv-&gt;info.display_mmio_offset + 0x61260)</u></td></tr>
<tr><th id="3636">3636</th><td><u>#define  <dfn class="macro" id="_M/BLM_HISTOGRAM_ENABLE" data-ref="_M/BLM_HISTOGRAM_ENABLE">BLM_HISTOGRAM_ENABLE</dfn>			(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="3637">3637</th><td></td></tr>
<tr><th id="3638">3638</th><td><i>/* New registers for PCH-split platforms. Safe where new bits show up, the</i></td></tr>
<tr><th id="3639">3639</th><td><i> * register layout machtes with gen4 BLC_PWM_CTL[12]. */</i></td></tr>
<tr><th id="3640">3640</th><td><u>#define <dfn class="macro" id="_M/BLC_PWM_CPU_CTL2" data-ref="_M/BLC_PWM_CPU_CTL2">BLC_PWM_CPU_CTL2</dfn>	0x48250</u></td></tr>
<tr><th id="3641">3641</th><td><u>#define <dfn class="macro" id="_M/BLC_PWM_CPU_CTL" data-ref="_M/BLC_PWM_CPU_CTL">BLC_PWM_CPU_CTL</dfn>		0x48254</u></td></tr>
<tr><th id="3642">3642</th><td></td></tr>
<tr><th id="3643">3643</th><td><u>#define <dfn class="macro" id="_M/HSW_BLC_PWM2_CTL" data-ref="_M/HSW_BLC_PWM2_CTL">HSW_BLC_PWM2_CTL</dfn>	0x48350</u></td></tr>
<tr><th id="3644">3644</th><td></td></tr>
<tr><th id="3645">3645</th><td><i>/* PCH CTL1 is totally different, all but the below bits are reserved. CTL2 is</i></td></tr>
<tr><th id="3646">3646</th><td><i> * like the normal CTL from gen4 and earlier. Hooray for confusing naming. */</i></td></tr>
<tr><th id="3647">3647</th><td><u>#define <dfn class="macro" id="_M/BLC_PWM_PCH_CTL1" data-ref="_M/BLC_PWM_PCH_CTL1">BLC_PWM_PCH_CTL1</dfn>	0xc8250</u></td></tr>
<tr><th id="3648">3648</th><td><u>#define   <dfn class="macro" id="_M/BLM_PCH_PWM_ENABLE" data-ref="_M/BLM_PCH_PWM_ENABLE">BLM_PCH_PWM_ENABLE</dfn>			(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="3649">3649</th><td><u>#define   <dfn class="macro" id="_M/BLM_PCH_OVERRIDE_ENABLE" data-ref="_M/BLM_PCH_OVERRIDE_ENABLE">BLM_PCH_OVERRIDE_ENABLE</dfn>		(1 &lt;&lt; 30)</u></td></tr>
<tr><th id="3650">3650</th><td><u>#define   <dfn class="macro" id="_M/BLM_PCH_POLARITY" data-ref="_M/BLM_PCH_POLARITY">BLM_PCH_POLARITY</dfn>			(1 &lt;&lt; 29)</u></td></tr>
<tr><th id="3651">3651</th><td><u>#define <dfn class="macro" id="_M/BLC_PWM_PCH_CTL2" data-ref="_M/BLC_PWM_PCH_CTL2">BLC_PWM_PCH_CTL2</dfn>	0xc8254</u></td></tr>
<tr><th id="3652">3652</th><td></td></tr>
<tr><th id="3653">3653</th><td><u>#define <dfn class="macro" id="_M/UTIL_PIN_CTL" data-ref="_M/UTIL_PIN_CTL">UTIL_PIN_CTL</dfn>		0x48400</u></td></tr>
<tr><th id="3654">3654</th><td><u>#define   <dfn class="macro" id="_M/UTIL_PIN_ENABLE" data-ref="_M/UTIL_PIN_ENABLE">UTIL_PIN_ENABLE</dfn>	(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="3655">3655</th><td></td></tr>
<tr><th id="3656">3656</th><td><u>#define   <dfn class="macro" id="_M/UTIL_PIN_PIPE" data-ref="_M/UTIL_PIN_PIPE">UTIL_PIN_PIPE</dfn>(x)     ((x) &lt;&lt; 29)</u></td></tr>
<tr><th id="3657">3657</th><td><u>#define   <dfn class="macro" id="_M/UTIL_PIN_PIPE_MASK" data-ref="_M/UTIL_PIN_PIPE_MASK">UTIL_PIN_PIPE_MASK</dfn>   (3 &lt;&lt; 29)</u></td></tr>
<tr><th id="3658">3658</th><td><u>#define   <dfn class="macro" id="_M/UTIL_PIN_MODE_PWM" data-ref="_M/UTIL_PIN_MODE_PWM">UTIL_PIN_MODE_PWM</dfn>    (1 &lt;&lt; 24)</u></td></tr>
<tr><th id="3659">3659</th><td><u>#define   <dfn class="macro" id="_M/UTIL_PIN_MODE_MASK" data-ref="_M/UTIL_PIN_MODE_MASK">UTIL_PIN_MODE_MASK</dfn>   (0xf &lt;&lt; 24)</u></td></tr>
<tr><th id="3660">3660</th><td><u>#define   <dfn class="macro" id="_M/UTIL_PIN_POLARITY" data-ref="_M/UTIL_PIN_POLARITY">UTIL_PIN_POLARITY</dfn>    (1 &lt;&lt; 22)</u></td></tr>
<tr><th id="3661">3661</th><td></td></tr>
<tr><th id="3662">3662</th><td><i>/* BXT backlight register definition. */</i></td></tr>
<tr><th id="3663">3663</th><td><u>#define <dfn class="macro" id="_M/_BXT_BLC_PWM_CTL1" data-ref="_M/_BXT_BLC_PWM_CTL1">_BXT_BLC_PWM_CTL1</dfn>			0xC8250</u></td></tr>
<tr><th id="3664">3664</th><td><u>#define   <dfn class="macro" id="_M/BXT_BLC_PWM_ENABLE" data-ref="_M/BXT_BLC_PWM_ENABLE">BXT_BLC_PWM_ENABLE</dfn>			(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="3665">3665</th><td><u>#define   <dfn class="macro" id="_M/BXT_BLC_PWM_POLARITY" data-ref="_M/BXT_BLC_PWM_POLARITY">BXT_BLC_PWM_POLARITY</dfn>			(1 &lt;&lt; 29)</u></td></tr>
<tr><th id="3666">3666</th><td><u>#define <dfn class="macro" id="_M/_BXT_BLC_PWM_FREQ1" data-ref="_M/_BXT_BLC_PWM_FREQ1">_BXT_BLC_PWM_FREQ1</dfn>			0xC8254</u></td></tr>
<tr><th id="3667">3667</th><td><u>#define <dfn class="macro" id="_M/_BXT_BLC_PWM_DUTY1" data-ref="_M/_BXT_BLC_PWM_DUTY1">_BXT_BLC_PWM_DUTY1</dfn>			0xC8258</u></td></tr>
<tr><th id="3668">3668</th><td></td></tr>
<tr><th id="3669">3669</th><td><u>#define <dfn class="macro" id="_M/_BXT_BLC_PWM_CTL2" data-ref="_M/_BXT_BLC_PWM_CTL2">_BXT_BLC_PWM_CTL2</dfn>			0xC8350</u></td></tr>
<tr><th id="3670">3670</th><td><u>#define <dfn class="macro" id="_M/_BXT_BLC_PWM_FREQ2" data-ref="_M/_BXT_BLC_PWM_FREQ2">_BXT_BLC_PWM_FREQ2</dfn>			0xC8354</u></td></tr>
<tr><th id="3671">3671</th><td><u>#define <dfn class="macro" id="_M/_BXT_BLC_PWM_DUTY2" data-ref="_M/_BXT_BLC_PWM_DUTY2">_BXT_BLC_PWM_DUTY2</dfn>			0xC8358</u></td></tr>
<tr><th id="3672">3672</th><td></td></tr>
<tr><th id="3673">3673</th><td><u>#define <dfn class="macro" id="_M/BXT_BLC_PWM_CTL" data-ref="_M/BXT_BLC_PWM_CTL">BXT_BLC_PWM_CTL</dfn>(controller)    _PIPE(controller, \</u></td></tr>
<tr><th id="3674">3674</th><td><u>					_BXT_BLC_PWM_CTL1, _BXT_BLC_PWM_CTL2)</u></td></tr>
<tr><th id="3675">3675</th><td><u>#define <dfn class="macro" id="_M/BXT_BLC_PWM_FREQ" data-ref="_M/BXT_BLC_PWM_FREQ">BXT_BLC_PWM_FREQ</dfn>(controller)   _PIPE(controller, \</u></td></tr>
<tr><th id="3676">3676</th><td><u>					_BXT_BLC_PWM_FREQ1, _BXT_BLC_PWM_FREQ2)</u></td></tr>
<tr><th id="3677">3677</th><td><u>#define <dfn class="macro" id="_M/BXT_BLC_PWM_DUTY" data-ref="_M/BXT_BLC_PWM_DUTY">BXT_BLC_PWM_DUTY</dfn>(controller)   _PIPE(controller, \</u></td></tr>
<tr><th id="3678">3678</th><td><u>					_BXT_BLC_PWM_DUTY1, _BXT_BLC_PWM_DUTY2)</u></td></tr>
<tr><th id="3679">3679</th><td></td></tr>
<tr><th id="3680">3680</th><td><u>#define <dfn class="macro" id="_M/PCH_GTC_CTL" data-ref="_M/PCH_GTC_CTL">PCH_GTC_CTL</dfn>		0xe7000</u></td></tr>
<tr><th id="3681">3681</th><td><u>#define   <dfn class="macro" id="_M/PCH_GTC_ENABLE" data-ref="_M/PCH_GTC_ENABLE">PCH_GTC_ENABLE</dfn>	(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="3682">3682</th><td></td></tr>
<tr><th id="3683">3683</th><td><i>/* TV port control */</i></td></tr>
<tr><th id="3684">3684</th><td><u>#define <dfn class="macro" id="_M/TV_CTL" data-ref="_M/TV_CTL">TV_CTL</dfn>			0x68000</u></td></tr>
<tr><th id="3685">3685</th><td><i>/* Enables the TV encoder */</i></td></tr>
<tr><th id="3686">3686</th><td><u># define <dfn class="macro" id="_M/TV_ENC_ENABLE" data-ref="_M/TV_ENC_ENABLE">TV_ENC_ENABLE</dfn>			(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="3687">3687</th><td><i>/* Sources the TV encoder input from pipe B instead of A. */</i></td></tr>
<tr><th id="3688">3688</th><td><u># define <dfn class="macro" id="_M/TV_ENC_PIPEB_SELECT" data-ref="_M/TV_ENC_PIPEB_SELECT">TV_ENC_PIPEB_SELECT</dfn>		(1 &lt;&lt; 30)</u></td></tr>
<tr><th id="3689">3689</th><td><i>/* Outputs composite video (DAC A only) */</i></td></tr>
<tr><th id="3690">3690</th><td><u># define <dfn class="macro" id="_M/TV_ENC_OUTPUT_COMPOSITE" data-ref="_M/TV_ENC_OUTPUT_COMPOSITE">TV_ENC_OUTPUT_COMPOSITE</dfn>	(0 &lt;&lt; 28)</u></td></tr>
<tr><th id="3691">3691</th><td><i>/* Outputs SVideo video (DAC B/C) */</i></td></tr>
<tr><th id="3692">3692</th><td><u># define <dfn class="macro" id="_M/TV_ENC_OUTPUT_SVIDEO" data-ref="_M/TV_ENC_OUTPUT_SVIDEO">TV_ENC_OUTPUT_SVIDEO</dfn>		(1 &lt;&lt; 28)</u></td></tr>
<tr><th id="3693">3693</th><td><i>/* Outputs Component video (DAC A/B/C) */</i></td></tr>
<tr><th id="3694">3694</th><td><u># define <dfn class="macro" id="_M/TV_ENC_OUTPUT_COMPONENT" data-ref="_M/TV_ENC_OUTPUT_COMPONENT">TV_ENC_OUTPUT_COMPONENT</dfn>	(2 &lt;&lt; 28)</u></td></tr>
<tr><th id="3695">3695</th><td><i>/* Outputs Composite and SVideo (DAC A/B/C) */</i></td></tr>
<tr><th id="3696">3696</th><td><u># define <dfn class="macro" id="_M/TV_ENC_OUTPUT_SVIDEO_COMPOSITE" data-ref="_M/TV_ENC_OUTPUT_SVIDEO_COMPOSITE">TV_ENC_OUTPUT_SVIDEO_COMPOSITE</dfn>	(3 &lt;&lt; 28)</u></td></tr>
<tr><th id="3697">3697</th><td><u># define <dfn class="macro" id="_M/TV_TRILEVEL_SYNC" data-ref="_M/TV_TRILEVEL_SYNC">TV_TRILEVEL_SYNC</dfn>		(1 &lt;&lt; 21)</u></td></tr>
<tr><th id="3698">3698</th><td><i>/* Enables slow sync generation (945GM only) */</i></td></tr>
<tr><th id="3699">3699</th><td><u># define <dfn class="macro" id="_M/TV_SLOW_SYNC" data-ref="_M/TV_SLOW_SYNC">TV_SLOW_SYNC</dfn>			(1 &lt;&lt; 20)</u></td></tr>
<tr><th id="3700">3700</th><td><i>/* Selects 4x oversampling for 480i and 576p */</i></td></tr>
<tr><th id="3701">3701</th><td><u># define <dfn class="macro" id="_M/TV_OVERSAMPLE_4X" data-ref="_M/TV_OVERSAMPLE_4X">TV_OVERSAMPLE_4X</dfn>		(0 &lt;&lt; 18)</u></td></tr>
<tr><th id="3702">3702</th><td><i>/* Selects 2x oversampling for 720p and 1080i */</i></td></tr>
<tr><th id="3703">3703</th><td><u># define <dfn class="macro" id="_M/TV_OVERSAMPLE_2X" data-ref="_M/TV_OVERSAMPLE_2X">TV_OVERSAMPLE_2X</dfn>		(1 &lt;&lt; 18)</u></td></tr>
<tr><th id="3704">3704</th><td><i>/* Selects no oversampling for 1080p */</i></td></tr>
<tr><th id="3705">3705</th><td><u># define <dfn class="macro" id="_M/TV_OVERSAMPLE_NONE" data-ref="_M/TV_OVERSAMPLE_NONE">TV_OVERSAMPLE_NONE</dfn>		(2 &lt;&lt; 18)</u></td></tr>
<tr><th id="3706">3706</th><td><i>/* Selects 8x oversampling */</i></td></tr>
<tr><th id="3707">3707</th><td><u># define <dfn class="macro" id="_M/TV_OVERSAMPLE_8X" data-ref="_M/TV_OVERSAMPLE_8X">TV_OVERSAMPLE_8X</dfn>		(3 &lt;&lt; 18)</u></td></tr>
<tr><th id="3708">3708</th><td><i>/* Selects progressive mode rather than interlaced */</i></td></tr>
<tr><th id="3709">3709</th><td><u># define <dfn class="macro" id="_M/TV_PROGRESSIVE" data-ref="_M/TV_PROGRESSIVE">TV_PROGRESSIVE</dfn>			(1 &lt;&lt; 17)</u></td></tr>
<tr><th id="3710">3710</th><td><i>/* Sets the colorburst to PAL mode.  Required for non-M PAL modes. */</i></td></tr>
<tr><th id="3711">3711</th><td><u># define <dfn class="macro" id="_M/TV_PAL_BURST" data-ref="_M/TV_PAL_BURST">TV_PAL_BURST</dfn>			(1 &lt;&lt; 16)</u></td></tr>
<tr><th id="3712">3712</th><td><i>/* Field for setting delay of Y compared to C */</i></td></tr>
<tr><th id="3713">3713</th><td><u># define <dfn class="macro" id="_M/TV_YC_SKEW_MASK" data-ref="_M/TV_YC_SKEW_MASK">TV_YC_SKEW_MASK</dfn>		(7 &lt;&lt; 12)</u></td></tr>
<tr><th id="3714">3714</th><td><i>/* Enables a fix for 480p/576p standard definition modes on the 915GM only */</i></td></tr>
<tr><th id="3715">3715</th><td><u># define <dfn class="macro" id="_M/TV_ENC_SDP_FIX" data-ref="_M/TV_ENC_SDP_FIX">TV_ENC_SDP_FIX</dfn>			(1 &lt;&lt; 11)</u></td></tr>
<tr><th id="3716">3716</th><td><i>/*</i></td></tr>
<tr><th id="3717">3717</th><td><i> * Enables a fix for the 915GM only.</i></td></tr>
<tr><th id="3718">3718</th><td><i> *</i></td></tr>
<tr><th id="3719">3719</th><td><i> * Not sure what it does.</i></td></tr>
<tr><th id="3720">3720</th><td><i> */</i></td></tr>
<tr><th id="3721">3721</th><td><u># define <dfn class="macro" id="_M/TV_ENC_C0_FIX" data-ref="_M/TV_ENC_C0_FIX">TV_ENC_C0_FIX</dfn>			(1 &lt;&lt; 10)</u></td></tr>
<tr><th id="3722">3722</th><td><i>/* Bits that must be preserved by software */</i></td></tr>
<tr><th id="3723">3723</th><td><u># define <dfn class="macro" id="_M/TV_CTL_SAVE" data-ref="_M/TV_CTL_SAVE">TV_CTL_SAVE</dfn>			((1 &lt;&lt; 11) | (3 &lt;&lt; 9) | (7 &lt;&lt; 6) | 0xf)</u></td></tr>
<tr><th id="3724">3724</th><td><u># define <dfn class="macro" id="_M/TV_FUSE_STATE_MASK" data-ref="_M/TV_FUSE_STATE_MASK">TV_FUSE_STATE_MASK</dfn>		(3 &lt;&lt; 4)</u></td></tr>
<tr><th id="3725">3725</th><td><i>/* Read-only state that reports all features enabled */</i></td></tr>
<tr><th id="3726">3726</th><td><u># define <dfn class="macro" id="_M/TV_FUSE_STATE_ENABLED" data-ref="_M/TV_FUSE_STATE_ENABLED">TV_FUSE_STATE_ENABLED</dfn>		(0 &lt;&lt; 4)</u></td></tr>
<tr><th id="3727">3727</th><td><i>/* Read-only state that reports that Macrovision is disabled in hardware*/</i></td></tr>
<tr><th id="3728">3728</th><td><u># define <dfn class="macro" id="_M/TV_FUSE_STATE_NO_MACROVISION" data-ref="_M/TV_FUSE_STATE_NO_MACROVISION">TV_FUSE_STATE_NO_MACROVISION</dfn>	(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="3729">3729</th><td><i>/* Read-only state that reports that TV-out is disabled in hardware. */</i></td></tr>
<tr><th id="3730">3730</th><td><u># define <dfn class="macro" id="_M/TV_FUSE_STATE_DISABLED" data-ref="_M/TV_FUSE_STATE_DISABLED">TV_FUSE_STATE_DISABLED</dfn>		(2 &lt;&lt; 4)</u></td></tr>
<tr><th id="3731">3731</th><td><i>/* Normal operation */</i></td></tr>
<tr><th id="3732">3732</th><td><u># define <dfn class="macro" id="_M/TV_TEST_MODE_NORMAL" data-ref="_M/TV_TEST_MODE_NORMAL">TV_TEST_MODE_NORMAL</dfn>		(0 &lt;&lt; 0)</u></td></tr>
<tr><th id="3733">3733</th><td><i>/* Encoder test pattern 1 - combo pattern */</i></td></tr>
<tr><th id="3734">3734</th><td><u># define <dfn class="macro" id="_M/TV_TEST_MODE_PATTERN_1" data-ref="_M/TV_TEST_MODE_PATTERN_1">TV_TEST_MODE_PATTERN_1</dfn>		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="3735">3735</th><td><i>/* Encoder test pattern 2 - full screen vertical 75% color bars */</i></td></tr>
<tr><th id="3736">3736</th><td><u># define <dfn class="macro" id="_M/TV_TEST_MODE_PATTERN_2" data-ref="_M/TV_TEST_MODE_PATTERN_2">TV_TEST_MODE_PATTERN_2</dfn>		(2 &lt;&lt; 0)</u></td></tr>
<tr><th id="3737">3737</th><td><i>/* Encoder test pattern 3 - full screen horizontal 75% color bars */</i></td></tr>
<tr><th id="3738">3738</th><td><u># define <dfn class="macro" id="_M/TV_TEST_MODE_PATTERN_3" data-ref="_M/TV_TEST_MODE_PATTERN_3">TV_TEST_MODE_PATTERN_3</dfn>		(3 &lt;&lt; 0)</u></td></tr>
<tr><th id="3739">3739</th><td><i>/* Encoder test pattern 4 - random noise */</i></td></tr>
<tr><th id="3740">3740</th><td><u># define <dfn class="macro" id="_M/TV_TEST_MODE_PATTERN_4" data-ref="_M/TV_TEST_MODE_PATTERN_4">TV_TEST_MODE_PATTERN_4</dfn>		(4 &lt;&lt; 0)</u></td></tr>
<tr><th id="3741">3741</th><td><i>/* Encoder test pattern 5 - linear color ramps */</i></td></tr>
<tr><th id="3742">3742</th><td><u># define <dfn class="macro" id="_M/TV_TEST_MODE_PATTERN_5" data-ref="_M/TV_TEST_MODE_PATTERN_5">TV_TEST_MODE_PATTERN_5</dfn>		(5 &lt;&lt; 0)</u></td></tr>
<tr><th id="3743">3743</th><td><i>/*</i></td></tr>
<tr><th id="3744">3744</th><td><i> * This test mode forces the DACs to 50% of full output.</i></td></tr>
<tr><th id="3745">3745</th><td><i> *</i></td></tr>
<tr><th id="3746">3746</th><td><i> * This is used for load detection in combination with TVDAC_SENSE_MASK</i></td></tr>
<tr><th id="3747">3747</th><td><i> */</i></td></tr>
<tr><th id="3748">3748</th><td><u># define <dfn class="macro" id="_M/TV_TEST_MODE_MONITOR_DETECT" data-ref="_M/TV_TEST_MODE_MONITOR_DETECT">TV_TEST_MODE_MONITOR_DETECT</dfn>	(7 &lt;&lt; 0)</u></td></tr>
<tr><th id="3749">3749</th><td><u># define <dfn class="macro" id="_M/TV_TEST_MODE_MASK" data-ref="_M/TV_TEST_MODE_MASK">TV_TEST_MODE_MASK</dfn>		(7 &lt;&lt; 0)</u></td></tr>
<tr><th id="3750">3750</th><td></td></tr>
<tr><th id="3751">3751</th><td><u>#define <dfn class="macro" id="_M/TV_DAC" data-ref="_M/TV_DAC">TV_DAC</dfn>			0x68004</u></td></tr>
<tr><th id="3752">3752</th><td><u># define <dfn class="macro" id="_M/TV_DAC_SAVE" data-ref="_M/TV_DAC_SAVE">TV_DAC_SAVE</dfn>		0x00ffff00</u></td></tr>
<tr><th id="3753">3753</th><td><i>/*</i></td></tr>
<tr><th id="3754">3754</th><td><i> * Reports that DAC state change logic has reported change (RO).</i></td></tr>
<tr><th id="3755">3755</th><td><i> *</i></td></tr>
<tr><th id="3756">3756</th><td><i> * This gets cleared when TV_DAC_STATE_EN is cleared</i></td></tr>
<tr><th id="3757">3757</th><td><i>*/</i></td></tr>
<tr><th id="3758">3758</th><td><u># define <dfn class="macro" id="_M/TVDAC_STATE_CHG" data-ref="_M/TVDAC_STATE_CHG">TVDAC_STATE_CHG</dfn>		(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="3759">3759</th><td><u># define <dfn class="macro" id="_M/TVDAC_SENSE_MASK" data-ref="_M/TVDAC_SENSE_MASK">TVDAC_SENSE_MASK</dfn>		(7 &lt;&lt; 28)</u></td></tr>
<tr><th id="3760">3760</th><td><i>/* Reports that DAC A voltage is above the detect threshold */</i></td></tr>
<tr><th id="3761">3761</th><td><u># define <dfn class="macro" id="_M/TVDAC_A_SENSE" data-ref="_M/TVDAC_A_SENSE">TVDAC_A_SENSE</dfn>			(1 &lt;&lt; 30)</u></td></tr>
<tr><th id="3762">3762</th><td><i>/* Reports that DAC B voltage is above the detect threshold */</i></td></tr>
<tr><th id="3763">3763</th><td><u># define <dfn class="macro" id="_M/TVDAC_B_SENSE" data-ref="_M/TVDAC_B_SENSE">TVDAC_B_SENSE</dfn>			(1 &lt;&lt; 29)</u></td></tr>
<tr><th id="3764">3764</th><td><i>/* Reports that DAC C voltage is above the detect threshold */</i></td></tr>
<tr><th id="3765">3765</th><td><u># define <dfn class="macro" id="_M/TVDAC_C_SENSE" data-ref="_M/TVDAC_C_SENSE">TVDAC_C_SENSE</dfn>			(1 &lt;&lt; 28)</u></td></tr>
<tr><th id="3766">3766</th><td><i>/*</i></td></tr>
<tr><th id="3767">3767</th><td><i> * Enables DAC state detection logic, for load-based TV detection.</i></td></tr>
<tr><th id="3768">3768</th><td><i> *</i></td></tr>
<tr><th id="3769">3769</th><td><i> * The PLL of the chosen pipe (in TV_CTL) must be running, and the encoder set</i></td></tr>
<tr><th id="3770">3770</th><td><i> * to off, for load detection to work.</i></td></tr>
<tr><th id="3771">3771</th><td><i> */</i></td></tr>
<tr><th id="3772">3772</th><td><u># define <dfn class="macro" id="_M/TVDAC_STATE_CHG_EN" data-ref="_M/TVDAC_STATE_CHG_EN">TVDAC_STATE_CHG_EN</dfn>		(1 &lt;&lt; 27)</u></td></tr>
<tr><th id="3773">3773</th><td><i>/* Sets the DAC A sense value to high */</i></td></tr>
<tr><th id="3774">3774</th><td><u># define <dfn class="macro" id="_M/TVDAC_A_SENSE_CTL" data-ref="_M/TVDAC_A_SENSE_CTL">TVDAC_A_SENSE_CTL</dfn>		(1 &lt;&lt; 26)</u></td></tr>
<tr><th id="3775">3775</th><td><i>/* Sets the DAC B sense value to high */</i></td></tr>
<tr><th id="3776">3776</th><td><u># define <dfn class="macro" id="_M/TVDAC_B_SENSE_CTL" data-ref="_M/TVDAC_B_SENSE_CTL">TVDAC_B_SENSE_CTL</dfn>		(1 &lt;&lt; 25)</u></td></tr>
<tr><th id="3777">3777</th><td><i>/* Sets the DAC C sense value to high */</i></td></tr>
<tr><th id="3778">3778</th><td><u># define <dfn class="macro" id="_M/TVDAC_C_SENSE_CTL" data-ref="_M/TVDAC_C_SENSE_CTL">TVDAC_C_SENSE_CTL</dfn>		(1 &lt;&lt; 24)</u></td></tr>
<tr><th id="3779">3779</th><td><i>/* Overrides the ENC_ENABLE and DAC voltage levels */</i></td></tr>
<tr><th id="3780">3780</th><td><u># define <dfn class="macro" id="_M/DAC_CTL_OVERRIDE" data-ref="_M/DAC_CTL_OVERRIDE">DAC_CTL_OVERRIDE</dfn>		(1 &lt;&lt; 7)</u></td></tr>
<tr><th id="3781">3781</th><td><i>/* Sets the slew rate.  Must be preserved in software */</i></td></tr>
<tr><th id="3782">3782</th><td><u># define <dfn class="macro" id="_M/ENC_TVDAC_SLEW_FAST" data-ref="_M/ENC_TVDAC_SLEW_FAST">ENC_TVDAC_SLEW_FAST</dfn>		(1 &lt;&lt; 6)</u></td></tr>
<tr><th id="3783">3783</th><td><u># define <dfn class="macro" id="_M/DAC_A_1_3_V" data-ref="_M/DAC_A_1_3_V">DAC_A_1_3_V</dfn>			(0 &lt;&lt; 4)</u></td></tr>
<tr><th id="3784">3784</th><td><u># define <dfn class="macro" id="_M/DAC_A_1_1_V" data-ref="_M/DAC_A_1_1_V">DAC_A_1_1_V</dfn>			(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="3785">3785</th><td><u># define <dfn class="macro" id="_M/DAC_A_0_7_V" data-ref="_M/DAC_A_0_7_V">DAC_A_0_7_V</dfn>			(2 &lt;&lt; 4)</u></td></tr>
<tr><th id="3786">3786</th><td><u># define <dfn class="macro" id="_M/DAC_A_MASK" data-ref="_M/DAC_A_MASK">DAC_A_MASK</dfn>			(3 &lt;&lt; 4)</u></td></tr>
<tr><th id="3787">3787</th><td><u># define <dfn class="macro" id="_M/DAC_B_1_3_V" data-ref="_M/DAC_B_1_3_V">DAC_B_1_3_V</dfn>			(0 &lt;&lt; 2)</u></td></tr>
<tr><th id="3788">3788</th><td><u># define <dfn class="macro" id="_M/DAC_B_1_1_V" data-ref="_M/DAC_B_1_1_V">DAC_B_1_1_V</dfn>			(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="3789">3789</th><td><u># define <dfn class="macro" id="_M/DAC_B_0_7_V" data-ref="_M/DAC_B_0_7_V">DAC_B_0_7_V</dfn>			(2 &lt;&lt; 2)</u></td></tr>
<tr><th id="3790">3790</th><td><u># define <dfn class="macro" id="_M/DAC_B_MASK" data-ref="_M/DAC_B_MASK">DAC_B_MASK</dfn>			(3 &lt;&lt; 2)</u></td></tr>
<tr><th id="3791">3791</th><td><u># define <dfn class="macro" id="_M/DAC_C_1_3_V" data-ref="_M/DAC_C_1_3_V">DAC_C_1_3_V</dfn>			(0 &lt;&lt; 0)</u></td></tr>
<tr><th id="3792">3792</th><td><u># define <dfn class="macro" id="_M/DAC_C_1_1_V" data-ref="_M/DAC_C_1_1_V">DAC_C_1_1_V</dfn>			(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="3793">3793</th><td><u># define <dfn class="macro" id="_M/DAC_C_0_7_V" data-ref="_M/DAC_C_0_7_V">DAC_C_0_7_V</dfn>			(2 &lt;&lt; 0)</u></td></tr>
<tr><th id="3794">3794</th><td><u># define <dfn class="macro" id="_M/DAC_C_MASK" data-ref="_M/DAC_C_MASK">DAC_C_MASK</dfn>			(3 &lt;&lt; 0)</u></td></tr>
<tr><th id="3795">3795</th><td></td></tr>
<tr><th id="3796">3796</th><td><i>/*</i></td></tr>
<tr><th id="3797">3797</th><td><i> * CSC coefficients are stored in a floating point format with 9 bits of</i></td></tr>
<tr><th id="3798">3798</th><td><i> * mantissa and 2 or 3 bits of exponent.  The exponent is represented as 2**-n,</i></td></tr>
<tr><th id="3799">3799</th><td><i> * where 2-bit exponents are unsigned n, and 3-bit exponents are signed n with</i></td></tr>
<tr><th id="3800">3800</th><td><i> * -1 (0x3) being the only legal negative value.</i></td></tr>
<tr><th id="3801">3801</th><td><i> */</i></td></tr>
<tr><th id="3802">3802</th><td><u>#define <dfn class="macro" id="_M/TV_CSC_Y" data-ref="_M/TV_CSC_Y">TV_CSC_Y</dfn>		0x68010</u></td></tr>
<tr><th id="3803">3803</th><td><u># define <dfn class="macro" id="_M/TV_RY_MASK" data-ref="_M/TV_RY_MASK">TV_RY_MASK</dfn>			0x07ff0000</u></td></tr>
<tr><th id="3804">3804</th><td><u># define <dfn class="macro" id="_M/TV_RY_SHIFT" data-ref="_M/TV_RY_SHIFT">TV_RY_SHIFT</dfn>			16</u></td></tr>
<tr><th id="3805">3805</th><td><u># define <dfn class="macro" id="_M/TV_GY_MASK" data-ref="_M/TV_GY_MASK">TV_GY_MASK</dfn>			0x00000fff</u></td></tr>
<tr><th id="3806">3806</th><td><u># define <dfn class="macro" id="_M/TV_GY_SHIFT" data-ref="_M/TV_GY_SHIFT">TV_GY_SHIFT</dfn>			0</u></td></tr>
<tr><th id="3807">3807</th><td></td></tr>
<tr><th id="3808">3808</th><td><u>#define <dfn class="macro" id="_M/TV_CSC_Y2" data-ref="_M/TV_CSC_Y2">TV_CSC_Y2</dfn>		0x68014</u></td></tr>
<tr><th id="3809">3809</th><td><u># define <dfn class="macro" id="_M/TV_BY_MASK" data-ref="_M/TV_BY_MASK">TV_BY_MASK</dfn>			0x07ff0000</u></td></tr>
<tr><th id="3810">3810</th><td><u># define <dfn class="macro" id="_M/TV_BY_SHIFT" data-ref="_M/TV_BY_SHIFT">TV_BY_SHIFT</dfn>			16</u></td></tr>
<tr><th id="3811">3811</th><td><i>/*</i></td></tr>
<tr><th id="3812">3812</th><td><i> * Y attenuation for component video.</i></td></tr>
<tr><th id="3813">3813</th><td><i> *</i></td></tr>
<tr><th id="3814">3814</th><td><i> * Stored in 1.9 fixed point.</i></td></tr>
<tr><th id="3815">3815</th><td><i> */</i></td></tr>
<tr><th id="3816">3816</th><td><u># define <dfn class="macro" id="_M/TV_AY_MASK" data-ref="_M/TV_AY_MASK">TV_AY_MASK</dfn>			0x000003ff</u></td></tr>
<tr><th id="3817">3817</th><td><u># define <dfn class="macro" id="_M/TV_AY_SHIFT" data-ref="_M/TV_AY_SHIFT">TV_AY_SHIFT</dfn>			0</u></td></tr>
<tr><th id="3818">3818</th><td></td></tr>
<tr><th id="3819">3819</th><td><u>#define <dfn class="macro" id="_M/TV_CSC_U" data-ref="_M/TV_CSC_U">TV_CSC_U</dfn>		0x68018</u></td></tr>
<tr><th id="3820">3820</th><td><u># define <dfn class="macro" id="_M/TV_RU_MASK" data-ref="_M/TV_RU_MASK">TV_RU_MASK</dfn>			0x07ff0000</u></td></tr>
<tr><th id="3821">3821</th><td><u># define <dfn class="macro" id="_M/TV_RU_SHIFT" data-ref="_M/TV_RU_SHIFT">TV_RU_SHIFT</dfn>			16</u></td></tr>
<tr><th id="3822">3822</th><td><u># define <dfn class="macro" id="_M/TV_GU_MASK" data-ref="_M/TV_GU_MASK">TV_GU_MASK</dfn>			0x000007ff</u></td></tr>
<tr><th id="3823">3823</th><td><u># define <dfn class="macro" id="_M/TV_GU_SHIFT" data-ref="_M/TV_GU_SHIFT">TV_GU_SHIFT</dfn>			0</u></td></tr>
<tr><th id="3824">3824</th><td></td></tr>
<tr><th id="3825">3825</th><td><u>#define <dfn class="macro" id="_M/TV_CSC_U2" data-ref="_M/TV_CSC_U2">TV_CSC_U2</dfn>		0x6801c</u></td></tr>
<tr><th id="3826">3826</th><td><u># define <dfn class="macro" id="_M/TV_BU_MASK" data-ref="_M/TV_BU_MASK">TV_BU_MASK</dfn>			0x07ff0000</u></td></tr>
<tr><th id="3827">3827</th><td><u># define <dfn class="macro" id="_M/TV_BU_SHIFT" data-ref="_M/TV_BU_SHIFT">TV_BU_SHIFT</dfn>			16</u></td></tr>
<tr><th id="3828">3828</th><td><i>/*</i></td></tr>
<tr><th id="3829">3829</th><td><i> * U attenuation for component video.</i></td></tr>
<tr><th id="3830">3830</th><td><i> *</i></td></tr>
<tr><th id="3831">3831</th><td><i> * Stored in 1.9 fixed point.</i></td></tr>
<tr><th id="3832">3832</th><td><i> */</i></td></tr>
<tr><th id="3833">3833</th><td><u># define <dfn class="macro" id="_M/TV_AU_MASK" data-ref="_M/TV_AU_MASK">TV_AU_MASK</dfn>			0x000003ff</u></td></tr>
<tr><th id="3834">3834</th><td><u># define <dfn class="macro" id="_M/TV_AU_SHIFT" data-ref="_M/TV_AU_SHIFT">TV_AU_SHIFT</dfn>			0</u></td></tr>
<tr><th id="3835">3835</th><td></td></tr>
<tr><th id="3836">3836</th><td><u>#define <dfn class="macro" id="_M/TV_CSC_V" data-ref="_M/TV_CSC_V">TV_CSC_V</dfn>		0x68020</u></td></tr>
<tr><th id="3837">3837</th><td><u># define <dfn class="macro" id="_M/TV_RV_MASK" data-ref="_M/TV_RV_MASK">TV_RV_MASK</dfn>			0x0fff0000</u></td></tr>
<tr><th id="3838">3838</th><td><u># define <dfn class="macro" id="_M/TV_RV_SHIFT" data-ref="_M/TV_RV_SHIFT">TV_RV_SHIFT</dfn>			16</u></td></tr>
<tr><th id="3839">3839</th><td><u># define <dfn class="macro" id="_M/TV_GV_MASK" data-ref="_M/TV_GV_MASK">TV_GV_MASK</dfn>			0x000007ff</u></td></tr>
<tr><th id="3840">3840</th><td><u># define <dfn class="macro" id="_M/TV_GV_SHIFT" data-ref="_M/TV_GV_SHIFT">TV_GV_SHIFT</dfn>			0</u></td></tr>
<tr><th id="3841">3841</th><td></td></tr>
<tr><th id="3842">3842</th><td><u>#define <dfn class="macro" id="_M/TV_CSC_V2" data-ref="_M/TV_CSC_V2">TV_CSC_V2</dfn>		0x68024</u></td></tr>
<tr><th id="3843">3843</th><td><u># define <dfn class="macro" id="_M/TV_BV_MASK" data-ref="_M/TV_BV_MASK">TV_BV_MASK</dfn>			0x07ff0000</u></td></tr>
<tr><th id="3844">3844</th><td><u># define <dfn class="macro" id="_M/TV_BV_SHIFT" data-ref="_M/TV_BV_SHIFT">TV_BV_SHIFT</dfn>			16</u></td></tr>
<tr><th id="3845">3845</th><td><i>/*</i></td></tr>
<tr><th id="3846">3846</th><td><i> * V attenuation for component video.</i></td></tr>
<tr><th id="3847">3847</th><td><i> *</i></td></tr>
<tr><th id="3848">3848</th><td><i> * Stored in 1.9 fixed point.</i></td></tr>
<tr><th id="3849">3849</th><td><i> */</i></td></tr>
<tr><th id="3850">3850</th><td><u># define <dfn class="macro" id="_M/TV_AV_MASK" data-ref="_M/TV_AV_MASK">TV_AV_MASK</dfn>			0x000007ff</u></td></tr>
<tr><th id="3851">3851</th><td><u># define <dfn class="macro" id="_M/TV_AV_SHIFT" data-ref="_M/TV_AV_SHIFT">TV_AV_SHIFT</dfn>			0</u></td></tr>
<tr><th id="3852">3852</th><td></td></tr>
<tr><th id="3853">3853</th><td><u>#define <dfn class="macro" id="_M/TV_CLR_KNOBS" data-ref="_M/TV_CLR_KNOBS">TV_CLR_KNOBS</dfn>		0x68028</u></td></tr>
<tr><th id="3854">3854</th><td><i>/* 2s-complement brightness adjustment */</i></td></tr>
<tr><th id="3855">3855</th><td><u># define <dfn class="macro" id="_M/TV_BRIGHTNESS_MASK" data-ref="_M/TV_BRIGHTNESS_MASK">TV_BRIGHTNESS_MASK</dfn>		0xff000000</u></td></tr>
<tr><th id="3856">3856</th><td><u># define <dfn class="macro" id="_M/TV_BRIGHTNESS_SHIFT" data-ref="_M/TV_BRIGHTNESS_SHIFT">TV_BRIGHTNESS_SHIFT</dfn>		24</u></td></tr>
<tr><th id="3857">3857</th><td><i>/* Contrast adjustment, as a 2.6 unsigned floating point number */</i></td></tr>
<tr><th id="3858">3858</th><td><u># define <dfn class="macro" id="_M/TV_CONTRAST_MASK" data-ref="_M/TV_CONTRAST_MASK">TV_CONTRAST_MASK</dfn>		0x00ff0000</u></td></tr>
<tr><th id="3859">3859</th><td><u># define <dfn class="macro" id="_M/TV_CONTRAST_SHIFT" data-ref="_M/TV_CONTRAST_SHIFT">TV_CONTRAST_SHIFT</dfn>		16</u></td></tr>
<tr><th id="3860">3860</th><td><i>/* Saturation adjustment, as a 2.6 unsigned floating point number */</i></td></tr>
<tr><th id="3861">3861</th><td><u># define <dfn class="macro" id="_M/TV_SATURATION_MASK" data-ref="_M/TV_SATURATION_MASK">TV_SATURATION_MASK</dfn>		0x0000ff00</u></td></tr>
<tr><th id="3862">3862</th><td><u># define <dfn class="macro" id="_M/TV_SATURATION_SHIFT" data-ref="_M/TV_SATURATION_SHIFT">TV_SATURATION_SHIFT</dfn>		8</u></td></tr>
<tr><th id="3863">3863</th><td><i>/* Hue adjustment, as an integer phase angle in degrees */</i></td></tr>
<tr><th id="3864">3864</th><td><u># define <dfn class="macro" id="_M/TV_HUE_MASK" data-ref="_M/TV_HUE_MASK">TV_HUE_MASK</dfn>			0x000000ff</u></td></tr>
<tr><th id="3865">3865</th><td><u># define <dfn class="macro" id="_M/TV_HUE_SHIFT" data-ref="_M/TV_HUE_SHIFT">TV_HUE_SHIFT</dfn>			0</u></td></tr>
<tr><th id="3866">3866</th><td></td></tr>
<tr><th id="3867">3867</th><td><u>#define <dfn class="macro" id="_M/TV_CLR_LEVEL" data-ref="_M/TV_CLR_LEVEL">TV_CLR_LEVEL</dfn>		0x6802c</u></td></tr>
<tr><th id="3868">3868</th><td><i>/* Controls the DAC level for black */</i></td></tr>
<tr><th id="3869">3869</th><td><u># define <dfn class="macro" id="_M/TV_BLACK_LEVEL_MASK" data-ref="_M/TV_BLACK_LEVEL_MASK">TV_BLACK_LEVEL_MASK</dfn>		0x01ff0000</u></td></tr>
<tr><th id="3870">3870</th><td><u># define <dfn class="macro" id="_M/TV_BLACK_LEVEL_SHIFT" data-ref="_M/TV_BLACK_LEVEL_SHIFT">TV_BLACK_LEVEL_SHIFT</dfn>		16</u></td></tr>
<tr><th id="3871">3871</th><td><i>/* Controls the DAC level for blanking */</i></td></tr>
<tr><th id="3872">3872</th><td><u># define <dfn class="macro" id="_M/TV_BLANK_LEVEL_MASK" data-ref="_M/TV_BLANK_LEVEL_MASK">TV_BLANK_LEVEL_MASK</dfn>		0x000001ff</u></td></tr>
<tr><th id="3873">3873</th><td><u># define <dfn class="macro" id="_M/TV_BLANK_LEVEL_SHIFT" data-ref="_M/TV_BLANK_LEVEL_SHIFT">TV_BLANK_LEVEL_SHIFT</dfn>		0</u></td></tr>
<tr><th id="3874">3874</th><td></td></tr>
<tr><th id="3875">3875</th><td><u>#define <dfn class="macro" id="_M/TV_H_CTL_1" data-ref="_M/TV_H_CTL_1">TV_H_CTL_1</dfn>		0x68030</u></td></tr>
<tr><th id="3876">3876</th><td><i>/* Number of pixels in the hsync. */</i></td></tr>
<tr><th id="3877">3877</th><td><u># define <dfn class="macro" id="_M/TV_HSYNC_END_MASK" data-ref="_M/TV_HSYNC_END_MASK">TV_HSYNC_END_MASK</dfn>		0x1fff0000</u></td></tr>
<tr><th id="3878">3878</th><td><u># define <dfn class="macro" id="_M/TV_HSYNC_END_SHIFT" data-ref="_M/TV_HSYNC_END_SHIFT">TV_HSYNC_END_SHIFT</dfn>		16</u></td></tr>
<tr><th id="3879">3879</th><td><i>/* Total number of pixels minus one in the line (display and blanking). */</i></td></tr>
<tr><th id="3880">3880</th><td><u># define <dfn class="macro" id="_M/TV_HTOTAL_MASK" data-ref="_M/TV_HTOTAL_MASK">TV_HTOTAL_MASK</dfn>			0x00001fff</u></td></tr>
<tr><th id="3881">3881</th><td><u># define <dfn class="macro" id="_M/TV_HTOTAL_SHIFT" data-ref="_M/TV_HTOTAL_SHIFT">TV_HTOTAL_SHIFT</dfn>		0</u></td></tr>
<tr><th id="3882">3882</th><td></td></tr>
<tr><th id="3883">3883</th><td><u>#define <dfn class="macro" id="_M/TV_H_CTL_2" data-ref="_M/TV_H_CTL_2">TV_H_CTL_2</dfn>		0x68034</u></td></tr>
<tr><th id="3884">3884</th><td><i>/* Enables the colorburst (needed for non-component color) */</i></td></tr>
<tr><th id="3885">3885</th><td><u># define <dfn class="macro" id="_M/TV_BURST_ENA" data-ref="_M/TV_BURST_ENA">TV_BURST_ENA</dfn>			(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="3886">3886</th><td><i>/* Offset of the colorburst from the start of hsync, in pixels minus one. */</i></td></tr>
<tr><th id="3887">3887</th><td><u># define <dfn class="macro" id="_M/TV_HBURST_START_SHIFT" data-ref="_M/TV_HBURST_START_SHIFT">TV_HBURST_START_SHIFT</dfn>		16</u></td></tr>
<tr><th id="3888">3888</th><td><u># define <dfn class="macro" id="_M/TV_HBURST_START_MASK" data-ref="_M/TV_HBURST_START_MASK">TV_HBURST_START_MASK</dfn>		0x1fff0000</u></td></tr>
<tr><th id="3889">3889</th><td><i>/* Length of the colorburst */</i></td></tr>
<tr><th id="3890">3890</th><td><u># define <dfn class="macro" id="_M/TV_HBURST_LEN_SHIFT" data-ref="_M/TV_HBURST_LEN_SHIFT">TV_HBURST_LEN_SHIFT</dfn>		0</u></td></tr>
<tr><th id="3891">3891</th><td><u># define <dfn class="macro" id="_M/TV_HBURST_LEN_MASK" data-ref="_M/TV_HBURST_LEN_MASK">TV_HBURST_LEN_MASK</dfn>		0x0001fff</u></td></tr>
<tr><th id="3892">3892</th><td></td></tr>
<tr><th id="3893">3893</th><td><u>#define <dfn class="macro" id="_M/TV_H_CTL_3" data-ref="_M/TV_H_CTL_3">TV_H_CTL_3</dfn>		0x68038</u></td></tr>
<tr><th id="3894">3894</th><td><i>/* End of hblank, measured in pixels minus one from start of hsync */</i></td></tr>
<tr><th id="3895">3895</th><td><u># define <dfn class="macro" id="_M/TV_HBLANK_END_SHIFT" data-ref="_M/TV_HBLANK_END_SHIFT">TV_HBLANK_END_SHIFT</dfn>		16</u></td></tr>
<tr><th id="3896">3896</th><td><u># define <dfn class="macro" id="_M/TV_HBLANK_END_MASK" data-ref="_M/TV_HBLANK_END_MASK">TV_HBLANK_END_MASK</dfn>		0x1fff0000</u></td></tr>
<tr><th id="3897">3897</th><td><i>/* Start of hblank, measured in pixels minus one from start of hsync */</i></td></tr>
<tr><th id="3898">3898</th><td><u># define <dfn class="macro" id="_M/TV_HBLANK_START_SHIFT" data-ref="_M/TV_HBLANK_START_SHIFT">TV_HBLANK_START_SHIFT</dfn>		0</u></td></tr>
<tr><th id="3899">3899</th><td><u># define <dfn class="macro" id="_M/TV_HBLANK_START_MASK" data-ref="_M/TV_HBLANK_START_MASK">TV_HBLANK_START_MASK</dfn>		0x0001fff</u></td></tr>
<tr><th id="3900">3900</th><td></td></tr>
<tr><th id="3901">3901</th><td><u>#define <dfn class="macro" id="_M/TV_V_CTL_1" data-ref="_M/TV_V_CTL_1">TV_V_CTL_1</dfn>		0x6803c</u></td></tr>
<tr><th id="3902">3902</th><td><i>/* XXX */</i></td></tr>
<tr><th id="3903">3903</th><td><u># define <dfn class="macro" id="_M/TV_NBR_END_SHIFT" data-ref="_M/TV_NBR_END_SHIFT">TV_NBR_END_SHIFT</dfn>		16</u></td></tr>
<tr><th id="3904">3904</th><td><u># define <dfn class="macro" id="_M/TV_NBR_END_MASK" data-ref="_M/TV_NBR_END_MASK">TV_NBR_END_MASK</dfn>		0x07ff0000</u></td></tr>
<tr><th id="3905">3905</th><td><i>/* XXX */</i></td></tr>
<tr><th id="3906">3906</th><td><u># define <dfn class="macro" id="_M/TV_VI_END_F1_SHIFT" data-ref="_M/TV_VI_END_F1_SHIFT">TV_VI_END_F1_SHIFT</dfn>		8</u></td></tr>
<tr><th id="3907">3907</th><td><u># define <dfn class="macro" id="_M/TV_VI_END_F1_MASK" data-ref="_M/TV_VI_END_F1_MASK">TV_VI_END_F1_MASK</dfn>		0x00003f00</u></td></tr>
<tr><th id="3908">3908</th><td><i>/* XXX */</i></td></tr>
<tr><th id="3909">3909</th><td><u># define <dfn class="macro" id="_M/TV_VI_END_F2_SHIFT" data-ref="_M/TV_VI_END_F2_SHIFT">TV_VI_END_F2_SHIFT</dfn>		0</u></td></tr>
<tr><th id="3910">3910</th><td><u># define <dfn class="macro" id="_M/TV_VI_END_F2_MASK" data-ref="_M/TV_VI_END_F2_MASK">TV_VI_END_F2_MASK</dfn>		0x0000003f</u></td></tr>
<tr><th id="3911">3911</th><td></td></tr>
<tr><th id="3912">3912</th><td><u>#define <dfn class="macro" id="_M/TV_V_CTL_2" data-ref="_M/TV_V_CTL_2">TV_V_CTL_2</dfn>		0x68040</u></td></tr>
<tr><th id="3913">3913</th><td><i>/* Length of vsync, in half lines */</i></td></tr>
<tr><th id="3914">3914</th><td><u># define <dfn class="macro" id="_M/TV_VSYNC_LEN_MASK" data-ref="_M/TV_VSYNC_LEN_MASK">TV_VSYNC_LEN_MASK</dfn>		0x07ff0000</u></td></tr>
<tr><th id="3915">3915</th><td><u># define <dfn class="macro" id="_M/TV_VSYNC_LEN_SHIFT" data-ref="_M/TV_VSYNC_LEN_SHIFT">TV_VSYNC_LEN_SHIFT</dfn>		16</u></td></tr>
<tr><th id="3916">3916</th><td><i>/* Offset of the start of vsync in field 1, measured in one less than the</i></td></tr>
<tr><th id="3917">3917</th><td><i> * number of half lines.</i></td></tr>
<tr><th id="3918">3918</th><td><i> */</i></td></tr>
<tr><th id="3919">3919</th><td><u># define <dfn class="macro" id="_M/TV_VSYNC_START_F1_MASK" data-ref="_M/TV_VSYNC_START_F1_MASK">TV_VSYNC_START_F1_MASK</dfn>		0x00007f00</u></td></tr>
<tr><th id="3920">3920</th><td><u># define <dfn class="macro" id="_M/TV_VSYNC_START_F1_SHIFT" data-ref="_M/TV_VSYNC_START_F1_SHIFT">TV_VSYNC_START_F1_SHIFT</dfn>	8</u></td></tr>
<tr><th id="3921">3921</th><td><i>/*</i></td></tr>
<tr><th id="3922">3922</th><td><i> * Offset of the start of vsync in field 2, measured in one less than the</i></td></tr>
<tr><th id="3923">3923</th><td><i> * number of half lines.</i></td></tr>
<tr><th id="3924">3924</th><td><i> */</i></td></tr>
<tr><th id="3925">3925</th><td><u># define <dfn class="macro" id="_M/TV_VSYNC_START_F2_MASK" data-ref="_M/TV_VSYNC_START_F2_MASK">TV_VSYNC_START_F2_MASK</dfn>		0x0000007f</u></td></tr>
<tr><th id="3926">3926</th><td><u># define <dfn class="macro" id="_M/TV_VSYNC_START_F2_SHIFT" data-ref="_M/TV_VSYNC_START_F2_SHIFT">TV_VSYNC_START_F2_SHIFT</dfn>	0</u></td></tr>
<tr><th id="3927">3927</th><td></td></tr>
<tr><th id="3928">3928</th><td><u>#define <dfn class="macro" id="_M/TV_V_CTL_3" data-ref="_M/TV_V_CTL_3">TV_V_CTL_3</dfn>		0x68044</u></td></tr>
<tr><th id="3929">3929</th><td><i>/* Enables generation of the equalization signal */</i></td></tr>
<tr><th id="3930">3930</th><td><u># define <dfn class="macro" id="_M/TV_EQUAL_ENA" data-ref="_M/TV_EQUAL_ENA">TV_EQUAL_ENA</dfn>			(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="3931">3931</th><td><i>/* Length of vsync, in half lines */</i></td></tr>
<tr><th id="3932">3932</th><td><u># define <dfn class="macro" id="_M/TV_VEQ_LEN_MASK" data-ref="_M/TV_VEQ_LEN_MASK">TV_VEQ_LEN_MASK</dfn>		0x007f0000</u></td></tr>
<tr><th id="3933">3933</th><td><u># define <dfn class="macro" id="_M/TV_VEQ_LEN_SHIFT" data-ref="_M/TV_VEQ_LEN_SHIFT">TV_VEQ_LEN_SHIFT</dfn>		16</u></td></tr>
<tr><th id="3934">3934</th><td><i>/* Offset of the start of equalization in field 1, measured in one less than</i></td></tr>
<tr><th id="3935">3935</th><td><i> * the number of half lines.</i></td></tr>
<tr><th id="3936">3936</th><td><i> */</i></td></tr>
<tr><th id="3937">3937</th><td><u># define <dfn class="macro" id="_M/TV_VEQ_START_F1_MASK" data-ref="_M/TV_VEQ_START_F1_MASK">TV_VEQ_START_F1_MASK</dfn>		0x0007f00</u></td></tr>
<tr><th id="3938">3938</th><td><u># define <dfn class="macro" id="_M/TV_VEQ_START_F1_SHIFT" data-ref="_M/TV_VEQ_START_F1_SHIFT">TV_VEQ_START_F1_SHIFT</dfn>		8</u></td></tr>
<tr><th id="3939">3939</th><td><i>/*</i></td></tr>
<tr><th id="3940">3940</th><td><i> * Offset of the start of equalization in field 2, measured in one less than</i></td></tr>
<tr><th id="3941">3941</th><td><i> * the number of half lines.</i></td></tr>
<tr><th id="3942">3942</th><td><i> */</i></td></tr>
<tr><th id="3943">3943</th><td><u># define <dfn class="macro" id="_M/TV_VEQ_START_F2_MASK" data-ref="_M/TV_VEQ_START_F2_MASK">TV_VEQ_START_F2_MASK</dfn>		0x000007f</u></td></tr>
<tr><th id="3944">3944</th><td><u># define <dfn class="macro" id="_M/TV_VEQ_START_F2_SHIFT" data-ref="_M/TV_VEQ_START_F2_SHIFT">TV_VEQ_START_F2_SHIFT</dfn>		0</u></td></tr>
<tr><th id="3945">3945</th><td></td></tr>
<tr><th id="3946">3946</th><td><u>#define <dfn class="macro" id="_M/TV_V_CTL_4" data-ref="_M/TV_V_CTL_4">TV_V_CTL_4</dfn>		0x68048</u></td></tr>
<tr><th id="3947">3947</th><td><i>/*</i></td></tr>
<tr><th id="3948">3948</th><td><i> * Offset to start of vertical colorburst, measured in one less than the</i></td></tr>
<tr><th id="3949">3949</th><td><i> * number of lines from vertical start.</i></td></tr>
<tr><th id="3950">3950</th><td><i> */</i></td></tr>
<tr><th id="3951">3951</th><td><u># define <dfn class="macro" id="_M/TV_VBURST_START_F1_MASK" data-ref="_M/TV_VBURST_START_F1_MASK">TV_VBURST_START_F1_MASK</dfn>	0x003f0000</u></td></tr>
<tr><th id="3952">3952</th><td><u># define <dfn class="macro" id="_M/TV_VBURST_START_F1_SHIFT" data-ref="_M/TV_VBURST_START_F1_SHIFT">TV_VBURST_START_F1_SHIFT</dfn>	16</u></td></tr>
<tr><th id="3953">3953</th><td><i>/*</i></td></tr>
<tr><th id="3954">3954</th><td><i> * Offset to the end of vertical colorburst, measured in one less than the</i></td></tr>
<tr><th id="3955">3955</th><td><i> * number of lines from the start of NBR.</i></td></tr>
<tr><th id="3956">3956</th><td><i> */</i></td></tr>
<tr><th id="3957">3957</th><td><u># define <dfn class="macro" id="_M/TV_VBURST_END_F1_MASK" data-ref="_M/TV_VBURST_END_F1_MASK">TV_VBURST_END_F1_MASK</dfn>		0x000000ff</u></td></tr>
<tr><th id="3958">3958</th><td><u># define <dfn class="macro" id="_M/TV_VBURST_END_F1_SHIFT" data-ref="_M/TV_VBURST_END_F1_SHIFT">TV_VBURST_END_F1_SHIFT</dfn>		0</u></td></tr>
<tr><th id="3959">3959</th><td></td></tr>
<tr><th id="3960">3960</th><td><u>#define <dfn class="macro" id="_M/TV_V_CTL_5" data-ref="_M/TV_V_CTL_5">TV_V_CTL_5</dfn>		0x6804c</u></td></tr>
<tr><th id="3961">3961</th><td><i>/*</i></td></tr>
<tr><th id="3962">3962</th><td><i> * Offset to start of vertical colorburst, measured in one less than the</i></td></tr>
<tr><th id="3963">3963</th><td><i> * number of lines from vertical start.</i></td></tr>
<tr><th id="3964">3964</th><td><i> */</i></td></tr>
<tr><th id="3965">3965</th><td><u># define <dfn class="macro" id="_M/TV_VBURST_START_F2_MASK" data-ref="_M/TV_VBURST_START_F2_MASK">TV_VBURST_START_F2_MASK</dfn>	0x003f0000</u></td></tr>
<tr><th id="3966">3966</th><td><u># define <dfn class="macro" id="_M/TV_VBURST_START_F2_SHIFT" data-ref="_M/TV_VBURST_START_F2_SHIFT">TV_VBURST_START_F2_SHIFT</dfn>	16</u></td></tr>
<tr><th id="3967">3967</th><td><i>/*</i></td></tr>
<tr><th id="3968">3968</th><td><i> * Offset to the end of vertical colorburst, measured in one less than the</i></td></tr>
<tr><th id="3969">3969</th><td><i> * number of lines from the start of NBR.</i></td></tr>
<tr><th id="3970">3970</th><td><i> */</i></td></tr>
<tr><th id="3971">3971</th><td><u># define <dfn class="macro" id="_M/TV_VBURST_END_F2_MASK" data-ref="_M/TV_VBURST_END_F2_MASK">TV_VBURST_END_F2_MASK</dfn>		0x000000ff</u></td></tr>
<tr><th id="3972">3972</th><td><u># define <dfn class="macro" id="_M/TV_VBURST_END_F2_SHIFT" data-ref="_M/TV_VBURST_END_F2_SHIFT">TV_VBURST_END_F2_SHIFT</dfn>		0</u></td></tr>
<tr><th id="3973">3973</th><td></td></tr>
<tr><th id="3974">3974</th><td><u>#define <dfn class="macro" id="_M/TV_V_CTL_6" data-ref="_M/TV_V_CTL_6">TV_V_CTL_6</dfn>		0x68050</u></td></tr>
<tr><th id="3975">3975</th><td><i>/*</i></td></tr>
<tr><th id="3976">3976</th><td><i> * Offset to start of vertical colorburst, measured in one less than the</i></td></tr>
<tr><th id="3977">3977</th><td><i> * number of lines from vertical start.</i></td></tr>
<tr><th id="3978">3978</th><td><i> */</i></td></tr>
<tr><th id="3979">3979</th><td><u># define <dfn class="macro" id="_M/TV_VBURST_START_F3_MASK" data-ref="_M/TV_VBURST_START_F3_MASK">TV_VBURST_START_F3_MASK</dfn>	0x003f0000</u></td></tr>
<tr><th id="3980">3980</th><td><u># define <dfn class="macro" id="_M/TV_VBURST_START_F3_SHIFT" data-ref="_M/TV_VBURST_START_F3_SHIFT">TV_VBURST_START_F3_SHIFT</dfn>	16</u></td></tr>
<tr><th id="3981">3981</th><td><i>/*</i></td></tr>
<tr><th id="3982">3982</th><td><i> * Offset to the end of vertical colorburst, measured in one less than the</i></td></tr>
<tr><th id="3983">3983</th><td><i> * number of lines from the start of NBR.</i></td></tr>
<tr><th id="3984">3984</th><td><i> */</i></td></tr>
<tr><th id="3985">3985</th><td><u># define <dfn class="macro" id="_M/TV_VBURST_END_F3_MASK" data-ref="_M/TV_VBURST_END_F3_MASK">TV_VBURST_END_F3_MASK</dfn>		0x000000ff</u></td></tr>
<tr><th id="3986">3986</th><td><u># define <dfn class="macro" id="_M/TV_VBURST_END_F3_SHIFT" data-ref="_M/TV_VBURST_END_F3_SHIFT">TV_VBURST_END_F3_SHIFT</dfn>		0</u></td></tr>
<tr><th id="3987">3987</th><td></td></tr>
<tr><th id="3988">3988</th><td><u>#define <dfn class="macro" id="_M/TV_V_CTL_7" data-ref="_M/TV_V_CTL_7">TV_V_CTL_7</dfn>		0x68054</u></td></tr>
<tr><th id="3989">3989</th><td><i>/*</i></td></tr>
<tr><th id="3990">3990</th><td><i> * Offset to start of vertical colorburst, measured in one less than the</i></td></tr>
<tr><th id="3991">3991</th><td><i> * number of lines from vertical start.</i></td></tr>
<tr><th id="3992">3992</th><td><i> */</i></td></tr>
<tr><th id="3993">3993</th><td><u># define <dfn class="macro" id="_M/TV_VBURST_START_F4_MASK" data-ref="_M/TV_VBURST_START_F4_MASK">TV_VBURST_START_F4_MASK</dfn>	0x003f0000</u></td></tr>
<tr><th id="3994">3994</th><td><u># define <dfn class="macro" id="_M/TV_VBURST_START_F4_SHIFT" data-ref="_M/TV_VBURST_START_F4_SHIFT">TV_VBURST_START_F4_SHIFT</dfn>	16</u></td></tr>
<tr><th id="3995">3995</th><td><i>/*</i></td></tr>
<tr><th id="3996">3996</th><td><i> * Offset to the end of vertical colorburst, measured in one less than the</i></td></tr>
<tr><th id="3997">3997</th><td><i> * number of lines from the start of NBR.</i></td></tr>
<tr><th id="3998">3998</th><td><i> */</i></td></tr>
<tr><th id="3999">3999</th><td><u># define <dfn class="macro" id="_M/TV_VBURST_END_F4_MASK" data-ref="_M/TV_VBURST_END_F4_MASK">TV_VBURST_END_F4_MASK</dfn>		0x000000ff</u></td></tr>
<tr><th id="4000">4000</th><td><u># define <dfn class="macro" id="_M/TV_VBURST_END_F4_SHIFT" data-ref="_M/TV_VBURST_END_F4_SHIFT">TV_VBURST_END_F4_SHIFT</dfn>		0</u></td></tr>
<tr><th id="4001">4001</th><td></td></tr>
<tr><th id="4002">4002</th><td><u>#define <dfn class="macro" id="_M/TV_SC_CTL_1" data-ref="_M/TV_SC_CTL_1">TV_SC_CTL_1</dfn>		0x68060</u></td></tr>
<tr><th id="4003">4003</th><td><i>/* Turns on the first subcarrier phase generation DDA */</i></td></tr>
<tr><th id="4004">4004</th><td><u># define <dfn class="macro" id="_M/TV_SC_DDA1_EN" data-ref="_M/TV_SC_DDA1_EN">TV_SC_DDA1_EN</dfn>			(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="4005">4005</th><td><i>/* Turns on the first subcarrier phase generation DDA */</i></td></tr>
<tr><th id="4006">4006</th><td><u># define <dfn class="macro" id="_M/TV_SC_DDA2_EN" data-ref="_M/TV_SC_DDA2_EN">TV_SC_DDA2_EN</dfn>			(1 &lt;&lt; 30)</u></td></tr>
<tr><th id="4007">4007</th><td><i>/* Turns on the first subcarrier phase generation DDA */</i></td></tr>
<tr><th id="4008">4008</th><td><u># define <dfn class="macro" id="_M/TV_SC_DDA3_EN" data-ref="_M/TV_SC_DDA3_EN">TV_SC_DDA3_EN</dfn>			(1 &lt;&lt; 29)</u></td></tr>
<tr><th id="4009">4009</th><td><i>/* Sets the subcarrier DDA to reset frequency every other field */</i></td></tr>
<tr><th id="4010">4010</th><td><u># define <dfn class="macro" id="_M/TV_SC_RESET_EVERY_2" data-ref="_M/TV_SC_RESET_EVERY_2">TV_SC_RESET_EVERY_2</dfn>		(0 &lt;&lt; 24)</u></td></tr>
<tr><th id="4011">4011</th><td><i>/* Sets the subcarrier DDA to reset frequency every fourth field */</i></td></tr>
<tr><th id="4012">4012</th><td><u># define <dfn class="macro" id="_M/TV_SC_RESET_EVERY_4" data-ref="_M/TV_SC_RESET_EVERY_4">TV_SC_RESET_EVERY_4</dfn>		(1 &lt;&lt; 24)</u></td></tr>
<tr><th id="4013">4013</th><td><i>/* Sets the subcarrier DDA to reset frequency every eighth field */</i></td></tr>
<tr><th id="4014">4014</th><td><u># define <dfn class="macro" id="_M/TV_SC_RESET_EVERY_8" data-ref="_M/TV_SC_RESET_EVERY_8">TV_SC_RESET_EVERY_8</dfn>		(2 &lt;&lt; 24)</u></td></tr>
<tr><th id="4015">4015</th><td><i>/* Sets the subcarrier DDA to never reset the frequency */</i></td></tr>
<tr><th id="4016">4016</th><td><u># define <dfn class="macro" id="_M/TV_SC_RESET_NEVER" data-ref="_M/TV_SC_RESET_NEVER">TV_SC_RESET_NEVER</dfn>		(3 &lt;&lt; 24)</u></td></tr>
<tr><th id="4017">4017</th><td><i>/* Sets the peak amplitude of the colorburst.*/</i></td></tr>
<tr><th id="4018">4018</th><td><u># define <dfn class="macro" id="_M/TV_BURST_LEVEL_MASK" data-ref="_M/TV_BURST_LEVEL_MASK">TV_BURST_LEVEL_MASK</dfn>		0x00ff0000</u></td></tr>
<tr><th id="4019">4019</th><td><u># define <dfn class="macro" id="_M/TV_BURST_LEVEL_SHIFT" data-ref="_M/TV_BURST_LEVEL_SHIFT">TV_BURST_LEVEL_SHIFT</dfn>		16</u></td></tr>
<tr><th id="4020">4020</th><td><i>/* Sets the increment of the first subcarrier phase generation DDA */</i></td></tr>
<tr><th id="4021">4021</th><td><u># define <dfn class="macro" id="_M/TV_SCDDA1_INC_MASK" data-ref="_M/TV_SCDDA1_INC_MASK">TV_SCDDA1_INC_MASK</dfn>		0x00000fff</u></td></tr>
<tr><th id="4022">4022</th><td><u># define <dfn class="macro" id="_M/TV_SCDDA1_INC_SHIFT" data-ref="_M/TV_SCDDA1_INC_SHIFT">TV_SCDDA1_INC_SHIFT</dfn>		0</u></td></tr>
<tr><th id="4023">4023</th><td></td></tr>
<tr><th id="4024">4024</th><td><u>#define <dfn class="macro" id="_M/TV_SC_CTL_2" data-ref="_M/TV_SC_CTL_2">TV_SC_CTL_2</dfn>		0x68064</u></td></tr>
<tr><th id="4025">4025</th><td><i>/* Sets the rollover for the second subcarrier phase generation DDA */</i></td></tr>
<tr><th id="4026">4026</th><td><u># define <dfn class="macro" id="_M/TV_SCDDA2_SIZE_MASK" data-ref="_M/TV_SCDDA2_SIZE_MASK">TV_SCDDA2_SIZE_MASK</dfn>		0x7fff0000</u></td></tr>
<tr><th id="4027">4027</th><td><u># define <dfn class="macro" id="_M/TV_SCDDA2_SIZE_SHIFT" data-ref="_M/TV_SCDDA2_SIZE_SHIFT">TV_SCDDA2_SIZE_SHIFT</dfn>		16</u></td></tr>
<tr><th id="4028">4028</th><td><i>/* Sets the increent of the second subcarrier phase generation DDA */</i></td></tr>
<tr><th id="4029">4029</th><td><u># define <dfn class="macro" id="_M/TV_SCDDA2_INC_MASK" data-ref="_M/TV_SCDDA2_INC_MASK">TV_SCDDA2_INC_MASK</dfn>		0x00007fff</u></td></tr>
<tr><th id="4030">4030</th><td><u># define <dfn class="macro" id="_M/TV_SCDDA2_INC_SHIFT" data-ref="_M/TV_SCDDA2_INC_SHIFT">TV_SCDDA2_INC_SHIFT</dfn>		0</u></td></tr>
<tr><th id="4031">4031</th><td></td></tr>
<tr><th id="4032">4032</th><td><u>#define <dfn class="macro" id="_M/TV_SC_CTL_3" data-ref="_M/TV_SC_CTL_3">TV_SC_CTL_3</dfn>		0x68068</u></td></tr>
<tr><th id="4033">4033</th><td><i>/* Sets the rollover for the third subcarrier phase generation DDA */</i></td></tr>
<tr><th id="4034">4034</th><td><u># define <dfn class="macro" id="_M/TV_SCDDA3_SIZE_MASK" data-ref="_M/TV_SCDDA3_SIZE_MASK">TV_SCDDA3_SIZE_MASK</dfn>		0x7fff0000</u></td></tr>
<tr><th id="4035">4035</th><td><u># define <dfn class="macro" id="_M/TV_SCDDA3_SIZE_SHIFT" data-ref="_M/TV_SCDDA3_SIZE_SHIFT">TV_SCDDA3_SIZE_SHIFT</dfn>		16</u></td></tr>
<tr><th id="4036">4036</th><td><i>/* Sets the increent of the third subcarrier phase generation DDA */</i></td></tr>
<tr><th id="4037">4037</th><td><u># define <dfn class="macro" id="_M/TV_SCDDA3_INC_MASK" data-ref="_M/TV_SCDDA3_INC_MASK">TV_SCDDA3_INC_MASK</dfn>		0x00007fff</u></td></tr>
<tr><th id="4038">4038</th><td><u># define <dfn class="macro" id="_M/TV_SCDDA3_INC_SHIFT" data-ref="_M/TV_SCDDA3_INC_SHIFT">TV_SCDDA3_INC_SHIFT</dfn>		0</u></td></tr>
<tr><th id="4039">4039</th><td></td></tr>
<tr><th id="4040">4040</th><td><u>#define <dfn class="macro" id="_M/TV_WIN_POS" data-ref="_M/TV_WIN_POS">TV_WIN_POS</dfn>		0x68070</u></td></tr>
<tr><th id="4041">4041</th><td><i>/* X coordinate of the display from the start of horizontal active */</i></td></tr>
<tr><th id="4042">4042</th><td><u># define <dfn class="macro" id="_M/TV_XPOS_MASK" data-ref="_M/TV_XPOS_MASK">TV_XPOS_MASK</dfn>			0x1fff0000</u></td></tr>
<tr><th id="4043">4043</th><td><u># define <dfn class="macro" id="_M/TV_XPOS_SHIFT" data-ref="_M/TV_XPOS_SHIFT">TV_XPOS_SHIFT</dfn>			16</u></td></tr>
<tr><th id="4044">4044</th><td><i>/* Y coordinate of the display from the start of vertical active (NBR) */</i></td></tr>
<tr><th id="4045">4045</th><td><u># define <dfn class="macro" id="_M/TV_YPOS_MASK" data-ref="_M/TV_YPOS_MASK">TV_YPOS_MASK</dfn>			0x00000fff</u></td></tr>
<tr><th id="4046">4046</th><td><u># define <dfn class="macro" id="_M/TV_YPOS_SHIFT" data-ref="_M/TV_YPOS_SHIFT">TV_YPOS_SHIFT</dfn>			0</u></td></tr>
<tr><th id="4047">4047</th><td></td></tr>
<tr><th id="4048">4048</th><td><u>#define <dfn class="macro" id="_M/TV_WIN_SIZE" data-ref="_M/TV_WIN_SIZE">TV_WIN_SIZE</dfn>		0x68074</u></td></tr>
<tr><th id="4049">4049</th><td><i>/* Horizontal size of the display window, measured in pixels*/</i></td></tr>
<tr><th id="4050">4050</th><td><u># define <dfn class="macro" id="_M/TV_XSIZE_MASK" data-ref="_M/TV_XSIZE_MASK">TV_XSIZE_MASK</dfn>			0x1fff0000</u></td></tr>
<tr><th id="4051">4051</th><td><u># define <dfn class="macro" id="_M/TV_XSIZE_SHIFT" data-ref="_M/TV_XSIZE_SHIFT">TV_XSIZE_SHIFT</dfn>			16</u></td></tr>
<tr><th id="4052">4052</th><td><i>/*</i></td></tr>
<tr><th id="4053">4053</th><td><i> * Vertical size of the display window, measured in pixels.</i></td></tr>
<tr><th id="4054">4054</th><td><i> *</i></td></tr>
<tr><th id="4055">4055</th><td><i> * Must be even for interlaced modes.</i></td></tr>
<tr><th id="4056">4056</th><td><i> */</i></td></tr>
<tr><th id="4057">4057</th><td><u># define <dfn class="macro" id="_M/TV_YSIZE_MASK" data-ref="_M/TV_YSIZE_MASK">TV_YSIZE_MASK</dfn>			0x00000fff</u></td></tr>
<tr><th id="4058">4058</th><td><u># define <dfn class="macro" id="_M/TV_YSIZE_SHIFT" data-ref="_M/TV_YSIZE_SHIFT">TV_YSIZE_SHIFT</dfn>			0</u></td></tr>
<tr><th id="4059">4059</th><td></td></tr>
<tr><th id="4060">4060</th><td><u>#define <dfn class="macro" id="_M/TV_FILTER_CTL_1" data-ref="_M/TV_FILTER_CTL_1">TV_FILTER_CTL_1</dfn>		0x68080</u></td></tr>
<tr><th id="4061">4061</th><td><i>/*</i></td></tr>
<tr><th id="4062">4062</th><td><i> * Enables automatic scaling calculation.</i></td></tr>
<tr><th id="4063">4063</th><td><i> *</i></td></tr>
<tr><th id="4064">4064</th><td><i> * If set, the rest of the registers are ignored, and the calculated values can</i></td></tr>
<tr><th id="4065">4065</th><td><i> * be read back from the register.</i></td></tr>
<tr><th id="4066">4066</th><td><i> */</i></td></tr>
<tr><th id="4067">4067</th><td><u># define <dfn class="macro" id="_M/TV_AUTO_SCALE" data-ref="_M/TV_AUTO_SCALE">TV_AUTO_SCALE</dfn>			(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="4068">4068</th><td><i>/*</i></td></tr>
<tr><th id="4069">4069</th><td><i> * Disables the vertical filter.</i></td></tr>
<tr><th id="4070">4070</th><td><i> *</i></td></tr>
<tr><th id="4071">4071</th><td><i> * This is required on modes more than 1024 pixels wide */</i></td></tr>
<tr><th id="4072">4072</th><td><u># define <dfn class="macro" id="_M/TV_V_FILTER_BYPASS" data-ref="_M/TV_V_FILTER_BYPASS">TV_V_FILTER_BYPASS</dfn>		(1 &lt;&lt; 29)</u></td></tr>
<tr><th id="4073">4073</th><td><i>/* Enables adaptive vertical filtering */</i></td></tr>
<tr><th id="4074">4074</th><td><u># define <dfn class="macro" id="_M/TV_VADAPT" data-ref="_M/TV_VADAPT">TV_VADAPT</dfn>			(1 &lt;&lt; 28)</u></td></tr>
<tr><th id="4075">4075</th><td><u># define <dfn class="macro" id="_M/TV_VADAPT_MODE_MASK" data-ref="_M/TV_VADAPT_MODE_MASK">TV_VADAPT_MODE_MASK</dfn>		(3 &lt;&lt; 26)</u></td></tr>
<tr><th id="4076">4076</th><td><i>/* Selects the least adaptive vertical filtering mode */</i></td></tr>
<tr><th id="4077">4077</th><td><u># define <dfn class="macro" id="_M/TV_VADAPT_MODE_LEAST" data-ref="_M/TV_VADAPT_MODE_LEAST">TV_VADAPT_MODE_LEAST</dfn>		(0 &lt;&lt; 26)</u></td></tr>
<tr><th id="4078">4078</th><td><i>/* Selects the moderately adaptive vertical filtering mode */</i></td></tr>
<tr><th id="4079">4079</th><td><u># define <dfn class="macro" id="_M/TV_VADAPT_MODE_MODERATE" data-ref="_M/TV_VADAPT_MODE_MODERATE">TV_VADAPT_MODE_MODERATE</dfn>	(1 &lt;&lt; 26)</u></td></tr>
<tr><th id="4080">4080</th><td><i>/* Selects the most adaptive vertical filtering mode */</i></td></tr>
<tr><th id="4081">4081</th><td><u># define <dfn class="macro" id="_M/TV_VADAPT_MODE_MOST" data-ref="_M/TV_VADAPT_MODE_MOST">TV_VADAPT_MODE_MOST</dfn>		(3 &lt;&lt; 26)</u></td></tr>
<tr><th id="4082">4082</th><td><i>/*</i></td></tr>
<tr><th id="4083">4083</th><td><i> * Sets the horizontal scaling factor.</i></td></tr>
<tr><th id="4084">4084</th><td><i> *</i></td></tr>
<tr><th id="4085">4085</th><td><i> * This should be the fractional part of the horizontal scaling factor divided</i></td></tr>
<tr><th id="4086">4086</th><td><i> * by the oversampling rate.  TV_HSCALE should be less than 1, and set to:</i></td></tr>
<tr><th id="4087">4087</th><td><i> *</i></td></tr>
<tr><th id="4088">4088</th><td><i> * (src width - 1) / ((oversample * dest width) - 1)</i></td></tr>
<tr><th id="4089">4089</th><td><i> */</i></td></tr>
<tr><th id="4090">4090</th><td><u># define <dfn class="macro" id="_M/TV_HSCALE_FRAC_MASK" data-ref="_M/TV_HSCALE_FRAC_MASK">TV_HSCALE_FRAC_MASK</dfn>		0x00003fff</u></td></tr>
<tr><th id="4091">4091</th><td><u># define <dfn class="macro" id="_M/TV_HSCALE_FRAC_SHIFT" data-ref="_M/TV_HSCALE_FRAC_SHIFT">TV_HSCALE_FRAC_SHIFT</dfn>		0</u></td></tr>
<tr><th id="4092">4092</th><td></td></tr>
<tr><th id="4093">4093</th><td><u>#define <dfn class="macro" id="_M/TV_FILTER_CTL_2" data-ref="_M/TV_FILTER_CTL_2">TV_FILTER_CTL_2</dfn>		0x68084</u></td></tr>
<tr><th id="4094">4094</th><td><i>/*</i></td></tr>
<tr><th id="4095">4095</th><td><i> * Sets the integer part of the 3.15 fixed-point vertical scaling factor.</i></td></tr>
<tr><th id="4096">4096</th><td><i> *</i></td></tr>
<tr><th id="4097">4097</th><td><i> * TV_VSCALE should be (src height - 1) / ((interlace * dest height) - 1)</i></td></tr>
<tr><th id="4098">4098</th><td><i> */</i></td></tr>
<tr><th id="4099">4099</th><td><u># define <dfn class="macro" id="_M/TV_VSCALE_INT_MASK" data-ref="_M/TV_VSCALE_INT_MASK">TV_VSCALE_INT_MASK</dfn>		0x00038000</u></td></tr>
<tr><th id="4100">4100</th><td><u># define <dfn class="macro" id="_M/TV_VSCALE_INT_SHIFT" data-ref="_M/TV_VSCALE_INT_SHIFT">TV_VSCALE_INT_SHIFT</dfn>		15</u></td></tr>
<tr><th id="4101">4101</th><td><i>/*</i></td></tr>
<tr><th id="4102">4102</th><td><i> * Sets the fractional part of the 3.15 fixed-point vertical scaling factor.</i></td></tr>
<tr><th id="4103">4103</th><td><i> *</i></td></tr>
<tr><th id="4104">4104</th><td><i> * \sa TV_VSCALE_INT_MASK</i></td></tr>
<tr><th id="4105">4105</th><td><i> */</i></td></tr>
<tr><th id="4106">4106</th><td><u># define <dfn class="macro" id="_M/TV_VSCALE_FRAC_MASK" data-ref="_M/TV_VSCALE_FRAC_MASK">TV_VSCALE_FRAC_MASK</dfn>		0x00007fff</u></td></tr>
<tr><th id="4107">4107</th><td><u># define <dfn class="macro" id="_M/TV_VSCALE_FRAC_SHIFT" data-ref="_M/TV_VSCALE_FRAC_SHIFT">TV_VSCALE_FRAC_SHIFT</dfn>		0</u></td></tr>
<tr><th id="4108">4108</th><td></td></tr>
<tr><th id="4109">4109</th><td><u>#define <dfn class="macro" id="_M/TV_FILTER_CTL_3" data-ref="_M/TV_FILTER_CTL_3">TV_FILTER_CTL_3</dfn>		0x68088</u></td></tr>
<tr><th id="4110">4110</th><td><i>/*</i></td></tr>
<tr><th id="4111">4111</th><td><i> * Sets the integer part of the 3.15 fixed-point vertical scaling factor.</i></td></tr>
<tr><th id="4112">4112</th><td><i> *</i></td></tr>
<tr><th id="4113">4113</th><td><i> * TV_VSCALE should be (src height - 1) / (1/4 * (dest height - 1))</i></td></tr>
<tr><th id="4114">4114</th><td><i> *</i></td></tr>
<tr><th id="4115">4115</th><td><i> * For progressive modes, TV_VSCALE_IP_INT should be set to zeroes.</i></td></tr>
<tr><th id="4116">4116</th><td><i> */</i></td></tr>
<tr><th id="4117">4117</th><td><u># define <dfn class="macro" id="_M/TV_VSCALE_IP_INT_MASK" data-ref="_M/TV_VSCALE_IP_INT_MASK">TV_VSCALE_IP_INT_MASK</dfn>		0x00038000</u></td></tr>
<tr><th id="4118">4118</th><td><u># define <dfn class="macro" id="_M/TV_VSCALE_IP_INT_SHIFT" data-ref="_M/TV_VSCALE_IP_INT_SHIFT">TV_VSCALE_IP_INT_SHIFT</dfn>		15</u></td></tr>
<tr><th id="4119">4119</th><td><i>/*</i></td></tr>
<tr><th id="4120">4120</th><td><i> * Sets the fractional part of the 3.15 fixed-point vertical scaling factor.</i></td></tr>
<tr><th id="4121">4121</th><td><i> *</i></td></tr>
<tr><th id="4122">4122</th><td><i> * For progressive modes, TV_VSCALE_IP_INT should be set to zeroes.</i></td></tr>
<tr><th id="4123">4123</th><td><i> *</i></td></tr>
<tr><th id="4124">4124</th><td><i> * \sa TV_VSCALE_IP_INT_MASK</i></td></tr>
<tr><th id="4125">4125</th><td><i> */</i></td></tr>
<tr><th id="4126">4126</th><td><u># define <dfn class="macro" id="_M/TV_VSCALE_IP_FRAC_MASK" data-ref="_M/TV_VSCALE_IP_FRAC_MASK">TV_VSCALE_IP_FRAC_MASK</dfn>		0x00007fff</u></td></tr>
<tr><th id="4127">4127</th><td><u># define <dfn class="macro" id="_M/TV_VSCALE_IP_FRAC_SHIFT" data-ref="_M/TV_VSCALE_IP_FRAC_SHIFT">TV_VSCALE_IP_FRAC_SHIFT</dfn>		0</u></td></tr>
<tr><th id="4128">4128</th><td></td></tr>
<tr><th id="4129">4129</th><td><u>#define <dfn class="macro" id="_M/TV_CC_CONTROL" data-ref="_M/TV_CC_CONTROL">TV_CC_CONTROL</dfn>		0x68090</u></td></tr>
<tr><th id="4130">4130</th><td><u># define <dfn class="macro" id="_M/TV_CC_ENABLE" data-ref="_M/TV_CC_ENABLE">TV_CC_ENABLE</dfn>			(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="4131">4131</th><td><i>/*</i></td></tr>
<tr><th id="4132">4132</th><td><i> * Specifies which field to send the CC data in.</i></td></tr>
<tr><th id="4133">4133</th><td><i> *</i></td></tr>
<tr><th id="4134">4134</th><td><i> * CC data is usually sent in field 0.</i></td></tr>
<tr><th id="4135">4135</th><td><i> */</i></td></tr>
<tr><th id="4136">4136</th><td><u># define <dfn class="macro" id="_M/TV_CC_FID_MASK" data-ref="_M/TV_CC_FID_MASK">TV_CC_FID_MASK</dfn>			(1 &lt;&lt; 27)</u></td></tr>
<tr><th id="4137">4137</th><td><u># define <dfn class="macro" id="_M/TV_CC_FID_SHIFT" data-ref="_M/TV_CC_FID_SHIFT">TV_CC_FID_SHIFT</dfn>		27</u></td></tr>
<tr><th id="4138">4138</th><td><i>/* Sets the horizontal position of the CC data.  Usually 135. */</i></td></tr>
<tr><th id="4139">4139</th><td><u># define <dfn class="macro" id="_M/TV_CC_HOFF_MASK" data-ref="_M/TV_CC_HOFF_MASK">TV_CC_HOFF_MASK</dfn>		0x03ff0000</u></td></tr>
<tr><th id="4140">4140</th><td><u># define <dfn class="macro" id="_M/TV_CC_HOFF_SHIFT" data-ref="_M/TV_CC_HOFF_SHIFT">TV_CC_HOFF_SHIFT</dfn>		16</u></td></tr>
<tr><th id="4141">4141</th><td><i>/* Sets the vertical position of the CC data.  Usually 21 */</i></td></tr>
<tr><th id="4142">4142</th><td><u># define <dfn class="macro" id="_M/TV_CC_LINE_MASK" data-ref="_M/TV_CC_LINE_MASK">TV_CC_LINE_MASK</dfn>		0x0000003f</u></td></tr>
<tr><th id="4143">4143</th><td><u># define <dfn class="macro" id="_M/TV_CC_LINE_SHIFT" data-ref="_M/TV_CC_LINE_SHIFT">TV_CC_LINE_SHIFT</dfn>		0</u></td></tr>
<tr><th id="4144">4144</th><td></td></tr>
<tr><th id="4145">4145</th><td><u>#define <dfn class="macro" id="_M/TV_CC_DATA" data-ref="_M/TV_CC_DATA">TV_CC_DATA</dfn>		0x68094</u></td></tr>
<tr><th id="4146">4146</th><td><u># define <dfn class="macro" id="_M/TV_CC_RDY" data-ref="_M/TV_CC_RDY">TV_CC_RDY</dfn>			(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="4147">4147</th><td><i>/* Second word of CC data to be transmitted. */</i></td></tr>
<tr><th id="4148">4148</th><td><u># define <dfn class="macro" id="_M/TV_CC_DATA_2_MASK" data-ref="_M/TV_CC_DATA_2_MASK">TV_CC_DATA_2_MASK</dfn>		0x007f0000</u></td></tr>
<tr><th id="4149">4149</th><td><u># define <dfn class="macro" id="_M/TV_CC_DATA_2_SHIFT" data-ref="_M/TV_CC_DATA_2_SHIFT">TV_CC_DATA_2_SHIFT</dfn>		16</u></td></tr>
<tr><th id="4150">4150</th><td><i>/* First word of CC data to be transmitted. */</i></td></tr>
<tr><th id="4151">4151</th><td><u># define <dfn class="macro" id="_M/TV_CC_DATA_1_MASK" data-ref="_M/TV_CC_DATA_1_MASK">TV_CC_DATA_1_MASK</dfn>		0x0000007f</u></td></tr>
<tr><th id="4152">4152</th><td><u># define <dfn class="macro" id="_M/TV_CC_DATA_1_SHIFT" data-ref="_M/TV_CC_DATA_1_SHIFT">TV_CC_DATA_1_SHIFT</dfn>		0</u></td></tr>
<tr><th id="4153">4153</th><td></td></tr>
<tr><th id="4154">4154</th><td><u>#define <dfn class="macro" id="_M/TV_H_LUMA" data-ref="_M/TV_H_LUMA">TV_H_LUMA</dfn>(i)		(0x68100 + (i) * 4) /* 60 registers */</u></td></tr>
<tr><th id="4155">4155</th><td><u>#define <dfn class="macro" id="_M/TV_H_CHROMA" data-ref="_M/TV_H_CHROMA">TV_H_CHROMA</dfn>(i)		(0x68200 + (i) * 4) /* 60 registers */</u></td></tr>
<tr><th id="4156">4156</th><td><u>#define <dfn class="macro" id="_M/TV_V_LUMA" data-ref="_M/TV_V_LUMA">TV_V_LUMA</dfn>(i)		(0x68300 + (i) * 4) /* 43 registers */</u></td></tr>
<tr><th id="4157">4157</th><td><u>#define <dfn class="macro" id="_M/TV_V_CHROMA" data-ref="_M/TV_V_CHROMA">TV_V_CHROMA</dfn>(i)		(0x68400 + (i) * 4) /* 43 registers */</u></td></tr>
<tr><th id="4158">4158</th><td></td></tr>
<tr><th id="4159">4159</th><td><i>/* Display Port */</i></td></tr>
<tr><th id="4160">4160</th><td><u>#define <dfn class="macro" id="_M/DP_A" data-ref="_M/DP_A">DP_A</dfn>				0x64000 /* eDP */</u></td></tr>
<tr><th id="4161">4161</th><td><u>#define <dfn class="macro" id="_M/DP_B" data-ref="_M/DP_B">DP_B</dfn>				0x64100</u></td></tr>
<tr><th id="4162">4162</th><td><u>#define <dfn class="macro" id="_M/DP_C" data-ref="_M/DP_C">DP_C</dfn>				0x64200</u></td></tr>
<tr><th id="4163">4163</th><td><u>#define <dfn class="macro" id="_M/DP_D" data-ref="_M/DP_D">DP_D</dfn>				0x64300</u></td></tr>
<tr><th id="4164">4164</th><td></td></tr>
<tr><th id="4165">4165</th><td><u>#define <dfn class="macro" id="_M/VLV_DP_B" data-ref="_M/VLV_DP_B">VLV_DP_B</dfn>			(VLV_DISPLAY_BASE + DP_B)</u></td></tr>
<tr><th id="4166">4166</th><td><u>#define <dfn class="macro" id="_M/VLV_DP_C" data-ref="_M/VLV_DP_C">VLV_DP_C</dfn>			(VLV_DISPLAY_BASE + DP_C)</u></td></tr>
<tr><th id="4167">4167</th><td><u>#define <dfn class="macro" id="_M/CHV_DP_D" data-ref="_M/CHV_DP_D">CHV_DP_D</dfn>			(VLV_DISPLAY_BASE + DP_D)</u></td></tr>
<tr><th id="4168">4168</th><td></td></tr>
<tr><th id="4169">4169</th><td><u>#define   <dfn class="macro" id="_M/DP_PORT_EN" data-ref="_M/DP_PORT_EN">DP_PORT_EN</dfn>			(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="4170">4170</th><td><u>#define   <dfn class="macro" id="_M/DP_PIPEB_SELECT" data-ref="_M/DP_PIPEB_SELECT">DP_PIPEB_SELECT</dfn>		(1 &lt;&lt; 30)</u></td></tr>
<tr><th id="4171">4171</th><td><u>#define   <dfn class="macro" id="_M/DP_PIPE_MASK" data-ref="_M/DP_PIPE_MASK">DP_PIPE_MASK</dfn>			(1 &lt;&lt; 30)</u></td></tr>
<tr><th id="4172">4172</th><td><u>#define   <dfn class="macro" id="_M/DP_PIPE_SELECT_CHV" data-ref="_M/DP_PIPE_SELECT_CHV">DP_PIPE_SELECT_CHV</dfn>(pipe)	((pipe) &lt;&lt; 16)</u></td></tr>
<tr><th id="4173">4173</th><td><u>#define   <dfn class="macro" id="_M/DP_PIPE_MASK_CHV" data-ref="_M/DP_PIPE_MASK_CHV">DP_PIPE_MASK_CHV</dfn>		(3 &lt;&lt; 16)</u></td></tr>
<tr><th id="4174">4174</th><td></td></tr>
<tr><th id="4175">4175</th><td><i>/* Link training mode - select a suitable mode for each stage */</i></td></tr>
<tr><th id="4176">4176</th><td><u>#define   <dfn class="macro" id="_M/DP_LINK_TRAIN_PAT_1" data-ref="_M/DP_LINK_TRAIN_PAT_1">DP_LINK_TRAIN_PAT_1</dfn>		(0 &lt;&lt; 28)</u></td></tr>
<tr><th id="4177">4177</th><td><u>#define   <dfn class="macro" id="_M/DP_LINK_TRAIN_PAT_2" data-ref="_M/DP_LINK_TRAIN_PAT_2">DP_LINK_TRAIN_PAT_2</dfn>		(1 &lt;&lt; 28)</u></td></tr>
<tr><th id="4178">4178</th><td><u>#define   <dfn class="macro" id="_M/DP_LINK_TRAIN_PAT_IDLE" data-ref="_M/DP_LINK_TRAIN_PAT_IDLE">DP_LINK_TRAIN_PAT_IDLE</dfn>	(2 &lt;&lt; 28)</u></td></tr>
<tr><th id="4179">4179</th><td><u>#define   <dfn class="macro" id="_M/DP_LINK_TRAIN_OFF" data-ref="_M/DP_LINK_TRAIN_OFF">DP_LINK_TRAIN_OFF</dfn>		(3 &lt;&lt; 28)</u></td></tr>
<tr><th id="4180">4180</th><td><u>#define   <dfn class="macro" id="_M/DP_LINK_TRAIN_MASK" data-ref="_M/DP_LINK_TRAIN_MASK">DP_LINK_TRAIN_MASK</dfn>		(3 &lt;&lt; 28)</u></td></tr>
<tr><th id="4181">4181</th><td><u>#define   <dfn class="macro" id="_M/DP_LINK_TRAIN_SHIFT" data-ref="_M/DP_LINK_TRAIN_SHIFT">DP_LINK_TRAIN_SHIFT</dfn>		28</u></td></tr>
<tr><th id="4182">4182</th><td><u>#define   <dfn class="macro" id="_M/DP_LINK_TRAIN_PAT_3_CHV" data-ref="_M/DP_LINK_TRAIN_PAT_3_CHV">DP_LINK_TRAIN_PAT_3_CHV</dfn>	(1 &lt;&lt; 14)</u></td></tr>
<tr><th id="4183">4183</th><td><u>#define   <dfn class="macro" id="_M/DP_LINK_TRAIN_MASK_CHV" data-ref="_M/DP_LINK_TRAIN_MASK_CHV">DP_LINK_TRAIN_MASK_CHV</dfn>	((3 &lt;&lt; 28)|(1&lt;&lt;14))</u></td></tr>
<tr><th id="4184">4184</th><td></td></tr>
<tr><th id="4185">4185</th><td><i>/* CPT Link training mode */</i></td></tr>
<tr><th id="4186">4186</th><td><u>#define   <dfn class="macro" id="_M/DP_LINK_TRAIN_PAT_1_CPT" data-ref="_M/DP_LINK_TRAIN_PAT_1_CPT">DP_LINK_TRAIN_PAT_1_CPT</dfn>	(0 &lt;&lt; 8)</u></td></tr>
<tr><th id="4187">4187</th><td><u>#define   <dfn class="macro" id="_M/DP_LINK_TRAIN_PAT_2_CPT" data-ref="_M/DP_LINK_TRAIN_PAT_2_CPT">DP_LINK_TRAIN_PAT_2_CPT</dfn>	(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="4188">4188</th><td><u>#define   <dfn class="macro" id="_M/DP_LINK_TRAIN_PAT_IDLE_CPT" data-ref="_M/DP_LINK_TRAIN_PAT_IDLE_CPT">DP_LINK_TRAIN_PAT_IDLE_CPT</dfn>	(2 &lt;&lt; 8)</u></td></tr>
<tr><th id="4189">4189</th><td><u>#define   <dfn class="macro" id="_M/DP_LINK_TRAIN_OFF_CPT" data-ref="_M/DP_LINK_TRAIN_OFF_CPT">DP_LINK_TRAIN_OFF_CPT</dfn>		(3 &lt;&lt; 8)</u></td></tr>
<tr><th id="4190">4190</th><td><u>#define   <dfn class="macro" id="_M/DP_LINK_TRAIN_MASK_CPT" data-ref="_M/DP_LINK_TRAIN_MASK_CPT">DP_LINK_TRAIN_MASK_CPT</dfn>	(7 &lt;&lt; 8)</u></td></tr>
<tr><th id="4191">4191</th><td><u>#define   <dfn class="macro" id="_M/DP_LINK_TRAIN_SHIFT_CPT" data-ref="_M/DP_LINK_TRAIN_SHIFT_CPT">DP_LINK_TRAIN_SHIFT_CPT</dfn>	8</u></td></tr>
<tr><th id="4192">4192</th><td></td></tr>
<tr><th id="4193">4193</th><td><i>/* Signal voltages. These are mostly controlled by the other end */</i></td></tr>
<tr><th id="4194">4194</th><td><u>#define   <dfn class="macro" id="_M/DP_VOLTAGE_0_4" data-ref="_M/DP_VOLTAGE_0_4">DP_VOLTAGE_0_4</dfn>		(0 &lt;&lt; 25)</u></td></tr>
<tr><th id="4195">4195</th><td><u>#define   <dfn class="macro" id="_M/DP_VOLTAGE_0_6" data-ref="_M/DP_VOLTAGE_0_6">DP_VOLTAGE_0_6</dfn>		(1 &lt;&lt; 25)</u></td></tr>
<tr><th id="4196">4196</th><td><u>#define   <dfn class="macro" id="_M/DP_VOLTAGE_0_8" data-ref="_M/DP_VOLTAGE_0_8">DP_VOLTAGE_0_8</dfn>		(2 &lt;&lt; 25)</u></td></tr>
<tr><th id="4197">4197</th><td><u>#define   <dfn class="macro" id="_M/DP_VOLTAGE_1_2" data-ref="_M/DP_VOLTAGE_1_2">DP_VOLTAGE_1_2</dfn>		(3 &lt;&lt; 25)</u></td></tr>
<tr><th id="4198">4198</th><td><u>#define   <dfn class="macro" id="_M/DP_VOLTAGE_MASK" data-ref="_M/DP_VOLTAGE_MASK">DP_VOLTAGE_MASK</dfn>		(7 &lt;&lt; 25)</u></td></tr>
<tr><th id="4199">4199</th><td><u>#define   <dfn class="macro" id="_M/DP_VOLTAGE_SHIFT" data-ref="_M/DP_VOLTAGE_SHIFT">DP_VOLTAGE_SHIFT</dfn>		25</u></td></tr>
<tr><th id="4200">4200</th><td></td></tr>
<tr><th id="4201">4201</th><td><i>/* Signal pre-emphasis levels, like voltages, the other end tells us what</i></td></tr>
<tr><th id="4202">4202</th><td><i> * they want</i></td></tr>
<tr><th id="4203">4203</th><td><i> */</i></td></tr>
<tr><th id="4204">4204</th><td><u>#define   <dfn class="macro" id="_M/DP_PRE_EMPHASIS_0" data-ref="_M/DP_PRE_EMPHASIS_0">DP_PRE_EMPHASIS_0</dfn>		(0 &lt;&lt; 22)</u></td></tr>
<tr><th id="4205">4205</th><td><u>#define   <dfn class="macro" id="_M/DP_PRE_EMPHASIS_3_5" data-ref="_M/DP_PRE_EMPHASIS_3_5">DP_PRE_EMPHASIS_3_5</dfn>		(1 &lt;&lt; 22)</u></td></tr>
<tr><th id="4206">4206</th><td><u>#define   <dfn class="macro" id="_M/DP_PRE_EMPHASIS_6" data-ref="_M/DP_PRE_EMPHASIS_6">DP_PRE_EMPHASIS_6</dfn>		(2 &lt;&lt; 22)</u></td></tr>
<tr><th id="4207">4207</th><td><u>#define   <dfn class="macro" id="_M/DP_PRE_EMPHASIS_9_5" data-ref="_M/DP_PRE_EMPHASIS_9_5">DP_PRE_EMPHASIS_9_5</dfn>		(3 &lt;&lt; 22)</u></td></tr>
<tr><th id="4208">4208</th><td><u>#define   <dfn class="macro" id="_M/DP_PRE_EMPHASIS_MASK" data-ref="_M/DP_PRE_EMPHASIS_MASK">DP_PRE_EMPHASIS_MASK</dfn>		(7 &lt;&lt; 22)</u></td></tr>
<tr><th id="4209">4209</th><td><u>#define   <dfn class="macro" id="_M/DP_PRE_EMPHASIS_SHIFT" data-ref="_M/DP_PRE_EMPHASIS_SHIFT">DP_PRE_EMPHASIS_SHIFT</dfn>		22</u></td></tr>
<tr><th id="4210">4210</th><td></td></tr>
<tr><th id="4211">4211</th><td><i>/* How many wires to use. I guess 3 was too hard */</i></td></tr>
<tr><th id="4212">4212</th><td><u>#define   <dfn class="macro" id="_M/DP_PORT_WIDTH" data-ref="_M/DP_PORT_WIDTH">DP_PORT_WIDTH</dfn>(width)		(((width) - 1) &lt;&lt; 19)</u></td></tr>
<tr><th id="4213">4213</th><td><u>#define   <dfn class="macro" id="_M/DP_PORT_WIDTH_MASK" data-ref="_M/DP_PORT_WIDTH_MASK">DP_PORT_WIDTH_MASK</dfn>		(7 &lt;&lt; 19)</u></td></tr>
<tr><th id="4214">4214</th><td><u>#define   <dfn class="macro" id="_M/DP_PORT_WIDTH_SHIFT" data-ref="_M/DP_PORT_WIDTH_SHIFT">DP_PORT_WIDTH_SHIFT</dfn>		19</u></td></tr>
<tr><th id="4215">4215</th><td></td></tr>
<tr><th id="4216">4216</th><td><i>/* Mystic DPCD version 1.1 special mode */</i></td></tr>
<tr><th id="4217">4217</th><td><u>#define   <dfn class="macro" id="_M/DP_ENHANCED_FRAMING" data-ref="_M/DP_ENHANCED_FRAMING">DP_ENHANCED_FRAMING</dfn>		(1 &lt;&lt; 18)</u></td></tr>
<tr><th id="4218">4218</th><td></td></tr>
<tr><th id="4219">4219</th><td><i>/* eDP */</i></td></tr>
<tr><th id="4220">4220</th><td><u>#define   <dfn class="macro" id="_M/DP_PLL_FREQ_270MHZ" data-ref="_M/DP_PLL_FREQ_270MHZ">DP_PLL_FREQ_270MHZ</dfn>		(0 &lt;&lt; 16)</u></td></tr>
<tr><th id="4221">4221</th><td><u>#define   <dfn class="macro" id="_M/DP_PLL_FREQ_160MHZ" data-ref="_M/DP_PLL_FREQ_160MHZ">DP_PLL_FREQ_160MHZ</dfn>		(1 &lt;&lt; 16)</u></td></tr>
<tr><th id="4222">4222</th><td><u>#define   <dfn class="macro" id="_M/DP_PLL_FREQ_MASK" data-ref="_M/DP_PLL_FREQ_MASK">DP_PLL_FREQ_MASK</dfn>		(3 &lt;&lt; 16)</u></td></tr>
<tr><th id="4223">4223</th><td></td></tr>
<tr><th id="4224">4224</th><td><i>/* locked once port is enabled */</i></td></tr>
<tr><th id="4225">4225</th><td><u>#define   <dfn class="macro" id="_M/DP_PORT_REVERSAL" data-ref="_M/DP_PORT_REVERSAL">DP_PORT_REVERSAL</dfn>		(1 &lt;&lt; 15)</u></td></tr>
<tr><th id="4226">4226</th><td></td></tr>
<tr><th id="4227">4227</th><td><i>/* eDP */</i></td></tr>
<tr><th id="4228">4228</th><td><u>#define   <dfn class="macro" id="_M/DP_PLL_ENABLE" data-ref="_M/DP_PLL_ENABLE">DP_PLL_ENABLE</dfn>			(1 &lt;&lt; 14)</u></td></tr>
<tr><th id="4229">4229</th><td></td></tr>
<tr><th id="4230">4230</th><td><i>/* sends the clock on lane 15 of the PEG for debug */</i></td></tr>
<tr><th id="4231">4231</th><td><u>#define   <dfn class="macro" id="_M/DP_CLOCK_OUTPUT_ENABLE" data-ref="_M/DP_CLOCK_OUTPUT_ENABLE">DP_CLOCK_OUTPUT_ENABLE</dfn>	(1 &lt;&lt; 13)</u></td></tr>
<tr><th id="4232">4232</th><td></td></tr>
<tr><th id="4233">4233</th><td><u>#define   <dfn class="macro" id="_M/DP_SCRAMBLING_DISABLE" data-ref="_M/DP_SCRAMBLING_DISABLE">DP_SCRAMBLING_DISABLE</dfn>		(1 &lt;&lt; 12)</u></td></tr>
<tr><th id="4234">4234</th><td><u>#define   <dfn class="macro" id="_M/DP_SCRAMBLING_DISABLE_IRONLAKE" data-ref="_M/DP_SCRAMBLING_DISABLE_IRONLAKE">DP_SCRAMBLING_DISABLE_IRONLAKE</dfn>	(1 &lt;&lt; 7)</u></td></tr>
<tr><th id="4235">4235</th><td></td></tr>
<tr><th id="4236">4236</th><td><i>/* limit RGB values to avoid confusing TVs */</i></td></tr>
<tr><th id="4237">4237</th><td><u>#define   <dfn class="macro" id="_M/DP_COLOR_RANGE_16_235" data-ref="_M/DP_COLOR_RANGE_16_235">DP_COLOR_RANGE_16_235</dfn>		(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="4238">4238</th><td></td></tr>
<tr><th id="4239">4239</th><td><i>/* Turn on the audio link */</i></td></tr>
<tr><th id="4240">4240</th><td><u>#define   <dfn class="macro" id="_M/DP_AUDIO_OUTPUT_ENABLE" data-ref="_M/DP_AUDIO_OUTPUT_ENABLE">DP_AUDIO_OUTPUT_ENABLE</dfn>	(1 &lt;&lt; 6)</u></td></tr>
<tr><th id="4241">4241</th><td></td></tr>
<tr><th id="4242">4242</th><td><i>/* vs and hs sync polarity */</i></td></tr>
<tr><th id="4243">4243</th><td><u>#define   <dfn class="macro" id="_M/DP_SYNC_VS_HIGH" data-ref="_M/DP_SYNC_VS_HIGH">DP_SYNC_VS_HIGH</dfn>		(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="4244">4244</th><td><u>#define   <dfn class="macro" id="_M/DP_SYNC_HS_HIGH" data-ref="_M/DP_SYNC_HS_HIGH">DP_SYNC_HS_HIGH</dfn>		(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="4245">4245</th><td></td></tr>
<tr><th id="4246">4246</th><td><i>/* A fantasy */</i></td></tr>
<tr><th id="4247">4247</th><td><u>#define   <dfn class="macro" id="_M/DP_DETECTED" data-ref="_M/DP_DETECTED">DP_DETECTED</dfn>			(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="4248">4248</th><td></td></tr>
<tr><th id="4249">4249</th><td><i>/* The aux channel provides a way to talk to the</i></td></tr>
<tr><th id="4250">4250</th><td><i> * signal sink for DDC etc. Max packet size supported</i></td></tr>
<tr><th id="4251">4251</th><td><i> * is 20 bytes in each direction, hence the 5 fixed</i></td></tr>
<tr><th id="4252">4252</th><td><i> * data registers</i></td></tr>
<tr><th id="4253">4253</th><td><i> */</i></td></tr>
<tr><th id="4254">4254</th><td><u>#define <dfn class="macro" id="_M/DPA_AUX_CH_CTL" data-ref="_M/DPA_AUX_CH_CTL">DPA_AUX_CH_CTL</dfn>			0x64010</u></td></tr>
<tr><th id="4255">4255</th><td><u>#define <dfn class="macro" id="_M/DPA_AUX_CH_DATA1" data-ref="_M/DPA_AUX_CH_DATA1">DPA_AUX_CH_DATA1</dfn>		0x64014</u></td></tr>
<tr><th id="4256">4256</th><td><u>#define <dfn class="macro" id="_M/DPA_AUX_CH_DATA2" data-ref="_M/DPA_AUX_CH_DATA2">DPA_AUX_CH_DATA2</dfn>		0x64018</u></td></tr>
<tr><th id="4257">4257</th><td><u>#define <dfn class="macro" id="_M/DPA_AUX_CH_DATA3" data-ref="_M/DPA_AUX_CH_DATA3">DPA_AUX_CH_DATA3</dfn>		0x6401c</u></td></tr>
<tr><th id="4258">4258</th><td><u>#define <dfn class="macro" id="_M/DPA_AUX_CH_DATA4" data-ref="_M/DPA_AUX_CH_DATA4">DPA_AUX_CH_DATA4</dfn>		0x64020</u></td></tr>
<tr><th id="4259">4259</th><td><u>#define <dfn class="macro" id="_M/DPA_AUX_CH_DATA5" data-ref="_M/DPA_AUX_CH_DATA5">DPA_AUX_CH_DATA5</dfn>		0x64024</u></td></tr>
<tr><th id="4260">4260</th><td></td></tr>
<tr><th id="4261">4261</th><td><u>#define <dfn class="macro" id="_M/DPB_AUX_CH_CTL" data-ref="_M/DPB_AUX_CH_CTL">DPB_AUX_CH_CTL</dfn>			0x64110</u></td></tr>
<tr><th id="4262">4262</th><td><u>#define <dfn class="macro" id="_M/DPB_AUX_CH_DATA1" data-ref="_M/DPB_AUX_CH_DATA1">DPB_AUX_CH_DATA1</dfn>		0x64114</u></td></tr>
<tr><th id="4263">4263</th><td><u>#define <dfn class="macro" id="_M/DPB_AUX_CH_DATA2" data-ref="_M/DPB_AUX_CH_DATA2">DPB_AUX_CH_DATA2</dfn>		0x64118</u></td></tr>
<tr><th id="4264">4264</th><td><u>#define <dfn class="macro" id="_M/DPB_AUX_CH_DATA3" data-ref="_M/DPB_AUX_CH_DATA3">DPB_AUX_CH_DATA3</dfn>		0x6411c</u></td></tr>
<tr><th id="4265">4265</th><td><u>#define <dfn class="macro" id="_M/DPB_AUX_CH_DATA4" data-ref="_M/DPB_AUX_CH_DATA4">DPB_AUX_CH_DATA4</dfn>		0x64120</u></td></tr>
<tr><th id="4266">4266</th><td><u>#define <dfn class="macro" id="_M/DPB_AUX_CH_DATA5" data-ref="_M/DPB_AUX_CH_DATA5">DPB_AUX_CH_DATA5</dfn>		0x64124</u></td></tr>
<tr><th id="4267">4267</th><td></td></tr>
<tr><th id="4268">4268</th><td><u>#define <dfn class="macro" id="_M/DPC_AUX_CH_CTL" data-ref="_M/DPC_AUX_CH_CTL">DPC_AUX_CH_CTL</dfn>			0x64210</u></td></tr>
<tr><th id="4269">4269</th><td><u>#define <dfn class="macro" id="_M/DPC_AUX_CH_DATA1" data-ref="_M/DPC_AUX_CH_DATA1">DPC_AUX_CH_DATA1</dfn>		0x64214</u></td></tr>
<tr><th id="4270">4270</th><td><u>#define <dfn class="macro" id="_M/DPC_AUX_CH_DATA2" data-ref="_M/DPC_AUX_CH_DATA2">DPC_AUX_CH_DATA2</dfn>		0x64218</u></td></tr>
<tr><th id="4271">4271</th><td><u>#define <dfn class="macro" id="_M/DPC_AUX_CH_DATA3" data-ref="_M/DPC_AUX_CH_DATA3">DPC_AUX_CH_DATA3</dfn>		0x6421c</u></td></tr>
<tr><th id="4272">4272</th><td><u>#define <dfn class="macro" id="_M/DPC_AUX_CH_DATA4" data-ref="_M/DPC_AUX_CH_DATA4">DPC_AUX_CH_DATA4</dfn>		0x64220</u></td></tr>
<tr><th id="4273">4273</th><td><u>#define <dfn class="macro" id="_M/DPC_AUX_CH_DATA5" data-ref="_M/DPC_AUX_CH_DATA5">DPC_AUX_CH_DATA5</dfn>		0x64224</u></td></tr>
<tr><th id="4274">4274</th><td></td></tr>
<tr><th id="4275">4275</th><td><u>#define <dfn class="macro" id="_M/DPD_AUX_CH_CTL" data-ref="_M/DPD_AUX_CH_CTL">DPD_AUX_CH_CTL</dfn>			0x64310</u></td></tr>
<tr><th id="4276">4276</th><td><u>#define <dfn class="macro" id="_M/DPD_AUX_CH_DATA1" data-ref="_M/DPD_AUX_CH_DATA1">DPD_AUX_CH_DATA1</dfn>		0x64314</u></td></tr>
<tr><th id="4277">4277</th><td><u>#define <dfn class="macro" id="_M/DPD_AUX_CH_DATA2" data-ref="_M/DPD_AUX_CH_DATA2">DPD_AUX_CH_DATA2</dfn>		0x64318</u></td></tr>
<tr><th id="4278">4278</th><td><u>#define <dfn class="macro" id="_M/DPD_AUX_CH_DATA3" data-ref="_M/DPD_AUX_CH_DATA3">DPD_AUX_CH_DATA3</dfn>		0x6431c</u></td></tr>
<tr><th id="4279">4279</th><td><u>#define <dfn class="macro" id="_M/DPD_AUX_CH_DATA4" data-ref="_M/DPD_AUX_CH_DATA4">DPD_AUX_CH_DATA4</dfn>		0x64320</u></td></tr>
<tr><th id="4280">4280</th><td><u>#define <dfn class="macro" id="_M/DPD_AUX_CH_DATA5" data-ref="_M/DPD_AUX_CH_DATA5">DPD_AUX_CH_DATA5</dfn>		0x64324</u></td></tr>
<tr><th id="4281">4281</th><td></td></tr>
<tr><th id="4282">4282</th><td><u>#define   <dfn class="macro" id="_M/DP_AUX_CH_CTL_SEND_BUSY" data-ref="_M/DP_AUX_CH_CTL_SEND_BUSY">DP_AUX_CH_CTL_SEND_BUSY</dfn>	    (1 &lt;&lt; 31)</u></td></tr>
<tr><th id="4283">4283</th><td><u>#define   <dfn class="macro" id="_M/DP_AUX_CH_CTL_DONE" data-ref="_M/DP_AUX_CH_CTL_DONE">DP_AUX_CH_CTL_DONE</dfn>		    (1 &lt;&lt; 30)</u></td></tr>
<tr><th id="4284">4284</th><td><u>#define   <dfn class="macro" id="_M/DP_AUX_CH_CTL_INTERRUPT" data-ref="_M/DP_AUX_CH_CTL_INTERRUPT">DP_AUX_CH_CTL_INTERRUPT</dfn>	    (1 &lt;&lt; 29)</u></td></tr>
<tr><th id="4285">4285</th><td><u>#define   <dfn class="macro" id="_M/DP_AUX_CH_CTL_TIME_OUT_ERROR" data-ref="_M/DP_AUX_CH_CTL_TIME_OUT_ERROR">DP_AUX_CH_CTL_TIME_OUT_ERROR</dfn>	    (1 &lt;&lt; 28)</u></td></tr>
<tr><th id="4286">4286</th><td><u>#define   <dfn class="macro" id="_M/DP_AUX_CH_CTL_TIME_OUT_400us" data-ref="_M/DP_AUX_CH_CTL_TIME_OUT_400us">DP_AUX_CH_CTL_TIME_OUT_400us</dfn>	    (0 &lt;&lt; 26)</u></td></tr>
<tr><th id="4287">4287</th><td><u>#define   <dfn class="macro" id="_M/DP_AUX_CH_CTL_TIME_OUT_600us" data-ref="_M/DP_AUX_CH_CTL_TIME_OUT_600us">DP_AUX_CH_CTL_TIME_OUT_600us</dfn>	    (1 &lt;&lt; 26)</u></td></tr>
<tr><th id="4288">4288</th><td><u>#define   <dfn class="macro" id="_M/DP_AUX_CH_CTL_TIME_OUT_800us" data-ref="_M/DP_AUX_CH_CTL_TIME_OUT_800us">DP_AUX_CH_CTL_TIME_OUT_800us</dfn>	    (2 &lt;&lt; 26)</u></td></tr>
<tr><th id="4289">4289</th><td><u>#define   <dfn class="macro" id="_M/DP_AUX_CH_CTL_TIME_OUT_1600us" data-ref="_M/DP_AUX_CH_CTL_TIME_OUT_1600us">DP_AUX_CH_CTL_TIME_OUT_1600us</dfn>	    (3 &lt;&lt; 26)</u></td></tr>
<tr><th id="4290">4290</th><td><u>#define   <dfn class="macro" id="_M/DP_AUX_CH_CTL_TIME_OUT_MASK" data-ref="_M/DP_AUX_CH_CTL_TIME_OUT_MASK">DP_AUX_CH_CTL_TIME_OUT_MASK</dfn>	    (3 &lt;&lt; 26)</u></td></tr>
<tr><th id="4291">4291</th><td><u>#define   <dfn class="macro" id="_M/DP_AUX_CH_CTL_RECEIVE_ERROR" data-ref="_M/DP_AUX_CH_CTL_RECEIVE_ERROR">DP_AUX_CH_CTL_RECEIVE_ERROR</dfn>	    (1 &lt;&lt; 25)</u></td></tr>
<tr><th id="4292">4292</th><td><u>#define   <dfn class="macro" id="_M/DP_AUX_CH_CTL_MESSAGE_SIZE_MASK" data-ref="_M/DP_AUX_CH_CTL_MESSAGE_SIZE_MASK">DP_AUX_CH_CTL_MESSAGE_SIZE_MASK</dfn>    (0x1f &lt;&lt; 20)</u></td></tr>
<tr><th id="4293">4293</th><td><u>#define   <dfn class="macro" id="_M/DP_AUX_CH_CTL_MESSAGE_SIZE_SHIFT" data-ref="_M/DP_AUX_CH_CTL_MESSAGE_SIZE_SHIFT">DP_AUX_CH_CTL_MESSAGE_SIZE_SHIFT</dfn>   20</u></td></tr>
<tr><th id="4294">4294</th><td><u>#define   <dfn class="macro" id="_M/DP_AUX_CH_CTL_PRECHARGE_2US_MASK" data-ref="_M/DP_AUX_CH_CTL_PRECHARGE_2US_MASK">DP_AUX_CH_CTL_PRECHARGE_2US_MASK</dfn>   (0xf &lt;&lt; 16)</u></td></tr>
<tr><th id="4295">4295</th><td><u>#define   <dfn class="macro" id="_M/DP_AUX_CH_CTL_PRECHARGE_2US_SHIFT" data-ref="_M/DP_AUX_CH_CTL_PRECHARGE_2US_SHIFT">DP_AUX_CH_CTL_PRECHARGE_2US_SHIFT</dfn>  16</u></td></tr>
<tr><th id="4296">4296</th><td><u>#define   <dfn class="macro" id="_M/DP_AUX_CH_CTL_AUX_AKSV_SELECT" data-ref="_M/DP_AUX_CH_CTL_AUX_AKSV_SELECT">DP_AUX_CH_CTL_AUX_AKSV_SELECT</dfn>	    (1 &lt;&lt; 15)</u></td></tr>
<tr><th id="4297">4297</th><td><u>#define   <dfn class="macro" id="_M/DP_AUX_CH_CTL_MANCHESTER_TEST" data-ref="_M/DP_AUX_CH_CTL_MANCHESTER_TEST">DP_AUX_CH_CTL_MANCHESTER_TEST</dfn>	    (1 &lt;&lt; 14)</u></td></tr>
<tr><th id="4298">4298</th><td><u>#define   <dfn class="macro" id="_M/DP_AUX_CH_CTL_SYNC_TEST" data-ref="_M/DP_AUX_CH_CTL_SYNC_TEST">DP_AUX_CH_CTL_SYNC_TEST</dfn>	    (1 &lt;&lt; 13)</u></td></tr>
<tr><th id="4299">4299</th><td><u>#define   <dfn class="macro" id="_M/DP_AUX_CH_CTL_DEGLITCH_TEST" data-ref="_M/DP_AUX_CH_CTL_DEGLITCH_TEST">DP_AUX_CH_CTL_DEGLITCH_TEST</dfn>	    (1 &lt;&lt; 12)</u></td></tr>
<tr><th id="4300">4300</th><td><u>#define   <dfn class="macro" id="_M/DP_AUX_CH_CTL_PRECHARGE_TEST" data-ref="_M/DP_AUX_CH_CTL_PRECHARGE_TEST">DP_AUX_CH_CTL_PRECHARGE_TEST</dfn>	    (1 &lt;&lt; 11)</u></td></tr>
<tr><th id="4301">4301</th><td><u>#define   <dfn class="macro" id="_M/DP_AUX_CH_CTL_BIT_CLOCK_2X_MASK" data-ref="_M/DP_AUX_CH_CTL_BIT_CLOCK_2X_MASK">DP_AUX_CH_CTL_BIT_CLOCK_2X_MASK</dfn>    (0x7ff)</u></td></tr>
<tr><th id="4302">4302</th><td><u>#define   <dfn class="macro" id="_M/DP_AUX_CH_CTL_BIT_CLOCK_2X_SHIFT" data-ref="_M/DP_AUX_CH_CTL_BIT_CLOCK_2X_SHIFT">DP_AUX_CH_CTL_BIT_CLOCK_2X_SHIFT</dfn>   0</u></td></tr>
<tr><th id="4303">4303</th><td><u>#define   <dfn class="macro" id="_M/DP_AUX_CH_CTL_PSR_DATA_AUX_REG_SKL" data-ref="_M/DP_AUX_CH_CTL_PSR_DATA_AUX_REG_SKL">DP_AUX_CH_CTL_PSR_DATA_AUX_REG_SKL</dfn>	(1 &lt;&lt; 14)</u></td></tr>
<tr><th id="4304">4304</th><td><u>#define   <dfn class="macro" id="_M/DP_AUX_CH_CTL_FS_DATA_AUX_REG_SKL" data-ref="_M/DP_AUX_CH_CTL_FS_DATA_AUX_REG_SKL">DP_AUX_CH_CTL_FS_DATA_AUX_REG_SKL</dfn>	(1 &lt;&lt; 13)</u></td></tr>
<tr><th id="4305">4305</th><td><u>#define   <dfn class="macro" id="_M/DP_AUX_CH_CTL_GTC_DATA_AUX_REG_SKL" data-ref="_M/DP_AUX_CH_CTL_GTC_DATA_AUX_REG_SKL">DP_AUX_CH_CTL_GTC_DATA_AUX_REG_SKL</dfn>	(1 &lt;&lt; 12)</u></td></tr>
<tr><th id="4306">4306</th><td><u>#define   <dfn class="macro" id="_M/DP_AUX_CH_CTL_FW_SYNC_PULSE_SKL_MASK" data-ref="_M/DP_AUX_CH_CTL_FW_SYNC_PULSE_SKL_MASK">DP_AUX_CH_CTL_FW_SYNC_PULSE_SKL_MASK</dfn> (0x1f &lt;&lt; 5)</u></td></tr>
<tr><th id="4307">4307</th><td><u>#define   <dfn class="macro" id="_M/DP_AUX_CH_CTL_FW_SYNC_PULSE_SKL" data-ref="_M/DP_AUX_CH_CTL_FW_SYNC_PULSE_SKL">DP_AUX_CH_CTL_FW_SYNC_PULSE_SKL</dfn>(c) (((c) - 1) &lt;&lt; 5)</u></td></tr>
<tr><th id="4308">4308</th><td><u>#define   <dfn class="macro" id="_M/DP_AUX_CH_CTL_SYNC_PULSE_SKL" data-ref="_M/DP_AUX_CH_CTL_SYNC_PULSE_SKL">DP_AUX_CH_CTL_SYNC_PULSE_SKL</dfn>(c)   ((c) - 1)</u></td></tr>
<tr><th id="4309">4309</th><td></td></tr>
<tr><th id="4310">4310</th><td><i>/*</i></td></tr>
<tr><th id="4311">4311</th><td><i> * Computing GMCH M and N values for the Display Port link</i></td></tr>
<tr><th id="4312">4312</th><td><i> *</i></td></tr>
<tr><th id="4313">4313</th><td><i> * GMCH M/N = dot clock * bytes per pixel / ls_clk * # of lanes</i></td></tr>
<tr><th id="4314">4314</th><td><i> *</i></td></tr>
<tr><th id="4315">4315</th><td><i> * ls_clk (we assume) is the DP link clock (1.62 or 2.7 GHz)</i></td></tr>
<tr><th id="4316">4316</th><td><i> *</i></td></tr>
<tr><th id="4317">4317</th><td><i> * The GMCH value is used internally</i></td></tr>
<tr><th id="4318">4318</th><td><i> *</i></td></tr>
<tr><th id="4319">4319</th><td><i> * bytes_per_pixel is the number of bytes coming out of the plane,</i></td></tr>
<tr><th id="4320">4320</th><td><i> * which is after the LUTs, so we want the bytes for our color format.</i></td></tr>
<tr><th id="4321">4321</th><td><i> * For our current usage, this is always 3, one byte for R, G and B.</i></td></tr>
<tr><th id="4322">4322</th><td><i> */</i></td></tr>
<tr><th id="4323">4323</th><td><u>#define <dfn class="macro" id="_M/_PIPEA_DATA_M_G4X" data-ref="_M/_PIPEA_DATA_M_G4X">_PIPEA_DATA_M_G4X</dfn>	0x70050</u></td></tr>
<tr><th id="4324">4324</th><td><u>#define <dfn class="macro" id="_M/_PIPEB_DATA_M_G4X" data-ref="_M/_PIPEB_DATA_M_G4X">_PIPEB_DATA_M_G4X</dfn>	0x71050</u></td></tr>
<tr><th id="4325">4325</th><td></td></tr>
<tr><th id="4326">4326</th><td><i>/* Transfer unit size for display port - 1, default is 0x3f (for TU size 64) */</i></td></tr>
<tr><th id="4327">4327</th><td><u>#define  <dfn class="macro" id="_M/TU_SIZE" data-ref="_M/TU_SIZE">TU_SIZE</dfn>(x)             (((x)-1) &lt;&lt; 25) /* default size 64 */</u></td></tr>
<tr><th id="4328">4328</th><td><u>#define  <dfn class="macro" id="_M/TU_SIZE_SHIFT" data-ref="_M/TU_SIZE_SHIFT">TU_SIZE_SHIFT</dfn>		25</u></td></tr>
<tr><th id="4329">4329</th><td><u>#define  <dfn class="macro" id="_M/TU_SIZE_MASK" data-ref="_M/TU_SIZE_MASK">TU_SIZE_MASK</dfn>           (0x3f &lt;&lt; 25)</u></td></tr>
<tr><th id="4330">4330</th><td></td></tr>
<tr><th id="4331">4331</th><td><u>#define  <dfn class="macro" id="_M/DATA_LINK_M_N_MASK" data-ref="_M/DATA_LINK_M_N_MASK">DATA_LINK_M_N_MASK</dfn>	(0xffffff)</u></td></tr>
<tr><th id="4332">4332</th><td><u>#define  <dfn class="macro" id="_M/DATA_LINK_N_MAX" data-ref="_M/DATA_LINK_N_MAX">DATA_LINK_N_MAX</dfn>	(0x800000)</u></td></tr>
<tr><th id="4333">4333</th><td></td></tr>
<tr><th id="4334">4334</th><td><u>#define <dfn class="macro" id="_M/_PIPEA_DATA_N_G4X" data-ref="_M/_PIPEA_DATA_N_G4X">_PIPEA_DATA_N_G4X</dfn>	0x70054</u></td></tr>
<tr><th id="4335">4335</th><td><u>#define <dfn class="macro" id="_M/_PIPEB_DATA_N_G4X" data-ref="_M/_PIPEB_DATA_N_G4X">_PIPEB_DATA_N_G4X</dfn>	0x71054</u></td></tr>
<tr><th id="4336">4336</th><td><u>#define   <dfn class="macro" id="_M/PIPE_GMCH_DATA_N_MASK" data-ref="_M/PIPE_GMCH_DATA_N_MASK">PIPE_GMCH_DATA_N_MASK</dfn>			(0xffffff)</u></td></tr>
<tr><th id="4337">4337</th><td></td></tr>
<tr><th id="4338">4338</th><td><i>/*</i></td></tr>
<tr><th id="4339">4339</th><td><i> * Computing Link M and N values for the Display Port link</i></td></tr>
<tr><th id="4340">4340</th><td><i> *</i></td></tr>
<tr><th id="4341">4341</th><td><i> * Link M / N = pixel_clock / ls_clk</i></td></tr>
<tr><th id="4342">4342</th><td><i> *</i></td></tr>
<tr><th id="4343">4343</th><td><i> * (the DP spec calls pixel_clock the 'strm_clk')</i></td></tr>
<tr><th id="4344">4344</th><td><i> *</i></td></tr>
<tr><th id="4345">4345</th><td><i> * The Link value is transmitted in the Main Stream</i></td></tr>
<tr><th id="4346">4346</th><td><i> * Attributes and VB-ID.</i></td></tr>
<tr><th id="4347">4347</th><td><i> */</i></td></tr>
<tr><th id="4348">4348</th><td></td></tr>
<tr><th id="4349">4349</th><td><u>#define <dfn class="macro" id="_M/_PIPEA_LINK_M_G4X" data-ref="_M/_PIPEA_LINK_M_G4X">_PIPEA_LINK_M_G4X</dfn>	0x70060</u></td></tr>
<tr><th id="4350">4350</th><td><u>#define <dfn class="macro" id="_M/_PIPEB_LINK_M_G4X" data-ref="_M/_PIPEB_LINK_M_G4X">_PIPEB_LINK_M_G4X</dfn>	0x71060</u></td></tr>
<tr><th id="4351">4351</th><td><u>#define   <dfn class="macro" id="_M/PIPEA_DP_LINK_M_MASK" data-ref="_M/PIPEA_DP_LINK_M_MASK">PIPEA_DP_LINK_M_MASK</dfn>			(0xffffff)</u></td></tr>
<tr><th id="4352">4352</th><td></td></tr>
<tr><th id="4353">4353</th><td><u>#define <dfn class="macro" id="_M/_PIPEA_LINK_N_G4X" data-ref="_M/_PIPEA_LINK_N_G4X">_PIPEA_LINK_N_G4X</dfn>	0x70064</u></td></tr>
<tr><th id="4354">4354</th><td><u>#define <dfn class="macro" id="_M/_PIPEB_LINK_N_G4X" data-ref="_M/_PIPEB_LINK_N_G4X">_PIPEB_LINK_N_G4X</dfn>	0x71064</u></td></tr>
<tr><th id="4355">4355</th><td><u>#define   <dfn class="macro" id="_M/PIPEA_DP_LINK_N_MASK" data-ref="_M/PIPEA_DP_LINK_N_MASK">PIPEA_DP_LINK_N_MASK</dfn>			(0xffffff)</u></td></tr>
<tr><th id="4356">4356</th><td></td></tr>
<tr><th id="4357">4357</th><td><u>#define <dfn class="macro" id="_M/PIPE_DATA_M_G4X" data-ref="_M/PIPE_DATA_M_G4X">PIPE_DATA_M_G4X</dfn>(pipe) _PIPE(pipe, _PIPEA_DATA_M_G4X, _PIPEB_DATA_M_G4X)</u></td></tr>
<tr><th id="4358">4358</th><td><u>#define <dfn class="macro" id="_M/PIPE_DATA_N_G4X" data-ref="_M/PIPE_DATA_N_G4X">PIPE_DATA_N_G4X</dfn>(pipe) _PIPE(pipe, _PIPEA_DATA_N_G4X, _PIPEB_DATA_N_G4X)</u></td></tr>
<tr><th id="4359">4359</th><td><u>#define <dfn class="macro" id="_M/PIPE_LINK_M_G4X" data-ref="_M/PIPE_LINK_M_G4X">PIPE_LINK_M_G4X</dfn>(pipe) _PIPE(pipe, _PIPEA_LINK_M_G4X, _PIPEB_LINK_M_G4X)</u></td></tr>
<tr><th id="4360">4360</th><td><u>#define <dfn class="macro" id="_M/PIPE_LINK_N_G4X" data-ref="_M/PIPE_LINK_N_G4X">PIPE_LINK_N_G4X</dfn>(pipe) _PIPE(pipe, _PIPEA_LINK_N_G4X, _PIPEB_LINK_N_G4X)</u></td></tr>
<tr><th id="4361">4361</th><td></td></tr>
<tr><th id="4362">4362</th><td><i>/* Display &amp; cursor control */</i></td></tr>
<tr><th id="4363">4363</th><td></td></tr>
<tr><th id="4364">4364</th><td><i>/* Pipe A */</i></td></tr>
<tr><th id="4365">4365</th><td><u>#define <dfn class="macro" id="_M/_PIPEADSL" data-ref="_M/_PIPEADSL">_PIPEADSL</dfn>		0x70000</u></td></tr>
<tr><th id="4366">4366</th><td><u>#define   <dfn class="macro" id="_M/DSL_LINEMASK_GEN2" data-ref="_M/DSL_LINEMASK_GEN2">DSL_LINEMASK_GEN2</dfn>	0x00000fff</u></td></tr>
<tr><th id="4367">4367</th><td><u>#define   <dfn class="macro" id="_M/DSL_LINEMASK_GEN3" data-ref="_M/DSL_LINEMASK_GEN3">DSL_LINEMASK_GEN3</dfn>	0x00001fff</u></td></tr>
<tr><th id="4368">4368</th><td><u>#define <dfn class="macro" id="_M/_PIPEACONF" data-ref="_M/_PIPEACONF">_PIPEACONF</dfn>		0x70008</u></td></tr>
<tr><th id="4369">4369</th><td><u>#define   <dfn class="macro" id="_M/PIPECONF_ENABLE" data-ref="_M/PIPECONF_ENABLE">PIPECONF_ENABLE</dfn>	(1&lt;&lt;31)</u></td></tr>
<tr><th id="4370">4370</th><td><u>#define   <dfn class="macro" id="_M/PIPECONF_DISABLE" data-ref="_M/PIPECONF_DISABLE">PIPECONF_DISABLE</dfn>	0</u></td></tr>
<tr><th id="4371">4371</th><td><u>#define   <dfn class="macro" id="_M/PIPECONF_DOUBLE_WIDE" data-ref="_M/PIPECONF_DOUBLE_WIDE">PIPECONF_DOUBLE_WIDE</dfn>	(1&lt;&lt;30)</u></td></tr>
<tr><th id="4372">4372</th><td><u>#define   <dfn class="macro" id="_M/I965_PIPECONF_ACTIVE" data-ref="_M/I965_PIPECONF_ACTIVE">I965_PIPECONF_ACTIVE</dfn>	(1&lt;&lt;30)</u></td></tr>
<tr><th id="4373">4373</th><td><u>#define   <dfn class="macro" id="_M/PIPECONF_DSI_PLL_LOCKED" data-ref="_M/PIPECONF_DSI_PLL_LOCKED">PIPECONF_DSI_PLL_LOCKED</dfn>	(1&lt;&lt;29) /* vlv &amp; pipe A only */</u></td></tr>
<tr><th id="4374">4374</th><td><u>#define   <dfn class="macro" id="_M/PIPECONF_FRAME_START_DELAY_MASK" data-ref="_M/PIPECONF_FRAME_START_DELAY_MASK">PIPECONF_FRAME_START_DELAY_MASK</dfn> (3&lt;&lt;27)</u></td></tr>
<tr><th id="4375">4375</th><td><u>#define   <dfn class="macro" id="_M/PIPECONF_SINGLE_WIDE" data-ref="_M/PIPECONF_SINGLE_WIDE">PIPECONF_SINGLE_WIDE</dfn>	0</u></td></tr>
<tr><th id="4376">4376</th><td><u>#define   <dfn class="macro" id="_M/PIPECONF_PIPE_UNLOCKED" data-ref="_M/PIPECONF_PIPE_UNLOCKED">PIPECONF_PIPE_UNLOCKED</dfn> 0</u></td></tr>
<tr><th id="4377">4377</th><td><u>#define   <dfn class="macro" id="_M/PIPECONF_PIPE_LOCKED" data-ref="_M/PIPECONF_PIPE_LOCKED">PIPECONF_PIPE_LOCKED</dfn>	(1&lt;&lt;25)</u></td></tr>
<tr><th id="4378">4378</th><td><u>#define   <dfn class="macro" id="_M/PIPECONF_PALETTE" data-ref="_M/PIPECONF_PALETTE">PIPECONF_PALETTE</dfn>	0</u></td></tr>
<tr><th id="4379">4379</th><td><u>#define   <dfn class="macro" id="_M/PIPECONF_GAMMA" data-ref="_M/PIPECONF_GAMMA">PIPECONF_GAMMA</dfn>		(1&lt;&lt;24)</u></td></tr>
<tr><th id="4380">4380</th><td><u>#define   <dfn class="macro" id="_M/PIPECONF_FORCE_BORDER" data-ref="_M/PIPECONF_FORCE_BORDER">PIPECONF_FORCE_BORDER</dfn>	(1&lt;&lt;25)</u></td></tr>
<tr><th id="4381">4381</th><td><u>#define   <dfn class="macro" id="_M/PIPECONF_INTERLACE_MASK" data-ref="_M/PIPECONF_INTERLACE_MASK">PIPECONF_INTERLACE_MASK</dfn>	(7 &lt;&lt; 21)</u></td></tr>
<tr><th id="4382">4382</th><td><u>#define   <dfn class="macro" id="_M/PIPECONF_INTERLACE_MASK_HSW" data-ref="_M/PIPECONF_INTERLACE_MASK_HSW">PIPECONF_INTERLACE_MASK_HSW</dfn>	(3 &lt;&lt; 21)</u></td></tr>
<tr><th id="4383">4383</th><td><i>/* Note that pre-gen3 does not support interlaced display directly. Panel</i></td></tr>
<tr><th id="4384">4384</th><td><i> * fitting must be disabled on pre-ilk for interlaced. */</i></td></tr>
<tr><th id="4385">4385</th><td><u>#define   <dfn class="macro" id="_M/PIPECONF_PROGRESSIVE" data-ref="_M/PIPECONF_PROGRESSIVE">PIPECONF_PROGRESSIVE</dfn>			(0 &lt;&lt; 21)</u></td></tr>
<tr><th id="4386">4386</th><td><u>#define   <dfn class="macro" id="_M/PIPECONF_INTERLACE_W_SYNC_SHIFT_PANEL" data-ref="_M/PIPECONF_INTERLACE_W_SYNC_SHIFT_PANEL">PIPECONF_INTERLACE_W_SYNC_SHIFT_PANEL</dfn>	(4 &lt;&lt; 21) /* gen4 only */</u></td></tr>
<tr><th id="4387">4387</th><td><u>#define   <dfn class="macro" id="_M/PIPECONF_INTERLACE_W_SYNC_SHIFT" data-ref="_M/PIPECONF_INTERLACE_W_SYNC_SHIFT">PIPECONF_INTERLACE_W_SYNC_SHIFT</dfn>	(5 &lt;&lt; 21) /* gen4 only */</u></td></tr>
<tr><th id="4388">4388</th><td><u>#define   <dfn class="macro" id="_M/PIPECONF_INTERLACE_W_FIELD_INDICATION" data-ref="_M/PIPECONF_INTERLACE_W_FIELD_INDICATION">PIPECONF_INTERLACE_W_FIELD_INDICATION</dfn>	(6 &lt;&lt; 21)</u></td></tr>
<tr><th id="4389">4389</th><td><u>#define   <dfn class="macro" id="_M/PIPECONF_INTERLACE_FIELD_0_ONLY" data-ref="_M/PIPECONF_INTERLACE_FIELD_0_ONLY">PIPECONF_INTERLACE_FIELD_0_ONLY</dfn>	(7 &lt;&lt; 21) /* gen3 only */</u></td></tr>
<tr><th id="4390">4390</th><td><i>/* Ironlake and later have a complete new set of values for interlaced. PFIT</i></td></tr>
<tr><th id="4391">4391</th><td><i> * means panel fitter required, PF means progressive fetch, DBL means power</i></td></tr>
<tr><th id="4392">4392</th><td><i> * saving pixel doubling. */</i></td></tr>
<tr><th id="4393">4393</th><td><u>#define   <dfn class="macro" id="_M/PIPECONF_PFIT_PF_INTERLACED_ILK" data-ref="_M/PIPECONF_PFIT_PF_INTERLACED_ILK">PIPECONF_PFIT_PF_INTERLACED_ILK</dfn>	(1 &lt;&lt; 21)</u></td></tr>
<tr><th id="4394">4394</th><td><u>#define   <dfn class="macro" id="_M/PIPECONF_INTERLACED_ILK" data-ref="_M/PIPECONF_INTERLACED_ILK">PIPECONF_INTERLACED_ILK</dfn>		(3 &lt;&lt; 21)</u></td></tr>
<tr><th id="4395">4395</th><td><u>#define   <dfn class="macro" id="_M/PIPECONF_INTERLACED_DBL_ILK" data-ref="_M/PIPECONF_INTERLACED_DBL_ILK">PIPECONF_INTERLACED_DBL_ILK</dfn>		(4 &lt;&lt; 21) /* ilk/snb only */</u></td></tr>
<tr><th id="4396">4396</th><td><u>#define   <dfn class="macro" id="_M/PIPECONF_PFIT_PF_INTERLACED_DBL_ILK" data-ref="_M/PIPECONF_PFIT_PF_INTERLACED_DBL_ILK">PIPECONF_PFIT_PF_INTERLACED_DBL_ILK</dfn>	(5 &lt;&lt; 21) /* ilk/snb only */</u></td></tr>
<tr><th id="4397">4397</th><td><u>#define   <dfn class="macro" id="_M/PIPECONF_INTERLACE_MODE_MASK" data-ref="_M/PIPECONF_INTERLACE_MODE_MASK">PIPECONF_INTERLACE_MODE_MASK</dfn>		(7 &lt;&lt; 21)</u></td></tr>
<tr><th id="4398">4398</th><td><u>#define   <dfn class="macro" id="_M/PIPECONF_EDP_RR_MODE_SWITCH" data-ref="_M/PIPECONF_EDP_RR_MODE_SWITCH">PIPECONF_EDP_RR_MODE_SWITCH</dfn>		(1 &lt;&lt; 20)</u></td></tr>
<tr><th id="4399">4399</th><td><u>#define   <dfn class="macro" id="_M/PIPECONF_CXSR_DOWNCLOCK" data-ref="_M/PIPECONF_CXSR_DOWNCLOCK">PIPECONF_CXSR_DOWNCLOCK</dfn>	(1&lt;&lt;16)</u></td></tr>
<tr><th id="4400">4400</th><td><u>#define   <dfn class="macro" id="_M/PIPECONF_EDP_RR_MODE_SWITCH_VLV" data-ref="_M/PIPECONF_EDP_RR_MODE_SWITCH_VLV">PIPECONF_EDP_RR_MODE_SWITCH_VLV</dfn>	(1 &lt;&lt; 14)</u></td></tr>
<tr><th id="4401">4401</th><td><u>#define   <dfn class="macro" id="_M/PIPECONF_COLOR_RANGE_SELECT" data-ref="_M/PIPECONF_COLOR_RANGE_SELECT">PIPECONF_COLOR_RANGE_SELECT</dfn>	(1 &lt;&lt; 13)</u></td></tr>
<tr><th id="4402">4402</th><td><u>#define   <dfn class="macro" id="_M/PIPECONF_BPC_MASK" data-ref="_M/PIPECONF_BPC_MASK">PIPECONF_BPC_MASK</dfn>	(0x7 &lt;&lt; 5)</u></td></tr>
<tr><th id="4403">4403</th><td><u>#define   <dfn class="macro" id="_M/PIPECONF_8BPC" data-ref="_M/PIPECONF_8BPC">PIPECONF_8BPC</dfn>		(0&lt;&lt;5)</u></td></tr>
<tr><th id="4404">4404</th><td><u>#define   <dfn class="macro" id="_M/PIPECONF_10BPC" data-ref="_M/PIPECONF_10BPC">PIPECONF_10BPC</dfn>	(1&lt;&lt;5)</u></td></tr>
<tr><th id="4405">4405</th><td><u>#define   <dfn class="macro" id="_M/PIPECONF_6BPC" data-ref="_M/PIPECONF_6BPC">PIPECONF_6BPC</dfn>		(2&lt;&lt;5)</u></td></tr>
<tr><th id="4406">4406</th><td><u>#define   <dfn class="macro" id="_M/PIPECONF_12BPC" data-ref="_M/PIPECONF_12BPC">PIPECONF_12BPC</dfn>	(3&lt;&lt;5)</u></td></tr>
<tr><th id="4407">4407</th><td><u>#define   <dfn class="macro" id="_M/PIPECONF_DITHER_EN" data-ref="_M/PIPECONF_DITHER_EN">PIPECONF_DITHER_EN</dfn>	(1&lt;&lt;4)</u></td></tr>
<tr><th id="4408">4408</th><td><u>#define   <dfn class="macro" id="_M/PIPECONF_DITHER_TYPE_MASK" data-ref="_M/PIPECONF_DITHER_TYPE_MASK">PIPECONF_DITHER_TYPE_MASK</dfn> (0x0000000c)</u></td></tr>
<tr><th id="4409">4409</th><td><u>#define   <dfn class="macro" id="_M/PIPECONF_DITHER_TYPE_SP" data-ref="_M/PIPECONF_DITHER_TYPE_SP">PIPECONF_DITHER_TYPE_SP</dfn> (0&lt;&lt;2)</u></td></tr>
<tr><th id="4410">4410</th><td><u>#define   <dfn class="macro" id="_M/PIPECONF_DITHER_TYPE_ST1" data-ref="_M/PIPECONF_DITHER_TYPE_ST1">PIPECONF_DITHER_TYPE_ST1</dfn> (1&lt;&lt;2)</u></td></tr>
<tr><th id="4411">4411</th><td><u>#define   <dfn class="macro" id="_M/PIPECONF_DITHER_TYPE_ST2" data-ref="_M/PIPECONF_DITHER_TYPE_ST2">PIPECONF_DITHER_TYPE_ST2</dfn> (2&lt;&lt;2)</u></td></tr>
<tr><th id="4412">4412</th><td><u>#define   <dfn class="macro" id="_M/PIPECONF_DITHER_TYPE_TEMP" data-ref="_M/PIPECONF_DITHER_TYPE_TEMP">PIPECONF_DITHER_TYPE_TEMP</dfn> (3&lt;&lt;2)</u></td></tr>
<tr><th id="4413">4413</th><td><u>#define <dfn class="macro" id="_M/_PIPEASTAT" data-ref="_M/_PIPEASTAT">_PIPEASTAT</dfn>		0x70024</u></td></tr>
<tr><th id="4414">4414</th><td><u>#define   <dfn class="macro" id="_M/PIPE_FIFO_UNDERRUN_STATUS" data-ref="_M/PIPE_FIFO_UNDERRUN_STATUS">PIPE_FIFO_UNDERRUN_STATUS</dfn>		(1UL&lt;&lt;31)</u></td></tr>
<tr><th id="4415">4415</th><td><u>#define   <dfn class="macro" id="_M/SPRITE1_FLIP_DONE_INT_EN_VLV" data-ref="_M/SPRITE1_FLIP_DONE_INT_EN_VLV">SPRITE1_FLIP_DONE_INT_EN_VLV</dfn>		(1UL&lt;&lt;30)</u></td></tr>
<tr><th id="4416">4416</th><td><u>#define   <dfn class="macro" id="_M/PIPE_CRC_ERROR_ENABLE" data-ref="_M/PIPE_CRC_ERROR_ENABLE">PIPE_CRC_ERROR_ENABLE</dfn>			(1UL&lt;&lt;29)</u></td></tr>
<tr><th id="4417">4417</th><td><u>#define   <dfn class="macro" id="_M/PIPE_CRC_DONE_ENABLE" data-ref="_M/PIPE_CRC_DONE_ENABLE">PIPE_CRC_DONE_ENABLE</dfn>			(1UL&lt;&lt;28)</u></td></tr>
<tr><th id="4418">4418</th><td><u>#define   <dfn class="macro" id="_M/PERF_COUNTER2_INTERRUPT_EN" data-ref="_M/PERF_COUNTER2_INTERRUPT_EN">PERF_COUNTER2_INTERRUPT_EN</dfn>		(1UL&lt;&lt;27)</u></td></tr>
<tr><th id="4419">4419</th><td><u>#define   <dfn class="macro" id="_M/PIPE_GMBUS_EVENT_ENABLE" data-ref="_M/PIPE_GMBUS_EVENT_ENABLE">PIPE_GMBUS_EVENT_ENABLE</dfn>		(1UL&lt;&lt;27)</u></td></tr>
<tr><th id="4420">4420</th><td><u>#define   <dfn class="macro" id="_M/PLANE_FLIP_DONE_INT_EN_VLV" data-ref="_M/PLANE_FLIP_DONE_INT_EN_VLV">PLANE_FLIP_DONE_INT_EN_VLV</dfn>		(1UL&lt;&lt;26)</u></td></tr>
<tr><th id="4421">4421</th><td><u>#define   <dfn class="macro" id="_M/PIPE_HOTPLUG_INTERRUPT_ENABLE" data-ref="_M/PIPE_HOTPLUG_INTERRUPT_ENABLE">PIPE_HOTPLUG_INTERRUPT_ENABLE</dfn>		(1UL&lt;&lt;26)</u></td></tr>
<tr><th id="4422">4422</th><td><u>#define   <dfn class="macro" id="_M/PIPE_VSYNC_INTERRUPT_ENABLE" data-ref="_M/PIPE_VSYNC_INTERRUPT_ENABLE">PIPE_VSYNC_INTERRUPT_ENABLE</dfn>		(1UL&lt;&lt;25)</u></td></tr>
<tr><th id="4423">4423</th><td><u>#define   <dfn class="macro" id="_M/PIPE_DISPLAY_LINE_COMPARE_ENABLE" data-ref="_M/PIPE_DISPLAY_LINE_COMPARE_ENABLE">PIPE_DISPLAY_LINE_COMPARE_ENABLE</dfn>	(1UL&lt;&lt;24)</u></td></tr>
<tr><th id="4424">4424</th><td><u>#define   <dfn class="macro" id="_M/PIPE_DPST_EVENT_ENABLE" data-ref="_M/PIPE_DPST_EVENT_ENABLE">PIPE_DPST_EVENT_ENABLE</dfn>		(1UL&lt;&lt;23)</u></td></tr>
<tr><th id="4425">4425</th><td><u>#define   <dfn class="macro" id="_M/SPRITE0_FLIP_DONE_INT_EN_VLV" data-ref="_M/SPRITE0_FLIP_DONE_INT_EN_VLV">SPRITE0_FLIP_DONE_INT_EN_VLV</dfn>		(1UL&lt;&lt;22)</u></td></tr>
<tr><th id="4426">4426</th><td><u>#define   <dfn class="macro" id="_M/PIPE_LEGACY_BLC_EVENT_ENABLE" data-ref="_M/PIPE_LEGACY_BLC_EVENT_ENABLE">PIPE_LEGACY_BLC_EVENT_ENABLE</dfn>		(1UL&lt;&lt;22)</u></td></tr>
<tr><th id="4427">4427</th><td><u>#define   <dfn class="macro" id="_M/PIPE_ODD_FIELD_INTERRUPT_ENABLE" data-ref="_M/PIPE_ODD_FIELD_INTERRUPT_ENABLE">PIPE_ODD_FIELD_INTERRUPT_ENABLE</dfn>	(1UL&lt;&lt;21)</u></td></tr>
<tr><th id="4428">4428</th><td><u>#define   <dfn class="macro" id="_M/PIPE_EVEN_FIELD_INTERRUPT_ENABLE" data-ref="_M/PIPE_EVEN_FIELD_INTERRUPT_ENABLE">PIPE_EVEN_FIELD_INTERRUPT_ENABLE</dfn>	(1UL&lt;&lt;20)</u></td></tr>
<tr><th id="4429">4429</th><td><u>#define   <dfn class="macro" id="_M/PIPE_B_PSR_INTERRUPT_ENABLE_VLV" data-ref="_M/PIPE_B_PSR_INTERRUPT_ENABLE_VLV">PIPE_B_PSR_INTERRUPT_ENABLE_VLV</dfn>	(1UL&lt;&lt;19)</u></td></tr>
<tr><th id="4430">4430</th><td><u>#define   <dfn class="macro" id="_M/PERF_COUNTER_INTERRUPT_EN" data-ref="_M/PERF_COUNTER_INTERRUPT_EN">PERF_COUNTER_INTERRUPT_EN</dfn>		(1UL&lt;&lt;19)</u></td></tr>
<tr><th id="4431">4431</th><td><u>#define   <dfn class="macro" id="_M/PIPE_HOTPLUG_TV_INTERRUPT_ENABLE" data-ref="_M/PIPE_HOTPLUG_TV_INTERRUPT_ENABLE">PIPE_HOTPLUG_TV_INTERRUPT_ENABLE</dfn>	(1UL&lt;&lt;18) /* pre-965 */</u></td></tr>
<tr><th id="4432">4432</th><td><u>#define   <dfn class="macro" id="_M/PIPE_START_VBLANK_INTERRUPT_ENABLE" data-ref="_M/PIPE_START_VBLANK_INTERRUPT_ENABLE">PIPE_START_VBLANK_INTERRUPT_ENABLE</dfn>	(1UL&lt;&lt;18) /* 965 or later */</u></td></tr>
<tr><th id="4433">4433</th><td><u>#define   <dfn class="macro" id="_M/PIPE_FRAMESTART_INTERRUPT_ENABLE" data-ref="_M/PIPE_FRAMESTART_INTERRUPT_ENABLE">PIPE_FRAMESTART_INTERRUPT_ENABLE</dfn>	(1UL&lt;&lt;17)</u></td></tr>
<tr><th id="4434">4434</th><td><u>#define   <dfn class="macro" id="_M/PIPE_VBLANK_INTERRUPT_ENABLE" data-ref="_M/PIPE_VBLANK_INTERRUPT_ENABLE">PIPE_VBLANK_INTERRUPT_ENABLE</dfn>		(1UL&lt;&lt;17)</u></td></tr>
<tr><th id="4435">4435</th><td><u>#define   <dfn class="macro" id="_M/PIPEA_HBLANK_INT_EN_VLV" data-ref="_M/PIPEA_HBLANK_INT_EN_VLV">PIPEA_HBLANK_INT_EN_VLV</dfn>		(1UL&lt;&lt;16)</u></td></tr>
<tr><th id="4436">4436</th><td><u>#define   <dfn class="macro" id="_M/PIPE_OVERLAY_UPDATED_ENABLE" data-ref="_M/PIPE_OVERLAY_UPDATED_ENABLE">PIPE_OVERLAY_UPDATED_ENABLE</dfn>		(1UL&lt;&lt;16)</u></td></tr>
<tr><th id="4437">4437</th><td><u>#define   <dfn class="macro" id="_M/SPRITE1_FLIP_DONE_INT_STATUS_VLV" data-ref="_M/SPRITE1_FLIP_DONE_INT_STATUS_VLV">SPRITE1_FLIP_DONE_INT_STATUS_VLV</dfn>	(1UL&lt;&lt;15)</u></td></tr>
<tr><th id="4438">4438</th><td><u>#define   <dfn class="macro" id="_M/SPRITE0_FLIP_DONE_INT_STATUS_VLV" data-ref="_M/SPRITE0_FLIP_DONE_INT_STATUS_VLV">SPRITE0_FLIP_DONE_INT_STATUS_VLV</dfn>	(1UL&lt;&lt;14)</u></td></tr>
<tr><th id="4439">4439</th><td><u>#define   <dfn class="macro" id="_M/PIPE_CRC_ERROR_INTERRUPT_STATUS" data-ref="_M/PIPE_CRC_ERROR_INTERRUPT_STATUS">PIPE_CRC_ERROR_INTERRUPT_STATUS</dfn>	(1UL&lt;&lt;13)</u></td></tr>
<tr><th id="4440">4440</th><td><u>#define   <dfn class="macro" id="_M/PIPE_CRC_DONE_INTERRUPT_STATUS" data-ref="_M/PIPE_CRC_DONE_INTERRUPT_STATUS">PIPE_CRC_DONE_INTERRUPT_STATUS</dfn>	(1UL&lt;&lt;12)</u></td></tr>
<tr><th id="4441">4441</th><td><u>#define   <dfn class="macro" id="_M/PERF_COUNTER2_INTERRUPT_STATUS" data-ref="_M/PERF_COUNTER2_INTERRUPT_STATUS">PERF_COUNTER2_INTERRUPT_STATUS</dfn>	(1UL&lt;&lt;11)</u></td></tr>
<tr><th id="4442">4442</th><td><u>#define   <dfn class="macro" id="_M/PIPE_GMBUS_INTERRUPT_STATUS" data-ref="_M/PIPE_GMBUS_INTERRUPT_STATUS">PIPE_GMBUS_INTERRUPT_STATUS</dfn>		(1UL&lt;&lt;11)</u></td></tr>
<tr><th id="4443">4443</th><td><u>#define   <dfn class="macro" id="_M/PLANE_FLIP_DONE_INT_STATUS_VLV" data-ref="_M/PLANE_FLIP_DONE_INT_STATUS_VLV">PLANE_FLIP_DONE_INT_STATUS_VLV</dfn>	(1UL&lt;&lt;10)</u></td></tr>
<tr><th id="4444">4444</th><td><u>#define   <dfn class="macro" id="_M/PIPE_HOTPLUG_INTERRUPT_STATUS" data-ref="_M/PIPE_HOTPLUG_INTERRUPT_STATUS">PIPE_HOTPLUG_INTERRUPT_STATUS</dfn>		(1UL&lt;&lt;10)</u></td></tr>
<tr><th id="4445">4445</th><td><u>#define   <dfn class="macro" id="_M/PIPE_VSYNC_INTERRUPT_STATUS" data-ref="_M/PIPE_VSYNC_INTERRUPT_STATUS">PIPE_VSYNC_INTERRUPT_STATUS</dfn>		(1UL&lt;&lt;9)</u></td></tr>
<tr><th id="4446">4446</th><td><u>#define   <dfn class="macro" id="_M/PIPE_DISPLAY_LINE_COMPARE_STATUS" data-ref="_M/PIPE_DISPLAY_LINE_COMPARE_STATUS">PIPE_DISPLAY_LINE_COMPARE_STATUS</dfn>	(1UL&lt;&lt;8)</u></td></tr>
<tr><th id="4447">4447</th><td><u>#define   <dfn class="macro" id="_M/PIPE_DPST_EVENT_STATUS" data-ref="_M/PIPE_DPST_EVENT_STATUS">PIPE_DPST_EVENT_STATUS</dfn>		(1UL&lt;&lt;7)</u></td></tr>
<tr><th id="4448">4448</th><td><u>#define   <dfn class="macro" id="_M/PIPE_A_PSR_STATUS_VLV" data-ref="_M/PIPE_A_PSR_STATUS_VLV">PIPE_A_PSR_STATUS_VLV</dfn>			(1UL&lt;&lt;6)</u></td></tr>
<tr><th id="4449">4449</th><td><u>#define   <dfn class="macro" id="_M/PIPE_LEGACY_BLC_EVENT_STATUS" data-ref="_M/PIPE_LEGACY_BLC_EVENT_STATUS">PIPE_LEGACY_BLC_EVENT_STATUS</dfn>		(1UL&lt;&lt;6)</u></td></tr>
<tr><th id="4450">4450</th><td><u>#define   <dfn class="macro" id="_M/PIPE_ODD_FIELD_INTERRUPT_STATUS" data-ref="_M/PIPE_ODD_FIELD_INTERRUPT_STATUS">PIPE_ODD_FIELD_INTERRUPT_STATUS</dfn>	(1UL&lt;&lt;5)</u></td></tr>
<tr><th id="4451">4451</th><td><u>#define   <dfn class="macro" id="_M/PIPE_EVEN_FIELD_INTERRUPT_STATUS" data-ref="_M/PIPE_EVEN_FIELD_INTERRUPT_STATUS">PIPE_EVEN_FIELD_INTERRUPT_STATUS</dfn>	(1UL&lt;&lt;4)</u></td></tr>
<tr><th id="4452">4452</th><td><u>#define   <dfn class="macro" id="_M/PIPE_B_PSR_STATUS_VLV" data-ref="_M/PIPE_B_PSR_STATUS_VLV">PIPE_B_PSR_STATUS_VLV</dfn>			(1UL&lt;&lt;3)</u></td></tr>
<tr><th id="4453">4453</th><td><u>#define   <dfn class="macro" id="_M/PERF_COUNTER_INTERRUPT_STATUS" data-ref="_M/PERF_COUNTER_INTERRUPT_STATUS">PERF_COUNTER_INTERRUPT_STATUS</dfn>		(1UL&lt;&lt;3)</u></td></tr>
<tr><th id="4454">4454</th><td><u>#define   <dfn class="macro" id="_M/PIPE_HOTPLUG_TV_INTERRUPT_STATUS" data-ref="_M/PIPE_HOTPLUG_TV_INTERRUPT_STATUS">PIPE_HOTPLUG_TV_INTERRUPT_STATUS</dfn>	(1UL&lt;&lt;2) /* pre-965 */</u></td></tr>
<tr><th id="4455">4455</th><td><u>#define   <dfn class="macro" id="_M/PIPE_START_VBLANK_INTERRUPT_STATUS" data-ref="_M/PIPE_START_VBLANK_INTERRUPT_STATUS">PIPE_START_VBLANK_INTERRUPT_STATUS</dfn>	(1UL&lt;&lt;2) /* 965 or later */</u></td></tr>
<tr><th id="4456">4456</th><td><u>#define   <dfn class="macro" id="_M/PIPE_FRAMESTART_INTERRUPT_STATUS" data-ref="_M/PIPE_FRAMESTART_INTERRUPT_STATUS">PIPE_FRAMESTART_INTERRUPT_STATUS</dfn>	(1UL&lt;&lt;1)</u></td></tr>
<tr><th id="4457">4457</th><td><u>#define   <dfn class="macro" id="_M/PIPE_VBLANK_INTERRUPT_STATUS" data-ref="_M/PIPE_VBLANK_INTERRUPT_STATUS">PIPE_VBLANK_INTERRUPT_STATUS</dfn>		(1UL&lt;&lt;1)</u></td></tr>
<tr><th id="4458">4458</th><td><u>#define   <dfn class="macro" id="_M/PIPE_HBLANK_INT_STATUS" data-ref="_M/PIPE_HBLANK_INT_STATUS">PIPE_HBLANK_INT_STATUS</dfn>		(1UL&lt;&lt;0)</u></td></tr>
<tr><th id="4459">4459</th><td><u>#define   <dfn class="macro" id="_M/PIPE_OVERLAY_UPDATED_STATUS" data-ref="_M/PIPE_OVERLAY_UPDATED_STATUS">PIPE_OVERLAY_UPDATED_STATUS</dfn>		(1UL&lt;&lt;0)</u></td></tr>
<tr><th id="4460">4460</th><td></td></tr>
<tr><th id="4461">4461</th><td><u>#define <dfn class="macro" id="_M/PIPESTAT_INT_ENABLE_MASK" data-ref="_M/PIPESTAT_INT_ENABLE_MASK">PIPESTAT_INT_ENABLE_MASK</dfn>		0x7fff0000</u></td></tr>
<tr><th id="4462">4462</th><td><u>#define <dfn class="macro" id="_M/PIPESTAT_INT_STATUS_MASK" data-ref="_M/PIPESTAT_INT_STATUS_MASK">PIPESTAT_INT_STATUS_MASK</dfn>		0x0000ffff</u></td></tr>
<tr><th id="4463">4463</th><td></td></tr>
<tr><th id="4464">4464</th><td><u>#define <dfn class="macro" id="_M/PIPE_A_OFFSET" data-ref="_M/PIPE_A_OFFSET">PIPE_A_OFFSET</dfn>		0x70000</u></td></tr>
<tr><th id="4465">4465</th><td><u>#define <dfn class="macro" id="_M/PIPE_B_OFFSET" data-ref="_M/PIPE_B_OFFSET">PIPE_B_OFFSET</dfn>		0x71000</u></td></tr>
<tr><th id="4466">4466</th><td><u>#define <dfn class="macro" id="_M/PIPE_C_OFFSET" data-ref="_M/PIPE_C_OFFSET">PIPE_C_OFFSET</dfn>		0x72000</u></td></tr>
<tr><th id="4467">4467</th><td><u>#define <dfn class="macro" id="_M/CHV_PIPE_C_OFFSET" data-ref="_M/CHV_PIPE_C_OFFSET">CHV_PIPE_C_OFFSET</dfn>	0x74000</u></td></tr>
<tr><th id="4468">4468</th><td><i>/*</i></td></tr>
<tr><th id="4469">4469</th><td><i> * There's actually no pipe EDP. Some pipe registers have</i></td></tr>
<tr><th id="4470">4470</th><td><i> * simply shifted from the pipe to the transcoder, while</i></td></tr>
<tr><th id="4471">4471</th><td><i> * keeping their original offset. Thus we need PIPE_EDP_OFFSET</i></td></tr>
<tr><th id="4472">4472</th><td><i> * to access such registers in transcoder EDP.</i></td></tr>
<tr><th id="4473">4473</th><td><i> */</i></td></tr>
<tr><th id="4474">4474</th><td><u>#define <dfn class="macro" id="_M/PIPE_EDP_OFFSET" data-ref="_M/PIPE_EDP_OFFSET">PIPE_EDP_OFFSET</dfn>	0x7f000</u></td></tr>
<tr><th id="4475">4475</th><td></td></tr>
<tr><th id="4476">4476</th><td><u>#define <dfn class="macro" id="_M/_PIPE2" data-ref="_M/_PIPE2">_PIPE2</dfn>(pipe, reg) (dev_priv-&gt;info.pipe_offsets[pipe] - \</u></td></tr>
<tr><th id="4477">4477</th><td><u>	dev_priv-&gt;info.pipe_offsets[PIPE_A] + (reg) + \</u></td></tr>
<tr><th id="4478">4478</th><td><u>	dev_priv-&gt;info.display_mmio_offset)</u></td></tr>
<tr><th id="4479">4479</th><td></td></tr>
<tr><th id="4480">4480</th><td><u>#define <dfn class="macro" id="_M/PIPECONF" data-ref="_M/PIPECONF">PIPECONF</dfn>(pipe) _PIPE2(pipe, _PIPEACONF)</u></td></tr>
<tr><th id="4481">4481</th><td><u>#define <dfn class="macro" id="_M/PIPEDSL" data-ref="_M/PIPEDSL">PIPEDSL</dfn>(pipe)  _PIPE2(pipe, _PIPEADSL)</u></td></tr>
<tr><th id="4482">4482</th><td><u>#define <dfn class="macro" id="_M/PIPEFRAME" data-ref="_M/PIPEFRAME">PIPEFRAME</dfn>(pipe) _PIPE2(pipe, _PIPEAFRAMEHIGH)</u></td></tr>
<tr><th id="4483">4483</th><td><u>#define <dfn class="macro" id="_M/PIPEFRAMEPIXEL" data-ref="_M/PIPEFRAMEPIXEL">PIPEFRAMEPIXEL</dfn>(pipe)  _PIPE2(pipe, _PIPEAFRAMEPIXEL)</u></td></tr>
<tr><th id="4484">4484</th><td><u>#define <dfn class="macro" id="_M/PIPESTAT" data-ref="_M/PIPESTAT">PIPESTAT</dfn>(pipe) _PIPE2(pipe, _PIPEASTAT)</u></td></tr>
<tr><th id="4485">4485</th><td></td></tr>
<tr><th id="4486">4486</th><td><u>#define <dfn class="macro" id="_M/_PIPE_MISC_A" data-ref="_M/_PIPE_MISC_A">_PIPE_MISC_A</dfn>			0x70030</u></td></tr>
<tr><th id="4487">4487</th><td><u>#define <dfn class="macro" id="_M/_PIPE_MISC_B" data-ref="_M/_PIPE_MISC_B">_PIPE_MISC_B</dfn>			0x71030</u></td></tr>
<tr><th id="4488">4488</th><td><u>#define   <dfn class="macro" id="_M/PIPEMISC_DITHER_BPC_MASK" data-ref="_M/PIPEMISC_DITHER_BPC_MASK">PIPEMISC_DITHER_BPC_MASK</dfn>	(7&lt;&lt;5)</u></td></tr>
<tr><th id="4489">4489</th><td><u>#define   <dfn class="macro" id="_M/PIPEMISC_DITHER_8_BPC" data-ref="_M/PIPEMISC_DITHER_8_BPC">PIPEMISC_DITHER_8_BPC</dfn>		(0&lt;&lt;5)</u></td></tr>
<tr><th id="4490">4490</th><td><u>#define   <dfn class="macro" id="_M/PIPEMISC_DITHER_10_BPC" data-ref="_M/PIPEMISC_DITHER_10_BPC">PIPEMISC_DITHER_10_BPC</dfn>	(1&lt;&lt;5)</u></td></tr>
<tr><th id="4491">4491</th><td><u>#define   <dfn class="macro" id="_M/PIPEMISC_DITHER_6_BPC" data-ref="_M/PIPEMISC_DITHER_6_BPC">PIPEMISC_DITHER_6_BPC</dfn>		(2&lt;&lt;5)</u></td></tr>
<tr><th id="4492">4492</th><td><u>#define   <dfn class="macro" id="_M/PIPEMISC_DITHER_12_BPC" data-ref="_M/PIPEMISC_DITHER_12_BPC">PIPEMISC_DITHER_12_BPC</dfn>	(3&lt;&lt;5)</u></td></tr>
<tr><th id="4493">4493</th><td><u>#define   <dfn class="macro" id="_M/PIPEMISC_DITHER_ENABLE" data-ref="_M/PIPEMISC_DITHER_ENABLE">PIPEMISC_DITHER_ENABLE</dfn>	(1&lt;&lt;4)</u></td></tr>
<tr><th id="4494">4494</th><td><u>#define   <dfn class="macro" id="_M/PIPEMISC_DITHER_TYPE_MASK" data-ref="_M/PIPEMISC_DITHER_TYPE_MASK">PIPEMISC_DITHER_TYPE_MASK</dfn>	(3&lt;&lt;2)</u></td></tr>
<tr><th id="4495">4495</th><td><u>#define   <dfn class="macro" id="_M/PIPEMISC_DITHER_TYPE_SP" data-ref="_M/PIPEMISC_DITHER_TYPE_SP">PIPEMISC_DITHER_TYPE_SP</dfn>	(0&lt;&lt;2)</u></td></tr>
<tr><th id="4496">4496</th><td><u>#define <dfn class="macro" id="_M/PIPEMISC" data-ref="_M/PIPEMISC">PIPEMISC</dfn>(pipe) _PIPE2(pipe, _PIPE_MISC_A)</u></td></tr>
<tr><th id="4497">4497</th><td></td></tr>
<tr><th id="4498">4498</th><td><u>#define <dfn class="macro" id="_M/VLV_DPFLIPSTAT" data-ref="_M/VLV_DPFLIPSTAT">VLV_DPFLIPSTAT</dfn>				(VLV_DISPLAY_BASE + 0x70028)</u></td></tr>
<tr><th id="4499">4499</th><td><u>#define   <dfn class="macro" id="_M/PIPEB_LINE_COMPARE_INT_EN" data-ref="_M/PIPEB_LINE_COMPARE_INT_EN">PIPEB_LINE_COMPARE_INT_EN</dfn>		(1&lt;&lt;29)</u></td></tr>
<tr><th id="4500">4500</th><td><u>#define   <dfn class="macro" id="_M/PIPEB_HLINE_INT_EN" data-ref="_M/PIPEB_HLINE_INT_EN">PIPEB_HLINE_INT_EN</dfn>			(1&lt;&lt;28)</u></td></tr>
<tr><th id="4501">4501</th><td><u>#define   <dfn class="macro" id="_M/PIPEB_VBLANK_INT_EN" data-ref="_M/PIPEB_VBLANK_INT_EN">PIPEB_VBLANK_INT_EN</dfn>			(1&lt;&lt;27)</u></td></tr>
<tr><th id="4502">4502</th><td><u>#define   <dfn class="macro" id="_M/SPRITED_FLIP_DONE_INT_EN" data-ref="_M/SPRITED_FLIP_DONE_INT_EN">SPRITED_FLIP_DONE_INT_EN</dfn>		(1&lt;&lt;26)</u></td></tr>
<tr><th id="4503">4503</th><td><u>#define   <dfn class="macro" id="_M/SPRITEC_FLIP_DONE_INT_EN" data-ref="_M/SPRITEC_FLIP_DONE_INT_EN">SPRITEC_FLIP_DONE_INT_EN</dfn>		(1&lt;&lt;25)</u></td></tr>
<tr><th id="4504">4504</th><td><u>#define   <dfn class="macro" id="_M/PLANEB_FLIP_DONE_INT_EN" data-ref="_M/PLANEB_FLIP_DONE_INT_EN">PLANEB_FLIP_DONE_INT_EN</dfn>		(1&lt;&lt;24)</u></td></tr>
<tr><th id="4505">4505</th><td><u>#define   <dfn class="macro" id="_M/PIPE_PSR_INT_EN" data-ref="_M/PIPE_PSR_INT_EN">PIPE_PSR_INT_EN</dfn>			(1&lt;&lt;22)</u></td></tr>
<tr><th id="4506">4506</th><td><u>#define   <dfn class="macro" id="_M/PIPEA_LINE_COMPARE_INT_EN" data-ref="_M/PIPEA_LINE_COMPARE_INT_EN">PIPEA_LINE_COMPARE_INT_EN</dfn>		(1&lt;&lt;21)</u></td></tr>
<tr><th id="4507">4507</th><td><u>#define   <dfn class="macro" id="_M/PIPEA_HLINE_INT_EN" data-ref="_M/PIPEA_HLINE_INT_EN">PIPEA_HLINE_INT_EN</dfn>			(1&lt;&lt;20)</u></td></tr>
<tr><th id="4508">4508</th><td><u>#define   <dfn class="macro" id="_M/PIPEA_VBLANK_INT_EN" data-ref="_M/PIPEA_VBLANK_INT_EN">PIPEA_VBLANK_INT_EN</dfn>			(1&lt;&lt;19)</u></td></tr>
<tr><th id="4509">4509</th><td><u>#define   <dfn class="macro" id="_M/SPRITEB_FLIP_DONE_INT_EN" data-ref="_M/SPRITEB_FLIP_DONE_INT_EN">SPRITEB_FLIP_DONE_INT_EN</dfn>		(1&lt;&lt;18)</u></td></tr>
<tr><th id="4510">4510</th><td><u>#define   <dfn class="macro" id="_M/SPRITEA_FLIP_DONE_INT_EN" data-ref="_M/SPRITEA_FLIP_DONE_INT_EN">SPRITEA_FLIP_DONE_INT_EN</dfn>		(1&lt;&lt;17)</u></td></tr>
<tr><th id="4511">4511</th><td><u>#define   <dfn class="macro" id="_M/PLANEA_FLIPDONE_INT_EN" data-ref="_M/PLANEA_FLIPDONE_INT_EN">PLANEA_FLIPDONE_INT_EN</dfn>		(1&lt;&lt;16)</u></td></tr>
<tr><th id="4512">4512</th><td><u>#define   <dfn class="macro" id="_M/PIPEC_LINE_COMPARE_INT_EN" data-ref="_M/PIPEC_LINE_COMPARE_INT_EN">PIPEC_LINE_COMPARE_INT_EN</dfn>		(1&lt;&lt;13)</u></td></tr>
<tr><th id="4513">4513</th><td><u>#define   <dfn class="macro" id="_M/PIPEC_HLINE_INT_EN" data-ref="_M/PIPEC_HLINE_INT_EN">PIPEC_HLINE_INT_EN</dfn>			(1&lt;&lt;12)</u></td></tr>
<tr><th id="4514">4514</th><td><u>#define   <dfn class="macro" id="_M/PIPEC_VBLANK_INT_EN" data-ref="_M/PIPEC_VBLANK_INT_EN">PIPEC_VBLANK_INT_EN</dfn>			(1&lt;&lt;11)</u></td></tr>
<tr><th id="4515">4515</th><td><u>#define   <dfn class="macro" id="_M/SPRITEF_FLIPDONE_INT_EN" data-ref="_M/SPRITEF_FLIPDONE_INT_EN">SPRITEF_FLIPDONE_INT_EN</dfn>		(1&lt;&lt;10)</u></td></tr>
<tr><th id="4516">4516</th><td><u>#define   <dfn class="macro" id="_M/SPRITEE_FLIPDONE_INT_EN" data-ref="_M/SPRITEE_FLIPDONE_INT_EN">SPRITEE_FLIPDONE_INT_EN</dfn>		(1&lt;&lt;9)</u></td></tr>
<tr><th id="4517">4517</th><td><u>#define   <dfn class="macro" id="_M/PLANEC_FLIPDONE_INT_EN" data-ref="_M/PLANEC_FLIPDONE_INT_EN">PLANEC_FLIPDONE_INT_EN</dfn>		(1&lt;&lt;8)</u></td></tr>
<tr><th id="4518">4518</th><td></td></tr>
<tr><th id="4519">4519</th><td><u>#define <dfn class="macro" id="_M/DPINVGTT" data-ref="_M/DPINVGTT">DPINVGTT</dfn>				(VLV_DISPLAY_BASE + 0x7002c) /* VLV/CHV only */</u></td></tr>
<tr><th id="4520">4520</th><td><u>#define   <dfn class="macro" id="_M/SPRITEF_INVALID_GTT_INT_EN" data-ref="_M/SPRITEF_INVALID_GTT_INT_EN">SPRITEF_INVALID_GTT_INT_EN</dfn>		(1&lt;&lt;27)</u></td></tr>
<tr><th id="4521">4521</th><td><u>#define   <dfn class="macro" id="_M/SPRITEE_INVALID_GTT_INT_EN" data-ref="_M/SPRITEE_INVALID_GTT_INT_EN">SPRITEE_INVALID_GTT_INT_EN</dfn>		(1&lt;&lt;26)</u></td></tr>
<tr><th id="4522">4522</th><td><u>#define   <dfn class="macro" id="_M/PLANEC_INVALID_GTT_INT_EN" data-ref="_M/PLANEC_INVALID_GTT_INT_EN">PLANEC_INVALID_GTT_INT_EN</dfn>		(1&lt;&lt;25)</u></td></tr>
<tr><th id="4523">4523</th><td><u>#define   <dfn class="macro" id="_M/CURSORC_INVALID_GTT_INT_EN" data-ref="_M/CURSORC_INVALID_GTT_INT_EN">CURSORC_INVALID_GTT_INT_EN</dfn>		(1&lt;&lt;24)</u></td></tr>
<tr><th id="4524">4524</th><td><u>#define   <dfn class="macro" id="_M/CURSORB_INVALID_GTT_INT_EN" data-ref="_M/CURSORB_INVALID_GTT_INT_EN">CURSORB_INVALID_GTT_INT_EN</dfn>		(1&lt;&lt;23)</u></td></tr>
<tr><th id="4525">4525</th><td><u>#define   <dfn class="macro" id="_M/CURSORA_INVALID_GTT_INT_EN" data-ref="_M/CURSORA_INVALID_GTT_INT_EN">CURSORA_INVALID_GTT_INT_EN</dfn>		(1&lt;&lt;22)</u></td></tr>
<tr><th id="4526">4526</th><td><u>#define   <dfn class="macro" id="_M/SPRITED_INVALID_GTT_INT_EN" data-ref="_M/SPRITED_INVALID_GTT_INT_EN">SPRITED_INVALID_GTT_INT_EN</dfn>		(1&lt;&lt;21)</u></td></tr>
<tr><th id="4527">4527</th><td><u>#define   <dfn class="macro" id="_M/SPRITEC_INVALID_GTT_INT_EN" data-ref="_M/SPRITEC_INVALID_GTT_INT_EN">SPRITEC_INVALID_GTT_INT_EN</dfn>		(1&lt;&lt;20)</u></td></tr>
<tr><th id="4528">4528</th><td><u>#define   <dfn class="macro" id="_M/PLANEB_INVALID_GTT_INT_EN" data-ref="_M/PLANEB_INVALID_GTT_INT_EN">PLANEB_INVALID_GTT_INT_EN</dfn>		(1&lt;&lt;19)</u></td></tr>
<tr><th id="4529">4529</th><td><u>#define   <dfn class="macro" id="_M/SPRITEB_INVALID_GTT_INT_EN" data-ref="_M/SPRITEB_INVALID_GTT_INT_EN">SPRITEB_INVALID_GTT_INT_EN</dfn>		(1&lt;&lt;18)</u></td></tr>
<tr><th id="4530">4530</th><td><u>#define   <dfn class="macro" id="_M/SPRITEA_INVALID_GTT_INT_EN" data-ref="_M/SPRITEA_INVALID_GTT_INT_EN">SPRITEA_INVALID_GTT_INT_EN</dfn>		(1&lt;&lt;17)</u></td></tr>
<tr><th id="4531">4531</th><td><u>#define   <dfn class="macro" id="_M/PLANEA_INVALID_GTT_INT_EN" data-ref="_M/PLANEA_INVALID_GTT_INT_EN">PLANEA_INVALID_GTT_INT_EN</dfn>		(1&lt;&lt;16)</u></td></tr>
<tr><th id="4532">4532</th><td><u>#define   <dfn class="macro" id="_M/DPINVGTT_EN_MASK" data-ref="_M/DPINVGTT_EN_MASK">DPINVGTT_EN_MASK</dfn>			0xff0000</u></td></tr>
<tr><th id="4533">4533</th><td><u>#define   <dfn class="macro" id="_M/DPINVGTT_EN_MASK_CHV" data-ref="_M/DPINVGTT_EN_MASK_CHV">DPINVGTT_EN_MASK_CHV</dfn>			0xfff0000</u></td></tr>
<tr><th id="4534">4534</th><td><u>#define   <dfn class="macro" id="_M/SPRITEF_INVALID_GTT_STATUS" data-ref="_M/SPRITEF_INVALID_GTT_STATUS">SPRITEF_INVALID_GTT_STATUS</dfn>		(1&lt;&lt;11)</u></td></tr>
<tr><th id="4535">4535</th><td><u>#define   <dfn class="macro" id="_M/SPRITEE_INVALID_GTT_STATUS" data-ref="_M/SPRITEE_INVALID_GTT_STATUS">SPRITEE_INVALID_GTT_STATUS</dfn>		(1&lt;&lt;10)</u></td></tr>
<tr><th id="4536">4536</th><td><u>#define   <dfn class="macro" id="_M/PLANEC_INVALID_GTT_STATUS" data-ref="_M/PLANEC_INVALID_GTT_STATUS">PLANEC_INVALID_GTT_STATUS</dfn>		(1&lt;&lt;9)</u></td></tr>
<tr><th id="4537">4537</th><td><u>#define   <dfn class="macro" id="_M/CURSORC_INVALID_GTT_STATUS" data-ref="_M/CURSORC_INVALID_GTT_STATUS">CURSORC_INVALID_GTT_STATUS</dfn>		(1&lt;&lt;8)</u></td></tr>
<tr><th id="4538">4538</th><td><u>#define   <dfn class="macro" id="_M/CURSORB_INVALID_GTT_STATUS" data-ref="_M/CURSORB_INVALID_GTT_STATUS">CURSORB_INVALID_GTT_STATUS</dfn>		(1&lt;&lt;7)</u></td></tr>
<tr><th id="4539">4539</th><td><u>#define   <dfn class="macro" id="_M/CURSORA_INVALID_GTT_STATUS" data-ref="_M/CURSORA_INVALID_GTT_STATUS">CURSORA_INVALID_GTT_STATUS</dfn>		(1&lt;&lt;6)</u></td></tr>
<tr><th id="4540">4540</th><td><u>#define   <dfn class="macro" id="_M/SPRITED_INVALID_GTT_STATUS" data-ref="_M/SPRITED_INVALID_GTT_STATUS">SPRITED_INVALID_GTT_STATUS</dfn>		(1&lt;&lt;5)</u></td></tr>
<tr><th id="4541">4541</th><td><u>#define   <dfn class="macro" id="_M/SPRITEC_INVALID_GTT_STATUS" data-ref="_M/SPRITEC_INVALID_GTT_STATUS">SPRITEC_INVALID_GTT_STATUS</dfn>		(1&lt;&lt;4)</u></td></tr>
<tr><th id="4542">4542</th><td><u>#define   <dfn class="macro" id="_M/PLANEB_INVALID_GTT_STATUS" data-ref="_M/PLANEB_INVALID_GTT_STATUS">PLANEB_INVALID_GTT_STATUS</dfn>		(1&lt;&lt;3)</u></td></tr>
<tr><th id="4543">4543</th><td><u>#define   <dfn class="macro" id="_M/SPRITEB_INVALID_GTT_STATUS" data-ref="_M/SPRITEB_INVALID_GTT_STATUS">SPRITEB_INVALID_GTT_STATUS</dfn>		(1&lt;&lt;2)</u></td></tr>
<tr><th id="4544">4544</th><td><u>#define   <dfn class="macro" id="_M/SPRITEA_INVALID_GTT_STATUS" data-ref="_M/SPRITEA_INVALID_GTT_STATUS">SPRITEA_INVALID_GTT_STATUS</dfn>		(1&lt;&lt;1)</u></td></tr>
<tr><th id="4545">4545</th><td><u>#define   <dfn class="macro" id="_M/PLANEA_INVALID_GTT_STATUS" data-ref="_M/PLANEA_INVALID_GTT_STATUS">PLANEA_INVALID_GTT_STATUS</dfn>		(1&lt;&lt;0)</u></td></tr>
<tr><th id="4546">4546</th><td><u>#define   <dfn class="macro" id="_M/DPINVGTT_STATUS_MASK" data-ref="_M/DPINVGTT_STATUS_MASK">DPINVGTT_STATUS_MASK</dfn>			0xff</u></td></tr>
<tr><th id="4547">4547</th><td><u>#define   <dfn class="macro" id="_M/DPINVGTT_STATUS_MASK_CHV" data-ref="_M/DPINVGTT_STATUS_MASK_CHV">DPINVGTT_STATUS_MASK_CHV</dfn>		0xfff</u></td></tr>
<tr><th id="4548">4548</th><td></td></tr>
<tr><th id="4549">4549</th><td><u>#define <dfn class="macro" id="_M/DSPARB" data-ref="_M/DSPARB">DSPARB</dfn>			(dev_priv-&gt;info.display_mmio_offset + 0x70030)</u></td></tr>
<tr><th id="4550">4550</th><td><u>#define   <dfn class="macro" id="_M/DSPARB_CSTART_MASK" data-ref="_M/DSPARB_CSTART_MASK">DSPARB_CSTART_MASK</dfn>	(0x7f &lt;&lt; 7)</u></td></tr>
<tr><th id="4551">4551</th><td><u>#define   <dfn class="macro" id="_M/DSPARB_CSTART_SHIFT" data-ref="_M/DSPARB_CSTART_SHIFT">DSPARB_CSTART_SHIFT</dfn>	7</u></td></tr>
<tr><th id="4552">4552</th><td><u>#define   <dfn class="macro" id="_M/DSPARB_BSTART_MASK" data-ref="_M/DSPARB_BSTART_MASK">DSPARB_BSTART_MASK</dfn>	(0x7f)</u></td></tr>
<tr><th id="4553">4553</th><td><u>#define   <dfn class="macro" id="_M/DSPARB_BSTART_SHIFT" data-ref="_M/DSPARB_BSTART_SHIFT">DSPARB_BSTART_SHIFT</dfn>	0</u></td></tr>
<tr><th id="4554">4554</th><td><u>#define   <dfn class="macro" id="_M/DSPARB_BEND_SHIFT" data-ref="_M/DSPARB_BEND_SHIFT">DSPARB_BEND_SHIFT</dfn>	9 /* on 855 */</u></td></tr>
<tr><th id="4555">4555</th><td><u>#define   <dfn class="macro" id="_M/DSPARB_AEND_SHIFT" data-ref="_M/DSPARB_AEND_SHIFT">DSPARB_AEND_SHIFT</dfn>	0</u></td></tr>
<tr><th id="4556">4556</th><td><u>#define   <dfn class="macro" id="_M/DSPARB_SPRITEA_SHIFT_VLV" data-ref="_M/DSPARB_SPRITEA_SHIFT_VLV">DSPARB_SPRITEA_SHIFT_VLV</dfn>	0</u></td></tr>
<tr><th id="4557">4557</th><td><u>#define   <dfn class="macro" id="_M/DSPARB_SPRITEA_MASK_VLV" data-ref="_M/DSPARB_SPRITEA_MASK_VLV">DSPARB_SPRITEA_MASK_VLV</dfn>	(0xff &lt;&lt; 0)</u></td></tr>
<tr><th id="4558">4558</th><td><u>#define   <dfn class="macro" id="_M/DSPARB_SPRITEB_SHIFT_VLV" data-ref="_M/DSPARB_SPRITEB_SHIFT_VLV">DSPARB_SPRITEB_SHIFT_VLV</dfn>	8</u></td></tr>
<tr><th id="4559">4559</th><td><u>#define   <dfn class="macro" id="_M/DSPARB_SPRITEB_MASK_VLV" data-ref="_M/DSPARB_SPRITEB_MASK_VLV">DSPARB_SPRITEB_MASK_VLV</dfn>	(0xff &lt;&lt; 8)</u></td></tr>
<tr><th id="4560">4560</th><td><u>#define   <dfn class="macro" id="_M/DSPARB_SPRITEC_SHIFT_VLV" data-ref="_M/DSPARB_SPRITEC_SHIFT_VLV">DSPARB_SPRITEC_SHIFT_VLV</dfn>	16</u></td></tr>
<tr><th id="4561">4561</th><td><u>#define   <dfn class="macro" id="_M/DSPARB_SPRITEC_MASK_VLV" data-ref="_M/DSPARB_SPRITEC_MASK_VLV">DSPARB_SPRITEC_MASK_VLV</dfn>	(0xff &lt;&lt; 16)</u></td></tr>
<tr><th id="4562">4562</th><td><u>#define   <dfn class="macro" id="_M/DSPARB_SPRITED_SHIFT_VLV" data-ref="_M/DSPARB_SPRITED_SHIFT_VLV">DSPARB_SPRITED_SHIFT_VLV</dfn>	24</u></td></tr>
<tr><th id="4563">4563</th><td><u>#define   <dfn class="macro" id="_M/DSPARB_SPRITED_MASK_VLV" data-ref="_M/DSPARB_SPRITED_MASK_VLV">DSPARB_SPRITED_MASK_VLV</dfn>	(0xff &lt;&lt; 24)</u></td></tr>
<tr><th id="4564">4564</th><td><u>#define <dfn class="macro" id="_M/DSPARB2" data-ref="_M/DSPARB2">DSPARB2</dfn>			(VLV_DISPLAY_BASE + 0x70060) /* vlv/chv */</u></td></tr>
<tr><th id="4565">4565</th><td><u>#define   <dfn class="macro" id="_M/DSPARB_SPRITEA_HI_SHIFT_VLV" data-ref="_M/DSPARB_SPRITEA_HI_SHIFT_VLV">DSPARB_SPRITEA_HI_SHIFT_VLV</dfn>	0</u></td></tr>
<tr><th id="4566">4566</th><td><u>#define   <dfn class="macro" id="_M/DSPARB_SPRITEA_HI_MASK_VLV" data-ref="_M/DSPARB_SPRITEA_HI_MASK_VLV">DSPARB_SPRITEA_HI_MASK_VLV</dfn>	(0x1 &lt;&lt; 0)</u></td></tr>
<tr><th id="4567">4567</th><td><u>#define   <dfn class="macro" id="_M/DSPARB_SPRITEB_HI_SHIFT_VLV" data-ref="_M/DSPARB_SPRITEB_HI_SHIFT_VLV">DSPARB_SPRITEB_HI_SHIFT_VLV</dfn>	4</u></td></tr>
<tr><th id="4568">4568</th><td><u>#define   <dfn class="macro" id="_M/DSPARB_SPRITEB_HI_MASK_VLV" data-ref="_M/DSPARB_SPRITEB_HI_MASK_VLV">DSPARB_SPRITEB_HI_MASK_VLV</dfn>	(0x1 &lt;&lt; 4)</u></td></tr>
<tr><th id="4569">4569</th><td><u>#define   <dfn class="macro" id="_M/DSPARB_SPRITEC_HI_SHIFT_VLV" data-ref="_M/DSPARB_SPRITEC_HI_SHIFT_VLV">DSPARB_SPRITEC_HI_SHIFT_VLV</dfn>	8</u></td></tr>
<tr><th id="4570">4570</th><td><u>#define   <dfn class="macro" id="_M/DSPARB_SPRITEC_HI_MASK_VLV" data-ref="_M/DSPARB_SPRITEC_HI_MASK_VLV">DSPARB_SPRITEC_HI_MASK_VLV</dfn>	(0x1 &lt;&lt; 8)</u></td></tr>
<tr><th id="4571">4571</th><td><u>#define   <dfn class="macro" id="_M/DSPARB_SPRITED_HI_SHIFT_VLV" data-ref="_M/DSPARB_SPRITED_HI_SHIFT_VLV">DSPARB_SPRITED_HI_SHIFT_VLV</dfn>	12</u></td></tr>
<tr><th id="4572">4572</th><td><u>#define   <dfn class="macro" id="_M/DSPARB_SPRITED_HI_MASK_VLV" data-ref="_M/DSPARB_SPRITED_HI_MASK_VLV">DSPARB_SPRITED_HI_MASK_VLV</dfn>	(0x1 &lt;&lt; 12)</u></td></tr>
<tr><th id="4573">4573</th><td><u>#define   <dfn class="macro" id="_M/DSPARB_SPRITEE_HI_SHIFT_VLV" data-ref="_M/DSPARB_SPRITEE_HI_SHIFT_VLV">DSPARB_SPRITEE_HI_SHIFT_VLV</dfn>	16</u></td></tr>
<tr><th id="4574">4574</th><td><u>#define   <dfn class="macro" id="_M/DSPARB_SPRITEE_HI_MASK_VLV" data-ref="_M/DSPARB_SPRITEE_HI_MASK_VLV">DSPARB_SPRITEE_HI_MASK_VLV</dfn>	(0x1 &lt;&lt; 16)</u></td></tr>
<tr><th id="4575">4575</th><td><u>#define   <dfn class="macro" id="_M/DSPARB_SPRITEF_HI_SHIFT_VLV" data-ref="_M/DSPARB_SPRITEF_HI_SHIFT_VLV">DSPARB_SPRITEF_HI_SHIFT_VLV</dfn>	20</u></td></tr>
<tr><th id="4576">4576</th><td><u>#define   <dfn class="macro" id="_M/DSPARB_SPRITEF_HI_MASK_VLV" data-ref="_M/DSPARB_SPRITEF_HI_MASK_VLV">DSPARB_SPRITEF_HI_MASK_VLV</dfn>	(0x1 &lt;&lt; 20)</u></td></tr>
<tr><th id="4577">4577</th><td><u>#define <dfn class="macro" id="_M/DSPARB3" data-ref="_M/DSPARB3">DSPARB3</dfn>			(VLV_DISPLAY_BASE + 0x7006c) /* chv */</u></td></tr>
<tr><th id="4578">4578</th><td><u>#define   <dfn class="macro" id="_M/DSPARB_SPRITEE_SHIFT_VLV" data-ref="_M/DSPARB_SPRITEE_SHIFT_VLV">DSPARB_SPRITEE_SHIFT_VLV</dfn>	0</u></td></tr>
<tr><th id="4579">4579</th><td><u>#define   <dfn class="macro" id="_M/DSPARB_SPRITEE_MASK_VLV" data-ref="_M/DSPARB_SPRITEE_MASK_VLV">DSPARB_SPRITEE_MASK_VLV</dfn>	(0xff &lt;&lt; 0)</u></td></tr>
<tr><th id="4580">4580</th><td><u>#define   <dfn class="macro" id="_M/DSPARB_SPRITEF_SHIFT_VLV" data-ref="_M/DSPARB_SPRITEF_SHIFT_VLV">DSPARB_SPRITEF_SHIFT_VLV</dfn>	8</u></td></tr>
<tr><th id="4581">4581</th><td><u>#define   <dfn class="macro" id="_M/DSPARB_SPRITEF_MASK_VLV" data-ref="_M/DSPARB_SPRITEF_MASK_VLV">DSPARB_SPRITEF_MASK_VLV</dfn>	(0xff &lt;&lt; 8)</u></td></tr>
<tr><th id="4582">4582</th><td></td></tr>
<tr><th id="4583">4583</th><td><i>/* pnv/gen4/g4x/vlv/chv */</i></td></tr>
<tr><th id="4584">4584</th><td><u>#define <dfn class="macro" id="_M/DSPFW1" data-ref="_M/DSPFW1">DSPFW1</dfn>			(dev_priv-&gt;info.display_mmio_offset + 0x70034)</u></td></tr>
<tr><th id="4585">4585</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_SR_SHIFT" data-ref="_M/DSPFW_SR_SHIFT">DSPFW_SR_SHIFT</dfn>		23</u></td></tr>
<tr><th id="4586">4586</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_SR_MASK" data-ref="_M/DSPFW_SR_MASK">DSPFW_SR_MASK</dfn>			(0x1ff&lt;&lt;23)</u></td></tr>
<tr><th id="4587">4587</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_CURSORB_SHIFT" data-ref="_M/DSPFW_CURSORB_SHIFT">DSPFW_CURSORB_SHIFT</dfn>		16</u></td></tr>
<tr><th id="4588">4588</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_CURSORB_MASK" data-ref="_M/DSPFW_CURSORB_MASK">DSPFW_CURSORB_MASK</dfn>		(0x3f&lt;&lt;16)</u></td></tr>
<tr><th id="4589">4589</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_PLANEB_SHIFT" data-ref="_M/DSPFW_PLANEB_SHIFT">DSPFW_PLANEB_SHIFT</dfn>		8</u></td></tr>
<tr><th id="4590">4590</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_PLANEB_MASK" data-ref="_M/DSPFW_PLANEB_MASK">DSPFW_PLANEB_MASK</dfn>		(0x7f&lt;&lt;8)</u></td></tr>
<tr><th id="4591">4591</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_PLANEB_MASK_VLV" data-ref="_M/DSPFW_PLANEB_MASK_VLV">DSPFW_PLANEB_MASK_VLV</dfn>		(0xff&lt;&lt;8) /* vlv/chv */</u></td></tr>
<tr><th id="4592">4592</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_PLANEA_SHIFT" data-ref="_M/DSPFW_PLANEA_SHIFT">DSPFW_PLANEA_SHIFT</dfn>		0</u></td></tr>
<tr><th id="4593">4593</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_PLANEA_MASK" data-ref="_M/DSPFW_PLANEA_MASK">DSPFW_PLANEA_MASK</dfn>		(0x7f&lt;&lt;0)</u></td></tr>
<tr><th id="4594">4594</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_PLANEA_MASK_VLV" data-ref="_M/DSPFW_PLANEA_MASK_VLV">DSPFW_PLANEA_MASK_VLV</dfn>		(0xff&lt;&lt;0) /* vlv/chv */</u></td></tr>
<tr><th id="4595">4595</th><td><u>#define <dfn class="macro" id="_M/DSPFW2" data-ref="_M/DSPFW2">DSPFW2</dfn>			(dev_priv-&gt;info.display_mmio_offset + 0x70038)</u></td></tr>
<tr><th id="4596">4596</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_FBC_SR_EN" data-ref="_M/DSPFW_FBC_SR_EN">DSPFW_FBC_SR_EN</dfn>		(1&lt;&lt;31)	  /* g4x */</u></td></tr>
<tr><th id="4597">4597</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_FBC_SR_SHIFT" data-ref="_M/DSPFW_FBC_SR_SHIFT">DSPFW_FBC_SR_SHIFT</dfn>		28</u></td></tr>
<tr><th id="4598">4598</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_FBC_SR_MASK" data-ref="_M/DSPFW_FBC_SR_MASK">DSPFW_FBC_SR_MASK</dfn>		(0x7&lt;&lt;28) /* g4x */</u></td></tr>
<tr><th id="4599">4599</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_FBC_HPLL_SR_SHIFT" data-ref="_M/DSPFW_FBC_HPLL_SR_SHIFT">DSPFW_FBC_HPLL_SR_SHIFT</dfn>	24</u></td></tr>
<tr><th id="4600">4600</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_FBC_HPLL_SR_MASK" data-ref="_M/DSPFW_FBC_HPLL_SR_MASK">DSPFW_FBC_HPLL_SR_MASK</dfn>	(0xf&lt;&lt;24) /* g4x */</u></td></tr>
<tr><th id="4601">4601</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_SPRITEB_SHIFT" data-ref="_M/DSPFW_SPRITEB_SHIFT">DSPFW_SPRITEB_SHIFT</dfn>		(16)</u></td></tr>
<tr><th id="4602">4602</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_SPRITEB_MASK" data-ref="_M/DSPFW_SPRITEB_MASK">DSPFW_SPRITEB_MASK</dfn>		(0x7f&lt;&lt;16) /* g4x */</u></td></tr>
<tr><th id="4603">4603</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_SPRITEB_MASK_VLV" data-ref="_M/DSPFW_SPRITEB_MASK_VLV">DSPFW_SPRITEB_MASK_VLV</dfn>	(0xff&lt;&lt;16) /* vlv/chv */</u></td></tr>
<tr><th id="4604">4604</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_CURSORA_SHIFT" data-ref="_M/DSPFW_CURSORA_SHIFT">DSPFW_CURSORA_SHIFT</dfn>		8</u></td></tr>
<tr><th id="4605">4605</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_CURSORA_MASK" data-ref="_M/DSPFW_CURSORA_MASK">DSPFW_CURSORA_MASK</dfn>		(0x3f&lt;&lt;8)</u></td></tr>
<tr><th id="4606">4606</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_PLANEC_OLD_SHIFT" data-ref="_M/DSPFW_PLANEC_OLD_SHIFT">DSPFW_PLANEC_OLD_SHIFT</dfn>	0</u></td></tr>
<tr><th id="4607">4607</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_PLANEC_OLD_MASK" data-ref="_M/DSPFW_PLANEC_OLD_MASK">DSPFW_PLANEC_OLD_MASK</dfn>		(0x7f&lt;&lt;0) /* pre-gen4 sprite C */</u></td></tr>
<tr><th id="4608">4608</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_SPRITEA_SHIFT" data-ref="_M/DSPFW_SPRITEA_SHIFT">DSPFW_SPRITEA_SHIFT</dfn>		0</u></td></tr>
<tr><th id="4609">4609</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_SPRITEA_MASK" data-ref="_M/DSPFW_SPRITEA_MASK">DSPFW_SPRITEA_MASK</dfn>		(0x7f&lt;&lt;0) /* g4x */</u></td></tr>
<tr><th id="4610">4610</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_SPRITEA_MASK_VLV" data-ref="_M/DSPFW_SPRITEA_MASK_VLV">DSPFW_SPRITEA_MASK_VLV</dfn>	(0xff&lt;&lt;0) /* vlv/chv */</u></td></tr>
<tr><th id="4611">4611</th><td><u>#define <dfn class="macro" id="_M/DSPFW3" data-ref="_M/DSPFW3">DSPFW3</dfn>			(dev_priv-&gt;info.display_mmio_offset + 0x7003c)</u></td></tr>
<tr><th id="4612">4612</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_HPLL_SR_EN" data-ref="_M/DSPFW_HPLL_SR_EN">DSPFW_HPLL_SR_EN</dfn>		(1&lt;&lt;31)</u></td></tr>
<tr><th id="4613">4613</th><td><u>#define   <dfn class="macro" id="_M/PINEVIEW_SELF_REFRESH_EN" data-ref="_M/PINEVIEW_SELF_REFRESH_EN">PINEVIEW_SELF_REFRESH_EN</dfn>	(1&lt;&lt;30)</u></td></tr>
<tr><th id="4614">4614</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_CURSOR_SR_SHIFT" data-ref="_M/DSPFW_CURSOR_SR_SHIFT">DSPFW_CURSOR_SR_SHIFT</dfn>		24</u></td></tr>
<tr><th id="4615">4615</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_CURSOR_SR_MASK" data-ref="_M/DSPFW_CURSOR_SR_MASK">DSPFW_CURSOR_SR_MASK</dfn>		(0x3f&lt;&lt;24)</u></td></tr>
<tr><th id="4616">4616</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_HPLL_CURSOR_SHIFT" data-ref="_M/DSPFW_HPLL_CURSOR_SHIFT">DSPFW_HPLL_CURSOR_SHIFT</dfn>	16</u></td></tr>
<tr><th id="4617">4617</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_HPLL_CURSOR_MASK" data-ref="_M/DSPFW_HPLL_CURSOR_MASK">DSPFW_HPLL_CURSOR_MASK</dfn>	(0x3f&lt;&lt;16)</u></td></tr>
<tr><th id="4618">4618</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_HPLL_SR_SHIFT" data-ref="_M/DSPFW_HPLL_SR_SHIFT">DSPFW_HPLL_SR_SHIFT</dfn>		0</u></td></tr>
<tr><th id="4619">4619</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_HPLL_SR_MASK" data-ref="_M/DSPFW_HPLL_SR_MASK">DSPFW_HPLL_SR_MASK</dfn>		(0x1ff&lt;&lt;0)</u></td></tr>
<tr><th id="4620">4620</th><td></td></tr>
<tr><th id="4621">4621</th><td><i>/* vlv/chv */</i></td></tr>
<tr><th id="4622">4622</th><td><u>#define <dfn class="macro" id="_M/DSPFW4" data-ref="_M/DSPFW4">DSPFW4</dfn>			(VLV_DISPLAY_BASE + 0x70070)</u></td></tr>
<tr><th id="4623">4623</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_SPRITEB_WM1_SHIFT" data-ref="_M/DSPFW_SPRITEB_WM1_SHIFT">DSPFW_SPRITEB_WM1_SHIFT</dfn>	16</u></td></tr>
<tr><th id="4624">4624</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_SPRITEB_WM1_MASK" data-ref="_M/DSPFW_SPRITEB_WM1_MASK">DSPFW_SPRITEB_WM1_MASK</dfn>	(0xff&lt;&lt;16)</u></td></tr>
<tr><th id="4625">4625</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_CURSORA_WM1_SHIFT" data-ref="_M/DSPFW_CURSORA_WM1_SHIFT">DSPFW_CURSORA_WM1_SHIFT</dfn>	8</u></td></tr>
<tr><th id="4626">4626</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_CURSORA_WM1_MASK" data-ref="_M/DSPFW_CURSORA_WM1_MASK">DSPFW_CURSORA_WM1_MASK</dfn>	(0x3f&lt;&lt;8)</u></td></tr>
<tr><th id="4627">4627</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_SPRITEA_WM1_SHIFT" data-ref="_M/DSPFW_SPRITEA_WM1_SHIFT">DSPFW_SPRITEA_WM1_SHIFT</dfn>	0</u></td></tr>
<tr><th id="4628">4628</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_SPRITEA_WM1_MASK" data-ref="_M/DSPFW_SPRITEA_WM1_MASK">DSPFW_SPRITEA_WM1_MASK</dfn>	(0xff&lt;&lt;0)</u></td></tr>
<tr><th id="4629">4629</th><td><u>#define <dfn class="macro" id="_M/DSPFW5" data-ref="_M/DSPFW5">DSPFW5</dfn>			(VLV_DISPLAY_BASE + 0x70074)</u></td></tr>
<tr><th id="4630">4630</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_PLANEB_WM1_SHIFT" data-ref="_M/DSPFW_PLANEB_WM1_SHIFT">DSPFW_PLANEB_WM1_SHIFT</dfn>	24</u></td></tr>
<tr><th id="4631">4631</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_PLANEB_WM1_MASK" data-ref="_M/DSPFW_PLANEB_WM1_MASK">DSPFW_PLANEB_WM1_MASK</dfn>		(0xff&lt;&lt;24)</u></td></tr>
<tr><th id="4632">4632</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_PLANEA_WM1_SHIFT" data-ref="_M/DSPFW_PLANEA_WM1_SHIFT">DSPFW_PLANEA_WM1_SHIFT</dfn>	16</u></td></tr>
<tr><th id="4633">4633</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_PLANEA_WM1_MASK" data-ref="_M/DSPFW_PLANEA_WM1_MASK">DSPFW_PLANEA_WM1_MASK</dfn>		(0xff&lt;&lt;16)</u></td></tr>
<tr><th id="4634">4634</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_CURSORB_WM1_SHIFT" data-ref="_M/DSPFW_CURSORB_WM1_SHIFT">DSPFW_CURSORB_WM1_SHIFT</dfn>	8</u></td></tr>
<tr><th id="4635">4635</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_CURSORB_WM1_MASK" data-ref="_M/DSPFW_CURSORB_WM1_MASK">DSPFW_CURSORB_WM1_MASK</dfn>	(0x3f&lt;&lt;8)</u></td></tr>
<tr><th id="4636">4636</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_CURSOR_SR_WM1_SHIFT" data-ref="_M/DSPFW_CURSOR_SR_WM1_SHIFT">DSPFW_CURSOR_SR_WM1_SHIFT</dfn>	0</u></td></tr>
<tr><th id="4637">4637</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_CURSOR_SR_WM1_MASK" data-ref="_M/DSPFW_CURSOR_SR_WM1_MASK">DSPFW_CURSOR_SR_WM1_MASK</dfn>	(0x3f&lt;&lt;0)</u></td></tr>
<tr><th id="4638">4638</th><td><u>#define <dfn class="macro" id="_M/DSPFW6" data-ref="_M/DSPFW6">DSPFW6</dfn>			(VLV_DISPLAY_BASE + 0x70078)</u></td></tr>
<tr><th id="4639">4639</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_SR_WM1_SHIFT" data-ref="_M/DSPFW_SR_WM1_SHIFT">DSPFW_SR_WM1_SHIFT</dfn>		0</u></td></tr>
<tr><th id="4640">4640</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_SR_WM1_MASK" data-ref="_M/DSPFW_SR_WM1_MASK">DSPFW_SR_WM1_MASK</dfn>		(0x1ff&lt;&lt;0)</u></td></tr>
<tr><th id="4641">4641</th><td><u>#define <dfn class="macro" id="_M/DSPFW7" data-ref="_M/DSPFW7">DSPFW7</dfn>			(VLV_DISPLAY_BASE + 0x7007c)</u></td></tr>
<tr><th id="4642">4642</th><td><u>#define <dfn class="macro" id="_M/DSPFW7_CHV" data-ref="_M/DSPFW7_CHV">DSPFW7_CHV</dfn>		(VLV_DISPLAY_BASE + 0x700b4) /* wtf #1? */</u></td></tr>
<tr><th id="4643">4643</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_SPRITED_WM1_SHIFT" data-ref="_M/DSPFW_SPRITED_WM1_SHIFT">DSPFW_SPRITED_WM1_SHIFT</dfn>	24</u></td></tr>
<tr><th id="4644">4644</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_SPRITED_WM1_MASK" data-ref="_M/DSPFW_SPRITED_WM1_MASK">DSPFW_SPRITED_WM1_MASK</dfn>	(0xff&lt;&lt;24)</u></td></tr>
<tr><th id="4645">4645</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_SPRITED_SHIFT" data-ref="_M/DSPFW_SPRITED_SHIFT">DSPFW_SPRITED_SHIFT</dfn>		16</u></td></tr>
<tr><th id="4646">4646</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_SPRITED_MASK_VLV" data-ref="_M/DSPFW_SPRITED_MASK_VLV">DSPFW_SPRITED_MASK_VLV</dfn>	(0xff&lt;&lt;16)</u></td></tr>
<tr><th id="4647">4647</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_SPRITEC_WM1_SHIFT" data-ref="_M/DSPFW_SPRITEC_WM1_SHIFT">DSPFW_SPRITEC_WM1_SHIFT</dfn>	8</u></td></tr>
<tr><th id="4648">4648</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_SPRITEC_WM1_MASK" data-ref="_M/DSPFW_SPRITEC_WM1_MASK">DSPFW_SPRITEC_WM1_MASK</dfn>	(0xff&lt;&lt;8)</u></td></tr>
<tr><th id="4649">4649</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_SPRITEC_SHIFT" data-ref="_M/DSPFW_SPRITEC_SHIFT">DSPFW_SPRITEC_SHIFT</dfn>		0</u></td></tr>
<tr><th id="4650">4650</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_SPRITEC_MASK_VLV" data-ref="_M/DSPFW_SPRITEC_MASK_VLV">DSPFW_SPRITEC_MASK_VLV</dfn>	(0xff&lt;&lt;0)</u></td></tr>
<tr><th id="4651">4651</th><td><u>#define <dfn class="macro" id="_M/DSPFW8_CHV" data-ref="_M/DSPFW8_CHV">DSPFW8_CHV</dfn>		(VLV_DISPLAY_BASE + 0x700b8)</u></td></tr>
<tr><th id="4652">4652</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_SPRITEF_WM1_SHIFT" data-ref="_M/DSPFW_SPRITEF_WM1_SHIFT">DSPFW_SPRITEF_WM1_SHIFT</dfn>	24</u></td></tr>
<tr><th id="4653">4653</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_SPRITEF_WM1_MASK" data-ref="_M/DSPFW_SPRITEF_WM1_MASK">DSPFW_SPRITEF_WM1_MASK</dfn>	(0xff&lt;&lt;24)</u></td></tr>
<tr><th id="4654">4654</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_SPRITEF_SHIFT" data-ref="_M/DSPFW_SPRITEF_SHIFT">DSPFW_SPRITEF_SHIFT</dfn>		16</u></td></tr>
<tr><th id="4655">4655</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_SPRITEF_MASK_VLV" data-ref="_M/DSPFW_SPRITEF_MASK_VLV">DSPFW_SPRITEF_MASK_VLV</dfn>	(0xff&lt;&lt;16)</u></td></tr>
<tr><th id="4656">4656</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_SPRITEE_WM1_SHIFT" data-ref="_M/DSPFW_SPRITEE_WM1_SHIFT">DSPFW_SPRITEE_WM1_SHIFT</dfn>	8</u></td></tr>
<tr><th id="4657">4657</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_SPRITEE_WM1_MASK" data-ref="_M/DSPFW_SPRITEE_WM1_MASK">DSPFW_SPRITEE_WM1_MASK</dfn>	(0xff&lt;&lt;8)</u></td></tr>
<tr><th id="4658">4658</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_SPRITEE_SHIFT" data-ref="_M/DSPFW_SPRITEE_SHIFT">DSPFW_SPRITEE_SHIFT</dfn>		0</u></td></tr>
<tr><th id="4659">4659</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_SPRITEE_MASK_VLV" data-ref="_M/DSPFW_SPRITEE_MASK_VLV">DSPFW_SPRITEE_MASK_VLV</dfn>	(0xff&lt;&lt;0)</u></td></tr>
<tr><th id="4660">4660</th><td><u>#define <dfn class="macro" id="_M/DSPFW9_CHV" data-ref="_M/DSPFW9_CHV">DSPFW9_CHV</dfn>		(VLV_DISPLAY_BASE + 0x7007c) /* wtf #2? */</u></td></tr>
<tr><th id="4661">4661</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_PLANEC_WM1_SHIFT" data-ref="_M/DSPFW_PLANEC_WM1_SHIFT">DSPFW_PLANEC_WM1_SHIFT</dfn>	24</u></td></tr>
<tr><th id="4662">4662</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_PLANEC_WM1_MASK" data-ref="_M/DSPFW_PLANEC_WM1_MASK">DSPFW_PLANEC_WM1_MASK</dfn>		(0xff&lt;&lt;24)</u></td></tr>
<tr><th id="4663">4663</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_PLANEC_SHIFT" data-ref="_M/DSPFW_PLANEC_SHIFT">DSPFW_PLANEC_SHIFT</dfn>		16</u></td></tr>
<tr><th id="4664">4664</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_PLANEC_MASK_VLV" data-ref="_M/DSPFW_PLANEC_MASK_VLV">DSPFW_PLANEC_MASK_VLV</dfn>		(0xff&lt;&lt;16)</u></td></tr>
<tr><th id="4665">4665</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_CURSORC_WM1_SHIFT" data-ref="_M/DSPFW_CURSORC_WM1_SHIFT">DSPFW_CURSORC_WM1_SHIFT</dfn>	8</u></td></tr>
<tr><th id="4666">4666</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_CURSORC_WM1_MASK" data-ref="_M/DSPFW_CURSORC_WM1_MASK">DSPFW_CURSORC_WM1_MASK</dfn>	(0x3f&lt;&lt;16)</u></td></tr>
<tr><th id="4667">4667</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_CURSORC_SHIFT" data-ref="_M/DSPFW_CURSORC_SHIFT">DSPFW_CURSORC_SHIFT</dfn>		0</u></td></tr>
<tr><th id="4668">4668</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_CURSORC_MASK" data-ref="_M/DSPFW_CURSORC_MASK">DSPFW_CURSORC_MASK</dfn>		(0x3f&lt;&lt;0)</u></td></tr>
<tr><th id="4669">4669</th><td></td></tr>
<tr><th id="4670">4670</th><td><i>/* vlv/chv high order bits */</i></td></tr>
<tr><th id="4671">4671</th><td><u>#define <dfn class="macro" id="_M/DSPHOWM" data-ref="_M/DSPHOWM">DSPHOWM</dfn>			(VLV_DISPLAY_BASE + 0x70064)</u></td></tr>
<tr><th id="4672">4672</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_SR_HI_SHIFT" data-ref="_M/DSPFW_SR_HI_SHIFT">DSPFW_SR_HI_SHIFT</dfn>		24</u></td></tr>
<tr><th id="4673">4673</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_SR_HI_MASK" data-ref="_M/DSPFW_SR_HI_MASK">DSPFW_SR_HI_MASK</dfn>		(3&lt;&lt;24) /* 2 bits for chv, 1 for vlv */</u></td></tr>
<tr><th id="4674">4674</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_SPRITEF_HI_SHIFT" data-ref="_M/DSPFW_SPRITEF_HI_SHIFT">DSPFW_SPRITEF_HI_SHIFT</dfn>	23</u></td></tr>
<tr><th id="4675">4675</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_SPRITEF_HI_MASK" data-ref="_M/DSPFW_SPRITEF_HI_MASK">DSPFW_SPRITEF_HI_MASK</dfn>		(1&lt;&lt;23)</u></td></tr>
<tr><th id="4676">4676</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_SPRITEE_HI_SHIFT" data-ref="_M/DSPFW_SPRITEE_HI_SHIFT">DSPFW_SPRITEE_HI_SHIFT</dfn>	22</u></td></tr>
<tr><th id="4677">4677</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_SPRITEE_HI_MASK" data-ref="_M/DSPFW_SPRITEE_HI_MASK">DSPFW_SPRITEE_HI_MASK</dfn>		(1&lt;&lt;22)</u></td></tr>
<tr><th id="4678">4678</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_PLANEC_HI_SHIFT" data-ref="_M/DSPFW_PLANEC_HI_SHIFT">DSPFW_PLANEC_HI_SHIFT</dfn>		21</u></td></tr>
<tr><th id="4679">4679</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_PLANEC_HI_MASK" data-ref="_M/DSPFW_PLANEC_HI_MASK">DSPFW_PLANEC_HI_MASK</dfn>		(1&lt;&lt;21)</u></td></tr>
<tr><th id="4680">4680</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_SPRITED_HI_SHIFT" data-ref="_M/DSPFW_SPRITED_HI_SHIFT">DSPFW_SPRITED_HI_SHIFT</dfn>	20</u></td></tr>
<tr><th id="4681">4681</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_SPRITED_HI_MASK" data-ref="_M/DSPFW_SPRITED_HI_MASK">DSPFW_SPRITED_HI_MASK</dfn>		(1&lt;&lt;20)</u></td></tr>
<tr><th id="4682">4682</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_SPRITEC_HI_SHIFT" data-ref="_M/DSPFW_SPRITEC_HI_SHIFT">DSPFW_SPRITEC_HI_SHIFT</dfn>	16</u></td></tr>
<tr><th id="4683">4683</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_SPRITEC_HI_MASK" data-ref="_M/DSPFW_SPRITEC_HI_MASK">DSPFW_SPRITEC_HI_MASK</dfn>		(1&lt;&lt;16)</u></td></tr>
<tr><th id="4684">4684</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_PLANEB_HI_SHIFT" data-ref="_M/DSPFW_PLANEB_HI_SHIFT">DSPFW_PLANEB_HI_SHIFT</dfn>		12</u></td></tr>
<tr><th id="4685">4685</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_PLANEB_HI_MASK" data-ref="_M/DSPFW_PLANEB_HI_MASK">DSPFW_PLANEB_HI_MASK</dfn>		(1&lt;&lt;12)</u></td></tr>
<tr><th id="4686">4686</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_SPRITEB_HI_SHIFT" data-ref="_M/DSPFW_SPRITEB_HI_SHIFT">DSPFW_SPRITEB_HI_SHIFT</dfn>	8</u></td></tr>
<tr><th id="4687">4687</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_SPRITEB_HI_MASK" data-ref="_M/DSPFW_SPRITEB_HI_MASK">DSPFW_SPRITEB_HI_MASK</dfn>		(1&lt;&lt;8)</u></td></tr>
<tr><th id="4688">4688</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_SPRITEA_HI_SHIFT" data-ref="_M/DSPFW_SPRITEA_HI_SHIFT">DSPFW_SPRITEA_HI_SHIFT</dfn>	4</u></td></tr>
<tr><th id="4689">4689</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_SPRITEA_HI_MASK" data-ref="_M/DSPFW_SPRITEA_HI_MASK">DSPFW_SPRITEA_HI_MASK</dfn>		(1&lt;&lt;4)</u></td></tr>
<tr><th id="4690">4690</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_PLANEA_HI_SHIFT" data-ref="_M/DSPFW_PLANEA_HI_SHIFT">DSPFW_PLANEA_HI_SHIFT</dfn>		0</u></td></tr>
<tr><th id="4691">4691</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_PLANEA_HI_MASK" data-ref="_M/DSPFW_PLANEA_HI_MASK">DSPFW_PLANEA_HI_MASK</dfn>		(1&lt;&lt;0)</u></td></tr>
<tr><th id="4692">4692</th><td><u>#define <dfn class="macro" id="_M/DSPHOWM1" data-ref="_M/DSPHOWM1">DSPHOWM1</dfn>		(VLV_DISPLAY_BASE + 0x70068)</u></td></tr>
<tr><th id="4693">4693</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_SR_WM1_HI_SHIFT" data-ref="_M/DSPFW_SR_WM1_HI_SHIFT">DSPFW_SR_WM1_HI_SHIFT</dfn>		24</u></td></tr>
<tr><th id="4694">4694</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_SR_WM1_HI_MASK" data-ref="_M/DSPFW_SR_WM1_HI_MASK">DSPFW_SR_WM1_HI_MASK</dfn>		(3&lt;&lt;24) /* 2 bits for chv, 1 for vlv */</u></td></tr>
<tr><th id="4695">4695</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_SPRITEF_WM1_HI_SHIFT" data-ref="_M/DSPFW_SPRITEF_WM1_HI_SHIFT">DSPFW_SPRITEF_WM1_HI_SHIFT</dfn>	23</u></td></tr>
<tr><th id="4696">4696</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_SPRITEF_WM1_HI_MASK" data-ref="_M/DSPFW_SPRITEF_WM1_HI_MASK">DSPFW_SPRITEF_WM1_HI_MASK</dfn>	(1&lt;&lt;23)</u></td></tr>
<tr><th id="4697">4697</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_SPRITEE_WM1_HI_SHIFT" data-ref="_M/DSPFW_SPRITEE_WM1_HI_SHIFT">DSPFW_SPRITEE_WM1_HI_SHIFT</dfn>	22</u></td></tr>
<tr><th id="4698">4698</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_SPRITEE_WM1_HI_MASK" data-ref="_M/DSPFW_SPRITEE_WM1_HI_MASK">DSPFW_SPRITEE_WM1_HI_MASK</dfn>	(1&lt;&lt;22)</u></td></tr>
<tr><th id="4699">4699</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_PLANEC_WM1_HI_SHIFT" data-ref="_M/DSPFW_PLANEC_WM1_HI_SHIFT">DSPFW_PLANEC_WM1_HI_SHIFT</dfn>	21</u></td></tr>
<tr><th id="4700">4700</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_PLANEC_WM1_HI_MASK" data-ref="_M/DSPFW_PLANEC_WM1_HI_MASK">DSPFW_PLANEC_WM1_HI_MASK</dfn>	(1&lt;&lt;21)</u></td></tr>
<tr><th id="4701">4701</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_SPRITED_WM1_HI_SHIFT" data-ref="_M/DSPFW_SPRITED_WM1_HI_SHIFT">DSPFW_SPRITED_WM1_HI_SHIFT</dfn>	20</u></td></tr>
<tr><th id="4702">4702</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_SPRITED_WM1_HI_MASK" data-ref="_M/DSPFW_SPRITED_WM1_HI_MASK">DSPFW_SPRITED_WM1_HI_MASK</dfn>	(1&lt;&lt;20)</u></td></tr>
<tr><th id="4703">4703</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_SPRITEC_WM1_HI_SHIFT" data-ref="_M/DSPFW_SPRITEC_WM1_HI_SHIFT">DSPFW_SPRITEC_WM1_HI_SHIFT</dfn>	16</u></td></tr>
<tr><th id="4704">4704</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_SPRITEC_WM1_HI_MASK" data-ref="_M/DSPFW_SPRITEC_WM1_HI_MASK">DSPFW_SPRITEC_WM1_HI_MASK</dfn>	(1&lt;&lt;16)</u></td></tr>
<tr><th id="4705">4705</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_PLANEB_WM1_HI_SHIFT" data-ref="_M/DSPFW_PLANEB_WM1_HI_SHIFT">DSPFW_PLANEB_WM1_HI_SHIFT</dfn>	12</u></td></tr>
<tr><th id="4706">4706</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_PLANEB_WM1_HI_MASK" data-ref="_M/DSPFW_PLANEB_WM1_HI_MASK">DSPFW_PLANEB_WM1_HI_MASK</dfn>	(1&lt;&lt;12)</u></td></tr>
<tr><th id="4707">4707</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_SPRITEB_WM1_HI_SHIFT" data-ref="_M/DSPFW_SPRITEB_WM1_HI_SHIFT">DSPFW_SPRITEB_WM1_HI_SHIFT</dfn>	8</u></td></tr>
<tr><th id="4708">4708</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_SPRITEB_WM1_HI_MASK" data-ref="_M/DSPFW_SPRITEB_WM1_HI_MASK">DSPFW_SPRITEB_WM1_HI_MASK</dfn>	(1&lt;&lt;8)</u></td></tr>
<tr><th id="4709">4709</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_SPRITEA_WM1_HI_SHIFT" data-ref="_M/DSPFW_SPRITEA_WM1_HI_SHIFT">DSPFW_SPRITEA_WM1_HI_SHIFT</dfn>	4</u></td></tr>
<tr><th id="4710">4710</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_SPRITEA_WM1_HI_MASK" data-ref="_M/DSPFW_SPRITEA_WM1_HI_MASK">DSPFW_SPRITEA_WM1_HI_MASK</dfn>	(1&lt;&lt;4)</u></td></tr>
<tr><th id="4711">4711</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_PLANEA_WM1_HI_SHIFT" data-ref="_M/DSPFW_PLANEA_WM1_HI_SHIFT">DSPFW_PLANEA_WM1_HI_SHIFT</dfn>	0</u></td></tr>
<tr><th id="4712">4712</th><td><u>#define   <dfn class="macro" id="_M/DSPFW_PLANEA_WM1_HI_MASK" data-ref="_M/DSPFW_PLANEA_WM1_HI_MASK">DSPFW_PLANEA_WM1_HI_MASK</dfn>	(1&lt;&lt;0)</u></td></tr>
<tr><th id="4713">4713</th><td></td></tr>
<tr><th id="4714">4714</th><td><i>/* drain latency register values*/</i></td></tr>
<tr><th id="4715">4715</th><td><u>#define <dfn class="macro" id="_M/VLV_DDL" data-ref="_M/VLV_DDL">VLV_DDL</dfn>(pipe)			(VLV_DISPLAY_BASE + 0x70050 + 4 * (pipe))</u></td></tr>
<tr><th id="4716">4716</th><td><u>#define <dfn class="macro" id="_M/DDL_CURSOR_SHIFT" data-ref="_M/DDL_CURSOR_SHIFT">DDL_CURSOR_SHIFT</dfn>		24</u></td></tr>
<tr><th id="4717">4717</th><td><u>#define <dfn class="macro" id="_M/DDL_SPRITE_SHIFT" data-ref="_M/DDL_SPRITE_SHIFT">DDL_SPRITE_SHIFT</dfn>(sprite)	(8+8*(sprite))</u></td></tr>
<tr><th id="4718">4718</th><td><u>#define <dfn class="macro" id="_M/DDL_PLANE_SHIFT" data-ref="_M/DDL_PLANE_SHIFT">DDL_PLANE_SHIFT</dfn>			0</u></td></tr>
<tr><th id="4719">4719</th><td><u>#define <dfn class="macro" id="_M/DDL_PRECISION_HIGH" data-ref="_M/DDL_PRECISION_HIGH">DDL_PRECISION_HIGH</dfn>		(1&lt;&lt;7)</u></td></tr>
<tr><th id="4720">4720</th><td><u>#define <dfn class="macro" id="_M/DDL_PRECISION_LOW" data-ref="_M/DDL_PRECISION_LOW">DDL_PRECISION_LOW</dfn>		(0&lt;&lt;7)</u></td></tr>
<tr><th id="4721">4721</th><td><u>#define <dfn class="macro" id="_M/DRAIN_LATENCY_MASK" data-ref="_M/DRAIN_LATENCY_MASK">DRAIN_LATENCY_MASK</dfn>		0x7f</u></td></tr>
<tr><th id="4722">4722</th><td></td></tr>
<tr><th id="4723">4723</th><td><u>#define <dfn class="macro" id="_M/CBR1_VLV" data-ref="_M/CBR1_VLV">CBR1_VLV</dfn>			(VLV_DISPLAY_BASE + 0x70400)</u></td></tr>
<tr><th id="4724">4724</th><td><u>#define  <dfn class="macro" id="_M/CBR_PND_DEADLINE_DISABLE" data-ref="_M/CBR_PND_DEADLINE_DISABLE">CBR_PND_DEADLINE_DISABLE</dfn>	(1&lt;&lt;31)</u></td></tr>
<tr><th id="4725">4725</th><td><u>#define  <dfn class="macro" id="_M/CBR_PWM_CLOCK_MUX_SELECT" data-ref="_M/CBR_PWM_CLOCK_MUX_SELECT">CBR_PWM_CLOCK_MUX_SELECT</dfn>	(1&lt;&lt;30)</u></td></tr>
<tr><th id="4726">4726</th><td></td></tr>
<tr><th id="4727">4727</th><td><i>/* FIFO watermark sizes etc */</i></td></tr>
<tr><th id="4728">4728</th><td><u>#define <dfn class="macro" id="_M/G4X_FIFO_LINE_SIZE" data-ref="_M/G4X_FIFO_LINE_SIZE">G4X_FIFO_LINE_SIZE</dfn>	64</u></td></tr>
<tr><th id="4729">4729</th><td><u>#define <dfn class="macro" id="_M/I915_FIFO_LINE_SIZE" data-ref="_M/I915_FIFO_LINE_SIZE">I915_FIFO_LINE_SIZE</dfn>	64</u></td></tr>
<tr><th id="4730">4730</th><td><u>#define <dfn class="macro" id="_M/I830_FIFO_LINE_SIZE" data-ref="_M/I830_FIFO_LINE_SIZE">I830_FIFO_LINE_SIZE</dfn>	32</u></td></tr>
<tr><th id="4731">4731</th><td></td></tr>
<tr><th id="4732">4732</th><td><u>#define <dfn class="macro" id="_M/VALLEYVIEW_FIFO_SIZE" data-ref="_M/VALLEYVIEW_FIFO_SIZE">VALLEYVIEW_FIFO_SIZE</dfn>	255</u></td></tr>
<tr><th id="4733">4733</th><td><u>#define <dfn class="macro" id="_M/G4X_FIFO_SIZE" data-ref="_M/G4X_FIFO_SIZE">G4X_FIFO_SIZE</dfn>		127</u></td></tr>
<tr><th id="4734">4734</th><td><u>#define <dfn class="macro" id="_M/I965_FIFO_SIZE" data-ref="_M/I965_FIFO_SIZE">I965_FIFO_SIZE</dfn>		512</u></td></tr>
<tr><th id="4735">4735</th><td><u>#define <dfn class="macro" id="_M/I945_FIFO_SIZE" data-ref="_M/I945_FIFO_SIZE">I945_FIFO_SIZE</dfn>		127</u></td></tr>
<tr><th id="4736">4736</th><td><u>#define <dfn class="macro" id="_M/I915_FIFO_SIZE" data-ref="_M/I915_FIFO_SIZE">I915_FIFO_SIZE</dfn>		95</u></td></tr>
<tr><th id="4737">4737</th><td><u>#define <dfn class="macro" id="_M/I855GM_FIFO_SIZE" data-ref="_M/I855GM_FIFO_SIZE">I855GM_FIFO_SIZE</dfn>	127 /* In cachelines */</u></td></tr>
<tr><th id="4738">4738</th><td><u>#define <dfn class="macro" id="_M/I830_FIFO_SIZE" data-ref="_M/I830_FIFO_SIZE">I830_FIFO_SIZE</dfn>		95</u></td></tr>
<tr><th id="4739">4739</th><td></td></tr>
<tr><th id="4740">4740</th><td><u>#define <dfn class="macro" id="_M/VALLEYVIEW_MAX_WM" data-ref="_M/VALLEYVIEW_MAX_WM">VALLEYVIEW_MAX_WM</dfn>	0xff</u></td></tr>
<tr><th id="4741">4741</th><td><u>#define <dfn class="macro" id="_M/G4X_MAX_WM" data-ref="_M/G4X_MAX_WM">G4X_MAX_WM</dfn>		0x3f</u></td></tr>
<tr><th id="4742">4742</th><td><u>#define <dfn class="macro" id="_M/I915_MAX_WM" data-ref="_M/I915_MAX_WM">I915_MAX_WM</dfn>		0x3f</u></td></tr>
<tr><th id="4743">4743</th><td></td></tr>
<tr><th id="4744">4744</th><td><u>#define <dfn class="macro" id="_M/PINEVIEW_DISPLAY_FIFO" data-ref="_M/PINEVIEW_DISPLAY_FIFO">PINEVIEW_DISPLAY_FIFO</dfn>	512 /* in 64byte unit */</u></td></tr>
<tr><th id="4745">4745</th><td><u>#define <dfn class="macro" id="_M/PINEVIEW_FIFO_LINE_SIZE" data-ref="_M/PINEVIEW_FIFO_LINE_SIZE">PINEVIEW_FIFO_LINE_SIZE</dfn>	64</u></td></tr>
<tr><th id="4746">4746</th><td><u>#define <dfn class="macro" id="_M/PINEVIEW_MAX_WM" data-ref="_M/PINEVIEW_MAX_WM">PINEVIEW_MAX_WM</dfn>		0x1ff</u></td></tr>
<tr><th id="4747">4747</th><td><u>#define <dfn class="macro" id="_M/PINEVIEW_DFT_WM" data-ref="_M/PINEVIEW_DFT_WM">PINEVIEW_DFT_WM</dfn>		0x3f</u></td></tr>
<tr><th id="4748">4748</th><td><u>#define <dfn class="macro" id="_M/PINEVIEW_DFT_HPLLOFF_WM" data-ref="_M/PINEVIEW_DFT_HPLLOFF_WM">PINEVIEW_DFT_HPLLOFF_WM</dfn>	0</u></td></tr>
<tr><th id="4749">4749</th><td><u>#define <dfn class="macro" id="_M/PINEVIEW_GUARD_WM" data-ref="_M/PINEVIEW_GUARD_WM">PINEVIEW_GUARD_WM</dfn>		10</u></td></tr>
<tr><th id="4750">4750</th><td><u>#define <dfn class="macro" id="_M/PINEVIEW_CURSOR_FIFO" data-ref="_M/PINEVIEW_CURSOR_FIFO">PINEVIEW_CURSOR_FIFO</dfn>		64</u></td></tr>
<tr><th id="4751">4751</th><td><u>#define <dfn class="macro" id="_M/PINEVIEW_CURSOR_MAX_WM" data-ref="_M/PINEVIEW_CURSOR_MAX_WM">PINEVIEW_CURSOR_MAX_WM</dfn>	0x3f</u></td></tr>
<tr><th id="4752">4752</th><td><u>#define <dfn class="macro" id="_M/PINEVIEW_CURSOR_DFT_WM" data-ref="_M/PINEVIEW_CURSOR_DFT_WM">PINEVIEW_CURSOR_DFT_WM</dfn>	0</u></td></tr>
<tr><th id="4753">4753</th><td><u>#define <dfn class="macro" id="_M/PINEVIEW_CURSOR_GUARD_WM" data-ref="_M/PINEVIEW_CURSOR_GUARD_WM">PINEVIEW_CURSOR_GUARD_WM</dfn>	5</u></td></tr>
<tr><th id="4754">4754</th><td></td></tr>
<tr><th id="4755">4755</th><td><u>#define <dfn class="macro" id="_M/VALLEYVIEW_CURSOR_MAX_WM" data-ref="_M/VALLEYVIEW_CURSOR_MAX_WM">VALLEYVIEW_CURSOR_MAX_WM</dfn> 64</u></td></tr>
<tr><th id="4756">4756</th><td><u>#define <dfn class="macro" id="_M/I965_CURSOR_FIFO" data-ref="_M/I965_CURSOR_FIFO">I965_CURSOR_FIFO</dfn>	64</u></td></tr>
<tr><th id="4757">4757</th><td><u>#define <dfn class="macro" id="_M/I965_CURSOR_MAX_WM" data-ref="_M/I965_CURSOR_MAX_WM">I965_CURSOR_MAX_WM</dfn>	32</u></td></tr>
<tr><th id="4758">4758</th><td><u>#define <dfn class="macro" id="_M/I965_CURSOR_DFT_WM" data-ref="_M/I965_CURSOR_DFT_WM">I965_CURSOR_DFT_WM</dfn>	8</u></td></tr>
<tr><th id="4759">4759</th><td></td></tr>
<tr><th id="4760">4760</th><td><i>/* Watermark register definitions for SKL */</i></td></tr>
<tr><th id="4761">4761</th><td><u>#define <dfn class="macro" id="_M/CUR_WM_A_0" data-ref="_M/CUR_WM_A_0">CUR_WM_A_0</dfn>		0x70140</u></td></tr>
<tr><th id="4762">4762</th><td><u>#define <dfn class="macro" id="_M/CUR_WM_B_0" data-ref="_M/CUR_WM_B_0">CUR_WM_B_0</dfn>		0x71140</u></td></tr>
<tr><th id="4763">4763</th><td><u>#define <dfn class="macro" id="_M/PLANE_WM_1_A_0" data-ref="_M/PLANE_WM_1_A_0">PLANE_WM_1_A_0</dfn>		0x70240</u></td></tr>
<tr><th id="4764">4764</th><td><u>#define <dfn class="macro" id="_M/PLANE_WM_1_B_0" data-ref="_M/PLANE_WM_1_B_0">PLANE_WM_1_B_0</dfn>		0x71240</u></td></tr>
<tr><th id="4765">4765</th><td><u>#define <dfn class="macro" id="_M/PLANE_WM_2_A_0" data-ref="_M/PLANE_WM_2_A_0">PLANE_WM_2_A_0</dfn>		0x70340</u></td></tr>
<tr><th id="4766">4766</th><td><u>#define <dfn class="macro" id="_M/PLANE_WM_2_B_0" data-ref="_M/PLANE_WM_2_B_0">PLANE_WM_2_B_0</dfn>		0x71340</u></td></tr>
<tr><th id="4767">4767</th><td><u>#define <dfn class="macro" id="_M/PLANE_WM_TRANS_1_A_0" data-ref="_M/PLANE_WM_TRANS_1_A_0">PLANE_WM_TRANS_1_A_0</dfn>	0x70268</u></td></tr>
<tr><th id="4768">4768</th><td><u>#define <dfn class="macro" id="_M/PLANE_WM_TRANS_1_B_0" data-ref="_M/PLANE_WM_TRANS_1_B_0">PLANE_WM_TRANS_1_B_0</dfn>	0x71268</u></td></tr>
<tr><th id="4769">4769</th><td><u>#define <dfn class="macro" id="_M/PLANE_WM_TRANS_2_A_0" data-ref="_M/PLANE_WM_TRANS_2_A_0">PLANE_WM_TRANS_2_A_0</dfn>	0x70368</u></td></tr>
<tr><th id="4770">4770</th><td><u>#define <dfn class="macro" id="_M/PLANE_WM_TRANS_2_B_0" data-ref="_M/PLANE_WM_TRANS_2_B_0">PLANE_WM_TRANS_2_B_0</dfn>	0x71368</u></td></tr>
<tr><th id="4771">4771</th><td><u>#define <dfn class="macro" id="_M/CUR_WM_TRANS_A_0" data-ref="_M/CUR_WM_TRANS_A_0">CUR_WM_TRANS_A_0</dfn>	0x70168</u></td></tr>
<tr><th id="4772">4772</th><td><u>#define <dfn class="macro" id="_M/CUR_WM_TRANS_B_0" data-ref="_M/CUR_WM_TRANS_B_0">CUR_WM_TRANS_B_0</dfn>	0x71168</u></td></tr>
<tr><th id="4773">4773</th><td><u>#define   <dfn class="macro" id="_M/PLANE_WM_EN" data-ref="_M/PLANE_WM_EN">PLANE_WM_EN</dfn>		(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="4774">4774</th><td><u>#define   <dfn class="macro" id="_M/PLANE_WM_LINES_SHIFT" data-ref="_M/PLANE_WM_LINES_SHIFT">PLANE_WM_LINES_SHIFT</dfn>	14</u></td></tr>
<tr><th id="4775">4775</th><td><u>#define   <dfn class="macro" id="_M/PLANE_WM_LINES_MASK" data-ref="_M/PLANE_WM_LINES_MASK">PLANE_WM_LINES_MASK</dfn>	0x1f</u></td></tr>
<tr><th id="4776">4776</th><td><u>#define   <dfn class="macro" id="_M/PLANE_WM_BLOCKS_MASK" data-ref="_M/PLANE_WM_BLOCKS_MASK">PLANE_WM_BLOCKS_MASK</dfn>	0x3ff</u></td></tr>
<tr><th id="4777">4777</th><td></td></tr>
<tr><th id="4778">4778</th><td><u>#define <dfn class="macro" id="_M/CUR_WM_0" data-ref="_M/CUR_WM_0">CUR_WM_0</dfn>(pipe) _PIPE(pipe, CUR_WM_A_0, CUR_WM_B_0)</u></td></tr>
<tr><th id="4779">4779</th><td><u>#define <dfn class="macro" id="_M/CUR_WM" data-ref="_M/CUR_WM">CUR_WM</dfn>(pipe, level) (CUR_WM_0(pipe) + ((4) * (level)))</u></td></tr>
<tr><th id="4780">4780</th><td><u>#define <dfn class="macro" id="_M/CUR_WM_TRANS" data-ref="_M/CUR_WM_TRANS">CUR_WM_TRANS</dfn>(pipe) _PIPE(pipe, CUR_WM_TRANS_A_0, CUR_WM_TRANS_B_0)</u></td></tr>
<tr><th id="4781">4781</th><td></td></tr>
<tr><th id="4782">4782</th><td><u>#define <dfn class="macro" id="_M/_PLANE_WM_1" data-ref="_M/_PLANE_WM_1">_PLANE_WM_1</dfn>(pipe) _PIPE(pipe, PLANE_WM_1_A_0, PLANE_WM_1_B_0)</u></td></tr>
<tr><th id="4783">4783</th><td><u>#define <dfn class="macro" id="_M/_PLANE_WM_2" data-ref="_M/_PLANE_WM_2">_PLANE_WM_2</dfn>(pipe) _PIPE(pipe, PLANE_WM_2_A_0, PLANE_WM_2_B_0)</u></td></tr>
<tr><th id="4784">4784</th><td><u>#define <dfn class="macro" id="_M/_PLANE_WM_BASE" data-ref="_M/_PLANE_WM_BASE">_PLANE_WM_BASE</dfn>(pipe, plane)	\</u></td></tr>
<tr><th id="4785">4785</th><td><u>			_PLANE(plane, _PLANE_WM_1(pipe), _PLANE_WM_2(pipe))</u></td></tr>
<tr><th id="4786">4786</th><td><u>#define <dfn class="macro" id="_M/PLANE_WM" data-ref="_M/PLANE_WM">PLANE_WM</dfn>(pipe, plane, level)	\</u></td></tr>
<tr><th id="4787">4787</th><td><u>			(_PLANE_WM_BASE(pipe, plane) + ((4) * (level)))</u></td></tr>
<tr><th id="4788">4788</th><td><u>#define <dfn class="macro" id="_M/_PLANE_WM_TRANS_1" data-ref="_M/_PLANE_WM_TRANS_1">_PLANE_WM_TRANS_1</dfn>(pipe)	\</u></td></tr>
<tr><th id="4789">4789</th><td><u>			_PIPE(pipe, PLANE_WM_TRANS_1_A_0, PLANE_WM_TRANS_1_B_0)</u></td></tr>
<tr><th id="4790">4790</th><td><u>#define <dfn class="macro" id="_M/_PLANE_WM_TRANS_2" data-ref="_M/_PLANE_WM_TRANS_2">_PLANE_WM_TRANS_2</dfn>(pipe)	\</u></td></tr>
<tr><th id="4791">4791</th><td><u>			_PIPE(pipe, PLANE_WM_TRANS_2_A_0, PLANE_WM_TRANS_2_B_0)</u></td></tr>
<tr><th id="4792">4792</th><td><u>#define <dfn class="macro" id="_M/PLANE_WM_TRANS" data-ref="_M/PLANE_WM_TRANS">PLANE_WM_TRANS</dfn>(pipe, plane)	\</u></td></tr>
<tr><th id="4793">4793</th><td><u>		_PLANE(plane, _PLANE_WM_TRANS_1(pipe), _PLANE_WM_TRANS_2(pipe))</u></td></tr>
<tr><th id="4794">4794</th><td></td></tr>
<tr><th id="4795">4795</th><td><i>/* define the Watermark register on Ironlake */</i></td></tr>
<tr><th id="4796">4796</th><td><u>#define <dfn class="macro" id="_M/WM0_PIPEA_ILK" data-ref="_M/WM0_PIPEA_ILK">WM0_PIPEA_ILK</dfn>		0x45100</u></td></tr>
<tr><th id="4797">4797</th><td><u>#define  <dfn class="macro" id="_M/WM0_PIPE_PLANE_MASK" data-ref="_M/WM0_PIPE_PLANE_MASK">WM0_PIPE_PLANE_MASK</dfn>	(0xffff&lt;&lt;16)</u></td></tr>
<tr><th id="4798">4798</th><td><u>#define  <dfn class="macro" id="_M/WM0_PIPE_PLANE_SHIFT" data-ref="_M/WM0_PIPE_PLANE_SHIFT">WM0_PIPE_PLANE_SHIFT</dfn>	16</u></td></tr>
<tr><th id="4799">4799</th><td><u>#define  <dfn class="macro" id="_M/WM0_PIPE_SPRITE_MASK" data-ref="_M/WM0_PIPE_SPRITE_MASK">WM0_PIPE_SPRITE_MASK</dfn>	(0xff&lt;&lt;8)</u></td></tr>
<tr><th id="4800">4800</th><td><u>#define  <dfn class="macro" id="_M/WM0_PIPE_SPRITE_SHIFT" data-ref="_M/WM0_PIPE_SPRITE_SHIFT">WM0_PIPE_SPRITE_SHIFT</dfn>	8</u></td></tr>
<tr><th id="4801">4801</th><td><u>#define  <dfn class="macro" id="_M/WM0_PIPE_CURSOR_MASK" data-ref="_M/WM0_PIPE_CURSOR_MASK">WM0_PIPE_CURSOR_MASK</dfn>	(0xff)</u></td></tr>
<tr><th id="4802">4802</th><td></td></tr>
<tr><th id="4803">4803</th><td><u>#define <dfn class="macro" id="_M/WM0_PIPEB_ILK" data-ref="_M/WM0_PIPEB_ILK">WM0_PIPEB_ILK</dfn>		0x45104</u></td></tr>
<tr><th id="4804">4804</th><td><u>#define <dfn class="macro" id="_M/WM0_PIPEC_IVB" data-ref="_M/WM0_PIPEC_IVB">WM0_PIPEC_IVB</dfn>		0x45200</u></td></tr>
<tr><th id="4805">4805</th><td><u>#define <dfn class="macro" id="_M/WM1_LP_ILK" data-ref="_M/WM1_LP_ILK">WM1_LP_ILK</dfn>		0x45108</u></td></tr>
<tr><th id="4806">4806</th><td><u>#define  <dfn class="macro" id="_M/WM1_LP_SR_EN" data-ref="_M/WM1_LP_SR_EN">WM1_LP_SR_EN</dfn>		(1&lt;&lt;31)</u></td></tr>
<tr><th id="4807">4807</th><td><u>#define  <dfn class="macro" id="_M/WM1_LP_LATENCY_SHIFT" data-ref="_M/WM1_LP_LATENCY_SHIFT">WM1_LP_LATENCY_SHIFT</dfn>	24</u></td></tr>
<tr><th id="4808">4808</th><td><u>#define  <dfn class="macro" id="_M/WM1_LP_LATENCY_MASK" data-ref="_M/WM1_LP_LATENCY_MASK">WM1_LP_LATENCY_MASK</dfn>	(0x7f&lt;&lt;24)</u></td></tr>
<tr><th id="4809">4809</th><td><u>#define  <dfn class="macro" id="_M/WM1_LP_FBC_MASK" data-ref="_M/WM1_LP_FBC_MASK">WM1_LP_FBC_MASK</dfn>	(0xf&lt;&lt;20)</u></td></tr>
<tr><th id="4810">4810</th><td><u>#define  <dfn class="macro" id="_M/WM1_LP_FBC_SHIFT" data-ref="_M/WM1_LP_FBC_SHIFT">WM1_LP_FBC_SHIFT</dfn>	20</u></td></tr>
<tr><th id="4811">4811</th><td><u>#define  <dfn class="macro" id="_M/WM1_LP_FBC_SHIFT_BDW" data-ref="_M/WM1_LP_FBC_SHIFT_BDW">WM1_LP_FBC_SHIFT_BDW</dfn>	19</u></td></tr>
<tr><th id="4812">4812</th><td><u>#define  <dfn class="macro" id="_M/WM1_LP_SR_MASK" data-ref="_M/WM1_LP_SR_MASK">WM1_LP_SR_MASK</dfn>		(0x7ff&lt;&lt;8)</u></td></tr>
<tr><th id="4813">4813</th><td><u>#define  <dfn class="macro" id="_M/WM1_LP_SR_SHIFT" data-ref="_M/WM1_LP_SR_SHIFT">WM1_LP_SR_SHIFT</dfn>	8</u></td></tr>
<tr><th id="4814">4814</th><td><u>#define  <dfn class="macro" id="_M/WM1_LP_CURSOR_MASK" data-ref="_M/WM1_LP_CURSOR_MASK">WM1_LP_CURSOR_MASK</dfn>	(0xff)</u></td></tr>
<tr><th id="4815">4815</th><td><u>#define <dfn class="macro" id="_M/WM2_LP_ILK" data-ref="_M/WM2_LP_ILK">WM2_LP_ILK</dfn>		0x4510c</u></td></tr>
<tr><th id="4816">4816</th><td><u>#define  <dfn class="macro" id="_M/WM2_LP_EN" data-ref="_M/WM2_LP_EN">WM2_LP_EN</dfn>		(1&lt;&lt;31)</u></td></tr>
<tr><th id="4817">4817</th><td><u>#define <dfn class="macro" id="_M/WM3_LP_ILK" data-ref="_M/WM3_LP_ILK">WM3_LP_ILK</dfn>		0x45110</u></td></tr>
<tr><th id="4818">4818</th><td><u>#define  <dfn class="macro" id="_M/WM3_LP_EN" data-ref="_M/WM3_LP_EN">WM3_LP_EN</dfn>		(1&lt;&lt;31)</u></td></tr>
<tr><th id="4819">4819</th><td><u>#define <dfn class="macro" id="_M/WM1S_LP_ILK" data-ref="_M/WM1S_LP_ILK">WM1S_LP_ILK</dfn>		0x45120</u></td></tr>
<tr><th id="4820">4820</th><td><u>#define <dfn class="macro" id="_M/WM2S_LP_IVB" data-ref="_M/WM2S_LP_IVB">WM2S_LP_IVB</dfn>		0x45124</u></td></tr>
<tr><th id="4821">4821</th><td><u>#define <dfn class="macro" id="_M/WM3S_LP_IVB" data-ref="_M/WM3S_LP_IVB">WM3S_LP_IVB</dfn>		0x45128</u></td></tr>
<tr><th id="4822">4822</th><td><u>#define  <dfn class="macro" id="_M/WM1S_LP_EN" data-ref="_M/WM1S_LP_EN">WM1S_LP_EN</dfn>		(1&lt;&lt;31)</u></td></tr>
<tr><th id="4823">4823</th><td></td></tr>
<tr><th id="4824">4824</th><td><u>#define <dfn class="macro" id="_M/HSW_WM_LP_VAL" data-ref="_M/HSW_WM_LP_VAL">HSW_WM_LP_VAL</dfn>(lat, fbc, pri, cur) \</u></td></tr>
<tr><th id="4825">4825</th><td><u>	(WM3_LP_EN | ((lat) &lt;&lt; WM1_LP_LATENCY_SHIFT) | \</u></td></tr>
<tr><th id="4826">4826</th><td><u>	 ((fbc) &lt;&lt; WM1_LP_FBC_SHIFT) | ((pri) &lt;&lt; WM1_LP_SR_SHIFT) | (cur))</u></td></tr>
<tr><th id="4827">4827</th><td></td></tr>
<tr><th id="4828">4828</th><td><i>/* Memory latency timer register */</i></td></tr>
<tr><th id="4829">4829</th><td><u>#define <dfn class="macro" id="_M/MLTR_ILK" data-ref="_M/MLTR_ILK">MLTR_ILK</dfn>		0x11222</u></td></tr>
<tr><th id="4830">4830</th><td><u>#define  <dfn class="macro" id="_M/MLTR_WM1_SHIFT" data-ref="_M/MLTR_WM1_SHIFT">MLTR_WM1_SHIFT</dfn>		0</u></td></tr>
<tr><th id="4831">4831</th><td><u>#define  <dfn class="macro" id="_M/MLTR_WM2_SHIFT" data-ref="_M/MLTR_WM2_SHIFT">MLTR_WM2_SHIFT</dfn>		8</u></td></tr>
<tr><th id="4832">4832</th><td><i>/* the unit of memory self-refresh latency time is 0.5us */</i></td></tr>
<tr><th id="4833">4833</th><td><u>#define  <dfn class="macro" id="_M/ILK_SRLT_MASK" data-ref="_M/ILK_SRLT_MASK">ILK_SRLT_MASK</dfn>		0x3f</u></td></tr>
<tr><th id="4834">4834</th><td></td></tr>
<tr><th id="4835">4835</th><td></td></tr>
<tr><th id="4836">4836</th><td><i>/* the address where we get all kinds of latency value */</i></td></tr>
<tr><th id="4837">4837</th><td><u>#define <dfn class="macro" id="_M/SSKPD" data-ref="_M/SSKPD">SSKPD</dfn>			0x5d10</u></td></tr>
<tr><th id="4838">4838</th><td><u>#define <dfn class="macro" id="_M/SSKPD_WM_MASK" data-ref="_M/SSKPD_WM_MASK">SSKPD_WM_MASK</dfn>		0x3f</u></td></tr>
<tr><th id="4839">4839</th><td><u>#define <dfn class="macro" id="_M/SSKPD_WM0_SHIFT" data-ref="_M/SSKPD_WM0_SHIFT">SSKPD_WM0_SHIFT</dfn>		0</u></td></tr>
<tr><th id="4840">4840</th><td><u>#define <dfn class="macro" id="_M/SSKPD_WM1_SHIFT" data-ref="_M/SSKPD_WM1_SHIFT">SSKPD_WM1_SHIFT</dfn>		8</u></td></tr>
<tr><th id="4841">4841</th><td><u>#define <dfn class="macro" id="_M/SSKPD_WM2_SHIFT" data-ref="_M/SSKPD_WM2_SHIFT">SSKPD_WM2_SHIFT</dfn>		16</u></td></tr>
<tr><th id="4842">4842</th><td><u>#define <dfn class="macro" id="_M/SSKPD_WM3_SHIFT" data-ref="_M/SSKPD_WM3_SHIFT">SSKPD_WM3_SHIFT</dfn>		24</u></td></tr>
<tr><th id="4843">4843</th><td></td></tr>
<tr><th id="4844">4844</th><td><i>/*</i></td></tr>
<tr><th id="4845">4845</th><td><i> * The two pipe frame counter registers are not synchronized, so</i></td></tr>
<tr><th id="4846">4846</th><td><i> * reading a stable value is somewhat tricky. The following code</i></td></tr>
<tr><th id="4847">4847</th><td><i> * should work:</i></td></tr>
<tr><th id="4848">4848</th><td><i> *</i></td></tr>
<tr><th id="4849">4849</th><td><i> *  do {</i></td></tr>
<tr><th id="4850">4850</th><td><i> *    high1 = ((INREG(PIPEAFRAMEHIGH) &amp; PIPE_FRAME_HIGH_MASK) &gt;&gt;</i></td></tr>
<tr><th id="4851">4851</th><td><i> *             PIPE_FRAME_HIGH_SHIFT;</i></td></tr>
<tr><th id="4852">4852</th><td><i> *    low1 =  ((INREG(PIPEAFRAMEPIXEL) &amp; PIPE_FRAME_LOW_MASK) &gt;&gt;</i></td></tr>
<tr><th id="4853">4853</th><td><i> *             PIPE_FRAME_LOW_SHIFT);</i></td></tr>
<tr><th id="4854">4854</th><td><i> *    high2 = ((INREG(PIPEAFRAMEHIGH) &amp; PIPE_FRAME_HIGH_MASK) &gt;&gt;</i></td></tr>
<tr><th id="4855">4855</th><td><i> *             PIPE_FRAME_HIGH_SHIFT);</i></td></tr>
<tr><th id="4856">4856</th><td><i> *  } while (high1 != high2);</i></td></tr>
<tr><th id="4857">4857</th><td><i> *  frame = (high1 &lt;&lt; 8) | low1;</i></td></tr>
<tr><th id="4858">4858</th><td><i> */</i></td></tr>
<tr><th id="4859">4859</th><td><u>#define <dfn class="macro" id="_M/_PIPEAFRAMEHIGH" data-ref="_M/_PIPEAFRAMEHIGH">_PIPEAFRAMEHIGH</dfn>          0x70040</u></td></tr>
<tr><th id="4860">4860</th><td><u>#define   <dfn class="macro" id="_M/PIPE_FRAME_HIGH_MASK" data-ref="_M/PIPE_FRAME_HIGH_MASK">PIPE_FRAME_HIGH_MASK</dfn>    0x0000ffff</u></td></tr>
<tr><th id="4861">4861</th><td><u>#define   <dfn class="macro" id="_M/PIPE_FRAME_HIGH_SHIFT" data-ref="_M/PIPE_FRAME_HIGH_SHIFT">PIPE_FRAME_HIGH_SHIFT</dfn>   0</u></td></tr>
<tr><th id="4862">4862</th><td><u>#define <dfn class="macro" id="_M/_PIPEAFRAMEPIXEL" data-ref="_M/_PIPEAFRAMEPIXEL">_PIPEAFRAMEPIXEL</dfn>         0x70044</u></td></tr>
<tr><th id="4863">4863</th><td><u>#define   <dfn class="macro" id="_M/PIPE_FRAME_LOW_MASK" data-ref="_M/PIPE_FRAME_LOW_MASK">PIPE_FRAME_LOW_MASK</dfn>     0xff000000</u></td></tr>
<tr><th id="4864">4864</th><td><u>#define   <dfn class="macro" id="_M/PIPE_FRAME_LOW_SHIFT" data-ref="_M/PIPE_FRAME_LOW_SHIFT">PIPE_FRAME_LOW_SHIFT</dfn>    24</u></td></tr>
<tr><th id="4865">4865</th><td><u>#define   <dfn class="macro" id="_M/PIPE_PIXEL_MASK" data-ref="_M/PIPE_PIXEL_MASK">PIPE_PIXEL_MASK</dfn>         0x00ffffff</u></td></tr>
<tr><th id="4866">4866</th><td><u>#define   <dfn class="macro" id="_M/PIPE_PIXEL_SHIFT" data-ref="_M/PIPE_PIXEL_SHIFT">PIPE_PIXEL_SHIFT</dfn>        0</u></td></tr>
<tr><th id="4867">4867</th><td><i>/* GM45+ just has to be different */</i></td></tr>
<tr><th id="4868">4868</th><td><u>#define <dfn class="macro" id="_M/_PIPEA_FRMCOUNT_G4X" data-ref="_M/_PIPEA_FRMCOUNT_G4X">_PIPEA_FRMCOUNT_G4X</dfn>	0x70040</u></td></tr>
<tr><th id="4869">4869</th><td><u>#define <dfn class="macro" id="_M/_PIPEA_FLIPCOUNT_G4X" data-ref="_M/_PIPEA_FLIPCOUNT_G4X">_PIPEA_FLIPCOUNT_G4X</dfn>	0x70044</u></td></tr>
<tr><th id="4870">4870</th><td><u>#define <dfn class="macro" id="_M/PIPE_FRMCOUNT_G4X" data-ref="_M/PIPE_FRMCOUNT_G4X">PIPE_FRMCOUNT_G4X</dfn>(pipe) _PIPE2(pipe, _PIPEA_FRMCOUNT_G4X)</u></td></tr>
<tr><th id="4871">4871</th><td><u>#define <dfn class="macro" id="_M/PIPE_FLIPCOUNT_G4X" data-ref="_M/PIPE_FLIPCOUNT_G4X">PIPE_FLIPCOUNT_G4X</dfn>(pipe) _PIPE2(pipe, _PIPEA_FLIPCOUNT_G4X)</u></td></tr>
<tr><th id="4872">4872</th><td></td></tr>
<tr><th id="4873">4873</th><td><i>/* Cursor A &amp; B regs */</i></td></tr>
<tr><th id="4874">4874</th><td><u>#define <dfn class="macro" id="_M/_CURACNTR" data-ref="_M/_CURACNTR">_CURACNTR</dfn>		0x70080</u></td></tr>
<tr><th id="4875">4875</th><td><i>/* Old style CUR*CNTR flags (desktop 8xx) */</i></td></tr>
<tr><th id="4876">4876</th><td><u>#define   <dfn class="macro" id="_M/CURSOR_ENABLE" data-ref="_M/CURSOR_ENABLE">CURSOR_ENABLE</dfn>		0x80000000</u></td></tr>
<tr><th id="4877">4877</th><td><u>#define   <dfn class="macro" id="_M/CURSOR_GAMMA_ENABLE" data-ref="_M/CURSOR_GAMMA_ENABLE">CURSOR_GAMMA_ENABLE</dfn>	0x40000000</u></td></tr>
<tr><th id="4878">4878</th><td><u>#define   <dfn class="macro" id="_M/CURSOR_STRIDE_SHIFT" data-ref="_M/CURSOR_STRIDE_SHIFT">CURSOR_STRIDE_SHIFT</dfn>	28</u></td></tr>
<tr><th id="4879">4879</th><td><u>#define   <dfn class="macro" id="_M/CURSOR_STRIDE" data-ref="_M/CURSOR_STRIDE">CURSOR_STRIDE</dfn>(x)	((ffs(x)-9) &lt;&lt; CURSOR_STRIDE_SHIFT) /* 256,512,1k,2k */</u></td></tr>
<tr><th id="4880">4880</th><td><u>#define   <dfn class="macro" id="_M/CURSOR_PIPE_CSC_ENABLE" data-ref="_M/CURSOR_PIPE_CSC_ENABLE">CURSOR_PIPE_CSC_ENABLE</dfn> (1&lt;&lt;24)</u></td></tr>
<tr><th id="4881">4881</th><td><u>#define   <dfn class="macro" id="_M/CURSOR_FORMAT_SHIFT" data-ref="_M/CURSOR_FORMAT_SHIFT">CURSOR_FORMAT_SHIFT</dfn>	24</u></td></tr>
<tr><th id="4882">4882</th><td><u>#define   <dfn class="macro" id="_M/CURSOR_FORMAT_MASK" data-ref="_M/CURSOR_FORMAT_MASK">CURSOR_FORMAT_MASK</dfn>	(0x07 &lt;&lt; CURSOR_FORMAT_SHIFT)</u></td></tr>
<tr><th id="4883">4883</th><td><u>#define   <dfn class="macro" id="_M/CURSOR_FORMAT_2C" data-ref="_M/CURSOR_FORMAT_2C">CURSOR_FORMAT_2C</dfn>	(0x00 &lt;&lt; CURSOR_FORMAT_SHIFT)</u></td></tr>
<tr><th id="4884">4884</th><td><u>#define   <dfn class="macro" id="_M/CURSOR_FORMAT_3C" data-ref="_M/CURSOR_FORMAT_3C">CURSOR_FORMAT_3C</dfn>	(0x01 &lt;&lt; CURSOR_FORMAT_SHIFT)</u></td></tr>
<tr><th id="4885">4885</th><td><u>#define   <dfn class="macro" id="_M/CURSOR_FORMAT_4C" data-ref="_M/CURSOR_FORMAT_4C">CURSOR_FORMAT_4C</dfn>	(0x02 &lt;&lt; CURSOR_FORMAT_SHIFT)</u></td></tr>
<tr><th id="4886">4886</th><td><u>#define   <dfn class="macro" id="_M/CURSOR_FORMAT_ARGB" data-ref="_M/CURSOR_FORMAT_ARGB">CURSOR_FORMAT_ARGB</dfn>	(0x04 &lt;&lt; CURSOR_FORMAT_SHIFT)</u></td></tr>
<tr><th id="4887">4887</th><td><u>#define   <dfn class="macro" id="_M/CURSOR_FORMAT_XRGB" data-ref="_M/CURSOR_FORMAT_XRGB">CURSOR_FORMAT_XRGB</dfn>	(0x05 &lt;&lt; CURSOR_FORMAT_SHIFT)</u></td></tr>
<tr><th id="4888">4888</th><td><i>/* New style CUR*CNTR flags */</i></td></tr>
<tr><th id="4889">4889</th><td><u>#define   <dfn class="macro" id="_M/CURSOR_MODE" data-ref="_M/CURSOR_MODE">CURSOR_MODE</dfn>		0x27</u></td></tr>
<tr><th id="4890">4890</th><td><u>#define   <dfn class="macro" id="_M/CURSOR_MODE_DISABLE" data-ref="_M/CURSOR_MODE_DISABLE">CURSOR_MODE_DISABLE</dfn>   0x00</u></td></tr>
<tr><th id="4891">4891</th><td><u>#define   <dfn class="macro" id="_M/CURSOR_MODE_128_32B_AX" data-ref="_M/CURSOR_MODE_128_32B_AX">CURSOR_MODE_128_32B_AX</dfn> 0x02</u></td></tr>
<tr><th id="4892">4892</th><td><u>#define   <dfn class="macro" id="_M/CURSOR_MODE_256_32B_AX" data-ref="_M/CURSOR_MODE_256_32B_AX">CURSOR_MODE_256_32B_AX</dfn> 0x03</u></td></tr>
<tr><th id="4893">4893</th><td><u>#define   <dfn class="macro" id="_M/CURSOR_MODE_64_32B_AX" data-ref="_M/CURSOR_MODE_64_32B_AX">CURSOR_MODE_64_32B_AX</dfn> 0x07</u></td></tr>
<tr><th id="4894">4894</th><td><u>#define   <dfn class="macro" id="_M/CURSOR_MODE_128_ARGB_AX" data-ref="_M/CURSOR_MODE_128_ARGB_AX">CURSOR_MODE_128_ARGB_AX</dfn> ((1 &lt;&lt; 5) | CURSOR_MODE_128_32B_AX)</u></td></tr>
<tr><th id="4895">4895</th><td><u>#define   <dfn class="macro" id="_M/CURSOR_MODE_256_ARGB_AX" data-ref="_M/CURSOR_MODE_256_ARGB_AX">CURSOR_MODE_256_ARGB_AX</dfn> ((1 &lt;&lt; 5) | CURSOR_MODE_256_32B_AX)</u></td></tr>
<tr><th id="4896">4896</th><td><u>#define   <dfn class="macro" id="_M/CURSOR_MODE_64_ARGB_AX" data-ref="_M/CURSOR_MODE_64_ARGB_AX">CURSOR_MODE_64_ARGB_AX</dfn> ((1 &lt;&lt; 5) | CURSOR_MODE_64_32B_AX)</u></td></tr>
<tr><th id="4897">4897</th><td><u>#define   <dfn class="macro" id="_M/MCURSOR_PIPE_SELECT" data-ref="_M/MCURSOR_PIPE_SELECT">MCURSOR_PIPE_SELECT</dfn>	(1 &lt;&lt; 28)</u></td></tr>
<tr><th id="4898">4898</th><td><u>#define   <dfn class="macro" id="_M/MCURSOR_PIPE_A" data-ref="_M/MCURSOR_PIPE_A">MCURSOR_PIPE_A</dfn>	0x00</u></td></tr>
<tr><th id="4899">4899</th><td><u>#define   <dfn class="macro" id="_M/MCURSOR_PIPE_B" data-ref="_M/MCURSOR_PIPE_B">MCURSOR_PIPE_B</dfn>	(1 &lt;&lt; 28)</u></td></tr>
<tr><th id="4900">4900</th><td><u>#define   <dfn class="macro" id="_M/MCURSOR_GAMMA_ENABLE" data-ref="_M/MCURSOR_GAMMA_ENABLE">MCURSOR_GAMMA_ENABLE</dfn>  (1 &lt;&lt; 26)</u></td></tr>
<tr><th id="4901">4901</th><td><u>#define   <dfn class="macro" id="_M/CURSOR_ROTATE_180" data-ref="_M/CURSOR_ROTATE_180">CURSOR_ROTATE_180</dfn>	(1&lt;&lt;15)</u></td></tr>
<tr><th id="4902">4902</th><td><u>#define   <dfn class="macro" id="_M/CURSOR_TRICKLE_FEED_DISABLE" data-ref="_M/CURSOR_TRICKLE_FEED_DISABLE">CURSOR_TRICKLE_FEED_DISABLE</dfn>	(1 &lt;&lt; 14)</u></td></tr>
<tr><th id="4903">4903</th><td><u>#define <dfn class="macro" id="_M/_CURABASE" data-ref="_M/_CURABASE">_CURABASE</dfn>		0x70084</u></td></tr>
<tr><th id="4904">4904</th><td><u>#define <dfn class="macro" id="_M/_CURAPOS" data-ref="_M/_CURAPOS">_CURAPOS</dfn>		0x70088</u></td></tr>
<tr><th id="4905">4905</th><td><u>#define   <dfn class="macro" id="_M/CURSOR_POS_MASK" data-ref="_M/CURSOR_POS_MASK">CURSOR_POS_MASK</dfn>       0x007FF</u></td></tr>
<tr><th id="4906">4906</th><td><u>#define   <dfn class="macro" id="_M/CURSOR_POS_SIGN" data-ref="_M/CURSOR_POS_SIGN">CURSOR_POS_SIGN</dfn>       0x8000</u></td></tr>
<tr><th id="4907">4907</th><td><u>#define   <dfn class="macro" id="_M/CURSOR_X_SHIFT" data-ref="_M/CURSOR_X_SHIFT">CURSOR_X_SHIFT</dfn>        0</u></td></tr>
<tr><th id="4908">4908</th><td><u>#define   <dfn class="macro" id="_M/CURSOR_Y_SHIFT" data-ref="_M/CURSOR_Y_SHIFT">CURSOR_Y_SHIFT</dfn>        16</u></td></tr>
<tr><th id="4909">4909</th><td><u>#define <dfn class="macro" id="_M/CURSIZE" data-ref="_M/CURSIZE">CURSIZE</dfn>			0x700a0</u></td></tr>
<tr><th id="4910">4910</th><td><u>#define <dfn class="macro" id="_M/_CURBCNTR" data-ref="_M/_CURBCNTR">_CURBCNTR</dfn>		0x700c0</u></td></tr>
<tr><th id="4911">4911</th><td><u>#define <dfn class="macro" id="_M/_CURBBASE" data-ref="_M/_CURBBASE">_CURBBASE</dfn>		0x700c4</u></td></tr>
<tr><th id="4912">4912</th><td><u>#define <dfn class="macro" id="_M/_CURBPOS" data-ref="_M/_CURBPOS">_CURBPOS</dfn>		0x700c8</u></td></tr>
<tr><th id="4913">4913</th><td></td></tr>
<tr><th id="4914">4914</th><td><u>#define <dfn class="macro" id="_M/_CURBCNTR_IVB" data-ref="_M/_CURBCNTR_IVB">_CURBCNTR_IVB</dfn>		0x71080</u></td></tr>
<tr><th id="4915">4915</th><td><u>#define <dfn class="macro" id="_M/_CURBBASE_IVB" data-ref="_M/_CURBBASE_IVB">_CURBBASE_IVB</dfn>		0x71084</u></td></tr>
<tr><th id="4916">4916</th><td><u>#define <dfn class="macro" id="_M/_CURBPOS_IVB" data-ref="_M/_CURBPOS_IVB">_CURBPOS_IVB</dfn>		0x71088</u></td></tr>
<tr><th id="4917">4917</th><td></td></tr>
<tr><th id="4918">4918</th><td><u>#define <dfn class="macro" id="_M/_CURSOR2" data-ref="_M/_CURSOR2">_CURSOR2</dfn>(pipe, reg) (dev_priv-&gt;info.cursor_offsets[(pipe)] - \</u></td></tr>
<tr><th id="4919">4919</th><td><u>	dev_priv-&gt;info.cursor_offsets[PIPE_A] + (reg) + \</u></td></tr>
<tr><th id="4920">4920</th><td><u>	dev_priv-&gt;info.display_mmio_offset)</u></td></tr>
<tr><th id="4921">4921</th><td></td></tr>
<tr><th id="4922">4922</th><td><u>#define <dfn class="macro" id="_M/CURCNTR" data-ref="_M/CURCNTR">CURCNTR</dfn>(pipe) _CURSOR2(pipe, _CURACNTR)</u></td></tr>
<tr><th id="4923">4923</th><td><u>#define <dfn class="macro" id="_M/CURBASE" data-ref="_M/CURBASE">CURBASE</dfn>(pipe) _CURSOR2(pipe, _CURABASE)</u></td></tr>
<tr><th id="4924">4924</th><td><u>#define <dfn class="macro" id="_M/CURPOS" data-ref="_M/CURPOS">CURPOS</dfn>(pipe) _CURSOR2(pipe, _CURAPOS)</u></td></tr>
<tr><th id="4925">4925</th><td></td></tr>
<tr><th id="4926">4926</th><td><u>#define <dfn class="macro" id="_M/CURSOR_A_OFFSET" data-ref="_M/CURSOR_A_OFFSET">CURSOR_A_OFFSET</dfn> 0x70080</u></td></tr>
<tr><th id="4927">4927</th><td><u>#define <dfn class="macro" id="_M/CURSOR_B_OFFSET" data-ref="_M/CURSOR_B_OFFSET">CURSOR_B_OFFSET</dfn> 0x700c0</u></td></tr>
<tr><th id="4928">4928</th><td><u>#define <dfn class="macro" id="_M/CHV_CURSOR_C_OFFSET" data-ref="_M/CHV_CURSOR_C_OFFSET">CHV_CURSOR_C_OFFSET</dfn> 0x700e0</u></td></tr>
<tr><th id="4929">4929</th><td><u>#define <dfn class="macro" id="_M/IVB_CURSOR_B_OFFSET" data-ref="_M/IVB_CURSOR_B_OFFSET">IVB_CURSOR_B_OFFSET</dfn> 0x71080</u></td></tr>
<tr><th id="4930">4930</th><td><u>#define <dfn class="macro" id="_M/IVB_CURSOR_C_OFFSET" data-ref="_M/IVB_CURSOR_C_OFFSET">IVB_CURSOR_C_OFFSET</dfn> 0x72080</u></td></tr>
<tr><th id="4931">4931</th><td></td></tr>
<tr><th id="4932">4932</th><td><i>/* Display A control */</i></td></tr>
<tr><th id="4933">4933</th><td><u>#define <dfn class="macro" id="_M/_DSPACNTR" data-ref="_M/_DSPACNTR">_DSPACNTR</dfn>				0x70180</u></td></tr>
<tr><th id="4934">4934</th><td><u>#define   <dfn class="macro" id="_M/DISPLAY_PLANE_ENABLE" data-ref="_M/DISPLAY_PLANE_ENABLE">DISPLAY_PLANE_ENABLE</dfn>			(1&lt;&lt;31)</u></td></tr>
<tr><th id="4935">4935</th><td><u>#define   <dfn class="macro" id="_M/DISPLAY_PLANE_DISABLE" data-ref="_M/DISPLAY_PLANE_DISABLE">DISPLAY_PLANE_DISABLE</dfn>			0</u></td></tr>
<tr><th id="4936">4936</th><td><u>#define   <dfn class="macro" id="_M/DISPPLANE_GAMMA_ENABLE" data-ref="_M/DISPPLANE_GAMMA_ENABLE">DISPPLANE_GAMMA_ENABLE</dfn>		(1&lt;&lt;30)</u></td></tr>
<tr><th id="4937">4937</th><td><u>#define   <dfn class="macro" id="_M/DISPPLANE_GAMMA_DISABLE" data-ref="_M/DISPPLANE_GAMMA_DISABLE">DISPPLANE_GAMMA_DISABLE</dfn>		0</u></td></tr>
<tr><th id="4938">4938</th><td><u>#define   <dfn class="macro" id="_M/DISPPLANE_PIXFORMAT_MASK" data-ref="_M/DISPPLANE_PIXFORMAT_MASK">DISPPLANE_PIXFORMAT_MASK</dfn>		(0xf&lt;&lt;26)</u></td></tr>
<tr><th id="4939">4939</th><td><u>#define   <dfn class="macro" id="_M/DISPPLANE_YUV422" data-ref="_M/DISPPLANE_YUV422">DISPPLANE_YUV422</dfn>			(0x0&lt;&lt;26)</u></td></tr>
<tr><th id="4940">4940</th><td><u>#define   <dfn class="macro" id="_M/DISPPLANE_8BPP" data-ref="_M/DISPPLANE_8BPP">DISPPLANE_8BPP</dfn>			(0x2&lt;&lt;26)</u></td></tr>
<tr><th id="4941">4941</th><td><u>#define   <dfn class="macro" id="_M/DISPPLANE_BGRA555" data-ref="_M/DISPPLANE_BGRA555">DISPPLANE_BGRA555</dfn>			(0x3&lt;&lt;26)</u></td></tr>
<tr><th id="4942">4942</th><td><u>#define   <dfn class="macro" id="_M/DISPPLANE_BGRX555" data-ref="_M/DISPPLANE_BGRX555">DISPPLANE_BGRX555</dfn>			(0x4&lt;&lt;26)</u></td></tr>
<tr><th id="4943">4943</th><td><u>#define   <dfn class="macro" id="_M/DISPPLANE_BGRX565" data-ref="_M/DISPPLANE_BGRX565">DISPPLANE_BGRX565</dfn>			(0x5&lt;&lt;26)</u></td></tr>
<tr><th id="4944">4944</th><td><u>#define   <dfn class="macro" id="_M/DISPPLANE_BGRX888" data-ref="_M/DISPPLANE_BGRX888">DISPPLANE_BGRX888</dfn>			(0x6&lt;&lt;26)</u></td></tr>
<tr><th id="4945">4945</th><td><u>#define   <dfn class="macro" id="_M/DISPPLANE_BGRA888" data-ref="_M/DISPPLANE_BGRA888">DISPPLANE_BGRA888</dfn>			(0x7&lt;&lt;26)</u></td></tr>
<tr><th id="4946">4946</th><td><u>#define   <dfn class="macro" id="_M/DISPPLANE_RGBX101010" data-ref="_M/DISPPLANE_RGBX101010">DISPPLANE_RGBX101010</dfn>			(0x8&lt;&lt;26)</u></td></tr>
<tr><th id="4947">4947</th><td><u>#define   <dfn class="macro" id="_M/DISPPLANE_RGBA101010" data-ref="_M/DISPPLANE_RGBA101010">DISPPLANE_RGBA101010</dfn>			(0x9&lt;&lt;26)</u></td></tr>
<tr><th id="4948">4948</th><td><u>#define   <dfn class="macro" id="_M/DISPPLANE_BGRX101010" data-ref="_M/DISPPLANE_BGRX101010">DISPPLANE_BGRX101010</dfn>			(0xa&lt;&lt;26)</u></td></tr>
<tr><th id="4949">4949</th><td><u>#define   <dfn class="macro" id="_M/DISPPLANE_RGBX161616" data-ref="_M/DISPPLANE_RGBX161616">DISPPLANE_RGBX161616</dfn>			(0xc&lt;&lt;26)</u></td></tr>
<tr><th id="4950">4950</th><td><u>#define   <dfn class="macro" id="_M/DISPPLANE_RGBX888" data-ref="_M/DISPPLANE_RGBX888">DISPPLANE_RGBX888</dfn>			(0xe&lt;&lt;26)</u></td></tr>
<tr><th id="4951">4951</th><td><u>#define   <dfn class="macro" id="_M/DISPPLANE_RGBA888" data-ref="_M/DISPPLANE_RGBA888">DISPPLANE_RGBA888</dfn>			(0xf&lt;&lt;26)</u></td></tr>
<tr><th id="4952">4952</th><td><u>#define   <dfn class="macro" id="_M/DISPPLANE_STEREO_ENABLE" data-ref="_M/DISPPLANE_STEREO_ENABLE">DISPPLANE_STEREO_ENABLE</dfn>		(1&lt;&lt;25)</u></td></tr>
<tr><th id="4953">4953</th><td><u>#define   <dfn class="macro" id="_M/DISPPLANE_STEREO_DISABLE" data-ref="_M/DISPPLANE_STEREO_DISABLE">DISPPLANE_STEREO_DISABLE</dfn>		0</u></td></tr>
<tr><th id="4954">4954</th><td><u>#define   <dfn class="macro" id="_M/DISPPLANE_PIPE_CSC_ENABLE" data-ref="_M/DISPPLANE_PIPE_CSC_ENABLE">DISPPLANE_PIPE_CSC_ENABLE</dfn>		(1&lt;&lt;24)</u></td></tr>
<tr><th id="4955">4955</th><td><u>#define   <dfn class="macro" id="_M/DISPPLANE_SEL_PIPE_SHIFT" data-ref="_M/DISPPLANE_SEL_PIPE_SHIFT">DISPPLANE_SEL_PIPE_SHIFT</dfn>		24</u></td></tr>
<tr><th id="4956">4956</th><td><u>#define   <dfn class="macro" id="_M/DISPPLANE_SEL_PIPE_MASK" data-ref="_M/DISPPLANE_SEL_PIPE_MASK">DISPPLANE_SEL_PIPE_MASK</dfn>		(3&lt;&lt;DISPPLANE_SEL_PIPE_SHIFT)</u></td></tr>
<tr><th id="4957">4957</th><td><u>#define   <dfn class="macro" id="_M/DISPPLANE_SEL_PIPE_A" data-ref="_M/DISPPLANE_SEL_PIPE_A">DISPPLANE_SEL_PIPE_A</dfn>			0</u></td></tr>
<tr><th id="4958">4958</th><td><u>#define   <dfn class="macro" id="_M/DISPPLANE_SEL_PIPE_B" data-ref="_M/DISPPLANE_SEL_PIPE_B">DISPPLANE_SEL_PIPE_B</dfn>			(1&lt;&lt;DISPPLANE_SEL_PIPE_SHIFT)</u></td></tr>
<tr><th id="4959">4959</th><td><u>#define   <dfn class="macro" id="_M/DISPPLANE_SRC_KEY_ENABLE" data-ref="_M/DISPPLANE_SRC_KEY_ENABLE">DISPPLANE_SRC_KEY_ENABLE</dfn>		(1&lt;&lt;22)</u></td></tr>
<tr><th id="4960">4960</th><td><u>#define   <dfn class="macro" id="_M/DISPPLANE_SRC_KEY_DISABLE" data-ref="_M/DISPPLANE_SRC_KEY_DISABLE">DISPPLANE_SRC_KEY_DISABLE</dfn>		0</u></td></tr>
<tr><th id="4961">4961</th><td><u>#define   <dfn class="macro" id="_M/DISPPLANE_LINE_DOUBLE" data-ref="_M/DISPPLANE_LINE_DOUBLE">DISPPLANE_LINE_DOUBLE</dfn>			(1&lt;&lt;20)</u></td></tr>
<tr><th id="4962">4962</th><td><u>#define   <dfn class="macro" id="_M/DISPPLANE_NO_LINE_DOUBLE" data-ref="_M/DISPPLANE_NO_LINE_DOUBLE">DISPPLANE_NO_LINE_DOUBLE</dfn>		0</u></td></tr>
<tr><th id="4963">4963</th><td><u>#define   <dfn class="macro" id="_M/DISPPLANE_STEREO_POLARITY_FIRST" data-ref="_M/DISPPLANE_STEREO_POLARITY_FIRST">DISPPLANE_STEREO_POLARITY_FIRST</dfn>	0</u></td></tr>
<tr><th id="4964">4964</th><td><u>#define   <dfn class="macro" id="_M/DISPPLANE_STEREO_POLARITY_SECOND" data-ref="_M/DISPPLANE_STEREO_POLARITY_SECOND">DISPPLANE_STEREO_POLARITY_SECOND</dfn>	(1&lt;&lt;18)</u></td></tr>
<tr><th id="4965">4965</th><td><u>#define   <dfn class="macro" id="_M/DISPPLANE_ALPHA_PREMULTIPLY" data-ref="_M/DISPPLANE_ALPHA_PREMULTIPLY">DISPPLANE_ALPHA_PREMULTIPLY</dfn>		(1&lt;&lt;16) /* CHV pipe B */</u></td></tr>
<tr><th id="4966">4966</th><td><u>#define   <dfn class="macro" id="_M/DISPPLANE_ROTATE_180" data-ref="_M/DISPPLANE_ROTATE_180">DISPPLANE_ROTATE_180</dfn>			(1&lt;&lt;15)</u></td></tr>
<tr><th id="4967">4967</th><td><u>#define   <dfn class="macro" id="_M/DISPPLANE_TRICKLE_FEED_DISABLE" data-ref="_M/DISPPLANE_TRICKLE_FEED_DISABLE">DISPPLANE_TRICKLE_FEED_DISABLE</dfn>	(1&lt;&lt;14) /* Ironlake */</u></td></tr>
<tr><th id="4968">4968</th><td><u>#define   <dfn class="macro" id="_M/DISPPLANE_TILED" data-ref="_M/DISPPLANE_TILED">DISPPLANE_TILED</dfn>			(1&lt;&lt;10)</u></td></tr>
<tr><th id="4969">4969</th><td><u>#define   <dfn class="macro" id="_M/DISPPLANE_MIRROR" data-ref="_M/DISPPLANE_MIRROR">DISPPLANE_MIRROR</dfn>			(1&lt;&lt;8) /* CHV pipe B */</u></td></tr>
<tr><th id="4970">4970</th><td><u>#define <dfn class="macro" id="_M/_DSPAADDR" data-ref="_M/_DSPAADDR">_DSPAADDR</dfn>				0x70184</u></td></tr>
<tr><th id="4971">4971</th><td><u>#define <dfn class="macro" id="_M/_DSPASTRIDE" data-ref="_M/_DSPASTRIDE">_DSPASTRIDE</dfn>				0x70188</u></td></tr>
<tr><th id="4972">4972</th><td><u>#define <dfn class="macro" id="_M/_DSPAPOS" data-ref="_M/_DSPAPOS">_DSPAPOS</dfn>				0x7018C /* reserved */</u></td></tr>
<tr><th id="4973">4973</th><td><u>#define <dfn class="macro" id="_M/_DSPASIZE" data-ref="_M/_DSPASIZE">_DSPASIZE</dfn>				0x70190</u></td></tr>
<tr><th id="4974">4974</th><td><u>#define <dfn class="macro" id="_M/_DSPASURF" data-ref="_M/_DSPASURF">_DSPASURF</dfn>				0x7019C /* 965+ only */</u></td></tr>
<tr><th id="4975">4975</th><td><u>#define <dfn class="macro" id="_M/_DSPATILEOFF" data-ref="_M/_DSPATILEOFF">_DSPATILEOFF</dfn>				0x701A4 /* 965+ only */</u></td></tr>
<tr><th id="4976">4976</th><td><u>#define <dfn class="macro" id="_M/_DSPAOFFSET" data-ref="_M/_DSPAOFFSET">_DSPAOFFSET</dfn>				0x701A4 /* HSW */</u></td></tr>
<tr><th id="4977">4977</th><td><u>#define <dfn class="macro" id="_M/_DSPASURFLIVE" data-ref="_M/_DSPASURFLIVE">_DSPASURFLIVE</dfn>				0x701AC</u></td></tr>
<tr><th id="4978">4978</th><td></td></tr>
<tr><th id="4979">4979</th><td><u>#define <dfn class="macro" id="_M/DSPCNTR" data-ref="_M/DSPCNTR">DSPCNTR</dfn>(plane) _PIPE2(plane, _DSPACNTR)</u></td></tr>
<tr><th id="4980">4980</th><td><u>#define <dfn class="macro" id="_M/DSPADDR" data-ref="_M/DSPADDR">DSPADDR</dfn>(plane) _PIPE2(plane, _DSPAADDR)</u></td></tr>
<tr><th id="4981">4981</th><td><u>#define <dfn class="macro" id="_M/DSPSTRIDE" data-ref="_M/DSPSTRIDE">DSPSTRIDE</dfn>(plane) _PIPE2(plane, _DSPASTRIDE)</u></td></tr>
<tr><th id="4982">4982</th><td><u>#define <dfn class="macro" id="_M/DSPPOS" data-ref="_M/DSPPOS">DSPPOS</dfn>(plane) _PIPE2(plane, _DSPAPOS)</u></td></tr>
<tr><th id="4983">4983</th><td><u>#define <dfn class="macro" id="_M/DSPSIZE" data-ref="_M/DSPSIZE">DSPSIZE</dfn>(plane) _PIPE2(plane, _DSPASIZE)</u></td></tr>
<tr><th id="4984">4984</th><td><u>#define <dfn class="macro" id="_M/DSPSURF" data-ref="_M/DSPSURF">DSPSURF</dfn>(plane) _PIPE2(plane, _DSPASURF)</u></td></tr>
<tr><th id="4985">4985</th><td><u>#define <dfn class="macro" id="_M/DSPTILEOFF" data-ref="_M/DSPTILEOFF">DSPTILEOFF</dfn>(plane) _PIPE2(plane, _DSPATILEOFF)</u></td></tr>
<tr><th id="4986">4986</th><td><u>#define <dfn class="macro" id="_M/DSPLINOFF" data-ref="_M/DSPLINOFF">DSPLINOFF</dfn>(plane) DSPADDR(plane)</u></td></tr>
<tr><th id="4987">4987</th><td><u>#define <dfn class="macro" id="_M/DSPOFFSET" data-ref="_M/DSPOFFSET">DSPOFFSET</dfn>(plane) _PIPE2(plane, _DSPAOFFSET)</u></td></tr>
<tr><th id="4988">4988</th><td><u>#define <dfn class="macro" id="_M/DSPSURFLIVE" data-ref="_M/DSPSURFLIVE">DSPSURFLIVE</dfn>(plane) _PIPE2(plane, _DSPASURFLIVE)</u></td></tr>
<tr><th id="4989">4989</th><td></td></tr>
<tr><th id="4990">4990</th><td><i>/* CHV pipe B blender and primary plane */</i></td></tr>
<tr><th id="4991">4991</th><td><u>#define <dfn class="macro" id="_M/_CHV_BLEND_A" data-ref="_M/_CHV_BLEND_A">_CHV_BLEND_A</dfn>		0x60a00</u></td></tr>
<tr><th id="4992">4992</th><td><u>#define   <dfn class="macro" id="_M/CHV_BLEND_LEGACY" data-ref="_M/CHV_BLEND_LEGACY">CHV_BLEND_LEGACY</dfn>		(0&lt;&lt;30)</u></td></tr>
<tr><th id="4993">4993</th><td><u>#define   <dfn class="macro" id="_M/CHV_BLEND_ANDROID" data-ref="_M/CHV_BLEND_ANDROID">CHV_BLEND_ANDROID</dfn>		(1&lt;&lt;30)</u></td></tr>
<tr><th id="4994">4994</th><td><u>#define   <dfn class="macro" id="_M/CHV_BLEND_MPO" data-ref="_M/CHV_BLEND_MPO">CHV_BLEND_MPO</dfn>			(2&lt;&lt;30)</u></td></tr>
<tr><th id="4995">4995</th><td><u>#define   <dfn class="macro" id="_M/CHV_BLEND_MASK" data-ref="_M/CHV_BLEND_MASK">CHV_BLEND_MASK</dfn>		(3&lt;&lt;30)</u></td></tr>
<tr><th id="4996">4996</th><td><u>#define <dfn class="macro" id="_M/_CHV_CANVAS_A" data-ref="_M/_CHV_CANVAS_A">_CHV_CANVAS_A</dfn>		0x60a04</u></td></tr>
<tr><th id="4997">4997</th><td><u>#define <dfn class="macro" id="_M/_PRIMPOS_A" data-ref="_M/_PRIMPOS_A">_PRIMPOS_A</dfn>		0x60a08</u></td></tr>
<tr><th id="4998">4998</th><td><u>#define <dfn class="macro" id="_M/_PRIMSIZE_A" data-ref="_M/_PRIMSIZE_A">_PRIMSIZE_A</dfn>		0x60a0c</u></td></tr>
<tr><th id="4999">4999</th><td><u>#define <dfn class="macro" id="_M/_PRIMCNSTALPHA_A" data-ref="_M/_PRIMCNSTALPHA_A">_PRIMCNSTALPHA_A</dfn>	0x60a10</u></td></tr>
<tr><th id="5000">5000</th><td><u>#define   <dfn class="macro" id="_M/PRIM_CONST_ALPHA_ENABLE" data-ref="_M/PRIM_CONST_ALPHA_ENABLE">PRIM_CONST_ALPHA_ENABLE</dfn>	(1&lt;&lt;31)</u></td></tr>
<tr><th id="5001">5001</th><td></td></tr>
<tr><th id="5002">5002</th><td><u>#define <dfn class="macro" id="_M/CHV_BLEND" data-ref="_M/CHV_BLEND">CHV_BLEND</dfn>(pipe) _TRANSCODER2(pipe, _CHV_BLEND_A)</u></td></tr>
<tr><th id="5003">5003</th><td><u>#define <dfn class="macro" id="_M/CHV_CANVAS" data-ref="_M/CHV_CANVAS">CHV_CANVAS</dfn>(pipe) _TRANSCODER2(pipe, _CHV_CANVAS_A)</u></td></tr>
<tr><th id="5004">5004</th><td><u>#define <dfn class="macro" id="_M/PRIMPOS" data-ref="_M/PRIMPOS">PRIMPOS</dfn>(plane) _TRANSCODER2(plane, _PRIMPOS_A)</u></td></tr>
<tr><th id="5005">5005</th><td><u>#define <dfn class="macro" id="_M/PRIMSIZE" data-ref="_M/PRIMSIZE">PRIMSIZE</dfn>(plane) _TRANSCODER2(plane, _PRIMSIZE_A)</u></td></tr>
<tr><th id="5006">5006</th><td><u>#define <dfn class="macro" id="_M/PRIMCNSTALPHA" data-ref="_M/PRIMCNSTALPHA">PRIMCNSTALPHA</dfn>(plane) _TRANSCODER2(plane, _PRIMCNSTALPHA_A)</u></td></tr>
<tr><th id="5007">5007</th><td></td></tr>
<tr><th id="5008">5008</th><td><i>/* Display/Sprite base address macros */</i></td></tr>
<tr><th id="5009">5009</th><td><u>#define <dfn class="macro" id="_M/DISP_BASEADDR_MASK" data-ref="_M/DISP_BASEADDR_MASK">DISP_BASEADDR_MASK</dfn>	(0xfffff000)</u></td></tr>
<tr><th id="5010">5010</th><td><u>#define <dfn class="macro" id="_M/I915_LO_DISPBASE" data-ref="_M/I915_LO_DISPBASE">I915_LO_DISPBASE</dfn>(val)	(val &amp; ~DISP_BASEADDR_MASK)</u></td></tr>
<tr><th id="5011">5011</th><td><u>#define <dfn class="macro" id="_M/I915_HI_DISPBASE" data-ref="_M/I915_HI_DISPBASE">I915_HI_DISPBASE</dfn>(val)	(val &amp; DISP_BASEADDR_MASK)</u></td></tr>
<tr><th id="5012">5012</th><td></td></tr>
<tr><th id="5013">5013</th><td><i>/*</i></td></tr>
<tr><th id="5014">5014</th><td><i> * VBIOS flags</i></td></tr>
<tr><th id="5015">5015</th><td><i> * gen2:</i></td></tr>
<tr><th id="5016">5016</th><td><i> * [00:06] alm,mgm</i></td></tr>
<tr><th id="5017">5017</th><td><i> * [10:16] all</i></td></tr>
<tr><th id="5018">5018</th><td><i> * [30:32] alm,mgm</i></td></tr>
<tr><th id="5019">5019</th><td><i> * gen3+:</i></td></tr>
<tr><th id="5020">5020</th><td><i> * [00:0f] all</i></td></tr>
<tr><th id="5021">5021</th><td><i> * [10:1f] all</i></td></tr>
<tr><th id="5022">5022</th><td><i> * [30:32] all</i></td></tr>
<tr><th id="5023">5023</th><td><i> */</i></td></tr>
<tr><th id="5024">5024</th><td><u>#define <dfn class="macro" id="_M/SWF0" data-ref="_M/SWF0">SWF0</dfn>(i)	(dev_priv-&gt;info.display_mmio_offset + 0x70410 + (i) * 4)</u></td></tr>
<tr><th id="5025">5025</th><td><u>#define <dfn class="macro" id="_M/SWF1" data-ref="_M/SWF1">SWF1</dfn>(i)	(dev_priv-&gt;info.display_mmio_offset + 0x71410 + (i) * 4)</u></td></tr>
<tr><th id="5026">5026</th><td><u>#define <dfn class="macro" id="_M/SWF3" data-ref="_M/SWF3">SWF3</dfn>(i)	(dev_priv-&gt;info.display_mmio_offset + 0x72414 + (i) * 4)</u></td></tr>
<tr><th id="5027">5027</th><td></td></tr>
<tr><th id="5028">5028</th><td><i>/* Pipe B */</i></td></tr>
<tr><th id="5029">5029</th><td><u>#define <dfn class="macro" id="_M/_PIPEBDSL" data-ref="_M/_PIPEBDSL">_PIPEBDSL</dfn>		(dev_priv-&gt;info.display_mmio_offset + 0x71000)</u></td></tr>
<tr><th id="5030">5030</th><td><u>#define <dfn class="macro" id="_M/_PIPEBCONF" data-ref="_M/_PIPEBCONF">_PIPEBCONF</dfn>		(dev_priv-&gt;info.display_mmio_offset + 0x71008)</u></td></tr>
<tr><th id="5031">5031</th><td><u>#define <dfn class="macro" id="_M/_PIPEBSTAT" data-ref="_M/_PIPEBSTAT">_PIPEBSTAT</dfn>		(dev_priv-&gt;info.display_mmio_offset + 0x71024)</u></td></tr>
<tr><th id="5032">5032</th><td><u>#define <dfn class="macro" id="_M/_PIPEBFRAMEHIGH" data-ref="_M/_PIPEBFRAMEHIGH">_PIPEBFRAMEHIGH</dfn>		0x71040</u></td></tr>
<tr><th id="5033">5033</th><td><u>#define <dfn class="macro" id="_M/_PIPEBFRAMEPIXEL" data-ref="_M/_PIPEBFRAMEPIXEL">_PIPEBFRAMEPIXEL</dfn>	0x71044</u></td></tr>
<tr><th id="5034">5034</th><td><u>#define <dfn class="macro" id="_M/_PIPEB_FRMCOUNT_G4X" data-ref="_M/_PIPEB_FRMCOUNT_G4X">_PIPEB_FRMCOUNT_G4X</dfn>	(dev_priv-&gt;info.display_mmio_offset + 0x71040)</u></td></tr>
<tr><th id="5035">5035</th><td><u>#define <dfn class="macro" id="_M/_PIPEB_FLIPCOUNT_G4X" data-ref="_M/_PIPEB_FLIPCOUNT_G4X">_PIPEB_FLIPCOUNT_G4X</dfn>	(dev_priv-&gt;info.display_mmio_offset + 0x71044)</u></td></tr>
<tr><th id="5036">5036</th><td></td></tr>
<tr><th id="5037">5037</th><td></td></tr>
<tr><th id="5038">5038</th><td><i>/* Display B control */</i></td></tr>
<tr><th id="5039">5039</th><td><u>#define <dfn class="macro" id="_M/_DSPBCNTR" data-ref="_M/_DSPBCNTR">_DSPBCNTR</dfn>		(dev_priv-&gt;info.display_mmio_offset + 0x71180)</u></td></tr>
<tr><th id="5040">5040</th><td><u>#define   <dfn class="macro" id="_M/DISPPLANE_ALPHA_TRANS_ENABLE" data-ref="_M/DISPPLANE_ALPHA_TRANS_ENABLE">DISPPLANE_ALPHA_TRANS_ENABLE</dfn>		(1&lt;&lt;15)</u></td></tr>
<tr><th id="5041">5041</th><td><u>#define   <dfn class="macro" id="_M/DISPPLANE_ALPHA_TRANS_DISABLE" data-ref="_M/DISPPLANE_ALPHA_TRANS_DISABLE">DISPPLANE_ALPHA_TRANS_DISABLE</dfn>		0</u></td></tr>
<tr><th id="5042">5042</th><td><u>#define   <dfn class="macro" id="_M/DISPPLANE_SPRITE_ABOVE_DISPLAY" data-ref="_M/DISPPLANE_SPRITE_ABOVE_DISPLAY">DISPPLANE_SPRITE_ABOVE_DISPLAY</dfn>	0</u></td></tr>
<tr><th id="5043">5043</th><td><u>#define   <dfn class="macro" id="_M/DISPPLANE_SPRITE_ABOVE_OVERLAY" data-ref="_M/DISPPLANE_SPRITE_ABOVE_OVERLAY">DISPPLANE_SPRITE_ABOVE_OVERLAY</dfn>	(1)</u></td></tr>
<tr><th id="5044">5044</th><td><u>#define <dfn class="macro" id="_M/_DSPBADDR" data-ref="_M/_DSPBADDR">_DSPBADDR</dfn>		(dev_priv-&gt;info.display_mmio_offset + 0x71184)</u></td></tr>
<tr><th id="5045">5045</th><td><u>#define <dfn class="macro" id="_M/_DSPBSTRIDE" data-ref="_M/_DSPBSTRIDE">_DSPBSTRIDE</dfn>		(dev_priv-&gt;info.display_mmio_offset + 0x71188)</u></td></tr>
<tr><th id="5046">5046</th><td><u>#define <dfn class="macro" id="_M/_DSPBPOS" data-ref="_M/_DSPBPOS">_DSPBPOS</dfn>		(dev_priv-&gt;info.display_mmio_offset + 0x7118C)</u></td></tr>
<tr><th id="5047">5047</th><td><u>#define <dfn class="macro" id="_M/_DSPBSIZE" data-ref="_M/_DSPBSIZE">_DSPBSIZE</dfn>		(dev_priv-&gt;info.display_mmio_offset + 0x71190)</u></td></tr>
<tr><th id="5048">5048</th><td><u>#define <dfn class="macro" id="_M/_DSPBSURF" data-ref="_M/_DSPBSURF">_DSPBSURF</dfn>		(dev_priv-&gt;info.display_mmio_offset + 0x7119C)</u></td></tr>
<tr><th id="5049">5049</th><td><u>#define <dfn class="macro" id="_M/_DSPBTILEOFF" data-ref="_M/_DSPBTILEOFF">_DSPBTILEOFF</dfn>		(dev_priv-&gt;info.display_mmio_offset + 0x711A4)</u></td></tr>
<tr><th id="5050">5050</th><td><u>#define <dfn class="macro" id="_M/_DSPBOFFSET" data-ref="_M/_DSPBOFFSET">_DSPBOFFSET</dfn>		(dev_priv-&gt;info.display_mmio_offset + 0x711A4)</u></td></tr>
<tr><th id="5051">5051</th><td><u>#define <dfn class="macro" id="_M/_DSPBSURFLIVE" data-ref="_M/_DSPBSURFLIVE">_DSPBSURFLIVE</dfn>		(dev_priv-&gt;info.display_mmio_offset + 0x711AC)</u></td></tr>
<tr><th id="5052">5052</th><td></td></tr>
<tr><th id="5053">5053</th><td><i>/* Sprite A control */</i></td></tr>
<tr><th id="5054">5054</th><td><u>#define <dfn class="macro" id="_M/_DVSACNTR" data-ref="_M/_DVSACNTR">_DVSACNTR</dfn>		0x72180</u></td></tr>
<tr><th id="5055">5055</th><td><u>#define   <dfn class="macro" id="_M/DVS_ENABLE" data-ref="_M/DVS_ENABLE">DVS_ENABLE</dfn>		(1&lt;&lt;31)</u></td></tr>
<tr><th id="5056">5056</th><td><u>#define   <dfn class="macro" id="_M/DVS_GAMMA_ENABLE" data-ref="_M/DVS_GAMMA_ENABLE">DVS_GAMMA_ENABLE</dfn>	(1&lt;&lt;30)</u></td></tr>
<tr><th id="5057">5057</th><td><u>#define   <dfn class="macro" id="_M/DVS_PIXFORMAT_MASK" data-ref="_M/DVS_PIXFORMAT_MASK">DVS_PIXFORMAT_MASK</dfn>	(3&lt;&lt;25)</u></td></tr>
<tr><th id="5058">5058</th><td><u>#define   <dfn class="macro" id="_M/DVS_FORMAT_YUV422" data-ref="_M/DVS_FORMAT_YUV422">DVS_FORMAT_YUV422</dfn>	(0&lt;&lt;25)</u></td></tr>
<tr><th id="5059">5059</th><td><u>#define   <dfn class="macro" id="_M/DVS_FORMAT_RGBX101010" data-ref="_M/DVS_FORMAT_RGBX101010">DVS_FORMAT_RGBX101010</dfn>	(1&lt;&lt;25)</u></td></tr>
<tr><th id="5060">5060</th><td><u>#define   <dfn class="macro" id="_M/DVS_FORMAT_RGBX888" data-ref="_M/DVS_FORMAT_RGBX888">DVS_FORMAT_RGBX888</dfn>	(2&lt;&lt;25)</u></td></tr>
<tr><th id="5061">5061</th><td><u>#define   <dfn class="macro" id="_M/DVS_FORMAT_RGBX161616" data-ref="_M/DVS_FORMAT_RGBX161616">DVS_FORMAT_RGBX161616</dfn>	(3&lt;&lt;25)</u></td></tr>
<tr><th id="5062">5062</th><td><u>#define   <dfn class="macro" id="_M/DVS_PIPE_CSC_ENABLE" data-ref="_M/DVS_PIPE_CSC_ENABLE">DVS_PIPE_CSC_ENABLE</dfn>   (1&lt;&lt;24)</u></td></tr>
<tr><th id="5063">5063</th><td><u>#define   <dfn class="macro" id="_M/DVS_SOURCE_KEY" data-ref="_M/DVS_SOURCE_KEY">DVS_SOURCE_KEY</dfn>	(1&lt;&lt;22)</u></td></tr>
<tr><th id="5064">5064</th><td><u>#define   <dfn class="macro" id="_M/DVS_RGB_ORDER_XBGR" data-ref="_M/DVS_RGB_ORDER_XBGR">DVS_RGB_ORDER_XBGR</dfn>	(1&lt;&lt;20)</u></td></tr>
<tr><th id="5065">5065</th><td><u>#define   <dfn class="macro" id="_M/DVS_YUV_BYTE_ORDER_MASK" data-ref="_M/DVS_YUV_BYTE_ORDER_MASK">DVS_YUV_BYTE_ORDER_MASK</dfn> (3&lt;&lt;16)</u></td></tr>
<tr><th id="5066">5066</th><td><u>#define   <dfn class="macro" id="_M/DVS_YUV_ORDER_YUYV" data-ref="_M/DVS_YUV_ORDER_YUYV">DVS_YUV_ORDER_YUYV</dfn>	(0&lt;&lt;16)</u></td></tr>
<tr><th id="5067">5067</th><td><u>#define   <dfn class="macro" id="_M/DVS_YUV_ORDER_UYVY" data-ref="_M/DVS_YUV_ORDER_UYVY">DVS_YUV_ORDER_UYVY</dfn>	(1&lt;&lt;16)</u></td></tr>
<tr><th id="5068">5068</th><td><u>#define   <dfn class="macro" id="_M/DVS_YUV_ORDER_YVYU" data-ref="_M/DVS_YUV_ORDER_YVYU">DVS_YUV_ORDER_YVYU</dfn>	(2&lt;&lt;16)</u></td></tr>
<tr><th id="5069">5069</th><td><u>#define   <dfn class="macro" id="_M/DVS_YUV_ORDER_VYUY" data-ref="_M/DVS_YUV_ORDER_VYUY">DVS_YUV_ORDER_VYUY</dfn>	(3&lt;&lt;16)</u></td></tr>
<tr><th id="5070">5070</th><td><u>#define   <dfn class="macro" id="_M/DVS_ROTATE_180" data-ref="_M/DVS_ROTATE_180">DVS_ROTATE_180</dfn>	(1&lt;&lt;15)</u></td></tr>
<tr><th id="5071">5071</th><td><u>#define   <dfn class="macro" id="_M/DVS_DEST_KEY" data-ref="_M/DVS_DEST_KEY">DVS_DEST_KEY</dfn>		(1&lt;&lt;2)</u></td></tr>
<tr><th id="5072">5072</th><td><u>#define   <dfn class="macro" id="_M/DVS_TRICKLE_FEED_DISABLE" data-ref="_M/DVS_TRICKLE_FEED_DISABLE">DVS_TRICKLE_FEED_DISABLE</dfn> (1&lt;&lt;14)</u></td></tr>
<tr><th id="5073">5073</th><td><u>#define   <dfn class="macro" id="_M/DVS_TILED" data-ref="_M/DVS_TILED">DVS_TILED</dfn>		(1&lt;&lt;10)</u></td></tr>
<tr><th id="5074">5074</th><td><u>#define <dfn class="macro" id="_M/_DVSALINOFF" data-ref="_M/_DVSALINOFF">_DVSALINOFF</dfn>		0x72184</u></td></tr>
<tr><th id="5075">5075</th><td><u>#define <dfn class="macro" id="_M/_DVSASTRIDE" data-ref="_M/_DVSASTRIDE">_DVSASTRIDE</dfn>		0x72188</u></td></tr>
<tr><th id="5076">5076</th><td><u>#define <dfn class="macro" id="_M/_DVSAPOS" data-ref="_M/_DVSAPOS">_DVSAPOS</dfn>		0x7218c</u></td></tr>
<tr><th id="5077">5077</th><td><u>#define <dfn class="macro" id="_M/_DVSASIZE" data-ref="_M/_DVSASIZE">_DVSASIZE</dfn>		0x72190</u></td></tr>
<tr><th id="5078">5078</th><td><u>#define <dfn class="macro" id="_M/_DVSAKEYVAL" data-ref="_M/_DVSAKEYVAL">_DVSAKEYVAL</dfn>		0x72194</u></td></tr>
<tr><th id="5079">5079</th><td><u>#define <dfn class="macro" id="_M/_DVSAKEYMSK" data-ref="_M/_DVSAKEYMSK">_DVSAKEYMSK</dfn>		0x72198</u></td></tr>
<tr><th id="5080">5080</th><td><u>#define <dfn class="macro" id="_M/_DVSASURF" data-ref="_M/_DVSASURF">_DVSASURF</dfn>		0x7219c</u></td></tr>
<tr><th id="5081">5081</th><td><u>#define <dfn class="macro" id="_M/_DVSAKEYMAXVAL" data-ref="_M/_DVSAKEYMAXVAL">_DVSAKEYMAXVAL</dfn>		0x721a0</u></td></tr>
<tr><th id="5082">5082</th><td><u>#define <dfn class="macro" id="_M/_DVSATILEOFF" data-ref="_M/_DVSATILEOFF">_DVSATILEOFF</dfn>		0x721a4</u></td></tr>
<tr><th id="5083">5083</th><td><u>#define <dfn class="macro" id="_M/_DVSASURFLIVE" data-ref="_M/_DVSASURFLIVE">_DVSASURFLIVE</dfn>		0x721ac</u></td></tr>
<tr><th id="5084">5084</th><td><u>#define <dfn class="macro" id="_M/_DVSASCALE" data-ref="_M/_DVSASCALE">_DVSASCALE</dfn>		0x72204</u></td></tr>
<tr><th id="5085">5085</th><td><u>#define   <dfn class="macro" id="_M/DVS_SCALE_ENABLE" data-ref="_M/DVS_SCALE_ENABLE">DVS_SCALE_ENABLE</dfn>	(1&lt;&lt;31)</u></td></tr>
<tr><th id="5086">5086</th><td><u>#define   <dfn class="macro" id="_M/DVS_FILTER_MASK" data-ref="_M/DVS_FILTER_MASK">DVS_FILTER_MASK</dfn>	(3&lt;&lt;29)</u></td></tr>
<tr><th id="5087">5087</th><td><u>#define   <dfn class="macro" id="_M/DVS_FILTER_MEDIUM" data-ref="_M/DVS_FILTER_MEDIUM">DVS_FILTER_MEDIUM</dfn>	(0&lt;&lt;29)</u></td></tr>
<tr><th id="5088">5088</th><td><u>#define   <dfn class="macro" id="_M/DVS_FILTER_ENHANCING" data-ref="_M/DVS_FILTER_ENHANCING">DVS_FILTER_ENHANCING</dfn>	(1&lt;&lt;29)</u></td></tr>
<tr><th id="5089">5089</th><td><u>#define   <dfn class="macro" id="_M/DVS_FILTER_SOFTENING" data-ref="_M/DVS_FILTER_SOFTENING">DVS_FILTER_SOFTENING</dfn>	(2&lt;&lt;29)</u></td></tr>
<tr><th id="5090">5090</th><td><u>#define   <dfn class="macro" id="_M/DVS_VERTICAL_OFFSET_HALF" data-ref="_M/DVS_VERTICAL_OFFSET_HALF">DVS_VERTICAL_OFFSET_HALF</dfn> (1&lt;&lt;28) /* must be enabled below */</u></td></tr>
<tr><th id="5091">5091</th><td><u>#define   <dfn class="macro" id="_M/DVS_VERTICAL_OFFSET_ENABLE" data-ref="_M/DVS_VERTICAL_OFFSET_ENABLE">DVS_VERTICAL_OFFSET_ENABLE</dfn> (1&lt;&lt;27)</u></td></tr>
<tr><th id="5092">5092</th><td><u>#define <dfn class="macro" id="_M/_DVSAGAMC" data-ref="_M/_DVSAGAMC">_DVSAGAMC</dfn>		0x72300</u></td></tr>
<tr><th id="5093">5093</th><td></td></tr>
<tr><th id="5094">5094</th><td><u>#define <dfn class="macro" id="_M/_DVSBCNTR" data-ref="_M/_DVSBCNTR">_DVSBCNTR</dfn>		0x73180</u></td></tr>
<tr><th id="5095">5095</th><td><u>#define <dfn class="macro" id="_M/_DVSBLINOFF" data-ref="_M/_DVSBLINOFF">_DVSBLINOFF</dfn>		0x73184</u></td></tr>
<tr><th id="5096">5096</th><td><u>#define <dfn class="macro" id="_M/_DVSBSTRIDE" data-ref="_M/_DVSBSTRIDE">_DVSBSTRIDE</dfn>		0x73188</u></td></tr>
<tr><th id="5097">5097</th><td><u>#define <dfn class="macro" id="_M/_DVSBPOS" data-ref="_M/_DVSBPOS">_DVSBPOS</dfn>		0x7318c</u></td></tr>
<tr><th id="5098">5098</th><td><u>#define <dfn class="macro" id="_M/_DVSBSIZE" data-ref="_M/_DVSBSIZE">_DVSBSIZE</dfn>		0x73190</u></td></tr>
<tr><th id="5099">5099</th><td><u>#define <dfn class="macro" id="_M/_DVSBKEYVAL" data-ref="_M/_DVSBKEYVAL">_DVSBKEYVAL</dfn>		0x73194</u></td></tr>
<tr><th id="5100">5100</th><td><u>#define <dfn class="macro" id="_M/_DVSBKEYMSK" data-ref="_M/_DVSBKEYMSK">_DVSBKEYMSK</dfn>		0x73198</u></td></tr>
<tr><th id="5101">5101</th><td><u>#define <dfn class="macro" id="_M/_DVSBSURF" data-ref="_M/_DVSBSURF">_DVSBSURF</dfn>		0x7319c</u></td></tr>
<tr><th id="5102">5102</th><td><u>#define <dfn class="macro" id="_M/_DVSBKEYMAXVAL" data-ref="_M/_DVSBKEYMAXVAL">_DVSBKEYMAXVAL</dfn>		0x731a0</u></td></tr>
<tr><th id="5103">5103</th><td><u>#define <dfn class="macro" id="_M/_DVSBTILEOFF" data-ref="_M/_DVSBTILEOFF">_DVSBTILEOFF</dfn>		0x731a4</u></td></tr>
<tr><th id="5104">5104</th><td><u>#define <dfn class="macro" id="_M/_DVSBSURFLIVE" data-ref="_M/_DVSBSURFLIVE">_DVSBSURFLIVE</dfn>		0x731ac</u></td></tr>
<tr><th id="5105">5105</th><td><u>#define <dfn class="macro" id="_M/_DVSBSCALE" data-ref="_M/_DVSBSCALE">_DVSBSCALE</dfn>		0x73204</u></td></tr>
<tr><th id="5106">5106</th><td><u>#define <dfn class="macro" id="_M/_DVSBGAMC" data-ref="_M/_DVSBGAMC">_DVSBGAMC</dfn>		0x73300</u></td></tr>
<tr><th id="5107">5107</th><td></td></tr>
<tr><th id="5108">5108</th><td><u>#define <dfn class="macro" id="_M/DVSCNTR" data-ref="_M/DVSCNTR">DVSCNTR</dfn>(pipe) _PIPE(pipe, _DVSACNTR, _DVSBCNTR)</u></td></tr>
<tr><th id="5109">5109</th><td><u>#define <dfn class="macro" id="_M/DVSLINOFF" data-ref="_M/DVSLINOFF">DVSLINOFF</dfn>(pipe) _PIPE(pipe, _DVSALINOFF, _DVSBLINOFF)</u></td></tr>
<tr><th id="5110">5110</th><td><u>#define <dfn class="macro" id="_M/DVSSTRIDE" data-ref="_M/DVSSTRIDE">DVSSTRIDE</dfn>(pipe) _PIPE(pipe, _DVSASTRIDE, _DVSBSTRIDE)</u></td></tr>
<tr><th id="5111">5111</th><td><u>#define <dfn class="macro" id="_M/DVSPOS" data-ref="_M/DVSPOS">DVSPOS</dfn>(pipe) _PIPE(pipe, _DVSAPOS, _DVSBPOS)</u></td></tr>
<tr><th id="5112">5112</th><td><u>#define <dfn class="macro" id="_M/DVSSURF" data-ref="_M/DVSSURF">DVSSURF</dfn>(pipe) _PIPE(pipe, _DVSASURF, _DVSBSURF)</u></td></tr>
<tr><th id="5113">5113</th><td><u>#define <dfn class="macro" id="_M/DVSKEYMAX" data-ref="_M/DVSKEYMAX">DVSKEYMAX</dfn>(pipe) _PIPE(pipe, _DVSAKEYMAXVAL, _DVSBKEYMAXVAL)</u></td></tr>
<tr><th id="5114">5114</th><td><u>#define <dfn class="macro" id="_M/DVSSIZE" data-ref="_M/DVSSIZE">DVSSIZE</dfn>(pipe) _PIPE(pipe, _DVSASIZE, _DVSBSIZE)</u></td></tr>
<tr><th id="5115">5115</th><td><u>#define <dfn class="macro" id="_M/DVSSCALE" data-ref="_M/DVSSCALE">DVSSCALE</dfn>(pipe) _PIPE(pipe, _DVSASCALE, _DVSBSCALE)</u></td></tr>
<tr><th id="5116">5116</th><td><u>#define <dfn class="macro" id="_M/DVSTILEOFF" data-ref="_M/DVSTILEOFF">DVSTILEOFF</dfn>(pipe) _PIPE(pipe, _DVSATILEOFF, _DVSBTILEOFF)</u></td></tr>
<tr><th id="5117">5117</th><td><u>#define <dfn class="macro" id="_M/DVSKEYVAL" data-ref="_M/DVSKEYVAL">DVSKEYVAL</dfn>(pipe) _PIPE(pipe, _DVSAKEYVAL, _DVSBKEYVAL)</u></td></tr>
<tr><th id="5118">5118</th><td><u>#define <dfn class="macro" id="_M/DVSKEYMSK" data-ref="_M/DVSKEYMSK">DVSKEYMSK</dfn>(pipe) _PIPE(pipe, _DVSAKEYMSK, _DVSBKEYMSK)</u></td></tr>
<tr><th id="5119">5119</th><td><u>#define <dfn class="macro" id="_M/DVSSURFLIVE" data-ref="_M/DVSSURFLIVE">DVSSURFLIVE</dfn>(pipe) _PIPE(pipe, _DVSASURFLIVE, _DVSBSURFLIVE)</u></td></tr>
<tr><th id="5120">5120</th><td></td></tr>
<tr><th id="5121">5121</th><td><u>#define <dfn class="macro" id="_M/_SPRA_CTL" data-ref="_M/_SPRA_CTL">_SPRA_CTL</dfn>		0x70280</u></td></tr>
<tr><th id="5122">5122</th><td><u>#define   <dfn class="macro" id="_M/SPRITE_ENABLE" data-ref="_M/SPRITE_ENABLE">SPRITE_ENABLE</dfn>			(1&lt;&lt;31)</u></td></tr>
<tr><th id="5123">5123</th><td><u>#define   <dfn class="macro" id="_M/SPRITE_GAMMA_ENABLE" data-ref="_M/SPRITE_GAMMA_ENABLE">SPRITE_GAMMA_ENABLE</dfn>		(1&lt;&lt;30)</u></td></tr>
<tr><th id="5124">5124</th><td><u>#define   <dfn class="macro" id="_M/SPRITE_PIXFORMAT_MASK" data-ref="_M/SPRITE_PIXFORMAT_MASK">SPRITE_PIXFORMAT_MASK</dfn>		(7&lt;&lt;25)</u></td></tr>
<tr><th id="5125">5125</th><td><u>#define   <dfn class="macro" id="_M/SPRITE_FORMAT_YUV422" data-ref="_M/SPRITE_FORMAT_YUV422">SPRITE_FORMAT_YUV422</dfn>		(0&lt;&lt;25)</u></td></tr>
<tr><th id="5126">5126</th><td><u>#define   <dfn class="macro" id="_M/SPRITE_FORMAT_RGBX101010" data-ref="_M/SPRITE_FORMAT_RGBX101010">SPRITE_FORMAT_RGBX101010</dfn>	(1&lt;&lt;25)</u></td></tr>
<tr><th id="5127">5127</th><td><u>#define   <dfn class="macro" id="_M/SPRITE_FORMAT_RGBX888" data-ref="_M/SPRITE_FORMAT_RGBX888">SPRITE_FORMAT_RGBX888</dfn>		(2&lt;&lt;25)</u></td></tr>
<tr><th id="5128">5128</th><td><u>#define   <dfn class="macro" id="_M/SPRITE_FORMAT_RGBX161616" data-ref="_M/SPRITE_FORMAT_RGBX161616">SPRITE_FORMAT_RGBX161616</dfn>	(3&lt;&lt;25)</u></td></tr>
<tr><th id="5129">5129</th><td><u>#define   <dfn class="macro" id="_M/SPRITE_FORMAT_YUV444" data-ref="_M/SPRITE_FORMAT_YUV444">SPRITE_FORMAT_YUV444</dfn>		(4&lt;&lt;25)</u></td></tr>
<tr><th id="5130">5130</th><td><u>#define   <dfn class="macro" id="_M/SPRITE_FORMAT_XR_BGR101010" data-ref="_M/SPRITE_FORMAT_XR_BGR101010">SPRITE_FORMAT_XR_BGR101010</dfn>	(5&lt;&lt;25) /* Extended range */</u></td></tr>
<tr><th id="5131">5131</th><td><u>#define   <dfn class="macro" id="_M/SPRITE_PIPE_CSC_ENABLE" data-ref="_M/SPRITE_PIPE_CSC_ENABLE">SPRITE_PIPE_CSC_ENABLE</dfn>	(1&lt;&lt;24)</u></td></tr>
<tr><th id="5132">5132</th><td><u>#define   <dfn class="macro" id="_M/SPRITE_SOURCE_KEY" data-ref="_M/SPRITE_SOURCE_KEY">SPRITE_SOURCE_KEY</dfn>		(1&lt;&lt;22)</u></td></tr>
<tr><th id="5133">5133</th><td><u>#define   <dfn class="macro" id="_M/SPRITE_RGB_ORDER_RGBX" data-ref="_M/SPRITE_RGB_ORDER_RGBX">SPRITE_RGB_ORDER_RGBX</dfn>		(1&lt;&lt;20) /* only for 888 and 161616 */</u></td></tr>
<tr><th id="5134">5134</th><td><u>#define   <dfn class="macro" id="_M/SPRITE_YUV_TO_RGB_CSC_DISABLE" data-ref="_M/SPRITE_YUV_TO_RGB_CSC_DISABLE">SPRITE_YUV_TO_RGB_CSC_DISABLE</dfn>	(1&lt;&lt;19)</u></td></tr>
<tr><th id="5135">5135</th><td><u>#define   <dfn class="macro" id="_M/SPRITE_YUV_CSC_FORMAT_BT709" data-ref="_M/SPRITE_YUV_CSC_FORMAT_BT709">SPRITE_YUV_CSC_FORMAT_BT709</dfn>	(1&lt;&lt;18) /* 0 is BT601 */</u></td></tr>
<tr><th id="5136">5136</th><td><u>#define   <dfn class="macro" id="_M/SPRITE_YUV_BYTE_ORDER_MASK" data-ref="_M/SPRITE_YUV_BYTE_ORDER_MASK">SPRITE_YUV_BYTE_ORDER_MASK</dfn>	(3&lt;&lt;16)</u></td></tr>
<tr><th id="5137">5137</th><td><u>#define   <dfn class="macro" id="_M/SPRITE_YUV_ORDER_YUYV" data-ref="_M/SPRITE_YUV_ORDER_YUYV">SPRITE_YUV_ORDER_YUYV</dfn>		(0&lt;&lt;16)</u></td></tr>
<tr><th id="5138">5138</th><td><u>#define   <dfn class="macro" id="_M/SPRITE_YUV_ORDER_UYVY" data-ref="_M/SPRITE_YUV_ORDER_UYVY">SPRITE_YUV_ORDER_UYVY</dfn>		(1&lt;&lt;16)</u></td></tr>
<tr><th id="5139">5139</th><td><u>#define   <dfn class="macro" id="_M/SPRITE_YUV_ORDER_YVYU" data-ref="_M/SPRITE_YUV_ORDER_YVYU">SPRITE_YUV_ORDER_YVYU</dfn>		(2&lt;&lt;16)</u></td></tr>
<tr><th id="5140">5140</th><td><u>#define   <dfn class="macro" id="_M/SPRITE_YUV_ORDER_VYUY" data-ref="_M/SPRITE_YUV_ORDER_VYUY">SPRITE_YUV_ORDER_VYUY</dfn>		(3&lt;&lt;16)</u></td></tr>
<tr><th id="5141">5141</th><td><u>#define   <dfn class="macro" id="_M/SPRITE_ROTATE_180" data-ref="_M/SPRITE_ROTATE_180">SPRITE_ROTATE_180</dfn>		(1&lt;&lt;15)</u></td></tr>
<tr><th id="5142">5142</th><td><u>#define   <dfn class="macro" id="_M/SPRITE_TRICKLE_FEED_DISABLE" data-ref="_M/SPRITE_TRICKLE_FEED_DISABLE">SPRITE_TRICKLE_FEED_DISABLE</dfn>	(1&lt;&lt;14)</u></td></tr>
<tr><th id="5143">5143</th><td><u>#define   <dfn class="macro" id="_M/SPRITE_INT_GAMMA_ENABLE" data-ref="_M/SPRITE_INT_GAMMA_ENABLE">SPRITE_INT_GAMMA_ENABLE</dfn>	(1&lt;&lt;13)</u></td></tr>
<tr><th id="5144">5144</th><td><u>#define   <dfn class="macro" id="_M/SPRITE_TILED" data-ref="_M/SPRITE_TILED">SPRITE_TILED</dfn>			(1&lt;&lt;10)</u></td></tr>
<tr><th id="5145">5145</th><td><u>#define   <dfn class="macro" id="_M/SPRITE_DEST_KEY" data-ref="_M/SPRITE_DEST_KEY">SPRITE_DEST_KEY</dfn>		(1&lt;&lt;2)</u></td></tr>
<tr><th id="5146">5146</th><td><u>#define <dfn class="macro" id="_M/_SPRA_LINOFF" data-ref="_M/_SPRA_LINOFF">_SPRA_LINOFF</dfn>		0x70284</u></td></tr>
<tr><th id="5147">5147</th><td><u>#define <dfn class="macro" id="_M/_SPRA_STRIDE" data-ref="_M/_SPRA_STRIDE">_SPRA_STRIDE</dfn>		0x70288</u></td></tr>
<tr><th id="5148">5148</th><td><u>#define <dfn class="macro" id="_M/_SPRA_POS" data-ref="_M/_SPRA_POS">_SPRA_POS</dfn>		0x7028c</u></td></tr>
<tr><th id="5149">5149</th><td><u>#define <dfn class="macro" id="_M/_SPRA_SIZE" data-ref="_M/_SPRA_SIZE">_SPRA_SIZE</dfn>		0x70290</u></td></tr>
<tr><th id="5150">5150</th><td><u>#define <dfn class="macro" id="_M/_SPRA_KEYVAL" data-ref="_M/_SPRA_KEYVAL">_SPRA_KEYVAL</dfn>		0x70294</u></td></tr>
<tr><th id="5151">5151</th><td><u>#define <dfn class="macro" id="_M/_SPRA_KEYMSK" data-ref="_M/_SPRA_KEYMSK">_SPRA_KEYMSK</dfn>		0x70298</u></td></tr>
<tr><th id="5152">5152</th><td><u>#define <dfn class="macro" id="_M/_SPRA_SURF" data-ref="_M/_SPRA_SURF">_SPRA_SURF</dfn>		0x7029c</u></td></tr>
<tr><th id="5153">5153</th><td><u>#define <dfn class="macro" id="_M/_SPRA_KEYMAX" data-ref="_M/_SPRA_KEYMAX">_SPRA_KEYMAX</dfn>		0x702a0</u></td></tr>
<tr><th id="5154">5154</th><td><u>#define <dfn class="macro" id="_M/_SPRA_TILEOFF" data-ref="_M/_SPRA_TILEOFF">_SPRA_TILEOFF</dfn>		0x702a4</u></td></tr>
<tr><th id="5155">5155</th><td><u>#define <dfn class="macro" id="_M/_SPRA_OFFSET" data-ref="_M/_SPRA_OFFSET">_SPRA_OFFSET</dfn>		0x702a4</u></td></tr>
<tr><th id="5156">5156</th><td><u>#define <dfn class="macro" id="_M/_SPRA_SURFLIVE" data-ref="_M/_SPRA_SURFLIVE">_SPRA_SURFLIVE</dfn>		0x702ac</u></td></tr>
<tr><th id="5157">5157</th><td><u>#define <dfn class="macro" id="_M/_SPRA_SCALE" data-ref="_M/_SPRA_SCALE">_SPRA_SCALE</dfn>		0x70304</u></td></tr>
<tr><th id="5158">5158</th><td><u>#define   <dfn class="macro" id="_M/SPRITE_SCALE_ENABLE" data-ref="_M/SPRITE_SCALE_ENABLE">SPRITE_SCALE_ENABLE</dfn>	(1&lt;&lt;31)</u></td></tr>
<tr><th id="5159">5159</th><td><u>#define   <dfn class="macro" id="_M/SPRITE_FILTER_MASK" data-ref="_M/SPRITE_FILTER_MASK">SPRITE_FILTER_MASK</dfn>	(3&lt;&lt;29)</u></td></tr>
<tr><th id="5160">5160</th><td><u>#define   <dfn class="macro" id="_M/SPRITE_FILTER_MEDIUM" data-ref="_M/SPRITE_FILTER_MEDIUM">SPRITE_FILTER_MEDIUM</dfn>	(0&lt;&lt;29)</u></td></tr>
<tr><th id="5161">5161</th><td><u>#define   <dfn class="macro" id="_M/SPRITE_FILTER_ENHANCING" data-ref="_M/SPRITE_FILTER_ENHANCING">SPRITE_FILTER_ENHANCING</dfn>	(1&lt;&lt;29)</u></td></tr>
<tr><th id="5162">5162</th><td><u>#define   <dfn class="macro" id="_M/SPRITE_FILTER_SOFTENING" data-ref="_M/SPRITE_FILTER_SOFTENING">SPRITE_FILTER_SOFTENING</dfn>	(2&lt;&lt;29)</u></td></tr>
<tr><th id="5163">5163</th><td><u>#define   <dfn class="macro" id="_M/SPRITE_VERTICAL_OFFSET_HALF" data-ref="_M/SPRITE_VERTICAL_OFFSET_HALF">SPRITE_VERTICAL_OFFSET_HALF</dfn>	(1&lt;&lt;28) /* must be enabled below */</u></td></tr>
<tr><th id="5164">5164</th><td><u>#define   <dfn class="macro" id="_M/SPRITE_VERTICAL_OFFSET_ENABLE" data-ref="_M/SPRITE_VERTICAL_OFFSET_ENABLE">SPRITE_VERTICAL_OFFSET_ENABLE</dfn>	(1&lt;&lt;27)</u></td></tr>
<tr><th id="5165">5165</th><td><u>#define <dfn class="macro" id="_M/_SPRA_GAMC" data-ref="_M/_SPRA_GAMC">_SPRA_GAMC</dfn>		0x70400</u></td></tr>
<tr><th id="5166">5166</th><td></td></tr>
<tr><th id="5167">5167</th><td><u>#define <dfn class="macro" id="_M/_SPRB_CTL" data-ref="_M/_SPRB_CTL">_SPRB_CTL</dfn>		0x71280</u></td></tr>
<tr><th id="5168">5168</th><td><u>#define <dfn class="macro" id="_M/_SPRB_LINOFF" data-ref="_M/_SPRB_LINOFF">_SPRB_LINOFF</dfn>		0x71284</u></td></tr>
<tr><th id="5169">5169</th><td><u>#define <dfn class="macro" id="_M/_SPRB_STRIDE" data-ref="_M/_SPRB_STRIDE">_SPRB_STRIDE</dfn>		0x71288</u></td></tr>
<tr><th id="5170">5170</th><td><u>#define <dfn class="macro" id="_M/_SPRB_POS" data-ref="_M/_SPRB_POS">_SPRB_POS</dfn>		0x7128c</u></td></tr>
<tr><th id="5171">5171</th><td><u>#define <dfn class="macro" id="_M/_SPRB_SIZE" data-ref="_M/_SPRB_SIZE">_SPRB_SIZE</dfn>		0x71290</u></td></tr>
<tr><th id="5172">5172</th><td><u>#define <dfn class="macro" id="_M/_SPRB_KEYVAL" data-ref="_M/_SPRB_KEYVAL">_SPRB_KEYVAL</dfn>		0x71294</u></td></tr>
<tr><th id="5173">5173</th><td><u>#define <dfn class="macro" id="_M/_SPRB_KEYMSK" data-ref="_M/_SPRB_KEYMSK">_SPRB_KEYMSK</dfn>		0x71298</u></td></tr>
<tr><th id="5174">5174</th><td><u>#define <dfn class="macro" id="_M/_SPRB_SURF" data-ref="_M/_SPRB_SURF">_SPRB_SURF</dfn>		0x7129c</u></td></tr>
<tr><th id="5175">5175</th><td><u>#define <dfn class="macro" id="_M/_SPRB_KEYMAX" data-ref="_M/_SPRB_KEYMAX">_SPRB_KEYMAX</dfn>		0x712a0</u></td></tr>
<tr><th id="5176">5176</th><td><u>#define <dfn class="macro" id="_M/_SPRB_TILEOFF" data-ref="_M/_SPRB_TILEOFF">_SPRB_TILEOFF</dfn>		0x712a4</u></td></tr>
<tr><th id="5177">5177</th><td><u>#define <dfn class="macro" id="_M/_SPRB_OFFSET" data-ref="_M/_SPRB_OFFSET">_SPRB_OFFSET</dfn>		0x712a4</u></td></tr>
<tr><th id="5178">5178</th><td><u>#define <dfn class="macro" id="_M/_SPRB_SURFLIVE" data-ref="_M/_SPRB_SURFLIVE">_SPRB_SURFLIVE</dfn>		0x712ac</u></td></tr>
<tr><th id="5179">5179</th><td><u>#define <dfn class="macro" id="_M/_SPRB_SCALE" data-ref="_M/_SPRB_SCALE">_SPRB_SCALE</dfn>		0x71304</u></td></tr>
<tr><th id="5180">5180</th><td><u>#define <dfn class="macro" id="_M/_SPRB_GAMC" data-ref="_M/_SPRB_GAMC">_SPRB_GAMC</dfn>		0x71400</u></td></tr>
<tr><th id="5181">5181</th><td></td></tr>
<tr><th id="5182">5182</th><td><u>#define <dfn class="macro" id="_M/SPRCTL" data-ref="_M/SPRCTL">SPRCTL</dfn>(pipe) _PIPE(pipe, _SPRA_CTL, _SPRB_CTL)</u></td></tr>
<tr><th id="5183">5183</th><td><u>#define <dfn class="macro" id="_M/SPRLINOFF" data-ref="_M/SPRLINOFF">SPRLINOFF</dfn>(pipe) _PIPE(pipe, _SPRA_LINOFF, _SPRB_LINOFF)</u></td></tr>
<tr><th id="5184">5184</th><td><u>#define <dfn class="macro" id="_M/SPRSTRIDE" data-ref="_M/SPRSTRIDE">SPRSTRIDE</dfn>(pipe) _PIPE(pipe, _SPRA_STRIDE, _SPRB_STRIDE)</u></td></tr>
<tr><th id="5185">5185</th><td><u>#define <dfn class="macro" id="_M/SPRPOS" data-ref="_M/SPRPOS">SPRPOS</dfn>(pipe) _PIPE(pipe, _SPRA_POS, _SPRB_POS)</u></td></tr>
<tr><th id="5186">5186</th><td><u>#define <dfn class="macro" id="_M/SPRSIZE" data-ref="_M/SPRSIZE">SPRSIZE</dfn>(pipe) _PIPE(pipe, _SPRA_SIZE, _SPRB_SIZE)</u></td></tr>
<tr><th id="5187">5187</th><td><u>#define <dfn class="macro" id="_M/SPRKEYVAL" data-ref="_M/SPRKEYVAL">SPRKEYVAL</dfn>(pipe) _PIPE(pipe, _SPRA_KEYVAL, _SPRB_KEYVAL)</u></td></tr>
<tr><th id="5188">5188</th><td><u>#define <dfn class="macro" id="_M/SPRKEYMSK" data-ref="_M/SPRKEYMSK">SPRKEYMSK</dfn>(pipe) _PIPE(pipe, _SPRA_KEYMSK, _SPRB_KEYMSK)</u></td></tr>
<tr><th id="5189">5189</th><td><u>#define <dfn class="macro" id="_M/SPRSURF" data-ref="_M/SPRSURF">SPRSURF</dfn>(pipe) _PIPE(pipe, _SPRA_SURF, _SPRB_SURF)</u></td></tr>
<tr><th id="5190">5190</th><td><u>#define <dfn class="macro" id="_M/SPRKEYMAX" data-ref="_M/SPRKEYMAX">SPRKEYMAX</dfn>(pipe) _PIPE(pipe, _SPRA_KEYMAX, _SPRB_KEYMAX)</u></td></tr>
<tr><th id="5191">5191</th><td><u>#define <dfn class="macro" id="_M/SPRTILEOFF" data-ref="_M/SPRTILEOFF">SPRTILEOFF</dfn>(pipe) _PIPE(pipe, _SPRA_TILEOFF, _SPRB_TILEOFF)</u></td></tr>
<tr><th id="5192">5192</th><td><u>#define <dfn class="macro" id="_M/SPROFFSET" data-ref="_M/SPROFFSET">SPROFFSET</dfn>(pipe) _PIPE(pipe, _SPRA_OFFSET, _SPRB_OFFSET)</u></td></tr>
<tr><th id="5193">5193</th><td><u>#define <dfn class="macro" id="_M/SPRSCALE" data-ref="_M/SPRSCALE">SPRSCALE</dfn>(pipe) _PIPE(pipe, _SPRA_SCALE, _SPRB_SCALE)</u></td></tr>
<tr><th id="5194">5194</th><td><u>#define <dfn class="macro" id="_M/SPRGAMC" data-ref="_M/SPRGAMC">SPRGAMC</dfn>(pipe) _PIPE(pipe, _SPRA_GAMC, _SPRB_GAMC)</u></td></tr>
<tr><th id="5195">5195</th><td><u>#define <dfn class="macro" id="_M/SPRSURFLIVE" data-ref="_M/SPRSURFLIVE">SPRSURFLIVE</dfn>(pipe) _PIPE(pipe, _SPRA_SURFLIVE, _SPRB_SURFLIVE)</u></td></tr>
<tr><th id="5196">5196</th><td></td></tr>
<tr><th id="5197">5197</th><td><u>#define <dfn class="macro" id="_M/_SPACNTR" data-ref="_M/_SPACNTR">_SPACNTR</dfn>		(VLV_DISPLAY_BASE + 0x72180)</u></td></tr>
<tr><th id="5198">5198</th><td><u>#define   <dfn class="macro" id="_M/SP_ENABLE" data-ref="_M/SP_ENABLE">SP_ENABLE</dfn>			(1&lt;&lt;31)</u></td></tr>
<tr><th id="5199">5199</th><td><u>#define   <dfn class="macro" id="_M/SP_GAMMA_ENABLE" data-ref="_M/SP_GAMMA_ENABLE">SP_GAMMA_ENABLE</dfn>		(1&lt;&lt;30)</u></td></tr>
<tr><th id="5200">5200</th><td><u>#define   <dfn class="macro" id="_M/SP_PIXFORMAT_MASK" data-ref="_M/SP_PIXFORMAT_MASK">SP_PIXFORMAT_MASK</dfn>		(0xf&lt;&lt;26)</u></td></tr>
<tr><th id="5201">5201</th><td><u>#define   <dfn class="macro" id="_M/SP_FORMAT_YUV422" data-ref="_M/SP_FORMAT_YUV422">SP_FORMAT_YUV422</dfn>		(0&lt;&lt;26)</u></td></tr>
<tr><th id="5202">5202</th><td><u>#define   <dfn class="macro" id="_M/SP_FORMAT_BGR565" data-ref="_M/SP_FORMAT_BGR565">SP_FORMAT_BGR565</dfn>		(5&lt;&lt;26)</u></td></tr>
<tr><th id="5203">5203</th><td><u>#define   <dfn class="macro" id="_M/SP_FORMAT_BGRX8888" data-ref="_M/SP_FORMAT_BGRX8888">SP_FORMAT_BGRX8888</dfn>		(6&lt;&lt;26)</u></td></tr>
<tr><th id="5204">5204</th><td><u>#define   <dfn class="macro" id="_M/SP_FORMAT_BGRA8888" data-ref="_M/SP_FORMAT_BGRA8888">SP_FORMAT_BGRA8888</dfn>		(7&lt;&lt;26)</u></td></tr>
<tr><th id="5205">5205</th><td><u>#define   <dfn class="macro" id="_M/SP_FORMAT_RGBX1010102" data-ref="_M/SP_FORMAT_RGBX1010102">SP_FORMAT_RGBX1010102</dfn>		(8&lt;&lt;26)</u></td></tr>
<tr><th id="5206">5206</th><td><u>#define   <dfn class="macro" id="_M/SP_FORMAT_RGBA1010102" data-ref="_M/SP_FORMAT_RGBA1010102">SP_FORMAT_RGBA1010102</dfn>		(9&lt;&lt;26)</u></td></tr>
<tr><th id="5207">5207</th><td><u>#define   <dfn class="macro" id="_M/SP_FORMAT_RGBX8888" data-ref="_M/SP_FORMAT_RGBX8888">SP_FORMAT_RGBX8888</dfn>		(0xe&lt;&lt;26)</u></td></tr>
<tr><th id="5208">5208</th><td><u>#define   <dfn class="macro" id="_M/SP_FORMAT_RGBA8888" data-ref="_M/SP_FORMAT_RGBA8888">SP_FORMAT_RGBA8888</dfn>		(0xf&lt;&lt;26)</u></td></tr>
<tr><th id="5209">5209</th><td><u>#define   <dfn class="macro" id="_M/SP_ALPHA_PREMULTIPLY" data-ref="_M/SP_ALPHA_PREMULTIPLY">SP_ALPHA_PREMULTIPLY</dfn>		(1&lt;&lt;23) /* CHV pipe B */</u></td></tr>
<tr><th id="5210">5210</th><td><u>#define   <dfn class="macro" id="_M/SP_SOURCE_KEY" data-ref="_M/SP_SOURCE_KEY">SP_SOURCE_KEY</dfn>			(1&lt;&lt;22)</u></td></tr>
<tr><th id="5211">5211</th><td><u>#define   <dfn class="macro" id="_M/SP_YUV_BYTE_ORDER_MASK" data-ref="_M/SP_YUV_BYTE_ORDER_MASK">SP_YUV_BYTE_ORDER_MASK</dfn>	(3&lt;&lt;16)</u></td></tr>
<tr><th id="5212">5212</th><td><u>#define   <dfn class="macro" id="_M/SP_YUV_ORDER_YUYV" data-ref="_M/SP_YUV_ORDER_YUYV">SP_YUV_ORDER_YUYV</dfn>		(0&lt;&lt;16)</u></td></tr>
<tr><th id="5213">5213</th><td><u>#define   <dfn class="macro" id="_M/SP_YUV_ORDER_UYVY" data-ref="_M/SP_YUV_ORDER_UYVY">SP_YUV_ORDER_UYVY</dfn>		(1&lt;&lt;16)</u></td></tr>
<tr><th id="5214">5214</th><td><u>#define   <dfn class="macro" id="_M/SP_YUV_ORDER_YVYU" data-ref="_M/SP_YUV_ORDER_YVYU">SP_YUV_ORDER_YVYU</dfn>		(2&lt;&lt;16)</u></td></tr>
<tr><th id="5215">5215</th><td><u>#define   <dfn class="macro" id="_M/SP_YUV_ORDER_VYUY" data-ref="_M/SP_YUV_ORDER_VYUY">SP_YUV_ORDER_VYUY</dfn>		(3&lt;&lt;16)</u></td></tr>
<tr><th id="5216">5216</th><td><u>#define   <dfn class="macro" id="_M/SP_ROTATE_180" data-ref="_M/SP_ROTATE_180">SP_ROTATE_180</dfn>			(1&lt;&lt;15)</u></td></tr>
<tr><th id="5217">5217</th><td><u>#define   <dfn class="macro" id="_M/SP_TILED" data-ref="_M/SP_TILED">SP_TILED</dfn>			(1&lt;&lt;10)</u></td></tr>
<tr><th id="5218">5218</th><td><u>#define   <dfn class="macro" id="_M/SP_MIRROR" data-ref="_M/SP_MIRROR">SP_MIRROR</dfn>			(1&lt;&lt;8) /* CHV pipe B */</u></td></tr>
<tr><th id="5219">5219</th><td><u>#define <dfn class="macro" id="_M/_SPALINOFF" data-ref="_M/_SPALINOFF">_SPALINOFF</dfn>		(VLV_DISPLAY_BASE + 0x72184)</u></td></tr>
<tr><th id="5220">5220</th><td><u>#define <dfn class="macro" id="_M/_SPASTRIDE" data-ref="_M/_SPASTRIDE">_SPASTRIDE</dfn>		(VLV_DISPLAY_BASE + 0x72188)</u></td></tr>
<tr><th id="5221">5221</th><td><u>#define <dfn class="macro" id="_M/_SPAPOS" data-ref="_M/_SPAPOS">_SPAPOS</dfn>			(VLV_DISPLAY_BASE + 0x7218c)</u></td></tr>
<tr><th id="5222">5222</th><td><u>#define <dfn class="macro" id="_M/_SPASIZE" data-ref="_M/_SPASIZE">_SPASIZE</dfn>		(VLV_DISPLAY_BASE + 0x72190)</u></td></tr>
<tr><th id="5223">5223</th><td><u>#define <dfn class="macro" id="_M/_SPAKEYMINVAL" data-ref="_M/_SPAKEYMINVAL">_SPAKEYMINVAL</dfn>		(VLV_DISPLAY_BASE + 0x72194)</u></td></tr>
<tr><th id="5224">5224</th><td><u>#define <dfn class="macro" id="_M/_SPAKEYMSK" data-ref="_M/_SPAKEYMSK">_SPAKEYMSK</dfn>		(VLV_DISPLAY_BASE + 0x72198)</u></td></tr>
<tr><th id="5225">5225</th><td><u>#define <dfn class="macro" id="_M/_SPASURF" data-ref="_M/_SPASURF">_SPASURF</dfn>		(VLV_DISPLAY_BASE + 0x7219c)</u></td></tr>
<tr><th id="5226">5226</th><td><u>#define <dfn class="macro" id="_M/_SPAKEYMAXVAL" data-ref="_M/_SPAKEYMAXVAL">_SPAKEYMAXVAL</dfn>		(VLV_DISPLAY_BASE + 0x721a0)</u></td></tr>
<tr><th id="5227">5227</th><td><u>#define <dfn class="macro" id="_M/_SPATILEOFF" data-ref="_M/_SPATILEOFF">_SPATILEOFF</dfn>		(VLV_DISPLAY_BASE + 0x721a4)</u></td></tr>
<tr><th id="5228">5228</th><td><u>#define <dfn class="macro" id="_M/_SPACONSTALPHA" data-ref="_M/_SPACONSTALPHA">_SPACONSTALPHA</dfn>		(VLV_DISPLAY_BASE + 0x721a8)</u></td></tr>
<tr><th id="5229">5229</th><td><u>#define   <dfn class="macro" id="_M/SP_CONST_ALPHA_ENABLE" data-ref="_M/SP_CONST_ALPHA_ENABLE">SP_CONST_ALPHA_ENABLE</dfn>		(1&lt;&lt;31)</u></td></tr>
<tr><th id="5230">5230</th><td><u>#define <dfn class="macro" id="_M/_SPAGAMC" data-ref="_M/_SPAGAMC">_SPAGAMC</dfn>		(VLV_DISPLAY_BASE + 0x721f4)</u></td></tr>
<tr><th id="5231">5231</th><td></td></tr>
<tr><th id="5232">5232</th><td><u>#define <dfn class="macro" id="_M/_SPBCNTR" data-ref="_M/_SPBCNTR">_SPBCNTR</dfn>		(VLV_DISPLAY_BASE + 0x72280)</u></td></tr>
<tr><th id="5233">5233</th><td><u>#define <dfn class="macro" id="_M/_SPBLINOFF" data-ref="_M/_SPBLINOFF">_SPBLINOFF</dfn>		(VLV_DISPLAY_BASE + 0x72284)</u></td></tr>
<tr><th id="5234">5234</th><td><u>#define <dfn class="macro" id="_M/_SPBSTRIDE" data-ref="_M/_SPBSTRIDE">_SPBSTRIDE</dfn>		(VLV_DISPLAY_BASE + 0x72288)</u></td></tr>
<tr><th id="5235">5235</th><td><u>#define <dfn class="macro" id="_M/_SPBPOS" data-ref="_M/_SPBPOS">_SPBPOS</dfn>			(VLV_DISPLAY_BASE + 0x7228c)</u></td></tr>
<tr><th id="5236">5236</th><td><u>#define <dfn class="macro" id="_M/_SPBSIZE" data-ref="_M/_SPBSIZE">_SPBSIZE</dfn>		(VLV_DISPLAY_BASE + 0x72290)</u></td></tr>
<tr><th id="5237">5237</th><td><u>#define <dfn class="macro" id="_M/_SPBKEYMINVAL" data-ref="_M/_SPBKEYMINVAL">_SPBKEYMINVAL</dfn>		(VLV_DISPLAY_BASE + 0x72294)</u></td></tr>
<tr><th id="5238">5238</th><td><u>#define <dfn class="macro" id="_M/_SPBKEYMSK" data-ref="_M/_SPBKEYMSK">_SPBKEYMSK</dfn>		(VLV_DISPLAY_BASE + 0x72298)</u></td></tr>
<tr><th id="5239">5239</th><td><u>#define <dfn class="macro" id="_M/_SPBSURF" data-ref="_M/_SPBSURF">_SPBSURF</dfn>		(VLV_DISPLAY_BASE + 0x7229c)</u></td></tr>
<tr><th id="5240">5240</th><td><u>#define <dfn class="macro" id="_M/_SPBKEYMAXVAL" data-ref="_M/_SPBKEYMAXVAL">_SPBKEYMAXVAL</dfn>		(VLV_DISPLAY_BASE + 0x722a0)</u></td></tr>
<tr><th id="5241">5241</th><td><u>#define <dfn class="macro" id="_M/_SPBTILEOFF" data-ref="_M/_SPBTILEOFF">_SPBTILEOFF</dfn>		(VLV_DISPLAY_BASE + 0x722a4)</u></td></tr>
<tr><th id="5242">5242</th><td><u>#define <dfn class="macro" id="_M/_SPBCONSTALPHA" data-ref="_M/_SPBCONSTALPHA">_SPBCONSTALPHA</dfn>		(VLV_DISPLAY_BASE + 0x722a8)</u></td></tr>
<tr><th id="5243">5243</th><td><u>#define <dfn class="macro" id="_M/_SPBGAMC" data-ref="_M/_SPBGAMC">_SPBGAMC</dfn>		(VLV_DISPLAY_BASE + 0x722f4)</u></td></tr>
<tr><th id="5244">5244</th><td></td></tr>
<tr><th id="5245">5245</th><td><u>#define <dfn class="macro" id="_M/SPCNTR" data-ref="_M/SPCNTR">SPCNTR</dfn>(pipe, plane) _PIPE((pipe) * 2 + (plane), _SPACNTR, _SPBCNTR)</u></td></tr>
<tr><th id="5246">5246</th><td><u>#define <dfn class="macro" id="_M/SPLINOFF" data-ref="_M/SPLINOFF">SPLINOFF</dfn>(pipe, plane) _PIPE((pipe) * 2 + (plane), _SPALINOFF, _SPBLINOFF)</u></td></tr>
<tr><th id="5247">5247</th><td><u>#define <dfn class="macro" id="_M/SPSTRIDE" data-ref="_M/SPSTRIDE">SPSTRIDE</dfn>(pipe, plane) _PIPE((pipe) * 2 + (plane), _SPASTRIDE, _SPBSTRIDE)</u></td></tr>
<tr><th id="5248">5248</th><td><u>#define <dfn class="macro" id="_M/SPPOS" data-ref="_M/SPPOS">SPPOS</dfn>(pipe, plane) _PIPE((pipe) * 2 + (plane), _SPAPOS, _SPBPOS)</u></td></tr>
<tr><th id="5249">5249</th><td><u>#define <dfn class="macro" id="_M/SPSIZE" data-ref="_M/SPSIZE">SPSIZE</dfn>(pipe, plane) _PIPE((pipe) * 2 + (plane), _SPASIZE, _SPBSIZE)</u></td></tr>
<tr><th id="5250">5250</th><td><u>#define <dfn class="macro" id="_M/SPKEYMINVAL" data-ref="_M/SPKEYMINVAL">SPKEYMINVAL</dfn>(pipe, plane) _PIPE((pipe) * 2 + (plane), _SPAKEYMINVAL, _SPBKEYMINVAL)</u></td></tr>
<tr><th id="5251">5251</th><td><u>#define <dfn class="macro" id="_M/SPKEYMSK" data-ref="_M/SPKEYMSK">SPKEYMSK</dfn>(pipe, plane) _PIPE((pipe) * 2 + (plane), _SPAKEYMSK, _SPBKEYMSK)</u></td></tr>
<tr><th id="5252">5252</th><td><u>#define <dfn class="macro" id="_M/SPSURF" data-ref="_M/SPSURF">SPSURF</dfn>(pipe, plane) _PIPE((pipe) * 2 + (plane), _SPASURF, _SPBSURF)</u></td></tr>
<tr><th id="5253">5253</th><td><u>#define <dfn class="macro" id="_M/SPKEYMAXVAL" data-ref="_M/SPKEYMAXVAL">SPKEYMAXVAL</dfn>(pipe, plane) _PIPE((pipe) * 2 + (plane), _SPAKEYMAXVAL, _SPBKEYMAXVAL)</u></td></tr>
<tr><th id="5254">5254</th><td><u>#define <dfn class="macro" id="_M/SPTILEOFF" data-ref="_M/SPTILEOFF">SPTILEOFF</dfn>(pipe, plane) _PIPE((pipe) * 2 + (plane), _SPATILEOFF, _SPBTILEOFF)</u></td></tr>
<tr><th id="5255">5255</th><td><u>#define <dfn class="macro" id="_M/SPCONSTALPHA" data-ref="_M/SPCONSTALPHA">SPCONSTALPHA</dfn>(pipe, plane) _PIPE((pipe) * 2 + (plane), _SPACONSTALPHA, _SPBCONSTALPHA)</u></td></tr>
<tr><th id="5256">5256</th><td><u>#define <dfn class="macro" id="_M/SPGAMC" data-ref="_M/SPGAMC">SPGAMC</dfn>(pipe, plane) _PIPE((pipe) * 2 + (plane), _SPAGAMC, _SPBGAMC)</u></td></tr>
<tr><th id="5257">5257</th><td></td></tr>
<tr><th id="5258">5258</th><td><i>/*</i></td></tr>
<tr><th id="5259">5259</th><td><i> * CHV pipe B sprite CSC</i></td></tr>
<tr><th id="5260">5260</th><td><i> *</i></td></tr>
<tr><th id="5261">5261</th><td><i> * |cr|   |c0 c1 c2|   |cr + cr_ioff|   |cr_ooff|</i></td></tr>
<tr><th id="5262">5262</th><td><i> * |yg| = |c3 c4 c5| x |yg + yg_ioff| + |yg_ooff|</i></td></tr>
<tr><th id="5263">5263</th><td><i> * |cb|   |c6 c7 c8|   |cb + cr_ioff|   |cb_ooff|</i></td></tr>
<tr><th id="5264">5264</th><td><i> */</i></td></tr>
<tr><th id="5265">5265</th><td><u>#define <dfn class="macro" id="_M/SPCSCYGOFF" data-ref="_M/SPCSCYGOFF">SPCSCYGOFF</dfn>(sprite)	(VLV_DISPLAY_BASE + 0x6d900 + (sprite) * 0x1000)</u></td></tr>
<tr><th id="5266">5266</th><td><u>#define <dfn class="macro" id="_M/SPCSCCBOFF" data-ref="_M/SPCSCCBOFF">SPCSCCBOFF</dfn>(sprite)	(VLV_DISPLAY_BASE + 0x6d904 + (sprite) * 0x1000)</u></td></tr>
<tr><th id="5267">5267</th><td><u>#define <dfn class="macro" id="_M/SPCSCCROFF" data-ref="_M/SPCSCCROFF">SPCSCCROFF</dfn>(sprite)	(VLV_DISPLAY_BASE + 0x6d908 + (sprite) * 0x1000)</u></td></tr>
<tr><th id="5268">5268</th><td><u>#define  <dfn class="macro" id="_M/SPCSC_OOFF" data-ref="_M/SPCSC_OOFF">SPCSC_OOFF</dfn>(x)		(((x) &amp; 0x7ff) &lt;&lt; 16) /* s11 */</u></td></tr>
<tr><th id="5269">5269</th><td><u>#define  <dfn class="macro" id="_M/SPCSC_IOFF" data-ref="_M/SPCSC_IOFF">SPCSC_IOFF</dfn>(x)		(((x) &amp; 0x7ff) &lt;&lt; 0) /* s11 */</u></td></tr>
<tr><th id="5270">5270</th><td></td></tr>
<tr><th id="5271">5271</th><td><u>#define <dfn class="macro" id="_M/SPCSCC01" data-ref="_M/SPCSCC01">SPCSCC01</dfn>(sprite)	(VLV_DISPLAY_BASE + 0x6d90c + (sprite) * 0x1000)</u></td></tr>
<tr><th id="5272">5272</th><td><u>#define <dfn class="macro" id="_M/SPCSCC23" data-ref="_M/SPCSCC23">SPCSCC23</dfn>(sprite)	(VLV_DISPLAY_BASE + 0x6d910 + (sprite) * 0x1000)</u></td></tr>
<tr><th id="5273">5273</th><td><u>#define <dfn class="macro" id="_M/SPCSCC45" data-ref="_M/SPCSCC45">SPCSCC45</dfn>(sprite)	(VLV_DISPLAY_BASE + 0x6d914 + (sprite) * 0x1000)</u></td></tr>
<tr><th id="5274">5274</th><td><u>#define <dfn class="macro" id="_M/SPCSCC67" data-ref="_M/SPCSCC67">SPCSCC67</dfn>(sprite)	(VLV_DISPLAY_BASE + 0x6d918 + (sprite) * 0x1000)</u></td></tr>
<tr><th id="5275">5275</th><td><u>#define <dfn class="macro" id="_M/SPCSCC8" data-ref="_M/SPCSCC8">SPCSCC8</dfn>(sprite)		(VLV_DISPLAY_BASE + 0x6d91c + (sprite) * 0x1000)</u></td></tr>
<tr><th id="5276">5276</th><td><u>#define  <dfn class="macro" id="_M/SPCSC_C1" data-ref="_M/SPCSC_C1">SPCSC_C1</dfn>(x)		(((x) &amp; 0x7fff) &lt;&lt; 16) /* s3.12 */</u></td></tr>
<tr><th id="5277">5277</th><td><u>#define  <dfn class="macro" id="_M/SPCSC_C0" data-ref="_M/SPCSC_C0">SPCSC_C0</dfn>(x)		(((x) &amp; 0x7fff) &lt;&lt; 0) /* s3.12 */</u></td></tr>
<tr><th id="5278">5278</th><td></td></tr>
<tr><th id="5279">5279</th><td><u>#define <dfn class="macro" id="_M/SPCSCYGICLAMP" data-ref="_M/SPCSCYGICLAMP">SPCSCYGICLAMP</dfn>(sprite)	(VLV_DISPLAY_BASE + 0x6d920 + (sprite) * 0x1000)</u></td></tr>
<tr><th id="5280">5280</th><td><u>#define <dfn class="macro" id="_M/SPCSCCBICLAMP" data-ref="_M/SPCSCCBICLAMP">SPCSCCBICLAMP</dfn>(sprite)	(VLV_DISPLAY_BASE + 0x6d924 + (sprite) * 0x1000)</u></td></tr>
<tr><th id="5281">5281</th><td><u>#define <dfn class="macro" id="_M/SPCSCCRICLAMP" data-ref="_M/SPCSCCRICLAMP">SPCSCCRICLAMP</dfn>(sprite)	(VLV_DISPLAY_BASE + 0x6d928 + (sprite) * 0x1000)</u></td></tr>
<tr><th id="5282">5282</th><td><u>#define  <dfn class="macro" id="_M/SPCSC_IMAX" data-ref="_M/SPCSC_IMAX">SPCSC_IMAX</dfn>(x)		(((x) &amp; 0x7ff) &lt;&lt; 16) /* s11 */</u></td></tr>
<tr><th id="5283">5283</th><td><u>#define  <dfn class="macro" id="_M/SPCSC_IMIN" data-ref="_M/SPCSC_IMIN">SPCSC_IMIN</dfn>(x)		(((x) &amp; 0x7ff) &lt;&lt; 0) /* s11 */</u></td></tr>
<tr><th id="5284">5284</th><td></td></tr>
<tr><th id="5285">5285</th><td><u>#define <dfn class="macro" id="_M/SPCSCYGOCLAMP" data-ref="_M/SPCSCYGOCLAMP">SPCSCYGOCLAMP</dfn>(sprite)	(VLV_DISPLAY_BASE + 0x6d92c + (sprite) * 0x1000)</u></td></tr>
<tr><th id="5286">5286</th><td><u>#define <dfn class="macro" id="_M/SPCSCCBOCLAMP" data-ref="_M/SPCSCCBOCLAMP">SPCSCCBOCLAMP</dfn>(sprite)	(VLV_DISPLAY_BASE + 0x6d930 + (sprite) * 0x1000)</u></td></tr>
<tr><th id="5287">5287</th><td><u>#define <dfn class="macro" id="_M/SPCSCCROCLAMP" data-ref="_M/SPCSCCROCLAMP">SPCSCCROCLAMP</dfn>(sprite)	(VLV_DISPLAY_BASE + 0x6d934 + (sprite) * 0x1000)</u></td></tr>
<tr><th id="5288">5288</th><td><u>#define  <dfn class="macro" id="_M/SPCSC_OMAX" data-ref="_M/SPCSC_OMAX">SPCSC_OMAX</dfn>(x)		((x) &lt;&lt; 16) /* u10 */</u></td></tr>
<tr><th id="5289">5289</th><td><u>#define  <dfn class="macro" id="_M/SPCSC_OMIN" data-ref="_M/SPCSC_OMIN">SPCSC_OMIN</dfn>(x)		((x) &lt;&lt; 0) /* u10 */</u></td></tr>
<tr><th id="5290">5290</th><td></td></tr>
<tr><th id="5291">5291</th><td><i>/* Skylake plane registers */</i></td></tr>
<tr><th id="5292">5292</th><td></td></tr>
<tr><th id="5293">5293</th><td><u>#define <dfn class="macro" id="_M/_PLANE_CTL_1_A" data-ref="_M/_PLANE_CTL_1_A">_PLANE_CTL_1_A</dfn>				0x70180</u></td></tr>
<tr><th id="5294">5294</th><td><u>#define <dfn class="macro" id="_M/_PLANE_CTL_2_A" data-ref="_M/_PLANE_CTL_2_A">_PLANE_CTL_2_A</dfn>				0x70280</u></td></tr>
<tr><th id="5295">5295</th><td><u>#define <dfn class="macro" id="_M/_PLANE_CTL_3_A" data-ref="_M/_PLANE_CTL_3_A">_PLANE_CTL_3_A</dfn>				0x70380</u></td></tr>
<tr><th id="5296">5296</th><td><u>#define   <dfn class="macro" id="_M/PLANE_CTL_ENABLE" data-ref="_M/PLANE_CTL_ENABLE">PLANE_CTL_ENABLE</dfn>			(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="5297">5297</th><td><u>#define   <dfn class="macro" id="_M/PLANE_CTL_PIPE_GAMMA_ENABLE" data-ref="_M/PLANE_CTL_PIPE_GAMMA_ENABLE">PLANE_CTL_PIPE_GAMMA_ENABLE</dfn>		(1 &lt;&lt; 30)</u></td></tr>
<tr><th id="5298">5298</th><td><u>#define   <dfn class="macro" id="_M/PLANE_CTL_FORMAT_MASK" data-ref="_M/PLANE_CTL_FORMAT_MASK">PLANE_CTL_FORMAT_MASK</dfn>			(0xf &lt;&lt; 24)</u></td></tr>
<tr><th id="5299">5299</th><td><u>#define   <dfn class="macro" id="_M/PLANE_CTL_FORMAT_YUV422" data-ref="_M/PLANE_CTL_FORMAT_YUV422">PLANE_CTL_FORMAT_YUV422</dfn>		(  0 &lt;&lt; 24)</u></td></tr>
<tr><th id="5300">5300</th><td><u>#define   <dfn class="macro" id="_M/PLANE_CTL_FORMAT_NV12" data-ref="_M/PLANE_CTL_FORMAT_NV12">PLANE_CTL_FORMAT_NV12</dfn>			(  1 &lt;&lt; 24)</u></td></tr>
<tr><th id="5301">5301</th><td><u>#define   <dfn class="macro" id="_M/PLANE_CTL_FORMAT_XRGB_2101010" data-ref="_M/PLANE_CTL_FORMAT_XRGB_2101010">PLANE_CTL_FORMAT_XRGB_2101010</dfn>		(  2 &lt;&lt; 24)</u></td></tr>
<tr><th id="5302">5302</th><td><u>#define   <dfn class="macro" id="_M/PLANE_CTL_FORMAT_XRGB_8888" data-ref="_M/PLANE_CTL_FORMAT_XRGB_8888">PLANE_CTL_FORMAT_XRGB_8888</dfn>		(  4 &lt;&lt; 24)</u></td></tr>
<tr><th id="5303">5303</th><td><u>#define   <dfn class="macro" id="_M/PLANE_CTL_FORMAT_XRGB_16161616F" data-ref="_M/PLANE_CTL_FORMAT_XRGB_16161616F">PLANE_CTL_FORMAT_XRGB_16161616F</dfn>	(  6 &lt;&lt; 24)</u></td></tr>
<tr><th id="5304">5304</th><td><u>#define   <dfn class="macro" id="_M/PLANE_CTL_FORMAT_AYUV" data-ref="_M/PLANE_CTL_FORMAT_AYUV">PLANE_CTL_FORMAT_AYUV</dfn>			(  8 &lt;&lt; 24)</u></td></tr>
<tr><th id="5305">5305</th><td><u>#define   <dfn class="macro" id="_M/PLANE_CTL_FORMAT_INDEXED" data-ref="_M/PLANE_CTL_FORMAT_INDEXED">PLANE_CTL_FORMAT_INDEXED</dfn>		( 12 &lt;&lt; 24)</u></td></tr>
<tr><th id="5306">5306</th><td><u>#define   <dfn class="macro" id="_M/PLANE_CTL_FORMAT_RGB_565" data-ref="_M/PLANE_CTL_FORMAT_RGB_565">PLANE_CTL_FORMAT_RGB_565</dfn>		( 14 &lt;&lt; 24)</u></td></tr>
<tr><th id="5307">5307</th><td><u>#define   <dfn class="macro" id="_M/PLANE_CTL_PIPE_CSC_ENABLE" data-ref="_M/PLANE_CTL_PIPE_CSC_ENABLE">PLANE_CTL_PIPE_CSC_ENABLE</dfn>		(1 &lt;&lt; 23)</u></td></tr>
<tr><th id="5308">5308</th><td><u>#define   <dfn class="macro" id="_M/PLANE_CTL_KEY_ENABLE_MASK" data-ref="_M/PLANE_CTL_KEY_ENABLE_MASK">PLANE_CTL_KEY_ENABLE_MASK</dfn>		(0x3 &lt;&lt; 21)</u></td></tr>
<tr><th id="5309">5309</th><td><u>#define   <dfn class="macro" id="_M/PLANE_CTL_KEY_ENABLE_SOURCE" data-ref="_M/PLANE_CTL_KEY_ENABLE_SOURCE">PLANE_CTL_KEY_ENABLE_SOURCE</dfn>		(  1 &lt;&lt; 21)</u></td></tr>
<tr><th id="5310">5310</th><td><u>#define   <dfn class="macro" id="_M/PLANE_CTL_KEY_ENABLE_DESTINATION" data-ref="_M/PLANE_CTL_KEY_ENABLE_DESTINATION">PLANE_CTL_KEY_ENABLE_DESTINATION</dfn>	(  2 &lt;&lt; 21)</u></td></tr>
<tr><th id="5311">5311</th><td><u>#define   <dfn class="macro" id="_M/PLANE_CTL_ORDER_BGRX" data-ref="_M/PLANE_CTL_ORDER_BGRX">PLANE_CTL_ORDER_BGRX</dfn>			(0 &lt;&lt; 20)</u></td></tr>
<tr><th id="5312">5312</th><td><u>#define   <dfn class="macro" id="_M/PLANE_CTL_ORDER_RGBX" data-ref="_M/PLANE_CTL_ORDER_RGBX">PLANE_CTL_ORDER_RGBX</dfn>			(1 &lt;&lt; 20)</u></td></tr>
<tr><th id="5313">5313</th><td><u>#define   <dfn class="macro" id="_M/PLANE_CTL_YUV422_ORDER_MASK" data-ref="_M/PLANE_CTL_YUV422_ORDER_MASK">PLANE_CTL_YUV422_ORDER_MASK</dfn>		(0x3 &lt;&lt; 16)</u></td></tr>
<tr><th id="5314">5314</th><td><u>#define   <dfn class="macro" id="_M/PLANE_CTL_YUV422_YUYV" data-ref="_M/PLANE_CTL_YUV422_YUYV">PLANE_CTL_YUV422_YUYV</dfn>			(  0 &lt;&lt; 16)</u></td></tr>
<tr><th id="5315">5315</th><td><u>#define   <dfn class="macro" id="_M/PLANE_CTL_YUV422_UYVY" data-ref="_M/PLANE_CTL_YUV422_UYVY">PLANE_CTL_YUV422_UYVY</dfn>			(  1 &lt;&lt; 16)</u></td></tr>
<tr><th id="5316">5316</th><td><u>#define   <dfn class="macro" id="_M/PLANE_CTL_YUV422_YVYU" data-ref="_M/PLANE_CTL_YUV422_YVYU">PLANE_CTL_YUV422_YVYU</dfn>			(  2 &lt;&lt; 16)</u></td></tr>
<tr><th id="5317">5317</th><td><u>#define   <dfn class="macro" id="_M/PLANE_CTL_YUV422_VYUY" data-ref="_M/PLANE_CTL_YUV422_VYUY">PLANE_CTL_YUV422_VYUY</dfn>			(  3 &lt;&lt; 16)</u></td></tr>
<tr><th id="5318">5318</th><td><u>#define   <dfn class="macro" id="_M/PLANE_CTL_DECOMPRESSION_ENABLE" data-ref="_M/PLANE_CTL_DECOMPRESSION_ENABLE">PLANE_CTL_DECOMPRESSION_ENABLE</dfn>	(1 &lt;&lt; 15)</u></td></tr>
<tr><th id="5319">5319</th><td><u>#define   <dfn class="macro" id="_M/PLANE_CTL_TRICKLE_FEED_DISABLE" data-ref="_M/PLANE_CTL_TRICKLE_FEED_DISABLE">PLANE_CTL_TRICKLE_FEED_DISABLE</dfn>	(1 &lt;&lt; 14)</u></td></tr>
<tr><th id="5320">5320</th><td><u>#define   <dfn class="macro" id="_M/PLANE_CTL_PLANE_GAMMA_DISABLE" data-ref="_M/PLANE_CTL_PLANE_GAMMA_DISABLE">PLANE_CTL_PLANE_GAMMA_DISABLE</dfn>		(1 &lt;&lt; 13)</u></td></tr>
<tr><th id="5321">5321</th><td><u>#define   <dfn class="macro" id="_M/PLANE_CTL_TILED_MASK" data-ref="_M/PLANE_CTL_TILED_MASK">PLANE_CTL_TILED_MASK</dfn>			(0x7 &lt;&lt; 10)</u></td></tr>
<tr><th id="5322">5322</th><td><u>#define   <dfn class="macro" id="_M/PLANE_CTL_TILED_LINEAR" data-ref="_M/PLANE_CTL_TILED_LINEAR">PLANE_CTL_TILED_LINEAR</dfn>		(  0 &lt;&lt; 10)</u></td></tr>
<tr><th id="5323">5323</th><td><u>#define   <dfn class="macro" id="_M/PLANE_CTL_TILED_X" data-ref="_M/PLANE_CTL_TILED_X">PLANE_CTL_TILED_X</dfn>			(  1 &lt;&lt; 10)</u></td></tr>
<tr><th id="5324">5324</th><td><u>#define   <dfn class="macro" id="_M/PLANE_CTL_TILED_Y" data-ref="_M/PLANE_CTL_TILED_Y">PLANE_CTL_TILED_Y</dfn>			(  4 &lt;&lt; 10)</u></td></tr>
<tr><th id="5325">5325</th><td><u>#define   <dfn class="macro" id="_M/PLANE_CTL_TILED_YF" data-ref="_M/PLANE_CTL_TILED_YF">PLANE_CTL_TILED_YF</dfn>			(  5 &lt;&lt; 10)</u></td></tr>
<tr><th id="5326">5326</th><td><u>#define   <dfn class="macro" id="_M/PLANE_CTL_ALPHA_MASK" data-ref="_M/PLANE_CTL_ALPHA_MASK">PLANE_CTL_ALPHA_MASK</dfn>			(0x3 &lt;&lt; 4)</u></td></tr>
<tr><th id="5327">5327</th><td><u>#define   <dfn class="macro" id="_M/PLANE_CTL_ALPHA_DISABLE" data-ref="_M/PLANE_CTL_ALPHA_DISABLE">PLANE_CTL_ALPHA_DISABLE</dfn>		(  0 &lt;&lt; 4)</u></td></tr>
<tr><th id="5328">5328</th><td><u>#define   <dfn class="macro" id="_M/PLANE_CTL_ALPHA_SW_PREMULTIPLY" data-ref="_M/PLANE_CTL_ALPHA_SW_PREMULTIPLY">PLANE_CTL_ALPHA_SW_PREMULTIPLY</dfn>	(  2 &lt;&lt; 4)</u></td></tr>
<tr><th id="5329">5329</th><td><u>#define   <dfn class="macro" id="_M/PLANE_CTL_ALPHA_HW_PREMULTIPLY" data-ref="_M/PLANE_CTL_ALPHA_HW_PREMULTIPLY">PLANE_CTL_ALPHA_HW_PREMULTIPLY</dfn>	(  3 &lt;&lt; 4)</u></td></tr>
<tr><th id="5330">5330</th><td><u>#define   <dfn class="macro" id="_M/PLANE_CTL_ROTATE_MASK" data-ref="_M/PLANE_CTL_ROTATE_MASK">PLANE_CTL_ROTATE_MASK</dfn>			0x3</u></td></tr>
<tr><th id="5331">5331</th><td><u>#define   <dfn class="macro" id="_M/PLANE_CTL_ROTATE_0" data-ref="_M/PLANE_CTL_ROTATE_0">PLANE_CTL_ROTATE_0</dfn>			0x0</u></td></tr>
<tr><th id="5332">5332</th><td><u>#define   <dfn class="macro" id="_M/PLANE_CTL_ROTATE_90" data-ref="_M/PLANE_CTL_ROTATE_90">PLANE_CTL_ROTATE_90</dfn>			0x1</u></td></tr>
<tr><th id="5333">5333</th><td><u>#define   <dfn class="macro" id="_M/PLANE_CTL_ROTATE_180" data-ref="_M/PLANE_CTL_ROTATE_180">PLANE_CTL_ROTATE_180</dfn>			0x2</u></td></tr>
<tr><th id="5334">5334</th><td><u>#define   <dfn class="macro" id="_M/PLANE_CTL_ROTATE_270" data-ref="_M/PLANE_CTL_ROTATE_270">PLANE_CTL_ROTATE_270</dfn>			0x3</u></td></tr>
<tr><th id="5335">5335</th><td><u>#define <dfn class="macro" id="_M/_PLANE_STRIDE_1_A" data-ref="_M/_PLANE_STRIDE_1_A">_PLANE_STRIDE_1_A</dfn>			0x70188</u></td></tr>
<tr><th id="5336">5336</th><td><u>#define <dfn class="macro" id="_M/_PLANE_STRIDE_2_A" data-ref="_M/_PLANE_STRIDE_2_A">_PLANE_STRIDE_2_A</dfn>			0x70288</u></td></tr>
<tr><th id="5337">5337</th><td><u>#define <dfn class="macro" id="_M/_PLANE_STRIDE_3_A" data-ref="_M/_PLANE_STRIDE_3_A">_PLANE_STRIDE_3_A</dfn>			0x70388</u></td></tr>
<tr><th id="5338">5338</th><td><u>#define <dfn class="macro" id="_M/_PLANE_POS_1_A" data-ref="_M/_PLANE_POS_1_A">_PLANE_POS_1_A</dfn>				0x7018c</u></td></tr>
<tr><th id="5339">5339</th><td><u>#define <dfn class="macro" id="_M/_PLANE_POS_2_A" data-ref="_M/_PLANE_POS_2_A">_PLANE_POS_2_A</dfn>				0x7028c</u></td></tr>
<tr><th id="5340">5340</th><td><u>#define <dfn class="macro" id="_M/_PLANE_POS_3_A" data-ref="_M/_PLANE_POS_3_A">_PLANE_POS_3_A</dfn>				0x7038c</u></td></tr>
<tr><th id="5341">5341</th><td><u>#define <dfn class="macro" id="_M/_PLANE_SIZE_1_A" data-ref="_M/_PLANE_SIZE_1_A">_PLANE_SIZE_1_A</dfn>				0x70190</u></td></tr>
<tr><th id="5342">5342</th><td><u>#define <dfn class="macro" id="_M/_PLANE_SIZE_2_A" data-ref="_M/_PLANE_SIZE_2_A">_PLANE_SIZE_2_A</dfn>				0x70290</u></td></tr>
<tr><th id="5343">5343</th><td><u>#define <dfn class="macro" id="_M/_PLANE_SIZE_3_A" data-ref="_M/_PLANE_SIZE_3_A">_PLANE_SIZE_3_A</dfn>				0x70390</u></td></tr>
<tr><th id="5344">5344</th><td><u>#define <dfn class="macro" id="_M/_PLANE_SURF_1_A" data-ref="_M/_PLANE_SURF_1_A">_PLANE_SURF_1_A</dfn>				0x7019c</u></td></tr>
<tr><th id="5345">5345</th><td><u>#define <dfn class="macro" id="_M/_PLANE_SURF_2_A" data-ref="_M/_PLANE_SURF_2_A">_PLANE_SURF_2_A</dfn>				0x7029c</u></td></tr>
<tr><th id="5346">5346</th><td><u>#define <dfn class="macro" id="_M/_PLANE_SURF_3_A" data-ref="_M/_PLANE_SURF_3_A">_PLANE_SURF_3_A</dfn>				0x7039c</u></td></tr>
<tr><th id="5347">5347</th><td><u>#define <dfn class="macro" id="_M/_PLANE_OFFSET_1_A" data-ref="_M/_PLANE_OFFSET_1_A">_PLANE_OFFSET_1_A</dfn>			0x701a4</u></td></tr>
<tr><th id="5348">5348</th><td><u>#define <dfn class="macro" id="_M/_PLANE_OFFSET_2_A" data-ref="_M/_PLANE_OFFSET_2_A">_PLANE_OFFSET_2_A</dfn>			0x702a4</u></td></tr>
<tr><th id="5349">5349</th><td><u>#define <dfn class="macro" id="_M/_PLANE_OFFSET_3_A" data-ref="_M/_PLANE_OFFSET_3_A">_PLANE_OFFSET_3_A</dfn>			0x703a4</u></td></tr>
<tr><th id="5350">5350</th><td><u>#define <dfn class="macro" id="_M/_PLANE_KEYVAL_1_A" data-ref="_M/_PLANE_KEYVAL_1_A">_PLANE_KEYVAL_1_A</dfn>			0x70194</u></td></tr>
<tr><th id="5351">5351</th><td><u>#define <dfn class="macro" id="_M/_PLANE_KEYVAL_2_A" data-ref="_M/_PLANE_KEYVAL_2_A">_PLANE_KEYVAL_2_A</dfn>			0x70294</u></td></tr>
<tr><th id="5352">5352</th><td><u>#define <dfn class="macro" id="_M/_PLANE_KEYMSK_1_A" data-ref="_M/_PLANE_KEYMSK_1_A">_PLANE_KEYMSK_1_A</dfn>			0x70198</u></td></tr>
<tr><th id="5353">5353</th><td><u>#define <dfn class="macro" id="_M/_PLANE_KEYMSK_2_A" data-ref="_M/_PLANE_KEYMSK_2_A">_PLANE_KEYMSK_2_A</dfn>			0x70298</u></td></tr>
<tr><th id="5354">5354</th><td><u>#define <dfn class="macro" id="_M/_PLANE_KEYMAX_1_A" data-ref="_M/_PLANE_KEYMAX_1_A">_PLANE_KEYMAX_1_A</dfn>			0x701a0</u></td></tr>
<tr><th id="5355">5355</th><td><u>#define <dfn class="macro" id="_M/_PLANE_KEYMAX_2_A" data-ref="_M/_PLANE_KEYMAX_2_A">_PLANE_KEYMAX_2_A</dfn>			0x702a0</u></td></tr>
<tr><th id="5356">5356</th><td><u>#define <dfn class="macro" id="_M/_PLANE_BUF_CFG_1_A" data-ref="_M/_PLANE_BUF_CFG_1_A">_PLANE_BUF_CFG_1_A</dfn>			0x7027c</u></td></tr>
<tr><th id="5357">5357</th><td><u>#define <dfn class="macro" id="_M/_PLANE_BUF_CFG_2_A" data-ref="_M/_PLANE_BUF_CFG_2_A">_PLANE_BUF_CFG_2_A</dfn>			0x7037c</u></td></tr>
<tr><th id="5358">5358</th><td><u>#define <dfn class="macro" id="_M/_PLANE_NV12_BUF_CFG_1_A" data-ref="_M/_PLANE_NV12_BUF_CFG_1_A">_PLANE_NV12_BUF_CFG_1_A</dfn>		0x70278</u></td></tr>
<tr><th id="5359">5359</th><td><u>#define <dfn class="macro" id="_M/_PLANE_NV12_BUF_CFG_2_A" data-ref="_M/_PLANE_NV12_BUF_CFG_2_A">_PLANE_NV12_BUF_CFG_2_A</dfn>		0x70378</u></td></tr>
<tr><th id="5360">5360</th><td></td></tr>
<tr><th id="5361">5361</th><td><u>#define <dfn class="macro" id="_M/_PLANE_CTL_1_B" data-ref="_M/_PLANE_CTL_1_B">_PLANE_CTL_1_B</dfn>				0x71180</u></td></tr>
<tr><th id="5362">5362</th><td><u>#define <dfn class="macro" id="_M/_PLANE_CTL_2_B" data-ref="_M/_PLANE_CTL_2_B">_PLANE_CTL_2_B</dfn>				0x71280</u></td></tr>
<tr><th id="5363">5363</th><td><u>#define <dfn class="macro" id="_M/_PLANE_CTL_3_B" data-ref="_M/_PLANE_CTL_3_B">_PLANE_CTL_3_B</dfn>				0x71380</u></td></tr>
<tr><th id="5364">5364</th><td><u>#define <dfn class="macro" id="_M/_PLANE_CTL_1" data-ref="_M/_PLANE_CTL_1">_PLANE_CTL_1</dfn>(pipe)	_PIPE(pipe, _PLANE_CTL_1_A, _PLANE_CTL_1_B)</u></td></tr>
<tr><th id="5365">5365</th><td><u>#define <dfn class="macro" id="_M/_PLANE_CTL_2" data-ref="_M/_PLANE_CTL_2">_PLANE_CTL_2</dfn>(pipe)	_PIPE(pipe, _PLANE_CTL_2_A, _PLANE_CTL_2_B)</u></td></tr>
<tr><th id="5366">5366</th><td><u>#define <dfn class="macro" id="_M/_PLANE_CTL_3" data-ref="_M/_PLANE_CTL_3">_PLANE_CTL_3</dfn>(pipe)	_PIPE(pipe, _PLANE_CTL_3_A, _PLANE_CTL_3_B)</u></td></tr>
<tr><th id="5367">5367</th><td><u>#define <dfn class="macro" id="_M/PLANE_CTL" data-ref="_M/PLANE_CTL">PLANE_CTL</dfn>(pipe, plane)	\</u></td></tr>
<tr><th id="5368">5368</th><td><u>	_PLANE(plane, _PLANE_CTL_1(pipe), _PLANE_CTL_2(pipe))</u></td></tr>
<tr><th id="5369">5369</th><td></td></tr>
<tr><th id="5370">5370</th><td><u>#define <dfn class="macro" id="_M/_PLANE_STRIDE_1_B" data-ref="_M/_PLANE_STRIDE_1_B">_PLANE_STRIDE_1_B</dfn>			0x71188</u></td></tr>
<tr><th id="5371">5371</th><td><u>#define <dfn class="macro" id="_M/_PLANE_STRIDE_2_B" data-ref="_M/_PLANE_STRIDE_2_B">_PLANE_STRIDE_2_B</dfn>			0x71288</u></td></tr>
<tr><th id="5372">5372</th><td><u>#define <dfn class="macro" id="_M/_PLANE_STRIDE_3_B" data-ref="_M/_PLANE_STRIDE_3_B">_PLANE_STRIDE_3_B</dfn>			0x71388</u></td></tr>
<tr><th id="5373">5373</th><td><u>#define <dfn class="macro" id="_M/_PLANE_STRIDE_1" data-ref="_M/_PLANE_STRIDE_1">_PLANE_STRIDE_1</dfn>(pipe)	\</u></td></tr>
<tr><th id="5374">5374</th><td><u>	_PIPE(pipe, _PLANE_STRIDE_1_A, _PLANE_STRIDE_1_B)</u></td></tr>
<tr><th id="5375">5375</th><td><u>#define <dfn class="macro" id="_M/_PLANE_STRIDE_2" data-ref="_M/_PLANE_STRIDE_2">_PLANE_STRIDE_2</dfn>(pipe)	\</u></td></tr>
<tr><th id="5376">5376</th><td><u>	_PIPE(pipe, _PLANE_STRIDE_2_A, _PLANE_STRIDE_2_B)</u></td></tr>
<tr><th id="5377">5377</th><td><u>#define <dfn class="macro" id="_M/_PLANE_STRIDE_3" data-ref="_M/_PLANE_STRIDE_3">_PLANE_STRIDE_3</dfn>(pipe)	\</u></td></tr>
<tr><th id="5378">5378</th><td><u>	_PIPE(pipe, _PLANE_STRIDE_3_A, _PLANE_STRIDE_3_B)</u></td></tr>
<tr><th id="5379">5379</th><td><u>#define <dfn class="macro" id="_M/PLANE_STRIDE" data-ref="_M/PLANE_STRIDE">PLANE_STRIDE</dfn>(pipe, plane)	\</u></td></tr>
<tr><th id="5380">5380</th><td><u>	_PLANE(plane, _PLANE_STRIDE_1(pipe), _PLANE_STRIDE_2(pipe))</u></td></tr>
<tr><th id="5381">5381</th><td></td></tr>
<tr><th id="5382">5382</th><td><u>#define <dfn class="macro" id="_M/_PLANE_POS_1_B" data-ref="_M/_PLANE_POS_1_B">_PLANE_POS_1_B</dfn>				0x7118c</u></td></tr>
<tr><th id="5383">5383</th><td><u>#define <dfn class="macro" id="_M/_PLANE_POS_2_B" data-ref="_M/_PLANE_POS_2_B">_PLANE_POS_2_B</dfn>				0x7128c</u></td></tr>
<tr><th id="5384">5384</th><td><u>#define <dfn class="macro" id="_M/_PLANE_POS_3_B" data-ref="_M/_PLANE_POS_3_B">_PLANE_POS_3_B</dfn>				0x7138c</u></td></tr>
<tr><th id="5385">5385</th><td><u>#define <dfn class="macro" id="_M/_PLANE_POS_1" data-ref="_M/_PLANE_POS_1">_PLANE_POS_1</dfn>(pipe)	_PIPE(pipe, _PLANE_POS_1_A, _PLANE_POS_1_B)</u></td></tr>
<tr><th id="5386">5386</th><td><u>#define <dfn class="macro" id="_M/_PLANE_POS_2" data-ref="_M/_PLANE_POS_2">_PLANE_POS_2</dfn>(pipe)	_PIPE(pipe, _PLANE_POS_2_A, _PLANE_POS_2_B)</u></td></tr>
<tr><th id="5387">5387</th><td><u>#define <dfn class="macro" id="_M/_PLANE_POS_3" data-ref="_M/_PLANE_POS_3">_PLANE_POS_3</dfn>(pipe)	_PIPE(pipe, _PLANE_POS_3_A, _PLANE_POS_3_B)</u></td></tr>
<tr><th id="5388">5388</th><td><u>#define <dfn class="macro" id="_M/PLANE_POS" data-ref="_M/PLANE_POS">PLANE_POS</dfn>(pipe, plane)	\</u></td></tr>
<tr><th id="5389">5389</th><td><u>	_PLANE(plane, _PLANE_POS_1(pipe), _PLANE_POS_2(pipe))</u></td></tr>
<tr><th id="5390">5390</th><td></td></tr>
<tr><th id="5391">5391</th><td><u>#define <dfn class="macro" id="_M/_PLANE_SIZE_1_B" data-ref="_M/_PLANE_SIZE_1_B">_PLANE_SIZE_1_B</dfn>				0x71190</u></td></tr>
<tr><th id="5392">5392</th><td><u>#define <dfn class="macro" id="_M/_PLANE_SIZE_2_B" data-ref="_M/_PLANE_SIZE_2_B">_PLANE_SIZE_2_B</dfn>				0x71290</u></td></tr>
<tr><th id="5393">5393</th><td><u>#define <dfn class="macro" id="_M/_PLANE_SIZE_3_B" data-ref="_M/_PLANE_SIZE_3_B">_PLANE_SIZE_3_B</dfn>				0x71390</u></td></tr>
<tr><th id="5394">5394</th><td><u>#define <dfn class="macro" id="_M/_PLANE_SIZE_1" data-ref="_M/_PLANE_SIZE_1">_PLANE_SIZE_1</dfn>(pipe)	_PIPE(pipe, _PLANE_SIZE_1_A, _PLANE_SIZE_1_B)</u></td></tr>
<tr><th id="5395">5395</th><td><u>#define <dfn class="macro" id="_M/_PLANE_SIZE_2" data-ref="_M/_PLANE_SIZE_2">_PLANE_SIZE_2</dfn>(pipe)	_PIPE(pipe, _PLANE_SIZE_2_A, _PLANE_SIZE_2_B)</u></td></tr>
<tr><th id="5396">5396</th><td><u>#define <dfn class="macro" id="_M/_PLANE_SIZE_3" data-ref="_M/_PLANE_SIZE_3">_PLANE_SIZE_3</dfn>(pipe)	_PIPE(pipe, _PLANE_SIZE_3_A, _PLANE_SIZE_3_B)</u></td></tr>
<tr><th id="5397">5397</th><td><u>#define <dfn class="macro" id="_M/PLANE_SIZE" data-ref="_M/PLANE_SIZE">PLANE_SIZE</dfn>(pipe, plane)	\</u></td></tr>
<tr><th id="5398">5398</th><td><u>	_PLANE(plane, _PLANE_SIZE_1(pipe), _PLANE_SIZE_2(pipe))</u></td></tr>
<tr><th id="5399">5399</th><td></td></tr>
<tr><th id="5400">5400</th><td><u>#define <dfn class="macro" id="_M/_PLANE_SURF_1_B" data-ref="_M/_PLANE_SURF_1_B">_PLANE_SURF_1_B</dfn>				0x7119c</u></td></tr>
<tr><th id="5401">5401</th><td><u>#define <dfn class="macro" id="_M/_PLANE_SURF_2_B" data-ref="_M/_PLANE_SURF_2_B">_PLANE_SURF_2_B</dfn>				0x7129c</u></td></tr>
<tr><th id="5402">5402</th><td><u>#define <dfn class="macro" id="_M/_PLANE_SURF_3_B" data-ref="_M/_PLANE_SURF_3_B">_PLANE_SURF_3_B</dfn>				0x7139c</u></td></tr>
<tr><th id="5403">5403</th><td><u>#define <dfn class="macro" id="_M/_PLANE_SURF_1" data-ref="_M/_PLANE_SURF_1">_PLANE_SURF_1</dfn>(pipe)	_PIPE(pipe, _PLANE_SURF_1_A, _PLANE_SURF_1_B)</u></td></tr>
<tr><th id="5404">5404</th><td><u>#define <dfn class="macro" id="_M/_PLANE_SURF_2" data-ref="_M/_PLANE_SURF_2">_PLANE_SURF_2</dfn>(pipe)	_PIPE(pipe, _PLANE_SURF_2_A, _PLANE_SURF_2_B)</u></td></tr>
<tr><th id="5405">5405</th><td><u>#define <dfn class="macro" id="_M/_PLANE_SURF_3" data-ref="_M/_PLANE_SURF_3">_PLANE_SURF_3</dfn>(pipe)	_PIPE(pipe, _PLANE_SURF_3_A, _PLANE_SURF_3_B)</u></td></tr>
<tr><th id="5406">5406</th><td><u>#define <dfn class="macro" id="_M/PLANE_SURF" data-ref="_M/PLANE_SURF">PLANE_SURF</dfn>(pipe, plane)	\</u></td></tr>
<tr><th id="5407">5407</th><td><u>	_PLANE(plane, _PLANE_SURF_1(pipe), _PLANE_SURF_2(pipe))</u></td></tr>
<tr><th id="5408">5408</th><td></td></tr>
<tr><th id="5409">5409</th><td><u>#define <dfn class="macro" id="_M/_PLANE_OFFSET_1_B" data-ref="_M/_PLANE_OFFSET_1_B">_PLANE_OFFSET_1_B</dfn>			0x711a4</u></td></tr>
<tr><th id="5410">5410</th><td><u>#define <dfn class="macro" id="_M/_PLANE_OFFSET_2_B" data-ref="_M/_PLANE_OFFSET_2_B">_PLANE_OFFSET_2_B</dfn>			0x712a4</u></td></tr>
<tr><th id="5411">5411</th><td><u>#define <dfn class="macro" id="_M/_PLANE_OFFSET_1" data-ref="_M/_PLANE_OFFSET_1">_PLANE_OFFSET_1</dfn>(pipe) _PIPE(pipe, _PLANE_OFFSET_1_A, _PLANE_OFFSET_1_B)</u></td></tr>
<tr><th id="5412">5412</th><td><u>#define <dfn class="macro" id="_M/_PLANE_OFFSET_2" data-ref="_M/_PLANE_OFFSET_2">_PLANE_OFFSET_2</dfn>(pipe) _PIPE(pipe, _PLANE_OFFSET_2_A, _PLANE_OFFSET_2_B)</u></td></tr>
<tr><th id="5413">5413</th><td><u>#define <dfn class="macro" id="_M/PLANE_OFFSET" data-ref="_M/PLANE_OFFSET">PLANE_OFFSET</dfn>(pipe, plane)	\</u></td></tr>
<tr><th id="5414">5414</th><td><u>	_PLANE(plane, _PLANE_OFFSET_1(pipe), _PLANE_OFFSET_2(pipe))</u></td></tr>
<tr><th id="5415">5415</th><td></td></tr>
<tr><th id="5416">5416</th><td><u>#define <dfn class="macro" id="_M/_PLANE_KEYVAL_1_B" data-ref="_M/_PLANE_KEYVAL_1_B">_PLANE_KEYVAL_1_B</dfn>			0x71194</u></td></tr>
<tr><th id="5417">5417</th><td><u>#define <dfn class="macro" id="_M/_PLANE_KEYVAL_2_B" data-ref="_M/_PLANE_KEYVAL_2_B">_PLANE_KEYVAL_2_B</dfn>			0x71294</u></td></tr>
<tr><th id="5418">5418</th><td><u>#define <dfn class="macro" id="_M/_PLANE_KEYVAL_1" data-ref="_M/_PLANE_KEYVAL_1">_PLANE_KEYVAL_1</dfn>(pipe) _PIPE(pipe, _PLANE_KEYVAL_1_A, _PLANE_KEYVAL_1_B)</u></td></tr>
<tr><th id="5419">5419</th><td><u>#define <dfn class="macro" id="_M/_PLANE_KEYVAL_2" data-ref="_M/_PLANE_KEYVAL_2">_PLANE_KEYVAL_2</dfn>(pipe) _PIPE(pipe, _PLANE_KEYVAL_2_A, _PLANE_KEYVAL_2_B)</u></td></tr>
<tr><th id="5420">5420</th><td><u>#define <dfn class="macro" id="_M/PLANE_KEYVAL" data-ref="_M/PLANE_KEYVAL">PLANE_KEYVAL</dfn>(pipe, plane)	\</u></td></tr>
<tr><th id="5421">5421</th><td><u>	_PLANE(plane, _PLANE_KEYVAL_1(pipe), _PLANE_KEYVAL_2(pipe))</u></td></tr>
<tr><th id="5422">5422</th><td></td></tr>
<tr><th id="5423">5423</th><td><u>#define <dfn class="macro" id="_M/_PLANE_KEYMSK_1_B" data-ref="_M/_PLANE_KEYMSK_1_B">_PLANE_KEYMSK_1_B</dfn>			0x71198</u></td></tr>
<tr><th id="5424">5424</th><td><u>#define <dfn class="macro" id="_M/_PLANE_KEYMSK_2_B" data-ref="_M/_PLANE_KEYMSK_2_B">_PLANE_KEYMSK_2_B</dfn>			0x71298</u></td></tr>
<tr><th id="5425">5425</th><td><u>#define <dfn class="macro" id="_M/_PLANE_KEYMSK_1" data-ref="_M/_PLANE_KEYMSK_1">_PLANE_KEYMSK_1</dfn>(pipe) _PIPE(pipe, _PLANE_KEYMSK_1_A, _PLANE_KEYMSK_1_B)</u></td></tr>
<tr><th id="5426">5426</th><td><u>#define <dfn class="macro" id="_M/_PLANE_KEYMSK_2" data-ref="_M/_PLANE_KEYMSK_2">_PLANE_KEYMSK_2</dfn>(pipe) _PIPE(pipe, _PLANE_KEYMSK_2_A, _PLANE_KEYMSK_2_B)</u></td></tr>
<tr><th id="5427">5427</th><td><u>#define <dfn class="macro" id="_M/PLANE_KEYMSK" data-ref="_M/PLANE_KEYMSK">PLANE_KEYMSK</dfn>(pipe, plane)	\</u></td></tr>
<tr><th id="5428">5428</th><td><u>	_PLANE(plane, _PLANE_KEYMSK_1(pipe), _PLANE_KEYMSK_2(pipe))</u></td></tr>
<tr><th id="5429">5429</th><td></td></tr>
<tr><th id="5430">5430</th><td><u>#define <dfn class="macro" id="_M/_PLANE_KEYMAX_1_B" data-ref="_M/_PLANE_KEYMAX_1_B">_PLANE_KEYMAX_1_B</dfn>			0x711a0</u></td></tr>
<tr><th id="5431">5431</th><td><u>#define <dfn class="macro" id="_M/_PLANE_KEYMAX_2_B" data-ref="_M/_PLANE_KEYMAX_2_B">_PLANE_KEYMAX_2_B</dfn>			0x712a0</u></td></tr>
<tr><th id="5432">5432</th><td><u>#define <dfn class="macro" id="_M/_PLANE_KEYMAX_1" data-ref="_M/_PLANE_KEYMAX_1">_PLANE_KEYMAX_1</dfn>(pipe) _PIPE(pipe, _PLANE_KEYMAX_1_A, _PLANE_KEYMAX_1_B)</u></td></tr>
<tr><th id="5433">5433</th><td><u>#define <dfn class="macro" id="_M/_PLANE_KEYMAX_2" data-ref="_M/_PLANE_KEYMAX_2">_PLANE_KEYMAX_2</dfn>(pipe) _PIPE(pipe, _PLANE_KEYMAX_2_A, _PLANE_KEYMAX_2_B)</u></td></tr>
<tr><th id="5434">5434</th><td><u>#define <dfn class="macro" id="_M/PLANE_KEYMAX" data-ref="_M/PLANE_KEYMAX">PLANE_KEYMAX</dfn>(pipe, plane)	\</u></td></tr>
<tr><th id="5435">5435</th><td><u>	_PLANE(plane, _PLANE_KEYMAX_1(pipe), _PLANE_KEYMAX_2(pipe))</u></td></tr>
<tr><th id="5436">5436</th><td></td></tr>
<tr><th id="5437">5437</th><td><u>#define <dfn class="macro" id="_M/_PLANE_BUF_CFG_1_B" data-ref="_M/_PLANE_BUF_CFG_1_B">_PLANE_BUF_CFG_1_B</dfn>			0x7127c</u></td></tr>
<tr><th id="5438">5438</th><td><u>#define <dfn class="macro" id="_M/_PLANE_BUF_CFG_2_B" data-ref="_M/_PLANE_BUF_CFG_2_B">_PLANE_BUF_CFG_2_B</dfn>			0x7137c</u></td></tr>
<tr><th id="5439">5439</th><td><u>#define <dfn class="macro" id="_M/_PLANE_BUF_CFG_1" data-ref="_M/_PLANE_BUF_CFG_1">_PLANE_BUF_CFG_1</dfn>(pipe)	\</u></td></tr>
<tr><th id="5440">5440</th><td><u>	_PIPE(pipe, _PLANE_BUF_CFG_1_A, _PLANE_BUF_CFG_1_B)</u></td></tr>
<tr><th id="5441">5441</th><td><u>#define <dfn class="macro" id="_M/_PLANE_BUF_CFG_2" data-ref="_M/_PLANE_BUF_CFG_2">_PLANE_BUF_CFG_2</dfn>(pipe)	\</u></td></tr>
<tr><th id="5442">5442</th><td><u>	_PIPE(pipe, _PLANE_BUF_CFG_2_A, _PLANE_BUF_CFG_2_B)</u></td></tr>
<tr><th id="5443">5443</th><td><u>#define <dfn class="macro" id="_M/PLANE_BUF_CFG" data-ref="_M/PLANE_BUF_CFG">PLANE_BUF_CFG</dfn>(pipe, plane)	\</u></td></tr>
<tr><th id="5444">5444</th><td><u>	_PLANE(plane, _PLANE_BUF_CFG_1(pipe), _PLANE_BUF_CFG_2(pipe))</u></td></tr>
<tr><th id="5445">5445</th><td></td></tr>
<tr><th id="5446">5446</th><td><u>#define <dfn class="macro" id="_M/_PLANE_NV12_BUF_CFG_1_B" data-ref="_M/_PLANE_NV12_BUF_CFG_1_B">_PLANE_NV12_BUF_CFG_1_B</dfn>		0x71278</u></td></tr>
<tr><th id="5447">5447</th><td><u>#define <dfn class="macro" id="_M/_PLANE_NV12_BUF_CFG_2_B" data-ref="_M/_PLANE_NV12_BUF_CFG_2_B">_PLANE_NV12_BUF_CFG_2_B</dfn>		0x71378</u></td></tr>
<tr><th id="5448">5448</th><td><u>#define <dfn class="macro" id="_M/_PLANE_NV12_BUF_CFG_1" data-ref="_M/_PLANE_NV12_BUF_CFG_1">_PLANE_NV12_BUF_CFG_1</dfn>(pipe)	\</u></td></tr>
<tr><th id="5449">5449</th><td><u>	_PIPE(pipe, _PLANE_NV12_BUF_CFG_1_A, _PLANE_NV12_BUF_CFG_1_B)</u></td></tr>
<tr><th id="5450">5450</th><td><u>#define <dfn class="macro" id="_M/_PLANE_NV12_BUF_CFG_2" data-ref="_M/_PLANE_NV12_BUF_CFG_2">_PLANE_NV12_BUF_CFG_2</dfn>(pipe)	\</u></td></tr>
<tr><th id="5451">5451</th><td><u>	_PIPE(pipe, _PLANE_NV12_BUF_CFG_2_A, _PLANE_NV12_BUF_CFG_2_B)</u></td></tr>
<tr><th id="5452">5452</th><td><u>#define <dfn class="macro" id="_M/PLANE_NV12_BUF_CFG" data-ref="_M/PLANE_NV12_BUF_CFG">PLANE_NV12_BUF_CFG</dfn>(pipe, plane)	\</u></td></tr>
<tr><th id="5453">5453</th><td><u>	_PLANE(plane, _PLANE_NV12_BUF_CFG_1(pipe), _PLANE_NV12_BUF_CFG_2(pipe))</u></td></tr>
<tr><th id="5454">5454</th><td></td></tr>
<tr><th id="5455">5455</th><td><i>/* SKL new cursor registers */</i></td></tr>
<tr><th id="5456">5456</th><td><u>#define <dfn class="macro" id="_M/_CUR_BUF_CFG_A" data-ref="_M/_CUR_BUF_CFG_A">_CUR_BUF_CFG_A</dfn>				0x7017c</u></td></tr>
<tr><th id="5457">5457</th><td><u>#define <dfn class="macro" id="_M/_CUR_BUF_CFG_B" data-ref="_M/_CUR_BUF_CFG_B">_CUR_BUF_CFG_B</dfn>				0x7117c</u></td></tr>
<tr><th id="5458">5458</th><td><u>#define <dfn class="macro" id="_M/CUR_BUF_CFG" data-ref="_M/CUR_BUF_CFG">CUR_BUF_CFG</dfn>(pipe)	_PIPE(pipe, _CUR_BUF_CFG_A, _CUR_BUF_CFG_B)</u></td></tr>
<tr><th id="5459">5459</th><td></td></tr>
<tr><th id="5460">5460</th><td><i>/* VBIOS regs */</i></td></tr>
<tr><th id="5461">5461</th><td><u>#define <dfn class="macro" id="_M/VGACNTRL" data-ref="_M/VGACNTRL">VGACNTRL</dfn>		0x71400</u></td></tr>
<tr><th id="5462">5462</th><td><u># define <dfn class="macro" id="_M/VGA_DISP_DISABLE" data-ref="_M/VGA_DISP_DISABLE">VGA_DISP_DISABLE</dfn>			(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="5463">5463</th><td><u># define <dfn class="macro" id="_M/VGA_2X_MODE" data-ref="_M/VGA_2X_MODE">VGA_2X_MODE</dfn>				(1 &lt;&lt; 30)</u></td></tr>
<tr><th id="5464">5464</th><td><u># define <dfn class="macro" id="_M/VGA_PIPE_B_SELECT" data-ref="_M/VGA_PIPE_B_SELECT">VGA_PIPE_B_SELECT</dfn>			(1 &lt;&lt; 29)</u></td></tr>
<tr><th id="5465">5465</th><td></td></tr>
<tr><th id="5466">5466</th><td><u>#define <dfn class="macro" id="_M/VLV_VGACNTRL" data-ref="_M/VLV_VGACNTRL">VLV_VGACNTRL</dfn>		(VLV_DISPLAY_BASE + 0x71400)</u></td></tr>
<tr><th id="5467">5467</th><td></td></tr>
<tr><th id="5468">5468</th><td><i>/* Ironlake */</i></td></tr>
<tr><th id="5469">5469</th><td></td></tr>
<tr><th id="5470">5470</th><td><u>#define <dfn class="macro" id="_M/CPU_VGACNTRL" data-ref="_M/CPU_VGACNTRL">CPU_VGACNTRL</dfn>	0x41000</u></td></tr>
<tr><th id="5471">5471</th><td></td></tr>
<tr><th id="5472">5472</th><td><u>#define <dfn class="macro" id="_M/DIGITAL_PORT_HOTPLUG_CNTRL" data-ref="_M/DIGITAL_PORT_HOTPLUG_CNTRL">DIGITAL_PORT_HOTPLUG_CNTRL</dfn>	0x44030</u></td></tr>
<tr><th id="5473">5473</th><td><u>#define  <dfn class="macro" id="_M/DIGITAL_PORTA_HOTPLUG_ENABLE" data-ref="_M/DIGITAL_PORTA_HOTPLUG_ENABLE">DIGITAL_PORTA_HOTPLUG_ENABLE</dfn>		(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="5474">5474</th><td><u>#define  <dfn class="macro" id="_M/DIGITAL_PORTA_PULSE_DURATION_2ms" data-ref="_M/DIGITAL_PORTA_PULSE_DURATION_2ms">DIGITAL_PORTA_PULSE_DURATION_2ms</dfn>	(0 &lt;&lt; 2) /* pre-HSW */</u></td></tr>
<tr><th id="5475">5475</th><td><u>#define  <dfn class="macro" id="_M/DIGITAL_PORTA_PULSE_DURATION_4_5ms" data-ref="_M/DIGITAL_PORTA_PULSE_DURATION_4_5ms">DIGITAL_PORTA_PULSE_DURATION_4_5ms</dfn>	(1 &lt;&lt; 2) /* pre-HSW */</u></td></tr>
<tr><th id="5476">5476</th><td><u>#define  <dfn class="macro" id="_M/DIGITAL_PORTA_PULSE_DURATION_6ms" data-ref="_M/DIGITAL_PORTA_PULSE_DURATION_6ms">DIGITAL_PORTA_PULSE_DURATION_6ms</dfn>	(2 &lt;&lt; 2) /* pre-HSW */</u></td></tr>
<tr><th id="5477">5477</th><td><u>#define  <dfn class="macro" id="_M/DIGITAL_PORTA_PULSE_DURATION_100ms" data-ref="_M/DIGITAL_PORTA_PULSE_DURATION_100ms">DIGITAL_PORTA_PULSE_DURATION_100ms</dfn>	(3 &lt;&lt; 2) /* pre-HSW */</u></td></tr>
<tr><th id="5478">5478</th><td><u>#define  <dfn class="macro" id="_M/DIGITAL_PORTA_PULSE_DURATION_MASK" data-ref="_M/DIGITAL_PORTA_PULSE_DURATION_MASK">DIGITAL_PORTA_PULSE_DURATION_MASK</dfn>	(3 &lt;&lt; 2) /* pre-HSW */</u></td></tr>
<tr><th id="5479">5479</th><td><u>#define  <dfn class="macro" id="_M/DIGITAL_PORTA_HOTPLUG_STATUS_MASK" data-ref="_M/DIGITAL_PORTA_HOTPLUG_STATUS_MASK">DIGITAL_PORTA_HOTPLUG_STATUS_MASK</dfn>	(3 &lt;&lt; 0)</u></td></tr>
<tr><th id="5480">5480</th><td><u>#define  <dfn class="macro" id="_M/DIGITAL_PORTA_HOTPLUG_NO_DETECT" data-ref="_M/DIGITAL_PORTA_HOTPLUG_NO_DETECT">DIGITAL_PORTA_HOTPLUG_NO_DETECT</dfn>	(0 &lt;&lt; 0)</u></td></tr>
<tr><th id="5481">5481</th><td><u>#define  <dfn class="macro" id="_M/DIGITAL_PORTA_HOTPLUG_SHORT_DETECT" data-ref="_M/DIGITAL_PORTA_HOTPLUG_SHORT_DETECT">DIGITAL_PORTA_HOTPLUG_SHORT_DETECT</dfn>	(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="5482">5482</th><td><u>#define  <dfn class="macro" id="_M/DIGITAL_PORTA_HOTPLUG_LONG_DETECT" data-ref="_M/DIGITAL_PORTA_HOTPLUG_LONG_DETECT">DIGITAL_PORTA_HOTPLUG_LONG_DETECT</dfn>	(2 &lt;&lt; 0)</u></td></tr>
<tr><th id="5483">5483</th><td></td></tr>
<tr><th id="5484">5484</th><td><i>/* refresh rate hardware control */</i></td></tr>
<tr><th id="5485">5485</th><td><u>#define <dfn class="macro" id="_M/RR_HW_CTL" data-ref="_M/RR_HW_CTL">RR_HW_CTL</dfn>       0x45300</u></td></tr>
<tr><th id="5486">5486</th><td><u>#define  <dfn class="macro" id="_M/RR_HW_LOW_POWER_FRAMES_MASK" data-ref="_M/RR_HW_LOW_POWER_FRAMES_MASK">RR_HW_LOW_POWER_FRAMES_MASK</dfn>    0xff</u></td></tr>
<tr><th id="5487">5487</th><td><u>#define  <dfn class="macro" id="_M/RR_HW_HIGH_POWER_FRAMES_MASK" data-ref="_M/RR_HW_HIGH_POWER_FRAMES_MASK">RR_HW_HIGH_POWER_FRAMES_MASK</dfn>   0xff00</u></td></tr>
<tr><th id="5488">5488</th><td></td></tr>
<tr><th id="5489">5489</th><td><u>#define <dfn class="macro" id="_M/FDI_PLL_BIOS_0" data-ref="_M/FDI_PLL_BIOS_0">FDI_PLL_BIOS_0</dfn>  0x46000</u></td></tr>
<tr><th id="5490">5490</th><td><u>#define  <dfn class="macro" id="_M/FDI_PLL_FB_CLOCK_MASK" data-ref="_M/FDI_PLL_FB_CLOCK_MASK">FDI_PLL_FB_CLOCK_MASK</dfn>  0xff</u></td></tr>
<tr><th id="5491">5491</th><td><u>#define <dfn class="macro" id="_M/FDI_PLL_BIOS_1" data-ref="_M/FDI_PLL_BIOS_1">FDI_PLL_BIOS_1</dfn>  0x46004</u></td></tr>
<tr><th id="5492">5492</th><td><u>#define <dfn class="macro" id="_M/FDI_PLL_BIOS_2" data-ref="_M/FDI_PLL_BIOS_2">FDI_PLL_BIOS_2</dfn>  0x46008</u></td></tr>
<tr><th id="5493">5493</th><td><u>#define <dfn class="macro" id="_M/DISPLAY_PORT_PLL_BIOS_0" data-ref="_M/DISPLAY_PORT_PLL_BIOS_0">DISPLAY_PORT_PLL_BIOS_0</dfn>         0x4600c</u></td></tr>
<tr><th id="5494">5494</th><td><u>#define <dfn class="macro" id="_M/DISPLAY_PORT_PLL_BIOS_1" data-ref="_M/DISPLAY_PORT_PLL_BIOS_1">DISPLAY_PORT_PLL_BIOS_1</dfn>         0x46010</u></td></tr>
<tr><th id="5495">5495</th><td><u>#define <dfn class="macro" id="_M/DISPLAY_PORT_PLL_BIOS_2" data-ref="_M/DISPLAY_PORT_PLL_BIOS_2">DISPLAY_PORT_PLL_BIOS_2</dfn>         0x46014</u></td></tr>
<tr><th id="5496">5496</th><td></td></tr>
<tr><th id="5497">5497</th><td><u>#define <dfn class="macro" id="_M/PCH_3DCGDIS0" data-ref="_M/PCH_3DCGDIS0">PCH_3DCGDIS0</dfn>		0x46020</u></td></tr>
<tr><th id="5498">5498</th><td><u># define <dfn class="macro" id="_M/MARIUNIT_CLOCK_GATE_DISABLE" data-ref="_M/MARIUNIT_CLOCK_GATE_DISABLE">MARIUNIT_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 18)</u></td></tr>
<tr><th id="5499">5499</th><td><u># define <dfn class="macro" id="_M/SVSMUNIT_CLOCK_GATE_DISABLE" data-ref="_M/SVSMUNIT_CLOCK_GATE_DISABLE">SVSMUNIT_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="5500">5500</th><td></td></tr>
<tr><th id="5501">5501</th><td><u>#define <dfn class="macro" id="_M/PCH_3DCGDIS1" data-ref="_M/PCH_3DCGDIS1">PCH_3DCGDIS1</dfn>		0x46024</u></td></tr>
<tr><th id="5502">5502</th><td><u># define <dfn class="macro" id="_M/VFMUNIT_CLOCK_GATE_DISABLE" data-ref="_M/VFMUNIT_CLOCK_GATE_DISABLE">VFMUNIT_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 11)</u></td></tr>
<tr><th id="5503">5503</th><td></td></tr>
<tr><th id="5504">5504</th><td><u>#define <dfn class="macro" id="_M/FDI_PLL_FREQ_CTL" data-ref="_M/FDI_PLL_FREQ_CTL">FDI_PLL_FREQ_CTL</dfn>        0x46030</u></td></tr>
<tr><th id="5505">5505</th><td><u>#define  <dfn class="macro" id="_M/FDI_PLL_FREQ_CHANGE_REQUEST" data-ref="_M/FDI_PLL_FREQ_CHANGE_REQUEST">FDI_PLL_FREQ_CHANGE_REQUEST</dfn>    (1&lt;&lt;24)</u></td></tr>
<tr><th id="5506">5506</th><td><u>#define  <dfn class="macro" id="_M/FDI_PLL_FREQ_LOCK_LIMIT_MASK" data-ref="_M/FDI_PLL_FREQ_LOCK_LIMIT_MASK">FDI_PLL_FREQ_LOCK_LIMIT_MASK</dfn>   0xfff00</u></td></tr>
<tr><th id="5507">5507</th><td><u>#define  <dfn class="macro" id="_M/FDI_PLL_FREQ_DISABLE_COUNT_LIMIT_MASK" data-ref="_M/FDI_PLL_FREQ_DISABLE_COUNT_LIMIT_MASK">FDI_PLL_FREQ_DISABLE_COUNT_LIMIT_MASK</dfn>  0xff</u></td></tr>
<tr><th id="5508">5508</th><td></td></tr>
<tr><th id="5509">5509</th><td></td></tr>
<tr><th id="5510">5510</th><td><u>#define <dfn class="macro" id="_M/_PIPEA_DATA_M1" data-ref="_M/_PIPEA_DATA_M1">_PIPEA_DATA_M1</dfn>		0x60030</u></td></tr>
<tr><th id="5511">5511</th><td><u>#define  <dfn class="macro" id="_M/PIPE_DATA_M1_OFFSET" data-ref="_M/PIPE_DATA_M1_OFFSET">PIPE_DATA_M1_OFFSET</dfn>    0</u></td></tr>
<tr><th id="5512">5512</th><td><u>#define <dfn class="macro" id="_M/_PIPEA_DATA_N1" data-ref="_M/_PIPEA_DATA_N1">_PIPEA_DATA_N1</dfn>		0x60034</u></td></tr>
<tr><th id="5513">5513</th><td><u>#define  <dfn class="macro" id="_M/PIPE_DATA_N1_OFFSET" data-ref="_M/PIPE_DATA_N1_OFFSET">PIPE_DATA_N1_OFFSET</dfn>    0</u></td></tr>
<tr><th id="5514">5514</th><td></td></tr>
<tr><th id="5515">5515</th><td><u>#define <dfn class="macro" id="_M/_PIPEA_DATA_M2" data-ref="_M/_PIPEA_DATA_M2">_PIPEA_DATA_M2</dfn>		0x60038</u></td></tr>
<tr><th id="5516">5516</th><td><u>#define  <dfn class="macro" id="_M/PIPE_DATA_M2_OFFSET" data-ref="_M/PIPE_DATA_M2_OFFSET">PIPE_DATA_M2_OFFSET</dfn>    0</u></td></tr>
<tr><th id="5517">5517</th><td><u>#define <dfn class="macro" id="_M/_PIPEA_DATA_N2" data-ref="_M/_PIPEA_DATA_N2">_PIPEA_DATA_N2</dfn>		0x6003c</u></td></tr>
<tr><th id="5518">5518</th><td><u>#define  <dfn class="macro" id="_M/PIPE_DATA_N2_OFFSET" data-ref="_M/PIPE_DATA_N2_OFFSET">PIPE_DATA_N2_OFFSET</dfn>    0</u></td></tr>
<tr><th id="5519">5519</th><td></td></tr>
<tr><th id="5520">5520</th><td><u>#define <dfn class="macro" id="_M/_PIPEA_LINK_M1" data-ref="_M/_PIPEA_LINK_M1">_PIPEA_LINK_M1</dfn>		0x60040</u></td></tr>
<tr><th id="5521">5521</th><td><u>#define  <dfn class="macro" id="_M/PIPE_LINK_M1_OFFSET" data-ref="_M/PIPE_LINK_M1_OFFSET">PIPE_LINK_M1_OFFSET</dfn>    0</u></td></tr>
<tr><th id="5522">5522</th><td><u>#define <dfn class="macro" id="_M/_PIPEA_LINK_N1" data-ref="_M/_PIPEA_LINK_N1">_PIPEA_LINK_N1</dfn>		0x60044</u></td></tr>
<tr><th id="5523">5523</th><td><u>#define  <dfn class="macro" id="_M/PIPE_LINK_N1_OFFSET" data-ref="_M/PIPE_LINK_N1_OFFSET">PIPE_LINK_N1_OFFSET</dfn>    0</u></td></tr>
<tr><th id="5524">5524</th><td></td></tr>
<tr><th id="5525">5525</th><td><u>#define <dfn class="macro" id="_M/_PIPEA_LINK_M2" data-ref="_M/_PIPEA_LINK_M2">_PIPEA_LINK_M2</dfn>		0x60048</u></td></tr>
<tr><th id="5526">5526</th><td><u>#define  <dfn class="macro" id="_M/PIPE_LINK_M2_OFFSET" data-ref="_M/PIPE_LINK_M2_OFFSET">PIPE_LINK_M2_OFFSET</dfn>    0</u></td></tr>
<tr><th id="5527">5527</th><td><u>#define <dfn class="macro" id="_M/_PIPEA_LINK_N2" data-ref="_M/_PIPEA_LINK_N2">_PIPEA_LINK_N2</dfn>		0x6004c</u></td></tr>
<tr><th id="5528">5528</th><td><u>#define  <dfn class="macro" id="_M/PIPE_LINK_N2_OFFSET" data-ref="_M/PIPE_LINK_N2_OFFSET">PIPE_LINK_N2_OFFSET</dfn>    0</u></td></tr>
<tr><th id="5529">5529</th><td></td></tr>
<tr><th id="5530">5530</th><td><i>/* PIPEB timing regs are same start from 0x61000 */</i></td></tr>
<tr><th id="5531">5531</th><td></td></tr>
<tr><th id="5532">5532</th><td><u>#define <dfn class="macro" id="_M/_PIPEB_DATA_M1" data-ref="_M/_PIPEB_DATA_M1">_PIPEB_DATA_M1</dfn>		0x61030</u></td></tr>
<tr><th id="5533">5533</th><td><u>#define <dfn class="macro" id="_M/_PIPEB_DATA_N1" data-ref="_M/_PIPEB_DATA_N1">_PIPEB_DATA_N1</dfn>		0x61034</u></td></tr>
<tr><th id="5534">5534</th><td><u>#define <dfn class="macro" id="_M/_PIPEB_DATA_M2" data-ref="_M/_PIPEB_DATA_M2">_PIPEB_DATA_M2</dfn>		0x61038</u></td></tr>
<tr><th id="5535">5535</th><td><u>#define <dfn class="macro" id="_M/_PIPEB_DATA_N2" data-ref="_M/_PIPEB_DATA_N2">_PIPEB_DATA_N2</dfn>		0x6103c</u></td></tr>
<tr><th id="5536">5536</th><td><u>#define <dfn class="macro" id="_M/_PIPEB_LINK_M1" data-ref="_M/_PIPEB_LINK_M1">_PIPEB_LINK_M1</dfn>		0x61040</u></td></tr>
<tr><th id="5537">5537</th><td><u>#define <dfn class="macro" id="_M/_PIPEB_LINK_N1" data-ref="_M/_PIPEB_LINK_N1">_PIPEB_LINK_N1</dfn>		0x61044</u></td></tr>
<tr><th id="5538">5538</th><td><u>#define <dfn class="macro" id="_M/_PIPEB_LINK_M2" data-ref="_M/_PIPEB_LINK_M2">_PIPEB_LINK_M2</dfn>		0x61048</u></td></tr>
<tr><th id="5539">5539</th><td><u>#define <dfn class="macro" id="_M/_PIPEB_LINK_N2" data-ref="_M/_PIPEB_LINK_N2">_PIPEB_LINK_N2</dfn>		0x6104c</u></td></tr>
<tr><th id="5540">5540</th><td></td></tr>
<tr><th id="5541">5541</th><td><u>#define <dfn class="macro" id="_M/PIPE_DATA_M1" data-ref="_M/PIPE_DATA_M1">PIPE_DATA_M1</dfn>(tran) _TRANSCODER2(tran, _PIPEA_DATA_M1)</u></td></tr>
<tr><th id="5542">5542</th><td><u>#define <dfn class="macro" id="_M/PIPE_DATA_N1" data-ref="_M/PIPE_DATA_N1">PIPE_DATA_N1</dfn>(tran) _TRANSCODER2(tran, _PIPEA_DATA_N1)</u></td></tr>
<tr><th id="5543">5543</th><td><u>#define <dfn class="macro" id="_M/PIPE_DATA_M2" data-ref="_M/PIPE_DATA_M2">PIPE_DATA_M2</dfn>(tran) _TRANSCODER2(tran, _PIPEA_DATA_M2)</u></td></tr>
<tr><th id="5544">5544</th><td><u>#define <dfn class="macro" id="_M/PIPE_DATA_N2" data-ref="_M/PIPE_DATA_N2">PIPE_DATA_N2</dfn>(tran) _TRANSCODER2(tran, _PIPEA_DATA_N2)</u></td></tr>
<tr><th id="5545">5545</th><td><u>#define <dfn class="macro" id="_M/PIPE_LINK_M1" data-ref="_M/PIPE_LINK_M1">PIPE_LINK_M1</dfn>(tran) _TRANSCODER2(tran, _PIPEA_LINK_M1)</u></td></tr>
<tr><th id="5546">5546</th><td><u>#define <dfn class="macro" id="_M/PIPE_LINK_N1" data-ref="_M/PIPE_LINK_N1">PIPE_LINK_N1</dfn>(tran) _TRANSCODER2(tran, _PIPEA_LINK_N1)</u></td></tr>
<tr><th id="5547">5547</th><td><u>#define <dfn class="macro" id="_M/PIPE_LINK_M2" data-ref="_M/PIPE_LINK_M2">PIPE_LINK_M2</dfn>(tran) _TRANSCODER2(tran, _PIPEA_LINK_M2)</u></td></tr>
<tr><th id="5548">5548</th><td><u>#define <dfn class="macro" id="_M/PIPE_LINK_N2" data-ref="_M/PIPE_LINK_N2">PIPE_LINK_N2</dfn>(tran) _TRANSCODER2(tran, _PIPEA_LINK_N2)</u></td></tr>
<tr><th id="5549">5549</th><td></td></tr>
<tr><th id="5550">5550</th><td><i>/* CPU panel fitter */</i></td></tr>
<tr><th id="5551">5551</th><td><i>/* IVB+ has 3 fitters, 0 is 7x5 capable, the other two only 3x3 */</i></td></tr>
<tr><th id="5552">5552</th><td><u>#define <dfn class="macro" id="_M/_PFA_CTL_1" data-ref="_M/_PFA_CTL_1">_PFA_CTL_1</dfn>               0x68080</u></td></tr>
<tr><th id="5553">5553</th><td><u>#define <dfn class="macro" id="_M/_PFB_CTL_1" data-ref="_M/_PFB_CTL_1">_PFB_CTL_1</dfn>               0x68880</u></td></tr>
<tr><th id="5554">5554</th><td><u>#define  <dfn class="macro" id="_M/PF_ENABLE" data-ref="_M/PF_ENABLE">PF_ENABLE</dfn>              (1&lt;&lt;31)</u></td></tr>
<tr><th id="5555">5555</th><td><u>#define  <dfn class="macro" id="_M/PF_PIPE_SEL_MASK_IVB" data-ref="_M/PF_PIPE_SEL_MASK_IVB">PF_PIPE_SEL_MASK_IVB</dfn>	(3&lt;&lt;29)</u></td></tr>
<tr><th id="5556">5556</th><td><u>#define  <dfn class="macro" id="_M/PF_PIPE_SEL_IVB" data-ref="_M/PF_PIPE_SEL_IVB">PF_PIPE_SEL_IVB</dfn>(pipe)	((pipe)&lt;&lt;29)</u></td></tr>
<tr><th id="5557">5557</th><td><u>#define  <dfn class="macro" id="_M/PF_FILTER_MASK" data-ref="_M/PF_FILTER_MASK">PF_FILTER_MASK</dfn>		(3&lt;&lt;23)</u></td></tr>
<tr><th id="5558">5558</th><td><u>#define  <dfn class="macro" id="_M/PF_FILTER_PROGRAMMED" data-ref="_M/PF_FILTER_PROGRAMMED">PF_FILTER_PROGRAMMED</dfn>	(0&lt;&lt;23)</u></td></tr>
<tr><th id="5559">5559</th><td><u>#define  <dfn class="macro" id="_M/PF_FILTER_MED_3x3" data-ref="_M/PF_FILTER_MED_3x3">PF_FILTER_MED_3x3</dfn>	(1&lt;&lt;23)</u></td></tr>
<tr><th id="5560">5560</th><td><u>#define  <dfn class="macro" id="_M/PF_FILTER_EDGE_ENHANCE" data-ref="_M/PF_FILTER_EDGE_ENHANCE">PF_FILTER_EDGE_ENHANCE</dfn>	(2&lt;&lt;23)</u></td></tr>
<tr><th id="5561">5561</th><td><u>#define  <dfn class="macro" id="_M/PF_FILTER_EDGE_SOFTEN" data-ref="_M/PF_FILTER_EDGE_SOFTEN">PF_FILTER_EDGE_SOFTEN</dfn>	(3&lt;&lt;23)</u></td></tr>
<tr><th id="5562">5562</th><td><u>#define <dfn class="macro" id="_M/_PFA_WIN_SZ" data-ref="_M/_PFA_WIN_SZ">_PFA_WIN_SZ</dfn>		0x68074</u></td></tr>
<tr><th id="5563">5563</th><td><u>#define <dfn class="macro" id="_M/_PFB_WIN_SZ" data-ref="_M/_PFB_WIN_SZ">_PFB_WIN_SZ</dfn>		0x68874</u></td></tr>
<tr><th id="5564">5564</th><td><u>#define <dfn class="macro" id="_M/_PFA_WIN_POS" data-ref="_M/_PFA_WIN_POS">_PFA_WIN_POS</dfn>		0x68070</u></td></tr>
<tr><th id="5565">5565</th><td><u>#define <dfn class="macro" id="_M/_PFB_WIN_POS" data-ref="_M/_PFB_WIN_POS">_PFB_WIN_POS</dfn>		0x68870</u></td></tr>
<tr><th id="5566">5566</th><td><u>#define <dfn class="macro" id="_M/_PFA_VSCALE" data-ref="_M/_PFA_VSCALE">_PFA_VSCALE</dfn>		0x68084</u></td></tr>
<tr><th id="5567">5567</th><td><u>#define <dfn class="macro" id="_M/_PFB_VSCALE" data-ref="_M/_PFB_VSCALE">_PFB_VSCALE</dfn>		0x68884</u></td></tr>
<tr><th id="5568">5568</th><td><u>#define <dfn class="macro" id="_M/_PFA_HSCALE" data-ref="_M/_PFA_HSCALE">_PFA_HSCALE</dfn>		0x68090</u></td></tr>
<tr><th id="5569">5569</th><td><u>#define <dfn class="macro" id="_M/_PFB_HSCALE" data-ref="_M/_PFB_HSCALE">_PFB_HSCALE</dfn>		0x68890</u></td></tr>
<tr><th id="5570">5570</th><td></td></tr>
<tr><th id="5571">5571</th><td><u>#define <dfn class="macro" id="_M/PF_CTL" data-ref="_M/PF_CTL">PF_CTL</dfn>(pipe)		_PIPE(pipe, _PFA_CTL_1, _PFB_CTL_1)</u></td></tr>
<tr><th id="5572">5572</th><td><u>#define <dfn class="macro" id="_M/PF_WIN_SZ" data-ref="_M/PF_WIN_SZ">PF_WIN_SZ</dfn>(pipe)		_PIPE(pipe, _PFA_WIN_SZ, _PFB_WIN_SZ)</u></td></tr>
<tr><th id="5573">5573</th><td><u>#define <dfn class="macro" id="_M/PF_WIN_POS" data-ref="_M/PF_WIN_POS">PF_WIN_POS</dfn>(pipe)	_PIPE(pipe, _PFA_WIN_POS, _PFB_WIN_POS)</u></td></tr>
<tr><th id="5574">5574</th><td><u>#define <dfn class="macro" id="_M/PF_VSCALE" data-ref="_M/PF_VSCALE">PF_VSCALE</dfn>(pipe)		_PIPE(pipe, _PFA_VSCALE, _PFB_VSCALE)</u></td></tr>
<tr><th id="5575">5575</th><td><u>#define <dfn class="macro" id="_M/PF_HSCALE" data-ref="_M/PF_HSCALE">PF_HSCALE</dfn>(pipe)		_PIPE(pipe, _PFA_HSCALE, _PFB_HSCALE)</u></td></tr>
<tr><th id="5576">5576</th><td></td></tr>
<tr><th id="5577">5577</th><td><u>#define <dfn class="macro" id="_M/_PSA_CTL" data-ref="_M/_PSA_CTL">_PSA_CTL</dfn>		0x68180</u></td></tr>
<tr><th id="5578">5578</th><td><u>#define <dfn class="macro" id="_M/_PSB_CTL" data-ref="_M/_PSB_CTL">_PSB_CTL</dfn>		0x68980</u></td></tr>
<tr><th id="5579">5579</th><td><u>#define <dfn class="macro" id="_M/PS_ENABLE" data-ref="_M/PS_ENABLE">PS_ENABLE</dfn>		(1&lt;&lt;31)</u></td></tr>
<tr><th id="5580">5580</th><td><u>#define <dfn class="macro" id="_M/_PSA_WIN_SZ" data-ref="_M/_PSA_WIN_SZ">_PSA_WIN_SZ</dfn>		0x68174</u></td></tr>
<tr><th id="5581">5581</th><td><u>#define <dfn class="macro" id="_M/_PSB_WIN_SZ" data-ref="_M/_PSB_WIN_SZ">_PSB_WIN_SZ</dfn>		0x68974</u></td></tr>
<tr><th id="5582">5582</th><td><u>#define <dfn class="macro" id="_M/_PSA_WIN_POS" data-ref="_M/_PSA_WIN_POS">_PSA_WIN_POS</dfn>		0x68170</u></td></tr>
<tr><th id="5583">5583</th><td><u>#define <dfn class="macro" id="_M/_PSB_WIN_POS" data-ref="_M/_PSB_WIN_POS">_PSB_WIN_POS</dfn>		0x68970</u></td></tr>
<tr><th id="5584">5584</th><td></td></tr>
<tr><th id="5585">5585</th><td><u>#define <dfn class="macro" id="_M/PS_CTL" data-ref="_M/PS_CTL">PS_CTL</dfn>(pipe)		_PIPE(pipe, _PSA_CTL, _PSB_CTL)</u></td></tr>
<tr><th id="5586">5586</th><td><u>#define <dfn class="macro" id="_M/PS_WIN_SZ" data-ref="_M/PS_WIN_SZ">PS_WIN_SZ</dfn>(pipe)		_PIPE(pipe, _PSA_WIN_SZ, _PSB_WIN_SZ)</u></td></tr>
<tr><th id="5587">5587</th><td><u>#define <dfn class="macro" id="_M/PS_WIN_POS" data-ref="_M/PS_WIN_POS">PS_WIN_POS</dfn>(pipe)	_PIPE(pipe, _PSA_WIN_POS, _PSB_WIN_POS)</u></td></tr>
<tr><th id="5588">5588</th><td></td></tr>
<tr><th id="5589">5589</th><td><i>/*</i></td></tr>
<tr><th id="5590">5590</th><td><i> * Skylake scalers</i></td></tr>
<tr><th id="5591">5591</th><td><i> */</i></td></tr>
<tr><th id="5592">5592</th><td><u>#define <dfn class="macro" id="_M/_PS_1A_CTRL" data-ref="_M/_PS_1A_CTRL">_PS_1A_CTRL</dfn>      0x68180</u></td></tr>
<tr><th id="5593">5593</th><td><u>#define <dfn class="macro" id="_M/_PS_2A_CTRL" data-ref="_M/_PS_2A_CTRL">_PS_2A_CTRL</dfn>      0x68280</u></td></tr>
<tr><th id="5594">5594</th><td><u>#define <dfn class="macro" id="_M/_PS_1B_CTRL" data-ref="_M/_PS_1B_CTRL">_PS_1B_CTRL</dfn>      0x68980</u></td></tr>
<tr><th id="5595">5595</th><td><u>#define <dfn class="macro" id="_M/_PS_2B_CTRL" data-ref="_M/_PS_2B_CTRL">_PS_2B_CTRL</dfn>      0x68A80</u></td></tr>
<tr><th id="5596">5596</th><td><u>#define <dfn class="macro" id="_M/_PS_1C_CTRL" data-ref="_M/_PS_1C_CTRL">_PS_1C_CTRL</dfn>      0x69180</u></td></tr>
<tr><th id="5597">5597</th><td><u>#define <dfn class="macro" id="_M/PS_SCALER_EN" data-ref="_M/PS_SCALER_EN">PS_SCALER_EN</dfn>        (1 &lt;&lt; 31)</u></td></tr>
<tr><th id="5598">5598</th><td><u>#define <dfn class="macro" id="_M/PS_SCALER_MODE_MASK" data-ref="_M/PS_SCALER_MODE_MASK">PS_SCALER_MODE_MASK</dfn> (3 &lt;&lt; 28)</u></td></tr>
<tr><th id="5599">5599</th><td><u>#define <dfn class="macro" id="_M/PS_SCALER_MODE_DYN" data-ref="_M/PS_SCALER_MODE_DYN">PS_SCALER_MODE_DYN</dfn>  (0 &lt;&lt; 28)</u></td></tr>
<tr><th id="5600">5600</th><td><u>#define <dfn class="macro" id="_M/PS_SCALER_MODE_HQ" data-ref="_M/PS_SCALER_MODE_HQ">PS_SCALER_MODE_HQ</dfn>  (1 &lt;&lt; 28)</u></td></tr>
<tr><th id="5601">5601</th><td><u>#define <dfn class="macro" id="_M/PS_PLANE_SEL_MASK" data-ref="_M/PS_PLANE_SEL_MASK">PS_PLANE_SEL_MASK</dfn>  (7 &lt;&lt; 25)</u></td></tr>
<tr><th id="5602">5602</th><td><u>#define <dfn class="macro" id="_M/PS_PLANE_SEL" data-ref="_M/PS_PLANE_SEL">PS_PLANE_SEL</dfn>(plane) (((plane) + 1) &lt;&lt; 25)</u></td></tr>
<tr><th id="5603">5603</th><td><u>#define <dfn class="macro" id="_M/PS_FILTER_MASK" data-ref="_M/PS_FILTER_MASK">PS_FILTER_MASK</dfn>         (3 &lt;&lt; 23)</u></td></tr>
<tr><th id="5604">5604</th><td><u>#define <dfn class="macro" id="_M/PS_FILTER_MEDIUM" data-ref="_M/PS_FILTER_MEDIUM">PS_FILTER_MEDIUM</dfn>       (0 &lt;&lt; 23)</u></td></tr>
<tr><th id="5605">5605</th><td><u>#define <dfn class="macro" id="_M/PS_FILTER_EDGE_ENHANCE" data-ref="_M/PS_FILTER_EDGE_ENHANCE">PS_FILTER_EDGE_ENHANCE</dfn> (2 &lt;&lt; 23)</u></td></tr>
<tr><th id="5606">5606</th><td><u>#define <dfn class="macro" id="_M/PS_FILTER_BILINEAR" data-ref="_M/PS_FILTER_BILINEAR">PS_FILTER_BILINEAR</dfn>     (3 &lt;&lt; 23)</u></td></tr>
<tr><th id="5607">5607</th><td><u>#define <dfn class="macro" id="_M/PS_VERT3TAP" data-ref="_M/PS_VERT3TAP">PS_VERT3TAP</dfn>            (1 &lt;&lt; 21)</u></td></tr>
<tr><th id="5608">5608</th><td><u>#define <dfn class="macro" id="_M/PS_VERT_INT_INVERT_FIELD1" data-ref="_M/PS_VERT_INT_INVERT_FIELD1">PS_VERT_INT_INVERT_FIELD1</dfn> (0 &lt;&lt; 20)</u></td></tr>
<tr><th id="5609">5609</th><td><u>#define <dfn class="macro" id="_M/PS_VERT_INT_INVERT_FIELD0" data-ref="_M/PS_VERT_INT_INVERT_FIELD0">PS_VERT_INT_INVERT_FIELD0</dfn> (1 &lt;&lt; 20)</u></td></tr>
<tr><th id="5610">5610</th><td><u>#define <dfn class="macro" id="_M/PS_PWRUP_PROGRESS" data-ref="_M/PS_PWRUP_PROGRESS">PS_PWRUP_PROGRESS</dfn>         (1 &lt;&lt; 17)</u></td></tr>
<tr><th id="5611">5611</th><td><u>#define <dfn class="macro" id="_M/PS_V_FILTER_BYPASS" data-ref="_M/PS_V_FILTER_BYPASS">PS_V_FILTER_BYPASS</dfn>        (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="5612">5612</th><td><u>#define <dfn class="macro" id="_M/PS_VADAPT_EN" data-ref="_M/PS_VADAPT_EN">PS_VADAPT_EN</dfn>              (1 &lt;&lt; 7)</u></td></tr>
<tr><th id="5613">5613</th><td><u>#define <dfn class="macro" id="_M/PS_VADAPT_MODE_MASK" data-ref="_M/PS_VADAPT_MODE_MASK">PS_VADAPT_MODE_MASK</dfn>        (3 &lt;&lt; 5)</u></td></tr>
<tr><th id="5614">5614</th><td><u>#define <dfn class="macro" id="_M/PS_VADAPT_MODE_LEAST_ADAPT" data-ref="_M/PS_VADAPT_MODE_LEAST_ADAPT">PS_VADAPT_MODE_LEAST_ADAPT</dfn> (0 &lt;&lt; 5)</u></td></tr>
<tr><th id="5615">5615</th><td><u>#define <dfn class="macro" id="_M/PS_VADAPT_MODE_MOD_ADAPT" data-ref="_M/PS_VADAPT_MODE_MOD_ADAPT">PS_VADAPT_MODE_MOD_ADAPT</dfn>   (1 &lt;&lt; 5)</u></td></tr>
<tr><th id="5616">5616</th><td><u>#define <dfn class="macro" id="_M/PS_VADAPT_MODE_MOST_ADAPT" data-ref="_M/PS_VADAPT_MODE_MOST_ADAPT">PS_VADAPT_MODE_MOST_ADAPT</dfn>  (3 &lt;&lt; 5)</u></td></tr>
<tr><th id="5617">5617</th><td></td></tr>
<tr><th id="5618">5618</th><td><u>#define <dfn class="macro" id="_M/_PS_PWR_GATE_1A" data-ref="_M/_PS_PWR_GATE_1A">_PS_PWR_GATE_1A</dfn>     0x68160</u></td></tr>
<tr><th id="5619">5619</th><td><u>#define <dfn class="macro" id="_M/_PS_PWR_GATE_2A" data-ref="_M/_PS_PWR_GATE_2A">_PS_PWR_GATE_2A</dfn>     0x68260</u></td></tr>
<tr><th id="5620">5620</th><td><u>#define <dfn class="macro" id="_M/_PS_PWR_GATE_1B" data-ref="_M/_PS_PWR_GATE_1B">_PS_PWR_GATE_1B</dfn>     0x68960</u></td></tr>
<tr><th id="5621">5621</th><td><u>#define <dfn class="macro" id="_M/_PS_PWR_GATE_2B" data-ref="_M/_PS_PWR_GATE_2B">_PS_PWR_GATE_2B</dfn>     0x68A60</u></td></tr>
<tr><th id="5622">5622</th><td><u>#define <dfn class="macro" id="_M/_PS_PWR_GATE_1C" data-ref="_M/_PS_PWR_GATE_1C">_PS_PWR_GATE_1C</dfn>     0x69160</u></td></tr>
<tr><th id="5623">5623</th><td><u>#define <dfn class="macro" id="_M/PS_PWR_GATE_DIS_OVERRIDE" data-ref="_M/PS_PWR_GATE_DIS_OVERRIDE">PS_PWR_GATE_DIS_OVERRIDE</dfn>       (1 &lt;&lt; 31)</u></td></tr>
<tr><th id="5624">5624</th><td><u>#define <dfn class="macro" id="_M/PS_PWR_GATE_SETTLING_TIME_32" data-ref="_M/PS_PWR_GATE_SETTLING_TIME_32">PS_PWR_GATE_SETTLING_TIME_32</dfn>   (0 &lt;&lt; 3)</u></td></tr>
<tr><th id="5625">5625</th><td><u>#define <dfn class="macro" id="_M/PS_PWR_GATE_SETTLING_TIME_64" data-ref="_M/PS_PWR_GATE_SETTLING_TIME_64">PS_PWR_GATE_SETTLING_TIME_64</dfn>   (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="5626">5626</th><td><u>#define <dfn class="macro" id="_M/PS_PWR_GATE_SETTLING_TIME_96" data-ref="_M/PS_PWR_GATE_SETTLING_TIME_96">PS_PWR_GATE_SETTLING_TIME_96</dfn>   (2 &lt;&lt; 3)</u></td></tr>
<tr><th id="5627">5627</th><td><u>#define <dfn class="macro" id="_M/PS_PWR_GATE_SETTLING_TIME_128" data-ref="_M/PS_PWR_GATE_SETTLING_TIME_128">PS_PWR_GATE_SETTLING_TIME_128</dfn>  (3 &lt;&lt; 3)</u></td></tr>
<tr><th id="5628">5628</th><td><u>#define <dfn class="macro" id="_M/PS_PWR_GATE_SLPEN_8" data-ref="_M/PS_PWR_GATE_SLPEN_8">PS_PWR_GATE_SLPEN_8</dfn>             0</u></td></tr>
<tr><th id="5629">5629</th><td><u>#define <dfn class="macro" id="_M/PS_PWR_GATE_SLPEN_16" data-ref="_M/PS_PWR_GATE_SLPEN_16">PS_PWR_GATE_SLPEN_16</dfn>            1</u></td></tr>
<tr><th id="5630">5630</th><td><u>#define <dfn class="macro" id="_M/PS_PWR_GATE_SLPEN_24" data-ref="_M/PS_PWR_GATE_SLPEN_24">PS_PWR_GATE_SLPEN_24</dfn>            2</u></td></tr>
<tr><th id="5631">5631</th><td><u>#define <dfn class="macro" id="_M/PS_PWR_GATE_SLPEN_32" data-ref="_M/PS_PWR_GATE_SLPEN_32">PS_PWR_GATE_SLPEN_32</dfn>            3</u></td></tr>
<tr><th id="5632">5632</th><td></td></tr>
<tr><th id="5633">5633</th><td><u>#define <dfn class="macro" id="_M/_PS_WIN_POS_1A" data-ref="_M/_PS_WIN_POS_1A">_PS_WIN_POS_1A</dfn>      0x68170</u></td></tr>
<tr><th id="5634">5634</th><td><u>#define <dfn class="macro" id="_M/_PS_WIN_POS_2A" data-ref="_M/_PS_WIN_POS_2A">_PS_WIN_POS_2A</dfn>      0x68270</u></td></tr>
<tr><th id="5635">5635</th><td><u>#define <dfn class="macro" id="_M/_PS_WIN_POS_1B" data-ref="_M/_PS_WIN_POS_1B">_PS_WIN_POS_1B</dfn>      0x68970</u></td></tr>
<tr><th id="5636">5636</th><td><u>#define <dfn class="macro" id="_M/_PS_WIN_POS_2B" data-ref="_M/_PS_WIN_POS_2B">_PS_WIN_POS_2B</dfn>      0x68A70</u></td></tr>
<tr><th id="5637">5637</th><td><u>#define <dfn class="macro" id="_M/_PS_WIN_POS_1C" data-ref="_M/_PS_WIN_POS_1C">_PS_WIN_POS_1C</dfn>      0x69170</u></td></tr>
<tr><th id="5638">5638</th><td></td></tr>
<tr><th id="5639">5639</th><td><u>#define <dfn class="macro" id="_M/_PS_WIN_SZ_1A" data-ref="_M/_PS_WIN_SZ_1A">_PS_WIN_SZ_1A</dfn>       0x68174</u></td></tr>
<tr><th id="5640">5640</th><td><u>#define <dfn class="macro" id="_M/_PS_WIN_SZ_2A" data-ref="_M/_PS_WIN_SZ_2A">_PS_WIN_SZ_2A</dfn>       0x68274</u></td></tr>
<tr><th id="5641">5641</th><td><u>#define <dfn class="macro" id="_M/_PS_WIN_SZ_1B" data-ref="_M/_PS_WIN_SZ_1B">_PS_WIN_SZ_1B</dfn>       0x68974</u></td></tr>
<tr><th id="5642">5642</th><td><u>#define <dfn class="macro" id="_M/_PS_WIN_SZ_2B" data-ref="_M/_PS_WIN_SZ_2B">_PS_WIN_SZ_2B</dfn>       0x68A74</u></td></tr>
<tr><th id="5643">5643</th><td><u>#define <dfn class="macro" id="_M/_PS_WIN_SZ_1C" data-ref="_M/_PS_WIN_SZ_1C">_PS_WIN_SZ_1C</dfn>       0x69174</u></td></tr>
<tr><th id="5644">5644</th><td></td></tr>
<tr><th id="5645">5645</th><td><u>#define <dfn class="macro" id="_M/_PS_VSCALE_1A" data-ref="_M/_PS_VSCALE_1A">_PS_VSCALE_1A</dfn>       0x68184</u></td></tr>
<tr><th id="5646">5646</th><td><u>#define <dfn class="macro" id="_M/_PS_VSCALE_2A" data-ref="_M/_PS_VSCALE_2A">_PS_VSCALE_2A</dfn>       0x68284</u></td></tr>
<tr><th id="5647">5647</th><td><u>#define <dfn class="macro" id="_M/_PS_VSCALE_1B" data-ref="_M/_PS_VSCALE_1B">_PS_VSCALE_1B</dfn>       0x68984</u></td></tr>
<tr><th id="5648">5648</th><td><u>#define <dfn class="macro" id="_M/_PS_VSCALE_2B" data-ref="_M/_PS_VSCALE_2B">_PS_VSCALE_2B</dfn>       0x68A84</u></td></tr>
<tr><th id="5649">5649</th><td><u>#define <dfn class="macro" id="_M/_PS_VSCALE_1C" data-ref="_M/_PS_VSCALE_1C">_PS_VSCALE_1C</dfn>       0x69184</u></td></tr>
<tr><th id="5650">5650</th><td></td></tr>
<tr><th id="5651">5651</th><td><u>#define <dfn class="macro" id="_M/_PS_HSCALE_1A" data-ref="_M/_PS_HSCALE_1A">_PS_HSCALE_1A</dfn>       0x68190</u></td></tr>
<tr><th id="5652">5652</th><td><u>#define <dfn class="macro" id="_M/_PS_HSCALE_2A" data-ref="_M/_PS_HSCALE_2A">_PS_HSCALE_2A</dfn>       0x68290</u></td></tr>
<tr><th id="5653">5653</th><td><u>#define <dfn class="macro" id="_M/_PS_HSCALE_1B" data-ref="_M/_PS_HSCALE_1B">_PS_HSCALE_1B</dfn>       0x68990</u></td></tr>
<tr><th id="5654">5654</th><td><u>#define <dfn class="macro" id="_M/_PS_HSCALE_2B" data-ref="_M/_PS_HSCALE_2B">_PS_HSCALE_2B</dfn>       0x68A90</u></td></tr>
<tr><th id="5655">5655</th><td><u>#define <dfn class="macro" id="_M/_PS_HSCALE_1C" data-ref="_M/_PS_HSCALE_1C">_PS_HSCALE_1C</dfn>       0x69190</u></td></tr>
<tr><th id="5656">5656</th><td></td></tr>
<tr><th id="5657">5657</th><td><u>#define <dfn class="macro" id="_M/_PS_VPHASE_1A" data-ref="_M/_PS_VPHASE_1A">_PS_VPHASE_1A</dfn>       0x68188</u></td></tr>
<tr><th id="5658">5658</th><td><u>#define <dfn class="macro" id="_M/_PS_VPHASE_2A" data-ref="_M/_PS_VPHASE_2A">_PS_VPHASE_2A</dfn>       0x68288</u></td></tr>
<tr><th id="5659">5659</th><td><u>#define <dfn class="macro" id="_M/_PS_VPHASE_1B" data-ref="_M/_PS_VPHASE_1B">_PS_VPHASE_1B</dfn>       0x68988</u></td></tr>
<tr><th id="5660">5660</th><td><u>#define <dfn class="macro" id="_M/_PS_VPHASE_2B" data-ref="_M/_PS_VPHASE_2B">_PS_VPHASE_2B</dfn>       0x68A88</u></td></tr>
<tr><th id="5661">5661</th><td><u>#define <dfn class="macro" id="_M/_PS_VPHASE_1C" data-ref="_M/_PS_VPHASE_1C">_PS_VPHASE_1C</dfn>       0x69188</u></td></tr>
<tr><th id="5662">5662</th><td></td></tr>
<tr><th id="5663">5663</th><td><u>#define <dfn class="macro" id="_M/_PS_HPHASE_1A" data-ref="_M/_PS_HPHASE_1A">_PS_HPHASE_1A</dfn>       0x68194</u></td></tr>
<tr><th id="5664">5664</th><td><u>#define <dfn class="macro" id="_M/_PS_HPHASE_2A" data-ref="_M/_PS_HPHASE_2A">_PS_HPHASE_2A</dfn>       0x68294</u></td></tr>
<tr><th id="5665">5665</th><td><u>#define <dfn class="macro" id="_M/_PS_HPHASE_1B" data-ref="_M/_PS_HPHASE_1B">_PS_HPHASE_1B</dfn>       0x68994</u></td></tr>
<tr><th id="5666">5666</th><td><u>#define <dfn class="macro" id="_M/_PS_HPHASE_2B" data-ref="_M/_PS_HPHASE_2B">_PS_HPHASE_2B</dfn>       0x68A94</u></td></tr>
<tr><th id="5667">5667</th><td><u>#define <dfn class="macro" id="_M/_PS_HPHASE_1C" data-ref="_M/_PS_HPHASE_1C">_PS_HPHASE_1C</dfn>       0x69194</u></td></tr>
<tr><th id="5668">5668</th><td></td></tr>
<tr><th id="5669">5669</th><td><u>#define <dfn class="macro" id="_M/_PS_ECC_STAT_1A" data-ref="_M/_PS_ECC_STAT_1A">_PS_ECC_STAT_1A</dfn>     0x681D0</u></td></tr>
<tr><th id="5670">5670</th><td><u>#define <dfn class="macro" id="_M/_PS_ECC_STAT_2A" data-ref="_M/_PS_ECC_STAT_2A">_PS_ECC_STAT_2A</dfn>     0x682D0</u></td></tr>
<tr><th id="5671">5671</th><td><u>#define <dfn class="macro" id="_M/_PS_ECC_STAT_1B" data-ref="_M/_PS_ECC_STAT_1B">_PS_ECC_STAT_1B</dfn>     0x689D0</u></td></tr>
<tr><th id="5672">5672</th><td><u>#define <dfn class="macro" id="_M/_PS_ECC_STAT_2B" data-ref="_M/_PS_ECC_STAT_2B">_PS_ECC_STAT_2B</dfn>     0x68AD0</u></td></tr>
<tr><th id="5673">5673</th><td><u>#define <dfn class="macro" id="_M/_PS_ECC_STAT_1C" data-ref="_M/_PS_ECC_STAT_1C">_PS_ECC_STAT_1C</dfn>     0x691D0</u></td></tr>
<tr><th id="5674">5674</th><td></td></tr>
<tr><th id="5675">5675</th><td><u>#define <dfn class="macro" id="_M/_ID" data-ref="_M/_ID">_ID</dfn>(id, a, b) ((a) + (id)*((b)-(a)))</u></td></tr>
<tr><th id="5676">5676</th><td><u>#define <dfn class="macro" id="_M/SKL_PS_CTRL" data-ref="_M/SKL_PS_CTRL">SKL_PS_CTRL</dfn>(pipe, id) _PIPE(pipe,        \</u></td></tr>
<tr><th id="5677">5677</th><td><u>			_ID(id, _PS_1A_CTRL, _PS_2A_CTRL),       \</u></td></tr>
<tr><th id="5678">5678</th><td><u>			_ID(id, _PS_1B_CTRL, _PS_2B_CTRL))</u></td></tr>
<tr><th id="5679">5679</th><td><u>#define <dfn class="macro" id="_M/SKL_PS_PWR_GATE" data-ref="_M/SKL_PS_PWR_GATE">SKL_PS_PWR_GATE</dfn>(pipe, id) _PIPE(pipe,    \</u></td></tr>
<tr><th id="5680">5680</th><td><u>			_ID(id, _PS_PWR_GATE_1A, _PS_PWR_GATE_2A), \</u></td></tr>
<tr><th id="5681">5681</th><td><u>			_ID(id, _PS_PWR_GATE_1B, _PS_PWR_GATE_2B))</u></td></tr>
<tr><th id="5682">5682</th><td><u>#define <dfn class="macro" id="_M/SKL_PS_WIN_POS" data-ref="_M/SKL_PS_WIN_POS">SKL_PS_WIN_POS</dfn>(pipe, id) _PIPE(pipe,     \</u></td></tr>
<tr><th id="5683">5683</th><td><u>			_ID(id, _PS_WIN_POS_1A, _PS_WIN_POS_2A), \</u></td></tr>
<tr><th id="5684">5684</th><td><u>			_ID(id, _PS_WIN_POS_1B, _PS_WIN_POS_2B))</u></td></tr>
<tr><th id="5685">5685</th><td><u>#define <dfn class="macro" id="_M/SKL_PS_WIN_SZ" data-ref="_M/SKL_PS_WIN_SZ">SKL_PS_WIN_SZ</dfn>(pipe, id)  _PIPE(pipe,     \</u></td></tr>
<tr><th id="5686">5686</th><td><u>			_ID(id, _PS_WIN_SZ_1A, _PS_WIN_SZ_2A),   \</u></td></tr>
<tr><th id="5687">5687</th><td><u>			_ID(id, _PS_WIN_SZ_1B, _PS_WIN_SZ_2B))</u></td></tr>
<tr><th id="5688">5688</th><td><u>#define <dfn class="macro" id="_M/SKL_PS_VSCALE" data-ref="_M/SKL_PS_VSCALE">SKL_PS_VSCALE</dfn>(pipe, id)  _PIPE(pipe,     \</u></td></tr>
<tr><th id="5689">5689</th><td><u>			_ID(id, _PS_VSCALE_1A, _PS_VSCALE_2A),   \</u></td></tr>
<tr><th id="5690">5690</th><td><u>			_ID(id, _PS_VSCALE_1B, _PS_VSCALE_2B))</u></td></tr>
<tr><th id="5691">5691</th><td><u>#define <dfn class="macro" id="_M/SKL_PS_HSCALE" data-ref="_M/SKL_PS_HSCALE">SKL_PS_HSCALE</dfn>(pipe, id)  _PIPE(pipe,     \</u></td></tr>
<tr><th id="5692">5692</th><td><u>			_ID(id, _PS_HSCALE_1A, _PS_HSCALE_2A),   \</u></td></tr>
<tr><th id="5693">5693</th><td><u>			_ID(id, _PS_HSCALE_1B, _PS_HSCALE_2B))</u></td></tr>
<tr><th id="5694">5694</th><td><u>#define <dfn class="macro" id="_M/SKL_PS_VPHASE" data-ref="_M/SKL_PS_VPHASE">SKL_PS_VPHASE</dfn>(pipe, id)  _PIPE(pipe,     \</u></td></tr>
<tr><th id="5695">5695</th><td><u>			_ID(id, _PS_VPHASE_1A, _PS_VPHASE_2A),   \</u></td></tr>
<tr><th id="5696">5696</th><td><u>			_ID(id, _PS_VPHASE_1B, _PS_VPHASE_2B))</u></td></tr>
<tr><th id="5697">5697</th><td><u>#define <dfn class="macro" id="_M/SKL_PS_HPHASE" data-ref="_M/SKL_PS_HPHASE">SKL_PS_HPHASE</dfn>(pipe, id)  _PIPE(pipe,     \</u></td></tr>
<tr><th id="5698">5698</th><td><u>			_ID(id, _PS_HPHASE_1A, _PS_HPHASE_2A),   \</u></td></tr>
<tr><th id="5699">5699</th><td><u>			_ID(id, _PS_HPHASE_1B, _PS_HPHASE_2B))</u></td></tr>
<tr><th id="5700">5700</th><td><u>#define <dfn class="macro" id="_M/SKL_PS_ECC_STAT" data-ref="_M/SKL_PS_ECC_STAT">SKL_PS_ECC_STAT</dfn>(pipe, id)  _PIPE(pipe,     \</u></td></tr>
<tr><th id="5701">5701</th><td><u>			_ID(id, _PS_ECC_STAT_1A, _PS_ECC_STAT_2A),   \</u></td></tr>
<tr><th id="5702">5702</th><td><u>			_ID(id, _PS_ECC_STAT_1B, _PS_ECC_STAT_2B)</u></td></tr>
<tr><th id="5703">5703</th><td></td></tr>
<tr><th id="5704">5704</th><td><i>/* legacy palette */</i></td></tr>
<tr><th id="5705">5705</th><td><u>#define <dfn class="macro" id="_M/_LGC_PALETTE_A" data-ref="_M/_LGC_PALETTE_A">_LGC_PALETTE_A</dfn>           0x4a000</u></td></tr>
<tr><th id="5706">5706</th><td><u>#define <dfn class="macro" id="_M/_LGC_PALETTE_B" data-ref="_M/_LGC_PALETTE_B">_LGC_PALETTE_B</dfn>           0x4a800</u></td></tr>
<tr><th id="5707">5707</th><td><u>#define <dfn class="macro" id="_M/LGC_PALETTE" data-ref="_M/LGC_PALETTE">LGC_PALETTE</dfn>(pipe, i) (_PIPE(pipe, _LGC_PALETTE_A, _LGC_PALETTE_B) + (i) * 4)</u></td></tr>
<tr><th id="5708">5708</th><td></td></tr>
<tr><th id="5709">5709</th><td><u>#define <dfn class="macro" id="_M/_GAMMA_MODE_A" data-ref="_M/_GAMMA_MODE_A">_GAMMA_MODE_A</dfn>		0x4a480</u></td></tr>
<tr><th id="5710">5710</th><td><u>#define <dfn class="macro" id="_M/_GAMMA_MODE_B" data-ref="_M/_GAMMA_MODE_B">_GAMMA_MODE_B</dfn>		0x4ac80</u></td></tr>
<tr><th id="5711">5711</th><td><u>#define <dfn class="macro" id="_M/GAMMA_MODE" data-ref="_M/GAMMA_MODE">GAMMA_MODE</dfn>(pipe) _PIPE(pipe, _GAMMA_MODE_A, _GAMMA_MODE_B)</u></td></tr>
<tr><th id="5712">5712</th><td><u>#define <dfn class="macro" id="_M/GAMMA_MODE_MODE_MASK" data-ref="_M/GAMMA_MODE_MODE_MASK">GAMMA_MODE_MODE_MASK</dfn>	(3 &lt;&lt; 0)</u></td></tr>
<tr><th id="5713">5713</th><td><u>#define <dfn class="macro" id="_M/GAMMA_MODE_MODE_8BIT" data-ref="_M/GAMMA_MODE_MODE_8BIT">GAMMA_MODE_MODE_8BIT</dfn>	(0 &lt;&lt; 0)</u></td></tr>
<tr><th id="5714">5714</th><td><u>#define <dfn class="macro" id="_M/GAMMA_MODE_MODE_10BIT" data-ref="_M/GAMMA_MODE_MODE_10BIT">GAMMA_MODE_MODE_10BIT</dfn>	(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="5715">5715</th><td><u>#define <dfn class="macro" id="_M/GAMMA_MODE_MODE_12BIT" data-ref="_M/GAMMA_MODE_MODE_12BIT">GAMMA_MODE_MODE_12BIT</dfn>	(2 &lt;&lt; 0)</u></td></tr>
<tr><th id="5716">5716</th><td><u>#define <dfn class="macro" id="_M/GAMMA_MODE_MODE_SPLIT" data-ref="_M/GAMMA_MODE_MODE_SPLIT">GAMMA_MODE_MODE_SPLIT</dfn>	(3 &lt;&lt; 0)</u></td></tr>
<tr><th id="5717">5717</th><td></td></tr>
<tr><th id="5718">5718</th><td><i>/* interrupts */</i></td></tr>
<tr><th id="5719">5719</th><td><u>#define <dfn class="macro" id="_M/DE_MASTER_IRQ_CONTROL" data-ref="_M/DE_MASTER_IRQ_CONTROL">DE_MASTER_IRQ_CONTROL</dfn>   (1 &lt;&lt; 31)</u></td></tr>
<tr><th id="5720">5720</th><td><u>#define <dfn class="macro" id="_M/DE_SPRITEB_FLIP_DONE" data-ref="_M/DE_SPRITEB_FLIP_DONE">DE_SPRITEB_FLIP_DONE</dfn>    (1 &lt;&lt; 29)</u></td></tr>
<tr><th id="5721">5721</th><td><u>#define <dfn class="macro" id="_M/DE_SPRITEA_FLIP_DONE" data-ref="_M/DE_SPRITEA_FLIP_DONE">DE_SPRITEA_FLIP_DONE</dfn>    (1 &lt;&lt; 28)</u></td></tr>
<tr><th id="5722">5722</th><td><u>#define <dfn class="macro" id="_M/DE_PLANEB_FLIP_DONE" data-ref="_M/DE_PLANEB_FLIP_DONE">DE_PLANEB_FLIP_DONE</dfn>     (1 &lt;&lt; 27)</u></td></tr>
<tr><th id="5723">5723</th><td><u>#define <dfn class="macro" id="_M/DE_PLANEA_FLIP_DONE" data-ref="_M/DE_PLANEA_FLIP_DONE">DE_PLANEA_FLIP_DONE</dfn>     (1 &lt;&lt; 26)</u></td></tr>
<tr><th id="5724">5724</th><td><u>#define <dfn class="macro" id="_M/DE_PLANE_FLIP_DONE" data-ref="_M/DE_PLANE_FLIP_DONE">DE_PLANE_FLIP_DONE</dfn>(plane) (1 &lt;&lt; (26 + (plane)))</u></td></tr>
<tr><th id="5725">5725</th><td><u>#define <dfn class="macro" id="_M/DE_PCU_EVENT" data-ref="_M/DE_PCU_EVENT">DE_PCU_EVENT</dfn>            (1 &lt;&lt; 25)</u></td></tr>
<tr><th id="5726">5726</th><td><u>#define <dfn class="macro" id="_M/DE_GTT_FAULT" data-ref="_M/DE_GTT_FAULT">DE_GTT_FAULT</dfn>            (1 &lt;&lt; 24)</u></td></tr>
<tr><th id="5727">5727</th><td><u>#define <dfn class="macro" id="_M/DE_POISON" data-ref="_M/DE_POISON">DE_POISON</dfn>               (1 &lt;&lt; 23)</u></td></tr>
<tr><th id="5728">5728</th><td><u>#define <dfn class="macro" id="_M/DE_PERFORM_COUNTER" data-ref="_M/DE_PERFORM_COUNTER">DE_PERFORM_COUNTER</dfn>      (1 &lt;&lt; 22)</u></td></tr>
<tr><th id="5729">5729</th><td><u>#define <dfn class="macro" id="_M/DE_PCH_EVENT" data-ref="_M/DE_PCH_EVENT">DE_PCH_EVENT</dfn>            (1 &lt;&lt; 21)</u></td></tr>
<tr><th id="5730">5730</th><td><u>#define <dfn class="macro" id="_M/DE_AUX_CHANNEL_A" data-ref="_M/DE_AUX_CHANNEL_A">DE_AUX_CHANNEL_A</dfn>        (1 &lt;&lt; 20)</u></td></tr>
<tr><th id="5731">5731</th><td><u>#define <dfn class="macro" id="_M/DE_DP_A_HOTPLUG" data-ref="_M/DE_DP_A_HOTPLUG">DE_DP_A_HOTPLUG</dfn>         (1 &lt;&lt; 19)</u></td></tr>
<tr><th id="5732">5732</th><td><u>#define <dfn class="macro" id="_M/DE_GSE" data-ref="_M/DE_GSE">DE_GSE</dfn>                  (1 &lt;&lt; 18)</u></td></tr>
<tr><th id="5733">5733</th><td><u>#define <dfn class="macro" id="_M/DE_PIPEB_VBLANK" data-ref="_M/DE_PIPEB_VBLANK">DE_PIPEB_VBLANK</dfn>         (1 &lt;&lt; 15)</u></td></tr>
<tr><th id="5734">5734</th><td><u>#define <dfn class="macro" id="_M/DE_PIPEB_EVEN_FIELD" data-ref="_M/DE_PIPEB_EVEN_FIELD">DE_PIPEB_EVEN_FIELD</dfn>     (1 &lt;&lt; 14)</u></td></tr>
<tr><th id="5735">5735</th><td><u>#define <dfn class="macro" id="_M/DE_PIPEB_ODD_FIELD" data-ref="_M/DE_PIPEB_ODD_FIELD">DE_PIPEB_ODD_FIELD</dfn>      (1 &lt;&lt; 13)</u></td></tr>
<tr><th id="5736">5736</th><td><u>#define <dfn class="macro" id="_M/DE_PIPEB_LINE_COMPARE" data-ref="_M/DE_PIPEB_LINE_COMPARE">DE_PIPEB_LINE_COMPARE</dfn>   (1 &lt;&lt; 12)</u></td></tr>
<tr><th id="5737">5737</th><td><u>#define <dfn class="macro" id="_M/DE_PIPEB_VSYNC" data-ref="_M/DE_PIPEB_VSYNC">DE_PIPEB_VSYNC</dfn>          (1 &lt;&lt; 11)</u></td></tr>
<tr><th id="5738">5738</th><td><u>#define <dfn class="macro" id="_M/DE_PIPEB_CRC_DONE" data-ref="_M/DE_PIPEB_CRC_DONE">DE_PIPEB_CRC_DONE</dfn>	(1 &lt;&lt; 10)</u></td></tr>
<tr><th id="5739">5739</th><td><u>#define <dfn class="macro" id="_M/DE_PIPEB_FIFO_UNDERRUN" data-ref="_M/DE_PIPEB_FIFO_UNDERRUN">DE_PIPEB_FIFO_UNDERRUN</dfn>  (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="5740">5740</th><td><u>#define <dfn class="macro" id="_M/DE_PIPEA_VBLANK" data-ref="_M/DE_PIPEA_VBLANK">DE_PIPEA_VBLANK</dfn>         (1 &lt;&lt; 7)</u></td></tr>
<tr><th id="5741">5741</th><td><u>#define <dfn class="macro" id="_M/DE_PIPE_VBLANK" data-ref="_M/DE_PIPE_VBLANK">DE_PIPE_VBLANK</dfn>(pipe)    (1 &lt;&lt; (7 + 8*(pipe)))</u></td></tr>
<tr><th id="5742">5742</th><td><u>#define <dfn class="macro" id="_M/DE_PIPEA_EVEN_FIELD" data-ref="_M/DE_PIPEA_EVEN_FIELD">DE_PIPEA_EVEN_FIELD</dfn>     (1 &lt;&lt; 6)</u></td></tr>
<tr><th id="5743">5743</th><td><u>#define <dfn class="macro" id="_M/DE_PIPEA_ODD_FIELD" data-ref="_M/DE_PIPEA_ODD_FIELD">DE_PIPEA_ODD_FIELD</dfn>      (1 &lt;&lt; 5)</u></td></tr>
<tr><th id="5744">5744</th><td><u>#define <dfn class="macro" id="_M/DE_PIPEA_LINE_COMPARE" data-ref="_M/DE_PIPEA_LINE_COMPARE">DE_PIPEA_LINE_COMPARE</dfn>   (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="5745">5745</th><td><u>#define <dfn class="macro" id="_M/DE_PIPEA_VSYNC" data-ref="_M/DE_PIPEA_VSYNC">DE_PIPEA_VSYNC</dfn>          (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="5746">5746</th><td><u>#define <dfn class="macro" id="_M/DE_PIPEA_CRC_DONE" data-ref="_M/DE_PIPEA_CRC_DONE">DE_PIPEA_CRC_DONE</dfn>	(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="5747">5747</th><td><u>#define <dfn class="macro" id="_M/DE_PIPE_CRC_DONE" data-ref="_M/DE_PIPE_CRC_DONE">DE_PIPE_CRC_DONE</dfn>(pipe)	(1 &lt;&lt; (2 + 8*(pipe)))</u></td></tr>
<tr><th id="5748">5748</th><td><u>#define <dfn class="macro" id="_M/DE_PIPEA_FIFO_UNDERRUN" data-ref="_M/DE_PIPEA_FIFO_UNDERRUN">DE_PIPEA_FIFO_UNDERRUN</dfn>  (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="5749">5749</th><td><u>#define <dfn class="macro" id="_M/DE_PIPE_FIFO_UNDERRUN" data-ref="_M/DE_PIPE_FIFO_UNDERRUN">DE_PIPE_FIFO_UNDERRUN</dfn>(pipe)  (1 &lt;&lt; (8*(pipe)))</u></td></tr>
<tr><th id="5750">5750</th><td></td></tr>
<tr><th id="5751">5751</th><td><i>/* More Ivybridge lolz */</i></td></tr>
<tr><th id="5752">5752</th><td><u>#define <dfn class="macro" id="_M/DE_ERR_INT_IVB" data-ref="_M/DE_ERR_INT_IVB">DE_ERR_INT_IVB</dfn>			(1&lt;&lt;30)</u></td></tr>
<tr><th id="5753">5753</th><td><u>#define <dfn class="macro" id="_M/DE_GSE_IVB" data-ref="_M/DE_GSE_IVB">DE_GSE_IVB</dfn>			(1&lt;&lt;29)</u></td></tr>
<tr><th id="5754">5754</th><td><u>#define <dfn class="macro" id="_M/DE_PCH_EVENT_IVB" data-ref="_M/DE_PCH_EVENT_IVB">DE_PCH_EVENT_IVB</dfn>		(1&lt;&lt;28)</u></td></tr>
<tr><th id="5755">5755</th><td><u>#define <dfn class="macro" id="_M/DE_DP_A_HOTPLUG_IVB" data-ref="_M/DE_DP_A_HOTPLUG_IVB">DE_DP_A_HOTPLUG_IVB</dfn>		(1&lt;&lt;27)</u></td></tr>
<tr><th id="5756">5756</th><td><u>#define <dfn class="macro" id="_M/DE_AUX_CHANNEL_A_IVB" data-ref="_M/DE_AUX_CHANNEL_A_IVB">DE_AUX_CHANNEL_A_IVB</dfn>		(1&lt;&lt;26)</u></td></tr>
<tr><th id="5757">5757</th><td><u>#define <dfn class="macro" id="_M/DE_SPRITEC_FLIP_DONE_IVB" data-ref="_M/DE_SPRITEC_FLIP_DONE_IVB">DE_SPRITEC_FLIP_DONE_IVB</dfn>	(1&lt;&lt;14)</u></td></tr>
<tr><th id="5758">5758</th><td><u>#define <dfn class="macro" id="_M/DE_PLANEC_FLIP_DONE_IVB" data-ref="_M/DE_PLANEC_FLIP_DONE_IVB">DE_PLANEC_FLIP_DONE_IVB</dfn>		(1&lt;&lt;13)</u></td></tr>
<tr><th id="5759">5759</th><td><u>#define <dfn class="macro" id="_M/DE_PIPEC_VBLANK_IVB" data-ref="_M/DE_PIPEC_VBLANK_IVB">DE_PIPEC_VBLANK_IVB</dfn>		(1&lt;&lt;10)</u></td></tr>
<tr><th id="5760">5760</th><td><u>#define <dfn class="macro" id="_M/DE_SPRITEB_FLIP_DONE_IVB" data-ref="_M/DE_SPRITEB_FLIP_DONE_IVB">DE_SPRITEB_FLIP_DONE_IVB</dfn>	(1&lt;&lt;9)</u></td></tr>
<tr><th id="5761">5761</th><td><u>#define <dfn class="macro" id="_M/DE_PLANEB_FLIP_DONE_IVB" data-ref="_M/DE_PLANEB_FLIP_DONE_IVB">DE_PLANEB_FLIP_DONE_IVB</dfn>		(1&lt;&lt;8)</u></td></tr>
<tr><th id="5762">5762</th><td><u>#define <dfn class="macro" id="_M/DE_PIPEB_VBLANK_IVB" data-ref="_M/DE_PIPEB_VBLANK_IVB">DE_PIPEB_VBLANK_IVB</dfn>		(1&lt;&lt;5)</u></td></tr>
<tr><th id="5763">5763</th><td><u>#define <dfn class="macro" id="_M/DE_SPRITEA_FLIP_DONE_IVB" data-ref="_M/DE_SPRITEA_FLIP_DONE_IVB">DE_SPRITEA_FLIP_DONE_IVB</dfn>	(1&lt;&lt;4)</u></td></tr>
<tr><th id="5764">5764</th><td><u>#define <dfn class="macro" id="_M/DE_PLANEA_FLIP_DONE_IVB" data-ref="_M/DE_PLANEA_FLIP_DONE_IVB">DE_PLANEA_FLIP_DONE_IVB</dfn>		(1&lt;&lt;3)</u></td></tr>
<tr><th id="5765">5765</th><td><u>#define <dfn class="macro" id="_M/DE_PLANE_FLIP_DONE_IVB" data-ref="_M/DE_PLANE_FLIP_DONE_IVB">DE_PLANE_FLIP_DONE_IVB</dfn>(plane)	(1&lt;&lt; (3 + 5*(plane)))</u></td></tr>
<tr><th id="5766">5766</th><td><u>#define <dfn class="macro" id="_M/DE_PIPEA_VBLANK_IVB" data-ref="_M/DE_PIPEA_VBLANK_IVB">DE_PIPEA_VBLANK_IVB</dfn>		(1&lt;&lt;0)</u></td></tr>
<tr><th id="5767">5767</th><td><u>#define <dfn class="macro" id="_M/DE_PIPE_VBLANK_IVB" data-ref="_M/DE_PIPE_VBLANK_IVB">DE_PIPE_VBLANK_IVB</dfn>(pipe)	(1 &lt;&lt; ((pipe) * 5))</u></td></tr>
<tr><th id="5768">5768</th><td></td></tr>
<tr><th id="5769">5769</th><td><u>#define <dfn class="macro" id="_M/VLV_MASTER_IER" data-ref="_M/VLV_MASTER_IER">VLV_MASTER_IER</dfn>			0x4400c /* Gunit master IER */</u></td></tr>
<tr><th id="5770">5770</th><td><u>#define   <dfn class="macro" id="_M/MASTER_INTERRUPT_ENABLE" data-ref="_M/MASTER_INTERRUPT_ENABLE">MASTER_INTERRUPT_ENABLE</dfn>	(1&lt;&lt;31)</u></td></tr>
<tr><th id="5771">5771</th><td></td></tr>
<tr><th id="5772">5772</th><td><u>#define <dfn class="macro" id="_M/DEISR" data-ref="_M/DEISR">DEISR</dfn>   0x44000</u></td></tr>
<tr><th id="5773">5773</th><td><u>#define <dfn class="macro" id="_M/DEIMR" data-ref="_M/DEIMR">DEIMR</dfn>   0x44004</u></td></tr>
<tr><th id="5774">5774</th><td><u>#define <dfn class="macro" id="_M/DEIIR" data-ref="_M/DEIIR">DEIIR</dfn>   0x44008</u></td></tr>
<tr><th id="5775">5775</th><td><u>#define <dfn class="macro" id="_M/DEIER" data-ref="_M/DEIER">DEIER</dfn>   0x4400c</u></td></tr>
<tr><th id="5776">5776</th><td></td></tr>
<tr><th id="5777">5777</th><td><u>#define <dfn class="macro" id="_M/GTISR" data-ref="_M/GTISR">GTISR</dfn>   0x44010</u></td></tr>
<tr><th id="5778">5778</th><td><u>#define <dfn class="macro" id="_M/GTIMR" data-ref="_M/GTIMR">GTIMR</dfn>   0x44014</u></td></tr>
<tr><th id="5779">5779</th><td><u>#define <dfn class="macro" id="_M/GTIIR" data-ref="_M/GTIIR">GTIIR</dfn>   0x44018</u></td></tr>
<tr><th id="5780">5780</th><td><u>#define <dfn class="macro" id="_M/GTIER" data-ref="_M/GTIER">GTIER</dfn>   0x4401c</u></td></tr>
<tr><th id="5781">5781</th><td></td></tr>
<tr><th id="5782">5782</th><td><u>#define <dfn class="macro" id="_M/GEN8_MASTER_IRQ" data-ref="_M/GEN8_MASTER_IRQ">GEN8_MASTER_IRQ</dfn>			0x44200</u></td></tr>
<tr><th id="5783">5783</th><td><u>#define  <dfn class="macro" id="_M/GEN8_MASTER_IRQ_CONTROL" data-ref="_M/GEN8_MASTER_IRQ_CONTROL">GEN8_MASTER_IRQ_CONTROL</dfn>	(1&lt;&lt;31)</u></td></tr>
<tr><th id="5784">5784</th><td><u>#define  <dfn class="macro" id="_M/GEN8_PCU_IRQ" data-ref="_M/GEN8_PCU_IRQ">GEN8_PCU_IRQ</dfn>			(1&lt;&lt;30)</u></td></tr>
<tr><th id="5785">5785</th><td><u>#define  <dfn class="macro" id="_M/GEN8_DE_PCH_IRQ" data-ref="_M/GEN8_DE_PCH_IRQ">GEN8_DE_PCH_IRQ</dfn>		(1&lt;&lt;23)</u></td></tr>
<tr><th id="5786">5786</th><td><u>#define  <dfn class="macro" id="_M/GEN8_DE_MISC_IRQ" data-ref="_M/GEN8_DE_MISC_IRQ">GEN8_DE_MISC_IRQ</dfn>		(1&lt;&lt;22)</u></td></tr>
<tr><th id="5787">5787</th><td><u>#define  <dfn class="macro" id="_M/GEN8_DE_PORT_IRQ" data-ref="_M/GEN8_DE_PORT_IRQ">GEN8_DE_PORT_IRQ</dfn>		(1&lt;&lt;20)</u></td></tr>
<tr><th id="5788">5788</th><td><u>#define  <dfn class="macro" id="_M/GEN8_DE_PIPE_C_IRQ" data-ref="_M/GEN8_DE_PIPE_C_IRQ">GEN8_DE_PIPE_C_IRQ</dfn>		(1&lt;&lt;18)</u></td></tr>
<tr><th id="5789">5789</th><td><u>#define  <dfn class="macro" id="_M/GEN8_DE_PIPE_B_IRQ" data-ref="_M/GEN8_DE_PIPE_B_IRQ">GEN8_DE_PIPE_B_IRQ</dfn>		(1&lt;&lt;17)</u></td></tr>
<tr><th id="5790">5790</th><td><u>#define  <dfn class="macro" id="_M/GEN8_DE_PIPE_A_IRQ" data-ref="_M/GEN8_DE_PIPE_A_IRQ">GEN8_DE_PIPE_A_IRQ</dfn>		(1&lt;&lt;16)</u></td></tr>
<tr><th id="5791">5791</th><td><u>#define  <dfn class="macro" id="_M/GEN8_DE_PIPE_IRQ" data-ref="_M/GEN8_DE_PIPE_IRQ">GEN8_DE_PIPE_IRQ</dfn>(pipe)		(1&lt;&lt;(16+(pipe)))</u></td></tr>
<tr><th id="5792">5792</th><td><u>#define  <dfn class="macro" id="_M/GEN8_GT_VECS_IRQ" data-ref="_M/GEN8_GT_VECS_IRQ">GEN8_GT_VECS_IRQ</dfn>		(1&lt;&lt;6)</u></td></tr>
<tr><th id="5793">5793</th><td><u>#define  <dfn class="macro" id="_M/GEN8_GT_PM_IRQ" data-ref="_M/GEN8_GT_PM_IRQ">GEN8_GT_PM_IRQ</dfn>			(1&lt;&lt;4)</u></td></tr>
<tr><th id="5794">5794</th><td><u>#define  <dfn class="macro" id="_M/GEN8_GT_VCS2_IRQ" data-ref="_M/GEN8_GT_VCS2_IRQ">GEN8_GT_VCS2_IRQ</dfn>		(1&lt;&lt;3)</u></td></tr>
<tr><th id="5795">5795</th><td><u>#define  <dfn class="macro" id="_M/GEN8_GT_VCS1_IRQ" data-ref="_M/GEN8_GT_VCS1_IRQ">GEN8_GT_VCS1_IRQ</dfn>		(1&lt;&lt;2)</u></td></tr>
<tr><th id="5796">5796</th><td><u>#define  <dfn class="macro" id="_M/GEN8_GT_BCS_IRQ" data-ref="_M/GEN8_GT_BCS_IRQ">GEN8_GT_BCS_IRQ</dfn>		(1&lt;&lt;1)</u></td></tr>
<tr><th id="5797">5797</th><td><u>#define  <dfn class="macro" id="_M/GEN8_GT_RCS_IRQ" data-ref="_M/GEN8_GT_RCS_IRQ">GEN8_GT_RCS_IRQ</dfn>		(1&lt;&lt;0)</u></td></tr>
<tr><th id="5798">5798</th><td></td></tr>
<tr><th id="5799">5799</th><td><u>#define <dfn class="macro" id="_M/GEN8_GT_ISR" data-ref="_M/GEN8_GT_ISR">GEN8_GT_ISR</dfn>(which) (0x44300 + (0x10 * (which)))</u></td></tr>
<tr><th id="5800">5800</th><td><u>#define <dfn class="macro" id="_M/GEN8_GT_IMR" data-ref="_M/GEN8_GT_IMR">GEN8_GT_IMR</dfn>(which) (0x44304 + (0x10 * (which)))</u></td></tr>
<tr><th id="5801">5801</th><td><u>#define <dfn class="macro" id="_M/GEN8_GT_IIR" data-ref="_M/GEN8_GT_IIR">GEN8_GT_IIR</dfn>(which) (0x44308 + (0x10 * (which)))</u></td></tr>
<tr><th id="5802">5802</th><td><u>#define <dfn class="macro" id="_M/GEN8_GT_IER" data-ref="_M/GEN8_GT_IER">GEN8_GT_IER</dfn>(which) (0x4430c + (0x10 * (which)))</u></td></tr>
<tr><th id="5803">5803</th><td></td></tr>
<tr><th id="5804">5804</th><td><u>#define <dfn class="macro" id="_M/GEN8_RCS_IRQ_SHIFT" data-ref="_M/GEN8_RCS_IRQ_SHIFT">GEN8_RCS_IRQ_SHIFT</dfn> 0</u></td></tr>
<tr><th id="5805">5805</th><td><u>#define <dfn class="macro" id="_M/GEN8_BCS_IRQ_SHIFT" data-ref="_M/GEN8_BCS_IRQ_SHIFT">GEN8_BCS_IRQ_SHIFT</dfn> 16</u></td></tr>
<tr><th id="5806">5806</th><td><u>#define <dfn class="macro" id="_M/GEN8_VCS1_IRQ_SHIFT" data-ref="_M/GEN8_VCS1_IRQ_SHIFT">GEN8_VCS1_IRQ_SHIFT</dfn> 0</u></td></tr>
<tr><th id="5807">5807</th><td><u>#define <dfn class="macro" id="_M/GEN8_VCS2_IRQ_SHIFT" data-ref="_M/GEN8_VCS2_IRQ_SHIFT">GEN8_VCS2_IRQ_SHIFT</dfn> 16</u></td></tr>
<tr><th id="5808">5808</th><td><u>#define <dfn class="macro" id="_M/GEN8_VECS_IRQ_SHIFT" data-ref="_M/GEN8_VECS_IRQ_SHIFT">GEN8_VECS_IRQ_SHIFT</dfn> 0</u></td></tr>
<tr><th id="5809">5809</th><td><u>#define <dfn class="macro" id="_M/GEN8_WD_IRQ_SHIFT" data-ref="_M/GEN8_WD_IRQ_SHIFT">GEN8_WD_IRQ_SHIFT</dfn> 16</u></td></tr>
<tr><th id="5810">5810</th><td></td></tr>
<tr><th id="5811">5811</th><td><u>#define <dfn class="macro" id="_M/GEN8_DE_PIPE_ISR" data-ref="_M/GEN8_DE_PIPE_ISR">GEN8_DE_PIPE_ISR</dfn>(pipe) (0x44400 + (0x10 * (pipe)))</u></td></tr>
<tr><th id="5812">5812</th><td><u>#define <dfn class="macro" id="_M/GEN8_DE_PIPE_IMR" data-ref="_M/GEN8_DE_PIPE_IMR">GEN8_DE_PIPE_IMR</dfn>(pipe) (0x44404 + (0x10 * (pipe)))</u></td></tr>
<tr><th id="5813">5813</th><td><u>#define <dfn class="macro" id="_M/GEN8_DE_PIPE_IIR" data-ref="_M/GEN8_DE_PIPE_IIR">GEN8_DE_PIPE_IIR</dfn>(pipe) (0x44408 + (0x10 * (pipe)))</u></td></tr>
<tr><th id="5814">5814</th><td><u>#define <dfn class="macro" id="_M/GEN8_DE_PIPE_IER" data-ref="_M/GEN8_DE_PIPE_IER">GEN8_DE_PIPE_IER</dfn>(pipe) (0x4440c + (0x10 * (pipe)))</u></td></tr>
<tr><th id="5815">5815</th><td><u>#define  <dfn class="macro" id="_M/GEN8_PIPE_FIFO_UNDERRUN" data-ref="_M/GEN8_PIPE_FIFO_UNDERRUN">GEN8_PIPE_FIFO_UNDERRUN</dfn>	(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="5816">5816</th><td><u>#define  <dfn class="macro" id="_M/GEN8_PIPE_CDCLK_CRC_ERROR" data-ref="_M/GEN8_PIPE_CDCLK_CRC_ERROR">GEN8_PIPE_CDCLK_CRC_ERROR</dfn>	(1 &lt;&lt; 29)</u></td></tr>
<tr><th id="5817">5817</th><td><u>#define  <dfn class="macro" id="_M/GEN8_PIPE_CDCLK_CRC_DONE" data-ref="_M/GEN8_PIPE_CDCLK_CRC_DONE">GEN8_PIPE_CDCLK_CRC_DONE</dfn>	(1 &lt;&lt; 28)</u></td></tr>
<tr><th id="5818">5818</th><td><u>#define  <dfn class="macro" id="_M/GEN8_PIPE_CURSOR_FAULT" data-ref="_M/GEN8_PIPE_CURSOR_FAULT">GEN8_PIPE_CURSOR_FAULT</dfn>		(1 &lt;&lt; 10)</u></td></tr>
<tr><th id="5819">5819</th><td><u>#define  <dfn class="macro" id="_M/GEN8_PIPE_SPRITE_FAULT" data-ref="_M/GEN8_PIPE_SPRITE_FAULT">GEN8_PIPE_SPRITE_FAULT</dfn>		(1 &lt;&lt; 9)</u></td></tr>
<tr><th id="5820">5820</th><td><u>#define  <dfn class="macro" id="_M/GEN8_PIPE_PRIMARY_FAULT" data-ref="_M/GEN8_PIPE_PRIMARY_FAULT">GEN8_PIPE_PRIMARY_FAULT</dfn>	(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="5821">5821</th><td><u>#define  <dfn class="macro" id="_M/GEN8_PIPE_SPRITE_FLIP_DONE" data-ref="_M/GEN8_PIPE_SPRITE_FLIP_DONE">GEN8_PIPE_SPRITE_FLIP_DONE</dfn>	(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="5822">5822</th><td><u>#define  <dfn class="macro" id="_M/GEN8_PIPE_PRIMARY_FLIP_DONE" data-ref="_M/GEN8_PIPE_PRIMARY_FLIP_DONE">GEN8_PIPE_PRIMARY_FLIP_DONE</dfn>	(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="5823">5823</th><td><u>#define  <dfn class="macro" id="_M/GEN8_PIPE_SCAN_LINE_EVENT" data-ref="_M/GEN8_PIPE_SCAN_LINE_EVENT">GEN8_PIPE_SCAN_LINE_EVENT</dfn>	(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="5824">5824</th><td><u>#define  <dfn class="macro" id="_M/GEN8_PIPE_VSYNC" data-ref="_M/GEN8_PIPE_VSYNC">GEN8_PIPE_VSYNC</dfn>		(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="5825">5825</th><td><u>#define  <dfn class="macro" id="_M/GEN8_PIPE_VBLANK" data-ref="_M/GEN8_PIPE_VBLANK">GEN8_PIPE_VBLANK</dfn>		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="5826">5826</th><td><u>#define  <dfn class="macro" id="_M/GEN9_PIPE_CURSOR_FAULT" data-ref="_M/GEN9_PIPE_CURSOR_FAULT">GEN9_PIPE_CURSOR_FAULT</dfn>		(1 &lt;&lt; 11)</u></td></tr>
<tr><th id="5827">5827</th><td><u>#define  <dfn class="macro" id="_M/GEN9_PIPE_PLANE4_FAULT" data-ref="_M/GEN9_PIPE_PLANE4_FAULT">GEN9_PIPE_PLANE4_FAULT</dfn>		(1 &lt;&lt; 10)</u></td></tr>
<tr><th id="5828">5828</th><td><u>#define  <dfn class="macro" id="_M/GEN9_PIPE_PLANE3_FAULT" data-ref="_M/GEN9_PIPE_PLANE3_FAULT">GEN9_PIPE_PLANE3_FAULT</dfn>		(1 &lt;&lt; 9)</u></td></tr>
<tr><th id="5829">5829</th><td><u>#define  <dfn class="macro" id="_M/GEN9_PIPE_PLANE2_FAULT" data-ref="_M/GEN9_PIPE_PLANE2_FAULT">GEN9_PIPE_PLANE2_FAULT</dfn>		(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="5830">5830</th><td><u>#define  <dfn class="macro" id="_M/GEN9_PIPE_PLANE1_FAULT" data-ref="_M/GEN9_PIPE_PLANE1_FAULT">GEN9_PIPE_PLANE1_FAULT</dfn>		(1 &lt;&lt; 7)</u></td></tr>
<tr><th id="5831">5831</th><td><u>#define  <dfn class="macro" id="_M/GEN9_PIPE_PLANE4_FLIP_DONE" data-ref="_M/GEN9_PIPE_PLANE4_FLIP_DONE">GEN9_PIPE_PLANE4_FLIP_DONE</dfn>	(1 &lt;&lt; 6)</u></td></tr>
<tr><th id="5832">5832</th><td><u>#define  <dfn class="macro" id="_M/GEN9_PIPE_PLANE3_FLIP_DONE" data-ref="_M/GEN9_PIPE_PLANE3_FLIP_DONE">GEN9_PIPE_PLANE3_FLIP_DONE</dfn>	(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="5833">5833</th><td><u>#define  <dfn class="macro" id="_M/GEN9_PIPE_PLANE2_FLIP_DONE" data-ref="_M/GEN9_PIPE_PLANE2_FLIP_DONE">GEN9_PIPE_PLANE2_FLIP_DONE</dfn>	(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="5834">5834</th><td><u>#define  <dfn class="macro" id="_M/GEN9_PIPE_PLANE1_FLIP_DONE" data-ref="_M/GEN9_PIPE_PLANE1_FLIP_DONE">GEN9_PIPE_PLANE1_FLIP_DONE</dfn>	(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="5835">5835</th><td><u>#define  <dfn class="macro" id="_M/GEN9_PIPE_PLANE_FLIP_DONE" data-ref="_M/GEN9_PIPE_PLANE_FLIP_DONE">GEN9_PIPE_PLANE_FLIP_DONE</dfn>(p)	(1 &lt;&lt; (3 + (p)))</u></td></tr>
<tr><th id="5836">5836</th><td><u>#define <dfn class="macro" id="_M/GEN8_DE_PIPE_IRQ_FAULT_ERRORS" data-ref="_M/GEN8_DE_PIPE_IRQ_FAULT_ERRORS">GEN8_DE_PIPE_IRQ_FAULT_ERRORS</dfn> \</u></td></tr>
<tr><th id="5837">5837</th><td><u>	(GEN8_PIPE_CURSOR_FAULT | \</u></td></tr>
<tr><th id="5838">5838</th><td><u>	 GEN8_PIPE_SPRITE_FAULT | \</u></td></tr>
<tr><th id="5839">5839</th><td><u>	 GEN8_PIPE_PRIMARY_FAULT)</u></td></tr>
<tr><th id="5840">5840</th><td><u>#define <dfn class="macro" id="_M/GEN9_DE_PIPE_IRQ_FAULT_ERRORS" data-ref="_M/GEN9_DE_PIPE_IRQ_FAULT_ERRORS">GEN9_DE_PIPE_IRQ_FAULT_ERRORS</dfn> \</u></td></tr>
<tr><th id="5841">5841</th><td><u>	(GEN9_PIPE_CURSOR_FAULT | \</u></td></tr>
<tr><th id="5842">5842</th><td><u>	 GEN9_PIPE_PLANE4_FAULT | \</u></td></tr>
<tr><th id="5843">5843</th><td><u>	 GEN9_PIPE_PLANE3_FAULT | \</u></td></tr>
<tr><th id="5844">5844</th><td><u>	 GEN9_PIPE_PLANE2_FAULT | \</u></td></tr>
<tr><th id="5845">5845</th><td><u>	 GEN9_PIPE_PLANE1_FAULT)</u></td></tr>
<tr><th id="5846">5846</th><td></td></tr>
<tr><th id="5847">5847</th><td><u>#define <dfn class="macro" id="_M/GEN8_DE_PORT_ISR" data-ref="_M/GEN8_DE_PORT_ISR">GEN8_DE_PORT_ISR</dfn> 0x44440</u></td></tr>
<tr><th id="5848">5848</th><td><u>#define <dfn class="macro" id="_M/GEN8_DE_PORT_IMR" data-ref="_M/GEN8_DE_PORT_IMR">GEN8_DE_PORT_IMR</dfn> 0x44444</u></td></tr>
<tr><th id="5849">5849</th><td><u>#define <dfn class="macro" id="_M/GEN8_DE_PORT_IIR" data-ref="_M/GEN8_DE_PORT_IIR">GEN8_DE_PORT_IIR</dfn> 0x44448</u></td></tr>
<tr><th id="5850">5850</th><td><u>#define <dfn class="macro" id="_M/GEN8_DE_PORT_IER" data-ref="_M/GEN8_DE_PORT_IER">GEN8_DE_PORT_IER</dfn> 0x4444c</u></td></tr>
<tr><th id="5851">5851</th><td><u>#define  <dfn class="macro" id="_M/GEN9_AUX_CHANNEL_D" data-ref="_M/GEN9_AUX_CHANNEL_D">GEN9_AUX_CHANNEL_D</dfn>		(1 &lt;&lt; 27)</u></td></tr>
<tr><th id="5852">5852</th><td><u>#define  <dfn class="macro" id="_M/GEN9_AUX_CHANNEL_C" data-ref="_M/GEN9_AUX_CHANNEL_C">GEN9_AUX_CHANNEL_C</dfn>		(1 &lt;&lt; 26)</u></td></tr>
<tr><th id="5853">5853</th><td><u>#define  <dfn class="macro" id="_M/GEN9_AUX_CHANNEL_B" data-ref="_M/GEN9_AUX_CHANNEL_B">GEN9_AUX_CHANNEL_B</dfn>		(1 &lt;&lt; 25)</u></td></tr>
<tr><th id="5854">5854</th><td><u>#define  <dfn class="macro" id="_M/BXT_DE_PORT_HP_DDIC" data-ref="_M/BXT_DE_PORT_HP_DDIC">BXT_DE_PORT_HP_DDIC</dfn>		(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="5855">5855</th><td><u>#define  <dfn class="macro" id="_M/BXT_DE_PORT_HP_DDIB" data-ref="_M/BXT_DE_PORT_HP_DDIB">BXT_DE_PORT_HP_DDIB</dfn>		(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="5856">5856</th><td><u>#define  <dfn class="macro" id="_M/BXT_DE_PORT_HP_DDIA" data-ref="_M/BXT_DE_PORT_HP_DDIA">BXT_DE_PORT_HP_DDIA</dfn>		(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="5857">5857</th><td><u>#define  <dfn class="macro" id="_M/BXT_DE_PORT_HOTPLUG_MASK" data-ref="_M/BXT_DE_PORT_HOTPLUG_MASK">BXT_DE_PORT_HOTPLUG_MASK</dfn>	(BXT_DE_PORT_HP_DDIA | \</u></td></tr>
<tr><th id="5858">5858</th><td><u>					 BXT_DE_PORT_HP_DDIB | \</u></td></tr>
<tr><th id="5859">5859</th><td><u>					 BXT_DE_PORT_HP_DDIC)</u></td></tr>
<tr><th id="5860">5860</th><td><u>#define  <dfn class="macro" id="_M/GEN8_PORT_DP_A_HOTPLUG" data-ref="_M/GEN8_PORT_DP_A_HOTPLUG">GEN8_PORT_DP_A_HOTPLUG</dfn>		(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="5861">5861</th><td><u>#define  <dfn class="macro" id="_M/BXT_DE_PORT_GMBUS" data-ref="_M/BXT_DE_PORT_GMBUS">BXT_DE_PORT_GMBUS</dfn>		(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="5862">5862</th><td><u>#define  <dfn class="macro" id="_M/GEN8_AUX_CHANNEL_A" data-ref="_M/GEN8_AUX_CHANNEL_A">GEN8_AUX_CHANNEL_A</dfn>		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="5863">5863</th><td></td></tr>
<tr><th id="5864">5864</th><td><u>#define <dfn class="macro" id="_M/GEN8_DE_MISC_ISR" data-ref="_M/GEN8_DE_MISC_ISR">GEN8_DE_MISC_ISR</dfn> 0x44460</u></td></tr>
<tr><th id="5865">5865</th><td><u>#define <dfn class="macro" id="_M/GEN8_DE_MISC_IMR" data-ref="_M/GEN8_DE_MISC_IMR">GEN8_DE_MISC_IMR</dfn> 0x44464</u></td></tr>
<tr><th id="5866">5866</th><td><u>#define <dfn class="macro" id="_M/GEN8_DE_MISC_IIR" data-ref="_M/GEN8_DE_MISC_IIR">GEN8_DE_MISC_IIR</dfn> 0x44468</u></td></tr>
<tr><th id="5867">5867</th><td><u>#define <dfn class="macro" id="_M/GEN8_DE_MISC_IER" data-ref="_M/GEN8_DE_MISC_IER">GEN8_DE_MISC_IER</dfn> 0x4446c</u></td></tr>
<tr><th id="5868">5868</th><td><u>#define  <dfn class="macro" id="_M/GEN8_DE_MISC_GSE" data-ref="_M/GEN8_DE_MISC_GSE">GEN8_DE_MISC_GSE</dfn>		(1 &lt;&lt; 27)</u></td></tr>
<tr><th id="5869">5869</th><td></td></tr>
<tr><th id="5870">5870</th><td><u>#define <dfn class="macro" id="_M/GEN8_PCU_ISR" data-ref="_M/GEN8_PCU_ISR">GEN8_PCU_ISR</dfn> 0x444e0</u></td></tr>
<tr><th id="5871">5871</th><td><u>#define <dfn class="macro" id="_M/GEN8_PCU_IMR" data-ref="_M/GEN8_PCU_IMR">GEN8_PCU_IMR</dfn> 0x444e4</u></td></tr>
<tr><th id="5872">5872</th><td><u>#define <dfn class="macro" id="_M/GEN8_PCU_IIR" data-ref="_M/GEN8_PCU_IIR">GEN8_PCU_IIR</dfn> 0x444e8</u></td></tr>
<tr><th id="5873">5873</th><td><u>#define <dfn class="macro" id="_M/GEN8_PCU_IER" data-ref="_M/GEN8_PCU_IER">GEN8_PCU_IER</dfn> 0x444ec</u></td></tr>
<tr><th id="5874">5874</th><td></td></tr>
<tr><th id="5875">5875</th><td><u>#define <dfn class="macro" id="_M/ILK_DISPLAY_CHICKEN2" data-ref="_M/ILK_DISPLAY_CHICKEN2">ILK_DISPLAY_CHICKEN2</dfn>	0x42004</u></td></tr>
<tr><th id="5876">5876</th><td><i>/* Required on all Ironlake and Sandybridge according to the B-Spec. */</i></td></tr>
<tr><th id="5877">5877</th><td><u>#define  <dfn class="macro" id="_M/ILK_ELPIN_409_SELECT" data-ref="_M/ILK_ELPIN_409_SELECT">ILK_ELPIN_409_SELECT</dfn>	(1 &lt;&lt; 25)</u></td></tr>
<tr><th id="5878">5878</th><td><u>#define  <dfn class="macro" id="_M/ILK_DPARB_GATE" data-ref="_M/ILK_DPARB_GATE">ILK_DPARB_GATE</dfn>	(1&lt;&lt;22)</u></td></tr>
<tr><th id="5879">5879</th><td><u>#define  <dfn class="macro" id="_M/ILK_VSDPFD_FULL" data-ref="_M/ILK_VSDPFD_FULL">ILK_VSDPFD_FULL</dfn>	(1&lt;&lt;21)</u></td></tr>
<tr><th id="5880">5880</th><td><u>#define <dfn class="macro" id="_M/FUSE_STRAP" data-ref="_M/FUSE_STRAP">FUSE_STRAP</dfn>			0x42014</u></td></tr>
<tr><th id="5881">5881</th><td><u>#define  <dfn class="macro" id="_M/ILK_INTERNAL_GRAPHICS_DISABLE" data-ref="_M/ILK_INTERNAL_GRAPHICS_DISABLE">ILK_INTERNAL_GRAPHICS_DISABLE</dfn>	(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="5882">5882</th><td><u>#define  <dfn class="macro" id="_M/ILK_INTERNAL_DISPLAY_DISABLE" data-ref="_M/ILK_INTERNAL_DISPLAY_DISABLE">ILK_INTERNAL_DISPLAY_DISABLE</dfn>	(1 &lt;&lt; 30)</u></td></tr>
<tr><th id="5883">5883</th><td><u>#define  <dfn class="macro" id="_M/ILK_DISPLAY_DEBUG_DISABLE" data-ref="_M/ILK_DISPLAY_DEBUG_DISABLE">ILK_DISPLAY_DEBUG_DISABLE</dfn>	(1 &lt;&lt; 29)</u></td></tr>
<tr><th id="5884">5884</th><td><u>#define  <dfn class="macro" id="_M/ILK_HDCP_DISABLE" data-ref="_M/ILK_HDCP_DISABLE">ILK_HDCP_DISABLE</dfn>		(1 &lt;&lt; 25)</u></td></tr>
<tr><th id="5885">5885</th><td><u>#define  <dfn class="macro" id="_M/ILK_eDP_A_DISABLE" data-ref="_M/ILK_eDP_A_DISABLE">ILK_eDP_A_DISABLE</dfn>		(1 &lt;&lt; 24)</u></td></tr>
<tr><th id="5886">5886</th><td><u>#define  <dfn class="macro" id="_M/HSW_CDCLK_LIMIT" data-ref="_M/HSW_CDCLK_LIMIT">HSW_CDCLK_LIMIT</dfn>		(1 &lt;&lt; 24)</u></td></tr>
<tr><th id="5887">5887</th><td><u>#define  <dfn class="macro" id="_M/ILK_DESKTOP" data-ref="_M/ILK_DESKTOP">ILK_DESKTOP</dfn>			(1 &lt;&lt; 23)</u></td></tr>
<tr><th id="5888">5888</th><td></td></tr>
<tr><th id="5889">5889</th><td><u>#define <dfn class="macro" id="_M/ILK_DSPCLK_GATE_D" data-ref="_M/ILK_DSPCLK_GATE_D">ILK_DSPCLK_GATE_D</dfn>			0x42020</u></td></tr>
<tr><th id="5890">5890</th><td><u>#define   <dfn class="macro" id="_M/ILK_VRHUNIT_CLOCK_GATE_DISABLE" data-ref="_M/ILK_VRHUNIT_CLOCK_GATE_DISABLE">ILK_VRHUNIT_CLOCK_GATE_DISABLE</dfn>	(1 &lt;&lt; 28)</u></td></tr>
<tr><th id="5891">5891</th><td><u>#define   <dfn class="macro" id="_M/ILK_DPFCUNIT_CLOCK_GATE_DISABLE" data-ref="_M/ILK_DPFCUNIT_CLOCK_GATE_DISABLE">ILK_DPFCUNIT_CLOCK_GATE_DISABLE</dfn>	(1 &lt;&lt; 9)</u></td></tr>
<tr><th id="5892">5892</th><td><u>#define   <dfn class="macro" id="_M/ILK_DPFCRUNIT_CLOCK_GATE_DISABLE" data-ref="_M/ILK_DPFCRUNIT_CLOCK_GATE_DISABLE">ILK_DPFCRUNIT_CLOCK_GATE_DISABLE</dfn>	(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="5893">5893</th><td><u>#define   <dfn class="macro" id="_M/ILK_DPFDUNIT_CLOCK_GATE_ENABLE" data-ref="_M/ILK_DPFDUNIT_CLOCK_GATE_ENABLE">ILK_DPFDUNIT_CLOCK_GATE_ENABLE</dfn>	(1 &lt;&lt; 7)</u></td></tr>
<tr><th id="5894">5894</th><td><u>#define   <dfn class="macro" id="_M/ILK_DPARBUNIT_CLOCK_GATE_ENABLE" data-ref="_M/ILK_DPARBUNIT_CLOCK_GATE_ENABLE">ILK_DPARBUNIT_CLOCK_GATE_ENABLE</dfn>	(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="5895">5895</th><td></td></tr>
<tr><th id="5896">5896</th><td><u>#define <dfn class="macro" id="_M/IVB_CHICKEN3" data-ref="_M/IVB_CHICKEN3">IVB_CHICKEN3</dfn>	0x4200c</u></td></tr>
<tr><th id="5897">5897</th><td><u># define <dfn class="macro" id="_M/CHICKEN3_DGMG_REQ_OUT_FIX_DISABLE" data-ref="_M/CHICKEN3_DGMG_REQ_OUT_FIX_DISABLE">CHICKEN3_DGMG_REQ_OUT_FIX_DISABLE</dfn>	(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="5898">5898</th><td><u># define <dfn class="macro" id="_M/CHICKEN3_DGMG_DONE_FIX_DISABLE" data-ref="_M/CHICKEN3_DGMG_DONE_FIX_DISABLE">CHICKEN3_DGMG_DONE_FIX_DISABLE</dfn>		(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="5899">5899</th><td></td></tr>
<tr><th id="5900">5900</th><td><u>#define <dfn class="macro" id="_M/CHICKEN_PAR1_1" data-ref="_M/CHICKEN_PAR1_1">CHICKEN_PAR1_1</dfn>		0x42080</u></td></tr>
<tr><th id="5901">5901</th><td><u>#define  <dfn class="macro" id="_M/DPA_MASK_VBLANK_SRD" data-ref="_M/DPA_MASK_VBLANK_SRD">DPA_MASK_VBLANK_SRD</dfn>	(1 &lt;&lt; 15)</u></td></tr>
<tr><th id="5902">5902</th><td><u>#define  <dfn class="macro" id="_M/FORCE_ARB_IDLE_PLANES" data-ref="_M/FORCE_ARB_IDLE_PLANES">FORCE_ARB_IDLE_PLANES</dfn>	(1 &lt;&lt; 14)</u></td></tr>
<tr><th id="5903">5903</th><td></td></tr>
<tr><th id="5904">5904</th><td><u>#define <dfn class="macro" id="_M/_CHICKEN_PIPESL_1_A" data-ref="_M/_CHICKEN_PIPESL_1_A">_CHICKEN_PIPESL_1_A</dfn>	0x420b0</u></td></tr>
<tr><th id="5905">5905</th><td><u>#define <dfn class="macro" id="_M/_CHICKEN_PIPESL_1_B" data-ref="_M/_CHICKEN_PIPESL_1_B">_CHICKEN_PIPESL_1_B</dfn>	0x420b4</u></td></tr>
<tr><th id="5906">5906</th><td><u>#define  <dfn class="macro" id="_M/HSW_FBCQ_DIS" data-ref="_M/HSW_FBCQ_DIS">HSW_FBCQ_DIS</dfn>			(1 &lt;&lt; 22)</u></td></tr>
<tr><th id="5907">5907</th><td><u>#define  <dfn class="macro" id="_M/BDW_DPRS_MASK_VBLANK_SRD" data-ref="_M/BDW_DPRS_MASK_VBLANK_SRD">BDW_DPRS_MASK_VBLANK_SRD</dfn>	(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="5908">5908</th><td><u>#define <dfn class="macro" id="_M/CHICKEN_PIPESL_1" data-ref="_M/CHICKEN_PIPESL_1">CHICKEN_PIPESL_1</dfn>(pipe) _PIPE(pipe, _CHICKEN_PIPESL_1_A, _CHICKEN_PIPESL_1_B)</u></td></tr>
<tr><th id="5909">5909</th><td></td></tr>
<tr><th id="5910">5910</th><td><u>#define <dfn class="macro" id="_M/DISP_ARB_CTL" data-ref="_M/DISP_ARB_CTL">DISP_ARB_CTL</dfn>	0x45000</u></td></tr>
<tr><th id="5911">5911</th><td><u>#define  <dfn class="macro" id="_M/DISP_TILE_SURFACE_SWIZZLING" data-ref="_M/DISP_TILE_SURFACE_SWIZZLING">DISP_TILE_SURFACE_SWIZZLING</dfn>	(1&lt;&lt;13)</u></td></tr>
<tr><th id="5912">5912</th><td><u>#define  <dfn class="macro" id="_M/DISP_FBC_WM_DIS" data-ref="_M/DISP_FBC_WM_DIS">DISP_FBC_WM_DIS</dfn>		(1&lt;&lt;15)</u></td></tr>
<tr><th id="5913">5913</th><td><u>#define <dfn class="macro" id="_M/DISP_ARB_CTL2" data-ref="_M/DISP_ARB_CTL2">DISP_ARB_CTL2</dfn>	0x45004</u></td></tr>
<tr><th id="5914">5914</th><td><u>#define  <dfn class="macro" id="_M/DISP_DATA_PARTITION_5_6" data-ref="_M/DISP_DATA_PARTITION_5_6">DISP_DATA_PARTITION_5_6</dfn>	(1&lt;&lt;6)</u></td></tr>
<tr><th id="5915">5915</th><td><u>#define <dfn class="macro" id="_M/DBUF_CTL" data-ref="_M/DBUF_CTL">DBUF_CTL</dfn>	0x45008</u></td></tr>
<tr><th id="5916">5916</th><td><u>#define  <dfn class="macro" id="_M/DBUF_POWER_REQUEST" data-ref="_M/DBUF_POWER_REQUEST">DBUF_POWER_REQUEST</dfn>		(1&lt;&lt;31)</u></td></tr>
<tr><th id="5917">5917</th><td><u>#define  <dfn class="macro" id="_M/DBUF_POWER_STATE" data-ref="_M/DBUF_POWER_STATE">DBUF_POWER_STATE</dfn>		(1&lt;&lt;30)</u></td></tr>
<tr><th id="5918">5918</th><td><u>#define <dfn class="macro" id="_M/GEN7_MSG_CTL" data-ref="_M/GEN7_MSG_CTL">GEN7_MSG_CTL</dfn>	0x45010</u></td></tr>
<tr><th id="5919">5919</th><td><u>#define  <dfn class="macro" id="_M/WAIT_FOR_PCH_RESET_ACK" data-ref="_M/WAIT_FOR_PCH_RESET_ACK">WAIT_FOR_PCH_RESET_ACK</dfn>		(1&lt;&lt;1)</u></td></tr>
<tr><th id="5920">5920</th><td><u>#define  <dfn class="macro" id="_M/WAIT_FOR_PCH_FLR_ACK" data-ref="_M/WAIT_FOR_PCH_FLR_ACK">WAIT_FOR_PCH_FLR_ACK</dfn>		(1&lt;&lt;0)</u></td></tr>
<tr><th id="5921">5921</th><td><u>#define <dfn class="macro" id="_M/HSW_NDE_RSTWRN_OPT" data-ref="_M/HSW_NDE_RSTWRN_OPT">HSW_NDE_RSTWRN_OPT</dfn>	0x46408</u></td></tr>
<tr><th id="5922">5922</th><td><u>#define  <dfn class="macro" id="_M/RESET_PCH_HANDSHAKE_ENABLE" data-ref="_M/RESET_PCH_HANDSHAKE_ENABLE">RESET_PCH_HANDSHAKE_ENABLE</dfn>	(1&lt;&lt;4)</u></td></tr>
<tr><th id="5923">5923</th><td></td></tr>
<tr><th id="5924">5924</th><td><u>#define <dfn class="macro" id="_M/SKL_DFSM" data-ref="_M/SKL_DFSM">SKL_DFSM</dfn>			0x51000</u></td></tr>
<tr><th id="5925">5925</th><td><u>#define <dfn class="macro" id="_M/SKL_DFSM_CDCLK_LIMIT_MASK" data-ref="_M/SKL_DFSM_CDCLK_LIMIT_MASK">SKL_DFSM_CDCLK_LIMIT_MASK</dfn>	(3 &lt;&lt; 23)</u></td></tr>
<tr><th id="5926">5926</th><td><u>#define <dfn class="macro" id="_M/SKL_DFSM_CDCLK_LIMIT_675" data-ref="_M/SKL_DFSM_CDCLK_LIMIT_675">SKL_DFSM_CDCLK_LIMIT_675</dfn>	(0 &lt;&lt; 23)</u></td></tr>
<tr><th id="5927">5927</th><td><u>#define <dfn class="macro" id="_M/SKL_DFSM_CDCLK_LIMIT_540" data-ref="_M/SKL_DFSM_CDCLK_LIMIT_540">SKL_DFSM_CDCLK_LIMIT_540</dfn>	(1 &lt;&lt; 23)</u></td></tr>
<tr><th id="5928">5928</th><td><u>#define <dfn class="macro" id="_M/SKL_DFSM_CDCLK_LIMIT_450" data-ref="_M/SKL_DFSM_CDCLK_LIMIT_450">SKL_DFSM_CDCLK_LIMIT_450</dfn>	(2 &lt;&lt; 23)</u></td></tr>
<tr><th id="5929">5929</th><td><u>#define <dfn class="macro" id="_M/SKL_DFSM_CDCLK_LIMIT_337_5" data-ref="_M/SKL_DFSM_CDCLK_LIMIT_337_5">SKL_DFSM_CDCLK_LIMIT_337_5</dfn>	(3 &lt;&lt; 23)</u></td></tr>
<tr><th id="5930">5930</th><td><u>#define <dfn class="macro" id="_M/SKL_DFSM_PIPE_A_DISABLE" data-ref="_M/SKL_DFSM_PIPE_A_DISABLE">SKL_DFSM_PIPE_A_DISABLE</dfn>		(1 &lt;&lt; 30)</u></td></tr>
<tr><th id="5931">5931</th><td><u>#define <dfn class="macro" id="_M/SKL_DFSM_PIPE_B_DISABLE" data-ref="_M/SKL_DFSM_PIPE_B_DISABLE">SKL_DFSM_PIPE_B_DISABLE</dfn>		(1 &lt;&lt; 21)</u></td></tr>
<tr><th id="5932">5932</th><td><u>#define <dfn class="macro" id="_M/SKL_DFSM_PIPE_C_DISABLE" data-ref="_M/SKL_DFSM_PIPE_C_DISABLE">SKL_DFSM_PIPE_C_DISABLE</dfn>		(1 &lt;&lt; 28)</u></td></tr>
<tr><th id="5933">5933</th><td></td></tr>
<tr><th id="5934">5934</th><td><u>#define <dfn class="macro" id="_M/FF_SLICE_CS_CHICKEN2" data-ref="_M/FF_SLICE_CS_CHICKEN2">FF_SLICE_CS_CHICKEN2</dfn>			0x20e4</u></td></tr>
<tr><th id="5935">5935</th><td><u>#define  <dfn class="macro" id="_M/GEN9_TSG_BARRIER_ACK_DISABLE" data-ref="_M/GEN9_TSG_BARRIER_ACK_DISABLE">GEN9_TSG_BARRIER_ACK_DISABLE</dfn>		(1&lt;&lt;8)</u></td></tr>
<tr><th id="5936">5936</th><td></td></tr>
<tr><th id="5937">5937</th><td><i>/* GEN7 chicken */</i></td></tr>
<tr><th id="5938">5938</th><td><u>#define <dfn class="macro" id="_M/GEN7_COMMON_SLICE_CHICKEN1" data-ref="_M/GEN7_COMMON_SLICE_CHICKEN1">GEN7_COMMON_SLICE_CHICKEN1</dfn>		0x7010</u></td></tr>
<tr><th id="5939">5939</th><td><u># define <dfn class="macro" id="_M/GEN7_CSC1_RHWO_OPT_DISABLE_IN_RCC" data-ref="_M/GEN7_CSC1_RHWO_OPT_DISABLE_IN_RCC">GEN7_CSC1_RHWO_OPT_DISABLE_IN_RCC</dfn>	((1&lt;&lt;10) | (1&lt;&lt;26))</u></td></tr>
<tr><th id="5940">5940</th><td><u># define <dfn class="macro" id="_M/GEN9_RHWO_OPTIMIZATION_DISABLE" data-ref="_M/GEN9_RHWO_OPTIMIZATION_DISABLE">GEN9_RHWO_OPTIMIZATION_DISABLE</dfn>		(1&lt;&lt;14)</u></td></tr>
<tr><th id="5941">5941</th><td><u>#define <dfn class="macro" id="_M/COMMON_SLICE_CHICKEN2" data-ref="_M/COMMON_SLICE_CHICKEN2">COMMON_SLICE_CHICKEN2</dfn>			0x7014</u></td></tr>
<tr><th id="5942">5942</th><td><u># define <dfn class="macro" id="_M/GEN8_SBE_DISABLE_REPLAY_BUF_OPTIMIZATION" data-ref="_M/GEN8_SBE_DISABLE_REPLAY_BUF_OPTIMIZATION">GEN8_SBE_DISABLE_REPLAY_BUF_OPTIMIZATION</dfn> (1&lt;&lt;8)</u></td></tr>
<tr><th id="5943">5943</th><td><u># define <dfn class="macro" id="_M/GEN8_CSC2_SBE_VUE_CACHE_CONSERVATIVE" data-ref="_M/GEN8_CSC2_SBE_VUE_CACHE_CONSERVATIVE">GEN8_CSC2_SBE_VUE_CACHE_CONSERVATIVE</dfn>	(1&lt;&lt;0)</u></td></tr>
<tr><th id="5944">5944</th><td></td></tr>
<tr><th id="5945">5945</th><td><u>#define <dfn class="macro" id="_M/HIZ_CHICKEN" data-ref="_M/HIZ_CHICKEN">HIZ_CHICKEN</dfn>					0x7018</u></td></tr>
<tr><th id="5946">5946</th><td><u># define <dfn class="macro" id="_M/CHV_HZ_8X8_MODE_IN_1X" data-ref="_M/CHV_HZ_8X8_MODE_IN_1X">CHV_HZ_8X8_MODE_IN_1X</dfn>				(1&lt;&lt;15)</u></td></tr>
<tr><th id="5947">5947</th><td><u># define <dfn class="macro" id="_M/BDW_HIZ_POWER_COMPILER_CLOCK_GATING_DISABLE" data-ref="_M/BDW_HIZ_POWER_COMPILER_CLOCK_GATING_DISABLE">BDW_HIZ_POWER_COMPILER_CLOCK_GATING_DISABLE</dfn>	(1&lt;&lt;3)</u></td></tr>
<tr><th id="5948">5948</th><td></td></tr>
<tr><th id="5949">5949</th><td><u>#define <dfn class="macro" id="_M/GEN9_SLICE_COMMON_ECO_CHICKEN0" data-ref="_M/GEN9_SLICE_COMMON_ECO_CHICKEN0">GEN9_SLICE_COMMON_ECO_CHICKEN0</dfn>		0x7308</u></td></tr>
<tr><th id="5950">5950</th><td><u>#define  <dfn class="macro" id="_M/DISABLE_PIXEL_MASK_CAMMING" data-ref="_M/DISABLE_PIXEL_MASK_CAMMING">DISABLE_PIXEL_MASK_CAMMING</dfn>		(1&lt;&lt;14)</u></td></tr>
<tr><th id="5951">5951</th><td></td></tr>
<tr><th id="5952">5952</th><td><u>#define <dfn class="macro" id="_M/GEN7_L3SQCREG1" data-ref="_M/GEN7_L3SQCREG1">GEN7_L3SQCREG1</dfn>				0xB010</u></td></tr>
<tr><th id="5953">5953</th><td><u>#define  <dfn class="macro" id="_M/VLV_B0_WA_L3SQCREG1_VALUE" data-ref="_M/VLV_B0_WA_L3SQCREG1_VALUE">VLV_B0_WA_L3SQCREG1_VALUE</dfn>		0x00D30000</u></td></tr>
<tr><th id="5954">5954</th><td></td></tr>
<tr><th id="5955">5955</th><td><u>#define <dfn class="macro" id="_M/GEN8_L3SQCREG1" data-ref="_M/GEN8_L3SQCREG1">GEN8_L3SQCREG1</dfn>				0xB100</u></td></tr>
<tr><th id="5956">5956</th><td><u>#define  <dfn class="macro" id="_M/BDW_WA_L3SQCREG1_DEFAULT" data-ref="_M/BDW_WA_L3SQCREG1_DEFAULT">BDW_WA_L3SQCREG1_DEFAULT</dfn>		0x784000</u></td></tr>
<tr><th id="5957">5957</th><td></td></tr>
<tr><th id="5958">5958</th><td><u>#define <dfn class="macro" id="_M/GEN7_L3CNTLREG1" data-ref="_M/GEN7_L3CNTLREG1">GEN7_L3CNTLREG1</dfn>				0xB01C</u></td></tr>
<tr><th id="5959">5959</th><td><u>#define  <dfn class="macro" id="_M/GEN7_WA_FOR_GEN7_L3_CONTROL" data-ref="_M/GEN7_WA_FOR_GEN7_L3_CONTROL">GEN7_WA_FOR_GEN7_L3_CONTROL</dfn>			0x3C47FF8C</u></td></tr>
<tr><th id="5960">5960</th><td><u>#define  <dfn class="macro" id="_M/GEN7_L3AGDIS" data-ref="_M/GEN7_L3AGDIS">GEN7_L3AGDIS</dfn>				(1&lt;&lt;19)</u></td></tr>
<tr><th id="5961">5961</th><td><u>#define <dfn class="macro" id="_M/GEN7_L3CNTLREG2" data-ref="_M/GEN7_L3CNTLREG2">GEN7_L3CNTLREG2</dfn>				0xB020</u></td></tr>
<tr><th id="5962">5962</th><td><u>#define <dfn class="macro" id="_M/GEN7_L3CNTLREG3" data-ref="_M/GEN7_L3CNTLREG3">GEN7_L3CNTLREG3</dfn>				0xB024</u></td></tr>
<tr><th id="5963">5963</th><td></td></tr>
<tr><th id="5964">5964</th><td><u>#define <dfn class="macro" id="_M/GEN7_L3_CHICKEN_MODE_REGISTER" data-ref="_M/GEN7_L3_CHICKEN_MODE_REGISTER">GEN7_L3_CHICKEN_MODE_REGISTER</dfn>		0xB030</u></td></tr>
<tr><th id="5965">5965</th><td><u>#define  <dfn class="macro" id="_M/GEN7_WA_L3_CHICKEN_MODE" data-ref="_M/GEN7_WA_L3_CHICKEN_MODE">GEN7_WA_L3_CHICKEN_MODE</dfn>				0x20000000</u></td></tr>
<tr><th id="5966">5966</th><td></td></tr>
<tr><th id="5967">5967</th><td><u>#define <dfn class="macro" id="_M/GEN7_L3SQCREG4" data-ref="_M/GEN7_L3SQCREG4">GEN7_L3SQCREG4</dfn>				0xb034</u></td></tr>
<tr><th id="5968">5968</th><td><u>#define  <dfn class="macro" id="_M/L3SQ_URB_READ_CAM_MATCH_DISABLE" data-ref="_M/L3SQ_URB_READ_CAM_MATCH_DISABLE">L3SQ_URB_READ_CAM_MATCH_DISABLE</dfn>	(1&lt;&lt;27)</u></td></tr>
<tr><th id="5969">5969</th><td></td></tr>
<tr><th id="5970">5970</th><td><u>#define <dfn class="macro" id="_M/GEN8_L3SQCREG4" data-ref="_M/GEN8_L3SQCREG4">GEN8_L3SQCREG4</dfn>				0xb118</u></td></tr>
<tr><th id="5971">5971</th><td><u>#define  <dfn class="macro" id="_M/GEN8_LQSC_RO_PERF_DIS" data-ref="_M/GEN8_LQSC_RO_PERF_DIS">GEN8_LQSC_RO_PERF_DIS</dfn>			(1&lt;&lt;27)</u></td></tr>
<tr><th id="5972">5972</th><td><u>#define  <dfn class="macro" id="_M/GEN8_LQSC_FLUSH_COHERENT_LINES" data-ref="_M/GEN8_LQSC_FLUSH_COHERENT_LINES">GEN8_LQSC_FLUSH_COHERENT_LINES</dfn>		(1&lt;&lt;21)</u></td></tr>
<tr><th id="5973">5973</th><td></td></tr>
<tr><th id="5974">5974</th><td><i>/* GEN8 chicken */</i></td></tr>
<tr><th id="5975">5975</th><td><u>#define <dfn class="macro" id="_M/HDC_CHICKEN0" data-ref="_M/HDC_CHICKEN0">HDC_CHICKEN0</dfn>				0x7300</u></td></tr>
<tr><th id="5976">5976</th><td><u>#define  <dfn class="macro" id="_M/HDC_FORCE_CSR_NON_COHERENT_OVR_DISABLE" data-ref="_M/HDC_FORCE_CSR_NON_COHERENT_OVR_DISABLE">HDC_FORCE_CSR_NON_COHERENT_OVR_DISABLE</dfn>	(1&lt;&lt;15)</u></td></tr>
<tr><th id="5977">5977</th><td><u>#define  <dfn class="macro" id="_M/HDC_FENCE_DEST_SLM_DISABLE" data-ref="_M/HDC_FENCE_DEST_SLM_DISABLE">HDC_FENCE_DEST_SLM_DISABLE</dfn>		(1&lt;&lt;14)</u></td></tr>
<tr><th id="5978">5978</th><td><u>#define  <dfn class="macro" id="_M/HDC_DONOT_FETCH_MEM_WHEN_MASKED" data-ref="_M/HDC_DONOT_FETCH_MEM_WHEN_MASKED">HDC_DONOT_FETCH_MEM_WHEN_MASKED</dfn>	(1&lt;&lt;11)</u></td></tr>
<tr><th id="5979">5979</th><td><u>#define  <dfn class="macro" id="_M/HDC_FORCE_CONTEXT_SAVE_RESTORE_NON_COHERENT" data-ref="_M/HDC_FORCE_CONTEXT_SAVE_RESTORE_NON_COHERENT">HDC_FORCE_CONTEXT_SAVE_RESTORE_NON_COHERENT</dfn>	(1&lt;&lt;5)</u></td></tr>
<tr><th id="5980">5980</th><td><u>#define  <dfn class="macro" id="_M/HDC_FORCE_NON_COHERENT" data-ref="_M/HDC_FORCE_NON_COHERENT">HDC_FORCE_NON_COHERENT</dfn>			(1&lt;&lt;4)</u></td></tr>
<tr><th id="5981">5981</th><td><u>#define  <dfn class="macro" id="_M/HDC_BARRIER_PERFORMANCE_DISABLE" data-ref="_M/HDC_BARRIER_PERFORMANCE_DISABLE">HDC_BARRIER_PERFORMANCE_DISABLE</dfn>	(1&lt;&lt;10)</u></td></tr>
<tr><th id="5982">5982</th><td></td></tr>
<tr><th id="5983">5983</th><td><i>/* GEN9 chicken */</i></td></tr>
<tr><th id="5984">5984</th><td><u>#define <dfn class="macro" id="_M/SLICE_ECO_CHICKEN0" data-ref="_M/SLICE_ECO_CHICKEN0">SLICE_ECO_CHICKEN0</dfn>			0x7308</u></td></tr>
<tr><th id="5985">5985</th><td><u>#define   <dfn class="macro" id="_M/PIXEL_MASK_CAMMING_DISABLE" data-ref="_M/PIXEL_MASK_CAMMING_DISABLE">PIXEL_MASK_CAMMING_DISABLE</dfn>		(1 &lt;&lt; 14)</u></td></tr>
<tr><th id="5986">5986</th><td></td></tr>
<tr><th id="5987">5987</th><td><i>/* WaCatErrorRejectionIssue */</i></td></tr>
<tr><th id="5988">5988</th><td><u>#define <dfn class="macro" id="_M/GEN7_SQ_CHICKEN_MBCUNIT_CONFIG" data-ref="_M/GEN7_SQ_CHICKEN_MBCUNIT_CONFIG">GEN7_SQ_CHICKEN_MBCUNIT_CONFIG</dfn>		0x9030</u></td></tr>
<tr><th id="5989">5989</th><td><u>#define  <dfn class="macro" id="_M/GEN7_SQ_CHICKEN_MBCUNIT_SQINTMOB" data-ref="_M/GEN7_SQ_CHICKEN_MBCUNIT_SQINTMOB">GEN7_SQ_CHICKEN_MBCUNIT_SQINTMOB</dfn>	(1&lt;&lt;11)</u></td></tr>
<tr><th id="5990">5990</th><td></td></tr>
<tr><th id="5991">5991</th><td><u>#define <dfn class="macro" id="_M/HSW_SCRATCH1" data-ref="_M/HSW_SCRATCH1">HSW_SCRATCH1</dfn>				0xb038</u></td></tr>
<tr><th id="5992">5992</th><td><u>#define  <dfn class="macro" id="_M/HSW_SCRATCH1_L3_DATA_ATOMICS_DISABLE" data-ref="_M/HSW_SCRATCH1_L3_DATA_ATOMICS_DISABLE">HSW_SCRATCH1_L3_DATA_ATOMICS_DISABLE</dfn>	(1&lt;&lt;27)</u></td></tr>
<tr><th id="5993">5993</th><td></td></tr>
<tr><th id="5994">5994</th><td><u>#define <dfn class="macro" id="_M/BDW_SCRATCH1" data-ref="_M/BDW_SCRATCH1">BDW_SCRATCH1</dfn>					0xb11c</u></td></tr>
<tr><th id="5995">5995</th><td><u>#define  <dfn class="macro" id="_M/GEN9_LBS_SLA_RETRY_TIMER_DECREMENT_ENABLE" data-ref="_M/GEN9_LBS_SLA_RETRY_TIMER_DECREMENT_ENABLE">GEN9_LBS_SLA_RETRY_TIMER_DECREMENT_ENABLE</dfn>	(1&lt;&lt;2)</u></td></tr>
<tr><th id="5996">5996</th><td></td></tr>
<tr><th id="5997">5997</th><td><i>/* PCH */</i></td></tr>
<tr><th id="5998">5998</th><td></td></tr>
<tr><th id="5999">5999</th><td><i>/* south display engine interrupt: IBX */</i></td></tr>
<tr><th id="6000">6000</th><td><u>#define <dfn class="macro" id="_M/SDE_AUDIO_POWER_D" data-ref="_M/SDE_AUDIO_POWER_D">SDE_AUDIO_POWER_D</dfn>	(1 &lt;&lt; 27)</u></td></tr>
<tr><th id="6001">6001</th><td><u>#define <dfn class="macro" id="_M/SDE_AUDIO_POWER_C" data-ref="_M/SDE_AUDIO_POWER_C">SDE_AUDIO_POWER_C</dfn>	(1 &lt;&lt; 26)</u></td></tr>
<tr><th id="6002">6002</th><td><u>#define <dfn class="macro" id="_M/SDE_AUDIO_POWER_B" data-ref="_M/SDE_AUDIO_POWER_B">SDE_AUDIO_POWER_B</dfn>	(1 &lt;&lt; 25)</u></td></tr>
<tr><th id="6003">6003</th><td><u>#define <dfn class="macro" id="_M/SDE_AUDIO_POWER_SHIFT" data-ref="_M/SDE_AUDIO_POWER_SHIFT">SDE_AUDIO_POWER_SHIFT</dfn>	(25)</u></td></tr>
<tr><th id="6004">6004</th><td><u>#define <dfn class="macro" id="_M/SDE_AUDIO_POWER_MASK" data-ref="_M/SDE_AUDIO_POWER_MASK">SDE_AUDIO_POWER_MASK</dfn>	(7 &lt;&lt; SDE_AUDIO_POWER_SHIFT)</u></td></tr>
<tr><th id="6005">6005</th><td><u>#define <dfn class="macro" id="_M/SDE_GMBUS" data-ref="_M/SDE_GMBUS">SDE_GMBUS</dfn>		(1 &lt;&lt; 24)</u></td></tr>
<tr><th id="6006">6006</th><td><u>#define <dfn class="macro" id="_M/SDE_AUDIO_HDCP_TRANSB" data-ref="_M/SDE_AUDIO_HDCP_TRANSB">SDE_AUDIO_HDCP_TRANSB</dfn>	(1 &lt;&lt; 23)</u></td></tr>
<tr><th id="6007">6007</th><td><u>#define <dfn class="macro" id="_M/SDE_AUDIO_HDCP_TRANSA" data-ref="_M/SDE_AUDIO_HDCP_TRANSA">SDE_AUDIO_HDCP_TRANSA</dfn>	(1 &lt;&lt; 22)</u></td></tr>
<tr><th id="6008">6008</th><td><u>#define <dfn class="macro" id="_M/SDE_AUDIO_HDCP_MASK" data-ref="_M/SDE_AUDIO_HDCP_MASK">SDE_AUDIO_HDCP_MASK</dfn>	(3 &lt;&lt; 22)</u></td></tr>
<tr><th id="6009">6009</th><td><u>#define <dfn class="macro" id="_M/SDE_AUDIO_TRANSB" data-ref="_M/SDE_AUDIO_TRANSB">SDE_AUDIO_TRANSB</dfn>	(1 &lt;&lt; 21)</u></td></tr>
<tr><th id="6010">6010</th><td><u>#define <dfn class="macro" id="_M/SDE_AUDIO_TRANSA" data-ref="_M/SDE_AUDIO_TRANSA">SDE_AUDIO_TRANSA</dfn>	(1 &lt;&lt; 20)</u></td></tr>
<tr><th id="6011">6011</th><td><u>#define <dfn class="macro" id="_M/SDE_AUDIO_TRANS_MASK" data-ref="_M/SDE_AUDIO_TRANS_MASK">SDE_AUDIO_TRANS_MASK</dfn>	(3 &lt;&lt; 20)</u></td></tr>
<tr><th id="6012">6012</th><td><u>#define <dfn class="macro" id="_M/SDE_POISON" data-ref="_M/SDE_POISON">SDE_POISON</dfn>		(1 &lt;&lt; 19)</u></td></tr>
<tr><th id="6013">6013</th><td><i>/* 18 reserved */</i></td></tr>
<tr><th id="6014">6014</th><td><u>#define <dfn class="macro" id="_M/SDE_FDI_RXB" data-ref="_M/SDE_FDI_RXB">SDE_FDI_RXB</dfn>		(1 &lt;&lt; 17)</u></td></tr>
<tr><th id="6015">6015</th><td><u>#define <dfn class="macro" id="_M/SDE_FDI_RXA" data-ref="_M/SDE_FDI_RXA">SDE_FDI_RXA</dfn>		(1 &lt;&lt; 16)</u></td></tr>
<tr><th id="6016">6016</th><td><u>#define <dfn class="macro" id="_M/SDE_FDI_MASK" data-ref="_M/SDE_FDI_MASK">SDE_FDI_MASK</dfn>		(3 &lt;&lt; 16)</u></td></tr>
<tr><th id="6017">6017</th><td><u>#define <dfn class="macro" id="_M/SDE_AUXD" data-ref="_M/SDE_AUXD">SDE_AUXD</dfn>		(1 &lt;&lt; 15)</u></td></tr>
<tr><th id="6018">6018</th><td><u>#define <dfn class="macro" id="_M/SDE_AUXC" data-ref="_M/SDE_AUXC">SDE_AUXC</dfn>		(1 &lt;&lt; 14)</u></td></tr>
<tr><th id="6019">6019</th><td><u>#define <dfn class="macro" id="_M/SDE_AUXB" data-ref="_M/SDE_AUXB">SDE_AUXB</dfn>		(1 &lt;&lt; 13)</u></td></tr>
<tr><th id="6020">6020</th><td><u>#define <dfn class="macro" id="_M/SDE_AUX_MASK" data-ref="_M/SDE_AUX_MASK">SDE_AUX_MASK</dfn>		(7 &lt;&lt; 13)</u></td></tr>
<tr><th id="6021">6021</th><td><i>/* 12 reserved */</i></td></tr>
<tr><th id="6022">6022</th><td><u>#define <dfn class="macro" id="_M/SDE_CRT_HOTPLUG" data-ref="_M/SDE_CRT_HOTPLUG">SDE_CRT_HOTPLUG</dfn>         (1 &lt;&lt; 11)</u></td></tr>
<tr><th id="6023">6023</th><td><u>#define <dfn class="macro" id="_M/SDE_PORTD_HOTPLUG" data-ref="_M/SDE_PORTD_HOTPLUG">SDE_PORTD_HOTPLUG</dfn>       (1 &lt;&lt; 10)</u></td></tr>
<tr><th id="6024">6024</th><td><u>#define <dfn class="macro" id="_M/SDE_PORTC_HOTPLUG" data-ref="_M/SDE_PORTC_HOTPLUG">SDE_PORTC_HOTPLUG</dfn>       (1 &lt;&lt; 9)</u></td></tr>
<tr><th id="6025">6025</th><td><u>#define <dfn class="macro" id="_M/SDE_PORTB_HOTPLUG" data-ref="_M/SDE_PORTB_HOTPLUG">SDE_PORTB_HOTPLUG</dfn>       (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="6026">6026</th><td><u>#define <dfn class="macro" id="_M/SDE_SDVOB_HOTPLUG" data-ref="_M/SDE_SDVOB_HOTPLUG">SDE_SDVOB_HOTPLUG</dfn>       (1 &lt;&lt; 6)</u></td></tr>
<tr><th id="6027">6027</th><td><u>#define <dfn class="macro" id="_M/SDE_HOTPLUG_MASK" data-ref="_M/SDE_HOTPLUG_MASK">SDE_HOTPLUG_MASK</dfn>        (SDE_CRT_HOTPLUG | \</u></td></tr>
<tr><th id="6028">6028</th><td><u>				 SDE_SDVOB_HOTPLUG |	\</u></td></tr>
<tr><th id="6029">6029</th><td><u>				 SDE_PORTB_HOTPLUG |	\</u></td></tr>
<tr><th id="6030">6030</th><td><u>				 SDE_PORTC_HOTPLUG |	\</u></td></tr>
<tr><th id="6031">6031</th><td><u>				 SDE_PORTD_HOTPLUG)</u></td></tr>
<tr><th id="6032">6032</th><td><u>#define <dfn class="macro" id="_M/SDE_TRANSB_CRC_DONE" data-ref="_M/SDE_TRANSB_CRC_DONE">SDE_TRANSB_CRC_DONE</dfn>	(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="6033">6033</th><td><u>#define <dfn class="macro" id="_M/SDE_TRANSB_CRC_ERR" data-ref="_M/SDE_TRANSB_CRC_ERR">SDE_TRANSB_CRC_ERR</dfn>	(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="6034">6034</th><td><u>#define <dfn class="macro" id="_M/SDE_TRANSB_FIFO_UNDER" data-ref="_M/SDE_TRANSB_FIFO_UNDER">SDE_TRANSB_FIFO_UNDER</dfn>	(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="6035">6035</th><td><u>#define <dfn class="macro" id="_M/SDE_TRANSA_CRC_DONE" data-ref="_M/SDE_TRANSA_CRC_DONE">SDE_TRANSA_CRC_DONE</dfn>	(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="6036">6036</th><td><u>#define <dfn class="macro" id="_M/SDE_TRANSA_CRC_ERR" data-ref="_M/SDE_TRANSA_CRC_ERR">SDE_TRANSA_CRC_ERR</dfn>	(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="6037">6037</th><td><u>#define <dfn class="macro" id="_M/SDE_TRANSA_FIFO_UNDER" data-ref="_M/SDE_TRANSA_FIFO_UNDER">SDE_TRANSA_FIFO_UNDER</dfn>	(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="6038">6038</th><td><u>#define <dfn class="macro" id="_M/SDE_TRANS_MASK" data-ref="_M/SDE_TRANS_MASK">SDE_TRANS_MASK</dfn>		(0x3f)</u></td></tr>
<tr><th id="6039">6039</th><td></td></tr>
<tr><th id="6040">6040</th><td><i>/* south display engine interrupt: CPT/PPT */</i></td></tr>
<tr><th id="6041">6041</th><td><u>#define <dfn class="macro" id="_M/SDE_AUDIO_POWER_D_CPT" data-ref="_M/SDE_AUDIO_POWER_D_CPT">SDE_AUDIO_POWER_D_CPT</dfn>	(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="6042">6042</th><td><u>#define <dfn class="macro" id="_M/SDE_AUDIO_POWER_C_CPT" data-ref="_M/SDE_AUDIO_POWER_C_CPT">SDE_AUDIO_POWER_C_CPT</dfn>	(1 &lt;&lt; 30)</u></td></tr>
<tr><th id="6043">6043</th><td><u>#define <dfn class="macro" id="_M/SDE_AUDIO_POWER_B_CPT" data-ref="_M/SDE_AUDIO_POWER_B_CPT">SDE_AUDIO_POWER_B_CPT</dfn>	(1 &lt;&lt; 29)</u></td></tr>
<tr><th id="6044">6044</th><td><u>#define <dfn class="macro" id="_M/SDE_AUDIO_POWER_SHIFT_CPT" data-ref="_M/SDE_AUDIO_POWER_SHIFT_CPT">SDE_AUDIO_POWER_SHIFT_CPT</dfn>   29</u></td></tr>
<tr><th id="6045">6045</th><td><u>#define <dfn class="macro" id="_M/SDE_AUDIO_POWER_MASK_CPT" data-ref="_M/SDE_AUDIO_POWER_MASK_CPT">SDE_AUDIO_POWER_MASK_CPT</dfn>    (7 &lt;&lt; 29)</u></td></tr>
<tr><th id="6046">6046</th><td><u>#define <dfn class="macro" id="_M/SDE_AUXD_CPT" data-ref="_M/SDE_AUXD_CPT">SDE_AUXD_CPT</dfn>		(1 &lt;&lt; 27)</u></td></tr>
<tr><th id="6047">6047</th><td><u>#define <dfn class="macro" id="_M/SDE_AUXC_CPT" data-ref="_M/SDE_AUXC_CPT">SDE_AUXC_CPT</dfn>		(1 &lt;&lt; 26)</u></td></tr>
<tr><th id="6048">6048</th><td><u>#define <dfn class="macro" id="_M/SDE_AUXB_CPT" data-ref="_M/SDE_AUXB_CPT">SDE_AUXB_CPT</dfn>		(1 &lt;&lt; 25)</u></td></tr>
<tr><th id="6049">6049</th><td><u>#define <dfn class="macro" id="_M/SDE_AUX_MASK_CPT" data-ref="_M/SDE_AUX_MASK_CPT">SDE_AUX_MASK_CPT</dfn>	(7 &lt;&lt; 25)</u></td></tr>
<tr><th id="6050">6050</th><td><u>#define <dfn class="macro" id="_M/SDE_PORTE_HOTPLUG_SPT" data-ref="_M/SDE_PORTE_HOTPLUG_SPT">SDE_PORTE_HOTPLUG_SPT</dfn>	(1 &lt;&lt; 25)</u></td></tr>
<tr><th id="6051">6051</th><td><u>#define <dfn class="macro" id="_M/SDE_PORTA_HOTPLUG_SPT" data-ref="_M/SDE_PORTA_HOTPLUG_SPT">SDE_PORTA_HOTPLUG_SPT</dfn>	(1 &lt;&lt; 24)</u></td></tr>
<tr><th id="6052">6052</th><td><u>#define <dfn class="macro" id="_M/SDE_PORTD_HOTPLUG_CPT" data-ref="_M/SDE_PORTD_HOTPLUG_CPT">SDE_PORTD_HOTPLUG_CPT</dfn>	(1 &lt;&lt; 23)</u></td></tr>
<tr><th id="6053">6053</th><td><u>#define <dfn class="macro" id="_M/SDE_PORTC_HOTPLUG_CPT" data-ref="_M/SDE_PORTC_HOTPLUG_CPT">SDE_PORTC_HOTPLUG_CPT</dfn>	(1 &lt;&lt; 22)</u></td></tr>
<tr><th id="6054">6054</th><td><u>#define <dfn class="macro" id="_M/SDE_PORTB_HOTPLUG_CPT" data-ref="_M/SDE_PORTB_HOTPLUG_CPT">SDE_PORTB_HOTPLUG_CPT</dfn>	(1 &lt;&lt; 21)</u></td></tr>
<tr><th id="6055">6055</th><td><u>#define <dfn class="macro" id="_M/SDE_CRT_HOTPLUG_CPT" data-ref="_M/SDE_CRT_HOTPLUG_CPT">SDE_CRT_HOTPLUG_CPT</dfn>	(1 &lt;&lt; 19)</u></td></tr>
<tr><th id="6056">6056</th><td><u>#define <dfn class="macro" id="_M/SDE_SDVOB_HOTPLUG_CPT" data-ref="_M/SDE_SDVOB_HOTPLUG_CPT">SDE_SDVOB_HOTPLUG_CPT</dfn>	(1 &lt;&lt; 18)</u></td></tr>
<tr><th id="6057">6057</th><td><u>#define <dfn class="macro" id="_M/SDE_HOTPLUG_MASK_CPT" data-ref="_M/SDE_HOTPLUG_MASK_CPT">SDE_HOTPLUG_MASK_CPT</dfn>	(SDE_CRT_HOTPLUG_CPT |		\</u></td></tr>
<tr><th id="6058">6058</th><td><u>				 SDE_SDVOB_HOTPLUG_CPT |	\</u></td></tr>
<tr><th id="6059">6059</th><td><u>				 SDE_PORTD_HOTPLUG_CPT |	\</u></td></tr>
<tr><th id="6060">6060</th><td><u>				 SDE_PORTC_HOTPLUG_CPT |	\</u></td></tr>
<tr><th id="6061">6061</th><td><u>				 SDE_PORTB_HOTPLUG_CPT)</u></td></tr>
<tr><th id="6062">6062</th><td><u>#define <dfn class="macro" id="_M/SDE_HOTPLUG_MASK_SPT" data-ref="_M/SDE_HOTPLUG_MASK_SPT">SDE_HOTPLUG_MASK_SPT</dfn>	(SDE_PORTE_HOTPLUG_SPT |	\</u></td></tr>
<tr><th id="6063">6063</th><td><u>				 SDE_PORTD_HOTPLUG_CPT |	\</u></td></tr>
<tr><th id="6064">6064</th><td><u>				 SDE_PORTC_HOTPLUG_CPT |	\</u></td></tr>
<tr><th id="6065">6065</th><td><u>				 SDE_PORTB_HOTPLUG_CPT |	\</u></td></tr>
<tr><th id="6066">6066</th><td><u>				 SDE_PORTA_HOTPLUG_SPT)</u></td></tr>
<tr><th id="6067">6067</th><td><u>#define <dfn class="macro" id="_M/SDE_GMBUS_CPT" data-ref="_M/SDE_GMBUS_CPT">SDE_GMBUS_CPT</dfn>		(1 &lt;&lt; 17)</u></td></tr>
<tr><th id="6068">6068</th><td><u>#define <dfn class="macro" id="_M/SDE_ERROR_CPT" data-ref="_M/SDE_ERROR_CPT">SDE_ERROR_CPT</dfn>		(1 &lt;&lt; 16)</u></td></tr>
<tr><th id="6069">6069</th><td><u>#define <dfn class="macro" id="_M/SDE_AUDIO_CP_REQ_C_CPT" data-ref="_M/SDE_AUDIO_CP_REQ_C_CPT">SDE_AUDIO_CP_REQ_C_CPT</dfn>	(1 &lt;&lt; 10)</u></td></tr>
<tr><th id="6070">6070</th><td><u>#define <dfn class="macro" id="_M/SDE_AUDIO_CP_CHG_C_CPT" data-ref="_M/SDE_AUDIO_CP_CHG_C_CPT">SDE_AUDIO_CP_CHG_C_CPT</dfn>	(1 &lt;&lt; 9)</u></td></tr>
<tr><th id="6071">6071</th><td><u>#define <dfn class="macro" id="_M/SDE_FDI_RXC_CPT" data-ref="_M/SDE_FDI_RXC_CPT">SDE_FDI_RXC_CPT</dfn>		(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="6072">6072</th><td><u>#define <dfn class="macro" id="_M/SDE_AUDIO_CP_REQ_B_CPT" data-ref="_M/SDE_AUDIO_CP_REQ_B_CPT">SDE_AUDIO_CP_REQ_B_CPT</dfn>	(1 &lt;&lt; 6)</u></td></tr>
<tr><th id="6073">6073</th><td><u>#define <dfn class="macro" id="_M/SDE_AUDIO_CP_CHG_B_CPT" data-ref="_M/SDE_AUDIO_CP_CHG_B_CPT">SDE_AUDIO_CP_CHG_B_CPT</dfn>	(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="6074">6074</th><td><u>#define <dfn class="macro" id="_M/SDE_FDI_RXB_CPT" data-ref="_M/SDE_FDI_RXB_CPT">SDE_FDI_RXB_CPT</dfn>		(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="6075">6075</th><td><u>#define <dfn class="macro" id="_M/SDE_AUDIO_CP_REQ_A_CPT" data-ref="_M/SDE_AUDIO_CP_REQ_A_CPT">SDE_AUDIO_CP_REQ_A_CPT</dfn>	(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="6076">6076</th><td><u>#define <dfn class="macro" id="_M/SDE_AUDIO_CP_CHG_A_CPT" data-ref="_M/SDE_AUDIO_CP_CHG_A_CPT">SDE_AUDIO_CP_CHG_A_CPT</dfn>	(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="6077">6077</th><td><u>#define <dfn class="macro" id="_M/SDE_FDI_RXA_CPT" data-ref="_M/SDE_FDI_RXA_CPT">SDE_FDI_RXA_CPT</dfn>		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="6078">6078</th><td><u>#define <dfn class="macro" id="_M/SDE_AUDIO_CP_REQ_CPT" data-ref="_M/SDE_AUDIO_CP_REQ_CPT">SDE_AUDIO_CP_REQ_CPT</dfn>	(SDE_AUDIO_CP_REQ_C_CPT | \</u></td></tr>
<tr><th id="6079">6079</th><td><u>				 SDE_AUDIO_CP_REQ_B_CPT | \</u></td></tr>
<tr><th id="6080">6080</th><td><u>				 SDE_AUDIO_CP_REQ_A_CPT)</u></td></tr>
<tr><th id="6081">6081</th><td><u>#define <dfn class="macro" id="_M/SDE_AUDIO_CP_CHG_CPT" data-ref="_M/SDE_AUDIO_CP_CHG_CPT">SDE_AUDIO_CP_CHG_CPT</dfn>	(SDE_AUDIO_CP_CHG_C_CPT | \</u></td></tr>
<tr><th id="6082">6082</th><td><u>				 SDE_AUDIO_CP_CHG_B_CPT | \</u></td></tr>
<tr><th id="6083">6083</th><td><u>				 SDE_AUDIO_CP_CHG_A_CPT)</u></td></tr>
<tr><th id="6084">6084</th><td><u>#define <dfn class="macro" id="_M/SDE_FDI_MASK_CPT" data-ref="_M/SDE_FDI_MASK_CPT">SDE_FDI_MASK_CPT</dfn>	(SDE_FDI_RXC_CPT | \</u></td></tr>
<tr><th id="6085">6085</th><td><u>				 SDE_FDI_RXB_CPT | \</u></td></tr>
<tr><th id="6086">6086</th><td><u>				 SDE_FDI_RXA_CPT)</u></td></tr>
<tr><th id="6087">6087</th><td></td></tr>
<tr><th id="6088">6088</th><td><u>#define <dfn class="macro" id="_M/SDEISR" data-ref="_M/SDEISR">SDEISR</dfn>  0xc4000</u></td></tr>
<tr><th id="6089">6089</th><td><u>#define <dfn class="macro" id="_M/SDEIMR" data-ref="_M/SDEIMR">SDEIMR</dfn>  0xc4004</u></td></tr>
<tr><th id="6090">6090</th><td><u>#define <dfn class="macro" id="_M/SDEIIR" data-ref="_M/SDEIIR">SDEIIR</dfn>  0xc4008</u></td></tr>
<tr><th id="6091">6091</th><td><u>#define <dfn class="macro" id="_M/SDEIER" data-ref="_M/SDEIER">SDEIER</dfn>  0xc400c</u></td></tr>
<tr><th id="6092">6092</th><td></td></tr>
<tr><th id="6093">6093</th><td><u>#define <dfn class="macro" id="_M/SERR_INT" data-ref="_M/SERR_INT">SERR_INT</dfn>			0xc4040</u></td></tr>
<tr><th id="6094">6094</th><td><u>#define  <dfn class="macro" id="_M/SERR_INT_POISON" data-ref="_M/SERR_INT_POISON">SERR_INT_POISON</dfn>		(1&lt;&lt;31)</u></td></tr>
<tr><th id="6095">6095</th><td><u>#define  <dfn class="macro" id="_M/SERR_INT_TRANS_C_FIFO_UNDERRUN" data-ref="_M/SERR_INT_TRANS_C_FIFO_UNDERRUN">SERR_INT_TRANS_C_FIFO_UNDERRUN</dfn>	(1&lt;&lt;6)</u></td></tr>
<tr><th id="6096">6096</th><td><u>#define  <dfn class="macro" id="_M/SERR_INT_TRANS_B_FIFO_UNDERRUN" data-ref="_M/SERR_INT_TRANS_B_FIFO_UNDERRUN">SERR_INT_TRANS_B_FIFO_UNDERRUN</dfn>	(1&lt;&lt;3)</u></td></tr>
<tr><th id="6097">6097</th><td><u>#define  <dfn class="macro" id="_M/SERR_INT_TRANS_A_FIFO_UNDERRUN" data-ref="_M/SERR_INT_TRANS_A_FIFO_UNDERRUN">SERR_INT_TRANS_A_FIFO_UNDERRUN</dfn>	(1&lt;&lt;0)</u></td></tr>
<tr><th id="6098">6098</th><td><u>#define  <dfn class="macro" id="_M/SERR_INT_TRANS_FIFO_UNDERRUN" data-ref="_M/SERR_INT_TRANS_FIFO_UNDERRUN">SERR_INT_TRANS_FIFO_UNDERRUN</dfn>(pipe)	(1&lt;&lt;((pipe)*3))</u></td></tr>
<tr><th id="6099">6099</th><td></td></tr>
<tr><th id="6100">6100</th><td><i>/* digital port hotplug */</i></td></tr>
<tr><th id="6101">6101</th><td><u>#define <dfn class="macro" id="_M/PCH_PORT_HOTPLUG" data-ref="_M/PCH_PORT_HOTPLUG">PCH_PORT_HOTPLUG</dfn>		0xc4030	/* SHOTPLUG_CTL */</u></td></tr>
<tr><th id="6102">6102</th><td><u>#define  <dfn class="macro" id="_M/PORTA_HOTPLUG_ENABLE" data-ref="_M/PORTA_HOTPLUG_ENABLE">PORTA_HOTPLUG_ENABLE</dfn>		(1 &lt;&lt; 28) /* LPT:LP+ &amp; BXT */</u></td></tr>
<tr><th id="6103">6103</th><td><u>#define  <dfn class="macro" id="_M/PORTA_HOTPLUG_STATUS_MASK" data-ref="_M/PORTA_HOTPLUG_STATUS_MASK">PORTA_HOTPLUG_STATUS_MASK</dfn>	(3 &lt;&lt; 24) /* SPT+ &amp; BXT */</u></td></tr>
<tr><th id="6104">6104</th><td><u>#define  <dfn class="macro" id="_M/PORTA_HOTPLUG_NO_DETECT" data-ref="_M/PORTA_HOTPLUG_NO_DETECT">PORTA_HOTPLUG_NO_DETECT</dfn>	(0 &lt;&lt; 24) /* SPT+ &amp; BXT */</u></td></tr>
<tr><th id="6105">6105</th><td><u>#define  <dfn class="macro" id="_M/PORTA_HOTPLUG_SHORT_DETECT" data-ref="_M/PORTA_HOTPLUG_SHORT_DETECT">PORTA_HOTPLUG_SHORT_DETECT</dfn>	(1 &lt;&lt; 24) /* SPT+ &amp; BXT */</u></td></tr>
<tr><th id="6106">6106</th><td><u>#define  <dfn class="macro" id="_M/PORTA_HOTPLUG_LONG_DETECT" data-ref="_M/PORTA_HOTPLUG_LONG_DETECT">PORTA_HOTPLUG_LONG_DETECT</dfn>	(2 &lt;&lt; 24) /* SPT+ &amp; BXT */</u></td></tr>
<tr><th id="6107">6107</th><td><u>#define  <dfn class="macro" id="_M/PORTD_HOTPLUG_ENABLE" data-ref="_M/PORTD_HOTPLUG_ENABLE">PORTD_HOTPLUG_ENABLE</dfn>		(1 &lt;&lt; 20)</u></td></tr>
<tr><th id="6108">6108</th><td><u>#define  <dfn class="macro" id="_M/PORTD_PULSE_DURATION_2ms" data-ref="_M/PORTD_PULSE_DURATION_2ms">PORTD_PULSE_DURATION_2ms</dfn>	(0 &lt;&lt; 18) /* pre-LPT */</u></td></tr>
<tr><th id="6109">6109</th><td><u>#define  <dfn class="macro" id="_M/PORTD_PULSE_DURATION_4_5ms" data-ref="_M/PORTD_PULSE_DURATION_4_5ms">PORTD_PULSE_DURATION_4_5ms</dfn>	(1 &lt;&lt; 18) /* pre-LPT */</u></td></tr>
<tr><th id="6110">6110</th><td><u>#define  <dfn class="macro" id="_M/PORTD_PULSE_DURATION_6ms" data-ref="_M/PORTD_PULSE_DURATION_6ms">PORTD_PULSE_DURATION_6ms</dfn>	(2 &lt;&lt; 18) /* pre-LPT */</u></td></tr>
<tr><th id="6111">6111</th><td><u>#define  <dfn class="macro" id="_M/PORTD_PULSE_DURATION_100ms" data-ref="_M/PORTD_PULSE_DURATION_100ms">PORTD_PULSE_DURATION_100ms</dfn>	(3 &lt;&lt; 18) /* pre-LPT */</u></td></tr>
<tr><th id="6112">6112</th><td><u>#define  <dfn class="macro" id="_M/PORTD_PULSE_DURATION_MASK" data-ref="_M/PORTD_PULSE_DURATION_MASK">PORTD_PULSE_DURATION_MASK</dfn>	(3 &lt;&lt; 18) /* pre-LPT */</u></td></tr>
<tr><th id="6113">6113</th><td><u>#define  <dfn class="macro" id="_M/PORTD_HOTPLUG_STATUS_MASK" data-ref="_M/PORTD_HOTPLUG_STATUS_MASK">PORTD_HOTPLUG_STATUS_MASK</dfn>	(3 &lt;&lt; 16)</u></td></tr>
<tr><th id="6114">6114</th><td><u>#define  <dfn class="macro" id="_M/PORTD_HOTPLUG_NO_DETECT" data-ref="_M/PORTD_HOTPLUG_NO_DETECT">PORTD_HOTPLUG_NO_DETECT</dfn>	(0 &lt;&lt; 16)</u></td></tr>
<tr><th id="6115">6115</th><td><u>#define  <dfn class="macro" id="_M/PORTD_HOTPLUG_SHORT_DETECT" data-ref="_M/PORTD_HOTPLUG_SHORT_DETECT">PORTD_HOTPLUG_SHORT_DETECT</dfn>	(1 &lt;&lt; 16)</u></td></tr>
<tr><th id="6116">6116</th><td><u>#define  <dfn class="macro" id="_M/PORTD_HOTPLUG_LONG_DETECT" data-ref="_M/PORTD_HOTPLUG_LONG_DETECT">PORTD_HOTPLUG_LONG_DETECT</dfn>	(2 &lt;&lt; 16)</u></td></tr>
<tr><th id="6117">6117</th><td><u>#define  <dfn class="macro" id="_M/PORTC_HOTPLUG_ENABLE" data-ref="_M/PORTC_HOTPLUG_ENABLE">PORTC_HOTPLUG_ENABLE</dfn>		(1 &lt;&lt; 12)</u></td></tr>
<tr><th id="6118">6118</th><td><u>#define  <dfn class="macro" id="_M/PORTC_PULSE_DURATION_2ms" data-ref="_M/PORTC_PULSE_DURATION_2ms">PORTC_PULSE_DURATION_2ms</dfn>	(0 &lt;&lt; 10) /* pre-LPT */</u></td></tr>
<tr><th id="6119">6119</th><td><u>#define  <dfn class="macro" id="_M/PORTC_PULSE_DURATION_4_5ms" data-ref="_M/PORTC_PULSE_DURATION_4_5ms">PORTC_PULSE_DURATION_4_5ms</dfn>	(1 &lt;&lt; 10) /* pre-LPT */</u></td></tr>
<tr><th id="6120">6120</th><td><u>#define  <dfn class="macro" id="_M/PORTC_PULSE_DURATION_6ms" data-ref="_M/PORTC_PULSE_DURATION_6ms">PORTC_PULSE_DURATION_6ms</dfn>	(2 &lt;&lt; 10) /* pre-LPT */</u></td></tr>
<tr><th id="6121">6121</th><td><u>#define  <dfn class="macro" id="_M/PORTC_PULSE_DURATION_100ms" data-ref="_M/PORTC_PULSE_DURATION_100ms">PORTC_PULSE_DURATION_100ms</dfn>	(3 &lt;&lt; 10) /* pre-LPT */</u></td></tr>
<tr><th id="6122">6122</th><td><u>#define  <dfn class="macro" id="_M/PORTC_PULSE_DURATION_MASK" data-ref="_M/PORTC_PULSE_DURATION_MASK">PORTC_PULSE_DURATION_MASK</dfn>	(3 &lt;&lt; 10) /* pre-LPT */</u></td></tr>
<tr><th id="6123">6123</th><td><u>#define  <dfn class="macro" id="_M/PORTC_HOTPLUG_STATUS_MASK" data-ref="_M/PORTC_HOTPLUG_STATUS_MASK">PORTC_HOTPLUG_STATUS_MASK</dfn>	(3 &lt;&lt; 8)</u></td></tr>
<tr><th id="6124">6124</th><td><u>#define  <dfn class="macro" id="_M/PORTC_HOTPLUG_NO_DETECT" data-ref="_M/PORTC_HOTPLUG_NO_DETECT">PORTC_HOTPLUG_NO_DETECT</dfn>	(0 &lt;&lt; 8)</u></td></tr>
<tr><th id="6125">6125</th><td><u>#define  <dfn class="macro" id="_M/PORTC_HOTPLUG_SHORT_DETECT" data-ref="_M/PORTC_HOTPLUG_SHORT_DETECT">PORTC_HOTPLUG_SHORT_DETECT</dfn>	(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="6126">6126</th><td><u>#define  <dfn class="macro" id="_M/PORTC_HOTPLUG_LONG_DETECT" data-ref="_M/PORTC_HOTPLUG_LONG_DETECT">PORTC_HOTPLUG_LONG_DETECT</dfn>	(2 &lt;&lt; 8)</u></td></tr>
<tr><th id="6127">6127</th><td><u>#define  <dfn class="macro" id="_M/PORTB_HOTPLUG_ENABLE" data-ref="_M/PORTB_HOTPLUG_ENABLE">PORTB_HOTPLUG_ENABLE</dfn>		(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="6128">6128</th><td><u>#define  <dfn class="macro" id="_M/PORTB_PULSE_DURATION_2ms" data-ref="_M/PORTB_PULSE_DURATION_2ms">PORTB_PULSE_DURATION_2ms</dfn>	(0 &lt;&lt; 2) /* pre-LPT */</u></td></tr>
<tr><th id="6129">6129</th><td><u>#define  <dfn class="macro" id="_M/PORTB_PULSE_DURATION_4_5ms" data-ref="_M/PORTB_PULSE_DURATION_4_5ms">PORTB_PULSE_DURATION_4_5ms</dfn>	(1 &lt;&lt; 2) /* pre-LPT */</u></td></tr>
<tr><th id="6130">6130</th><td><u>#define  <dfn class="macro" id="_M/PORTB_PULSE_DURATION_6ms" data-ref="_M/PORTB_PULSE_DURATION_6ms">PORTB_PULSE_DURATION_6ms</dfn>	(2 &lt;&lt; 2) /* pre-LPT */</u></td></tr>
<tr><th id="6131">6131</th><td><u>#define  <dfn class="macro" id="_M/PORTB_PULSE_DURATION_100ms" data-ref="_M/PORTB_PULSE_DURATION_100ms">PORTB_PULSE_DURATION_100ms</dfn>	(3 &lt;&lt; 2) /* pre-LPT */</u></td></tr>
<tr><th id="6132">6132</th><td><u>#define  <dfn class="macro" id="_M/PORTB_PULSE_DURATION_MASK" data-ref="_M/PORTB_PULSE_DURATION_MASK">PORTB_PULSE_DURATION_MASK</dfn>	(3 &lt;&lt; 2) /* pre-LPT */</u></td></tr>
<tr><th id="6133">6133</th><td><u>#define  <dfn class="macro" id="_M/PORTB_HOTPLUG_STATUS_MASK" data-ref="_M/PORTB_HOTPLUG_STATUS_MASK">PORTB_HOTPLUG_STATUS_MASK</dfn>	(3 &lt;&lt; 0)</u></td></tr>
<tr><th id="6134">6134</th><td><u>#define  <dfn class="macro" id="_M/PORTB_HOTPLUG_NO_DETECT" data-ref="_M/PORTB_HOTPLUG_NO_DETECT">PORTB_HOTPLUG_NO_DETECT</dfn>	(0 &lt;&lt; 0)</u></td></tr>
<tr><th id="6135">6135</th><td><u>#define  <dfn class="macro" id="_M/PORTB_HOTPLUG_SHORT_DETECT" data-ref="_M/PORTB_HOTPLUG_SHORT_DETECT">PORTB_HOTPLUG_SHORT_DETECT</dfn>	(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="6136">6136</th><td><u>#define  <dfn class="macro" id="_M/PORTB_HOTPLUG_LONG_DETECT" data-ref="_M/PORTB_HOTPLUG_LONG_DETECT">PORTB_HOTPLUG_LONG_DETECT</dfn>	(2 &lt;&lt; 0)</u></td></tr>
<tr><th id="6137">6137</th><td></td></tr>
<tr><th id="6138">6138</th><td><u>#define <dfn class="macro" id="_M/PCH_PORT_HOTPLUG2" data-ref="_M/PCH_PORT_HOTPLUG2">PCH_PORT_HOTPLUG2</dfn>		0xc403C	/* SHOTPLUG_CTL2 SPT+ */</u></td></tr>
<tr><th id="6139">6139</th><td><u>#define  <dfn class="macro" id="_M/PORTE_HOTPLUG_ENABLE" data-ref="_M/PORTE_HOTPLUG_ENABLE">PORTE_HOTPLUG_ENABLE</dfn>		(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="6140">6140</th><td><u>#define  <dfn class="macro" id="_M/PORTE_HOTPLUG_STATUS_MASK" data-ref="_M/PORTE_HOTPLUG_STATUS_MASK">PORTE_HOTPLUG_STATUS_MASK</dfn>	(3 &lt;&lt; 0)</u></td></tr>
<tr><th id="6141">6141</th><td><u>#define  <dfn class="macro" id="_M/PORTE_HOTPLUG_NO_DETECT" data-ref="_M/PORTE_HOTPLUG_NO_DETECT">PORTE_HOTPLUG_NO_DETECT</dfn>	(0 &lt;&lt; 0)</u></td></tr>
<tr><th id="6142">6142</th><td><u>#define  <dfn class="macro" id="_M/PORTE_HOTPLUG_SHORT_DETECT" data-ref="_M/PORTE_HOTPLUG_SHORT_DETECT">PORTE_HOTPLUG_SHORT_DETECT</dfn>	(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="6143">6143</th><td><u>#define  <dfn class="macro" id="_M/PORTE_HOTPLUG_LONG_DETECT" data-ref="_M/PORTE_HOTPLUG_LONG_DETECT">PORTE_HOTPLUG_LONG_DETECT</dfn>	(2 &lt;&lt; 0)</u></td></tr>
<tr><th id="6144">6144</th><td></td></tr>
<tr><th id="6145">6145</th><td><u>#define <dfn class="macro" id="_M/PCH_GPIOA" data-ref="_M/PCH_GPIOA">PCH_GPIOA</dfn>               0xc5010</u></td></tr>
<tr><th id="6146">6146</th><td><u>#define <dfn class="macro" id="_M/PCH_GPIOB" data-ref="_M/PCH_GPIOB">PCH_GPIOB</dfn>               0xc5014</u></td></tr>
<tr><th id="6147">6147</th><td><u>#define <dfn class="macro" id="_M/PCH_GPIOC" data-ref="_M/PCH_GPIOC">PCH_GPIOC</dfn>               0xc5018</u></td></tr>
<tr><th id="6148">6148</th><td><u>#define <dfn class="macro" id="_M/PCH_GPIOD" data-ref="_M/PCH_GPIOD">PCH_GPIOD</dfn>               0xc501c</u></td></tr>
<tr><th id="6149">6149</th><td><u>#define <dfn class="macro" id="_M/PCH_GPIOE" data-ref="_M/PCH_GPIOE">PCH_GPIOE</dfn>               0xc5020</u></td></tr>
<tr><th id="6150">6150</th><td><u>#define <dfn class="macro" id="_M/PCH_GPIOF" data-ref="_M/PCH_GPIOF">PCH_GPIOF</dfn>               0xc5024</u></td></tr>
<tr><th id="6151">6151</th><td></td></tr>
<tr><th id="6152">6152</th><td><u>#define <dfn class="macro" id="_M/PCH_GMBUS0" data-ref="_M/PCH_GMBUS0">PCH_GMBUS0</dfn>		0xc5100</u></td></tr>
<tr><th id="6153">6153</th><td><u>#define <dfn class="macro" id="_M/PCH_GMBUS1" data-ref="_M/PCH_GMBUS1">PCH_GMBUS1</dfn>		0xc5104</u></td></tr>
<tr><th id="6154">6154</th><td><u>#define <dfn class="macro" id="_M/PCH_GMBUS2" data-ref="_M/PCH_GMBUS2">PCH_GMBUS2</dfn>		0xc5108</u></td></tr>
<tr><th id="6155">6155</th><td><u>#define <dfn class="macro" id="_M/PCH_GMBUS3" data-ref="_M/PCH_GMBUS3">PCH_GMBUS3</dfn>		0xc510c</u></td></tr>
<tr><th id="6156">6156</th><td><u>#define <dfn class="macro" id="_M/PCH_GMBUS4" data-ref="_M/PCH_GMBUS4">PCH_GMBUS4</dfn>		0xc5110</u></td></tr>
<tr><th id="6157">6157</th><td><u>#define <dfn class="macro" id="_M/PCH_GMBUS5" data-ref="_M/PCH_GMBUS5">PCH_GMBUS5</dfn>		0xc5120</u></td></tr>
<tr><th id="6158">6158</th><td></td></tr>
<tr><th id="6159">6159</th><td><u>#define <dfn class="macro" id="_M/_PCH_DPLL_A" data-ref="_M/_PCH_DPLL_A">_PCH_DPLL_A</dfn>              0xc6014</u></td></tr>
<tr><th id="6160">6160</th><td><u>#define <dfn class="macro" id="_M/_PCH_DPLL_B" data-ref="_M/_PCH_DPLL_B">_PCH_DPLL_B</dfn>              0xc6018</u></td></tr>
<tr><th id="6161">6161</th><td><u>#define <dfn class="macro" id="_M/PCH_DPLL" data-ref="_M/PCH_DPLL">PCH_DPLL</dfn>(pll) (pll == 0 ? _PCH_DPLL_A : _PCH_DPLL_B)</u></td></tr>
<tr><th id="6162">6162</th><td></td></tr>
<tr><th id="6163">6163</th><td><u>#define <dfn class="macro" id="_M/_PCH_FPA0" data-ref="_M/_PCH_FPA0">_PCH_FPA0</dfn>                0xc6040</u></td></tr>
<tr><th id="6164">6164</th><td><u>#define  <dfn class="macro" id="_M/FP_CB_TUNE" data-ref="_M/FP_CB_TUNE">FP_CB_TUNE</dfn>		(0x3&lt;&lt;22)</u></td></tr>
<tr><th id="6165">6165</th><td><u>#define <dfn class="macro" id="_M/_PCH_FPA1" data-ref="_M/_PCH_FPA1">_PCH_FPA1</dfn>                0xc6044</u></td></tr>
<tr><th id="6166">6166</th><td><u>#define <dfn class="macro" id="_M/_PCH_FPB0" data-ref="_M/_PCH_FPB0">_PCH_FPB0</dfn>                0xc6048</u></td></tr>
<tr><th id="6167">6167</th><td><u>#define <dfn class="macro" id="_M/_PCH_FPB1" data-ref="_M/_PCH_FPB1">_PCH_FPB1</dfn>                0xc604c</u></td></tr>
<tr><th id="6168">6168</th><td><u>#define <dfn class="macro" id="_M/PCH_FP0" data-ref="_M/PCH_FP0">PCH_FP0</dfn>(pll) (pll == 0 ? _PCH_FPA0 : _PCH_FPB0)</u></td></tr>
<tr><th id="6169">6169</th><td><u>#define <dfn class="macro" id="_M/PCH_FP1" data-ref="_M/PCH_FP1">PCH_FP1</dfn>(pll) (pll == 0 ? _PCH_FPA1 : _PCH_FPB1)</u></td></tr>
<tr><th id="6170">6170</th><td></td></tr>
<tr><th id="6171">6171</th><td><u>#define <dfn class="macro" id="_M/PCH_DPLL_TEST" data-ref="_M/PCH_DPLL_TEST">PCH_DPLL_TEST</dfn>           0xc606c</u></td></tr>
<tr><th id="6172">6172</th><td></td></tr>
<tr><th id="6173">6173</th><td><u>#define <dfn class="macro" id="_M/PCH_DREF_CONTROL" data-ref="_M/PCH_DREF_CONTROL">PCH_DREF_CONTROL</dfn>        0xC6200</u></td></tr>
<tr><th id="6174">6174</th><td><u>#define  <dfn class="macro" id="_M/DREF_CONTROL_MASK" data-ref="_M/DREF_CONTROL_MASK">DREF_CONTROL_MASK</dfn>      0x7fc3</u></td></tr>
<tr><th id="6175">6175</th><td><u>#define  <dfn class="macro" id="_M/DREF_CPU_SOURCE_OUTPUT_DISABLE" data-ref="_M/DREF_CPU_SOURCE_OUTPUT_DISABLE">DREF_CPU_SOURCE_OUTPUT_DISABLE</dfn>         (0&lt;&lt;13)</u></td></tr>
<tr><th id="6176">6176</th><td><u>#define  <dfn class="macro" id="_M/DREF_CPU_SOURCE_OUTPUT_DOWNSPREAD" data-ref="_M/DREF_CPU_SOURCE_OUTPUT_DOWNSPREAD">DREF_CPU_SOURCE_OUTPUT_DOWNSPREAD</dfn>      (2&lt;&lt;13)</u></td></tr>
<tr><th id="6177">6177</th><td><u>#define  <dfn class="macro" id="_M/DREF_CPU_SOURCE_OUTPUT_NONSPREAD" data-ref="_M/DREF_CPU_SOURCE_OUTPUT_NONSPREAD">DREF_CPU_SOURCE_OUTPUT_NONSPREAD</dfn>       (3&lt;&lt;13)</u></td></tr>
<tr><th id="6178">6178</th><td><u>#define  <dfn class="macro" id="_M/DREF_CPU_SOURCE_OUTPUT_MASK" data-ref="_M/DREF_CPU_SOURCE_OUTPUT_MASK">DREF_CPU_SOURCE_OUTPUT_MASK</dfn>		(3&lt;&lt;13)</u></td></tr>
<tr><th id="6179">6179</th><td><u>#define  <dfn class="macro" id="_M/DREF_SSC_SOURCE_DISABLE" data-ref="_M/DREF_SSC_SOURCE_DISABLE">DREF_SSC_SOURCE_DISABLE</dfn>                (0&lt;&lt;11)</u></td></tr>
<tr><th id="6180">6180</th><td><u>#define  <dfn class="macro" id="_M/DREF_SSC_SOURCE_ENABLE" data-ref="_M/DREF_SSC_SOURCE_ENABLE">DREF_SSC_SOURCE_ENABLE</dfn>                 (2&lt;&lt;11)</u></td></tr>
<tr><th id="6181">6181</th><td><u>#define  <dfn class="macro" id="_M/DREF_SSC_SOURCE_MASK" data-ref="_M/DREF_SSC_SOURCE_MASK">DREF_SSC_SOURCE_MASK</dfn>			(3&lt;&lt;11)</u></td></tr>
<tr><th id="6182">6182</th><td><u>#define  <dfn class="macro" id="_M/DREF_NONSPREAD_SOURCE_DISABLE" data-ref="_M/DREF_NONSPREAD_SOURCE_DISABLE">DREF_NONSPREAD_SOURCE_DISABLE</dfn>          (0&lt;&lt;9)</u></td></tr>
<tr><th id="6183">6183</th><td><u>#define  <dfn class="macro" id="_M/DREF_NONSPREAD_CK505_ENABLE" data-ref="_M/DREF_NONSPREAD_CK505_ENABLE">DREF_NONSPREAD_CK505_ENABLE</dfn>		(1&lt;&lt;9)</u></td></tr>
<tr><th id="6184">6184</th><td><u>#define  <dfn class="macro" id="_M/DREF_NONSPREAD_SOURCE_ENABLE" data-ref="_M/DREF_NONSPREAD_SOURCE_ENABLE">DREF_NONSPREAD_SOURCE_ENABLE</dfn>           (2&lt;&lt;9)</u></td></tr>
<tr><th id="6185">6185</th><td><u>#define  <dfn class="macro" id="_M/DREF_NONSPREAD_SOURCE_MASK" data-ref="_M/DREF_NONSPREAD_SOURCE_MASK">DREF_NONSPREAD_SOURCE_MASK</dfn>		(3&lt;&lt;9)</u></td></tr>
<tr><th id="6186">6186</th><td><u>#define  <dfn class="macro" id="_M/DREF_SUPERSPREAD_SOURCE_DISABLE" data-ref="_M/DREF_SUPERSPREAD_SOURCE_DISABLE">DREF_SUPERSPREAD_SOURCE_DISABLE</dfn>        (0&lt;&lt;7)</u></td></tr>
<tr><th id="6187">6187</th><td><u>#define  <dfn class="macro" id="_M/DREF_SUPERSPREAD_SOURCE_ENABLE" data-ref="_M/DREF_SUPERSPREAD_SOURCE_ENABLE">DREF_SUPERSPREAD_SOURCE_ENABLE</dfn>         (2&lt;&lt;7)</u></td></tr>
<tr><th id="6188">6188</th><td><u>#define  <dfn class="macro" id="_M/DREF_SUPERSPREAD_SOURCE_MASK" data-ref="_M/DREF_SUPERSPREAD_SOURCE_MASK">DREF_SUPERSPREAD_SOURCE_MASK</dfn>		(3&lt;&lt;7)</u></td></tr>
<tr><th id="6189">6189</th><td><u>#define  <dfn class="macro" id="_M/DREF_SSC4_DOWNSPREAD" data-ref="_M/DREF_SSC4_DOWNSPREAD">DREF_SSC4_DOWNSPREAD</dfn>                   (0&lt;&lt;6)</u></td></tr>
<tr><th id="6190">6190</th><td><u>#define  <dfn class="macro" id="_M/DREF_SSC4_CENTERSPREAD" data-ref="_M/DREF_SSC4_CENTERSPREAD">DREF_SSC4_CENTERSPREAD</dfn>                 (1&lt;&lt;6)</u></td></tr>
<tr><th id="6191">6191</th><td><u>#define  <dfn class="macro" id="_M/DREF_SSC1_DISABLE" data-ref="_M/DREF_SSC1_DISABLE">DREF_SSC1_DISABLE</dfn>                      (0&lt;&lt;1)</u></td></tr>
<tr><th id="6192">6192</th><td><u>#define  <dfn class="macro" id="_M/DREF_SSC1_ENABLE" data-ref="_M/DREF_SSC1_ENABLE">DREF_SSC1_ENABLE</dfn>                       (1&lt;&lt;1)</u></td></tr>
<tr><th id="6193">6193</th><td><u>#define  <dfn class="macro" id="_M/DREF_SSC4_DISABLE" data-ref="_M/DREF_SSC4_DISABLE">DREF_SSC4_DISABLE</dfn>                      (0)</u></td></tr>
<tr><th id="6194">6194</th><td><u>#define  <dfn class="macro" id="_M/DREF_SSC4_ENABLE" data-ref="_M/DREF_SSC4_ENABLE">DREF_SSC4_ENABLE</dfn>                       (1)</u></td></tr>
<tr><th id="6195">6195</th><td></td></tr>
<tr><th id="6196">6196</th><td><u>#define <dfn class="macro" id="_M/PCH_RAWCLK_FREQ" data-ref="_M/PCH_RAWCLK_FREQ">PCH_RAWCLK_FREQ</dfn>         0xc6204</u></td></tr>
<tr><th id="6197">6197</th><td><u>#define  <dfn class="macro" id="_M/FDL_TP1_TIMER_SHIFT" data-ref="_M/FDL_TP1_TIMER_SHIFT">FDL_TP1_TIMER_SHIFT</dfn>    12</u></td></tr>
<tr><th id="6198">6198</th><td><u>#define  <dfn class="macro" id="_M/FDL_TP1_TIMER_MASK" data-ref="_M/FDL_TP1_TIMER_MASK">FDL_TP1_TIMER_MASK</dfn>     (3&lt;&lt;12)</u></td></tr>
<tr><th id="6199">6199</th><td><u>#define  <dfn class="macro" id="_M/FDL_TP2_TIMER_SHIFT" data-ref="_M/FDL_TP2_TIMER_SHIFT">FDL_TP2_TIMER_SHIFT</dfn>    10</u></td></tr>
<tr><th id="6200">6200</th><td><u>#define  <dfn class="macro" id="_M/FDL_TP2_TIMER_MASK" data-ref="_M/FDL_TP2_TIMER_MASK">FDL_TP2_TIMER_MASK</dfn>     (3&lt;&lt;10)</u></td></tr>
<tr><th id="6201">6201</th><td><u>#define  <dfn class="macro" id="_M/RAWCLK_FREQ_MASK" data-ref="_M/RAWCLK_FREQ_MASK">RAWCLK_FREQ_MASK</dfn>       0x3ff</u></td></tr>
<tr><th id="6202">6202</th><td></td></tr>
<tr><th id="6203">6203</th><td><u>#define <dfn class="macro" id="_M/PCH_DPLL_TMR_CFG" data-ref="_M/PCH_DPLL_TMR_CFG">PCH_DPLL_TMR_CFG</dfn>        0xc6208</u></td></tr>
<tr><th id="6204">6204</th><td></td></tr>
<tr><th id="6205">6205</th><td><u>#define <dfn class="macro" id="_M/PCH_SSC4_PARMS" data-ref="_M/PCH_SSC4_PARMS">PCH_SSC4_PARMS</dfn>          0xc6210</u></td></tr>
<tr><th id="6206">6206</th><td><u>#define <dfn class="macro" id="_M/PCH_SSC4_AUX_PARMS" data-ref="_M/PCH_SSC4_AUX_PARMS">PCH_SSC4_AUX_PARMS</dfn>      0xc6214</u></td></tr>
<tr><th id="6207">6207</th><td></td></tr>
<tr><th id="6208">6208</th><td><u>#define <dfn class="macro" id="_M/PCH_DPLL_SEL" data-ref="_M/PCH_DPLL_SEL">PCH_DPLL_SEL</dfn>		0xc7000</u></td></tr>
<tr><th id="6209">6209</th><td><u>#define	 <dfn class="macro" id="_M/TRANS_DPLLB_SEL" data-ref="_M/TRANS_DPLLB_SEL">TRANS_DPLLB_SEL</dfn>(pipe)		(1 &lt;&lt; ((pipe) * 4))</u></td></tr>
<tr><th id="6210">6210</th><td><u>#define	 <dfn class="macro" id="_M/TRANS_DPLLA_SEL" data-ref="_M/TRANS_DPLLA_SEL">TRANS_DPLLA_SEL</dfn>(pipe)		0</u></td></tr>
<tr><th id="6211">6211</th><td><u>#define  <dfn class="macro" id="_M/TRANS_DPLL_ENABLE" data-ref="_M/TRANS_DPLL_ENABLE">TRANS_DPLL_ENABLE</dfn>(pipe)	(1 &lt;&lt; ((pipe) * 4 + 3))</u></td></tr>
<tr><th id="6212">6212</th><td></td></tr>
<tr><th id="6213">6213</th><td><i>/* transcoder */</i></td></tr>
<tr><th id="6214">6214</th><td></td></tr>
<tr><th id="6215">6215</th><td><u>#define <dfn class="macro" id="_M/_PCH_TRANS_HTOTAL_A" data-ref="_M/_PCH_TRANS_HTOTAL_A">_PCH_TRANS_HTOTAL_A</dfn>		0xe0000</u></td></tr>
<tr><th id="6216">6216</th><td><u>#define  <dfn class="macro" id="_M/TRANS_HTOTAL_SHIFT" data-ref="_M/TRANS_HTOTAL_SHIFT">TRANS_HTOTAL_SHIFT</dfn>		16</u></td></tr>
<tr><th id="6217">6217</th><td><u>#define  <dfn class="macro" id="_M/TRANS_HACTIVE_SHIFT" data-ref="_M/TRANS_HACTIVE_SHIFT">TRANS_HACTIVE_SHIFT</dfn>		0</u></td></tr>
<tr><th id="6218">6218</th><td><u>#define <dfn class="macro" id="_M/_PCH_TRANS_HBLANK_A" data-ref="_M/_PCH_TRANS_HBLANK_A">_PCH_TRANS_HBLANK_A</dfn>		0xe0004</u></td></tr>
<tr><th id="6219">6219</th><td><u>#define  <dfn class="macro" id="_M/TRANS_HBLANK_END_SHIFT" data-ref="_M/TRANS_HBLANK_END_SHIFT">TRANS_HBLANK_END_SHIFT</dfn>		16</u></td></tr>
<tr><th id="6220">6220</th><td><u>#define  <dfn class="macro" id="_M/TRANS_HBLANK_START_SHIFT" data-ref="_M/TRANS_HBLANK_START_SHIFT">TRANS_HBLANK_START_SHIFT</dfn>	0</u></td></tr>
<tr><th id="6221">6221</th><td><u>#define <dfn class="macro" id="_M/_PCH_TRANS_HSYNC_A" data-ref="_M/_PCH_TRANS_HSYNC_A">_PCH_TRANS_HSYNC_A</dfn>		0xe0008</u></td></tr>
<tr><th id="6222">6222</th><td><u>#define  <dfn class="macro" id="_M/TRANS_HSYNC_END_SHIFT" data-ref="_M/TRANS_HSYNC_END_SHIFT">TRANS_HSYNC_END_SHIFT</dfn>		16</u></td></tr>
<tr><th id="6223">6223</th><td><u>#define  <dfn class="macro" id="_M/TRANS_HSYNC_START_SHIFT" data-ref="_M/TRANS_HSYNC_START_SHIFT">TRANS_HSYNC_START_SHIFT</dfn>	0</u></td></tr>
<tr><th id="6224">6224</th><td><u>#define <dfn class="macro" id="_M/_PCH_TRANS_VTOTAL_A" data-ref="_M/_PCH_TRANS_VTOTAL_A">_PCH_TRANS_VTOTAL_A</dfn>		0xe000c</u></td></tr>
<tr><th id="6225">6225</th><td><u>#define  <dfn class="macro" id="_M/TRANS_VTOTAL_SHIFT" data-ref="_M/TRANS_VTOTAL_SHIFT">TRANS_VTOTAL_SHIFT</dfn>		16</u></td></tr>
<tr><th id="6226">6226</th><td><u>#define  <dfn class="macro" id="_M/TRANS_VACTIVE_SHIFT" data-ref="_M/TRANS_VACTIVE_SHIFT">TRANS_VACTIVE_SHIFT</dfn>		0</u></td></tr>
<tr><th id="6227">6227</th><td><u>#define <dfn class="macro" id="_M/_PCH_TRANS_VBLANK_A" data-ref="_M/_PCH_TRANS_VBLANK_A">_PCH_TRANS_VBLANK_A</dfn>		0xe0010</u></td></tr>
<tr><th id="6228">6228</th><td><u>#define  <dfn class="macro" id="_M/TRANS_VBLANK_END_SHIFT" data-ref="_M/TRANS_VBLANK_END_SHIFT">TRANS_VBLANK_END_SHIFT</dfn>		16</u></td></tr>
<tr><th id="6229">6229</th><td><u>#define  <dfn class="macro" id="_M/TRANS_VBLANK_START_SHIFT" data-ref="_M/TRANS_VBLANK_START_SHIFT">TRANS_VBLANK_START_SHIFT</dfn>	0</u></td></tr>
<tr><th id="6230">6230</th><td><u>#define <dfn class="macro" id="_M/_PCH_TRANS_VSYNC_A" data-ref="_M/_PCH_TRANS_VSYNC_A">_PCH_TRANS_VSYNC_A</dfn>		0xe0014</u></td></tr>
<tr><th id="6231">6231</th><td><u>#define  <dfn class="macro" id="_M/TRANS_VSYNC_END_SHIFT" data-ref="_M/TRANS_VSYNC_END_SHIFT">TRANS_VSYNC_END_SHIFT</dfn>	 	16</u></td></tr>
<tr><th id="6232">6232</th><td><u>#define  <dfn class="macro" id="_M/TRANS_VSYNC_START_SHIFT" data-ref="_M/TRANS_VSYNC_START_SHIFT">TRANS_VSYNC_START_SHIFT</dfn>	0</u></td></tr>
<tr><th id="6233">6233</th><td><u>#define <dfn class="macro" id="_M/_PCH_TRANS_VSYNCSHIFT_A" data-ref="_M/_PCH_TRANS_VSYNCSHIFT_A">_PCH_TRANS_VSYNCSHIFT_A</dfn>		0xe0028</u></td></tr>
<tr><th id="6234">6234</th><td></td></tr>
<tr><th id="6235">6235</th><td><u>#define <dfn class="macro" id="_M/_PCH_TRANSA_DATA_M1" data-ref="_M/_PCH_TRANSA_DATA_M1">_PCH_TRANSA_DATA_M1</dfn>	0xe0030</u></td></tr>
<tr><th id="6236">6236</th><td><u>#define <dfn class="macro" id="_M/_PCH_TRANSA_DATA_N1" data-ref="_M/_PCH_TRANSA_DATA_N1">_PCH_TRANSA_DATA_N1</dfn>	0xe0034</u></td></tr>
<tr><th id="6237">6237</th><td><u>#define <dfn class="macro" id="_M/_PCH_TRANSA_DATA_M2" data-ref="_M/_PCH_TRANSA_DATA_M2">_PCH_TRANSA_DATA_M2</dfn>	0xe0038</u></td></tr>
<tr><th id="6238">6238</th><td><u>#define <dfn class="macro" id="_M/_PCH_TRANSA_DATA_N2" data-ref="_M/_PCH_TRANSA_DATA_N2">_PCH_TRANSA_DATA_N2</dfn>	0xe003c</u></td></tr>
<tr><th id="6239">6239</th><td><u>#define <dfn class="macro" id="_M/_PCH_TRANSA_LINK_M1" data-ref="_M/_PCH_TRANSA_LINK_M1">_PCH_TRANSA_LINK_M1</dfn>	0xe0040</u></td></tr>
<tr><th id="6240">6240</th><td><u>#define <dfn class="macro" id="_M/_PCH_TRANSA_LINK_N1" data-ref="_M/_PCH_TRANSA_LINK_N1">_PCH_TRANSA_LINK_N1</dfn>	0xe0044</u></td></tr>
<tr><th id="6241">6241</th><td><u>#define <dfn class="macro" id="_M/_PCH_TRANSA_LINK_M2" data-ref="_M/_PCH_TRANSA_LINK_M2">_PCH_TRANSA_LINK_M2</dfn>	0xe0048</u></td></tr>
<tr><th id="6242">6242</th><td><u>#define <dfn class="macro" id="_M/_PCH_TRANSA_LINK_N2" data-ref="_M/_PCH_TRANSA_LINK_N2">_PCH_TRANSA_LINK_N2</dfn>	0xe004c</u></td></tr>
<tr><th id="6243">6243</th><td></td></tr>
<tr><th id="6244">6244</th><td><i>/* Per-transcoder DIP controls (PCH) */</i></td></tr>
<tr><th id="6245">6245</th><td><u>#define <dfn class="macro" id="_M/_VIDEO_DIP_CTL_A" data-ref="_M/_VIDEO_DIP_CTL_A">_VIDEO_DIP_CTL_A</dfn>         0xe0200</u></td></tr>
<tr><th id="6246">6246</th><td><u>#define <dfn class="macro" id="_M/_VIDEO_DIP_DATA_A" data-ref="_M/_VIDEO_DIP_DATA_A">_VIDEO_DIP_DATA_A</dfn>        0xe0208</u></td></tr>
<tr><th id="6247">6247</th><td><u>#define <dfn class="macro" id="_M/_VIDEO_DIP_GCP_A" data-ref="_M/_VIDEO_DIP_GCP_A">_VIDEO_DIP_GCP_A</dfn>         0xe0210</u></td></tr>
<tr><th id="6248">6248</th><td><u>#define  <dfn class="macro" id="_M/GCP_COLOR_INDICATION" data-ref="_M/GCP_COLOR_INDICATION">GCP_COLOR_INDICATION</dfn>		(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="6249">6249</th><td><u>#define  <dfn class="macro" id="_M/GCP_DEFAULT_PHASE_ENABLE" data-ref="_M/GCP_DEFAULT_PHASE_ENABLE">GCP_DEFAULT_PHASE_ENABLE</dfn>	(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="6250">6250</th><td><u>#define  <dfn class="macro" id="_M/GCP_AV_MUTE" data-ref="_M/GCP_AV_MUTE">GCP_AV_MUTE</dfn>			(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="6251">6251</th><td></td></tr>
<tr><th id="6252">6252</th><td><u>#define <dfn class="macro" id="_M/_VIDEO_DIP_CTL_B" data-ref="_M/_VIDEO_DIP_CTL_B">_VIDEO_DIP_CTL_B</dfn>         0xe1200</u></td></tr>
<tr><th id="6253">6253</th><td><u>#define <dfn class="macro" id="_M/_VIDEO_DIP_DATA_B" data-ref="_M/_VIDEO_DIP_DATA_B">_VIDEO_DIP_DATA_B</dfn>        0xe1208</u></td></tr>
<tr><th id="6254">6254</th><td><u>#define <dfn class="macro" id="_M/_VIDEO_DIP_GCP_B" data-ref="_M/_VIDEO_DIP_GCP_B">_VIDEO_DIP_GCP_B</dfn>         0xe1210</u></td></tr>
<tr><th id="6255">6255</th><td></td></tr>
<tr><th id="6256">6256</th><td><u>#define <dfn class="macro" id="_M/TVIDEO_DIP_CTL" data-ref="_M/TVIDEO_DIP_CTL">TVIDEO_DIP_CTL</dfn>(pipe) _PIPE(pipe, _VIDEO_DIP_CTL_A, _VIDEO_DIP_CTL_B)</u></td></tr>
<tr><th id="6257">6257</th><td><u>#define <dfn class="macro" id="_M/TVIDEO_DIP_DATA" data-ref="_M/TVIDEO_DIP_DATA">TVIDEO_DIP_DATA</dfn>(pipe) _PIPE(pipe, _VIDEO_DIP_DATA_A, _VIDEO_DIP_DATA_B)</u></td></tr>
<tr><th id="6258">6258</th><td><u>#define <dfn class="macro" id="_M/TVIDEO_DIP_GCP" data-ref="_M/TVIDEO_DIP_GCP">TVIDEO_DIP_GCP</dfn>(pipe) _PIPE(pipe, _VIDEO_DIP_GCP_A, _VIDEO_DIP_GCP_B)</u></td></tr>
<tr><th id="6259">6259</th><td></td></tr>
<tr><th id="6260">6260</th><td><i>/* Per-transcoder DIP controls (VLV) */</i></td></tr>
<tr><th id="6261">6261</th><td><u>#define <dfn class="macro" id="_M/VLV_VIDEO_DIP_CTL_A" data-ref="_M/VLV_VIDEO_DIP_CTL_A">VLV_VIDEO_DIP_CTL_A</dfn>		(VLV_DISPLAY_BASE + 0x60200)</u></td></tr>
<tr><th id="6262">6262</th><td><u>#define <dfn class="macro" id="_M/VLV_VIDEO_DIP_DATA_A" data-ref="_M/VLV_VIDEO_DIP_DATA_A">VLV_VIDEO_DIP_DATA_A</dfn>		(VLV_DISPLAY_BASE + 0x60208)</u></td></tr>
<tr><th id="6263">6263</th><td><u>#define <dfn class="macro" id="_M/VLV_VIDEO_DIP_GDCP_PAYLOAD_A" data-ref="_M/VLV_VIDEO_DIP_GDCP_PAYLOAD_A">VLV_VIDEO_DIP_GDCP_PAYLOAD_A</dfn>	(VLV_DISPLAY_BASE + 0x60210)</u></td></tr>
<tr><th id="6264">6264</th><td></td></tr>
<tr><th id="6265">6265</th><td><u>#define <dfn class="macro" id="_M/VLV_VIDEO_DIP_CTL_B" data-ref="_M/VLV_VIDEO_DIP_CTL_B">VLV_VIDEO_DIP_CTL_B</dfn>		(VLV_DISPLAY_BASE + 0x61170)</u></td></tr>
<tr><th id="6266">6266</th><td><u>#define <dfn class="macro" id="_M/VLV_VIDEO_DIP_DATA_B" data-ref="_M/VLV_VIDEO_DIP_DATA_B">VLV_VIDEO_DIP_DATA_B</dfn>		(VLV_DISPLAY_BASE + 0x61174)</u></td></tr>
<tr><th id="6267">6267</th><td><u>#define <dfn class="macro" id="_M/VLV_VIDEO_DIP_GDCP_PAYLOAD_B" data-ref="_M/VLV_VIDEO_DIP_GDCP_PAYLOAD_B">VLV_VIDEO_DIP_GDCP_PAYLOAD_B</dfn>	(VLV_DISPLAY_BASE + 0x61178)</u></td></tr>
<tr><th id="6268">6268</th><td></td></tr>
<tr><th id="6269">6269</th><td><u>#define <dfn class="macro" id="_M/CHV_VIDEO_DIP_CTL_C" data-ref="_M/CHV_VIDEO_DIP_CTL_C">CHV_VIDEO_DIP_CTL_C</dfn>		(VLV_DISPLAY_BASE + 0x611f0)</u></td></tr>
<tr><th id="6270">6270</th><td><u>#define <dfn class="macro" id="_M/CHV_VIDEO_DIP_DATA_C" data-ref="_M/CHV_VIDEO_DIP_DATA_C">CHV_VIDEO_DIP_DATA_C</dfn>		(VLV_DISPLAY_BASE + 0x611f4)</u></td></tr>
<tr><th id="6271">6271</th><td><u>#define <dfn class="macro" id="_M/CHV_VIDEO_DIP_GDCP_PAYLOAD_C" data-ref="_M/CHV_VIDEO_DIP_GDCP_PAYLOAD_C">CHV_VIDEO_DIP_GDCP_PAYLOAD_C</dfn>	(VLV_DISPLAY_BASE + 0x611f8)</u></td></tr>
<tr><th id="6272">6272</th><td></td></tr>
<tr><th id="6273">6273</th><td><u>#define <dfn class="macro" id="_M/VLV_TVIDEO_DIP_CTL" data-ref="_M/VLV_TVIDEO_DIP_CTL">VLV_TVIDEO_DIP_CTL</dfn>(pipe) \</u></td></tr>
<tr><th id="6274">6274</th><td><u>	_PIPE3((pipe), VLV_VIDEO_DIP_CTL_A, \</u></td></tr>
<tr><th id="6275">6275</th><td><u>	       VLV_VIDEO_DIP_CTL_B, CHV_VIDEO_DIP_CTL_C)</u></td></tr>
<tr><th id="6276">6276</th><td><u>#define <dfn class="macro" id="_M/VLV_TVIDEO_DIP_DATA" data-ref="_M/VLV_TVIDEO_DIP_DATA">VLV_TVIDEO_DIP_DATA</dfn>(pipe) \</u></td></tr>
<tr><th id="6277">6277</th><td><u>	_PIPE3((pipe), VLV_VIDEO_DIP_DATA_A, \</u></td></tr>
<tr><th id="6278">6278</th><td><u>	       VLV_VIDEO_DIP_DATA_B, CHV_VIDEO_DIP_DATA_C)</u></td></tr>
<tr><th id="6279">6279</th><td><u>#define <dfn class="macro" id="_M/VLV_TVIDEO_DIP_GCP" data-ref="_M/VLV_TVIDEO_DIP_GCP">VLV_TVIDEO_DIP_GCP</dfn>(pipe) \</u></td></tr>
<tr><th id="6280">6280</th><td><u>	_PIPE3((pipe), VLV_VIDEO_DIP_GDCP_PAYLOAD_A, \</u></td></tr>
<tr><th id="6281">6281</th><td><u>		VLV_VIDEO_DIP_GDCP_PAYLOAD_B, CHV_VIDEO_DIP_GDCP_PAYLOAD_C)</u></td></tr>
<tr><th id="6282">6282</th><td></td></tr>
<tr><th id="6283">6283</th><td><i>/* Haswell DIP controls */</i></td></tr>
<tr><th id="6284">6284</th><td><u>#define <dfn class="macro" id="_M/HSW_VIDEO_DIP_CTL_A" data-ref="_M/HSW_VIDEO_DIP_CTL_A">HSW_VIDEO_DIP_CTL_A</dfn>		0x60200</u></td></tr>
<tr><th id="6285">6285</th><td><u>#define <dfn class="macro" id="_M/HSW_VIDEO_DIP_AVI_DATA_A" data-ref="_M/HSW_VIDEO_DIP_AVI_DATA_A">HSW_VIDEO_DIP_AVI_DATA_A</dfn>	0x60220</u></td></tr>
<tr><th id="6286">6286</th><td><u>#define <dfn class="macro" id="_M/HSW_VIDEO_DIP_VS_DATA_A" data-ref="_M/HSW_VIDEO_DIP_VS_DATA_A">HSW_VIDEO_DIP_VS_DATA_A</dfn>		0x60260</u></td></tr>
<tr><th id="6287">6287</th><td><u>#define <dfn class="macro" id="_M/HSW_VIDEO_DIP_SPD_DATA_A" data-ref="_M/HSW_VIDEO_DIP_SPD_DATA_A">HSW_VIDEO_DIP_SPD_DATA_A</dfn>	0x602A0</u></td></tr>
<tr><th id="6288">6288</th><td><u>#define <dfn class="macro" id="_M/HSW_VIDEO_DIP_GMP_DATA_A" data-ref="_M/HSW_VIDEO_DIP_GMP_DATA_A">HSW_VIDEO_DIP_GMP_DATA_A</dfn>	0x602E0</u></td></tr>
<tr><th id="6289">6289</th><td><u>#define <dfn class="macro" id="_M/HSW_VIDEO_DIP_VSC_DATA_A" data-ref="_M/HSW_VIDEO_DIP_VSC_DATA_A">HSW_VIDEO_DIP_VSC_DATA_A</dfn>	0x60320</u></td></tr>
<tr><th id="6290">6290</th><td><u>#define <dfn class="macro" id="_M/HSW_VIDEO_DIP_AVI_ECC_A" data-ref="_M/HSW_VIDEO_DIP_AVI_ECC_A">HSW_VIDEO_DIP_AVI_ECC_A</dfn>		0x60240</u></td></tr>
<tr><th id="6291">6291</th><td><u>#define <dfn class="macro" id="_M/HSW_VIDEO_DIP_VS_ECC_A" data-ref="_M/HSW_VIDEO_DIP_VS_ECC_A">HSW_VIDEO_DIP_VS_ECC_A</dfn>		0x60280</u></td></tr>
<tr><th id="6292">6292</th><td><u>#define <dfn class="macro" id="_M/HSW_VIDEO_DIP_SPD_ECC_A" data-ref="_M/HSW_VIDEO_DIP_SPD_ECC_A">HSW_VIDEO_DIP_SPD_ECC_A</dfn>		0x602C0</u></td></tr>
<tr><th id="6293">6293</th><td><u>#define <dfn class="macro" id="_M/HSW_VIDEO_DIP_GMP_ECC_A" data-ref="_M/HSW_VIDEO_DIP_GMP_ECC_A">HSW_VIDEO_DIP_GMP_ECC_A</dfn>		0x60300</u></td></tr>
<tr><th id="6294">6294</th><td><u>#define <dfn class="macro" id="_M/HSW_VIDEO_DIP_VSC_ECC_A" data-ref="_M/HSW_VIDEO_DIP_VSC_ECC_A">HSW_VIDEO_DIP_VSC_ECC_A</dfn>		0x60344</u></td></tr>
<tr><th id="6295">6295</th><td><u>#define <dfn class="macro" id="_M/HSW_VIDEO_DIP_GCP_A" data-ref="_M/HSW_VIDEO_DIP_GCP_A">HSW_VIDEO_DIP_GCP_A</dfn>		0x60210</u></td></tr>
<tr><th id="6296">6296</th><td></td></tr>
<tr><th id="6297">6297</th><td><u>#define <dfn class="macro" id="_M/HSW_VIDEO_DIP_CTL_B" data-ref="_M/HSW_VIDEO_DIP_CTL_B">HSW_VIDEO_DIP_CTL_B</dfn>		0x61200</u></td></tr>
<tr><th id="6298">6298</th><td><u>#define <dfn class="macro" id="_M/HSW_VIDEO_DIP_AVI_DATA_B" data-ref="_M/HSW_VIDEO_DIP_AVI_DATA_B">HSW_VIDEO_DIP_AVI_DATA_B</dfn>	0x61220</u></td></tr>
<tr><th id="6299">6299</th><td><u>#define <dfn class="macro" id="_M/HSW_VIDEO_DIP_VS_DATA_B" data-ref="_M/HSW_VIDEO_DIP_VS_DATA_B">HSW_VIDEO_DIP_VS_DATA_B</dfn>		0x61260</u></td></tr>
<tr><th id="6300">6300</th><td><u>#define <dfn class="macro" id="_M/HSW_VIDEO_DIP_SPD_DATA_B" data-ref="_M/HSW_VIDEO_DIP_SPD_DATA_B">HSW_VIDEO_DIP_SPD_DATA_B</dfn>	0x612A0</u></td></tr>
<tr><th id="6301">6301</th><td><u>#define <dfn class="macro" id="_M/HSW_VIDEO_DIP_GMP_DATA_B" data-ref="_M/HSW_VIDEO_DIP_GMP_DATA_B">HSW_VIDEO_DIP_GMP_DATA_B</dfn>	0x612E0</u></td></tr>
<tr><th id="6302">6302</th><td><u>#define <dfn class="macro" id="_M/HSW_VIDEO_DIP_VSC_DATA_B" data-ref="_M/HSW_VIDEO_DIP_VSC_DATA_B">HSW_VIDEO_DIP_VSC_DATA_B</dfn>	0x61320</u></td></tr>
<tr><th id="6303">6303</th><td><u>#define <dfn class="macro" id="_M/HSW_VIDEO_DIP_BVI_ECC_B" data-ref="_M/HSW_VIDEO_DIP_BVI_ECC_B">HSW_VIDEO_DIP_BVI_ECC_B</dfn>		0x61240</u></td></tr>
<tr><th id="6304">6304</th><td><u>#define <dfn class="macro" id="_M/HSW_VIDEO_DIP_VS_ECC_B" data-ref="_M/HSW_VIDEO_DIP_VS_ECC_B">HSW_VIDEO_DIP_VS_ECC_B</dfn>		0x61280</u></td></tr>
<tr><th id="6305">6305</th><td><u>#define <dfn class="macro" id="_M/HSW_VIDEO_DIP_SPD_ECC_B" data-ref="_M/HSW_VIDEO_DIP_SPD_ECC_B">HSW_VIDEO_DIP_SPD_ECC_B</dfn>		0x612C0</u></td></tr>
<tr><th id="6306">6306</th><td><u>#define <dfn class="macro" id="_M/HSW_VIDEO_DIP_GMP_ECC_B" data-ref="_M/HSW_VIDEO_DIP_GMP_ECC_B">HSW_VIDEO_DIP_GMP_ECC_B</dfn>		0x61300</u></td></tr>
<tr><th id="6307">6307</th><td><u>#define <dfn class="macro" id="_M/HSW_VIDEO_DIP_VSC_ECC_B" data-ref="_M/HSW_VIDEO_DIP_VSC_ECC_B">HSW_VIDEO_DIP_VSC_ECC_B</dfn>		0x61344</u></td></tr>
<tr><th id="6308">6308</th><td><u>#define <dfn class="macro" id="_M/HSW_VIDEO_DIP_GCP_B" data-ref="_M/HSW_VIDEO_DIP_GCP_B">HSW_VIDEO_DIP_GCP_B</dfn>		0x61210</u></td></tr>
<tr><th id="6309">6309</th><td></td></tr>
<tr><th id="6310">6310</th><td><u>#define <dfn class="macro" id="_M/HSW_TVIDEO_DIP_CTL" data-ref="_M/HSW_TVIDEO_DIP_CTL">HSW_TVIDEO_DIP_CTL</dfn>(trans) \</u></td></tr>
<tr><th id="6311">6311</th><td><u>	 _TRANSCODER2(trans, HSW_VIDEO_DIP_CTL_A)</u></td></tr>
<tr><th id="6312">6312</th><td><u>#define <dfn class="macro" id="_M/HSW_TVIDEO_DIP_AVI_DATA" data-ref="_M/HSW_TVIDEO_DIP_AVI_DATA">HSW_TVIDEO_DIP_AVI_DATA</dfn>(trans, i) \</u></td></tr>
<tr><th id="6313">6313</th><td><u>	(_TRANSCODER2(trans, HSW_VIDEO_DIP_AVI_DATA_A) + (i) * 4)</u></td></tr>
<tr><th id="6314">6314</th><td><u>#define <dfn class="macro" id="_M/HSW_TVIDEO_DIP_VS_DATA" data-ref="_M/HSW_TVIDEO_DIP_VS_DATA">HSW_TVIDEO_DIP_VS_DATA</dfn>(trans, i) \</u></td></tr>
<tr><th id="6315">6315</th><td><u>	(_TRANSCODER2(trans, HSW_VIDEO_DIP_VS_DATA_A) + (i) * 4)</u></td></tr>
<tr><th id="6316">6316</th><td><u>#define <dfn class="macro" id="_M/HSW_TVIDEO_DIP_SPD_DATA" data-ref="_M/HSW_TVIDEO_DIP_SPD_DATA">HSW_TVIDEO_DIP_SPD_DATA</dfn>(trans, i) \</u></td></tr>
<tr><th id="6317">6317</th><td><u>	(_TRANSCODER2(trans, HSW_VIDEO_DIP_SPD_DATA_A) + (i) * 4)</u></td></tr>
<tr><th id="6318">6318</th><td><u>#define <dfn class="macro" id="_M/HSW_TVIDEO_DIP_GCP" data-ref="_M/HSW_TVIDEO_DIP_GCP">HSW_TVIDEO_DIP_GCP</dfn>(trans) \</u></td></tr>
<tr><th id="6319">6319</th><td><u>	_TRANSCODER2(trans, HSW_VIDEO_DIP_GCP_A)</u></td></tr>
<tr><th id="6320">6320</th><td><u>#define <dfn class="macro" id="_M/HSW_TVIDEO_DIP_VSC_DATA" data-ref="_M/HSW_TVIDEO_DIP_VSC_DATA">HSW_TVIDEO_DIP_VSC_DATA</dfn>(trans, i) \</u></td></tr>
<tr><th id="6321">6321</th><td><u>	(_TRANSCODER2(trans, HSW_VIDEO_DIP_VSC_DATA_A) + (i) * 4)</u></td></tr>
<tr><th id="6322">6322</th><td></td></tr>
<tr><th id="6323">6323</th><td><u>#define <dfn class="macro" id="_M/HSW_STEREO_3D_CTL_A" data-ref="_M/HSW_STEREO_3D_CTL_A">HSW_STEREO_3D_CTL_A</dfn>	0x70020</u></td></tr>
<tr><th id="6324">6324</th><td><u>#define   <dfn class="macro" id="_M/S3D_ENABLE" data-ref="_M/S3D_ENABLE">S3D_ENABLE</dfn>		(1&lt;&lt;31)</u></td></tr>
<tr><th id="6325">6325</th><td><u>#define <dfn class="macro" id="_M/HSW_STEREO_3D_CTL_B" data-ref="_M/HSW_STEREO_3D_CTL_B">HSW_STEREO_3D_CTL_B</dfn>	0x71020</u></td></tr>
<tr><th id="6326">6326</th><td></td></tr>
<tr><th id="6327">6327</th><td><u>#define <dfn class="macro" id="_M/HSW_STEREO_3D_CTL" data-ref="_M/HSW_STEREO_3D_CTL">HSW_STEREO_3D_CTL</dfn>(trans) \</u></td></tr>
<tr><th id="6328">6328</th><td><u>	_PIPE2(trans, HSW_STEREO_3D_CTL_A)</u></td></tr>
<tr><th id="6329">6329</th><td></td></tr>
<tr><th id="6330">6330</th><td><u>#define <dfn class="macro" id="_M/_PCH_TRANS_HTOTAL_B" data-ref="_M/_PCH_TRANS_HTOTAL_B">_PCH_TRANS_HTOTAL_B</dfn>          0xe1000</u></td></tr>
<tr><th id="6331">6331</th><td><u>#define <dfn class="macro" id="_M/_PCH_TRANS_HBLANK_B" data-ref="_M/_PCH_TRANS_HBLANK_B">_PCH_TRANS_HBLANK_B</dfn>          0xe1004</u></td></tr>
<tr><th id="6332">6332</th><td><u>#define <dfn class="macro" id="_M/_PCH_TRANS_HSYNC_B" data-ref="_M/_PCH_TRANS_HSYNC_B">_PCH_TRANS_HSYNC_B</dfn>           0xe1008</u></td></tr>
<tr><th id="6333">6333</th><td><u>#define <dfn class="macro" id="_M/_PCH_TRANS_VTOTAL_B" data-ref="_M/_PCH_TRANS_VTOTAL_B">_PCH_TRANS_VTOTAL_B</dfn>          0xe100c</u></td></tr>
<tr><th id="6334">6334</th><td><u>#define <dfn class="macro" id="_M/_PCH_TRANS_VBLANK_B" data-ref="_M/_PCH_TRANS_VBLANK_B">_PCH_TRANS_VBLANK_B</dfn>          0xe1010</u></td></tr>
<tr><th id="6335">6335</th><td><u>#define <dfn class="macro" id="_M/_PCH_TRANS_VSYNC_B" data-ref="_M/_PCH_TRANS_VSYNC_B">_PCH_TRANS_VSYNC_B</dfn>           0xe1014</u></td></tr>
<tr><th id="6336">6336</th><td><u>#define <dfn class="macro" id="_M/_PCH_TRANS_VSYNCSHIFT_B" data-ref="_M/_PCH_TRANS_VSYNCSHIFT_B">_PCH_TRANS_VSYNCSHIFT_B</dfn>	 0xe1028</u></td></tr>
<tr><th id="6337">6337</th><td></td></tr>
<tr><th id="6338">6338</th><td><u>#define <dfn class="macro" id="_M/PCH_TRANS_HTOTAL" data-ref="_M/PCH_TRANS_HTOTAL">PCH_TRANS_HTOTAL</dfn>(pipe) _PIPE(pipe, _PCH_TRANS_HTOTAL_A, _PCH_TRANS_HTOTAL_B)</u></td></tr>
<tr><th id="6339">6339</th><td><u>#define <dfn class="macro" id="_M/PCH_TRANS_HBLANK" data-ref="_M/PCH_TRANS_HBLANK">PCH_TRANS_HBLANK</dfn>(pipe) _PIPE(pipe, _PCH_TRANS_HBLANK_A, _PCH_TRANS_HBLANK_B)</u></td></tr>
<tr><th id="6340">6340</th><td><u>#define <dfn class="macro" id="_M/PCH_TRANS_HSYNC" data-ref="_M/PCH_TRANS_HSYNC">PCH_TRANS_HSYNC</dfn>(pipe) _PIPE(pipe, _PCH_TRANS_HSYNC_A, _PCH_TRANS_HSYNC_B)</u></td></tr>
<tr><th id="6341">6341</th><td><u>#define <dfn class="macro" id="_M/PCH_TRANS_VTOTAL" data-ref="_M/PCH_TRANS_VTOTAL">PCH_TRANS_VTOTAL</dfn>(pipe) _PIPE(pipe, _PCH_TRANS_VTOTAL_A, _PCH_TRANS_VTOTAL_B)</u></td></tr>
<tr><th id="6342">6342</th><td><u>#define <dfn class="macro" id="_M/PCH_TRANS_VBLANK" data-ref="_M/PCH_TRANS_VBLANK">PCH_TRANS_VBLANK</dfn>(pipe) _PIPE(pipe, _PCH_TRANS_VBLANK_A, _PCH_TRANS_VBLANK_B)</u></td></tr>
<tr><th id="6343">6343</th><td><u>#define <dfn class="macro" id="_M/PCH_TRANS_VSYNC" data-ref="_M/PCH_TRANS_VSYNC">PCH_TRANS_VSYNC</dfn>(pipe) _PIPE(pipe, _PCH_TRANS_VSYNC_A, _PCH_TRANS_VSYNC_B)</u></td></tr>
<tr><th id="6344">6344</th><td><u>#define <dfn class="macro" id="_M/PCH_TRANS_VSYNCSHIFT" data-ref="_M/PCH_TRANS_VSYNCSHIFT">PCH_TRANS_VSYNCSHIFT</dfn>(pipe) _PIPE(pipe, _PCH_TRANS_VSYNCSHIFT_A, \</u></td></tr>
<tr><th id="6345">6345</th><td><u>					 _PCH_TRANS_VSYNCSHIFT_B)</u></td></tr>
<tr><th id="6346">6346</th><td></td></tr>
<tr><th id="6347">6347</th><td><u>#define <dfn class="macro" id="_M/_PCH_TRANSB_DATA_M1" data-ref="_M/_PCH_TRANSB_DATA_M1">_PCH_TRANSB_DATA_M1</dfn>	0xe1030</u></td></tr>
<tr><th id="6348">6348</th><td><u>#define <dfn class="macro" id="_M/_PCH_TRANSB_DATA_N1" data-ref="_M/_PCH_TRANSB_DATA_N1">_PCH_TRANSB_DATA_N1</dfn>	0xe1034</u></td></tr>
<tr><th id="6349">6349</th><td><u>#define <dfn class="macro" id="_M/_PCH_TRANSB_DATA_M2" data-ref="_M/_PCH_TRANSB_DATA_M2">_PCH_TRANSB_DATA_M2</dfn>	0xe1038</u></td></tr>
<tr><th id="6350">6350</th><td><u>#define <dfn class="macro" id="_M/_PCH_TRANSB_DATA_N2" data-ref="_M/_PCH_TRANSB_DATA_N2">_PCH_TRANSB_DATA_N2</dfn>	0xe103c</u></td></tr>
<tr><th id="6351">6351</th><td><u>#define <dfn class="macro" id="_M/_PCH_TRANSB_LINK_M1" data-ref="_M/_PCH_TRANSB_LINK_M1">_PCH_TRANSB_LINK_M1</dfn>	0xe1040</u></td></tr>
<tr><th id="6352">6352</th><td><u>#define <dfn class="macro" id="_M/_PCH_TRANSB_LINK_N1" data-ref="_M/_PCH_TRANSB_LINK_N1">_PCH_TRANSB_LINK_N1</dfn>	0xe1044</u></td></tr>
<tr><th id="6353">6353</th><td><u>#define <dfn class="macro" id="_M/_PCH_TRANSB_LINK_M2" data-ref="_M/_PCH_TRANSB_LINK_M2">_PCH_TRANSB_LINK_M2</dfn>	0xe1048</u></td></tr>
<tr><th id="6354">6354</th><td><u>#define <dfn class="macro" id="_M/_PCH_TRANSB_LINK_N2" data-ref="_M/_PCH_TRANSB_LINK_N2">_PCH_TRANSB_LINK_N2</dfn>	0xe104c</u></td></tr>
<tr><th id="6355">6355</th><td></td></tr>
<tr><th id="6356">6356</th><td><u>#define <dfn class="macro" id="_M/PCH_TRANS_DATA_M1" data-ref="_M/PCH_TRANS_DATA_M1">PCH_TRANS_DATA_M1</dfn>(pipe) _PIPE(pipe, _PCH_TRANSA_DATA_M1, _PCH_TRANSB_DATA_M1)</u></td></tr>
<tr><th id="6357">6357</th><td><u>#define <dfn class="macro" id="_M/PCH_TRANS_DATA_N1" data-ref="_M/PCH_TRANS_DATA_N1">PCH_TRANS_DATA_N1</dfn>(pipe) _PIPE(pipe, _PCH_TRANSA_DATA_N1, _PCH_TRANSB_DATA_N1)</u></td></tr>
<tr><th id="6358">6358</th><td><u>#define <dfn class="macro" id="_M/PCH_TRANS_DATA_M2" data-ref="_M/PCH_TRANS_DATA_M2">PCH_TRANS_DATA_M2</dfn>(pipe) _PIPE(pipe, _PCH_TRANSA_DATA_M2, _PCH_TRANSB_DATA_M2)</u></td></tr>
<tr><th id="6359">6359</th><td><u>#define <dfn class="macro" id="_M/PCH_TRANS_DATA_N2" data-ref="_M/PCH_TRANS_DATA_N2">PCH_TRANS_DATA_N2</dfn>(pipe) _PIPE(pipe, _PCH_TRANSA_DATA_N2, _PCH_TRANSB_DATA_N2)</u></td></tr>
<tr><th id="6360">6360</th><td><u>#define <dfn class="macro" id="_M/PCH_TRANS_LINK_M1" data-ref="_M/PCH_TRANS_LINK_M1">PCH_TRANS_LINK_M1</dfn>(pipe) _PIPE(pipe, _PCH_TRANSA_LINK_M1, _PCH_TRANSB_LINK_M1)</u></td></tr>
<tr><th id="6361">6361</th><td><u>#define <dfn class="macro" id="_M/PCH_TRANS_LINK_N1" data-ref="_M/PCH_TRANS_LINK_N1">PCH_TRANS_LINK_N1</dfn>(pipe) _PIPE(pipe, _PCH_TRANSA_LINK_N1, _PCH_TRANSB_LINK_N1)</u></td></tr>
<tr><th id="6362">6362</th><td><u>#define <dfn class="macro" id="_M/PCH_TRANS_LINK_M2" data-ref="_M/PCH_TRANS_LINK_M2">PCH_TRANS_LINK_M2</dfn>(pipe) _PIPE(pipe, _PCH_TRANSA_LINK_M2, _PCH_TRANSB_LINK_M2)</u></td></tr>
<tr><th id="6363">6363</th><td><u>#define <dfn class="macro" id="_M/PCH_TRANS_LINK_N2" data-ref="_M/PCH_TRANS_LINK_N2">PCH_TRANS_LINK_N2</dfn>(pipe) _PIPE(pipe, _PCH_TRANSA_LINK_N2, _PCH_TRANSB_LINK_N2)</u></td></tr>
<tr><th id="6364">6364</th><td></td></tr>
<tr><th id="6365">6365</th><td><u>#define <dfn class="macro" id="_M/_PCH_TRANSACONF" data-ref="_M/_PCH_TRANSACONF">_PCH_TRANSACONF</dfn>              0xf0008</u></td></tr>
<tr><th id="6366">6366</th><td><u>#define <dfn class="macro" id="_M/_PCH_TRANSBCONF" data-ref="_M/_PCH_TRANSBCONF">_PCH_TRANSBCONF</dfn>              0xf1008</u></td></tr>
<tr><th id="6367">6367</th><td><u>#define <dfn class="macro" id="_M/PCH_TRANSCONF" data-ref="_M/PCH_TRANSCONF">PCH_TRANSCONF</dfn>(pipe) _PIPE(pipe, _PCH_TRANSACONF, _PCH_TRANSBCONF)</u></td></tr>
<tr><th id="6368">6368</th><td><u>#define <dfn class="macro" id="_M/LPT_TRANSCONF" data-ref="_M/LPT_TRANSCONF">LPT_TRANSCONF</dfn>		_PCH_TRANSACONF /* lpt has only one transcoder */</u></td></tr>
<tr><th id="6369">6369</th><td><u>#define  <dfn class="macro" id="_M/TRANS_DISABLE" data-ref="_M/TRANS_DISABLE">TRANS_DISABLE</dfn>          (0&lt;&lt;31)</u></td></tr>
<tr><th id="6370">6370</th><td><u>#define  <dfn class="macro" id="_M/TRANS_ENABLE" data-ref="_M/TRANS_ENABLE">TRANS_ENABLE</dfn>           (1&lt;&lt;31)</u></td></tr>
<tr><th id="6371">6371</th><td><u>#define  <dfn class="macro" id="_M/TRANS_STATE_MASK" data-ref="_M/TRANS_STATE_MASK">TRANS_STATE_MASK</dfn>       (1&lt;&lt;30)</u></td></tr>
<tr><th id="6372">6372</th><td><u>#define  <dfn class="macro" id="_M/TRANS_STATE_DISABLE" data-ref="_M/TRANS_STATE_DISABLE">TRANS_STATE_DISABLE</dfn>    (0&lt;&lt;30)</u></td></tr>
<tr><th id="6373">6373</th><td><u>#define  <dfn class="macro" id="_M/TRANS_STATE_ENABLE" data-ref="_M/TRANS_STATE_ENABLE">TRANS_STATE_ENABLE</dfn>     (1&lt;&lt;30)</u></td></tr>
<tr><th id="6374">6374</th><td><u>#define  <dfn class="macro" id="_M/TRANS_FSYNC_DELAY_HB1" data-ref="_M/TRANS_FSYNC_DELAY_HB1">TRANS_FSYNC_DELAY_HB1</dfn>  (0&lt;&lt;27)</u></td></tr>
<tr><th id="6375">6375</th><td><u>#define  <dfn class="macro" id="_M/TRANS_FSYNC_DELAY_HB2" data-ref="_M/TRANS_FSYNC_DELAY_HB2">TRANS_FSYNC_DELAY_HB2</dfn>  (1&lt;&lt;27)</u></td></tr>
<tr><th id="6376">6376</th><td><u>#define  <dfn class="macro" id="_M/TRANS_FSYNC_DELAY_HB3" data-ref="_M/TRANS_FSYNC_DELAY_HB3">TRANS_FSYNC_DELAY_HB3</dfn>  (2&lt;&lt;27)</u></td></tr>
<tr><th id="6377">6377</th><td><u>#define  <dfn class="macro" id="_M/TRANS_FSYNC_DELAY_HB4" data-ref="_M/TRANS_FSYNC_DELAY_HB4">TRANS_FSYNC_DELAY_HB4</dfn>  (3&lt;&lt;27)</u></td></tr>
<tr><th id="6378">6378</th><td><u>#define  <dfn class="macro" id="_M/TRANS_INTERLACE_MASK" data-ref="_M/TRANS_INTERLACE_MASK">TRANS_INTERLACE_MASK</dfn>   (7&lt;&lt;21)</u></td></tr>
<tr><th id="6379">6379</th><td><u>#define  <dfn class="macro" id="_M/TRANS_PROGRESSIVE" data-ref="_M/TRANS_PROGRESSIVE">TRANS_PROGRESSIVE</dfn>      (0&lt;&lt;21)</u></td></tr>
<tr><th id="6380">6380</th><td><u>#define  <dfn class="macro" id="_M/TRANS_INTERLACED" data-ref="_M/TRANS_INTERLACED">TRANS_INTERLACED</dfn>       (3&lt;&lt;21)</u></td></tr>
<tr><th id="6381">6381</th><td><u>#define  <dfn class="macro" id="_M/TRANS_LEGACY_INTERLACED_ILK" data-ref="_M/TRANS_LEGACY_INTERLACED_ILK">TRANS_LEGACY_INTERLACED_ILK</dfn> (2&lt;&lt;21)</u></td></tr>
<tr><th id="6382">6382</th><td><u>#define  <dfn class="macro" id="_M/TRANS_8BPC" data-ref="_M/TRANS_8BPC">TRANS_8BPC</dfn>             (0&lt;&lt;5)</u></td></tr>
<tr><th id="6383">6383</th><td><u>#define  <dfn class="macro" id="_M/TRANS_10BPC" data-ref="_M/TRANS_10BPC">TRANS_10BPC</dfn>            (1&lt;&lt;5)</u></td></tr>
<tr><th id="6384">6384</th><td><u>#define  <dfn class="macro" id="_M/TRANS_6BPC" data-ref="_M/TRANS_6BPC">TRANS_6BPC</dfn>             (2&lt;&lt;5)</u></td></tr>
<tr><th id="6385">6385</th><td><u>#define  <dfn class="macro" id="_M/TRANS_12BPC" data-ref="_M/TRANS_12BPC">TRANS_12BPC</dfn>            (3&lt;&lt;5)</u></td></tr>
<tr><th id="6386">6386</th><td></td></tr>
<tr><th id="6387">6387</th><td><u>#define <dfn class="macro" id="_M/_TRANSA_CHICKEN1" data-ref="_M/_TRANSA_CHICKEN1">_TRANSA_CHICKEN1</dfn>	 0xf0060</u></td></tr>
<tr><th id="6388">6388</th><td><u>#define <dfn class="macro" id="_M/_TRANSB_CHICKEN1" data-ref="_M/_TRANSB_CHICKEN1">_TRANSB_CHICKEN1</dfn>	 0xf1060</u></td></tr>
<tr><th id="6389">6389</th><td><u>#define <dfn class="macro" id="_M/TRANS_CHICKEN1" data-ref="_M/TRANS_CHICKEN1">TRANS_CHICKEN1</dfn>(pipe) _PIPE(pipe, _TRANSA_CHICKEN1, _TRANSB_CHICKEN1)</u></td></tr>
<tr><th id="6390">6390</th><td><u>#define  <dfn class="macro" id="_M/TRANS_CHICKEN1_HDMIUNIT_GC_DISABLE" data-ref="_M/TRANS_CHICKEN1_HDMIUNIT_GC_DISABLE">TRANS_CHICKEN1_HDMIUNIT_GC_DISABLE</dfn>	(1&lt;&lt;10)</u></td></tr>
<tr><th id="6391">6391</th><td><u>#define  <dfn class="macro" id="_M/TRANS_CHICKEN1_DP0UNIT_GC_DISABLE" data-ref="_M/TRANS_CHICKEN1_DP0UNIT_GC_DISABLE">TRANS_CHICKEN1_DP0UNIT_GC_DISABLE</dfn>	(1&lt;&lt;4)</u></td></tr>
<tr><th id="6392">6392</th><td><u>#define <dfn class="macro" id="_M/_TRANSA_CHICKEN2" data-ref="_M/_TRANSA_CHICKEN2">_TRANSA_CHICKEN2</dfn>	 0xf0064</u></td></tr>
<tr><th id="6393">6393</th><td><u>#define <dfn class="macro" id="_M/_TRANSB_CHICKEN2" data-ref="_M/_TRANSB_CHICKEN2">_TRANSB_CHICKEN2</dfn>	 0xf1064</u></td></tr>
<tr><th id="6394">6394</th><td><u>#define <dfn class="macro" id="_M/TRANS_CHICKEN2" data-ref="_M/TRANS_CHICKEN2">TRANS_CHICKEN2</dfn>(pipe) _PIPE(pipe, _TRANSA_CHICKEN2, _TRANSB_CHICKEN2)</u></td></tr>
<tr><th id="6395">6395</th><td><u>#define  <dfn class="macro" id="_M/TRANS_CHICKEN2_TIMING_OVERRIDE" data-ref="_M/TRANS_CHICKEN2_TIMING_OVERRIDE">TRANS_CHICKEN2_TIMING_OVERRIDE</dfn>			(1&lt;&lt;31)</u></td></tr>
<tr><th id="6396">6396</th><td><u>#define  <dfn class="macro" id="_M/TRANS_CHICKEN2_FDI_POLARITY_REVERSED" data-ref="_M/TRANS_CHICKEN2_FDI_POLARITY_REVERSED">TRANS_CHICKEN2_FDI_POLARITY_REVERSED</dfn>		(1&lt;&lt;29)</u></td></tr>
<tr><th id="6397">6397</th><td><u>#define  <dfn class="macro" id="_M/TRANS_CHICKEN2_FRAME_START_DELAY_MASK" data-ref="_M/TRANS_CHICKEN2_FRAME_START_DELAY_MASK">TRANS_CHICKEN2_FRAME_START_DELAY_MASK</dfn>		(3&lt;&lt;27)</u></td></tr>
<tr><th id="6398">6398</th><td><u>#define  <dfn class="macro" id="_M/TRANS_CHICKEN2_DISABLE_DEEP_COLOR_COUNTER" data-ref="_M/TRANS_CHICKEN2_DISABLE_DEEP_COLOR_COUNTER">TRANS_CHICKEN2_DISABLE_DEEP_COLOR_COUNTER</dfn>	(1&lt;&lt;26)</u></td></tr>
<tr><th id="6399">6399</th><td><u>#define  <dfn class="macro" id="_M/TRANS_CHICKEN2_DISABLE_DEEP_COLOR_MODESWITCH" data-ref="_M/TRANS_CHICKEN2_DISABLE_DEEP_COLOR_MODESWITCH">TRANS_CHICKEN2_DISABLE_DEEP_COLOR_MODESWITCH</dfn>	(1&lt;&lt;25)</u></td></tr>
<tr><th id="6400">6400</th><td></td></tr>
<tr><th id="6401">6401</th><td><u>#define <dfn class="macro" id="_M/SOUTH_CHICKEN1" data-ref="_M/SOUTH_CHICKEN1">SOUTH_CHICKEN1</dfn>		0xc2000</u></td></tr>
<tr><th id="6402">6402</th><td><u>#define  <dfn class="macro" id="_M/FDIA_PHASE_SYNC_SHIFT_OVR" data-ref="_M/FDIA_PHASE_SYNC_SHIFT_OVR">FDIA_PHASE_SYNC_SHIFT_OVR</dfn>	19</u></td></tr>
<tr><th id="6403">6403</th><td><u>#define  <dfn class="macro" id="_M/FDIA_PHASE_SYNC_SHIFT_EN" data-ref="_M/FDIA_PHASE_SYNC_SHIFT_EN">FDIA_PHASE_SYNC_SHIFT_EN</dfn>	18</u></td></tr>
<tr><th id="6404">6404</th><td><u>#define  <dfn class="macro" id="_M/FDI_PHASE_SYNC_OVR" data-ref="_M/FDI_PHASE_SYNC_OVR">FDI_PHASE_SYNC_OVR</dfn>(pipe) (1&lt;&lt;(FDIA_PHASE_SYNC_SHIFT_OVR - ((pipe) * 2)))</u></td></tr>
<tr><th id="6405">6405</th><td><u>#define  <dfn class="macro" id="_M/FDI_PHASE_SYNC_EN" data-ref="_M/FDI_PHASE_SYNC_EN">FDI_PHASE_SYNC_EN</dfn>(pipe) (1&lt;&lt;(FDIA_PHASE_SYNC_SHIFT_EN - ((pipe) * 2)))</u></td></tr>
<tr><th id="6406">6406</th><td><u>#define  <dfn class="macro" id="_M/FDI_BC_BIFURCATION_SELECT" data-ref="_M/FDI_BC_BIFURCATION_SELECT">FDI_BC_BIFURCATION_SELECT</dfn>	(1 &lt;&lt; 12)</u></td></tr>
<tr><th id="6407">6407</th><td><u>#define  <dfn class="macro" id="_M/SPT_PWM_GRANULARITY" data-ref="_M/SPT_PWM_GRANULARITY">SPT_PWM_GRANULARITY</dfn>		(1&lt;&lt;0)</u></td></tr>
<tr><th id="6408">6408</th><td><u>#define <dfn class="macro" id="_M/SOUTH_CHICKEN2" data-ref="_M/SOUTH_CHICKEN2">SOUTH_CHICKEN2</dfn>		0xc2004</u></td></tr>
<tr><th id="6409">6409</th><td><u>#define  <dfn class="macro" id="_M/FDI_MPHY_IOSFSB_RESET_STATUS" data-ref="_M/FDI_MPHY_IOSFSB_RESET_STATUS">FDI_MPHY_IOSFSB_RESET_STATUS</dfn>	(1&lt;&lt;13)</u></td></tr>
<tr><th id="6410">6410</th><td><u>#define  <dfn class="macro" id="_M/FDI_MPHY_IOSFSB_RESET_CTL" data-ref="_M/FDI_MPHY_IOSFSB_RESET_CTL">FDI_MPHY_IOSFSB_RESET_CTL</dfn>	(1&lt;&lt;12)</u></td></tr>
<tr><th id="6411">6411</th><td><u>#define  <dfn class="macro" id="_M/LPT_PWM_GRANULARITY" data-ref="_M/LPT_PWM_GRANULARITY">LPT_PWM_GRANULARITY</dfn>		(1&lt;&lt;5)</u></td></tr>
<tr><th id="6412">6412</th><td><u>#define  <dfn class="macro" id="_M/DPLS_EDP_PPS_FIX_DIS" data-ref="_M/DPLS_EDP_PPS_FIX_DIS">DPLS_EDP_PPS_FIX_DIS</dfn>		(1&lt;&lt;0)</u></td></tr>
<tr><th id="6413">6413</th><td></td></tr>
<tr><th id="6414">6414</th><td><u>#define <dfn class="macro" id="_M/_FDI_RXA_CHICKEN" data-ref="_M/_FDI_RXA_CHICKEN">_FDI_RXA_CHICKEN</dfn>         0xc200c</u></td></tr>
<tr><th id="6415">6415</th><td><u>#define <dfn class="macro" id="_M/_FDI_RXB_CHICKEN" data-ref="_M/_FDI_RXB_CHICKEN">_FDI_RXB_CHICKEN</dfn>         0xc2010</u></td></tr>
<tr><th id="6416">6416</th><td><u>#define  <dfn class="macro" id="_M/FDI_RX_PHASE_SYNC_POINTER_OVR" data-ref="_M/FDI_RX_PHASE_SYNC_POINTER_OVR">FDI_RX_PHASE_SYNC_POINTER_OVR</dfn>	(1&lt;&lt;1)</u></td></tr>
<tr><th id="6417">6417</th><td><u>#define  <dfn class="macro" id="_M/FDI_RX_PHASE_SYNC_POINTER_EN" data-ref="_M/FDI_RX_PHASE_SYNC_POINTER_EN">FDI_RX_PHASE_SYNC_POINTER_EN</dfn>	(1&lt;&lt;0)</u></td></tr>
<tr><th id="6418">6418</th><td><u>#define <dfn class="macro" id="_M/FDI_RX_CHICKEN" data-ref="_M/FDI_RX_CHICKEN">FDI_RX_CHICKEN</dfn>(pipe) _PIPE(pipe, _FDI_RXA_CHICKEN, _FDI_RXB_CHICKEN)</u></td></tr>
<tr><th id="6419">6419</th><td></td></tr>
<tr><th id="6420">6420</th><td><u>#define <dfn class="macro" id="_M/SOUTH_DSPCLK_GATE_D" data-ref="_M/SOUTH_DSPCLK_GATE_D">SOUTH_DSPCLK_GATE_D</dfn>	0xc2020</u></td></tr>
<tr><th id="6421">6421</th><td><u>#define  <dfn class="macro" id="_M/PCH_DPLUNIT_CLOCK_GATE_DISABLE" data-ref="_M/PCH_DPLUNIT_CLOCK_GATE_DISABLE">PCH_DPLUNIT_CLOCK_GATE_DISABLE</dfn> (1&lt;&lt;30)</u></td></tr>
<tr><th id="6422">6422</th><td><u>#define  <dfn class="macro" id="_M/PCH_DPLSUNIT_CLOCK_GATE_DISABLE" data-ref="_M/PCH_DPLSUNIT_CLOCK_GATE_DISABLE">PCH_DPLSUNIT_CLOCK_GATE_DISABLE</dfn> (1&lt;&lt;29)</u></td></tr>
<tr><th id="6423">6423</th><td><u>#define  <dfn class="macro" id="_M/PCH_CPUNIT_CLOCK_GATE_DISABLE" data-ref="_M/PCH_CPUNIT_CLOCK_GATE_DISABLE">PCH_CPUNIT_CLOCK_GATE_DISABLE</dfn> (1&lt;&lt;14)</u></td></tr>
<tr><th id="6424">6424</th><td><u>#define  <dfn class="macro" id="_M/PCH_LP_PARTITION_LEVEL_DISABLE" data-ref="_M/PCH_LP_PARTITION_LEVEL_DISABLE">PCH_LP_PARTITION_LEVEL_DISABLE</dfn>  (1&lt;&lt;12)</u></td></tr>
<tr><th id="6425">6425</th><td></td></tr>
<tr><th id="6426">6426</th><td><i>/* CPU: FDI_TX */</i></td></tr>
<tr><th id="6427">6427</th><td><u>#define <dfn class="macro" id="_M/_FDI_TXA_CTL" data-ref="_M/_FDI_TXA_CTL">_FDI_TXA_CTL</dfn>             0x60100</u></td></tr>
<tr><th id="6428">6428</th><td><u>#define <dfn class="macro" id="_M/_FDI_TXB_CTL" data-ref="_M/_FDI_TXB_CTL">_FDI_TXB_CTL</dfn>             0x61100</u></td></tr>
<tr><th id="6429">6429</th><td><u>#define <dfn class="macro" id="_M/FDI_TX_CTL" data-ref="_M/FDI_TX_CTL">FDI_TX_CTL</dfn>(pipe) _PIPE(pipe, _FDI_TXA_CTL, _FDI_TXB_CTL)</u></td></tr>
<tr><th id="6430">6430</th><td><u>#define  <dfn class="macro" id="_M/FDI_TX_DISABLE" data-ref="_M/FDI_TX_DISABLE">FDI_TX_DISABLE</dfn>         (0&lt;&lt;31)</u></td></tr>
<tr><th id="6431">6431</th><td><u>#define  <dfn class="macro" id="_M/FDI_TX_ENABLE" data-ref="_M/FDI_TX_ENABLE">FDI_TX_ENABLE</dfn>          (1&lt;&lt;31)</u></td></tr>
<tr><th id="6432">6432</th><td><u>#define  <dfn class="macro" id="_M/FDI_LINK_TRAIN_PATTERN_1" data-ref="_M/FDI_LINK_TRAIN_PATTERN_1">FDI_LINK_TRAIN_PATTERN_1</dfn>       (0&lt;&lt;28)</u></td></tr>
<tr><th id="6433">6433</th><td><u>#define  <dfn class="macro" id="_M/FDI_LINK_TRAIN_PATTERN_2" data-ref="_M/FDI_LINK_TRAIN_PATTERN_2">FDI_LINK_TRAIN_PATTERN_2</dfn>       (1&lt;&lt;28)</u></td></tr>
<tr><th id="6434">6434</th><td><u>#define  <dfn class="macro" id="_M/FDI_LINK_TRAIN_PATTERN_IDLE" data-ref="_M/FDI_LINK_TRAIN_PATTERN_IDLE">FDI_LINK_TRAIN_PATTERN_IDLE</dfn>    (2&lt;&lt;28)</u></td></tr>
<tr><th id="6435">6435</th><td><u>#define  <dfn class="macro" id="_M/FDI_LINK_TRAIN_NONE" data-ref="_M/FDI_LINK_TRAIN_NONE">FDI_LINK_TRAIN_NONE</dfn>            (3&lt;&lt;28)</u></td></tr>
<tr><th id="6436">6436</th><td><u>#define  <dfn class="macro" id="_M/FDI_LINK_TRAIN_VOLTAGE_0_4V" data-ref="_M/FDI_LINK_TRAIN_VOLTAGE_0_4V">FDI_LINK_TRAIN_VOLTAGE_0_4V</dfn>    (0&lt;&lt;25)</u></td></tr>
<tr><th id="6437">6437</th><td><u>#define  <dfn class="macro" id="_M/FDI_LINK_TRAIN_VOLTAGE_0_6V" data-ref="_M/FDI_LINK_TRAIN_VOLTAGE_0_6V">FDI_LINK_TRAIN_VOLTAGE_0_6V</dfn>    (1&lt;&lt;25)</u></td></tr>
<tr><th id="6438">6438</th><td><u>#define  <dfn class="macro" id="_M/FDI_LINK_TRAIN_VOLTAGE_0_8V" data-ref="_M/FDI_LINK_TRAIN_VOLTAGE_0_8V">FDI_LINK_TRAIN_VOLTAGE_0_8V</dfn>    (2&lt;&lt;25)</u></td></tr>
<tr><th id="6439">6439</th><td><u>#define  <dfn class="macro" id="_M/FDI_LINK_TRAIN_VOLTAGE_1_2V" data-ref="_M/FDI_LINK_TRAIN_VOLTAGE_1_2V">FDI_LINK_TRAIN_VOLTAGE_1_2V</dfn>    (3&lt;&lt;25)</u></td></tr>
<tr><th id="6440">6440</th><td><u>#define  <dfn class="macro" id="_M/FDI_LINK_TRAIN_PRE_EMPHASIS_NONE" data-ref="_M/FDI_LINK_TRAIN_PRE_EMPHASIS_NONE">FDI_LINK_TRAIN_PRE_EMPHASIS_NONE</dfn> (0&lt;&lt;22)</u></td></tr>
<tr><th id="6441">6441</th><td><u>#define  <dfn class="macro" id="_M/FDI_LINK_TRAIN_PRE_EMPHASIS_1_5X" data-ref="_M/FDI_LINK_TRAIN_PRE_EMPHASIS_1_5X">FDI_LINK_TRAIN_PRE_EMPHASIS_1_5X</dfn> (1&lt;&lt;22)</u></td></tr>
<tr><th id="6442">6442</th><td><u>#define  <dfn class="macro" id="_M/FDI_LINK_TRAIN_PRE_EMPHASIS_2X" data-ref="_M/FDI_LINK_TRAIN_PRE_EMPHASIS_2X">FDI_LINK_TRAIN_PRE_EMPHASIS_2X</dfn>   (2&lt;&lt;22)</u></td></tr>
<tr><th id="6443">6443</th><td><u>#define  <dfn class="macro" id="_M/FDI_LINK_TRAIN_PRE_EMPHASIS_3X" data-ref="_M/FDI_LINK_TRAIN_PRE_EMPHASIS_3X">FDI_LINK_TRAIN_PRE_EMPHASIS_3X</dfn>   (3&lt;&lt;22)</u></td></tr>
<tr><th id="6444">6444</th><td><i>/* ILK always use 400mV 0dB for voltage swing and pre-emphasis level.</i></td></tr>
<tr><th id="6445">6445</th><td><i>   SNB has different settings. */</i></td></tr>
<tr><th id="6446">6446</th><td><i>/* SNB A-stepping */</i></td></tr>
<tr><th id="6447">6447</th><td><u>#define  <dfn class="macro" id="_M/FDI_LINK_TRAIN_400MV_0DB_SNB_A" data-ref="_M/FDI_LINK_TRAIN_400MV_0DB_SNB_A">FDI_LINK_TRAIN_400MV_0DB_SNB_A</dfn>		(0x38&lt;&lt;22)</u></td></tr>
<tr><th id="6448">6448</th><td><u>#define  <dfn class="macro" id="_M/FDI_LINK_TRAIN_400MV_6DB_SNB_A" data-ref="_M/FDI_LINK_TRAIN_400MV_6DB_SNB_A">FDI_LINK_TRAIN_400MV_6DB_SNB_A</dfn>		(0x02&lt;&lt;22)</u></td></tr>
<tr><th id="6449">6449</th><td><u>#define  <dfn class="macro" id="_M/FDI_LINK_TRAIN_600MV_3_5DB_SNB_A" data-ref="_M/FDI_LINK_TRAIN_600MV_3_5DB_SNB_A">FDI_LINK_TRAIN_600MV_3_5DB_SNB_A</dfn>	(0x01&lt;&lt;22)</u></td></tr>
<tr><th id="6450">6450</th><td><u>#define  <dfn class="macro" id="_M/FDI_LINK_TRAIN_800MV_0DB_SNB_A" data-ref="_M/FDI_LINK_TRAIN_800MV_0DB_SNB_A">FDI_LINK_TRAIN_800MV_0DB_SNB_A</dfn>		(0x0&lt;&lt;22)</u></td></tr>
<tr><th id="6451">6451</th><td><i>/* SNB B-stepping */</i></td></tr>
<tr><th id="6452">6452</th><td><u>#define  <dfn class="macro" id="_M/FDI_LINK_TRAIN_400MV_0DB_SNB_B" data-ref="_M/FDI_LINK_TRAIN_400MV_0DB_SNB_B">FDI_LINK_TRAIN_400MV_0DB_SNB_B</dfn>		(0x0&lt;&lt;22)</u></td></tr>
<tr><th id="6453">6453</th><td><u>#define  <dfn class="macro" id="_M/FDI_LINK_TRAIN_400MV_6DB_SNB_B" data-ref="_M/FDI_LINK_TRAIN_400MV_6DB_SNB_B">FDI_LINK_TRAIN_400MV_6DB_SNB_B</dfn>		(0x3a&lt;&lt;22)</u></td></tr>
<tr><th id="6454">6454</th><td><u>#define  <dfn class="macro" id="_M/FDI_LINK_TRAIN_600MV_3_5DB_SNB_B" data-ref="_M/FDI_LINK_TRAIN_600MV_3_5DB_SNB_B">FDI_LINK_TRAIN_600MV_3_5DB_SNB_B</dfn>	(0x39&lt;&lt;22)</u></td></tr>
<tr><th id="6455">6455</th><td><u>#define  <dfn class="macro" id="_M/FDI_LINK_TRAIN_800MV_0DB_SNB_B" data-ref="_M/FDI_LINK_TRAIN_800MV_0DB_SNB_B">FDI_LINK_TRAIN_800MV_0DB_SNB_B</dfn>		(0x38&lt;&lt;22)</u></td></tr>
<tr><th id="6456">6456</th><td><u>#define  <dfn class="macro" id="_M/FDI_LINK_TRAIN_VOL_EMP_MASK" data-ref="_M/FDI_LINK_TRAIN_VOL_EMP_MASK">FDI_LINK_TRAIN_VOL_EMP_MASK</dfn>		(0x3f&lt;&lt;22)</u></td></tr>
<tr><th id="6457">6457</th><td><u>#define  <dfn class="macro" id="_M/FDI_DP_PORT_WIDTH_SHIFT" data-ref="_M/FDI_DP_PORT_WIDTH_SHIFT">FDI_DP_PORT_WIDTH_SHIFT</dfn>		19</u></td></tr>
<tr><th id="6458">6458</th><td><u>#define  <dfn class="macro" id="_M/FDI_DP_PORT_WIDTH_MASK" data-ref="_M/FDI_DP_PORT_WIDTH_MASK">FDI_DP_PORT_WIDTH_MASK</dfn>			(7 &lt;&lt; FDI_DP_PORT_WIDTH_SHIFT)</u></td></tr>
<tr><th id="6459">6459</th><td><u>#define  <dfn class="macro" id="_M/FDI_DP_PORT_WIDTH" data-ref="_M/FDI_DP_PORT_WIDTH">FDI_DP_PORT_WIDTH</dfn>(width)           (((width) - 1) &lt;&lt; FDI_DP_PORT_WIDTH_SHIFT)</u></td></tr>
<tr><th id="6460">6460</th><td><u>#define  <dfn class="macro" id="_M/FDI_TX_ENHANCE_FRAME_ENABLE" data-ref="_M/FDI_TX_ENHANCE_FRAME_ENABLE">FDI_TX_ENHANCE_FRAME_ENABLE</dfn>    (1&lt;&lt;18)</u></td></tr>
<tr><th id="6461">6461</th><td><i>/* Ironlake: hardwired to 1 */</i></td></tr>
<tr><th id="6462">6462</th><td><u>#define  <dfn class="macro" id="_M/FDI_TX_PLL_ENABLE" data-ref="_M/FDI_TX_PLL_ENABLE">FDI_TX_PLL_ENABLE</dfn>              (1&lt;&lt;14)</u></td></tr>
<tr><th id="6463">6463</th><td></td></tr>
<tr><th id="6464">6464</th><td><i>/* Ivybridge has different bits for lolz */</i></td></tr>
<tr><th id="6465">6465</th><td><u>#define  <dfn class="macro" id="_M/FDI_LINK_TRAIN_PATTERN_1_IVB" data-ref="_M/FDI_LINK_TRAIN_PATTERN_1_IVB">FDI_LINK_TRAIN_PATTERN_1_IVB</dfn>       (0&lt;&lt;8)</u></td></tr>
<tr><th id="6466">6466</th><td><u>#define  <dfn class="macro" id="_M/FDI_LINK_TRAIN_PATTERN_2_IVB" data-ref="_M/FDI_LINK_TRAIN_PATTERN_2_IVB">FDI_LINK_TRAIN_PATTERN_2_IVB</dfn>       (1&lt;&lt;8)</u></td></tr>
<tr><th id="6467">6467</th><td><u>#define  <dfn class="macro" id="_M/FDI_LINK_TRAIN_PATTERN_IDLE_IVB" data-ref="_M/FDI_LINK_TRAIN_PATTERN_IDLE_IVB">FDI_LINK_TRAIN_PATTERN_IDLE_IVB</dfn>    (2&lt;&lt;8)</u></td></tr>
<tr><th id="6468">6468</th><td><u>#define  <dfn class="macro" id="_M/FDI_LINK_TRAIN_NONE_IVB" data-ref="_M/FDI_LINK_TRAIN_NONE_IVB">FDI_LINK_TRAIN_NONE_IVB</dfn>            (3&lt;&lt;8)</u></td></tr>
<tr><th id="6469">6469</th><td></td></tr>
<tr><th id="6470">6470</th><td><i>/* both Tx and Rx */</i></td></tr>
<tr><th id="6471">6471</th><td><u>#define  <dfn class="macro" id="_M/FDI_COMPOSITE_SYNC" data-ref="_M/FDI_COMPOSITE_SYNC">FDI_COMPOSITE_SYNC</dfn>		(1&lt;&lt;11)</u></td></tr>
<tr><th id="6472">6472</th><td><u>#define  <dfn class="macro" id="_M/FDI_LINK_TRAIN_AUTO" data-ref="_M/FDI_LINK_TRAIN_AUTO">FDI_LINK_TRAIN_AUTO</dfn>		(1&lt;&lt;10)</u></td></tr>
<tr><th id="6473">6473</th><td><u>#define  <dfn class="macro" id="_M/FDI_SCRAMBLING_ENABLE" data-ref="_M/FDI_SCRAMBLING_ENABLE">FDI_SCRAMBLING_ENABLE</dfn>          (0&lt;&lt;7)</u></td></tr>
<tr><th id="6474">6474</th><td><u>#define  <dfn class="macro" id="_M/FDI_SCRAMBLING_DISABLE" data-ref="_M/FDI_SCRAMBLING_DISABLE">FDI_SCRAMBLING_DISABLE</dfn>         (1&lt;&lt;7)</u></td></tr>
<tr><th id="6475">6475</th><td></td></tr>
<tr><th id="6476">6476</th><td><i>/* FDI_RX, FDI_X is hard-wired to Transcoder_X */</i></td></tr>
<tr><th id="6477">6477</th><td><u>#define <dfn class="macro" id="_M/_FDI_RXA_CTL" data-ref="_M/_FDI_RXA_CTL">_FDI_RXA_CTL</dfn>             0xf000c</u></td></tr>
<tr><th id="6478">6478</th><td><u>#define <dfn class="macro" id="_M/_FDI_RXB_CTL" data-ref="_M/_FDI_RXB_CTL">_FDI_RXB_CTL</dfn>             0xf100c</u></td></tr>
<tr><th id="6479">6479</th><td><u>#define <dfn class="macro" id="_M/FDI_RX_CTL" data-ref="_M/FDI_RX_CTL">FDI_RX_CTL</dfn>(pipe) _PIPE(pipe, _FDI_RXA_CTL, _FDI_RXB_CTL)</u></td></tr>
<tr><th id="6480">6480</th><td><u>#define  <dfn class="macro" id="_M/FDI_RX_ENABLE" data-ref="_M/FDI_RX_ENABLE">FDI_RX_ENABLE</dfn>          (1&lt;&lt;31)</u></td></tr>
<tr><th id="6481">6481</th><td><i>/* train, dp width same as FDI_TX */</i></td></tr>
<tr><th id="6482">6482</th><td><u>#define  <dfn class="macro" id="_M/FDI_FS_ERRC_ENABLE" data-ref="_M/FDI_FS_ERRC_ENABLE">FDI_FS_ERRC_ENABLE</dfn>		(1&lt;&lt;27)</u></td></tr>
<tr><th id="6483">6483</th><td><u>#define  <dfn class="macro" id="_M/FDI_FE_ERRC_ENABLE" data-ref="_M/FDI_FE_ERRC_ENABLE">FDI_FE_ERRC_ENABLE</dfn>		(1&lt;&lt;26)</u></td></tr>
<tr><th id="6484">6484</th><td><u>#define  <dfn class="macro" id="_M/FDI_RX_POLARITY_REVERSED_LPT" data-ref="_M/FDI_RX_POLARITY_REVERSED_LPT">FDI_RX_POLARITY_REVERSED_LPT</dfn>	(1&lt;&lt;16)</u></td></tr>
<tr><th id="6485">6485</th><td><u>#define  <dfn class="macro" id="_M/FDI_8BPC" data-ref="_M/FDI_8BPC">FDI_8BPC</dfn>                       (0&lt;&lt;16)</u></td></tr>
<tr><th id="6486">6486</th><td><u>#define  <dfn class="macro" id="_M/FDI_10BPC" data-ref="_M/FDI_10BPC">FDI_10BPC</dfn>                      (1&lt;&lt;16)</u></td></tr>
<tr><th id="6487">6487</th><td><u>#define  <dfn class="macro" id="_M/FDI_6BPC" data-ref="_M/FDI_6BPC">FDI_6BPC</dfn>                       (2&lt;&lt;16)</u></td></tr>
<tr><th id="6488">6488</th><td><u>#define  <dfn class="macro" id="_M/FDI_12BPC" data-ref="_M/FDI_12BPC">FDI_12BPC</dfn>                      (3&lt;&lt;16)</u></td></tr>
<tr><th id="6489">6489</th><td><u>#define  <dfn class="macro" id="_M/FDI_RX_LINK_REVERSAL_OVERRIDE" data-ref="_M/FDI_RX_LINK_REVERSAL_OVERRIDE">FDI_RX_LINK_REVERSAL_OVERRIDE</dfn>  (1&lt;&lt;15)</u></td></tr>
<tr><th id="6490">6490</th><td><u>#define  <dfn class="macro" id="_M/FDI_DMI_LINK_REVERSE_MASK" data-ref="_M/FDI_DMI_LINK_REVERSE_MASK">FDI_DMI_LINK_REVERSE_MASK</dfn>      (1&lt;&lt;14)</u></td></tr>
<tr><th id="6491">6491</th><td><u>#define  <dfn class="macro" id="_M/FDI_RX_PLL_ENABLE" data-ref="_M/FDI_RX_PLL_ENABLE">FDI_RX_PLL_ENABLE</dfn>              (1&lt;&lt;13)</u></td></tr>
<tr><th id="6492">6492</th><td><u>#define  <dfn class="macro" id="_M/FDI_FS_ERR_CORRECT_ENABLE" data-ref="_M/FDI_FS_ERR_CORRECT_ENABLE">FDI_FS_ERR_CORRECT_ENABLE</dfn>      (1&lt;&lt;11)</u></td></tr>
<tr><th id="6493">6493</th><td><u>#define  <dfn class="macro" id="_M/FDI_FE_ERR_CORRECT_ENABLE" data-ref="_M/FDI_FE_ERR_CORRECT_ENABLE">FDI_FE_ERR_CORRECT_ENABLE</dfn>      (1&lt;&lt;10)</u></td></tr>
<tr><th id="6494">6494</th><td><u>#define  <dfn class="macro" id="_M/FDI_FS_ERR_REPORT_ENABLE" data-ref="_M/FDI_FS_ERR_REPORT_ENABLE">FDI_FS_ERR_REPORT_ENABLE</dfn>       (1&lt;&lt;9)</u></td></tr>
<tr><th id="6495">6495</th><td><u>#define  <dfn class="macro" id="_M/FDI_FE_ERR_REPORT_ENABLE" data-ref="_M/FDI_FE_ERR_REPORT_ENABLE">FDI_FE_ERR_REPORT_ENABLE</dfn>       (1&lt;&lt;8)</u></td></tr>
<tr><th id="6496">6496</th><td><u>#define  <dfn class="macro" id="_M/FDI_RX_ENHANCE_FRAME_ENABLE" data-ref="_M/FDI_RX_ENHANCE_FRAME_ENABLE">FDI_RX_ENHANCE_FRAME_ENABLE</dfn>    (1&lt;&lt;6)</u></td></tr>
<tr><th id="6497">6497</th><td><u>#define  <dfn class="macro" id="_M/FDI_PCDCLK" data-ref="_M/FDI_PCDCLK">FDI_PCDCLK</dfn>	                (1&lt;&lt;4)</u></td></tr>
<tr><th id="6498">6498</th><td><i>/* CPT */</i></td></tr>
<tr><th id="6499">6499</th><td><u>#define  <dfn class="macro" id="_M/FDI_AUTO_TRAINING" data-ref="_M/FDI_AUTO_TRAINING">FDI_AUTO_TRAINING</dfn>			(1&lt;&lt;10)</u></td></tr>
<tr><th id="6500">6500</th><td><u>#define  <dfn class="macro" id="_M/FDI_LINK_TRAIN_PATTERN_1_CPT" data-ref="_M/FDI_LINK_TRAIN_PATTERN_1_CPT">FDI_LINK_TRAIN_PATTERN_1_CPT</dfn>		(0&lt;&lt;8)</u></td></tr>
<tr><th id="6501">6501</th><td><u>#define  <dfn class="macro" id="_M/FDI_LINK_TRAIN_PATTERN_2_CPT" data-ref="_M/FDI_LINK_TRAIN_PATTERN_2_CPT">FDI_LINK_TRAIN_PATTERN_2_CPT</dfn>		(1&lt;&lt;8)</u></td></tr>
<tr><th id="6502">6502</th><td><u>#define  <dfn class="macro" id="_M/FDI_LINK_TRAIN_PATTERN_IDLE_CPT" data-ref="_M/FDI_LINK_TRAIN_PATTERN_IDLE_CPT">FDI_LINK_TRAIN_PATTERN_IDLE_CPT</dfn>	(2&lt;&lt;8)</u></td></tr>
<tr><th id="6503">6503</th><td><u>#define  <dfn class="macro" id="_M/FDI_LINK_TRAIN_NORMAL_CPT" data-ref="_M/FDI_LINK_TRAIN_NORMAL_CPT">FDI_LINK_TRAIN_NORMAL_CPT</dfn>		(3&lt;&lt;8)</u></td></tr>
<tr><th id="6504">6504</th><td><u>#define  <dfn class="macro" id="_M/FDI_LINK_TRAIN_PATTERN_MASK_CPT" data-ref="_M/FDI_LINK_TRAIN_PATTERN_MASK_CPT">FDI_LINK_TRAIN_PATTERN_MASK_CPT</dfn>	(3&lt;&lt;8)</u></td></tr>
<tr><th id="6505">6505</th><td></td></tr>
<tr><th id="6506">6506</th><td><u>#define <dfn class="macro" id="_M/_FDI_RXA_MISC" data-ref="_M/_FDI_RXA_MISC">_FDI_RXA_MISC</dfn>			0xf0010</u></td></tr>
<tr><th id="6507">6507</th><td><u>#define <dfn class="macro" id="_M/_FDI_RXB_MISC" data-ref="_M/_FDI_RXB_MISC">_FDI_RXB_MISC</dfn>			0xf1010</u></td></tr>
<tr><th id="6508">6508</th><td><u>#define  <dfn class="macro" id="_M/FDI_RX_PWRDN_LANE1_MASK" data-ref="_M/FDI_RX_PWRDN_LANE1_MASK">FDI_RX_PWRDN_LANE1_MASK</dfn>	(3&lt;&lt;26)</u></td></tr>
<tr><th id="6509">6509</th><td><u>#define  <dfn class="macro" id="_M/FDI_RX_PWRDN_LANE1_VAL" data-ref="_M/FDI_RX_PWRDN_LANE1_VAL">FDI_RX_PWRDN_LANE1_VAL</dfn>(x)	((x)&lt;&lt;26)</u></td></tr>
<tr><th id="6510">6510</th><td><u>#define  <dfn class="macro" id="_M/FDI_RX_PWRDN_LANE0_MASK" data-ref="_M/FDI_RX_PWRDN_LANE0_MASK">FDI_RX_PWRDN_LANE0_MASK</dfn>	(3&lt;&lt;24)</u></td></tr>
<tr><th id="6511">6511</th><td><u>#define  <dfn class="macro" id="_M/FDI_RX_PWRDN_LANE0_VAL" data-ref="_M/FDI_RX_PWRDN_LANE0_VAL">FDI_RX_PWRDN_LANE0_VAL</dfn>(x)	((x)&lt;&lt;24)</u></td></tr>
<tr><th id="6512">6512</th><td><u>#define  <dfn class="macro" id="_M/FDI_RX_TP1_TO_TP2_48" data-ref="_M/FDI_RX_TP1_TO_TP2_48">FDI_RX_TP1_TO_TP2_48</dfn>		(2&lt;&lt;20)</u></td></tr>
<tr><th id="6513">6513</th><td><u>#define  <dfn class="macro" id="_M/FDI_RX_TP1_TO_TP2_64" data-ref="_M/FDI_RX_TP1_TO_TP2_64">FDI_RX_TP1_TO_TP2_64</dfn>		(3&lt;&lt;20)</u></td></tr>
<tr><th id="6514">6514</th><td><u>#define  <dfn class="macro" id="_M/FDI_RX_FDI_DELAY_90" data-ref="_M/FDI_RX_FDI_DELAY_90">FDI_RX_FDI_DELAY_90</dfn>		(0x90&lt;&lt;0)</u></td></tr>
<tr><th id="6515">6515</th><td><u>#define <dfn class="macro" id="_M/FDI_RX_MISC" data-ref="_M/FDI_RX_MISC">FDI_RX_MISC</dfn>(pipe) _PIPE(pipe, _FDI_RXA_MISC, _FDI_RXB_MISC)</u></td></tr>
<tr><th id="6516">6516</th><td></td></tr>
<tr><th id="6517">6517</th><td><u>#define <dfn class="macro" id="_M/_FDI_RXA_TUSIZE1" data-ref="_M/_FDI_RXA_TUSIZE1">_FDI_RXA_TUSIZE1</dfn>         0xf0030</u></td></tr>
<tr><th id="6518">6518</th><td><u>#define <dfn class="macro" id="_M/_FDI_RXA_TUSIZE2" data-ref="_M/_FDI_RXA_TUSIZE2">_FDI_RXA_TUSIZE2</dfn>         0xf0038</u></td></tr>
<tr><th id="6519">6519</th><td><u>#define <dfn class="macro" id="_M/_FDI_RXB_TUSIZE1" data-ref="_M/_FDI_RXB_TUSIZE1">_FDI_RXB_TUSIZE1</dfn>         0xf1030</u></td></tr>
<tr><th id="6520">6520</th><td><u>#define <dfn class="macro" id="_M/_FDI_RXB_TUSIZE2" data-ref="_M/_FDI_RXB_TUSIZE2">_FDI_RXB_TUSIZE2</dfn>         0xf1038</u></td></tr>
<tr><th id="6521">6521</th><td><u>#define <dfn class="macro" id="_M/FDI_RX_TUSIZE1" data-ref="_M/FDI_RX_TUSIZE1">FDI_RX_TUSIZE1</dfn>(pipe) _PIPE(pipe, _FDI_RXA_TUSIZE1, _FDI_RXB_TUSIZE1)</u></td></tr>
<tr><th id="6522">6522</th><td><u>#define <dfn class="macro" id="_M/FDI_RX_TUSIZE2" data-ref="_M/FDI_RX_TUSIZE2">FDI_RX_TUSIZE2</dfn>(pipe) _PIPE(pipe, _FDI_RXA_TUSIZE2, _FDI_RXB_TUSIZE2)</u></td></tr>
<tr><th id="6523">6523</th><td></td></tr>
<tr><th id="6524">6524</th><td><i>/* FDI_RX interrupt register format */</i></td></tr>
<tr><th id="6525">6525</th><td><u>#define <dfn class="macro" id="_M/FDI_RX_INTER_LANE_ALIGN" data-ref="_M/FDI_RX_INTER_LANE_ALIGN">FDI_RX_INTER_LANE_ALIGN</dfn>         (1&lt;&lt;10)</u></td></tr>
<tr><th id="6526">6526</th><td><u>#define <dfn class="macro" id="_M/FDI_RX_SYMBOL_LOCK" data-ref="_M/FDI_RX_SYMBOL_LOCK">FDI_RX_SYMBOL_LOCK</dfn>              (1&lt;&lt;9) /* train 2 */</u></td></tr>
<tr><th id="6527">6527</th><td><u>#define <dfn class="macro" id="_M/FDI_RX_BIT_LOCK" data-ref="_M/FDI_RX_BIT_LOCK">FDI_RX_BIT_LOCK</dfn>                 (1&lt;&lt;8) /* train 1 */</u></td></tr>
<tr><th id="6528">6528</th><td><u>#define <dfn class="macro" id="_M/FDI_RX_TRAIN_PATTERN_2_FAIL" data-ref="_M/FDI_RX_TRAIN_PATTERN_2_FAIL">FDI_RX_TRAIN_PATTERN_2_FAIL</dfn>     (1&lt;&lt;7)</u></td></tr>
<tr><th id="6529">6529</th><td><u>#define <dfn class="macro" id="_M/FDI_RX_FS_CODE_ERR" data-ref="_M/FDI_RX_FS_CODE_ERR">FDI_RX_FS_CODE_ERR</dfn>              (1&lt;&lt;6)</u></td></tr>
<tr><th id="6530">6530</th><td><u>#define <dfn class="macro" id="_M/FDI_RX_FE_CODE_ERR" data-ref="_M/FDI_RX_FE_CODE_ERR">FDI_RX_FE_CODE_ERR</dfn>              (1&lt;&lt;5)</u></td></tr>
<tr><th id="6531">6531</th><td><u>#define <dfn class="macro" id="_M/FDI_RX_SYMBOL_ERR_RATE_ABOVE" data-ref="_M/FDI_RX_SYMBOL_ERR_RATE_ABOVE">FDI_RX_SYMBOL_ERR_RATE_ABOVE</dfn>    (1&lt;&lt;4)</u></td></tr>
<tr><th id="6532">6532</th><td><u>#define <dfn class="macro" id="_M/FDI_RX_HDCP_LINK_FAIL" data-ref="_M/FDI_RX_HDCP_LINK_FAIL">FDI_RX_HDCP_LINK_FAIL</dfn>           (1&lt;&lt;3)</u></td></tr>
<tr><th id="6533">6533</th><td><u>#define <dfn class="macro" id="_M/FDI_RX_PIXEL_FIFO_OVERFLOW" data-ref="_M/FDI_RX_PIXEL_FIFO_OVERFLOW">FDI_RX_PIXEL_FIFO_OVERFLOW</dfn>      (1&lt;&lt;2)</u></td></tr>
<tr><th id="6534">6534</th><td><u>#define <dfn class="macro" id="_M/FDI_RX_CROSS_CLOCK_OVERFLOW" data-ref="_M/FDI_RX_CROSS_CLOCK_OVERFLOW">FDI_RX_CROSS_CLOCK_OVERFLOW</dfn>     (1&lt;&lt;1)</u></td></tr>
<tr><th id="6535">6535</th><td><u>#define <dfn class="macro" id="_M/FDI_RX_SYMBOL_QUEUE_OVERFLOW" data-ref="_M/FDI_RX_SYMBOL_QUEUE_OVERFLOW">FDI_RX_SYMBOL_QUEUE_OVERFLOW</dfn>    (1&lt;&lt;0)</u></td></tr>
<tr><th id="6536">6536</th><td></td></tr>
<tr><th id="6537">6537</th><td><u>#define <dfn class="macro" id="_M/_FDI_RXA_IIR" data-ref="_M/_FDI_RXA_IIR">_FDI_RXA_IIR</dfn>             0xf0014</u></td></tr>
<tr><th id="6538">6538</th><td><u>#define <dfn class="macro" id="_M/_FDI_RXA_IMR" data-ref="_M/_FDI_RXA_IMR">_FDI_RXA_IMR</dfn>             0xf0018</u></td></tr>
<tr><th id="6539">6539</th><td><u>#define <dfn class="macro" id="_M/_FDI_RXB_IIR" data-ref="_M/_FDI_RXB_IIR">_FDI_RXB_IIR</dfn>             0xf1014</u></td></tr>
<tr><th id="6540">6540</th><td><u>#define <dfn class="macro" id="_M/_FDI_RXB_IMR" data-ref="_M/_FDI_RXB_IMR">_FDI_RXB_IMR</dfn>             0xf1018</u></td></tr>
<tr><th id="6541">6541</th><td><u>#define <dfn class="macro" id="_M/FDI_RX_IIR" data-ref="_M/FDI_RX_IIR">FDI_RX_IIR</dfn>(pipe) _PIPE(pipe, _FDI_RXA_IIR, _FDI_RXB_IIR)</u></td></tr>
<tr><th id="6542">6542</th><td><u>#define <dfn class="macro" id="_M/FDI_RX_IMR" data-ref="_M/FDI_RX_IMR">FDI_RX_IMR</dfn>(pipe) _PIPE(pipe, _FDI_RXA_IMR, _FDI_RXB_IMR)</u></td></tr>
<tr><th id="6543">6543</th><td></td></tr>
<tr><th id="6544">6544</th><td><u>#define <dfn class="macro" id="_M/FDI_PLL_CTL_1" data-ref="_M/FDI_PLL_CTL_1">FDI_PLL_CTL_1</dfn>           0xfe000</u></td></tr>
<tr><th id="6545">6545</th><td><u>#define <dfn class="macro" id="_M/FDI_PLL_CTL_2" data-ref="_M/FDI_PLL_CTL_2">FDI_PLL_CTL_2</dfn>           0xfe004</u></td></tr>
<tr><th id="6546">6546</th><td></td></tr>
<tr><th id="6547">6547</th><td><u>#define <dfn class="macro" id="_M/PCH_LVDS" data-ref="_M/PCH_LVDS">PCH_LVDS</dfn>	0xe1180</u></td></tr>
<tr><th id="6548">6548</th><td><u>#define  <dfn class="macro" id="_M/LVDS_DETECTED" data-ref="_M/LVDS_DETECTED">LVDS_DETECTED</dfn>	(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="6549">6549</th><td></td></tr>
<tr><th id="6550">6550</th><td><i>/* vlv has 2 sets of panel control regs. */</i></td></tr>
<tr><th id="6551">6551</th><td><u>#define <dfn class="macro" id="_M/PIPEA_PP_STATUS" data-ref="_M/PIPEA_PP_STATUS">PIPEA_PP_STATUS</dfn>         (VLV_DISPLAY_BASE + 0x61200)</u></td></tr>
<tr><th id="6552">6552</th><td><u>#define <dfn class="macro" id="_M/PIPEA_PP_CONTROL" data-ref="_M/PIPEA_PP_CONTROL">PIPEA_PP_CONTROL</dfn>        (VLV_DISPLAY_BASE + 0x61204)</u></td></tr>
<tr><th id="6553">6553</th><td><u>#define <dfn class="macro" id="_M/PIPEA_PP_ON_DELAYS" data-ref="_M/PIPEA_PP_ON_DELAYS">PIPEA_PP_ON_DELAYS</dfn>      (VLV_DISPLAY_BASE + 0x61208)</u></td></tr>
<tr><th id="6554">6554</th><td><u>#define  <dfn class="macro" id="_M/PANEL_PORT_SELECT_VLV" data-ref="_M/PANEL_PORT_SELECT_VLV">PANEL_PORT_SELECT_VLV</dfn>(port)	((port) &lt;&lt; 30)</u></td></tr>
<tr><th id="6555">6555</th><td><u>#define <dfn class="macro" id="_M/PIPEA_PP_OFF_DELAYS" data-ref="_M/PIPEA_PP_OFF_DELAYS">PIPEA_PP_OFF_DELAYS</dfn>     (VLV_DISPLAY_BASE + 0x6120c)</u></td></tr>
<tr><th id="6556">6556</th><td><u>#define <dfn class="macro" id="_M/PIPEA_PP_DIVISOR" data-ref="_M/PIPEA_PP_DIVISOR">PIPEA_PP_DIVISOR</dfn>        (VLV_DISPLAY_BASE + 0x61210)</u></td></tr>
<tr><th id="6557">6557</th><td></td></tr>
<tr><th id="6558">6558</th><td><u>#define <dfn class="macro" id="_M/PIPEB_PP_STATUS" data-ref="_M/PIPEB_PP_STATUS">PIPEB_PP_STATUS</dfn>         (VLV_DISPLAY_BASE + 0x61300)</u></td></tr>
<tr><th id="6559">6559</th><td><u>#define <dfn class="macro" id="_M/PIPEB_PP_CONTROL" data-ref="_M/PIPEB_PP_CONTROL">PIPEB_PP_CONTROL</dfn>        (VLV_DISPLAY_BASE + 0x61304)</u></td></tr>
<tr><th id="6560">6560</th><td><u>#define <dfn class="macro" id="_M/PIPEB_PP_ON_DELAYS" data-ref="_M/PIPEB_PP_ON_DELAYS">PIPEB_PP_ON_DELAYS</dfn>      (VLV_DISPLAY_BASE + 0x61308)</u></td></tr>
<tr><th id="6561">6561</th><td><u>#define <dfn class="macro" id="_M/PIPEB_PP_OFF_DELAYS" data-ref="_M/PIPEB_PP_OFF_DELAYS">PIPEB_PP_OFF_DELAYS</dfn>     (VLV_DISPLAY_BASE + 0x6130c)</u></td></tr>
<tr><th id="6562">6562</th><td><u>#define <dfn class="macro" id="_M/PIPEB_PP_DIVISOR" data-ref="_M/PIPEB_PP_DIVISOR">PIPEB_PP_DIVISOR</dfn>        (VLV_DISPLAY_BASE + 0x61310)</u></td></tr>
<tr><th id="6563">6563</th><td></td></tr>
<tr><th id="6564">6564</th><td><u>#define <dfn class="macro" id="_M/VLV_PIPE_PP_STATUS" data-ref="_M/VLV_PIPE_PP_STATUS">VLV_PIPE_PP_STATUS</dfn>(pipe) _PIPE(pipe, PIPEA_PP_STATUS, PIPEB_PP_STATUS)</u></td></tr>
<tr><th id="6565">6565</th><td><u>#define <dfn class="macro" id="_M/VLV_PIPE_PP_CONTROL" data-ref="_M/VLV_PIPE_PP_CONTROL">VLV_PIPE_PP_CONTROL</dfn>(pipe) _PIPE(pipe, PIPEA_PP_CONTROL, PIPEB_PP_CONTROL)</u></td></tr>
<tr><th id="6566">6566</th><td><u>#define <dfn class="macro" id="_M/VLV_PIPE_PP_ON_DELAYS" data-ref="_M/VLV_PIPE_PP_ON_DELAYS">VLV_PIPE_PP_ON_DELAYS</dfn>(pipe) \</u></td></tr>
<tr><th id="6567">6567</th><td><u>		_PIPE(pipe, PIPEA_PP_ON_DELAYS, PIPEB_PP_ON_DELAYS)</u></td></tr>
<tr><th id="6568">6568</th><td><u>#define <dfn class="macro" id="_M/VLV_PIPE_PP_OFF_DELAYS" data-ref="_M/VLV_PIPE_PP_OFF_DELAYS">VLV_PIPE_PP_OFF_DELAYS</dfn>(pipe) \</u></td></tr>
<tr><th id="6569">6569</th><td><u>		_PIPE(pipe, PIPEA_PP_OFF_DELAYS, PIPEB_PP_OFF_DELAYS)</u></td></tr>
<tr><th id="6570">6570</th><td><u>#define <dfn class="macro" id="_M/VLV_PIPE_PP_DIVISOR" data-ref="_M/VLV_PIPE_PP_DIVISOR">VLV_PIPE_PP_DIVISOR</dfn>(pipe) \</u></td></tr>
<tr><th id="6571">6571</th><td><u>		_PIPE(pipe, PIPEA_PP_DIVISOR, PIPEB_PP_DIVISOR)</u></td></tr>
<tr><th id="6572">6572</th><td></td></tr>
<tr><th id="6573">6573</th><td><u>#define <dfn class="macro" id="_M/PCH_PP_STATUS" data-ref="_M/PCH_PP_STATUS">PCH_PP_STATUS</dfn>		0xc7200</u></td></tr>
<tr><th id="6574">6574</th><td><u>#define <dfn class="macro" id="_M/PCH_PP_CONTROL" data-ref="_M/PCH_PP_CONTROL">PCH_PP_CONTROL</dfn>		0xc7204</u></td></tr>
<tr><th id="6575">6575</th><td><u>#define  <dfn class="macro" id="_M/PANEL_UNLOCK_REGS" data-ref="_M/PANEL_UNLOCK_REGS">PANEL_UNLOCK_REGS</dfn>	(0xabcd &lt;&lt; 16)</u></td></tr>
<tr><th id="6576">6576</th><td><u>#define  <dfn class="macro" id="_M/PANEL_UNLOCK_MASK" data-ref="_M/PANEL_UNLOCK_MASK">PANEL_UNLOCK_MASK</dfn>	(0xffff &lt;&lt; 16)</u></td></tr>
<tr><th id="6577">6577</th><td><u>#define  <dfn class="macro" id="_M/BXT_POWER_CYCLE_DELAY_MASK" data-ref="_M/BXT_POWER_CYCLE_DELAY_MASK">BXT_POWER_CYCLE_DELAY_MASK</dfn>	(0x1f0)</u></td></tr>
<tr><th id="6578">6578</th><td><u>#define  <dfn class="macro" id="_M/BXT_POWER_CYCLE_DELAY_SHIFT" data-ref="_M/BXT_POWER_CYCLE_DELAY_SHIFT">BXT_POWER_CYCLE_DELAY_SHIFT</dfn>	4</u></td></tr>
<tr><th id="6579">6579</th><td><u>#define  <dfn class="macro" id="_M/EDP_FORCE_VDD" data-ref="_M/EDP_FORCE_VDD">EDP_FORCE_VDD</dfn>		(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="6580">6580</th><td><u>#define  <dfn class="macro" id="_M/EDP_BLC_ENABLE" data-ref="_M/EDP_BLC_ENABLE">EDP_BLC_ENABLE</dfn>		(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="6581">6581</th><td><u>#define  <dfn class="macro" id="_M/PANEL_POWER_RESET" data-ref="_M/PANEL_POWER_RESET">PANEL_POWER_RESET</dfn>	(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="6582">6582</th><td><u>#define  <dfn class="macro" id="_M/PANEL_POWER_OFF" data-ref="_M/PANEL_POWER_OFF">PANEL_POWER_OFF</dfn>	(0 &lt;&lt; 0)</u></td></tr>
<tr><th id="6583">6583</th><td><u>#define  <dfn class="macro" id="_M/PANEL_POWER_ON" data-ref="_M/PANEL_POWER_ON">PANEL_POWER_ON</dfn>		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="6584">6584</th><td><u>#define <dfn class="macro" id="_M/PCH_PP_ON_DELAYS" data-ref="_M/PCH_PP_ON_DELAYS">PCH_PP_ON_DELAYS</dfn>	0xc7208</u></td></tr>
<tr><th id="6585">6585</th><td><u>#define  <dfn class="macro" id="_M/PANEL_PORT_SELECT_MASK" data-ref="_M/PANEL_PORT_SELECT_MASK">PANEL_PORT_SELECT_MASK</dfn>	(3 &lt;&lt; 30)</u></td></tr>
<tr><th id="6586">6586</th><td><u>#define  <dfn class="macro" id="_M/PANEL_PORT_SELECT_LVDS" data-ref="_M/PANEL_PORT_SELECT_LVDS">PANEL_PORT_SELECT_LVDS</dfn>	(0 &lt;&lt; 30)</u></td></tr>
<tr><th id="6587">6587</th><td><u>#define  <dfn class="macro" id="_M/PANEL_PORT_SELECT_DPA" data-ref="_M/PANEL_PORT_SELECT_DPA">PANEL_PORT_SELECT_DPA</dfn>	(1 &lt;&lt; 30)</u></td></tr>
<tr><th id="6588">6588</th><td><u>#define  <dfn class="macro" id="_M/PANEL_PORT_SELECT_DPC" data-ref="_M/PANEL_PORT_SELECT_DPC">PANEL_PORT_SELECT_DPC</dfn>	(2 &lt;&lt; 30)</u></td></tr>
<tr><th id="6589">6589</th><td><u>#define  <dfn class="macro" id="_M/PANEL_PORT_SELECT_DPD" data-ref="_M/PANEL_PORT_SELECT_DPD">PANEL_PORT_SELECT_DPD</dfn>	(3 &lt;&lt; 30)</u></td></tr>
<tr><th id="6590">6590</th><td><u>#define  <dfn class="macro" id="_M/PANEL_POWER_UP_DELAY_MASK" data-ref="_M/PANEL_POWER_UP_DELAY_MASK">PANEL_POWER_UP_DELAY_MASK</dfn>	(0x1fff0000)</u></td></tr>
<tr><th id="6591">6591</th><td><u>#define  <dfn class="macro" id="_M/PANEL_POWER_UP_DELAY_SHIFT" data-ref="_M/PANEL_POWER_UP_DELAY_SHIFT">PANEL_POWER_UP_DELAY_SHIFT</dfn>	16</u></td></tr>
<tr><th id="6592">6592</th><td><u>#define  <dfn class="macro" id="_M/PANEL_LIGHT_ON_DELAY_MASK" data-ref="_M/PANEL_LIGHT_ON_DELAY_MASK">PANEL_LIGHT_ON_DELAY_MASK</dfn>	(0x1fff)</u></td></tr>
<tr><th id="6593">6593</th><td><u>#define  <dfn class="macro" id="_M/PANEL_LIGHT_ON_DELAY_SHIFT" data-ref="_M/PANEL_LIGHT_ON_DELAY_SHIFT">PANEL_LIGHT_ON_DELAY_SHIFT</dfn>	0</u></td></tr>
<tr><th id="6594">6594</th><td></td></tr>
<tr><th id="6595">6595</th><td><u>#define <dfn class="macro" id="_M/PCH_PP_OFF_DELAYS" data-ref="_M/PCH_PP_OFF_DELAYS">PCH_PP_OFF_DELAYS</dfn>	0xc720c</u></td></tr>
<tr><th id="6596">6596</th><td><u>#define  <dfn class="macro" id="_M/PANEL_POWER_DOWN_DELAY_MASK" data-ref="_M/PANEL_POWER_DOWN_DELAY_MASK">PANEL_POWER_DOWN_DELAY_MASK</dfn>	(0x1fff0000)</u></td></tr>
<tr><th id="6597">6597</th><td><u>#define  <dfn class="macro" id="_M/PANEL_POWER_DOWN_DELAY_SHIFT" data-ref="_M/PANEL_POWER_DOWN_DELAY_SHIFT">PANEL_POWER_DOWN_DELAY_SHIFT</dfn>	16</u></td></tr>
<tr><th id="6598">6598</th><td><u>#define  <dfn class="macro" id="_M/PANEL_LIGHT_OFF_DELAY_MASK" data-ref="_M/PANEL_LIGHT_OFF_DELAY_MASK">PANEL_LIGHT_OFF_DELAY_MASK</dfn>	(0x1fff)</u></td></tr>
<tr><th id="6599">6599</th><td><u>#define  <dfn class="macro" id="_M/PANEL_LIGHT_OFF_DELAY_SHIFT" data-ref="_M/PANEL_LIGHT_OFF_DELAY_SHIFT">PANEL_LIGHT_OFF_DELAY_SHIFT</dfn>	0</u></td></tr>
<tr><th id="6600">6600</th><td></td></tr>
<tr><th id="6601">6601</th><td><u>#define <dfn class="macro" id="_M/PCH_PP_DIVISOR" data-ref="_M/PCH_PP_DIVISOR">PCH_PP_DIVISOR</dfn>		0xc7210</u></td></tr>
<tr><th id="6602">6602</th><td><u>#define  <dfn class="macro" id="_M/PP_REFERENCE_DIVIDER_MASK" data-ref="_M/PP_REFERENCE_DIVIDER_MASK">PP_REFERENCE_DIVIDER_MASK</dfn>	(0xffffff00)</u></td></tr>
<tr><th id="6603">6603</th><td><u>#define  <dfn class="macro" id="_M/PP_REFERENCE_DIVIDER_SHIFT" data-ref="_M/PP_REFERENCE_DIVIDER_SHIFT">PP_REFERENCE_DIVIDER_SHIFT</dfn>	8</u></td></tr>
<tr><th id="6604">6604</th><td><u>#define  <dfn class="macro" id="_M/PANEL_POWER_CYCLE_DELAY_MASK" data-ref="_M/PANEL_POWER_CYCLE_DELAY_MASK">PANEL_POWER_CYCLE_DELAY_MASK</dfn>	(0x1f)</u></td></tr>
<tr><th id="6605">6605</th><td><u>#define  <dfn class="macro" id="_M/PANEL_POWER_CYCLE_DELAY_SHIFT" data-ref="_M/PANEL_POWER_CYCLE_DELAY_SHIFT">PANEL_POWER_CYCLE_DELAY_SHIFT</dfn>	0</u></td></tr>
<tr><th id="6606">6606</th><td></td></tr>
<tr><th id="6607">6607</th><td><i>/* BXT PPS changes - 2nd set of PPS registers */</i></td></tr>
<tr><th id="6608">6608</th><td><u>#define <dfn class="macro" id="_M/_BXT_PP_STATUS2" data-ref="_M/_BXT_PP_STATUS2">_BXT_PP_STATUS2</dfn> 	0xc7300</u></td></tr>
<tr><th id="6609">6609</th><td><u>#define <dfn class="macro" id="_M/_BXT_PP_CONTROL2" data-ref="_M/_BXT_PP_CONTROL2">_BXT_PP_CONTROL2</dfn> 	0xc7304</u></td></tr>
<tr><th id="6610">6610</th><td><u>#define <dfn class="macro" id="_M/_BXT_PP_ON_DELAYS2" data-ref="_M/_BXT_PP_ON_DELAYS2">_BXT_PP_ON_DELAYS2</dfn>	0xc7308</u></td></tr>
<tr><th id="6611">6611</th><td><u>#define <dfn class="macro" id="_M/_BXT_PP_OFF_DELAYS2" data-ref="_M/_BXT_PP_OFF_DELAYS2">_BXT_PP_OFF_DELAYS2</dfn>	0xc730c</u></td></tr>
<tr><th id="6612">6612</th><td></td></tr>
<tr><th id="6613">6613</th><td><u>#define <dfn class="macro" id="_M/BXT_PP_STATUS" data-ref="_M/BXT_PP_STATUS">BXT_PP_STATUS</dfn>(n)	_PIPE(n, PCH_PP_STATUS, _BXT_PP_STATUS2)</u></td></tr>
<tr><th id="6614">6614</th><td><u>#define <dfn class="macro" id="_M/BXT_PP_CONTROL" data-ref="_M/BXT_PP_CONTROL">BXT_PP_CONTROL</dfn>(n)	_PIPE(n, PCH_PP_CONTROL, _BXT_PP_CONTROL2)</u></td></tr>
<tr><th id="6615">6615</th><td><u>#define <dfn class="macro" id="_M/BXT_PP_ON_DELAYS" data-ref="_M/BXT_PP_ON_DELAYS">BXT_PP_ON_DELAYS</dfn>(n)	_PIPE(n, PCH_PP_ON_DELAYS, _BXT_PP_ON_DELAYS2)</u></td></tr>
<tr><th id="6616">6616</th><td><u>#define <dfn class="macro" id="_M/BXT_PP_OFF_DELAYS" data-ref="_M/BXT_PP_OFF_DELAYS">BXT_PP_OFF_DELAYS</dfn>(n)	_PIPE(n, PCH_PP_OFF_DELAYS, _BXT_PP_OFF_DELAYS2)</u></td></tr>
<tr><th id="6617">6617</th><td></td></tr>
<tr><th id="6618">6618</th><td><u>#define <dfn class="macro" id="_M/PCH_DP_B" data-ref="_M/PCH_DP_B">PCH_DP_B</dfn>		0xe4100</u></td></tr>
<tr><th id="6619">6619</th><td><u>#define <dfn class="macro" id="_M/PCH_DPB_AUX_CH_CTL" data-ref="_M/PCH_DPB_AUX_CH_CTL">PCH_DPB_AUX_CH_CTL</dfn>	0xe4110</u></td></tr>
<tr><th id="6620">6620</th><td><u>#define <dfn class="macro" id="_M/PCH_DPB_AUX_CH_DATA1" data-ref="_M/PCH_DPB_AUX_CH_DATA1">PCH_DPB_AUX_CH_DATA1</dfn>	0xe4114</u></td></tr>
<tr><th id="6621">6621</th><td><u>#define <dfn class="macro" id="_M/PCH_DPB_AUX_CH_DATA2" data-ref="_M/PCH_DPB_AUX_CH_DATA2">PCH_DPB_AUX_CH_DATA2</dfn>	0xe4118</u></td></tr>
<tr><th id="6622">6622</th><td><u>#define <dfn class="macro" id="_M/PCH_DPB_AUX_CH_DATA3" data-ref="_M/PCH_DPB_AUX_CH_DATA3">PCH_DPB_AUX_CH_DATA3</dfn>	0xe411c</u></td></tr>
<tr><th id="6623">6623</th><td><u>#define <dfn class="macro" id="_M/PCH_DPB_AUX_CH_DATA4" data-ref="_M/PCH_DPB_AUX_CH_DATA4">PCH_DPB_AUX_CH_DATA4</dfn>	0xe4120</u></td></tr>
<tr><th id="6624">6624</th><td><u>#define <dfn class="macro" id="_M/PCH_DPB_AUX_CH_DATA5" data-ref="_M/PCH_DPB_AUX_CH_DATA5">PCH_DPB_AUX_CH_DATA5</dfn>	0xe4124</u></td></tr>
<tr><th id="6625">6625</th><td></td></tr>
<tr><th id="6626">6626</th><td><u>#define <dfn class="macro" id="_M/PCH_DP_C" data-ref="_M/PCH_DP_C">PCH_DP_C</dfn>		0xe4200</u></td></tr>
<tr><th id="6627">6627</th><td><u>#define <dfn class="macro" id="_M/PCH_DPC_AUX_CH_CTL" data-ref="_M/PCH_DPC_AUX_CH_CTL">PCH_DPC_AUX_CH_CTL</dfn>	0xe4210</u></td></tr>
<tr><th id="6628">6628</th><td><u>#define <dfn class="macro" id="_M/PCH_DPC_AUX_CH_DATA1" data-ref="_M/PCH_DPC_AUX_CH_DATA1">PCH_DPC_AUX_CH_DATA1</dfn>	0xe4214</u></td></tr>
<tr><th id="6629">6629</th><td><u>#define <dfn class="macro" id="_M/PCH_DPC_AUX_CH_DATA2" data-ref="_M/PCH_DPC_AUX_CH_DATA2">PCH_DPC_AUX_CH_DATA2</dfn>	0xe4218</u></td></tr>
<tr><th id="6630">6630</th><td><u>#define <dfn class="macro" id="_M/PCH_DPC_AUX_CH_DATA3" data-ref="_M/PCH_DPC_AUX_CH_DATA3">PCH_DPC_AUX_CH_DATA3</dfn>	0xe421c</u></td></tr>
<tr><th id="6631">6631</th><td><u>#define <dfn class="macro" id="_M/PCH_DPC_AUX_CH_DATA4" data-ref="_M/PCH_DPC_AUX_CH_DATA4">PCH_DPC_AUX_CH_DATA4</dfn>	0xe4220</u></td></tr>
<tr><th id="6632">6632</th><td><u>#define <dfn class="macro" id="_M/PCH_DPC_AUX_CH_DATA5" data-ref="_M/PCH_DPC_AUX_CH_DATA5">PCH_DPC_AUX_CH_DATA5</dfn>	0xe4224</u></td></tr>
<tr><th id="6633">6633</th><td></td></tr>
<tr><th id="6634">6634</th><td><u>#define <dfn class="macro" id="_M/PCH_DP_D" data-ref="_M/PCH_DP_D">PCH_DP_D</dfn>		0xe4300</u></td></tr>
<tr><th id="6635">6635</th><td><u>#define <dfn class="macro" id="_M/PCH_DPD_AUX_CH_CTL" data-ref="_M/PCH_DPD_AUX_CH_CTL">PCH_DPD_AUX_CH_CTL</dfn>	0xe4310</u></td></tr>
<tr><th id="6636">6636</th><td><u>#define <dfn class="macro" id="_M/PCH_DPD_AUX_CH_DATA1" data-ref="_M/PCH_DPD_AUX_CH_DATA1">PCH_DPD_AUX_CH_DATA1</dfn>	0xe4314</u></td></tr>
<tr><th id="6637">6637</th><td><u>#define <dfn class="macro" id="_M/PCH_DPD_AUX_CH_DATA2" data-ref="_M/PCH_DPD_AUX_CH_DATA2">PCH_DPD_AUX_CH_DATA2</dfn>	0xe4318</u></td></tr>
<tr><th id="6638">6638</th><td><u>#define <dfn class="macro" id="_M/PCH_DPD_AUX_CH_DATA3" data-ref="_M/PCH_DPD_AUX_CH_DATA3">PCH_DPD_AUX_CH_DATA3</dfn>	0xe431c</u></td></tr>
<tr><th id="6639">6639</th><td><u>#define <dfn class="macro" id="_M/PCH_DPD_AUX_CH_DATA4" data-ref="_M/PCH_DPD_AUX_CH_DATA4">PCH_DPD_AUX_CH_DATA4</dfn>	0xe4320</u></td></tr>
<tr><th id="6640">6640</th><td><u>#define <dfn class="macro" id="_M/PCH_DPD_AUX_CH_DATA5" data-ref="_M/PCH_DPD_AUX_CH_DATA5">PCH_DPD_AUX_CH_DATA5</dfn>	0xe4324</u></td></tr>
<tr><th id="6641">6641</th><td></td></tr>
<tr><th id="6642">6642</th><td><i>/* CPT */</i></td></tr>
<tr><th id="6643">6643</th><td><u>#define  <dfn class="macro" id="_M/PORT_TRANS_A_SEL_CPT" data-ref="_M/PORT_TRANS_A_SEL_CPT">PORT_TRANS_A_SEL_CPT</dfn>	0</u></td></tr>
<tr><th id="6644">6644</th><td><u>#define  <dfn class="macro" id="_M/PORT_TRANS_B_SEL_CPT" data-ref="_M/PORT_TRANS_B_SEL_CPT">PORT_TRANS_B_SEL_CPT</dfn>	(1&lt;&lt;29)</u></td></tr>
<tr><th id="6645">6645</th><td><u>#define  <dfn class="macro" id="_M/PORT_TRANS_C_SEL_CPT" data-ref="_M/PORT_TRANS_C_SEL_CPT">PORT_TRANS_C_SEL_CPT</dfn>	(2&lt;&lt;29)</u></td></tr>
<tr><th id="6646">6646</th><td><u>#define  <dfn class="macro" id="_M/PORT_TRANS_SEL_MASK" data-ref="_M/PORT_TRANS_SEL_MASK">PORT_TRANS_SEL_MASK</dfn>	(3&lt;&lt;29)</u></td></tr>
<tr><th id="6647">6647</th><td><u>#define  <dfn class="macro" id="_M/PORT_TRANS_SEL_CPT" data-ref="_M/PORT_TRANS_SEL_CPT">PORT_TRANS_SEL_CPT</dfn>(pipe)	((pipe) &lt;&lt; 29)</u></td></tr>
<tr><th id="6648">6648</th><td><u>#define  <dfn class="macro" id="_M/PORT_TO_PIPE" data-ref="_M/PORT_TO_PIPE">PORT_TO_PIPE</dfn>(val)	(((val) &amp; (1&lt;&lt;30)) &gt;&gt; 30)</u></td></tr>
<tr><th id="6649">6649</th><td><u>#define  <dfn class="macro" id="_M/PORT_TO_PIPE_CPT" data-ref="_M/PORT_TO_PIPE_CPT">PORT_TO_PIPE_CPT</dfn>(val)	(((val) &amp; PORT_TRANS_SEL_MASK) &gt;&gt; 29)</u></td></tr>
<tr><th id="6650">6650</th><td><u>#define  <dfn class="macro" id="_M/SDVO_PORT_TO_PIPE_CHV" data-ref="_M/SDVO_PORT_TO_PIPE_CHV">SDVO_PORT_TO_PIPE_CHV</dfn>(val)	(((val) &amp; (3&lt;&lt;24)) &gt;&gt; 24)</u></td></tr>
<tr><th id="6651">6651</th><td><u>#define  <dfn class="macro" id="_M/DP_PORT_TO_PIPE_CHV" data-ref="_M/DP_PORT_TO_PIPE_CHV">DP_PORT_TO_PIPE_CHV</dfn>(val)	(((val) &amp; (3&lt;&lt;16)) &gt;&gt; 16)</u></td></tr>
<tr><th id="6652">6652</th><td></td></tr>
<tr><th id="6653">6653</th><td><u>#define <dfn class="macro" id="_M/TRANS_DP_CTL_A" data-ref="_M/TRANS_DP_CTL_A">TRANS_DP_CTL_A</dfn>		0xe0300</u></td></tr>
<tr><th id="6654">6654</th><td><u>#define <dfn class="macro" id="_M/TRANS_DP_CTL_B" data-ref="_M/TRANS_DP_CTL_B">TRANS_DP_CTL_B</dfn>		0xe1300</u></td></tr>
<tr><th id="6655">6655</th><td><u>#define <dfn class="macro" id="_M/TRANS_DP_CTL_C" data-ref="_M/TRANS_DP_CTL_C">TRANS_DP_CTL_C</dfn>		0xe2300</u></td></tr>
<tr><th id="6656">6656</th><td><u>#define <dfn class="macro" id="_M/TRANS_DP_CTL" data-ref="_M/TRANS_DP_CTL">TRANS_DP_CTL</dfn>(pipe)	_PIPE(pipe, TRANS_DP_CTL_A, TRANS_DP_CTL_B)</u></td></tr>
<tr><th id="6657">6657</th><td><u>#define  <dfn class="macro" id="_M/TRANS_DP_OUTPUT_ENABLE" data-ref="_M/TRANS_DP_OUTPUT_ENABLE">TRANS_DP_OUTPUT_ENABLE</dfn>	(1&lt;&lt;31)</u></td></tr>
<tr><th id="6658">6658</th><td><u>#define  <dfn class="macro" id="_M/TRANS_DP_PORT_SEL_B" data-ref="_M/TRANS_DP_PORT_SEL_B">TRANS_DP_PORT_SEL_B</dfn>	(0&lt;&lt;29)</u></td></tr>
<tr><th id="6659">6659</th><td><u>#define  <dfn class="macro" id="_M/TRANS_DP_PORT_SEL_C" data-ref="_M/TRANS_DP_PORT_SEL_C">TRANS_DP_PORT_SEL_C</dfn>	(1&lt;&lt;29)</u></td></tr>
<tr><th id="6660">6660</th><td><u>#define  <dfn class="macro" id="_M/TRANS_DP_PORT_SEL_D" data-ref="_M/TRANS_DP_PORT_SEL_D">TRANS_DP_PORT_SEL_D</dfn>	(2&lt;&lt;29)</u></td></tr>
<tr><th id="6661">6661</th><td><u>#define  <dfn class="macro" id="_M/TRANS_DP_PORT_SEL_NONE" data-ref="_M/TRANS_DP_PORT_SEL_NONE">TRANS_DP_PORT_SEL_NONE</dfn>	(3&lt;&lt;29)</u></td></tr>
<tr><th id="6662">6662</th><td><u>#define  <dfn class="macro" id="_M/TRANS_DP_PORT_SEL_MASK" data-ref="_M/TRANS_DP_PORT_SEL_MASK">TRANS_DP_PORT_SEL_MASK</dfn>	(3&lt;&lt;29)</u></td></tr>
<tr><th id="6663">6663</th><td><u>#define  <dfn class="macro" id="_M/TRANS_DP_PIPE_TO_PORT" data-ref="_M/TRANS_DP_PIPE_TO_PORT">TRANS_DP_PIPE_TO_PORT</dfn>(val)	((((val) &amp; TRANS_DP_PORT_SEL_MASK) &gt;&gt; 29) + PORT_B)</u></td></tr>
<tr><th id="6664">6664</th><td><u>#define  <dfn class="macro" id="_M/TRANS_DP_AUDIO_ONLY" data-ref="_M/TRANS_DP_AUDIO_ONLY">TRANS_DP_AUDIO_ONLY</dfn>	(1&lt;&lt;26)</u></td></tr>
<tr><th id="6665">6665</th><td><u>#define  <dfn class="macro" id="_M/TRANS_DP_ENH_FRAMING" data-ref="_M/TRANS_DP_ENH_FRAMING">TRANS_DP_ENH_FRAMING</dfn>	(1&lt;&lt;18)</u></td></tr>
<tr><th id="6666">6666</th><td><u>#define  <dfn class="macro" id="_M/TRANS_DP_8BPC" data-ref="_M/TRANS_DP_8BPC">TRANS_DP_8BPC</dfn>		(0&lt;&lt;9)</u></td></tr>
<tr><th id="6667">6667</th><td><u>#define  <dfn class="macro" id="_M/TRANS_DP_10BPC" data-ref="_M/TRANS_DP_10BPC">TRANS_DP_10BPC</dfn>		(1&lt;&lt;9)</u></td></tr>
<tr><th id="6668">6668</th><td><u>#define  <dfn class="macro" id="_M/TRANS_DP_6BPC" data-ref="_M/TRANS_DP_6BPC">TRANS_DP_6BPC</dfn>		(2&lt;&lt;9)</u></td></tr>
<tr><th id="6669">6669</th><td><u>#define  <dfn class="macro" id="_M/TRANS_DP_12BPC" data-ref="_M/TRANS_DP_12BPC">TRANS_DP_12BPC</dfn>		(3&lt;&lt;9)</u></td></tr>
<tr><th id="6670">6670</th><td><u>#define  <dfn class="macro" id="_M/TRANS_DP_BPC_MASK" data-ref="_M/TRANS_DP_BPC_MASK">TRANS_DP_BPC_MASK</dfn>	(3&lt;&lt;9)</u></td></tr>
<tr><th id="6671">6671</th><td><u>#define  <dfn class="macro" id="_M/TRANS_DP_VSYNC_ACTIVE_HIGH" data-ref="_M/TRANS_DP_VSYNC_ACTIVE_HIGH">TRANS_DP_VSYNC_ACTIVE_HIGH</dfn>	(1&lt;&lt;4)</u></td></tr>
<tr><th id="6672">6672</th><td><u>#define  <dfn class="macro" id="_M/TRANS_DP_VSYNC_ACTIVE_LOW" data-ref="_M/TRANS_DP_VSYNC_ACTIVE_LOW">TRANS_DP_VSYNC_ACTIVE_LOW</dfn>	0</u></td></tr>
<tr><th id="6673">6673</th><td><u>#define  <dfn class="macro" id="_M/TRANS_DP_HSYNC_ACTIVE_HIGH" data-ref="_M/TRANS_DP_HSYNC_ACTIVE_HIGH">TRANS_DP_HSYNC_ACTIVE_HIGH</dfn>	(1&lt;&lt;3)</u></td></tr>
<tr><th id="6674">6674</th><td><u>#define  <dfn class="macro" id="_M/TRANS_DP_HSYNC_ACTIVE_LOW" data-ref="_M/TRANS_DP_HSYNC_ACTIVE_LOW">TRANS_DP_HSYNC_ACTIVE_LOW</dfn>	0</u></td></tr>
<tr><th id="6675">6675</th><td><u>#define  <dfn class="macro" id="_M/TRANS_DP_SYNC_MASK" data-ref="_M/TRANS_DP_SYNC_MASK">TRANS_DP_SYNC_MASK</dfn>	(3&lt;&lt;3)</u></td></tr>
<tr><th id="6676">6676</th><td></td></tr>
<tr><th id="6677">6677</th><td><i>/* SNB eDP training params */</i></td></tr>
<tr><th id="6678">6678</th><td><i>/* SNB A-stepping */</i></td></tr>
<tr><th id="6679">6679</th><td><u>#define  <dfn class="macro" id="_M/EDP_LINK_TRAIN_400MV_0DB_SNB_A" data-ref="_M/EDP_LINK_TRAIN_400MV_0DB_SNB_A">EDP_LINK_TRAIN_400MV_0DB_SNB_A</dfn>		(0x38&lt;&lt;22)</u></td></tr>
<tr><th id="6680">6680</th><td><u>#define  <dfn class="macro" id="_M/EDP_LINK_TRAIN_400MV_6DB_SNB_A" data-ref="_M/EDP_LINK_TRAIN_400MV_6DB_SNB_A">EDP_LINK_TRAIN_400MV_6DB_SNB_A</dfn>		(0x02&lt;&lt;22)</u></td></tr>
<tr><th id="6681">6681</th><td><u>#define  <dfn class="macro" id="_M/EDP_LINK_TRAIN_600MV_3_5DB_SNB_A" data-ref="_M/EDP_LINK_TRAIN_600MV_3_5DB_SNB_A">EDP_LINK_TRAIN_600MV_3_5DB_SNB_A</dfn>	(0x01&lt;&lt;22)</u></td></tr>
<tr><th id="6682">6682</th><td><u>#define  <dfn class="macro" id="_M/EDP_LINK_TRAIN_800MV_0DB_SNB_A" data-ref="_M/EDP_LINK_TRAIN_800MV_0DB_SNB_A">EDP_LINK_TRAIN_800MV_0DB_SNB_A</dfn>		(0x0&lt;&lt;22)</u></td></tr>
<tr><th id="6683">6683</th><td><i>/* SNB B-stepping */</i></td></tr>
<tr><th id="6684">6684</th><td><u>#define  <dfn class="macro" id="_M/EDP_LINK_TRAIN_400_600MV_0DB_SNB_B" data-ref="_M/EDP_LINK_TRAIN_400_600MV_0DB_SNB_B">EDP_LINK_TRAIN_400_600MV_0DB_SNB_B</dfn>	(0x0&lt;&lt;22)</u></td></tr>
<tr><th id="6685">6685</th><td><u>#define  <dfn class="macro" id="_M/EDP_LINK_TRAIN_400MV_3_5DB_SNB_B" data-ref="_M/EDP_LINK_TRAIN_400MV_3_5DB_SNB_B">EDP_LINK_TRAIN_400MV_3_5DB_SNB_B</dfn>	(0x1&lt;&lt;22)</u></td></tr>
<tr><th id="6686">6686</th><td><u>#define  <dfn class="macro" id="_M/EDP_LINK_TRAIN_400_600MV_6DB_SNB_B" data-ref="_M/EDP_LINK_TRAIN_400_600MV_6DB_SNB_B">EDP_LINK_TRAIN_400_600MV_6DB_SNB_B</dfn>	(0x3a&lt;&lt;22)</u></td></tr>
<tr><th id="6687">6687</th><td><u>#define  <dfn class="macro" id="_M/EDP_LINK_TRAIN_600_800MV_3_5DB_SNB_B" data-ref="_M/EDP_LINK_TRAIN_600_800MV_3_5DB_SNB_B">EDP_LINK_TRAIN_600_800MV_3_5DB_SNB_B</dfn>	(0x39&lt;&lt;22)</u></td></tr>
<tr><th id="6688">6688</th><td><u>#define  <dfn class="macro" id="_M/EDP_LINK_TRAIN_800_1200MV_0DB_SNB_B" data-ref="_M/EDP_LINK_TRAIN_800_1200MV_0DB_SNB_B">EDP_LINK_TRAIN_800_1200MV_0DB_SNB_B</dfn>	(0x38&lt;&lt;22)</u></td></tr>
<tr><th id="6689">6689</th><td><u>#define  <dfn class="macro" id="_M/EDP_LINK_TRAIN_VOL_EMP_MASK_SNB" data-ref="_M/EDP_LINK_TRAIN_VOL_EMP_MASK_SNB">EDP_LINK_TRAIN_VOL_EMP_MASK_SNB</dfn>	(0x3f&lt;&lt;22)</u></td></tr>
<tr><th id="6690">6690</th><td></td></tr>
<tr><th id="6691">6691</th><td><i>/* IVB */</i></td></tr>
<tr><th id="6692">6692</th><td><u>#define <dfn class="macro" id="_M/EDP_LINK_TRAIN_400MV_0DB_IVB" data-ref="_M/EDP_LINK_TRAIN_400MV_0DB_IVB">EDP_LINK_TRAIN_400MV_0DB_IVB</dfn>		(0x24 &lt;&lt;22)</u></td></tr>
<tr><th id="6693">6693</th><td><u>#define <dfn class="macro" id="_M/EDP_LINK_TRAIN_400MV_3_5DB_IVB" data-ref="_M/EDP_LINK_TRAIN_400MV_3_5DB_IVB">EDP_LINK_TRAIN_400MV_3_5DB_IVB</dfn>		(0x2a &lt;&lt;22)</u></td></tr>
<tr><th id="6694">6694</th><td><u>#define <dfn class="macro" id="_M/EDP_LINK_TRAIN_400MV_6DB_IVB" data-ref="_M/EDP_LINK_TRAIN_400MV_6DB_IVB">EDP_LINK_TRAIN_400MV_6DB_IVB</dfn>		(0x2f &lt;&lt;22)</u></td></tr>
<tr><th id="6695">6695</th><td><u>#define <dfn class="macro" id="_M/EDP_LINK_TRAIN_600MV_0DB_IVB" data-ref="_M/EDP_LINK_TRAIN_600MV_0DB_IVB">EDP_LINK_TRAIN_600MV_0DB_IVB</dfn>		(0x30 &lt;&lt;22)</u></td></tr>
<tr><th id="6696">6696</th><td><u>#define <dfn class="macro" id="_M/EDP_LINK_TRAIN_600MV_3_5DB_IVB" data-ref="_M/EDP_LINK_TRAIN_600MV_3_5DB_IVB">EDP_LINK_TRAIN_600MV_3_5DB_IVB</dfn>		(0x36 &lt;&lt;22)</u></td></tr>
<tr><th id="6697">6697</th><td><u>#define <dfn class="macro" id="_M/EDP_LINK_TRAIN_800MV_0DB_IVB" data-ref="_M/EDP_LINK_TRAIN_800MV_0DB_IVB">EDP_LINK_TRAIN_800MV_0DB_IVB</dfn>		(0x38 &lt;&lt;22)</u></td></tr>
<tr><th id="6698">6698</th><td><u>#define <dfn class="macro" id="_M/EDP_LINK_TRAIN_800MV_3_5DB_IVB" data-ref="_M/EDP_LINK_TRAIN_800MV_3_5DB_IVB">EDP_LINK_TRAIN_800MV_3_5DB_IVB</dfn>		(0x3e &lt;&lt;22)</u></td></tr>
<tr><th id="6699">6699</th><td></td></tr>
<tr><th id="6700">6700</th><td><i>/* legacy values */</i></td></tr>
<tr><th id="6701">6701</th><td><u>#define <dfn class="macro" id="_M/EDP_LINK_TRAIN_500MV_0DB_IVB" data-ref="_M/EDP_LINK_TRAIN_500MV_0DB_IVB">EDP_LINK_TRAIN_500MV_0DB_IVB</dfn>		(0x00 &lt;&lt;22)</u></td></tr>
<tr><th id="6702">6702</th><td><u>#define <dfn class="macro" id="_M/EDP_LINK_TRAIN_1000MV_0DB_IVB" data-ref="_M/EDP_LINK_TRAIN_1000MV_0DB_IVB">EDP_LINK_TRAIN_1000MV_0DB_IVB</dfn>		(0x20 &lt;&lt;22)</u></td></tr>
<tr><th id="6703">6703</th><td><u>#define <dfn class="macro" id="_M/EDP_LINK_TRAIN_500MV_3_5DB_IVB" data-ref="_M/EDP_LINK_TRAIN_500MV_3_5DB_IVB">EDP_LINK_TRAIN_500MV_3_5DB_IVB</dfn>		(0x02 &lt;&lt;22)</u></td></tr>
<tr><th id="6704">6704</th><td><u>#define <dfn class="macro" id="_M/EDP_LINK_TRAIN_1000MV_3_5DB_IVB" data-ref="_M/EDP_LINK_TRAIN_1000MV_3_5DB_IVB">EDP_LINK_TRAIN_1000MV_3_5DB_IVB</dfn>		(0x22 &lt;&lt;22)</u></td></tr>
<tr><th id="6705">6705</th><td><u>#define <dfn class="macro" id="_M/EDP_LINK_TRAIN_1000MV_6DB_IVB" data-ref="_M/EDP_LINK_TRAIN_1000MV_6DB_IVB">EDP_LINK_TRAIN_1000MV_6DB_IVB</dfn>		(0x23 &lt;&lt;22)</u></td></tr>
<tr><th id="6706">6706</th><td></td></tr>
<tr><th id="6707">6707</th><td><u>#define  <dfn class="macro" id="_M/EDP_LINK_TRAIN_VOL_EMP_MASK_IVB" data-ref="_M/EDP_LINK_TRAIN_VOL_EMP_MASK_IVB">EDP_LINK_TRAIN_VOL_EMP_MASK_IVB</dfn>	(0x3f&lt;&lt;22)</u></td></tr>
<tr><th id="6708">6708</th><td></td></tr>
<tr><th id="6709">6709</th><td><u>#define  <dfn class="macro" id="_M/VLV_PMWGICZ" data-ref="_M/VLV_PMWGICZ">VLV_PMWGICZ</dfn>				0x1300a4</u></td></tr>
<tr><th id="6710">6710</th><td></td></tr>
<tr><th id="6711">6711</th><td><u>#define  <dfn class="macro" id="_M/FORCEWAKE" data-ref="_M/FORCEWAKE">FORCEWAKE</dfn>				0xA18C</u></td></tr>
<tr><th id="6712">6712</th><td><u>#define  <dfn class="macro" id="_M/FORCEWAKE_VLV" data-ref="_M/FORCEWAKE_VLV">FORCEWAKE_VLV</dfn>				0x1300b0</u></td></tr>
<tr><th id="6713">6713</th><td><u>#define  <dfn class="macro" id="_M/FORCEWAKE_ACK_VLV" data-ref="_M/FORCEWAKE_ACK_VLV">FORCEWAKE_ACK_VLV</dfn>			0x1300b4</u></td></tr>
<tr><th id="6714">6714</th><td><u>#define  <dfn class="macro" id="_M/FORCEWAKE_MEDIA_VLV" data-ref="_M/FORCEWAKE_MEDIA_VLV">FORCEWAKE_MEDIA_VLV</dfn>			0x1300b8</u></td></tr>
<tr><th id="6715">6715</th><td><u>#define  <dfn class="macro" id="_M/FORCEWAKE_ACK_MEDIA_VLV" data-ref="_M/FORCEWAKE_ACK_MEDIA_VLV">FORCEWAKE_ACK_MEDIA_VLV</dfn>		0x1300bc</u></td></tr>
<tr><th id="6716">6716</th><td><u>#define  <dfn class="macro" id="_M/FORCEWAKE_ACK_HSW" data-ref="_M/FORCEWAKE_ACK_HSW">FORCEWAKE_ACK_HSW</dfn>			0x130044</u></td></tr>
<tr><th id="6717">6717</th><td><u>#define  <dfn class="macro" id="_M/FORCEWAKE_ACK" data-ref="_M/FORCEWAKE_ACK">FORCEWAKE_ACK</dfn>				0x130090</u></td></tr>
<tr><th id="6718">6718</th><td><u>#define  <dfn class="macro" id="_M/VLV_GTLC_WAKE_CTRL" data-ref="_M/VLV_GTLC_WAKE_CTRL">VLV_GTLC_WAKE_CTRL</dfn>			0x130090</u></td></tr>
<tr><th id="6719">6719</th><td><u>#define   <dfn class="macro" id="_M/VLV_GTLC_RENDER_CTX_EXISTS" data-ref="_M/VLV_GTLC_RENDER_CTX_EXISTS">VLV_GTLC_RENDER_CTX_EXISTS</dfn>		(1 &lt;&lt; 25)</u></td></tr>
<tr><th id="6720">6720</th><td><u>#define   <dfn class="macro" id="_M/VLV_GTLC_MEDIA_CTX_EXISTS" data-ref="_M/VLV_GTLC_MEDIA_CTX_EXISTS">VLV_GTLC_MEDIA_CTX_EXISTS</dfn>		(1 &lt;&lt; 24)</u></td></tr>
<tr><th id="6721">6721</th><td><u>#define   <dfn class="macro" id="_M/VLV_GTLC_ALLOWWAKEREQ" data-ref="_M/VLV_GTLC_ALLOWWAKEREQ">VLV_GTLC_ALLOWWAKEREQ</dfn>			(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="6722">6722</th><td></td></tr>
<tr><th id="6723">6723</th><td><u>#define  <dfn class="macro" id="_M/VLV_GTLC_PW_STATUS" data-ref="_M/VLV_GTLC_PW_STATUS">VLV_GTLC_PW_STATUS</dfn>			0x130094</u></td></tr>
<tr><th id="6724">6724</th><td><u>#define   <dfn class="macro" id="_M/VLV_GTLC_ALLOWWAKEACK" data-ref="_M/VLV_GTLC_ALLOWWAKEACK">VLV_GTLC_ALLOWWAKEACK</dfn>			(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="6725">6725</th><td><u>#define   <dfn class="macro" id="_M/VLV_GTLC_ALLOWWAKEERR" data-ref="_M/VLV_GTLC_ALLOWWAKEERR">VLV_GTLC_ALLOWWAKEERR</dfn>			(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="6726">6726</th><td><u>#define   <dfn class="macro" id="_M/VLV_GTLC_PW_MEDIA_STATUS_MASK" data-ref="_M/VLV_GTLC_PW_MEDIA_STATUS_MASK">VLV_GTLC_PW_MEDIA_STATUS_MASK</dfn>		(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="6727">6727</th><td><u>#define   <dfn class="macro" id="_M/VLV_GTLC_PW_RENDER_STATUS_MASK" data-ref="_M/VLV_GTLC_PW_RENDER_STATUS_MASK">VLV_GTLC_PW_RENDER_STATUS_MASK</dfn>	(1 &lt;&lt; 7)</u></td></tr>
<tr><th id="6728">6728</th><td><u>#define  <dfn class="macro" id="_M/FORCEWAKE_MT" data-ref="_M/FORCEWAKE_MT">FORCEWAKE_MT</dfn>				0xa188 /* multi-threaded */</u></td></tr>
<tr><th id="6729">6729</th><td><u>#define  <dfn class="macro" id="_M/FORCEWAKE_MEDIA_GEN9" data-ref="_M/FORCEWAKE_MEDIA_GEN9">FORCEWAKE_MEDIA_GEN9</dfn>			0xa270</u></td></tr>
<tr><th id="6730">6730</th><td><u>#define  <dfn class="macro" id="_M/FORCEWAKE_RENDER_GEN9" data-ref="_M/FORCEWAKE_RENDER_GEN9">FORCEWAKE_RENDER_GEN9</dfn>			0xa278</u></td></tr>
<tr><th id="6731">6731</th><td><u>#define  <dfn class="macro" id="_M/FORCEWAKE_BLITTER_GEN9" data-ref="_M/FORCEWAKE_BLITTER_GEN9">FORCEWAKE_BLITTER_GEN9</dfn>			0xa188</u></td></tr>
<tr><th id="6732">6732</th><td><u>#define  <dfn class="macro" id="_M/FORCEWAKE_ACK_MEDIA_GEN9" data-ref="_M/FORCEWAKE_ACK_MEDIA_GEN9">FORCEWAKE_ACK_MEDIA_GEN9</dfn>		0x0D88</u></td></tr>
<tr><th id="6733">6733</th><td><u>#define  <dfn class="macro" id="_M/FORCEWAKE_ACK_RENDER_GEN9" data-ref="_M/FORCEWAKE_ACK_RENDER_GEN9">FORCEWAKE_ACK_RENDER_GEN9</dfn>		0x0D84</u></td></tr>
<tr><th id="6734">6734</th><td><u>#define  <dfn class="macro" id="_M/FORCEWAKE_ACK_BLITTER_GEN9" data-ref="_M/FORCEWAKE_ACK_BLITTER_GEN9">FORCEWAKE_ACK_BLITTER_GEN9</dfn>		0x130044</u></td></tr>
<tr><th id="6735">6735</th><td><u>#define   <dfn class="macro" id="_M/FORCEWAKE_KERNEL" data-ref="_M/FORCEWAKE_KERNEL">FORCEWAKE_KERNEL</dfn>			0x1</u></td></tr>
<tr><th id="6736">6736</th><td><u>#define   <dfn class="macro" id="_M/FORCEWAKE_USER" data-ref="_M/FORCEWAKE_USER">FORCEWAKE_USER</dfn>			0x2</u></td></tr>
<tr><th id="6737">6737</th><td><u>#define  <dfn class="macro" id="_M/FORCEWAKE_MT_ACK" data-ref="_M/FORCEWAKE_MT_ACK">FORCEWAKE_MT_ACK</dfn>			0x130040</u></td></tr>
<tr><th id="6738">6738</th><td><u>#define  <dfn class="macro" id="_M/ECOBUS" data-ref="_M/ECOBUS">ECOBUS</dfn>					0xa180</u></td></tr>
<tr><th id="6739">6739</th><td><u>#define    <dfn class="macro" id="_M/FORCEWAKE_MT_ENABLE" data-ref="_M/FORCEWAKE_MT_ENABLE">FORCEWAKE_MT_ENABLE</dfn>			(1&lt;&lt;5)</u></td></tr>
<tr><th id="6740">6740</th><td><u>#define  <dfn class="macro" id="_M/VLV_SPAREG2H" data-ref="_M/VLV_SPAREG2H">VLV_SPAREG2H</dfn>				0xA194</u></td></tr>
<tr><th id="6741">6741</th><td></td></tr>
<tr><th id="6742">6742</th><td><u>#define  <dfn class="macro" id="_M/GTFIFODBG" data-ref="_M/GTFIFODBG">GTFIFODBG</dfn>				0x120000</u></td></tr>
<tr><th id="6743">6743</th><td><u>#define    <dfn class="macro" id="_M/GT_FIFO_SBDROPERR" data-ref="_M/GT_FIFO_SBDROPERR">GT_FIFO_SBDROPERR</dfn>			(1&lt;&lt;6)</u></td></tr>
<tr><th id="6744">6744</th><td><u>#define    <dfn class="macro" id="_M/GT_FIFO_BLOBDROPERR" data-ref="_M/GT_FIFO_BLOBDROPERR">GT_FIFO_BLOBDROPERR</dfn>			(1&lt;&lt;5)</u></td></tr>
<tr><th id="6745">6745</th><td><u>#define    <dfn class="macro" id="_M/GT_FIFO_SB_READ_ABORTERR" data-ref="_M/GT_FIFO_SB_READ_ABORTERR">GT_FIFO_SB_READ_ABORTERR</dfn>		(1&lt;&lt;4)</u></td></tr>
<tr><th id="6746">6746</th><td><u>#define    <dfn class="macro" id="_M/GT_FIFO_DROPERR" data-ref="_M/GT_FIFO_DROPERR">GT_FIFO_DROPERR</dfn>			(1&lt;&lt;3)</u></td></tr>
<tr><th id="6747">6747</th><td><u>#define    <dfn class="macro" id="_M/GT_FIFO_OVFERR" data-ref="_M/GT_FIFO_OVFERR">GT_FIFO_OVFERR</dfn>			(1&lt;&lt;2)</u></td></tr>
<tr><th id="6748">6748</th><td><u>#define    <dfn class="macro" id="_M/GT_FIFO_IAWRERR" data-ref="_M/GT_FIFO_IAWRERR">GT_FIFO_IAWRERR</dfn>			(1&lt;&lt;1)</u></td></tr>
<tr><th id="6749">6749</th><td><u>#define    <dfn class="macro" id="_M/GT_FIFO_IARDERR" data-ref="_M/GT_FIFO_IARDERR">GT_FIFO_IARDERR</dfn>			(1&lt;&lt;0)</u></td></tr>
<tr><th id="6750">6750</th><td></td></tr>
<tr><th id="6751">6751</th><td><u>#define  <dfn class="macro" id="_M/GTFIFOCTL" data-ref="_M/GTFIFOCTL">GTFIFOCTL</dfn>				0x120008</u></td></tr>
<tr><th id="6752">6752</th><td><u>#define    <dfn class="macro" id="_M/GT_FIFO_FREE_ENTRIES_MASK" data-ref="_M/GT_FIFO_FREE_ENTRIES_MASK">GT_FIFO_FREE_ENTRIES_MASK</dfn>		0x7f</u></td></tr>
<tr><th id="6753">6753</th><td><u>#define    <dfn class="macro" id="_M/GT_FIFO_NUM_RESERVED_ENTRIES" data-ref="_M/GT_FIFO_NUM_RESERVED_ENTRIES">GT_FIFO_NUM_RESERVED_ENTRIES</dfn>		20</u></td></tr>
<tr><th id="6754">6754</th><td><u>#define    <dfn class="macro" id="_M/GT_FIFO_CTL_BLOCK_ALL_POLICY_STALL" data-ref="_M/GT_FIFO_CTL_BLOCK_ALL_POLICY_STALL">GT_FIFO_CTL_BLOCK_ALL_POLICY_STALL</dfn>	(1 &lt;&lt; 12)</u></td></tr>
<tr><th id="6755">6755</th><td><u>#define    <dfn class="macro" id="_M/GT_FIFO_CTL_RC6_POLICY_STALL" data-ref="_M/GT_FIFO_CTL_RC6_POLICY_STALL">GT_FIFO_CTL_RC6_POLICY_STALL</dfn>		(1 &lt;&lt; 11)</u></td></tr>
<tr><th id="6756">6756</th><td></td></tr>
<tr><th id="6757">6757</th><td><u>#define  <dfn class="macro" id="_M/HSW_IDICR" data-ref="_M/HSW_IDICR">HSW_IDICR</dfn>				0x9008</u></td></tr>
<tr><th id="6758">6758</th><td><u>#define    <dfn class="macro" id="_M/IDIHASHMSK" data-ref="_M/IDIHASHMSK">IDIHASHMSK</dfn>(x)			(((x) &amp; 0x3f) &lt;&lt; 16)</u></td></tr>
<tr><th id="6759">6759</th><td><u>#define  <dfn class="macro" id="_M/HSW_EDRAM_PRESENT" data-ref="_M/HSW_EDRAM_PRESENT">HSW_EDRAM_PRESENT</dfn>			0x120010</u></td></tr>
<tr><th id="6760">6760</th><td><u>#define    <dfn class="macro" id="_M/EDRAM_ENABLED" data-ref="_M/EDRAM_ENABLED">EDRAM_ENABLED</dfn>			0x1</u></td></tr>
<tr><th id="6761">6761</th><td></td></tr>
<tr><th id="6762">6762</th><td><u>#define <dfn class="macro" id="_M/GEN6_UCGCTL1" data-ref="_M/GEN6_UCGCTL1">GEN6_UCGCTL1</dfn>				0x9400</u></td></tr>
<tr><th id="6763">6763</th><td><u># define <dfn class="macro" id="_M/GEN6_EU_TCUNIT_CLOCK_GATE_DISABLE" data-ref="_M/GEN6_EU_TCUNIT_CLOCK_GATE_DISABLE">GEN6_EU_TCUNIT_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 16)</u></td></tr>
<tr><th id="6764">6764</th><td><u># define <dfn class="macro" id="_M/GEN6_BLBUNIT_CLOCK_GATE_DISABLE" data-ref="_M/GEN6_BLBUNIT_CLOCK_GATE_DISABLE">GEN6_BLBUNIT_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="6765">6765</th><td><u># define <dfn class="macro" id="_M/GEN6_CSUNIT_CLOCK_GATE_DISABLE" data-ref="_M/GEN6_CSUNIT_CLOCK_GATE_DISABLE">GEN6_CSUNIT_CLOCK_GATE_DISABLE</dfn>			(1 &lt;&lt; 7)</u></td></tr>
<tr><th id="6766">6766</th><td></td></tr>
<tr><th id="6767">6767</th><td><u>#define <dfn class="macro" id="_M/GEN6_UCGCTL2" data-ref="_M/GEN6_UCGCTL2">GEN6_UCGCTL2</dfn>				0x9404</u></td></tr>
<tr><th id="6768">6768</th><td><u># define <dfn class="macro" id="_M/GEN6_VFUNIT_CLOCK_GATE_DISABLE" data-ref="_M/GEN6_VFUNIT_CLOCK_GATE_DISABLE">GEN6_VFUNIT_CLOCK_GATE_DISABLE</dfn>			(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="6769">6769</th><td><u># define <dfn class="macro" id="_M/GEN7_VDSUNIT_CLOCK_GATE_DISABLE" data-ref="_M/GEN7_VDSUNIT_CLOCK_GATE_DISABLE">GEN7_VDSUNIT_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 30)</u></td></tr>
<tr><th id="6770">6770</th><td><u># define <dfn class="macro" id="_M/GEN7_TDLUNIT_CLOCK_GATE_DISABLE" data-ref="_M/GEN7_TDLUNIT_CLOCK_GATE_DISABLE">GEN7_TDLUNIT_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 22)</u></td></tr>
<tr><th id="6771">6771</th><td><u># define <dfn class="macro" id="_M/GEN6_RCZUNIT_CLOCK_GATE_DISABLE" data-ref="_M/GEN6_RCZUNIT_CLOCK_GATE_DISABLE">GEN6_RCZUNIT_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 13)</u></td></tr>
<tr><th id="6772">6772</th><td><u># define <dfn class="macro" id="_M/GEN6_RCPBUNIT_CLOCK_GATE_DISABLE" data-ref="_M/GEN6_RCPBUNIT_CLOCK_GATE_DISABLE">GEN6_RCPBUNIT_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 12)</u></td></tr>
<tr><th id="6773">6773</th><td><u># define <dfn class="macro" id="_M/GEN6_RCCUNIT_CLOCK_GATE_DISABLE" data-ref="_M/GEN6_RCCUNIT_CLOCK_GATE_DISABLE">GEN6_RCCUNIT_CLOCK_GATE_DISABLE</dfn>		(1 &lt;&lt; 11)</u></td></tr>
<tr><th id="6774">6774</th><td></td></tr>
<tr><th id="6775">6775</th><td><u>#define <dfn class="macro" id="_M/GEN6_UCGCTL3" data-ref="_M/GEN6_UCGCTL3">GEN6_UCGCTL3</dfn>				0x9408</u></td></tr>
<tr><th id="6776">6776</th><td></td></tr>
<tr><th id="6777">6777</th><td><u>#define <dfn class="macro" id="_M/GEN7_UCGCTL4" data-ref="_M/GEN7_UCGCTL4">GEN7_UCGCTL4</dfn>				0x940c</u></td></tr>
<tr><th id="6778">6778</th><td><u>#define  <dfn class="macro" id="_M/GEN7_L3BANK2X_CLOCK_GATE_DISABLE" data-ref="_M/GEN7_L3BANK2X_CLOCK_GATE_DISABLE">GEN7_L3BANK2X_CLOCK_GATE_DISABLE</dfn>	(1&lt;&lt;25)</u></td></tr>
<tr><th id="6779">6779</th><td><u>#define  <dfn class="macro" id="_M/GEN8_EU_GAUNIT_CLOCK_GATE_DISABLE" data-ref="_M/GEN8_EU_GAUNIT_CLOCK_GATE_DISABLE">GEN8_EU_GAUNIT_CLOCK_GATE_DISABLE</dfn>	(1&lt;&lt;14)</u></td></tr>
<tr><th id="6780">6780</th><td></td></tr>
<tr><th id="6781">6781</th><td><u>#define <dfn class="macro" id="_M/GEN6_RCGCTL1" data-ref="_M/GEN6_RCGCTL1">GEN6_RCGCTL1</dfn>				0x9410</u></td></tr>
<tr><th id="6782">6782</th><td><u>#define <dfn class="macro" id="_M/GEN6_RCGCTL2" data-ref="_M/GEN6_RCGCTL2">GEN6_RCGCTL2</dfn>				0x9414</u></td></tr>
<tr><th id="6783">6783</th><td><u>#define <dfn class="macro" id="_M/GEN6_RSTCTL" data-ref="_M/GEN6_RSTCTL">GEN6_RSTCTL</dfn>				0x9420</u></td></tr>
<tr><th id="6784">6784</th><td></td></tr>
<tr><th id="6785">6785</th><td><u>#define <dfn class="macro" id="_M/GEN8_UCGCTL6" data-ref="_M/GEN8_UCGCTL6">GEN8_UCGCTL6</dfn>				0x9430</u></td></tr>
<tr><th id="6786">6786</th><td><u>#define   <dfn class="macro" id="_M/GEN8_GAPSUNIT_CLOCK_GATE_DISABLE" data-ref="_M/GEN8_GAPSUNIT_CLOCK_GATE_DISABLE">GEN8_GAPSUNIT_CLOCK_GATE_DISABLE</dfn>	(1&lt;&lt;24)</u></td></tr>
<tr><th id="6787">6787</th><td><u>#define   <dfn class="macro" id="_M/GEN8_SDEUNIT_CLOCK_GATE_DISABLE" data-ref="_M/GEN8_SDEUNIT_CLOCK_GATE_DISABLE">GEN8_SDEUNIT_CLOCK_GATE_DISABLE</dfn>	(1&lt;&lt;14)</u></td></tr>
<tr><th id="6788">6788</th><td><u>#define   <dfn class="macro" id="_M/GEN8_HDCUNIT_CLOCK_GATE_DISABLE_HDCREQ" data-ref="_M/GEN8_HDCUNIT_CLOCK_GATE_DISABLE_HDCREQ">GEN8_HDCUNIT_CLOCK_GATE_DISABLE_HDCREQ</dfn> (1&lt;&lt;28)</u></td></tr>
<tr><th id="6789">6789</th><td></td></tr>
<tr><th id="6790">6790</th><td><u>#define <dfn class="macro" id="_M/GEN6_GFXPAUSE" data-ref="_M/GEN6_GFXPAUSE">GEN6_GFXPAUSE</dfn>				0xA000</u></td></tr>
<tr><th id="6791">6791</th><td><u>#define <dfn class="macro" id="_M/GEN6_RPNSWREQ" data-ref="_M/GEN6_RPNSWREQ">GEN6_RPNSWREQ</dfn>				0xA008</u></td></tr>
<tr><th id="6792">6792</th><td><u>#define   <dfn class="macro" id="_M/GEN6_TURBO_DISABLE" data-ref="_M/GEN6_TURBO_DISABLE">GEN6_TURBO_DISABLE</dfn>			(1&lt;&lt;31)</u></td></tr>
<tr><th id="6793">6793</th><td><u>#define   <dfn class="macro" id="_M/GEN6_FREQUENCY" data-ref="_M/GEN6_FREQUENCY">GEN6_FREQUENCY</dfn>(x)			((x)&lt;&lt;25)</u></td></tr>
<tr><th id="6794">6794</th><td><u>#define   <dfn class="macro" id="_M/HSW_FREQUENCY" data-ref="_M/HSW_FREQUENCY">HSW_FREQUENCY</dfn>(x)			((x)&lt;&lt;24)</u></td></tr>
<tr><th id="6795">6795</th><td><u>#define   <dfn class="macro" id="_M/GEN9_FREQUENCY" data-ref="_M/GEN9_FREQUENCY">GEN9_FREQUENCY</dfn>(x)			((x)&lt;&lt;23)</u></td></tr>
<tr><th id="6796">6796</th><td><u>#define   <dfn class="macro" id="_M/GEN6_OFFSET" data-ref="_M/GEN6_OFFSET">GEN6_OFFSET</dfn>(x)			((x)&lt;&lt;19)</u></td></tr>
<tr><th id="6797">6797</th><td><u>#define   <dfn class="macro" id="_M/GEN6_AGGRESSIVE_TURBO" data-ref="_M/GEN6_AGGRESSIVE_TURBO">GEN6_AGGRESSIVE_TURBO</dfn>			(0&lt;&lt;15)</u></td></tr>
<tr><th id="6798">6798</th><td><u>#define <dfn class="macro" id="_M/GEN6_RC_VIDEO_FREQ" data-ref="_M/GEN6_RC_VIDEO_FREQ">GEN6_RC_VIDEO_FREQ</dfn>			0xA00C</u></td></tr>
<tr><th id="6799">6799</th><td><u>#define <dfn class="macro" id="_M/GEN6_RC_CONTROL" data-ref="_M/GEN6_RC_CONTROL">GEN6_RC_CONTROL</dfn>				0xA090</u></td></tr>
<tr><th id="6800">6800</th><td><u>#define   <dfn class="macro" id="_M/GEN6_RC_CTL_RC6pp_ENABLE" data-ref="_M/GEN6_RC_CTL_RC6pp_ENABLE">GEN6_RC_CTL_RC6pp_ENABLE</dfn>		(1&lt;&lt;16)</u></td></tr>
<tr><th id="6801">6801</th><td><u>#define   <dfn class="macro" id="_M/GEN6_RC_CTL_RC6p_ENABLE" data-ref="_M/GEN6_RC_CTL_RC6p_ENABLE">GEN6_RC_CTL_RC6p_ENABLE</dfn>		(1&lt;&lt;17)</u></td></tr>
<tr><th id="6802">6802</th><td><u>#define   <dfn class="macro" id="_M/GEN6_RC_CTL_RC6_ENABLE" data-ref="_M/GEN6_RC_CTL_RC6_ENABLE">GEN6_RC_CTL_RC6_ENABLE</dfn>		(1&lt;&lt;18)</u></td></tr>
<tr><th id="6803">6803</th><td><u>#define   <dfn class="macro" id="_M/GEN6_RC_CTL_RC1e_ENABLE" data-ref="_M/GEN6_RC_CTL_RC1e_ENABLE">GEN6_RC_CTL_RC1e_ENABLE</dfn>		(1&lt;&lt;20)</u></td></tr>
<tr><th id="6804">6804</th><td><u>#define   <dfn class="macro" id="_M/GEN6_RC_CTL_RC7_ENABLE" data-ref="_M/GEN6_RC_CTL_RC7_ENABLE">GEN6_RC_CTL_RC7_ENABLE</dfn>		(1&lt;&lt;22)</u></td></tr>
<tr><th id="6805">6805</th><td><u>#define   <dfn class="macro" id="_M/VLV_RC_CTL_CTX_RST_PARALLEL" data-ref="_M/VLV_RC_CTL_CTX_RST_PARALLEL">VLV_RC_CTL_CTX_RST_PARALLEL</dfn>		(1&lt;&lt;24)</u></td></tr>
<tr><th id="6806">6806</th><td><u>#define   <dfn class="macro" id="_M/GEN7_RC_CTL_TO_MODE" data-ref="_M/GEN7_RC_CTL_TO_MODE">GEN7_RC_CTL_TO_MODE</dfn>			(1&lt;&lt;28)</u></td></tr>
<tr><th id="6807">6807</th><td><u>#define   <dfn class="macro" id="_M/GEN6_RC_CTL_EI_MODE" data-ref="_M/GEN6_RC_CTL_EI_MODE">GEN6_RC_CTL_EI_MODE</dfn>(x)		((x)&lt;&lt;27)</u></td></tr>
<tr><th id="6808">6808</th><td><u>#define   <dfn class="macro" id="_M/GEN6_RC_CTL_HW_ENABLE" data-ref="_M/GEN6_RC_CTL_HW_ENABLE">GEN6_RC_CTL_HW_ENABLE</dfn>			(1&lt;&lt;31)</u></td></tr>
<tr><th id="6809">6809</th><td><u>#define <dfn class="macro" id="_M/GEN6_RP_DOWN_TIMEOUT" data-ref="_M/GEN6_RP_DOWN_TIMEOUT">GEN6_RP_DOWN_TIMEOUT</dfn>			0xA010</u></td></tr>
<tr><th id="6810">6810</th><td><u>#define <dfn class="macro" id="_M/GEN6_RP_INTERRUPT_LIMITS" data-ref="_M/GEN6_RP_INTERRUPT_LIMITS">GEN6_RP_INTERRUPT_LIMITS</dfn>		0xA014</u></td></tr>
<tr><th id="6811">6811</th><td><u>#define <dfn class="macro" id="_M/GEN6_RPSTAT1" data-ref="_M/GEN6_RPSTAT1">GEN6_RPSTAT1</dfn>				0xA01C</u></td></tr>
<tr><th id="6812">6812</th><td><u>#define   <dfn class="macro" id="_M/GEN6_CAGF_SHIFT" data-ref="_M/GEN6_CAGF_SHIFT">GEN6_CAGF_SHIFT</dfn>			8</u></td></tr>
<tr><th id="6813">6813</th><td><u>#define   <dfn class="macro" id="_M/HSW_CAGF_SHIFT" data-ref="_M/HSW_CAGF_SHIFT">HSW_CAGF_SHIFT</dfn>			7</u></td></tr>
<tr><th id="6814">6814</th><td><u>#define   <dfn class="macro" id="_M/GEN9_CAGF_SHIFT" data-ref="_M/GEN9_CAGF_SHIFT">GEN9_CAGF_SHIFT</dfn>			23</u></td></tr>
<tr><th id="6815">6815</th><td><u>#define   <dfn class="macro" id="_M/GEN6_CAGF_MASK" data-ref="_M/GEN6_CAGF_MASK">GEN6_CAGF_MASK</dfn>			(0x7f &lt;&lt; GEN6_CAGF_SHIFT)</u></td></tr>
<tr><th id="6816">6816</th><td><u>#define   <dfn class="macro" id="_M/HSW_CAGF_MASK" data-ref="_M/HSW_CAGF_MASK">HSW_CAGF_MASK</dfn>				(0x7f &lt;&lt; HSW_CAGF_SHIFT)</u></td></tr>
<tr><th id="6817">6817</th><td><u>#define   <dfn class="macro" id="_M/GEN9_CAGF_MASK" data-ref="_M/GEN9_CAGF_MASK">GEN9_CAGF_MASK</dfn>			(0x1ff &lt;&lt; GEN9_CAGF_SHIFT)</u></td></tr>
<tr><th id="6818">6818</th><td><u>#define <dfn class="macro" id="_M/GEN6_RP_CONTROL" data-ref="_M/GEN6_RP_CONTROL">GEN6_RP_CONTROL</dfn>				0xA024</u></td></tr>
<tr><th id="6819">6819</th><td><u>#define   <dfn class="macro" id="_M/GEN6_RP_MEDIA_TURBO" data-ref="_M/GEN6_RP_MEDIA_TURBO">GEN6_RP_MEDIA_TURBO</dfn>			(1&lt;&lt;11)</u></td></tr>
<tr><th id="6820">6820</th><td><u>#define   <dfn class="macro" id="_M/GEN6_RP_MEDIA_MODE_MASK" data-ref="_M/GEN6_RP_MEDIA_MODE_MASK">GEN6_RP_MEDIA_MODE_MASK</dfn>		(3&lt;&lt;9)</u></td></tr>
<tr><th id="6821">6821</th><td><u>#define   <dfn class="macro" id="_M/GEN6_RP_MEDIA_HW_TURBO_MODE" data-ref="_M/GEN6_RP_MEDIA_HW_TURBO_MODE">GEN6_RP_MEDIA_HW_TURBO_MODE</dfn>		(3&lt;&lt;9)</u></td></tr>
<tr><th id="6822">6822</th><td><u>#define   <dfn class="macro" id="_M/GEN6_RP_MEDIA_HW_NORMAL_MODE" data-ref="_M/GEN6_RP_MEDIA_HW_NORMAL_MODE">GEN6_RP_MEDIA_HW_NORMAL_MODE</dfn>		(2&lt;&lt;9)</u></td></tr>
<tr><th id="6823">6823</th><td><u>#define   <dfn class="macro" id="_M/GEN6_RP_MEDIA_HW_MODE" data-ref="_M/GEN6_RP_MEDIA_HW_MODE">GEN6_RP_MEDIA_HW_MODE</dfn>			(1&lt;&lt;9)</u></td></tr>
<tr><th id="6824">6824</th><td><u>#define   <dfn class="macro" id="_M/GEN6_RP_MEDIA_SW_MODE" data-ref="_M/GEN6_RP_MEDIA_SW_MODE">GEN6_RP_MEDIA_SW_MODE</dfn>			(0&lt;&lt;9)</u></td></tr>
<tr><th id="6825">6825</th><td><u>#define   <dfn class="macro" id="_M/GEN6_RP_MEDIA_IS_GFX" data-ref="_M/GEN6_RP_MEDIA_IS_GFX">GEN6_RP_MEDIA_IS_GFX</dfn>			(1&lt;&lt;8)</u></td></tr>
<tr><th id="6826">6826</th><td><u>#define   <dfn class="macro" id="_M/GEN6_RP_ENABLE" data-ref="_M/GEN6_RP_ENABLE">GEN6_RP_ENABLE</dfn>			(1&lt;&lt;7)</u></td></tr>
<tr><th id="6827">6827</th><td><u>#define   <dfn class="macro" id="_M/GEN6_RP_UP_IDLE_MIN" data-ref="_M/GEN6_RP_UP_IDLE_MIN">GEN6_RP_UP_IDLE_MIN</dfn>			(0x1&lt;&lt;3)</u></td></tr>
<tr><th id="6828">6828</th><td><u>#define   <dfn class="macro" id="_M/GEN6_RP_UP_BUSY_AVG" data-ref="_M/GEN6_RP_UP_BUSY_AVG">GEN6_RP_UP_BUSY_AVG</dfn>			(0x2&lt;&lt;3)</u></td></tr>
<tr><th id="6829">6829</th><td><u>#define   <dfn class="macro" id="_M/GEN6_RP_UP_BUSY_CONT" data-ref="_M/GEN6_RP_UP_BUSY_CONT">GEN6_RP_UP_BUSY_CONT</dfn>			(0x4&lt;&lt;3)</u></td></tr>
<tr><th id="6830">6830</th><td><u>#define   <dfn class="macro" id="_M/GEN6_RP_DOWN_IDLE_AVG" data-ref="_M/GEN6_RP_DOWN_IDLE_AVG">GEN6_RP_DOWN_IDLE_AVG</dfn>			(0x2&lt;&lt;0)</u></td></tr>
<tr><th id="6831">6831</th><td><u>#define   <dfn class="macro" id="_M/GEN6_RP_DOWN_IDLE_CONT" data-ref="_M/GEN6_RP_DOWN_IDLE_CONT">GEN6_RP_DOWN_IDLE_CONT</dfn>		(0x1&lt;&lt;0)</u></td></tr>
<tr><th id="6832">6832</th><td><u>#define <dfn class="macro" id="_M/GEN6_RP_UP_THRESHOLD" data-ref="_M/GEN6_RP_UP_THRESHOLD">GEN6_RP_UP_THRESHOLD</dfn>			0xA02C</u></td></tr>
<tr><th id="6833">6833</th><td><u>#define <dfn class="macro" id="_M/GEN6_RP_DOWN_THRESHOLD" data-ref="_M/GEN6_RP_DOWN_THRESHOLD">GEN6_RP_DOWN_THRESHOLD</dfn>			0xA030</u></td></tr>
<tr><th id="6834">6834</th><td><u>#define <dfn class="macro" id="_M/GEN6_RP_CUR_UP_EI" data-ref="_M/GEN6_RP_CUR_UP_EI">GEN6_RP_CUR_UP_EI</dfn>			0xA050</u></td></tr>
<tr><th id="6835">6835</th><td><u>#define   <dfn class="macro" id="_M/GEN6_CURICONT_MASK" data-ref="_M/GEN6_CURICONT_MASK">GEN6_CURICONT_MASK</dfn>			0xffffff</u></td></tr>
<tr><th id="6836">6836</th><td><u>#define <dfn class="macro" id="_M/GEN6_RP_CUR_UP" data-ref="_M/GEN6_RP_CUR_UP">GEN6_RP_CUR_UP</dfn>				0xA054</u></td></tr>
<tr><th id="6837">6837</th><td><u>#define   <dfn class="macro" id="_M/GEN6_CURBSYTAVG_MASK" data-ref="_M/GEN6_CURBSYTAVG_MASK">GEN6_CURBSYTAVG_MASK</dfn>			0xffffff</u></td></tr>
<tr><th id="6838">6838</th><td><u>#define <dfn class="macro" id="_M/GEN6_RP_PREV_UP" data-ref="_M/GEN6_RP_PREV_UP">GEN6_RP_PREV_UP</dfn>				0xA058</u></td></tr>
<tr><th id="6839">6839</th><td><u>#define <dfn class="macro" id="_M/GEN6_RP_CUR_DOWN_EI" data-ref="_M/GEN6_RP_CUR_DOWN_EI">GEN6_RP_CUR_DOWN_EI</dfn>			0xA05C</u></td></tr>
<tr><th id="6840">6840</th><td><u>#define   <dfn class="macro" id="_M/GEN6_CURIAVG_MASK" data-ref="_M/GEN6_CURIAVG_MASK">GEN6_CURIAVG_MASK</dfn>			0xffffff</u></td></tr>
<tr><th id="6841">6841</th><td><u>#define <dfn class="macro" id="_M/GEN6_RP_CUR_DOWN" data-ref="_M/GEN6_RP_CUR_DOWN">GEN6_RP_CUR_DOWN</dfn>			0xA060</u></td></tr>
<tr><th id="6842">6842</th><td><u>#define <dfn class="macro" id="_M/GEN6_RP_PREV_DOWN" data-ref="_M/GEN6_RP_PREV_DOWN">GEN6_RP_PREV_DOWN</dfn>			0xA064</u></td></tr>
<tr><th id="6843">6843</th><td><u>#define <dfn class="macro" id="_M/GEN6_RP_UP_EI" data-ref="_M/GEN6_RP_UP_EI">GEN6_RP_UP_EI</dfn>				0xA068</u></td></tr>
<tr><th id="6844">6844</th><td><u>#define <dfn class="macro" id="_M/GEN6_RP_DOWN_EI" data-ref="_M/GEN6_RP_DOWN_EI">GEN6_RP_DOWN_EI</dfn>				0xA06C</u></td></tr>
<tr><th id="6845">6845</th><td><u>#define <dfn class="macro" id="_M/GEN6_RP_IDLE_HYSTERSIS" data-ref="_M/GEN6_RP_IDLE_HYSTERSIS">GEN6_RP_IDLE_HYSTERSIS</dfn>			0xA070</u></td></tr>
<tr><th id="6846">6846</th><td><u>#define <dfn class="macro" id="_M/GEN6_RPDEUHWTC" data-ref="_M/GEN6_RPDEUHWTC">GEN6_RPDEUHWTC</dfn>				0xA080</u></td></tr>
<tr><th id="6847">6847</th><td><u>#define <dfn class="macro" id="_M/GEN6_RPDEUC" data-ref="_M/GEN6_RPDEUC">GEN6_RPDEUC</dfn>				0xA084</u></td></tr>
<tr><th id="6848">6848</th><td><u>#define <dfn class="macro" id="_M/GEN6_RPDEUCSW" data-ref="_M/GEN6_RPDEUCSW">GEN6_RPDEUCSW</dfn>				0xA088</u></td></tr>
<tr><th id="6849">6849</th><td><u>#define <dfn class="macro" id="_M/GEN6_RC_STATE" data-ref="_M/GEN6_RC_STATE">GEN6_RC_STATE</dfn>				0xA094</u></td></tr>
<tr><th id="6850">6850</th><td><u>#define <dfn class="macro" id="_M/GEN6_RC1_WAKE_RATE_LIMIT" data-ref="_M/GEN6_RC1_WAKE_RATE_LIMIT">GEN6_RC1_WAKE_RATE_LIMIT</dfn>		0xA098</u></td></tr>
<tr><th id="6851">6851</th><td><u>#define <dfn class="macro" id="_M/GEN6_RC6_WAKE_RATE_LIMIT" data-ref="_M/GEN6_RC6_WAKE_RATE_LIMIT">GEN6_RC6_WAKE_RATE_LIMIT</dfn>		0xA09C</u></td></tr>
<tr><th id="6852">6852</th><td><u>#define <dfn class="macro" id="_M/GEN6_RC6pp_WAKE_RATE_LIMIT" data-ref="_M/GEN6_RC6pp_WAKE_RATE_LIMIT">GEN6_RC6pp_WAKE_RATE_LIMIT</dfn>		0xA0A0</u></td></tr>
<tr><th id="6853">6853</th><td><u>#define <dfn class="macro" id="_M/GEN6_RC_EVALUATION_INTERVAL" data-ref="_M/GEN6_RC_EVALUATION_INTERVAL">GEN6_RC_EVALUATION_INTERVAL</dfn>		0xA0A8</u></td></tr>
<tr><th id="6854">6854</th><td><u>#define <dfn class="macro" id="_M/GEN6_RC_IDLE_HYSTERSIS" data-ref="_M/GEN6_RC_IDLE_HYSTERSIS">GEN6_RC_IDLE_HYSTERSIS</dfn>			0xA0AC</u></td></tr>
<tr><th id="6855">6855</th><td><u>#define <dfn class="macro" id="_M/GEN6_RC_SLEEP" data-ref="_M/GEN6_RC_SLEEP">GEN6_RC_SLEEP</dfn>				0xA0B0</u></td></tr>
<tr><th id="6856">6856</th><td><u>#define <dfn class="macro" id="_M/GEN6_RCUBMABDTMR" data-ref="_M/GEN6_RCUBMABDTMR">GEN6_RCUBMABDTMR</dfn>			0xA0B0</u></td></tr>
<tr><th id="6857">6857</th><td><u>#define <dfn class="macro" id="_M/GEN6_RC1e_THRESHOLD" data-ref="_M/GEN6_RC1e_THRESHOLD">GEN6_RC1e_THRESHOLD</dfn>			0xA0B4</u></td></tr>
<tr><th id="6858">6858</th><td><u>#define <dfn class="macro" id="_M/GEN6_RC6_THRESHOLD" data-ref="_M/GEN6_RC6_THRESHOLD">GEN6_RC6_THRESHOLD</dfn>			0xA0B8</u></td></tr>
<tr><th id="6859">6859</th><td><u>#define <dfn class="macro" id="_M/GEN6_RC6p_THRESHOLD" data-ref="_M/GEN6_RC6p_THRESHOLD">GEN6_RC6p_THRESHOLD</dfn>			0xA0BC</u></td></tr>
<tr><th id="6860">6860</th><td><u>#define <dfn class="macro" id="_M/VLV_RCEDATA" data-ref="_M/VLV_RCEDATA">VLV_RCEDATA</dfn>				0xA0BC</u></td></tr>
<tr><th id="6861">6861</th><td><u>#define <dfn class="macro" id="_M/GEN6_RC6pp_THRESHOLD" data-ref="_M/GEN6_RC6pp_THRESHOLD">GEN6_RC6pp_THRESHOLD</dfn>			0xA0C0</u></td></tr>
<tr><th id="6862">6862</th><td><u>#define <dfn class="macro" id="_M/GEN6_PMINTRMSK" data-ref="_M/GEN6_PMINTRMSK">GEN6_PMINTRMSK</dfn>				0xA168</u></td></tr>
<tr><th id="6863">6863</th><td><u>#define <dfn class="macro" id="_M/GEN8_PMINTR_REDIRECT_TO_NON_DISP" data-ref="_M/GEN8_PMINTR_REDIRECT_TO_NON_DISP">GEN8_PMINTR_REDIRECT_TO_NON_DISP</dfn>	(1&lt;&lt;31)</u></td></tr>
<tr><th id="6864">6864</th><td><u>#define <dfn class="macro" id="_M/VLV_PWRDWNUPCTL" data-ref="_M/VLV_PWRDWNUPCTL">VLV_PWRDWNUPCTL</dfn>				0xA294</u></td></tr>
<tr><th id="6865">6865</th><td><u>#define <dfn class="macro" id="_M/GEN9_MEDIA_PG_IDLE_HYSTERESIS" data-ref="_M/GEN9_MEDIA_PG_IDLE_HYSTERESIS">GEN9_MEDIA_PG_IDLE_HYSTERESIS</dfn>		0xA0C4</u></td></tr>
<tr><th id="6866">6866</th><td><u>#define <dfn class="macro" id="_M/GEN9_RENDER_PG_IDLE_HYSTERESIS" data-ref="_M/GEN9_RENDER_PG_IDLE_HYSTERESIS">GEN9_RENDER_PG_IDLE_HYSTERESIS</dfn>		0xA0C8</u></td></tr>
<tr><th id="6867">6867</th><td><u>#define <dfn class="macro" id="_M/GEN9_PG_ENABLE" data-ref="_M/GEN9_PG_ENABLE">GEN9_PG_ENABLE</dfn>				0xA210</u></td></tr>
<tr><th id="6868">6868</th><td><u>#define <dfn class="macro" id="_M/GEN9_RENDER_PG_ENABLE" data-ref="_M/GEN9_RENDER_PG_ENABLE">GEN9_RENDER_PG_ENABLE</dfn>			(1&lt;&lt;0)</u></td></tr>
<tr><th id="6869">6869</th><td><u>#define <dfn class="macro" id="_M/GEN9_MEDIA_PG_ENABLE" data-ref="_M/GEN9_MEDIA_PG_ENABLE">GEN9_MEDIA_PG_ENABLE</dfn>			(1&lt;&lt;1)</u></td></tr>
<tr><th id="6870">6870</th><td></td></tr>
<tr><th id="6871">6871</th><td><u>#define <dfn class="macro" id="_M/VLV_CHICKEN_3" data-ref="_M/VLV_CHICKEN_3">VLV_CHICKEN_3</dfn>				(VLV_DISPLAY_BASE + 0x7040C)</u></td></tr>
<tr><th id="6872">6872</th><td><u>#define  <dfn class="macro" id="_M/PIXEL_OVERLAP_CNT_MASK" data-ref="_M/PIXEL_OVERLAP_CNT_MASK">PIXEL_OVERLAP_CNT_MASK</dfn>			(3 &lt;&lt; 30)</u></td></tr>
<tr><th id="6873">6873</th><td><u>#define  <dfn class="macro" id="_M/PIXEL_OVERLAP_CNT_SHIFT" data-ref="_M/PIXEL_OVERLAP_CNT_SHIFT">PIXEL_OVERLAP_CNT_SHIFT</dfn>		30</u></td></tr>
<tr><th id="6874">6874</th><td></td></tr>
<tr><th id="6875">6875</th><td><u>#define <dfn class="macro" id="_M/GEN6_PMISR" data-ref="_M/GEN6_PMISR">GEN6_PMISR</dfn>				0x44020</u></td></tr>
<tr><th id="6876">6876</th><td><u>#define <dfn class="macro" id="_M/GEN6_PMIMR" data-ref="_M/GEN6_PMIMR">GEN6_PMIMR</dfn>				0x44024 /* rps_lock */</u></td></tr>
<tr><th id="6877">6877</th><td><u>#define <dfn class="macro" id="_M/GEN6_PMIIR" data-ref="_M/GEN6_PMIIR">GEN6_PMIIR</dfn>				0x44028</u></td></tr>
<tr><th id="6878">6878</th><td><u>#define <dfn class="macro" id="_M/GEN6_PMIER" data-ref="_M/GEN6_PMIER">GEN6_PMIER</dfn>				0x4402C</u></td></tr>
<tr><th id="6879">6879</th><td><u>#define  <dfn class="macro" id="_M/GEN6_PM_MBOX_EVENT" data-ref="_M/GEN6_PM_MBOX_EVENT">GEN6_PM_MBOX_EVENT</dfn>			(1&lt;&lt;25)</u></td></tr>
<tr><th id="6880">6880</th><td><u>#define  <dfn class="macro" id="_M/GEN6_PM_THERMAL_EVENT" data-ref="_M/GEN6_PM_THERMAL_EVENT">GEN6_PM_THERMAL_EVENT</dfn>			(1&lt;&lt;24)</u></td></tr>
<tr><th id="6881">6881</th><td><u>#define  <dfn class="macro" id="_M/GEN6_PM_RP_DOWN_TIMEOUT" data-ref="_M/GEN6_PM_RP_DOWN_TIMEOUT">GEN6_PM_RP_DOWN_TIMEOUT</dfn>		(1&lt;&lt;6)</u></td></tr>
<tr><th id="6882">6882</th><td><u>#define  <dfn class="macro" id="_M/GEN6_PM_RP_UP_THRESHOLD" data-ref="_M/GEN6_PM_RP_UP_THRESHOLD">GEN6_PM_RP_UP_THRESHOLD</dfn>		(1&lt;&lt;5)</u></td></tr>
<tr><th id="6883">6883</th><td><u>#define  <dfn class="macro" id="_M/GEN6_PM_RP_DOWN_THRESHOLD" data-ref="_M/GEN6_PM_RP_DOWN_THRESHOLD">GEN6_PM_RP_DOWN_THRESHOLD</dfn>		(1&lt;&lt;4)</u></td></tr>
<tr><th id="6884">6884</th><td><u>#define  <dfn class="macro" id="_M/GEN6_PM_RP_UP_EI_EXPIRED" data-ref="_M/GEN6_PM_RP_UP_EI_EXPIRED">GEN6_PM_RP_UP_EI_EXPIRED</dfn>		(1&lt;&lt;2)</u></td></tr>
<tr><th id="6885">6885</th><td><u>#define  <dfn class="macro" id="_M/GEN6_PM_RP_DOWN_EI_EXPIRED" data-ref="_M/GEN6_PM_RP_DOWN_EI_EXPIRED">GEN6_PM_RP_DOWN_EI_EXPIRED</dfn>		(1&lt;&lt;1)</u></td></tr>
<tr><th id="6886">6886</th><td><u>#define  <dfn class="macro" id="_M/GEN6_PM_RPS_EVENTS" data-ref="_M/GEN6_PM_RPS_EVENTS">GEN6_PM_RPS_EVENTS</dfn>			(GEN6_PM_RP_UP_THRESHOLD | \</u></td></tr>
<tr><th id="6887">6887</th><td><u>						 GEN6_PM_RP_DOWN_THRESHOLD | \</u></td></tr>
<tr><th id="6888">6888</th><td><u>						 GEN6_PM_RP_DOWN_TIMEOUT)</u></td></tr>
<tr><th id="6889">6889</th><td></td></tr>
<tr><th id="6890">6890</th><td><u>#define <dfn class="macro" id="_M/GEN7_GT_SCRATCH" data-ref="_M/GEN7_GT_SCRATCH">GEN7_GT_SCRATCH</dfn>(i)			(0x4F100 + (i) * 4)</u></td></tr>
<tr><th id="6891">6891</th><td><u>#define <dfn class="macro" id="_M/GEN7_GT_SCRATCH_REG_NUM" data-ref="_M/GEN7_GT_SCRATCH_REG_NUM">GEN7_GT_SCRATCH_REG_NUM</dfn>			8</u></td></tr>
<tr><th id="6892">6892</th><td></td></tr>
<tr><th id="6893">6893</th><td><u>#define <dfn class="macro" id="_M/VLV_GTLC_SURVIVABILITY_REG" data-ref="_M/VLV_GTLC_SURVIVABILITY_REG">VLV_GTLC_SURVIVABILITY_REG</dfn>              0x130098</u></td></tr>
<tr><th id="6894">6894</th><td><u>#define <dfn class="macro" id="_M/VLV_GFX_CLK_STATUS_BIT" data-ref="_M/VLV_GFX_CLK_STATUS_BIT">VLV_GFX_CLK_STATUS_BIT</dfn>			(1&lt;&lt;3)</u></td></tr>
<tr><th id="6895">6895</th><td><u>#define <dfn class="macro" id="_M/VLV_GFX_CLK_FORCE_ON_BIT" data-ref="_M/VLV_GFX_CLK_FORCE_ON_BIT">VLV_GFX_CLK_FORCE_ON_BIT</dfn>		(1&lt;&lt;2)</u></td></tr>
<tr><th id="6896">6896</th><td></td></tr>
<tr><th id="6897">6897</th><td><u>#define <dfn class="macro" id="_M/GEN6_GT_GFX_RC6_LOCKED" data-ref="_M/GEN6_GT_GFX_RC6_LOCKED">GEN6_GT_GFX_RC6_LOCKED</dfn>			0x138104</u></td></tr>
<tr><th id="6898">6898</th><td><u>#define <dfn class="macro" id="_M/VLV_COUNTER_CONTROL" data-ref="_M/VLV_COUNTER_CONTROL">VLV_COUNTER_CONTROL</dfn>			0x138104</u></td></tr>
<tr><th id="6899">6899</th><td><u>#define   <dfn class="macro" id="_M/VLV_COUNT_RANGE_HIGH" data-ref="_M/VLV_COUNT_RANGE_HIGH">VLV_COUNT_RANGE_HIGH</dfn>			(1&lt;&lt;15)</u></td></tr>
<tr><th id="6900">6900</th><td><u>#define   <dfn class="macro" id="_M/VLV_MEDIA_RC0_COUNT_EN" data-ref="_M/VLV_MEDIA_RC0_COUNT_EN">VLV_MEDIA_RC0_COUNT_EN</dfn>		(1&lt;&lt;5)</u></td></tr>
<tr><th id="6901">6901</th><td><u>#define   <dfn class="macro" id="_M/VLV_RENDER_RC0_COUNT_EN" data-ref="_M/VLV_RENDER_RC0_COUNT_EN">VLV_RENDER_RC0_COUNT_EN</dfn>		(1&lt;&lt;4)</u></td></tr>
<tr><th id="6902">6902</th><td><u>#define   <dfn class="macro" id="_M/VLV_MEDIA_RC6_COUNT_EN" data-ref="_M/VLV_MEDIA_RC6_COUNT_EN">VLV_MEDIA_RC6_COUNT_EN</dfn>		(1&lt;&lt;1)</u></td></tr>
<tr><th id="6903">6903</th><td><u>#define   <dfn class="macro" id="_M/VLV_RENDER_RC6_COUNT_EN" data-ref="_M/VLV_RENDER_RC6_COUNT_EN">VLV_RENDER_RC6_COUNT_EN</dfn>		(1&lt;&lt;0)</u></td></tr>
<tr><th id="6904">6904</th><td><u>#define <dfn class="macro" id="_M/GEN6_GT_GFX_RC6" data-ref="_M/GEN6_GT_GFX_RC6">GEN6_GT_GFX_RC6</dfn>				0x138108</u></td></tr>
<tr><th id="6905">6905</th><td><u>#define <dfn class="macro" id="_M/VLV_GT_RENDER_RC6" data-ref="_M/VLV_GT_RENDER_RC6">VLV_GT_RENDER_RC6</dfn>			0x138108</u></td></tr>
<tr><th id="6906">6906</th><td><u>#define <dfn class="macro" id="_M/VLV_GT_MEDIA_RC6" data-ref="_M/VLV_GT_MEDIA_RC6">VLV_GT_MEDIA_RC6</dfn>			0x13810C</u></td></tr>
<tr><th id="6907">6907</th><td></td></tr>
<tr><th id="6908">6908</th><td><u>#define <dfn class="macro" id="_M/GEN6_GT_GFX_RC6p" data-ref="_M/GEN6_GT_GFX_RC6p">GEN6_GT_GFX_RC6p</dfn>			0x13810C</u></td></tr>
<tr><th id="6909">6909</th><td><u>#define <dfn class="macro" id="_M/GEN6_GT_GFX_RC6pp" data-ref="_M/GEN6_GT_GFX_RC6pp">GEN6_GT_GFX_RC6pp</dfn>			0x138110</u></td></tr>
<tr><th id="6910">6910</th><td><u>#define <dfn class="macro" id="_M/VLV_RENDER_C0_COUNT" data-ref="_M/VLV_RENDER_C0_COUNT">VLV_RENDER_C0_COUNT</dfn>			0x138118</u></td></tr>
<tr><th id="6911">6911</th><td><u>#define <dfn class="macro" id="_M/VLV_MEDIA_C0_COUNT" data-ref="_M/VLV_MEDIA_C0_COUNT">VLV_MEDIA_C0_COUNT</dfn>			0x13811C</u></td></tr>
<tr><th id="6912">6912</th><td></td></tr>
<tr><th id="6913">6913</th><td><u>#define <dfn class="macro" id="_M/GEN6_PCODE_MAILBOX" data-ref="_M/GEN6_PCODE_MAILBOX">GEN6_PCODE_MAILBOX</dfn>			0x138124</u></td></tr>
<tr><th id="6914">6914</th><td><u>#define   <dfn class="macro" id="_M/GEN6_PCODE_READY" data-ref="_M/GEN6_PCODE_READY">GEN6_PCODE_READY</dfn>			(1&lt;&lt;31)</u></td></tr>
<tr><th id="6915">6915</th><td><u>#define	  <dfn class="macro" id="_M/GEN6_PCODE_WRITE_RC6VIDS" data-ref="_M/GEN6_PCODE_WRITE_RC6VIDS">GEN6_PCODE_WRITE_RC6VIDS</dfn>		0x4</u></td></tr>
<tr><th id="6916">6916</th><td><u>#define	  <dfn class="macro" id="_M/GEN6_PCODE_READ_RC6VIDS" data-ref="_M/GEN6_PCODE_READ_RC6VIDS">GEN6_PCODE_READ_RC6VIDS</dfn>		0x5</u></td></tr>
<tr><th id="6917">6917</th><td><u>#define     <dfn class="macro" id="_M/GEN6_ENCODE_RC6_VID" data-ref="_M/GEN6_ENCODE_RC6_VID">GEN6_ENCODE_RC6_VID</dfn>(mv)		(((mv) - 245) / 5)</u></td></tr>
<tr><th id="6918">6918</th><td><u>#define     <dfn class="macro" id="_M/GEN6_DECODE_RC6_VID" data-ref="_M/GEN6_DECODE_RC6_VID">GEN6_DECODE_RC6_VID</dfn>(vids)		(((vids) * 5) + 245)</u></td></tr>
<tr><th id="6919">6919</th><td><u>#define   <dfn class="macro" id="_M/BDW_PCODE_DISPLAY_FREQ_CHANGE_REQ" data-ref="_M/BDW_PCODE_DISPLAY_FREQ_CHANGE_REQ">BDW_PCODE_DISPLAY_FREQ_CHANGE_REQ</dfn>	0x18</u></td></tr>
<tr><th id="6920">6920</th><td><u>#define   <dfn class="macro" id="_M/GEN9_PCODE_READ_MEM_LATENCY" data-ref="_M/GEN9_PCODE_READ_MEM_LATENCY">GEN9_PCODE_READ_MEM_LATENCY</dfn>		0x6</u></td></tr>
<tr><th id="6921">6921</th><td><u>#define     <dfn class="macro" id="_M/GEN9_MEM_LATENCY_LEVEL_MASK" data-ref="_M/GEN9_MEM_LATENCY_LEVEL_MASK">GEN9_MEM_LATENCY_LEVEL_MASK</dfn>		0xFF</u></td></tr>
<tr><th id="6922">6922</th><td><u>#define     <dfn class="macro" id="_M/GEN9_MEM_LATENCY_LEVEL_1_5_SHIFT" data-ref="_M/GEN9_MEM_LATENCY_LEVEL_1_5_SHIFT">GEN9_MEM_LATENCY_LEVEL_1_5_SHIFT</dfn>	8</u></td></tr>
<tr><th id="6923">6923</th><td><u>#define     <dfn class="macro" id="_M/GEN9_MEM_LATENCY_LEVEL_2_6_SHIFT" data-ref="_M/GEN9_MEM_LATENCY_LEVEL_2_6_SHIFT">GEN9_MEM_LATENCY_LEVEL_2_6_SHIFT</dfn>	16</u></td></tr>
<tr><th id="6924">6924</th><td><u>#define     <dfn class="macro" id="_M/GEN9_MEM_LATENCY_LEVEL_3_7_SHIFT" data-ref="_M/GEN9_MEM_LATENCY_LEVEL_3_7_SHIFT">GEN9_MEM_LATENCY_LEVEL_3_7_SHIFT</dfn>	24</u></td></tr>
<tr><th id="6925">6925</th><td><u>#define   <dfn class="macro" id="_M/SKL_PCODE_CDCLK_CONTROL" data-ref="_M/SKL_PCODE_CDCLK_CONTROL">SKL_PCODE_CDCLK_CONTROL</dfn>		0x7</u></td></tr>
<tr><th id="6926">6926</th><td><u>#define     <dfn class="macro" id="_M/SKL_CDCLK_PREPARE_FOR_CHANGE" data-ref="_M/SKL_CDCLK_PREPARE_FOR_CHANGE">SKL_CDCLK_PREPARE_FOR_CHANGE</dfn>	0x3</u></td></tr>
<tr><th id="6927">6927</th><td><u>#define     <dfn class="macro" id="_M/SKL_CDCLK_READY_FOR_CHANGE" data-ref="_M/SKL_CDCLK_READY_FOR_CHANGE">SKL_CDCLK_READY_FOR_CHANGE</dfn>		0x1</u></td></tr>
<tr><th id="6928">6928</th><td><u>#define   <dfn class="macro" id="_M/GEN6_PCODE_WRITE_MIN_FREQ_TABLE" data-ref="_M/GEN6_PCODE_WRITE_MIN_FREQ_TABLE">GEN6_PCODE_WRITE_MIN_FREQ_TABLE</dfn>	0x8</u></td></tr>
<tr><th id="6929">6929</th><td><u>#define   <dfn class="macro" id="_M/GEN6_PCODE_READ_MIN_FREQ_TABLE" data-ref="_M/GEN6_PCODE_READ_MIN_FREQ_TABLE">GEN6_PCODE_READ_MIN_FREQ_TABLE</dfn>	0x9</u></td></tr>
<tr><th id="6930">6930</th><td><u>#define   <dfn class="macro" id="_M/GEN6_READ_OC_PARAMS" data-ref="_M/GEN6_READ_OC_PARAMS">GEN6_READ_OC_PARAMS</dfn>			0xc</u></td></tr>
<tr><th id="6931">6931</th><td><u>#define   <dfn class="macro" id="_M/GEN6_PCODE_READ_D_COMP" data-ref="_M/GEN6_PCODE_READ_D_COMP">GEN6_PCODE_READ_D_COMP</dfn>		0x10</u></td></tr>
<tr><th id="6932">6932</th><td><u>#define   <dfn class="macro" id="_M/GEN6_PCODE_WRITE_D_COMP" data-ref="_M/GEN6_PCODE_WRITE_D_COMP">GEN6_PCODE_WRITE_D_COMP</dfn>		0x11</u></td></tr>
<tr><th id="6933">6933</th><td><u>#define   <dfn class="macro" id="_M/HSW_PCODE_DE_WRITE_FREQ_REQ" data-ref="_M/HSW_PCODE_DE_WRITE_FREQ_REQ">HSW_PCODE_DE_WRITE_FREQ_REQ</dfn>		0x17</u></td></tr>
<tr><th id="6934">6934</th><td><u>#define   <dfn class="macro" id="_M/DISPLAY_IPS_CONTROL" data-ref="_M/DISPLAY_IPS_CONTROL">DISPLAY_IPS_CONTROL</dfn>			0x19</u></td></tr>
<tr><th id="6935">6935</th><td><u>#define	  <dfn class="macro" id="_M/HSW_PCODE_DYNAMIC_DUTY_CYCLE_CONTROL" data-ref="_M/HSW_PCODE_DYNAMIC_DUTY_CYCLE_CONTROL">HSW_PCODE_DYNAMIC_DUTY_CYCLE_CONTROL</dfn>	0x1A</u></td></tr>
<tr><th id="6936">6936</th><td><u>#define <dfn class="macro" id="_M/GEN6_PCODE_DATA" data-ref="_M/GEN6_PCODE_DATA">GEN6_PCODE_DATA</dfn>				0x138128</u></td></tr>
<tr><th id="6937">6937</th><td><u>#define   <dfn class="macro" id="_M/GEN6_PCODE_FREQ_IA_RATIO_SHIFT" data-ref="_M/GEN6_PCODE_FREQ_IA_RATIO_SHIFT">GEN6_PCODE_FREQ_IA_RATIO_SHIFT</dfn>	8</u></td></tr>
<tr><th id="6938">6938</th><td><u>#define   <dfn class="macro" id="_M/GEN6_PCODE_FREQ_RING_RATIO_SHIFT" data-ref="_M/GEN6_PCODE_FREQ_RING_RATIO_SHIFT">GEN6_PCODE_FREQ_RING_RATIO_SHIFT</dfn>	16</u></td></tr>
<tr><th id="6939">6939</th><td><u>#define <dfn class="macro" id="_M/GEN6_PCODE_DATA1" data-ref="_M/GEN6_PCODE_DATA1">GEN6_PCODE_DATA1</dfn>			0x13812C</u></td></tr>
<tr><th id="6940">6940</th><td></td></tr>
<tr><th id="6941">6941</th><td><u>#define <dfn class="macro" id="_M/GEN6_GT_CORE_STATUS" data-ref="_M/GEN6_GT_CORE_STATUS">GEN6_GT_CORE_STATUS</dfn>		0x138060</u></td></tr>
<tr><th id="6942">6942</th><td><u>#define   <dfn class="macro" id="_M/GEN6_CORE_CPD_STATE_MASK" data-ref="_M/GEN6_CORE_CPD_STATE_MASK">GEN6_CORE_CPD_STATE_MASK</dfn>	(7&lt;&lt;4)</u></td></tr>
<tr><th id="6943">6943</th><td><u>#define   <dfn class="macro" id="_M/GEN6_RCn_MASK" data-ref="_M/GEN6_RCn_MASK">GEN6_RCn_MASK</dfn>			7</u></td></tr>
<tr><th id="6944">6944</th><td><u>#define   <dfn class="macro" id="_M/GEN6_RC0" data-ref="_M/GEN6_RC0">GEN6_RC0</dfn>			0</u></td></tr>
<tr><th id="6945">6945</th><td><u>#define   <dfn class="macro" id="_M/GEN6_RC3" data-ref="_M/GEN6_RC3">GEN6_RC3</dfn>			2</u></td></tr>
<tr><th id="6946">6946</th><td><u>#define   <dfn class="macro" id="_M/GEN6_RC6" data-ref="_M/GEN6_RC6">GEN6_RC6</dfn>			3</u></td></tr>
<tr><th id="6947">6947</th><td><u>#define   <dfn class="macro" id="_M/GEN6_RC7" data-ref="_M/GEN6_RC7">GEN6_RC7</dfn>			4</u></td></tr>
<tr><th id="6948">6948</th><td></td></tr>
<tr><th id="6949">6949</th><td><u>#define <dfn class="macro" id="_M/GEN8_GT_SLICE_INFO" data-ref="_M/GEN8_GT_SLICE_INFO">GEN8_GT_SLICE_INFO</dfn>		0x138064</u></td></tr>
<tr><th id="6950">6950</th><td><u>#define   <dfn class="macro" id="_M/GEN8_LSLICESTAT_MASK" data-ref="_M/GEN8_LSLICESTAT_MASK">GEN8_LSLICESTAT_MASK</dfn>		0x7</u></td></tr>
<tr><th id="6951">6951</th><td></td></tr>
<tr><th id="6952">6952</th><td><u>#define <dfn class="macro" id="_M/CHV_POWER_SS0_SIG1" data-ref="_M/CHV_POWER_SS0_SIG1">CHV_POWER_SS0_SIG1</dfn>		0xa720</u></td></tr>
<tr><th id="6953">6953</th><td><u>#define <dfn class="macro" id="_M/CHV_POWER_SS1_SIG1" data-ref="_M/CHV_POWER_SS1_SIG1">CHV_POWER_SS1_SIG1</dfn>		0xa728</u></td></tr>
<tr><th id="6954">6954</th><td><u>#define   <dfn class="macro" id="_M/CHV_SS_PG_ENABLE" data-ref="_M/CHV_SS_PG_ENABLE">CHV_SS_PG_ENABLE</dfn>		(1&lt;&lt;1)</u></td></tr>
<tr><th id="6955">6955</th><td><u>#define   <dfn class="macro" id="_M/CHV_EU08_PG_ENABLE" data-ref="_M/CHV_EU08_PG_ENABLE">CHV_EU08_PG_ENABLE</dfn>		(1&lt;&lt;9)</u></td></tr>
<tr><th id="6956">6956</th><td><u>#define   <dfn class="macro" id="_M/CHV_EU19_PG_ENABLE" data-ref="_M/CHV_EU19_PG_ENABLE">CHV_EU19_PG_ENABLE</dfn>		(1&lt;&lt;17)</u></td></tr>
<tr><th id="6957">6957</th><td><u>#define   <dfn class="macro" id="_M/CHV_EU210_PG_ENABLE" data-ref="_M/CHV_EU210_PG_ENABLE">CHV_EU210_PG_ENABLE</dfn>		(1&lt;&lt;25)</u></td></tr>
<tr><th id="6958">6958</th><td></td></tr>
<tr><th id="6959">6959</th><td><u>#define <dfn class="macro" id="_M/CHV_POWER_SS0_SIG2" data-ref="_M/CHV_POWER_SS0_SIG2">CHV_POWER_SS0_SIG2</dfn>		0xa724</u></td></tr>
<tr><th id="6960">6960</th><td><u>#define <dfn class="macro" id="_M/CHV_POWER_SS1_SIG2" data-ref="_M/CHV_POWER_SS1_SIG2">CHV_POWER_SS1_SIG2</dfn>		0xa72c</u></td></tr>
<tr><th id="6961">6961</th><td><u>#define   <dfn class="macro" id="_M/CHV_EU311_PG_ENABLE" data-ref="_M/CHV_EU311_PG_ENABLE">CHV_EU311_PG_ENABLE</dfn>		(1&lt;&lt;1)</u></td></tr>
<tr><th id="6962">6962</th><td></td></tr>
<tr><th id="6963">6963</th><td><u>#define <dfn class="macro" id="_M/GEN9_SLICE_PGCTL_ACK" data-ref="_M/GEN9_SLICE_PGCTL_ACK">GEN9_SLICE_PGCTL_ACK</dfn>(slice)	(0x804c + (slice)*0x4)</u></td></tr>
<tr><th id="6964">6964</th><td><u>#define   <dfn class="macro" id="_M/GEN9_PGCTL_SLICE_ACK" data-ref="_M/GEN9_PGCTL_SLICE_ACK">GEN9_PGCTL_SLICE_ACK</dfn>		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="6965">6965</th><td><u>#define   <dfn class="macro" id="_M/GEN9_PGCTL_SS_ACK" data-ref="_M/GEN9_PGCTL_SS_ACK">GEN9_PGCTL_SS_ACK</dfn>(subslice)	(1 &lt;&lt; (2 + (subslice)*2))</u></td></tr>
<tr><th id="6966">6966</th><td></td></tr>
<tr><th id="6967">6967</th><td><u>#define <dfn class="macro" id="_M/GEN9_SS01_EU_PGCTL_ACK" data-ref="_M/GEN9_SS01_EU_PGCTL_ACK">GEN9_SS01_EU_PGCTL_ACK</dfn>(slice)	(0x805c + (slice)*0x8)</u></td></tr>
<tr><th id="6968">6968</th><td><u>#define <dfn class="macro" id="_M/GEN9_SS23_EU_PGCTL_ACK" data-ref="_M/GEN9_SS23_EU_PGCTL_ACK">GEN9_SS23_EU_PGCTL_ACK</dfn>(slice)	(0x8060 + (slice)*0x8)</u></td></tr>
<tr><th id="6969">6969</th><td><u>#define   <dfn class="macro" id="_M/GEN9_PGCTL_SSA_EU08_ACK" data-ref="_M/GEN9_PGCTL_SSA_EU08_ACK">GEN9_PGCTL_SSA_EU08_ACK</dfn>	(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="6970">6970</th><td><u>#define   <dfn class="macro" id="_M/GEN9_PGCTL_SSA_EU19_ACK" data-ref="_M/GEN9_PGCTL_SSA_EU19_ACK">GEN9_PGCTL_SSA_EU19_ACK</dfn>	(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="6971">6971</th><td><u>#define   <dfn class="macro" id="_M/GEN9_PGCTL_SSA_EU210_ACK" data-ref="_M/GEN9_PGCTL_SSA_EU210_ACK">GEN9_PGCTL_SSA_EU210_ACK</dfn>	(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="6972">6972</th><td><u>#define   <dfn class="macro" id="_M/GEN9_PGCTL_SSA_EU311_ACK" data-ref="_M/GEN9_PGCTL_SSA_EU311_ACK">GEN9_PGCTL_SSA_EU311_ACK</dfn>	(1 &lt;&lt; 6)</u></td></tr>
<tr><th id="6973">6973</th><td><u>#define   <dfn class="macro" id="_M/GEN9_PGCTL_SSB_EU08_ACK" data-ref="_M/GEN9_PGCTL_SSB_EU08_ACK">GEN9_PGCTL_SSB_EU08_ACK</dfn>	(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="6974">6974</th><td><u>#define   <dfn class="macro" id="_M/GEN9_PGCTL_SSB_EU19_ACK" data-ref="_M/GEN9_PGCTL_SSB_EU19_ACK">GEN9_PGCTL_SSB_EU19_ACK</dfn>	(1 &lt;&lt; 10)</u></td></tr>
<tr><th id="6975">6975</th><td><u>#define   <dfn class="macro" id="_M/GEN9_PGCTL_SSB_EU210_ACK" data-ref="_M/GEN9_PGCTL_SSB_EU210_ACK">GEN9_PGCTL_SSB_EU210_ACK</dfn>	(1 &lt;&lt; 12)</u></td></tr>
<tr><th id="6976">6976</th><td><u>#define   <dfn class="macro" id="_M/GEN9_PGCTL_SSB_EU311_ACK" data-ref="_M/GEN9_PGCTL_SSB_EU311_ACK">GEN9_PGCTL_SSB_EU311_ACK</dfn>	(1 &lt;&lt; 14)</u></td></tr>
<tr><th id="6977">6977</th><td></td></tr>
<tr><th id="6978">6978</th><td><u>#define <dfn class="macro" id="_M/GEN7_MISCCPCTL" data-ref="_M/GEN7_MISCCPCTL">GEN7_MISCCPCTL</dfn>			(0x9424)</u></td></tr>
<tr><th id="6979">6979</th><td><u>#define   <dfn class="macro" id="_M/GEN7_DOP_CLOCK_GATE_ENABLE" data-ref="_M/GEN7_DOP_CLOCK_GATE_ENABLE">GEN7_DOP_CLOCK_GATE_ENABLE</dfn>		(1&lt;&lt;0)</u></td></tr>
<tr><th id="6980">6980</th><td><u>#define   <dfn class="macro" id="_M/GEN8_DOP_CLOCK_GATE_CFCLK_ENABLE" data-ref="_M/GEN8_DOP_CLOCK_GATE_CFCLK_ENABLE">GEN8_DOP_CLOCK_GATE_CFCLK_ENABLE</dfn>	(1&lt;&lt;2)</u></td></tr>
<tr><th id="6981">6981</th><td><u>#define   <dfn class="macro" id="_M/GEN8_DOP_CLOCK_GATE_GUC_ENABLE" data-ref="_M/GEN8_DOP_CLOCK_GATE_GUC_ENABLE">GEN8_DOP_CLOCK_GATE_GUC_ENABLE</dfn>	(1&lt;&lt;4)</u></td></tr>
<tr><th id="6982">6982</th><td><u>#define   <dfn class="macro" id="_M/GEN8_DOP_CLOCK_GATE_MEDIA_ENABLE" data-ref="_M/GEN8_DOP_CLOCK_GATE_MEDIA_ENABLE">GEN8_DOP_CLOCK_GATE_MEDIA_ENABLE</dfn>     (1&lt;&lt;6)</u></td></tr>
<tr><th id="6983">6983</th><td></td></tr>
<tr><th id="6984">6984</th><td><u>#define <dfn class="macro" id="_M/GEN8_GARBCNTL" data-ref="_M/GEN8_GARBCNTL">GEN8_GARBCNTL</dfn>                   0xB004</u></td></tr>
<tr><th id="6985">6985</th><td><u>#define   <dfn class="macro" id="_M/GEN9_GAPS_TSV_CREDIT_DISABLE" data-ref="_M/GEN9_GAPS_TSV_CREDIT_DISABLE">GEN9_GAPS_TSV_CREDIT_DISABLE</dfn>  (1&lt;&lt;7)</u></td></tr>
<tr><th id="6986">6986</th><td></td></tr>
<tr><th id="6987">6987</th><td><i>/* IVYBRIDGE DPF */</i></td></tr>
<tr><th id="6988">6988</th><td><u>#define <dfn class="macro" id="_M/GEN7_L3CDERRST1" data-ref="_M/GEN7_L3CDERRST1">GEN7_L3CDERRST1</dfn>			0xB008 /* L3CD Error Status 1 */</u></td></tr>
<tr><th id="6989">6989</th><td><u>#define <dfn class="macro" id="_M/HSW_L3CDERRST11" data-ref="_M/HSW_L3CDERRST11">HSW_L3CDERRST11</dfn>			0xB208 /* L3CD Error Status register 1 slice 1 */</u></td></tr>
<tr><th id="6990">6990</th><td><u>#define   <dfn class="macro" id="_M/GEN7_L3CDERRST1_ROW_MASK" data-ref="_M/GEN7_L3CDERRST1_ROW_MASK">GEN7_L3CDERRST1_ROW_MASK</dfn>	(0x7ff&lt;&lt;14)</u></td></tr>
<tr><th id="6991">6991</th><td><u>#define   <dfn class="macro" id="_M/GEN7_PARITY_ERROR_VALID" data-ref="_M/GEN7_PARITY_ERROR_VALID">GEN7_PARITY_ERROR_VALID</dfn>	(1&lt;&lt;13)</u></td></tr>
<tr><th id="6992">6992</th><td><u>#define   <dfn class="macro" id="_M/GEN7_L3CDERRST1_BANK_MASK" data-ref="_M/GEN7_L3CDERRST1_BANK_MASK">GEN7_L3CDERRST1_BANK_MASK</dfn>	(3&lt;&lt;11)</u></td></tr>
<tr><th id="6993">6993</th><td><u>#define   <dfn class="macro" id="_M/GEN7_L3CDERRST1_SUBBANK_MASK" data-ref="_M/GEN7_L3CDERRST1_SUBBANK_MASK">GEN7_L3CDERRST1_SUBBANK_MASK</dfn>	(7&lt;&lt;8)</u></td></tr>
<tr><th id="6994">6994</th><td><u>#define <dfn class="macro" id="_M/GEN7_PARITY_ERROR_ROW" data-ref="_M/GEN7_PARITY_ERROR_ROW">GEN7_PARITY_ERROR_ROW</dfn>(reg) \</u></td></tr>
<tr><th id="6995">6995</th><td><u>		((reg &amp; GEN7_L3CDERRST1_ROW_MASK) &gt;&gt; 14)</u></td></tr>
<tr><th id="6996">6996</th><td><u>#define <dfn class="macro" id="_M/GEN7_PARITY_ERROR_BANK" data-ref="_M/GEN7_PARITY_ERROR_BANK">GEN7_PARITY_ERROR_BANK</dfn>(reg) \</u></td></tr>
<tr><th id="6997">6997</th><td><u>		((reg &amp; GEN7_L3CDERRST1_BANK_MASK) &gt;&gt; 11)</u></td></tr>
<tr><th id="6998">6998</th><td><u>#define <dfn class="macro" id="_M/GEN7_PARITY_ERROR_SUBBANK" data-ref="_M/GEN7_PARITY_ERROR_SUBBANK">GEN7_PARITY_ERROR_SUBBANK</dfn>(reg) \</u></td></tr>
<tr><th id="6999">6999</th><td><u>		((reg &amp; GEN7_L3CDERRST1_SUBBANK_MASK) &gt;&gt; 8)</u></td></tr>
<tr><th id="7000">7000</th><td><u>#define   <dfn class="macro" id="_M/GEN7_L3CDERRST1_ENABLE" data-ref="_M/GEN7_L3CDERRST1_ENABLE">GEN7_L3CDERRST1_ENABLE</dfn>	(1&lt;&lt;7)</u></td></tr>
<tr><th id="7001">7001</th><td></td></tr>
<tr><th id="7002">7002</th><td><u>#define <dfn class="macro" id="_M/GEN7_L3LOG_BASE" data-ref="_M/GEN7_L3LOG_BASE">GEN7_L3LOG_BASE</dfn>			0xB070</u></td></tr>
<tr><th id="7003">7003</th><td><u>#define <dfn class="macro" id="_M/HSW_L3LOG_BASE_SLICE1" data-ref="_M/HSW_L3LOG_BASE_SLICE1">HSW_L3LOG_BASE_SLICE1</dfn>		0xB270</u></td></tr>
<tr><th id="7004">7004</th><td><u>#define <dfn class="macro" id="_M/GEN7_L3LOG_SIZE" data-ref="_M/GEN7_L3LOG_SIZE">GEN7_L3LOG_SIZE</dfn>			0x80</u></td></tr>
<tr><th id="7005">7005</th><td></td></tr>
<tr><th id="7006">7006</th><td><u>#define <dfn class="macro" id="_M/GEN7_HALF_SLICE_CHICKEN1" data-ref="_M/GEN7_HALF_SLICE_CHICKEN1">GEN7_HALF_SLICE_CHICKEN1</dfn>	0xe100 /* IVB GT1 + VLV */</u></td></tr>
<tr><th id="7007">7007</th><td><u>#define <dfn class="macro" id="_M/GEN7_HALF_SLICE_CHICKEN1_GT2" data-ref="_M/GEN7_HALF_SLICE_CHICKEN1_GT2">GEN7_HALF_SLICE_CHICKEN1_GT2</dfn>	0xf100</u></td></tr>
<tr><th id="7008">7008</th><td><u>#define   <dfn class="macro" id="_M/GEN7_MAX_PS_THREAD_DEP" data-ref="_M/GEN7_MAX_PS_THREAD_DEP">GEN7_MAX_PS_THREAD_DEP</dfn>		(8&lt;&lt;12)</u></td></tr>
<tr><th id="7009">7009</th><td><u>#define   <dfn class="macro" id="_M/GEN7_SINGLE_SUBSCAN_DISPATCH_ENABLE" data-ref="_M/GEN7_SINGLE_SUBSCAN_DISPATCH_ENABLE">GEN7_SINGLE_SUBSCAN_DISPATCH_ENABLE</dfn>	(1&lt;&lt;10)</u></td></tr>
<tr><th id="7010">7010</th><td><u>#define   <dfn class="macro" id="_M/GEN7_SBE_SS_CACHE_DISPATCH_PORT_SHARING_DISABLE" data-ref="_M/GEN7_SBE_SS_CACHE_DISPATCH_PORT_SHARING_DISABLE">GEN7_SBE_SS_CACHE_DISPATCH_PORT_SHARING_DISABLE</dfn>	(1&lt;&lt;4)</u></td></tr>
<tr><th id="7011">7011</th><td><u>#define   <dfn class="macro" id="_M/GEN7_PSD_SINGLE_PORT_DISPATCH_ENABLE" data-ref="_M/GEN7_PSD_SINGLE_PORT_DISPATCH_ENABLE">GEN7_PSD_SINGLE_PORT_DISPATCH_ENABLE</dfn>	(1&lt;&lt;3)</u></td></tr>
<tr><th id="7012">7012</th><td></td></tr>
<tr><th id="7013">7013</th><td><u>#define <dfn class="macro" id="_M/GEN9_HALF_SLICE_CHICKEN5" data-ref="_M/GEN9_HALF_SLICE_CHICKEN5">GEN9_HALF_SLICE_CHICKEN5</dfn>	0xe188</u></td></tr>
<tr><th id="7014">7014</th><td><u>#define   <dfn class="macro" id="_M/GEN9_DG_MIRROR_FIX_ENABLE" data-ref="_M/GEN9_DG_MIRROR_FIX_ENABLE">GEN9_DG_MIRROR_FIX_ENABLE</dfn>	(1&lt;&lt;5)</u></td></tr>
<tr><th id="7015">7015</th><td><u>#define   <dfn class="macro" id="_M/GEN9_CCS_TLB_PREFETCH_ENABLE" data-ref="_M/GEN9_CCS_TLB_PREFETCH_ENABLE">GEN9_CCS_TLB_PREFETCH_ENABLE</dfn>	(1&lt;&lt;3)</u></td></tr>
<tr><th id="7016">7016</th><td></td></tr>
<tr><th id="7017">7017</th><td><u>#define <dfn class="macro" id="_M/GEN8_ROW_CHICKEN" data-ref="_M/GEN8_ROW_CHICKEN">GEN8_ROW_CHICKEN</dfn>		0xe4f0</u></td></tr>
<tr><th id="7018">7018</th><td><u>#define   <dfn class="macro" id="_M/PARTIAL_INSTRUCTION_SHOOTDOWN_DISABLE" data-ref="_M/PARTIAL_INSTRUCTION_SHOOTDOWN_DISABLE">PARTIAL_INSTRUCTION_SHOOTDOWN_DISABLE</dfn>	(1&lt;&lt;8)</u></td></tr>
<tr><th id="7019">7019</th><td><u>#define   <dfn class="macro" id="_M/STALL_DOP_GATING_DISABLE" data-ref="_M/STALL_DOP_GATING_DISABLE">STALL_DOP_GATING_DISABLE</dfn>		(1&lt;&lt;5)</u></td></tr>
<tr><th id="7020">7020</th><td></td></tr>
<tr><th id="7021">7021</th><td><u>#define <dfn class="macro" id="_M/GEN7_ROW_CHICKEN2" data-ref="_M/GEN7_ROW_CHICKEN2">GEN7_ROW_CHICKEN2</dfn>		0xe4f4</u></td></tr>
<tr><th id="7022">7022</th><td><u>#define <dfn class="macro" id="_M/GEN7_ROW_CHICKEN2_GT2" data-ref="_M/GEN7_ROW_CHICKEN2_GT2">GEN7_ROW_CHICKEN2_GT2</dfn>		0xf4f4</u></td></tr>
<tr><th id="7023">7023</th><td><u>#define   <dfn class="macro" id="_M/DOP_CLOCK_GATING_DISABLE" data-ref="_M/DOP_CLOCK_GATING_DISABLE">DOP_CLOCK_GATING_DISABLE</dfn>	(1&lt;&lt;0)</u></td></tr>
<tr><th id="7024">7024</th><td></td></tr>
<tr><th id="7025">7025</th><td><u>#define <dfn class="macro" id="_M/HSW_ROW_CHICKEN3" data-ref="_M/HSW_ROW_CHICKEN3">HSW_ROW_CHICKEN3</dfn>		0xe49c</u></td></tr>
<tr><th id="7026">7026</th><td><u>#define  <dfn class="macro" id="_M/HSW_ROW_CHICKEN3_L3_GLOBAL_ATOMICS_DISABLE" data-ref="_M/HSW_ROW_CHICKEN3_L3_GLOBAL_ATOMICS_DISABLE">HSW_ROW_CHICKEN3_L3_GLOBAL_ATOMICS_DISABLE</dfn>    (1 &lt;&lt; 6)</u></td></tr>
<tr><th id="7027">7027</th><td></td></tr>
<tr><th id="7028">7028</th><td><u>#define <dfn class="macro" id="_M/HALF_SLICE_CHICKEN2" data-ref="_M/HALF_SLICE_CHICKEN2">HALF_SLICE_CHICKEN2</dfn>		0xe180</u></td></tr>
<tr><th id="7029">7029</th><td><u>#define   <dfn class="macro" id="_M/GEN8_ST_PO_DISABLE" data-ref="_M/GEN8_ST_PO_DISABLE">GEN8_ST_PO_DISABLE</dfn>		(1&lt;&lt;13)</u></td></tr>
<tr><th id="7030">7030</th><td></td></tr>
<tr><th id="7031">7031</th><td><u>#define <dfn class="macro" id="_M/HALF_SLICE_CHICKEN3" data-ref="_M/HALF_SLICE_CHICKEN3">HALF_SLICE_CHICKEN3</dfn>		0xe184</u></td></tr>
<tr><th id="7032">7032</th><td><u>#define   <dfn class="macro" id="_M/HSW_SAMPLE_C_PERFORMANCE" data-ref="_M/HSW_SAMPLE_C_PERFORMANCE">HSW_SAMPLE_C_PERFORMANCE</dfn>	(1&lt;&lt;9)</u></td></tr>
<tr><th id="7033">7033</th><td><u>#define   <dfn class="macro" id="_M/GEN8_CENTROID_PIXEL_OPT_DIS" data-ref="_M/GEN8_CENTROID_PIXEL_OPT_DIS">GEN8_CENTROID_PIXEL_OPT_DIS</dfn>	(1&lt;&lt;8)</u></td></tr>
<tr><th id="7034">7034</th><td><u>#define   <dfn class="macro" id="_M/GEN9_DISABLE_OCL_OOB_SUPPRESS_LOGIC" data-ref="_M/GEN9_DISABLE_OCL_OOB_SUPPRESS_LOGIC">GEN9_DISABLE_OCL_OOB_SUPPRESS_LOGIC</dfn>	(1&lt;&lt;5)</u></td></tr>
<tr><th id="7035">7035</th><td><u>#define   <dfn class="macro" id="_M/GEN8_SAMPLER_POWER_BYPASS_DIS" data-ref="_M/GEN8_SAMPLER_POWER_BYPASS_DIS">GEN8_SAMPLER_POWER_BYPASS_DIS</dfn>	(1&lt;&lt;1)</u></td></tr>
<tr><th id="7036">7036</th><td></td></tr>
<tr><th id="7037">7037</th><td><u>#define <dfn class="macro" id="_M/GEN9_HALF_SLICE_CHICKEN7" data-ref="_M/GEN9_HALF_SLICE_CHICKEN7">GEN9_HALF_SLICE_CHICKEN7</dfn>	0xe194</u></td></tr>
<tr><th id="7038">7038</th><td><u>#define   <dfn class="macro" id="_M/GEN9_ENABLE_YV12_BUGFIX" data-ref="_M/GEN9_ENABLE_YV12_BUGFIX">GEN9_ENABLE_YV12_BUGFIX</dfn>	(1&lt;&lt;4)</u></td></tr>
<tr><th id="7039">7039</th><td></td></tr>
<tr><th id="7040">7040</th><td><i>/* Audio */</i></td></tr>
<tr><th id="7041">7041</th><td><u>#define <dfn class="macro" id="_M/G4X_AUD_VID_DID" data-ref="_M/G4X_AUD_VID_DID">G4X_AUD_VID_DID</dfn>			(dev_priv-&gt;info.display_mmio_offset + 0x62020)</u></td></tr>
<tr><th id="7042">7042</th><td><u>#define   <dfn class="macro" id="_M/INTEL_AUDIO_DEVCL" data-ref="_M/INTEL_AUDIO_DEVCL">INTEL_AUDIO_DEVCL</dfn>		0x808629FB</u></td></tr>
<tr><th id="7043">7043</th><td><u>#define   <dfn class="macro" id="_M/INTEL_AUDIO_DEVBLC" data-ref="_M/INTEL_AUDIO_DEVBLC">INTEL_AUDIO_DEVBLC</dfn>		0x80862801</u></td></tr>
<tr><th id="7044">7044</th><td><u>#define   <dfn class="macro" id="_M/INTEL_AUDIO_DEVCTG" data-ref="_M/INTEL_AUDIO_DEVCTG">INTEL_AUDIO_DEVCTG</dfn>		0x80862802</u></td></tr>
<tr><th id="7045">7045</th><td></td></tr>
<tr><th id="7046">7046</th><td><u>#define <dfn class="macro" id="_M/G4X_AUD_CNTL_ST" data-ref="_M/G4X_AUD_CNTL_ST">G4X_AUD_CNTL_ST</dfn>			0x620B4</u></td></tr>
<tr><th id="7047">7047</th><td><u>#define   <dfn class="macro" id="_M/G4X_ELDV_DEVCL_DEVBLC" data-ref="_M/G4X_ELDV_DEVCL_DEVBLC">G4X_ELDV_DEVCL_DEVBLC</dfn>		(1 &lt;&lt; 13)</u></td></tr>
<tr><th id="7048">7048</th><td><u>#define   <dfn class="macro" id="_M/G4X_ELDV_DEVCTG" data-ref="_M/G4X_ELDV_DEVCTG">G4X_ELDV_DEVCTG</dfn>		(1 &lt;&lt; 14)</u></td></tr>
<tr><th id="7049">7049</th><td><u>#define   <dfn class="macro" id="_M/G4X_ELD_ADDR_MASK" data-ref="_M/G4X_ELD_ADDR_MASK">G4X_ELD_ADDR_MASK</dfn>		(0xf &lt;&lt; 5)</u></td></tr>
<tr><th id="7050">7050</th><td><u>#define   <dfn class="macro" id="_M/G4X_ELD_ACK" data-ref="_M/G4X_ELD_ACK">G4X_ELD_ACK</dfn>			(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="7051">7051</th><td><u>#define <dfn class="macro" id="_M/G4X_HDMIW_HDMIEDID" data-ref="_M/G4X_HDMIW_HDMIEDID">G4X_HDMIW_HDMIEDID</dfn>		0x6210C</u></td></tr>
<tr><th id="7052">7052</th><td></td></tr>
<tr><th id="7053">7053</th><td><u>#define <dfn class="macro" id="_M/_IBX_HDMIW_HDMIEDID_A" data-ref="_M/_IBX_HDMIW_HDMIEDID_A">_IBX_HDMIW_HDMIEDID_A</dfn>		0xE2050</u></td></tr>
<tr><th id="7054">7054</th><td><u>#define <dfn class="macro" id="_M/_IBX_HDMIW_HDMIEDID_B" data-ref="_M/_IBX_HDMIW_HDMIEDID_B">_IBX_HDMIW_HDMIEDID_B</dfn>		0xE2150</u></td></tr>
<tr><th id="7055">7055</th><td><u>#define <dfn class="macro" id="_M/IBX_HDMIW_HDMIEDID" data-ref="_M/IBX_HDMIW_HDMIEDID">IBX_HDMIW_HDMIEDID</dfn>(pipe) _PIPE(pipe, \</u></td></tr>
<tr><th id="7056">7056</th><td><u>					_IBX_HDMIW_HDMIEDID_A, \</u></td></tr>
<tr><th id="7057">7057</th><td><u>					_IBX_HDMIW_HDMIEDID_B)</u></td></tr>
<tr><th id="7058">7058</th><td><u>#define <dfn class="macro" id="_M/_IBX_AUD_CNTL_ST_A" data-ref="_M/_IBX_AUD_CNTL_ST_A">_IBX_AUD_CNTL_ST_A</dfn>		0xE20B4</u></td></tr>
<tr><th id="7059">7059</th><td><u>#define <dfn class="macro" id="_M/_IBX_AUD_CNTL_ST_B" data-ref="_M/_IBX_AUD_CNTL_ST_B">_IBX_AUD_CNTL_ST_B</dfn>		0xE21B4</u></td></tr>
<tr><th id="7060">7060</th><td><u>#define <dfn class="macro" id="_M/IBX_AUD_CNTL_ST" data-ref="_M/IBX_AUD_CNTL_ST">IBX_AUD_CNTL_ST</dfn>(pipe) _PIPE(pipe, \</u></td></tr>
<tr><th id="7061">7061</th><td><u>					_IBX_AUD_CNTL_ST_A, \</u></td></tr>
<tr><th id="7062">7062</th><td><u>					_IBX_AUD_CNTL_ST_B)</u></td></tr>
<tr><th id="7063">7063</th><td><u>#define   <dfn class="macro" id="_M/IBX_ELD_BUFFER_SIZE_MASK" data-ref="_M/IBX_ELD_BUFFER_SIZE_MASK">IBX_ELD_BUFFER_SIZE_MASK</dfn>	(0x1f &lt;&lt; 10)</u></td></tr>
<tr><th id="7064">7064</th><td><u>#define   <dfn class="macro" id="_M/IBX_ELD_ADDRESS_MASK" data-ref="_M/IBX_ELD_ADDRESS_MASK">IBX_ELD_ADDRESS_MASK</dfn>		(0x1f &lt;&lt; 5)</u></td></tr>
<tr><th id="7065">7065</th><td><u>#define   <dfn class="macro" id="_M/IBX_ELD_ACK" data-ref="_M/IBX_ELD_ACK">IBX_ELD_ACK</dfn>			(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="7066">7066</th><td><u>#define <dfn class="macro" id="_M/IBX_AUD_CNTL_ST2" data-ref="_M/IBX_AUD_CNTL_ST2">IBX_AUD_CNTL_ST2</dfn>		0xE20C0</u></td></tr>
<tr><th id="7067">7067</th><td><u>#define   <dfn class="macro" id="_M/IBX_CP_READY" data-ref="_M/IBX_CP_READY">IBX_CP_READY</dfn>(port)		((1 &lt;&lt; 1) &lt;&lt; (((port) - 1) * 4))</u></td></tr>
<tr><th id="7068">7068</th><td><u>#define   <dfn class="macro" id="_M/IBX_ELD_VALID" data-ref="_M/IBX_ELD_VALID">IBX_ELD_VALID</dfn>(port)		((1 &lt;&lt; 0) &lt;&lt; (((port) - 1) * 4))</u></td></tr>
<tr><th id="7069">7069</th><td></td></tr>
<tr><th id="7070">7070</th><td><u>#define <dfn class="macro" id="_M/_CPT_HDMIW_HDMIEDID_A" data-ref="_M/_CPT_HDMIW_HDMIEDID_A">_CPT_HDMIW_HDMIEDID_A</dfn>		0xE5050</u></td></tr>
<tr><th id="7071">7071</th><td><u>#define <dfn class="macro" id="_M/_CPT_HDMIW_HDMIEDID_B" data-ref="_M/_CPT_HDMIW_HDMIEDID_B">_CPT_HDMIW_HDMIEDID_B</dfn>		0xE5150</u></td></tr>
<tr><th id="7072">7072</th><td><u>#define <dfn class="macro" id="_M/CPT_HDMIW_HDMIEDID" data-ref="_M/CPT_HDMIW_HDMIEDID">CPT_HDMIW_HDMIEDID</dfn>(pipe) _PIPE(pipe, \</u></td></tr>
<tr><th id="7073">7073</th><td><u>					_CPT_HDMIW_HDMIEDID_A, \</u></td></tr>
<tr><th id="7074">7074</th><td><u>					_CPT_HDMIW_HDMIEDID_B)</u></td></tr>
<tr><th id="7075">7075</th><td><u>#define <dfn class="macro" id="_M/_CPT_AUD_CNTL_ST_A" data-ref="_M/_CPT_AUD_CNTL_ST_A">_CPT_AUD_CNTL_ST_A</dfn>		0xE50B4</u></td></tr>
<tr><th id="7076">7076</th><td><u>#define <dfn class="macro" id="_M/_CPT_AUD_CNTL_ST_B" data-ref="_M/_CPT_AUD_CNTL_ST_B">_CPT_AUD_CNTL_ST_B</dfn>		0xE51B4</u></td></tr>
<tr><th id="7077">7077</th><td><u>#define <dfn class="macro" id="_M/CPT_AUD_CNTL_ST" data-ref="_M/CPT_AUD_CNTL_ST">CPT_AUD_CNTL_ST</dfn>(pipe) _PIPE(pipe, \</u></td></tr>
<tr><th id="7078">7078</th><td><u>					_CPT_AUD_CNTL_ST_A, \</u></td></tr>
<tr><th id="7079">7079</th><td><u>					_CPT_AUD_CNTL_ST_B)</u></td></tr>
<tr><th id="7080">7080</th><td><u>#define <dfn class="macro" id="_M/CPT_AUD_CNTRL_ST2" data-ref="_M/CPT_AUD_CNTRL_ST2">CPT_AUD_CNTRL_ST2</dfn>		0xE50C0</u></td></tr>
<tr><th id="7081">7081</th><td></td></tr>
<tr><th id="7082">7082</th><td><u>#define <dfn class="macro" id="_M/_VLV_HDMIW_HDMIEDID_A" data-ref="_M/_VLV_HDMIW_HDMIEDID_A">_VLV_HDMIW_HDMIEDID_A</dfn>		(VLV_DISPLAY_BASE + 0x62050)</u></td></tr>
<tr><th id="7083">7083</th><td><u>#define <dfn class="macro" id="_M/_VLV_HDMIW_HDMIEDID_B" data-ref="_M/_VLV_HDMIW_HDMIEDID_B">_VLV_HDMIW_HDMIEDID_B</dfn>		(VLV_DISPLAY_BASE + 0x62150)</u></td></tr>
<tr><th id="7084">7084</th><td><u>#define <dfn class="macro" id="_M/VLV_HDMIW_HDMIEDID" data-ref="_M/VLV_HDMIW_HDMIEDID">VLV_HDMIW_HDMIEDID</dfn>(pipe) _PIPE(pipe, \</u></td></tr>
<tr><th id="7085">7085</th><td><u>					_VLV_HDMIW_HDMIEDID_A, \</u></td></tr>
<tr><th id="7086">7086</th><td><u>					_VLV_HDMIW_HDMIEDID_B)</u></td></tr>
<tr><th id="7087">7087</th><td><u>#define <dfn class="macro" id="_M/_VLV_AUD_CNTL_ST_A" data-ref="_M/_VLV_AUD_CNTL_ST_A">_VLV_AUD_CNTL_ST_A</dfn>		(VLV_DISPLAY_BASE + 0x620B4)</u></td></tr>
<tr><th id="7088">7088</th><td><u>#define <dfn class="macro" id="_M/_VLV_AUD_CNTL_ST_B" data-ref="_M/_VLV_AUD_CNTL_ST_B">_VLV_AUD_CNTL_ST_B</dfn>		(VLV_DISPLAY_BASE + 0x621B4)</u></td></tr>
<tr><th id="7089">7089</th><td><u>#define <dfn class="macro" id="_M/VLV_AUD_CNTL_ST" data-ref="_M/VLV_AUD_CNTL_ST">VLV_AUD_CNTL_ST</dfn>(pipe) _PIPE(pipe, \</u></td></tr>
<tr><th id="7090">7090</th><td><u>					_VLV_AUD_CNTL_ST_A, \</u></td></tr>
<tr><th id="7091">7091</th><td><u>					_VLV_AUD_CNTL_ST_B)</u></td></tr>
<tr><th id="7092">7092</th><td><u>#define <dfn class="macro" id="_M/VLV_AUD_CNTL_ST2" data-ref="_M/VLV_AUD_CNTL_ST2">VLV_AUD_CNTL_ST2</dfn>		(VLV_DISPLAY_BASE + 0x620C0)</u></td></tr>
<tr><th id="7093">7093</th><td></td></tr>
<tr><th id="7094">7094</th><td><i>/* These are the 4 32-bit write offset registers for each stream</i></td></tr>
<tr><th id="7095">7095</th><td><i> * output buffer.  It determines the offset from the</i></td></tr>
<tr><th id="7096">7096</th><td><i> * 3DSTATE_SO_BUFFERs that the next streamed vertex output goes to.</i></td></tr>
<tr><th id="7097">7097</th><td><i> */</i></td></tr>
<tr><th id="7098">7098</th><td><u>#define <dfn class="macro" id="_M/GEN7_SO_WRITE_OFFSET" data-ref="_M/GEN7_SO_WRITE_OFFSET">GEN7_SO_WRITE_OFFSET</dfn>(n)		(0x5280 + (n) * 4)</u></td></tr>
<tr><th id="7099">7099</th><td></td></tr>
<tr><th id="7100">7100</th><td><u>#define <dfn class="macro" id="_M/_IBX_AUD_CONFIG_A" data-ref="_M/_IBX_AUD_CONFIG_A">_IBX_AUD_CONFIG_A</dfn>		0xe2000</u></td></tr>
<tr><th id="7101">7101</th><td><u>#define <dfn class="macro" id="_M/_IBX_AUD_CONFIG_B" data-ref="_M/_IBX_AUD_CONFIG_B">_IBX_AUD_CONFIG_B</dfn>		0xe2100</u></td></tr>
<tr><th id="7102">7102</th><td><u>#define <dfn class="macro" id="_M/IBX_AUD_CFG" data-ref="_M/IBX_AUD_CFG">IBX_AUD_CFG</dfn>(pipe) _PIPE(pipe, \</u></td></tr>
<tr><th id="7103">7103</th><td><u>					_IBX_AUD_CONFIG_A, \</u></td></tr>
<tr><th id="7104">7104</th><td><u>					_IBX_AUD_CONFIG_B)</u></td></tr>
<tr><th id="7105">7105</th><td><u>#define <dfn class="macro" id="_M/_CPT_AUD_CONFIG_A" data-ref="_M/_CPT_AUD_CONFIG_A">_CPT_AUD_CONFIG_A</dfn>		0xe5000</u></td></tr>
<tr><th id="7106">7106</th><td><u>#define <dfn class="macro" id="_M/_CPT_AUD_CONFIG_B" data-ref="_M/_CPT_AUD_CONFIG_B">_CPT_AUD_CONFIG_B</dfn>		0xe5100</u></td></tr>
<tr><th id="7107">7107</th><td><u>#define <dfn class="macro" id="_M/CPT_AUD_CFG" data-ref="_M/CPT_AUD_CFG">CPT_AUD_CFG</dfn>(pipe) _PIPE(pipe, \</u></td></tr>
<tr><th id="7108">7108</th><td><u>					_CPT_AUD_CONFIG_A, \</u></td></tr>
<tr><th id="7109">7109</th><td><u>					_CPT_AUD_CONFIG_B)</u></td></tr>
<tr><th id="7110">7110</th><td><u>#define <dfn class="macro" id="_M/_VLV_AUD_CONFIG_A" data-ref="_M/_VLV_AUD_CONFIG_A">_VLV_AUD_CONFIG_A</dfn>		(VLV_DISPLAY_BASE + 0x62000)</u></td></tr>
<tr><th id="7111">7111</th><td><u>#define <dfn class="macro" id="_M/_VLV_AUD_CONFIG_B" data-ref="_M/_VLV_AUD_CONFIG_B">_VLV_AUD_CONFIG_B</dfn>		(VLV_DISPLAY_BASE + 0x62100)</u></td></tr>
<tr><th id="7112">7112</th><td><u>#define <dfn class="macro" id="_M/VLV_AUD_CFG" data-ref="_M/VLV_AUD_CFG">VLV_AUD_CFG</dfn>(pipe) _PIPE(pipe, \</u></td></tr>
<tr><th id="7113">7113</th><td><u>					_VLV_AUD_CONFIG_A, \</u></td></tr>
<tr><th id="7114">7114</th><td><u>					_VLV_AUD_CONFIG_B)</u></td></tr>
<tr><th id="7115">7115</th><td></td></tr>
<tr><th id="7116">7116</th><td><u>#define   <dfn class="macro" id="_M/AUD_CONFIG_N_VALUE_INDEX" data-ref="_M/AUD_CONFIG_N_VALUE_INDEX">AUD_CONFIG_N_VALUE_INDEX</dfn>		(1 &lt;&lt; 29)</u></td></tr>
<tr><th id="7117">7117</th><td><u>#define   <dfn class="macro" id="_M/AUD_CONFIG_N_PROG_ENABLE" data-ref="_M/AUD_CONFIG_N_PROG_ENABLE">AUD_CONFIG_N_PROG_ENABLE</dfn>		(1 &lt;&lt; 28)</u></td></tr>
<tr><th id="7118">7118</th><td><u>#define   <dfn class="macro" id="_M/AUD_CONFIG_UPPER_N_SHIFT" data-ref="_M/AUD_CONFIG_UPPER_N_SHIFT">AUD_CONFIG_UPPER_N_SHIFT</dfn>		20</u></td></tr>
<tr><th id="7119">7119</th><td><u>#define   <dfn class="macro" id="_M/AUD_CONFIG_UPPER_N_MASK" data-ref="_M/AUD_CONFIG_UPPER_N_MASK">AUD_CONFIG_UPPER_N_MASK</dfn>		(0xff &lt;&lt; 20)</u></td></tr>
<tr><th id="7120">7120</th><td><u>#define   <dfn class="macro" id="_M/AUD_CONFIG_LOWER_N_SHIFT" data-ref="_M/AUD_CONFIG_LOWER_N_SHIFT">AUD_CONFIG_LOWER_N_SHIFT</dfn>		4</u></td></tr>
<tr><th id="7121">7121</th><td><u>#define   <dfn class="macro" id="_M/AUD_CONFIG_LOWER_N_MASK" data-ref="_M/AUD_CONFIG_LOWER_N_MASK">AUD_CONFIG_LOWER_N_MASK</dfn>		(0xfff &lt;&lt; 4)</u></td></tr>
<tr><th id="7122">7122</th><td><u>#define   <dfn class="macro" id="_M/AUD_CONFIG_PIXEL_CLOCK_HDMI_SHIFT" data-ref="_M/AUD_CONFIG_PIXEL_CLOCK_HDMI_SHIFT">AUD_CONFIG_PIXEL_CLOCK_HDMI_SHIFT</dfn>	16</u></td></tr>
<tr><th id="7123">7123</th><td><u>#define   <dfn class="macro" id="_M/AUD_CONFIG_PIXEL_CLOCK_HDMI_MASK" data-ref="_M/AUD_CONFIG_PIXEL_CLOCK_HDMI_MASK">AUD_CONFIG_PIXEL_CLOCK_HDMI_MASK</dfn>	(0xf &lt;&lt; 16)</u></td></tr>
<tr><th id="7124">7124</th><td><u>#define   <dfn class="macro" id="_M/AUD_CONFIG_PIXEL_CLOCK_HDMI_25175" data-ref="_M/AUD_CONFIG_PIXEL_CLOCK_HDMI_25175">AUD_CONFIG_PIXEL_CLOCK_HDMI_25175</dfn>	(0 &lt;&lt; 16)</u></td></tr>
<tr><th id="7125">7125</th><td><u>#define   <dfn class="macro" id="_M/AUD_CONFIG_PIXEL_CLOCK_HDMI_25200" data-ref="_M/AUD_CONFIG_PIXEL_CLOCK_HDMI_25200">AUD_CONFIG_PIXEL_CLOCK_HDMI_25200</dfn>	(1 &lt;&lt; 16)</u></td></tr>
<tr><th id="7126">7126</th><td><u>#define   <dfn class="macro" id="_M/AUD_CONFIG_PIXEL_CLOCK_HDMI_27000" data-ref="_M/AUD_CONFIG_PIXEL_CLOCK_HDMI_27000">AUD_CONFIG_PIXEL_CLOCK_HDMI_27000</dfn>	(2 &lt;&lt; 16)</u></td></tr>
<tr><th id="7127">7127</th><td><u>#define   <dfn class="macro" id="_M/AUD_CONFIG_PIXEL_CLOCK_HDMI_27027" data-ref="_M/AUD_CONFIG_PIXEL_CLOCK_HDMI_27027">AUD_CONFIG_PIXEL_CLOCK_HDMI_27027</dfn>	(3 &lt;&lt; 16)</u></td></tr>
<tr><th id="7128">7128</th><td><u>#define   <dfn class="macro" id="_M/AUD_CONFIG_PIXEL_CLOCK_HDMI_54000" data-ref="_M/AUD_CONFIG_PIXEL_CLOCK_HDMI_54000">AUD_CONFIG_PIXEL_CLOCK_HDMI_54000</dfn>	(4 &lt;&lt; 16)</u></td></tr>
<tr><th id="7129">7129</th><td><u>#define   <dfn class="macro" id="_M/AUD_CONFIG_PIXEL_CLOCK_HDMI_54054" data-ref="_M/AUD_CONFIG_PIXEL_CLOCK_HDMI_54054">AUD_CONFIG_PIXEL_CLOCK_HDMI_54054</dfn>	(5 &lt;&lt; 16)</u></td></tr>
<tr><th id="7130">7130</th><td><u>#define   <dfn class="macro" id="_M/AUD_CONFIG_PIXEL_CLOCK_HDMI_74176" data-ref="_M/AUD_CONFIG_PIXEL_CLOCK_HDMI_74176">AUD_CONFIG_PIXEL_CLOCK_HDMI_74176</dfn>	(6 &lt;&lt; 16)</u></td></tr>
<tr><th id="7131">7131</th><td><u>#define   <dfn class="macro" id="_M/AUD_CONFIG_PIXEL_CLOCK_HDMI_74250" data-ref="_M/AUD_CONFIG_PIXEL_CLOCK_HDMI_74250">AUD_CONFIG_PIXEL_CLOCK_HDMI_74250</dfn>	(7 &lt;&lt; 16)</u></td></tr>
<tr><th id="7132">7132</th><td><u>#define   <dfn class="macro" id="_M/AUD_CONFIG_PIXEL_CLOCK_HDMI_148352" data-ref="_M/AUD_CONFIG_PIXEL_CLOCK_HDMI_148352">AUD_CONFIG_PIXEL_CLOCK_HDMI_148352</dfn>	(8 &lt;&lt; 16)</u></td></tr>
<tr><th id="7133">7133</th><td><u>#define   <dfn class="macro" id="_M/AUD_CONFIG_PIXEL_CLOCK_HDMI_148500" data-ref="_M/AUD_CONFIG_PIXEL_CLOCK_HDMI_148500">AUD_CONFIG_PIXEL_CLOCK_HDMI_148500</dfn>	(9 &lt;&lt; 16)</u></td></tr>
<tr><th id="7134">7134</th><td><u>#define   <dfn class="macro" id="_M/AUD_CONFIG_DISABLE_NCTS" data-ref="_M/AUD_CONFIG_DISABLE_NCTS">AUD_CONFIG_DISABLE_NCTS</dfn>		(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="7135">7135</th><td></td></tr>
<tr><th id="7136">7136</th><td><i>/* HSW Audio */</i></td></tr>
<tr><th id="7137">7137</th><td><u>#define <dfn class="macro" id="_M/_HSW_AUD_CONFIG_A" data-ref="_M/_HSW_AUD_CONFIG_A">_HSW_AUD_CONFIG_A</dfn>		0x65000</u></td></tr>
<tr><th id="7138">7138</th><td><u>#define <dfn class="macro" id="_M/_HSW_AUD_CONFIG_B" data-ref="_M/_HSW_AUD_CONFIG_B">_HSW_AUD_CONFIG_B</dfn>		0x65100</u></td></tr>
<tr><th id="7139">7139</th><td><u>#define <dfn class="macro" id="_M/HSW_AUD_CFG" data-ref="_M/HSW_AUD_CFG">HSW_AUD_CFG</dfn>(pipe) _PIPE(pipe, \</u></td></tr>
<tr><th id="7140">7140</th><td><u>					_HSW_AUD_CONFIG_A, \</u></td></tr>
<tr><th id="7141">7141</th><td><u>					_HSW_AUD_CONFIG_B)</u></td></tr>
<tr><th id="7142">7142</th><td></td></tr>
<tr><th id="7143">7143</th><td><u>#define <dfn class="macro" id="_M/_HSW_AUD_MISC_CTRL_A" data-ref="_M/_HSW_AUD_MISC_CTRL_A">_HSW_AUD_MISC_CTRL_A</dfn>		0x65010</u></td></tr>
<tr><th id="7144">7144</th><td><u>#define <dfn class="macro" id="_M/_HSW_AUD_MISC_CTRL_B" data-ref="_M/_HSW_AUD_MISC_CTRL_B">_HSW_AUD_MISC_CTRL_B</dfn>		0x65110</u></td></tr>
<tr><th id="7145">7145</th><td><u>#define <dfn class="macro" id="_M/HSW_AUD_MISC_CTRL" data-ref="_M/HSW_AUD_MISC_CTRL">HSW_AUD_MISC_CTRL</dfn>(pipe) _PIPE(pipe, \</u></td></tr>
<tr><th id="7146">7146</th><td><u>					_HSW_AUD_MISC_CTRL_A, \</u></td></tr>
<tr><th id="7147">7147</th><td><u>					_HSW_AUD_MISC_CTRL_B)</u></td></tr>
<tr><th id="7148">7148</th><td></td></tr>
<tr><th id="7149">7149</th><td><u>#define <dfn class="macro" id="_M/_HSW_AUD_DIP_ELD_CTRL_ST_A" data-ref="_M/_HSW_AUD_DIP_ELD_CTRL_ST_A">_HSW_AUD_DIP_ELD_CTRL_ST_A</dfn>	0x650b4</u></td></tr>
<tr><th id="7150">7150</th><td><u>#define <dfn class="macro" id="_M/_HSW_AUD_DIP_ELD_CTRL_ST_B" data-ref="_M/_HSW_AUD_DIP_ELD_CTRL_ST_B">_HSW_AUD_DIP_ELD_CTRL_ST_B</dfn>	0x651b4</u></td></tr>
<tr><th id="7151">7151</th><td><u>#define <dfn class="macro" id="_M/HSW_AUD_DIP_ELD_CTRL" data-ref="_M/HSW_AUD_DIP_ELD_CTRL">HSW_AUD_DIP_ELD_CTRL</dfn>(pipe) _PIPE(pipe, \</u></td></tr>
<tr><th id="7152">7152</th><td><u>					_HSW_AUD_DIP_ELD_CTRL_ST_A, \</u></td></tr>
<tr><th id="7153">7153</th><td><u>					_HSW_AUD_DIP_ELD_CTRL_ST_B)</u></td></tr>
<tr><th id="7154">7154</th><td></td></tr>
<tr><th id="7155">7155</th><td><i>/* Audio Digital Converter */</i></td></tr>
<tr><th id="7156">7156</th><td><u>#define <dfn class="macro" id="_M/_HSW_AUD_DIG_CNVT_1" data-ref="_M/_HSW_AUD_DIG_CNVT_1">_HSW_AUD_DIG_CNVT_1</dfn>		0x65080</u></td></tr>
<tr><th id="7157">7157</th><td><u>#define <dfn class="macro" id="_M/_HSW_AUD_DIG_CNVT_2" data-ref="_M/_HSW_AUD_DIG_CNVT_2">_HSW_AUD_DIG_CNVT_2</dfn>		0x65180</u></td></tr>
<tr><th id="7158">7158</th><td><u>#define <dfn class="macro" id="_M/AUD_DIG_CNVT" data-ref="_M/AUD_DIG_CNVT">AUD_DIG_CNVT</dfn>(pipe) _PIPE(pipe, \</u></td></tr>
<tr><th id="7159">7159</th><td><u>					_HSW_AUD_DIG_CNVT_1, \</u></td></tr>
<tr><th id="7160">7160</th><td><u>					_HSW_AUD_DIG_CNVT_2)</u></td></tr>
<tr><th id="7161">7161</th><td><u>#define <dfn class="macro" id="_M/DIP_PORT_SEL_MASK" data-ref="_M/DIP_PORT_SEL_MASK">DIP_PORT_SEL_MASK</dfn>		0x3</u></td></tr>
<tr><th id="7162">7162</th><td></td></tr>
<tr><th id="7163">7163</th><td><u>#define <dfn class="macro" id="_M/_HSW_AUD_EDID_DATA_A" data-ref="_M/_HSW_AUD_EDID_DATA_A">_HSW_AUD_EDID_DATA_A</dfn>		0x65050</u></td></tr>
<tr><th id="7164">7164</th><td><u>#define <dfn class="macro" id="_M/_HSW_AUD_EDID_DATA_B" data-ref="_M/_HSW_AUD_EDID_DATA_B">_HSW_AUD_EDID_DATA_B</dfn>		0x65150</u></td></tr>
<tr><th id="7165">7165</th><td><u>#define <dfn class="macro" id="_M/HSW_AUD_EDID_DATA" data-ref="_M/HSW_AUD_EDID_DATA">HSW_AUD_EDID_DATA</dfn>(pipe) _PIPE(pipe, \</u></td></tr>
<tr><th id="7166">7166</th><td><u>					_HSW_AUD_EDID_DATA_A, \</u></td></tr>
<tr><th id="7167">7167</th><td><u>					_HSW_AUD_EDID_DATA_B)</u></td></tr>
<tr><th id="7168">7168</th><td></td></tr>
<tr><th id="7169">7169</th><td><u>#define <dfn class="macro" id="_M/HSW_AUD_PIPE_CONV_CFG" data-ref="_M/HSW_AUD_PIPE_CONV_CFG">HSW_AUD_PIPE_CONV_CFG</dfn>		0x6507c</u></td></tr>
<tr><th id="7170">7170</th><td><u>#define <dfn class="macro" id="_M/HSW_AUD_PIN_ELD_CP_VLD" data-ref="_M/HSW_AUD_PIN_ELD_CP_VLD">HSW_AUD_PIN_ELD_CP_VLD</dfn>		0x650c0</u></td></tr>
<tr><th id="7171">7171</th><td><u>#define   <dfn class="macro" id="_M/AUDIO_INACTIVE" data-ref="_M/AUDIO_INACTIVE">AUDIO_INACTIVE</dfn>(trans)		((1 &lt;&lt; 3) &lt;&lt; ((trans) * 4))</u></td></tr>
<tr><th id="7172">7172</th><td><u>#define   <dfn class="macro" id="_M/AUDIO_OUTPUT_ENABLE" data-ref="_M/AUDIO_OUTPUT_ENABLE">AUDIO_OUTPUT_ENABLE</dfn>(trans)	((1 &lt;&lt; 2) &lt;&lt; ((trans) * 4))</u></td></tr>
<tr><th id="7173">7173</th><td><u>#define   <dfn class="macro" id="_M/AUDIO_CP_READY" data-ref="_M/AUDIO_CP_READY">AUDIO_CP_READY</dfn>(trans)		((1 &lt;&lt; 1) &lt;&lt; ((trans) * 4))</u></td></tr>
<tr><th id="7174">7174</th><td><u>#define   <dfn class="macro" id="_M/AUDIO_ELD_VALID" data-ref="_M/AUDIO_ELD_VALID">AUDIO_ELD_VALID</dfn>(trans)	((1 &lt;&lt; 0) &lt;&lt; ((trans) * 4))</u></td></tr>
<tr><th id="7175">7175</th><td></td></tr>
<tr><th id="7176">7176</th><td><u>#define <dfn class="macro" id="_M/HSW_AUD_CHICKENBIT" data-ref="_M/HSW_AUD_CHICKENBIT">HSW_AUD_CHICKENBIT</dfn>			0x65f10</u></td></tr>
<tr><th id="7177">7177</th><td><u>#define   <dfn class="macro" id="_M/SKL_AUD_CODEC_WAKE_SIGNAL" data-ref="_M/SKL_AUD_CODEC_WAKE_SIGNAL">SKL_AUD_CODEC_WAKE_SIGNAL</dfn>		(1 &lt;&lt; 15)</u></td></tr>
<tr><th id="7178">7178</th><td></td></tr>
<tr><th id="7179">7179</th><td><i>/* HSW Power Wells */</i></td></tr>
<tr><th id="7180">7180</th><td><u>#define <dfn class="macro" id="_M/HSW_PWR_WELL_BIOS" data-ref="_M/HSW_PWR_WELL_BIOS">HSW_PWR_WELL_BIOS</dfn>			0x45400 /* CTL1 */</u></td></tr>
<tr><th id="7181">7181</th><td><u>#define <dfn class="macro" id="_M/HSW_PWR_WELL_DRIVER" data-ref="_M/HSW_PWR_WELL_DRIVER">HSW_PWR_WELL_DRIVER</dfn>			0x45404 /* CTL2 */</u></td></tr>
<tr><th id="7182">7182</th><td><u>#define <dfn class="macro" id="_M/HSW_PWR_WELL_KVMR" data-ref="_M/HSW_PWR_WELL_KVMR">HSW_PWR_WELL_KVMR</dfn>			0x45408 /* CTL3 */</u></td></tr>
<tr><th id="7183">7183</th><td><u>#define <dfn class="macro" id="_M/HSW_PWR_WELL_DEBUG" data-ref="_M/HSW_PWR_WELL_DEBUG">HSW_PWR_WELL_DEBUG</dfn>			0x4540C /* CTL4 */</u></td></tr>
<tr><th id="7184">7184</th><td><u>#define   <dfn class="macro" id="_M/HSW_PWR_WELL_ENABLE_REQUEST" data-ref="_M/HSW_PWR_WELL_ENABLE_REQUEST">HSW_PWR_WELL_ENABLE_REQUEST</dfn>		(1&lt;&lt;31)</u></td></tr>
<tr><th id="7185">7185</th><td><u>#define   <dfn class="macro" id="_M/HSW_PWR_WELL_STATE_ENABLED" data-ref="_M/HSW_PWR_WELL_STATE_ENABLED">HSW_PWR_WELL_STATE_ENABLED</dfn>		(1&lt;&lt;30)</u></td></tr>
<tr><th id="7186">7186</th><td><u>#define <dfn class="macro" id="_M/HSW_PWR_WELL_CTL5" data-ref="_M/HSW_PWR_WELL_CTL5">HSW_PWR_WELL_CTL5</dfn>			0x45410</u></td></tr>
<tr><th id="7187">7187</th><td><u>#define   <dfn class="macro" id="_M/HSW_PWR_WELL_ENABLE_SINGLE_STEP" data-ref="_M/HSW_PWR_WELL_ENABLE_SINGLE_STEP">HSW_PWR_WELL_ENABLE_SINGLE_STEP</dfn>	(1&lt;&lt;31)</u></td></tr>
<tr><th id="7188">7188</th><td><u>#define   <dfn class="macro" id="_M/HSW_PWR_WELL_PWR_GATE_OVERRIDE" data-ref="_M/HSW_PWR_WELL_PWR_GATE_OVERRIDE">HSW_PWR_WELL_PWR_GATE_OVERRIDE</dfn>	(1&lt;&lt;20)</u></td></tr>
<tr><th id="7189">7189</th><td><u>#define   <dfn class="macro" id="_M/HSW_PWR_WELL_FORCE_ON" data-ref="_M/HSW_PWR_WELL_FORCE_ON">HSW_PWR_WELL_FORCE_ON</dfn>			(1&lt;&lt;19)</u></td></tr>
<tr><th id="7190">7190</th><td><u>#define <dfn class="macro" id="_M/HSW_PWR_WELL_CTL6" data-ref="_M/HSW_PWR_WELL_CTL6">HSW_PWR_WELL_CTL6</dfn>			0x45414</u></td></tr>
<tr><th id="7191">7191</th><td></td></tr>
<tr><th id="7192">7192</th><td><i>/* SKL Fuse Status */</i></td></tr>
<tr><th id="7193">7193</th><td><u>#define <dfn class="macro" id="_M/SKL_FUSE_STATUS" data-ref="_M/SKL_FUSE_STATUS">SKL_FUSE_STATUS</dfn>				0x42000</u></td></tr>
<tr><th id="7194">7194</th><td><u>#define  <dfn class="macro" id="_M/SKL_FUSE_DOWNLOAD_STATUS" data-ref="_M/SKL_FUSE_DOWNLOAD_STATUS">SKL_FUSE_DOWNLOAD_STATUS</dfn>              (1&lt;&lt;31)</u></td></tr>
<tr><th id="7195">7195</th><td><u>#define  <dfn class="macro" id="_M/SKL_FUSE_PG0_DIST_STATUS" data-ref="_M/SKL_FUSE_PG0_DIST_STATUS">SKL_FUSE_PG0_DIST_STATUS</dfn>              (1&lt;&lt;27)</u></td></tr>
<tr><th id="7196">7196</th><td><u>#define  <dfn class="macro" id="_M/SKL_FUSE_PG1_DIST_STATUS" data-ref="_M/SKL_FUSE_PG1_DIST_STATUS">SKL_FUSE_PG1_DIST_STATUS</dfn>              (1&lt;&lt;26)</u></td></tr>
<tr><th id="7197">7197</th><td><u>#define  <dfn class="macro" id="_M/SKL_FUSE_PG2_DIST_STATUS" data-ref="_M/SKL_FUSE_PG2_DIST_STATUS">SKL_FUSE_PG2_DIST_STATUS</dfn>              (1&lt;&lt;25)</u></td></tr>
<tr><th id="7198">7198</th><td></td></tr>
<tr><th id="7199">7199</th><td><i>/* Per-pipe DDI Function Control */</i></td></tr>
<tr><th id="7200">7200</th><td><u>#define <dfn class="macro" id="_M/TRANS_DDI_FUNC_CTL_A" data-ref="_M/TRANS_DDI_FUNC_CTL_A">TRANS_DDI_FUNC_CTL_A</dfn>		0x60400</u></td></tr>
<tr><th id="7201">7201</th><td><u>#define <dfn class="macro" id="_M/TRANS_DDI_FUNC_CTL_B" data-ref="_M/TRANS_DDI_FUNC_CTL_B">TRANS_DDI_FUNC_CTL_B</dfn>		0x61400</u></td></tr>
<tr><th id="7202">7202</th><td><u>#define <dfn class="macro" id="_M/TRANS_DDI_FUNC_CTL_C" data-ref="_M/TRANS_DDI_FUNC_CTL_C">TRANS_DDI_FUNC_CTL_C</dfn>		0x62400</u></td></tr>
<tr><th id="7203">7203</th><td><u>#define <dfn class="macro" id="_M/TRANS_DDI_FUNC_CTL_EDP" data-ref="_M/TRANS_DDI_FUNC_CTL_EDP">TRANS_DDI_FUNC_CTL_EDP</dfn>		0x6F400</u></td></tr>
<tr><th id="7204">7204</th><td><u>#define <dfn class="macro" id="_M/TRANS_DDI_FUNC_CTL" data-ref="_M/TRANS_DDI_FUNC_CTL">TRANS_DDI_FUNC_CTL</dfn>(tran) _TRANSCODER2(tran, TRANS_DDI_FUNC_CTL_A)</u></td></tr>
<tr><th id="7205">7205</th><td></td></tr>
<tr><th id="7206">7206</th><td><u>#define  <dfn class="macro" id="_M/TRANS_DDI_FUNC_ENABLE" data-ref="_M/TRANS_DDI_FUNC_ENABLE">TRANS_DDI_FUNC_ENABLE</dfn>		(1&lt;&lt;31)</u></td></tr>
<tr><th id="7207">7207</th><td><i>/* Those bits are ignored by pipe EDP since it can only connect to DDI A */</i></td></tr>
<tr><th id="7208">7208</th><td><u>#define  <dfn class="macro" id="_M/TRANS_DDI_PORT_MASK" data-ref="_M/TRANS_DDI_PORT_MASK">TRANS_DDI_PORT_MASK</dfn>		(7&lt;&lt;28)</u></td></tr>
<tr><th id="7209">7209</th><td><u>#define  <dfn class="macro" id="_M/TRANS_DDI_PORT_SHIFT" data-ref="_M/TRANS_DDI_PORT_SHIFT">TRANS_DDI_PORT_SHIFT</dfn>		28</u></td></tr>
<tr><th id="7210">7210</th><td><u>#define  <dfn class="macro" id="_M/TRANS_DDI_SELECT_PORT" data-ref="_M/TRANS_DDI_SELECT_PORT">TRANS_DDI_SELECT_PORT</dfn>(x)	((x)&lt;&lt;28)</u></td></tr>
<tr><th id="7211">7211</th><td><u>#define  <dfn class="macro" id="_M/TRANS_DDI_PORT_NONE" data-ref="_M/TRANS_DDI_PORT_NONE">TRANS_DDI_PORT_NONE</dfn>		(0&lt;&lt;28)</u></td></tr>
<tr><th id="7212">7212</th><td><u>#define  <dfn class="macro" id="_M/TRANS_DDI_MODE_SELECT_MASK" data-ref="_M/TRANS_DDI_MODE_SELECT_MASK">TRANS_DDI_MODE_SELECT_MASK</dfn>	(7&lt;&lt;24)</u></td></tr>
<tr><th id="7213">7213</th><td><u>#define  <dfn class="macro" id="_M/TRANS_DDI_MODE_SELECT_HDMI" data-ref="_M/TRANS_DDI_MODE_SELECT_HDMI">TRANS_DDI_MODE_SELECT_HDMI</dfn>	(0&lt;&lt;24)</u></td></tr>
<tr><th id="7214">7214</th><td><u>#define  <dfn class="macro" id="_M/TRANS_DDI_MODE_SELECT_DVI" data-ref="_M/TRANS_DDI_MODE_SELECT_DVI">TRANS_DDI_MODE_SELECT_DVI</dfn>	(1&lt;&lt;24)</u></td></tr>
<tr><th id="7215">7215</th><td><u>#define  <dfn class="macro" id="_M/TRANS_DDI_MODE_SELECT_DP_SST" data-ref="_M/TRANS_DDI_MODE_SELECT_DP_SST">TRANS_DDI_MODE_SELECT_DP_SST</dfn>	(2&lt;&lt;24)</u></td></tr>
<tr><th id="7216">7216</th><td><u>#define  <dfn class="macro" id="_M/TRANS_DDI_MODE_SELECT_DP_MST" data-ref="_M/TRANS_DDI_MODE_SELECT_DP_MST">TRANS_DDI_MODE_SELECT_DP_MST</dfn>	(3&lt;&lt;24)</u></td></tr>
<tr><th id="7217">7217</th><td><u>#define  <dfn class="macro" id="_M/TRANS_DDI_MODE_SELECT_FDI" data-ref="_M/TRANS_DDI_MODE_SELECT_FDI">TRANS_DDI_MODE_SELECT_FDI</dfn>	(4&lt;&lt;24)</u></td></tr>
<tr><th id="7218">7218</th><td><u>#define  <dfn class="macro" id="_M/TRANS_DDI_BPC_MASK" data-ref="_M/TRANS_DDI_BPC_MASK">TRANS_DDI_BPC_MASK</dfn>		(7&lt;&lt;20)</u></td></tr>
<tr><th id="7219">7219</th><td><u>#define  <dfn class="macro" id="_M/TRANS_DDI_BPC_8" data-ref="_M/TRANS_DDI_BPC_8">TRANS_DDI_BPC_8</dfn>		(0&lt;&lt;20)</u></td></tr>
<tr><th id="7220">7220</th><td><u>#define  <dfn class="macro" id="_M/TRANS_DDI_BPC_10" data-ref="_M/TRANS_DDI_BPC_10">TRANS_DDI_BPC_10</dfn>		(1&lt;&lt;20)</u></td></tr>
<tr><th id="7221">7221</th><td><u>#define  <dfn class="macro" id="_M/TRANS_DDI_BPC_6" data-ref="_M/TRANS_DDI_BPC_6">TRANS_DDI_BPC_6</dfn>		(2&lt;&lt;20)</u></td></tr>
<tr><th id="7222">7222</th><td><u>#define  <dfn class="macro" id="_M/TRANS_DDI_BPC_12" data-ref="_M/TRANS_DDI_BPC_12">TRANS_DDI_BPC_12</dfn>		(3&lt;&lt;20)</u></td></tr>
<tr><th id="7223">7223</th><td><u>#define  <dfn class="macro" id="_M/TRANS_DDI_PVSYNC" data-ref="_M/TRANS_DDI_PVSYNC">TRANS_DDI_PVSYNC</dfn>		(1&lt;&lt;17)</u></td></tr>
<tr><th id="7224">7224</th><td><u>#define  <dfn class="macro" id="_M/TRANS_DDI_PHSYNC" data-ref="_M/TRANS_DDI_PHSYNC">TRANS_DDI_PHSYNC</dfn>		(1&lt;&lt;16)</u></td></tr>
<tr><th id="7225">7225</th><td><u>#define  <dfn class="macro" id="_M/TRANS_DDI_EDP_INPUT_MASK" data-ref="_M/TRANS_DDI_EDP_INPUT_MASK">TRANS_DDI_EDP_INPUT_MASK</dfn>	(7&lt;&lt;12)</u></td></tr>
<tr><th id="7226">7226</th><td><u>#define  <dfn class="macro" id="_M/TRANS_DDI_EDP_INPUT_A_ON" data-ref="_M/TRANS_DDI_EDP_INPUT_A_ON">TRANS_DDI_EDP_INPUT_A_ON</dfn>	(0&lt;&lt;12)</u></td></tr>
<tr><th id="7227">7227</th><td><u>#define  <dfn class="macro" id="_M/TRANS_DDI_EDP_INPUT_A_ONOFF" data-ref="_M/TRANS_DDI_EDP_INPUT_A_ONOFF">TRANS_DDI_EDP_INPUT_A_ONOFF</dfn>	(4&lt;&lt;12)</u></td></tr>
<tr><th id="7228">7228</th><td><u>#define  <dfn class="macro" id="_M/TRANS_DDI_EDP_INPUT_B_ONOFF" data-ref="_M/TRANS_DDI_EDP_INPUT_B_ONOFF">TRANS_DDI_EDP_INPUT_B_ONOFF</dfn>	(5&lt;&lt;12)</u></td></tr>
<tr><th id="7229">7229</th><td><u>#define  <dfn class="macro" id="_M/TRANS_DDI_EDP_INPUT_C_ONOFF" data-ref="_M/TRANS_DDI_EDP_INPUT_C_ONOFF">TRANS_DDI_EDP_INPUT_C_ONOFF</dfn>	(6&lt;&lt;12)</u></td></tr>
<tr><th id="7230">7230</th><td><u>#define  <dfn class="macro" id="_M/TRANS_DDI_DP_VC_PAYLOAD_ALLOC" data-ref="_M/TRANS_DDI_DP_VC_PAYLOAD_ALLOC">TRANS_DDI_DP_VC_PAYLOAD_ALLOC</dfn>	(1&lt;&lt;8)</u></td></tr>
<tr><th id="7231">7231</th><td><u>#define  <dfn class="macro" id="_M/TRANS_DDI_BFI_ENABLE" data-ref="_M/TRANS_DDI_BFI_ENABLE">TRANS_DDI_BFI_ENABLE</dfn>		(1&lt;&lt;4)</u></td></tr>
<tr><th id="7232">7232</th><td></td></tr>
<tr><th id="7233">7233</th><td><i>/* DisplayPort Transport Control */</i></td></tr>
<tr><th id="7234">7234</th><td><u>#define <dfn class="macro" id="_M/DP_TP_CTL_A" data-ref="_M/DP_TP_CTL_A">DP_TP_CTL_A</dfn>			0x64040</u></td></tr>
<tr><th id="7235">7235</th><td><u>#define <dfn class="macro" id="_M/DP_TP_CTL_B" data-ref="_M/DP_TP_CTL_B">DP_TP_CTL_B</dfn>			0x64140</u></td></tr>
<tr><th id="7236">7236</th><td><u>#define <dfn class="macro" id="_M/DP_TP_CTL" data-ref="_M/DP_TP_CTL">DP_TP_CTL</dfn>(port) _PORT(port, DP_TP_CTL_A, DP_TP_CTL_B)</u></td></tr>
<tr><th id="7237">7237</th><td><u>#define  <dfn class="macro" id="_M/DP_TP_CTL_ENABLE" data-ref="_M/DP_TP_CTL_ENABLE">DP_TP_CTL_ENABLE</dfn>			(1&lt;&lt;31)</u></td></tr>
<tr><th id="7238">7238</th><td><u>#define  <dfn class="macro" id="_M/DP_TP_CTL_MODE_SST" data-ref="_M/DP_TP_CTL_MODE_SST">DP_TP_CTL_MODE_SST</dfn>			(0&lt;&lt;27)</u></td></tr>
<tr><th id="7239">7239</th><td><u>#define  <dfn class="macro" id="_M/DP_TP_CTL_MODE_MST" data-ref="_M/DP_TP_CTL_MODE_MST">DP_TP_CTL_MODE_MST</dfn>			(1&lt;&lt;27)</u></td></tr>
<tr><th id="7240">7240</th><td><u>#define  <dfn class="macro" id="_M/DP_TP_CTL_FORCE_ACT" data-ref="_M/DP_TP_CTL_FORCE_ACT">DP_TP_CTL_FORCE_ACT</dfn>			(1&lt;&lt;25)</u></td></tr>
<tr><th id="7241">7241</th><td><u>#define  <dfn class="macro" id="_M/DP_TP_CTL_ENHANCED_FRAME_ENABLE" data-ref="_M/DP_TP_CTL_ENHANCED_FRAME_ENABLE">DP_TP_CTL_ENHANCED_FRAME_ENABLE</dfn>	(1&lt;&lt;18)</u></td></tr>
<tr><th id="7242">7242</th><td><u>#define  <dfn class="macro" id="_M/DP_TP_CTL_FDI_AUTOTRAIN" data-ref="_M/DP_TP_CTL_FDI_AUTOTRAIN">DP_TP_CTL_FDI_AUTOTRAIN</dfn>		(1&lt;&lt;15)</u></td></tr>
<tr><th id="7243">7243</th><td><u>#define  <dfn class="macro" id="_M/DP_TP_CTL_LINK_TRAIN_MASK" data-ref="_M/DP_TP_CTL_LINK_TRAIN_MASK">DP_TP_CTL_LINK_TRAIN_MASK</dfn>		(7&lt;&lt;8)</u></td></tr>
<tr><th id="7244">7244</th><td><u>#define  <dfn class="macro" id="_M/DP_TP_CTL_LINK_TRAIN_PAT1" data-ref="_M/DP_TP_CTL_LINK_TRAIN_PAT1">DP_TP_CTL_LINK_TRAIN_PAT1</dfn>		(0&lt;&lt;8)</u></td></tr>
<tr><th id="7245">7245</th><td><u>#define  <dfn class="macro" id="_M/DP_TP_CTL_LINK_TRAIN_PAT2" data-ref="_M/DP_TP_CTL_LINK_TRAIN_PAT2">DP_TP_CTL_LINK_TRAIN_PAT2</dfn>		(1&lt;&lt;8)</u></td></tr>
<tr><th id="7246">7246</th><td><u>#define  <dfn class="macro" id="_M/DP_TP_CTL_LINK_TRAIN_PAT3" data-ref="_M/DP_TP_CTL_LINK_TRAIN_PAT3">DP_TP_CTL_LINK_TRAIN_PAT3</dfn>		(4&lt;&lt;8)</u></td></tr>
<tr><th id="7247">7247</th><td><u>#define  <dfn class="macro" id="_M/DP_TP_CTL_LINK_TRAIN_IDLE" data-ref="_M/DP_TP_CTL_LINK_TRAIN_IDLE">DP_TP_CTL_LINK_TRAIN_IDLE</dfn>		(2&lt;&lt;8)</u></td></tr>
<tr><th id="7248">7248</th><td><u>#define  <dfn class="macro" id="_M/DP_TP_CTL_LINK_TRAIN_NORMAL" data-ref="_M/DP_TP_CTL_LINK_TRAIN_NORMAL">DP_TP_CTL_LINK_TRAIN_NORMAL</dfn>		(3&lt;&lt;8)</u></td></tr>
<tr><th id="7249">7249</th><td><u>#define  <dfn class="macro" id="_M/DP_TP_CTL_SCRAMBLE_DISABLE" data-ref="_M/DP_TP_CTL_SCRAMBLE_DISABLE">DP_TP_CTL_SCRAMBLE_DISABLE</dfn>		(1&lt;&lt;7)</u></td></tr>
<tr><th id="7250">7250</th><td></td></tr>
<tr><th id="7251">7251</th><td><i>/* DisplayPort Transport Status */</i></td></tr>
<tr><th id="7252">7252</th><td><u>#define <dfn class="macro" id="_M/DP_TP_STATUS_A" data-ref="_M/DP_TP_STATUS_A">DP_TP_STATUS_A</dfn>			0x64044</u></td></tr>
<tr><th id="7253">7253</th><td><u>#define <dfn class="macro" id="_M/DP_TP_STATUS_B" data-ref="_M/DP_TP_STATUS_B">DP_TP_STATUS_B</dfn>			0x64144</u></td></tr>
<tr><th id="7254">7254</th><td><u>#define <dfn class="macro" id="_M/DP_TP_STATUS" data-ref="_M/DP_TP_STATUS">DP_TP_STATUS</dfn>(port) _PORT(port, DP_TP_STATUS_A, DP_TP_STATUS_B)</u></td></tr>
<tr><th id="7255">7255</th><td><u>#define  <dfn class="macro" id="_M/DP_TP_STATUS_IDLE_DONE" data-ref="_M/DP_TP_STATUS_IDLE_DONE">DP_TP_STATUS_IDLE_DONE</dfn>			(1&lt;&lt;25)</u></td></tr>
<tr><th id="7256">7256</th><td><u>#define  <dfn class="macro" id="_M/DP_TP_STATUS_ACT_SENT" data-ref="_M/DP_TP_STATUS_ACT_SENT">DP_TP_STATUS_ACT_SENT</dfn>			(1&lt;&lt;24)</u></td></tr>
<tr><th id="7257">7257</th><td><u>#define  <dfn class="macro" id="_M/DP_TP_STATUS_MODE_STATUS_MST" data-ref="_M/DP_TP_STATUS_MODE_STATUS_MST">DP_TP_STATUS_MODE_STATUS_MST</dfn>		(1&lt;&lt;23)</u></td></tr>
<tr><th id="7258">7258</th><td><u>#define  <dfn class="macro" id="_M/DP_TP_STATUS_AUTOTRAIN_DONE" data-ref="_M/DP_TP_STATUS_AUTOTRAIN_DONE">DP_TP_STATUS_AUTOTRAIN_DONE</dfn>		(1&lt;&lt;12)</u></td></tr>
<tr><th id="7259">7259</th><td><u>#define  <dfn class="macro" id="_M/DP_TP_STATUS_PAYLOAD_MAPPING_VC2" data-ref="_M/DP_TP_STATUS_PAYLOAD_MAPPING_VC2">DP_TP_STATUS_PAYLOAD_MAPPING_VC2</dfn>	(3 &lt;&lt; 8)</u></td></tr>
<tr><th id="7260">7260</th><td><u>#define  <dfn class="macro" id="_M/DP_TP_STATUS_PAYLOAD_MAPPING_VC1" data-ref="_M/DP_TP_STATUS_PAYLOAD_MAPPING_VC1">DP_TP_STATUS_PAYLOAD_MAPPING_VC1</dfn>	(3 &lt;&lt; 4)</u></td></tr>
<tr><th id="7261">7261</th><td><u>#define  <dfn class="macro" id="_M/DP_TP_STATUS_PAYLOAD_MAPPING_VC0" data-ref="_M/DP_TP_STATUS_PAYLOAD_MAPPING_VC0">DP_TP_STATUS_PAYLOAD_MAPPING_VC0</dfn>	(3 &lt;&lt; 0)</u></td></tr>
<tr><th id="7262">7262</th><td></td></tr>
<tr><th id="7263">7263</th><td><i>/* DDI Buffer Control */</i></td></tr>
<tr><th id="7264">7264</th><td><u>#define <dfn class="macro" id="_M/DDI_BUF_CTL_A" data-ref="_M/DDI_BUF_CTL_A">DDI_BUF_CTL_A</dfn>				0x64000</u></td></tr>
<tr><th id="7265">7265</th><td><u>#define <dfn class="macro" id="_M/DDI_BUF_CTL_B" data-ref="_M/DDI_BUF_CTL_B">DDI_BUF_CTL_B</dfn>				0x64100</u></td></tr>
<tr><th id="7266">7266</th><td><u>#define <dfn class="macro" id="_M/DDI_BUF_CTL" data-ref="_M/DDI_BUF_CTL">DDI_BUF_CTL</dfn>(port) _PORT(port, DDI_BUF_CTL_A, DDI_BUF_CTL_B)</u></td></tr>
<tr><th id="7267">7267</th><td><u>#define  <dfn class="macro" id="_M/DDI_BUF_CTL_ENABLE" data-ref="_M/DDI_BUF_CTL_ENABLE">DDI_BUF_CTL_ENABLE</dfn>			(1&lt;&lt;31)</u></td></tr>
<tr><th id="7268">7268</th><td><u>#define  <dfn class="macro" id="_M/DDI_BUF_TRANS_SELECT" data-ref="_M/DDI_BUF_TRANS_SELECT">DDI_BUF_TRANS_SELECT</dfn>(n)	((n) &lt;&lt; 24)</u></td></tr>
<tr><th id="7269">7269</th><td><u>#define  <dfn class="macro" id="_M/DDI_BUF_EMP_MASK" data-ref="_M/DDI_BUF_EMP_MASK">DDI_BUF_EMP_MASK</dfn>			(0xf&lt;&lt;24)</u></td></tr>
<tr><th id="7270">7270</th><td><u>#define  <dfn class="macro" id="_M/DDI_BUF_PORT_REVERSAL" data-ref="_M/DDI_BUF_PORT_REVERSAL">DDI_BUF_PORT_REVERSAL</dfn>			(1&lt;&lt;16)</u></td></tr>
<tr><th id="7271">7271</th><td><u>#define  <dfn class="macro" id="_M/DDI_BUF_IS_IDLE" data-ref="_M/DDI_BUF_IS_IDLE">DDI_BUF_IS_IDLE</dfn>			(1&lt;&lt;7)</u></td></tr>
<tr><th id="7272">7272</th><td><u>#define  <dfn class="macro" id="_M/DDI_A_4_LANES" data-ref="_M/DDI_A_4_LANES">DDI_A_4_LANES</dfn>				(1&lt;&lt;4)</u></td></tr>
<tr><th id="7273">7273</th><td><u>#define  <dfn class="macro" id="_M/DDI_PORT_WIDTH" data-ref="_M/DDI_PORT_WIDTH">DDI_PORT_WIDTH</dfn>(width)			(((width) - 1) &lt;&lt; 1)</u></td></tr>
<tr><th id="7274">7274</th><td><u>#define  <dfn class="macro" id="_M/DDI_PORT_WIDTH_MASK" data-ref="_M/DDI_PORT_WIDTH_MASK">DDI_PORT_WIDTH_MASK</dfn>			(7 &lt;&lt; 1)</u></td></tr>
<tr><th id="7275">7275</th><td><u>#define  <dfn class="macro" id="_M/DDI_PORT_WIDTH_SHIFT" data-ref="_M/DDI_PORT_WIDTH_SHIFT">DDI_PORT_WIDTH_SHIFT</dfn>			1</u></td></tr>
<tr><th id="7276">7276</th><td><u>#define  <dfn class="macro" id="_M/DDI_INIT_DISPLAY_DETECTED" data-ref="_M/DDI_INIT_DISPLAY_DETECTED">DDI_INIT_DISPLAY_DETECTED</dfn>		(1&lt;&lt;0)</u></td></tr>
<tr><th id="7277">7277</th><td></td></tr>
<tr><th id="7278">7278</th><td><i>/* DDI Buffer Translations */</i></td></tr>
<tr><th id="7279">7279</th><td><u>#define <dfn class="macro" id="_M/DDI_BUF_TRANS_A" data-ref="_M/DDI_BUF_TRANS_A">DDI_BUF_TRANS_A</dfn>				0x64E00</u></td></tr>
<tr><th id="7280">7280</th><td><u>#define <dfn class="macro" id="_M/DDI_BUF_TRANS_B" data-ref="_M/DDI_BUF_TRANS_B">DDI_BUF_TRANS_B</dfn>				0x64E60</u></td></tr>
<tr><th id="7281">7281</th><td><u>#define <dfn class="macro" id="_M/DDI_BUF_TRANS_LO" data-ref="_M/DDI_BUF_TRANS_LO">DDI_BUF_TRANS_LO</dfn>(port, i) (_PORT(port, DDI_BUF_TRANS_A, DDI_BUF_TRANS_B) + (i) * 8)</u></td></tr>
<tr><th id="7282">7282</th><td><u>#define <dfn class="macro" id="_M/DDI_BUF_TRANS_HI" data-ref="_M/DDI_BUF_TRANS_HI">DDI_BUF_TRANS_HI</dfn>(port, i) (_PORT(port, DDI_BUF_TRANS_A, DDI_BUF_TRANS_B) + (i) * 8 + 4)</u></td></tr>
<tr><th id="7283">7283</th><td></td></tr>
<tr><th id="7284">7284</th><td><i>/* Sideband Interface (SBI) is programmed indirectly, via</i></td></tr>
<tr><th id="7285">7285</th><td><i> * SBI_ADDR, which contains the register offset; and SBI_DATA,</i></td></tr>
<tr><th id="7286">7286</th><td><i> * which contains the payload */</i></td></tr>
<tr><th id="7287">7287</th><td><u>#define <dfn class="macro" id="_M/SBI_ADDR" data-ref="_M/SBI_ADDR">SBI_ADDR</dfn>			0xC6000</u></td></tr>
<tr><th id="7288">7288</th><td><u>#define <dfn class="macro" id="_M/SBI_DATA" data-ref="_M/SBI_DATA">SBI_DATA</dfn>			0xC6004</u></td></tr>
<tr><th id="7289">7289</th><td><u>#define <dfn class="macro" id="_M/SBI_CTL_STAT" data-ref="_M/SBI_CTL_STAT">SBI_CTL_STAT</dfn>			0xC6008</u></td></tr>
<tr><th id="7290">7290</th><td><u>#define  <dfn class="macro" id="_M/SBI_CTL_DEST_ICLK" data-ref="_M/SBI_CTL_DEST_ICLK">SBI_CTL_DEST_ICLK</dfn>		(0x0&lt;&lt;16)</u></td></tr>
<tr><th id="7291">7291</th><td><u>#define  <dfn class="macro" id="_M/SBI_CTL_DEST_MPHY" data-ref="_M/SBI_CTL_DEST_MPHY">SBI_CTL_DEST_MPHY</dfn>		(0x1&lt;&lt;16)</u></td></tr>
<tr><th id="7292">7292</th><td><u>#define  <dfn class="macro" id="_M/SBI_CTL_OP_IORD" data-ref="_M/SBI_CTL_OP_IORD">SBI_CTL_OP_IORD</dfn>		(0x2&lt;&lt;8)</u></td></tr>
<tr><th id="7293">7293</th><td><u>#define  <dfn class="macro" id="_M/SBI_CTL_OP_IOWR" data-ref="_M/SBI_CTL_OP_IOWR">SBI_CTL_OP_IOWR</dfn>		(0x3&lt;&lt;8)</u></td></tr>
<tr><th id="7294">7294</th><td><u>#define  <dfn class="macro" id="_M/SBI_CTL_OP_CRRD" data-ref="_M/SBI_CTL_OP_CRRD">SBI_CTL_OP_CRRD</dfn>		(0x6&lt;&lt;8)</u></td></tr>
<tr><th id="7295">7295</th><td><u>#define  <dfn class="macro" id="_M/SBI_CTL_OP_CRWR" data-ref="_M/SBI_CTL_OP_CRWR">SBI_CTL_OP_CRWR</dfn>		(0x7&lt;&lt;8)</u></td></tr>
<tr><th id="7296">7296</th><td><u>#define  <dfn class="macro" id="_M/SBI_RESPONSE_FAIL" data-ref="_M/SBI_RESPONSE_FAIL">SBI_RESPONSE_FAIL</dfn>		(0x1&lt;&lt;1)</u></td></tr>
<tr><th id="7297">7297</th><td><u>#define  <dfn class="macro" id="_M/SBI_RESPONSE_SUCCESS" data-ref="_M/SBI_RESPONSE_SUCCESS">SBI_RESPONSE_SUCCESS</dfn>		(0x0&lt;&lt;1)</u></td></tr>
<tr><th id="7298">7298</th><td><u>#define  <dfn class="macro" id="_M/SBI_BUSY" data-ref="_M/SBI_BUSY">SBI_BUSY</dfn>			(0x1&lt;&lt;0)</u></td></tr>
<tr><th id="7299">7299</th><td><u>#define  <dfn class="macro" id="_M/SBI_READY" data-ref="_M/SBI_READY">SBI_READY</dfn>			(0x0&lt;&lt;0)</u></td></tr>
<tr><th id="7300">7300</th><td></td></tr>
<tr><th id="7301">7301</th><td><i>/* SBI offsets */</i></td></tr>
<tr><th id="7302">7302</th><td><u>#define  <dfn class="macro" id="_M/SBI_SSCDIVINTPHASE6" data-ref="_M/SBI_SSCDIVINTPHASE6">SBI_SSCDIVINTPHASE6</dfn>			0x0600</u></td></tr>
<tr><th id="7303">7303</th><td><u>#define   <dfn class="macro" id="_M/SBI_SSCDIVINTPHASE_DIVSEL_MASK" data-ref="_M/SBI_SSCDIVINTPHASE_DIVSEL_MASK">SBI_SSCDIVINTPHASE_DIVSEL_MASK</dfn>	((0x7f)&lt;&lt;1)</u></td></tr>
<tr><th id="7304">7304</th><td><u>#define   <dfn class="macro" id="_M/SBI_SSCDIVINTPHASE_DIVSEL" data-ref="_M/SBI_SSCDIVINTPHASE_DIVSEL">SBI_SSCDIVINTPHASE_DIVSEL</dfn>(x)		((x)&lt;&lt;1)</u></td></tr>
<tr><th id="7305">7305</th><td><u>#define   <dfn class="macro" id="_M/SBI_SSCDIVINTPHASE_INCVAL_MASK" data-ref="_M/SBI_SSCDIVINTPHASE_INCVAL_MASK">SBI_SSCDIVINTPHASE_INCVAL_MASK</dfn>	((0x7f)&lt;&lt;8)</u></td></tr>
<tr><th id="7306">7306</th><td><u>#define   <dfn class="macro" id="_M/SBI_SSCDIVINTPHASE_INCVAL" data-ref="_M/SBI_SSCDIVINTPHASE_INCVAL">SBI_SSCDIVINTPHASE_INCVAL</dfn>(x)		((x)&lt;&lt;8)</u></td></tr>
<tr><th id="7307">7307</th><td><u>#define   <dfn class="macro" id="_M/SBI_SSCDIVINTPHASE_DIR" data-ref="_M/SBI_SSCDIVINTPHASE_DIR">SBI_SSCDIVINTPHASE_DIR</dfn>(x)		((x)&lt;&lt;15)</u></td></tr>
<tr><th id="7308">7308</th><td><u>#define   <dfn class="macro" id="_M/SBI_SSCDIVINTPHASE_PROPAGATE" data-ref="_M/SBI_SSCDIVINTPHASE_PROPAGATE">SBI_SSCDIVINTPHASE_PROPAGATE</dfn>		(1&lt;&lt;0)</u></td></tr>
<tr><th id="7309">7309</th><td><u>#define  <dfn class="macro" id="_M/SBI_SSCCTL" data-ref="_M/SBI_SSCCTL">SBI_SSCCTL</dfn>				0x020c</u></td></tr>
<tr><th id="7310">7310</th><td><u>#define  <dfn class="macro" id="_M/SBI_SSCCTL6" data-ref="_M/SBI_SSCCTL6">SBI_SSCCTL6</dfn>				0x060C</u></td></tr>
<tr><th id="7311">7311</th><td><u>#define   <dfn class="macro" id="_M/SBI_SSCCTL_PATHALT" data-ref="_M/SBI_SSCCTL_PATHALT">SBI_SSCCTL_PATHALT</dfn>			(1&lt;&lt;3)</u></td></tr>
<tr><th id="7312">7312</th><td><u>#define   <dfn class="macro" id="_M/SBI_SSCCTL_DISABLE" data-ref="_M/SBI_SSCCTL_DISABLE">SBI_SSCCTL_DISABLE</dfn>			(1&lt;&lt;0)</u></td></tr>
<tr><th id="7313">7313</th><td><u>#define  <dfn class="macro" id="_M/SBI_SSCAUXDIV6" data-ref="_M/SBI_SSCAUXDIV6">SBI_SSCAUXDIV6</dfn>				0x0610</u></td></tr>
<tr><th id="7314">7314</th><td><u>#define   <dfn class="macro" id="_M/SBI_SSCAUXDIV_FINALDIV2SEL" data-ref="_M/SBI_SSCAUXDIV_FINALDIV2SEL">SBI_SSCAUXDIV_FINALDIV2SEL</dfn>(x)		((x)&lt;&lt;4)</u></td></tr>
<tr><th id="7315">7315</th><td><u>#define  <dfn class="macro" id="_M/SBI_DBUFF0" data-ref="_M/SBI_DBUFF0">SBI_DBUFF0</dfn>				0x2a00</u></td></tr>
<tr><th id="7316">7316</th><td><u>#define  <dfn class="macro" id="_M/SBI_GEN0" data-ref="_M/SBI_GEN0">SBI_GEN0</dfn>				0x1f00</u></td></tr>
<tr><th id="7317">7317</th><td><u>#define   <dfn class="macro" id="_M/SBI_GEN0_CFG_BUFFENABLE_DISABLE" data-ref="_M/SBI_GEN0_CFG_BUFFENABLE_DISABLE">SBI_GEN0_CFG_BUFFENABLE_DISABLE</dfn>	(1&lt;&lt;0)</u></td></tr>
<tr><th id="7318">7318</th><td></td></tr>
<tr><th id="7319">7319</th><td><i>/* LPT PIXCLK_GATE */</i></td></tr>
<tr><th id="7320">7320</th><td><u>#define <dfn class="macro" id="_M/PIXCLK_GATE" data-ref="_M/PIXCLK_GATE">PIXCLK_GATE</dfn>			0xC6020</u></td></tr>
<tr><th id="7321">7321</th><td><u>#define  <dfn class="macro" id="_M/PIXCLK_GATE_UNGATE" data-ref="_M/PIXCLK_GATE_UNGATE">PIXCLK_GATE_UNGATE</dfn>		(1&lt;&lt;0)</u></td></tr>
<tr><th id="7322">7322</th><td><u>#define  <dfn class="macro" id="_M/PIXCLK_GATE_GATE" data-ref="_M/PIXCLK_GATE_GATE">PIXCLK_GATE_GATE</dfn>		(0&lt;&lt;0)</u></td></tr>
<tr><th id="7323">7323</th><td></td></tr>
<tr><th id="7324">7324</th><td><i>/* SPLL */</i></td></tr>
<tr><th id="7325">7325</th><td><u>#define <dfn class="macro" id="_M/SPLL_CTL" data-ref="_M/SPLL_CTL">SPLL_CTL</dfn>			0x46020</u></td></tr>
<tr><th id="7326">7326</th><td><u>#define  <dfn class="macro" id="_M/SPLL_PLL_ENABLE" data-ref="_M/SPLL_PLL_ENABLE">SPLL_PLL_ENABLE</dfn>		(1&lt;&lt;31)</u></td></tr>
<tr><th id="7327">7327</th><td><u>#define  <dfn class="macro" id="_M/SPLL_PLL_SSC" data-ref="_M/SPLL_PLL_SSC">SPLL_PLL_SSC</dfn>			(1&lt;&lt;28)</u></td></tr>
<tr><th id="7328">7328</th><td><u>#define  <dfn class="macro" id="_M/SPLL_PLL_NON_SSC" data-ref="_M/SPLL_PLL_NON_SSC">SPLL_PLL_NON_SSC</dfn>		(2&lt;&lt;28)</u></td></tr>
<tr><th id="7329">7329</th><td><u>#define  <dfn class="macro" id="_M/SPLL_PLL_LCPLL" data-ref="_M/SPLL_PLL_LCPLL">SPLL_PLL_LCPLL</dfn>			(3&lt;&lt;28)</u></td></tr>
<tr><th id="7330">7330</th><td><u>#define  <dfn class="macro" id="_M/SPLL_PLL_REF_MASK" data-ref="_M/SPLL_PLL_REF_MASK">SPLL_PLL_REF_MASK</dfn>		(3&lt;&lt;28)</u></td></tr>
<tr><th id="7331">7331</th><td><u>#define  <dfn class="macro" id="_M/SPLL_PLL_FREQ_810MHz" data-ref="_M/SPLL_PLL_FREQ_810MHz">SPLL_PLL_FREQ_810MHz</dfn>		(0&lt;&lt;26)</u></td></tr>
<tr><th id="7332">7332</th><td><u>#define  <dfn class="macro" id="_M/SPLL_PLL_FREQ_1350MHz" data-ref="_M/SPLL_PLL_FREQ_1350MHz">SPLL_PLL_FREQ_1350MHz</dfn>		(1&lt;&lt;26)</u></td></tr>
<tr><th id="7333">7333</th><td><u>#define  <dfn class="macro" id="_M/SPLL_PLL_FREQ_2700MHz" data-ref="_M/SPLL_PLL_FREQ_2700MHz">SPLL_PLL_FREQ_2700MHz</dfn>		(2&lt;&lt;26)</u></td></tr>
<tr><th id="7334">7334</th><td><u>#define  <dfn class="macro" id="_M/SPLL_PLL_FREQ_MASK" data-ref="_M/SPLL_PLL_FREQ_MASK">SPLL_PLL_FREQ_MASK</dfn>		(3&lt;&lt;26)</u></td></tr>
<tr><th id="7335">7335</th><td></td></tr>
<tr><th id="7336">7336</th><td><i>/* WRPLL */</i></td></tr>
<tr><th id="7337">7337</th><td><u>#define <dfn class="macro" id="_M/WRPLL_CTL1" data-ref="_M/WRPLL_CTL1">WRPLL_CTL1</dfn>			0x46040</u></td></tr>
<tr><th id="7338">7338</th><td><u>#define <dfn class="macro" id="_M/WRPLL_CTL2" data-ref="_M/WRPLL_CTL2">WRPLL_CTL2</dfn>			0x46060</u></td></tr>
<tr><th id="7339">7339</th><td><u>#define <dfn class="macro" id="_M/WRPLL_CTL" data-ref="_M/WRPLL_CTL">WRPLL_CTL</dfn>(pll)			(pll == 0 ? WRPLL_CTL1 : WRPLL_CTL2)</u></td></tr>
<tr><th id="7340">7340</th><td><u>#define  <dfn class="macro" id="_M/WRPLL_PLL_ENABLE" data-ref="_M/WRPLL_PLL_ENABLE">WRPLL_PLL_ENABLE</dfn>		(1&lt;&lt;31)</u></td></tr>
<tr><th id="7341">7341</th><td><u>#define  <dfn class="macro" id="_M/WRPLL_PLL_SSC" data-ref="_M/WRPLL_PLL_SSC">WRPLL_PLL_SSC</dfn>			(1&lt;&lt;28)</u></td></tr>
<tr><th id="7342">7342</th><td><u>#define  <dfn class="macro" id="_M/WRPLL_PLL_NON_SSC" data-ref="_M/WRPLL_PLL_NON_SSC">WRPLL_PLL_NON_SSC</dfn>		(2&lt;&lt;28)</u></td></tr>
<tr><th id="7343">7343</th><td><u>#define  <dfn class="macro" id="_M/WRPLL_PLL_LCPLL" data-ref="_M/WRPLL_PLL_LCPLL">WRPLL_PLL_LCPLL</dfn>		(3&lt;&lt;28)</u></td></tr>
<tr><th id="7344">7344</th><td><u>#define  <dfn class="macro" id="_M/WRPLL_PLL_REF_MASK" data-ref="_M/WRPLL_PLL_REF_MASK">WRPLL_PLL_REF_MASK</dfn>		(3&lt;&lt;28)</u></td></tr>
<tr><th id="7345">7345</th><td><i>/* WRPLL divider programming */</i></td></tr>
<tr><th id="7346">7346</th><td><u>#define  <dfn class="macro" id="_M/WRPLL_DIVIDER_REFERENCE" data-ref="_M/WRPLL_DIVIDER_REFERENCE">WRPLL_DIVIDER_REFERENCE</dfn>(x)	((x)&lt;&lt;0)</u></td></tr>
<tr><th id="7347">7347</th><td><u>#define  <dfn class="macro" id="_M/WRPLL_DIVIDER_REF_MASK" data-ref="_M/WRPLL_DIVIDER_REF_MASK">WRPLL_DIVIDER_REF_MASK</dfn>		(0xff)</u></td></tr>
<tr><th id="7348">7348</th><td><u>#define  <dfn class="macro" id="_M/WRPLL_DIVIDER_POST" data-ref="_M/WRPLL_DIVIDER_POST">WRPLL_DIVIDER_POST</dfn>(x)		((x)&lt;&lt;8)</u></td></tr>
<tr><th id="7349">7349</th><td><u>#define  <dfn class="macro" id="_M/WRPLL_DIVIDER_POST_MASK" data-ref="_M/WRPLL_DIVIDER_POST_MASK">WRPLL_DIVIDER_POST_MASK</dfn>	(0x3f&lt;&lt;8)</u></td></tr>
<tr><th id="7350">7350</th><td><u>#define  <dfn class="macro" id="_M/WRPLL_DIVIDER_POST_SHIFT" data-ref="_M/WRPLL_DIVIDER_POST_SHIFT">WRPLL_DIVIDER_POST_SHIFT</dfn>	8</u></td></tr>
<tr><th id="7351">7351</th><td><u>#define  <dfn class="macro" id="_M/WRPLL_DIVIDER_FEEDBACK" data-ref="_M/WRPLL_DIVIDER_FEEDBACK">WRPLL_DIVIDER_FEEDBACK</dfn>(x)	((x)&lt;&lt;16)</u></td></tr>
<tr><th id="7352">7352</th><td><u>#define  <dfn class="macro" id="_M/WRPLL_DIVIDER_FB_SHIFT" data-ref="_M/WRPLL_DIVIDER_FB_SHIFT">WRPLL_DIVIDER_FB_SHIFT</dfn>		16</u></td></tr>
<tr><th id="7353">7353</th><td><u>#define  <dfn class="macro" id="_M/WRPLL_DIVIDER_FB_MASK" data-ref="_M/WRPLL_DIVIDER_FB_MASK">WRPLL_DIVIDER_FB_MASK</dfn>		(0xff&lt;&lt;16)</u></td></tr>
<tr><th id="7354">7354</th><td></td></tr>
<tr><th id="7355">7355</th><td><i>/* Port clock selection */</i></td></tr>
<tr><th id="7356">7356</th><td><u>#define <dfn class="macro" id="_M/PORT_CLK_SEL_A" data-ref="_M/PORT_CLK_SEL_A">PORT_CLK_SEL_A</dfn>			0x46100</u></td></tr>
<tr><th id="7357">7357</th><td><u>#define <dfn class="macro" id="_M/PORT_CLK_SEL_B" data-ref="_M/PORT_CLK_SEL_B">PORT_CLK_SEL_B</dfn>			0x46104</u></td></tr>
<tr><th id="7358">7358</th><td><u>#define <dfn class="macro" id="_M/PORT_CLK_SEL" data-ref="_M/PORT_CLK_SEL">PORT_CLK_SEL</dfn>(port) _PORT(port, PORT_CLK_SEL_A, PORT_CLK_SEL_B)</u></td></tr>
<tr><th id="7359">7359</th><td><u>#define  <dfn class="macro" id="_M/PORT_CLK_SEL_LCPLL_2700" data-ref="_M/PORT_CLK_SEL_LCPLL_2700">PORT_CLK_SEL_LCPLL_2700</dfn>	(0&lt;&lt;29)</u></td></tr>
<tr><th id="7360">7360</th><td><u>#define  <dfn class="macro" id="_M/PORT_CLK_SEL_LCPLL_1350" data-ref="_M/PORT_CLK_SEL_LCPLL_1350">PORT_CLK_SEL_LCPLL_1350</dfn>	(1&lt;&lt;29)</u></td></tr>
<tr><th id="7361">7361</th><td><u>#define  <dfn class="macro" id="_M/PORT_CLK_SEL_LCPLL_810" data-ref="_M/PORT_CLK_SEL_LCPLL_810">PORT_CLK_SEL_LCPLL_810</dfn>		(2&lt;&lt;29)</u></td></tr>
<tr><th id="7362">7362</th><td><u>#define  <dfn class="macro" id="_M/PORT_CLK_SEL_SPLL" data-ref="_M/PORT_CLK_SEL_SPLL">PORT_CLK_SEL_SPLL</dfn>		(3&lt;&lt;29)</u></td></tr>
<tr><th id="7363">7363</th><td><u>#define  <dfn class="macro" id="_M/PORT_CLK_SEL_WRPLL" data-ref="_M/PORT_CLK_SEL_WRPLL">PORT_CLK_SEL_WRPLL</dfn>(pll)	(((pll)+4)&lt;&lt;29)</u></td></tr>
<tr><th id="7364">7364</th><td><u>#define  <dfn class="macro" id="_M/PORT_CLK_SEL_WRPLL1" data-ref="_M/PORT_CLK_SEL_WRPLL1">PORT_CLK_SEL_WRPLL1</dfn>		(4U&lt;&lt;29)</u></td></tr>
<tr><th id="7365">7365</th><td><u>#define  <dfn class="macro" id="_M/PORT_CLK_SEL_WRPLL2" data-ref="_M/PORT_CLK_SEL_WRPLL2">PORT_CLK_SEL_WRPLL2</dfn>		(5U&lt;&lt;29)</u></td></tr>
<tr><th id="7366">7366</th><td><u>#define  <dfn class="macro" id="_M/PORT_CLK_SEL_NONE" data-ref="_M/PORT_CLK_SEL_NONE">PORT_CLK_SEL_NONE</dfn>		(7U&lt;&lt;29)</u></td></tr>
<tr><th id="7367">7367</th><td><u>#define  <dfn class="macro" id="_M/PORT_CLK_SEL_MASK" data-ref="_M/PORT_CLK_SEL_MASK">PORT_CLK_SEL_MASK</dfn>		(7U&lt;&lt;29)</u></td></tr>
<tr><th id="7368">7368</th><td></td></tr>
<tr><th id="7369">7369</th><td><i>/* Transcoder clock selection */</i></td></tr>
<tr><th id="7370">7370</th><td><u>#define <dfn class="macro" id="_M/TRANS_CLK_SEL_A" data-ref="_M/TRANS_CLK_SEL_A">TRANS_CLK_SEL_A</dfn>			0x46140</u></td></tr>
<tr><th id="7371">7371</th><td><u>#define <dfn class="macro" id="_M/TRANS_CLK_SEL_B" data-ref="_M/TRANS_CLK_SEL_B">TRANS_CLK_SEL_B</dfn>			0x46144</u></td></tr>
<tr><th id="7372">7372</th><td><u>#define <dfn class="macro" id="_M/TRANS_CLK_SEL" data-ref="_M/TRANS_CLK_SEL">TRANS_CLK_SEL</dfn>(tran) _TRANSCODER(tran, TRANS_CLK_SEL_A, TRANS_CLK_SEL_B)</u></td></tr>
<tr><th id="7373">7373</th><td><i>/* For each transcoder, we need to select the corresponding port clock */</i></td></tr>
<tr><th id="7374">7374</th><td><u>#define  <dfn class="macro" id="_M/TRANS_CLK_SEL_DISABLED" data-ref="_M/TRANS_CLK_SEL_DISABLED">TRANS_CLK_SEL_DISABLED</dfn>		(0x0&lt;&lt;29)</u></td></tr>
<tr><th id="7375">7375</th><td><u>#define  <dfn class="macro" id="_M/TRANS_CLK_SEL_PORT" data-ref="_M/TRANS_CLK_SEL_PORT">TRANS_CLK_SEL_PORT</dfn>(x)		(((x)+1)&lt;&lt;29)</u></td></tr>
<tr><th id="7376">7376</th><td></td></tr>
<tr><th id="7377">7377</th><td><u>#define <dfn class="macro" id="_M/CDCLK_FREQ" data-ref="_M/CDCLK_FREQ">CDCLK_FREQ</dfn>			0x46200</u></td></tr>
<tr><th id="7378">7378</th><td></td></tr>
<tr><th id="7379">7379</th><td><u>#define <dfn class="macro" id="_M/TRANSA_MSA_MISC" data-ref="_M/TRANSA_MSA_MISC">TRANSA_MSA_MISC</dfn>			0x60410</u></td></tr>
<tr><th id="7380">7380</th><td><u>#define <dfn class="macro" id="_M/TRANSB_MSA_MISC" data-ref="_M/TRANSB_MSA_MISC">TRANSB_MSA_MISC</dfn>			0x61410</u></td></tr>
<tr><th id="7381">7381</th><td><u>#define <dfn class="macro" id="_M/TRANSC_MSA_MISC" data-ref="_M/TRANSC_MSA_MISC">TRANSC_MSA_MISC</dfn>			0x62410</u></td></tr>
<tr><th id="7382">7382</th><td><u>#define <dfn class="macro" id="_M/TRANS_EDP_MSA_MISC" data-ref="_M/TRANS_EDP_MSA_MISC">TRANS_EDP_MSA_MISC</dfn>		0x6f410</u></td></tr>
<tr><th id="7383">7383</th><td><u>#define <dfn class="macro" id="_M/TRANS_MSA_MISC" data-ref="_M/TRANS_MSA_MISC">TRANS_MSA_MISC</dfn>(tran) _TRANSCODER2(tran, TRANSA_MSA_MISC)</u></td></tr>
<tr><th id="7384">7384</th><td></td></tr>
<tr><th id="7385">7385</th><td><u>#define  <dfn class="macro" id="_M/TRANS_MSA_SYNC_CLK" data-ref="_M/TRANS_MSA_SYNC_CLK">TRANS_MSA_SYNC_CLK</dfn>		(1&lt;&lt;0)</u></td></tr>
<tr><th id="7386">7386</th><td><u>#define  <dfn class="macro" id="_M/TRANS_MSA_6_BPC" data-ref="_M/TRANS_MSA_6_BPC">TRANS_MSA_6_BPC</dfn>		(0&lt;&lt;5)</u></td></tr>
<tr><th id="7387">7387</th><td><u>#define  <dfn class="macro" id="_M/TRANS_MSA_8_BPC" data-ref="_M/TRANS_MSA_8_BPC">TRANS_MSA_8_BPC</dfn>		(1&lt;&lt;5)</u></td></tr>
<tr><th id="7388">7388</th><td><u>#define  <dfn class="macro" id="_M/TRANS_MSA_10_BPC" data-ref="_M/TRANS_MSA_10_BPC">TRANS_MSA_10_BPC</dfn>		(2&lt;&lt;5)</u></td></tr>
<tr><th id="7389">7389</th><td><u>#define  <dfn class="macro" id="_M/TRANS_MSA_12_BPC" data-ref="_M/TRANS_MSA_12_BPC">TRANS_MSA_12_BPC</dfn>		(3&lt;&lt;5)</u></td></tr>
<tr><th id="7390">7390</th><td><u>#define  <dfn class="macro" id="_M/TRANS_MSA_16_BPC" data-ref="_M/TRANS_MSA_16_BPC">TRANS_MSA_16_BPC</dfn>		(4&lt;&lt;5)</u></td></tr>
<tr><th id="7391">7391</th><td></td></tr>
<tr><th id="7392">7392</th><td><i>/* LCPLL Control */</i></td></tr>
<tr><th id="7393">7393</th><td><u>#define <dfn class="macro" id="_M/LCPLL_CTL" data-ref="_M/LCPLL_CTL">LCPLL_CTL</dfn>			0x130040</u></td></tr>
<tr><th id="7394">7394</th><td><u>#define  <dfn class="macro" id="_M/LCPLL_PLL_DISABLE" data-ref="_M/LCPLL_PLL_DISABLE">LCPLL_PLL_DISABLE</dfn>		(1&lt;&lt;31)</u></td></tr>
<tr><th id="7395">7395</th><td><u>#define  <dfn class="macro" id="_M/LCPLL_PLL_LOCK" data-ref="_M/LCPLL_PLL_LOCK">LCPLL_PLL_LOCK</dfn>			(1&lt;&lt;30)</u></td></tr>
<tr><th id="7396">7396</th><td><u>#define  <dfn class="macro" id="_M/LCPLL_CLK_FREQ_MASK" data-ref="_M/LCPLL_CLK_FREQ_MASK">LCPLL_CLK_FREQ_MASK</dfn>		(3&lt;&lt;26)</u></td></tr>
<tr><th id="7397">7397</th><td><u>#define  <dfn class="macro" id="_M/LCPLL_CLK_FREQ_450" data-ref="_M/LCPLL_CLK_FREQ_450">LCPLL_CLK_FREQ_450</dfn>		(0&lt;&lt;26)</u></td></tr>
<tr><th id="7398">7398</th><td><u>#define  <dfn class="macro" id="_M/LCPLL_CLK_FREQ_54O_BDW" data-ref="_M/LCPLL_CLK_FREQ_54O_BDW">LCPLL_CLK_FREQ_54O_BDW</dfn>		(1&lt;&lt;26)</u></td></tr>
<tr><th id="7399">7399</th><td><u>#define  <dfn class="macro" id="_M/LCPLL_CLK_FREQ_337_5_BDW" data-ref="_M/LCPLL_CLK_FREQ_337_5_BDW">LCPLL_CLK_FREQ_337_5_BDW</dfn>	(2&lt;&lt;26)</u></td></tr>
<tr><th id="7400">7400</th><td><u>#define  <dfn class="macro" id="_M/LCPLL_CLK_FREQ_675_BDW" data-ref="_M/LCPLL_CLK_FREQ_675_BDW">LCPLL_CLK_FREQ_675_BDW</dfn>		(3&lt;&lt;26)</u></td></tr>
<tr><th id="7401">7401</th><td><u>#define  <dfn class="macro" id="_M/LCPLL_CD_CLOCK_DISABLE" data-ref="_M/LCPLL_CD_CLOCK_DISABLE">LCPLL_CD_CLOCK_DISABLE</dfn>		(1&lt;&lt;25)</u></td></tr>
<tr><th id="7402">7402</th><td><u>#define  <dfn class="macro" id="_M/LCPLL_ROOT_CD_CLOCK_DISABLE" data-ref="_M/LCPLL_ROOT_CD_CLOCK_DISABLE">LCPLL_ROOT_CD_CLOCK_DISABLE</dfn>	(1&lt;&lt;24)</u></td></tr>
<tr><th id="7403">7403</th><td><u>#define  <dfn class="macro" id="_M/LCPLL_CD2X_CLOCK_DISABLE" data-ref="_M/LCPLL_CD2X_CLOCK_DISABLE">LCPLL_CD2X_CLOCK_DISABLE</dfn>	(1&lt;&lt;23)</u></td></tr>
<tr><th id="7404">7404</th><td><u>#define  <dfn class="macro" id="_M/LCPLL_POWER_DOWN_ALLOW" data-ref="_M/LCPLL_POWER_DOWN_ALLOW">LCPLL_POWER_DOWN_ALLOW</dfn>		(1&lt;&lt;22)</u></td></tr>
<tr><th id="7405">7405</th><td><u>#define  <dfn class="macro" id="_M/LCPLL_CD_SOURCE_FCLK" data-ref="_M/LCPLL_CD_SOURCE_FCLK">LCPLL_CD_SOURCE_FCLK</dfn>		(1&lt;&lt;21)</u></td></tr>
<tr><th id="7406">7406</th><td><u>#define  <dfn class="macro" id="_M/LCPLL_CD_SOURCE_FCLK_DONE" data-ref="_M/LCPLL_CD_SOURCE_FCLK_DONE">LCPLL_CD_SOURCE_FCLK_DONE</dfn>	(1&lt;&lt;19)</u></td></tr>
<tr><th id="7407">7407</th><td></td></tr>
<tr><th id="7408">7408</th><td><i>/*</i></td></tr>
<tr><th id="7409">7409</th><td><i> * SKL Clocks</i></td></tr>
<tr><th id="7410">7410</th><td><i> */</i></td></tr>
<tr><th id="7411">7411</th><td></td></tr>
<tr><th id="7412">7412</th><td><i>/* CDCLK_CTL */</i></td></tr>
<tr><th id="7413">7413</th><td><u>#define <dfn class="macro" id="_M/CDCLK_CTL" data-ref="_M/CDCLK_CTL">CDCLK_CTL</dfn>			0x46000</u></td></tr>
<tr><th id="7414">7414</th><td><u>#define  <dfn class="macro" id="_M/CDCLK_FREQ_SEL_MASK" data-ref="_M/CDCLK_FREQ_SEL_MASK">CDCLK_FREQ_SEL_MASK</dfn>		(3&lt;&lt;26)</u></td></tr>
<tr><th id="7415">7415</th><td><u>#define  <dfn class="macro" id="_M/CDCLK_FREQ_450_432" data-ref="_M/CDCLK_FREQ_450_432">CDCLK_FREQ_450_432</dfn>		(0&lt;&lt;26)</u></td></tr>
<tr><th id="7416">7416</th><td><u>#define  <dfn class="macro" id="_M/CDCLK_FREQ_540" data-ref="_M/CDCLK_FREQ_540">CDCLK_FREQ_540</dfn>			(1&lt;&lt;26)</u></td></tr>
<tr><th id="7417">7417</th><td><u>#define  <dfn class="macro" id="_M/CDCLK_FREQ_337_308" data-ref="_M/CDCLK_FREQ_337_308">CDCLK_FREQ_337_308</dfn>		(2&lt;&lt;26)</u></td></tr>
<tr><th id="7418">7418</th><td><u>#define  <dfn class="macro" id="_M/CDCLK_FREQ_675_617" data-ref="_M/CDCLK_FREQ_675_617">CDCLK_FREQ_675_617</dfn>		(3&lt;&lt;26)</u></td></tr>
<tr><th id="7419">7419</th><td><u>#define  <dfn class="macro" id="_M/CDCLK_FREQ_DECIMAL_MASK" data-ref="_M/CDCLK_FREQ_DECIMAL_MASK">CDCLK_FREQ_DECIMAL_MASK</dfn>	(0x7ff)</u></td></tr>
<tr><th id="7420">7420</th><td></td></tr>
<tr><th id="7421">7421</th><td><u>#define  <dfn class="macro" id="_M/BXT_CDCLK_CD2X_DIV_SEL_MASK" data-ref="_M/BXT_CDCLK_CD2X_DIV_SEL_MASK">BXT_CDCLK_CD2X_DIV_SEL_MASK</dfn>	(3&lt;&lt;22)</u></td></tr>
<tr><th id="7422">7422</th><td><u>#define  <dfn class="macro" id="_M/BXT_CDCLK_CD2X_DIV_SEL_1" data-ref="_M/BXT_CDCLK_CD2X_DIV_SEL_1">BXT_CDCLK_CD2X_DIV_SEL_1</dfn>	(0&lt;&lt;22)</u></td></tr>
<tr><th id="7423">7423</th><td><u>#define  <dfn class="macro" id="_M/BXT_CDCLK_CD2X_DIV_SEL_1_5" data-ref="_M/BXT_CDCLK_CD2X_DIV_SEL_1_5">BXT_CDCLK_CD2X_DIV_SEL_1_5</dfn>	(1&lt;&lt;22)</u></td></tr>
<tr><th id="7424">7424</th><td><u>#define  <dfn class="macro" id="_M/BXT_CDCLK_CD2X_DIV_SEL_2" data-ref="_M/BXT_CDCLK_CD2X_DIV_SEL_2">BXT_CDCLK_CD2X_DIV_SEL_2</dfn>	(2&lt;&lt;22)</u></td></tr>
<tr><th id="7425">7425</th><td><u>#define  <dfn class="macro" id="_M/BXT_CDCLK_CD2X_DIV_SEL_4" data-ref="_M/BXT_CDCLK_CD2X_DIV_SEL_4">BXT_CDCLK_CD2X_DIV_SEL_4</dfn>	(3&lt;&lt;22)</u></td></tr>
<tr><th id="7426">7426</th><td><u>#define  <dfn class="macro" id="_M/BXT_CDCLK_SSA_PRECHARGE_ENABLE" data-ref="_M/BXT_CDCLK_SSA_PRECHARGE_ENABLE">BXT_CDCLK_SSA_PRECHARGE_ENABLE</dfn>	(1&lt;&lt;16)</u></td></tr>
<tr><th id="7427">7427</th><td></td></tr>
<tr><th id="7428">7428</th><td><i>/* LCPLL_CTL */</i></td></tr>
<tr><th id="7429">7429</th><td><u>#define <dfn class="macro" id="_M/LCPLL1_CTL" data-ref="_M/LCPLL1_CTL">LCPLL1_CTL</dfn>		0x46010</u></td></tr>
<tr><th id="7430">7430</th><td><u>#define <dfn class="macro" id="_M/LCPLL2_CTL" data-ref="_M/LCPLL2_CTL">LCPLL2_CTL</dfn>		0x46014</u></td></tr>
<tr><th id="7431">7431</th><td><u>#define  <dfn class="macro" id="_M/LCPLL_PLL_ENABLE" data-ref="_M/LCPLL_PLL_ENABLE">LCPLL_PLL_ENABLE</dfn>	(1&lt;&lt;31)</u></td></tr>
<tr><th id="7432">7432</th><td></td></tr>
<tr><th id="7433">7433</th><td><i>/* DPLL control1 */</i></td></tr>
<tr><th id="7434">7434</th><td><u>#define <dfn class="macro" id="_M/DPLL_CTRL1" data-ref="_M/DPLL_CTRL1">DPLL_CTRL1</dfn>		0x6C058</u></td></tr>
<tr><th id="7435">7435</th><td><u>#define  <dfn class="macro" id="_M/DPLL_CTRL1_HDMI_MODE" data-ref="_M/DPLL_CTRL1_HDMI_MODE">DPLL_CTRL1_HDMI_MODE</dfn>(id)		(1&lt;&lt;((id)*6+5))</u></td></tr>
<tr><th id="7436">7436</th><td><u>#define  <dfn class="macro" id="_M/DPLL_CTRL1_SSC" data-ref="_M/DPLL_CTRL1_SSC">DPLL_CTRL1_SSC</dfn>(id)			(1&lt;&lt;((id)*6+4))</u></td></tr>
<tr><th id="7437">7437</th><td><u>#define  <dfn class="macro" id="_M/DPLL_CTRL1_LINK_RATE_MASK" data-ref="_M/DPLL_CTRL1_LINK_RATE_MASK">DPLL_CTRL1_LINK_RATE_MASK</dfn>(id)		(7&lt;&lt;((id)*6+1))</u></td></tr>
<tr><th id="7438">7438</th><td><u>#define  <dfn class="macro" id="_M/DPLL_CTRL1_LINK_RATE_SHIFT" data-ref="_M/DPLL_CTRL1_LINK_RATE_SHIFT">DPLL_CTRL1_LINK_RATE_SHIFT</dfn>(id)		((id)*6+1)</u></td></tr>
<tr><th id="7439">7439</th><td><u>#define  <dfn class="macro" id="_M/DPLL_CTRL1_LINK_RATE" data-ref="_M/DPLL_CTRL1_LINK_RATE">DPLL_CTRL1_LINK_RATE</dfn>(linkrate, id)	((linkrate)&lt;&lt;((id)*6+1))</u></td></tr>
<tr><th id="7440">7440</th><td><u>#define  <dfn class="macro" id="_M/DPLL_CTRL1_OVERRIDE" data-ref="_M/DPLL_CTRL1_OVERRIDE">DPLL_CTRL1_OVERRIDE</dfn>(id)		(1&lt;&lt;((id)*6))</u></td></tr>
<tr><th id="7441">7441</th><td><u>#define  <dfn class="macro" id="_M/DPLL_CTRL1_LINK_RATE_2700" data-ref="_M/DPLL_CTRL1_LINK_RATE_2700">DPLL_CTRL1_LINK_RATE_2700</dfn>		0</u></td></tr>
<tr><th id="7442">7442</th><td><u>#define  <dfn class="macro" id="_M/DPLL_CTRL1_LINK_RATE_1350" data-ref="_M/DPLL_CTRL1_LINK_RATE_1350">DPLL_CTRL1_LINK_RATE_1350</dfn>		1</u></td></tr>
<tr><th id="7443">7443</th><td><u>#define  <dfn class="macro" id="_M/DPLL_CTRL1_LINK_RATE_810" data-ref="_M/DPLL_CTRL1_LINK_RATE_810">DPLL_CTRL1_LINK_RATE_810</dfn>		2</u></td></tr>
<tr><th id="7444">7444</th><td><u>#define  <dfn class="macro" id="_M/DPLL_CTRL1_LINK_RATE_1620" data-ref="_M/DPLL_CTRL1_LINK_RATE_1620">DPLL_CTRL1_LINK_RATE_1620</dfn>		3</u></td></tr>
<tr><th id="7445">7445</th><td><u>#define  <dfn class="macro" id="_M/DPLL_CTRL1_LINK_RATE_1080" data-ref="_M/DPLL_CTRL1_LINK_RATE_1080">DPLL_CTRL1_LINK_RATE_1080</dfn>		4</u></td></tr>
<tr><th id="7446">7446</th><td><u>#define  <dfn class="macro" id="_M/DPLL_CTRL1_LINK_RATE_2160" data-ref="_M/DPLL_CTRL1_LINK_RATE_2160">DPLL_CTRL1_LINK_RATE_2160</dfn>		5</u></td></tr>
<tr><th id="7447">7447</th><td></td></tr>
<tr><th id="7448">7448</th><td><i>/* DPLL control2 */</i></td></tr>
<tr><th id="7449">7449</th><td><u>#define <dfn class="macro" id="_M/DPLL_CTRL2" data-ref="_M/DPLL_CTRL2">DPLL_CTRL2</dfn>				0x6C05C</u></td></tr>
<tr><th id="7450">7450</th><td><u>#define  <dfn class="macro" id="_M/DPLL_CTRL2_DDI_CLK_OFF" data-ref="_M/DPLL_CTRL2_DDI_CLK_OFF">DPLL_CTRL2_DDI_CLK_OFF</dfn>(port)		(1&lt;&lt;((port)+15))</u></td></tr>
<tr><th id="7451">7451</th><td><u>#define  <dfn class="macro" id="_M/DPLL_CTRL2_DDI_CLK_SEL_MASK" data-ref="_M/DPLL_CTRL2_DDI_CLK_SEL_MASK">DPLL_CTRL2_DDI_CLK_SEL_MASK</dfn>(port)	(3&lt;&lt;((port)*3+1))</u></td></tr>
<tr><th id="7452">7452</th><td><u>#define  <dfn class="macro" id="_M/DPLL_CTRL2_DDI_CLK_SEL_SHIFT" data-ref="_M/DPLL_CTRL2_DDI_CLK_SEL_SHIFT">DPLL_CTRL2_DDI_CLK_SEL_SHIFT</dfn>(port)    ((port)*3+1)</u></td></tr>
<tr><th id="7453">7453</th><td><u>#define  <dfn class="macro" id="_M/DPLL_CTRL2_DDI_CLK_SEL" data-ref="_M/DPLL_CTRL2_DDI_CLK_SEL">DPLL_CTRL2_DDI_CLK_SEL</dfn>(clk, port)	((clk)&lt;&lt;((port)*3+1))</u></td></tr>
<tr><th id="7454">7454</th><td><u>#define  <dfn class="macro" id="_M/DPLL_CTRL2_DDI_SEL_OVERRIDE" data-ref="_M/DPLL_CTRL2_DDI_SEL_OVERRIDE">DPLL_CTRL2_DDI_SEL_OVERRIDE</dfn>(port)     (1&lt;&lt;((port)*3))</u></td></tr>
<tr><th id="7455">7455</th><td></td></tr>
<tr><th id="7456">7456</th><td><i>/* DPLL Status */</i></td></tr>
<tr><th id="7457">7457</th><td><u>#define <dfn class="macro" id="_M/DPLL_STATUS" data-ref="_M/DPLL_STATUS">DPLL_STATUS</dfn>	0x6C060</u></td></tr>
<tr><th id="7458">7458</th><td><u>#define  <dfn class="macro" id="_M/DPLL_LOCK" data-ref="_M/DPLL_LOCK">DPLL_LOCK</dfn>(id) (1&lt;&lt;((id)*8))</u></td></tr>
<tr><th id="7459">7459</th><td></td></tr>
<tr><th id="7460">7460</th><td><i>/* DPLL cfg */</i></td></tr>
<tr><th id="7461">7461</th><td><u>#define <dfn class="macro" id="_M/DPLL1_CFGCR1" data-ref="_M/DPLL1_CFGCR1">DPLL1_CFGCR1</dfn>	0x6C040</u></td></tr>
<tr><th id="7462">7462</th><td><u>#define <dfn class="macro" id="_M/DPLL2_CFGCR1" data-ref="_M/DPLL2_CFGCR1">DPLL2_CFGCR1</dfn>	0x6C048</u></td></tr>
<tr><th id="7463">7463</th><td><u>#define <dfn class="macro" id="_M/DPLL3_CFGCR1" data-ref="_M/DPLL3_CFGCR1">DPLL3_CFGCR1</dfn>	0x6C050</u></td></tr>
<tr><th id="7464">7464</th><td><u>#define  <dfn class="macro" id="_M/DPLL_CFGCR1_FREQ_ENABLE" data-ref="_M/DPLL_CFGCR1_FREQ_ENABLE">DPLL_CFGCR1_FREQ_ENABLE</dfn>	(1&lt;&lt;31)</u></td></tr>
<tr><th id="7465">7465</th><td><u>#define  <dfn class="macro" id="_M/DPLL_CFGCR1_DCO_FRACTION_MASK" data-ref="_M/DPLL_CFGCR1_DCO_FRACTION_MASK">DPLL_CFGCR1_DCO_FRACTION_MASK</dfn>	(0x7fff&lt;&lt;9)</u></td></tr>
<tr><th id="7466">7466</th><td><u>#define  <dfn class="macro" id="_M/DPLL_CFGCR1_DCO_FRACTION" data-ref="_M/DPLL_CFGCR1_DCO_FRACTION">DPLL_CFGCR1_DCO_FRACTION</dfn>(x)	((x)&lt;&lt;9)</u></td></tr>
<tr><th id="7467">7467</th><td><u>#define  <dfn class="macro" id="_M/DPLL_CFGCR1_DCO_INTEGER_MASK" data-ref="_M/DPLL_CFGCR1_DCO_INTEGER_MASK">DPLL_CFGCR1_DCO_INTEGER_MASK</dfn>	(0x1ff)</u></td></tr>
<tr><th id="7468">7468</th><td></td></tr>
<tr><th id="7469">7469</th><td><u>#define <dfn class="macro" id="_M/DPLL1_CFGCR2" data-ref="_M/DPLL1_CFGCR2">DPLL1_CFGCR2</dfn>	0x6C044</u></td></tr>
<tr><th id="7470">7470</th><td><u>#define <dfn class="macro" id="_M/DPLL2_CFGCR2" data-ref="_M/DPLL2_CFGCR2">DPLL2_CFGCR2</dfn>	0x6C04C</u></td></tr>
<tr><th id="7471">7471</th><td><u>#define <dfn class="macro" id="_M/DPLL3_CFGCR2" data-ref="_M/DPLL3_CFGCR2">DPLL3_CFGCR2</dfn>	0x6C054</u></td></tr>
<tr><th id="7472">7472</th><td><u>#define  <dfn class="macro" id="_M/DPLL_CFGCR2_QDIV_RATIO_MASK" data-ref="_M/DPLL_CFGCR2_QDIV_RATIO_MASK">DPLL_CFGCR2_QDIV_RATIO_MASK</dfn>	(0xff&lt;&lt;8)</u></td></tr>
<tr><th id="7473">7473</th><td><u>#define  <dfn class="macro" id="_M/DPLL_CFGCR2_QDIV_RATIO" data-ref="_M/DPLL_CFGCR2_QDIV_RATIO">DPLL_CFGCR2_QDIV_RATIO</dfn>(x)	((x)&lt;&lt;8)</u></td></tr>
<tr><th id="7474">7474</th><td><u>#define  <dfn class="macro" id="_M/DPLL_CFGCR2_QDIV_MODE" data-ref="_M/DPLL_CFGCR2_QDIV_MODE">DPLL_CFGCR2_QDIV_MODE</dfn>(x)	((x)&lt;&lt;7)</u></td></tr>
<tr><th id="7475">7475</th><td><u>#define  <dfn class="macro" id="_M/DPLL_CFGCR2_KDIV_MASK" data-ref="_M/DPLL_CFGCR2_KDIV_MASK">DPLL_CFGCR2_KDIV_MASK</dfn>		(3&lt;&lt;5)</u></td></tr>
<tr><th id="7476">7476</th><td><u>#define  <dfn class="macro" id="_M/DPLL_CFGCR2_KDIV" data-ref="_M/DPLL_CFGCR2_KDIV">DPLL_CFGCR2_KDIV</dfn>(x)		((x)&lt;&lt;5)</u></td></tr>
<tr><th id="7477">7477</th><td><u>#define  <dfn class="macro" id="_M/DPLL_CFGCR2_KDIV_5" data-ref="_M/DPLL_CFGCR2_KDIV_5">DPLL_CFGCR2_KDIV_5</dfn> (0&lt;&lt;5)</u></td></tr>
<tr><th id="7478">7478</th><td><u>#define  <dfn class="macro" id="_M/DPLL_CFGCR2_KDIV_2" data-ref="_M/DPLL_CFGCR2_KDIV_2">DPLL_CFGCR2_KDIV_2</dfn> (1&lt;&lt;5)</u></td></tr>
<tr><th id="7479">7479</th><td><u>#define  <dfn class="macro" id="_M/DPLL_CFGCR2_KDIV_3" data-ref="_M/DPLL_CFGCR2_KDIV_3">DPLL_CFGCR2_KDIV_3</dfn> (2&lt;&lt;5)</u></td></tr>
<tr><th id="7480">7480</th><td><u>#define  <dfn class="macro" id="_M/DPLL_CFGCR2_KDIV_1" data-ref="_M/DPLL_CFGCR2_KDIV_1">DPLL_CFGCR2_KDIV_1</dfn> (3&lt;&lt;5)</u></td></tr>
<tr><th id="7481">7481</th><td><u>#define  <dfn class="macro" id="_M/DPLL_CFGCR2_PDIV_MASK" data-ref="_M/DPLL_CFGCR2_PDIV_MASK">DPLL_CFGCR2_PDIV_MASK</dfn>		(7&lt;&lt;2)</u></td></tr>
<tr><th id="7482">7482</th><td><u>#define  <dfn class="macro" id="_M/DPLL_CFGCR2_PDIV" data-ref="_M/DPLL_CFGCR2_PDIV">DPLL_CFGCR2_PDIV</dfn>(x)		((x)&lt;&lt;2)</u></td></tr>
<tr><th id="7483">7483</th><td><u>#define  <dfn class="macro" id="_M/DPLL_CFGCR2_PDIV_1" data-ref="_M/DPLL_CFGCR2_PDIV_1">DPLL_CFGCR2_PDIV_1</dfn> (0&lt;&lt;2)</u></td></tr>
<tr><th id="7484">7484</th><td><u>#define  <dfn class="macro" id="_M/DPLL_CFGCR2_PDIV_2" data-ref="_M/DPLL_CFGCR2_PDIV_2">DPLL_CFGCR2_PDIV_2</dfn> (1&lt;&lt;2)</u></td></tr>
<tr><th id="7485">7485</th><td><u>#define  <dfn class="macro" id="_M/DPLL_CFGCR2_PDIV_3" data-ref="_M/DPLL_CFGCR2_PDIV_3">DPLL_CFGCR2_PDIV_3</dfn> (2&lt;&lt;2)</u></td></tr>
<tr><th id="7486">7486</th><td><u>#define  <dfn class="macro" id="_M/DPLL_CFGCR2_PDIV_7" data-ref="_M/DPLL_CFGCR2_PDIV_7">DPLL_CFGCR2_PDIV_7</dfn> (4&lt;&lt;2)</u></td></tr>
<tr><th id="7487">7487</th><td><u>#define  <dfn class="macro" id="_M/DPLL_CFGCR2_CENTRAL_FREQ_MASK" data-ref="_M/DPLL_CFGCR2_CENTRAL_FREQ_MASK">DPLL_CFGCR2_CENTRAL_FREQ_MASK</dfn>	(3)</u></td></tr>
<tr><th id="7488">7488</th><td></td></tr>
<tr><th id="7489">7489</th><td><u>#define <dfn class="macro" id="_M/DPLL_CFGCR1" data-ref="_M/DPLL_CFGCR1">DPLL_CFGCR1</dfn>(id) (DPLL1_CFGCR1 + ((id) - SKL_DPLL1) * 8)</u></td></tr>
<tr><th id="7490">7490</th><td><u>#define <dfn class="macro" id="_M/DPLL_CFGCR2" data-ref="_M/DPLL_CFGCR2">DPLL_CFGCR2</dfn>(id) (DPLL1_CFGCR2 + ((id) - SKL_DPLL1) * 8)</u></td></tr>
<tr><th id="7491">7491</th><td></td></tr>
<tr><th id="7492">7492</th><td><i>/* BXT display engine PLL */</i></td></tr>
<tr><th id="7493">7493</th><td><u>#define <dfn class="macro" id="_M/BXT_DE_PLL_CTL" data-ref="_M/BXT_DE_PLL_CTL">BXT_DE_PLL_CTL</dfn>			0x6d000</u></td></tr>
<tr><th id="7494">7494</th><td><u>#define   <dfn class="macro" id="_M/BXT_DE_PLL_RATIO" data-ref="_M/BXT_DE_PLL_RATIO">BXT_DE_PLL_RATIO</dfn>(x)		(x)	/* {60,65,100} * 19.2MHz */</u></td></tr>
<tr><th id="7495">7495</th><td><u>#define   <dfn class="macro" id="_M/BXT_DE_PLL_RATIO_MASK" data-ref="_M/BXT_DE_PLL_RATIO_MASK">BXT_DE_PLL_RATIO_MASK</dfn>		0xff</u></td></tr>
<tr><th id="7496">7496</th><td></td></tr>
<tr><th id="7497">7497</th><td><u>#define <dfn class="macro" id="_M/BXT_DE_PLL_ENABLE" data-ref="_M/BXT_DE_PLL_ENABLE">BXT_DE_PLL_ENABLE</dfn>		0x46070</u></td></tr>
<tr><th id="7498">7498</th><td><u>#define   <dfn class="macro" id="_M/BXT_DE_PLL_PLL_ENABLE" data-ref="_M/BXT_DE_PLL_PLL_ENABLE">BXT_DE_PLL_PLL_ENABLE</dfn>		(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="7499">7499</th><td><u>#define   <dfn class="macro" id="_M/BXT_DE_PLL_LOCK" data-ref="_M/BXT_DE_PLL_LOCK">BXT_DE_PLL_LOCK</dfn>		(1 &lt;&lt; 30)</u></td></tr>
<tr><th id="7500">7500</th><td></td></tr>
<tr><th id="7501">7501</th><td><i>/* GEN9 DC */</i></td></tr>
<tr><th id="7502">7502</th><td><u>#define <dfn class="macro" id="_M/DC_STATE_EN" data-ref="_M/DC_STATE_EN">DC_STATE_EN</dfn>			0x45504</u></td></tr>
<tr><th id="7503">7503</th><td><u>#define  <dfn class="macro" id="_M/DC_STATE_EN_UPTO_DC5" data-ref="_M/DC_STATE_EN_UPTO_DC5">DC_STATE_EN_UPTO_DC5</dfn>		(1&lt;&lt;0)</u></td></tr>
<tr><th id="7504">7504</th><td><u>#define  <dfn class="macro" id="_M/DC_STATE_EN_DC9" data-ref="_M/DC_STATE_EN_DC9">DC_STATE_EN_DC9</dfn>		(1&lt;&lt;3)</u></td></tr>
<tr><th id="7505">7505</th><td><u>#define  <dfn class="macro" id="_M/DC_STATE_EN_UPTO_DC6" data-ref="_M/DC_STATE_EN_UPTO_DC6">DC_STATE_EN_UPTO_DC6</dfn>		(2&lt;&lt;0)</u></td></tr>
<tr><th id="7506">7506</th><td><u>#define  <dfn class="macro" id="_M/DC_STATE_EN_UPTO_DC5_DC6_MASK" data-ref="_M/DC_STATE_EN_UPTO_DC5_DC6_MASK">DC_STATE_EN_UPTO_DC5_DC6_MASK</dfn>   0x3</u></td></tr>
<tr><th id="7507">7507</th><td></td></tr>
<tr><th id="7508">7508</th><td><u>#define  <dfn class="macro" id="_M/DC_STATE_DEBUG" data-ref="_M/DC_STATE_DEBUG">DC_STATE_DEBUG</dfn>                  0x45520</u></td></tr>
<tr><th id="7509">7509</th><td><u>#define  <dfn class="macro" id="_M/DC_STATE_DEBUG_MASK_MEMORY_UP" data-ref="_M/DC_STATE_DEBUG_MASK_MEMORY_UP">DC_STATE_DEBUG_MASK_MEMORY_UP</dfn>	(1&lt;&lt;1)</u></td></tr>
<tr><th id="7510">7510</th><td></td></tr>
<tr><th id="7511">7511</th><td><i>/* Please see hsw_read_dcomp() and hsw_write_dcomp() before using this register,</i></td></tr>
<tr><th id="7512">7512</th><td><i> * since on HSW we can't write to it using I915_WRITE. */</i></td></tr>
<tr><th id="7513">7513</th><td><u>#define <dfn class="macro" id="_M/D_COMP_HSW" data-ref="_M/D_COMP_HSW">D_COMP_HSW</dfn>			(MCHBAR_MIRROR_BASE_SNB + 0x5F0C)</u></td></tr>
<tr><th id="7514">7514</th><td><u>#define <dfn class="macro" id="_M/D_COMP_BDW" data-ref="_M/D_COMP_BDW">D_COMP_BDW</dfn>			0x138144</u></td></tr>
<tr><th id="7515">7515</th><td><u>#define  <dfn class="macro" id="_M/D_COMP_RCOMP_IN_PROGRESS" data-ref="_M/D_COMP_RCOMP_IN_PROGRESS">D_COMP_RCOMP_IN_PROGRESS</dfn>	(1&lt;&lt;9)</u></td></tr>
<tr><th id="7516">7516</th><td><u>#define  <dfn class="macro" id="_M/D_COMP_COMP_FORCE" data-ref="_M/D_COMP_COMP_FORCE">D_COMP_COMP_FORCE</dfn>		(1&lt;&lt;8)</u></td></tr>
<tr><th id="7517">7517</th><td><u>#define  <dfn class="macro" id="_M/D_COMP_COMP_DISABLE" data-ref="_M/D_COMP_COMP_DISABLE">D_COMP_COMP_DISABLE</dfn>		(1&lt;&lt;0)</u></td></tr>
<tr><th id="7518">7518</th><td></td></tr>
<tr><th id="7519">7519</th><td><i>/* Pipe WM_LINETIME - watermark line time */</i></td></tr>
<tr><th id="7520">7520</th><td><u>#define <dfn class="macro" id="_M/PIPE_WM_LINETIME_A" data-ref="_M/PIPE_WM_LINETIME_A">PIPE_WM_LINETIME_A</dfn>		0x45270</u></td></tr>
<tr><th id="7521">7521</th><td><u>#define <dfn class="macro" id="_M/PIPE_WM_LINETIME_B" data-ref="_M/PIPE_WM_LINETIME_B">PIPE_WM_LINETIME_B</dfn>		0x45274</u></td></tr>
<tr><th id="7522">7522</th><td><u>#define <dfn class="macro" id="_M/PIPE_WM_LINETIME" data-ref="_M/PIPE_WM_LINETIME">PIPE_WM_LINETIME</dfn>(pipe) _PIPE(pipe, PIPE_WM_LINETIME_A, \</u></td></tr>
<tr><th id="7523">7523</th><td><u>					   PIPE_WM_LINETIME_B)</u></td></tr>
<tr><th id="7524">7524</th><td><u>#define   <dfn class="macro" id="_M/PIPE_WM_LINETIME_MASK" data-ref="_M/PIPE_WM_LINETIME_MASK">PIPE_WM_LINETIME_MASK</dfn>			(0x1ff)</u></td></tr>
<tr><th id="7525">7525</th><td><u>#define   <dfn class="macro" id="_M/PIPE_WM_LINETIME_TIME" data-ref="_M/PIPE_WM_LINETIME_TIME">PIPE_WM_LINETIME_TIME</dfn>(x)		((x))</u></td></tr>
<tr><th id="7526">7526</th><td><u>#define   <dfn class="macro" id="_M/PIPE_WM_LINETIME_IPS_LINETIME_MASK" data-ref="_M/PIPE_WM_LINETIME_IPS_LINETIME_MASK">PIPE_WM_LINETIME_IPS_LINETIME_MASK</dfn>	(0x1ff&lt;&lt;16)</u></td></tr>
<tr><th id="7527">7527</th><td><u>#define   <dfn class="macro" id="_M/PIPE_WM_LINETIME_IPS_LINETIME" data-ref="_M/PIPE_WM_LINETIME_IPS_LINETIME">PIPE_WM_LINETIME_IPS_LINETIME</dfn>(x)	((x)&lt;&lt;16)</u></td></tr>
<tr><th id="7528">7528</th><td></td></tr>
<tr><th id="7529">7529</th><td><i>/* SFUSE_STRAP */</i></td></tr>
<tr><th id="7530">7530</th><td><u>#define <dfn class="macro" id="_M/SFUSE_STRAP" data-ref="_M/SFUSE_STRAP">SFUSE_STRAP</dfn>			0xc2014</u></td></tr>
<tr><th id="7531">7531</th><td><u>#define  <dfn class="macro" id="_M/SFUSE_STRAP_FUSE_LOCK" data-ref="_M/SFUSE_STRAP_FUSE_LOCK">SFUSE_STRAP_FUSE_LOCK</dfn>		(1&lt;&lt;13)</u></td></tr>
<tr><th id="7532">7532</th><td><u>#define  <dfn class="macro" id="_M/SFUSE_STRAP_DISPLAY_DISABLED" data-ref="_M/SFUSE_STRAP_DISPLAY_DISABLED">SFUSE_STRAP_DISPLAY_DISABLED</dfn>	(1&lt;&lt;7)</u></td></tr>
<tr><th id="7533">7533</th><td><u>#define  <dfn class="macro" id="_M/SFUSE_STRAP_DDIB_DETECTED" data-ref="_M/SFUSE_STRAP_DDIB_DETECTED">SFUSE_STRAP_DDIB_DETECTED</dfn>	(1&lt;&lt;2)</u></td></tr>
<tr><th id="7534">7534</th><td><u>#define  <dfn class="macro" id="_M/SFUSE_STRAP_DDIC_DETECTED" data-ref="_M/SFUSE_STRAP_DDIC_DETECTED">SFUSE_STRAP_DDIC_DETECTED</dfn>	(1&lt;&lt;1)</u></td></tr>
<tr><th id="7535">7535</th><td><u>#define  <dfn class="macro" id="_M/SFUSE_STRAP_DDID_DETECTED" data-ref="_M/SFUSE_STRAP_DDID_DETECTED">SFUSE_STRAP_DDID_DETECTED</dfn>	(1&lt;&lt;0)</u></td></tr>
<tr><th id="7536">7536</th><td></td></tr>
<tr><th id="7537">7537</th><td><u>#define <dfn class="macro" id="_M/WM_MISC" data-ref="_M/WM_MISC">WM_MISC</dfn>				0x45260</u></td></tr>
<tr><th id="7538">7538</th><td><u>#define  <dfn class="macro" id="_M/WM_MISC_DATA_PARTITION_5_6" data-ref="_M/WM_MISC_DATA_PARTITION_5_6">WM_MISC_DATA_PARTITION_5_6</dfn>	(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="7539">7539</th><td></td></tr>
<tr><th id="7540">7540</th><td><u>#define <dfn class="macro" id="_M/WM_DBG" data-ref="_M/WM_DBG">WM_DBG</dfn>				0x45280</u></td></tr>
<tr><th id="7541">7541</th><td><u>#define  <dfn class="macro" id="_M/WM_DBG_DISALLOW_MULTIPLE_LP" data-ref="_M/WM_DBG_DISALLOW_MULTIPLE_LP">WM_DBG_DISALLOW_MULTIPLE_LP</dfn>	(1&lt;&lt;0)</u></td></tr>
<tr><th id="7542">7542</th><td><u>#define  <dfn class="macro" id="_M/WM_DBG_DISALLOW_MAXFIFO" data-ref="_M/WM_DBG_DISALLOW_MAXFIFO">WM_DBG_DISALLOW_MAXFIFO</dfn>	(1&lt;&lt;1)</u></td></tr>
<tr><th id="7543">7543</th><td><u>#define  <dfn class="macro" id="_M/WM_DBG_DISALLOW_SPRITE" data-ref="_M/WM_DBG_DISALLOW_SPRITE">WM_DBG_DISALLOW_SPRITE</dfn>		(1&lt;&lt;2)</u></td></tr>
<tr><th id="7544">7544</th><td></td></tr>
<tr><th id="7545">7545</th><td><i>/* pipe CSC */</i></td></tr>
<tr><th id="7546">7546</th><td><u>#define <dfn class="macro" id="_M/_PIPE_A_CSC_COEFF_RY_GY" data-ref="_M/_PIPE_A_CSC_COEFF_RY_GY">_PIPE_A_CSC_COEFF_RY_GY</dfn>	0x49010</u></td></tr>
<tr><th id="7547">7547</th><td><u>#define <dfn class="macro" id="_M/_PIPE_A_CSC_COEFF_BY" data-ref="_M/_PIPE_A_CSC_COEFF_BY">_PIPE_A_CSC_COEFF_BY</dfn>	0x49014</u></td></tr>
<tr><th id="7548">7548</th><td><u>#define <dfn class="macro" id="_M/_PIPE_A_CSC_COEFF_RU_GU" data-ref="_M/_PIPE_A_CSC_COEFF_RU_GU">_PIPE_A_CSC_COEFF_RU_GU</dfn>	0x49018</u></td></tr>
<tr><th id="7549">7549</th><td><u>#define <dfn class="macro" id="_M/_PIPE_A_CSC_COEFF_BU" data-ref="_M/_PIPE_A_CSC_COEFF_BU">_PIPE_A_CSC_COEFF_BU</dfn>	0x4901c</u></td></tr>
<tr><th id="7550">7550</th><td><u>#define <dfn class="macro" id="_M/_PIPE_A_CSC_COEFF_RV_GV" data-ref="_M/_PIPE_A_CSC_COEFF_RV_GV">_PIPE_A_CSC_COEFF_RV_GV</dfn>	0x49020</u></td></tr>
<tr><th id="7551">7551</th><td><u>#define <dfn class="macro" id="_M/_PIPE_A_CSC_COEFF_BV" data-ref="_M/_PIPE_A_CSC_COEFF_BV">_PIPE_A_CSC_COEFF_BV</dfn>	0x49024</u></td></tr>
<tr><th id="7552">7552</th><td><u>#define <dfn class="macro" id="_M/_PIPE_A_CSC_MODE" data-ref="_M/_PIPE_A_CSC_MODE">_PIPE_A_CSC_MODE</dfn>	0x49028</u></td></tr>
<tr><th id="7553">7553</th><td><u>#define   <dfn class="macro" id="_M/CSC_BLACK_SCREEN_OFFSET" data-ref="_M/CSC_BLACK_SCREEN_OFFSET">CSC_BLACK_SCREEN_OFFSET</dfn>	(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="7554">7554</th><td><u>#define   <dfn class="macro" id="_M/CSC_POSITION_BEFORE_GAMMA" data-ref="_M/CSC_POSITION_BEFORE_GAMMA">CSC_POSITION_BEFORE_GAMMA</dfn>	(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="7555">7555</th><td><u>#define   <dfn class="macro" id="_M/CSC_MODE_YUV_TO_RGB" data-ref="_M/CSC_MODE_YUV_TO_RGB">CSC_MODE_YUV_TO_RGB</dfn>		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="7556">7556</th><td><u>#define <dfn class="macro" id="_M/_PIPE_A_CSC_PREOFF_HI" data-ref="_M/_PIPE_A_CSC_PREOFF_HI">_PIPE_A_CSC_PREOFF_HI</dfn>	0x49030</u></td></tr>
<tr><th id="7557">7557</th><td><u>#define <dfn class="macro" id="_M/_PIPE_A_CSC_PREOFF_ME" data-ref="_M/_PIPE_A_CSC_PREOFF_ME">_PIPE_A_CSC_PREOFF_ME</dfn>	0x49034</u></td></tr>
<tr><th id="7558">7558</th><td><u>#define <dfn class="macro" id="_M/_PIPE_A_CSC_PREOFF_LO" data-ref="_M/_PIPE_A_CSC_PREOFF_LO">_PIPE_A_CSC_PREOFF_LO</dfn>	0x49038</u></td></tr>
<tr><th id="7559">7559</th><td><u>#define <dfn class="macro" id="_M/_PIPE_A_CSC_POSTOFF_HI" data-ref="_M/_PIPE_A_CSC_POSTOFF_HI">_PIPE_A_CSC_POSTOFF_HI</dfn>	0x49040</u></td></tr>
<tr><th id="7560">7560</th><td><u>#define <dfn class="macro" id="_M/_PIPE_A_CSC_POSTOFF_ME" data-ref="_M/_PIPE_A_CSC_POSTOFF_ME">_PIPE_A_CSC_POSTOFF_ME</dfn>	0x49044</u></td></tr>
<tr><th id="7561">7561</th><td><u>#define <dfn class="macro" id="_M/_PIPE_A_CSC_POSTOFF_LO" data-ref="_M/_PIPE_A_CSC_POSTOFF_LO">_PIPE_A_CSC_POSTOFF_LO</dfn>	0x49048</u></td></tr>
<tr><th id="7562">7562</th><td></td></tr>
<tr><th id="7563">7563</th><td><u>#define <dfn class="macro" id="_M/_PIPE_B_CSC_COEFF_RY_GY" data-ref="_M/_PIPE_B_CSC_COEFF_RY_GY">_PIPE_B_CSC_COEFF_RY_GY</dfn>	0x49110</u></td></tr>
<tr><th id="7564">7564</th><td><u>#define <dfn class="macro" id="_M/_PIPE_B_CSC_COEFF_BY" data-ref="_M/_PIPE_B_CSC_COEFF_BY">_PIPE_B_CSC_COEFF_BY</dfn>	0x49114</u></td></tr>
<tr><th id="7565">7565</th><td><u>#define <dfn class="macro" id="_M/_PIPE_B_CSC_COEFF_RU_GU" data-ref="_M/_PIPE_B_CSC_COEFF_RU_GU">_PIPE_B_CSC_COEFF_RU_GU</dfn>	0x49118</u></td></tr>
<tr><th id="7566">7566</th><td><u>#define <dfn class="macro" id="_M/_PIPE_B_CSC_COEFF_BU" data-ref="_M/_PIPE_B_CSC_COEFF_BU">_PIPE_B_CSC_COEFF_BU</dfn>	0x4911c</u></td></tr>
<tr><th id="7567">7567</th><td><u>#define <dfn class="macro" id="_M/_PIPE_B_CSC_COEFF_RV_GV" data-ref="_M/_PIPE_B_CSC_COEFF_RV_GV">_PIPE_B_CSC_COEFF_RV_GV</dfn>	0x49120</u></td></tr>
<tr><th id="7568">7568</th><td><u>#define <dfn class="macro" id="_M/_PIPE_B_CSC_COEFF_BV" data-ref="_M/_PIPE_B_CSC_COEFF_BV">_PIPE_B_CSC_COEFF_BV</dfn>	0x49124</u></td></tr>
<tr><th id="7569">7569</th><td><u>#define <dfn class="macro" id="_M/_PIPE_B_CSC_MODE" data-ref="_M/_PIPE_B_CSC_MODE">_PIPE_B_CSC_MODE</dfn>	0x49128</u></td></tr>
<tr><th id="7570">7570</th><td><u>#define <dfn class="macro" id="_M/_PIPE_B_CSC_PREOFF_HI" data-ref="_M/_PIPE_B_CSC_PREOFF_HI">_PIPE_B_CSC_PREOFF_HI</dfn>	0x49130</u></td></tr>
<tr><th id="7571">7571</th><td><u>#define <dfn class="macro" id="_M/_PIPE_B_CSC_PREOFF_ME" data-ref="_M/_PIPE_B_CSC_PREOFF_ME">_PIPE_B_CSC_PREOFF_ME</dfn>	0x49134</u></td></tr>
<tr><th id="7572">7572</th><td><u>#define <dfn class="macro" id="_M/_PIPE_B_CSC_PREOFF_LO" data-ref="_M/_PIPE_B_CSC_PREOFF_LO">_PIPE_B_CSC_PREOFF_LO</dfn>	0x49138</u></td></tr>
<tr><th id="7573">7573</th><td><u>#define <dfn class="macro" id="_M/_PIPE_B_CSC_POSTOFF_HI" data-ref="_M/_PIPE_B_CSC_POSTOFF_HI">_PIPE_B_CSC_POSTOFF_HI</dfn>	0x49140</u></td></tr>
<tr><th id="7574">7574</th><td><u>#define <dfn class="macro" id="_M/_PIPE_B_CSC_POSTOFF_ME" data-ref="_M/_PIPE_B_CSC_POSTOFF_ME">_PIPE_B_CSC_POSTOFF_ME</dfn>	0x49144</u></td></tr>
<tr><th id="7575">7575</th><td><u>#define <dfn class="macro" id="_M/_PIPE_B_CSC_POSTOFF_LO" data-ref="_M/_PIPE_B_CSC_POSTOFF_LO">_PIPE_B_CSC_POSTOFF_LO</dfn>	0x49148</u></td></tr>
<tr><th id="7576">7576</th><td></td></tr>
<tr><th id="7577">7577</th><td><u>#define <dfn class="macro" id="_M/PIPE_CSC_COEFF_RY_GY" data-ref="_M/PIPE_CSC_COEFF_RY_GY">PIPE_CSC_COEFF_RY_GY</dfn>(pipe) _PIPE(pipe, _PIPE_A_CSC_COEFF_RY_GY, _PIPE_B_CSC_COEFF_RY_GY)</u></td></tr>
<tr><th id="7578">7578</th><td><u>#define <dfn class="macro" id="_M/PIPE_CSC_COEFF_BY" data-ref="_M/PIPE_CSC_COEFF_BY">PIPE_CSC_COEFF_BY</dfn>(pipe) _PIPE(pipe, _PIPE_A_CSC_COEFF_BY, _PIPE_B_CSC_COEFF_BY)</u></td></tr>
<tr><th id="7579">7579</th><td><u>#define <dfn class="macro" id="_M/PIPE_CSC_COEFF_RU_GU" data-ref="_M/PIPE_CSC_COEFF_RU_GU">PIPE_CSC_COEFF_RU_GU</dfn>(pipe) _PIPE(pipe, _PIPE_A_CSC_COEFF_RU_GU, _PIPE_B_CSC_COEFF_RU_GU)</u></td></tr>
<tr><th id="7580">7580</th><td><u>#define <dfn class="macro" id="_M/PIPE_CSC_COEFF_BU" data-ref="_M/PIPE_CSC_COEFF_BU">PIPE_CSC_COEFF_BU</dfn>(pipe) _PIPE(pipe, _PIPE_A_CSC_COEFF_BU, _PIPE_B_CSC_COEFF_BU)</u></td></tr>
<tr><th id="7581">7581</th><td><u>#define <dfn class="macro" id="_M/PIPE_CSC_COEFF_RV_GV" data-ref="_M/PIPE_CSC_COEFF_RV_GV">PIPE_CSC_COEFF_RV_GV</dfn>(pipe) _PIPE(pipe, _PIPE_A_CSC_COEFF_RV_GV, _PIPE_B_CSC_COEFF_RV_GV)</u></td></tr>
<tr><th id="7582">7582</th><td><u>#define <dfn class="macro" id="_M/PIPE_CSC_COEFF_BV" data-ref="_M/PIPE_CSC_COEFF_BV">PIPE_CSC_COEFF_BV</dfn>(pipe) _PIPE(pipe, _PIPE_A_CSC_COEFF_BV, _PIPE_B_CSC_COEFF_BV)</u></td></tr>
<tr><th id="7583">7583</th><td><u>#define <dfn class="macro" id="_M/PIPE_CSC_MODE" data-ref="_M/PIPE_CSC_MODE">PIPE_CSC_MODE</dfn>(pipe) _PIPE(pipe, _PIPE_A_CSC_MODE, _PIPE_B_CSC_MODE)</u></td></tr>
<tr><th id="7584">7584</th><td><u>#define <dfn class="macro" id="_M/PIPE_CSC_PREOFF_HI" data-ref="_M/PIPE_CSC_PREOFF_HI">PIPE_CSC_PREOFF_HI</dfn>(pipe) _PIPE(pipe, _PIPE_A_CSC_PREOFF_HI, _PIPE_B_CSC_PREOFF_HI)</u></td></tr>
<tr><th id="7585">7585</th><td><u>#define <dfn class="macro" id="_M/PIPE_CSC_PREOFF_ME" data-ref="_M/PIPE_CSC_PREOFF_ME">PIPE_CSC_PREOFF_ME</dfn>(pipe) _PIPE(pipe, _PIPE_A_CSC_PREOFF_ME, _PIPE_B_CSC_PREOFF_ME)</u></td></tr>
<tr><th id="7586">7586</th><td><u>#define <dfn class="macro" id="_M/PIPE_CSC_PREOFF_LO" data-ref="_M/PIPE_CSC_PREOFF_LO">PIPE_CSC_PREOFF_LO</dfn>(pipe) _PIPE(pipe, _PIPE_A_CSC_PREOFF_LO, _PIPE_B_CSC_PREOFF_LO)</u></td></tr>
<tr><th id="7587">7587</th><td><u>#define <dfn class="macro" id="_M/PIPE_CSC_POSTOFF_HI" data-ref="_M/PIPE_CSC_POSTOFF_HI">PIPE_CSC_POSTOFF_HI</dfn>(pipe) _PIPE(pipe, _PIPE_A_CSC_POSTOFF_HI, _PIPE_B_CSC_POSTOFF_HI)</u></td></tr>
<tr><th id="7588">7588</th><td><u>#define <dfn class="macro" id="_M/PIPE_CSC_POSTOFF_ME" data-ref="_M/PIPE_CSC_POSTOFF_ME">PIPE_CSC_POSTOFF_ME</dfn>(pipe) _PIPE(pipe, _PIPE_A_CSC_POSTOFF_ME, _PIPE_B_CSC_POSTOFF_ME)</u></td></tr>
<tr><th id="7589">7589</th><td><u>#define <dfn class="macro" id="_M/PIPE_CSC_POSTOFF_LO" data-ref="_M/PIPE_CSC_POSTOFF_LO">PIPE_CSC_POSTOFF_LO</dfn>(pipe) _PIPE(pipe, _PIPE_A_CSC_POSTOFF_LO, _PIPE_B_CSC_POSTOFF_LO)</u></td></tr>
<tr><th id="7590">7590</th><td></td></tr>
<tr><th id="7591">7591</th><td><i>/* MIPI DSI registers */</i></td></tr>
<tr><th id="7592">7592</th><td></td></tr>
<tr><th id="7593">7593</th><td><u>#define <dfn class="macro" id="_M/_MIPI_PORT" data-ref="_M/_MIPI_PORT">_MIPI_PORT</dfn>(port, a, c)	_PORT3(port, a, 0, c)	/* ports A and C only */</u></td></tr>
<tr><th id="7594">7594</th><td></td></tr>
<tr><th id="7595">7595</th><td><i>/* BXT MIPI clock controls */</i></td></tr>
<tr><th id="7596">7596</th><td><u>#define <dfn class="macro" id="_M/BXT_MAX_VAR_OUTPUT_KHZ" data-ref="_M/BXT_MAX_VAR_OUTPUT_KHZ">BXT_MAX_VAR_OUTPUT_KHZ</dfn>			39500</u></td></tr>
<tr><th id="7597">7597</th><td></td></tr>
<tr><th id="7598">7598</th><td><u>#define <dfn class="macro" id="_M/BXT_MIPI_CLOCK_CTL" data-ref="_M/BXT_MIPI_CLOCK_CTL">BXT_MIPI_CLOCK_CTL</dfn>			0x46090</u></td></tr>
<tr><th id="7599">7599</th><td><u>#define  <dfn class="macro" id="_M/BXT_MIPI1_DIV_SHIFT" data-ref="_M/BXT_MIPI1_DIV_SHIFT">BXT_MIPI1_DIV_SHIFT</dfn>			26</u></td></tr>
<tr><th id="7600">7600</th><td><u>#define  <dfn class="macro" id="_M/BXT_MIPI2_DIV_SHIFT" data-ref="_M/BXT_MIPI2_DIV_SHIFT">BXT_MIPI2_DIV_SHIFT</dfn>			10</u></td></tr>
<tr><th id="7601">7601</th><td><u>#define  <dfn class="macro" id="_M/BXT_MIPI_DIV_SHIFT" data-ref="_M/BXT_MIPI_DIV_SHIFT">BXT_MIPI_DIV_SHIFT</dfn>(port)		\</u></td></tr>
<tr><th id="7602">7602</th><td><u>			_MIPI_PORT(port, BXT_MIPI1_DIV_SHIFT, \</u></td></tr>
<tr><th id="7603">7603</th><td><u>					BXT_MIPI2_DIV_SHIFT)</u></td></tr>
<tr><th id="7604">7604</th><td><i>/* Var clock divider to generate TX source. Result must be &lt; 39.5 M */</i></td></tr>
<tr><th id="7605">7605</th><td><u>#define  <dfn class="macro" id="_M/BXT_MIPI1_ESCLK_VAR_DIV_MASK" data-ref="_M/BXT_MIPI1_ESCLK_VAR_DIV_MASK">BXT_MIPI1_ESCLK_VAR_DIV_MASK</dfn>		(0x3F &lt;&lt; 26)</u></td></tr>
<tr><th id="7606">7606</th><td><u>#define  <dfn class="macro" id="_M/BXT_MIPI2_ESCLK_VAR_DIV_MASK" data-ref="_M/BXT_MIPI2_ESCLK_VAR_DIV_MASK">BXT_MIPI2_ESCLK_VAR_DIV_MASK</dfn>		(0x3F &lt;&lt; 10)</u></td></tr>
<tr><th id="7607">7607</th><td><u>#define  <dfn class="macro" id="_M/BXT_MIPI_ESCLK_VAR_DIV_MASK" data-ref="_M/BXT_MIPI_ESCLK_VAR_DIV_MASK">BXT_MIPI_ESCLK_VAR_DIV_MASK</dfn>(port)	\</u></td></tr>
<tr><th id="7608">7608</th><td><u>			_MIPI_PORT(port, BXT_MIPI1_ESCLK_VAR_DIV_MASK, \</u></td></tr>
<tr><th id="7609">7609</th><td><u>						BXT_MIPI2_ESCLK_VAR_DIV_MASK)</u></td></tr>
<tr><th id="7610">7610</th><td></td></tr>
<tr><th id="7611">7611</th><td><u>#define  <dfn class="macro" id="_M/BXT_MIPI_ESCLK_VAR_DIV" data-ref="_M/BXT_MIPI_ESCLK_VAR_DIV">BXT_MIPI_ESCLK_VAR_DIV</dfn>(port, val)	\</u></td></tr>
<tr><th id="7612">7612</th><td><u>			(val &lt;&lt; BXT_MIPI_DIV_SHIFT(port))</u></td></tr>
<tr><th id="7613">7613</th><td><i>/* TX control divider to select actual TX clock output from (8x/var) */</i></td></tr>
<tr><th id="7614">7614</th><td><u>#define  <dfn class="macro" id="_M/BXT_MIPI1_TX_ESCLK_SHIFT" data-ref="_M/BXT_MIPI1_TX_ESCLK_SHIFT">BXT_MIPI1_TX_ESCLK_SHIFT</dfn>		21</u></td></tr>
<tr><th id="7615">7615</th><td><u>#define  <dfn class="macro" id="_M/BXT_MIPI2_TX_ESCLK_SHIFT" data-ref="_M/BXT_MIPI2_TX_ESCLK_SHIFT">BXT_MIPI2_TX_ESCLK_SHIFT</dfn>		5</u></td></tr>
<tr><th id="7616">7616</th><td><u>#define  <dfn class="macro" id="_M/BXT_MIPI_TX_ESCLK_SHIFT" data-ref="_M/BXT_MIPI_TX_ESCLK_SHIFT">BXT_MIPI_TX_ESCLK_SHIFT</dfn>(port)		\</u></td></tr>
<tr><th id="7617">7617</th><td><u>			_MIPI_PORT(port, BXT_MIPI1_TX_ESCLK_SHIFT, \</u></td></tr>
<tr><th id="7618">7618</th><td><u>					BXT_MIPI2_TX_ESCLK_SHIFT)</u></td></tr>
<tr><th id="7619">7619</th><td><u>#define  <dfn class="macro" id="_M/BXT_MIPI1_TX_ESCLK_FIXDIV_MASK" data-ref="_M/BXT_MIPI1_TX_ESCLK_FIXDIV_MASK">BXT_MIPI1_TX_ESCLK_FIXDIV_MASK</dfn>		(3 &lt;&lt; 21)</u></td></tr>
<tr><th id="7620">7620</th><td><u>#define  <dfn class="macro" id="_M/BXT_MIPI2_TX_ESCLK_FIXDIV_MASK" data-ref="_M/BXT_MIPI2_TX_ESCLK_FIXDIV_MASK">BXT_MIPI2_TX_ESCLK_FIXDIV_MASK</dfn>		(3 &lt;&lt; 5)</u></td></tr>
<tr><th id="7621">7621</th><td><u>#define  <dfn class="macro" id="_M/BXT_MIPI_TX_ESCLK_FIXDIV_MASK" data-ref="_M/BXT_MIPI_TX_ESCLK_FIXDIV_MASK">BXT_MIPI_TX_ESCLK_FIXDIV_MASK</dfn>(port)	\</u></td></tr>
<tr><th id="7622">7622</th><td><u>			_MIPI_PORT(port, BXT_MIPI1_TX_ESCLK_FIXDIV_MASK, \</u></td></tr>
<tr><th id="7623">7623</th><td><u>						BXT_MIPI2_TX_ESCLK_FIXDIV_MASK)</u></td></tr>
<tr><th id="7624">7624</th><td><u>#define  <dfn class="macro" id="_M/BXT_MIPI_TX_ESCLK_8XDIV_BY2" data-ref="_M/BXT_MIPI_TX_ESCLK_8XDIV_BY2">BXT_MIPI_TX_ESCLK_8XDIV_BY2</dfn>(port)	\</u></td></tr>
<tr><th id="7625">7625</th><td><u>		(0x0 &lt;&lt; BXT_MIPI_TX_ESCLK_SHIFT(port))</u></td></tr>
<tr><th id="7626">7626</th><td><u>#define  <dfn class="macro" id="_M/BXT_MIPI_TX_ESCLK_8XDIV_BY4" data-ref="_M/BXT_MIPI_TX_ESCLK_8XDIV_BY4">BXT_MIPI_TX_ESCLK_8XDIV_BY4</dfn>(port)	\</u></td></tr>
<tr><th id="7627">7627</th><td><u>		(0x1 &lt;&lt; BXT_MIPI_TX_ESCLK_SHIFT(port))</u></td></tr>
<tr><th id="7628">7628</th><td><u>#define  <dfn class="macro" id="_M/BXT_MIPI_TX_ESCLK_8XDIV_BY8" data-ref="_M/BXT_MIPI_TX_ESCLK_8XDIV_BY8">BXT_MIPI_TX_ESCLK_8XDIV_BY8</dfn>(port)	\</u></td></tr>
<tr><th id="7629">7629</th><td><u>		(0x2 &lt;&lt; BXT_MIPI_TX_ESCLK_SHIFT(port))</u></td></tr>
<tr><th id="7630">7630</th><td><i>/* RX control divider to select actual RX clock output from 8x*/</i></td></tr>
<tr><th id="7631">7631</th><td><u>#define  <dfn class="macro" id="_M/BXT_MIPI1_RX_ESCLK_SHIFT" data-ref="_M/BXT_MIPI1_RX_ESCLK_SHIFT">BXT_MIPI1_RX_ESCLK_SHIFT</dfn>		19</u></td></tr>
<tr><th id="7632">7632</th><td><u>#define  <dfn class="macro" id="_M/BXT_MIPI2_RX_ESCLK_SHIFT" data-ref="_M/BXT_MIPI2_RX_ESCLK_SHIFT">BXT_MIPI2_RX_ESCLK_SHIFT</dfn>		3</u></td></tr>
<tr><th id="7633">7633</th><td><u>#define  <dfn class="macro" id="_M/BXT_MIPI_RX_ESCLK_SHIFT" data-ref="_M/BXT_MIPI_RX_ESCLK_SHIFT">BXT_MIPI_RX_ESCLK_SHIFT</dfn>(port)		\</u></td></tr>
<tr><th id="7634">7634</th><td><u>			_MIPI_PORT(port, BXT_MIPI1_RX_ESCLK_SHIFT, \</u></td></tr>
<tr><th id="7635">7635</th><td><u>					BXT_MIPI2_RX_ESCLK_SHIFT)</u></td></tr>
<tr><th id="7636">7636</th><td><u>#define  <dfn class="macro" id="_M/BXT_MIPI1_RX_ESCLK_FIXDIV_MASK" data-ref="_M/BXT_MIPI1_RX_ESCLK_FIXDIV_MASK">BXT_MIPI1_RX_ESCLK_FIXDIV_MASK</dfn>		(3 &lt;&lt; 19)</u></td></tr>
<tr><th id="7637">7637</th><td><u>#define  <dfn class="macro" id="_M/BXT_MIPI2_RX_ESCLK_FIXDIV_MASK" data-ref="_M/BXT_MIPI2_RX_ESCLK_FIXDIV_MASK">BXT_MIPI2_RX_ESCLK_FIXDIV_MASK</dfn>		(3 &lt;&lt; 3)</u></td></tr>
<tr><th id="7638">7638</th><td><u>#define  <dfn class="macro" id="_M/BXT_MIPI_RX_ESCLK_FIXDIV_MASK" data-ref="_M/BXT_MIPI_RX_ESCLK_FIXDIV_MASK">BXT_MIPI_RX_ESCLK_FIXDIV_MASK</dfn>(port)	\</u></td></tr>
<tr><th id="7639">7639</th><td><u>		(3 &lt;&lt; BXT_MIPI_RX_ESCLK_SHIFT(port))</u></td></tr>
<tr><th id="7640">7640</th><td><u>#define  <dfn class="macro" id="_M/BXT_MIPI_RX_ESCLK_8X_BY2" data-ref="_M/BXT_MIPI_RX_ESCLK_8X_BY2">BXT_MIPI_RX_ESCLK_8X_BY2</dfn>(port)	\</u></td></tr>
<tr><th id="7641">7641</th><td><u>		(1 &lt;&lt; BXT_MIPI_RX_ESCLK_SHIFT(port))</u></td></tr>
<tr><th id="7642">7642</th><td><u>#define  <dfn class="macro" id="_M/BXT_MIPI_RX_ESCLK_8X_BY3" data-ref="_M/BXT_MIPI_RX_ESCLK_8X_BY3">BXT_MIPI_RX_ESCLK_8X_BY3</dfn>(port)	\</u></td></tr>
<tr><th id="7643">7643</th><td><u>		(2 &lt;&lt; BXT_MIPI_RX_ESCLK_SHIFT(port))</u></td></tr>
<tr><th id="7644">7644</th><td><u>#define  <dfn class="macro" id="_M/BXT_MIPI_RX_ESCLK_8X_BY4" data-ref="_M/BXT_MIPI_RX_ESCLK_8X_BY4">BXT_MIPI_RX_ESCLK_8X_BY4</dfn>(port)	\</u></td></tr>
<tr><th id="7645">7645</th><td><u>		(3 &lt;&lt; BXT_MIPI_RX_ESCLK_SHIFT(port))</u></td></tr>
<tr><th id="7646">7646</th><td><i>/* BXT-A WA: Always prog DPHY dividers to 00 */</i></td></tr>
<tr><th id="7647">7647</th><td><u>#define  <dfn class="macro" id="_M/BXT_MIPI1_DPHY_DIV_SHIFT" data-ref="_M/BXT_MIPI1_DPHY_DIV_SHIFT">BXT_MIPI1_DPHY_DIV_SHIFT</dfn>		16</u></td></tr>
<tr><th id="7648">7648</th><td><u>#define  <dfn class="macro" id="_M/BXT_MIPI2_DPHY_DIV_SHIFT" data-ref="_M/BXT_MIPI2_DPHY_DIV_SHIFT">BXT_MIPI2_DPHY_DIV_SHIFT</dfn>		0</u></td></tr>
<tr><th id="7649">7649</th><td><u>#define  <dfn class="macro" id="_M/BXT_MIPI_DPHY_DIV_SHIFT" data-ref="_M/BXT_MIPI_DPHY_DIV_SHIFT">BXT_MIPI_DPHY_DIV_SHIFT</dfn>(port)		\</u></td></tr>
<tr><th id="7650">7650</th><td><u>			_MIPI_PORT(port, BXT_MIPI1_DPHY_DIV_SHIFT, \</u></td></tr>
<tr><th id="7651">7651</th><td><u>					BXT_MIPI2_DPHY_DIV_SHIFT)</u></td></tr>
<tr><th id="7652">7652</th><td><u>#define  <dfn class="macro" id="_M/BXT_MIPI_1_DPHY_DIVIDER_MASK" data-ref="_M/BXT_MIPI_1_DPHY_DIVIDER_MASK">BXT_MIPI_1_DPHY_DIVIDER_MASK</dfn>		(3 &lt;&lt; 16)</u></td></tr>
<tr><th id="7653">7653</th><td><u>#define  <dfn class="macro" id="_M/BXT_MIPI_2_DPHY_DIVIDER_MASK" data-ref="_M/BXT_MIPI_2_DPHY_DIVIDER_MASK">BXT_MIPI_2_DPHY_DIVIDER_MASK</dfn>		(3 &lt;&lt; 0)</u></td></tr>
<tr><th id="7654">7654</th><td><u>#define  <dfn class="macro" id="_M/BXT_MIPI_DPHY_DIVIDER_MASK" data-ref="_M/BXT_MIPI_DPHY_DIVIDER_MASK">BXT_MIPI_DPHY_DIVIDER_MASK</dfn>(port)	\</u></td></tr>
<tr><th id="7655">7655</th><td><u>		(3 &lt;&lt; BXT_MIPI_DPHY_DIV_SHIFT(port))</u></td></tr>
<tr><th id="7656">7656</th><td></td></tr>
<tr><th id="7657">7657</th><td><i>/* BXT MIPI mode configure */</i></td></tr>
<tr><th id="7658">7658</th><td><u>#define  <dfn class="macro" id="_M/_BXT_MIPIA_TRANS_HACTIVE" data-ref="_M/_BXT_MIPIA_TRANS_HACTIVE">_BXT_MIPIA_TRANS_HACTIVE</dfn>			0x6B0F8</u></td></tr>
<tr><th id="7659">7659</th><td><u>#define  <dfn class="macro" id="_M/_BXT_MIPIC_TRANS_HACTIVE" data-ref="_M/_BXT_MIPIC_TRANS_HACTIVE">_BXT_MIPIC_TRANS_HACTIVE</dfn>			0x6B8F8</u></td></tr>
<tr><th id="7660">7660</th><td><u>#define  <dfn class="macro" id="_M/BXT_MIPI_TRANS_HACTIVE" data-ref="_M/BXT_MIPI_TRANS_HACTIVE">BXT_MIPI_TRANS_HACTIVE</dfn>(tc)	_MIPI_PORT(tc, \</u></td></tr>
<tr><th id="7661">7661</th><td><u>		_BXT_MIPIA_TRANS_HACTIVE, _BXT_MIPIC_TRANS_HACTIVE)</u></td></tr>
<tr><th id="7662">7662</th><td></td></tr>
<tr><th id="7663">7663</th><td><u>#define  <dfn class="macro" id="_M/_BXT_MIPIA_TRANS_VACTIVE" data-ref="_M/_BXT_MIPIA_TRANS_VACTIVE">_BXT_MIPIA_TRANS_VACTIVE</dfn>			0x6B0FC</u></td></tr>
<tr><th id="7664">7664</th><td><u>#define  <dfn class="macro" id="_M/_BXT_MIPIC_TRANS_VACTIVE" data-ref="_M/_BXT_MIPIC_TRANS_VACTIVE">_BXT_MIPIC_TRANS_VACTIVE</dfn>			0x6B8FC</u></td></tr>
<tr><th id="7665">7665</th><td><u>#define  <dfn class="macro" id="_M/BXT_MIPI_TRANS_VACTIVE" data-ref="_M/BXT_MIPI_TRANS_VACTIVE">BXT_MIPI_TRANS_VACTIVE</dfn>(tc)	_MIPI_PORT(tc, \</u></td></tr>
<tr><th id="7666">7666</th><td><u>		_BXT_MIPIA_TRANS_VACTIVE, _BXT_MIPIC_TRANS_VACTIVE)</u></td></tr>
<tr><th id="7667">7667</th><td></td></tr>
<tr><th id="7668">7668</th><td><u>#define  <dfn class="macro" id="_M/_BXT_MIPIA_TRANS_VTOTAL" data-ref="_M/_BXT_MIPIA_TRANS_VTOTAL">_BXT_MIPIA_TRANS_VTOTAL</dfn>			0x6B100</u></td></tr>
<tr><th id="7669">7669</th><td><u>#define  <dfn class="macro" id="_M/_BXT_MIPIC_TRANS_VTOTAL" data-ref="_M/_BXT_MIPIC_TRANS_VTOTAL">_BXT_MIPIC_TRANS_VTOTAL</dfn>			0x6B900</u></td></tr>
<tr><th id="7670">7670</th><td><u>#define  <dfn class="macro" id="_M/BXT_MIPI_TRANS_VTOTAL" data-ref="_M/BXT_MIPI_TRANS_VTOTAL">BXT_MIPI_TRANS_VTOTAL</dfn>(tc)	_MIPI_PORT(tc, \</u></td></tr>
<tr><th id="7671">7671</th><td><u>		_BXT_MIPIA_TRANS_VTOTAL, _BXT_MIPIC_TRANS_VTOTAL)</u></td></tr>
<tr><th id="7672">7672</th><td></td></tr>
<tr><th id="7673">7673</th><td><u>#define <dfn class="macro" id="_M/BXT_DSI_PLL_CTL" data-ref="_M/BXT_DSI_PLL_CTL">BXT_DSI_PLL_CTL</dfn>			0x161000</u></td></tr>
<tr><th id="7674">7674</th><td><u>#define  <dfn class="macro" id="_M/BXT_DSI_PLL_PVD_RATIO_SHIFT" data-ref="_M/BXT_DSI_PLL_PVD_RATIO_SHIFT">BXT_DSI_PLL_PVD_RATIO_SHIFT</dfn>	16</u></td></tr>
<tr><th id="7675">7675</th><td><u>#define  <dfn class="macro" id="_M/BXT_DSI_PLL_PVD_RATIO_MASK" data-ref="_M/BXT_DSI_PLL_PVD_RATIO_MASK">BXT_DSI_PLL_PVD_RATIO_MASK</dfn>	(3 &lt;&lt; BXT_DSI_PLL_PVD_RATIO_SHIFT)</u></td></tr>
<tr><th id="7676">7676</th><td><u>#define  <dfn class="macro" id="_M/BXT_DSI_PLL_PVD_RATIO_1" data-ref="_M/BXT_DSI_PLL_PVD_RATIO_1">BXT_DSI_PLL_PVD_RATIO_1</dfn>	(1 &lt;&lt; BXT_DSI_PLL_PVD_RATIO_SHIFT)</u></td></tr>
<tr><th id="7677">7677</th><td><u>#define  <dfn class="macro" id="_M/BXT_DSIC_16X_BY2" data-ref="_M/BXT_DSIC_16X_BY2">BXT_DSIC_16X_BY2</dfn>		(1 &lt;&lt; 10)</u></td></tr>
<tr><th id="7678">7678</th><td><u>#define  <dfn class="macro" id="_M/BXT_DSIC_16X_BY3" data-ref="_M/BXT_DSIC_16X_BY3">BXT_DSIC_16X_BY3</dfn>		(2 &lt;&lt; 10)</u></td></tr>
<tr><th id="7679">7679</th><td><u>#define  <dfn class="macro" id="_M/BXT_DSIC_16X_BY4" data-ref="_M/BXT_DSIC_16X_BY4">BXT_DSIC_16X_BY4</dfn>		(3 &lt;&lt; 10)</u></td></tr>
<tr><th id="7680">7680</th><td><u>#define  <dfn class="macro" id="_M/BXT_DSIA_16X_BY2" data-ref="_M/BXT_DSIA_16X_BY2">BXT_DSIA_16X_BY2</dfn>		(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="7681">7681</th><td><u>#define  <dfn class="macro" id="_M/BXT_DSIA_16X_BY3" data-ref="_M/BXT_DSIA_16X_BY3">BXT_DSIA_16X_BY3</dfn>		(2 &lt;&lt; 8)</u></td></tr>
<tr><th id="7682">7682</th><td><u>#define  <dfn class="macro" id="_M/BXT_DSIA_16X_BY4" data-ref="_M/BXT_DSIA_16X_BY4">BXT_DSIA_16X_BY4</dfn>		(3 &lt;&lt; 8)</u></td></tr>
<tr><th id="7683">7683</th><td><u>#define  <dfn class="macro" id="_M/BXT_DSI_FREQ_SEL_SHIFT" data-ref="_M/BXT_DSI_FREQ_SEL_SHIFT">BXT_DSI_FREQ_SEL_SHIFT</dfn>		8</u></td></tr>
<tr><th id="7684">7684</th><td><u>#define  <dfn class="macro" id="_M/BXT_DSI_FREQ_SEL_MASK" data-ref="_M/BXT_DSI_FREQ_SEL_MASK">BXT_DSI_FREQ_SEL_MASK</dfn>		(0xF &lt;&lt; BXT_DSI_FREQ_SEL_SHIFT)</u></td></tr>
<tr><th id="7685">7685</th><td></td></tr>
<tr><th id="7686">7686</th><td><u>#define <dfn class="macro" id="_M/BXT_DSI_PLL_RATIO_MAX" data-ref="_M/BXT_DSI_PLL_RATIO_MAX">BXT_DSI_PLL_RATIO_MAX</dfn>		0x7D</u></td></tr>
<tr><th id="7687">7687</th><td><u>#define <dfn class="macro" id="_M/BXT_DSI_PLL_RATIO_MIN" data-ref="_M/BXT_DSI_PLL_RATIO_MIN">BXT_DSI_PLL_RATIO_MIN</dfn>		0x22</u></td></tr>
<tr><th id="7688">7688</th><td><u>#define <dfn class="macro" id="_M/BXT_DSI_PLL_RATIO_MASK" data-ref="_M/BXT_DSI_PLL_RATIO_MASK">BXT_DSI_PLL_RATIO_MASK</dfn>		0xFF</u></td></tr>
<tr><th id="7689">7689</th><td><u>#define <dfn class="macro" id="_M/BXT_REF_CLOCK_KHZ" data-ref="_M/BXT_REF_CLOCK_KHZ">BXT_REF_CLOCK_KHZ</dfn>		19500</u></td></tr>
<tr><th id="7690">7690</th><td></td></tr>
<tr><th id="7691">7691</th><td><u>#define <dfn class="macro" id="_M/BXT_DSI_PLL_ENABLE" data-ref="_M/BXT_DSI_PLL_ENABLE">BXT_DSI_PLL_ENABLE</dfn>		0x46080</u></td></tr>
<tr><th id="7692">7692</th><td><u>#define  <dfn class="macro" id="_M/BXT_DSI_PLL_DO_ENABLE" data-ref="_M/BXT_DSI_PLL_DO_ENABLE">BXT_DSI_PLL_DO_ENABLE</dfn>		(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="7693">7693</th><td><u>#define  <dfn class="macro" id="_M/BXT_DSI_PLL_LOCKED" data-ref="_M/BXT_DSI_PLL_LOCKED">BXT_DSI_PLL_LOCKED</dfn>		(1 &lt;&lt; 30)</u></td></tr>
<tr><th id="7694">7694</th><td></td></tr>
<tr><th id="7695">7695</th><td><u>#define <dfn class="macro" id="_M/_MIPIA_PORT_CTRL" data-ref="_M/_MIPIA_PORT_CTRL">_MIPIA_PORT_CTRL</dfn>			(VLV_DISPLAY_BASE + 0x61190)</u></td></tr>
<tr><th id="7696">7696</th><td><u>#define <dfn class="macro" id="_M/_MIPIC_PORT_CTRL" data-ref="_M/_MIPIC_PORT_CTRL">_MIPIC_PORT_CTRL</dfn>			(VLV_DISPLAY_BASE + 0x61700)</u></td></tr>
<tr><th id="7697">7697</th><td><u>#define <dfn class="macro" id="_M/MIPI_PORT_CTRL" data-ref="_M/MIPI_PORT_CTRL">MIPI_PORT_CTRL</dfn>(port)	_MIPI_PORT(port, _MIPIA_PORT_CTRL, _MIPIC_PORT_CTRL)</u></td></tr>
<tr><th id="7698">7698</th><td></td></tr>
<tr><th id="7699">7699</th><td> <i>/* BXT port control */</i></td></tr>
<tr><th id="7700">7700</th><td><u>#define <dfn class="macro" id="_M/_BXT_MIPIA_PORT_CTRL" data-ref="_M/_BXT_MIPIA_PORT_CTRL">_BXT_MIPIA_PORT_CTRL</dfn>				0x6B0C0</u></td></tr>
<tr><th id="7701">7701</th><td><u>#define <dfn class="macro" id="_M/_BXT_MIPIC_PORT_CTRL" data-ref="_M/_BXT_MIPIC_PORT_CTRL">_BXT_MIPIC_PORT_CTRL</dfn>				0x6B8C0</u></td></tr>
<tr><th id="7702">7702</th><td><u>#define <dfn class="macro" id="_M/BXT_MIPI_PORT_CTRL" data-ref="_M/BXT_MIPI_PORT_CTRL">BXT_MIPI_PORT_CTRL</dfn>(tc)	_MIPI_PORT(tc, _BXT_MIPIA_PORT_CTRL, \</u></td></tr>
<tr><th id="7703">7703</th><td><u>						_BXT_MIPIC_PORT_CTRL)</u></td></tr>
<tr><th id="7704">7704</th><td></td></tr>
<tr><th id="7705">7705</th><td><u>#define  <dfn class="macro" id="_M/DPI_ENABLE" data-ref="_M/DPI_ENABLE">DPI_ENABLE</dfn>					(1 &lt;&lt; 31) /* A + C */</u></td></tr>
<tr><th id="7706">7706</th><td><u>#define  <dfn class="macro" id="_M/MIPIA_MIPI4DPHY_DELAY_COUNT_SHIFT" data-ref="_M/MIPIA_MIPI4DPHY_DELAY_COUNT_SHIFT">MIPIA_MIPI4DPHY_DELAY_COUNT_SHIFT</dfn>		27</u></td></tr>
<tr><th id="7707">7707</th><td><u>#define  <dfn class="macro" id="_M/MIPIA_MIPI4DPHY_DELAY_COUNT_MASK" data-ref="_M/MIPIA_MIPI4DPHY_DELAY_COUNT_MASK">MIPIA_MIPI4DPHY_DELAY_COUNT_MASK</dfn>		(0xf &lt;&lt; 27)</u></td></tr>
<tr><th id="7708">7708</th><td><u>#define  <dfn class="macro" id="_M/DUAL_LINK_MODE_SHIFT" data-ref="_M/DUAL_LINK_MODE_SHIFT">DUAL_LINK_MODE_SHIFT</dfn>				26</u></td></tr>
<tr><th id="7709">7709</th><td><u>#define  <dfn class="macro" id="_M/DUAL_LINK_MODE_MASK" data-ref="_M/DUAL_LINK_MODE_MASK">DUAL_LINK_MODE_MASK</dfn>				(1 &lt;&lt; 26)</u></td></tr>
<tr><th id="7710">7710</th><td><u>#define  <dfn class="macro" id="_M/DUAL_LINK_MODE_FRONT_BACK" data-ref="_M/DUAL_LINK_MODE_FRONT_BACK">DUAL_LINK_MODE_FRONT_BACK</dfn>			(0 &lt;&lt; 26)</u></td></tr>
<tr><th id="7711">7711</th><td><u>#define  <dfn class="macro" id="_M/DUAL_LINK_MODE_PIXEL_ALTERNATIVE" data-ref="_M/DUAL_LINK_MODE_PIXEL_ALTERNATIVE">DUAL_LINK_MODE_PIXEL_ALTERNATIVE</dfn>		(1 &lt;&lt; 26)</u></td></tr>
<tr><th id="7712">7712</th><td><u>#define  <dfn class="macro" id="_M/DITHERING_ENABLE" data-ref="_M/DITHERING_ENABLE">DITHERING_ENABLE</dfn>				(1 &lt;&lt; 25) /* A + C */</u></td></tr>
<tr><th id="7713">7713</th><td><u>#define  <dfn class="macro" id="_M/FLOPPED_HSTX" data-ref="_M/FLOPPED_HSTX">FLOPPED_HSTX</dfn>					(1 &lt;&lt; 23)</u></td></tr>
<tr><th id="7714">7714</th><td><u>#define  <dfn class="macro" id="_M/DE_INVERT" data-ref="_M/DE_INVERT">DE_INVERT</dfn>					(1 &lt;&lt; 19) /* XXX */</u></td></tr>
<tr><th id="7715">7715</th><td><u>#define  <dfn class="macro" id="_M/MIPIA_FLISDSI_DELAY_COUNT_SHIFT" data-ref="_M/MIPIA_FLISDSI_DELAY_COUNT_SHIFT">MIPIA_FLISDSI_DELAY_COUNT_SHIFT</dfn>		18</u></td></tr>
<tr><th id="7716">7716</th><td><u>#define  <dfn class="macro" id="_M/MIPIA_FLISDSI_DELAY_COUNT_MASK" data-ref="_M/MIPIA_FLISDSI_DELAY_COUNT_MASK">MIPIA_FLISDSI_DELAY_COUNT_MASK</dfn>			(0xf &lt;&lt; 18)</u></td></tr>
<tr><th id="7717">7717</th><td><u>#define  <dfn class="macro" id="_M/AFE_LATCHOUT" data-ref="_M/AFE_LATCHOUT">AFE_LATCHOUT</dfn>					(1 &lt;&lt; 17)</u></td></tr>
<tr><th id="7718">7718</th><td><u>#define  <dfn class="macro" id="_M/LP_OUTPUT_HOLD" data-ref="_M/LP_OUTPUT_HOLD">LP_OUTPUT_HOLD</dfn>					(1 &lt;&lt; 16)</u></td></tr>
<tr><th id="7719">7719</th><td><u>#define  <dfn class="macro" id="_M/MIPIC_FLISDSI_DELAY_COUNT_HIGH_SHIFT" data-ref="_M/MIPIC_FLISDSI_DELAY_COUNT_HIGH_SHIFT">MIPIC_FLISDSI_DELAY_COUNT_HIGH_SHIFT</dfn>		15</u></td></tr>
<tr><th id="7720">7720</th><td><u>#define  <dfn class="macro" id="_M/MIPIC_FLISDSI_DELAY_COUNT_HIGH_MASK" data-ref="_M/MIPIC_FLISDSI_DELAY_COUNT_HIGH_MASK">MIPIC_FLISDSI_DELAY_COUNT_HIGH_MASK</dfn>		(1 &lt;&lt; 15)</u></td></tr>
<tr><th id="7721">7721</th><td><u>#define  <dfn class="macro" id="_M/MIPIC_MIPI4DPHY_DELAY_COUNT_SHIFT" data-ref="_M/MIPIC_MIPI4DPHY_DELAY_COUNT_SHIFT">MIPIC_MIPI4DPHY_DELAY_COUNT_SHIFT</dfn>		11</u></td></tr>
<tr><th id="7722">7722</th><td><u>#define  <dfn class="macro" id="_M/MIPIC_MIPI4DPHY_DELAY_COUNT_MASK" data-ref="_M/MIPIC_MIPI4DPHY_DELAY_COUNT_MASK">MIPIC_MIPI4DPHY_DELAY_COUNT_MASK</dfn>		(0xf &lt;&lt; 11)</u></td></tr>
<tr><th id="7723">7723</th><td><u>#define  <dfn class="macro" id="_M/CSB_SHIFT" data-ref="_M/CSB_SHIFT">CSB_SHIFT</dfn>					9</u></td></tr>
<tr><th id="7724">7724</th><td><u>#define  <dfn class="macro" id="_M/CSB_MASK" data-ref="_M/CSB_MASK">CSB_MASK</dfn>					(3 &lt;&lt; 9)</u></td></tr>
<tr><th id="7725">7725</th><td><u>#define  <dfn class="macro" id="_M/CSB_20MHZ" data-ref="_M/CSB_20MHZ">CSB_20MHZ</dfn>					(0 &lt;&lt; 9)</u></td></tr>
<tr><th id="7726">7726</th><td><u>#define  <dfn class="macro" id="_M/CSB_10MHZ" data-ref="_M/CSB_10MHZ">CSB_10MHZ</dfn>					(1 &lt;&lt; 9)</u></td></tr>
<tr><th id="7727">7727</th><td><u>#define  <dfn class="macro" id="_M/CSB_40MHZ" data-ref="_M/CSB_40MHZ">CSB_40MHZ</dfn>					(2 &lt;&lt; 9)</u></td></tr>
<tr><th id="7728">7728</th><td><u>#define  <dfn class="macro" id="_M/BANDGAP_MASK" data-ref="_M/BANDGAP_MASK">BANDGAP_MASK</dfn>					(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="7729">7729</th><td><u>#define  <dfn class="macro" id="_M/BANDGAP_PNW_CIRCUIT" data-ref="_M/BANDGAP_PNW_CIRCUIT">BANDGAP_PNW_CIRCUIT</dfn>				(0 &lt;&lt; 8)</u></td></tr>
<tr><th id="7730">7730</th><td><u>#define  <dfn class="macro" id="_M/BANDGAP_LNC_CIRCUIT" data-ref="_M/BANDGAP_LNC_CIRCUIT">BANDGAP_LNC_CIRCUIT</dfn>				(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="7731">7731</th><td><u>#define  <dfn class="macro" id="_M/MIPIC_FLISDSI_DELAY_COUNT_LOW_SHIFT" data-ref="_M/MIPIC_FLISDSI_DELAY_COUNT_LOW_SHIFT">MIPIC_FLISDSI_DELAY_COUNT_LOW_SHIFT</dfn>		5</u></td></tr>
<tr><th id="7732">7732</th><td><u>#define  <dfn class="macro" id="_M/MIPIC_FLISDSI_DELAY_COUNT_LOW_MASK" data-ref="_M/MIPIC_FLISDSI_DELAY_COUNT_LOW_MASK">MIPIC_FLISDSI_DELAY_COUNT_LOW_MASK</dfn>		(7 &lt;&lt; 5)</u></td></tr>
<tr><th id="7733">7733</th><td><u>#define  <dfn class="macro" id="_M/TEARING_EFFECT_DELAY" data-ref="_M/TEARING_EFFECT_DELAY">TEARING_EFFECT_DELAY</dfn>				(1 &lt;&lt; 4) /* A + C */</u></td></tr>
<tr><th id="7734">7734</th><td><u>#define  <dfn class="macro" id="_M/TEARING_EFFECT_SHIFT" data-ref="_M/TEARING_EFFECT_SHIFT">TEARING_EFFECT_SHIFT</dfn>				2 /* A + C */</u></td></tr>
<tr><th id="7735">7735</th><td><u>#define  <dfn class="macro" id="_M/TEARING_EFFECT_MASK" data-ref="_M/TEARING_EFFECT_MASK">TEARING_EFFECT_MASK</dfn>				(3 &lt;&lt; 2)</u></td></tr>
<tr><th id="7736">7736</th><td><u>#define  <dfn class="macro" id="_M/TEARING_EFFECT_OFF" data-ref="_M/TEARING_EFFECT_OFF">TEARING_EFFECT_OFF</dfn>				(0 &lt;&lt; 2)</u></td></tr>
<tr><th id="7737">7737</th><td><u>#define  <dfn class="macro" id="_M/TEARING_EFFECT_DSI" data-ref="_M/TEARING_EFFECT_DSI">TEARING_EFFECT_DSI</dfn>				(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="7738">7738</th><td><u>#define  <dfn class="macro" id="_M/TEARING_EFFECT_GPIO" data-ref="_M/TEARING_EFFECT_GPIO">TEARING_EFFECT_GPIO</dfn>				(2 &lt;&lt; 2)</u></td></tr>
<tr><th id="7739">7739</th><td><u>#define  <dfn class="macro" id="_M/LANE_CONFIGURATION_SHIFT" data-ref="_M/LANE_CONFIGURATION_SHIFT">LANE_CONFIGURATION_SHIFT</dfn>			0</u></td></tr>
<tr><th id="7740">7740</th><td><u>#define  <dfn class="macro" id="_M/LANE_CONFIGURATION_MASK" data-ref="_M/LANE_CONFIGURATION_MASK">LANE_CONFIGURATION_MASK</dfn>			(3 &lt;&lt; 0)</u></td></tr>
<tr><th id="7741">7741</th><td><u>#define  <dfn class="macro" id="_M/LANE_CONFIGURATION_4LANE" data-ref="_M/LANE_CONFIGURATION_4LANE">LANE_CONFIGURATION_4LANE</dfn>			(0 &lt;&lt; 0)</u></td></tr>
<tr><th id="7742">7742</th><td><u>#define  <dfn class="macro" id="_M/LANE_CONFIGURATION_DUAL_LINK_A" data-ref="_M/LANE_CONFIGURATION_DUAL_LINK_A">LANE_CONFIGURATION_DUAL_LINK_A</dfn>			(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="7743">7743</th><td><u>#define  <dfn class="macro" id="_M/LANE_CONFIGURATION_DUAL_LINK_B" data-ref="_M/LANE_CONFIGURATION_DUAL_LINK_B">LANE_CONFIGURATION_DUAL_LINK_B</dfn>			(2 &lt;&lt; 0)</u></td></tr>
<tr><th id="7744">7744</th><td></td></tr>
<tr><th id="7745">7745</th><td><u>#define <dfn class="macro" id="_M/_MIPIA_TEARING_CTRL" data-ref="_M/_MIPIA_TEARING_CTRL">_MIPIA_TEARING_CTRL</dfn>			(VLV_DISPLAY_BASE + 0x61194)</u></td></tr>
<tr><th id="7746">7746</th><td><u>#define <dfn class="macro" id="_M/_MIPIC_TEARING_CTRL" data-ref="_M/_MIPIC_TEARING_CTRL">_MIPIC_TEARING_CTRL</dfn>			(VLV_DISPLAY_BASE + 0x61704)</u></td></tr>
<tr><th id="7747">7747</th><td><u>#define <dfn class="macro" id="_M/MIPI_TEARING_CTRL" data-ref="_M/MIPI_TEARING_CTRL">MIPI_TEARING_CTRL</dfn>(port)			_MIPI_PORT(port, \</u></td></tr>
<tr><th id="7748">7748</th><td><u>				_MIPIA_TEARING_CTRL, _MIPIC_TEARING_CTRL)</u></td></tr>
<tr><th id="7749">7749</th><td><u>#define  <dfn class="macro" id="_M/TEARING_EFFECT_DELAY_SHIFT" data-ref="_M/TEARING_EFFECT_DELAY_SHIFT">TEARING_EFFECT_DELAY_SHIFT</dfn>			0</u></td></tr>
<tr><th id="7750">7750</th><td><u>#define  <dfn class="macro" id="_M/TEARING_EFFECT_DELAY_MASK" data-ref="_M/TEARING_EFFECT_DELAY_MASK">TEARING_EFFECT_DELAY_MASK</dfn>			(0xffff &lt;&lt; 0)</u></td></tr>
<tr><th id="7751">7751</th><td></td></tr>
<tr><th id="7752">7752</th><td><i>/* XXX: all bits reserved */</i></td></tr>
<tr><th id="7753">7753</th><td><u>#define <dfn class="macro" id="_M/_MIPIA_AUTOPWG" data-ref="_M/_MIPIA_AUTOPWG">_MIPIA_AUTOPWG</dfn>			(VLV_DISPLAY_BASE + 0x611a0)</u></td></tr>
<tr><th id="7754">7754</th><td></td></tr>
<tr><th id="7755">7755</th><td><i>/* MIPI DSI Controller and D-PHY registers */</i></td></tr>
<tr><th id="7756">7756</th><td></td></tr>
<tr><th id="7757">7757</th><td><u>#define <dfn class="macro" id="_M/_MIPIA_DEVICE_READY" data-ref="_M/_MIPIA_DEVICE_READY">_MIPIA_DEVICE_READY</dfn>		(dev_priv-&gt;mipi_mmio_base + 0xb000)</u></td></tr>
<tr><th id="7758">7758</th><td><u>#define <dfn class="macro" id="_M/_MIPIC_DEVICE_READY" data-ref="_M/_MIPIC_DEVICE_READY">_MIPIC_DEVICE_READY</dfn>		(dev_priv-&gt;mipi_mmio_base + 0xb800)</u></td></tr>
<tr><th id="7759">7759</th><td><u>#define <dfn class="macro" id="_M/MIPI_DEVICE_READY" data-ref="_M/MIPI_DEVICE_READY">MIPI_DEVICE_READY</dfn>(port)		_MIPI_PORT(port, _MIPIA_DEVICE_READY, \</u></td></tr>
<tr><th id="7760">7760</th><td><u>						_MIPIC_DEVICE_READY)</u></td></tr>
<tr><th id="7761">7761</th><td><u>#define  <dfn class="macro" id="_M/BUS_POSSESSION" data-ref="_M/BUS_POSSESSION">BUS_POSSESSION</dfn>					(1 &lt;&lt; 3) /* set to give bus to receiver */</u></td></tr>
<tr><th id="7762">7762</th><td><u>#define  <dfn class="macro" id="_M/ULPS_STATE_MASK" data-ref="_M/ULPS_STATE_MASK">ULPS_STATE_MASK</dfn>				(3 &lt;&lt; 1)</u></td></tr>
<tr><th id="7763">7763</th><td><u>#define  <dfn class="macro" id="_M/ULPS_STATE_ENTER" data-ref="_M/ULPS_STATE_ENTER">ULPS_STATE_ENTER</dfn>				(2 &lt;&lt; 1)</u></td></tr>
<tr><th id="7764">7764</th><td><u>#define  <dfn class="macro" id="_M/ULPS_STATE_EXIT" data-ref="_M/ULPS_STATE_EXIT">ULPS_STATE_EXIT</dfn>				(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="7765">7765</th><td><u>#define  <dfn class="macro" id="_M/ULPS_STATE_NORMAL_OPERATION" data-ref="_M/ULPS_STATE_NORMAL_OPERATION">ULPS_STATE_NORMAL_OPERATION</dfn>			(0 &lt;&lt; 1)</u></td></tr>
<tr><th id="7766">7766</th><td><u>#define  <dfn class="macro" id="_M/DEVICE_READY" data-ref="_M/DEVICE_READY">DEVICE_READY</dfn>					(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="7767">7767</th><td></td></tr>
<tr><th id="7768">7768</th><td><u>#define <dfn class="macro" id="_M/_MIPIA_INTR_STAT" data-ref="_M/_MIPIA_INTR_STAT">_MIPIA_INTR_STAT</dfn>		(dev_priv-&gt;mipi_mmio_base + 0xb004)</u></td></tr>
<tr><th id="7769">7769</th><td><u>#define <dfn class="macro" id="_M/_MIPIC_INTR_STAT" data-ref="_M/_MIPIC_INTR_STAT">_MIPIC_INTR_STAT</dfn>		(dev_priv-&gt;mipi_mmio_base + 0xb804)</u></td></tr>
<tr><th id="7770">7770</th><td><u>#define <dfn class="macro" id="_M/MIPI_INTR_STAT" data-ref="_M/MIPI_INTR_STAT">MIPI_INTR_STAT</dfn>(port)		_MIPI_PORT(port, _MIPIA_INTR_STAT, \</u></td></tr>
<tr><th id="7771">7771</th><td><u>					_MIPIC_INTR_STAT)</u></td></tr>
<tr><th id="7772">7772</th><td><u>#define <dfn class="macro" id="_M/_MIPIA_INTR_EN" data-ref="_M/_MIPIA_INTR_EN">_MIPIA_INTR_EN</dfn>			(dev_priv-&gt;mipi_mmio_base + 0xb008)</u></td></tr>
<tr><th id="7773">7773</th><td><u>#define <dfn class="macro" id="_M/_MIPIC_INTR_EN" data-ref="_M/_MIPIC_INTR_EN">_MIPIC_INTR_EN</dfn>			(dev_priv-&gt;mipi_mmio_base + 0xb808)</u></td></tr>
<tr><th id="7774">7774</th><td><u>#define <dfn class="macro" id="_M/MIPI_INTR_EN" data-ref="_M/MIPI_INTR_EN">MIPI_INTR_EN</dfn>(port)		_MIPI_PORT(port, _MIPIA_INTR_EN, \</u></td></tr>
<tr><th id="7775">7775</th><td><u>					_MIPIC_INTR_EN)</u></td></tr>
<tr><th id="7776">7776</th><td><u>#define  <dfn class="macro" id="_M/TEARING_EFFECT" data-ref="_M/TEARING_EFFECT">TEARING_EFFECT</dfn>					(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="7777">7777</th><td><u>#define  <dfn class="macro" id="_M/SPL_PKT_SENT_INTERRUPT" data-ref="_M/SPL_PKT_SENT_INTERRUPT">SPL_PKT_SENT_INTERRUPT</dfn>				(1 &lt;&lt; 30)</u></td></tr>
<tr><th id="7778">7778</th><td><u>#define  <dfn class="macro" id="_M/GEN_READ_DATA_AVAIL" data-ref="_M/GEN_READ_DATA_AVAIL">GEN_READ_DATA_AVAIL</dfn>				(1 &lt;&lt; 29)</u></td></tr>
<tr><th id="7779">7779</th><td><u>#define  <dfn class="macro" id="_M/LP_GENERIC_WR_FIFO_FULL" data-ref="_M/LP_GENERIC_WR_FIFO_FULL">LP_GENERIC_WR_FIFO_FULL</dfn>			(1 &lt;&lt; 28)</u></td></tr>
<tr><th id="7780">7780</th><td><u>#define  <dfn class="macro" id="_M/HS_GENERIC_WR_FIFO_FULL" data-ref="_M/HS_GENERIC_WR_FIFO_FULL">HS_GENERIC_WR_FIFO_FULL</dfn>			(1 &lt;&lt; 27)</u></td></tr>
<tr><th id="7781">7781</th><td><u>#define  <dfn class="macro" id="_M/RX_PROT_VIOLATION" data-ref="_M/RX_PROT_VIOLATION">RX_PROT_VIOLATION</dfn>				(1 &lt;&lt; 26)</u></td></tr>
<tr><th id="7782">7782</th><td><u>#define  <dfn class="macro" id="_M/RX_INVALID_TX_LENGTH" data-ref="_M/RX_INVALID_TX_LENGTH">RX_INVALID_TX_LENGTH</dfn>				(1 &lt;&lt; 25)</u></td></tr>
<tr><th id="7783">7783</th><td><u>#define  <dfn class="macro" id="_M/ACK_WITH_NO_ERROR" data-ref="_M/ACK_WITH_NO_ERROR">ACK_WITH_NO_ERROR</dfn>				(1 &lt;&lt; 24)</u></td></tr>
<tr><th id="7784">7784</th><td><u>#define  <dfn class="macro" id="_M/TURN_AROUND_ACK_TIMEOUT" data-ref="_M/TURN_AROUND_ACK_TIMEOUT">TURN_AROUND_ACK_TIMEOUT</dfn>			(1 &lt;&lt; 23)</u></td></tr>
<tr><th id="7785">7785</th><td><u>#define  <dfn class="macro" id="_M/LP_RX_TIMEOUT" data-ref="_M/LP_RX_TIMEOUT">LP_RX_TIMEOUT</dfn>					(1 &lt;&lt; 22)</u></td></tr>
<tr><th id="7786">7786</th><td><u>#define  <dfn class="macro" id="_M/HS_TX_TIMEOUT" data-ref="_M/HS_TX_TIMEOUT">HS_TX_TIMEOUT</dfn>					(1 &lt;&lt; 21)</u></td></tr>
<tr><th id="7787">7787</th><td><u>#define  <dfn class="macro" id="_M/DPI_FIFO_UNDERRUN" data-ref="_M/DPI_FIFO_UNDERRUN">DPI_FIFO_UNDERRUN</dfn>				(1 &lt;&lt; 20)</u></td></tr>
<tr><th id="7788">7788</th><td><u>#define  <dfn class="macro" id="_M/LOW_CONTENTION" data-ref="_M/LOW_CONTENTION">LOW_CONTENTION</dfn>					(1 &lt;&lt; 19)</u></td></tr>
<tr><th id="7789">7789</th><td><u>#define  <dfn class="macro" id="_M/HIGH_CONTENTION" data-ref="_M/HIGH_CONTENTION">HIGH_CONTENTION</dfn>				(1 &lt;&lt; 18)</u></td></tr>
<tr><th id="7790">7790</th><td><u>#define  <dfn class="macro" id="_M/TXDSI_VC_ID_INVALID" data-ref="_M/TXDSI_VC_ID_INVALID">TXDSI_VC_ID_INVALID</dfn>				(1 &lt;&lt; 17)</u></td></tr>
<tr><th id="7791">7791</th><td><u>#define  <dfn class="macro" id="_M/TXDSI_DATA_TYPE_NOT_RECOGNISED" data-ref="_M/TXDSI_DATA_TYPE_NOT_RECOGNISED">TXDSI_DATA_TYPE_NOT_RECOGNISED</dfn>			(1 &lt;&lt; 16)</u></td></tr>
<tr><th id="7792">7792</th><td><u>#define  <dfn class="macro" id="_M/TXCHECKSUM_ERROR" data-ref="_M/TXCHECKSUM_ERROR">TXCHECKSUM_ERROR</dfn>				(1 &lt;&lt; 15)</u></td></tr>
<tr><th id="7793">7793</th><td><u>#define  <dfn class="macro" id="_M/TXECC_MULTIBIT_ERROR" data-ref="_M/TXECC_MULTIBIT_ERROR">TXECC_MULTIBIT_ERROR</dfn>				(1 &lt;&lt; 14)</u></td></tr>
<tr><th id="7794">7794</th><td><u>#define  <dfn class="macro" id="_M/TXECC_SINGLE_BIT_ERROR" data-ref="_M/TXECC_SINGLE_BIT_ERROR">TXECC_SINGLE_BIT_ERROR</dfn>				(1 &lt;&lt; 13)</u></td></tr>
<tr><th id="7795">7795</th><td><u>#define  <dfn class="macro" id="_M/TXFALSE_CONTROL_ERROR" data-ref="_M/TXFALSE_CONTROL_ERROR">TXFALSE_CONTROL_ERROR</dfn>				(1 &lt;&lt; 12)</u></td></tr>
<tr><th id="7796">7796</th><td><u>#define  <dfn class="macro" id="_M/RXDSI_VC_ID_INVALID" data-ref="_M/RXDSI_VC_ID_INVALID">RXDSI_VC_ID_INVALID</dfn>				(1 &lt;&lt; 11)</u></td></tr>
<tr><th id="7797">7797</th><td><u>#define  <dfn class="macro" id="_M/RXDSI_DATA_TYPE_NOT_REGOGNISED" data-ref="_M/RXDSI_DATA_TYPE_NOT_REGOGNISED">RXDSI_DATA_TYPE_NOT_REGOGNISED</dfn>			(1 &lt;&lt; 10)</u></td></tr>
<tr><th id="7798">7798</th><td><u>#define  <dfn class="macro" id="_M/RXCHECKSUM_ERROR" data-ref="_M/RXCHECKSUM_ERROR">RXCHECKSUM_ERROR</dfn>				(1 &lt;&lt; 9)</u></td></tr>
<tr><th id="7799">7799</th><td><u>#define  <dfn class="macro" id="_M/RXECC_MULTIBIT_ERROR" data-ref="_M/RXECC_MULTIBIT_ERROR">RXECC_MULTIBIT_ERROR</dfn>				(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="7800">7800</th><td><u>#define  <dfn class="macro" id="_M/RXECC_SINGLE_BIT_ERROR" data-ref="_M/RXECC_SINGLE_BIT_ERROR">RXECC_SINGLE_BIT_ERROR</dfn>				(1 &lt;&lt; 7)</u></td></tr>
<tr><th id="7801">7801</th><td><u>#define  <dfn class="macro" id="_M/RXFALSE_CONTROL_ERROR" data-ref="_M/RXFALSE_CONTROL_ERROR">RXFALSE_CONTROL_ERROR</dfn>				(1 &lt;&lt; 6)</u></td></tr>
<tr><th id="7802">7802</th><td><u>#define  <dfn class="macro" id="_M/RXHS_RECEIVE_TIMEOUT_ERROR" data-ref="_M/RXHS_RECEIVE_TIMEOUT_ERROR">RXHS_RECEIVE_TIMEOUT_ERROR</dfn>			(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="7803">7803</th><td><u>#define  <dfn class="macro" id="_M/RX_LP_TX_SYNC_ERROR" data-ref="_M/RX_LP_TX_SYNC_ERROR">RX_LP_TX_SYNC_ERROR</dfn>				(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="7804">7804</th><td><u>#define  <dfn class="macro" id="_M/RXEXCAPE_MODE_ENTRY_ERROR" data-ref="_M/RXEXCAPE_MODE_ENTRY_ERROR">RXEXCAPE_MODE_ENTRY_ERROR</dfn>			(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="7805">7805</th><td><u>#define  <dfn class="macro" id="_M/RXEOT_SYNC_ERROR" data-ref="_M/RXEOT_SYNC_ERROR">RXEOT_SYNC_ERROR</dfn>				(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="7806">7806</th><td><u>#define  <dfn class="macro" id="_M/RXSOT_SYNC_ERROR" data-ref="_M/RXSOT_SYNC_ERROR">RXSOT_SYNC_ERROR</dfn>				(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="7807">7807</th><td><u>#define  <dfn class="macro" id="_M/RXSOT_ERROR" data-ref="_M/RXSOT_ERROR">RXSOT_ERROR</dfn>					(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="7808">7808</th><td></td></tr>
<tr><th id="7809">7809</th><td><u>#define <dfn class="macro" id="_M/_MIPIA_DSI_FUNC_PRG" data-ref="_M/_MIPIA_DSI_FUNC_PRG">_MIPIA_DSI_FUNC_PRG</dfn>		(dev_priv-&gt;mipi_mmio_base + 0xb00c)</u></td></tr>
<tr><th id="7810">7810</th><td><u>#define <dfn class="macro" id="_M/_MIPIC_DSI_FUNC_PRG" data-ref="_M/_MIPIC_DSI_FUNC_PRG">_MIPIC_DSI_FUNC_PRG</dfn>		(dev_priv-&gt;mipi_mmio_base + 0xb80c)</u></td></tr>
<tr><th id="7811">7811</th><td><u>#define <dfn class="macro" id="_M/MIPI_DSI_FUNC_PRG" data-ref="_M/MIPI_DSI_FUNC_PRG">MIPI_DSI_FUNC_PRG</dfn>(port)		_MIPI_PORT(port, _MIPIA_DSI_FUNC_PRG, \</u></td></tr>
<tr><th id="7812">7812</th><td><u>						_MIPIC_DSI_FUNC_PRG)</u></td></tr>
<tr><th id="7813">7813</th><td><u>#define  <dfn class="macro" id="_M/CMD_MODE_DATA_WIDTH_MASK" data-ref="_M/CMD_MODE_DATA_WIDTH_MASK">CMD_MODE_DATA_WIDTH_MASK</dfn>			(7 &lt;&lt; 13)</u></td></tr>
<tr><th id="7814">7814</th><td><u>#define  <dfn class="macro" id="_M/CMD_MODE_NOT_SUPPORTED" data-ref="_M/CMD_MODE_NOT_SUPPORTED">CMD_MODE_NOT_SUPPORTED</dfn>				(0 &lt;&lt; 13)</u></td></tr>
<tr><th id="7815">7815</th><td><u>#define  <dfn class="macro" id="_M/CMD_MODE_DATA_WIDTH_16_BIT" data-ref="_M/CMD_MODE_DATA_WIDTH_16_BIT">CMD_MODE_DATA_WIDTH_16_BIT</dfn>			(1 &lt;&lt; 13)</u></td></tr>
<tr><th id="7816">7816</th><td><u>#define  <dfn class="macro" id="_M/CMD_MODE_DATA_WIDTH_9_BIT" data-ref="_M/CMD_MODE_DATA_WIDTH_9_BIT">CMD_MODE_DATA_WIDTH_9_BIT</dfn>			(2 &lt;&lt; 13)</u></td></tr>
<tr><th id="7817">7817</th><td><u>#define  <dfn class="macro" id="_M/CMD_MODE_DATA_WIDTH_8_BIT" data-ref="_M/CMD_MODE_DATA_WIDTH_8_BIT">CMD_MODE_DATA_WIDTH_8_BIT</dfn>			(3 &lt;&lt; 13)</u></td></tr>
<tr><th id="7818">7818</th><td><u>#define  <dfn class="macro" id="_M/CMD_MODE_DATA_WIDTH_OPTION1" data-ref="_M/CMD_MODE_DATA_WIDTH_OPTION1">CMD_MODE_DATA_WIDTH_OPTION1</dfn>			(4 &lt;&lt; 13)</u></td></tr>
<tr><th id="7819">7819</th><td><u>#define  <dfn class="macro" id="_M/CMD_MODE_DATA_WIDTH_OPTION2" data-ref="_M/CMD_MODE_DATA_WIDTH_OPTION2">CMD_MODE_DATA_WIDTH_OPTION2</dfn>			(5 &lt;&lt; 13)</u></td></tr>
<tr><th id="7820">7820</th><td><u>#define  <dfn class="macro" id="_M/VID_MODE_FORMAT_MASK" data-ref="_M/VID_MODE_FORMAT_MASK">VID_MODE_FORMAT_MASK</dfn>				(0xf &lt;&lt; 7)</u></td></tr>
<tr><th id="7821">7821</th><td><u>#define  <dfn class="macro" id="_M/VID_MODE_NOT_SUPPORTED" data-ref="_M/VID_MODE_NOT_SUPPORTED">VID_MODE_NOT_SUPPORTED</dfn>				(0 &lt;&lt; 7)</u></td></tr>
<tr><th id="7822">7822</th><td><u>#define  <dfn class="macro" id="_M/VID_MODE_FORMAT_RGB565" data-ref="_M/VID_MODE_FORMAT_RGB565">VID_MODE_FORMAT_RGB565</dfn>				(1 &lt;&lt; 7)</u></td></tr>
<tr><th id="7823">7823</th><td><u>#define  <dfn class="macro" id="_M/VID_MODE_FORMAT_RGB666" data-ref="_M/VID_MODE_FORMAT_RGB666">VID_MODE_FORMAT_RGB666</dfn>				(2 &lt;&lt; 7)</u></td></tr>
<tr><th id="7824">7824</th><td><u>#define  <dfn class="macro" id="_M/VID_MODE_FORMAT_RGB666_LOOSE" data-ref="_M/VID_MODE_FORMAT_RGB666_LOOSE">VID_MODE_FORMAT_RGB666_LOOSE</dfn>			(3 &lt;&lt; 7)</u></td></tr>
<tr><th id="7825">7825</th><td><u>#define  <dfn class="macro" id="_M/VID_MODE_FORMAT_RGB888" data-ref="_M/VID_MODE_FORMAT_RGB888">VID_MODE_FORMAT_RGB888</dfn>				(4 &lt;&lt; 7)</u></td></tr>
<tr><th id="7826">7826</th><td><u>#define  <dfn class="macro" id="_M/CMD_MODE_CHANNEL_NUMBER_SHIFT" data-ref="_M/CMD_MODE_CHANNEL_NUMBER_SHIFT">CMD_MODE_CHANNEL_NUMBER_SHIFT</dfn>			5</u></td></tr>
<tr><th id="7827">7827</th><td><u>#define  <dfn class="macro" id="_M/CMD_MODE_CHANNEL_NUMBER_MASK" data-ref="_M/CMD_MODE_CHANNEL_NUMBER_MASK">CMD_MODE_CHANNEL_NUMBER_MASK</dfn>			(3 &lt;&lt; 5)</u></td></tr>
<tr><th id="7828">7828</th><td><u>#define  <dfn class="macro" id="_M/VID_MODE_CHANNEL_NUMBER_SHIFT" data-ref="_M/VID_MODE_CHANNEL_NUMBER_SHIFT">VID_MODE_CHANNEL_NUMBER_SHIFT</dfn>			3</u></td></tr>
<tr><th id="7829">7829</th><td><u>#define  <dfn class="macro" id="_M/VID_MODE_CHANNEL_NUMBER_MASK" data-ref="_M/VID_MODE_CHANNEL_NUMBER_MASK">VID_MODE_CHANNEL_NUMBER_MASK</dfn>			(3 &lt;&lt; 3)</u></td></tr>
<tr><th id="7830">7830</th><td><u>#define  <dfn class="macro" id="_M/DATA_LANES_PRG_REG_SHIFT" data-ref="_M/DATA_LANES_PRG_REG_SHIFT">DATA_LANES_PRG_REG_SHIFT</dfn>			0</u></td></tr>
<tr><th id="7831">7831</th><td><u>#define  <dfn class="macro" id="_M/DATA_LANES_PRG_REG_MASK" data-ref="_M/DATA_LANES_PRG_REG_MASK">DATA_LANES_PRG_REG_MASK</dfn>			(7 &lt;&lt; 0)</u></td></tr>
<tr><th id="7832">7832</th><td></td></tr>
<tr><th id="7833">7833</th><td><u>#define <dfn class="macro" id="_M/_MIPIA_HS_TX_TIMEOUT" data-ref="_M/_MIPIA_HS_TX_TIMEOUT">_MIPIA_HS_TX_TIMEOUT</dfn>		(dev_priv-&gt;mipi_mmio_base + 0xb010)</u></td></tr>
<tr><th id="7834">7834</th><td><u>#define <dfn class="macro" id="_M/_MIPIC_HS_TX_TIMEOUT" data-ref="_M/_MIPIC_HS_TX_TIMEOUT">_MIPIC_HS_TX_TIMEOUT</dfn>		(dev_priv-&gt;mipi_mmio_base + 0xb810)</u></td></tr>
<tr><th id="7835">7835</th><td><u>#define <dfn class="macro" id="_M/MIPI_HS_TX_TIMEOUT" data-ref="_M/MIPI_HS_TX_TIMEOUT">MIPI_HS_TX_TIMEOUT</dfn>(port)	_MIPI_PORT(port, _MIPIA_HS_TX_TIMEOUT, \</u></td></tr>
<tr><th id="7836">7836</th><td><u>					_MIPIC_HS_TX_TIMEOUT)</u></td></tr>
<tr><th id="7837">7837</th><td><u>#define  <dfn class="macro" id="_M/HIGH_SPEED_TX_TIMEOUT_COUNTER_MASK" data-ref="_M/HIGH_SPEED_TX_TIMEOUT_COUNTER_MASK">HIGH_SPEED_TX_TIMEOUT_COUNTER_MASK</dfn>		0xffffff</u></td></tr>
<tr><th id="7838">7838</th><td></td></tr>
<tr><th id="7839">7839</th><td><u>#define <dfn class="macro" id="_M/_MIPIA_LP_RX_TIMEOUT" data-ref="_M/_MIPIA_LP_RX_TIMEOUT">_MIPIA_LP_RX_TIMEOUT</dfn>		(dev_priv-&gt;mipi_mmio_base + 0xb014)</u></td></tr>
<tr><th id="7840">7840</th><td><u>#define <dfn class="macro" id="_M/_MIPIC_LP_RX_TIMEOUT" data-ref="_M/_MIPIC_LP_RX_TIMEOUT">_MIPIC_LP_RX_TIMEOUT</dfn>		(dev_priv-&gt;mipi_mmio_base + 0xb814)</u></td></tr>
<tr><th id="7841">7841</th><td><u>#define <dfn class="macro" id="_M/MIPI_LP_RX_TIMEOUT" data-ref="_M/MIPI_LP_RX_TIMEOUT">MIPI_LP_RX_TIMEOUT</dfn>(port)	_MIPI_PORT(port, _MIPIA_LP_RX_TIMEOUT, \</u></td></tr>
<tr><th id="7842">7842</th><td><u>					_MIPIC_LP_RX_TIMEOUT)</u></td></tr>
<tr><th id="7843">7843</th><td><u>#define  <dfn class="macro" id="_M/LOW_POWER_RX_TIMEOUT_COUNTER_MASK" data-ref="_M/LOW_POWER_RX_TIMEOUT_COUNTER_MASK">LOW_POWER_RX_TIMEOUT_COUNTER_MASK</dfn>		0xffffff</u></td></tr>
<tr><th id="7844">7844</th><td></td></tr>
<tr><th id="7845">7845</th><td><u>#define <dfn class="macro" id="_M/_MIPIA_TURN_AROUND_TIMEOUT" data-ref="_M/_MIPIA_TURN_AROUND_TIMEOUT">_MIPIA_TURN_AROUND_TIMEOUT</dfn>	(dev_priv-&gt;mipi_mmio_base + 0xb018)</u></td></tr>
<tr><th id="7846">7846</th><td><u>#define <dfn class="macro" id="_M/_MIPIC_TURN_AROUND_TIMEOUT" data-ref="_M/_MIPIC_TURN_AROUND_TIMEOUT">_MIPIC_TURN_AROUND_TIMEOUT</dfn>	(dev_priv-&gt;mipi_mmio_base + 0xb818)</u></td></tr>
<tr><th id="7847">7847</th><td><u>#define <dfn class="macro" id="_M/MIPI_TURN_AROUND_TIMEOUT" data-ref="_M/MIPI_TURN_AROUND_TIMEOUT">MIPI_TURN_AROUND_TIMEOUT</dfn>(port)	_MIPI_PORT(port, \</u></td></tr>
<tr><th id="7848">7848</th><td><u>			_MIPIA_TURN_AROUND_TIMEOUT, _MIPIC_TURN_AROUND_TIMEOUT)</u></td></tr>
<tr><th id="7849">7849</th><td><u>#define  <dfn class="macro" id="_M/TURN_AROUND_TIMEOUT_MASK" data-ref="_M/TURN_AROUND_TIMEOUT_MASK">TURN_AROUND_TIMEOUT_MASK</dfn>			0x3f</u></td></tr>
<tr><th id="7850">7850</th><td></td></tr>
<tr><th id="7851">7851</th><td><u>#define <dfn class="macro" id="_M/_MIPIA_DEVICE_RESET_TIMER" data-ref="_M/_MIPIA_DEVICE_RESET_TIMER">_MIPIA_DEVICE_RESET_TIMER</dfn>	(dev_priv-&gt;mipi_mmio_base + 0xb01c)</u></td></tr>
<tr><th id="7852">7852</th><td><u>#define <dfn class="macro" id="_M/_MIPIC_DEVICE_RESET_TIMER" data-ref="_M/_MIPIC_DEVICE_RESET_TIMER">_MIPIC_DEVICE_RESET_TIMER</dfn>	(dev_priv-&gt;mipi_mmio_base + 0xb81c)</u></td></tr>
<tr><th id="7853">7853</th><td><u>#define <dfn class="macro" id="_M/MIPI_DEVICE_RESET_TIMER" data-ref="_M/MIPI_DEVICE_RESET_TIMER">MIPI_DEVICE_RESET_TIMER</dfn>(port)	_MIPI_PORT(port, \</u></td></tr>
<tr><th id="7854">7854</th><td><u>			_MIPIA_DEVICE_RESET_TIMER, _MIPIC_DEVICE_RESET_TIMER)</u></td></tr>
<tr><th id="7855">7855</th><td><u>#define  <dfn class="macro" id="_M/DEVICE_RESET_TIMER_MASK" data-ref="_M/DEVICE_RESET_TIMER_MASK">DEVICE_RESET_TIMER_MASK</dfn>			0xffff</u></td></tr>
<tr><th id="7856">7856</th><td></td></tr>
<tr><th id="7857">7857</th><td><u>#define <dfn class="macro" id="_M/_MIPIA_DPI_RESOLUTION" data-ref="_M/_MIPIA_DPI_RESOLUTION">_MIPIA_DPI_RESOLUTION</dfn>		(dev_priv-&gt;mipi_mmio_base + 0xb020)</u></td></tr>
<tr><th id="7858">7858</th><td><u>#define <dfn class="macro" id="_M/_MIPIC_DPI_RESOLUTION" data-ref="_M/_MIPIC_DPI_RESOLUTION">_MIPIC_DPI_RESOLUTION</dfn>		(dev_priv-&gt;mipi_mmio_base + 0xb820)</u></td></tr>
<tr><th id="7859">7859</th><td><u>#define <dfn class="macro" id="_M/MIPI_DPI_RESOLUTION" data-ref="_M/MIPI_DPI_RESOLUTION">MIPI_DPI_RESOLUTION</dfn>(port)	_MIPI_PORT(port, _MIPIA_DPI_RESOLUTION, \</u></td></tr>
<tr><th id="7860">7860</th><td><u>					_MIPIC_DPI_RESOLUTION)</u></td></tr>
<tr><th id="7861">7861</th><td><u>#define  <dfn class="macro" id="_M/VERTICAL_ADDRESS_SHIFT" data-ref="_M/VERTICAL_ADDRESS_SHIFT">VERTICAL_ADDRESS_SHIFT</dfn>				16</u></td></tr>
<tr><th id="7862">7862</th><td><u>#define  <dfn class="macro" id="_M/VERTICAL_ADDRESS_MASK" data-ref="_M/VERTICAL_ADDRESS_MASK">VERTICAL_ADDRESS_MASK</dfn>				(0xffff &lt;&lt; 16)</u></td></tr>
<tr><th id="7863">7863</th><td><u>#define  <dfn class="macro" id="_M/HORIZONTAL_ADDRESS_SHIFT" data-ref="_M/HORIZONTAL_ADDRESS_SHIFT">HORIZONTAL_ADDRESS_SHIFT</dfn>			0</u></td></tr>
<tr><th id="7864">7864</th><td><u>#define  <dfn class="macro" id="_M/HORIZONTAL_ADDRESS_MASK" data-ref="_M/HORIZONTAL_ADDRESS_MASK">HORIZONTAL_ADDRESS_MASK</dfn>			0xffff</u></td></tr>
<tr><th id="7865">7865</th><td></td></tr>
<tr><th id="7866">7866</th><td><u>#define <dfn class="macro" id="_M/_MIPIA_DBI_FIFO_THROTTLE" data-ref="_M/_MIPIA_DBI_FIFO_THROTTLE">_MIPIA_DBI_FIFO_THROTTLE</dfn>	(dev_priv-&gt;mipi_mmio_base + 0xb024)</u></td></tr>
<tr><th id="7867">7867</th><td><u>#define <dfn class="macro" id="_M/_MIPIC_DBI_FIFO_THROTTLE" data-ref="_M/_MIPIC_DBI_FIFO_THROTTLE">_MIPIC_DBI_FIFO_THROTTLE</dfn>	(dev_priv-&gt;mipi_mmio_base + 0xb824)</u></td></tr>
<tr><th id="7868">7868</th><td><u>#define <dfn class="macro" id="_M/MIPI_DBI_FIFO_THROTTLE" data-ref="_M/MIPI_DBI_FIFO_THROTTLE">MIPI_DBI_FIFO_THROTTLE</dfn>(port)	_MIPI_PORT(port, \</u></td></tr>
<tr><th id="7869">7869</th><td><u>			_MIPIA_DBI_FIFO_THROTTLE, _MIPIC_DBI_FIFO_THROTTLE)</u></td></tr>
<tr><th id="7870">7870</th><td><u>#define  <dfn class="macro" id="_M/DBI_FIFO_EMPTY_HALF" data-ref="_M/DBI_FIFO_EMPTY_HALF">DBI_FIFO_EMPTY_HALF</dfn>				(0 &lt;&lt; 0)</u></td></tr>
<tr><th id="7871">7871</th><td><u>#define  <dfn class="macro" id="_M/DBI_FIFO_EMPTY_QUARTER" data-ref="_M/DBI_FIFO_EMPTY_QUARTER">DBI_FIFO_EMPTY_QUARTER</dfn>				(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="7872">7872</th><td><u>#define  <dfn class="macro" id="_M/DBI_FIFO_EMPTY_7_LOCATIONS" data-ref="_M/DBI_FIFO_EMPTY_7_LOCATIONS">DBI_FIFO_EMPTY_7_LOCATIONS</dfn>			(2 &lt;&lt; 0)</u></td></tr>
<tr><th id="7873">7873</th><td></td></tr>
<tr><th id="7874">7874</th><td><i>/* regs below are bits 15:0 */</i></td></tr>
<tr><th id="7875">7875</th><td><u>#define <dfn class="macro" id="_M/_MIPIA_HSYNC_PADDING_COUNT" data-ref="_M/_MIPIA_HSYNC_PADDING_COUNT">_MIPIA_HSYNC_PADDING_COUNT</dfn>	(dev_priv-&gt;mipi_mmio_base + 0xb028)</u></td></tr>
<tr><th id="7876">7876</th><td><u>#define <dfn class="macro" id="_M/_MIPIC_HSYNC_PADDING_COUNT" data-ref="_M/_MIPIC_HSYNC_PADDING_COUNT">_MIPIC_HSYNC_PADDING_COUNT</dfn>	(dev_priv-&gt;mipi_mmio_base + 0xb828)</u></td></tr>
<tr><th id="7877">7877</th><td><u>#define <dfn class="macro" id="_M/MIPI_HSYNC_PADDING_COUNT" data-ref="_M/MIPI_HSYNC_PADDING_COUNT">MIPI_HSYNC_PADDING_COUNT</dfn>(port)	_MIPI_PORT(port, \</u></td></tr>
<tr><th id="7878">7878</th><td><u>			_MIPIA_HSYNC_PADDING_COUNT, _MIPIC_HSYNC_PADDING_COUNT)</u></td></tr>
<tr><th id="7879">7879</th><td></td></tr>
<tr><th id="7880">7880</th><td><u>#define <dfn class="macro" id="_M/_MIPIA_HBP_COUNT" data-ref="_M/_MIPIA_HBP_COUNT">_MIPIA_HBP_COUNT</dfn>		(dev_priv-&gt;mipi_mmio_base + 0xb02c)</u></td></tr>
<tr><th id="7881">7881</th><td><u>#define <dfn class="macro" id="_M/_MIPIC_HBP_COUNT" data-ref="_M/_MIPIC_HBP_COUNT">_MIPIC_HBP_COUNT</dfn>		(dev_priv-&gt;mipi_mmio_base + 0xb82c)</u></td></tr>
<tr><th id="7882">7882</th><td><u>#define <dfn class="macro" id="_M/MIPI_HBP_COUNT" data-ref="_M/MIPI_HBP_COUNT">MIPI_HBP_COUNT</dfn>(port)		_MIPI_PORT(port, _MIPIA_HBP_COUNT, \</u></td></tr>
<tr><th id="7883">7883</th><td><u>					_MIPIC_HBP_COUNT)</u></td></tr>
<tr><th id="7884">7884</th><td></td></tr>
<tr><th id="7885">7885</th><td><u>#define <dfn class="macro" id="_M/_MIPIA_HFP_COUNT" data-ref="_M/_MIPIA_HFP_COUNT">_MIPIA_HFP_COUNT</dfn>		(dev_priv-&gt;mipi_mmio_base + 0xb030)</u></td></tr>
<tr><th id="7886">7886</th><td><u>#define <dfn class="macro" id="_M/_MIPIC_HFP_COUNT" data-ref="_M/_MIPIC_HFP_COUNT">_MIPIC_HFP_COUNT</dfn>		(dev_priv-&gt;mipi_mmio_base + 0xb830)</u></td></tr>
<tr><th id="7887">7887</th><td><u>#define <dfn class="macro" id="_M/MIPI_HFP_COUNT" data-ref="_M/MIPI_HFP_COUNT">MIPI_HFP_COUNT</dfn>(port)		_MIPI_PORT(port, _MIPIA_HFP_COUNT, \</u></td></tr>
<tr><th id="7888">7888</th><td><u>					_MIPIC_HFP_COUNT)</u></td></tr>
<tr><th id="7889">7889</th><td></td></tr>
<tr><th id="7890">7890</th><td><u>#define <dfn class="macro" id="_M/_MIPIA_HACTIVE_AREA_COUNT" data-ref="_M/_MIPIA_HACTIVE_AREA_COUNT">_MIPIA_HACTIVE_AREA_COUNT</dfn>	(dev_priv-&gt;mipi_mmio_base + 0xb034)</u></td></tr>
<tr><th id="7891">7891</th><td><u>#define <dfn class="macro" id="_M/_MIPIC_HACTIVE_AREA_COUNT" data-ref="_M/_MIPIC_HACTIVE_AREA_COUNT">_MIPIC_HACTIVE_AREA_COUNT</dfn>	(dev_priv-&gt;mipi_mmio_base + 0xb834)</u></td></tr>
<tr><th id="7892">7892</th><td><u>#define <dfn class="macro" id="_M/MIPI_HACTIVE_AREA_COUNT" data-ref="_M/MIPI_HACTIVE_AREA_COUNT">MIPI_HACTIVE_AREA_COUNT</dfn>(port)	_MIPI_PORT(port, \</u></td></tr>
<tr><th id="7893">7893</th><td><u>			_MIPIA_HACTIVE_AREA_COUNT, _MIPIC_HACTIVE_AREA_COUNT)</u></td></tr>
<tr><th id="7894">7894</th><td></td></tr>
<tr><th id="7895">7895</th><td><u>#define <dfn class="macro" id="_M/_MIPIA_VSYNC_PADDING_COUNT" data-ref="_M/_MIPIA_VSYNC_PADDING_COUNT">_MIPIA_VSYNC_PADDING_COUNT</dfn>	(dev_priv-&gt;mipi_mmio_base + 0xb038)</u></td></tr>
<tr><th id="7896">7896</th><td><u>#define <dfn class="macro" id="_M/_MIPIC_VSYNC_PADDING_COUNT" data-ref="_M/_MIPIC_VSYNC_PADDING_COUNT">_MIPIC_VSYNC_PADDING_COUNT</dfn>	(dev_priv-&gt;mipi_mmio_base + 0xb838)</u></td></tr>
<tr><th id="7897">7897</th><td><u>#define <dfn class="macro" id="_M/MIPI_VSYNC_PADDING_COUNT" data-ref="_M/MIPI_VSYNC_PADDING_COUNT">MIPI_VSYNC_PADDING_COUNT</dfn>(port)	_MIPI_PORT(port, \</u></td></tr>
<tr><th id="7898">7898</th><td><u>			_MIPIA_VSYNC_PADDING_COUNT, _MIPIC_VSYNC_PADDING_COUNT)</u></td></tr>
<tr><th id="7899">7899</th><td></td></tr>
<tr><th id="7900">7900</th><td><u>#define <dfn class="macro" id="_M/_MIPIA_VBP_COUNT" data-ref="_M/_MIPIA_VBP_COUNT">_MIPIA_VBP_COUNT</dfn>		(dev_priv-&gt;mipi_mmio_base + 0xb03c)</u></td></tr>
<tr><th id="7901">7901</th><td><u>#define <dfn class="macro" id="_M/_MIPIC_VBP_COUNT" data-ref="_M/_MIPIC_VBP_COUNT">_MIPIC_VBP_COUNT</dfn>		(dev_priv-&gt;mipi_mmio_base + 0xb83c)</u></td></tr>
<tr><th id="7902">7902</th><td><u>#define <dfn class="macro" id="_M/MIPI_VBP_COUNT" data-ref="_M/MIPI_VBP_COUNT">MIPI_VBP_COUNT</dfn>(port)		_MIPI_PORT(port, _MIPIA_VBP_COUNT, \</u></td></tr>
<tr><th id="7903">7903</th><td><u>					_MIPIC_VBP_COUNT)</u></td></tr>
<tr><th id="7904">7904</th><td></td></tr>
<tr><th id="7905">7905</th><td><u>#define <dfn class="macro" id="_M/_MIPIA_VFP_COUNT" data-ref="_M/_MIPIA_VFP_COUNT">_MIPIA_VFP_COUNT</dfn>		(dev_priv-&gt;mipi_mmio_base + 0xb040)</u></td></tr>
<tr><th id="7906">7906</th><td><u>#define <dfn class="macro" id="_M/_MIPIC_VFP_COUNT" data-ref="_M/_MIPIC_VFP_COUNT">_MIPIC_VFP_COUNT</dfn>		(dev_priv-&gt;mipi_mmio_base + 0xb840)</u></td></tr>
<tr><th id="7907">7907</th><td><u>#define <dfn class="macro" id="_M/MIPI_VFP_COUNT" data-ref="_M/MIPI_VFP_COUNT">MIPI_VFP_COUNT</dfn>(port)		_MIPI_PORT(port, _MIPIA_VFP_COUNT, \</u></td></tr>
<tr><th id="7908">7908</th><td><u>					_MIPIC_VFP_COUNT)</u></td></tr>
<tr><th id="7909">7909</th><td></td></tr>
<tr><th id="7910">7910</th><td><u>#define <dfn class="macro" id="_M/_MIPIA_HIGH_LOW_SWITCH_COUNT" data-ref="_M/_MIPIA_HIGH_LOW_SWITCH_COUNT">_MIPIA_HIGH_LOW_SWITCH_COUNT</dfn>	(dev_priv-&gt;mipi_mmio_base + 0xb044)</u></td></tr>
<tr><th id="7911">7911</th><td><u>#define <dfn class="macro" id="_M/_MIPIC_HIGH_LOW_SWITCH_COUNT" data-ref="_M/_MIPIC_HIGH_LOW_SWITCH_COUNT">_MIPIC_HIGH_LOW_SWITCH_COUNT</dfn>	(dev_priv-&gt;mipi_mmio_base + 0xb844)</u></td></tr>
<tr><th id="7912">7912</th><td><u>#define <dfn class="macro" id="_M/MIPI_HIGH_LOW_SWITCH_COUNT" data-ref="_M/MIPI_HIGH_LOW_SWITCH_COUNT">MIPI_HIGH_LOW_SWITCH_COUNT</dfn>(port)	_MIPI_PORT(port,	\</u></td></tr>
<tr><th id="7913">7913</th><td><u>		_MIPIA_HIGH_LOW_SWITCH_COUNT, _MIPIC_HIGH_LOW_SWITCH_COUNT)</u></td></tr>
<tr><th id="7914">7914</th><td></td></tr>
<tr><th id="7915">7915</th><td><i>/* regs above are bits 15:0 */</i></td></tr>
<tr><th id="7916">7916</th><td></td></tr>
<tr><th id="7917">7917</th><td><u>#define <dfn class="macro" id="_M/_MIPIA_DPI_CONTROL" data-ref="_M/_MIPIA_DPI_CONTROL">_MIPIA_DPI_CONTROL</dfn>		(dev_priv-&gt;mipi_mmio_base + 0xb048)</u></td></tr>
<tr><th id="7918">7918</th><td><u>#define <dfn class="macro" id="_M/_MIPIC_DPI_CONTROL" data-ref="_M/_MIPIC_DPI_CONTROL">_MIPIC_DPI_CONTROL</dfn>		(dev_priv-&gt;mipi_mmio_base + 0xb848)</u></td></tr>
<tr><th id="7919">7919</th><td><u>#define <dfn class="macro" id="_M/MIPI_DPI_CONTROL" data-ref="_M/MIPI_DPI_CONTROL">MIPI_DPI_CONTROL</dfn>(port)		_MIPI_PORT(port, _MIPIA_DPI_CONTROL, \</u></td></tr>
<tr><th id="7920">7920</th><td><u>					_MIPIC_DPI_CONTROL)</u></td></tr>
<tr><th id="7921">7921</th><td><u>#define  <dfn class="macro" id="_M/DPI_LP_MODE" data-ref="_M/DPI_LP_MODE">DPI_LP_MODE</dfn>					(1 &lt;&lt; 6)</u></td></tr>
<tr><th id="7922">7922</th><td><u>#define  <dfn class="macro" id="_M/BACKLIGHT_OFF" data-ref="_M/BACKLIGHT_OFF">BACKLIGHT_OFF</dfn>					(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="7923">7923</th><td><u>#define  <dfn class="macro" id="_M/BACKLIGHT_ON" data-ref="_M/BACKLIGHT_ON">BACKLIGHT_ON</dfn>					(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="7924">7924</th><td><u>#define  <dfn class="macro" id="_M/COLOR_MODE_OFF" data-ref="_M/COLOR_MODE_OFF">COLOR_MODE_OFF</dfn>					(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="7925">7925</th><td><u>#define  <dfn class="macro" id="_M/COLOR_MODE_ON" data-ref="_M/COLOR_MODE_ON">COLOR_MODE_ON</dfn>					(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="7926">7926</th><td><u>#define  <dfn class="macro" id="_M/TURN_ON" data-ref="_M/TURN_ON">TURN_ON</dfn>					(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="7927">7927</th><td><u>#define  <dfn class="macro" id="_M/SHUTDOWN" data-ref="_M/SHUTDOWN">SHUTDOWN</dfn>					(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="7928">7928</th><td></td></tr>
<tr><th id="7929">7929</th><td><u>#define <dfn class="macro" id="_M/_MIPIA_DPI_DATA" data-ref="_M/_MIPIA_DPI_DATA">_MIPIA_DPI_DATA</dfn>			(dev_priv-&gt;mipi_mmio_base + 0xb04c)</u></td></tr>
<tr><th id="7930">7930</th><td><u>#define <dfn class="macro" id="_M/_MIPIC_DPI_DATA" data-ref="_M/_MIPIC_DPI_DATA">_MIPIC_DPI_DATA</dfn>			(dev_priv-&gt;mipi_mmio_base + 0xb84c)</u></td></tr>
<tr><th id="7931">7931</th><td><u>#define <dfn class="macro" id="_M/MIPI_DPI_DATA" data-ref="_M/MIPI_DPI_DATA">MIPI_DPI_DATA</dfn>(port)		_MIPI_PORT(port, _MIPIA_DPI_DATA, \</u></td></tr>
<tr><th id="7932">7932</th><td><u>					_MIPIC_DPI_DATA)</u></td></tr>
<tr><th id="7933">7933</th><td><u>#define  <dfn class="macro" id="_M/COMMAND_BYTE_SHIFT" data-ref="_M/COMMAND_BYTE_SHIFT">COMMAND_BYTE_SHIFT</dfn>				0</u></td></tr>
<tr><th id="7934">7934</th><td><u>#define  <dfn class="macro" id="_M/COMMAND_BYTE_MASK" data-ref="_M/COMMAND_BYTE_MASK">COMMAND_BYTE_MASK</dfn>				(0x3f &lt;&lt; 0)</u></td></tr>
<tr><th id="7935">7935</th><td></td></tr>
<tr><th id="7936">7936</th><td><u>#define <dfn class="macro" id="_M/_MIPIA_INIT_COUNT" data-ref="_M/_MIPIA_INIT_COUNT">_MIPIA_INIT_COUNT</dfn>		(dev_priv-&gt;mipi_mmio_base + 0xb050)</u></td></tr>
<tr><th id="7937">7937</th><td><u>#define <dfn class="macro" id="_M/_MIPIC_INIT_COUNT" data-ref="_M/_MIPIC_INIT_COUNT">_MIPIC_INIT_COUNT</dfn>		(dev_priv-&gt;mipi_mmio_base + 0xb850)</u></td></tr>
<tr><th id="7938">7938</th><td><u>#define <dfn class="macro" id="_M/MIPI_INIT_COUNT" data-ref="_M/MIPI_INIT_COUNT">MIPI_INIT_COUNT</dfn>(port)		_MIPI_PORT(port, _MIPIA_INIT_COUNT, \</u></td></tr>
<tr><th id="7939">7939</th><td><u>					_MIPIC_INIT_COUNT)</u></td></tr>
<tr><th id="7940">7940</th><td><u>#define  <dfn class="macro" id="_M/MASTER_INIT_TIMER_SHIFT" data-ref="_M/MASTER_INIT_TIMER_SHIFT">MASTER_INIT_TIMER_SHIFT</dfn>			0</u></td></tr>
<tr><th id="7941">7941</th><td><u>#define  <dfn class="macro" id="_M/MASTER_INIT_TIMER_MASK" data-ref="_M/MASTER_INIT_TIMER_MASK">MASTER_INIT_TIMER_MASK</dfn>				(0xffff &lt;&lt; 0)</u></td></tr>
<tr><th id="7942">7942</th><td></td></tr>
<tr><th id="7943">7943</th><td><u>#define <dfn class="macro" id="_M/_MIPIA_MAX_RETURN_PKT_SIZE" data-ref="_M/_MIPIA_MAX_RETURN_PKT_SIZE">_MIPIA_MAX_RETURN_PKT_SIZE</dfn>	(dev_priv-&gt;mipi_mmio_base + 0xb054)</u></td></tr>
<tr><th id="7944">7944</th><td><u>#define <dfn class="macro" id="_M/_MIPIC_MAX_RETURN_PKT_SIZE" data-ref="_M/_MIPIC_MAX_RETURN_PKT_SIZE">_MIPIC_MAX_RETURN_PKT_SIZE</dfn>	(dev_priv-&gt;mipi_mmio_base + 0xb854)</u></td></tr>
<tr><th id="7945">7945</th><td><u>#define <dfn class="macro" id="_M/MIPI_MAX_RETURN_PKT_SIZE" data-ref="_M/MIPI_MAX_RETURN_PKT_SIZE">MIPI_MAX_RETURN_PKT_SIZE</dfn>(port)	_MIPI_PORT(port, \</u></td></tr>
<tr><th id="7946">7946</th><td><u>			_MIPIA_MAX_RETURN_PKT_SIZE, _MIPIC_MAX_RETURN_PKT_SIZE)</u></td></tr>
<tr><th id="7947">7947</th><td><u>#define  <dfn class="macro" id="_M/MAX_RETURN_PKT_SIZE_SHIFT" data-ref="_M/MAX_RETURN_PKT_SIZE_SHIFT">MAX_RETURN_PKT_SIZE_SHIFT</dfn>			0</u></td></tr>
<tr><th id="7948">7948</th><td><u>#define  <dfn class="macro" id="_M/MAX_RETURN_PKT_SIZE_MASK" data-ref="_M/MAX_RETURN_PKT_SIZE_MASK">MAX_RETURN_PKT_SIZE_MASK</dfn>			(0x3ff &lt;&lt; 0)</u></td></tr>
<tr><th id="7949">7949</th><td></td></tr>
<tr><th id="7950">7950</th><td><u>#define <dfn class="macro" id="_M/_MIPIA_VIDEO_MODE_FORMAT" data-ref="_M/_MIPIA_VIDEO_MODE_FORMAT">_MIPIA_VIDEO_MODE_FORMAT</dfn>	(dev_priv-&gt;mipi_mmio_base + 0xb058)</u></td></tr>
<tr><th id="7951">7951</th><td><u>#define <dfn class="macro" id="_M/_MIPIC_VIDEO_MODE_FORMAT" data-ref="_M/_MIPIC_VIDEO_MODE_FORMAT">_MIPIC_VIDEO_MODE_FORMAT</dfn>	(dev_priv-&gt;mipi_mmio_base + 0xb858)</u></td></tr>
<tr><th id="7952">7952</th><td><u>#define <dfn class="macro" id="_M/MIPI_VIDEO_MODE_FORMAT" data-ref="_M/MIPI_VIDEO_MODE_FORMAT">MIPI_VIDEO_MODE_FORMAT</dfn>(port)	_MIPI_PORT(port, \</u></td></tr>
<tr><th id="7953">7953</th><td><u>			_MIPIA_VIDEO_MODE_FORMAT, _MIPIC_VIDEO_MODE_FORMAT)</u></td></tr>
<tr><th id="7954">7954</th><td><u>#define  <dfn class="macro" id="_M/RANDOM_DPI_DISPLAY_RESOLUTION" data-ref="_M/RANDOM_DPI_DISPLAY_RESOLUTION">RANDOM_DPI_DISPLAY_RESOLUTION</dfn>			(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="7955">7955</th><td><u>#define  <dfn class="macro" id="_M/DISABLE_VIDEO_BTA" data-ref="_M/DISABLE_VIDEO_BTA">DISABLE_VIDEO_BTA</dfn>				(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="7956">7956</th><td><u>#define  <dfn class="macro" id="_M/IP_TG_CONFIG" data-ref="_M/IP_TG_CONFIG">IP_TG_CONFIG</dfn>					(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="7957">7957</th><td><u>#define  <dfn class="macro" id="_M/VIDEO_MODE_NON_BURST_WITH_SYNC_PULSE" data-ref="_M/VIDEO_MODE_NON_BURST_WITH_SYNC_PULSE">VIDEO_MODE_NON_BURST_WITH_SYNC_PULSE</dfn>		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="7958">7958</th><td><u>#define  <dfn class="macro" id="_M/VIDEO_MODE_NON_BURST_WITH_SYNC_EVENTS" data-ref="_M/VIDEO_MODE_NON_BURST_WITH_SYNC_EVENTS">VIDEO_MODE_NON_BURST_WITH_SYNC_EVENTS</dfn>		(2 &lt;&lt; 0)</u></td></tr>
<tr><th id="7959">7959</th><td><u>#define  <dfn class="macro" id="_M/VIDEO_MODE_BURST" data-ref="_M/VIDEO_MODE_BURST">VIDEO_MODE_BURST</dfn>				(3 &lt;&lt; 0)</u></td></tr>
<tr><th id="7960">7960</th><td></td></tr>
<tr><th id="7961">7961</th><td><u>#define <dfn class="macro" id="_M/_MIPIA_EOT_DISABLE" data-ref="_M/_MIPIA_EOT_DISABLE">_MIPIA_EOT_DISABLE</dfn>		(dev_priv-&gt;mipi_mmio_base + 0xb05c)</u></td></tr>
<tr><th id="7962">7962</th><td><u>#define <dfn class="macro" id="_M/_MIPIC_EOT_DISABLE" data-ref="_M/_MIPIC_EOT_DISABLE">_MIPIC_EOT_DISABLE</dfn>		(dev_priv-&gt;mipi_mmio_base + 0xb85c)</u></td></tr>
<tr><th id="7963">7963</th><td><u>#define <dfn class="macro" id="_M/MIPI_EOT_DISABLE" data-ref="_M/MIPI_EOT_DISABLE">MIPI_EOT_DISABLE</dfn>(port)		_MIPI_PORT(port, _MIPIA_EOT_DISABLE, \</u></td></tr>
<tr><th id="7964">7964</th><td><u>					_MIPIC_EOT_DISABLE)</u></td></tr>
<tr><th id="7965">7965</th><td><u>#define  <dfn class="macro" id="_M/LP_RX_TIMEOUT_ERROR_RECOVERY_DISABLE" data-ref="_M/LP_RX_TIMEOUT_ERROR_RECOVERY_DISABLE">LP_RX_TIMEOUT_ERROR_RECOVERY_DISABLE</dfn>		(1 &lt;&lt; 7)</u></td></tr>
<tr><th id="7966">7966</th><td><u>#define  <dfn class="macro" id="_M/HS_RX_TIMEOUT_ERROR_RECOVERY_DISABLE" data-ref="_M/HS_RX_TIMEOUT_ERROR_RECOVERY_DISABLE">HS_RX_TIMEOUT_ERROR_RECOVERY_DISABLE</dfn>		(1 &lt;&lt; 6)</u></td></tr>
<tr><th id="7967">7967</th><td><u>#define  <dfn class="macro" id="_M/LOW_CONTENTION_RECOVERY_DISABLE" data-ref="_M/LOW_CONTENTION_RECOVERY_DISABLE">LOW_CONTENTION_RECOVERY_DISABLE</dfn>		(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="7968">7968</th><td><u>#define  <dfn class="macro" id="_M/HIGH_CONTENTION_RECOVERY_DISABLE" data-ref="_M/HIGH_CONTENTION_RECOVERY_DISABLE">HIGH_CONTENTION_RECOVERY_DISABLE</dfn>		(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="7969">7969</th><td><u>#define  <dfn class="macro" id="_M/TXDSI_TYPE_NOT_RECOGNISED_ERROR_RECOVERY_DISABLE" data-ref="_M/TXDSI_TYPE_NOT_RECOGNISED_ERROR_RECOVERY_DISABLE">TXDSI_TYPE_NOT_RECOGNISED_ERROR_RECOVERY_DISABLE</dfn> (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="7970">7970</th><td><u>#define  <dfn class="macro" id="_M/TXECC_MULTIBIT_ERROR_RECOVERY_DISABLE" data-ref="_M/TXECC_MULTIBIT_ERROR_RECOVERY_DISABLE">TXECC_MULTIBIT_ERROR_RECOVERY_DISABLE</dfn>		(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="7971">7971</th><td><u>#define  <dfn class="macro" id="_M/CLOCKSTOP" data-ref="_M/CLOCKSTOP">CLOCKSTOP</dfn>					(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="7972">7972</th><td><u>#define  <dfn class="macro" id="_M/EOT_DISABLE" data-ref="_M/EOT_DISABLE">EOT_DISABLE</dfn>					(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="7973">7973</th><td></td></tr>
<tr><th id="7974">7974</th><td><u>#define <dfn class="macro" id="_M/_MIPIA_LP_BYTECLK" data-ref="_M/_MIPIA_LP_BYTECLK">_MIPIA_LP_BYTECLK</dfn>		(dev_priv-&gt;mipi_mmio_base + 0xb060)</u></td></tr>
<tr><th id="7975">7975</th><td><u>#define <dfn class="macro" id="_M/_MIPIC_LP_BYTECLK" data-ref="_M/_MIPIC_LP_BYTECLK">_MIPIC_LP_BYTECLK</dfn>		(dev_priv-&gt;mipi_mmio_base + 0xb860)</u></td></tr>
<tr><th id="7976">7976</th><td><u>#define <dfn class="macro" id="_M/MIPI_LP_BYTECLK" data-ref="_M/MIPI_LP_BYTECLK">MIPI_LP_BYTECLK</dfn>(port)		_MIPI_PORT(port, _MIPIA_LP_BYTECLK, \</u></td></tr>
<tr><th id="7977">7977</th><td><u>					_MIPIC_LP_BYTECLK)</u></td></tr>
<tr><th id="7978">7978</th><td><u>#define  <dfn class="macro" id="_M/LP_BYTECLK_SHIFT" data-ref="_M/LP_BYTECLK_SHIFT">LP_BYTECLK_SHIFT</dfn>				0</u></td></tr>
<tr><th id="7979">7979</th><td><u>#define  <dfn class="macro" id="_M/LP_BYTECLK_MASK" data-ref="_M/LP_BYTECLK_MASK">LP_BYTECLK_MASK</dfn>				(0xffff &lt;&lt; 0)</u></td></tr>
<tr><th id="7980">7980</th><td></td></tr>
<tr><th id="7981">7981</th><td><i>/* bits 31:0 */</i></td></tr>
<tr><th id="7982">7982</th><td><u>#define <dfn class="macro" id="_M/_MIPIA_LP_GEN_DATA" data-ref="_M/_MIPIA_LP_GEN_DATA">_MIPIA_LP_GEN_DATA</dfn>		(dev_priv-&gt;mipi_mmio_base + 0xb064)</u></td></tr>
<tr><th id="7983">7983</th><td><u>#define <dfn class="macro" id="_M/_MIPIC_LP_GEN_DATA" data-ref="_M/_MIPIC_LP_GEN_DATA">_MIPIC_LP_GEN_DATA</dfn>		(dev_priv-&gt;mipi_mmio_base + 0xb864)</u></td></tr>
<tr><th id="7984">7984</th><td><u>#define <dfn class="macro" id="_M/MIPI_LP_GEN_DATA" data-ref="_M/MIPI_LP_GEN_DATA">MIPI_LP_GEN_DATA</dfn>(port)		_MIPI_PORT(port, _MIPIA_LP_GEN_DATA, \</u></td></tr>
<tr><th id="7985">7985</th><td><u>					_MIPIC_LP_GEN_DATA)</u></td></tr>
<tr><th id="7986">7986</th><td></td></tr>
<tr><th id="7987">7987</th><td><i>/* bits 31:0 */</i></td></tr>
<tr><th id="7988">7988</th><td><u>#define <dfn class="macro" id="_M/_MIPIA_HS_GEN_DATA" data-ref="_M/_MIPIA_HS_GEN_DATA">_MIPIA_HS_GEN_DATA</dfn>		(dev_priv-&gt;mipi_mmio_base + 0xb068)</u></td></tr>
<tr><th id="7989">7989</th><td><u>#define <dfn class="macro" id="_M/_MIPIC_HS_GEN_DATA" data-ref="_M/_MIPIC_HS_GEN_DATA">_MIPIC_HS_GEN_DATA</dfn>		(dev_priv-&gt;mipi_mmio_base + 0xb868)</u></td></tr>
<tr><th id="7990">7990</th><td><u>#define <dfn class="macro" id="_M/MIPI_HS_GEN_DATA" data-ref="_M/MIPI_HS_GEN_DATA">MIPI_HS_GEN_DATA</dfn>(port)		_MIPI_PORT(port, _MIPIA_HS_GEN_DATA, \</u></td></tr>
<tr><th id="7991">7991</th><td><u>					_MIPIC_HS_GEN_DATA)</u></td></tr>
<tr><th id="7992">7992</th><td></td></tr>
<tr><th id="7993">7993</th><td><u>#define <dfn class="macro" id="_M/_MIPIA_LP_GEN_CTRL" data-ref="_M/_MIPIA_LP_GEN_CTRL">_MIPIA_LP_GEN_CTRL</dfn>		(dev_priv-&gt;mipi_mmio_base + 0xb06c)</u></td></tr>
<tr><th id="7994">7994</th><td><u>#define <dfn class="macro" id="_M/_MIPIC_LP_GEN_CTRL" data-ref="_M/_MIPIC_LP_GEN_CTRL">_MIPIC_LP_GEN_CTRL</dfn>		(dev_priv-&gt;mipi_mmio_base + 0xb86c)</u></td></tr>
<tr><th id="7995">7995</th><td><u>#define <dfn class="macro" id="_M/MIPI_LP_GEN_CTRL" data-ref="_M/MIPI_LP_GEN_CTRL">MIPI_LP_GEN_CTRL</dfn>(port)		_MIPI_PORT(port, _MIPIA_LP_GEN_CTRL, \</u></td></tr>
<tr><th id="7996">7996</th><td><u>					_MIPIC_LP_GEN_CTRL)</u></td></tr>
<tr><th id="7997">7997</th><td><u>#define <dfn class="macro" id="_M/_MIPIA_HS_GEN_CTRL" data-ref="_M/_MIPIA_HS_GEN_CTRL">_MIPIA_HS_GEN_CTRL</dfn>		(dev_priv-&gt;mipi_mmio_base + 0xb070)</u></td></tr>
<tr><th id="7998">7998</th><td><u>#define <dfn class="macro" id="_M/_MIPIC_HS_GEN_CTRL" data-ref="_M/_MIPIC_HS_GEN_CTRL">_MIPIC_HS_GEN_CTRL</dfn>		(dev_priv-&gt;mipi_mmio_base + 0xb870)</u></td></tr>
<tr><th id="7999">7999</th><td><u>#define <dfn class="macro" id="_M/MIPI_HS_GEN_CTRL" data-ref="_M/MIPI_HS_GEN_CTRL">MIPI_HS_GEN_CTRL</dfn>(port)		_MIPI_PORT(port, _MIPIA_HS_GEN_CTRL, \</u></td></tr>
<tr><th id="8000">8000</th><td><u>					_MIPIC_HS_GEN_CTRL)</u></td></tr>
<tr><th id="8001">8001</th><td><u>#define  <dfn class="macro" id="_M/LONG_PACKET_WORD_COUNT_SHIFT" data-ref="_M/LONG_PACKET_WORD_COUNT_SHIFT">LONG_PACKET_WORD_COUNT_SHIFT</dfn>			8</u></td></tr>
<tr><th id="8002">8002</th><td><u>#define  <dfn class="macro" id="_M/LONG_PACKET_WORD_COUNT_MASK" data-ref="_M/LONG_PACKET_WORD_COUNT_MASK">LONG_PACKET_WORD_COUNT_MASK</dfn>			(0xffff &lt;&lt; 8)</u></td></tr>
<tr><th id="8003">8003</th><td><u>#define  <dfn class="macro" id="_M/SHORT_PACKET_PARAM_SHIFT" data-ref="_M/SHORT_PACKET_PARAM_SHIFT">SHORT_PACKET_PARAM_SHIFT</dfn>			8</u></td></tr>
<tr><th id="8004">8004</th><td><u>#define  <dfn class="macro" id="_M/SHORT_PACKET_PARAM_MASK" data-ref="_M/SHORT_PACKET_PARAM_MASK">SHORT_PACKET_PARAM_MASK</dfn>			(0xffff &lt;&lt; 8)</u></td></tr>
<tr><th id="8005">8005</th><td><u>#define  <dfn class="macro" id="_M/VIRTUAL_CHANNEL_SHIFT" data-ref="_M/VIRTUAL_CHANNEL_SHIFT">VIRTUAL_CHANNEL_SHIFT</dfn>				6</u></td></tr>
<tr><th id="8006">8006</th><td><u>#define  <dfn class="macro" id="_M/VIRTUAL_CHANNEL_MASK" data-ref="_M/VIRTUAL_CHANNEL_MASK">VIRTUAL_CHANNEL_MASK</dfn>				(3 &lt;&lt; 6)</u></td></tr>
<tr><th id="8007">8007</th><td><u>#define  <dfn class="macro" id="_M/DATA_TYPE_SHIFT" data-ref="_M/DATA_TYPE_SHIFT">DATA_TYPE_SHIFT</dfn>				0</u></td></tr>
<tr><th id="8008">8008</th><td><u>#define  <dfn class="macro" id="_M/DATA_TYPE_MASK" data-ref="_M/DATA_TYPE_MASK">DATA_TYPE_MASK</dfn>					(0x3f &lt;&lt; 0)</u></td></tr>
<tr><th id="8009">8009</th><td><i>/* data type values, see include/video/mipi_display.h */</i></td></tr>
<tr><th id="8010">8010</th><td></td></tr>
<tr><th id="8011">8011</th><td><u>#define <dfn class="macro" id="_M/_MIPIA_GEN_FIFO_STAT" data-ref="_M/_MIPIA_GEN_FIFO_STAT">_MIPIA_GEN_FIFO_STAT</dfn>		(dev_priv-&gt;mipi_mmio_base + 0xb074)</u></td></tr>
<tr><th id="8012">8012</th><td><u>#define <dfn class="macro" id="_M/_MIPIC_GEN_FIFO_STAT" data-ref="_M/_MIPIC_GEN_FIFO_STAT">_MIPIC_GEN_FIFO_STAT</dfn>		(dev_priv-&gt;mipi_mmio_base + 0xb874)</u></td></tr>
<tr><th id="8013">8013</th><td><u>#define <dfn class="macro" id="_M/MIPI_GEN_FIFO_STAT" data-ref="_M/MIPI_GEN_FIFO_STAT">MIPI_GEN_FIFO_STAT</dfn>(port)	_MIPI_PORT(port, _MIPIA_GEN_FIFO_STAT, \</u></td></tr>
<tr><th id="8014">8014</th><td><u>					_MIPIC_GEN_FIFO_STAT)</u></td></tr>
<tr><th id="8015">8015</th><td><u>#define  <dfn class="macro" id="_M/DPI_FIFO_EMPTY" data-ref="_M/DPI_FIFO_EMPTY">DPI_FIFO_EMPTY</dfn>					(1 &lt;&lt; 28)</u></td></tr>
<tr><th id="8016">8016</th><td><u>#define  <dfn class="macro" id="_M/DBI_FIFO_EMPTY" data-ref="_M/DBI_FIFO_EMPTY">DBI_FIFO_EMPTY</dfn>					(1 &lt;&lt; 27)</u></td></tr>
<tr><th id="8017">8017</th><td><u>#define  <dfn class="macro" id="_M/LP_CTRL_FIFO_EMPTY" data-ref="_M/LP_CTRL_FIFO_EMPTY">LP_CTRL_FIFO_EMPTY</dfn>				(1 &lt;&lt; 26)</u></td></tr>
<tr><th id="8018">8018</th><td><u>#define  <dfn class="macro" id="_M/LP_CTRL_FIFO_HALF_EMPTY" data-ref="_M/LP_CTRL_FIFO_HALF_EMPTY">LP_CTRL_FIFO_HALF_EMPTY</dfn>			(1 &lt;&lt; 25)</u></td></tr>
<tr><th id="8019">8019</th><td><u>#define  <dfn class="macro" id="_M/LP_CTRL_FIFO_FULL" data-ref="_M/LP_CTRL_FIFO_FULL">LP_CTRL_FIFO_FULL</dfn>				(1 &lt;&lt; 24)</u></td></tr>
<tr><th id="8020">8020</th><td><u>#define  <dfn class="macro" id="_M/HS_CTRL_FIFO_EMPTY" data-ref="_M/HS_CTRL_FIFO_EMPTY">HS_CTRL_FIFO_EMPTY</dfn>				(1 &lt;&lt; 18)</u></td></tr>
<tr><th id="8021">8021</th><td><u>#define  <dfn class="macro" id="_M/HS_CTRL_FIFO_HALF_EMPTY" data-ref="_M/HS_CTRL_FIFO_HALF_EMPTY">HS_CTRL_FIFO_HALF_EMPTY</dfn>			(1 &lt;&lt; 17)</u></td></tr>
<tr><th id="8022">8022</th><td><u>#define  <dfn class="macro" id="_M/HS_CTRL_FIFO_FULL" data-ref="_M/HS_CTRL_FIFO_FULL">HS_CTRL_FIFO_FULL</dfn>				(1 &lt;&lt; 16)</u></td></tr>
<tr><th id="8023">8023</th><td><u>#define  <dfn class="macro" id="_M/LP_DATA_FIFO_EMPTY" data-ref="_M/LP_DATA_FIFO_EMPTY">LP_DATA_FIFO_EMPTY</dfn>				(1 &lt;&lt; 10)</u></td></tr>
<tr><th id="8024">8024</th><td><u>#define  <dfn class="macro" id="_M/LP_DATA_FIFO_HALF_EMPTY" data-ref="_M/LP_DATA_FIFO_HALF_EMPTY">LP_DATA_FIFO_HALF_EMPTY</dfn>			(1 &lt;&lt; 9)</u></td></tr>
<tr><th id="8025">8025</th><td><u>#define  <dfn class="macro" id="_M/LP_DATA_FIFO_FULL" data-ref="_M/LP_DATA_FIFO_FULL">LP_DATA_FIFO_FULL</dfn>				(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="8026">8026</th><td><u>#define  <dfn class="macro" id="_M/HS_DATA_FIFO_EMPTY" data-ref="_M/HS_DATA_FIFO_EMPTY">HS_DATA_FIFO_EMPTY</dfn>				(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="8027">8027</th><td><u>#define  <dfn class="macro" id="_M/HS_DATA_FIFO_HALF_EMPTY" data-ref="_M/HS_DATA_FIFO_HALF_EMPTY">HS_DATA_FIFO_HALF_EMPTY</dfn>			(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="8028">8028</th><td><u>#define  <dfn class="macro" id="_M/HS_DATA_FIFO_FULL" data-ref="_M/HS_DATA_FIFO_FULL">HS_DATA_FIFO_FULL</dfn>				(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="8029">8029</th><td></td></tr>
<tr><th id="8030">8030</th><td><u>#define <dfn class="macro" id="_M/_MIPIA_HS_LS_DBI_ENABLE" data-ref="_M/_MIPIA_HS_LS_DBI_ENABLE">_MIPIA_HS_LS_DBI_ENABLE</dfn>		(dev_priv-&gt;mipi_mmio_base + 0xb078)</u></td></tr>
<tr><th id="8031">8031</th><td><u>#define <dfn class="macro" id="_M/_MIPIC_HS_LS_DBI_ENABLE" data-ref="_M/_MIPIC_HS_LS_DBI_ENABLE">_MIPIC_HS_LS_DBI_ENABLE</dfn>		(dev_priv-&gt;mipi_mmio_base + 0xb878)</u></td></tr>
<tr><th id="8032">8032</th><td><u>#define <dfn class="macro" id="_M/MIPI_HS_LP_DBI_ENABLE" data-ref="_M/MIPI_HS_LP_DBI_ENABLE">MIPI_HS_LP_DBI_ENABLE</dfn>(port)	_MIPI_PORT(port, \</u></td></tr>
<tr><th id="8033">8033</th><td><u>			_MIPIA_HS_LS_DBI_ENABLE, _MIPIC_HS_LS_DBI_ENABLE)</u></td></tr>
<tr><th id="8034">8034</th><td><u>#define  <dfn class="macro" id="_M/DBI_HS_LP_MODE_MASK" data-ref="_M/DBI_HS_LP_MODE_MASK">DBI_HS_LP_MODE_MASK</dfn>				(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="8035">8035</th><td><u>#define  <dfn class="macro" id="_M/DBI_LP_MODE" data-ref="_M/DBI_LP_MODE">DBI_LP_MODE</dfn>					(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="8036">8036</th><td><u>#define  <dfn class="macro" id="_M/DBI_HS_MODE" data-ref="_M/DBI_HS_MODE">DBI_HS_MODE</dfn>					(0 &lt;&lt; 0)</u></td></tr>
<tr><th id="8037">8037</th><td></td></tr>
<tr><th id="8038">8038</th><td><u>#define <dfn class="macro" id="_M/_MIPIA_DPHY_PARAM" data-ref="_M/_MIPIA_DPHY_PARAM">_MIPIA_DPHY_PARAM</dfn>		(dev_priv-&gt;mipi_mmio_base + 0xb080)</u></td></tr>
<tr><th id="8039">8039</th><td><u>#define <dfn class="macro" id="_M/_MIPIC_DPHY_PARAM" data-ref="_M/_MIPIC_DPHY_PARAM">_MIPIC_DPHY_PARAM</dfn>		(dev_priv-&gt;mipi_mmio_base + 0xb880)</u></td></tr>
<tr><th id="8040">8040</th><td><u>#define <dfn class="macro" id="_M/MIPI_DPHY_PARAM" data-ref="_M/MIPI_DPHY_PARAM">MIPI_DPHY_PARAM</dfn>(port)		_MIPI_PORT(port, _MIPIA_DPHY_PARAM, \</u></td></tr>
<tr><th id="8041">8041</th><td><u>					_MIPIC_DPHY_PARAM)</u></td></tr>
<tr><th id="8042">8042</th><td><u>#define  <dfn class="macro" id="_M/EXIT_ZERO_COUNT_SHIFT" data-ref="_M/EXIT_ZERO_COUNT_SHIFT">EXIT_ZERO_COUNT_SHIFT</dfn>				24</u></td></tr>
<tr><th id="8043">8043</th><td><u>#define  <dfn class="macro" id="_M/EXIT_ZERO_COUNT_MASK" data-ref="_M/EXIT_ZERO_COUNT_MASK">EXIT_ZERO_COUNT_MASK</dfn>				(0x3f &lt;&lt; 24)</u></td></tr>
<tr><th id="8044">8044</th><td><u>#define  <dfn class="macro" id="_M/TRAIL_COUNT_SHIFT" data-ref="_M/TRAIL_COUNT_SHIFT">TRAIL_COUNT_SHIFT</dfn>				16</u></td></tr>
<tr><th id="8045">8045</th><td><u>#define  <dfn class="macro" id="_M/TRAIL_COUNT_MASK" data-ref="_M/TRAIL_COUNT_MASK">TRAIL_COUNT_MASK</dfn>				(0x1f &lt;&lt; 16)</u></td></tr>
<tr><th id="8046">8046</th><td><u>#define  <dfn class="macro" id="_M/CLK_ZERO_COUNT_SHIFT" data-ref="_M/CLK_ZERO_COUNT_SHIFT">CLK_ZERO_COUNT_SHIFT</dfn>				8</u></td></tr>
<tr><th id="8047">8047</th><td><u>#define  <dfn class="macro" id="_M/CLK_ZERO_COUNT_MASK" data-ref="_M/CLK_ZERO_COUNT_MASK">CLK_ZERO_COUNT_MASK</dfn>				(0xff &lt;&lt; 8)</u></td></tr>
<tr><th id="8048">8048</th><td><u>#define  <dfn class="macro" id="_M/PREPARE_COUNT_SHIFT" data-ref="_M/PREPARE_COUNT_SHIFT">PREPARE_COUNT_SHIFT</dfn>				0</u></td></tr>
<tr><th id="8049">8049</th><td><u>#define  <dfn class="macro" id="_M/PREPARE_COUNT_MASK" data-ref="_M/PREPARE_COUNT_MASK">PREPARE_COUNT_MASK</dfn>				(0x3f &lt;&lt; 0)</u></td></tr>
<tr><th id="8050">8050</th><td></td></tr>
<tr><th id="8051">8051</th><td><i>/* bits 31:0 */</i></td></tr>
<tr><th id="8052">8052</th><td><u>#define <dfn class="macro" id="_M/_MIPIA_DBI_BW_CTRL" data-ref="_M/_MIPIA_DBI_BW_CTRL">_MIPIA_DBI_BW_CTRL</dfn>		(dev_priv-&gt;mipi_mmio_base + 0xb084)</u></td></tr>
<tr><th id="8053">8053</th><td><u>#define <dfn class="macro" id="_M/_MIPIC_DBI_BW_CTRL" data-ref="_M/_MIPIC_DBI_BW_CTRL">_MIPIC_DBI_BW_CTRL</dfn>		(dev_priv-&gt;mipi_mmio_base + 0xb884)</u></td></tr>
<tr><th id="8054">8054</th><td><u>#define <dfn class="macro" id="_M/MIPI_DBI_BW_CTRL" data-ref="_M/MIPI_DBI_BW_CTRL">MIPI_DBI_BW_CTRL</dfn>(port)		_MIPI_PORT(port, _MIPIA_DBI_BW_CTRL, \</u></td></tr>
<tr><th id="8055">8055</th><td><u>					_MIPIC_DBI_BW_CTRL)</u></td></tr>
<tr><th id="8056">8056</th><td></td></tr>
<tr><th id="8057">8057</th><td><u>#define <dfn class="macro" id="_M/_MIPIA_CLK_LANE_SWITCH_TIME_CNT" data-ref="_M/_MIPIA_CLK_LANE_SWITCH_TIME_CNT">_MIPIA_CLK_LANE_SWITCH_TIME_CNT</dfn>		(dev_priv-&gt;mipi_mmio_base \</u></td></tr>
<tr><th id="8058">8058</th><td><u>							+ 0xb088)</u></td></tr>
<tr><th id="8059">8059</th><td><u>#define <dfn class="macro" id="_M/_MIPIC_CLK_LANE_SWITCH_TIME_CNT" data-ref="_M/_MIPIC_CLK_LANE_SWITCH_TIME_CNT">_MIPIC_CLK_LANE_SWITCH_TIME_CNT</dfn>		(dev_priv-&gt;mipi_mmio_base \</u></td></tr>
<tr><th id="8060">8060</th><td><u>							+ 0xb888)</u></td></tr>
<tr><th id="8061">8061</th><td><u>#define <dfn class="macro" id="_M/MIPI_CLK_LANE_SWITCH_TIME_CNT" data-ref="_M/MIPI_CLK_LANE_SWITCH_TIME_CNT">MIPI_CLK_LANE_SWITCH_TIME_CNT</dfn>(port)	_MIPI_PORT(port, \</u></td></tr>
<tr><th id="8062">8062</th><td><u>	_MIPIA_CLK_LANE_SWITCH_TIME_CNT, _MIPIC_CLK_LANE_SWITCH_TIME_CNT)</u></td></tr>
<tr><th id="8063">8063</th><td><u>#define  <dfn class="macro" id="_M/LP_HS_SSW_CNT_SHIFT" data-ref="_M/LP_HS_SSW_CNT_SHIFT">LP_HS_SSW_CNT_SHIFT</dfn>				16</u></td></tr>
<tr><th id="8064">8064</th><td><u>#define  <dfn class="macro" id="_M/LP_HS_SSW_CNT_MASK" data-ref="_M/LP_HS_SSW_CNT_MASK">LP_HS_SSW_CNT_MASK</dfn>				(0xffff &lt;&lt; 16)</u></td></tr>
<tr><th id="8065">8065</th><td><u>#define  <dfn class="macro" id="_M/HS_LP_PWR_SW_CNT_SHIFT" data-ref="_M/HS_LP_PWR_SW_CNT_SHIFT">HS_LP_PWR_SW_CNT_SHIFT</dfn>				0</u></td></tr>
<tr><th id="8066">8066</th><td><u>#define  <dfn class="macro" id="_M/HS_LP_PWR_SW_CNT_MASK" data-ref="_M/HS_LP_PWR_SW_CNT_MASK">HS_LP_PWR_SW_CNT_MASK</dfn>				(0xffff &lt;&lt; 0)</u></td></tr>
<tr><th id="8067">8067</th><td></td></tr>
<tr><th id="8068">8068</th><td><u>#define <dfn class="macro" id="_M/_MIPIA_STOP_STATE_STALL" data-ref="_M/_MIPIA_STOP_STATE_STALL">_MIPIA_STOP_STATE_STALL</dfn>		(dev_priv-&gt;mipi_mmio_base + 0xb08c)</u></td></tr>
<tr><th id="8069">8069</th><td><u>#define <dfn class="macro" id="_M/_MIPIC_STOP_STATE_STALL" data-ref="_M/_MIPIC_STOP_STATE_STALL">_MIPIC_STOP_STATE_STALL</dfn>		(dev_priv-&gt;mipi_mmio_base + 0xb88c)</u></td></tr>
<tr><th id="8070">8070</th><td><u>#define <dfn class="macro" id="_M/MIPI_STOP_STATE_STALL" data-ref="_M/MIPI_STOP_STATE_STALL">MIPI_STOP_STATE_STALL</dfn>(port)	_MIPI_PORT(port, \</u></td></tr>
<tr><th id="8071">8071</th><td><u>			_MIPIA_STOP_STATE_STALL, _MIPIC_STOP_STATE_STALL)</u></td></tr>
<tr><th id="8072">8072</th><td><u>#define  <dfn class="macro" id="_M/STOP_STATE_STALL_COUNTER_SHIFT" data-ref="_M/STOP_STATE_STALL_COUNTER_SHIFT">STOP_STATE_STALL_COUNTER_SHIFT</dfn>			0</u></td></tr>
<tr><th id="8073">8073</th><td><u>#define  <dfn class="macro" id="_M/STOP_STATE_STALL_COUNTER_MASK" data-ref="_M/STOP_STATE_STALL_COUNTER_MASK">STOP_STATE_STALL_COUNTER_MASK</dfn>			(0xff &lt;&lt; 0)</u></td></tr>
<tr><th id="8074">8074</th><td></td></tr>
<tr><th id="8075">8075</th><td><u>#define <dfn class="macro" id="_M/_MIPIA_INTR_STAT_REG_1" data-ref="_M/_MIPIA_INTR_STAT_REG_1">_MIPIA_INTR_STAT_REG_1</dfn>		(dev_priv-&gt;mipi_mmio_base + 0xb090)</u></td></tr>
<tr><th id="8076">8076</th><td><u>#define <dfn class="macro" id="_M/_MIPIC_INTR_STAT_REG_1" data-ref="_M/_MIPIC_INTR_STAT_REG_1">_MIPIC_INTR_STAT_REG_1</dfn>		(dev_priv-&gt;mipi_mmio_base + 0xb890)</u></td></tr>
<tr><th id="8077">8077</th><td><u>#define <dfn class="macro" id="_M/MIPI_INTR_STAT_REG_1" data-ref="_M/MIPI_INTR_STAT_REG_1">MIPI_INTR_STAT_REG_1</dfn>(port)	_MIPI_PORT(port, \</u></td></tr>
<tr><th id="8078">8078</th><td><u>				_MIPIA_INTR_STAT_REG_1, _MIPIC_INTR_STAT_REG_1)</u></td></tr>
<tr><th id="8079">8079</th><td><u>#define <dfn class="macro" id="_M/_MIPIA_INTR_EN_REG_1" data-ref="_M/_MIPIA_INTR_EN_REG_1">_MIPIA_INTR_EN_REG_1</dfn>		(dev_priv-&gt;mipi_mmio_base + 0xb094)</u></td></tr>
<tr><th id="8080">8080</th><td><u>#define <dfn class="macro" id="_M/_MIPIC_INTR_EN_REG_1" data-ref="_M/_MIPIC_INTR_EN_REG_1">_MIPIC_INTR_EN_REG_1</dfn>		(dev_priv-&gt;mipi_mmio_base + 0xb894)</u></td></tr>
<tr><th id="8081">8081</th><td><u>#define <dfn class="macro" id="_M/MIPI_INTR_EN_REG_1" data-ref="_M/MIPI_INTR_EN_REG_1">MIPI_INTR_EN_REG_1</dfn>(port)	_MIPI_PORT(port, _MIPIA_INTR_EN_REG_1, \</u></td></tr>
<tr><th id="8082">8082</th><td><u>					_MIPIC_INTR_EN_REG_1)</u></td></tr>
<tr><th id="8083">8083</th><td><u>#define  <dfn class="macro" id="_M/RX_CONTENTION_DETECTED" data-ref="_M/RX_CONTENTION_DETECTED">RX_CONTENTION_DETECTED</dfn>				(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="8084">8084</th><td></td></tr>
<tr><th id="8085">8085</th><td><i>/* XXX: only pipe A ?!? */</i></td></tr>
<tr><th id="8086">8086</th><td><u>#define <dfn class="macro" id="_M/MIPIA_DBI_TYPEC_CTRL" data-ref="_M/MIPIA_DBI_TYPEC_CTRL">MIPIA_DBI_TYPEC_CTRL</dfn>		(dev_priv-&gt;mipi_mmio_base + 0xb100)</u></td></tr>
<tr><th id="8087">8087</th><td><u>#define  <dfn class="macro" id="_M/DBI_TYPEC_ENABLE" data-ref="_M/DBI_TYPEC_ENABLE">DBI_TYPEC_ENABLE</dfn>				(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="8088">8088</th><td><u>#define  <dfn class="macro" id="_M/DBI_TYPEC_WIP" data-ref="_M/DBI_TYPEC_WIP">DBI_TYPEC_WIP</dfn>					(1 &lt;&lt; 30)</u></td></tr>
<tr><th id="8089">8089</th><td><u>#define  <dfn class="macro" id="_M/DBI_TYPEC_OPTION_SHIFT" data-ref="_M/DBI_TYPEC_OPTION_SHIFT">DBI_TYPEC_OPTION_SHIFT</dfn>				28</u></td></tr>
<tr><th id="8090">8090</th><td><u>#define  <dfn class="macro" id="_M/DBI_TYPEC_OPTION_MASK" data-ref="_M/DBI_TYPEC_OPTION_MASK">DBI_TYPEC_OPTION_MASK</dfn>				(3 &lt;&lt; 28)</u></td></tr>
<tr><th id="8091">8091</th><td><u>#define  <dfn class="macro" id="_M/DBI_TYPEC_FREQ_SHIFT" data-ref="_M/DBI_TYPEC_FREQ_SHIFT">DBI_TYPEC_FREQ_SHIFT</dfn>				24</u></td></tr>
<tr><th id="8092">8092</th><td><u>#define  <dfn class="macro" id="_M/DBI_TYPEC_FREQ_MASK" data-ref="_M/DBI_TYPEC_FREQ_MASK">DBI_TYPEC_FREQ_MASK</dfn>				(0xf &lt;&lt; 24)</u></td></tr>
<tr><th id="8093">8093</th><td><u>#define  <dfn class="macro" id="_M/DBI_TYPEC_OVERRIDE" data-ref="_M/DBI_TYPEC_OVERRIDE">DBI_TYPEC_OVERRIDE</dfn>				(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="8094">8094</th><td><u>#define  <dfn class="macro" id="_M/DBI_TYPEC_OVERRIDE_COUNTER_SHIFT" data-ref="_M/DBI_TYPEC_OVERRIDE_COUNTER_SHIFT">DBI_TYPEC_OVERRIDE_COUNTER_SHIFT</dfn>		0</u></td></tr>
<tr><th id="8095">8095</th><td><u>#define  <dfn class="macro" id="_M/DBI_TYPEC_OVERRIDE_COUNTER_MASK" data-ref="_M/DBI_TYPEC_OVERRIDE_COUNTER_MASK">DBI_TYPEC_OVERRIDE_COUNTER_MASK</dfn>		(0xff &lt;&lt; 0)</u></td></tr>
<tr><th id="8096">8096</th><td></td></tr>
<tr><th id="8097">8097</th><td></td></tr>
<tr><th id="8098">8098</th><td><i>/* MIPI adapter registers */</i></td></tr>
<tr><th id="8099">8099</th><td></td></tr>
<tr><th id="8100">8100</th><td><u>#define <dfn class="macro" id="_M/_MIPIA_CTRL" data-ref="_M/_MIPIA_CTRL">_MIPIA_CTRL</dfn>			(dev_priv-&gt;mipi_mmio_base + 0xb104)</u></td></tr>
<tr><th id="8101">8101</th><td><u>#define <dfn class="macro" id="_M/_MIPIC_CTRL" data-ref="_M/_MIPIC_CTRL">_MIPIC_CTRL</dfn>			(dev_priv-&gt;mipi_mmio_base + 0xb904)</u></td></tr>
<tr><th id="8102">8102</th><td><u>#define <dfn class="macro" id="_M/MIPI_CTRL" data-ref="_M/MIPI_CTRL">MIPI_CTRL</dfn>(port)			_MIPI_PORT(port, _MIPIA_CTRL, \</u></td></tr>
<tr><th id="8103">8103</th><td><u>					_MIPIC_CTRL)</u></td></tr>
<tr><th id="8104">8104</th><td><u>#define  <dfn class="macro" id="_M/ESCAPE_CLOCK_DIVIDER_SHIFT" data-ref="_M/ESCAPE_CLOCK_DIVIDER_SHIFT">ESCAPE_CLOCK_DIVIDER_SHIFT</dfn>			5 /* A only */</u></td></tr>
<tr><th id="8105">8105</th><td><u>#define  <dfn class="macro" id="_M/ESCAPE_CLOCK_DIVIDER_MASK" data-ref="_M/ESCAPE_CLOCK_DIVIDER_MASK">ESCAPE_CLOCK_DIVIDER_MASK</dfn>			(3 &lt;&lt; 5)</u></td></tr>
<tr><th id="8106">8106</th><td><u>#define  <dfn class="macro" id="_M/ESCAPE_CLOCK_DIVIDER_1" data-ref="_M/ESCAPE_CLOCK_DIVIDER_1">ESCAPE_CLOCK_DIVIDER_1</dfn>				(0 &lt;&lt; 5)</u></td></tr>
<tr><th id="8107">8107</th><td><u>#define  <dfn class="macro" id="_M/ESCAPE_CLOCK_DIVIDER_2" data-ref="_M/ESCAPE_CLOCK_DIVIDER_2">ESCAPE_CLOCK_DIVIDER_2</dfn>				(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="8108">8108</th><td><u>#define  <dfn class="macro" id="_M/ESCAPE_CLOCK_DIVIDER_4" data-ref="_M/ESCAPE_CLOCK_DIVIDER_4">ESCAPE_CLOCK_DIVIDER_4</dfn>				(2 &lt;&lt; 5)</u></td></tr>
<tr><th id="8109">8109</th><td><u>#define  <dfn class="macro" id="_M/READ_REQUEST_PRIORITY_SHIFT" data-ref="_M/READ_REQUEST_PRIORITY_SHIFT">READ_REQUEST_PRIORITY_SHIFT</dfn>			3</u></td></tr>
<tr><th id="8110">8110</th><td><u>#define  <dfn class="macro" id="_M/READ_REQUEST_PRIORITY_MASK" data-ref="_M/READ_REQUEST_PRIORITY_MASK">READ_REQUEST_PRIORITY_MASK</dfn>			(3 &lt;&lt; 3)</u></td></tr>
<tr><th id="8111">8111</th><td><u>#define  <dfn class="macro" id="_M/READ_REQUEST_PRIORITY_LOW" data-ref="_M/READ_REQUEST_PRIORITY_LOW">READ_REQUEST_PRIORITY_LOW</dfn>			(0 &lt;&lt; 3)</u></td></tr>
<tr><th id="8112">8112</th><td><u>#define  <dfn class="macro" id="_M/READ_REQUEST_PRIORITY_HIGH" data-ref="_M/READ_REQUEST_PRIORITY_HIGH">READ_REQUEST_PRIORITY_HIGH</dfn>			(3 &lt;&lt; 3)</u></td></tr>
<tr><th id="8113">8113</th><td><u>#define  <dfn class="macro" id="_M/RGB_FLIP_TO_BGR" data-ref="_M/RGB_FLIP_TO_BGR">RGB_FLIP_TO_BGR</dfn>				(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="8114">8114</th><td></td></tr>
<tr><th id="8115">8115</th><td><u>#define  <dfn class="macro" id="_M/BXT_PIPE_SELECT_MASK" data-ref="_M/BXT_PIPE_SELECT_MASK">BXT_PIPE_SELECT_MASK</dfn>				(7 &lt;&lt; 7)</u></td></tr>
<tr><th id="8116">8116</th><td><u>#define  <dfn class="macro" id="_M/BXT_PIPE_SELECT_C" data-ref="_M/BXT_PIPE_SELECT_C">BXT_PIPE_SELECT_C</dfn>				(2 &lt;&lt; 7)</u></td></tr>
<tr><th id="8117">8117</th><td><u>#define  <dfn class="macro" id="_M/BXT_PIPE_SELECT_B" data-ref="_M/BXT_PIPE_SELECT_B">BXT_PIPE_SELECT_B</dfn>				(1 &lt;&lt; 7)</u></td></tr>
<tr><th id="8118">8118</th><td><u>#define  <dfn class="macro" id="_M/BXT_PIPE_SELECT_A" data-ref="_M/BXT_PIPE_SELECT_A">BXT_PIPE_SELECT_A</dfn>				(0 &lt;&lt; 7)</u></td></tr>
<tr><th id="8119">8119</th><td></td></tr>
<tr><th id="8120">8120</th><td><u>#define <dfn class="macro" id="_M/_MIPIA_DATA_ADDRESS" data-ref="_M/_MIPIA_DATA_ADDRESS">_MIPIA_DATA_ADDRESS</dfn>		(dev_priv-&gt;mipi_mmio_base + 0xb108)</u></td></tr>
<tr><th id="8121">8121</th><td><u>#define <dfn class="macro" id="_M/_MIPIC_DATA_ADDRESS" data-ref="_M/_MIPIC_DATA_ADDRESS">_MIPIC_DATA_ADDRESS</dfn>		(dev_priv-&gt;mipi_mmio_base + 0xb908)</u></td></tr>
<tr><th id="8122">8122</th><td><u>#define <dfn class="macro" id="_M/MIPI_DATA_ADDRESS" data-ref="_M/MIPI_DATA_ADDRESS">MIPI_DATA_ADDRESS</dfn>(port)		_MIPI_PORT(port, _MIPIA_DATA_ADDRESS, \</u></td></tr>
<tr><th id="8123">8123</th><td><u>					_MIPIC_DATA_ADDRESS)</u></td></tr>
<tr><th id="8124">8124</th><td><u>#define  <dfn class="macro" id="_M/DATA_MEM_ADDRESS_SHIFT" data-ref="_M/DATA_MEM_ADDRESS_SHIFT">DATA_MEM_ADDRESS_SHIFT</dfn>				5</u></td></tr>
<tr><th id="8125">8125</th><td><u>#define  <dfn class="macro" id="_M/DATA_MEM_ADDRESS_MASK" data-ref="_M/DATA_MEM_ADDRESS_MASK">DATA_MEM_ADDRESS_MASK</dfn>				(0x7ffffff &lt;&lt; 5)</u></td></tr>
<tr><th id="8126">8126</th><td><u>#define  <dfn class="macro" id="_M/DATA_VALID" data-ref="_M/DATA_VALID">DATA_VALID</dfn>					(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="8127">8127</th><td></td></tr>
<tr><th id="8128">8128</th><td><u>#define <dfn class="macro" id="_M/_MIPIA_DATA_LENGTH" data-ref="_M/_MIPIA_DATA_LENGTH">_MIPIA_DATA_LENGTH</dfn>		(dev_priv-&gt;mipi_mmio_base + 0xb10c)</u></td></tr>
<tr><th id="8129">8129</th><td><u>#define <dfn class="macro" id="_M/_MIPIC_DATA_LENGTH" data-ref="_M/_MIPIC_DATA_LENGTH">_MIPIC_DATA_LENGTH</dfn>		(dev_priv-&gt;mipi_mmio_base + 0xb90c)</u></td></tr>
<tr><th id="8130">8130</th><td><u>#define <dfn class="macro" id="_M/MIPI_DATA_LENGTH" data-ref="_M/MIPI_DATA_LENGTH">MIPI_DATA_LENGTH</dfn>(port)		_MIPI_PORT(port, _MIPIA_DATA_LENGTH, \</u></td></tr>
<tr><th id="8131">8131</th><td><u>					_MIPIC_DATA_LENGTH)</u></td></tr>
<tr><th id="8132">8132</th><td><u>#define  <dfn class="macro" id="_M/DATA_LENGTH_SHIFT" data-ref="_M/DATA_LENGTH_SHIFT">DATA_LENGTH_SHIFT</dfn>				0</u></td></tr>
<tr><th id="8133">8133</th><td><u>#define  <dfn class="macro" id="_M/DATA_LENGTH_MASK" data-ref="_M/DATA_LENGTH_MASK">DATA_LENGTH_MASK</dfn>				(0xfffff &lt;&lt; 0)</u></td></tr>
<tr><th id="8134">8134</th><td></td></tr>
<tr><th id="8135">8135</th><td><u>#define <dfn class="macro" id="_M/_MIPIA_COMMAND_ADDRESS" data-ref="_M/_MIPIA_COMMAND_ADDRESS">_MIPIA_COMMAND_ADDRESS</dfn>		(dev_priv-&gt;mipi_mmio_base + 0xb110)</u></td></tr>
<tr><th id="8136">8136</th><td><u>#define <dfn class="macro" id="_M/_MIPIC_COMMAND_ADDRESS" data-ref="_M/_MIPIC_COMMAND_ADDRESS">_MIPIC_COMMAND_ADDRESS</dfn>		(dev_priv-&gt;mipi_mmio_base + 0xb910)</u></td></tr>
<tr><th id="8137">8137</th><td><u>#define <dfn class="macro" id="_M/MIPI_COMMAND_ADDRESS" data-ref="_M/MIPI_COMMAND_ADDRESS">MIPI_COMMAND_ADDRESS</dfn>(port)	_MIPI_PORT(port, \</u></td></tr>
<tr><th id="8138">8138</th><td><u>				_MIPIA_COMMAND_ADDRESS, _MIPIC_COMMAND_ADDRESS)</u></td></tr>
<tr><th id="8139">8139</th><td><u>#define  <dfn class="macro" id="_M/COMMAND_MEM_ADDRESS_SHIFT" data-ref="_M/COMMAND_MEM_ADDRESS_SHIFT">COMMAND_MEM_ADDRESS_SHIFT</dfn>			5</u></td></tr>
<tr><th id="8140">8140</th><td><u>#define  <dfn class="macro" id="_M/COMMAND_MEM_ADDRESS_MASK" data-ref="_M/COMMAND_MEM_ADDRESS_MASK">COMMAND_MEM_ADDRESS_MASK</dfn>			(0x7ffffff &lt;&lt; 5)</u></td></tr>
<tr><th id="8141">8141</th><td><u>#define  <dfn class="macro" id="_M/AUTO_PWG_ENABLE" data-ref="_M/AUTO_PWG_ENABLE">AUTO_PWG_ENABLE</dfn>				(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="8142">8142</th><td><u>#define  <dfn class="macro" id="_M/MEMORY_WRITE_DATA_FROM_PIPE_RENDERING" data-ref="_M/MEMORY_WRITE_DATA_FROM_PIPE_RENDERING">MEMORY_WRITE_DATA_FROM_PIPE_RENDERING</dfn>		(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="8143">8143</th><td><u>#define  <dfn class="macro" id="_M/COMMAND_VALID" data-ref="_M/COMMAND_VALID">COMMAND_VALID</dfn>					(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="8144">8144</th><td></td></tr>
<tr><th id="8145">8145</th><td><u>#define <dfn class="macro" id="_M/_MIPIA_COMMAND_LENGTH" data-ref="_M/_MIPIA_COMMAND_LENGTH">_MIPIA_COMMAND_LENGTH</dfn>		(dev_priv-&gt;mipi_mmio_base + 0xb114)</u></td></tr>
<tr><th id="8146">8146</th><td><u>#define <dfn class="macro" id="_M/_MIPIC_COMMAND_LENGTH" data-ref="_M/_MIPIC_COMMAND_LENGTH">_MIPIC_COMMAND_LENGTH</dfn>		(dev_priv-&gt;mipi_mmio_base + 0xb914)</u></td></tr>
<tr><th id="8147">8147</th><td><u>#define <dfn class="macro" id="_M/MIPI_COMMAND_LENGTH" data-ref="_M/MIPI_COMMAND_LENGTH">MIPI_COMMAND_LENGTH</dfn>(port)	_MIPI_PORT(port, _MIPIA_COMMAND_LENGTH, \</u></td></tr>
<tr><th id="8148">8148</th><td><u>					_MIPIC_COMMAND_LENGTH)</u></td></tr>
<tr><th id="8149">8149</th><td><u>#define  <dfn class="macro" id="_M/COMMAND_LENGTH_SHIFT" data-ref="_M/COMMAND_LENGTH_SHIFT">COMMAND_LENGTH_SHIFT</dfn>(n)			(8 * (n)) /* n: 0...3 */</u></td></tr>
<tr><th id="8150">8150</th><td><u>#define  <dfn class="macro" id="_M/COMMAND_LENGTH_MASK" data-ref="_M/COMMAND_LENGTH_MASK">COMMAND_LENGTH_MASK</dfn>(n)				(0xff &lt;&lt; (8 * (n)))</u></td></tr>
<tr><th id="8151">8151</th><td></td></tr>
<tr><th id="8152">8152</th><td><u>#define <dfn class="macro" id="_M/_MIPIA_READ_DATA_RETURN0" data-ref="_M/_MIPIA_READ_DATA_RETURN0">_MIPIA_READ_DATA_RETURN0</dfn>	(dev_priv-&gt;mipi_mmio_base + 0xb118)</u></td></tr>
<tr><th id="8153">8153</th><td><u>#define <dfn class="macro" id="_M/_MIPIC_READ_DATA_RETURN0" data-ref="_M/_MIPIC_READ_DATA_RETURN0">_MIPIC_READ_DATA_RETURN0</dfn>	(dev_priv-&gt;mipi_mmio_base + 0xb918)</u></td></tr>
<tr><th id="8154">8154</th><td><u>#define <dfn class="macro" id="_M/MIPI_READ_DATA_RETURN" data-ref="_M/MIPI_READ_DATA_RETURN">MIPI_READ_DATA_RETURN</dfn>(port, n) \</u></td></tr>
<tr><th id="8155">8155</th><td><u>	(_MIPI_PORT(port, _MIPIA_READ_DATA_RETURN0, _MIPIC_READ_DATA_RETURN0) \</u></td></tr>
<tr><th id="8156">8156</th><td><u>					+ 4 * (n)) /* n: 0...7 */</u></td></tr>
<tr><th id="8157">8157</th><td></td></tr>
<tr><th id="8158">8158</th><td><u>#define <dfn class="macro" id="_M/_MIPIA_READ_DATA_VALID" data-ref="_M/_MIPIA_READ_DATA_VALID">_MIPIA_READ_DATA_VALID</dfn>		(dev_priv-&gt;mipi_mmio_base + 0xb138)</u></td></tr>
<tr><th id="8159">8159</th><td><u>#define <dfn class="macro" id="_M/_MIPIC_READ_DATA_VALID" data-ref="_M/_MIPIC_READ_DATA_VALID">_MIPIC_READ_DATA_VALID</dfn>		(dev_priv-&gt;mipi_mmio_base + 0xb938)</u></td></tr>
<tr><th id="8160">8160</th><td><u>#define <dfn class="macro" id="_M/MIPI_READ_DATA_VALID" data-ref="_M/MIPI_READ_DATA_VALID">MIPI_READ_DATA_VALID</dfn>(port)	_MIPI_PORT(port, \</u></td></tr>
<tr><th id="8161">8161</th><td><u>				_MIPIA_READ_DATA_VALID, _MIPIC_READ_DATA_VALID)</u></td></tr>
<tr><th id="8162">8162</th><td><u>#define  <dfn class="macro" id="_M/READ_DATA_VALID" data-ref="_M/READ_DATA_VALID">READ_DATA_VALID</dfn>(n)				(1 &lt;&lt; (n))</u></td></tr>
<tr><th id="8163">8163</th><td></td></tr>
<tr><th id="8164">8164</th><td><i>/* For UMS only (deprecated): */</i></td></tr>
<tr><th id="8165">8165</th><td><u>#define <dfn class="macro" id="_M/_PALETTE_A" data-ref="_M/_PALETTE_A">_PALETTE_A</dfn> (dev_priv-&gt;info.display_mmio_offset + 0xa000)</u></td></tr>
<tr><th id="8166">8166</th><td><u>#define <dfn class="macro" id="_M/_PALETTE_B" data-ref="_M/_PALETTE_B">_PALETTE_B</dfn> (dev_priv-&gt;info.display_mmio_offset + 0xa800)</u></td></tr>
<tr><th id="8167">8167</th><td></td></tr>
<tr><th id="8168">8168</th><td><i>/* MOCS (Memory Object Control State) registers */</i></td></tr>
<tr><th id="8169">8169</th><td><u>#define <dfn class="macro" id="_M/GEN9_LNCFCMOCS0" data-ref="_M/GEN9_LNCFCMOCS0">GEN9_LNCFCMOCS0</dfn>		0xb020	/* L3 Cache Control base */</u></td></tr>
<tr><th id="8170">8170</th><td></td></tr>
<tr><th id="8171">8171</th><td><u>#define <dfn class="macro" id="_M/GEN9_GFX_MOCS_0" data-ref="_M/GEN9_GFX_MOCS_0">GEN9_GFX_MOCS_0</dfn>		0xc800	/* Graphics MOCS base register*/</u></td></tr>
<tr><th id="8172">8172</th><td><u>#define <dfn class="macro" id="_M/GEN9_MFX0_MOCS_0" data-ref="_M/GEN9_MFX0_MOCS_0">GEN9_MFX0_MOCS_0</dfn>	0xc900	/* Media 0 MOCS base register*/</u></td></tr>
<tr><th id="8173">8173</th><td><u>#define <dfn class="macro" id="_M/GEN9_MFX1_MOCS_0" data-ref="_M/GEN9_MFX1_MOCS_0">GEN9_MFX1_MOCS_0</dfn>	0xca00	/* Media 1 MOCS base register*/</u></td></tr>
<tr><th id="8174">8174</th><td><u>#define <dfn class="macro" id="_M/GEN9_VEBOX_MOCS_0" data-ref="_M/GEN9_VEBOX_MOCS_0">GEN9_VEBOX_MOCS_0</dfn>	0xcb00	/* Video MOCS base register*/</u></td></tr>
<tr><th id="8175">8175</th><td><u>#define <dfn class="macro" id="_M/GEN9_BLT_MOCS_0" data-ref="_M/GEN9_BLT_MOCS_0">GEN9_BLT_MOCS_0</dfn>		0xcc00	/* Blitter MOCS base register*/</u></td></tr>
<tr><th id="8176">8176</th><td></td></tr>
<tr><th id="8177">8177</th><td><u>#<span data-ppcond="27">endif</span> /* _I915_REG_H_ */</u></td></tr>
<tr><th id="8178">8178</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='dvo_ch7017.c.html'>netbsd/sys/external/bsd/drm2/dist/drm/i915/dvo_ch7017.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
