<!DOCTYPE html>
<html lang="en" dir="auto">

<head><meta charset="utf-8">
<meta http-equiv="X-UA-Compatible" content="IE=edge">
<meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no">
<meta name="robots" content="index, follow">
<title>Configure PS of PYNQ to work with SDK | Superuser</title>
<meta name="keywords" content="FPGA, PYNQ, PYNQ-Z1, Vivado, Xilinx, Zynq">
<meta name="description" content="Hi,
If you&rsquo;re an FPGA fan or someone who&rsquo;s got PYNQ board for fun, you might be having a hard time making it run Vivado SDK projects. That&rsquo;s because, the PYNQ-Z1, the cheap Zynq-7020 board doesn&rsquo;t have any popular DDR ram on board. You need to configure it by hand, however, tcl is at your rescue.
When you create a project and include Zynq-PS system to the block diagram, most of the time you don&rsquo;t need to change the DDR timing properties because of most of the popular boards ie.">
<meta name="author" content="parth parikh">
<link rel="canonical" href="https://example.org/posts/2017-04-11-configure-ps-pynq-work-sdk/">
<link crossorigin="anonymous" href="/assets/css/stylesheet.e087fd1dc76e73a35ae6d7028ddc1ba41e0131e7f9b3a6e2d019a208e6d6c4b5.css" integrity="sha256-4If9Hcduc6Na5tcCjdwbpB4BMef5s6bi0BmiCObWxLU=" rel="preload stylesheet" as="style">
<script defer crossorigin="anonymous" src="/assets/js/highlight.f413e19d0714851f6474e7ee9632408e58ac146fbdbe62747134bea2fa3415e0.js" integrity="sha256-9BPhnQcUhR9kdOfuljJAjlisFG&#43;9vmJ0cTS&#43;ovo0FeA="
    onload="hljs.initHighlightingOnLoad();"></script>
<link rel="icon" href="https://example.org/favicon.ico">
<link rel="icon" type="image/png" sizes="16x16" href="https://example.org/favicon-16x16.png">
<link rel="icon" type="image/png" sizes="32x32" href="https://example.org/favicon-32x32.png">
<link rel="apple-touch-icon" href="https://example.org/apple-touch-icon.png">
<link rel="mask-icon" href="https://example.org/safari-pinned-tab.svg">
<meta name="theme-color" content="#2e2e33">
<meta name="msapplication-TileColor" content="#2e2e33">
<noscript>
    <style>
        #theme-toggle,
        .top-link {
            display: none;
        }

    </style>
    <style>
        @media (prefers-color-scheme: dark) {
            :root {
                --theme: rgb(29, 30, 32);
                --entry: rgb(46, 46, 51);
                --primary: rgb(218, 218, 219);
                --secondary: rgb(155, 156, 157);
                --tertiary: rgb(65, 66, 68);
                --content: rgb(196, 196, 197);
                --hljs-bg: rgb(46, 46, 51);
                --code-bg: rgb(55, 56, 62);
                --border: rgb(51, 51, 51);
            }

            .list {
                background: var(--theme);
            }

            .list:not(.dark)::-webkit-scrollbar-track {
                background: 0 0;
            }

            .list:not(.dark)::-webkit-scrollbar-thumb {
                border-color: var(--theme);
            }
        }

    </style>
</noscript><meta property="og:title" content="Configure PS of PYNQ to work with SDK" />
<meta property="og:description" content="Hi,
If you&rsquo;re an FPGA fan or someone who&rsquo;s got PYNQ board for fun, you might be having a hard time making it run Vivado SDK projects. That&rsquo;s because, the PYNQ-Z1, the cheap Zynq-7020 board doesn&rsquo;t have any popular DDR ram on board. You need to configure it by hand, however, tcl is at your rescue.
When you create a project and include Zynq-PS system to the block diagram, most of the time you don&rsquo;t need to change the DDR timing properties because of most of the popular boards ie." />
<meta property="og:type" content="article" />
<meta property="og:url" content="https://example.org/posts/2017-04-11-configure-ps-pynq-work-sdk/" /><meta property="article:section" content="posts" />
<meta property="article:published_time" content="2017-04-11T04:05:30+00:00" />
<meta property="article:modified_time" content="2017-04-11T04:05:30+00:00" />

<meta name="twitter:card" content="summary"/>
<meta name="twitter:title" content="Configure PS of PYNQ to work with SDK"/>
<meta name="twitter:description" content="Hi,
If you&rsquo;re an FPGA fan or someone who&rsquo;s got PYNQ board for fun, you might be having a hard time making it run Vivado SDK projects. That&rsquo;s because, the PYNQ-Z1, the cheap Zynq-7020 board doesn&rsquo;t have any popular DDR ram on board. You need to configure it by hand, however, tcl is at your rescue.
When you create a project and include Zynq-PS system to the block diagram, most of the time you don&rsquo;t need to change the DDR timing properties because of most of the popular boards ie."/>


<script type="application/ld+json">
{
  "@context": "https://schema.org",
  "@type": "BreadcrumbList",
  "itemListElement": [
    {
      "@type": "ListItem",
      "position":  1 ,
      "name": "Posts",
      "item": "https://example.org/posts/"
    }, 
    {
      "@type": "ListItem",
      "position":  2 ,
      "name": "Configure PS of PYNQ to work with SDK",
      "item": "https://example.org/posts/2017-04-11-configure-ps-pynq-work-sdk/"
    }
  ]
}
</script>
<script type="application/ld+json">
{
  "@context": "https://schema.org",
  "@type": "BlogPosting",
  "headline": "Configure PS of PYNQ to work with SDK",
  "name": "Configure PS of PYNQ to work with SDK",
  "description": "Hi,\nIf you\u0026rsquo;re an FPGA fan or someone who\u0026rsquo;s got PYNQ board for fun, you might be having a hard time making it run Vivado SDK projects. That\u0026rsquo;s because, the PYNQ-Z1, the cheap Zynq-7020 board doesn\u0026rsquo;t have any popular DDR ram on board. You need to configure it by hand, however, tcl is at your rescue.\nWhen you create a project and include Zynq-PS system to the block diagram, most of the time you don\u0026rsquo;t need to change the DDR timing properties because of most of the popular boards ie.",
  "keywords": [
    "FPGA", "PYNQ", "PYNQ-Z1", "Vivado", "Xilinx", "Zynq"
  ],
  "articleBody": "Hi,\nIf you’re an FPGA fan or someone who’s got PYNQ board for fun, you might be having a hard time making it run Vivado SDK projects. That’s because, the PYNQ-Z1, the cheap Zynq-7020 board doesn’t have any popular DDR ram on board. You need to configure it by hand, however, tcl is at your rescue.\nWhen you create a project and include Zynq-PS system to the block diagram, most of the time you don’t need to change the DDR timing properties because of most of the popular boards ie. Zedboard and Zybo use standard memory parts which are pre-configured in the Vivado. However, if you’ve created an Overlay and used it with the Pynq Linux, it doesn’t make any difference because overlays are PL configurations only, they don’t mess with PS part or DDR interface of PS part.\nTL;DR To configure the memory on the PYNQ just do this copy paste in tcl console and you’re all set for SDK.\nset_property -dict [ list \\\rCONFIG.PCW_USE_M_AXI_GP0 {1}\\\rCONFIG.PCW_DDR_RAM_BASEADDR {0x00100000} \\\rCONFIG.PCW_DDR_RAM_HIGHADDR {0x1FFFFFFF} \\\rCONFIG.PCW_UART0_BASEADDR {0xE0000000} \\\rCONFIG.PCW_UART0_HIGHADDR {0xE0000FFF} \\\rCONFIG.PCW_UART1_BASEADDR {0xE0001000} \\\rCONFIG.PCW_UART1_HIGHADDR {0xE0001FFF} \\\rCONFIG.PCW_I2C0_BASEADDR {0xE0004000} \\\rCONFIG.PCW_I2C0_HIGHADDR {0xE0004FFF} \\\rCONFIG.PCW_I2C1_BASEADDR {0xE0005000} \\\rCONFIG.PCW_I2C1_HIGHADDR {0xE0005FFF} \\\rCONFIG.PCW_SPI0_BASEADDR {0xE0006000} \\\rCONFIG.PCW_SPI0_HIGHADDR {0xE0006FFF} \\\rCONFIG.PCW_SPI1_BASEADDR {0xE0007000} \\\rCONFIG.PCW_SPI1_HIGHADDR {0xE0007FFF} \\\rCONFIG.PCW_CAN0_BASEADDR {0xE0008000} \\\rCONFIG.PCW_CAN0_HIGHADDR {0xE0008FFF} \\\rCONFIG.PCW_CAN1_BASEADDR {0xE0009000} \\\rCONFIG.PCW_CAN1_HIGHADDR {0xE0009FFF} \\\rCONFIG.PCW_GPIO_BASEADDR {0xE000A000} \\\rCONFIG.PCW_GPIO_HIGHADDR {0xE000AFFF} \\\rCONFIG.PCW_ENET0_BASEADDR {0xE000B000} \\\rCONFIG.PCW_ENET0_HIGHADDR {0xE000BFFF} \\\rCONFIG.PCW_ENET1_BASEADDR {0xE000C000} \\\rCONFIG.PCW_ENET1_HIGHADDR {0xE000CFFF} \\\rCONFIG.PCW_SDIO0_BASEADDR {0xE0100000} \\\rCONFIG.PCW_SDIO0_HIGHADDR {0xE0100FFF} \\\rCONFIG.PCW_SDIO1_BASEADDR {0xE0101000} \\\rCONFIG.PCW_SDIO1_HIGHADDR {0xE0101FFF} \\\rCONFIG.PCW_USB0_BASEADDR {0xE0102000} \\\rCONFIG.PCW_USB0_HIGHADDR {0xE0102fff} \\\rCONFIG.PCW_USB1_BASEADDR {0xE0103000} \\\rCONFIG.PCW_USB1_HIGHADDR {0xE0103fff} \\\rCONFIG.PCW_TTC0_BASEADDR {0xE0104000} \\\rCONFIG.PCW_TTC0_HIGHADDR {0xE0104fff} \\\rCONFIG.PCW_TTC1_BASEADDR {0xE0105000} \\\rCONFIG.PCW_TTC1_HIGHADDR {0xE0105fff} \\\rCONFIG.PCW_FCLK_CLK0_BUF {true} \\\rCONFIG.PCW_FCLK_CLK1_BUF {false} \\\rCONFIG.PCW_FCLK_CLK2_BUF {false} \\\rCONFIG.PCW_FCLK_CLK3_BUF {false} \\\rCONFIG.PCW_UIPARAM_DDR_FREQ_MHZ {525} \\\rCONFIG.PCW_UIPARAM_DDR_BANK_ADDR_COUNT {3} \\\rCONFIG.PCW_UIPARAM_DDR_ROW_ADDR_COUNT {15} \\\rCONFIG.PCW_UIPARAM_DDR_COL_ADDR_COUNT {10} \\\rCONFIG.PCW_UIPARAM_DDR_CL {7} \\\rCONFIG.PCW_UIPARAM_DDR_CWL {6} \\\rCONFIG.PCW_UIPARAM_DDR_T_RCD {7} \\\rCONFIG.PCW_UIPARAM_DDR_T_RP {7} \\\rCONFIG.PCW_UIPARAM_DDR_T_RC {48.91} \\\rCONFIG.PCW_UIPARAM_DDR_T_RAS_MIN {35.0} \\\rCONFIG.PCW_UIPARAM_DDR_T_FAW {40.0} \\\rCONFIG.PCW_UIPARAM_DDR_AL {0} \\\rCONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 {0.040} \\\rCONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 {0.058} \\\rCONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 {-0.009} \\\rCONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 {-0.033} \\\rCONFIG.PCW_UIPARAM_DDR_BOARD_DELAY0 {0.223} \\\rCONFIG.PCW_UIPARAM_DDR_BOARD_DELAY1 {0.212} \\\rCONFIG.PCW_UIPARAM_DDR_BOARD_DELAY2 {0.085} \\\rCONFIG.PCW_UIPARAM_DDR_BOARD_DELAY3 {0.092} \\\rCONFIG.PCW_UIPARAM_DDR_DQS_0_LENGTH_MM {15.6} \\\rCONFIG.PCW_UIPARAM_DDR_DQS_1_LENGTH_MM {18.8} \\\rCONFIG.PCW_UIPARAM_DDR_DQS_2_LENGTH_MM {0} \\\rCONFIG.PCW_UIPARAM_DDR_DQS_3_LENGTH_MM {0} \\\rCONFIG.PCW_UIPARAM_DDR_DQ_0_LENGTH_MM {16.5} \\\rCONFIG.PCW_UIPARAM_DDR_DQ_1_LENGTH_MM {18} \\\rCONFIG.PCW_UIPARAM_DDR_DQ_2_LENGTH_MM {0} \\\rCONFIG.PCW_UIPARAM_DDR_DQ_3_LENGTH_MM {0} \\\rCONFIG.PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM {25.8} \\\rCONFIG.PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM {25.8} \\\rCONFIG.PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM {0} \\\rCONFIG.PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM {0} \\\rCONFIG.PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH {105.056} \\\rCONFIG.PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH {66.904} \\\rCONFIG.PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH {89.1715} \\\rCONFIG.PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH {113.63} \\\rCONFIG.PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH {98.503} \\\rCONFIG.PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH {68.5855} \\\rCONFIG.PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH {90.295} \\\rCONFIG.PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH {103.977} \\\rCONFIG.PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH {80.4535} \\\rCONFIG.PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH {80.4535} \\\rCONFIG.PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH {80.4535} \\\rCONFIG.PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH {80.4535} \\\rCONFIG.PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY {160} \\\rCONFIG.PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY {160} \\\rCONFIG.PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY {160} \\\rCONFIG.PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY {160} \\\rCONFIG.PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY {160} \\\rCONFIG.PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY {160} \\\rCONFIG.PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY {160} \\\rCONFIG.PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY {160} \\\rCONFIG.PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY {160} \\\rCONFIG.PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY {160} \\\rCONFIG.PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY {160} \\\rCONFIG.PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY {160} \\\rCONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0 {0.040} \\\rCONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1 {0.058} \\\rCONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2 {-0.009} \\\rCONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3 {-0.033} \\\rCONFIG.PCW_PACKAGE_DDR_BOARD_DELAY0 {0.223} \\\rCONFIG.PCW_PACKAGE_DDR_BOARD_DELAY1 {0.212} \\\rCONFIG.PCW_PACKAGE_DDR_BOARD_DELAY2 {0.085} \\\rCONFIG.PCW_PACKAGE_DDR_BOARD_DELAY3 {0.092} \\\rCONFIG.PCW_CPU_CPU_6X4X_MAX_RANGE {667} \\\rCONFIG.PCW_CRYSTAL_PERIPHERAL_FREQMHZ {50} \\\rCONFIG.PCW_APU_PERIPHERAL_FREQMHZ {650} \\\rCONFIG.PCW_DCI_PERIPHERAL_FREQMHZ {10.159} \\\rCONFIG.PCW_QSPI_PERIPHERAL_FREQMHZ {200} \\\rCONFIG.PCW_SMC_PERIPHERAL_FREQMHZ {100} \\\rCONFIG.PCW_USB0_PERIPHERAL_FREQMHZ {60} \\\rCONFIG.PCW_USB1_PERIPHERAL_FREQMHZ {60} \\\rCONFIG.PCW_SDIO_PERIPHERAL_FREQMHZ {50} \\\rCONFIG.PCW_UART_PERIPHERAL_FREQMHZ {100} \\\rCONFIG.PCW_SPI_PERIPHERAL_FREQMHZ {166.666666} \\\rCONFIG.PCW_CAN_PERIPHERAL_FREQMHZ {100} \\\rCONFIG.PCW_CAN0_PERIPHERAL_FREQMHZ {-1} \\\rCONFIG.PCW_CAN1_PERIPHERAL_FREQMHZ {-1} \\\rCONFIG.PCW_I2C_PERIPHERAL_FREQMHZ {25} \\\rCONFIG.PCW_WDT_PERIPHERAL_FREQMHZ {133.333333} \\\rCONFIG.PCW_TTC_PERIPHERAL_FREQMHZ {50} \\\rCONFIG.PCW_TTC0_CLK0_PERIPHERAL_FREQMHZ {133.333333} \\\rCONFIG.PCW_TTC0_CLK1_PERIPHERAL_FREQMHZ {133.333333} \\\rCONFIG.PCW_TTC0_CLK2_PERIPHERAL_FREQMHZ {133.333333} \\\rCONFIG.PCW_TTC1_CLK0_PERIPHERAL_FREQMHZ {133.333333} \\\rCONFIG.PCW_TTC1_CLK1_PERIPHERAL_FREQMHZ {133.333333} \\\rCONFIG.PCW_TTC1_CLK2_PERIPHERAL_FREQMHZ {133.333333} \\\rCONFIG.PCW_PCAP_PERIPHERAL_FREQMHZ {200} \\\rCONFIG.PCW_TPIU_PERIPHERAL_FREQMHZ {200} \\\rCONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100} \\\rCONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {50} \\\rCONFIG.PCW_FPGA2_PERIPHERAL_FREQMHZ {50} \\\rCONFIG.PCW_FPGA3_PERIPHERAL_FREQMHZ {50} \\\rCONFIG.PCW_ACT_APU_PERIPHERAL_FREQMHZ {650.000000} \\\rCONFIG.PCW_UIPARAM_ACT_DDR_FREQ_MHZ {525.000000} \\\rCONFIG.PCW_ACT_DCI_PERIPHERAL_FREQMHZ {10.096154} \\\rCONFIG.PCW_ACT_QSPI_PERIPHERAL_FREQMHZ {200.000000} \\\rCONFIG.PCW_ACT_SMC_PERIPHERAL_FREQMHZ {10.000000} \\\rCONFIG.PCW_ACT_ENET0_PERIPHERAL_FREQMHZ {125.000000} \\\rCONFIG.PCW_ACT_ENET1_PERIPHERAL_FREQMHZ {10.000000} \\\rCONFIG.PCW_ACT_USB0_PERIPHERAL_FREQMHZ {60} \\\rCONFIG.PCW_ACT_USB1_PERIPHERAL_FREQMHZ {60} \\\rCONFIG.PCW_ACT_SDIO_PERIPHERAL_FREQMHZ {50.000000} \\\rCONFIG.PCW_ACT_UART_PERIPHERAL_FREQMHZ {100.000000} \\\rCONFIG.PCW_ACT_SPI_PERIPHERAL_FREQMHZ {10.000000} \\\rCONFIG.PCW_ACT_CAN_PERIPHERAL_FREQMHZ {10.000000} \\\rCONFIG.PCW_ACT_CAN0_PERIPHERAL_FREQMHZ {23.8095} \\\rCONFIG.PCW_ACT_CAN1_PERIPHERAL_FREQMHZ {23.8095} \\\rCONFIG.PCW_ACT_I2C_PERIPHERAL_FREQMHZ {50} \\\rCONFIG.PCW_ACT_WDT_PERIPHERAL_FREQMHZ {108.333336} \\\rCONFIG.PCW_ACT_TTC_PERIPHERAL_FREQMHZ {50} \\\rCONFIG.PCW_ACT_PCAP_PERIPHERAL_FREQMHZ {200.000000} \\\rCONFIG.PCW_ACT_TPIU_PERIPHERAL_FREQMHZ {200.000000} \\\rCONFIG.PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ {100.000000} \\\rCONFIG.PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ {50.000000} \\\rCONFIG.PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ {50.000000} \\\rCONFIG.PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ {50.000000} \\\rCONFIG.PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ {108.333336} \\\rCONFIG.PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ {108.333336} \\\rCONFIG.PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ {108.333336} \\\rCONFIG.PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ {108.333336} \\\rCONFIG.PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ {108.333336} \\\rCONFIG.PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ {108.333336} \\\rCONFIG.PCW_CLK0_FREQ {100000000} \\\rCONFIG.PCW_CLK1_FREQ {50000000} \\\rCONFIG.PCW_CLK2_FREQ {50000000} \\\rCONFIG.PCW_CLK3_FREQ {50000000} \\\rCONFIG.PCW_OVERRIDE_BASIC_CLOCK {0} \\\rCONFIG.PCW_CPU_PERIPHERAL_DIVISOR0 {2} \\\rCONFIG.PCW_DDR_PERIPHERAL_DIVISOR0 {2} \\\rCONFIG.PCW_SMC_PERIPHERAL_DIVISOR0 {1} \\\rCONFIG.PCW_QSPI_PERIPHERAL_DIVISOR0 {5} \\\rCONFIG.PCW_SDIO_PERIPHERAL_DIVISOR0 {20} \\\rCONFIG.PCW_UART_PERIPHERAL_DIVISOR0 {10} \\\rCONFIG.PCW_SPI_PERIPHERAL_DIVISOR0 {1} \\\rCONFIG.PCW_CAN_PERIPHERAL_DIVISOR0 {1} \\\rCONFIG.PCW_CAN_PERIPHERAL_DIVISOR1 {1} \\\rCONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR0 {10} \\\rCONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR0 {20} \\\rCONFIG.PCW_FCLK2_PERIPHERAL_DIVISOR0 {20} \\\rCONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR0 {20} \\\rCONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR1 {1} \\\rCONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR1 {1} \\\rCONFIG.PCW_FCLK2_PERIPHERAL_DIVISOR1 {1} \\\rCONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR1 {1} \\\rCONFIG.PCW_ENET0_PERIPHERAL_DIVISOR0 {8} \\\rCONFIG.PCW_ENET1_PERIPHERAL_DIVISOR0 {1} \\\rCONFIG.PCW_ENET0_PERIPHERAL_DIVISOR1 {1} \\\rCONFIG.PCW_ENET1_PERIPHERAL_DIVISOR1 {1} \\\rCONFIG.PCW_TPIU_PERIPHERAL_DIVISOR0 {1} \\\rCONFIG.PCW_DCI_PERIPHERAL_DIVISOR0 {52} \\\rCONFIG.PCW_DCI_PERIPHERAL_DIVISOR1 {2} \\\rCONFIG.PCW_PCAP_PERIPHERAL_DIVISOR0 {5} \\\rCONFIG.PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0 {1} \\\rCONFIG.PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0 {1} \\\rCONFIG.PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0 {1} \\\rCONFIG.PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0 {1} \\\rCONFIG.PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0 {1} \\\rCONFIG.PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0 {1} \\\rCONFIG.PCW_WDT_PERIPHERAL_DIVISOR0 {1} \\\rCONFIG.PCW_ARMPLL_CTRL_FBDIV {26} \\\rCONFIG.PCW_IOPLL_CTRL_FBDIV {20} \\\rCONFIG.PCW_DDRPLL_CTRL_FBDIV {21} \\\rCONFIG.PCW_CPU_CPU_PLL_FREQMHZ {1300.000} \\\rCONFIG.PCW_IO_IO_PLL_FREQMHZ {1000.000} \\\rCONFIG.PCW_DDR_DDR_PLL_FREQMHZ {1050.000} \\\rCONFIG.PCW_SMC_PERIPHERAL_VALID {0} \\\rCONFIG.PCW_SDIO_PERIPHERAL_VALID {1} \\\rCONFIG.PCW_SPI_PERIPHERAL_VALID {0} \\\rCONFIG.PCW_CAN_PERIPHERAL_VALID {0} \\\rCONFIG.PCW_UART_PERIPHERAL_VALID {1} \\\rCONFIG.PCW_EN_EMIO_CAN0 {0} \\\rCONFIG.PCW_EN_EMIO_CAN1 {0} \\\rCONFIG.PCW_EN_EMIO_ENET0 {0} \\\rCONFIG.PCW_EN_EMIO_ENET1 {0} \\\rCONFIG.PCW_EN_PTP_ENET0 {0} \\\rCONFIG.PCW_EN_PTP_ENET1 {0} \\\rCONFIG.PCW_EN_EMIO_GPIO {0} \\\rCONFIG.PCW_EN_EMIO_I2C0 {0} \\\rCONFIG.PCW_EN_EMIO_I2C1 {0} \\\rCONFIG.PCW_EN_EMIO_PJTAG {0} \\\rCONFIG.PCW_EN_EMIO_SDIO0 {0} \\\rCONFIG.PCW_EN_EMIO_CD_SDIO0 {0} \\\rCONFIG.PCW_EN_EMIO_WP_SDIO0 {0} \\\rCONFIG.PCW_EN_EMIO_SDIO1 {0} \\\rCONFIG.PCW_EN_EMIO_CD_SDIO1 {0} \\\rCONFIG.PCW_EN_EMIO_WP_SDIO1 {0} \\\rCONFIG.PCW_EN_EMIO_SPI0 {0} \\\rCONFIG.PCW_EN_EMIO_SPI1 {0} \\\rCONFIG.PCW_EN_EMIO_UART0 {0} \\\rCONFIG.PCW_EN_EMIO_UART1 {0} \\\rCONFIG.PCW_EN_EMIO_MODEM_UART0 {0} \\\rCONFIG.PCW_EN_EMIO_MODEM_UART1 {0} \\\rCONFIG.PCW_EN_EMIO_TTC0 {0} \\\rCONFIG.PCW_EN_EMIO_TTC1 {0} \\\rCONFIG.PCW_EN_EMIO_WDT {0} \\\rCONFIG.PCW_EN_EMIO_TRACE {0} \\\rCONFIG.PCW_USE_AXI_NONSECURE {0} \\\rCONFIG.PCW_USE_M_AXI_GP0 {0} \\\rCONFIG.PCW_USE_M_AXI_GP1 {0} \\\rCONFIG.PCW_USE_S_AXI_GP0 {0} \\\rCONFIG.PCW_USE_S_AXI_GP1 {0} \\\rCONFIG.PCW_USE_S_AXI_ACP {0} \\\rCONFIG.PCW_USE_S_AXI_HP0 {0} \\\rCONFIG.PCW_USE_S_AXI_HP1 {0} \\\rCONFIG.PCW_USE_S_AXI_HP2 {0} \\\rCONFIG.PCW_USE_S_AXI_HP3 {0} \\\rCONFIG.PCW_M_AXI_GP0_FREQMHZ {10} \\\rCONFIG.PCW_M_AXI_GP1_FREQMHZ {10} \\\rCONFIG.PCW_S_AXI_GP0_FREQMHZ {10} \\\rCONFIG.PCW_S_AXI_GP1_FREQMHZ {10} \\\rCONFIG.PCW_S_AXI_ACP_FREQMHZ {10} \\\rCONFIG.PCW_S_AXI_HP0_FREQMHZ {10} \\\rCONFIG.PCW_S_AXI_HP1_FREQMHZ {10} \\\rCONFIG.PCW_S_AXI_HP2_FREQMHZ {10} \\\rCONFIG.PCW_S_AXI_HP3_FREQMHZ {10} \\\rCONFIG.PCW_USE_DMA0 {0} \\\rCONFIG.PCW_USE_DMA1 {0} \\\rCONFIG.PCW_USE_DMA2 {0} \\\rCONFIG.PCW_USE_DMA3 {0} \\\rCONFIG.PCW_USE_TRACE {0} \\\rCONFIG.PCW_TRACE_PIPELINE_WIDTH {8} \\\rCONFIG.PCW_INCLUDE_TRACE_BUFFER {0} \\\rCONFIG.PCW_TRACE_BUFFER_FIFO_SIZE {128} \\\rCONFIG.PCW_USE_TRACE_DATA_EDGE_DETECTOR {0} \\\rCONFIG.PCW_TRACE_BUFFER_CLOCK_DELAY {12} \\\rCONFIG.PCW_USE_CROSS_TRIGGER {0} \\\rCONFIG.PCW_FTM_CTI_IN0 {\u0026lt;Select\u0026gt;} \\\rCONFIG.PCW_FTM_CTI_IN1 {\u0026lt;Select\u0026gt;} \\\rCONFIG.PCW_FTM_CTI_IN2 {\u0026lt;Select\u0026gt;} \\\rCONFIG.PCW_FTM_CTI_IN3 {\u0026lt;Select\u0026gt;} \\\rCONFIG.PCW_FTM_CTI_OUT0 {\u0026lt;Select\u0026gt;} \\\rCONFIG.PCW_FTM_CTI_OUT1 {\u0026lt;Select\u0026gt;} \\\rCONFIG.PCW_FTM_CTI_OUT2 {\u0026lt;Select\u0026gt;} \\\rCONFIG.PCW_FTM_CTI_OUT3 {\u0026lt;Select\u0026gt;} \\\rCONFIG.PCW_USE_DEBUG {0} \\\rCONFIG.PCW_USE_CR_FABRIC {1} \\\rCONFIG.PCW_USE_AXI_FABRIC_IDLE {0} \\\rCONFIG.PCW_USE_DDR_BYPASS {0} \\\rCONFIG.PCW_USE_FABRIC_INTERRUPT {0} \\\rCONFIG.PCW_USE_PROC_EVENT_BUS {0} \\\rCONFIG.PCW_USE_EXPANDED_IOP {0} \\\rCONFIG.PCW_USE_HIGH_OCM {0} \\\rCONFIG.PCW_USE_PS_SLCR_REGISTERS {0} \\\rCONFIG.PCW_USE_EXPANDED_PS_SLCR_REGISTERS {0} \\\rCONFIG.PCW_USE_CORESIGHT {0} \\\rCONFIG.PCW_EN_EMIO_SRAM_INT {0} \\\rCONFIG.PCW_GPIO_EMIO_GPIO_WIDTH {64} \\\rCONFIG.PCW_UART0_BAUD_RATE {115200} \\\rCONFIG.PCW_UART1_BAUD_RATE {115200} \\\rCONFIG.PCW_EN_4K_TIMER {0} \\\rCONFIG.PCW_M_AXI_GP0_ID_WIDTH {12} \\\rCONFIG.PCW_M_AXI_GP0_ENABLE_STATIC_REMAP {0} \\\rCONFIG.PCW_M_AXI_GP0_SUPPORT_NARROW_BURST {0} \\\rCONFIG.PCW_M_AXI_GP0_THREAD_ID_WIDTH {12} \\\rCONFIG.PCW_M_AXI_GP1_ID_WIDTH {12} \\\rCONFIG.PCW_M_AXI_GP1_ENABLE_STATIC_REMAP {0} \\\rCONFIG.PCW_M_AXI_GP1_SUPPORT_NARROW_BURST {0} \\\rCONFIG.PCW_M_AXI_GP1_THREAD_ID_WIDTH {12} \\\rCONFIG.PCW_S_AXI_GP0_ID_WIDTH {6} \\\rCONFIG.PCW_S_AXI_GP1_ID_WIDTH {6} \\\rCONFIG.PCW_S_AXI_ACP_ID_WIDTH {3} \\\rCONFIG.PCW_INCLUDE_ACP_TRANS_CHECK {0} \\\rCONFIG.PCW_USE_DEFAULT_ACP_USER_VAL {0} \\\rCONFIG.PCW_S_AXI_ACP_ARUSER_VAL {31} \\\rCONFIG.PCW_S_AXI_ACP_AWUSER_VAL {31} \\\rCONFIG.PCW_S_AXI_HP0_ID_WIDTH {6} \\\rCONFIG.PCW_S_AXI_HP0_DATA_WIDTH {64} \\\rCONFIG.PCW_S_AXI_HP1_ID_WIDTH {6} \\\rCONFIG.PCW_S_AXI_HP1_DATA_WIDTH {64} \\\rCONFIG.PCW_S_AXI_HP2_ID_WIDTH {6} \\\rCONFIG.PCW_S_AXI_HP2_DATA_WIDTH {64} \\\rCONFIG.PCW_S_AXI_HP3_ID_WIDTH {6} \\\rCONFIG.PCW_S_AXI_HP3_DATA_WIDTH {64} \\\rCONFIG.PCW_EN_DDR {1} \\\rCONFIG.PCW_EN_SMC {0} \\\rCONFIG.PCW_EN_QSPI {1} \\\rCONFIG.PCW_EN_CAN0 {0} \\\rCONFIG.PCW_EN_CAN1 {0} \\\rCONFIG.PCW_EN_ENET0 {1} \\\rCONFIG.PCW_EN_ENET1 {0} \\\rCONFIG.PCW_EN_GPIO {1} \\\rCONFIG.PCW_EN_I2C0 {0} \\\rCONFIG.PCW_EN_I2C1 {0} \\\rCONFIG.PCW_EN_PJTAG {0} \\\rCONFIG.PCW_EN_SDIO0 {1} \\\rCONFIG.PCW_EN_SDIO1 {0} \\\rCONFIG.PCW_EN_SPI0 {0} \\\rCONFIG.PCW_EN_SPI1 {0} \\\rCONFIG.PCW_EN_UART0 {1} \\\rCONFIG.PCW_EN_UART1 {0} \\\rCONFIG.PCW_EN_MODEM_UART0 {0} \\\rCONFIG.PCW_EN_MODEM_UART1 {0} \\\rCONFIG.PCW_EN_TTC0 {0} \\\rCONFIG.PCW_EN_TTC1 {0} \\\rCONFIG.PCW_EN_WDT {0} \\\rCONFIG.PCW_EN_TRACE {0} \\\rCONFIG.PCW_EN_USB0 {1} \\\rCONFIG.PCW_EN_USB1 {0} \\\rCONFIG.PCW_DQ_WIDTH {32} \\\rCONFIG.PCW_DQS_WIDTH {4} \\\rCONFIG.PCW_DM_WIDTH {4} \\\rCONFIG.PCW_MIO_PRIMITIVE {54} \\\rCONFIG.PCW_EN_CLK0_PORT {1} \\\rCONFIG.PCW_EN_CLK1_PORT {0} \\\rCONFIG.PCW_EN_CLK2_PORT {0} \\\rCONFIG.PCW_EN_CLK3_PORT {0} \\\rCONFIG.PCW_EN_RST0_PORT {1} \\\rCONFIG.PCW_EN_RST1_PORT {0} \\\rCONFIG.PCW_EN_RST2_PORT {0} \\\rCONFIG.PCW_EN_RST3_PORT {0} \\\rCONFIG.PCW_EN_CLKTRIG0_PORT {0} \\\rCONFIG.PCW_EN_CLKTRIG1_PORT {0} \\\rCONFIG.PCW_EN_CLKTRIG2_PORT {0} \\\rCONFIG.PCW_EN_CLKTRIG3_PORT {0} \\\rCONFIG.PCW_P2F_DMAC_ABORT_INTR {0} \\\rCONFIG.PCW_P2F_DMAC0_INTR {0} \\\rCONFIG.PCW_P2F_DMAC1_INTR {0} \\\rCONFIG.PCW_P2F_DMAC2_INTR {0} \\\rCONFIG.PCW_P2F_DMAC3_INTR {0} \\\rCONFIG.PCW_P2F_DMAC4_INTR {0} \\\rCONFIG.PCW_P2F_DMAC5_INTR {0} \\\rCONFIG.PCW_P2F_DMAC6_INTR {0} \\\rCONFIG.PCW_P2F_DMAC7_INTR {0} \\\rCONFIG.PCW_P2F_SMC_INTR {0} \\\rCONFIG.PCW_P2F_QSPI_INTR {0} \\\rCONFIG.PCW_P2F_CTI_INTR {0} \\\rCONFIG.PCW_P2F_GPIO_INTR {0} \\\rCONFIG.PCW_P2F_USB0_INTR {0} \\\rCONFIG.PCW_P2F_ENET0_INTR {0} \\\rCONFIG.PCW_P2F_SDIO0_INTR {0} \\\rCONFIG.PCW_P2F_I2C0_INTR {0} \\\rCONFIG.PCW_P2F_SPI0_INTR {0} \\\rCONFIG.PCW_P2F_UART0_INTR {0} \\\rCONFIG.PCW_P2F_CAN0_INTR {0} \\\rCONFIG.PCW_P2F_USB1_INTR {0} \\\rCONFIG.PCW_P2F_ENET1_INTR {0} \\\rCONFIG.PCW_P2F_SDIO1_INTR {0} \\\rCONFIG.PCW_P2F_I2C1_INTR {0} \\\rCONFIG.PCW_P2F_SPI1_INTR {0} \\\rCONFIG.PCW_P2F_UART1_INTR {0} \\\rCONFIG.PCW_P2F_CAN1_INTR {0} \\\rCONFIG.PCW_IRQ_F2P_INTR {0} \\\rCONFIG.PCW_IRQ_F2P_MODE {DIRECT} \\\rCONFIG.PCW_CORE0_FIQ_INTR {0} \\\rCONFIG.PCW_CORE0_IRQ_INTR {0} \\\rCONFIG.PCW_CORE1_FIQ_INTR {0} \\\rCONFIG.PCW_CORE1_IRQ_INTR {0} \\\rCONFIG.PCW_VALUE_SILVERSION {3} \\\rCONFIG.PCW_IMPORT_BOARD_PRESET {None} \\\rCONFIG.PCW_PERIPHERAL_BOARD_PRESET {None} \\\rCONFIG.PCW_PRESET_BANK0_VOLTAGE {LVCMOS 3.3V} \\\rCONFIG.PCW_PRESET_BANK1_VOLTAGE {LVCMOS 1.8V} \\\rCONFIG.PCW_UIPARAM_DDR_ENABLE {1} \\\rCONFIG.PCW_UIPARAM_DDR_ADV_ENABLE {0} \\\rCONFIG.PCW_UIPARAM_DDR_MEMORY_TYPE {DDR 3} \\\rCONFIG.PCW_UIPARAM_DDR_ECC {Disabled} \\\rCONFIG.PCW_UIPARAM_DDR_BUS_WIDTH {16 Bit} \\\rCONFIG.PCW_UIPARAM_DDR_BL {8} \\\rCONFIG.PCW_UIPARAM_DDR_HIGH_TEMP {Normal (0-85)} \\\rCONFIG.PCW_UIPARAM_DDR_PARTNO {MT41J256M16 RE-125} \\\rCONFIG.PCW_UIPARAM_DDR_DRAM_WIDTH {16 Bits} \\\rCONFIG.PCW_UIPARAM_DDR_DEVICE_CAPACITY {4096 MBits} \\\rCONFIG.PCW_UIPARAM_DDR_SPEED_BIN {DDR3_1066F} \\\rCONFIG.PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL {1} \\\rCONFIG.PCW_UIPARAM_DDR_TRAIN_READ_GATE {1} \\\rCONFIG.PCW_UIPARAM_DDR_TRAIN_DATA_EYE {1} \\\rCONFIG.PCW_UIPARAM_DDR_CLOCK_STOP_EN {0} \\\rCONFIG.PCW_UIPARAM_DDR_USE_INTERNAL_VREF {0} \\\rCONFIG.PCW_DDR_PRIORITY_WRITEPORT_0 {\u0026lt;Select\u0026gt;} \\\rCONFIG.PCW_DDR_PRIORITY_WRITEPORT_1 {\u0026lt;Select\u0026gt;} \\\rCONFIG.PCW_DDR_PRIORITY_WRITEPORT_2 {\u0026lt;Select\u0026gt;} \\\rCONFIG.PCW_DDR_PRIORITY_WRITEPORT_3 {\u0026lt;Select\u0026gt;} \\\rCONFIG.PCW_DDR_PRIORITY_READPORT_0 {\u0026lt;Select\u0026gt;} \\\rCONFIG.PCW_DDR_PRIORITY_READPORT_1 {\u0026lt;Select\u0026gt;} \\\rCONFIG.PCW_DDR_PRIORITY_READPORT_2 {\u0026lt;Select\u0026gt;} \\\rCONFIG.PCW_DDR_PRIORITY_READPORT_3 {\u0026lt;Select\u0026gt;} \\\rCONFIG.PCW_DDR_PORT0_HPR_ENABLE {0} \\\rCONFIG.PCW_DDR_PORT1_HPR_ENABLE {0} \\\rCONFIG.PCW_DDR_PORT2_HPR_ENABLE {0} \\\rCONFIG.PCW_DDR_PORT3_HPR_ENABLE {0} \\\rCONFIG.PCW_DDR_HPRLPR_QUEUE_PARTITION {HPR(0)/LPR(32)} \\\rCONFIG.PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL {2} \\\rCONFIG.PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL {15} \\\rCONFIG.PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL {2} \\\rCONFIG.PCW_NAND_PERIPHERAL_ENABLE {0} \\\rCONFIG.PCW_NAND_NAND_IO {\u0026lt;Select\u0026gt;} \\\rCONFIG.PCW_NAND_GRP_D8_ENABLE {0} \\\rCONFIG.PCW_NAND_GRP_D8_IO {\u0026lt;Select\u0026gt;} \\\rCONFIG.PCW_NOR_PERIPHERAL_ENABLE {0} \\\rCONFIG.PCW_NOR_NOR_IO {\u0026lt;Select\u0026gt;} \\\rCONFIG.PCW_NOR_GRP_A25_ENABLE {0} \\\rCONFIG.PCW_NOR_GRP_A25_IO {\u0026lt;Select\u0026gt;} \\\rCONFIG.PCW_NOR_GRP_CS0_ENABLE {0} \\\rCONFIG.PCW_NOR_GRP_CS0_IO {\u0026lt;Select\u0026gt;} \\\rCONFIG.PCW_NOR_GRP_SRAM_CS0_ENABLE {0} \\\rCONFIG.PCW_NOR_GRP_SRAM_CS0_IO {\u0026lt;Select\u0026gt;} \\\rCONFIG.PCW_NOR_GRP_CS1_ENABLE {0} \\\rCONFIG.PCW_NOR_GRP_CS1_IO {\u0026lt;Select\u0026gt;} \\\rCONFIG.PCW_NOR_GRP_SRAM_CS1_ENABLE {0} \\\rCONFIG.PCW_NOR_GRP_SRAM_CS1_IO {\u0026lt;Select\u0026gt;} \\\rCONFIG.PCW_NOR_GRP_SRAM_INT_ENABLE {0} \\\rCONFIG.PCW_NOR_GRP_SRAM_INT_IO {\u0026lt;Select\u0026gt;} \\\rCONFIG.PCW_QSPI_PERIPHERAL_ENABLE {1} \\\rCONFIG.PCW_QSPI_QSPI_IO {MIO 1 .. 6} \\\rCONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} \\\rCONFIG.PCW_QSPI_GRP_SINGLE_SS_IO {MIO 1 .. 6} \\\rCONFIG.PCW_QSPI_GRP_SS1_ENABLE {0} \\\rCONFIG.PCW_QSPI_GRP_SS1_IO {\u0026lt;Select\u0026gt;} \\\rCONFIG.PCW_QSPI_GRP_IO1_ENABLE {0} \\\rCONFIG.PCW_QSPI_GRP_IO1_IO {\u0026lt;Select\u0026gt;} \\\rCONFIG.PCW_QSPI_GRP_FBCLK_ENABLE {1} \\\rCONFIG.PCW_QSPI_GRP_FBCLK_IO {MIO 8} \\\rCONFIG.PCW_QSPI_INTERNAL_HIGHADDRESS {0xFCFFFFFF} \\\rCONFIG.PCW_ENET0_PERIPHERAL_ENABLE {1} \\\rCONFIG.PCW_ENET0_ENET0_IO {MIO 16 .. 27} \\\rCONFIG.PCW_ENET0_GRP_MDIO_ENABLE {1} \\\rCONFIG.PCW_ENET0_GRP_MDIO_IO {MIO 52 .. 53} \\\rCONFIG.PCW_ENET_RESET_ENABLE {1} \\\rCONFIG.PCW_ENET_RESET_SELECT {Share reset pin} \\\rCONFIG.PCW_ENET0_RESET_ENABLE {1} \\\rCONFIG.PCW_ENET0_RESET_IO {MIO 9} \\\rCONFIG.PCW_ENET1_PERIPHERAL_ENABLE {0} \\\rCONFIG.PCW_ENET1_ENET1_IO {\u0026lt;Select\u0026gt;} \\\rCONFIG.PCW_ENET1_GRP_MDIO_ENABLE {0} \\\rCONFIG.PCW_ENET1_GRP_MDIO_IO {\u0026lt;Select\u0026gt;} \\\rCONFIG.PCW_ENET1_RESET_ENABLE {0} \\\rCONFIG.PCW_ENET1_RESET_IO {\u0026lt;Select\u0026gt;} \\\rCONFIG.PCW_SD0_PERIPHERAL_ENABLE {1} \\\rCONFIG.PCW_SD0_SD0_IO {MIO 40 .. 45} \\\rCONFIG.PCW_SD0_GRP_CD_ENABLE {1} \\\rCONFIG.PCW_SD0_GRP_CD_IO {MIO 47} \\\rCONFIG.PCW_SD0_GRP_WP_ENABLE {0} \\\rCONFIG.PCW_SD0_GRP_WP_IO {\u0026lt;Select\u0026gt;} \\\rCONFIG.PCW_SD0_GRP_POW_ENABLE {0} \\\rCONFIG.PCW_SD0_GRP_POW_IO {\u0026lt;Select\u0026gt;} \\\rCONFIG.PCW_SD1_PERIPHERAL_ENABLE {0} \\\rCONFIG.PCW_SD1_SD1_IO {\u0026lt;Select\u0026gt;} \\\rCONFIG.PCW_SD1_GRP_CD_ENABLE {0} \\\rCONFIG.PCW_SD1_GRP_CD_IO {\u0026lt;Select\u0026gt;} \\\rCONFIG.PCW_SD1_GRP_WP_ENABLE {0} \\\rCONFIG.PCW_SD1_GRP_WP_IO {\u0026lt;Select\u0026gt;} \\\rCONFIG.PCW_SD1_GRP_POW_ENABLE {0} \\\rCONFIG.PCW_SD1_GRP_POW_IO {\u0026lt;Select\u0026gt;} \\\rCONFIG.PCW_UART0_PERIPHERAL_ENABLE {1} \\\rCONFIG.PCW_UART0_UART0_IO {MIO 14 .. 15} \\\rCONFIG.PCW_UART0_GRP_FULL_ENABLE {0} \\\rCONFIG.PCW_UART0_GRP_FULL_IO {\u0026lt;Select\u0026gt;} \\\rCONFIG.PCW_UART1_PERIPHERAL_ENABLE {0} \\\rCONFIG.PCW_UART1_UART1_IO {\u0026lt;Select\u0026gt;} \\\rCONFIG.PCW_UART1_GRP_FULL_ENABLE {0} \\\rCONFIG.PCW_UART1_GRP_FULL_IO {\u0026lt;Select\u0026gt;} \\\rCONFIG.PCW_SPI0_PERIPHERAL_ENABLE {0} \\\rCONFIG.PCW_SPI0_SPI0_IO {\u0026lt;Select\u0026gt;} \\\rCONFIG.PCW_SPI0_GRP_SS0_ENABLE {0} \\\rCONFIG.PCW_SPI0_GRP_SS0_IO {\u0026lt;Select\u0026gt;} \\\rCONFIG.PCW_SPI0_GRP_SS1_ENABLE {0} \\\rCONFIG.PCW_SPI0_GRP_SS1_IO {\u0026lt;Select\u0026gt;} \\\rCONFIG.PCW_SPI0_GRP_SS2_ENABLE {0} \\\rCONFIG.PCW_SPI0_GRP_SS2_IO {\u0026lt;Select\u0026gt;} \\\rCONFIG.PCW_SPI1_PERIPHERAL_ENABLE {0} \\\rCONFIG.PCW_SPI1_SPI1_IO {\u0026lt;Select\u0026gt;} \\\rCONFIG.PCW_SPI1_GRP_SS0_ENABLE {0} \\\rCONFIG.PCW_SPI1_GRP_SS0_IO {\u0026lt;Select\u0026gt;} \\\rCONFIG.PCW_SPI1_GRP_SS1_ENABLE {0} \\\rCONFIG.PCW_SPI1_GRP_SS1_IO {\u0026lt;Select\u0026gt;} \\\rCONFIG.PCW_SPI1_GRP_SS2_ENABLE {0} \\\rCONFIG.PCW_SPI1_GRP_SS2_IO {\u0026lt;Select\u0026gt;} \\\rCONFIG.PCW_CAN0_PERIPHERAL_ENABLE {0} \\\rCONFIG.PCW_CAN0_CAN0_IO {\u0026lt;Select\u0026gt;} \\\rCONFIG.PCW_CAN0_GRP_CLK_ENABLE {0} \\\rCONFIG.PCW_CAN0_GRP_CLK_IO {\u0026lt;Select\u0026gt;} \\\rCONFIG.PCW_CAN1_PERIPHERAL_ENABLE {0} \\\rCONFIG.PCW_CAN1_CAN1_IO {\u0026lt;Select\u0026gt;} \\\rCONFIG.PCW_CAN1_GRP_CLK_ENABLE {0} \\\rCONFIG.PCW_CAN1_GRP_CLK_IO {\u0026lt;Select\u0026gt;} \\\rCONFIG.PCW_TRACE_PERIPHERAL_ENABLE {0} \\\rCONFIG.PCW_TRACE_TRACE_IO {\u0026lt;Select\u0026gt;} \\\rCONFIG.PCW_TRACE_GRP_2BIT_ENABLE {0} \\\rCONFIG.PCW_TRACE_GRP_2BIT_IO {\u0026lt;Select\u0026gt;} \\\rCONFIG.PCW_TRACE_GRP_4BIT_ENABLE {0} \\\rCONFIG.PCW_TRACE_GRP_4BIT_IO {\u0026lt;Select\u0026gt;} \\\rCONFIG.PCW_TRACE_GRP_8BIT_ENABLE {0} \\\rCONFIG.PCW_TRACE_GRP_8BIT_IO {\u0026lt;Select\u0026gt;} \\\rCONFIG.PCW_TRACE_GRP_16BIT_ENABLE {0} \\\rCONFIG.PCW_TRACE_GRP_16BIT_IO {\u0026lt;Select\u0026gt;} \\\rCONFIG.PCW_TRACE_GRP_32BIT_ENABLE {0} \\\rCONFIG.PCW_TRACE_GRP_32BIT_IO {\u0026lt;Select\u0026gt;} \\\rCONFIG.PCW_TRACE_INTERNAL_WIDTH {2} \\\rCONFIG.PCW_WDT_PERIPHERAL_ENABLE {0} \\\rCONFIG.PCW_WDT_WDT_IO {\u0026lt;Select\u0026gt;} \\\rCONFIG.PCW_TTC0_PERIPHERAL_ENABLE {0} \\\rCONFIG.PCW_TTC0_TTC0_IO {\u0026lt;Select\u0026gt;} \\\rCONFIG.PCW_TTC1_PERIPHERAL_ENABLE {0} \\\rCONFIG.PCW_TTC1_TTC1_IO {\u0026lt;Select\u0026gt;} \\\rCONFIG.PCW_PJTAG_PERIPHERAL_ENABLE {0} \\\rCONFIG.PCW_PJTAG_PJTAG_IO {\u0026lt;Select\u0026gt;} \\\rCONFIG.PCW_USB0_PERIPHERAL_ENABLE {1} \\\rCONFIG.PCW_USB0_USB0_IO {MIO 28 .. 39} \\\rCONFIG.PCW_USB_RESET_ENABLE {1} \\\rCONFIG.PCW_USB_RESET_SELECT {Share reset pin} \\\rCONFIG.PCW_USB0_RESET_ENABLE {1} \\\rCONFIG.PCW_USB0_RESET_IO {MIO 46} \\\rCONFIG.PCW_USB1_PERIPHERAL_ENABLE {0} \\\rCONFIG.PCW_USB1_USB1_IO {\u0026lt;Select\u0026gt;} \\\rCONFIG.PCW_USB1_RESET_ENABLE {0} \\\rCONFIG.PCW_USB1_RESET_IO {\u0026lt;Select\u0026gt;} \\\rCONFIG.PCW_I2C0_PERIPHERAL_ENABLE {0} \\\rCONFIG.PCW_I2C0_I2C0_IO {\u0026lt;Select\u0026gt;} \\\rCONFIG.PCW_I2C0_GRP_INT_ENABLE {0} \\\rCONFIG.PCW_I2C0_GRP_INT_IO {\u0026lt;Select\u0026gt;} \\\rCONFIG.PCW_I2C0_RESET_ENABLE {0} \\\rCONFIG.PCW_I2C0_RESET_IO {\u0026lt;Select\u0026gt;} \\\rCONFIG.PCW_I2C1_PERIPHERAL_ENABLE {0} \\\rCONFIG.PCW_I2C1_I2C1_IO {\u0026lt;Select\u0026gt;} \\\rCONFIG.PCW_I2C1_GRP_INT_ENABLE {0} \\\rCONFIG.PCW_I2C1_GRP_INT_IO {\u0026lt;Select\u0026gt;} \\\rCONFIG.PCW_I2C_RESET_ENABLE {1} \\\rCONFIG.PCW_I2C_RESET_SELECT {\u0026lt;Select\u0026gt;} \\\rCONFIG.PCW_I2C1_RESET_ENABLE {0} \\\rCONFIG.PCW_I2C1_RESET_IO {\u0026lt;Select\u0026gt;} \\\rCONFIG.PCW_GPIO_PERIPHERAL_ENABLE {0} \\\rCONFIG.PCW_GPIO_MIO_GPIO_ENABLE {1} \\\rCONFIG.PCW_GPIO_MIO_GPIO_IO {MIO} \\\rCONFIG.PCW_GPIO_EMIO_GPIO_ENABLE {0} \\\rCONFIG.PCW_GPIO_EMIO_GPIO_IO {\u0026lt;Select\u0026gt;} \\\rCONFIG.PCW_APU_CLK_RATIO_ENABLE {6:2:1} \\\rCONFIG.PCW_ENET0_PERIPHERAL_FREQMHZ {1000 Mbps} \\\rCONFIG.PCW_ENET1_PERIPHERAL_FREQMHZ {1000 Mbps} \\\rCONFIG.PCW_CPU_PERIPHERAL_CLKSRC {ARM PLL} \\\rCONFIG.PCW_DDR_PERIPHERAL_CLKSRC {DDR PLL} \\\rCONFIG.PCW_SMC_PERIPHERAL_CLKSRC {IO PLL} \\\rCONFIG.PCW_QSPI_PERIPHERAL_CLKSRC {IO PLL} \\\rCONFIG.PCW_SDIO_PERIPHERAL_CLKSRC {IO PLL} \\\rCONFIG.PCW_UART_PERIPHERAL_CLKSRC {IO PLL} \\\rCONFIG.PCW_SPI_PERIPHERAL_CLKSRC {IO PLL} \\\rCONFIG.PCW_CAN_PERIPHERAL_CLKSRC {IO PLL} \\\rCONFIG.PCW_FCLK0_PERIPHERAL_CLKSRC {IO PLL} \\\rCONFIG.PCW_FCLK1_PERIPHERAL_CLKSRC {IO PLL} \\\rCONFIG.PCW_FCLK2_PERIPHERAL_CLKSRC {IO PLL} \\\rCONFIG.PCW_FCLK3_PERIPHERAL_CLKSRC {IO PLL} \\\rCONFIG.PCW_ENET0_PERIPHERAL_CLKSRC {IO PLL} \\\rCONFIG.PCW_ENET1_PERIPHERAL_CLKSRC {IO PLL} \\\rCONFIG.PCW_CAN0_PERIPHERAL_CLKSRC {External} \\\rCONFIG.PCW_CAN1_PERIPHERAL_CLKSRC {External} \\\rCONFIG.PCW_TPIU_PERIPHERAL_CLKSRC {External} \\\rCONFIG.PCW_TTC0_CLK0_PERIPHERAL_CLKSRC {CPU_1X} \\\rCONFIG.PCW_TTC0_CLK1_PERIPHERAL_CLKSRC {CPU_1X} \\\rCONFIG.PCW_TTC0_CLK2_PERIPHERAL_CLKSRC {CPU_1X} \\\rCONFIG.PCW_TTC1_CLK0_PERIPHERAL_CLKSRC {CPU_1X} \\\rCONFIG.PCW_TTC1_CLK1_PERIPHERAL_CLKSRC {CPU_1X} \\\rCONFIG.PCW_TTC1_CLK2_PERIPHERAL_CLKSRC {CPU_1X} \\\rCONFIG.PCW_WDT_PERIPHERAL_CLKSRC {CPU_1X} \\\rCONFIG.PCW_DCI_PERIPHERAL_CLKSRC {DDR PLL} \\\rCONFIG.PCW_PCAP_PERIPHERAL_CLKSRC {IO PLL} \\\rCONFIG.PCW_USB_RESET_POLARITY {Active Low} \\\rCONFIG.PCW_ENET_RESET_POLARITY {Active Low} \\\rCONFIG.PCW_I2C_RESET_POLARITY {Active Low} \\\rCONFIG.PCW_MIO_0_PULLUP {enabled} \\\rCONFIG.PCW_MIO_0_IOTYPE {LVCMOS 3.3V} \\\rCONFIG.PCW_MIO_0_DIRECTION {inout} \\\rCONFIG.PCW_MIO_0_SLEW {slow} \\\rCONFIG.PCW_MIO_1_PULLUP {enabled} \\\rCONFIG.PCW_MIO_1_IOTYPE {LVCMOS 3.3V} \\\rCONFIG.PCW_MIO_1_DIRECTION {out} \\\rCONFIG.PCW_MIO_1_SLEW {slow} \\\rCONFIG.PCW_MIO_2_PULLUP {disabled} \\\rCONFIG.PCW_MIO_2_IOTYPE {LVCMOS 3.3V} \\\rCONFIG.PCW_MIO_2_DIRECTION {inout} \\\rCONFIG.PCW_MIO_2_SLEW {slow} \\\rCONFIG.PCW_MIO_3_PULLUP {disabled} \\\rCONFIG.PCW_MIO_3_IOTYPE {LVCMOS 3.3V} \\\rCONFIG.PCW_MIO_3_DIRECTION {inout} \\\rCONFIG.PCW_MIO_3_SLEW {slow} \\\rCONFIG.PCW_MIO_4_PULLUP {disabled} \\\rCONFIG.PCW_MIO_4_IOTYPE {LVCMOS 3.3V} \\\rCONFIG.PCW_MIO_4_DIRECTION {inout} \\\rCONFIG.PCW_MIO_4_SLEW {slow} \\\rCONFIG.PCW_MIO_5_PULLUP {disabled} \\\rCONFIG.PCW_MIO_5_IOTYPE {LVCMOS 3.3V} \\\rCONFIG.PCW_MIO_5_DIRECTION {inout} \\\rCONFIG.PCW_MIO_5_SLEW {slow} \\\rCONFIG.PCW_MIO_6_PULLUP {disabled} \\\rCONFIG.PCW_MIO_6_IOTYPE {LVCMOS 3.3V} \\\rCONFIG.PCW_MIO_6_DIRECTION {out} \\\rCONFIG.PCW_MIO_6_SLEW {slow} \\\rCONFIG.PCW_MIO_7_PULLUP {disabled} \\\rCONFIG.PCW_MIO_7_IOTYPE {LVCMOS 3.3V} \\\rCONFIG.PCW_MIO_7_DIRECTION {out} \\\rCONFIG.PCW_MIO_7_SLEW {slow} \\\rCONFIG.PCW_MIO_8_PULLUP {disabled} \\\rCONFIG.PCW_MIO_8_IOTYPE {LVCMOS 3.3V} \\\rCONFIG.PCW_MIO_8_DIRECTION {out} \\\rCONFIG.PCW_MIO_8_SLEW {slow} \\\rCONFIG.PCW_MIO_9_PULLUP {enabled} \\\rCONFIG.PCW_MIO_9_IOTYPE {LVCMOS 3.3V} \\\rCONFIG.PCW_MIO_9_DIRECTION {out} \\\rCONFIG.PCW_MIO_9_SLEW {slow} \\\rCONFIG.PCW_MIO_10_PULLUP {enabled} \\\rCONFIG.PCW_MIO_10_IOTYPE {LVCMOS 3.3V} \\\rCONFIG.PCW_MIO_10_DIRECTION {inout} \\\rCONFIG.PCW_MIO_10_SLEW {slow} \\\rCONFIG.PCW_MIO_11_PULLUP {enabled} \\\rCONFIG.PCW_MIO_11_IOTYPE {LVCMOS 3.3V} \\\rCONFIG.PCW_MIO_11_DIRECTION {inout} \\\rCONFIG.PCW_MIO_11_SLEW {slow} \\\rCONFIG.PCW_MIO_12_PULLUP {enabled} \\\rCONFIG.PCW_MIO_12_IOTYPE {LVCMOS 3.3V} \\\rCONFIG.PCW_MIO_12_DIRECTION {inout} \\\rCONFIG.PCW_MIO_12_SLEW {slow} \\\rCONFIG.PCW_MIO_13_PULLUP {enabled} \\\rCONFIG.PCW_MIO_13_IOTYPE {LVCMOS 3.3V} \\\rCONFIG.PCW_MIO_13_DIRECTION {inout} \\\rCONFIG.PCW_MIO_13_SLEW {slow} \\\rCONFIG.PCW_MIO_14_PULLUP {enabled} \\\rCONFIG.PCW_MIO_14_IOTYPE {LVCMOS 3.3V} \\\rCONFIG.PCW_MIO_14_DIRECTION {in} \\\rCONFIG.PCW_MIO_14_SLEW {slow} \\\rCONFIG.PCW_MIO_15_PULLUP {enabled} \\\rCONFIG.PCW_MIO_15_IOTYPE {LVCMOS 3.3V} \\\rCONFIG.PCW_MIO_15_DIRECTION {out} \\\rCONFIG.PCW_MIO_15_SLEW {slow} \\\rCONFIG.PCW_MIO_16_PULLUP {enabled} \\\rCONFIG.PCW_MIO_16_IOTYPE {LVCMOS 1.8V} \\\rCONFIG.PCW_MIO_16_DIRECTION {out} \\\rCONFIG.PCW_MIO_16_SLEW {slow} \\\rCONFIG.PCW_MIO_17_PULLUP {enabled} \\\rCONFIG.PCW_MIO_17_IOTYPE {LVCMOS 1.8V} \\\rCONFIG.PCW_MIO_17_DIRECTION {out} \\\rCONFIG.PCW_MIO_17_SLEW {slow} \\\rCONFIG.PCW_MIO_18_PULLUP {enabled} \\\rCONFIG.PCW_MIO_18_IOTYPE {LVCMOS 1.8V} \\\rCONFIG.PCW_MIO_18_DIRECTION {out} \\\rCONFIG.PCW_MIO_18_SLEW {slow} \\\rCONFIG.PCW_MIO_19_PULLUP {enabled} \\\rCONFIG.PCW_MIO_19_IOTYPE {LVCMOS 1.8V} \\\rCONFIG.PCW_MIO_19_DIRECTION {out} \\\rCONFIG.PCW_MIO_19_SLEW {slow} \\\rCONFIG.PCW_MIO_20_PULLUP {enabled} \\\rCONFIG.PCW_MIO_20_IOTYPE {LVCMOS 1.8V} \\\rCONFIG.PCW_MIO_20_DIRECTION {out} \\\rCONFIG.PCW_MIO_20_SLEW {slow} \\\rCONFIG.PCW_MIO_21_PULLUP {enabled} \\\rCONFIG.PCW_MIO_21_IOTYPE {LVCMOS 1.8V} \\\rCONFIG.PCW_MIO_21_DIRECTION {out} \\\rCONFIG.PCW_MIO_21_SLEW {slow} \\\rCONFIG.PCW_MIO_22_PULLUP {enabled} \\\rCONFIG.PCW_MIO_22_IOTYPE {LVCMOS 1.8V} \\\rCONFIG.PCW_MIO_22_DIRECTION {in} \\\rCONFIG.PCW_MIO_22_SLEW {slow} \\\rCONFIG.PCW_MIO_23_PULLUP {enabled} \\\rCONFIG.PCW_MIO_23_IOTYPE {LVCMOS 1.8V} \\\rCONFIG.PCW_MIO_23_DIRECTION {in} \\\rCONFIG.PCW_MIO_23_SLEW {slow} \\\rCONFIG.PCW_MIO_24_PULLUP {enabled} \\\rCONFIG.PCW_MIO_24_IOTYPE {LVCMOS 1.8V} \\\rCONFIG.PCW_MIO_24_DIRECTION {in} \\\rCONFIG.PCW_MIO_24_SLEW {slow} \\\rCONFIG.PCW_MIO_25_PULLUP {enabled} \\\rCONFIG.PCW_MIO_25_IOTYPE {LVCMOS 1.8V} \\\rCONFIG.PCW_MIO_25_DIRECTION {in} \\\rCONFIG.PCW_MIO_25_SLEW {slow} \\\rCONFIG.PCW_MIO_26_PULLUP {enabled} \\\rCONFIG.PCW_MIO_26_IOTYPE {LVCMOS 1.8V} \\\rCONFIG.PCW_MIO_26_DIRECTION {in} \\\rCONFIG.PCW_MIO_26_SLEW {slow} \\\rCONFIG.PCW_MIO_27_PULLUP {enabled} \\\rCONFIG.PCW_MIO_27_IOTYPE {LVCMOS 1.8V} \\\rCONFIG.PCW_MIO_27_DIRECTION {in} \\\rCONFIG.PCW_MIO_27_SLEW {slow} \\\rCONFIG.PCW_MIO_28_PULLUP {enabled} \\\rCONFIG.PCW_MIO_28_IOTYPE {LVCMOS 1.8V} \\\rCONFIG.PCW_MIO_28_DIRECTION {inout} \\\rCONFIG.PCW_MIO_28_SLEW {slow} \\\rCONFIG.PCW_MIO_29_PULLUP {enabled} \\\rCONFIG.PCW_MIO_29_IOTYPE {LVCMOS 1.8V} \\\rCONFIG.PCW_MIO_29_DIRECTION {in} \\\rCONFIG.PCW_MIO_29_SLEW {slow} \\\rCONFIG.PCW_MIO_30_PULLUP {enabled} \\\rCONFIG.PCW_MIO_30_IOTYPE {LVCMOS 1.8V} \\\rCONFIG.PCW_MIO_30_DIRECTION {out} \\\rCONFIG.PCW_MIO_30_SLEW {slow} \\\rCONFIG.PCW_MIO_31_PULLUP {enabled} \\\rCONFIG.PCW_MIO_31_IOTYPE {LVCMOS 1.8V} \\\rCONFIG.PCW_MIO_31_DIRECTION {in} \\\rCONFIG.PCW_MIO_31_SLEW {slow} \\\rCONFIG.PCW_MIO_32_PULLUP {enabled} \\\rCONFIG.PCW_MIO_32_IOTYPE {LVCMOS 1.8V} \\\rCONFIG.PCW_MIO_32_DIRECTION {inout} \\\rCONFIG.PCW_MIO_32_SLEW {slow} \\\rCONFIG.PCW_MIO_33_PULLUP {enabled} \\\rCONFIG.PCW_MIO_33_IOTYPE {LVCMOS 1.8V} \\\rCONFIG.PCW_MIO_33_DIRECTION {inout} \\\rCONFIG.PCW_MIO_33_SLEW {slow} \\\rCONFIG.PCW_MIO_34_PULLUP {enabled} \\\rCONFIG.PCW_MIO_34_IOTYPE {LVCMOS 1.8V} \\\rCONFIG.PCW_MIO_34_DIRECTION {inout} \\\rCONFIG.PCW_MIO_34_SLEW {slow} \\\rCONFIG.PCW_MIO_35_PULLUP {enabled} \\\rCONFIG.PCW_MIO_35_IOTYPE {LVCMOS 1.8V} \\\rCONFIG.PCW_MIO_35_DIRECTION {inout} \\\rCONFIG.PCW_MIO_35_SLEW {slow} \\\rCONFIG.PCW_MIO_36_PULLUP {enabled} \\\rCONFIG.PCW_MIO_36_IOTYPE {LVCMOS 1.8V} \\\rCONFIG.PCW_MIO_36_DIRECTION {in} \\\rCONFIG.PCW_MIO_36_SLEW {slow} \\\rCONFIG.PCW_MIO_37_PULLUP {enabled} \\\rCONFIG.PCW_MIO_37_IOTYPE {LVCMOS 1.8V} \\\rCONFIG.PCW_MIO_37_DIRECTION {inout} \\\rCONFIG.PCW_MIO_37_SLEW {slow} \\\rCONFIG.PCW_MIO_38_PULLUP {enabled} \\\rCONFIG.PCW_MIO_38_IOTYPE {LVCMOS 1.8V} \\\rCONFIG.PCW_MIO_38_DIRECTION {inout} \\\rCONFIG.PCW_MIO_38_SLEW {slow} \\\rCONFIG.PCW_MIO_39_PULLUP {enabled} \\\rCONFIG.PCW_MIO_39_IOTYPE {LVCMOS 1.8V} \\\rCONFIG.PCW_MIO_39_DIRECTION {inout} \\\rCONFIG.PCW_MIO_39_SLEW {slow} \\\rCONFIG.PCW_MIO_40_PULLUP {enabled} \\\rCONFIG.PCW_MIO_40_IOTYPE {LVCMOS 1.8V} \\\rCONFIG.PCW_MIO_40_DIRECTION {inout} \\\rCONFIG.PCW_MIO_40_SLEW {slow} \\\rCONFIG.PCW_MIO_41_PULLUP {enabled} \\\rCONFIG.PCW_MIO_41_IOTYPE {LVCMOS 1.8V} \\\rCONFIG.PCW_MIO_41_DIRECTION {inout} \\\rCONFIG.PCW_MIO_41_SLEW {slow} \\\rCONFIG.PCW_MIO_42_PULLUP {enabled} \\\rCONFIG.PCW_MIO_42_IOTYPE {LVCMOS 1.8V} \\\rCONFIG.PCW_MIO_42_DIRECTION {inout} \\\rCONFIG.PCW_MIO_42_SLEW {slow} \\\rCONFIG.PCW_MIO_43_PULLUP {enabled} \\\rCONFIG.PCW_MIO_43_IOTYPE {LVCMOS 1.8V} \\\rCONFIG.PCW_MIO_43_DIRECTION {inout} \\\rCONFIG.PCW_MIO_43_SLEW {slow} \\\rCONFIG.PCW_MIO_44_PULLUP {enabled} \\\rCONFIG.PCW_MIO_44_IOTYPE {LVCMOS 1.8V} \\\rCONFIG.PCW_MIO_44_DIRECTION {inout} \\\rCONFIG.PCW_MIO_44_SLEW {slow} \\\rCONFIG.PCW_MIO_45_PULLUP {enabled} \\\rCONFIG.PCW_MIO_45_IOTYPE {LVCMOS 1.8V} \\\rCONFIG.PCW_MIO_45_DIRECTION {inout} \\\rCONFIG.PCW_MIO_45_SLEW {slow} \\\rCONFIG.PCW_MIO_46_PULLUP {enabled} \\\rCONFIG.PCW_MIO_46_IOTYPE {LVCMOS 1.8V} \\\rCONFIG.PCW_MIO_46_DIRECTION {out} \\\rCONFIG.PCW_MIO_46_SLEW {slow} \\\rCONFIG.PCW_MIO_47_PULLUP {enabled} \\\rCONFIG.PCW_MIO_47_IOTYPE {LVCMOS 1.8V} \\\rCONFIG.PCW_MIO_47_DIRECTION {in} \\\rCONFIG.PCW_MIO_47_SLEW {slow} \\\rCONFIG.PCW_MIO_48_PULLUP {enabled} \\\rCONFIG.PCW_MIO_48_IOTYPE {LVCMOS 1.8V} \\\rCONFIG.PCW_MIO_48_DIRECTION {inout} \\\rCONFIG.PCW_MIO_48_SLEW {slow} \\\rCONFIG.PCW_MIO_49_PULLUP {enabled} \\\rCONFIG.PCW_MIO_49_IOTYPE {LVCMOS 1.8V} \\\rCONFIG.PCW_MIO_49_DIRECTION {inout} \\\rCONFIG.PCW_MIO_49_SLEW {slow} \\\rCONFIG.PCW_MIO_50_PULLUP {enabled} \\\rCONFIG.PCW_MIO_50_IOTYPE {LVCMOS 1.8V} \\\rCONFIG.PCW_MIO_50_DIRECTION {inout} \\\rCONFIG.PCW_MIO_50_SLEW {slow} \\\rCONFIG.PCW_MIO_51_PULLUP {enabled} \\\rCONFIG.PCW_MIO_51_IOTYPE {LVCMOS 1.8V} \\\rCONFIG.PCW_MIO_51_DIRECTION {inout} \\\rCONFIG.PCW_MIO_51_SLEW {slow} \\\rCONFIG.PCW_MIO_52_PULLUP {enabled} \\\rCONFIG.PCW_MIO_52_IOTYPE {LVCMOS 1.8V} \\\rCONFIG.PCW_MIO_52_DIRECTION {out} \\\rCONFIG.PCW_MIO_52_SLEW {slow} \\\rCONFIG.PCW_MIO_53_PULLUP {enabled} \\\rCONFIG.PCW_MIO_53_IOTYPE {LVCMOS 1.8V} \\\rCONFIG.PCW_MIO_53_DIRECTION {inout} \\\rCONFIG.PCW_MIO_53_SLEW {slow} \\\rCONFIG.PCW_UIPARAM_GENERATE_SUMMARY {NA} \\\rCONFIG.PCW_MIO_TREE_PERIPHERALS {GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#Quad SPI Flash#ENET Reset#GPIO#GPIO#GPIO#GPIO#UART 0#UART 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#USB Reset#SD 0#GPIO#GPIO#GPIO#GPIO#Enet 0#Enet 0} \\\rCONFIG.PCW_MIO_TREE_SIGNALS {gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]#qspi0_sclk#gpio[7]#qspi_fbclk#reset#gpio[10]#gpio[11]#gpio[12]#gpio[13]#rx#tx#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#reset#cd#gpio[48]#gpio[49]#gpio[50]#gpio[51]#mdc#mdio} \\\rCONFIG.PCW_PS7_SI_REV {PRODUCTION} \\\rCONFIG.PCW_FPGA_FCLK0_ENABLE {1} \\\rCONFIG.PCW_FPGA_FCLK1_ENABLE {0} \\\rCONFIG.PCW_FPGA_FCLK2_ENABLE {0} \\\rCONFIG.PCW_FPGA_FCLK3_ENABLE {0} \\\rCONFIG.PCW_NOR_SRAM_CS0_T_TR {1} \\\rCONFIG.PCW_NOR_SRAM_CS0_T_PC {1} \\\rCONFIG.PCW_NOR_SRAM_CS0_T_WP {1} \\\rCONFIG.PCW_NOR_SRAM_CS0_T_CEOE {1} \\\rCONFIG.PCW_NOR_SRAM_CS0_T_WC {11} \\\rCONFIG.PCW_NOR_SRAM_CS0_T_RC {11} \\\rCONFIG.PCW_NOR_SRAM_CS0_WE_TIME {0} \\\rCONFIG.PCW_NOR_SRAM_CS1_T_TR {1} \\\rCONFIG.PCW_NOR_SRAM_CS1_T_PC {1} \\\rCONFIG.PCW_NOR_SRAM_CS1_T_WP {1} \\\rCONFIG.PCW_NOR_SRAM_CS1_T_CEOE {1} \\\rCONFIG.PCW_NOR_SRAM_CS1_T_WC {11} \\\rCONFIG.PCW_NOR_SRAM_CS1_T_RC {11} \\\rCONFIG.PCW_NOR_SRAM_CS1_WE_TIME {0} \\\rCONFIG.PCW_NOR_CS0_T_TR {1} \\\rCONFIG.PCW_NOR_CS0_T_PC {1} \\\rCONFIG.PCW_NOR_CS0_T_WP {1} \\\rCONFIG.PCW_NOR_CS0_T_CEOE {1} \\\rCONFIG.PCW_NOR_CS0_T_WC {11} \\\rCONFIG.PCW_NOR_CS0_T_RC {11} \\\rCONFIG.PCW_NOR_CS0_WE_TIME {0} \\\rCONFIG.PCW_NOR_CS1_T_TR {1} \\\rCONFIG.PCW_NOR_CS1_T_PC {1} \\\rCONFIG.PCW_NOR_CS1_T_WP {1} \\\rCONFIG.PCW_NOR_CS1_T_CEOE {1} \\\rCONFIG.PCW_NOR_CS1_T_WC {11} \\\rCONFIG.PCW_NOR_CS1_T_RC {11} \\\rCONFIG.PCW_NOR_CS1_WE_TIME {0} \\\rCONFIG.PCW_NAND_CYCLES_T_RR {1} \\\rCONFIG.PCW_NAND_CYCLES_T_AR {1} \\\rCONFIG.PCW_NAND_CYCLES_T_CLR {1} \\\rCONFIG.PCW_NAND_CYCLES_T_WP {1} \\\rCONFIG.PCW_NAND_CYCLES_T_REA {1} \\\rCONFIG.PCW_NAND_CYCLES_T_WC {11} \\\rCONFIG.PCW_NAND_CYCLES_T_RC {11} \\\rCONFIG.PCW_SMC_CYCLE_T0 {NA} \\\rCONFIG.PCW_SMC_CYCLE_T1 {NA} \\\rCONFIG.PCW_SMC_CYCLE_T2 {NA} \\\rCONFIG.PCW_SMC_CYCLE_T3 {NA} \\\rCONFIG.PCW_SMC_CYCLE_T4 {NA} \\\rCONFIG.PCW_SMC_CYCLE_T5 {NA} \\\rCONFIG.PCW_SMC_CYCLE_T6 {NA} \\\rCONFIG.PCW_PACKAGE_NAME {clg400} \\\rCONFIG.PCW_PLL_BYPASSMODE_ENABLE {0} \\\r] [get_bd_cells processing_system7_0] If you’ve changed the name of the PS block you might want to change the last line as,\n\u003e get\\_bd\\_cells ",
  "wordCount" : "2953",
  "inLanguage": "en",
  "datePublished": "2017-04-11T04:05:30Z",
  "dateModified": "2017-04-11T04:05:30Z",
  "author":{
    "@type": "Person",
    "name": "parth parikh"
  },
  "mainEntityOfPage": {
    "@type": "WebPage",
    "@id": "https://example.org/posts/2017-04-11-configure-ps-pynq-work-sdk/"
  },
  "publisher": {
    "@type": "Organization",
    "name": "Superuser",
    "logo": {
      "@type": "ImageObject",
      "url": "https://example.org/favicon.ico"
    }
  }
}
</script>
</head>

<body class="" id="top">
<script>
    if (localStorage.getItem("pref-theme") === "dark") {
        document.body.classList.add('dark');
    } else if (localStorage.getItem("pref-theme") === "light") {
        document.body.classList.remove('dark')
    } else if (window.matchMedia('(prefers-color-scheme: dark)').matches) {
        document.body.classList.add('dark');
    }

</script>

<header class="header">
    <nav class="nav">
        <div class="logo">
            <a href="https://example.org/" accesskey="h" title="Superuser (Alt + H)">Superuser</a>
            <div class="logo-switches">
                <button id="theme-toggle" accesskey="t" title="(Alt + T)">
                    <svg id="moon" xmlns="http://www.w3.org/2000/svg" width="24" height="18" viewBox="0 0 24 24"
                        fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round"
                        stroke-linejoin="round">
                        <path d="M21 12.79A9 9 0 1 1 11.21 3 7 7 0 0 0 21 12.79z"></path>
                    </svg>
                    <svg id="sun" xmlns="http://www.w3.org/2000/svg" width="24" height="18" viewBox="0 0 24 24"
                        fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round"
                        stroke-linejoin="round">
                        <circle cx="12" cy="12" r="5"></circle>
                        <line x1="12" y1="1" x2="12" y2="3"></line>
                        <line x1="12" y1="21" x2="12" y2="23"></line>
                        <line x1="4.22" y1="4.22" x2="5.64" y2="5.64"></line>
                        <line x1="18.36" y1="18.36" x2="19.78" y2="19.78"></line>
                        <line x1="1" y1="12" x2="3" y2="12"></line>
                        <line x1="21" y1="12" x2="23" y2="12"></line>
                        <line x1="4.22" y1="19.78" x2="5.64" y2="18.36"></line>
                        <line x1="18.36" y1="5.64" x2="19.78" y2="4.22"></line>
                    </svg>
                </button>
            </div>
        </div>
        <ul id="menu">
        </ul>
    </nav>
</header>
<main class="main">

<article class="post-single">
  <header class="post-header">
    <div class="breadcrumbs"><a href="https://example.org/">Home</a>&nbsp;»&nbsp;<a href="https://example.org/posts/">Posts</a></div>
    <h1 class="post-title entry-hint-parent">
      Configure PS of PYNQ to work with SDK
    </h1>
    <div class="post-meta"><span title='2017-04-11 04:05:30 +0000 UTC'>April 11, 2017</span>&nbsp;·&nbsp;14 min&nbsp;·&nbsp;parth parikh

</div>
  </header> 
  <div class="post-content"><p>Hi,</p>
<p>If you&rsquo;re an FPGA fan or someone who&rsquo;s got PYNQ board for fun, you might be having a hard time making it run Vivado SDK projects. That&rsquo;s because, the PYNQ-Z1, the cheap Zynq-7020 board doesn&rsquo;t have any popular DDR ram on board. You need to configure it by hand, however, tcl is at your rescue.</p>
<p>When you create a project and include Zynq-PS system to the block diagram, most of the time you don&rsquo;t need to change the DDR timing properties because of most of the popular boards ie. Zedboard and Zybo use standard memory parts which are pre-configured in the Vivado. However, if you&rsquo;ve created an Overlay and used it with the Pynq Linux, it doesn&rsquo;t make any difference because overlays are PL configurations only, they don&rsquo;t mess with PS part or DDR interface of PS part.</p>
<h3 id="tldr"><strong>TL;DR</strong><a hidden class="anchor" aria-hidden="true" href="#tldr">#</a></h3>
<p>To configure the memory on the PYNQ just do this copy paste in tcl console and you&rsquo;re all set for SDK.</p>
<pre tabindex="0"><code>set_property -dict [ list \
CONFIG.PCW_USE_M_AXI_GP0 {1}\
CONFIG.PCW_DDR_RAM_BASEADDR {0x00100000}  \
    CONFIG.PCW_DDR_RAM_HIGHADDR {0x1FFFFFFF}  \
    CONFIG.PCW_UART0_BASEADDR {0xE0000000}  \
    CONFIG.PCW_UART0_HIGHADDR {0xE0000FFF}  \
    CONFIG.PCW_UART1_BASEADDR {0xE0001000}  \
    CONFIG.PCW_UART1_HIGHADDR {0xE0001FFF}  \
    CONFIG.PCW_I2C0_BASEADDR {0xE0004000}  \
    CONFIG.PCW_I2C0_HIGHADDR {0xE0004FFF}  \
    CONFIG.PCW_I2C1_BASEADDR {0xE0005000}  \
    CONFIG.PCW_I2C1_HIGHADDR {0xE0005FFF}  \
    CONFIG.PCW_SPI0_BASEADDR {0xE0006000}  \
    CONFIG.PCW_SPI0_HIGHADDR {0xE0006FFF}  \
    CONFIG.PCW_SPI1_BASEADDR {0xE0007000}  \
    CONFIG.PCW_SPI1_HIGHADDR {0xE0007FFF}  \
    CONFIG.PCW_CAN0_BASEADDR {0xE0008000}  \
    CONFIG.PCW_CAN0_HIGHADDR {0xE0008FFF}  \
    CONFIG.PCW_CAN1_BASEADDR {0xE0009000}  \
    CONFIG.PCW_CAN1_HIGHADDR {0xE0009FFF}  \
    CONFIG.PCW_GPIO_BASEADDR {0xE000A000}  \
    CONFIG.PCW_GPIO_HIGHADDR {0xE000AFFF}  \
    CONFIG.PCW_ENET0_BASEADDR {0xE000B000}  \
    CONFIG.PCW_ENET0_HIGHADDR {0xE000BFFF}  \
    CONFIG.PCW_ENET1_BASEADDR {0xE000C000}  \
    CONFIG.PCW_ENET1_HIGHADDR {0xE000CFFF}  \
    CONFIG.PCW_SDIO0_BASEADDR {0xE0100000}  \
    CONFIG.PCW_SDIO0_HIGHADDR {0xE0100FFF}  \
    CONFIG.PCW_SDIO1_BASEADDR {0xE0101000}  \
    CONFIG.PCW_SDIO1_HIGHADDR {0xE0101FFF}  \
    CONFIG.PCW_USB0_BASEADDR {0xE0102000}  \
    CONFIG.PCW_USB0_HIGHADDR {0xE0102fff}  \
    CONFIG.PCW_USB1_BASEADDR {0xE0103000}  \
    CONFIG.PCW_USB1_HIGHADDR {0xE0103fff}  \
    CONFIG.PCW_TTC0_BASEADDR {0xE0104000}  \
    CONFIG.PCW_TTC0_HIGHADDR {0xE0104fff}  \
    CONFIG.PCW_TTC1_BASEADDR {0xE0105000}  \
    CONFIG.PCW_TTC1_HIGHADDR {0xE0105fff}  \
    CONFIG.PCW_FCLK_CLK0_BUF {true}  \
    CONFIG.PCW_FCLK_CLK1_BUF {false}  \
    CONFIG.PCW_FCLK_CLK2_BUF {false}  \
    CONFIG.PCW_FCLK_CLK3_BUF {false}  \
    CONFIG.PCW_UIPARAM_DDR_FREQ_MHZ {525}  \
    CONFIG.PCW_UIPARAM_DDR_BANK_ADDR_COUNT {3}  \
    CONFIG.PCW_UIPARAM_DDR_ROW_ADDR_COUNT {15}  \
    CONFIG.PCW_UIPARAM_DDR_COL_ADDR_COUNT {10}  \
    CONFIG.PCW_UIPARAM_DDR_CL {7}  \
    CONFIG.PCW_UIPARAM_DDR_CWL {6}  \
    CONFIG.PCW_UIPARAM_DDR_T_RCD {7}  \
    CONFIG.PCW_UIPARAM_DDR_T_RP {7}  \
    CONFIG.PCW_UIPARAM_DDR_T_RC {48.91}  \
    CONFIG.PCW_UIPARAM_DDR_T_RAS_MIN {35.0}  \
    CONFIG.PCW_UIPARAM_DDR_T_FAW {40.0}  \
    CONFIG.PCW_UIPARAM_DDR_AL {0}  \
    CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 {0.040}  \
    CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 {0.058}  \
    CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 {-0.009}  \
    CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 {-0.033}  \
    CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY0 {0.223}  \
    CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY1 {0.212}  \
    CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY2 {0.085}  \
    CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY3 {0.092}  \
    CONFIG.PCW_UIPARAM_DDR_DQS_0_LENGTH_MM {15.6}  \
    CONFIG.PCW_UIPARAM_DDR_DQS_1_LENGTH_MM {18.8}  \
    CONFIG.PCW_UIPARAM_DDR_DQS_2_LENGTH_MM {0}  \
    CONFIG.PCW_UIPARAM_DDR_DQS_3_LENGTH_MM {0}  \
    CONFIG.PCW_UIPARAM_DDR_DQ_0_LENGTH_MM {16.5}  \
    CONFIG.PCW_UIPARAM_DDR_DQ_1_LENGTH_MM {18}  \
    CONFIG.PCW_UIPARAM_DDR_DQ_2_LENGTH_MM {0}  \
    CONFIG.PCW_UIPARAM_DDR_DQ_3_LENGTH_MM {0}  \
    CONFIG.PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM {25.8}  \
    CONFIG.PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM {25.8}  \
    CONFIG.PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM {0}  \
    CONFIG.PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM {0}  \
    CONFIG.PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH {105.056}  \
    CONFIG.PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH {66.904}  \
    CONFIG.PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH {89.1715}  \
    CONFIG.PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH {113.63}  \
    CONFIG.PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH {98.503}  \
    CONFIG.PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH {68.5855}  \
    CONFIG.PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH {90.295}  \
    CONFIG.PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH {103.977}  \
    CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH {80.4535}  \
    CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH {80.4535}  \
    CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH {80.4535}  \
    CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH {80.4535}  \
    CONFIG.PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY {160}  \
    CONFIG.PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY {160}  \
    CONFIG.PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY {160}  \
    CONFIG.PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY {160}  \
    CONFIG.PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY {160}  \
    CONFIG.PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY {160}  \
    CONFIG.PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY {160}  \
    CONFIG.PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY {160}  \
    CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY {160}  \
    CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY {160}  \
    CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY {160}  \
    CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY {160}  \
    CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0 {0.040}  \
    CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1 {0.058}  \
    CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2 {-0.009}  \
    CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3 {-0.033}  \
    CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY0 {0.223}  \
    CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY1 {0.212}  \
    CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY2 {0.085}  \
    CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY3 {0.092}  \
    CONFIG.PCW_CPU_CPU_6X4X_MAX_RANGE {667}  \
    CONFIG.PCW_CRYSTAL_PERIPHERAL_FREQMHZ {50}  \
    CONFIG.PCW_APU_PERIPHERAL_FREQMHZ {650}  \
    CONFIG.PCW_DCI_PERIPHERAL_FREQMHZ {10.159}  \
    CONFIG.PCW_QSPI_PERIPHERAL_FREQMHZ {200}  \
    CONFIG.PCW_SMC_PERIPHERAL_FREQMHZ {100}  \
    CONFIG.PCW_USB0_PERIPHERAL_FREQMHZ {60}  \
    CONFIG.PCW_USB1_PERIPHERAL_FREQMHZ {60}  \
    CONFIG.PCW_SDIO_PERIPHERAL_FREQMHZ {50}  \
    CONFIG.PCW_UART_PERIPHERAL_FREQMHZ {100}  \
    CONFIG.PCW_SPI_PERIPHERAL_FREQMHZ {166.666666}  \
    CONFIG.PCW_CAN_PERIPHERAL_FREQMHZ {100}  \
    CONFIG.PCW_CAN0_PERIPHERAL_FREQMHZ {-1}  \
    CONFIG.PCW_CAN1_PERIPHERAL_FREQMHZ {-1}  \
    CONFIG.PCW_I2C_PERIPHERAL_FREQMHZ {25}  \
    CONFIG.PCW_WDT_PERIPHERAL_FREQMHZ {133.333333}  \
    CONFIG.PCW_TTC_PERIPHERAL_FREQMHZ {50}  \
    CONFIG.PCW_TTC0_CLK0_PERIPHERAL_FREQMHZ {133.333333}  \
    CONFIG.PCW_TTC0_CLK1_PERIPHERAL_FREQMHZ {133.333333}  \
    CONFIG.PCW_TTC0_CLK2_PERIPHERAL_FREQMHZ {133.333333}  \
    CONFIG.PCW_TTC1_CLK0_PERIPHERAL_FREQMHZ {133.333333}  \
    CONFIG.PCW_TTC1_CLK1_PERIPHERAL_FREQMHZ {133.333333}  \
    CONFIG.PCW_TTC1_CLK2_PERIPHERAL_FREQMHZ {133.333333}  \
    CONFIG.PCW_PCAP_PERIPHERAL_FREQMHZ {200}  \
    CONFIG.PCW_TPIU_PERIPHERAL_FREQMHZ {200}  \
    CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100}  \
    CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {50}  \
    CONFIG.PCW_FPGA2_PERIPHERAL_FREQMHZ {50}  \
    CONFIG.PCW_FPGA3_PERIPHERAL_FREQMHZ {50}  \
    CONFIG.PCW_ACT_APU_PERIPHERAL_FREQMHZ {650.000000}  \
    CONFIG.PCW_UIPARAM_ACT_DDR_FREQ_MHZ {525.000000}  \
    CONFIG.PCW_ACT_DCI_PERIPHERAL_FREQMHZ {10.096154}  \
    CONFIG.PCW_ACT_QSPI_PERIPHERAL_FREQMHZ {200.000000}  \
    CONFIG.PCW_ACT_SMC_PERIPHERAL_FREQMHZ {10.000000}  \
    CONFIG.PCW_ACT_ENET0_PERIPHERAL_FREQMHZ {125.000000}  \
    CONFIG.PCW_ACT_ENET1_PERIPHERAL_FREQMHZ {10.000000}  \
    CONFIG.PCW_ACT_USB0_PERIPHERAL_FREQMHZ {60}  \
    CONFIG.PCW_ACT_USB1_PERIPHERAL_FREQMHZ {60}  \
    CONFIG.PCW_ACT_SDIO_PERIPHERAL_FREQMHZ {50.000000}  \
    CONFIG.PCW_ACT_UART_PERIPHERAL_FREQMHZ {100.000000}  \
    CONFIG.PCW_ACT_SPI_PERIPHERAL_FREQMHZ {10.000000}  \
    CONFIG.PCW_ACT_CAN_PERIPHERAL_FREQMHZ {10.000000}  \
    CONFIG.PCW_ACT_CAN0_PERIPHERAL_FREQMHZ {23.8095}  \
    CONFIG.PCW_ACT_CAN1_PERIPHERAL_FREQMHZ {23.8095}  \
    CONFIG.PCW_ACT_I2C_PERIPHERAL_FREQMHZ {50}  \
    CONFIG.PCW_ACT_WDT_PERIPHERAL_FREQMHZ {108.333336}  \
    CONFIG.PCW_ACT_TTC_PERIPHERAL_FREQMHZ {50}  \
    CONFIG.PCW_ACT_PCAP_PERIPHERAL_FREQMHZ {200.000000}  \
    CONFIG.PCW_ACT_TPIU_PERIPHERAL_FREQMHZ {200.000000}  \
    CONFIG.PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ {100.000000}  \
    CONFIG.PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ {50.000000}  \
    CONFIG.PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ {50.000000}  \
    CONFIG.PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ {50.000000}  \
    CONFIG.PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ {108.333336}  \
    CONFIG.PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ {108.333336}  \
    CONFIG.PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ {108.333336}  \
    CONFIG.PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ {108.333336}  \
    CONFIG.PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ {108.333336}  \
    CONFIG.PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ {108.333336}  \
    CONFIG.PCW_CLK0_FREQ {100000000}  \
    CONFIG.PCW_CLK1_FREQ {50000000}  \
    CONFIG.PCW_CLK2_FREQ {50000000}  \
    CONFIG.PCW_CLK3_FREQ {50000000}  \
    CONFIG.PCW_OVERRIDE_BASIC_CLOCK {0}  \
    CONFIG.PCW_CPU_PERIPHERAL_DIVISOR0 {2}  \
    CONFIG.PCW_DDR_PERIPHERAL_DIVISOR0 {2}  \
    CONFIG.PCW_SMC_PERIPHERAL_DIVISOR0 {1}  \
    CONFIG.PCW_QSPI_PERIPHERAL_DIVISOR0 {5}  \
    CONFIG.PCW_SDIO_PERIPHERAL_DIVISOR0 {20}  \
    CONFIG.PCW_UART_PERIPHERAL_DIVISOR0 {10}  \
    CONFIG.PCW_SPI_PERIPHERAL_DIVISOR0 {1}  \
    CONFIG.PCW_CAN_PERIPHERAL_DIVISOR0 {1}  \
    CONFIG.PCW_CAN_PERIPHERAL_DIVISOR1 {1}  \
    CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR0 {10}  \
    CONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR0 {20}  \
    CONFIG.PCW_FCLK2_PERIPHERAL_DIVISOR0 {20}  \
    CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR0 {20}  \
    CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR1 {1}  \
    CONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR1 {1}  \
    CONFIG.PCW_FCLK2_PERIPHERAL_DIVISOR1 {1}  \
    CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR1 {1}  \
    CONFIG.PCW_ENET0_PERIPHERAL_DIVISOR0 {8}  \
    CONFIG.PCW_ENET1_PERIPHERAL_DIVISOR0 {1}  \
    CONFIG.PCW_ENET0_PERIPHERAL_DIVISOR1 {1}  \
    CONFIG.PCW_ENET1_PERIPHERAL_DIVISOR1 {1}  \
    CONFIG.PCW_TPIU_PERIPHERAL_DIVISOR0 {1}  \
    CONFIG.PCW_DCI_PERIPHERAL_DIVISOR0 {52}  \
    CONFIG.PCW_DCI_PERIPHERAL_DIVISOR1 {2}  \
    CONFIG.PCW_PCAP_PERIPHERAL_DIVISOR0 {5}  \
    CONFIG.PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0 {1}  \
    CONFIG.PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0 {1}  \
    CONFIG.PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0 {1}  \
    CONFIG.PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0 {1}  \
    CONFIG.PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0 {1}  \
    CONFIG.PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0 {1}  \
    CONFIG.PCW_WDT_PERIPHERAL_DIVISOR0 {1}  \
    CONFIG.PCW_ARMPLL_CTRL_FBDIV {26}  \
    CONFIG.PCW_IOPLL_CTRL_FBDIV {20}  \
    CONFIG.PCW_DDRPLL_CTRL_FBDIV {21}  \
    CONFIG.PCW_CPU_CPU_PLL_FREQMHZ {1300.000}  \
    CONFIG.PCW_IO_IO_PLL_FREQMHZ {1000.000}  \
    CONFIG.PCW_DDR_DDR_PLL_FREQMHZ {1050.000}  \
    CONFIG.PCW_SMC_PERIPHERAL_VALID {0}  \
    CONFIG.PCW_SDIO_PERIPHERAL_VALID {1}  \
    CONFIG.PCW_SPI_PERIPHERAL_VALID {0}  \
    CONFIG.PCW_CAN_PERIPHERAL_VALID {0}  \
    CONFIG.PCW_UART_PERIPHERAL_VALID {1}  \
    CONFIG.PCW_EN_EMIO_CAN0 {0}  \
    CONFIG.PCW_EN_EMIO_CAN1 {0}  \
    CONFIG.PCW_EN_EMIO_ENET0 {0}  \
    CONFIG.PCW_EN_EMIO_ENET1 {0}  \
    CONFIG.PCW_EN_PTP_ENET0 {0}  \
    CONFIG.PCW_EN_PTP_ENET1 {0}  \
    CONFIG.PCW_EN_EMIO_GPIO {0}  \
    CONFIG.PCW_EN_EMIO_I2C0 {0}  \
    CONFIG.PCW_EN_EMIO_I2C1 {0}  \
    CONFIG.PCW_EN_EMIO_PJTAG {0}  \
    CONFIG.PCW_EN_EMIO_SDIO0 {0}  \
    CONFIG.PCW_EN_EMIO_CD_SDIO0 {0}  \
    CONFIG.PCW_EN_EMIO_WP_SDIO0 {0}  \
    CONFIG.PCW_EN_EMIO_SDIO1 {0}  \
    CONFIG.PCW_EN_EMIO_CD_SDIO1 {0}  \
    CONFIG.PCW_EN_EMIO_WP_SDIO1 {0}  \
    CONFIG.PCW_EN_EMIO_SPI0 {0}  \
    CONFIG.PCW_EN_EMIO_SPI1 {0}  \
    CONFIG.PCW_EN_EMIO_UART0 {0}  \
    CONFIG.PCW_EN_EMIO_UART1 {0}  \
    CONFIG.PCW_EN_EMIO_MODEM_UART0 {0}  \
    CONFIG.PCW_EN_EMIO_MODEM_UART1 {0}  \
    CONFIG.PCW_EN_EMIO_TTC0 {0}  \
    CONFIG.PCW_EN_EMIO_TTC1 {0}  \
    CONFIG.PCW_EN_EMIO_WDT {0}  \
    CONFIG.PCW_EN_EMIO_TRACE {0}  \
    CONFIG.PCW_USE_AXI_NONSECURE {0}  \
    CONFIG.PCW_USE_M_AXI_GP0 {0}  \
    CONFIG.PCW_USE_M_AXI_GP1 {0}  \
    CONFIG.PCW_USE_S_AXI_GP0 {0}  \
    CONFIG.PCW_USE_S_AXI_GP1 {0}  \
    CONFIG.PCW_USE_S_AXI_ACP {0}  \
    CONFIG.PCW_USE_S_AXI_HP0 {0}  \
    CONFIG.PCW_USE_S_AXI_HP1 {0}  \
    CONFIG.PCW_USE_S_AXI_HP2 {0}  \
    CONFIG.PCW_USE_S_AXI_HP3 {0}  \
    CONFIG.PCW_M_AXI_GP0_FREQMHZ {10}  \
    CONFIG.PCW_M_AXI_GP1_FREQMHZ {10}  \
    CONFIG.PCW_S_AXI_GP0_FREQMHZ {10}  \
    CONFIG.PCW_S_AXI_GP1_FREQMHZ {10}  \
    CONFIG.PCW_S_AXI_ACP_FREQMHZ {10}  \
    CONFIG.PCW_S_AXI_HP0_FREQMHZ {10}  \
    CONFIG.PCW_S_AXI_HP1_FREQMHZ {10}  \
    CONFIG.PCW_S_AXI_HP2_FREQMHZ {10}  \
    CONFIG.PCW_S_AXI_HP3_FREQMHZ {10}  \
    CONFIG.PCW_USE_DMA0 {0}  \
    CONFIG.PCW_USE_DMA1 {0}  \
    CONFIG.PCW_USE_DMA2 {0}  \
    CONFIG.PCW_USE_DMA3 {0}  \
    CONFIG.PCW_USE_TRACE {0}  \
    CONFIG.PCW_TRACE_PIPELINE_WIDTH {8}  \
    CONFIG.PCW_INCLUDE_TRACE_BUFFER {0}  \
    CONFIG.PCW_TRACE_BUFFER_FIFO_SIZE {128}  \
    CONFIG.PCW_USE_TRACE_DATA_EDGE_DETECTOR {0}  \
    CONFIG.PCW_TRACE_BUFFER_CLOCK_DELAY {12}  \
    CONFIG.PCW_USE_CROSS_TRIGGER {0}  \
    CONFIG.PCW_FTM_CTI_IN0 {&amp;lt;Select&amp;gt;}  \
    CONFIG.PCW_FTM_CTI_IN1 {&amp;lt;Select&amp;gt;}  \
    CONFIG.PCW_FTM_CTI_IN2 {&amp;lt;Select&amp;gt;}  \
    CONFIG.PCW_FTM_CTI_IN3 {&amp;lt;Select&amp;gt;}  \
    CONFIG.PCW_FTM_CTI_OUT0 {&amp;lt;Select&amp;gt;}  \
    CONFIG.PCW_FTM_CTI_OUT1 {&amp;lt;Select&amp;gt;}  \
    CONFIG.PCW_FTM_CTI_OUT2 {&amp;lt;Select&amp;gt;}  \
    CONFIG.PCW_FTM_CTI_OUT3 {&amp;lt;Select&amp;gt;}  \
    CONFIG.PCW_USE_DEBUG {0}  \
    CONFIG.PCW_USE_CR_FABRIC {1}  \
    CONFIG.PCW_USE_AXI_FABRIC_IDLE {0}  \
    CONFIG.PCW_USE_DDR_BYPASS {0}  \
    CONFIG.PCW_USE_FABRIC_INTERRUPT {0}  \
    CONFIG.PCW_USE_PROC_EVENT_BUS {0}  \
    CONFIG.PCW_USE_EXPANDED_IOP {0}  \
    CONFIG.PCW_USE_HIGH_OCM {0}  \
    CONFIG.PCW_USE_PS_SLCR_REGISTERS {0}  \
    CONFIG.PCW_USE_EXPANDED_PS_SLCR_REGISTERS {0}  \
    CONFIG.PCW_USE_CORESIGHT {0}  \
    CONFIG.PCW_EN_EMIO_SRAM_INT {0}  \
    CONFIG.PCW_GPIO_EMIO_GPIO_WIDTH {64}  \
    CONFIG.PCW_UART0_BAUD_RATE {115200}  \
    CONFIG.PCW_UART1_BAUD_RATE {115200}  \
    CONFIG.PCW_EN_4K_TIMER {0}  \
    CONFIG.PCW_M_AXI_GP0_ID_WIDTH {12}  \
    CONFIG.PCW_M_AXI_GP0_ENABLE_STATIC_REMAP {0}  \
    CONFIG.PCW_M_AXI_GP0_SUPPORT_NARROW_BURST {0}  \
    CONFIG.PCW_M_AXI_GP0_THREAD_ID_WIDTH {12}  \
    CONFIG.PCW_M_AXI_GP1_ID_WIDTH {12}  \
    CONFIG.PCW_M_AXI_GP1_ENABLE_STATIC_REMAP {0}  \
    CONFIG.PCW_M_AXI_GP1_SUPPORT_NARROW_BURST {0}  \
    CONFIG.PCW_M_AXI_GP1_THREAD_ID_WIDTH {12}  \
    CONFIG.PCW_S_AXI_GP0_ID_WIDTH {6}  \
    CONFIG.PCW_S_AXI_GP1_ID_WIDTH {6}  \
    CONFIG.PCW_S_AXI_ACP_ID_WIDTH {3}  \
    CONFIG.PCW_INCLUDE_ACP_TRANS_CHECK {0}  \
    CONFIG.PCW_USE_DEFAULT_ACP_USER_VAL {0}  \
    CONFIG.PCW_S_AXI_ACP_ARUSER_VAL {31}  \
    CONFIG.PCW_S_AXI_ACP_AWUSER_VAL {31}  \
    CONFIG.PCW_S_AXI_HP0_ID_WIDTH {6}  \
    CONFIG.PCW_S_AXI_HP0_DATA_WIDTH {64}  \
    CONFIG.PCW_S_AXI_HP1_ID_WIDTH {6}  \
    CONFIG.PCW_S_AXI_HP1_DATA_WIDTH {64}  \
    CONFIG.PCW_S_AXI_HP2_ID_WIDTH {6}  \
    CONFIG.PCW_S_AXI_HP2_DATA_WIDTH {64}  \
    CONFIG.PCW_S_AXI_HP3_ID_WIDTH {6}  \
    CONFIG.PCW_S_AXI_HP3_DATA_WIDTH {64}  \
    CONFIG.PCW_EN_DDR {1}  \
    CONFIG.PCW_EN_SMC {0}  \
    CONFIG.PCW_EN_QSPI {1}  \
    CONFIG.PCW_EN_CAN0 {0}  \
    CONFIG.PCW_EN_CAN1 {0}  \
    CONFIG.PCW_EN_ENET0 {1}  \
    CONFIG.PCW_EN_ENET1 {0}  \
    CONFIG.PCW_EN_GPIO {1}  \
    CONFIG.PCW_EN_I2C0 {0}  \
    CONFIG.PCW_EN_I2C1 {0}  \
    CONFIG.PCW_EN_PJTAG {0}  \
    CONFIG.PCW_EN_SDIO0 {1}  \
    CONFIG.PCW_EN_SDIO1 {0}  \
    CONFIG.PCW_EN_SPI0 {0}  \
    CONFIG.PCW_EN_SPI1 {0}  \
    CONFIG.PCW_EN_UART0 {1}  \
    CONFIG.PCW_EN_UART1 {0}  \
    CONFIG.PCW_EN_MODEM_UART0 {0}  \
    CONFIG.PCW_EN_MODEM_UART1 {0}  \
    CONFIG.PCW_EN_TTC0 {0}  \
    CONFIG.PCW_EN_TTC1 {0}  \
    CONFIG.PCW_EN_WDT {0}  \
    CONFIG.PCW_EN_TRACE {0}  \
    CONFIG.PCW_EN_USB0 {1}  \
    CONFIG.PCW_EN_USB1 {0}  \
    CONFIG.PCW_DQ_WIDTH {32}  \
    CONFIG.PCW_DQS_WIDTH {4}  \
    CONFIG.PCW_DM_WIDTH {4}  \
    CONFIG.PCW_MIO_PRIMITIVE {54}  \
    CONFIG.PCW_EN_CLK0_PORT {1}  \
    CONFIG.PCW_EN_CLK1_PORT {0}  \
    CONFIG.PCW_EN_CLK2_PORT {0}  \
    CONFIG.PCW_EN_CLK3_PORT {0}  \
    CONFIG.PCW_EN_RST0_PORT {1}  \
    CONFIG.PCW_EN_RST1_PORT {0}  \
    CONFIG.PCW_EN_RST2_PORT {0}  \
    CONFIG.PCW_EN_RST3_PORT {0}  \
    CONFIG.PCW_EN_CLKTRIG0_PORT {0}  \
    CONFIG.PCW_EN_CLKTRIG1_PORT {0}  \
    CONFIG.PCW_EN_CLKTRIG2_PORT {0}  \
    CONFIG.PCW_EN_CLKTRIG3_PORT {0}  \
    CONFIG.PCW_P2F_DMAC_ABORT_INTR {0}  \
    CONFIG.PCW_P2F_DMAC0_INTR {0}  \
    CONFIG.PCW_P2F_DMAC1_INTR {0}  \
    CONFIG.PCW_P2F_DMAC2_INTR {0}  \
    CONFIG.PCW_P2F_DMAC3_INTR {0}  \
    CONFIG.PCW_P2F_DMAC4_INTR {0}  \
    CONFIG.PCW_P2F_DMAC5_INTR {0}  \
    CONFIG.PCW_P2F_DMAC6_INTR {0}  \
    CONFIG.PCW_P2F_DMAC7_INTR {0}  \
    CONFIG.PCW_P2F_SMC_INTR {0}  \
    CONFIG.PCW_P2F_QSPI_INTR {0}  \
    CONFIG.PCW_P2F_CTI_INTR {0}  \
    CONFIG.PCW_P2F_GPIO_INTR {0}  \
    CONFIG.PCW_P2F_USB0_INTR {0}  \
    CONFIG.PCW_P2F_ENET0_INTR {0}  \
    CONFIG.PCW_P2F_SDIO0_INTR {0}  \
    CONFIG.PCW_P2F_I2C0_INTR {0}  \
    CONFIG.PCW_P2F_SPI0_INTR {0}  \
    CONFIG.PCW_P2F_UART0_INTR {0}  \
    CONFIG.PCW_P2F_CAN0_INTR {0}  \
    CONFIG.PCW_P2F_USB1_INTR {0}  \
    CONFIG.PCW_P2F_ENET1_INTR {0}  \
    CONFIG.PCW_P2F_SDIO1_INTR {0}  \
    CONFIG.PCW_P2F_I2C1_INTR {0}  \
    CONFIG.PCW_P2F_SPI1_INTR {0}  \
    CONFIG.PCW_P2F_UART1_INTR {0}  \
    CONFIG.PCW_P2F_CAN1_INTR {0}  \
    CONFIG.PCW_IRQ_F2P_INTR {0}  \
    CONFIG.PCW_IRQ_F2P_MODE {DIRECT}  \
    CONFIG.PCW_CORE0_FIQ_INTR {0}  \
    CONFIG.PCW_CORE0_IRQ_INTR {0}  \
    CONFIG.PCW_CORE1_FIQ_INTR {0}  \
    CONFIG.PCW_CORE1_IRQ_INTR {0}  \
    CONFIG.PCW_VALUE_SILVERSION {3}  \
    CONFIG.PCW_IMPORT_BOARD_PRESET {None}  \
    CONFIG.PCW_PERIPHERAL_BOARD_PRESET {None}  \
    CONFIG.PCW_PRESET_BANK0_VOLTAGE {LVCMOS 3.3V}  \
    CONFIG.PCW_PRESET_BANK1_VOLTAGE {LVCMOS 1.8V}  \
    CONFIG.PCW_UIPARAM_DDR_ENABLE {1}  \
    CONFIG.PCW_UIPARAM_DDR_ADV_ENABLE {0}  \
    CONFIG.PCW_UIPARAM_DDR_MEMORY_TYPE {DDR 3}  \
    CONFIG.PCW_UIPARAM_DDR_ECC {Disabled}  \
    CONFIG.PCW_UIPARAM_DDR_BUS_WIDTH {16 Bit}  \
    CONFIG.PCW_UIPARAM_DDR_BL {8}  \
    CONFIG.PCW_UIPARAM_DDR_HIGH_TEMP {Normal (0-85)}  \
    CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41J256M16 RE-125}  \
    CONFIG.PCW_UIPARAM_DDR_DRAM_WIDTH {16 Bits}  \
    CONFIG.PCW_UIPARAM_DDR_DEVICE_CAPACITY {4096 MBits}  \
    CONFIG.PCW_UIPARAM_DDR_SPEED_BIN {DDR3_1066F}  \
    CONFIG.PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL {1}  \
    CONFIG.PCW_UIPARAM_DDR_TRAIN_READ_GATE {1}  \
    CONFIG.PCW_UIPARAM_DDR_TRAIN_DATA_EYE {1}  \
    CONFIG.PCW_UIPARAM_DDR_CLOCK_STOP_EN {0}  \
    CONFIG.PCW_UIPARAM_DDR_USE_INTERNAL_VREF {0}  \
    CONFIG.PCW_DDR_PRIORITY_WRITEPORT_0 {&amp;lt;Select&amp;gt;}  \
    CONFIG.PCW_DDR_PRIORITY_WRITEPORT_1 {&amp;lt;Select&amp;gt;}  \
    CONFIG.PCW_DDR_PRIORITY_WRITEPORT_2 {&amp;lt;Select&amp;gt;}  \
    CONFIG.PCW_DDR_PRIORITY_WRITEPORT_3 {&amp;lt;Select&amp;gt;}  \
    CONFIG.PCW_DDR_PRIORITY_READPORT_0 {&amp;lt;Select&amp;gt;}  \
    CONFIG.PCW_DDR_PRIORITY_READPORT_1 {&amp;lt;Select&amp;gt;}  \
    CONFIG.PCW_DDR_PRIORITY_READPORT_2 {&amp;lt;Select&amp;gt;}  \
    CONFIG.PCW_DDR_PRIORITY_READPORT_3 {&amp;lt;Select&amp;gt;}  \
    CONFIG.PCW_DDR_PORT0_HPR_ENABLE {0}  \
    CONFIG.PCW_DDR_PORT1_HPR_ENABLE {0}  \
    CONFIG.PCW_DDR_PORT2_HPR_ENABLE {0}  \
    CONFIG.PCW_DDR_PORT3_HPR_ENABLE {0}  \
    CONFIG.PCW_DDR_HPRLPR_QUEUE_PARTITION {HPR(0)/LPR(32)}  \
    CONFIG.PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL {2}  \
    CONFIG.PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL {15}  \
    CONFIG.PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL {2}  \
    CONFIG.PCW_NAND_PERIPHERAL_ENABLE {0}  \
    CONFIG.PCW_NAND_NAND_IO {&amp;lt;Select&amp;gt;}  \
    CONFIG.PCW_NAND_GRP_D8_ENABLE {0}  \
    CONFIG.PCW_NAND_GRP_D8_IO {&amp;lt;Select&amp;gt;}  \
    CONFIG.PCW_NOR_PERIPHERAL_ENABLE {0}  \
    CONFIG.PCW_NOR_NOR_IO {&amp;lt;Select&amp;gt;}  \
    CONFIG.PCW_NOR_GRP_A25_ENABLE {0}  \
    CONFIG.PCW_NOR_GRP_A25_IO {&amp;lt;Select&amp;gt;}  \
    CONFIG.PCW_NOR_GRP_CS0_ENABLE {0}  \
    CONFIG.PCW_NOR_GRP_CS0_IO {&amp;lt;Select&amp;gt;}  \
    CONFIG.PCW_NOR_GRP_SRAM_CS0_ENABLE {0}  \
    CONFIG.PCW_NOR_GRP_SRAM_CS0_IO {&amp;lt;Select&amp;gt;}  \
    CONFIG.PCW_NOR_GRP_CS1_ENABLE {0}  \
    CONFIG.PCW_NOR_GRP_CS1_IO {&amp;lt;Select&amp;gt;}  \
    CONFIG.PCW_NOR_GRP_SRAM_CS1_ENABLE {0}  \
    CONFIG.PCW_NOR_GRP_SRAM_CS1_IO {&amp;lt;Select&amp;gt;}  \
    CONFIG.PCW_NOR_GRP_SRAM_INT_ENABLE {0}  \
    CONFIG.PCW_NOR_GRP_SRAM_INT_IO {&amp;lt;Select&amp;gt;}  \
    CONFIG.PCW_QSPI_PERIPHERAL_ENABLE {1}  \
    CONFIG.PCW_QSPI_QSPI_IO {MIO 1 .. 6}  \
    CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1}  \
    CONFIG.PCW_QSPI_GRP_SINGLE_SS_IO {MIO 1 .. 6}  \
    CONFIG.PCW_QSPI_GRP_SS1_ENABLE {0}  \
    CONFIG.PCW_QSPI_GRP_SS1_IO {&amp;lt;Select&amp;gt;}  \
    CONFIG.PCW_QSPI_GRP_IO1_ENABLE {0}  \
    CONFIG.PCW_QSPI_GRP_IO1_IO {&amp;lt;Select&amp;gt;}  \
    CONFIG.PCW_QSPI_GRP_FBCLK_ENABLE {1}  \
    CONFIG.PCW_QSPI_GRP_FBCLK_IO {MIO 8}  \
    CONFIG.PCW_QSPI_INTERNAL_HIGHADDRESS {0xFCFFFFFF}  \
    CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {1}  \
    CONFIG.PCW_ENET0_ENET0_IO {MIO 16 .. 27}  \
    CONFIG.PCW_ENET0_GRP_MDIO_ENABLE {1}  \
    CONFIG.PCW_ENET0_GRP_MDIO_IO {MIO 52 .. 53}  \
    CONFIG.PCW_ENET_RESET_ENABLE {1}  \
    CONFIG.PCW_ENET_RESET_SELECT {Share reset pin}  \
    CONFIG.PCW_ENET0_RESET_ENABLE {1}  \
    CONFIG.PCW_ENET0_RESET_IO {MIO 9}  \
    CONFIG.PCW_ENET1_PERIPHERAL_ENABLE {0}  \
    CONFIG.PCW_ENET1_ENET1_IO {&amp;lt;Select&amp;gt;}  \
    CONFIG.PCW_ENET1_GRP_MDIO_ENABLE {0}  \
    CONFIG.PCW_ENET1_GRP_MDIO_IO {&amp;lt;Select&amp;gt;}  \
    CONFIG.PCW_ENET1_RESET_ENABLE {0}  \
    CONFIG.PCW_ENET1_RESET_IO {&amp;lt;Select&amp;gt;}  \
    CONFIG.PCW_SD0_PERIPHERAL_ENABLE {1}  \
    CONFIG.PCW_SD0_SD0_IO {MIO 40 .. 45}  \
    CONFIG.PCW_SD0_GRP_CD_ENABLE {1}  \
    CONFIG.PCW_SD0_GRP_CD_IO {MIO 47}  \
    CONFIG.PCW_SD0_GRP_WP_ENABLE {0}  \
    CONFIG.PCW_SD0_GRP_WP_IO {&amp;lt;Select&amp;gt;}  \
    CONFIG.PCW_SD0_GRP_POW_ENABLE {0}  \
    CONFIG.PCW_SD0_GRP_POW_IO {&amp;lt;Select&amp;gt;}  \
    CONFIG.PCW_SD1_PERIPHERAL_ENABLE {0}  \
    CONFIG.PCW_SD1_SD1_IO {&amp;lt;Select&amp;gt;}  \
    CONFIG.PCW_SD1_GRP_CD_ENABLE {0}  \
    CONFIG.PCW_SD1_GRP_CD_IO {&amp;lt;Select&amp;gt;}  \
    CONFIG.PCW_SD1_GRP_WP_ENABLE {0}  \
    CONFIG.PCW_SD1_GRP_WP_IO {&amp;lt;Select&amp;gt;}  \
    CONFIG.PCW_SD1_GRP_POW_ENABLE {0}  \
    CONFIG.PCW_SD1_GRP_POW_IO {&amp;lt;Select&amp;gt;}  \
    CONFIG.PCW_UART0_PERIPHERAL_ENABLE {1}  \
    CONFIG.PCW_UART0_UART0_IO {MIO 14 .. 15}  \
    CONFIG.PCW_UART0_GRP_FULL_ENABLE {0}  \
    CONFIG.PCW_UART0_GRP_FULL_IO {&amp;lt;Select&amp;gt;}  \
    CONFIG.PCW_UART1_PERIPHERAL_ENABLE {0}  \
    CONFIG.PCW_UART1_UART1_IO {&amp;lt;Select&amp;gt;}  \
    CONFIG.PCW_UART1_GRP_FULL_ENABLE {0}  \
    CONFIG.PCW_UART1_GRP_FULL_IO {&amp;lt;Select&amp;gt;}  \
    CONFIG.PCW_SPI0_PERIPHERAL_ENABLE {0}  \
    CONFIG.PCW_SPI0_SPI0_IO {&amp;lt;Select&amp;gt;}  \
    CONFIG.PCW_SPI0_GRP_SS0_ENABLE {0}  \
    CONFIG.PCW_SPI0_GRP_SS0_IO {&amp;lt;Select&amp;gt;}  \
    CONFIG.PCW_SPI0_GRP_SS1_ENABLE {0}  \
    CONFIG.PCW_SPI0_GRP_SS1_IO {&amp;lt;Select&amp;gt;}  \
    CONFIG.PCW_SPI0_GRP_SS2_ENABLE {0}  \
    CONFIG.PCW_SPI0_GRP_SS2_IO {&amp;lt;Select&amp;gt;}  \
    CONFIG.PCW_SPI1_PERIPHERAL_ENABLE {0}  \
    CONFIG.PCW_SPI1_SPI1_IO {&amp;lt;Select&amp;gt;}  \
    CONFIG.PCW_SPI1_GRP_SS0_ENABLE {0}  \
    CONFIG.PCW_SPI1_GRP_SS0_IO {&amp;lt;Select&amp;gt;}  \
    CONFIG.PCW_SPI1_GRP_SS1_ENABLE {0}  \
    CONFIG.PCW_SPI1_GRP_SS1_IO {&amp;lt;Select&amp;gt;}  \
    CONFIG.PCW_SPI1_GRP_SS2_ENABLE {0}  \
    CONFIG.PCW_SPI1_GRP_SS2_IO {&amp;lt;Select&amp;gt;}  \
    CONFIG.PCW_CAN0_PERIPHERAL_ENABLE {0}  \
    CONFIG.PCW_CAN0_CAN0_IO {&amp;lt;Select&amp;gt;}  \
    CONFIG.PCW_CAN0_GRP_CLK_ENABLE {0}  \
    CONFIG.PCW_CAN0_GRP_CLK_IO {&amp;lt;Select&amp;gt;}  \
    CONFIG.PCW_CAN1_PERIPHERAL_ENABLE {0}  \
    CONFIG.PCW_CAN1_CAN1_IO {&amp;lt;Select&amp;gt;}  \
    CONFIG.PCW_CAN1_GRP_CLK_ENABLE {0}  \
    CONFIG.PCW_CAN1_GRP_CLK_IO {&amp;lt;Select&amp;gt;}  \
    CONFIG.PCW_TRACE_PERIPHERAL_ENABLE {0}  \
    CONFIG.PCW_TRACE_TRACE_IO {&amp;lt;Select&amp;gt;}  \
    CONFIG.PCW_TRACE_GRP_2BIT_ENABLE {0}  \
    CONFIG.PCW_TRACE_GRP_2BIT_IO {&amp;lt;Select&amp;gt;}  \
    CONFIG.PCW_TRACE_GRP_4BIT_ENABLE {0}  \
    CONFIG.PCW_TRACE_GRP_4BIT_IO {&amp;lt;Select&amp;gt;}  \
    CONFIG.PCW_TRACE_GRP_8BIT_ENABLE {0}  \
    CONFIG.PCW_TRACE_GRP_8BIT_IO {&amp;lt;Select&amp;gt;}  \
    CONFIG.PCW_TRACE_GRP_16BIT_ENABLE {0}  \
    CONFIG.PCW_TRACE_GRP_16BIT_IO {&amp;lt;Select&amp;gt;}  \
    CONFIG.PCW_TRACE_GRP_32BIT_ENABLE {0}  \
    CONFIG.PCW_TRACE_GRP_32BIT_IO {&amp;lt;Select&amp;gt;}  \
    CONFIG.PCW_TRACE_INTERNAL_WIDTH {2}  \
    CONFIG.PCW_WDT_PERIPHERAL_ENABLE {0}  \
    CONFIG.PCW_WDT_WDT_IO {&amp;lt;Select&amp;gt;}  \
    CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {0}  \
    CONFIG.PCW_TTC0_TTC0_IO {&amp;lt;Select&amp;gt;}  \
    CONFIG.PCW_TTC1_PERIPHERAL_ENABLE {0}  \
    CONFIG.PCW_TTC1_TTC1_IO {&amp;lt;Select&amp;gt;}  \
    CONFIG.PCW_PJTAG_PERIPHERAL_ENABLE {0}  \
    CONFIG.PCW_PJTAG_PJTAG_IO {&amp;lt;Select&amp;gt;}  \
    CONFIG.PCW_USB0_PERIPHERAL_ENABLE {1}  \
    CONFIG.PCW_USB0_USB0_IO {MIO 28 .. 39}  \
    CONFIG.PCW_USB_RESET_ENABLE {1}  \
    CONFIG.PCW_USB_RESET_SELECT {Share reset pin}  \
    CONFIG.PCW_USB0_RESET_ENABLE {1}  \
    CONFIG.PCW_USB0_RESET_IO {MIO 46}  \
    CONFIG.PCW_USB1_PERIPHERAL_ENABLE {0}  \
    CONFIG.PCW_USB1_USB1_IO {&amp;lt;Select&amp;gt;}  \
    CONFIG.PCW_USB1_RESET_ENABLE {0}  \
    CONFIG.PCW_USB1_RESET_IO {&amp;lt;Select&amp;gt;}  \
    CONFIG.PCW_I2C0_PERIPHERAL_ENABLE {0}  \
    CONFIG.PCW_I2C0_I2C0_IO {&amp;lt;Select&amp;gt;}  \
    CONFIG.PCW_I2C0_GRP_INT_ENABLE {0}  \
    CONFIG.PCW_I2C0_GRP_INT_IO {&amp;lt;Select&amp;gt;}  \
    CONFIG.PCW_I2C0_RESET_ENABLE {0}  \
    CONFIG.PCW_I2C0_RESET_IO {&amp;lt;Select&amp;gt;}  \
    CONFIG.PCW_I2C1_PERIPHERAL_ENABLE {0}  \
    CONFIG.PCW_I2C1_I2C1_IO {&amp;lt;Select&amp;gt;}  \
    CONFIG.PCW_I2C1_GRP_INT_ENABLE {0}  \
    CONFIG.PCW_I2C1_GRP_INT_IO {&amp;lt;Select&amp;gt;}  \
    CONFIG.PCW_I2C_RESET_ENABLE {1}  \
    CONFIG.PCW_I2C_RESET_SELECT {&amp;lt;Select&amp;gt;}  \
    CONFIG.PCW_I2C1_RESET_ENABLE {0}  \
    CONFIG.PCW_I2C1_RESET_IO {&amp;lt;Select&amp;gt;}  \
    CONFIG.PCW_GPIO_PERIPHERAL_ENABLE {0}  \
    CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {1}  \
    CONFIG.PCW_GPIO_MIO_GPIO_IO {MIO}  \
    CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE {0}  \
    CONFIG.PCW_GPIO_EMIO_GPIO_IO {&amp;lt;Select&amp;gt;}  \
    CONFIG.PCW_APU_CLK_RATIO_ENABLE {6:2:1}  \
    CONFIG.PCW_ENET0_PERIPHERAL_FREQMHZ {1000 Mbps}  \
    CONFIG.PCW_ENET1_PERIPHERAL_FREQMHZ {1000 Mbps}  \
    CONFIG.PCW_CPU_PERIPHERAL_CLKSRC {ARM PLL}  \
    CONFIG.PCW_DDR_PERIPHERAL_CLKSRC {DDR PLL}  \
    CONFIG.PCW_SMC_PERIPHERAL_CLKSRC {IO PLL}  \
    CONFIG.PCW_QSPI_PERIPHERAL_CLKSRC {IO PLL}  \
    CONFIG.PCW_SDIO_PERIPHERAL_CLKSRC {IO PLL}  \
    CONFIG.PCW_UART_PERIPHERAL_CLKSRC {IO PLL}  \
    CONFIG.PCW_SPI_PERIPHERAL_CLKSRC {IO PLL}  \
    CONFIG.PCW_CAN_PERIPHERAL_CLKSRC {IO PLL}  \
    CONFIG.PCW_FCLK0_PERIPHERAL_CLKSRC {IO PLL}  \
    CONFIG.PCW_FCLK1_PERIPHERAL_CLKSRC {IO PLL}  \
    CONFIG.PCW_FCLK2_PERIPHERAL_CLKSRC {IO PLL}  \
    CONFIG.PCW_FCLK3_PERIPHERAL_CLKSRC {IO PLL}  \
    CONFIG.PCW_ENET0_PERIPHERAL_CLKSRC {IO PLL}  \
    CONFIG.PCW_ENET1_PERIPHERAL_CLKSRC {IO PLL}  \
    CONFIG.PCW_CAN0_PERIPHERAL_CLKSRC {External}  \
    CONFIG.PCW_CAN1_PERIPHERAL_CLKSRC {External}  \
    CONFIG.PCW_TPIU_PERIPHERAL_CLKSRC {External}  \
    CONFIG.PCW_TTC0_CLK0_PERIPHERAL_CLKSRC {CPU_1X}  \
    CONFIG.PCW_TTC0_CLK1_PERIPHERAL_CLKSRC {CPU_1X}  \
    CONFIG.PCW_TTC0_CLK2_PERIPHERAL_CLKSRC {CPU_1X}  \
    CONFIG.PCW_TTC1_CLK0_PERIPHERAL_CLKSRC {CPU_1X}  \
    CONFIG.PCW_TTC1_CLK1_PERIPHERAL_CLKSRC {CPU_1X}  \
    CONFIG.PCW_TTC1_CLK2_PERIPHERAL_CLKSRC {CPU_1X}  \
    CONFIG.PCW_WDT_PERIPHERAL_CLKSRC {CPU_1X}  \
    CONFIG.PCW_DCI_PERIPHERAL_CLKSRC {DDR PLL}  \
    CONFIG.PCW_PCAP_PERIPHERAL_CLKSRC {IO PLL}  \
    CONFIG.PCW_USB_RESET_POLARITY {Active Low}  \
    CONFIG.PCW_ENET_RESET_POLARITY {Active Low}  \
    CONFIG.PCW_I2C_RESET_POLARITY {Active Low}  \
    CONFIG.PCW_MIO_0_PULLUP {enabled}  \
    CONFIG.PCW_MIO_0_IOTYPE {LVCMOS 3.3V}  \
    CONFIG.PCW_MIO_0_DIRECTION {inout}  \
    CONFIG.PCW_MIO_0_SLEW {slow}  \
    CONFIG.PCW_MIO_1_PULLUP {enabled}  \
    CONFIG.PCW_MIO_1_IOTYPE {LVCMOS 3.3V}  \
    CONFIG.PCW_MIO_1_DIRECTION {out}  \
    CONFIG.PCW_MIO_1_SLEW {slow}  \
    CONFIG.PCW_MIO_2_PULLUP {disabled}  \
    CONFIG.PCW_MIO_2_IOTYPE {LVCMOS 3.3V}  \
    CONFIG.PCW_MIO_2_DIRECTION {inout}  \
    CONFIG.PCW_MIO_2_SLEW {slow}  \
    CONFIG.PCW_MIO_3_PULLUP {disabled}  \
    CONFIG.PCW_MIO_3_IOTYPE {LVCMOS 3.3V}  \
    CONFIG.PCW_MIO_3_DIRECTION {inout}  \
    CONFIG.PCW_MIO_3_SLEW {slow}  \
    CONFIG.PCW_MIO_4_PULLUP {disabled}  \
    CONFIG.PCW_MIO_4_IOTYPE {LVCMOS 3.3V}  \
    CONFIG.PCW_MIO_4_DIRECTION {inout}  \
    CONFIG.PCW_MIO_4_SLEW {slow}  \
    CONFIG.PCW_MIO_5_PULLUP {disabled}  \
    CONFIG.PCW_MIO_5_IOTYPE {LVCMOS 3.3V}  \
    CONFIG.PCW_MIO_5_DIRECTION {inout}  \
    CONFIG.PCW_MIO_5_SLEW {slow}  \
    CONFIG.PCW_MIO_6_PULLUP {disabled}  \
    CONFIG.PCW_MIO_6_IOTYPE {LVCMOS 3.3V}  \
    CONFIG.PCW_MIO_6_DIRECTION {out}  \
    CONFIG.PCW_MIO_6_SLEW {slow}  \
    CONFIG.PCW_MIO_7_PULLUP {disabled}  \
    CONFIG.PCW_MIO_7_IOTYPE {LVCMOS 3.3V}  \
    CONFIG.PCW_MIO_7_DIRECTION {out}  \
    CONFIG.PCW_MIO_7_SLEW {slow}  \
    CONFIG.PCW_MIO_8_PULLUP {disabled}  \
    CONFIG.PCW_MIO_8_IOTYPE {LVCMOS 3.3V}  \
    CONFIG.PCW_MIO_8_DIRECTION {out}  \
    CONFIG.PCW_MIO_8_SLEW {slow}  \
    CONFIG.PCW_MIO_9_PULLUP {enabled}  \
    CONFIG.PCW_MIO_9_IOTYPE {LVCMOS 3.3V}  \
    CONFIG.PCW_MIO_9_DIRECTION {out}  \
    CONFIG.PCW_MIO_9_SLEW {slow}  \
    CONFIG.PCW_MIO_10_PULLUP {enabled}  \
    CONFIG.PCW_MIO_10_IOTYPE {LVCMOS 3.3V}  \
    CONFIG.PCW_MIO_10_DIRECTION {inout}  \
    CONFIG.PCW_MIO_10_SLEW {slow}  \
    CONFIG.PCW_MIO_11_PULLUP {enabled}  \
    CONFIG.PCW_MIO_11_IOTYPE {LVCMOS 3.3V}  \
    CONFIG.PCW_MIO_11_DIRECTION {inout}  \
    CONFIG.PCW_MIO_11_SLEW {slow}  \
    CONFIG.PCW_MIO_12_PULLUP {enabled}  \
    CONFIG.PCW_MIO_12_IOTYPE {LVCMOS 3.3V}  \
    CONFIG.PCW_MIO_12_DIRECTION {inout}  \
    CONFIG.PCW_MIO_12_SLEW {slow}  \
    CONFIG.PCW_MIO_13_PULLUP {enabled}  \
    CONFIG.PCW_MIO_13_IOTYPE {LVCMOS 3.3V}  \
    CONFIG.PCW_MIO_13_DIRECTION {inout}  \
    CONFIG.PCW_MIO_13_SLEW {slow}  \
    CONFIG.PCW_MIO_14_PULLUP {enabled}  \
    CONFIG.PCW_MIO_14_IOTYPE {LVCMOS 3.3V}  \
    CONFIG.PCW_MIO_14_DIRECTION {in}  \
    CONFIG.PCW_MIO_14_SLEW {slow}  \
    CONFIG.PCW_MIO_15_PULLUP {enabled}  \
    CONFIG.PCW_MIO_15_IOTYPE {LVCMOS 3.3V}  \
    CONFIG.PCW_MIO_15_DIRECTION {out}  \
    CONFIG.PCW_MIO_15_SLEW {slow}  \
    CONFIG.PCW_MIO_16_PULLUP {enabled}  \
    CONFIG.PCW_MIO_16_IOTYPE {LVCMOS 1.8V}  \
    CONFIG.PCW_MIO_16_DIRECTION {out}  \
    CONFIG.PCW_MIO_16_SLEW {slow}  \
    CONFIG.PCW_MIO_17_PULLUP {enabled}  \
    CONFIG.PCW_MIO_17_IOTYPE {LVCMOS 1.8V}  \
    CONFIG.PCW_MIO_17_DIRECTION {out}  \
    CONFIG.PCW_MIO_17_SLEW {slow}  \
    CONFIG.PCW_MIO_18_PULLUP {enabled}  \
    CONFIG.PCW_MIO_18_IOTYPE {LVCMOS 1.8V}  \
    CONFIG.PCW_MIO_18_DIRECTION {out}  \
    CONFIG.PCW_MIO_18_SLEW {slow}  \
    CONFIG.PCW_MIO_19_PULLUP {enabled}  \
    CONFIG.PCW_MIO_19_IOTYPE {LVCMOS 1.8V}  \
    CONFIG.PCW_MIO_19_DIRECTION {out}  \
    CONFIG.PCW_MIO_19_SLEW {slow}  \
    CONFIG.PCW_MIO_20_PULLUP {enabled}  \
    CONFIG.PCW_MIO_20_IOTYPE {LVCMOS 1.8V}  \
    CONFIG.PCW_MIO_20_DIRECTION {out}  \
    CONFIG.PCW_MIO_20_SLEW {slow}  \
    CONFIG.PCW_MIO_21_PULLUP {enabled}  \
    CONFIG.PCW_MIO_21_IOTYPE {LVCMOS 1.8V}  \
    CONFIG.PCW_MIO_21_DIRECTION {out}  \
    CONFIG.PCW_MIO_21_SLEW {slow}  \
    CONFIG.PCW_MIO_22_PULLUP {enabled}  \
    CONFIG.PCW_MIO_22_IOTYPE {LVCMOS 1.8V}  \
    CONFIG.PCW_MIO_22_DIRECTION {in}  \
    CONFIG.PCW_MIO_22_SLEW {slow}  \
    CONFIG.PCW_MIO_23_PULLUP {enabled}  \
    CONFIG.PCW_MIO_23_IOTYPE {LVCMOS 1.8V}  \
    CONFIG.PCW_MIO_23_DIRECTION {in}  \
    CONFIG.PCW_MIO_23_SLEW {slow}  \
    CONFIG.PCW_MIO_24_PULLUP {enabled}  \
    CONFIG.PCW_MIO_24_IOTYPE {LVCMOS 1.8V}  \
    CONFIG.PCW_MIO_24_DIRECTION {in}  \
    CONFIG.PCW_MIO_24_SLEW {slow}  \
    CONFIG.PCW_MIO_25_PULLUP {enabled}  \
    CONFIG.PCW_MIO_25_IOTYPE {LVCMOS 1.8V}  \
    CONFIG.PCW_MIO_25_DIRECTION {in}  \
    CONFIG.PCW_MIO_25_SLEW {slow}  \
    CONFIG.PCW_MIO_26_PULLUP {enabled}  \
    CONFIG.PCW_MIO_26_IOTYPE {LVCMOS 1.8V}  \
    CONFIG.PCW_MIO_26_DIRECTION {in}  \
    CONFIG.PCW_MIO_26_SLEW {slow}  \
    CONFIG.PCW_MIO_27_PULLUP {enabled}  \
    CONFIG.PCW_MIO_27_IOTYPE {LVCMOS 1.8V}  \
    CONFIG.PCW_MIO_27_DIRECTION {in}  \
    CONFIG.PCW_MIO_27_SLEW {slow}  \
    CONFIG.PCW_MIO_28_PULLUP {enabled}  \
    CONFIG.PCW_MIO_28_IOTYPE {LVCMOS 1.8V}  \
    CONFIG.PCW_MIO_28_DIRECTION {inout}  \
    CONFIG.PCW_MIO_28_SLEW {slow}  \
    CONFIG.PCW_MIO_29_PULLUP {enabled}  \
    CONFIG.PCW_MIO_29_IOTYPE {LVCMOS 1.8V}  \
    CONFIG.PCW_MIO_29_DIRECTION {in}  \
    CONFIG.PCW_MIO_29_SLEW {slow}  \
    CONFIG.PCW_MIO_30_PULLUP {enabled}  \
    CONFIG.PCW_MIO_30_IOTYPE {LVCMOS 1.8V}  \
    CONFIG.PCW_MIO_30_DIRECTION {out}  \
    CONFIG.PCW_MIO_30_SLEW {slow}  \
    CONFIG.PCW_MIO_31_PULLUP {enabled}  \
    CONFIG.PCW_MIO_31_IOTYPE {LVCMOS 1.8V}  \
    CONFIG.PCW_MIO_31_DIRECTION {in}  \
    CONFIG.PCW_MIO_31_SLEW {slow}  \
    CONFIG.PCW_MIO_32_PULLUP {enabled}  \
    CONFIG.PCW_MIO_32_IOTYPE {LVCMOS 1.8V}  \
    CONFIG.PCW_MIO_32_DIRECTION {inout}  \
    CONFIG.PCW_MIO_32_SLEW {slow}  \
    CONFIG.PCW_MIO_33_PULLUP {enabled}  \
    CONFIG.PCW_MIO_33_IOTYPE {LVCMOS 1.8V}  \
    CONFIG.PCW_MIO_33_DIRECTION {inout}  \
    CONFIG.PCW_MIO_33_SLEW {slow}  \
    CONFIG.PCW_MIO_34_PULLUP {enabled}  \
    CONFIG.PCW_MIO_34_IOTYPE {LVCMOS 1.8V}  \
    CONFIG.PCW_MIO_34_DIRECTION {inout}  \
    CONFIG.PCW_MIO_34_SLEW {slow}  \
    CONFIG.PCW_MIO_35_PULLUP {enabled}  \
    CONFIG.PCW_MIO_35_IOTYPE {LVCMOS 1.8V}  \
    CONFIG.PCW_MIO_35_DIRECTION {inout}  \
    CONFIG.PCW_MIO_35_SLEW {slow}  \
    CONFIG.PCW_MIO_36_PULLUP {enabled}  \
    CONFIG.PCW_MIO_36_IOTYPE {LVCMOS 1.8V}  \
    CONFIG.PCW_MIO_36_DIRECTION {in}  \
    CONFIG.PCW_MIO_36_SLEW {slow}  \
    CONFIG.PCW_MIO_37_PULLUP {enabled}  \
    CONFIG.PCW_MIO_37_IOTYPE {LVCMOS 1.8V}  \
    CONFIG.PCW_MIO_37_DIRECTION {inout}  \
    CONFIG.PCW_MIO_37_SLEW {slow}  \
    CONFIG.PCW_MIO_38_PULLUP {enabled}  \
    CONFIG.PCW_MIO_38_IOTYPE {LVCMOS 1.8V}  \
    CONFIG.PCW_MIO_38_DIRECTION {inout}  \
    CONFIG.PCW_MIO_38_SLEW {slow}  \
    CONFIG.PCW_MIO_39_PULLUP {enabled}  \
    CONFIG.PCW_MIO_39_IOTYPE {LVCMOS 1.8V}  \
    CONFIG.PCW_MIO_39_DIRECTION {inout}  \
    CONFIG.PCW_MIO_39_SLEW {slow}  \
    CONFIG.PCW_MIO_40_PULLUP {enabled}  \
    CONFIG.PCW_MIO_40_IOTYPE {LVCMOS 1.8V}  \
    CONFIG.PCW_MIO_40_DIRECTION {inout}  \
    CONFIG.PCW_MIO_40_SLEW {slow}  \
    CONFIG.PCW_MIO_41_PULLUP {enabled}  \
    CONFIG.PCW_MIO_41_IOTYPE {LVCMOS 1.8V}  \
    CONFIG.PCW_MIO_41_DIRECTION {inout}  \
    CONFIG.PCW_MIO_41_SLEW {slow}  \
    CONFIG.PCW_MIO_42_PULLUP {enabled}  \
    CONFIG.PCW_MIO_42_IOTYPE {LVCMOS 1.8V}  \
    CONFIG.PCW_MIO_42_DIRECTION {inout}  \
    CONFIG.PCW_MIO_42_SLEW {slow}  \
    CONFIG.PCW_MIO_43_PULLUP {enabled}  \
    CONFIG.PCW_MIO_43_IOTYPE {LVCMOS 1.8V}  \
    CONFIG.PCW_MIO_43_DIRECTION {inout}  \
    CONFIG.PCW_MIO_43_SLEW {slow}  \
    CONFIG.PCW_MIO_44_PULLUP {enabled}  \
    CONFIG.PCW_MIO_44_IOTYPE {LVCMOS 1.8V}  \
    CONFIG.PCW_MIO_44_DIRECTION {inout}  \
    CONFIG.PCW_MIO_44_SLEW {slow}  \
    CONFIG.PCW_MIO_45_PULLUP {enabled}  \
    CONFIG.PCW_MIO_45_IOTYPE {LVCMOS 1.8V}  \
    CONFIG.PCW_MIO_45_DIRECTION {inout}  \
    CONFIG.PCW_MIO_45_SLEW {slow}  \
    CONFIG.PCW_MIO_46_PULLUP {enabled}  \
    CONFIG.PCW_MIO_46_IOTYPE {LVCMOS 1.8V}  \
    CONFIG.PCW_MIO_46_DIRECTION {out}  \
    CONFIG.PCW_MIO_46_SLEW {slow}  \
    CONFIG.PCW_MIO_47_PULLUP {enabled}  \
    CONFIG.PCW_MIO_47_IOTYPE {LVCMOS 1.8V}  \
    CONFIG.PCW_MIO_47_DIRECTION {in}  \
    CONFIG.PCW_MIO_47_SLEW {slow}  \
    CONFIG.PCW_MIO_48_PULLUP {enabled}  \
    CONFIG.PCW_MIO_48_IOTYPE {LVCMOS 1.8V}  \
    CONFIG.PCW_MIO_48_DIRECTION {inout}  \
    CONFIG.PCW_MIO_48_SLEW {slow}  \
    CONFIG.PCW_MIO_49_PULLUP {enabled}  \
    CONFIG.PCW_MIO_49_IOTYPE {LVCMOS 1.8V}  \
    CONFIG.PCW_MIO_49_DIRECTION {inout}  \
    CONFIG.PCW_MIO_49_SLEW {slow}  \
    CONFIG.PCW_MIO_50_PULLUP {enabled}  \
    CONFIG.PCW_MIO_50_IOTYPE {LVCMOS 1.8V}  \
    CONFIG.PCW_MIO_50_DIRECTION {inout}  \
    CONFIG.PCW_MIO_50_SLEW {slow}  \
    CONFIG.PCW_MIO_51_PULLUP {enabled}  \
    CONFIG.PCW_MIO_51_IOTYPE {LVCMOS 1.8V}  \
    CONFIG.PCW_MIO_51_DIRECTION {inout}  \
    CONFIG.PCW_MIO_51_SLEW {slow}  \
    CONFIG.PCW_MIO_52_PULLUP {enabled}  \
    CONFIG.PCW_MIO_52_IOTYPE {LVCMOS 1.8V}  \
    CONFIG.PCW_MIO_52_DIRECTION {out}  \
    CONFIG.PCW_MIO_52_SLEW {slow}  \
    CONFIG.PCW_MIO_53_PULLUP {enabled}  \
    CONFIG.PCW_MIO_53_IOTYPE {LVCMOS 1.8V}  \
    CONFIG.PCW_MIO_53_DIRECTION {inout}  \
    CONFIG.PCW_MIO_53_SLEW {slow}  \
    CONFIG.PCW_UIPARAM_GENERATE_SUMMARY {NA}  \
    CONFIG.PCW_MIO_TREE_PERIPHERALS {GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#Quad SPI Flash#ENET Reset#GPIO#GPIO#GPIO#GPIO#UART 0#UART 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#USB Reset#SD 0#GPIO#GPIO#GPIO#GPIO#Enet 0#Enet 0}  \
    CONFIG.PCW_MIO_TREE_SIGNALS {gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]#qspi0_sclk#gpio[7]#qspi_fbclk#reset#gpio[10]#gpio[11]#gpio[12]#gpio[13]#rx#tx#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#reset#cd#gpio[48]#gpio[49]#gpio[50]#gpio[51]#mdc#mdio}  \
    CONFIG.PCW_PS7_SI_REV {PRODUCTION}  \
    CONFIG.PCW_FPGA_FCLK0_ENABLE {1}  \
    CONFIG.PCW_FPGA_FCLK1_ENABLE {0}  \
    CONFIG.PCW_FPGA_FCLK2_ENABLE {0}  \
    CONFIG.PCW_FPGA_FCLK3_ENABLE {0}  \
    CONFIG.PCW_NOR_SRAM_CS0_T_TR {1}  \
    CONFIG.PCW_NOR_SRAM_CS0_T_PC {1}  \
    CONFIG.PCW_NOR_SRAM_CS0_T_WP {1}  \
    CONFIG.PCW_NOR_SRAM_CS0_T_CEOE {1}  \
    CONFIG.PCW_NOR_SRAM_CS0_T_WC {11}  \
    CONFIG.PCW_NOR_SRAM_CS0_T_RC {11}  \
    CONFIG.PCW_NOR_SRAM_CS0_WE_TIME {0}  \
    CONFIG.PCW_NOR_SRAM_CS1_T_TR {1}  \
    CONFIG.PCW_NOR_SRAM_CS1_T_PC {1}  \
    CONFIG.PCW_NOR_SRAM_CS1_T_WP {1}  \
    CONFIG.PCW_NOR_SRAM_CS1_T_CEOE {1}  \
    CONFIG.PCW_NOR_SRAM_CS1_T_WC {11}  \
    CONFIG.PCW_NOR_SRAM_CS1_T_RC {11}  \
    CONFIG.PCW_NOR_SRAM_CS1_WE_TIME {0}  \
    CONFIG.PCW_NOR_CS0_T_TR {1}  \
    CONFIG.PCW_NOR_CS0_T_PC {1}  \
    CONFIG.PCW_NOR_CS0_T_WP {1}  \
    CONFIG.PCW_NOR_CS0_T_CEOE {1}  \
    CONFIG.PCW_NOR_CS0_T_WC {11}  \
    CONFIG.PCW_NOR_CS0_T_RC {11}  \
    CONFIG.PCW_NOR_CS0_WE_TIME {0}  \
    CONFIG.PCW_NOR_CS1_T_TR {1}  \
    CONFIG.PCW_NOR_CS1_T_PC {1}  \
    CONFIG.PCW_NOR_CS1_T_WP {1}  \
    CONFIG.PCW_NOR_CS1_T_CEOE {1}  \
    CONFIG.PCW_NOR_CS1_T_WC {11}  \
    CONFIG.PCW_NOR_CS1_T_RC {11}  \
    CONFIG.PCW_NOR_CS1_WE_TIME {0}  \
    CONFIG.PCW_NAND_CYCLES_T_RR {1}  \
    CONFIG.PCW_NAND_CYCLES_T_AR {1}  \
    CONFIG.PCW_NAND_CYCLES_T_CLR {1}  \
    CONFIG.PCW_NAND_CYCLES_T_WP {1}  \
    CONFIG.PCW_NAND_CYCLES_T_REA {1}  \
    CONFIG.PCW_NAND_CYCLES_T_WC {11}  \
    CONFIG.PCW_NAND_CYCLES_T_RC {11}  \
    CONFIG.PCW_SMC_CYCLE_T0 {NA}  \
    CONFIG.PCW_SMC_CYCLE_T1 {NA}  \
    CONFIG.PCW_SMC_CYCLE_T2 {NA}  \
    CONFIG.PCW_SMC_CYCLE_T3 {NA}  \
    CONFIG.PCW_SMC_CYCLE_T4 {NA}  \
    CONFIG.PCW_SMC_CYCLE_T5 {NA}  \
    CONFIG.PCW_SMC_CYCLE_T6 {NA}  \
    CONFIG.PCW_PACKAGE_NAME {clg400}  \
    CONFIG.PCW_PLL_BYPASSMODE_ENABLE {0}  \
] [get_bd_cells processing_system7_0]
</code></pre><p>If you&rsquo;ve changed the name of the PS block you might want to change the last line as,</p>
<pre tabindex="0"><code>&gt; get\_bd\_cells &lt;ps\_block\_name&gt;
</code></pre>

  </div>

  <footer class="post-footer">
    <ul class="post-tags">
      <li><a href="https://example.org/tags/fpga/">FPGA</a></li>
      <li><a href="https://example.org/tags/pynq/">PYNQ</a></li>
      <li><a href="https://example.org/tags/pynq-z1/">PYNQ-Z1</a></li>
      <li><a href="https://example.org/tags/vivado/">Vivado</a></li>
      <li><a href="https://example.org/tags/xilinx/">Xilinx</a></li>
      <li><a href="https://example.org/tags/zynq/">Zynq</a></li>
    </ul>
  </footer>
</article>
    </main>
    
<footer class="footer">
    <span>&copy; 2023 <a href="https://example.org/">Superuser</a></span>
    <span>
        Powered by
        <a href="https://gohugo.io/" rel="noopener noreferrer" target="_blank">Hugo</a> &
        <a href="https://github.com/adityatelange/hugo-PaperMod/" rel="noopener" target="_blank">PaperMod</a>
    </span>
</footer>
<a href="#top" aria-label="go to top" title="Go to Top (Alt + G)" class="top-link" id="top-link" accesskey="g">
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 12 6" fill="currentColor">
        <path d="M12 6H0l6-6z" />
    </svg>
</a>

<script>
    let menu = document.getElementById('menu')
    if (menu) {
        menu.scrollLeft = localStorage.getItem("menu-scroll-position");
        menu.onscroll = function () {
            localStorage.setItem("menu-scroll-position", menu.scrollLeft);
        }
    }

    document.querySelectorAll('a[href^="#"]').forEach(anchor => {
        anchor.addEventListener("click", function (e) {
            e.preventDefault();
            var id = this.getAttribute("href").substr(1);
            if (!window.matchMedia('(prefers-reduced-motion: reduce)').matches) {
                document.querySelector(`[id='${decodeURIComponent(id)}']`).scrollIntoView({
                    behavior: "smooth"
                });
            } else {
                document.querySelector(`[id='${decodeURIComponent(id)}']`).scrollIntoView();
            }
            if (id === "top") {
                history.replaceState(null, null, " ");
            } else {
                history.pushState(null, null, `#${id}`);
            }
        });
    });

</script>
<script>
    var mybutton = document.getElementById("top-link");
    window.onscroll = function () {
        if (document.body.scrollTop > 800 || document.documentElement.scrollTop > 800) {
            mybutton.style.visibility = "visible";
            mybutton.style.opacity = "1";
        } else {
            mybutton.style.visibility = "hidden";
            mybutton.style.opacity = "0";
        }
    };

</script>
<script>
    document.getElementById("theme-toggle").addEventListener("click", () => {
        if (document.body.className.includes("dark")) {
            document.body.classList.remove('dark');
            localStorage.setItem("pref-theme", 'light');
        } else {
            document.body.classList.add('dark');
            localStorage.setItem("pref-theme", 'dark');
        }
    })

</script>
</body>

</html>
