Running in Lattice mode

                               Synplify Pro (R) 

               Version U-2023.03L-SP1 for linux64 - Aug 10, 2023 

                    Copyright (c) 1988 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Starting:    /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/linux_a_64/mbin/synplify
Install:     /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase
Hostname:    user-HP-ProBook-450-G5
Date:        Wed Aug  7 16:14:47 2024
Version:     U-2023.03L-SP1

Arguments:   -product synplify_base -tcl /home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/systemverilog/impl1/launch_synplify.tcl
ProductType: synplify_pro





No project opened.
TCL script complete: "/home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/systemverilog/impl1/launch_synplify.tcl"
Project with name "/home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/systemverilog/impl1/impl1_syn.prj" already loaded.
log file: "/home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/systemverilog/impl1/impl1.srr"
Running: impl1 in foreground

Running impl1_syn|impl1

Running Flow: compile (Compile) on impl1_syn|impl1
# Wed Aug  7 16:15:55 2024

Running Flow: compile_flow (Compile Process) on impl1_syn|impl1
# Wed Aug  7 16:15:55 2024

Running: compiler (Compile Input) on impl1_syn|impl1
# Wed Aug  7 16:15:55 2024
Process ID: 112092
compiler exited with errors
Job failed on: impl1_syn|impl1

Job: "compiler" terminated with error status: 2
See log file: "/home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/systemverilog/impl1/synlog/impl1_compiler.srr"
# Wed Aug  7 16:15:55 2024

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on impl1_syn|impl1
Complete: Compile on impl1_syn|impl1
Complete: Logic Synthesis on impl1_syn|impl1
