
---------- Begin Simulation Statistics ----------
final_tick                                24044932500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    407                       # Simulator instruction rate (inst/s)
host_mem_usage                                9665380                       # Number of bytes of host memory used
host_op_rate                                      417                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 34468.60                       # Real time elapsed on the host
host_tick_rate                                 477823                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14037421                       # Number of instructions simulated
sim_ops                                      14386616                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.016470                       # Number of seconds simulated
sim_ticks                                 16469877500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.008257                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  421205                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               434195                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                700                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7053                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            439489                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               5555                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            6549                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              994                       # Number of indirect misses.
system.cpu.branchPred.lookups                  495358                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   20226                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          856                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2930988                       # Number of instructions committed
system.cpu.committedOps                       2982540                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.202424                       # CPI: cycles per instruction
system.cpu.discardedOps                         15648                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1601881                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            151468                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           785451                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         3069065                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.312264                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      624                       # number of quiesce instructions executed
system.cpu.numCycles                          9386265                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       624                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2019411     67.71%     67.71% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3744      0.13%     67.83% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::MemRead                 152791      5.12%     72.96% # Class of committed instruction
system.cpu.op_class_0::MemWrite                806594     27.04%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2982540                       # Class of committed instruction
system.cpu.quiesceCycles                     16965539                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6317200                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          883                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6222                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        724303                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  24044932500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  24044932500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  24044932500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  24044932500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              263061                       # Transaction distribution
system.membus.trans_dist::ReadResp             269176                       # Transaction distribution
system.membus.trans_dist::WriteReq              99417                       # Transaction distribution
system.membus.trans_dist::WriteResp             99417                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          640                       # Transaction distribution
system.membus.trans_dist::WriteClean                4                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5567                       # Transaction distribution
system.membus.trans_dist::ReadExReq               260                       # Transaction distribution
system.membus.trans_dist::ReadExResp              261                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           5393                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           722                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       355858                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        355858                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        16011                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        16011                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           52                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2572                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       714615                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10668                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       727907                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       711716                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       711716                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1455634                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       345152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       345152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         5144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       102784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        14151                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       123423                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     22774652                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     22774652                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23243227                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1080703                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000827                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.028750                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1079809     99.92%     99.92% # Request fanout histogram
system.membus.snoop_fanout::1                     894      0.08%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1080703                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1712646314                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              10.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            13553875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            15728187                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2593250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  24044932500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           12887635                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1539226940                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              9.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy           27625750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  24044932500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      3979143                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       994786                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      4973929                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       994786                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      3979143                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      4973929                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      4973929                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      4973929                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      9947858                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  24044932500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  24044932500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  24044932500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       198656                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       198656                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       541944                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       541944                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4788                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        10668                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        36896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        45088                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1396738                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1404930                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1481200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7524                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        14151                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       590196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       721268                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     22347780                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     22478852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     23542467                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2565426750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             15.6                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   2104239917                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         12.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1138680000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          6.9                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  24044932500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  24044932500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  24044932500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3979143                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2984357                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3979143                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     10942644                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3979143                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2984357                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6963500                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3979143                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6963500                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6963500                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     17906144                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  24044932500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  24044932500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  24044932500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  24044932500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  24044932500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  24044932500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  24044932500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2984357                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6963500                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9947858                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2984357                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1026116                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       4010473                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2984357                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9947858                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1026116                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13958331                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  24044932500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       262418                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       262418                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        93440                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        93440                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        14352                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       694274                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       711716                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       459124                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     22216708                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     22774652                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       414426                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       414426    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       414426                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    893605125                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          5.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1405519000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          8.5                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  24044932500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12374944                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3007720                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    727493450                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     15916573                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma      7958286                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    751368309                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     19895716                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     19918302                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     39814018                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    747389165                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     35834875                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma      7958286                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    791182327                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  24044932500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  24044932500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  24044932500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  24044932500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31391748                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5636096                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     37158916                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     16711684                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     34668548                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7847937                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       176128                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8028161                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       522241                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5011457                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      3979143                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1906009805                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    342206310                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      3979143                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2256174401                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1090285219                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1014681742                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2104966962                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      3979143                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2996295024                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1356888052                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      3979143                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4361141362                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  24044932500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  24044932500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  24044932500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  24044932500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  24044932500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  24044932500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  24044932500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  24044932500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  24044932500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  24044932500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  24044932500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  24044932500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  24044932500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  24044932500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  24044932500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  24044932500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  24044932500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  24044932500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  24044932500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       345152                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1344                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       346496                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       345152                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       345152                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         5393                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         5414                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     20956561                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        81604                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       21038165                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     20956561                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     20956561                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     20956561                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        81604                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      21038165                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  24044932500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  24044932500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  24044932500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  24044932500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  24044932500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  24044932500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  24044932500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  24044932500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  24044932500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  24044932500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  24044932500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  24044932500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  24044932500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  24044932500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       196980                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     16580612                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          61568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16856060                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        41216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5636096                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6021376                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         3080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       259073                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             962                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              263380                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          644                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        88064                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              94084                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     11960016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1006723456                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1026116                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3738218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1023447806                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2502508                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     15916573                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    342206310                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3979143                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       994786                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            365599319                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2502508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     27876589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1348929766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3979143                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       994786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1026116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3738218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1389047126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       644.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      7176.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    346876.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       959.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003252762000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          142                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          142                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              475045                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              99731                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      263379                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      94084                       # Number of write requests accepted
system.mem_ctrls.readBursts                    263379                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    94084                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    263                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16443                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5868                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5881                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5889                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5879                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.79                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.37                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8484746330                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1315580000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15391541330                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32247.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58497.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       129                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   245300                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   87317                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.81                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                263377                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                94084                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1211                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     383                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     826                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1051                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  231703                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9238                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    9089                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    9095                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    395                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  16278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  15630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    258                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        24587                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    929.758328                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   838.994862                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   251.887306                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          746      3.03%      3.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          770      3.13%      6.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          427      1.74%      7.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          320      1.30%      9.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          363      1.48%     10.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          304      1.24%     11.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          395      1.61%     13.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          432      1.76%     15.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20830     84.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        24587                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          142                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1853.014085                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1932.708704                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            56     39.44%     39.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.70%     40.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           20     14.08%     54.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.70%     54.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            7      4.93%     59.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            3      2.11%     61.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           29     20.42%     82.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            2      1.41%     83.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            3      2.11%     85.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            4      2.82%     88.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247           12      8.45%     97.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            4      2.82%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           142                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          142                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     662.612676                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    300.508642                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    471.572800                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             34     23.94%     23.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             5      3.52%     27.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             4      2.82%     30.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            4      2.82%     33.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.70%     33.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.70%     34.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      1.41%     35.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            3      2.11%     38.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.70%     38.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            4      2.82%     41.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           83     58.45%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           142                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16839424                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   16832                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6021824                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16855996                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6021376                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1022.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       365.63                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1023.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    365.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.84                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.86                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   16469734375                       # Total gap between requests
system.mem_ctrls.avgGap                      46073.96                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       196980                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     16563908                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        61376                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        42752                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5636096                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        15296                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 11960016.096051715314                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1005709241.006801605225                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1026115.707296547829                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3726560.807753427420                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2595769.154931480065                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 15916572.542813386768                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 342206309.670487821102                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3979143.135703346692                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 928725.790462011588                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         3080                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       259073                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          961                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          644                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        88064                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    175114775                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  15143123945                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     31868745                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     41433865                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  39273461510                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  36230835250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 233859369875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   4975841125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma     43416000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     56855.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58451.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    120259.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43115.36                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  60983635.89                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   8845418.76                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2655561.52                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   4859219.85                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    169593.75                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10865794890                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    890820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4714226985                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  24044932500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1248                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           624                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     16993131.410256                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    100248414.124059                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          624    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1131000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545313750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             624                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     13441218500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  10603714000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  24044932500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1431716                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1431716                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1431716                       # number of overall hits
system.cpu.icache.overall_hits::total         1431716                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5393                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5393                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5393                       # number of overall misses
system.cpu.icache.overall_misses::total          5393                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    235265625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    235265625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    235265625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    235265625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1437109                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1437109                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1437109                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1437109                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003753                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003753                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003753                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003753                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43624.258298                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43624.258298                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43624.258298                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43624.258298                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         5393                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5393                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         5393                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5393                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    226918500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    226918500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    226918500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    226918500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003753                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003753                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003753                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003753                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42076.488040                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42076.488040                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42076.488040                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42076.488040                       # average overall mshr miss latency
system.cpu.icache.replacements                   5225                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1431716                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1431716                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5393                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5393                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    235265625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    235265625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1437109                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1437109                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003753                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003753                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43624.258298                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43624.258298                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         5393                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5393                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    226918500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    226918500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003753                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003753                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42076.488040                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42076.488040                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  24044932500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           426.551870                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2385315                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5225                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            456.519617                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   426.551870                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.833109                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.833109                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          432                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          390                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2879611                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2879611                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  24044932500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  24044932500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  24044932500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       240152                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           240152                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       240152                       # number of overall hits
system.cpu.dcache.overall_hits::total          240152                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1236                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1236                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1236                       # number of overall misses
system.cpu.dcache.overall_misses::total          1236                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     94991625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     94991625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     94991625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     94991625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       241388                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       241388                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       241388                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       241388                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005120                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005120                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005120                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005120                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76854.065534                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76854.065534                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76854.065534                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76854.065534                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          640                       # number of writebacks
system.cpu.dcache.writebacks::total               640                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          254                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          254                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          254                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          254                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          982                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          982                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          982                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          982                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6620                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6620                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     73939375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     73939375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     73939375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     73939375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     14020875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     14020875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004068                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004068                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004068                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004068                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75294.679226                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75294.679226                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75294.679226                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75294.679226                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2117.956949                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2117.956949                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    982                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       152675                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          152675                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          737                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           737                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     55930625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     55930625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       153412                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       153412                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004804                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004804                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75889.586160                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75889.586160                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           15                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          722                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          722                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          643                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          643                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     53869750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     53869750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     14020875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     14020875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004706                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004706                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74611.842105                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74611.842105                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21805.404355                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21805.404355                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        87477                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          87477                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          499                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          499                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     39061000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     39061000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        87976                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        87976                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005672                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005672                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 78278.557114                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78278.557114                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          239                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          239                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          260                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          260                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         5977                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         5977                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     20069625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     20069625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002955                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002955                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77190.865385                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77190.865385                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       355858                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       355858                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3714100875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3714100875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10437.030712                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10437.030712                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        66089                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        66089                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       289769                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       289769                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3585436689                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3585436689                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12373.430867                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12373.430867                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  24044932500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.853434                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               17661                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               986                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             17.911765                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.853434                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997761                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997761                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          348                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          142                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3813399                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3813399                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  24044932500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  24044932500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                24045081250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    407                       # Simulator instruction rate (inst/s)
host_mem_usage                                9665380                       # Number of bytes of host memory used
host_op_rate                                      417                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 34468.70                       # Real time elapsed on the host
host_tick_rate                                 477826                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14037430                       # Number of instructions simulated
sim_ops                                      14386631                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.016470                       # Number of seconds simulated
sim_ticks                                 16470026250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.007377                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  421207                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               434201                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                701                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7055                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            439490                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               5555                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            6550                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              995                       # Number of indirect misses.
system.cpu.branchPred.lookups                  495366                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   20228                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          856                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2930997                       # Number of instructions committed
system.cpu.committedOps                       2982555                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.202495                       # CPI: cycles per instruction
system.cpu.discardedOps                         15655                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1601900                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            151469                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           785452                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         3069255                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.312257                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      624                       # number of quiesce instructions executed
system.cpu.numCycles                          9386503                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       624                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2019419     67.71%     67.71% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3744      0.13%     67.83% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.83% # Class of committed instruction
system.cpu.op_class_0::MemRead                 152797      5.12%     72.96% # Class of committed instruction
system.cpu.op_class_0::MemWrite                806594     27.04%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2982555                       # Class of committed instruction
system.cpu.quiesceCycles                     16965539                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6317248                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          883                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6224                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        724307                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  24045081250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  24045081250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  24045081250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  24045081250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              263061                       # Transaction distribution
system.membus.trans_dist::ReadResp             269178                       # Transaction distribution
system.membus.trans_dist::WriteReq              99417                       # Transaction distribution
system.membus.trans_dist::WriteResp             99417                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          641                       # Transaction distribution
system.membus.trans_dist::WriteClean                4                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5568                       # Transaction distribution
system.membus.trans_dist::ReadExReq               260                       # Transaction distribution
system.membus.trans_dist::ReadExResp              261                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           5393                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           724                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       355858                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        355858                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        16011                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        16011                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           52                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2572                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       714621                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10668                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       727913                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       711716                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       711716                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1455640                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       345152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       345152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         5144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       102976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        14151                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       123615                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     22774652                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     22774652                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23243419                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1080705                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000827                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.028750                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1079811     99.92%     99.92% # Request fanout histogram
system.membus.snoop_fanout::1                     894      0.08%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1080705                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1712656564                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              10.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            13553875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            15728187                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2593250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  24045081250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           12899135                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1539226940                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              9.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy           27625750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  24045081250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      3979107                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       994777                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      4973884                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       994777                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      3979107                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      4973884                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      4973884                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      4973884                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      9947768                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  24045081250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  24045081250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  24045081250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       198656                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       198656                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       541944                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       541944                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4788                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        10668                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        36896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        45088                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1396738                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1404930                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1481200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7524                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        14151                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       590196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       721268                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     22347780                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     22478852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     23542467                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2565426750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             15.6                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   2104239917                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         12.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1138680000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          6.9                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  24045081250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  24045081250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  24045081250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3979107                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2984330                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3979107                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     10942545                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3979107                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2984330                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6963438                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3979107                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6963438                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6963438                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     17905982                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  24045081250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  24045081250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  24045081250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  24045081250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  24045081250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  24045081250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  24045081250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2984330                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6963438                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9947768                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2984330                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1026106                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       4010437                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2984330                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9947768                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1026106                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13958205                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  24045081250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       262418                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       262418                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        93440                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        93440                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        14352                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       694274                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       711716                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       459124                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     22216708                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     22774652                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       414426                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       414426    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       414426                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    893605125                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          5.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1405519000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          8.5                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  24045081250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12374944                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3007720                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    727486879                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     15916429                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma      7958214                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    751361523                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     19895536                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     19918122                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     39813658                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    747382415                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     35834551                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma      7958214                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    791175181                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  24045081250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  24045081250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  24045081250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  24045081250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31391748                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5636096                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     37158916                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     16711684                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     34668548                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7847937                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       176128                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8028161                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       522241                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5011457                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      3979107                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1905992591                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    342203219                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      3979107                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2256154024                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1090275372                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1014672578                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2104947951                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      3979107                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2996267963                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1356875797                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      3979107                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4361101975                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  24045081250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  24045081250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  24045081250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  24045081250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  24045081250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  24045081250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  24045081250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  24045081250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  24045081250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  24045081250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  24045081250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  24045081250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  24045081250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  24045081250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  24045081250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  24045081250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  24045081250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  24045081250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  24045081250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       345152                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1344                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       346496                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       345152                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       345152                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         5393                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         5414                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     20956372                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        81603                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       21037975                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     20956372                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     20956372                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     20956372                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        81603                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      21037975                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  24045081250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  24045081250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  24045081250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  24045081250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  24045081250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  24045081250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  24045081250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  24045081250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  24045081250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  24045081250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  24045081250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  24045081250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  24045081250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  24045081250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       196980                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     16580612                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          61696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16856188                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        41280                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5636096                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6021440                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         3080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       259073                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             964                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              263382                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          645                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        88064                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              94085                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     11959908                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1006714364                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1026106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3745956                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1023446335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2506371                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     15916429                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    342203219                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3979107                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       994777                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            365599903                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2506371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     27876337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1348917583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3979107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       994777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1026106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3745956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1389046238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       645.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      7176.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    346876.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       961.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003252762000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          142                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          142                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              475050                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              99731                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      263381                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      94085                       # Number of write requests accepted
system.mem_ctrls.readBursts                    263381                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    94085                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    263                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16443                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5868                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5881                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5889                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5879                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.79                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.37                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8484746330                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1315590000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15391593830                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32246.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58496.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       129                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   245302                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   87317                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.81                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                263379                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                94085                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1213                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     383                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     826                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1051                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  231703                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9238                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    9089                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    9095                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    395                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  16279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  15630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    258                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        24587                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    929.758328                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   838.994862                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   251.887306                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          746      3.03%      3.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          770      3.13%      6.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          427      1.74%      7.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          320      1.30%      9.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          363      1.48%     10.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          304      1.24%     11.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          395      1.61%     13.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          432      1.76%     15.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20830     84.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        24587                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          142                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1853.014085                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1932.708704                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            56     39.44%     39.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.70%     40.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           20     14.08%     54.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.70%     54.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            7      4.93%     59.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            3      2.11%     61.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           29     20.42%     82.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            2      1.41%     83.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            3      2.11%     85.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            4      2.82%     88.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247           12      8.45%     97.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            4      2.82%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           142                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          142                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     662.612676                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    300.508642                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    471.572800                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             34     23.94%     23.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             5      3.52%     27.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             4      2.82%     30.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            4      2.82%     33.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.70%     33.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.70%     34.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      1.41%     35.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            3      2.11%     38.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.70%     38.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            4      2.82%     41.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           83     58.45%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           142                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16839552                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   16832                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6021824                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16856124                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6021440                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1022.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       365.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1023.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    365.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.84                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.86                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   16469999375                       # Total gap between requests
system.mem_ctrls.avgGap                      46074.31                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       196980                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     16563908                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        61504                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        42752                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5636096                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        15296                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 11959908.078470731154                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1005700157.885297894478                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1026106.439872856950                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3734298.844848532230                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2595745.711091383360                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 15916428.791362734511                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 342203219.014298796654                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3979107.197840683628                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 928717.402621018933                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         3080                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       259073                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          963                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          645                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        88064                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    175114775                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  15143123945                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     31868745                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     41486365                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  39273461510                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  36230835250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 233859369875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   4975841125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma     43416000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     56855.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58451.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    120259.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43080.34                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  60889087.61                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   8845418.76                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2655561.52                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   4859219.85                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    169593.75                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10865794890                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    890820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4714375735                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  24045081250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1248                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           624                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     16993131.410256                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    100248414.124059                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          624    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1131000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545313750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             624                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     13441367250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  10603714000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  24045081250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1431729                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1431729                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1431729                       # number of overall hits
system.cpu.icache.overall_hits::total         1431729                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5393                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5393                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5393                       # number of overall misses
system.cpu.icache.overall_misses::total          5393                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    235265625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    235265625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    235265625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    235265625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1437122                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1437122                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1437122                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1437122                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003753                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003753                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003753                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003753                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43624.258298                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43624.258298                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43624.258298                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43624.258298                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         5393                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5393                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         5393                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5393                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    226918500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    226918500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    226918500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    226918500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003753                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003753                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003753                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003753                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42076.488040                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42076.488040                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42076.488040                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42076.488040                       # average overall mshr miss latency
system.cpu.icache.replacements                   5225                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1431729                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1431729                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5393                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5393                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    235265625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    235265625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1437122                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1437122                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003753                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003753                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43624.258298                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43624.258298                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         5393                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5393                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    226918500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    226918500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003753                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003753                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42076.488040                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42076.488040                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  24045081250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           426.551919                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4838050                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5657                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            855.232455                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   426.551919                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.833109                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.833109                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          432                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          390                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2879637                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2879637                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  24045081250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  24045081250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  24045081250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       240156                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           240156                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       240156                       # number of overall hits
system.cpu.dcache.overall_hits::total          240156                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1238                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1238                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1238                       # number of overall misses
system.cpu.dcache.overall_misses::total          1238                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     95111625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     95111625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     95111625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     95111625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       241394                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       241394                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       241394                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       241394                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005129                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005129                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005129                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005129                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76826.837641                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76826.837641                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76826.837641                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76826.837641                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          641                       # number of writebacks
system.cpu.dcache.writebacks::total               641                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          254                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          254                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          254                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          254                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          984                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          984                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          984                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          984                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6620                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6620                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     74056750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     74056750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     74056750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     74056750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     14020875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     14020875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004076                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004076                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004076                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004076                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75260.924797                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75260.924797                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75260.924797                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75260.924797                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2117.956949                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2117.956949                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    984                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       152679                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          152679                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          739                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           739                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     56050625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     56050625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       153418                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       153418                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004817                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004817                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75846.583221                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75846.583221                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           15                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          724                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          724                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          643                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          643                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     53987125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     53987125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     14020875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     14020875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004719                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004719                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74567.852210                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74567.852210                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21805.404355                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21805.404355                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        87477                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          87477                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          499                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          499                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     39061000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     39061000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        87976                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        87976                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005672                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005672                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 78278.557114                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78278.557114                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          239                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          239                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          260                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          260                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         5977                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         5977                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     20069625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     20069625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002955                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002955                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77190.865385                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77190.865385                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       355858                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       355858                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3714100875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3714100875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10437.030712                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10437.030712                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        66089                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        66089                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       289769                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       289769                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3585436689                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3585436689                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12373.430867                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12373.430867                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  24045081250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.853418                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              243256                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1497                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            162.495658                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.853418                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997761                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997761                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          347                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          141                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3813425                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3813425                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  24045081250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  24045081250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
