<stg><name>fsum</name>


<trans_list>

<trans id="31" from="1" to="2">
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="32" from="2" to="3">
<condition id="9">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="34" from="3" to="2">
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="5" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %i = phi i4 [ 0, %0 ], [ %i_2, %2 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %tmp = icmp ult i4 %i, -6

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp, label %2, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="4">
<![CDATA[
:0  %tmp_s = zext i4 %i to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="11" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %output_addr = getelementptr [19 x i64]* %output_r, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="5">
<![CDATA[
:2  %output_load = load i64* %output_addr, align 8

]]></Node>
<StgValue><ssdm name="output_load"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %in_addr = getelementptr [19 x i64]* %in_r, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="in_addr"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="5">
<![CDATA[
:4  %in_load = load i64* %in_addr, align 8

]]></Node>
<StgValue><ssdm name="in_load"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:7  %tmp_7 = or i4 %i, 1

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="4">
<![CDATA[
:8  %tmp_8 = zext i4 %tmp_7 to i64

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %output_addr_1 = getelementptr [19 x i64]* %output_r, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="output_addr_1"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="5">
<![CDATA[
:10  %output_load_1 = load i64* %output_addr_1, align 8

]]></Node>
<StgValue><ssdm name="output_load_1"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %in_addr_1 = getelementptr [19 x i64]* %in_r, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="in_addr_1"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="5">
<![CDATA[
:12  %in_load_1 = load i64* %in_addr_1, align 8

]]></Node>
<StgValue><ssdm name="in_load_1"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:15  %i_2 = add i4 %i, 2

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="22" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="5">
<![CDATA[
:2  %output_load = load i64* %output_addr, align 8

]]></Node>
<StgValue><ssdm name="output_load"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="5">
<![CDATA[
:4  %in_load = load i64* %in_addr, align 8

]]></Node>
<StgValue><ssdm name="in_load"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_6 = add nsw i64 %in_load, %output_load

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:6  store i64 %tmp_6, i64* %output_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="5">
<![CDATA[
:10  %output_load_1 = load i64* %output_addr_1, align 8

]]></Node>
<StgValue><ssdm name="output_load_1"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="5">
<![CDATA[
:12  %in_load_1 = load i64* %in_addr_1, align 8

]]></Node>
<StgValue><ssdm name="in_load_1"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_9 = add nsw i64 %in_load_1, %output_load_1

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:14  store i64 %tmp_9, i64* %output_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="35" name="output_r" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_r"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</port>
<port id="36" name="in_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="in_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="38" from="StgValue_37" to="i" fromId="37" toId="5">
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="39" from="StgValue_4" to="i" fromId="4" toId="5">
</dataflow>
<dataflow id="40" from="i_2" to="i" fromId="20" toId="5">
<BackEdge/>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="41" from="StgValue_30" to="i" fromId="30" toId="5">
<BackEdge/>
</dataflow>
<dataflow id="42" from="i" to="tmp" fromId="5" toId="6">
</dataflow>
<dataflow id="44" from="StgValue_43" to="tmp" fromId="43" toId="6">
</dataflow>
<dataflow id="46" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="45" toId="7">
</dataflow>
<dataflow id="48" from="StgValue_47" to="empty" fromId="47" toId="7">
</dataflow>
<dataflow id="49" from="StgValue_47" to="empty" fromId="47" toId="7">
</dataflow>
<dataflow id="50" from="StgValue_47" to="empty" fromId="47" toId="7">
</dataflow>
<dataflow id="51" from="tmp" to="StgValue_8" fromId="6" toId="8">
</dataflow>
<dataflow id="52" from="i" to="tmp_s" fromId="5" toId="9">
</dataflow>
<dataflow id="53" from="output_r" to="output_addr" fromId="35" toId="10">
</dataflow>
<dataflow id="55" from="StgValue_54" to="output_addr" fromId="54" toId="10">
</dataflow>
<dataflow id="56" from="tmp_s" to="output_addr" fromId="9" toId="10">
</dataflow>
<dataflow id="57" from="output_addr" to="output_load" fromId="10" toId="11">
</dataflow>
<dataflow id="58" from="in_r" to="in_addr" fromId="36" toId="12">
</dataflow>
<dataflow id="59" from="StgValue_54" to="in_addr" fromId="54" toId="12">
</dataflow>
<dataflow id="60" from="tmp_s" to="in_addr" fromId="9" toId="12">
</dataflow>
<dataflow id="61" from="in_addr" to="in_load" fromId="12" toId="13">
</dataflow>
<dataflow id="62" from="i" to="tmp_7" fromId="5" toId="14">
</dataflow>
<dataflow id="64" from="StgValue_63" to="tmp_7" fromId="63" toId="14">
</dataflow>
<dataflow id="65" from="tmp_7" to="tmp_8" fromId="14" toId="15">
</dataflow>
<dataflow id="66" from="output_r" to="output_addr_1" fromId="35" toId="16">
</dataflow>
<dataflow id="67" from="StgValue_54" to="output_addr_1" fromId="54" toId="16">
</dataflow>
<dataflow id="68" from="tmp_8" to="output_addr_1" fromId="15" toId="16">
</dataflow>
<dataflow id="69" from="output_addr_1" to="output_load_1" fromId="16" toId="17">
</dataflow>
<dataflow id="70" from="in_r" to="in_addr_1" fromId="36" toId="18">
</dataflow>
<dataflow id="71" from="StgValue_54" to="in_addr_1" fromId="54" toId="18">
</dataflow>
<dataflow id="72" from="tmp_8" to="in_addr_1" fromId="15" toId="18">
</dataflow>
<dataflow id="73" from="in_addr_1" to="in_load_1" fromId="18" toId="19">
</dataflow>
<dataflow id="74" from="i" to="i_2" fromId="5" toId="20">
</dataflow>
<dataflow id="76" from="StgValue_75" to="i_2" fromId="75" toId="20">
</dataflow>
<dataflow id="77" from="output_addr" to="output_load" fromId="10" toId="22">
</dataflow>
<dataflow id="78" from="in_addr" to="in_load" fromId="12" toId="23">
</dataflow>
<dataflow id="79" from="in_load" to="tmp_6" fromId="23" toId="24">
</dataflow>
<dataflow id="80" from="output_load" to="tmp_6" fromId="22" toId="24">
</dataflow>
<dataflow id="81" from="tmp_6" to="StgValue_25" fromId="24" toId="25">
</dataflow>
<dataflow id="82" from="output_addr" to="StgValue_25" fromId="10" toId="25">
</dataflow>
<dataflow id="83" from="output_addr_1" to="output_load_1" fromId="16" toId="26">
</dataflow>
<dataflow id="84" from="in_addr_1" to="in_load_1" fromId="18" toId="27">
</dataflow>
<dataflow id="85" from="in_load_1" to="tmp_9" fromId="27" toId="28">
</dataflow>
<dataflow id="86" from="output_load_1" to="tmp_9" fromId="26" toId="28">
</dataflow>
<dataflow id="87" from="tmp_9" to="StgValue_29" fromId="28" toId="29">
</dataflow>
<dataflow id="88" from="output_addr_1" to="StgValue_29" fromId="16" toId="29">
</dataflow>
<dataflow id="89" from="tmp" to="StgValue_2" fromId="6" toId="2">
</dataflow>
</dataflows>


</stg>
