<!-- IBM_PROLOG_BEGIN_TAG                                                   -->
<!-- This is an automatically generated prolog.                             -->
<!--                                                                        -->
<!-- $Source: import/chips/p10/procedures/xml/error_info/p10_build_smp_errors.xml $ -->
<!--                                                                        -->
<!-- OpenPOWER EKB Project                                                  -->
<!--                                                                        -->
<!-- COPYRIGHT 2019,2021                                                    -->
<!-- [+] International Business Machines Corp.                              -->
<!--                                                                        -->
<!--                                                                        -->
<!-- Licensed under the Apache License, Version 2.0 (the "License");        -->
<!-- you may not use this file except in compliance with the License.       -->
<!-- You may obtain a copy of the License at                                -->
<!--                                                                        -->
<!--     http://www.apache.org/licenses/LICENSE-2.0                         -->
<!--                                                                        -->
<!-- Unless required by applicable law or agreed to in writing, software    -->
<!-- distributed under the License is distributed on an "AS IS" BASIS,      -->
<!-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        -->
<!-- implied. See the License for the specific language governing           -->
<!-- permissions and limitations under the License.                         -->
<!--                                                                        -->
<!-- IBM_PROLOG_END_TAG                                                     -->
<hwpErrors>
<!-- ******************************************************************** -->
<hwpError>
  <rc>RC_P10_BUILD_SMP_MASTER_DESIGNATION_ERR</rc>
  <description>
    Node or system master chip designation error.
  </description>
  <ffdc>TARGET</ffdc>
  <ffdc>OP</ffdc>
  <ffdc>GROUP_ID</ffdc>
  <ffdc>CHIP_ID</ffdc>
  <ffdc>MASTER_CHIP_SYS_CURR</ffdc>
  <ffdc>MASTER_CHIP_GROUP_CURR</ffdc>
  <ffdc>MASTER_CHIP_SYS_NEXT</ffdc>
  <ffdc>MASTER_CHIP_GROUP_NEXT</ffdc>
  <callout>
    <procedure>CODE</procedure>
    <priority>HIGH</priority>
  </callout>
</hwpError>
<!-- ******************************************************************** -->
<hwpError>
  <rc>RC_P10_BUILD_SMP_MASTER_CONFIGURATION_ERR</rc>
  <description>
    Designated master chip is not properly configured
    as the current/next master in hardware.
  </description>
  <ffdc>TARGET</ffdc>
  <ffdc>OP</ffdc>
  <ffdc>MASTER_CHIP_CURR</ffdc>
  <ffdc>MASTER_CHIP_NEXT</ffdc>
  <callout>
    <procedure>CODE</procedure>
    <priority>HIGH</priority>
  </callout>
</hwpError>
<!-- ******************************************************************** -->
<hwpError>
  <rc>RC_P10_BUILD_SMP_GROUP_ADD_INTERNAL_ERR</rc>
  <description>
    Internal program error; SMP data structure map insert failed.
  </description>
  <ffdc>TARGET</ffdc>
  <ffdc>GROUP_ID</ffdc>
  <callout>
    <procedure>CODE</procedure>
    <priority>HIGH</priority>
  </callout>
</hwpError>
<!-- ******************************************************************** -->
<hwpError>
  <rc>RC_P10_BUILD_SMP_DUPLICATE_FABRIC_ID_ERR</rc>
  <description>
    Multiple chips found with identical fabric node/chip ID attribute values.
  </description>
  <ffdc>TARGET1</ffdc>
  <ffdc>TARGET2</ffdc>
  <ffdc>GROUP_ID</ffdc>
  <ffdc>CHIP_ID</ffdc>
  <callout>
    <procedure>CODE</procedure>
    <priority>HIGH</priority>
  </callout>
</hwpError>
<!-- ******************************************************************** -->
<hwpError>
  <rc>RC_P10_BUILD_SMP_MULTIPLE_MASTER_DESIGNATION_ERR</rc>
  <description>
    Input parameter designating post-reconfiguration master chip
    matches more than one chip in HWP input targets to process.
  </description>
  <ffdc>MASTER_CHIP_SYS_NEXT_TARGET</ffdc>
  <ffdc>OP</ffdc>
  <callout>
    <procedure>CODE</procedure>
    <priority>HIGH</priority>
  </callout>
</hwpError>
<!-- ******************************************************************** -->
<hwpError>
  <rc>RC_P10_BUILD_SMP_NO_MASTER_DESIGNATION_ERR</rc>
  <description>
    Input parameter designating post-reconfiguration master chip
    does not match any chips in HWP input targets to process.
  </description>
  <ffdc>MASTER_CHIP_SYS_NEXT_TARGET</ffdc>
  <ffdc>OP</ffdc>
  <callout>
    <procedure>CODE</procedure>
    <priority>HIGH</priority>
  </callout>
</hwpError>
<!-- ******************************************************************** -->
<hwpError>
  <rc>RC_P10_BUILD_SMP_MAX_SIZE_ERR</rc>
  <description>
    Number of chips in HWP input arguments exceeds supported SMP size.
  </description>
  <ffdc>SIZE</ffdc>
  <ffdc>MAX_SIZE</ffdc>
  <ffdc>OP</ffdc>
  <callout>
    <procedure>CODE</procedure>
    <priority>HIGH</priority>
  </callout>
</hwpError>
<!-- ******************************************************************** -->
<hwpError>
  <rc>RC_P10_BUILD_SMP_LINK_VALIDATE_IOHS_TARGET_ERR</rc>
  <description>
    Error in matching properties of A/X link to IOHS target
  </description>
  <ffdc>TARGET</ffdc>
  <ffdc>IOHS_TARGET</ffdc>
  <ffdc>LINK_TYPE</ffdc>
  <ffdc>LINK_ID</ffdc>
  <ffdc>LINK_CNFG</ffdc>
  <ffdc>LINK_SPLIT</ffdc>
  <ffdc>LINK_TRAIN</ffdc>
  <callout>
    <procedure>CODE</procedure>
    <priority>HIGH</priority>
  </callout>
</hwpError>
<!-- ******************************************************************** -->
<hwpError>
  <rc>RC_P10_BUILD_SMP_LINK_VALIDATE_NO_IOHS_MATCH_ERR</rc>
  <description>
    Error finding IOHS target to match A/X link
  </description>
  <ffdc>TARGET</ffdc>
  <ffdc>LINK_TYPE</ffdc>
  <ffdc>LINK_ID</ffdc>
  <ffdc>LINK_CNFG</ffdc>
  <callout>
    <procedure>CODE</procedure>
    <priority>HIGH</priority>
  </callout>
</hwpError>
<!-- ******************************************************************** -->
<hwpError>
  <rc>RC_P10_BUILD_SMP_INVALID_LINK_STATE</rc>
  <description>
    Link is marked active, but DL/TL/iovalid state do not support
    functional operation.
  </description>
  <ffdc>TARGET</ffdc>
  <ffdc>IOHS_TARGET</ffdc>
  <ffdc>PAUC_TARGET</ffdc>b
  <ffdc>LINK_TYPE</ffdc>
  <ffdc>LINK_ID</ffdc>
  <ffdc>LINK_CNFG</ffdc>
  <ffdc>DL_FIR_REG</ffdc>
  <ffdc>TL_FIR_REG</ffdc>
  <ffdc>CPLT_CONF1_REG</ffdc>
  <callout>
    <procedure>CODE</procedure>
    <priority>HIGH</priority>
  </callout>
</hwpError>
<!-- ******************************************************************** -->
<hwpError>
  <rc>RC_P10_BUILD_SMP_INVALID_TOPOLOGY</rc>
  <description>
    Invalid fabric topology specified by input parameters.
  </description>
  <ffdc>TARGET</ffdc>
  <ffdc>OP</ffdc>
  <ffdc>GROUP_ID</ffdc>
  <ffdc>CHIP_ID</ffdc>
  <ffdc>INTERGROUP_CONNECTIONS_OK</ffdc>
  <ffdc>CONNECTED_GROUP_IDS</ffdc>
  <ffdc>GROUP_IDS_IN_SYSTEM</ffdc>
  <ffdc>INTRAGROUP_CONNECTIONS_OK</ffdc>
  <ffdc>CONNECTED_CHIP_IDS</ffdc>
  <ffdc>CHIP_IDS_IN_GROUPS</ffdc>
  <ffdc>FBC_BROADCAST_MODE</ffdc>
  <callout>
    <procedure>CODE</procedure>
    <priority>HIGH</priority>
  </callout>
</hwpError>
<!-- ******************************************************************** -->
<hwpError>
  <rc>RC_P10_BUILD_SMP_HOTPLUG_CONSISTENCY_ERR</rc>
  <description>
    Fabric hotplug racetrack register contents are not consistent.
  </description>
  <ffdc>TARGET</ffdc>
  <ffdc>ADDRESS0</ffdc>
  <ffdc>ADDRESS1</ffdc>
  <ffdc>DATA0</ffdc>
  <ffdc>DATA1</ffdc>
  <callout>
    <procedure>CODE</procedure>
    <priority>HIGH</priority>
  </callout>
</hwpError>
<!-- ******************************************************************** -->
<hwpError>
  <rc>RC_P10_BUILD_SMP_BAD_OPERATION_ERR</rc>
  <description>
    Invalid SMP operation specified.
  </description>
  <ffdc>OP</ffdc>
  <callout>
    <procedure>CODE</procedure>
    <priority>HIGH</priority>
  </callout>
</hwpError>
<!-- ******************************************************************** -->
<hwpError>
  <rc>RC_P10_BUILD_SMP_BAD_ADU_ACTION_ERR</rc>
  <description>
    Invalid ADU action specified.
  </description>
  <ffdc>OP</ffdc>
  <ffdc>ACTION</ffdc>
  <callout>
    <procedure>CODE</procedure>
    <priority>HIGH</priority>
  </callout>
</hwpError>
<!-- ******************************************************************** -->
<hwpError>
  <rc>RC_P10_BUILD_SMP_ADU_STATUS_MISMATCH_ERR</rc>
  <description>
    Status mismatch detected on ADU operation execution for SMP configuration.
  </description>
  <ffdc>CHIP_DATA_VALID</ffdc>
  <ffdc>GROUP_IDS</ffdc>
  <ffdc>CHIP_IDS</ffdc>
  <ffdc>FFDC_ADDRS</ffdc>
  <ffdc>FFDC_REG_DATA</ffdc>
  <callout>
    <procedure>LVL_SUPPORT</procedure>
    <priority>HIGH</priority>
  </callout>
</hwpError>
<!-- ******************************************************************** -->
<hwpError>
  <rc>RC_P10_BUILD_SMP_DLR_REM_ENDP_TARGET_ERR</rc>
  <description>
    No remote endpoint target found for given local link endpoint.
  </description>
  <ffdc>LOC_ENDP_TARGET</ffdc>
  <callout>
    <procedure>CODE</procedure>
    <priority>HIGH</priority>
  </callout>
</hwpError>
<!-- ******************************************************************** -->
<hwpError>
  <rc>RC_P10_BUILD_SMP_DLR_INVALID_MODE</rc>
  <description>
    Invalid DLR psave mode specified.
  </description>
  <ffdc>DLR_MODE</ffdc>
  <callout>
    <procedure>CODE</procedure>
    <priority>HIGH</priority>
  </callout>
</hwpError>
<!-- ******************************************************************** -->
<hwpError>
  <rc>RC_P10_BUILD_SMP_INVALID_ECO_TARGET</rc>
  <description>
    Found ECO target in set of active cores, backing caches whne performing
    phase1 topology table update
  </description>
  <ffdc>CORE_TARGET</ffdc>
  <callout>
    <procedure>CODE</procedure>
    <priority>HIGH</priority>
  </callout>
</hwpError>
<!-- ******************************************************************** -->
</hwpErrors>
