// Seed: 1013101637
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_1 | 1;
  wire id_4;
  always @(1) begin
    $display(1);
    if (1 == 1) assume (id_2);
  end
endmodule
module module_1 (
    input tri1 id_0
    , id_12,
    output tri id_1,
    output wand id_2,
    input wor id_3,
    output tri id_4,
    input supply1 id_5,
    output supply0 id_6,
    input supply1 id_7,
    output supply1 id_8,
    output wand id_9,
    input wire id_10
);
  wire id_13;
  module_0(
      id_12, id_12, id_13
  );
  wire id_14;
  wire id_15;
endmodule
