# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_1.srcs/sources_1/imports/project/ALU_Control_unit.v" \
"../../../../project_1.srcs/sources_1/imports/project/Clk_divider.v" \
"../../../../project_1.srcs/sources_1/imports/project/DFlipFlop.v" \
"../../../../project_1.srcs/sources_1/imports/project/Full_Datapath.v" \
"../../../../project_1.srcs/sources_1/imports/project/HazardDetectionUnit.v" \
"../../../../project_1.srcs/sources_1/imports/project/ImmGen.v" \
"../../../../project_1.srcs/sources_1/imports/project/Memory.v" \
"../../../../project_1.srcs/sources_1/imports/project/RegFile.v" \
"../../../../project_1.srcs/sources_1/imports/project/Register.v" \
"../../../../project_1.srcs/sources_1/imports/project/Shift_Left.v" \
"../../../../project_1.srcs/sources_1/imports/project/controlunit.v" \
"../../../../project_1.srcs/sources_1/imports/project/forwarding_unit.v" \
"../../../../project_1.srcs/sources_1/imports/project/n_bit_2x1Mux.v" \
"../../../../project_1.srcs/sources_1/imports/project/n_bit_4x1Mux.v" \
"../../../../project_1.srcs/sources_1/imports/project/prv32_ALU.v" \
"../../../../project_1.srcs/sources_1/imports/project/shifter.v" \
"../../../../project_1.srcs/sim_1/imports/project/Risv_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
