Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Jan 11 23:33:30 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/abs_unit_18/post_route_timing.rpt
| Design       : abs_unit_18
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
in[1]                          out_reg_reg[16]/D              inf           
in[1]                          out_reg_reg[15]/D              inf           
in[1]                          out_reg_reg[13]/D              inf           
in[1]                          out_reg_reg[17]/D              inf           
in[1]                          out_reg_reg[14]/D              inf           
in[1]                          out_reg_reg[12]/D              inf           
in[1]                          out_reg_reg[11]/D              inf           
in[1]                          out_reg_reg[9]/D               inf           
in[1]                          out_reg_reg[10]/D              inf           
in[1]                          out_reg_reg[8]/D               inf           
in[1]                          out_reg_reg[7]/D               inf           
in[1]                          out_reg_reg[5]/D               inf           
in[1]                          out_reg_reg[6]/D               inf           
in[1]                          out_reg_reg[4]/D               inf           
in[1]                          out_reg_reg[3]/D               inf           
in[1]                          out_reg_reg[2]/D               inf           
in[17]                         out_reg_reg[1]/D               inf           
in[0]                          out_reg_reg[0]/D               inf           
enable                         out_reg_reg[0]/CE              inf           
reset                          out_reg_reg[0]/R               inf           
enable                         out_reg_reg[10]/CE             inf           
reset                          out_reg_reg[10]/R              inf           
enable                         out_reg_reg[11]/CE             inf           
reset                          out_reg_reg[11]/R              inf           
enable                         out_reg_reg[12]/CE             inf           
reset                          out_reg_reg[12]/R              inf           
enable                         out_reg_reg[13]/CE             inf           
reset                          out_reg_reg[13]/R              inf           
enable                         out_reg_reg[14]/CE             inf           
reset                          out_reg_reg[14]/R              inf           
enable                         out_reg_reg[15]/CE             inf           
reset                          out_reg_reg[15]/R              inf           
enable                         out_reg_reg[16]/CE             inf           
reset                          out_reg_reg[16]/R              inf           
enable                         out_reg_reg[17]/CE             inf           
reset                          out_reg_reg[17]/R              inf           
enable                         out_reg_reg[1]/CE              inf           
reset                          out_reg_reg[1]/R               inf           
enable                         out_reg_reg[2]/CE              inf           
reset                          out_reg_reg[2]/R               inf           
enable                         out_reg_reg[3]/CE              inf           
reset                          out_reg_reg[3]/R               inf           
enable                         out_reg_reg[4]/CE              inf           
reset                          out_reg_reg[4]/R               inf           
enable                         out_reg_reg[5]/CE              inf           
reset                          out_reg_reg[5]/R               inf           
enable                         out_reg_reg[6]/CE              inf           
reset                          out_reg_reg[6]/R               inf           
enable                         out_reg_reg[7]/CE              inf           
reset                          out_reg_reg[7]/R               inf           
enable                         out_reg_reg[8]/CE              inf           
reset                          out_reg_reg[8]/R               inf           
enable                         out_reg_reg[9]/CE              inf           
reset                          out_reg_reg[9]/R               inf           
enable                         valid_reg_reg/CE               inf           
i_valid                        valid_reg_reg/D                inf           
reset                          valid_reg_reg/R                inf           
valid_reg_reg/C                o_valid                        inf           
out_reg_reg[0]/C               out[0]                         inf           
out_reg_reg[10]/C              out[10]                        inf           
out_reg_reg[11]/C              out[11]                        inf           
out_reg_reg[12]/C              out[12]                        inf           
out_reg_reg[13]/C              out[13]                        inf           
out_reg_reg[14]/C              out[14]                        inf           
out_reg_reg[15]/C              out[15]                        inf           
out_reg_reg[16]/C              out[16]                        inf           
out_reg_reg[17]/C              out[17]                        inf           
out_reg_reg[1]/C               out[1]                         inf           
out_reg_reg[2]/C               out[2]                         inf           
out_reg_reg[3]/C               out[3]                         inf           
out_reg_reg[4]/C               out[4]                         inf           
out_reg_reg[5]/C               out[5]                         inf           
out_reg_reg[6]/C               out[6]                         inf           
out_reg_reg[7]/C               out[7]                         inf           
out_reg_reg[8]/C               out[8]                         inf           
out_reg_reg[9]/C               out[9]                         inf           



