{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638875798587 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638875798604 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 07 19:16:38 2021 " "Processing started: Tue Dec 07 19:16:38 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638875798604 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638875798604 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ly_2257_7 -c ly_2257_7 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ly_2257_7 -c ly_2257_7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638875798605 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1638875802310 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638875802310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ly_2257_7.v 1 1 " "Found 1 design units, including 1 entities, in source file ly_2257_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 ly_2257_7 " "Found entity 1: ly_2257_7" {  } { { "ly_2257_7.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638875826883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638875826883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ly_2257_7_1.v 1 1 " "Found 1 design units, including 1 entities, in source file ly_2257_7_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ly_2257_7_1 " "Found entity 1: ly_2257_7_1" {  } { { "ly_2257_7_1.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638875826895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638875826895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ly_2257_7_2.v 1 1 " "Found 1 design units, including 1 entities, in source file ly_2257_7_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ly_2257_7_2 " "Found entity 1: ly_2257_7_2" {  } { { "ly_2257_7_2.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638875826909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638875826909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ly_2257_7_3.v 1 1 " "Found 1 design units, including 1 entities, in source file ly_2257_7_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 ly_2257_7_3 " "Found entity 1: ly_2257_7_3" {  } { { "ly_2257_7_3.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638875826924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638875826924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_ly_2257_7.v 1 1 " "Found 1 design units, including 1 entities, in source file test_ly_2257_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_ly_2257_7 " "Found entity 1: test_ly_2257_7" {  } { { "test_ly_2257_7.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/test_ly_2257_7.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638875826936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638875826936 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_4HZ ly_2257_7_3.v(46) " "Verilog HDL Implicit Net warning at ly_2257_7_3.v(46): created implicit net for \"clk_4HZ\"" {  } { { "ly_2257_7_3.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638875826937 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ly_2257_7 " "Elaborating entity \"ly_2257_7\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638875827108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ly_2257_7_3 ly_2257_7_3:play " "Elaborating entity \"ly_2257_7_3\" for hierarchy \"ly_2257_7_3:play\"" {  } { { "ly_2257_7.v" "play" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638875827112 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "low ly_2257_7_3.v(164) " "Verilog HDL Always Construct warning at ly_2257_7_3.v(164): variable \"low\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ly_2257_7_3.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 164 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1638875827123 "|ly_2257_7|ly_2257_7_3:play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "low ly_2257_7_3.v(165) " "Verilog HDL Always Construct warning at ly_2257_7_3.v(165): variable \"low\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ly_2257_7_3.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 165 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1638875827123 "|ly_2257_7|ly_2257_7_3:play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "low ly_2257_7_3.v(166) " "Verilog HDL Always Construct warning at ly_2257_7_3.v(166): variable \"low\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ly_2257_7_3.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 166 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1638875827123 "|ly_2257_7|ly_2257_7_3:play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "low ly_2257_7_3.v(167) " "Verilog HDL Always Construct warning at ly_2257_7_3.v(167): variable \"low\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ly_2257_7_3.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 167 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1638875827123 "|ly_2257_7|ly_2257_7_3:play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "low ly_2257_7_3.v(168) " "Verilog HDL Always Construct warning at ly_2257_7_3.v(168): variable \"low\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ly_2257_7_3.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 168 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1638875827123 "|ly_2257_7|ly_2257_7_3:play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "low ly_2257_7_3.v(169) " "Verilog HDL Always Construct warning at ly_2257_7_3.v(169): variable \"low\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ly_2257_7_3.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 169 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1638875827124 "|ly_2257_7|ly_2257_7_3:play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "low ly_2257_7_3.v(170) " "Verilog HDL Always Construct warning at ly_2257_7_3.v(170): variable \"low\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ly_2257_7_3.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 170 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1638875827124 "|ly_2257_7|ly_2257_7_3:play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "middle ly_2257_7_3.v(172) " "Verilog HDL Always Construct warning at ly_2257_7_3.v(172): variable \"middle\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ly_2257_7_3.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 172 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1638875827124 "|ly_2257_7|ly_2257_7_3:play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "middle ly_2257_7_3.v(173) " "Verilog HDL Always Construct warning at ly_2257_7_3.v(173): variable \"middle\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ly_2257_7_3.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 173 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1638875827124 "|ly_2257_7|ly_2257_7_3:play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "middle ly_2257_7_3.v(174) " "Verilog HDL Always Construct warning at ly_2257_7_3.v(174): variable \"middle\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ly_2257_7_3.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 174 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1638875827124 "|ly_2257_7|ly_2257_7_3:play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "middle ly_2257_7_3.v(175) " "Verilog HDL Always Construct warning at ly_2257_7_3.v(175): variable \"middle\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ly_2257_7_3.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 175 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1638875827124 "|ly_2257_7|ly_2257_7_3:play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "middle ly_2257_7_3.v(176) " "Verilog HDL Always Construct warning at ly_2257_7_3.v(176): variable \"middle\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ly_2257_7_3.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 176 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1638875827124 "|ly_2257_7|ly_2257_7_3:play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "middle ly_2257_7_3.v(177) " "Verilog HDL Always Construct warning at ly_2257_7_3.v(177): variable \"middle\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ly_2257_7_3.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 177 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1638875827125 "|ly_2257_7|ly_2257_7_3:play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "middle ly_2257_7_3.v(178) " "Verilog HDL Always Construct warning at ly_2257_7_3.v(178): variable \"middle\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ly_2257_7_3.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1638875827125 "|ly_2257_7|ly_2257_7_3:play"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ly_2257_7_3.v(162) " "Verilog HDL Case Statement warning at ly_2257_7_3.v(162): incomplete case statement has no default case item" {  } { { "ly_2257_7_3.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 162 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1638875827125 "|ly_2257_7|ly_2257_7_3:play"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clk_out ly_2257_7_3.v(160) " "Verilog HDL Always Construct warning at ly_2257_7_3.v(160): inferring latch(es) for variable \"clk_out\", which holds its previous value in one or more paths through the always construct" {  } { { "ly_2257_7_3.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 160 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1638875827126 "|ly_2257_7|ly_2257_7_3:play"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_out ly_2257_7_3.v(160) " "Inferred latch for \"clk_out\" at ly_2257_7_3.v(160)" {  } { { "ly_2257_7_3.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638875827130 "|ly_2257_7|ly_2257_7_3:play"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ly_2257_7_1 ly_2257_7_3:play\|ly_2257_7_1:l1 " "Elaborating entity \"ly_2257_7_1\" for hierarchy \"ly_2257_7_3:play\|ly_2257_7_1:l1\"" {  } { { "ly_2257_7_3.v" "l1" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638875827157 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 ly_2257_7_1.v(26) " "Verilog HDL assignment warning at ly_2257_7_1.v(26): truncated value with size 32 to match size of target (20)" {  } { { "ly_2257_7_1.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_1.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638875827160 "|ly_2257_7|ly_2257_7_3:play|ly_2257_7_1:l1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ly_2257_7_1 ly_2257_7_3:play\|ly_2257_7_1:l2 " "Elaborating entity \"ly_2257_7_1\" for hierarchy \"ly_2257_7_3:play\|ly_2257_7_1:l2\"" {  } { { "ly_2257_7_3.v" "l2" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638875827163 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 ly_2257_7_1.v(26) " "Verilog HDL assignment warning at ly_2257_7_1.v(26): truncated value with size 32 to match size of target (20)" {  } { { "ly_2257_7_1.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_1.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638875827165 "|ly_2257_7|ly_2257_7_3:play|ly_2257_7_1:l2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ly_2257_7_1 ly_2257_7_3:play\|ly_2257_7_1:l3 " "Elaborating entity \"ly_2257_7_1\" for hierarchy \"ly_2257_7_3:play\|ly_2257_7_1:l3\"" {  } { { "ly_2257_7_3.v" "l3" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638875827167 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 ly_2257_7_1.v(26) " "Verilog HDL assignment warning at ly_2257_7_1.v(26): truncated value with size 32 to match size of target (20)" {  } { { "ly_2257_7_1.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_1.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638875827170 "|ly_2257_7|ly_2257_7_3:play|ly_2257_7_1:l3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ly_2257_7_1 ly_2257_7_3:play\|ly_2257_7_1:l4 " "Elaborating entity \"ly_2257_7_1\" for hierarchy \"ly_2257_7_3:play\|ly_2257_7_1:l4\"" {  } { { "ly_2257_7_3.v" "l4" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638875827171 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 ly_2257_7_1.v(26) " "Verilog HDL assignment warning at ly_2257_7_1.v(26): truncated value with size 32 to match size of target (20)" {  } { { "ly_2257_7_1.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_1.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638875827174 "|ly_2257_7|ly_2257_7_3:play|ly_2257_7_1:l4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ly_2257_7_1 ly_2257_7_3:play\|ly_2257_7_1:l5 " "Elaborating entity \"ly_2257_7_1\" for hierarchy \"ly_2257_7_3:play\|ly_2257_7_1:l5\"" {  } { { "ly_2257_7_3.v" "l5" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638875827177 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 ly_2257_7_1.v(26) " "Verilog HDL assignment warning at ly_2257_7_1.v(26): truncated value with size 32 to match size of target (20)" {  } { { "ly_2257_7_1.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_1.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638875827180 "|ly_2257_7|ly_2257_7_3:play|ly_2257_7_1:l5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ly_2257_7_1 ly_2257_7_3:play\|ly_2257_7_1:l6 " "Elaborating entity \"ly_2257_7_1\" for hierarchy \"ly_2257_7_3:play\|ly_2257_7_1:l6\"" {  } { { "ly_2257_7_3.v" "l6" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638875827182 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 ly_2257_7_1.v(26) " "Verilog HDL assignment warning at ly_2257_7_1.v(26): truncated value with size 32 to match size of target (20)" {  } { { "ly_2257_7_1.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_1.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638875827185 "|ly_2257_7|ly_2257_7_3:play|ly_2257_7_1:l6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ly_2257_7_1 ly_2257_7_3:play\|ly_2257_7_1:l7 " "Elaborating entity \"ly_2257_7_1\" for hierarchy \"ly_2257_7_3:play\|ly_2257_7_1:l7\"" {  } { { "ly_2257_7_3.v" "l7" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638875827186 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 ly_2257_7_1.v(26) " "Verilog HDL assignment warning at ly_2257_7_1.v(26): truncated value with size 32 to match size of target (20)" {  } { { "ly_2257_7_1.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_1.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638875827189 "|ly_2257_7|ly_2257_7_3:play|ly_2257_7_1:l7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ly_2257_7_1 ly_2257_7_3:play\|ly_2257_7_1:m1 " "Elaborating entity \"ly_2257_7_1\" for hierarchy \"ly_2257_7_3:play\|ly_2257_7_1:m1\"" {  } { { "ly_2257_7_3.v" "m1" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638875827191 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 ly_2257_7_1.v(26) " "Verilog HDL assignment warning at ly_2257_7_1.v(26): truncated value with size 32 to match size of target (20)" {  } { { "ly_2257_7_1.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_1.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638875827194 "|ly_2257_7|ly_2257_7_3:play|ly_2257_7_1:m1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ly_2257_7_1 ly_2257_7_3:play\|ly_2257_7_1:m2 " "Elaborating entity \"ly_2257_7_1\" for hierarchy \"ly_2257_7_3:play\|ly_2257_7_1:m2\"" {  } { { "ly_2257_7_3.v" "m2" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638875827195 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 ly_2257_7_1.v(26) " "Verilog HDL assignment warning at ly_2257_7_1.v(26): truncated value with size 32 to match size of target (20)" {  } { { "ly_2257_7_1.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_1.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638875827197 "|ly_2257_7|ly_2257_7_3:play|ly_2257_7_1:m2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ly_2257_7_1 ly_2257_7_3:play\|ly_2257_7_1:m3 " "Elaborating entity \"ly_2257_7_1\" for hierarchy \"ly_2257_7_3:play\|ly_2257_7_1:m3\"" {  } { { "ly_2257_7_3.v" "m3" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638875827199 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 ly_2257_7_1.v(26) " "Verilog HDL assignment warning at ly_2257_7_1.v(26): truncated value with size 32 to match size of target (20)" {  } { { "ly_2257_7_1.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_1.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638875827202 "|ly_2257_7|ly_2257_7_3:play|ly_2257_7_1:m3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ly_2257_7_1 ly_2257_7_3:play\|ly_2257_7_1:m4 " "Elaborating entity \"ly_2257_7_1\" for hierarchy \"ly_2257_7_3:play\|ly_2257_7_1:m4\"" {  } { { "ly_2257_7_3.v" "m4" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638875827203 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 ly_2257_7_1.v(26) " "Verilog HDL assignment warning at ly_2257_7_1.v(26): truncated value with size 32 to match size of target (20)" {  } { { "ly_2257_7_1.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_1.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638875827206 "|ly_2257_7|ly_2257_7_3:play|ly_2257_7_1:m4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ly_2257_7_1 ly_2257_7_3:play\|ly_2257_7_1:m5 " "Elaborating entity \"ly_2257_7_1\" for hierarchy \"ly_2257_7_3:play\|ly_2257_7_1:m5\"" {  } { { "ly_2257_7_3.v" "m5" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638875827209 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 ly_2257_7_1.v(26) " "Verilog HDL assignment warning at ly_2257_7_1.v(26): truncated value with size 32 to match size of target (20)" {  } { { "ly_2257_7_1.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_1.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638875827212 "|ly_2257_7|ly_2257_7_3:play|ly_2257_7_1:m5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ly_2257_7_1 ly_2257_7_3:play\|ly_2257_7_1:m6 " "Elaborating entity \"ly_2257_7_1\" for hierarchy \"ly_2257_7_3:play\|ly_2257_7_1:m6\"" {  } { { "ly_2257_7_3.v" "m6" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638875827214 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 ly_2257_7_1.v(26) " "Verilog HDL assignment warning at ly_2257_7_1.v(26): truncated value with size 32 to match size of target (20)" {  } { { "ly_2257_7_1.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_1.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638875827218 "|ly_2257_7|ly_2257_7_3:play|ly_2257_7_1:m6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ly_2257_7_1 ly_2257_7_3:play\|ly_2257_7_1:m7 " "Elaborating entity \"ly_2257_7_1\" for hierarchy \"ly_2257_7_3:play\|ly_2257_7_1:m7\"" {  } { { "ly_2257_7_3.v" "m7" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638875827219 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 ly_2257_7_1.v(26) " "Verilog HDL assignment warning at ly_2257_7_1.v(26): truncated value with size 32 to match size of target (20)" {  } { { "ly_2257_7_1.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_1.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638875827223 "|ly_2257_7|ly_2257_7_3:play|ly_2257_7_1:m7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ly_2257_7_1 ly_2257_7_3:play\|ly_2257_7_1:d4 " "Elaborating entity \"ly_2257_7_1\" for hierarchy \"ly_2257_7_3:play\|ly_2257_7_1:d4\"" {  } { { "ly_2257_7_3.v" "d4" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638875827224 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 ly_2257_7_1.v(26) " "Verilog HDL assignment warning at ly_2257_7_1.v(26): truncated value with size 32 to match size of target (20)" {  } { { "ly_2257_7_1.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_1.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638875827227 "|ly_2257_7|ly_2257_7_3:play|ly_2257_7_1:d4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ly_2257_7_2 ly_2257_7_3:play\|ly_2257_7_2:show " "Elaborating entity \"ly_2257_7_2\" for hierarchy \"ly_2257_7_3:play\|ly_2257_7_2:show\"" {  } { { "ly_2257_7_3.v" "show" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638875827229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ly_2257_7_3:play\|clk_out " "Latch ly_2257_7_3:play\|clk_out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ly_2257_7_3:play\|tone\[13\] " "Ports D and ENA on the latch are fed by the same signal ly_2257_7_3:play\|tone\[13\]" {  } { { "ly_2257_7_3.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 73 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638875828958 ""}  } { { "ly_2257_7_3.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638875828958 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1638875829647 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1638875831672 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638875831672 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "578 " "Implemented 578 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1638875831870 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1638875831870 ""} { "Info" "ICUT_CUT_TM_LCELLS" "537 " "Implemented 537 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1638875831870 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1638875831870 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638875831909 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 07 19:17:11 2021 " "Processing ended: Tue Dec 07 19:17:11 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638875831909 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638875831909 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:11 " "Total CPU time (on all processors): 00:01:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638875831909 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638875831909 ""}
