
*** Running vivado
    with args -log PIPELINING.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source PIPELINING.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sun Jun 22 14:13:01 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source PIPELINING.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 619.961 ; gain = 191.000
Command: read_checkpoint -auto_incremental -incremental C:/Users/neko0/kensyu/pipeline/pipeline.srcs/utils_1/imports/synth_1/PIPELINING.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/neko0/kensyu/pipeline/pipeline.srcs/utils_1/imports/synth_1/PIPELINING.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top PIPELINING -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24848
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1293.641 ; gain = 469.043
---------------------------------------------------------------------------------
WARNING: [Synth 8-11121] redeclaration of ANSI port 'pc_out' is not allowed [C:/Users/neko0/kensyu/pipeline/pipeline.srcs/sources_1/new/PIPELINING.v:28]
INFO: [Synth 8-6157] synthesizing module 'PIPELINING' [C:/Users/neko0/kensyu/pipeline/pipeline.srcs/sources_1/new/PIPELINING.v:23]
INFO: [Synth 8-6157] synthesizing module 'MUX' [C:/Users/neko0/kensyu/single_line_processor/single_line_processor.srcs/sources_1/new/MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MUX' (0#1) [C:/Users/neko0/kensyu/single_line_processor/single_line_processor.srcs/sources_1/new/MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC_CTRL' [C:/Users/neko0/kensyu/single_line_processor/single_line_processor.srcs/sources_1/new/PC_CTRL.v:53]
INFO: [Synth 8-6155] done synthesizing module 'PC_CTRL' (0#1) [C:/Users/neko0/kensyu/single_line_processor/single_line_processor.srcs/sources_1/new/PC_CTRL.v:53]
INFO: [Synth 8-6157] synthesizing module 'FA32' [C:/Users/neko0/kensyu/single_line_processor/single_line_processor.srcs/sources_1/new/FA32.v:23]
INFO: [Synth 8-6157] synthesizing module 'FA' [C:/Users/neko0/kensyu/minipro/minipro.srcs/sources_1/new/FA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FA' (0#1) [C:/Users/neko0/kensyu/minipro/minipro.srcs/sources_1/new/FA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FA32' (0#1) [C:/Users/neko0/kensyu/single_line_processor/single_line_processor.srcs/sources_1/new/FA32.v:23]
INFO: [Synth 8-6157] synthesizing module 'INST_MEM' [C:/Users/neko0/kensyu/single_line_processor/single_line_processor.srcs/sources_1/new/INST_MEM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'INST_MEM' (0#1) [C:/Users/neko0/kensyu/single_line_processor/single_line_processor.srcs/sources_1/new/INST_MEM.v:23]
INFO: [Synth 8-6157] synthesizing module 'IF_ID_REGISTER' [C:/Users/neko0/kensyu/pipeline/pipeline.srcs/sources_1/new/IF_ID_REGISTER.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID_REGISTER' (0#1) [C:/Users/neko0/kensyu/pipeline/pipeline.srcs/sources_1/new/IF_ID_REGISTER.v:23]
INFO: [Synth 8-6157] synthesizing module 'REGISTER' [C:/Users/neko0/kensyu/single_line_processor/single_line_processor.srcs/sources_1/new/REGISTER.v:23]
INFO: [Synth 8-6155] done synthesizing module 'REGISTER' (0#1) [C:/Users/neko0/kensyu/single_line_processor/single_line_processor.srcs/sources_1/new/REGISTER.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXPANDER' [C:/Users/neko0/kensyu/single_line_processor/single_line_processor.srcs/sources_1/new/EXPANDER.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXPANDER' (0#1) [C:/Users/neko0/kensyu/single_line_processor/single_line_processor.srcs/sources_1/new/EXPANDER.v:23]
INFO: [Synth 8-6157] synthesizing module 'CTRL' [C:/Users/neko0/kensyu/single_line_processor/single_line_processor.srcs/sources_1/new/CTRL.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CTRL' (0#1) [C:/Users/neko0/kensyu/single_line_processor/single_line_processor.srcs/sources_1/new/CTRL.v:23]
INFO: [Synth 8-6157] synthesizing module 'HAZARD_DETECTOR' [C:/Users/neko0/kensyu/pipeline/pipeline.srcs/sources_1/new/HAZARD_DETECTOR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'HAZARD_DETECTOR' (0#1) [C:/Users/neko0/kensyu/pipeline/pipeline.srcs/sources_1/new/HAZARD_DETECTOR.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_EX_REGISTER' [C:/Users/neko0/kensyu/pipeline/pipeline.srcs/sources_1/new/ID_EX_REGISTER.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_EX_REGISTER' (0#1) [C:/Users/neko0/kensyu/pipeline/pipeline.srcs/sources_1/new/ID_EX_REGISTER.v:23]
INFO: [Synth 8-6157] synthesizing module 'SHIFT_2LEFT_26' [C:/Users/neko0/kensyu/single_line_processor/single_line_processor.srcs/sources_1/new/SHIFT_2LEFT_26.v:22]
INFO: [Synth 8-6155] done synthesizing module 'SHIFT_2LEFT_26' (0#1) [C:/Users/neko0/kensyu/single_line_processor/single_line_processor.srcs/sources_1/new/SHIFT_2LEFT_26.v:22]
INFO: [Synth 8-6157] synthesizing module 'SHIFT_2LEFT' [C:/Users/neko0/kensyu/single_line_processor/single_line_processor.srcs/sources_1/new/SHIFT_2LEFT.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SHIFT_2LEFT' (0#1) [C:/Users/neko0/kensyu/single_line_processor/single_line_processor.srcs/sources_1/new/SHIFT_2LEFT.v:23]
INFO: [Synth 8-6157] synthesizing module 'MUX_2BIT' [C:/Users/neko0/kensyu/pipeline/pipeline.srcs/sources_1/new/MUX_2BIT.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MUX_2BIT' (0#1) [C:/Users/neko0/kensyu/pipeline/pipeline.srcs/sources_1/new/MUX_2BIT.v:23]
WARNING: [Synth 8-689] width (5) of port connection 'a' does not match port width (32) of module 'MUX' [C:/Users/neko0/kensyu/pipeline/pipeline.srcs/sources_1/new/PIPELINING.v:170]
WARNING: [Synth 8-689] width (5) of port connection 'b' does not match port width (32) of module 'MUX' [C:/Users/neko0/kensyu/pipeline/pipeline.srcs/sources_1/new/PIPELINING.v:171]
INFO: [Synth 8-6157] synthesizing module 'ALU_CTRL' [C:/Users/neko0/kensyu/single_line_processor/single_line_processor.srcs/sources_1/new/ALU_CTRL.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU_CTRL' (0#1) [C:/Users/neko0/kensyu/single_line_processor/single_line_processor.srcs/sources_1/new/ALU_CTRL.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU_32' [C:/Users/neko0/kensyu/single_line_processor/single_line_processor.srcs/sources_1/new/ALU_32.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU_BOTTOM' [C:/Users/neko0/kensyu/single_line_processor/single_line_processor.srcs/sources_1/new/ALU_BOTTOM.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/neko0/kensyu/single_line_processor/single_line_processor.srcs/sources_1/new/ALU_BOTTOM.v:34]
INFO: [Synth 8-6155] done synthesizing module 'ALU_BOTTOM' (0#1) [C:/Users/neko0/kensyu/single_line_processor/single_line_processor.srcs/sources_1/new/ALU_BOTTOM.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/neko0/kensyu/single_line_processor/single_line_processor.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/neko0/kensyu/single_line_processor/single_line_processor.srcs/sources_1/new/ALU.v:34]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/neko0/kensyu/single_line_processor/single_line_processor.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU_TOP' [C:/Users/neko0/kensyu/single_line_processor/single_line_processor.srcs/sources_1/new/ALU_TOP.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/neko0/kensyu/single_line_processor/single_line_processor.srcs/sources_1/new/ALU_TOP.v:34]
INFO: [Synth 8-6155] done synthesizing module 'ALU_TOP' (0#1) [C:/Users/neko0/kensyu/single_line_processor/single_line_processor.srcs/sources_1/new/ALU_TOP.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU_32' (0#1) [C:/Users/neko0/kensyu/single_line_processor/single_line_processor.srcs/sources_1/new/ALU_32.v:23]
INFO: [Synth 8-6157] synthesizing module 'FORWARDING_UNIT' [C:/Users/neko0/kensyu/pipeline/pipeline.srcs/sources_1/new/FORWARDING_UNIT.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FORWARDING_UNIT' (0#1) [C:/Users/neko0/kensyu/pipeline/pipeline.srcs/sources_1/new/FORWARDING_UNIT.v:23]
INFO: [Synth 8-6157] synthesizing module 'EX_MEM_REGISTER' [C:/Users/neko0/kensyu/pipeline/pipeline.srcs/sources_1/new/EX_MEM_REGISTER.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EX_MEM_REGISTER' (0#1) [C:/Users/neko0/kensyu/pipeline/pipeline.srcs/sources_1/new/EX_MEM_REGISTER.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'write_reg_in' does not match port width (5) of module 'EX_MEM_REGISTER' [C:/Users/neko0/kensyu/pipeline/pipeline.srcs/sources_1/new/PIPELINING.v:216]
INFO: [Synth 8-6157] synthesizing module 'DATA_MEMORY' [C:/Users/neko0/kensyu/single_line_processor/single_line_processor.srcs/sources_1/new/DATA_MEMORY.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DATA_MEMORY' (0#1) [C:/Users/neko0/kensyu/single_line_processor/single_line_processor.srcs/sources_1/new/DATA_MEMORY.v:23]
INFO: [Synth 8-6157] synthesizing module 'MEM_WB_REGISTER' [C:/Users/neko0/kensyu/pipeline/pipeline.srcs/sources_1/new/MEM_WB_REGISTER.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEM_WB_REGISTER' (0#1) [C:/Users/neko0/kensyu/pipeline/pipeline.srcs/sources_1/new/MEM_WB_REGISTER.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PIPELINING' (0#1) [C:/Users/neko0/kensyu/pipeline/pipeline.srcs/sources_1/new/PIPELINING.v:23]
WARNING: [Synth 8-7137] Register registers_reg[2] in module DATA_MEMORY has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/neko0/kensyu/single_line_processor/single_line_processor.srcs/sources_1/new/DATA_MEMORY.v:41]
WARNING: [Synth 8-7137] Register registers_reg[1] in module DATA_MEMORY has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/neko0/kensyu/single_line_processor/single_line_processor.srcs/sources_1/new/DATA_MEMORY.v:41]
WARNING: [Synth 8-7137] Register registers_reg[0] in module DATA_MEMORY has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/neko0/kensyu/single_line_processor/single_line_processor.srcs/sources_1/new/DATA_MEMORY.v:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1411.027 ; gain = 586.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1411.027 ; gain = 586.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1411.027 ; gain = 586.430
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1411.027 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/neko0/kensyu/pipeline/pipeline.srcs/constrs_1/new/pipline_constraint.xdc]
Finished Parsing XDC File [C:/Users/neko0/kensyu/pipeline/pipeline.srcs/constrs_1/new/pipline_constraint.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1506.461 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1506.461 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1506.461 ; gain = 681.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1506.461 ; gain = 681.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1506.461 ; gain = 681.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1506.461 ; gain = 681.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 3     
+---XORs : 
	   3 Input      1 Bit         XORs := 65    
	   2 Input      1 Bit         XORs := 94    
+---Registers : 
	               32 Bit    Registers := 78    
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 18    
	   4 Input   32 Bit        Muxes := 2     
	 257 Input    8 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 100   
	   6 Input    1 Bit        Muxes := 40    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port r_address[31] in module INST_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port r_address[30] in module INST_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port r_address[29] in module INST_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port r_address[28] in module INST_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port r_address[27] in module INST_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port r_address[26] in module INST_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port r_address[25] in module INST_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port r_address[24] in module INST_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port r_address[23] in module INST_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port r_address[22] in module INST_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port r_address[21] in module INST_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port r_address[20] in module INST_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port r_address[19] in module INST_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port r_address[18] in module INST_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port r_address[17] in module INST_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port r_address[16] in module INST_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port r_address[15] in module INST_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port r_address[14] in module INST_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port r_address[13] in module INST_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port r_address[12] in module INST_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port r_address[11] in module INST_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port r_address[10] in module INST_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port r_address[9] in module INST_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port r_address[8] in module INST_MEM is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1552.930 ; gain = 728.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1617.367 ; gain = 792.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1676.141 ; gain = 851.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1705.273 ; gain = 880.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1855.453 ; gain = 1030.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1855.453 ; gain = 1030.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1855.453 ; gain = 1030.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1855.453 ; gain = 1030.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1855.453 ; gain = 1030.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1855.453 ; gain = 1030.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     1|
|3     |LUT2  |    22|
|4     |LUT3  |   153|
|5     |LUT4  |    44|
|6     |LUT5  |   245|
|7     |LUT6  |  1013|
|8     |MUXF7 |   384|
|9     |MUXF8 |   160|
|10    |FDCE  |  2440|
|11    |FDPE  |     2|
|12    |FDRE  |     2|
|13    |IBUF  |     2|
|14    |OBUF  |    32|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1855.453 ; gain = 1030.855
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 25 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 1855.453 ; gain = 935.422
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1855.453 ; gain = 1030.855
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1864.668 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 544 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1868.301 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 373538b9
INFO: [Common 17-83] Releasing license: Synthesis
71 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 1868.301 ; gain = 1242.914
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1868.301 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/neko0/kensyu/pipeline/pipeline.runs/synth_1/PIPELINING.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file PIPELINING_utilization_synth.rpt -pb PIPELINING_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jun 22 14:13:48 2025...
