Source Block: miaow/src/verilog/rtl/lsu/lsu.v@247:254@HdlStmAssign
);

assign rfa_dest_wr_req = (|sgpr_dest_wr_en) | vgpr_dest_wr_en;

// Something of a hack, at this point it's not actually needed
assign mem_wr_mask = vgpr_dest_wr_mask;

endmodule

Diff Content:
+ 252 assign tracemon_idle = issue_ready;

Clone Blocks:
