{"files":[{"patch":"@@ -216,1 +216,1 @@\n-    load_word_misaligned(index, Address(xbcp, bcp_offset), tmp, false);\n+    load_int_misaligned(index, Address(xbcp, bcp_offset), tmp, false);\n","filename":"src\/hotspot\/cpu\/riscv\/interp_masm_riscv.cpp","additions":1,"deletions":1,"binary":false,"changes":2,"status":"modified"},{"patch":"@@ -1692,1 +1692,1 @@\n-void MacroAssembler::load_word_misaligned(Register dst, Address src, Register tmp, bool is_signed) {\n+void MacroAssembler::load_int_misaligned(Register dst, Address src, Register tmp, bool is_signed) {\n@@ -1694,0 +1694,1 @@\n+    assert_different_registers(dst, tmp);\n","filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp","additions":2,"deletions":1,"binary":false,"changes":3,"status":"modified"},{"patch":"@@ -434,1 +434,1 @@\n-  void load_word_misaligned(Register dst, Address src, Register tmp, bool is_signed);\n+  void load_int_misaligned(Register dst, Address src, Register tmp, bool is_signed);\n","filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp","additions":1,"deletions":1,"binary":false,"changes":2,"status":"modified"}]}