Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,47
design__inferred_latch__count,0
design__instance__count,28084
design__instance__area,167308
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,794
design__max_cap_violation__count__corner:nom_tt_025C_1v80,2
power__internal__total,0.0011100547853857279
power__switching__total,0.0004435893497429788
power__leakage__total,1.8945529234315472e-07
power__total,0.00155383360106498
clock__skew__worst_hold__corner:nom_tt_025C_1v80,1.045832
clock__skew__worst_setup__corner:nom_tt_025C_1v80,1.045832
timing__hold__ws__corner:nom_tt_025C_1v80,0.274819
timing__setup__ws__corner:nom_tt_025C_1v80,56.873005
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0.0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.274819
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,82.970474
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,805
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,794
design__max_cap_violation__count__corner:nom_ss_100C_1v60,2
clock__skew__worst_hold__corner:nom_ss_100C_1v60,1.943637
clock__skew__worst_setup__corner:nom_ss_100C_1v60,1.943637
timing__hold__ws__corner:nom_ss_100C_1v60,0.84672
timing__setup__ws__corner:nom_ss_100C_1v60,53.574825
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0.0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.84672
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,65.978539
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,794
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,2
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,0.693622
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.693622
timing__hold__ws__corner:nom_ff_n40C_1v95,0.076219
timing__setup__ws__corner:nom_ff_n40C_1v95,57.98576
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0.0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.076219
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,89.558304
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,870
design__max_fanout_violation__count,794
design__max_cap_violation__count,7
clock__skew__worst_hold,1.996328
clock__skew__worst_setup,0.671453
timing__hold__ws,0.075666
timing__setup__ws,53.50478
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0.0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.075666
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,65.490639
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 800.0 600.0
design__core__bbox,5.52 10.88 794.42 587.52
flow__warnings__count,1
flow__errors__count,0
design__io,713
design__die__area,480000
design__core__area,454911
design__instance__count__stdcell,28084
design__instance__area__stdcell,167308
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.367782
design__instance__utilization__stdcell,0.367782
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
floorplan__design__io,711
design__io__hpwl,100335750
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,471044
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,1539
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
route__net,13851
route__net__special,2
route__drc_errors__iter:1,12235
route__wirelength__iter:1,597958
route__drc_errors__iter:2,5014
route__wirelength__iter:2,592781
route__drc_errors__iter:3,4293
route__wirelength__iter:3,590916
route__drc_errors__iter:4,729
route__wirelength__iter:4,590194
route__drc_errors__iter:5,44
route__wirelength__iter:5,590169
route__drc_errors__iter:6,10
route__wirelength__iter:6,590153
route__drc_errors__iter:7,1
route__wirelength__iter:7,590164
route__drc_errors__iter:8,0
route__wirelength__iter:8,590165
route__drc_errors,0
route__wirelength,590165
route__vias,114171
route__vias__singlecut,114171
route__vias__multicut,0
design__disconnected_pin__count,325
design__critical_disconnected_pin__count,0
route__wirelength__max,938.55
timing__unannotated_net__count__corner:nom_tt_025C_1v80,522
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,522
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,522
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,794
design__max_cap_violation__count__corner:min_tt_025C_1v80,1
clock__skew__worst_hold__corner:min_tt_025C_1v80,1.012282
clock__skew__worst_setup__corner:min_tt_025C_1v80,1.012282
timing__hold__ws__corner:min_tt_025C_1v80,0.276451
timing__setup__ws__corner:min_tt_025C_1v80,56.91967
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0.0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.276451
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,83.303253
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,522
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,676
design__max_fanout_violation__count__corner:min_ss_100C_1v60,794
design__max_cap_violation__count__corner:min_ss_100C_1v60,1
clock__skew__worst_hold__corner:min_ss_100C_1v60,1.886034
clock__skew__worst_setup__corner:min_ss_100C_1v60,1.886034
timing__hold__ws__corner:min_ss_100C_1v60,0.848051
timing__setup__ws__corner:min_ss_100C_1v60,53.654369
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0.0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.848051
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,66.542908
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,522
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,794
design__max_cap_violation__count__corner:min_ff_n40C_1v95,1
clock__skew__worst_hold__corner:min_ff_n40C_1v95,0.671453
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.671453
timing__hold__ws__corner:min_ff_n40C_1v95,0.077225
timing__setup__ws__corner:min_ff_n40C_1v95,58.0187
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0.0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.077225
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,89.773514
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,522
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,9
design__max_fanout_violation__count__corner:max_tt_025C_1v80,794
design__max_cap_violation__count__corner:max_tt_025C_1v80,7
clock__skew__worst_hold__corner:max_tt_025C_1v80,1.077662
clock__skew__worst_setup__corner:max_tt_025C_1v80,1.077662
timing__hold__ws__corner:max_tt_025C_1v80,0.274457
timing__setup__ws__corner:max_tt_025C_1v80,56.832458
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0.0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.274457
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,82.690315
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,522
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,870
design__max_fanout_violation__count__corner:max_ss_100C_1v60,794
design__max_cap_violation__count__corner:max_ss_100C_1v60,7
clock__skew__worst_hold__corner:max_ss_100C_1v60,1.996328
clock__skew__worst_setup__corner:max_ss_100C_1v60,1.996328
timing__hold__ws__corner:max_ss_100C_1v60,0.847975
timing__setup__ws__corner:max_ss_100C_1v60,53.50478
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0.0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.847975
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,65.490639
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,522
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,794
design__max_cap_violation__count__corner:max_ff_n40C_1v95,7
clock__skew__worst_hold__corner:max_ff_n40C_1v95,0.715277
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.715277
timing__hold__ws__corner:max_ff_n40C_1v95,0.075666
timing__setup__ws__corner:max_ff_n40C_1v95,57.955769
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0.0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.075666
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,89.372337
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,522
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,522
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79995
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.0000519941
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000569462
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.00000721728
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000569462
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00000692999999999999971816815047542803540636668913066387176513671875
ir__drop__worst,0.0000519999999999999967998688676917851125836023129522800445556640625
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
