
---------- Begin Simulation Statistics ----------
final_tick                               15740521291431                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  98622                       # Simulator instruction rate (inst/s)
host_mem_usage                               17618620                       # Number of bytes of host memory used
host_op_rate                                   162812                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10138.49                       # Real time elapsed on the host
host_tick_rate                                8804480                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   999880322                       # Number of instructions simulated
sim_ops                                    1650670486                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.089264                       # Number of seconds simulated
sim_ticks                                 89264173473                       # Number of ticks simulated
system.cpu0.Branches                                1                       # Number of branches fetched
system.cpu0.committedInsts                         16                       # Number of instructions committed
system.cpu0.committedOps                           22                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      2574443                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops         6229                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      5018819                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops         6229                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              30                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        30                       # Number of busy cycles
system.cpu0.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    13                       # Number of float alu accesses
system.cpu0.num_fp_insts                           13                       # number of float instructions
system.cpu0.num_fp_register_reads                  23                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                 12                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   14                       # Number of integer alu accesses
system.cpu0.num_int_insts                          14                       # number of integer instructions
system.cpu0.num_int_register_reads                 31                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 8                       # number of times the integer registers were written
system.cpu0.num_load_insts                          6                       # Number of load instructions
system.cpu0.num_mem_refs                            7                       # number of memory refs
system.cpu0.num_store_insts                         1                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        9     40.91%     40.91% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  4     18.18%     59.09% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     59.09% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     59.09% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     59.09% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     59.09% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     59.09% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 2      9.09%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::MemRead                       2      9.09%     77.27% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     77.27% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  4     18.18%     95.45% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 1      4.55%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        22                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                1                       # Number of branches fetched
system.cpu1.committedInsts                         16                       # Number of instructions committed
system.cpu1.committedOps                           22                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      2574573                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops         6174                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      5019044                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops         6174                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    13                       # Number of float alu accesses
system.cpu1.num_fp_insts                           13                       # number of float instructions
system.cpu1.num_fp_register_reads                  23                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                 12                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   14                       # Number of integer alu accesses
system.cpu1.num_int_insts                          14                       # number of integer instructions
system.cpu1.num_int_register_reads                 31                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 8                       # number of times the integer registers were written
system.cpu1.num_load_insts                          6                       # Number of load instructions
system.cpu1.num_mem_refs                            7                       # number of memory refs
system.cpu1.num_store_insts                         1                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        9     40.91%     40.91% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  4     18.18%     59.09% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     59.09% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     59.09% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     59.09% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     59.09% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     59.09% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 2      9.09%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     68.18% # Class of executed instruction
system.cpu1.op_class::MemRead                       2      9.09%     77.27% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%     77.27% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  4     18.18%     95.45% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 1      4.55%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        22                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                1                       # Number of branches fetched
system.cpu2.committedInsts                         16                       # Number of instructions committed
system.cpu2.committedOps                           22                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      2573894                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops         5773                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      5018525                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops         5773                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              30                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        30                       # Number of busy cycles
system.cpu2.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    13                       # Number of float alu accesses
system.cpu2.num_fp_insts                           13                       # number of float instructions
system.cpu2.num_fp_register_reads                  23                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                 12                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   14                       # Number of integer alu accesses
system.cpu2.num_int_insts                          14                       # number of integer instructions
system.cpu2.num_int_register_reads                 31                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 8                       # number of times the integer registers were written
system.cpu2.num_load_insts                          6                       # Number of load instructions
system.cpu2.num_mem_refs                            7                       # number of memory refs
system.cpu2.num_store_insts                         1                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        9     40.91%     40.91% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     40.91% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     40.91% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     40.91% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     40.91% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     40.91% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     40.91% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     40.91% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     40.91% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     40.91% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     40.91% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     40.91% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     40.91% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     40.91% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     40.91% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     40.91% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     40.91% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     40.91% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     40.91% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     40.91% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     40.91% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     40.91% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     40.91% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  4     18.18%     59.09% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     59.09% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     59.09% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     59.09% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     59.09% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     59.09% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 2      9.09%     68.18% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     68.18% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     68.18% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     68.18% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     68.18% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     68.18% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     68.18% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     68.18% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     68.18% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     68.18% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     68.18% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     68.18% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     68.18% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     68.18% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     68.18% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     68.18% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     68.18% # Class of executed instruction
system.cpu2.op_class::MemRead                       2      9.09%     77.27% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  4     18.18%     95.45% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 1      4.55%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        22                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                1                       # Number of branches fetched
system.cpu3.committedInsts                         16                       # Number of instructions committed
system.cpu3.committedOps                           22                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests      2573831                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops         5762                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests      5018390                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops         5762                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    13                       # Number of float alu accesses
system.cpu3.num_fp_insts                           13                       # number of float instructions
system.cpu3.num_fp_register_reads                  23                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                 12                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   14                       # Number of integer alu accesses
system.cpu3.num_int_insts                          14                       # number of integer instructions
system.cpu3.num_int_register_reads                 31                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 8                       # number of times the integer registers were written
system.cpu3.num_load_insts                          6                       # Number of load instructions
system.cpu3.num_mem_refs                            7                       # number of memory refs
system.cpu3.num_store_insts                         1                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                        9     40.91%     40.91% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  4     18.18%     59.09% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     59.09% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     59.09% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     59.09% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     59.09% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     59.09% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 2      9.09%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::MemRead                       2      9.09%     77.27% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  4     18.18%     95.45% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 1      4.55%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        22                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      7482427                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            5                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests       15034654                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                5                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4723318                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9518101                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        130683141                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes        97911712                       # number of cc regfile writes
system.switch_cpus0.committedInsts          249940184                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            412617736                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      1.072499                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.072499                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        301953953                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes       159530405                       # number of floating regfile writes
system.switch_cpus0.idleCycles                  93241                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts        18999                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        28469294                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            1.540771                       # Inst execution rate
system.switch_cpus0.iew.exec_refs            96896760                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          27531872                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       52349884                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     69409135                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts          530                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     27588314                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    413326874                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     69364888                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        56241                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    413019881                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents        149071                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents     23760723                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles         20781                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles     24027888                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents         2240                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect         6323                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect        12676                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        507855600                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            412977141                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.602665                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        306066907                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              1.540611                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             412996038                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       405383695                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      190870930                       # number of integer regfile writes
system.switch_cpus0.ipc                      0.932402                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.932402                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass        11925      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    221743054     53.68%     53.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        17878      0.00%     53.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     53.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd     12493251      3.02%     56.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     56.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     56.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     56.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     56.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     56.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     56.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     56.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     56.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     56.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu      8954958      2.17%     58.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     58.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     58.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc      5330313      1.29%     60.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     60.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     60.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     60.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     60.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     60.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     30056526      7.28%     67.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp       376832      0.09%     67.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt      6592363      1.60%     69.13% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv      3033975      0.73%     69.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     27030630      6.54%     76.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt       505976      0.12%     76.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     76.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     76.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     76.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     26771300      6.48%     83.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     13497525      3.27%     86.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     42611829     10.32%     96.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite     14047791      3.40%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     413076126                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      187446440                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    372981229                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses    185487047                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    185941738                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt            6576190                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.015920                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        2871553     43.67%     43.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     43.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     43.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd          484      0.01%     43.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     43.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     43.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     43.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     43.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     43.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     43.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     43.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     43.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     43.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu        117114      1.78%     45.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     45.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     45.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     45.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     45.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     45.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     45.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     45.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     45.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     45.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd       162883      2.48%     47.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     47.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     47.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt          519      0.01%     47.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv        19384      0.29%     48.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     48.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult       237924      3.62%     51.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     51.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt          624      0.01%     51.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     51.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     51.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     51.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     51.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     51.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     51.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     51.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     51.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     51.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     51.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     51.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     51.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     51.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     51.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       1293918     19.68%     71.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       547547      8.33%     79.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead      1033453     15.72%     95.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite       290787      4.42%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     232193951                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    727729728                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    227490094                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    228096403                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         413326865                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        413076126                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded            9                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined       709050                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued        15210                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined      1102641                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    267967309                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.541517                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.691409                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    189804376     70.83%     70.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      5942441      2.22%     73.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      6019506      2.25%     75.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6442977      2.40%     77.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      9591905      3.58%     81.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     10774321      4.02%     85.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     10020442      3.74%     89.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     11566863      4.32%     93.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     17804478      6.64%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    267967309                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  1.540981                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      1682537                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1401109                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     69409135                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     27588314                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      170927142                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles               268060550                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                    371                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        130683350                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes        97911818                       # number of cc regfile writes
system.switch_cpus1.committedInsts          249940130                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            412617642                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      1.072499                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.072499                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        301953864                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes       159530389                       # number of floating regfile writes
system.switch_cpus1.idleCycles                 101213                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts        18983                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        28469323                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            1.540771                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            96896769                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          27531786                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       52295981                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     69409315                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts          535                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     27588287                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    413326955                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     69364983                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        56224                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    413019904                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        148403                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents     23481660                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles         20778                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles     23747597                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents         2243                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect         6307                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect        12676                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        507855948                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            412977125                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.602664                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        306066659                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              1.540611                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             412996076                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       405383825                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      190871012                       # number of integer regfile writes
system.switch_cpus1.ipc                      0.932402                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.932402                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass        11923      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    221743058     53.68%     53.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        17880      0.00%     53.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     53.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd     12493250      3.02%     56.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     56.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     56.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     56.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     56.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     56.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     56.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     56.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     56.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     56.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu      8954943      2.17%     58.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     58.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     58.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc      5330319      1.29%     60.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     60.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     60.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     60.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     60.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     60.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     30056498      7.28%     67.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp       376832      0.09%     67.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt      6592395      1.60%     69.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv      3033975      0.73%     69.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     27030653      6.54%     76.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt       505976      0.12%     76.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     76.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     76.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     76.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     26771408      6.48%     83.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     13497485      3.27%     86.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     42611828     10.32%     96.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite     14047713      3.40%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     413076136                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses      187447099                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    372981843                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses    185487000                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes    185941560                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            6574856                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.015917                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        2870509     43.66%     43.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     43.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     43.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd          484      0.01%     43.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     43.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     43.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     43.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     43.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     43.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     43.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     43.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     43.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     43.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu        117642      1.79%     45.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     45.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     45.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     45.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     45.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     45.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     45.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     45.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     45.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     45.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd       162842      2.48%     47.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     47.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     47.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt          549      0.01%     47.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv        19379      0.29%     48.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     48.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult       237703      3.62%     51.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     51.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt          707      0.01%     51.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     51.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     51.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     51.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     51.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     51.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     51.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     51.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     51.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     51.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     51.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     51.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     51.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     51.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     51.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       1293342     19.67%     71.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       547180      8.32%     79.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead      1032920     15.71%     95.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite       291599      4.44%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     232191970                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    727719871                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    227490125                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    228096855                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         413326946                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        413076136                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded            9                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined       709240                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued        15257                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined      1102552                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    267959337                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.541563                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.691434                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    189792995     70.83%     70.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      5945505      2.22%     73.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      6022809      2.25%     75.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6443080      2.40%     77.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      9587672      3.58%     81.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     10775639      4.02%     85.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     10020981      3.74%     89.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     11564244      4.32%     93.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     17806412      6.65%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    267959337                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  1.540981                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      1682172                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1401155                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     69409315                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     27588287                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      170927165                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles               268060550                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                    366                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        130715916                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes        97931433                       # number of cc regfile writes
system.switch_cpus2.committedInsts          249999943                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            412717462                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      1.072242                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.072242                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        302028345                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       159571230                       # number of floating regfile writes
system.switch_cpus2.idleCycles                 110430                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts        18970                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        28475660                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            1.541142                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            96921592                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          27538792                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       52125397                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     69427295                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts          501                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     27595384                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    413426340                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     69382800                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        56443                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    413119402                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents        148289                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents     23779942                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles         20763                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles     24044978                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents         2241                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect         6296                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect        12674                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        507948144                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            413076724                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.602681                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        306130701                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              1.540983                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             413095620                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       405480023                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      190914282                       # number of integer regfile writes
system.switch_cpus2.ipc                      0.932625                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.932625                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass        11957      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    221793507     53.68%     53.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        17905      0.00%     53.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     53.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd     12497613      3.02%     56.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     56.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     56.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     56.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     56.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     56.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     56.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     56.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     56.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     56.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu      8957081      2.17%     58.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     58.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     58.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc      5331505      1.29%     60.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     60.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     60.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     60.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     60.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     60.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     30064223      7.28%     67.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp       376832      0.09%     67.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt      6594482      1.60%     69.13% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv      3034043      0.73%     69.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     27037269      6.54%     76.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt       506044      0.12%     76.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     76.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     76.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     76.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     26778772      6.48%     83.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     13501404      3.27%     86.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     42622475     10.32%     96.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite     14050741      3.40%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     413175853                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      187496493                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    373078378                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    185534286                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    185988302                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            6578656                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.015922                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        2868961     43.61%     43.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     43.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     43.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd          484      0.01%     43.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     43.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     43.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     43.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     43.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     43.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     43.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     43.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     43.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     43.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu        117468      1.79%     45.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     45.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     45.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     45.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     45.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     45.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     45.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     45.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     45.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     45.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd       162898      2.48%     47.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     47.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     47.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt          511      0.01%     47.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv        19525      0.30%     48.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     48.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult       237917      3.62%     51.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     51.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt          562      0.01%     51.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     51.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     51.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     51.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     51.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     51.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     51.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     51.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     51.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     51.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     51.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     51.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     51.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     51.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     51.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       1294687     19.68%     71.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       548774      8.34%     79.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead      1035696     15.74%     95.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite       291173      4.43%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     232246059                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    727817479                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    227542438                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    228149020                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         413426331                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        413175853                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded            9                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined       708767                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued        15383                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined      1102072                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    267950120                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.541988                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.691778                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    189771846     70.82%     70.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      5945934      2.22%     73.04% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      6017979      2.25%     75.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      6444626      2.41%     77.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      9594942      3.58%     81.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     10765171      4.02%     85.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     10022172      3.74%     89.03% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     11578172      4.32%     93.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     17809278      6.65%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    267950120                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  1.541353                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      1681999                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1403468                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     69427295                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     27595384                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      170969636                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles               268060550                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                    337                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        130715223                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes        97930922                       # number of cc regfile writes
system.switch_cpus3.committedInsts          250000001                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            412717558                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      1.072242                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.072242                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        302027825                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes       159571085                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  97860                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts        18968                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        28475584                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            1.541139                       # Inst execution rate
system.switch_cpus3.iew.exec_refs            96921352                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          27538779                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       52366816                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     69427300                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts          563                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     27595268                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    413425635                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     69382573                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        56567                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    413118581                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents        147515                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents     23758691                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles         20767                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles     24024047                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents         2253                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect         6294                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect        12674                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        507974674                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            413076006                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.602662                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        306136897                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              1.540980                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             413094939                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       405479190                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      190913976                       # number of integer regfile writes
system.switch_cpus3.ipc                      0.932625                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.932625                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass        11962      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    221793148     53.68%     53.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        17904      0.00%     53.69% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     53.69% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd     12497615      3.02%     56.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     56.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     56.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     56.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     56.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     56.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     56.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     56.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     56.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     56.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu      8957062      2.17%     58.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     58.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     58.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc      5331506      1.29%     60.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     60.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     60.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     60.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     60.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     60.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     30064241      7.28%     67.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp       376832      0.09%     67.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt      6594336      1.60%     69.13% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv      3034043      0.73%     69.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     27037163      6.54%     76.41% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.41% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt       506044      0.12%     76.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     76.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     76.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     76.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     26778726      6.48%     83.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     13501384      3.27%     86.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     42622376     10.32%     96.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite     14050815      3.40%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     413175157                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses      187495480                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    373077017                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses    185533948                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes    185987449                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            6580756                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.015927                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        2872756     43.65%     43.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     43.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     43.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd          484      0.01%     43.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     43.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     43.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     43.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     43.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     43.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     43.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     43.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     43.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     43.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu        117493      1.79%     45.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     45.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     45.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     45.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     45.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     45.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     45.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     45.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     45.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     45.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd       162791      2.47%     47.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     47.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     47.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt          498      0.01%     47.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv        19340      0.29%     48.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     48.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult       237998      3.62%     51.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     51.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt          600      0.01%     51.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     51.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     51.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     51.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     51.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     51.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     51.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     51.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     51.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     51.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     51.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     51.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     51.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     51.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     51.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       1294775     19.68%     71.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       547873      8.33%     79.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead      1034545     15.72%     95.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite       291603      4.43%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     232248471                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    727832066                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    227542058                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    228148398                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         413425626                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        413175157                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded            9                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined       707986                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued        15332                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined      1102557                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples    267962690                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.541913                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.691691                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    189783931     70.82%     70.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      5943394      2.22%     73.04% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      6019973      2.25%     75.29% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      6444752      2.41%     77.69% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      9589472      3.58%     81.27% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     10779302      4.02%     85.30% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     10020073      3.74%     89.04% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7     11571619      4.32%     93.35% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     17810174      6.65%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    267962690                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  1.541350                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      1683425                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1408016                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     69427300                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     27595268                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      170969226                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles               268060550                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    342                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            1                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     84352678                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        84352679                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            1                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     86424946                       # number of overall hits
system.cpu0.dcache.overall_hits::total       86424947                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            6                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      4494635                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       4494641                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            6                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      6087153                       # number of overall misses
system.cpu0.dcache.overall_misses::total      6087159                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 400564318716                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 400564318716                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 400564318716                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 400564318716                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            7                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     88847313                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     88847320                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            7                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     92512099                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     92512106                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.857143                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.050588                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.050588                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.857143                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.065798                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.065799                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 89120.544542                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 89120.425573                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 65804.871130                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 65804.806268                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          253                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          421                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               44                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     5.750000                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   210.500000                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      2443334                       # number of writebacks
system.cpu0.dcache.writebacks::total          2443334                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      2630624                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2630624                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      2630624                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2630624                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      1864011                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1864011                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      2571728                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2571728                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 151633388493                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 151633388493                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 223279604226                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 223279604226                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.020980                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.020980                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.027799                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.027799                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 81347.904327                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 81347.904327                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 86820.847394                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 86820.847394                       # average overall mshr miss latency
system.cpu0.dcache.replacements               2443334                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            1                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     57504047                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       57504048                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            5                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      3860942                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3860947                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 353345960673                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 353345960673                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     61364989                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     61364995                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.833333                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.062918                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.062918                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 91518.070117                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 91517.951599                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      2546824                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2546824                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      1314118                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1314118                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data 111207553128                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 111207553128                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.021415                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.021415                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 84625.241514                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 84625.241514                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     26848631                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      26848631                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data            1                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       633693                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       633694                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data  47218358043                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  47218358043                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     27482324                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     27482325                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data            1                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.023058                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.023058                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 74512.986640                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 74512.869055                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data        83800                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        83800                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data       549893                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       549893                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data  40425835365                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  40425835365                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.020009                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.020009                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 73515.821014                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 73515.821014                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data      2072268                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total      2072268                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data      1592518                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total      1592518                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data      3664786                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total      3664786                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.434546                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.434546                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data       707717                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total       707717                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data  71646215733                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total  71646215733                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.193113                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.193113                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 101235.685638                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 101235.685638                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15740521291431                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.935948                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           89061613                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2443846                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            36.443218                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     15651257118957                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.004234                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.931714                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000008                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.999867                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999875                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          232                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          241                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        742540694                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       742540694                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15740521291431                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15740521291431                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           21                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     30565580                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        30565601                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           21                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     30565580                       # number of overall hits
system.cpu0.icache.overall_hits::total       30565601                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst          601                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           604                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst          601                       # number of overall misses
system.cpu0.icache.overall_misses::total          604                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     83971611                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     83971611                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     83971611                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     83971611                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           24                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     30566181                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     30566205                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           24                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     30566181                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     30566205                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.125000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000020                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000020                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.125000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000020                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000020                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 139719.818636                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 139025.846026                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 139719.818636                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 139025.846026                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks           37                       # number of writebacks
system.cpu0.icache.writebacks::total               37                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           86                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           86                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           86                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           86                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst          515                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          515                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst          515                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          515                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     73867725                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     73867725                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     73867725                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     73867725                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000017                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000017                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000017                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000017                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 143432.475728                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 143432.475728                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 143432.475728                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 143432.475728                       # average overall mshr miss latency
system.cpu0.icache.replacements                    37                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           21                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     30565580                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       30565601                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            3                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst          601                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          604                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     83971611                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     83971611                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           24                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     30566181                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     30566205                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.125000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000020                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000020                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 139719.818636                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 139025.846026                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           86                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           86                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst          515                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          515                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     73867725                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     73867725                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 143432.475728                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 143432.475728                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15740521291431                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          278.449745                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           30566119                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              518                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         59007.951737                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     15651257118291                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     2.864439                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   275.585306                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.005595                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.538253                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.543847                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          481                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          481                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.939453                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        244530158                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       244530158                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15740521291431                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         24                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15740521291431                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        2022358                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty      2002853                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean      2304708                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq       130909                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp       130909                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq        422006                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp       422006                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      2022358                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port         1073                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      7592844                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            7593917                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        35520                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    312779520                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           312815040                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                      1864190                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic              119308160                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       4439480                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.001404                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.037438                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             4433249     99.86%     99.86% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                6231      0.14%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         4439480                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15740521291431                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      3298601868                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           3.7                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy         514485                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     2484988857                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          2.8                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.data       583809                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total         583809                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data       583809                       # number of overall hits
system.cpu0.l2cache.overall_hits::total        583809                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            6                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          515                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data      1860031                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total      1860555                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            6                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          515                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data      1860031                       # number of overall misses
system.cpu0.l2cache.overall_misses::total      1860555                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     73516077                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data 218424939725                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total 218498455802                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     73516077                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data 218424939725                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total 218498455802                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            6                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst          515                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      2443840                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      2444364                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            6                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst          515                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      2443840                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      2444364                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.761110                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.761161                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.761110                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.761161                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 142749.664078                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 117430.806113                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 117437.246307                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 142749.664078                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 117430.806113                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 117437.246307                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks      1864189                       # number of writebacks
system.cpu0.l2cache.writebacks::total         1864189                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          515                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data      1860031                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total      1860546                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          515                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data      1860031                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total      1860546                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     73344582                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data 217805549402                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total 217878893984                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     73344582                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data 217805549402                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total 217878893984                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.761110                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.761158                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.761110                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.761158                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 142416.664078                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 117097.806113                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 117104.814385                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 142416.664078                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 117097.806113                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 117104.814385                       # average overall mshr miss latency
system.cpu0.l2cache.replacements              1864189                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks      1040941                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total      1040941                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks      1040941                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total      1040941                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks      1402426                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total      1402426                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks      1402426                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total      1402426                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data       130734                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total       130734                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_misses::.switch_cpus0.data          175                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_misses::total          175                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_miss_latency::.switch_cpus0.data        91575                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.UpgradeReq_miss_latency::total        91575                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data       130909                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total       130909                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_miss_rate::.switch_cpus0.data     0.001337                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::total     0.001337                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus0.data   523.285714                       # average UpgradeReq miss latency
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::total   523.285714                       # average UpgradeReq miss latency
system.cpu0.l2cache.UpgradeReq_mshr_misses::.switch_cpus0.data          175                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::total          175                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus0.data      3212451                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total      3212451                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.001337                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total     0.001337                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 18356.862857                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total 18356.862857                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data         2283                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total         2283                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data       419722                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total       419723                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data  39413877669                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total  39413877669                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data       422005                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       422006                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.994590                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.994590                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 93904.721861                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 93904.498131                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data       419722                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total       419722                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data  39274110243                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total  39274110243                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.994590                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.994588                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 93571.721861                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 93571.721861                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data       581526                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total       581526                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            5                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst          515                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data      1440309                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total      1440832                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     73516077                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data 179011062056                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total 179084578133                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst          515                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      2021835                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      2022358                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.712377                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.712452                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 142749.664078                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 124286.567713                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 124292.476939                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          515                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data      1440309                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total      1440824                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     73344582                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 178531439159                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total 178604783741                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.712377                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.712448                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 142416.664078                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 123953.567713                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 123960.167058                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15740521291431                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        2101.874543                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           5018470                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs         1866417                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            2.688826                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    15651257118291                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks     5.301888                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.004221                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.006278                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst    40.708736                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  2055.853420                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.001294                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000001                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000002                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.009939                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.501917                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.513153                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         2228                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0          194                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1         1473                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2          381                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4          180                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.543945                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        82164689                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       82164689                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15740521291431                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15740521291431                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15740521291431                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15740521291431                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 15651257127958                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  89264163473                       # Cumulative time (in ticks) in various power states
system.cpu0.thread23227.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread23227.numOps                      0                       # Number of Ops committed
system.cpu0.thread23227.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            1                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     84350191                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        84350192                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            1                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     86423583                       # number of overall hits
system.cpu1.dcache.overall_hits::total       86423584                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            6                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      4496329                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4496335                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            6                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      6087803                       # number of overall misses
system.cpu1.dcache.overall_misses::total      6087809                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 400009773150                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 400009773150                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 400009773150                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 400009773150                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            7                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     88846520                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     88846527                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            7                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     92511386                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     92511393                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.857143                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.050608                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.050608                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.857143                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.065806                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.065806                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 88963.635257                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 88963.516542                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 65706.753840                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 65706.689081                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs          220                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          279                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               39                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     5.641026                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          279                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2443435                       # number of writebacks
system.cpu1.dcache.writebacks::total          2443435                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      2632222                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2632222                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      2632222                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2632222                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      1864107                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1864107                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      2571862                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2571862                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 151715760372                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 151715760372                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 223514775819                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 223514775819                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.020981                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.020981                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.027800                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.027800                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 81387.903362                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 81387.903362                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 86907.764032                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 86907.764032                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2443435                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            1                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     57501206                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       57501207                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            5                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      3863001                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3863006                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 352714836096                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 352714836096                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     61364207                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     61364213                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.833333                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.062952                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.062952                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 91305.913743                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 91305.795563                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      2548821                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2548821                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      1314180                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1314180                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data 111264175116                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 111264175116                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.021416                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.021416                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 84664.334502                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 84664.334502                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     26848985                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      26848985                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            1                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       633328                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       633329                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data  47294937054                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  47294937054                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     27482313                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     27482314                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data            1                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.023045                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.023045                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 74676.845259                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 74676.727347                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data        83401                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        83401                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data       549927                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       549927                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data  40451585256                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  40451585256                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.020010                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.020010                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 73558.099995                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 73558.099995                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data      2073392                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total      2073392                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data      1591474                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total      1591474                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data      3664866                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total      3664866                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.434252                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.434252                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data       707755                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total       707755                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data  71799015447                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total  71799015447                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.193119                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.193119                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 101446.143718                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 101446.143718                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15740521291431                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.935636                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           89060574                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2443947                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            36.441287                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     15651257118957                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.004236                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.931400                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000008                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999866                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999874                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          231                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          242                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        742535091                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       742535091                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15740521291431                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15740521291431                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           21                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     30565625                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        30565646                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           21                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     30565625                       # number of overall hits
system.cpu1.icache.overall_hits::total       30565646                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          601                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           604                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          601                       # number of overall misses
system.cpu1.icache.overall_misses::total          604                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     89554689                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     89554689                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     89554689                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     89554689                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           24                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     30566226                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     30566250                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           24                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     30566226                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     30566250                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.125000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000020                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000020                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.125000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000020                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000020                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 149009.465890                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 148269.352649                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 149009.465890                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 148269.352649                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks           37                       # number of writebacks
system.cpu1.icache.writebacks::total               37                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           86                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           86                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           86                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           86                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          515                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          515                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          515                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          515                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     76102155                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     76102155                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     76102155                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     76102155                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000017                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000017                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000017                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000017                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 147771.174757                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 147771.174757                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 147771.174757                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 147771.174757                       # average overall mshr miss latency
system.cpu1.icache.replacements                    37                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           21                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     30565625                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       30565646                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            3                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          601                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          604                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     89554689                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     89554689                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           24                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     30566226                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     30566250                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.125000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000020                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000020                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 149009.465890                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 148269.352649                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           86                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           86                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          515                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          515                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     76102155                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     76102155                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 147771.174757                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 147771.174757                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15740521291431                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          279.183283                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           30566164                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              518                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         59008.038610                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     15651257118291                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     2.864492                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   276.318791                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.005595                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.539685                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.545280                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          481                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          481                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.939453                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        244530518                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       244530518                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15740521291431                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         24                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15740521291431                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        2022458                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty      2002516                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean      2304976                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq       130976                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp       130976                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq        422007                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp       422007                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      2022458                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port         1073                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      7593281                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            7594354                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        35520                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    312792448                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           312827968                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                      1864020                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic              119297280                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       4439472                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.001391                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.037275                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             4433295     99.86%     99.86% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                6177      0.14%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         4439472                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15740521291431                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      3298732884                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           3.7                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy         514485                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     2485112067                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          2.8                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.data       584024                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total         584024                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data       584024                       # number of overall hits
system.cpu1.l2cache.overall_hits::total        584024                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            6                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst          515                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data      1859917                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total      1860441                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            6                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst          515                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data      1859917                       # number of overall misses
system.cpu1.l2cache.overall_misses::total      1860441                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     75749841                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data 218659334102                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total 218735083943                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     75749841                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data 218659334102                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total 218735083943                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            6                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst          515                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      2443941                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      2444465                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            6                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst          515                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      2443941                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      2444465                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.761032                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.761083                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.761032                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.761083                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 147087.069903                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 117564.027912                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 117571.631642                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 147087.069903                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 117564.027912                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 117571.631642                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks      1864018                       # number of writebacks
system.cpu1.l2cache.writebacks::total         1864018                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst          515                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data      1859917                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total      1860432                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst          515                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data      1859917                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total      1860432                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     75578346                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data 218039981741                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total 218115560087                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     75578346                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data 218039981741                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total 218115560087                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.761032                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.761079                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.761032                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.761079                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 146754.069903                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 117231.027912                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 117239.200405                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 146754.069903                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 117231.027912                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 117239.200405                       # average overall mshr miss latency
system.cpu1.l2cache.replacements              1864018                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks      1040827                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total      1040827                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks      1040827                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total      1040827                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks      1402641                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total      1402641                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks      1402641                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total      1402641                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data       130834                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total       130834                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_misses::.switch_cpus1.data          142                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_misses::total          142                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_miss_latency::.switch_cpus1.data       109890                       # number of UpgradeReq miss cycles
system.cpu1.l2cache.UpgradeReq_miss_latency::total       109890                       # number of UpgradeReq miss cycles
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data       130976                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total       130976                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_miss_rate::.switch_cpus1.data     0.001084                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::total     0.001084                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus1.data   773.873239                       # average UpgradeReq miss latency
system.cpu1.l2cache.UpgradeReq_avg_miss_latency::total   773.873239                       # average UpgradeReq miss latency
system.cpu1.l2cache.UpgradeReq_mshr_misses::.switch_cpus1.data          142                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::total          142                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus1.data      2634696                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total      2634696                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.001084                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total     0.001084                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data 18554.197183                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total 18554.197183                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data         2274                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total         2274                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data       419732                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total       419733                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data  39441392127                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total  39441392127                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data       422006                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       422007                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.994611                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.994611                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 93968.037050                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 93967.813174                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data       419732                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total       419732                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data  39301621371                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total  39301621371                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.994611                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.994609                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 93635.037050                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 93635.037050                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data       581750                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total       581750                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst          515                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data      1440185                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total      1440708                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     75749841                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data 179217941975                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total 179293691816                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst          515                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      2021935                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      2022458                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.712281                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.712355                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 147087.069903                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 124440.916948                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 124448.321114                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          515                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      1440185                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total      1440700                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     75578346                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 178738360370                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total 178813938716                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.712281                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.712351                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 146754.069903                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 124107.916948                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 124116.012158                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15740521291431                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        2102.437694                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           5018773                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs         1866246                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            2.689234                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    15651257118291                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks     5.235114                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.002141                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.007114                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst    40.769154                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  2056.424171                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.001278                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000001                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000002                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.009953                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.502057                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.513290                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         2228                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          194                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1         1488                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2          366                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4          180                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.543945                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        82168806                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       82168806                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15740521291431                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15740521291431                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15740521291431                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15740521291431                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 15651257127958                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  89264163473                       # Cumulative time (in ticks) in various power states
system.cpu1.thread29566.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread29566.numOps                      0                       # Number of Ops committed
system.cpu1.thread29566.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            1                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     84383207                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        84383208                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            1                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     86451736                       # number of overall hits
system.cpu2.dcache.overall_hits::total       86451737                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            6                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      4489386                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       4489392                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            6                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      6086680                       # number of overall misses
system.cpu2.dcache.overall_misses::total      6086686                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 398727830375                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 398727830375                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 398727830375                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 398727830375                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            7                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     88872593                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     88872600                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            7                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     92538416                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     92538423                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.857143                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.050515                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.050515                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.857143                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.065775                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.065775                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 88815.671091                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 88815.552390                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 65508.262366                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 65508.197790                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs          341                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets         2195                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs               56                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             11                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs     6.089286                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   199.545455                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      2443598                       # number of writebacks
system.cpu2.dcache.writebacks::total          2443598                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      2626120                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      2626120                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      2626120                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      2626120                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      1863266                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1863266                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      2571183                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2571183                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data 151244951651                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 151244951651                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 222686923499                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 222686923499                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.020966                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.020966                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.027785                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.027785                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 81171.959157                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 81171.959157                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 86608.741384                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 86608.741384                       # average overall mshr miss latency
system.cpu2.dcache.replacements               2443598                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            1                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     57527092                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       57527093                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            5                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      3856094                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      3856099                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 351515870595                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 351515870595                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     61383186                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     61383192                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.833333                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.062820                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.062820                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 91158.532597                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 91158.414396                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      2541912                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2541912                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      1314182                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1314182                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data 110832404985                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 110832404985                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.021409                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.021409                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 84335.658976                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 84335.658976                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     26856115                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      26856115                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data            1                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data       633292                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       633293                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data  47211959780                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  47211959780                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     27489407                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     27489408                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data            1                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.023038                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.023038                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 74550.065025                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 74549.947307                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data        84208                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        84208                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data       549084                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       549084                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data  40412546666                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  40412546666                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.019974                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.019974                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 73599.934921                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 73599.934921                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data      2068529                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total      2068529                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data      1597294                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total      1597294                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data      3665823                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total      3665823                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.435726                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.435726                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data       707917                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total       707917                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data  71441971848                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total  71441971848                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.193113                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.193113                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 100918.570748                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 100918.570748                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15740521291431                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.935280                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           89087650                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2444110                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            36.449935                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     15651257118957                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.004238                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.931042                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000008                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999865                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999874                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          205                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          268                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        742751494                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       742751494                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15740521291431                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15740521291431                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           21                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     30572624                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        30572645                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           21                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     30572624                       # number of overall hits
system.cpu2.icache.overall_hits::total       30572645                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          602                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           605                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          602                       # number of overall misses
system.cpu2.icache.overall_misses::total          605                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     91807767                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     91807767                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     91807767                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     91807767                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           24                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     30573226                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     30573250                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           24                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     30573226                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     30573250                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.125000                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000020                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000020                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.125000                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000020                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000020                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 152504.596346                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 151748.375207                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 152504.596346                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 151748.375207                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks           37                       # number of writebacks
system.cpu2.icache.writebacks::total               37                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           87                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           87                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           87                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           87                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          515                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          515                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          515                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          515                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst     78220368                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     78220368                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst     78220368                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     78220368                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000017                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000017                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000017                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000017                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 151884.209709                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 151884.209709                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 151884.209709                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 151884.209709                       # average overall mshr miss latency
system.cpu2.icache.replacements                    37                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           21                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     30572624                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       30572645                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            3                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          602                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          605                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     91807767                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     91807767                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           24                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     30573226                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     30573250                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.125000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000020                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000020                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 152504.596346                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 151748.375207                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           87                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           87                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          515                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          515                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst     78220368                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     78220368                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 151884.209709                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 151884.209709                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15740521291431                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          278.561335                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           30573163                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              518                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         59021.550193                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     15651257118291                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.864462                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   275.696873                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.005595                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.538470                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.544065                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          481                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          481                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.939453                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        244586518                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       244586518                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15740521291431                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         24                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15740521291431                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        2022622                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty      2002532                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean      2302317                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq       130080                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp       130080                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq        422006                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp       422006                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      2022622                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port         1073                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      7591978                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            7593051                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        35520                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    312813312                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           312848832                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                      1861214                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic              119117696                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       4435926                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.001302                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.036058                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             4430151     99.87%     99.87% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                5775      0.13%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         4435926                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15740521291431                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      3298680720                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           3.7                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         514485                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     2484976536                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          2.8                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.inst            1                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::.switch_cpus2.data       586530                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total         586531                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.inst            1                       # number of overall hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data       586530                       # number of overall hits
system.cpu2.l2cache.overall_hits::total        586531                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            6                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          514                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data      1857574                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total      1858097                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            6                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          514                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data      1857574                       # number of overall misses
system.cpu2.l2cache.overall_misses::total      1858097                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     77862726                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data 217828465821                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total 217906328547                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     77862726                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data 217828465821                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total 217906328547                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            6                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          515                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      2444104                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      2444628                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            6                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          515                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      2444104                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      2444628                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst     0.998058                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.760022                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.760074                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst     0.998058                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.760022                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.760074                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 151483.902724                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 117265.027300                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 117273.925176                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 151483.902724                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 117265.027300                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 117273.925176                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks      1861213                       # number of writebacks
system.cpu2.l2cache.writebacks::total         1861213                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          514                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data      1857574                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total      1858088                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          514                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data      1857574                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total      1858088                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     77691564                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data 217209893679                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total 217287585243                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     77691564                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data 217209893679                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total 217287585243                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.998058                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.760022                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.760070                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.998058                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.760022                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.760070                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 151150.902724                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 116932.027300                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 116941.493214                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 151150.902724                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 116932.027300                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 116941.493214                       # average overall mshr miss latency
system.cpu2.l2cache.replacements              1861213                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks      1042456                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total      1042456                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks      1042456                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total      1042456                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks      1401176                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total      1401176                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks      1401176                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total      1401176                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data       130078                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total       130078                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_misses::.switch_cpus2.data            2                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_miss_latency::.switch_cpus2.data        18315                       # number of UpgradeReq miss cycles
system.cpu2.l2cache.UpgradeReq_miss_latency::total        18315                       # number of UpgradeReq miss cycles
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data       130080                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total       130080                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_miss_rate::.switch_cpus2.data     0.000015                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::total     0.000015                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus2.data  9157.500000                       # average UpgradeReq miss latency
system.cpu2.l2cache.UpgradeReq_avg_miss_latency::total  9157.500000                       # average UpgradeReq miss latency
system.cpu2.l2cache.UpgradeReq_mshr_misses::.switch_cpus2.data            2                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        45288                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::total        45288                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.000015                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        22644                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::total        22644                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data         2484                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total         2484                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data       419521                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total       419522                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data  39406588965                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total  39406588965                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data       422005                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total       422006                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.994114                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.994114                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 93932.339418                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 93932.115515                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data       419521                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total       419521                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data  39266888472                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total  39266888472                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.994114                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.994111                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 93599.339418                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 93599.339418                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.inst            1                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data       584046                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total       584047                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            5                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          514                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data      1438053                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total      1438575                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     77862726                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data 178421876856                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total 178499739582                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          515                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      2022099                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      2022622                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.998058                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.711168                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.711243                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 151483.902724                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 124071.836612                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 124080.940919                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          514                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data      1438053                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total      1438567                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     77691564                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 177943005207                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total 178020696771                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.998058                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.711168                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.711239                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 151150.902724                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 123738.836612                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 123748.630944                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15740521291431                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        2239.465093                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           5018339                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs         1863517                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            2.692940                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    15651257118291                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks     4.361731                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     3.000000                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     1.005752                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst   145.501237                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  2085.596373                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.001065                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000732                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000246                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.035523                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.509179                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.546744                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         2304                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0          158                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1         1512                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2          378                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          256                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.562500                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        82156973                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       82156973                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15740521291431                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15740521291431                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15740521291431                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15740521291431                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 15651257127958                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  89264163473                       # Cumulative time (in ticks) in various power states
system.cpu2.thread29566.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread29566.numOps                      0                       # Number of Ops committed
system.cpu2.thread29566.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            1                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     84377238                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        84377239                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            1                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     86452389                       # number of overall hits
system.cpu3.dcache.overall_hits::total       86452390                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            6                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      4490757                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4490763                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            6                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      6081446                       # number of overall misses
system.cpu3.dcache.overall_misses::total      6081452                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 398936271392                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 398936271392                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 398936271392                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 398936271392                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            7                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     88867995                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     88868002                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            7                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     92533835                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     92533842                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.857143                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.050533                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.050533                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.857143                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.065721                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.065721                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 88834.971786                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 88834.853096                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 65598.917000                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 65598.852279                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs          248                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets         1998                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               39                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             11                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs     6.358974                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   181.636364                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      2443525                       # number of writebacks
system.cpu3.dcache.writebacks::total          2443525                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data      2627488                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2627488                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data      2627488                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2627488                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      1863269                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1863269                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      2571141                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      2571141                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data 151220024603                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 151220024603                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data 222959519963                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 222959519963                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.020967                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.020967                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.027786                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.027786                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 81158.450338                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 81158.450338                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 86716.177745                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 86716.177745                       # average overall mshr miss latency
system.cpu3.dcache.replacements               2443525                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            1                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     57520532                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       57520533                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            5                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      3858050                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      3858055                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data 351644004999                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 351644004999                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     61378582                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     61378588                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.833333                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.062857                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.062857                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 91145.528181                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 91145.410057                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data      2543896                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2543896                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      1314154                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      1314154                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data 110767810644                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 110767810644                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.021411                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.021411                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 84288.303079                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 84288.303079                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     26856706                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      26856706                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data            1                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data       632707                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       632708                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data  47292266393                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  47292266393                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     27489413                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     27489414                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data            1                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.023016                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.023016                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 74745.919348                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 74745.801212                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data        83592                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        83592                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data       549115                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       549115                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data  40452213959                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  40452213959                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.019976                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.019976                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 73668.018464                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 73668.018464                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data      2075151                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total      2075151                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data      1590689                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total      1590689                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data      3665840                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total      3665840                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.433922                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.433922                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data       707872                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total       707872                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data  71739495360                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total  71739495360                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.193100                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.193100                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 101345.293160                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 101345.293160                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15740521291431                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.934908                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           89088334                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          2444037                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            36.451303                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     15651257118957                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.004240                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.930668                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000008                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.999865                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999873                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          202                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          271                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        742714773                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       742714773                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15740521291431                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15740521291431                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           21                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     30572553                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        30572574                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           21                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     30572553                       # number of overall hits
system.cpu3.icache.overall_hits::total       30572574                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          602                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           605                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          602                       # number of overall misses
system.cpu3.icache.overall_misses::total          605                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     84119796                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     84119796                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     84119796                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     84119796                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           24                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     30573155                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     30573179                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           24                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     30573155                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     30573179                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.125000                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000020                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000020                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.125000                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000020                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000020                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 139733.880399                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 139040.985124                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 139733.880399                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 139040.985124                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks           37                       # number of writebacks
system.cpu3.icache.writebacks::total               37                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           87                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           87                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           87                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           87                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          515                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          515                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          515                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          515                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     71625303                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     71625303                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     71625303                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     71625303                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000017                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000017                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000017                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000017                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 139078.258252                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 139078.258252                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 139078.258252                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 139078.258252                       # average overall mshr miss latency
system.cpu3.icache.replacements                    37                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           21                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     30572553                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       30572574                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            3                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          602                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          605                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     84119796                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     84119796                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           24                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     30573155                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     30573179                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.125000                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000020                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000020                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 139733.880399                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 139040.985124                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           87                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           87                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          515                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          515                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     71625303                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     71625303                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 139078.258252                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 139078.258252                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15740521291431                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          278.462333                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           30573092                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              518                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         59021.413127                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     15651257118291                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     2.864448                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   275.597885                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.005595                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.538277                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.543872                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          481                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          481                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.939453                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        244585950                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       244585950                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15740521291431                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         24                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15740521291431                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp        2022549                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty      2002557                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean      2302193                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq       130116                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp       130116                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq        422006                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp       422006                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq      2022549                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port         1073                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      7591831                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total            7592904                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        35520                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port    312803968                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total           312839488                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                      1861188                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic              119116032                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples       4435866                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.001299                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.036024                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0             4430102     99.87%     99.87% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                5764      0.13%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total         4435866                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15740521291431                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy      3298581723                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           3.7                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         514485                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy     2484915597                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          2.8                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst            1                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data       586472                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total         586473                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst            1                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data       586472                       # number of overall hits
system.cpu3.l2cache.overall_hits::total        586473                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            6                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          514                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data      1857559                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total      1858082                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            6                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          514                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data      1857559                       # number of overall misses
system.cpu3.l2cache.overall_misses::total      1858082                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     71268327                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data 218099869458                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total 218171137785                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     71268327                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data 218099869458                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total 218171137785                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            6                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          515                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data      2444031                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total      2444555                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            6                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          515                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data      2444031                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total      2444555                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.998058                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.760039                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.760090                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.998058                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.760039                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.760090                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 138654.332685                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 117412.081909                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 117417.389429                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 138654.332685                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 117412.081909                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 117417.389429                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks      1861187                       # number of writebacks
system.cpu3.l2cache.writebacks::total         1861187                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          514                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data      1857559                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total      1858073                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          514                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data      1857559                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total      1858073                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     71097165                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data 217481302311                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total 217552399476                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     71097165                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data 217481302311                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total 217552399476                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.998058                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.760039                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.760086                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.998058                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.760039                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.760086                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 138321.332685                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 117079.081909                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 117084.958167                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 138321.332685                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 117079.081909                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 117084.958167                       # average overall mshr miss latency
system.cpu3.l2cache.replacements              1861187                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks      1042438                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total      1042438                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks      1042438                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total      1042438                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks      1401121                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total      1401121                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks      1401121                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total      1401121                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data       130114                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total       130114                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_misses::.switch_cpus3.data            2                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_miss_latency::.switch_cpus3.data        18315                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.UpgradeReq_miss_latency::total        18315                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data       130116                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total       130116                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_miss_rate::.switch_cpus3.data     0.000015                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_miss_rate::total     0.000015                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus3.data  9157.500000                       # average UpgradeReq miss latency
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::total  9157.500000                       # average UpgradeReq miss latency
system.cpu3.l2cache.UpgradeReq_mshr_misses::.switch_cpus3.data            2                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus3.data        45288                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::total        45288                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.000015                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data        22644                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::total        22644                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data         2484                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total         2484                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data       419521                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total       419522                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data  39446197650                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total  39446197650                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data       422005                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total       422006                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.994114                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.994114                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 94026.753488                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 94026.529360                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data       419521                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total       419521                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data  39306497157                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total  39306497157                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.994114                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.994111                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 93693.753488                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 93693.753488                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst            1                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data       583988                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total       583989                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            5                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          514                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data      1438038                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total      1438560                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     71268327                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data 178653671808                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total 178724940135                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          515                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data      2022026                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      2022549                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.998058                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.711187                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.711261                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 138654.332685                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 124234.319126                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 124238.780541                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          514                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data      1438038                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total      1438552                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     71097165                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data 178174805154                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total 178245902319                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.998058                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.711187                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.711257                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 138321.332685                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 123901.319126                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 123906.471451                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15740521291431                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        2239.377115                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs           5018229                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs         1863491                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            2.692918                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    15651257118291                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks     4.410568                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     3.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     1.005754                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst   145.434995                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  2085.525798                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.001077                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000732                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000246                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.035507                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.509162                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.546723                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         2304                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0          158                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1         1513                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2          377                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4          256                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.562500                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        82155187                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       82155187                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15740521291431                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15740521291431                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15740521291431                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15740521291431                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 15651257127958                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  89264163473                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp             5758675                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty       5545711                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean       3583223                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict           3020563                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq               321                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp              321                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq            1678500                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp           1678500                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq        5758675                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port      5579602                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port      5579159                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port      5571645                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port      5571600                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                22302006                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port    237996608                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port    237979776                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port    237666816                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port    237664896                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                951308096                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                           4722483                       # Total snoops (count)
system.l3bus.snoopTraffic                   108922880                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples           12275037                       # Request fanout histogram
system.l3bus.snoop_fanout::mean              0.000000                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev             0.000638                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                 12275032    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        5      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l3bus.snoop_fanout::total             12275037                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 15740521291431                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           7528471600                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                8.4                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy          1244950327                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               1.4                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy          1244594493                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               1.4                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy          1243416443                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               1.4                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy          1243179025                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               1.4                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.data       661751                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data       661652                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data       659433                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data       659552                       # number of demand (read+write) hits
system.l3cache.demand_hits::total             2642388                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.data       661751                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data       661652                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data       659433                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data       659552                       # number of overall hits
system.l3cache.overall_hits::total            2642388                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          515                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data      1198280                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst          515                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data      1198265                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          514                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data      1198141                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          514                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data      1198007                       # number of demand (read+write) misses
system.l3cache.demand_misses::total           4794787                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            6                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            6                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            6                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            6                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          515                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data      1198280                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst          515                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data      1198265                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          514                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data      1198141                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          514                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data      1198007                       # number of overall misses
system.l3cache.overall_misses::total          4794787                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     71259002                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data 200701664798                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst     72994926                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data 200949666133                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     75612978                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data 200158099949                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     68990273                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data 200423288414                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total 802521576473                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     71259002                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data 200701664798                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst     72994926                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data 200949666133                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     75612978                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data 200158099949                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     68990273                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data 200423288414                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total 802521576473                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst          515                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data      1860031                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst          515                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data      1859917                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          514                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data      1857574                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          514                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data      1857559                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         7437175                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst          515                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data      1860031                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst          515                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data      1859917                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          514                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data      1857574                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          514                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data      1857559                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        7437175                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.644226                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.644257                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.645003                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.644936                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.644705                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.644226                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.644257                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.645003                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.644936                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.644705                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 138366.994175                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 167491.458422                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 141737.720388                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 167700.522116                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 147106.961089                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 167057.216095                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 134222.321012                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 167297.259877                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 167373.769987                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 138366.994175                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 167491.458422                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 141737.720388                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 167700.522116                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 147106.961089                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 167057.216095                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 134222.321012                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 167297.259877                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 167373.769987                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks        1701920                       # number of writebacks
system.l3cache.writebacks::total              1701920                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          515                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data      1198280                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst          515                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data      1198265                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          514                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data      1198141                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          514                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data      1198007                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total      4794751                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          515                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data      1198280                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst          515                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data      1198265                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          514                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data      1198141                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          514                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data      1198007                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total      4794751                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     67829102                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data 192721119998                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     69565026                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data 192969221233                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     72189738                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data 192178480889                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     65567033                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data 192444561794                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total 770588534813                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     67829102                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data 192721119998                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     69565026                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data 192969221233                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     72189738                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data 192178480889                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     65567033                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data 192444561794                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total 770588534813                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.644226                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.644257                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.645003                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.644936                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.644701                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.644226                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.644257                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.645003                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.644936                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.644701                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 131706.994175                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 160831.458422                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 135077.720388                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 161040.522116                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 140446.961089                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 160397.216095                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 127562.321012                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 160637.259877                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 160715.026664                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 131706.994175                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 160831.458422                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 135077.720388                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 161040.522116                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 140446.961089                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 160397.216095                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 127562.321012                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 160637.259877                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 160715.026664                       # average overall mshr miss latency
system.l3cache.replacements                   4722483                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks      3843791                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total      3843791                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks      3843791                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total      3843791                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks      3583223                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total      3583223                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks      3583223                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total      3583223                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus0.data          174                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus1.data          140                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus2.data            1                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus3.data            1                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total             316                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_misses::.switch_cpus0.data            1                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_misses::.switch_cpus1.data            2                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_misses::.switch_cpus2.data            1                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_misses::.switch_cpus3.data            1                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_misses::total             5                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_accesses::.switch_cpus0.data          175                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus1.data          142                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus2.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus3.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total          321                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_miss_rate::.switch_cpus0.data     0.005714                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_miss_rate::.switch_cpus1.data     0.014085                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_miss_rate::.switch_cpus2.data     0.500000                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_miss_rate::.switch_cpus3.data     0.500000                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_miss_rate::total     0.015576                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_misses::.switch_cpus0.data            1                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_misses::.switch_cpus1.data            2                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_misses::.switch_cpus2.data            1                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_misses::.switch_cpus3.data            1                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_misses::total            5                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_miss_latency::.switch_cpus0.data        16650                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_latency::.switch_cpus1.data        34299                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        16650                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_latency::.switch_cpus3.data        16650                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_latency::total        84249                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.005714                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.014085                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_miss_rate::total     0.015576                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data        16650                       # average UpgradeReq mshr miss latency
system.l3cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data 17149.500000                       # average UpgradeReq mshr miss latency
system.l3cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        16650                       # average UpgradeReq mshr miss latency
system.l3cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data        16650                       # average UpgradeReq mshr miss latency
system.l3cache.UpgradeReq_avg_mshr_miss_latency::total 16849.800000                       # average UpgradeReq mshr miss latency
system.l3cache.ReadExReq_hits::.switch_cpus0.data       195335                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data       195363                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data       195257                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data       195293                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total           781248                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data       224387                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data       224369                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data       224264                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data       224228                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total         897252                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data  34827905880                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data  34854229771                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data  34821888998                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data  34861553389                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total 139365578038                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data       419722                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data       419732                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data       419521                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data       419521                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total      1678500                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.534609                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.534553                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.534572                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.534486                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.534556                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 155213.563531                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 155343.339637                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 155271.862617                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 155473.684772                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 155324.900962                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data       224387                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data       224369                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data       224264                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data       224228                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total       897248                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data  33333488460                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data  33359932231                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data  33328290758                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data  33368194909                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total 133389906358                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.534609                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.534553                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.534572                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.534486                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.534553                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 148553.563531                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 148683.339637                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 148611.862617                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 148813.684772                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 148665.593412                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data       466416                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data       466289                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data       464176                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data       464259                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total      1861140                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          515                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data       973893                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          515                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data       973896                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          514                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data       973877                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          514                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data       973779                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total      3897535                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     71259002                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data 165873758918                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     72994926                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data 166095436362                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     75612978                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data 165336210951                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     68990273                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data 165561735025                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total 663155998435                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          515                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data      1440309                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst          515                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data      1440185                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          514                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data      1438053                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          514                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data      1438038                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total      5758675                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.676169                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.676230                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.677219                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.677158                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.676811                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 138366.994175                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 170320.311285                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 141737.720388                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 170547.405844                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 147106.961089                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 169771.142507                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 134222.321012                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 170019.824852                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 170147.541571                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          515                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       973893                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          515                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       973896                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          514                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       973877                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          514                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       973779                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total      3897503                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     67829102                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 159387631538                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     69565026                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 159609289002                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     72189738                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 158850190131                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     65567033                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data 159076366885                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total 637198628455                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.676169                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.676230                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.677219                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.677158                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.676806                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 131706.994175                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 163660.311285                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 135077.720388                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 163887.405844                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 140446.961089                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 163111.142507                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 127562.321012                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 163359.824852                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 163488.938547                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 15740521291431                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            63818.983494                       # Cycle average of tags in use
system.l3cache.tags.total_refs               10069718                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              7427000                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.355826                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         15651309958731                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 63818.983494                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.973800                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.973800                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        61813                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          704                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         6106                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        39997                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        15006                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.943192                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses            245259160                       # Number of tag accesses
system.l3cache.tags.data_accesses           245259160                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15740521291431                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   1701920.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       515.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples   1197572.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       515.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples   1197544.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       514.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples   1197362.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       514.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples   1197303.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001058450840                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       105399                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       105399                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7231272                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1626375                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4794751                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1701920                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4794751                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1701920                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2912                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       8.22                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      63.52                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       830                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4794751                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1701920                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  377406                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  397038                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  376266                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  405554                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  427983                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  445643                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  380059                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  343497                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  312728                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  285315                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 236328                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 194943                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 144720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 115279                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  90530                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  74171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  55838                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  45625                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  37861                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  28634                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                   7114                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                   4046                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                   2279                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                   1428                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                    749                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                    240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                    168                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                    120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                     89                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                     55                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                     31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                     24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   7240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  13946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  21630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  30521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  39844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  49612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  59280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  68691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  78270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  87747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  97681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                 108219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                 118004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                 127094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                 133865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                 133493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                  60501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                  47194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                  37682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                  30186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                  24545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                  20114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                  16520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                  13787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                  11704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                  10082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                   8536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                   7691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                   6874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                   6486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                   5900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                   5585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                   5379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                   5110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                   4892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                   4663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                   4421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                   4368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                   4255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                   4248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                   4122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                   3918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                   3868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                   3933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                   4005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                   4261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                   4641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                   5443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                   6267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                   7111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                   8105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                  9169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                  9783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                 10403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                 10900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                 11162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                 11259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                 11293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                 11391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                 11731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                  8031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                  4374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                  2327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                  1293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                   700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                   384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                   194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                   121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                    57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                    36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                    29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                    26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                    34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                    34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                    55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                    70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                    94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                    97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                   959                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       105399                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      45.458164                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    202.478950                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       105291     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047           81      0.08%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071           22      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60416-61439            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        105399                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       105399                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.146937                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.093717                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      4.532891                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31        105249     99.86%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47            93      0.09%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63            30      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79             9      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95             3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111            3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127            3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143            3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-463            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1248-1263            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        105399                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                  186368                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               306864064                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            108922880                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   3437.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1220.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   89264005641                       # Total gap between requests
system.mem_ctrls.avgGap                      13739.96                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        32960                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data     76644608                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        32960                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data     76642816                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        32896                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data     76631168                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        32896                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data     76627392                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    108919744                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 369241.082033538434                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 858626759.404016852379                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 369241.082033538434                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 858606684.160721898079                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 368524.109058716043                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 858476195.079304218292                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 368524.109058716043                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 858433893.673789620399                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 1220195513.633980751038                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          515                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data      1198280                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst          515                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data      1198265                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          514                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data      1198141                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          514                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data      1198007                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      1701920                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     48506094                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data 147724898540                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst     50105761                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data 147972075817                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst     52905075                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data 147193952873                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     46275591                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data 147459911453                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 5567341256137                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     94186.59                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data    123280.78                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     97292.74                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data    123488.61                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst    102928.16                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data    122851.95                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     90030.33                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data    123087.69                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   3271212.08                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses          2802700                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets              22075                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                        0                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                  34941                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           16                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            6                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            4                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            2                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            1                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        32960                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data     76689920                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        32960                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data     76688960                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        32896                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data     76681024                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        32896                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data     76672448                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     306866368                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        32960                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        32960                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        32896                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        32896                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       132480                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    108922880                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    108922880                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          515                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data      1198280                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst          515                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data      1198265                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          514                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data      1198141                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          514                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data      1198007                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        4794787                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      1701920                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       1701920                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         2151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         4302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         2151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         4302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         2151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         4302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         2151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         4302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst       369241                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data    859134376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       369241                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data    859123622                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       368524                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    859034717                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       368524                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data    858938643                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       3437732699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         2151                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         2151                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         2151                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         2151                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst       369241                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       369241                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       368524                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       368524                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      1484134                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks   1220230645                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total      1220230645                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks   1220230645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         2151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         4302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         2151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         4302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         2151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         4302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         2151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         4302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst       369241                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data    859134376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       369241                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data    859123622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       368524                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    859034717                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       368524                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data    858938643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      4657963344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              4791839                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             1701871                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       151413                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       151865                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       147341                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       147248                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       154766                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       154730                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       139622                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       139497                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       153910                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       153834                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       148849                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       148916                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       145352                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       145349                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       147862                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       147845                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16       158000                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17       157484                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18       147823                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19       147792                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20       152270                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21       152241                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22       155813                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23       155807                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24       147932                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25       147991                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26       145628                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27       145658                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28       151604                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29       151570                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30       147961                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31       147866                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        50443                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        50520                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        57023                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        56965                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        48751                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        48732                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        57004                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        56985                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        47371                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        47401                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        59260                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        59323                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        47096                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        47065                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        57943                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        57939                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16        47653                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17        47609                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18        58725                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19        58694                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20        48990                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21        48957                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22        62119                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23        62078                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24        45353                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25        45351                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26        59021                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27        59006                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28        46473                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29        46448                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30        57788                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31        57785                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            506729783416                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           15966407548                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       590548631204                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat               105748.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat          123240.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             3099978                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             590993                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            64.69                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           34.73                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      2802724                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   148.282714                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   102.859416                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   192.091823                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127      1638844     58.47%     58.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       802245     28.62%     87.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383       127374      4.54%     91.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        60842      2.17%     93.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        38392      1.37%     95.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        26771      0.96%     96.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        21357      0.76%     96.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        17588      0.63%     97.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        69311      2.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      2802724                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             306677696                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          108919744                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             3435.619063                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW             1220.195514                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   24.24                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               17.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               6.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               56.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 15740521291431                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    8741047861.727915                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    11621048872.339399                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   20155992888.594887                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  6396475346.016148                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 31823509474.417999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 74339671756.190445                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 1151850755.328287                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  154229596954.608185                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1727.788327                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1091510559                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   8039850000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  80132802914                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 15740521291431                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3897535                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1701920                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3020559                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                5                       # Transaction distribution
system.membus.trans_dist::ReadExReq            897252                       # Transaction distribution
system.membus.trans_dist::ReadExResp           897252                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        3897535                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port     14312058                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total     14312058                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               14312058                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port    415789248                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total    415789248                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               415789248                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4794792                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4794792    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4794792                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 15740521291431                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy          5436673824                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               6.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         8732922638                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.8                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       28539375                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     20480448                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect        19020                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups      9264290                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits        9263831                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.995045                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed        2180662                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups      2305984                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits      2305141                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses          843                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted           77                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts       710009                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts        18904                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples    267868737                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     1.540373                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     2.947570                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0    195983858     73.16%     73.16% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     11958408      4.46%     77.63% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      4545108      1.70%     79.33% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      5269970      1.97%     81.29% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      3245768      1.21%     82.50% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      2151748      0.80%     83.31% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      1648112      0.62%     83.92% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      2397402      0.89%     84.82% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     40668363     15.18%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total    267868737                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    249940184                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     412617736                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           96710906                       # Number of memory references committed
system.switch_cpus0.commit.loads             69228575                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          28454731                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating         185399651                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          289102776                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls      2180470                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass        11422      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    221532308     53.69%     53.69% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult        17846      0.00%     53.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     53.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd     12492581      3.03%     56.72% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu      8949320      2.17%     58.89% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     58.89% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     58.89% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc      5329792      1.29%     60.18% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     30049954      7.28%     67.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp       376832      0.09%     67.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt      6585566      1.60%     69.15% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv      3033971      0.74%     69.89% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.89% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     27021262      6.55%     76.44% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.44% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt       505976      0.12%     76.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     26691171      6.47%     83.03% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite     13449238      3.26%     86.29% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     42537404     10.31%     96.60% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite     14033093      3.40%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    412617736                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     40668363                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         4132936                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles    204040223                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         54232772                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles      5540587                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles         20781                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved      9249719                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred          128                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     413624857                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts          649                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           69364712                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           27531872                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses              1091794                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                14183                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15740521291431                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles        86872                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             250908082                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           28539375                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     13749634                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles            267859440                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles          41816                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.miscStallCycles           12                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.pendingTrapStallCycles           77                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.cacheLines         30566181                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes          228                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples    267967309                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     1.545050                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     2.960475                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0       201272844     75.11%     75.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         5814493      2.17%     77.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         2612856      0.98%     78.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         6772417      2.53%     80.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         2483175      0.93%     81.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         3032481      1.13%     82.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         3385850      1.26%     84.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         3490231      1.30%     85.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        39102962     14.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total    267967309                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.106466                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.936013                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           30566194                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   38                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15740521291431                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads            4329580                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads         180552                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses          107                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation         2240                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores        105973                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache            38                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  89264173473                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles         20781                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles         6402030                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       79971736                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         57404947                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles    124167805                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     413497335                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents       122361                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       7028115                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents      31135816                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents      88086939                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    448816880                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups         1010400707                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       405981793                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        302371264                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    447920322                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps          896454                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         27920723                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               640528119                       # The number of ROB reads
system.switch_cpus0.rob.writes              826754266                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        249940184                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          412617736                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       28539355                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     20480418                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect        19020                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups      9264260                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits        9263808                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.995121                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed        2180652                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups      2306007                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits      2305129                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses          878                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted           76                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts       710235                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts        18896                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples    267860740                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     1.540419                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     2.947629                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0    195976914     73.16%     73.16% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     11958473      4.46%     77.63% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      4545604      1.70%     79.33% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      5268834      1.97%     81.29% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      3244878      1.21%     82.50% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      2151777      0.80%     83.31% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      1648082      0.62%     83.92% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      2394854      0.89%     84.82% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     40671324     15.18%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total    267860740                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    249940130                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     412617642                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           96710892                       # Number of memory references committed
system.switch_cpus1.commit.loads             69228566                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          28454726                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating         185399606                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          289102713                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls      2180470                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass        11422      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    221532246     53.69%     53.69% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult        17846      0.00%     53.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     53.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd     12492574      3.03%     56.72% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu      8949320      2.17%     58.89% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     58.89% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     58.89% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc      5329790      1.29%     60.18% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     30049947      7.28%     67.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp       376832      0.09%     67.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt      6585566      1.60%     69.15% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv      3033971      0.74%     69.89% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.89% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     27021260      6.55%     76.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt       505976      0.12%     76.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     26691171      6.47%     83.03% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite     13449236      3.26%     86.29% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     42537395     10.31%     96.60% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite     14033090      3.40%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    412617642                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     40671324                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         4131225                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles    204035165                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         54229672                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles      5542487                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles         20778                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved      9249715                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred          128                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     413624819                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts          641                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           69364832                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           27531786                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses              1091803                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                14183                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15740521291431                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles        86092                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             250908782                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           28539355                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     13749589                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles            267852307                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles          41810                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.miscStallCycles            4                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.pendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.cacheLines         30566226                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes          224                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples    267959337                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     1.545099                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     2.960518                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0       201263723     75.11%     75.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         5816314      2.17%     77.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         2613470      0.98%     78.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         6772447      2.53%     80.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         2481365      0.93%     81.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         3032622      1.13%     82.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         3384807      1.26%     84.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         3490902      1.30%     85.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        39103687     14.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total    267959337                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.106466                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.936015                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           30566231                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                   30                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15740521291431                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            4330412                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads         180744                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses          107                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation         2243                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores        105956                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache            31                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  89264173473                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles         20778                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles         6400953                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       79597677                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         57403394                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles    124536525                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     413497189                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents       124186                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       7018498                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents      31194352                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents      88397559                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    448816843                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups         1010400332                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       405982064                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        302370606                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    447920214                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps          896520                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         27930791                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               640517293                       # The number of ROB reads
system.switch_cpus1.rob.writes              826754535                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        249940130                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          412617642                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       28545759                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     20485303                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect        19008                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups      9265743                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits        9265290                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.995111                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed        2181060                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups      2306353                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits      2305384                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses          969                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted           72                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts       709669                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts        18883                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples    267851697                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     1.540843                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     2.947680                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0    195931142     73.15%     73.15% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     11969603      4.47%     77.62% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      4551896      1.70%     79.32% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      5275622      1.97%     81.29% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      3251181      1.21%     82.50% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      2154739      0.80%     83.31% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      1650479      0.62%     83.92% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      2400372      0.90%     84.82% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     40666663     15.18%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total    267851697                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    249999943                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     412717462                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           96736343                       # Number of memory references committed
system.switch_cpus2.commit.loads             69246932                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          28461133                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         185446630                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          289170471                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls      2180878                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass        11422      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    221582463     53.69%     53.69% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult        17855      0.00%     53.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     53.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd     12496933      3.03%     56.72% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu      8951504      2.17%     58.89% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     58.89% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     58.89% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc      5331016      1.29%     60.18% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     30057659      7.28%     67.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp       376832      0.09%     67.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt      6587606      1.60%     69.15% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv      3034039      0.74%     69.89% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.89% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     27027746      6.55%     76.44% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.44% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt       506044      0.12%     76.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     26698894      6.47%     83.03% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite     13453228      3.26%     86.29% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     42548038     10.31%     96.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite     14036183      3.40%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    412717462                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     40666663                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         4126906                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles    204012773                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         54247300                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles      5542368                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles         20763                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved      9251293                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred          128                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     413724989                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts          649                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           69382504                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           27538792                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses              1092532                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                14186                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15740521291431                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles        81408                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             250966633                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           28545759                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     13751734                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles            267847798                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles          41780                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.miscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.pendingTrapStallCycles           21                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.cacheLines         30573226                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes          225                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples    267950120                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     1.545517                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     2.960798                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0       201238421     75.10%     75.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         5815650      2.17%     77.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         2615764      0.98%     78.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         6775093      2.53%     80.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         2483881      0.93%     81.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         3032045      1.13%     82.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         3385339      1.26%     84.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         3490162      1.30%     85.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        39113765     14.60%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total    267950120                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.106490                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.936231                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           30573230                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                   29                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15740521291431                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads            4328091                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads         180350                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses          142                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation         2241                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores        105971                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache            65                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  89264173473                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles         20763                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles         6397117                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       79816874                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         57421018                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles    124294338                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     413597337                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents       116916                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       6968518                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents      31056160                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents      88293012                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    448920823                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         1010648215                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       406079621                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        302444503                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    448024322                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps          896355                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         27917108                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               640612165                       # The number of ROB reads
system.switch_cpus2.rob.writes              826952904                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        249999943                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          412717462                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       28545769                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     20485290                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect        19009                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups      9265734                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits        9265279                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.995089                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed        2181059                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups      2306367                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits      2305385                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses          982                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted           74                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts       708992                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts        18884                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples    267864354                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     1.540771                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     2.947935                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0    195968068     73.16%     73.16% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     11959119      4.46%     77.62% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      4543725      1.70%     79.32% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      5270656      1.97%     81.29% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      3247037      1.21%     82.50% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      2149194      0.80%     83.30% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      1646035      0.61%     83.92% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      2395467      0.89%     84.81% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     40685053     15.19%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total    267864354                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    250000001                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     412717558                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           96736354                       # Number of memory references committed
system.switch_cpus3.commit.loads             69246941                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          28461135                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating         185446675                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          289170534                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls      2180879                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass        11422      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    221582523     53.69%     53.69% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult        17855      0.00%     53.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     53.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd     12496939      3.03%     56.72% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu      8951504      2.17%     58.89% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     58.89% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     58.89% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc      5331020      1.29%     60.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     30057671      7.28%     67.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp       376832      0.09%     67.56% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt      6587606      1.60%     69.15% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv      3034039      0.74%     69.89% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.89% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     27027749      6.55%     76.44% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.44% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt       506044      0.12%     76.56% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     26698895      6.47%     83.03% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite     13453230      3.26%     86.29% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     42548046     10.31%     96.60% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite     14036183      3.40%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    412717558                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     40685053                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         4123763                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles    204032072                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         54244129                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles      5541949                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles         20767                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved      9251271                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred          128                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     413724274                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts          657                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           69382376                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           27538779                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses              1092525                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                14186                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15740521291431                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles        78854                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             250966132                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           28545769                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     13751723                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles            267862918                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles          41788                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.miscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.pendingTrapStallCycles           21                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.cacheLines         30573155                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes          223                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples    267962690                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     1.545442                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     2.960749                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0       201250970     75.10%     75.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         5817441      2.17%     77.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         2613573      0.98%     78.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         6775479      2.53%     80.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         2483160      0.93%     81.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         3032689      1.13%     82.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         3384783      1.26%     84.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         3491674      1.30%     85.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        39112921     14.60%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total    267962690                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.106490                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.936229                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           30573159                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   29                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15740521291431                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads            4332550                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads         180341                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses          144                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation         2253                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores        105854                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache            47                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  89264173473                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles         20767                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles         6395571                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       79946085                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         57415368                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles    124184889                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     413596849                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents       131205                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       7009316                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents      31102208                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents      88140823                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    448920278                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         1010646991                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       406079361                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        302444209                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    448024440                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps          895727                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         27935458                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               640605851                       # The number of ROB reads
system.switch_cpus3.rob.writes              826951645                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        250000001                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          412717558                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
