
Proect15_RTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006cc0  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f4  08006e50  08006e50  00007e50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006f44  08006f44  0000805c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006f44  08006f44  00007f44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006f4c  08006f4c  0000805c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006f4c  08006f4c  00007f4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006f50  08006f50  00007f50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08006f54  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001b54  2000005c  08006fb0  0000805c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001bb0  08006fb0  00008bb0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000805c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001954c  00000000  00000000  0000808c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000035ce  00000000  00000000  000215d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001680  00000000  00000000  00024ba8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000117e  00000000  00000000  00026228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00003f5d  00000000  00000000  000273a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018f1e  00000000  00000000  0002b303  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fcf8f  00000000  00000000  00044221  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001411b0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000063f8  00000000  00000000  001411f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000086  00000000  00000000  001475ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000005c 	.word	0x2000005c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006e38 	.word	0x08006e38

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000060 	.word	0x20000060
 80001cc:	08006e38 	.word	0x08006e38

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <RGB_SetColor>:
void Red_Task(void *argument);
void Green_Task(void *argument);
void Blue_Task(void *argument);

void RGB_SetColor(uint8_t r, uint8_t g, uint8_t b)
{
 80005ac:	b480      	push	{r7}
 80005ae:	b083      	sub	sp, #12
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	4603      	mov	r3, r0
 80005b4:	71fb      	strb	r3, [r7, #7]
 80005b6:	460b      	mov	r3, r1
 80005b8:	71bb      	strb	r3, [r7, #6]
 80005ba:	4613      	mov	r3, r2
 80005bc:	717b      	strb	r3, [r7, #5]
    if(r) GPIOA->BSRR = (1 << RED_PIN); else GPIOA->BSRR = (1 << (RED_PIN + 16));
 80005be:	79fb      	ldrb	r3, [r7, #7]
 80005c0:	2b00      	cmp	r3, #0
 80005c2:	d004      	beq.n	80005ce <RGB_SetColor+0x22>
 80005c4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80005c8:	2220      	movs	r2, #32
 80005ca:	619a      	str	r2, [r3, #24]
 80005cc:	e004      	b.n	80005d8 <RGB_SetColor+0x2c>
 80005ce:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80005d2:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80005d6:	619a      	str	r2, [r3, #24]
    if(g) GPIOA->BSRR = (1 << GREEN_PIN); else GPIOA->BSRR = (1 << (GREEN_PIN + 16));
 80005d8:	79bb      	ldrb	r3, [r7, #6]
 80005da:	2b00      	cmp	r3, #0
 80005dc:	d004      	beq.n	80005e8 <RGB_SetColor+0x3c>
 80005de:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80005e2:	2240      	movs	r2, #64	@ 0x40
 80005e4:	619a      	str	r2, [r3, #24]
 80005e6:	e004      	b.n	80005f2 <RGB_SetColor+0x46>
 80005e8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80005ec:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80005f0:	619a      	str	r2, [r3, #24]
    if(b) GPIOA->BSRR = (1 << BLUE_PIN); else GPIOA->BSRR = (1 << (BLUE_PIN + 16));
 80005f2:	797b      	ldrb	r3, [r7, #5]
 80005f4:	2b00      	cmp	r3, #0
 80005f6:	d004      	beq.n	8000602 <RGB_SetColor+0x56>
 80005f8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80005fc:	2280      	movs	r2, #128	@ 0x80
 80005fe:	619a      	str	r2, [r3, #24]
}
 8000600:	e004      	b.n	800060c <RGB_SetColor+0x60>
    if(b) GPIOA->BSRR = (1 << BLUE_PIN); else GPIOA->BSRR = (1 << (BLUE_PIN + 16));
 8000602:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000606:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800060a:	619a      	str	r2, [r3, #24]
}
 800060c:	bf00      	nop
 800060e:	370c      	adds	r7, #12
 8000610:	46bd      	mov	sp, r7
 8000612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000616:	4770      	bx	lr

08000618 <main>:

int main(void)
{
 8000618:	b580      	push	{r7, lr}
 800061a:	b09c      	sub	sp, #112	@ 0x70
 800061c:	af00      	add	r7, sp, #0
    HAL_Init();
 800061e:	f000 fb23 	bl	8000c68 <HAL_Init>
    SystemClock_Config();
 8000622:	f000 f935 	bl	8000890 <SystemClock_Config>
    MX_GPIO_Init();
 8000626:	f000 f8e5 	bl	80007f4 <MX_GPIO_Init>
    MX_USART2_UART_Init();
 800062a:	f000 f90d 	bl	8000848 <MX_USART2_UART_Init>

    osKernelInitialize();
 800062e:	f003 f9e5 	bl	80039fc <osKernelInitialize>

    const osThreadAttr_t redTask_attributes = {
 8000632:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000636:	2224      	movs	r2, #36	@ 0x24
 8000638:	2100      	movs	r1, #0
 800063a:	4618      	mov	r0, r3
 800063c:	f005 ff7e 	bl	800653c <memset>
 8000640:	4b21      	ldr	r3, [pc, #132]	@ (80006c8 <main+0xb0>)
 8000642:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8000644:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000648:	663b      	str	r3, [r7, #96]	@ 0x60
 800064a:	2318      	movs	r3, #24
 800064c:	667b      	str	r3, [r7, #100]	@ 0x64
        .name = "RedTask",
        .priority = (osPriority_t) osPriorityNormal,
        .stack_size = 128 * 4
    };
    RedTaskHandle = osThreadNew(Red_Task, NULL, &redTask_attributes);
 800064e:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000652:	461a      	mov	r2, r3
 8000654:	2100      	movs	r1, #0
 8000656:	481d      	ldr	r0, [pc, #116]	@ (80006cc <main+0xb4>)
 8000658:	f003 fa1a 	bl	8003a90 <osThreadNew>
 800065c:	4603      	mov	r3, r0
 800065e:	4a1c      	ldr	r2, [pc, #112]	@ (80006d0 <main+0xb8>)
 8000660:	6013      	str	r3, [r2, #0]

    const osThreadAttr_t greenTask_attributes = {
 8000662:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000666:	2224      	movs	r2, #36	@ 0x24
 8000668:	2100      	movs	r1, #0
 800066a:	4618      	mov	r0, r3
 800066c:	f005 ff66 	bl	800653c <memset>
 8000670:	4b18      	ldr	r3, [pc, #96]	@ (80006d4 <main+0xbc>)
 8000672:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000674:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000678:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800067a:	2318      	movs	r3, #24
 800067c:	643b      	str	r3, [r7, #64]	@ 0x40
        .name = "GreenTask",
        .priority = (osPriority_t) osPriorityNormal,//osPriorityBelowNormal
        .stack_size = 128 * 4
    };
    GreenTaskHandle = osThreadNew(Green_Task, NULL, &greenTask_attributes);
 800067e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000682:	461a      	mov	r2, r3
 8000684:	2100      	movs	r1, #0
 8000686:	4814      	ldr	r0, [pc, #80]	@ (80006d8 <main+0xc0>)
 8000688:	f003 fa02 	bl	8003a90 <osThreadNew>
 800068c:	4603      	mov	r3, r0
 800068e:	4a13      	ldr	r2, [pc, #76]	@ (80006dc <main+0xc4>)
 8000690:	6013      	str	r3, [r2, #0]

    const osThreadAttr_t blueTask_attributes = {
 8000692:	1d3b      	adds	r3, r7, #4
 8000694:	2224      	movs	r2, #36	@ 0x24
 8000696:	2100      	movs	r1, #0
 8000698:	4618      	mov	r0, r3
 800069a:	f005 ff4f 	bl	800653c <memset>
 800069e:	4b10      	ldr	r3, [pc, #64]	@ (80006e0 <main+0xc8>)
 80006a0:	607b      	str	r3, [r7, #4]
 80006a2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80006a6:	61bb      	str	r3, [r7, #24]
 80006a8:	2318      	movs	r3, #24
 80006aa:	61fb      	str	r3, [r7, #28]
        .name = "BlueTask",
        .priority = (osPriority_t) osPriorityNormal,//osPriorityLow
        .stack_size = 128 * 4
    };
    BlueTaskHandle = osThreadNew(Blue_Task, NULL, &blueTask_attributes);
 80006ac:	1d3b      	adds	r3, r7, #4
 80006ae:	461a      	mov	r2, r3
 80006b0:	2100      	movs	r1, #0
 80006b2:	480c      	ldr	r0, [pc, #48]	@ (80006e4 <main+0xcc>)
 80006b4:	f003 f9ec 	bl	8003a90 <osThreadNew>
 80006b8:	4603      	mov	r3, r0
 80006ba:	4a0b      	ldr	r2, [pc, #44]	@ (80006e8 <main+0xd0>)
 80006bc:	6013      	str	r3, [r2, #0]

    osKernelStart();
 80006be:	f003 f9c1 	bl	8003a44 <osKernelStart>

    while (1);
 80006c2:	bf00      	nop
 80006c4:	e7fd      	b.n	80006c2 <main+0xaa>
 80006c6:	bf00      	nop
 80006c8:	08006e50 	.word	0x08006e50
 80006cc:	080006ed 	.word	0x080006ed
 80006d0:	20000100 	.word	0x20000100
 80006d4:	08006e58 	.word	0x08006e58
 80006d8:	08000745 	.word	0x08000745
 80006dc:	20000104 	.word	0x20000104
 80006e0:	08006e64 	.word	0x08006e64
 80006e4:	0800079d 	.word	0x0800079d
 80006e8:	20000108 	.word	0x20000108

080006ec <Red_Task>:
}

void Red_Task(void *argument)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b08a      	sub	sp, #40	@ 0x28
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	6078      	str	r0, [r7, #4]
    char msg[32];
    for(;;)
    {
        sprintf(msg, "Red Task running\r\n");
 80006f4:	f107 0308 	add.w	r3, r7, #8
 80006f8:	4910      	ldr	r1, [pc, #64]	@ (800073c <Red_Task+0x50>)
 80006fa:	4618      	mov	r0, r3
 80006fc:	f005 fefc 	bl	80064f8 <siprintf>
        HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8000700:	f107 0308 	add.w	r3, r7, #8
 8000704:	4618      	mov	r0, r3
 8000706:	f7ff fd63 	bl	80001d0 <strlen>
 800070a:	4603      	mov	r3, r0
 800070c:	b29a      	uxth	r2, r3
 800070e:	f107 0108 	add.w	r1, r7, #8
 8000712:	f04f 33ff 	mov.w	r3, #4294967295
 8000716:	480a      	ldr	r0, [pc, #40]	@ (8000740 <Red_Task+0x54>)
 8000718:	f002 fbce 	bl	8002eb8 <HAL_UART_Transmit>
        RGB_SetColor(0,0,0);
 800071c:	2200      	movs	r2, #0
 800071e:	2100      	movs	r1, #0
 8000720:	2000      	movs	r0, #0
 8000722:	f7ff ff43 	bl	80005ac <RGB_SetColor>
        //osDelay(TASK_DELAY_MS);
        RGB_SetColor(1,0,0);
 8000726:	2200      	movs	r2, #0
 8000728:	2100      	movs	r1, #0
 800072a:	2001      	movs	r0, #1
 800072c:	f7ff ff3e 	bl	80005ac <RGB_SetColor>
        osDelay(TASK_DELAY_MS);
 8000730:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000734:	f003 fa3e 	bl	8003bb4 <osDelay>
        sprintf(msg, "Red Task running\r\n");
 8000738:	bf00      	nop
 800073a:	e7db      	b.n	80006f4 <Red_Task+0x8>
 800073c:	08006e70 	.word	0x08006e70
 8000740:	20000078 	.word	0x20000078

08000744 <Green_Task>:
    }
}

void Green_Task(void *argument)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	b08a      	sub	sp, #40	@ 0x28
 8000748:	af00      	add	r7, sp, #0
 800074a:	6078      	str	r0, [r7, #4]
    char msg[32];
    for(;;)
    {
        sprintf(msg, "Green Task running\r\n");
 800074c:	f107 0308 	add.w	r3, r7, #8
 8000750:	4910      	ldr	r1, [pc, #64]	@ (8000794 <Green_Task+0x50>)
 8000752:	4618      	mov	r0, r3
 8000754:	f005 fed0 	bl	80064f8 <siprintf>
        HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8000758:	f107 0308 	add.w	r3, r7, #8
 800075c:	4618      	mov	r0, r3
 800075e:	f7ff fd37 	bl	80001d0 <strlen>
 8000762:	4603      	mov	r3, r0
 8000764:	b29a      	uxth	r2, r3
 8000766:	f107 0108 	add.w	r1, r7, #8
 800076a:	f04f 33ff 	mov.w	r3, #4294967295
 800076e:	480a      	ldr	r0, [pc, #40]	@ (8000798 <Green_Task+0x54>)
 8000770:	f002 fba2 	bl	8002eb8 <HAL_UART_Transmit>
        RGB_SetColor(0,0,0);
 8000774:	2200      	movs	r2, #0
 8000776:	2100      	movs	r1, #0
 8000778:	2000      	movs	r0, #0
 800077a:	f7ff ff17 	bl	80005ac <RGB_SetColor>
        //osDelay(TASK_DELAY_MS);
        RGB_SetColor(0,1,0);
 800077e:	2200      	movs	r2, #0
 8000780:	2101      	movs	r1, #1
 8000782:	2000      	movs	r0, #0
 8000784:	f7ff ff12 	bl	80005ac <RGB_SetColor>
        osDelay(TASK_DELAY_MS);
 8000788:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800078c:	f003 fa12 	bl	8003bb4 <osDelay>
        sprintf(msg, "Green Task running\r\n");
 8000790:	bf00      	nop
 8000792:	e7db      	b.n	800074c <Green_Task+0x8>
 8000794:	08006e84 	.word	0x08006e84
 8000798:	20000078 	.word	0x20000078

0800079c <Blue_Task>:
    }
}

void Blue_Task(void *argument)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	b08a      	sub	sp, #40	@ 0x28
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	6078      	str	r0, [r7, #4]
    char msg[32];
    for(;;)
    {
        sprintf(msg, "Blue Task running\r\n");
 80007a4:	f107 0308 	add.w	r3, r7, #8
 80007a8:	4910      	ldr	r1, [pc, #64]	@ (80007ec <Blue_Task+0x50>)
 80007aa:	4618      	mov	r0, r3
 80007ac:	f005 fea4 	bl	80064f8 <siprintf>
        HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80007b0:	f107 0308 	add.w	r3, r7, #8
 80007b4:	4618      	mov	r0, r3
 80007b6:	f7ff fd0b 	bl	80001d0 <strlen>
 80007ba:	4603      	mov	r3, r0
 80007bc:	b29a      	uxth	r2, r3
 80007be:	f107 0108 	add.w	r1, r7, #8
 80007c2:	f04f 33ff 	mov.w	r3, #4294967295
 80007c6:	480a      	ldr	r0, [pc, #40]	@ (80007f0 <Blue_Task+0x54>)
 80007c8:	f002 fb76 	bl	8002eb8 <HAL_UART_Transmit>
        RGB_SetColor(0,0,0);
 80007cc:	2200      	movs	r2, #0
 80007ce:	2100      	movs	r1, #0
 80007d0:	2000      	movs	r0, #0
 80007d2:	f7ff feeb 	bl	80005ac <RGB_SetColor>
        //osDelay(TASK_DELAY_MS);
        RGB_SetColor(0,0,1);
 80007d6:	2201      	movs	r2, #1
 80007d8:	2100      	movs	r1, #0
 80007da:	2000      	movs	r0, #0
 80007dc:	f7ff fee6 	bl	80005ac <RGB_SetColor>
        osDelay(TASK_DELAY_MS);
 80007e0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80007e4:	f003 f9e6 	bl	8003bb4 <osDelay>
        sprintf(msg, "Blue Task running\r\n");
 80007e8:	bf00      	nop
 80007ea:	e7db      	b.n	80007a4 <Blue_Task+0x8>
 80007ec:	08006e9c 	.word	0x08006e9c
 80007f0:	20000078 	.word	0x20000078

080007f4 <MX_GPIO_Init>:
    }
}

static void MX_GPIO_Init(void)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b086      	sub	sp, #24
 80007f8:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007fa:	1d3b      	adds	r3, r7, #4
 80007fc:	2200      	movs	r2, #0
 80007fe:	601a      	str	r2, [r3, #0]
 8000800:	605a      	str	r2, [r3, #4]
 8000802:	609a      	str	r2, [r3, #8]
 8000804:	60da      	str	r2, [r3, #12]
 8000806:	611a      	str	r2, [r3, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000808:	4b0e      	ldr	r3, [pc, #56]	@ (8000844 <MX_GPIO_Init+0x50>)
 800080a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800080c:	4a0d      	ldr	r2, [pc, #52]	@ (8000844 <MX_GPIO_Init+0x50>)
 800080e:	f043 0301 	orr.w	r3, r3, #1
 8000812:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000814:	4b0b      	ldr	r3, [pc, #44]	@ (8000844 <MX_GPIO_Init+0x50>)
 8000816:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000818:	f003 0301 	and.w	r3, r3, #1
 800081c:	603b      	str	r3, [r7, #0]
 800081e:	683b      	ldr	r3, [r7, #0]
    GPIO_InitStruct.Pin = (1<<RED_PIN)|(1<<GREEN_PIN)|(1<<BLUE_PIN);
 8000820:	23e0      	movs	r3, #224	@ 0xe0
 8000822:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000824:	2301      	movs	r3, #1
 8000826:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000828:	2300      	movs	r3, #0
 800082a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800082c:	2300      	movs	r3, #0
 800082e:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000830:	1d3b      	adds	r3, r7, #4
 8000832:	4619      	mov	r1, r3
 8000834:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000838:	f000 fb24 	bl	8000e84 <HAL_GPIO_Init>
}
 800083c:	bf00      	nop
 800083e:	3718      	adds	r7, #24
 8000840:	46bd      	mov	sp, r7
 8000842:	bd80      	pop	{r7, pc}
 8000844:	40021000 	.word	0x40021000

08000848 <MX_USART2_UART_Init>:

static void MX_USART2_UART_Init(void)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	af00      	add	r7, sp, #0
    huart2.Instance = USART2;
 800084c:	4b0e      	ldr	r3, [pc, #56]	@ (8000888 <MX_USART2_UART_Init+0x40>)
 800084e:	4a0f      	ldr	r2, [pc, #60]	@ (800088c <MX_USART2_UART_Init+0x44>)
 8000850:	601a      	str	r2, [r3, #0]
    huart2.Init.BaudRate = 115200;
 8000852:	4b0d      	ldr	r3, [pc, #52]	@ (8000888 <MX_USART2_UART_Init+0x40>)
 8000854:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000858:	605a      	str	r2, [r3, #4]
    huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800085a:	4b0b      	ldr	r3, [pc, #44]	@ (8000888 <MX_USART2_UART_Init+0x40>)
 800085c:	2200      	movs	r2, #0
 800085e:	609a      	str	r2, [r3, #8]
    huart2.Init.StopBits = UART_STOPBITS_1;
 8000860:	4b09      	ldr	r3, [pc, #36]	@ (8000888 <MX_USART2_UART_Init+0x40>)
 8000862:	2200      	movs	r2, #0
 8000864:	60da      	str	r2, [r3, #12]
    huart2.Init.Parity = UART_PARITY_NONE;
 8000866:	4b08      	ldr	r3, [pc, #32]	@ (8000888 <MX_USART2_UART_Init+0x40>)
 8000868:	2200      	movs	r2, #0
 800086a:	611a      	str	r2, [r3, #16]
    huart2.Init.Mode = UART_MODE_TX_RX;
 800086c:	4b06      	ldr	r3, [pc, #24]	@ (8000888 <MX_USART2_UART_Init+0x40>)
 800086e:	220c      	movs	r2, #12
 8000870:	615a      	str	r2, [r3, #20]
    huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000872:	4b05      	ldr	r3, [pc, #20]	@ (8000888 <MX_USART2_UART_Init+0x40>)
 8000874:	2200      	movs	r2, #0
 8000876:	619a      	str	r2, [r3, #24]
    huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000878:	4b03      	ldr	r3, [pc, #12]	@ (8000888 <MX_USART2_UART_Init+0x40>)
 800087a:	2200      	movs	r2, #0
 800087c:	61da      	str	r2, [r3, #28]
    HAL_UART_Init(&huart2);
 800087e:	4802      	ldr	r0, [pc, #8]	@ (8000888 <MX_USART2_UART_Init+0x40>)
 8000880:	f002 facc 	bl	8002e1c <HAL_UART_Init>
}
 8000884:	bf00      	nop
 8000886:	bd80      	pop	{r7, pc}
 8000888:	20000078 	.word	0x20000078
 800088c:	40004400 	.word	0x40004400

08000890 <SystemClock_Config>:

void SystemClock_Config(void)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	b096      	sub	sp, #88	@ 0x58
 8000894:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000896:	f107 0314 	add.w	r3, r7, #20
 800089a:	2244      	movs	r2, #68	@ 0x44
 800089c:	2100      	movs	r1, #0
 800089e:	4618      	mov	r0, r3
 80008a0:	f005 fe4c 	bl	800653c <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008a4:	463b      	mov	r3, r7
 80008a6:	2200      	movs	r2, #0
 80008a8:	601a      	str	r2, [r3, #0]
 80008aa:	605a      	str	r2, [r3, #4]
 80008ac:	609a      	str	r2, [r3, #8]
 80008ae:	60da      	str	r2, [r3, #12]
 80008b0:	611a      	str	r2, [r3, #16]

    if(HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80008b2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80008b6:	f000 fc9d 	bl	80011f4 <HAL_PWREx_ControlVoltageScaling>
 80008ba:	4603      	mov	r3, r0
 80008bc:	2b00      	cmp	r3, #0
 80008be:	d001      	beq.n	80008c4 <SystemClock_Config+0x34>
        Error_Handler();
 80008c0:	f000 f835 	bl	800092e <Error_Handler>

    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80008c4:	2302      	movs	r3, #2
 80008c6:	617b      	str	r3, [r7, #20]
    RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80008c8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80008cc:	623b      	str	r3, [r7, #32]
    RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80008ce:	2310      	movs	r3, #16
 80008d0:	627b      	str	r3, [r7, #36]	@ 0x24
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008d2:	2302      	movs	r3, #2
 80008d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80008d6:	2302      	movs	r3, #2
 80008d8:	643b      	str	r3, [r7, #64]	@ 0x40
    RCC_OscInitStruct.PLL.PLLM = 1;
 80008da:	2301      	movs	r3, #1
 80008dc:	647b      	str	r3, [r7, #68]	@ 0x44
    RCC_OscInitStruct.PLL.PLLN = 10;
 80008de:	230a      	movs	r3, #10
 80008e0:	64bb      	str	r3, [r7, #72]	@ 0x48
    RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80008e2:	2302      	movs	r3, #2
 80008e4:	657b      	str	r3, [r7, #84]	@ 0x54
    RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80008e6:	2302      	movs	r3, #2
 80008e8:	653b      	str	r3, [r7, #80]	@ 0x50
    if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008ea:	f107 0314 	add.w	r3, r7, #20
 80008ee:	4618      	mov	r0, r3
 80008f0:	f000 fcd6 	bl	80012a0 <HAL_RCC_OscConfig>
 80008f4:	4603      	mov	r3, r0
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	d001      	beq.n	80008fe <SystemClock_Config+0x6e>
        Error_Handler();
 80008fa:	f000 f818 	bl	800092e <Error_Handler>

    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008fe:	230f      	movs	r3, #15
 8000900:	603b      	str	r3, [r7, #0]
                                |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000902:	2303      	movs	r3, #3
 8000904:	607b      	str	r3, [r7, #4]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000906:	2300      	movs	r3, #0
 8000908:	60bb      	str	r3, [r7, #8]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800090a:	2300      	movs	r3, #0
 800090c:	60fb      	str	r3, [r7, #12]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800090e:	2300      	movs	r3, #0
 8000910:	613b      	str	r3, [r7, #16]
    if(HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000912:	463b      	mov	r3, r7
 8000914:	2104      	movs	r1, #4
 8000916:	4618      	mov	r0, r3
 8000918:	f001 f89e 	bl	8001a58 <HAL_RCC_ClockConfig>
 800091c:	4603      	mov	r3, r0
 800091e:	2b00      	cmp	r3, #0
 8000920:	d001      	beq.n	8000926 <SystemClock_Config+0x96>
        Error_Handler();
 8000922:	f000 f804 	bl	800092e <Error_Handler>
}
 8000926:	bf00      	nop
 8000928:	3758      	adds	r7, #88	@ 0x58
 800092a:	46bd      	mov	sp, r7
 800092c:	bd80      	pop	{r7, pc}

0800092e <Error_Handler>:

void Error_Handler(void)
{
 800092e:	b480      	push	{r7}
 8000930:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000932:	b672      	cpsid	i
}
 8000934:	bf00      	nop
    __disable_irq();
    while(1);
 8000936:	bf00      	nop
 8000938:	e7fd      	b.n	8000936 <Error_Handler+0x8>
	...

0800093c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	b082      	sub	sp, #8
 8000940:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000942:	4b11      	ldr	r3, [pc, #68]	@ (8000988 <HAL_MspInit+0x4c>)
 8000944:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000946:	4a10      	ldr	r2, [pc, #64]	@ (8000988 <HAL_MspInit+0x4c>)
 8000948:	f043 0301 	orr.w	r3, r3, #1
 800094c:	6613      	str	r3, [r2, #96]	@ 0x60
 800094e:	4b0e      	ldr	r3, [pc, #56]	@ (8000988 <HAL_MspInit+0x4c>)
 8000950:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000952:	f003 0301 	and.w	r3, r3, #1
 8000956:	607b      	str	r3, [r7, #4]
 8000958:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800095a:	4b0b      	ldr	r3, [pc, #44]	@ (8000988 <HAL_MspInit+0x4c>)
 800095c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800095e:	4a0a      	ldr	r2, [pc, #40]	@ (8000988 <HAL_MspInit+0x4c>)
 8000960:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000964:	6593      	str	r3, [r2, #88]	@ 0x58
 8000966:	4b08      	ldr	r3, [pc, #32]	@ (8000988 <HAL_MspInit+0x4c>)
 8000968:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800096a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800096e:	603b      	str	r3, [r7, #0]
 8000970:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000972:	2200      	movs	r2, #0
 8000974:	210f      	movs	r1, #15
 8000976:	f06f 0001 	mvn.w	r0, #1
 800097a:	f000 fa59 	bl	8000e30 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800097e:	bf00      	nop
 8000980:	3708      	adds	r7, #8
 8000982:	46bd      	mov	sp, r7
 8000984:	bd80      	pop	{r7, pc}
 8000986:	bf00      	nop
 8000988:	40021000 	.word	0x40021000

0800098c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	b0ac      	sub	sp, #176	@ 0xb0
 8000990:	af00      	add	r7, sp, #0
 8000992:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000994:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000998:	2200      	movs	r2, #0
 800099a:	601a      	str	r2, [r3, #0]
 800099c:	605a      	str	r2, [r3, #4]
 800099e:	609a      	str	r2, [r3, #8]
 80009a0:	60da      	str	r2, [r3, #12]
 80009a2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80009a4:	f107 0314 	add.w	r3, r7, #20
 80009a8:	2288      	movs	r2, #136	@ 0x88
 80009aa:	2100      	movs	r1, #0
 80009ac:	4618      	mov	r0, r3
 80009ae:	f005 fdc5 	bl	800653c <memset>
  if(huart->Instance==USART2)
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	681b      	ldr	r3, [r3, #0]
 80009b6:	4a21      	ldr	r2, [pc, #132]	@ (8000a3c <HAL_UART_MspInit+0xb0>)
 80009b8:	4293      	cmp	r3, r2
 80009ba:	d13b      	bne.n	8000a34 <HAL_UART_MspInit+0xa8>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80009bc:	2302      	movs	r3, #2
 80009be:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80009c0:	2300      	movs	r3, #0
 80009c2:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80009c4:	f107 0314 	add.w	r3, r7, #20
 80009c8:	4618      	mov	r0, r3
 80009ca:	f001 fa9b 	bl	8001f04 <HAL_RCCEx_PeriphCLKConfig>
 80009ce:	4603      	mov	r3, r0
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	d001      	beq.n	80009d8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80009d4:	f7ff ffab 	bl	800092e <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80009d8:	4b19      	ldr	r3, [pc, #100]	@ (8000a40 <HAL_UART_MspInit+0xb4>)
 80009da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80009dc:	4a18      	ldr	r2, [pc, #96]	@ (8000a40 <HAL_UART_MspInit+0xb4>)
 80009de:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80009e2:	6593      	str	r3, [r2, #88]	@ 0x58
 80009e4:	4b16      	ldr	r3, [pc, #88]	@ (8000a40 <HAL_UART_MspInit+0xb4>)
 80009e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80009e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80009ec:	613b      	str	r3, [r7, #16]
 80009ee:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009f0:	4b13      	ldr	r3, [pc, #76]	@ (8000a40 <HAL_UART_MspInit+0xb4>)
 80009f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009f4:	4a12      	ldr	r2, [pc, #72]	@ (8000a40 <HAL_UART_MspInit+0xb4>)
 80009f6:	f043 0301 	orr.w	r3, r3, #1
 80009fa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009fc:	4b10      	ldr	r3, [pc, #64]	@ (8000a40 <HAL_UART_MspInit+0xb4>)
 80009fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a00:	f003 0301 	and.w	r3, r3, #1
 8000a04:	60fb      	str	r3, [r7, #12]
 8000a06:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000a08:	230c      	movs	r3, #12
 8000a0a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a0e:	2302      	movs	r3, #2
 8000a10:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a14:	2300      	movs	r3, #0
 8000a16:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a1a:	2303      	movs	r3, #3
 8000a1c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000a20:	2307      	movs	r3, #7
 8000a22:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a26:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000a2a:	4619      	mov	r1, r3
 8000a2c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a30:	f000 fa28 	bl	8000e84 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000a34:	bf00      	nop
 8000a36:	37b0      	adds	r7, #176	@ 0xb0
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	bd80      	pop	{r7, pc}
 8000a3c:	40004400 	.word	0x40004400
 8000a40:	40021000 	.word	0x40021000

08000a44 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b08e      	sub	sp, #56	@ 0x38
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 8000a52:	4b34      	ldr	r3, [pc, #208]	@ (8000b24 <HAL_InitTick+0xe0>)
 8000a54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a56:	4a33      	ldr	r2, [pc, #204]	@ (8000b24 <HAL_InitTick+0xe0>)
 8000a58:	f043 0304 	orr.w	r3, r3, #4
 8000a5c:	6593      	str	r3, [r2, #88]	@ 0x58
 8000a5e:	4b31      	ldr	r3, [pc, #196]	@ (8000b24 <HAL_InitTick+0xe0>)
 8000a60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a62:	f003 0304 	and.w	r3, r3, #4
 8000a66:	60fb      	str	r3, [r7, #12]
 8000a68:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000a6a:	f107 0210 	add.w	r2, r7, #16
 8000a6e:	f107 0314 	add.w	r3, r7, #20
 8000a72:	4611      	mov	r1, r2
 8000a74:	4618      	mov	r0, r3
 8000a76:	f001 f9b3 	bl	8001de0 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000a7a:	6a3b      	ldr	r3, [r7, #32]
 8000a7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM4 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000a7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d103      	bne.n	8000a8c <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000a84:	f001 f980 	bl	8001d88 <HAL_RCC_GetPCLK1Freq>
 8000a88:	6378      	str	r0, [r7, #52]	@ 0x34
 8000a8a:	e004      	b.n	8000a96 <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000a8c:	f001 f97c 	bl	8001d88 <HAL_RCC_GetPCLK1Freq>
 8000a90:	4603      	mov	r3, r0
 8000a92:	005b      	lsls	r3, r3, #1
 8000a94:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000a96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000a98:	4a23      	ldr	r2, [pc, #140]	@ (8000b28 <HAL_InitTick+0xe4>)
 8000a9a:	fba2 2303 	umull	r2, r3, r2, r3
 8000a9e:	0c9b      	lsrs	r3, r3, #18
 8000aa0:	3b01      	subs	r3, #1
 8000aa2:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 8000aa4:	4b21      	ldr	r3, [pc, #132]	@ (8000b2c <HAL_InitTick+0xe8>)
 8000aa6:	4a22      	ldr	r2, [pc, #136]	@ (8000b30 <HAL_InitTick+0xec>)
 8000aa8:	601a      	str	r2, [r3, #0]
   * Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 8000aaa:	4b20      	ldr	r3, [pc, #128]	@ (8000b2c <HAL_InitTick+0xe8>)
 8000aac:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000ab0:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 8000ab2:	4a1e      	ldr	r2, [pc, #120]	@ (8000b2c <HAL_InitTick+0xe8>)
 8000ab4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000ab6:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 8000ab8:	4b1c      	ldr	r3, [pc, #112]	@ (8000b2c <HAL_InitTick+0xe8>)
 8000aba:	2200      	movs	r2, #0
 8000abc:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000abe:	4b1b      	ldr	r3, [pc, #108]	@ (8000b2c <HAL_InitTick+0xe8>)
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	609a      	str	r2, [r3, #8]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ac4:	4b19      	ldr	r3, [pc, #100]	@ (8000b2c <HAL_InitTick+0xe8>)
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim4);
 8000aca:	4818      	ldr	r0, [pc, #96]	@ (8000b2c <HAL_InitTick+0xe8>)
 8000acc:	f001 fed6 	bl	800287c <HAL_TIM_Base_Init>
 8000ad0:	4603      	mov	r3, r0
 8000ad2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000ad6:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d11b      	bne.n	8000b16 <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim4);
 8000ade:	4813      	ldr	r0, [pc, #76]	@ (8000b2c <HAL_InitTick+0xe8>)
 8000ae0:	f001 ff2e 	bl	8002940 <HAL_TIM_Base_Start_IT>
 8000ae4:	4603      	mov	r3, r0
 8000ae6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000aea:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	d111      	bne.n	8000b16 <HAL_InitTick+0xd2>
    {
    /* Enable the TIM4 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8000af2:	201e      	movs	r0, #30
 8000af4:	f000 f9b8 	bl	8000e68 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	2b0f      	cmp	r3, #15
 8000afc:	d808      	bhi.n	8000b10 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority, 0U);
 8000afe:	2200      	movs	r2, #0
 8000b00:	6879      	ldr	r1, [r7, #4]
 8000b02:	201e      	movs	r0, #30
 8000b04:	f000 f994 	bl	8000e30 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000b08:	4a0a      	ldr	r2, [pc, #40]	@ (8000b34 <HAL_InitTick+0xf0>)
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	6013      	str	r3, [r2, #0]
 8000b0e:	e002      	b.n	8000b16 <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8000b10:	2301      	movs	r3, #1
 8000b12:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000b16:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000b1a:	4618      	mov	r0, r3
 8000b1c:	3738      	adds	r7, #56	@ 0x38
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	bd80      	pop	{r7, pc}
 8000b22:	bf00      	nop
 8000b24:	40021000 	.word	0x40021000
 8000b28:	431bde83 	.word	0x431bde83
 8000b2c:	2000010c 	.word	0x2000010c
 8000b30:	40000800 	.word	0x40000800
 8000b34:	20000004 	.word	0x20000004

08000b38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b38:	b480      	push	{r7}
 8000b3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b3c:	bf00      	nop
 8000b3e:	e7fd      	b.n	8000b3c <NMI_Handler+0x4>

08000b40 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b40:	b480      	push	{r7}
 8000b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b44:	bf00      	nop
 8000b46:	e7fd      	b.n	8000b44 <HardFault_Handler+0x4>

08000b48 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b48:	b480      	push	{r7}
 8000b4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b4c:	bf00      	nop
 8000b4e:	e7fd      	b.n	8000b4c <MemManage_Handler+0x4>

08000b50 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b50:	b480      	push	{r7}
 8000b52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b54:	bf00      	nop
 8000b56:	e7fd      	b.n	8000b54 <BusFault_Handler+0x4>

08000b58 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b58:	b480      	push	{r7}
 8000b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b5c:	bf00      	nop
 8000b5e:	e7fd      	b.n	8000b5c <UsageFault_Handler+0x4>

08000b60 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b60:	b480      	push	{r7}
 8000b62:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b64:	bf00      	nop
 8000b66:	46bd      	mov	sp, r7
 8000b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b6c:	4770      	bx	lr
	...

08000b70 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8000b74:	4802      	ldr	r0, [pc, #8]	@ (8000b80 <TIM4_IRQHandler+0x10>)
 8000b76:	f001 ff53 	bl	8002a20 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8000b7a:	bf00      	nop
 8000b7c:	bd80      	pop	{r7, pc}
 8000b7e:	bf00      	nop
 8000b80:	2000010c 	.word	0x2000010c

08000b84 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b086      	sub	sp, #24
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b8c:	4a14      	ldr	r2, [pc, #80]	@ (8000be0 <_sbrk+0x5c>)
 8000b8e:	4b15      	ldr	r3, [pc, #84]	@ (8000be4 <_sbrk+0x60>)
 8000b90:	1ad3      	subs	r3, r2, r3
 8000b92:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b94:	697b      	ldr	r3, [r7, #20]
 8000b96:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b98:	4b13      	ldr	r3, [pc, #76]	@ (8000be8 <_sbrk+0x64>)
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d102      	bne.n	8000ba6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ba0:	4b11      	ldr	r3, [pc, #68]	@ (8000be8 <_sbrk+0x64>)
 8000ba2:	4a12      	ldr	r2, [pc, #72]	@ (8000bec <_sbrk+0x68>)
 8000ba4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ba6:	4b10      	ldr	r3, [pc, #64]	@ (8000be8 <_sbrk+0x64>)
 8000ba8:	681a      	ldr	r2, [r3, #0]
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	4413      	add	r3, r2
 8000bae:	693a      	ldr	r2, [r7, #16]
 8000bb0:	429a      	cmp	r2, r3
 8000bb2:	d207      	bcs.n	8000bc4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000bb4:	f005 fcca 	bl	800654c <__errno>
 8000bb8:	4603      	mov	r3, r0
 8000bba:	220c      	movs	r2, #12
 8000bbc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000bbe:	f04f 33ff 	mov.w	r3, #4294967295
 8000bc2:	e009      	b.n	8000bd8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000bc4:	4b08      	ldr	r3, [pc, #32]	@ (8000be8 <_sbrk+0x64>)
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000bca:	4b07      	ldr	r3, [pc, #28]	@ (8000be8 <_sbrk+0x64>)
 8000bcc:	681a      	ldr	r2, [r3, #0]
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	4413      	add	r3, r2
 8000bd2:	4a05      	ldr	r2, [pc, #20]	@ (8000be8 <_sbrk+0x64>)
 8000bd4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000bd6:	68fb      	ldr	r3, [r7, #12]
}
 8000bd8:	4618      	mov	r0, r3
 8000bda:	3718      	adds	r7, #24
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	bd80      	pop	{r7, pc}
 8000be0:	20018000 	.word	0x20018000
 8000be4:	00000400 	.word	0x00000400
 8000be8:	20000158 	.word	0x20000158
 8000bec:	20001bb0 	.word	0x20001bb0

08000bf0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000bf4:	4b06      	ldr	r3, [pc, #24]	@ (8000c10 <SystemInit+0x20>)
 8000bf6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000bfa:	4a05      	ldr	r2, [pc, #20]	@ (8000c10 <SystemInit+0x20>)
 8000bfc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000c00:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000c04:	bf00      	nop
 8000c06:	46bd      	mov	sp, r7
 8000c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0c:	4770      	bx	lr
 8000c0e:	bf00      	nop
 8000c10:	e000ed00 	.word	0xe000ed00

08000c14 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000c14:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000c4c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000c18:	f7ff ffea 	bl	8000bf0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c1c:	480c      	ldr	r0, [pc, #48]	@ (8000c50 <LoopForever+0x6>)
  ldr r1, =_edata
 8000c1e:	490d      	ldr	r1, [pc, #52]	@ (8000c54 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000c20:	4a0d      	ldr	r2, [pc, #52]	@ (8000c58 <LoopForever+0xe>)
  movs r3, #0
 8000c22:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c24:	e002      	b.n	8000c2c <LoopCopyDataInit>

08000c26 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c26:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c28:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c2a:	3304      	adds	r3, #4

08000c2c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c2c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c2e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c30:	d3f9      	bcc.n	8000c26 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c32:	4a0a      	ldr	r2, [pc, #40]	@ (8000c5c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000c34:	4c0a      	ldr	r4, [pc, #40]	@ (8000c60 <LoopForever+0x16>)
  movs r3, #0
 8000c36:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c38:	e001      	b.n	8000c3e <LoopFillZerobss>

08000c3a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c3a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c3c:	3204      	adds	r2, #4

08000c3e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c3e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c40:	d3fb      	bcc.n	8000c3a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000c42:	f005 fc89 	bl	8006558 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000c46:	f7ff fce7 	bl	8000618 <main>

08000c4a <LoopForever>:

LoopForever:
    b LoopForever
 8000c4a:	e7fe      	b.n	8000c4a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000c4c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000c50:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c54:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000c58:	08006f54 	.word	0x08006f54
  ldr r2, =_sbss
 8000c5c:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000c60:	20001bb0 	.word	0x20001bb0

08000c64 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000c64:	e7fe      	b.n	8000c64 <ADC1_2_IRQHandler>
	...

08000c68 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b082      	sub	sp, #8
 8000c6c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000c6e:	2300      	movs	r3, #0
 8000c70:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c72:	4b0c      	ldr	r3, [pc, #48]	@ (8000ca4 <HAL_Init+0x3c>)
 8000c74:	681b      	ldr	r3, [r3, #0]
 8000c76:	4a0b      	ldr	r2, [pc, #44]	@ (8000ca4 <HAL_Init+0x3c>)
 8000c78:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000c7c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c7e:	2003      	movs	r0, #3
 8000c80:	f000 f8cb 	bl	8000e1a <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000c84:	200f      	movs	r0, #15
 8000c86:	f7ff fedd 	bl	8000a44 <HAL_InitTick>
 8000c8a:	4603      	mov	r3, r0
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d002      	beq.n	8000c96 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000c90:	2301      	movs	r3, #1
 8000c92:	71fb      	strb	r3, [r7, #7]
 8000c94:	e001      	b.n	8000c9a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000c96:	f7ff fe51 	bl	800093c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000c9a:	79fb      	ldrb	r3, [r7, #7]
}
 8000c9c:	4618      	mov	r0, r3
 8000c9e:	3708      	adds	r7, #8
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	bd80      	pop	{r7, pc}
 8000ca4:	40022000 	.word	0x40022000

08000ca8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ca8:	b480      	push	{r7}
 8000caa:	af00      	add	r7, sp, #0
  return uwTick;
 8000cac:	4b03      	ldr	r3, [pc, #12]	@ (8000cbc <HAL_GetTick+0x14>)
 8000cae:	681b      	ldr	r3, [r3, #0]
}
 8000cb0:	4618      	mov	r0, r3
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb8:	4770      	bx	lr
 8000cba:	bf00      	nop
 8000cbc:	2000015c 	.word	0x2000015c

08000cc0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000cc0:	b480      	push	{r7}
 8000cc2:	b085      	sub	sp, #20
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	f003 0307 	and.w	r3, r3, #7
 8000cce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000cd0:	4b0c      	ldr	r3, [pc, #48]	@ (8000d04 <__NVIC_SetPriorityGrouping+0x44>)
 8000cd2:	68db      	ldr	r3, [r3, #12]
 8000cd4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000cd6:	68ba      	ldr	r2, [r7, #8]
 8000cd8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000cdc:	4013      	ands	r3, r2
 8000cde:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ce0:	68fb      	ldr	r3, [r7, #12]
 8000ce2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ce4:	68bb      	ldr	r3, [r7, #8]
 8000ce6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ce8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000cec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000cf0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000cf2:	4a04      	ldr	r2, [pc, #16]	@ (8000d04 <__NVIC_SetPriorityGrouping+0x44>)
 8000cf4:	68bb      	ldr	r3, [r7, #8]
 8000cf6:	60d3      	str	r3, [r2, #12]
}
 8000cf8:	bf00      	nop
 8000cfa:	3714      	adds	r7, #20
 8000cfc:	46bd      	mov	sp, r7
 8000cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d02:	4770      	bx	lr
 8000d04:	e000ed00 	.word	0xe000ed00

08000d08 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d08:	b480      	push	{r7}
 8000d0a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d0c:	4b04      	ldr	r3, [pc, #16]	@ (8000d20 <__NVIC_GetPriorityGrouping+0x18>)
 8000d0e:	68db      	ldr	r3, [r3, #12]
 8000d10:	0a1b      	lsrs	r3, r3, #8
 8000d12:	f003 0307 	and.w	r3, r3, #7
}
 8000d16:	4618      	mov	r0, r3
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1e:	4770      	bx	lr
 8000d20:	e000ed00 	.word	0xe000ed00

08000d24 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d24:	b480      	push	{r7}
 8000d26:	b083      	sub	sp, #12
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	4603      	mov	r3, r0
 8000d2c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	db0b      	blt.n	8000d4e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d36:	79fb      	ldrb	r3, [r7, #7]
 8000d38:	f003 021f 	and.w	r2, r3, #31
 8000d3c:	4907      	ldr	r1, [pc, #28]	@ (8000d5c <__NVIC_EnableIRQ+0x38>)
 8000d3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d42:	095b      	lsrs	r3, r3, #5
 8000d44:	2001      	movs	r0, #1
 8000d46:	fa00 f202 	lsl.w	r2, r0, r2
 8000d4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000d4e:	bf00      	nop
 8000d50:	370c      	adds	r7, #12
 8000d52:	46bd      	mov	sp, r7
 8000d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d58:	4770      	bx	lr
 8000d5a:	bf00      	nop
 8000d5c:	e000e100 	.word	0xe000e100

08000d60 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d60:	b480      	push	{r7}
 8000d62:	b083      	sub	sp, #12
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	4603      	mov	r3, r0
 8000d68:	6039      	str	r1, [r7, #0]
 8000d6a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	db0a      	blt.n	8000d8a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d74:	683b      	ldr	r3, [r7, #0]
 8000d76:	b2da      	uxtb	r2, r3
 8000d78:	490c      	ldr	r1, [pc, #48]	@ (8000dac <__NVIC_SetPriority+0x4c>)
 8000d7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d7e:	0112      	lsls	r2, r2, #4
 8000d80:	b2d2      	uxtb	r2, r2
 8000d82:	440b      	add	r3, r1
 8000d84:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d88:	e00a      	b.n	8000da0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d8a:	683b      	ldr	r3, [r7, #0]
 8000d8c:	b2da      	uxtb	r2, r3
 8000d8e:	4908      	ldr	r1, [pc, #32]	@ (8000db0 <__NVIC_SetPriority+0x50>)
 8000d90:	79fb      	ldrb	r3, [r7, #7]
 8000d92:	f003 030f 	and.w	r3, r3, #15
 8000d96:	3b04      	subs	r3, #4
 8000d98:	0112      	lsls	r2, r2, #4
 8000d9a:	b2d2      	uxtb	r2, r2
 8000d9c:	440b      	add	r3, r1
 8000d9e:	761a      	strb	r2, [r3, #24]
}
 8000da0:	bf00      	nop
 8000da2:	370c      	adds	r7, #12
 8000da4:	46bd      	mov	sp, r7
 8000da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000daa:	4770      	bx	lr
 8000dac:	e000e100 	.word	0xe000e100
 8000db0:	e000ed00 	.word	0xe000ed00

08000db4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000db4:	b480      	push	{r7}
 8000db6:	b089      	sub	sp, #36	@ 0x24
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	60f8      	str	r0, [r7, #12]
 8000dbc:	60b9      	str	r1, [r7, #8]
 8000dbe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000dc0:	68fb      	ldr	r3, [r7, #12]
 8000dc2:	f003 0307 	and.w	r3, r3, #7
 8000dc6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000dc8:	69fb      	ldr	r3, [r7, #28]
 8000dca:	f1c3 0307 	rsb	r3, r3, #7
 8000dce:	2b04      	cmp	r3, #4
 8000dd0:	bf28      	it	cs
 8000dd2:	2304      	movcs	r3, #4
 8000dd4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000dd6:	69fb      	ldr	r3, [r7, #28]
 8000dd8:	3304      	adds	r3, #4
 8000dda:	2b06      	cmp	r3, #6
 8000ddc:	d902      	bls.n	8000de4 <NVIC_EncodePriority+0x30>
 8000dde:	69fb      	ldr	r3, [r7, #28]
 8000de0:	3b03      	subs	r3, #3
 8000de2:	e000      	b.n	8000de6 <NVIC_EncodePriority+0x32>
 8000de4:	2300      	movs	r3, #0
 8000de6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000de8:	f04f 32ff 	mov.w	r2, #4294967295
 8000dec:	69bb      	ldr	r3, [r7, #24]
 8000dee:	fa02 f303 	lsl.w	r3, r2, r3
 8000df2:	43da      	mvns	r2, r3
 8000df4:	68bb      	ldr	r3, [r7, #8]
 8000df6:	401a      	ands	r2, r3
 8000df8:	697b      	ldr	r3, [r7, #20]
 8000dfa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000dfc:	f04f 31ff 	mov.w	r1, #4294967295
 8000e00:	697b      	ldr	r3, [r7, #20]
 8000e02:	fa01 f303 	lsl.w	r3, r1, r3
 8000e06:	43d9      	mvns	r1, r3
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e0c:	4313      	orrs	r3, r2
         );
}
 8000e0e:	4618      	mov	r0, r3
 8000e10:	3724      	adds	r7, #36	@ 0x24
 8000e12:	46bd      	mov	sp, r7
 8000e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e18:	4770      	bx	lr

08000e1a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e1a:	b580      	push	{r7, lr}
 8000e1c:	b082      	sub	sp, #8
 8000e1e:	af00      	add	r7, sp, #0
 8000e20:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e22:	6878      	ldr	r0, [r7, #4]
 8000e24:	f7ff ff4c 	bl	8000cc0 <__NVIC_SetPriorityGrouping>
}
 8000e28:	bf00      	nop
 8000e2a:	3708      	adds	r7, #8
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	bd80      	pop	{r7, pc}

08000e30 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b086      	sub	sp, #24
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	4603      	mov	r3, r0
 8000e38:	60b9      	str	r1, [r7, #8]
 8000e3a:	607a      	str	r2, [r7, #4]
 8000e3c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000e42:	f7ff ff61 	bl	8000d08 <__NVIC_GetPriorityGrouping>
 8000e46:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e48:	687a      	ldr	r2, [r7, #4]
 8000e4a:	68b9      	ldr	r1, [r7, #8]
 8000e4c:	6978      	ldr	r0, [r7, #20]
 8000e4e:	f7ff ffb1 	bl	8000db4 <NVIC_EncodePriority>
 8000e52:	4602      	mov	r2, r0
 8000e54:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e58:	4611      	mov	r1, r2
 8000e5a:	4618      	mov	r0, r3
 8000e5c:	f7ff ff80 	bl	8000d60 <__NVIC_SetPriority>
}
 8000e60:	bf00      	nop
 8000e62:	3718      	adds	r7, #24
 8000e64:	46bd      	mov	sp, r7
 8000e66:	bd80      	pop	{r7, pc}

08000e68 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b082      	sub	sp, #8
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	4603      	mov	r3, r0
 8000e70:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000e72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e76:	4618      	mov	r0, r3
 8000e78:	f7ff ff54 	bl	8000d24 <__NVIC_EnableIRQ>
}
 8000e7c:	bf00      	nop
 8000e7e:	3708      	adds	r7, #8
 8000e80:	46bd      	mov	sp, r7
 8000e82:	bd80      	pop	{r7, pc}

08000e84 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e84:	b480      	push	{r7}
 8000e86:	b087      	sub	sp, #28
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	6078      	str	r0, [r7, #4]
 8000e8c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000e8e:	2300      	movs	r3, #0
 8000e90:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e92:	e17f      	b.n	8001194 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000e94:	683b      	ldr	r3, [r7, #0]
 8000e96:	681a      	ldr	r2, [r3, #0]
 8000e98:	2101      	movs	r1, #1
 8000e9a:	697b      	ldr	r3, [r7, #20]
 8000e9c:	fa01 f303 	lsl.w	r3, r1, r3
 8000ea0:	4013      	ands	r3, r2
 8000ea2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000ea4:	68fb      	ldr	r3, [r7, #12]
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	f000 8171 	beq.w	800118e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000eac:	683b      	ldr	r3, [r7, #0]
 8000eae:	685b      	ldr	r3, [r3, #4]
 8000eb0:	f003 0303 	and.w	r3, r3, #3
 8000eb4:	2b01      	cmp	r3, #1
 8000eb6:	d005      	beq.n	8000ec4 <HAL_GPIO_Init+0x40>
 8000eb8:	683b      	ldr	r3, [r7, #0]
 8000eba:	685b      	ldr	r3, [r3, #4]
 8000ebc:	f003 0303 	and.w	r3, r3, #3
 8000ec0:	2b02      	cmp	r3, #2
 8000ec2:	d130      	bne.n	8000f26 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	689b      	ldr	r3, [r3, #8]
 8000ec8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000eca:	697b      	ldr	r3, [r7, #20]
 8000ecc:	005b      	lsls	r3, r3, #1
 8000ece:	2203      	movs	r2, #3
 8000ed0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ed4:	43db      	mvns	r3, r3
 8000ed6:	693a      	ldr	r2, [r7, #16]
 8000ed8:	4013      	ands	r3, r2
 8000eda:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000edc:	683b      	ldr	r3, [r7, #0]
 8000ede:	68da      	ldr	r2, [r3, #12]
 8000ee0:	697b      	ldr	r3, [r7, #20]
 8000ee2:	005b      	lsls	r3, r3, #1
 8000ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ee8:	693a      	ldr	r2, [r7, #16]
 8000eea:	4313      	orrs	r3, r2
 8000eec:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	693a      	ldr	r2, [r7, #16]
 8000ef2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	685b      	ldr	r3, [r3, #4]
 8000ef8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000efa:	2201      	movs	r2, #1
 8000efc:	697b      	ldr	r3, [r7, #20]
 8000efe:	fa02 f303 	lsl.w	r3, r2, r3
 8000f02:	43db      	mvns	r3, r3
 8000f04:	693a      	ldr	r2, [r7, #16]
 8000f06:	4013      	ands	r3, r2
 8000f08:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f0a:	683b      	ldr	r3, [r7, #0]
 8000f0c:	685b      	ldr	r3, [r3, #4]
 8000f0e:	091b      	lsrs	r3, r3, #4
 8000f10:	f003 0201 	and.w	r2, r3, #1
 8000f14:	697b      	ldr	r3, [r7, #20]
 8000f16:	fa02 f303 	lsl.w	r3, r2, r3
 8000f1a:	693a      	ldr	r2, [r7, #16]
 8000f1c:	4313      	orrs	r3, r2
 8000f1e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	693a      	ldr	r2, [r7, #16]
 8000f24:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8000f26:	683b      	ldr	r3, [r7, #0]
 8000f28:	685b      	ldr	r3, [r3, #4]
 8000f2a:	f003 0303 	and.w	r3, r3, #3
 8000f2e:	2b03      	cmp	r3, #3
 8000f30:	d118      	bne.n	8000f64 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000f36:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8000f38:	2201      	movs	r2, #1
 8000f3a:	697b      	ldr	r3, [r7, #20]
 8000f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f40:	43db      	mvns	r3, r3
 8000f42:	693a      	ldr	r2, [r7, #16]
 8000f44:	4013      	ands	r3, r2
 8000f46:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8000f48:	683b      	ldr	r3, [r7, #0]
 8000f4a:	685b      	ldr	r3, [r3, #4]
 8000f4c:	08db      	lsrs	r3, r3, #3
 8000f4e:	f003 0201 	and.w	r2, r3, #1
 8000f52:	697b      	ldr	r3, [r7, #20]
 8000f54:	fa02 f303 	lsl.w	r3, r2, r3
 8000f58:	693a      	ldr	r2, [r7, #16]
 8000f5a:	4313      	orrs	r3, r2
 8000f5c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	693a      	ldr	r2, [r7, #16]
 8000f62:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000f64:	683b      	ldr	r3, [r7, #0]
 8000f66:	685b      	ldr	r3, [r3, #4]
 8000f68:	f003 0303 	and.w	r3, r3, #3
 8000f6c:	2b03      	cmp	r3, #3
 8000f6e:	d017      	beq.n	8000fa0 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	68db      	ldr	r3, [r3, #12]
 8000f74:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000f76:	697b      	ldr	r3, [r7, #20]
 8000f78:	005b      	lsls	r3, r3, #1
 8000f7a:	2203      	movs	r2, #3
 8000f7c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f80:	43db      	mvns	r3, r3
 8000f82:	693a      	ldr	r2, [r7, #16]
 8000f84:	4013      	ands	r3, r2
 8000f86:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000f88:	683b      	ldr	r3, [r7, #0]
 8000f8a:	689a      	ldr	r2, [r3, #8]
 8000f8c:	697b      	ldr	r3, [r7, #20]
 8000f8e:	005b      	lsls	r3, r3, #1
 8000f90:	fa02 f303 	lsl.w	r3, r2, r3
 8000f94:	693a      	ldr	r2, [r7, #16]
 8000f96:	4313      	orrs	r3, r2
 8000f98:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	693a      	ldr	r2, [r7, #16]
 8000f9e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000fa0:	683b      	ldr	r3, [r7, #0]
 8000fa2:	685b      	ldr	r3, [r3, #4]
 8000fa4:	f003 0303 	and.w	r3, r3, #3
 8000fa8:	2b02      	cmp	r3, #2
 8000faa:	d123      	bne.n	8000ff4 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000fac:	697b      	ldr	r3, [r7, #20]
 8000fae:	08da      	lsrs	r2, r3, #3
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	3208      	adds	r2, #8
 8000fb4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000fb8:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000fba:	697b      	ldr	r3, [r7, #20]
 8000fbc:	f003 0307 	and.w	r3, r3, #7
 8000fc0:	009b      	lsls	r3, r3, #2
 8000fc2:	220f      	movs	r2, #15
 8000fc4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc8:	43db      	mvns	r3, r3
 8000fca:	693a      	ldr	r2, [r7, #16]
 8000fcc:	4013      	ands	r3, r2
 8000fce:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000fd0:	683b      	ldr	r3, [r7, #0]
 8000fd2:	691a      	ldr	r2, [r3, #16]
 8000fd4:	697b      	ldr	r3, [r7, #20]
 8000fd6:	f003 0307 	and.w	r3, r3, #7
 8000fda:	009b      	lsls	r3, r3, #2
 8000fdc:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe0:	693a      	ldr	r2, [r7, #16]
 8000fe2:	4313      	orrs	r3, r2
 8000fe4:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000fe6:	697b      	ldr	r3, [r7, #20]
 8000fe8:	08da      	lsrs	r2, r3, #3
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	3208      	adds	r2, #8
 8000fee:	6939      	ldr	r1, [r7, #16]
 8000ff0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000ffa:	697b      	ldr	r3, [r7, #20]
 8000ffc:	005b      	lsls	r3, r3, #1
 8000ffe:	2203      	movs	r2, #3
 8001000:	fa02 f303 	lsl.w	r3, r2, r3
 8001004:	43db      	mvns	r3, r3
 8001006:	693a      	ldr	r2, [r7, #16]
 8001008:	4013      	ands	r3, r2
 800100a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800100c:	683b      	ldr	r3, [r7, #0]
 800100e:	685b      	ldr	r3, [r3, #4]
 8001010:	f003 0203 	and.w	r2, r3, #3
 8001014:	697b      	ldr	r3, [r7, #20]
 8001016:	005b      	lsls	r3, r3, #1
 8001018:	fa02 f303 	lsl.w	r3, r2, r3
 800101c:	693a      	ldr	r2, [r7, #16]
 800101e:	4313      	orrs	r3, r2
 8001020:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	693a      	ldr	r2, [r7, #16]
 8001026:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001028:	683b      	ldr	r3, [r7, #0]
 800102a:	685b      	ldr	r3, [r3, #4]
 800102c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001030:	2b00      	cmp	r3, #0
 8001032:	f000 80ac 	beq.w	800118e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001036:	4b5f      	ldr	r3, [pc, #380]	@ (80011b4 <HAL_GPIO_Init+0x330>)
 8001038:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800103a:	4a5e      	ldr	r2, [pc, #376]	@ (80011b4 <HAL_GPIO_Init+0x330>)
 800103c:	f043 0301 	orr.w	r3, r3, #1
 8001040:	6613      	str	r3, [r2, #96]	@ 0x60
 8001042:	4b5c      	ldr	r3, [pc, #368]	@ (80011b4 <HAL_GPIO_Init+0x330>)
 8001044:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001046:	f003 0301 	and.w	r3, r3, #1
 800104a:	60bb      	str	r3, [r7, #8]
 800104c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800104e:	4a5a      	ldr	r2, [pc, #360]	@ (80011b8 <HAL_GPIO_Init+0x334>)
 8001050:	697b      	ldr	r3, [r7, #20]
 8001052:	089b      	lsrs	r3, r3, #2
 8001054:	3302      	adds	r3, #2
 8001056:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800105a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800105c:	697b      	ldr	r3, [r7, #20]
 800105e:	f003 0303 	and.w	r3, r3, #3
 8001062:	009b      	lsls	r3, r3, #2
 8001064:	220f      	movs	r2, #15
 8001066:	fa02 f303 	lsl.w	r3, r2, r3
 800106a:	43db      	mvns	r3, r3
 800106c:	693a      	ldr	r2, [r7, #16]
 800106e:	4013      	ands	r3, r2
 8001070:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001078:	d025      	beq.n	80010c6 <HAL_GPIO_Init+0x242>
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	4a4f      	ldr	r2, [pc, #316]	@ (80011bc <HAL_GPIO_Init+0x338>)
 800107e:	4293      	cmp	r3, r2
 8001080:	d01f      	beq.n	80010c2 <HAL_GPIO_Init+0x23e>
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	4a4e      	ldr	r2, [pc, #312]	@ (80011c0 <HAL_GPIO_Init+0x33c>)
 8001086:	4293      	cmp	r3, r2
 8001088:	d019      	beq.n	80010be <HAL_GPIO_Init+0x23a>
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	4a4d      	ldr	r2, [pc, #308]	@ (80011c4 <HAL_GPIO_Init+0x340>)
 800108e:	4293      	cmp	r3, r2
 8001090:	d013      	beq.n	80010ba <HAL_GPIO_Init+0x236>
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	4a4c      	ldr	r2, [pc, #304]	@ (80011c8 <HAL_GPIO_Init+0x344>)
 8001096:	4293      	cmp	r3, r2
 8001098:	d00d      	beq.n	80010b6 <HAL_GPIO_Init+0x232>
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	4a4b      	ldr	r2, [pc, #300]	@ (80011cc <HAL_GPIO_Init+0x348>)
 800109e:	4293      	cmp	r3, r2
 80010a0:	d007      	beq.n	80010b2 <HAL_GPIO_Init+0x22e>
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	4a4a      	ldr	r2, [pc, #296]	@ (80011d0 <HAL_GPIO_Init+0x34c>)
 80010a6:	4293      	cmp	r3, r2
 80010a8:	d101      	bne.n	80010ae <HAL_GPIO_Init+0x22a>
 80010aa:	2306      	movs	r3, #6
 80010ac:	e00c      	b.n	80010c8 <HAL_GPIO_Init+0x244>
 80010ae:	2307      	movs	r3, #7
 80010b0:	e00a      	b.n	80010c8 <HAL_GPIO_Init+0x244>
 80010b2:	2305      	movs	r3, #5
 80010b4:	e008      	b.n	80010c8 <HAL_GPIO_Init+0x244>
 80010b6:	2304      	movs	r3, #4
 80010b8:	e006      	b.n	80010c8 <HAL_GPIO_Init+0x244>
 80010ba:	2303      	movs	r3, #3
 80010bc:	e004      	b.n	80010c8 <HAL_GPIO_Init+0x244>
 80010be:	2302      	movs	r3, #2
 80010c0:	e002      	b.n	80010c8 <HAL_GPIO_Init+0x244>
 80010c2:	2301      	movs	r3, #1
 80010c4:	e000      	b.n	80010c8 <HAL_GPIO_Init+0x244>
 80010c6:	2300      	movs	r3, #0
 80010c8:	697a      	ldr	r2, [r7, #20]
 80010ca:	f002 0203 	and.w	r2, r2, #3
 80010ce:	0092      	lsls	r2, r2, #2
 80010d0:	4093      	lsls	r3, r2
 80010d2:	693a      	ldr	r2, [r7, #16]
 80010d4:	4313      	orrs	r3, r2
 80010d6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80010d8:	4937      	ldr	r1, [pc, #220]	@ (80011b8 <HAL_GPIO_Init+0x334>)
 80010da:	697b      	ldr	r3, [r7, #20]
 80010dc:	089b      	lsrs	r3, r3, #2
 80010de:	3302      	adds	r3, #2
 80010e0:	693a      	ldr	r2, [r7, #16]
 80010e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80010e6:	4b3b      	ldr	r3, [pc, #236]	@ (80011d4 <HAL_GPIO_Init+0x350>)
 80010e8:	689b      	ldr	r3, [r3, #8]
 80010ea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	43db      	mvns	r3, r3
 80010f0:	693a      	ldr	r2, [r7, #16]
 80010f2:	4013      	ands	r3, r2
 80010f4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80010f6:	683b      	ldr	r3, [r7, #0]
 80010f8:	685b      	ldr	r3, [r3, #4]
 80010fa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d003      	beq.n	800110a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001102:	693a      	ldr	r2, [r7, #16]
 8001104:	68fb      	ldr	r3, [r7, #12]
 8001106:	4313      	orrs	r3, r2
 8001108:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800110a:	4a32      	ldr	r2, [pc, #200]	@ (80011d4 <HAL_GPIO_Init+0x350>)
 800110c:	693b      	ldr	r3, [r7, #16]
 800110e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001110:	4b30      	ldr	r3, [pc, #192]	@ (80011d4 <HAL_GPIO_Init+0x350>)
 8001112:	68db      	ldr	r3, [r3, #12]
 8001114:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001116:	68fb      	ldr	r3, [r7, #12]
 8001118:	43db      	mvns	r3, r3
 800111a:	693a      	ldr	r2, [r7, #16]
 800111c:	4013      	ands	r3, r2
 800111e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001120:	683b      	ldr	r3, [r7, #0]
 8001122:	685b      	ldr	r3, [r3, #4]
 8001124:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001128:	2b00      	cmp	r3, #0
 800112a:	d003      	beq.n	8001134 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 800112c:	693a      	ldr	r2, [r7, #16]
 800112e:	68fb      	ldr	r3, [r7, #12]
 8001130:	4313      	orrs	r3, r2
 8001132:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001134:	4a27      	ldr	r2, [pc, #156]	@ (80011d4 <HAL_GPIO_Init+0x350>)
 8001136:	693b      	ldr	r3, [r7, #16]
 8001138:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800113a:	4b26      	ldr	r3, [pc, #152]	@ (80011d4 <HAL_GPIO_Init+0x350>)
 800113c:	685b      	ldr	r3, [r3, #4]
 800113e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	43db      	mvns	r3, r3
 8001144:	693a      	ldr	r2, [r7, #16]
 8001146:	4013      	ands	r3, r2
 8001148:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800114a:	683b      	ldr	r3, [r7, #0]
 800114c:	685b      	ldr	r3, [r3, #4]
 800114e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001152:	2b00      	cmp	r3, #0
 8001154:	d003      	beq.n	800115e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001156:	693a      	ldr	r2, [r7, #16]
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	4313      	orrs	r3, r2
 800115c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800115e:	4a1d      	ldr	r2, [pc, #116]	@ (80011d4 <HAL_GPIO_Init+0x350>)
 8001160:	693b      	ldr	r3, [r7, #16]
 8001162:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001164:	4b1b      	ldr	r3, [pc, #108]	@ (80011d4 <HAL_GPIO_Init+0x350>)
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800116a:	68fb      	ldr	r3, [r7, #12]
 800116c:	43db      	mvns	r3, r3
 800116e:	693a      	ldr	r2, [r7, #16]
 8001170:	4013      	ands	r3, r2
 8001172:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001174:	683b      	ldr	r3, [r7, #0]
 8001176:	685b      	ldr	r3, [r3, #4]
 8001178:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800117c:	2b00      	cmp	r3, #0
 800117e:	d003      	beq.n	8001188 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001180:	693a      	ldr	r2, [r7, #16]
 8001182:	68fb      	ldr	r3, [r7, #12]
 8001184:	4313      	orrs	r3, r2
 8001186:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001188:	4a12      	ldr	r2, [pc, #72]	@ (80011d4 <HAL_GPIO_Init+0x350>)
 800118a:	693b      	ldr	r3, [r7, #16]
 800118c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800118e:	697b      	ldr	r3, [r7, #20]
 8001190:	3301      	adds	r3, #1
 8001192:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001194:	683b      	ldr	r3, [r7, #0]
 8001196:	681a      	ldr	r2, [r3, #0]
 8001198:	697b      	ldr	r3, [r7, #20]
 800119a:	fa22 f303 	lsr.w	r3, r2, r3
 800119e:	2b00      	cmp	r3, #0
 80011a0:	f47f ae78 	bne.w	8000e94 <HAL_GPIO_Init+0x10>
  }
}
 80011a4:	bf00      	nop
 80011a6:	bf00      	nop
 80011a8:	371c      	adds	r7, #28
 80011aa:	46bd      	mov	sp, r7
 80011ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b0:	4770      	bx	lr
 80011b2:	bf00      	nop
 80011b4:	40021000 	.word	0x40021000
 80011b8:	40010000 	.word	0x40010000
 80011bc:	48000400 	.word	0x48000400
 80011c0:	48000800 	.word	0x48000800
 80011c4:	48000c00 	.word	0x48000c00
 80011c8:	48001000 	.word	0x48001000
 80011cc:	48001400 	.word	0x48001400
 80011d0:	48001800 	.word	0x48001800
 80011d4:	40010400 	.word	0x40010400

080011d8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80011d8:	b480      	push	{r7}
 80011da:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80011dc:	4b04      	ldr	r3, [pc, #16]	@ (80011f0 <HAL_PWREx_GetVoltageRange+0x18>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80011e4:	4618      	mov	r0, r3
 80011e6:	46bd      	mov	sp, r7
 80011e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ec:	4770      	bx	lr
 80011ee:	bf00      	nop
 80011f0:	40007000 	.word	0x40007000

080011f4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80011f4:	b480      	push	{r7}
 80011f6:	b085      	sub	sp, #20
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001202:	d130      	bne.n	8001266 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001204:	4b23      	ldr	r3, [pc, #140]	@ (8001294 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800120c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001210:	d038      	beq.n	8001284 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001212:	4b20      	ldr	r3, [pc, #128]	@ (8001294 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800121a:	4a1e      	ldr	r2, [pc, #120]	@ (8001294 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800121c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001220:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001222:	4b1d      	ldr	r3, [pc, #116]	@ (8001298 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	2232      	movs	r2, #50	@ 0x32
 8001228:	fb02 f303 	mul.w	r3, r2, r3
 800122c:	4a1b      	ldr	r2, [pc, #108]	@ (800129c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800122e:	fba2 2303 	umull	r2, r3, r2, r3
 8001232:	0c9b      	lsrs	r3, r3, #18
 8001234:	3301      	adds	r3, #1
 8001236:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001238:	e002      	b.n	8001240 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800123a:	68fb      	ldr	r3, [r7, #12]
 800123c:	3b01      	subs	r3, #1
 800123e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001240:	4b14      	ldr	r3, [pc, #80]	@ (8001294 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001242:	695b      	ldr	r3, [r3, #20]
 8001244:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001248:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800124c:	d102      	bne.n	8001254 <HAL_PWREx_ControlVoltageScaling+0x60>
 800124e:	68fb      	ldr	r3, [r7, #12]
 8001250:	2b00      	cmp	r3, #0
 8001252:	d1f2      	bne.n	800123a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001254:	4b0f      	ldr	r3, [pc, #60]	@ (8001294 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001256:	695b      	ldr	r3, [r3, #20]
 8001258:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800125c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001260:	d110      	bne.n	8001284 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001262:	2303      	movs	r3, #3
 8001264:	e00f      	b.n	8001286 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001266:	4b0b      	ldr	r3, [pc, #44]	@ (8001294 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800126e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001272:	d007      	beq.n	8001284 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001274:	4b07      	ldr	r3, [pc, #28]	@ (8001294 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800127c:	4a05      	ldr	r2, [pc, #20]	@ (8001294 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800127e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001282:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001284:	2300      	movs	r3, #0
}
 8001286:	4618      	mov	r0, r3
 8001288:	3714      	adds	r7, #20
 800128a:	46bd      	mov	sp, r7
 800128c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001290:	4770      	bx	lr
 8001292:	bf00      	nop
 8001294:	40007000 	.word	0x40007000
 8001298:	20000000 	.word	0x20000000
 800129c:	431bde83 	.word	0x431bde83

080012a0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b088      	sub	sp, #32
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d101      	bne.n	80012b2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80012ae:	2301      	movs	r3, #1
 80012b0:	e3ca      	b.n	8001a48 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80012b2:	4b97      	ldr	r3, [pc, #604]	@ (8001510 <HAL_RCC_OscConfig+0x270>)
 80012b4:	689b      	ldr	r3, [r3, #8]
 80012b6:	f003 030c 	and.w	r3, r3, #12
 80012ba:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80012bc:	4b94      	ldr	r3, [pc, #592]	@ (8001510 <HAL_RCC_OscConfig+0x270>)
 80012be:	68db      	ldr	r3, [r3, #12]
 80012c0:	f003 0303 	and.w	r3, r3, #3
 80012c4:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	f003 0310 	and.w	r3, r3, #16
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	f000 80e4 	beq.w	800149c <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80012d4:	69bb      	ldr	r3, [r7, #24]
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d007      	beq.n	80012ea <HAL_RCC_OscConfig+0x4a>
 80012da:	69bb      	ldr	r3, [r7, #24]
 80012dc:	2b0c      	cmp	r3, #12
 80012de:	f040 808b 	bne.w	80013f8 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80012e2:	697b      	ldr	r3, [r7, #20]
 80012e4:	2b01      	cmp	r3, #1
 80012e6:	f040 8087 	bne.w	80013f8 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80012ea:	4b89      	ldr	r3, [pc, #548]	@ (8001510 <HAL_RCC_OscConfig+0x270>)
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	f003 0302 	and.w	r3, r3, #2
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d005      	beq.n	8001302 <HAL_RCC_OscConfig+0x62>
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	699b      	ldr	r3, [r3, #24]
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d101      	bne.n	8001302 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80012fe:	2301      	movs	r3, #1
 8001300:	e3a2      	b.n	8001a48 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	6a1a      	ldr	r2, [r3, #32]
 8001306:	4b82      	ldr	r3, [pc, #520]	@ (8001510 <HAL_RCC_OscConfig+0x270>)
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	f003 0308 	and.w	r3, r3, #8
 800130e:	2b00      	cmp	r3, #0
 8001310:	d004      	beq.n	800131c <HAL_RCC_OscConfig+0x7c>
 8001312:	4b7f      	ldr	r3, [pc, #508]	@ (8001510 <HAL_RCC_OscConfig+0x270>)
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800131a:	e005      	b.n	8001328 <HAL_RCC_OscConfig+0x88>
 800131c:	4b7c      	ldr	r3, [pc, #496]	@ (8001510 <HAL_RCC_OscConfig+0x270>)
 800131e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001322:	091b      	lsrs	r3, r3, #4
 8001324:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001328:	4293      	cmp	r3, r2
 800132a:	d223      	bcs.n	8001374 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	6a1b      	ldr	r3, [r3, #32]
 8001330:	4618      	mov	r0, r3
 8001332:	f000 fd87 	bl	8001e44 <RCC_SetFlashLatencyFromMSIRange>
 8001336:	4603      	mov	r3, r0
 8001338:	2b00      	cmp	r3, #0
 800133a:	d001      	beq.n	8001340 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 800133c:	2301      	movs	r3, #1
 800133e:	e383      	b.n	8001a48 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001340:	4b73      	ldr	r3, [pc, #460]	@ (8001510 <HAL_RCC_OscConfig+0x270>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	4a72      	ldr	r2, [pc, #456]	@ (8001510 <HAL_RCC_OscConfig+0x270>)
 8001346:	f043 0308 	orr.w	r3, r3, #8
 800134a:	6013      	str	r3, [r2, #0]
 800134c:	4b70      	ldr	r3, [pc, #448]	@ (8001510 <HAL_RCC_OscConfig+0x270>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	6a1b      	ldr	r3, [r3, #32]
 8001358:	496d      	ldr	r1, [pc, #436]	@ (8001510 <HAL_RCC_OscConfig+0x270>)
 800135a:	4313      	orrs	r3, r2
 800135c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800135e:	4b6c      	ldr	r3, [pc, #432]	@ (8001510 <HAL_RCC_OscConfig+0x270>)
 8001360:	685b      	ldr	r3, [r3, #4]
 8001362:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	69db      	ldr	r3, [r3, #28]
 800136a:	021b      	lsls	r3, r3, #8
 800136c:	4968      	ldr	r1, [pc, #416]	@ (8001510 <HAL_RCC_OscConfig+0x270>)
 800136e:	4313      	orrs	r3, r2
 8001370:	604b      	str	r3, [r1, #4]
 8001372:	e025      	b.n	80013c0 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001374:	4b66      	ldr	r3, [pc, #408]	@ (8001510 <HAL_RCC_OscConfig+0x270>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	4a65      	ldr	r2, [pc, #404]	@ (8001510 <HAL_RCC_OscConfig+0x270>)
 800137a:	f043 0308 	orr.w	r3, r3, #8
 800137e:	6013      	str	r3, [r2, #0]
 8001380:	4b63      	ldr	r3, [pc, #396]	@ (8001510 <HAL_RCC_OscConfig+0x270>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	6a1b      	ldr	r3, [r3, #32]
 800138c:	4960      	ldr	r1, [pc, #384]	@ (8001510 <HAL_RCC_OscConfig+0x270>)
 800138e:	4313      	orrs	r3, r2
 8001390:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001392:	4b5f      	ldr	r3, [pc, #380]	@ (8001510 <HAL_RCC_OscConfig+0x270>)
 8001394:	685b      	ldr	r3, [r3, #4]
 8001396:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	69db      	ldr	r3, [r3, #28]
 800139e:	021b      	lsls	r3, r3, #8
 80013a0:	495b      	ldr	r1, [pc, #364]	@ (8001510 <HAL_RCC_OscConfig+0x270>)
 80013a2:	4313      	orrs	r3, r2
 80013a4:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80013a6:	69bb      	ldr	r3, [r7, #24]
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d109      	bne.n	80013c0 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	6a1b      	ldr	r3, [r3, #32]
 80013b0:	4618      	mov	r0, r3
 80013b2:	f000 fd47 	bl	8001e44 <RCC_SetFlashLatencyFromMSIRange>
 80013b6:	4603      	mov	r3, r0
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d001      	beq.n	80013c0 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80013bc:	2301      	movs	r3, #1
 80013be:	e343      	b.n	8001a48 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80013c0:	f000 fc4a 	bl	8001c58 <HAL_RCC_GetSysClockFreq>
 80013c4:	4602      	mov	r2, r0
 80013c6:	4b52      	ldr	r3, [pc, #328]	@ (8001510 <HAL_RCC_OscConfig+0x270>)
 80013c8:	689b      	ldr	r3, [r3, #8]
 80013ca:	091b      	lsrs	r3, r3, #4
 80013cc:	f003 030f 	and.w	r3, r3, #15
 80013d0:	4950      	ldr	r1, [pc, #320]	@ (8001514 <HAL_RCC_OscConfig+0x274>)
 80013d2:	5ccb      	ldrb	r3, [r1, r3]
 80013d4:	f003 031f 	and.w	r3, r3, #31
 80013d8:	fa22 f303 	lsr.w	r3, r2, r3
 80013dc:	4a4e      	ldr	r2, [pc, #312]	@ (8001518 <HAL_RCC_OscConfig+0x278>)
 80013de:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80013e0:	4b4e      	ldr	r3, [pc, #312]	@ (800151c <HAL_RCC_OscConfig+0x27c>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	4618      	mov	r0, r3
 80013e6:	f7ff fb2d 	bl	8000a44 <HAL_InitTick>
 80013ea:	4603      	mov	r3, r0
 80013ec:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80013ee:	7bfb      	ldrb	r3, [r7, #15]
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d052      	beq.n	800149a <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80013f4:	7bfb      	ldrb	r3, [r7, #15]
 80013f6:	e327      	b.n	8001a48 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	699b      	ldr	r3, [r3, #24]
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d032      	beq.n	8001466 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001400:	4b43      	ldr	r3, [pc, #268]	@ (8001510 <HAL_RCC_OscConfig+0x270>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	4a42      	ldr	r2, [pc, #264]	@ (8001510 <HAL_RCC_OscConfig+0x270>)
 8001406:	f043 0301 	orr.w	r3, r3, #1
 800140a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800140c:	f7ff fc4c 	bl	8000ca8 <HAL_GetTick>
 8001410:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001412:	e008      	b.n	8001426 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001414:	f7ff fc48 	bl	8000ca8 <HAL_GetTick>
 8001418:	4602      	mov	r2, r0
 800141a:	693b      	ldr	r3, [r7, #16]
 800141c:	1ad3      	subs	r3, r2, r3
 800141e:	2b02      	cmp	r3, #2
 8001420:	d901      	bls.n	8001426 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001422:	2303      	movs	r3, #3
 8001424:	e310      	b.n	8001a48 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001426:	4b3a      	ldr	r3, [pc, #232]	@ (8001510 <HAL_RCC_OscConfig+0x270>)
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	f003 0302 	and.w	r3, r3, #2
 800142e:	2b00      	cmp	r3, #0
 8001430:	d0f0      	beq.n	8001414 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001432:	4b37      	ldr	r3, [pc, #220]	@ (8001510 <HAL_RCC_OscConfig+0x270>)
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	4a36      	ldr	r2, [pc, #216]	@ (8001510 <HAL_RCC_OscConfig+0x270>)
 8001438:	f043 0308 	orr.w	r3, r3, #8
 800143c:	6013      	str	r3, [r2, #0]
 800143e:	4b34      	ldr	r3, [pc, #208]	@ (8001510 <HAL_RCC_OscConfig+0x270>)
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	6a1b      	ldr	r3, [r3, #32]
 800144a:	4931      	ldr	r1, [pc, #196]	@ (8001510 <HAL_RCC_OscConfig+0x270>)
 800144c:	4313      	orrs	r3, r2
 800144e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001450:	4b2f      	ldr	r3, [pc, #188]	@ (8001510 <HAL_RCC_OscConfig+0x270>)
 8001452:	685b      	ldr	r3, [r3, #4]
 8001454:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	69db      	ldr	r3, [r3, #28]
 800145c:	021b      	lsls	r3, r3, #8
 800145e:	492c      	ldr	r1, [pc, #176]	@ (8001510 <HAL_RCC_OscConfig+0x270>)
 8001460:	4313      	orrs	r3, r2
 8001462:	604b      	str	r3, [r1, #4]
 8001464:	e01a      	b.n	800149c <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001466:	4b2a      	ldr	r3, [pc, #168]	@ (8001510 <HAL_RCC_OscConfig+0x270>)
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	4a29      	ldr	r2, [pc, #164]	@ (8001510 <HAL_RCC_OscConfig+0x270>)
 800146c:	f023 0301 	bic.w	r3, r3, #1
 8001470:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001472:	f7ff fc19 	bl	8000ca8 <HAL_GetTick>
 8001476:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001478:	e008      	b.n	800148c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800147a:	f7ff fc15 	bl	8000ca8 <HAL_GetTick>
 800147e:	4602      	mov	r2, r0
 8001480:	693b      	ldr	r3, [r7, #16]
 8001482:	1ad3      	subs	r3, r2, r3
 8001484:	2b02      	cmp	r3, #2
 8001486:	d901      	bls.n	800148c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001488:	2303      	movs	r3, #3
 800148a:	e2dd      	b.n	8001a48 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800148c:	4b20      	ldr	r3, [pc, #128]	@ (8001510 <HAL_RCC_OscConfig+0x270>)
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	f003 0302 	and.w	r3, r3, #2
 8001494:	2b00      	cmp	r3, #0
 8001496:	d1f0      	bne.n	800147a <HAL_RCC_OscConfig+0x1da>
 8001498:	e000      	b.n	800149c <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800149a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	f003 0301 	and.w	r3, r3, #1
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d074      	beq.n	8001592 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80014a8:	69bb      	ldr	r3, [r7, #24]
 80014aa:	2b08      	cmp	r3, #8
 80014ac:	d005      	beq.n	80014ba <HAL_RCC_OscConfig+0x21a>
 80014ae:	69bb      	ldr	r3, [r7, #24]
 80014b0:	2b0c      	cmp	r3, #12
 80014b2:	d10e      	bne.n	80014d2 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80014b4:	697b      	ldr	r3, [r7, #20]
 80014b6:	2b03      	cmp	r3, #3
 80014b8:	d10b      	bne.n	80014d2 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014ba:	4b15      	ldr	r3, [pc, #84]	@ (8001510 <HAL_RCC_OscConfig+0x270>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d064      	beq.n	8001590 <HAL_RCC_OscConfig+0x2f0>
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	685b      	ldr	r3, [r3, #4]
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d160      	bne.n	8001590 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80014ce:	2301      	movs	r3, #1
 80014d0:	e2ba      	b.n	8001a48 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	685b      	ldr	r3, [r3, #4]
 80014d6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80014da:	d106      	bne.n	80014ea <HAL_RCC_OscConfig+0x24a>
 80014dc:	4b0c      	ldr	r3, [pc, #48]	@ (8001510 <HAL_RCC_OscConfig+0x270>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	4a0b      	ldr	r2, [pc, #44]	@ (8001510 <HAL_RCC_OscConfig+0x270>)
 80014e2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80014e6:	6013      	str	r3, [r2, #0]
 80014e8:	e026      	b.n	8001538 <HAL_RCC_OscConfig+0x298>
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	685b      	ldr	r3, [r3, #4]
 80014ee:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80014f2:	d115      	bne.n	8001520 <HAL_RCC_OscConfig+0x280>
 80014f4:	4b06      	ldr	r3, [pc, #24]	@ (8001510 <HAL_RCC_OscConfig+0x270>)
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	4a05      	ldr	r2, [pc, #20]	@ (8001510 <HAL_RCC_OscConfig+0x270>)
 80014fa:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80014fe:	6013      	str	r3, [r2, #0]
 8001500:	4b03      	ldr	r3, [pc, #12]	@ (8001510 <HAL_RCC_OscConfig+0x270>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	4a02      	ldr	r2, [pc, #8]	@ (8001510 <HAL_RCC_OscConfig+0x270>)
 8001506:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800150a:	6013      	str	r3, [r2, #0]
 800150c:	e014      	b.n	8001538 <HAL_RCC_OscConfig+0x298>
 800150e:	bf00      	nop
 8001510:	40021000 	.word	0x40021000
 8001514:	08006ec8 	.word	0x08006ec8
 8001518:	20000000 	.word	0x20000000
 800151c:	20000004 	.word	0x20000004
 8001520:	4ba0      	ldr	r3, [pc, #640]	@ (80017a4 <HAL_RCC_OscConfig+0x504>)
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	4a9f      	ldr	r2, [pc, #636]	@ (80017a4 <HAL_RCC_OscConfig+0x504>)
 8001526:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800152a:	6013      	str	r3, [r2, #0]
 800152c:	4b9d      	ldr	r3, [pc, #628]	@ (80017a4 <HAL_RCC_OscConfig+0x504>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	4a9c      	ldr	r2, [pc, #624]	@ (80017a4 <HAL_RCC_OscConfig+0x504>)
 8001532:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001536:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	685b      	ldr	r3, [r3, #4]
 800153c:	2b00      	cmp	r3, #0
 800153e:	d013      	beq.n	8001568 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001540:	f7ff fbb2 	bl	8000ca8 <HAL_GetTick>
 8001544:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001546:	e008      	b.n	800155a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001548:	f7ff fbae 	bl	8000ca8 <HAL_GetTick>
 800154c:	4602      	mov	r2, r0
 800154e:	693b      	ldr	r3, [r7, #16]
 8001550:	1ad3      	subs	r3, r2, r3
 8001552:	2b64      	cmp	r3, #100	@ 0x64
 8001554:	d901      	bls.n	800155a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001556:	2303      	movs	r3, #3
 8001558:	e276      	b.n	8001a48 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800155a:	4b92      	ldr	r3, [pc, #584]	@ (80017a4 <HAL_RCC_OscConfig+0x504>)
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001562:	2b00      	cmp	r3, #0
 8001564:	d0f0      	beq.n	8001548 <HAL_RCC_OscConfig+0x2a8>
 8001566:	e014      	b.n	8001592 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001568:	f7ff fb9e 	bl	8000ca8 <HAL_GetTick>
 800156c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800156e:	e008      	b.n	8001582 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001570:	f7ff fb9a 	bl	8000ca8 <HAL_GetTick>
 8001574:	4602      	mov	r2, r0
 8001576:	693b      	ldr	r3, [r7, #16]
 8001578:	1ad3      	subs	r3, r2, r3
 800157a:	2b64      	cmp	r3, #100	@ 0x64
 800157c:	d901      	bls.n	8001582 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800157e:	2303      	movs	r3, #3
 8001580:	e262      	b.n	8001a48 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001582:	4b88      	ldr	r3, [pc, #544]	@ (80017a4 <HAL_RCC_OscConfig+0x504>)
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800158a:	2b00      	cmp	r3, #0
 800158c:	d1f0      	bne.n	8001570 <HAL_RCC_OscConfig+0x2d0>
 800158e:	e000      	b.n	8001592 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001590:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	f003 0302 	and.w	r3, r3, #2
 800159a:	2b00      	cmp	r3, #0
 800159c:	d060      	beq.n	8001660 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800159e:	69bb      	ldr	r3, [r7, #24]
 80015a0:	2b04      	cmp	r3, #4
 80015a2:	d005      	beq.n	80015b0 <HAL_RCC_OscConfig+0x310>
 80015a4:	69bb      	ldr	r3, [r7, #24]
 80015a6:	2b0c      	cmp	r3, #12
 80015a8:	d119      	bne.n	80015de <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80015aa:	697b      	ldr	r3, [r7, #20]
 80015ac:	2b02      	cmp	r3, #2
 80015ae:	d116      	bne.n	80015de <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80015b0:	4b7c      	ldr	r3, [pc, #496]	@ (80017a4 <HAL_RCC_OscConfig+0x504>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d005      	beq.n	80015c8 <HAL_RCC_OscConfig+0x328>
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	68db      	ldr	r3, [r3, #12]
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d101      	bne.n	80015c8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80015c4:	2301      	movs	r3, #1
 80015c6:	e23f      	b.n	8001a48 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015c8:	4b76      	ldr	r3, [pc, #472]	@ (80017a4 <HAL_RCC_OscConfig+0x504>)
 80015ca:	685b      	ldr	r3, [r3, #4]
 80015cc:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	691b      	ldr	r3, [r3, #16]
 80015d4:	061b      	lsls	r3, r3, #24
 80015d6:	4973      	ldr	r1, [pc, #460]	@ (80017a4 <HAL_RCC_OscConfig+0x504>)
 80015d8:	4313      	orrs	r3, r2
 80015da:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80015dc:	e040      	b.n	8001660 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	68db      	ldr	r3, [r3, #12]
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d023      	beq.n	800162e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80015e6:	4b6f      	ldr	r3, [pc, #444]	@ (80017a4 <HAL_RCC_OscConfig+0x504>)
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	4a6e      	ldr	r2, [pc, #440]	@ (80017a4 <HAL_RCC_OscConfig+0x504>)
 80015ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80015f0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015f2:	f7ff fb59 	bl	8000ca8 <HAL_GetTick>
 80015f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80015f8:	e008      	b.n	800160c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80015fa:	f7ff fb55 	bl	8000ca8 <HAL_GetTick>
 80015fe:	4602      	mov	r2, r0
 8001600:	693b      	ldr	r3, [r7, #16]
 8001602:	1ad3      	subs	r3, r2, r3
 8001604:	2b02      	cmp	r3, #2
 8001606:	d901      	bls.n	800160c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001608:	2303      	movs	r3, #3
 800160a:	e21d      	b.n	8001a48 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800160c:	4b65      	ldr	r3, [pc, #404]	@ (80017a4 <HAL_RCC_OscConfig+0x504>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001614:	2b00      	cmp	r3, #0
 8001616:	d0f0      	beq.n	80015fa <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001618:	4b62      	ldr	r3, [pc, #392]	@ (80017a4 <HAL_RCC_OscConfig+0x504>)
 800161a:	685b      	ldr	r3, [r3, #4]
 800161c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	691b      	ldr	r3, [r3, #16]
 8001624:	061b      	lsls	r3, r3, #24
 8001626:	495f      	ldr	r1, [pc, #380]	@ (80017a4 <HAL_RCC_OscConfig+0x504>)
 8001628:	4313      	orrs	r3, r2
 800162a:	604b      	str	r3, [r1, #4]
 800162c:	e018      	b.n	8001660 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800162e:	4b5d      	ldr	r3, [pc, #372]	@ (80017a4 <HAL_RCC_OscConfig+0x504>)
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	4a5c      	ldr	r2, [pc, #368]	@ (80017a4 <HAL_RCC_OscConfig+0x504>)
 8001634:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001638:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800163a:	f7ff fb35 	bl	8000ca8 <HAL_GetTick>
 800163e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001640:	e008      	b.n	8001654 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001642:	f7ff fb31 	bl	8000ca8 <HAL_GetTick>
 8001646:	4602      	mov	r2, r0
 8001648:	693b      	ldr	r3, [r7, #16]
 800164a:	1ad3      	subs	r3, r2, r3
 800164c:	2b02      	cmp	r3, #2
 800164e:	d901      	bls.n	8001654 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001650:	2303      	movs	r3, #3
 8001652:	e1f9      	b.n	8001a48 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001654:	4b53      	ldr	r3, [pc, #332]	@ (80017a4 <HAL_RCC_OscConfig+0x504>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800165c:	2b00      	cmp	r3, #0
 800165e:	d1f0      	bne.n	8001642 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	f003 0308 	and.w	r3, r3, #8
 8001668:	2b00      	cmp	r3, #0
 800166a:	d03c      	beq.n	80016e6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	695b      	ldr	r3, [r3, #20]
 8001670:	2b00      	cmp	r3, #0
 8001672:	d01c      	beq.n	80016ae <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001674:	4b4b      	ldr	r3, [pc, #300]	@ (80017a4 <HAL_RCC_OscConfig+0x504>)
 8001676:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800167a:	4a4a      	ldr	r2, [pc, #296]	@ (80017a4 <HAL_RCC_OscConfig+0x504>)
 800167c:	f043 0301 	orr.w	r3, r3, #1
 8001680:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001684:	f7ff fb10 	bl	8000ca8 <HAL_GetTick>
 8001688:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800168a:	e008      	b.n	800169e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800168c:	f7ff fb0c 	bl	8000ca8 <HAL_GetTick>
 8001690:	4602      	mov	r2, r0
 8001692:	693b      	ldr	r3, [r7, #16]
 8001694:	1ad3      	subs	r3, r2, r3
 8001696:	2b02      	cmp	r3, #2
 8001698:	d901      	bls.n	800169e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800169a:	2303      	movs	r3, #3
 800169c:	e1d4      	b.n	8001a48 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800169e:	4b41      	ldr	r3, [pc, #260]	@ (80017a4 <HAL_RCC_OscConfig+0x504>)
 80016a0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80016a4:	f003 0302 	and.w	r3, r3, #2
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d0ef      	beq.n	800168c <HAL_RCC_OscConfig+0x3ec>
 80016ac:	e01b      	b.n	80016e6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80016ae:	4b3d      	ldr	r3, [pc, #244]	@ (80017a4 <HAL_RCC_OscConfig+0x504>)
 80016b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80016b4:	4a3b      	ldr	r2, [pc, #236]	@ (80017a4 <HAL_RCC_OscConfig+0x504>)
 80016b6:	f023 0301 	bic.w	r3, r3, #1
 80016ba:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016be:	f7ff faf3 	bl	8000ca8 <HAL_GetTick>
 80016c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80016c4:	e008      	b.n	80016d8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80016c6:	f7ff faef 	bl	8000ca8 <HAL_GetTick>
 80016ca:	4602      	mov	r2, r0
 80016cc:	693b      	ldr	r3, [r7, #16]
 80016ce:	1ad3      	subs	r3, r2, r3
 80016d0:	2b02      	cmp	r3, #2
 80016d2:	d901      	bls.n	80016d8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80016d4:	2303      	movs	r3, #3
 80016d6:	e1b7      	b.n	8001a48 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80016d8:	4b32      	ldr	r3, [pc, #200]	@ (80017a4 <HAL_RCC_OscConfig+0x504>)
 80016da:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80016de:	f003 0302 	and.w	r3, r3, #2
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d1ef      	bne.n	80016c6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	f003 0304 	and.w	r3, r3, #4
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	f000 80a6 	beq.w	8001840 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80016f4:	2300      	movs	r3, #0
 80016f6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80016f8:	4b2a      	ldr	r3, [pc, #168]	@ (80017a4 <HAL_RCC_OscConfig+0x504>)
 80016fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016fc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001700:	2b00      	cmp	r3, #0
 8001702:	d10d      	bne.n	8001720 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001704:	4b27      	ldr	r3, [pc, #156]	@ (80017a4 <HAL_RCC_OscConfig+0x504>)
 8001706:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001708:	4a26      	ldr	r2, [pc, #152]	@ (80017a4 <HAL_RCC_OscConfig+0x504>)
 800170a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800170e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001710:	4b24      	ldr	r3, [pc, #144]	@ (80017a4 <HAL_RCC_OscConfig+0x504>)
 8001712:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001714:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001718:	60bb      	str	r3, [r7, #8]
 800171a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800171c:	2301      	movs	r3, #1
 800171e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001720:	4b21      	ldr	r3, [pc, #132]	@ (80017a8 <HAL_RCC_OscConfig+0x508>)
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001728:	2b00      	cmp	r3, #0
 800172a:	d118      	bne.n	800175e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800172c:	4b1e      	ldr	r3, [pc, #120]	@ (80017a8 <HAL_RCC_OscConfig+0x508>)
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	4a1d      	ldr	r2, [pc, #116]	@ (80017a8 <HAL_RCC_OscConfig+0x508>)
 8001732:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001736:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001738:	f7ff fab6 	bl	8000ca8 <HAL_GetTick>
 800173c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800173e:	e008      	b.n	8001752 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001740:	f7ff fab2 	bl	8000ca8 <HAL_GetTick>
 8001744:	4602      	mov	r2, r0
 8001746:	693b      	ldr	r3, [r7, #16]
 8001748:	1ad3      	subs	r3, r2, r3
 800174a:	2b02      	cmp	r3, #2
 800174c:	d901      	bls.n	8001752 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800174e:	2303      	movs	r3, #3
 8001750:	e17a      	b.n	8001a48 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001752:	4b15      	ldr	r3, [pc, #84]	@ (80017a8 <HAL_RCC_OscConfig+0x508>)
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800175a:	2b00      	cmp	r3, #0
 800175c:	d0f0      	beq.n	8001740 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	689b      	ldr	r3, [r3, #8]
 8001762:	2b01      	cmp	r3, #1
 8001764:	d108      	bne.n	8001778 <HAL_RCC_OscConfig+0x4d8>
 8001766:	4b0f      	ldr	r3, [pc, #60]	@ (80017a4 <HAL_RCC_OscConfig+0x504>)
 8001768:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800176c:	4a0d      	ldr	r2, [pc, #52]	@ (80017a4 <HAL_RCC_OscConfig+0x504>)
 800176e:	f043 0301 	orr.w	r3, r3, #1
 8001772:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001776:	e029      	b.n	80017cc <HAL_RCC_OscConfig+0x52c>
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	689b      	ldr	r3, [r3, #8]
 800177c:	2b05      	cmp	r3, #5
 800177e:	d115      	bne.n	80017ac <HAL_RCC_OscConfig+0x50c>
 8001780:	4b08      	ldr	r3, [pc, #32]	@ (80017a4 <HAL_RCC_OscConfig+0x504>)
 8001782:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001786:	4a07      	ldr	r2, [pc, #28]	@ (80017a4 <HAL_RCC_OscConfig+0x504>)
 8001788:	f043 0304 	orr.w	r3, r3, #4
 800178c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001790:	4b04      	ldr	r3, [pc, #16]	@ (80017a4 <HAL_RCC_OscConfig+0x504>)
 8001792:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001796:	4a03      	ldr	r2, [pc, #12]	@ (80017a4 <HAL_RCC_OscConfig+0x504>)
 8001798:	f043 0301 	orr.w	r3, r3, #1
 800179c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80017a0:	e014      	b.n	80017cc <HAL_RCC_OscConfig+0x52c>
 80017a2:	bf00      	nop
 80017a4:	40021000 	.word	0x40021000
 80017a8:	40007000 	.word	0x40007000
 80017ac:	4b9c      	ldr	r3, [pc, #624]	@ (8001a20 <HAL_RCC_OscConfig+0x780>)
 80017ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80017b2:	4a9b      	ldr	r2, [pc, #620]	@ (8001a20 <HAL_RCC_OscConfig+0x780>)
 80017b4:	f023 0301 	bic.w	r3, r3, #1
 80017b8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80017bc:	4b98      	ldr	r3, [pc, #608]	@ (8001a20 <HAL_RCC_OscConfig+0x780>)
 80017be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80017c2:	4a97      	ldr	r2, [pc, #604]	@ (8001a20 <HAL_RCC_OscConfig+0x780>)
 80017c4:	f023 0304 	bic.w	r3, r3, #4
 80017c8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	689b      	ldr	r3, [r3, #8]
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d016      	beq.n	8001802 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017d4:	f7ff fa68 	bl	8000ca8 <HAL_GetTick>
 80017d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80017da:	e00a      	b.n	80017f2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80017dc:	f7ff fa64 	bl	8000ca8 <HAL_GetTick>
 80017e0:	4602      	mov	r2, r0
 80017e2:	693b      	ldr	r3, [r7, #16]
 80017e4:	1ad3      	subs	r3, r2, r3
 80017e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80017ea:	4293      	cmp	r3, r2
 80017ec:	d901      	bls.n	80017f2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80017ee:	2303      	movs	r3, #3
 80017f0:	e12a      	b.n	8001a48 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80017f2:	4b8b      	ldr	r3, [pc, #556]	@ (8001a20 <HAL_RCC_OscConfig+0x780>)
 80017f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80017f8:	f003 0302 	and.w	r3, r3, #2
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d0ed      	beq.n	80017dc <HAL_RCC_OscConfig+0x53c>
 8001800:	e015      	b.n	800182e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001802:	f7ff fa51 	bl	8000ca8 <HAL_GetTick>
 8001806:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001808:	e00a      	b.n	8001820 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800180a:	f7ff fa4d 	bl	8000ca8 <HAL_GetTick>
 800180e:	4602      	mov	r2, r0
 8001810:	693b      	ldr	r3, [r7, #16]
 8001812:	1ad3      	subs	r3, r2, r3
 8001814:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001818:	4293      	cmp	r3, r2
 800181a:	d901      	bls.n	8001820 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800181c:	2303      	movs	r3, #3
 800181e:	e113      	b.n	8001a48 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001820:	4b7f      	ldr	r3, [pc, #508]	@ (8001a20 <HAL_RCC_OscConfig+0x780>)
 8001822:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001826:	f003 0302 	and.w	r3, r3, #2
 800182a:	2b00      	cmp	r3, #0
 800182c:	d1ed      	bne.n	800180a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800182e:	7ffb      	ldrb	r3, [r7, #31]
 8001830:	2b01      	cmp	r3, #1
 8001832:	d105      	bne.n	8001840 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001834:	4b7a      	ldr	r3, [pc, #488]	@ (8001a20 <HAL_RCC_OscConfig+0x780>)
 8001836:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001838:	4a79      	ldr	r2, [pc, #484]	@ (8001a20 <HAL_RCC_OscConfig+0x780>)
 800183a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800183e:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001844:	2b00      	cmp	r3, #0
 8001846:	f000 80fe 	beq.w	8001a46 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800184e:	2b02      	cmp	r3, #2
 8001850:	f040 80d0 	bne.w	80019f4 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001854:	4b72      	ldr	r3, [pc, #456]	@ (8001a20 <HAL_RCC_OscConfig+0x780>)
 8001856:	68db      	ldr	r3, [r3, #12]
 8001858:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800185a:	697b      	ldr	r3, [r7, #20]
 800185c:	f003 0203 	and.w	r2, r3, #3
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001864:	429a      	cmp	r2, r3
 8001866:	d130      	bne.n	80018ca <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001868:	697b      	ldr	r3, [r7, #20]
 800186a:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001872:	3b01      	subs	r3, #1
 8001874:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001876:	429a      	cmp	r2, r3
 8001878:	d127      	bne.n	80018ca <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800187a:	697b      	ldr	r3, [r7, #20]
 800187c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001884:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001886:	429a      	cmp	r2, r3
 8001888:	d11f      	bne.n	80018ca <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800188a:	697b      	ldr	r3, [r7, #20]
 800188c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001890:	687a      	ldr	r2, [r7, #4]
 8001892:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001894:	2a07      	cmp	r2, #7
 8001896:	bf14      	ite	ne
 8001898:	2201      	movne	r2, #1
 800189a:	2200      	moveq	r2, #0
 800189c:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800189e:	4293      	cmp	r3, r2
 80018a0:	d113      	bne.n	80018ca <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80018a2:	697b      	ldr	r3, [r7, #20]
 80018a4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80018ac:	085b      	lsrs	r3, r3, #1
 80018ae:	3b01      	subs	r3, #1
 80018b0:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80018b2:	429a      	cmp	r2, r3
 80018b4:	d109      	bne.n	80018ca <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80018b6:	697b      	ldr	r3, [r7, #20]
 80018b8:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018c0:	085b      	lsrs	r3, r3, #1
 80018c2:	3b01      	subs	r3, #1
 80018c4:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80018c6:	429a      	cmp	r2, r3
 80018c8:	d06e      	beq.n	80019a8 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80018ca:	69bb      	ldr	r3, [r7, #24]
 80018cc:	2b0c      	cmp	r3, #12
 80018ce:	d069      	beq.n	80019a4 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80018d0:	4b53      	ldr	r3, [pc, #332]	@ (8001a20 <HAL_RCC_OscConfig+0x780>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d105      	bne.n	80018e8 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80018dc:	4b50      	ldr	r3, [pc, #320]	@ (8001a20 <HAL_RCC_OscConfig+0x780>)
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d001      	beq.n	80018ec <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80018e8:	2301      	movs	r3, #1
 80018ea:	e0ad      	b.n	8001a48 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80018ec:	4b4c      	ldr	r3, [pc, #304]	@ (8001a20 <HAL_RCC_OscConfig+0x780>)
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	4a4b      	ldr	r2, [pc, #300]	@ (8001a20 <HAL_RCC_OscConfig+0x780>)
 80018f2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80018f6:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80018f8:	f7ff f9d6 	bl	8000ca8 <HAL_GetTick>
 80018fc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80018fe:	e008      	b.n	8001912 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001900:	f7ff f9d2 	bl	8000ca8 <HAL_GetTick>
 8001904:	4602      	mov	r2, r0
 8001906:	693b      	ldr	r3, [r7, #16]
 8001908:	1ad3      	subs	r3, r2, r3
 800190a:	2b02      	cmp	r3, #2
 800190c:	d901      	bls.n	8001912 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800190e:	2303      	movs	r3, #3
 8001910:	e09a      	b.n	8001a48 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001912:	4b43      	ldr	r3, [pc, #268]	@ (8001a20 <HAL_RCC_OscConfig+0x780>)
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800191a:	2b00      	cmp	r3, #0
 800191c:	d1f0      	bne.n	8001900 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800191e:	4b40      	ldr	r3, [pc, #256]	@ (8001a20 <HAL_RCC_OscConfig+0x780>)
 8001920:	68da      	ldr	r2, [r3, #12]
 8001922:	4b40      	ldr	r3, [pc, #256]	@ (8001a24 <HAL_RCC_OscConfig+0x784>)
 8001924:	4013      	ands	r3, r2
 8001926:	687a      	ldr	r2, [r7, #4]
 8001928:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800192a:	687a      	ldr	r2, [r7, #4]
 800192c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800192e:	3a01      	subs	r2, #1
 8001930:	0112      	lsls	r2, r2, #4
 8001932:	4311      	orrs	r1, r2
 8001934:	687a      	ldr	r2, [r7, #4]
 8001936:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001938:	0212      	lsls	r2, r2, #8
 800193a:	4311      	orrs	r1, r2
 800193c:	687a      	ldr	r2, [r7, #4]
 800193e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001940:	0852      	lsrs	r2, r2, #1
 8001942:	3a01      	subs	r2, #1
 8001944:	0552      	lsls	r2, r2, #21
 8001946:	4311      	orrs	r1, r2
 8001948:	687a      	ldr	r2, [r7, #4]
 800194a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800194c:	0852      	lsrs	r2, r2, #1
 800194e:	3a01      	subs	r2, #1
 8001950:	0652      	lsls	r2, r2, #25
 8001952:	4311      	orrs	r1, r2
 8001954:	687a      	ldr	r2, [r7, #4]
 8001956:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001958:	0912      	lsrs	r2, r2, #4
 800195a:	0452      	lsls	r2, r2, #17
 800195c:	430a      	orrs	r2, r1
 800195e:	4930      	ldr	r1, [pc, #192]	@ (8001a20 <HAL_RCC_OscConfig+0x780>)
 8001960:	4313      	orrs	r3, r2
 8001962:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001964:	4b2e      	ldr	r3, [pc, #184]	@ (8001a20 <HAL_RCC_OscConfig+0x780>)
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	4a2d      	ldr	r2, [pc, #180]	@ (8001a20 <HAL_RCC_OscConfig+0x780>)
 800196a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800196e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001970:	4b2b      	ldr	r3, [pc, #172]	@ (8001a20 <HAL_RCC_OscConfig+0x780>)
 8001972:	68db      	ldr	r3, [r3, #12]
 8001974:	4a2a      	ldr	r2, [pc, #168]	@ (8001a20 <HAL_RCC_OscConfig+0x780>)
 8001976:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800197a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800197c:	f7ff f994 	bl	8000ca8 <HAL_GetTick>
 8001980:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001982:	e008      	b.n	8001996 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001984:	f7ff f990 	bl	8000ca8 <HAL_GetTick>
 8001988:	4602      	mov	r2, r0
 800198a:	693b      	ldr	r3, [r7, #16]
 800198c:	1ad3      	subs	r3, r2, r3
 800198e:	2b02      	cmp	r3, #2
 8001990:	d901      	bls.n	8001996 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8001992:	2303      	movs	r3, #3
 8001994:	e058      	b.n	8001a48 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001996:	4b22      	ldr	r3, [pc, #136]	@ (8001a20 <HAL_RCC_OscConfig+0x780>)
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d0f0      	beq.n	8001984 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80019a2:	e050      	b.n	8001a46 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80019a4:	2301      	movs	r3, #1
 80019a6:	e04f      	b.n	8001a48 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80019a8:	4b1d      	ldr	r3, [pc, #116]	@ (8001a20 <HAL_RCC_OscConfig+0x780>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d148      	bne.n	8001a46 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80019b4:	4b1a      	ldr	r3, [pc, #104]	@ (8001a20 <HAL_RCC_OscConfig+0x780>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	4a19      	ldr	r2, [pc, #100]	@ (8001a20 <HAL_RCC_OscConfig+0x780>)
 80019ba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80019be:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80019c0:	4b17      	ldr	r3, [pc, #92]	@ (8001a20 <HAL_RCC_OscConfig+0x780>)
 80019c2:	68db      	ldr	r3, [r3, #12]
 80019c4:	4a16      	ldr	r2, [pc, #88]	@ (8001a20 <HAL_RCC_OscConfig+0x780>)
 80019c6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80019ca:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80019cc:	f7ff f96c 	bl	8000ca8 <HAL_GetTick>
 80019d0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80019d2:	e008      	b.n	80019e6 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019d4:	f7ff f968 	bl	8000ca8 <HAL_GetTick>
 80019d8:	4602      	mov	r2, r0
 80019da:	693b      	ldr	r3, [r7, #16]
 80019dc:	1ad3      	subs	r3, r2, r3
 80019de:	2b02      	cmp	r3, #2
 80019e0:	d901      	bls.n	80019e6 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80019e2:	2303      	movs	r3, #3
 80019e4:	e030      	b.n	8001a48 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80019e6:	4b0e      	ldr	r3, [pc, #56]	@ (8001a20 <HAL_RCC_OscConfig+0x780>)
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d0f0      	beq.n	80019d4 <HAL_RCC_OscConfig+0x734>
 80019f2:	e028      	b.n	8001a46 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80019f4:	69bb      	ldr	r3, [r7, #24]
 80019f6:	2b0c      	cmp	r3, #12
 80019f8:	d023      	beq.n	8001a42 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019fa:	4b09      	ldr	r3, [pc, #36]	@ (8001a20 <HAL_RCC_OscConfig+0x780>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	4a08      	ldr	r2, [pc, #32]	@ (8001a20 <HAL_RCC_OscConfig+0x780>)
 8001a00:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001a04:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a06:	f7ff f94f 	bl	8000ca8 <HAL_GetTick>
 8001a0a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a0c:	e00c      	b.n	8001a28 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a0e:	f7ff f94b 	bl	8000ca8 <HAL_GetTick>
 8001a12:	4602      	mov	r2, r0
 8001a14:	693b      	ldr	r3, [r7, #16]
 8001a16:	1ad3      	subs	r3, r2, r3
 8001a18:	2b02      	cmp	r3, #2
 8001a1a:	d905      	bls.n	8001a28 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8001a1c:	2303      	movs	r3, #3
 8001a1e:	e013      	b.n	8001a48 <HAL_RCC_OscConfig+0x7a8>
 8001a20:	40021000 	.word	0x40021000
 8001a24:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a28:	4b09      	ldr	r3, [pc, #36]	@ (8001a50 <HAL_RCC_OscConfig+0x7b0>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d1ec      	bne.n	8001a0e <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001a34:	4b06      	ldr	r3, [pc, #24]	@ (8001a50 <HAL_RCC_OscConfig+0x7b0>)
 8001a36:	68da      	ldr	r2, [r3, #12]
 8001a38:	4905      	ldr	r1, [pc, #20]	@ (8001a50 <HAL_RCC_OscConfig+0x7b0>)
 8001a3a:	4b06      	ldr	r3, [pc, #24]	@ (8001a54 <HAL_RCC_OscConfig+0x7b4>)
 8001a3c:	4013      	ands	r3, r2
 8001a3e:	60cb      	str	r3, [r1, #12]
 8001a40:	e001      	b.n	8001a46 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001a42:	2301      	movs	r3, #1
 8001a44:	e000      	b.n	8001a48 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8001a46:	2300      	movs	r3, #0
}
 8001a48:	4618      	mov	r0, r3
 8001a4a:	3720      	adds	r7, #32
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	bd80      	pop	{r7, pc}
 8001a50:	40021000 	.word	0x40021000
 8001a54:	feeefffc 	.word	0xfeeefffc

08001a58 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b084      	sub	sp, #16
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
 8001a60:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d101      	bne.n	8001a6c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001a68:	2301      	movs	r3, #1
 8001a6a:	e0e7      	b.n	8001c3c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001a6c:	4b75      	ldr	r3, [pc, #468]	@ (8001c44 <HAL_RCC_ClockConfig+0x1ec>)
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	f003 0307 	and.w	r3, r3, #7
 8001a74:	683a      	ldr	r2, [r7, #0]
 8001a76:	429a      	cmp	r2, r3
 8001a78:	d910      	bls.n	8001a9c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a7a:	4b72      	ldr	r3, [pc, #456]	@ (8001c44 <HAL_RCC_ClockConfig+0x1ec>)
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	f023 0207 	bic.w	r2, r3, #7
 8001a82:	4970      	ldr	r1, [pc, #448]	@ (8001c44 <HAL_RCC_ClockConfig+0x1ec>)
 8001a84:	683b      	ldr	r3, [r7, #0]
 8001a86:	4313      	orrs	r3, r2
 8001a88:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a8a:	4b6e      	ldr	r3, [pc, #440]	@ (8001c44 <HAL_RCC_ClockConfig+0x1ec>)
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	f003 0307 	and.w	r3, r3, #7
 8001a92:	683a      	ldr	r2, [r7, #0]
 8001a94:	429a      	cmp	r2, r3
 8001a96:	d001      	beq.n	8001a9c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001a98:	2301      	movs	r3, #1
 8001a9a:	e0cf      	b.n	8001c3c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	f003 0302 	and.w	r3, r3, #2
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d010      	beq.n	8001aca <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	689a      	ldr	r2, [r3, #8]
 8001aac:	4b66      	ldr	r3, [pc, #408]	@ (8001c48 <HAL_RCC_ClockConfig+0x1f0>)
 8001aae:	689b      	ldr	r3, [r3, #8]
 8001ab0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001ab4:	429a      	cmp	r2, r3
 8001ab6:	d908      	bls.n	8001aca <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ab8:	4b63      	ldr	r3, [pc, #396]	@ (8001c48 <HAL_RCC_ClockConfig+0x1f0>)
 8001aba:	689b      	ldr	r3, [r3, #8]
 8001abc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	689b      	ldr	r3, [r3, #8]
 8001ac4:	4960      	ldr	r1, [pc, #384]	@ (8001c48 <HAL_RCC_ClockConfig+0x1f0>)
 8001ac6:	4313      	orrs	r3, r2
 8001ac8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	f003 0301 	and.w	r3, r3, #1
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d04c      	beq.n	8001b70 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	685b      	ldr	r3, [r3, #4]
 8001ada:	2b03      	cmp	r3, #3
 8001adc:	d107      	bne.n	8001aee <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001ade:	4b5a      	ldr	r3, [pc, #360]	@ (8001c48 <HAL_RCC_ClockConfig+0x1f0>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d121      	bne.n	8001b2e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8001aea:	2301      	movs	r3, #1
 8001aec:	e0a6      	b.n	8001c3c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	685b      	ldr	r3, [r3, #4]
 8001af2:	2b02      	cmp	r3, #2
 8001af4:	d107      	bne.n	8001b06 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001af6:	4b54      	ldr	r3, [pc, #336]	@ (8001c48 <HAL_RCC_ClockConfig+0x1f0>)
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d115      	bne.n	8001b2e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001b02:	2301      	movs	r3, #1
 8001b04:	e09a      	b.n	8001c3c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	685b      	ldr	r3, [r3, #4]
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d107      	bne.n	8001b1e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001b0e:	4b4e      	ldr	r3, [pc, #312]	@ (8001c48 <HAL_RCC_ClockConfig+0x1f0>)
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	f003 0302 	and.w	r3, r3, #2
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d109      	bne.n	8001b2e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001b1a:	2301      	movs	r3, #1
 8001b1c:	e08e      	b.n	8001c3c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001b1e:	4b4a      	ldr	r3, [pc, #296]	@ (8001c48 <HAL_RCC_ClockConfig+0x1f0>)
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d101      	bne.n	8001b2e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001b2a:	2301      	movs	r3, #1
 8001b2c:	e086      	b.n	8001c3c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001b2e:	4b46      	ldr	r3, [pc, #280]	@ (8001c48 <HAL_RCC_ClockConfig+0x1f0>)
 8001b30:	689b      	ldr	r3, [r3, #8]
 8001b32:	f023 0203 	bic.w	r2, r3, #3
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	685b      	ldr	r3, [r3, #4]
 8001b3a:	4943      	ldr	r1, [pc, #268]	@ (8001c48 <HAL_RCC_ClockConfig+0x1f0>)
 8001b3c:	4313      	orrs	r3, r2
 8001b3e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001b40:	f7ff f8b2 	bl	8000ca8 <HAL_GetTick>
 8001b44:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b46:	e00a      	b.n	8001b5e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b48:	f7ff f8ae 	bl	8000ca8 <HAL_GetTick>
 8001b4c:	4602      	mov	r2, r0
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	1ad3      	subs	r3, r2, r3
 8001b52:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b56:	4293      	cmp	r3, r2
 8001b58:	d901      	bls.n	8001b5e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8001b5a:	2303      	movs	r3, #3
 8001b5c:	e06e      	b.n	8001c3c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b5e:	4b3a      	ldr	r3, [pc, #232]	@ (8001c48 <HAL_RCC_ClockConfig+0x1f0>)
 8001b60:	689b      	ldr	r3, [r3, #8]
 8001b62:	f003 020c 	and.w	r2, r3, #12
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	685b      	ldr	r3, [r3, #4]
 8001b6a:	009b      	lsls	r3, r3, #2
 8001b6c:	429a      	cmp	r2, r3
 8001b6e:	d1eb      	bne.n	8001b48 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	f003 0302 	and.w	r3, r3, #2
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d010      	beq.n	8001b9e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	689a      	ldr	r2, [r3, #8]
 8001b80:	4b31      	ldr	r3, [pc, #196]	@ (8001c48 <HAL_RCC_ClockConfig+0x1f0>)
 8001b82:	689b      	ldr	r3, [r3, #8]
 8001b84:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001b88:	429a      	cmp	r2, r3
 8001b8a:	d208      	bcs.n	8001b9e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b8c:	4b2e      	ldr	r3, [pc, #184]	@ (8001c48 <HAL_RCC_ClockConfig+0x1f0>)
 8001b8e:	689b      	ldr	r3, [r3, #8]
 8001b90:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	689b      	ldr	r3, [r3, #8]
 8001b98:	492b      	ldr	r1, [pc, #172]	@ (8001c48 <HAL_RCC_ClockConfig+0x1f0>)
 8001b9a:	4313      	orrs	r3, r2
 8001b9c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001b9e:	4b29      	ldr	r3, [pc, #164]	@ (8001c44 <HAL_RCC_ClockConfig+0x1ec>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	f003 0307 	and.w	r3, r3, #7
 8001ba6:	683a      	ldr	r2, [r7, #0]
 8001ba8:	429a      	cmp	r2, r3
 8001baa:	d210      	bcs.n	8001bce <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bac:	4b25      	ldr	r3, [pc, #148]	@ (8001c44 <HAL_RCC_ClockConfig+0x1ec>)
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	f023 0207 	bic.w	r2, r3, #7
 8001bb4:	4923      	ldr	r1, [pc, #140]	@ (8001c44 <HAL_RCC_ClockConfig+0x1ec>)
 8001bb6:	683b      	ldr	r3, [r7, #0]
 8001bb8:	4313      	orrs	r3, r2
 8001bba:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001bbc:	4b21      	ldr	r3, [pc, #132]	@ (8001c44 <HAL_RCC_ClockConfig+0x1ec>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	f003 0307 	and.w	r3, r3, #7
 8001bc4:	683a      	ldr	r2, [r7, #0]
 8001bc6:	429a      	cmp	r2, r3
 8001bc8:	d001      	beq.n	8001bce <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8001bca:	2301      	movs	r3, #1
 8001bcc:	e036      	b.n	8001c3c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	f003 0304 	and.w	r3, r3, #4
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d008      	beq.n	8001bec <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001bda:	4b1b      	ldr	r3, [pc, #108]	@ (8001c48 <HAL_RCC_ClockConfig+0x1f0>)
 8001bdc:	689b      	ldr	r3, [r3, #8]
 8001bde:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	68db      	ldr	r3, [r3, #12]
 8001be6:	4918      	ldr	r1, [pc, #96]	@ (8001c48 <HAL_RCC_ClockConfig+0x1f0>)
 8001be8:	4313      	orrs	r3, r2
 8001bea:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	f003 0308 	and.w	r3, r3, #8
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d009      	beq.n	8001c0c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001bf8:	4b13      	ldr	r3, [pc, #76]	@ (8001c48 <HAL_RCC_ClockConfig+0x1f0>)
 8001bfa:	689b      	ldr	r3, [r3, #8]
 8001bfc:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	691b      	ldr	r3, [r3, #16]
 8001c04:	00db      	lsls	r3, r3, #3
 8001c06:	4910      	ldr	r1, [pc, #64]	@ (8001c48 <HAL_RCC_ClockConfig+0x1f0>)
 8001c08:	4313      	orrs	r3, r2
 8001c0a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001c0c:	f000 f824 	bl	8001c58 <HAL_RCC_GetSysClockFreq>
 8001c10:	4602      	mov	r2, r0
 8001c12:	4b0d      	ldr	r3, [pc, #52]	@ (8001c48 <HAL_RCC_ClockConfig+0x1f0>)
 8001c14:	689b      	ldr	r3, [r3, #8]
 8001c16:	091b      	lsrs	r3, r3, #4
 8001c18:	f003 030f 	and.w	r3, r3, #15
 8001c1c:	490b      	ldr	r1, [pc, #44]	@ (8001c4c <HAL_RCC_ClockConfig+0x1f4>)
 8001c1e:	5ccb      	ldrb	r3, [r1, r3]
 8001c20:	f003 031f 	and.w	r3, r3, #31
 8001c24:	fa22 f303 	lsr.w	r3, r2, r3
 8001c28:	4a09      	ldr	r2, [pc, #36]	@ (8001c50 <HAL_RCC_ClockConfig+0x1f8>)
 8001c2a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001c2c:	4b09      	ldr	r3, [pc, #36]	@ (8001c54 <HAL_RCC_ClockConfig+0x1fc>)
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	4618      	mov	r0, r3
 8001c32:	f7fe ff07 	bl	8000a44 <HAL_InitTick>
 8001c36:	4603      	mov	r3, r0
 8001c38:	72fb      	strb	r3, [r7, #11]

  return status;
 8001c3a:	7afb      	ldrb	r3, [r7, #11]
}
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	3710      	adds	r7, #16
 8001c40:	46bd      	mov	sp, r7
 8001c42:	bd80      	pop	{r7, pc}
 8001c44:	40022000 	.word	0x40022000
 8001c48:	40021000 	.word	0x40021000
 8001c4c:	08006ec8 	.word	0x08006ec8
 8001c50:	20000000 	.word	0x20000000
 8001c54:	20000004 	.word	0x20000004

08001c58 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	b089      	sub	sp, #36	@ 0x24
 8001c5c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001c5e:	2300      	movs	r3, #0
 8001c60:	61fb      	str	r3, [r7, #28]
 8001c62:	2300      	movs	r3, #0
 8001c64:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001c66:	4b3e      	ldr	r3, [pc, #248]	@ (8001d60 <HAL_RCC_GetSysClockFreq+0x108>)
 8001c68:	689b      	ldr	r3, [r3, #8]
 8001c6a:	f003 030c 	and.w	r3, r3, #12
 8001c6e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001c70:	4b3b      	ldr	r3, [pc, #236]	@ (8001d60 <HAL_RCC_GetSysClockFreq+0x108>)
 8001c72:	68db      	ldr	r3, [r3, #12]
 8001c74:	f003 0303 	and.w	r3, r3, #3
 8001c78:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001c7a:	693b      	ldr	r3, [r7, #16]
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d005      	beq.n	8001c8c <HAL_RCC_GetSysClockFreq+0x34>
 8001c80:	693b      	ldr	r3, [r7, #16]
 8001c82:	2b0c      	cmp	r3, #12
 8001c84:	d121      	bne.n	8001cca <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	2b01      	cmp	r3, #1
 8001c8a:	d11e      	bne.n	8001cca <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001c8c:	4b34      	ldr	r3, [pc, #208]	@ (8001d60 <HAL_RCC_GetSysClockFreq+0x108>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	f003 0308 	and.w	r3, r3, #8
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d107      	bne.n	8001ca8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001c98:	4b31      	ldr	r3, [pc, #196]	@ (8001d60 <HAL_RCC_GetSysClockFreq+0x108>)
 8001c9a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001c9e:	0a1b      	lsrs	r3, r3, #8
 8001ca0:	f003 030f 	and.w	r3, r3, #15
 8001ca4:	61fb      	str	r3, [r7, #28]
 8001ca6:	e005      	b.n	8001cb4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001ca8:	4b2d      	ldr	r3, [pc, #180]	@ (8001d60 <HAL_RCC_GetSysClockFreq+0x108>)
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	091b      	lsrs	r3, r3, #4
 8001cae:	f003 030f 	and.w	r3, r3, #15
 8001cb2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001cb4:	4a2b      	ldr	r2, [pc, #172]	@ (8001d64 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001cb6:	69fb      	ldr	r3, [r7, #28]
 8001cb8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001cbc:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001cbe:	693b      	ldr	r3, [r7, #16]
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d10d      	bne.n	8001ce0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001cc4:	69fb      	ldr	r3, [r7, #28]
 8001cc6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001cc8:	e00a      	b.n	8001ce0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001cca:	693b      	ldr	r3, [r7, #16]
 8001ccc:	2b04      	cmp	r3, #4
 8001cce:	d102      	bne.n	8001cd6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001cd0:	4b25      	ldr	r3, [pc, #148]	@ (8001d68 <HAL_RCC_GetSysClockFreq+0x110>)
 8001cd2:	61bb      	str	r3, [r7, #24]
 8001cd4:	e004      	b.n	8001ce0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001cd6:	693b      	ldr	r3, [r7, #16]
 8001cd8:	2b08      	cmp	r3, #8
 8001cda:	d101      	bne.n	8001ce0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001cdc:	4b23      	ldr	r3, [pc, #140]	@ (8001d6c <HAL_RCC_GetSysClockFreq+0x114>)
 8001cde:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001ce0:	693b      	ldr	r3, [r7, #16]
 8001ce2:	2b0c      	cmp	r3, #12
 8001ce4:	d134      	bne.n	8001d50 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001ce6:	4b1e      	ldr	r3, [pc, #120]	@ (8001d60 <HAL_RCC_GetSysClockFreq+0x108>)
 8001ce8:	68db      	ldr	r3, [r3, #12]
 8001cea:	f003 0303 	and.w	r3, r3, #3
 8001cee:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001cf0:	68bb      	ldr	r3, [r7, #8]
 8001cf2:	2b02      	cmp	r3, #2
 8001cf4:	d003      	beq.n	8001cfe <HAL_RCC_GetSysClockFreq+0xa6>
 8001cf6:	68bb      	ldr	r3, [r7, #8]
 8001cf8:	2b03      	cmp	r3, #3
 8001cfa:	d003      	beq.n	8001d04 <HAL_RCC_GetSysClockFreq+0xac>
 8001cfc:	e005      	b.n	8001d0a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001cfe:	4b1a      	ldr	r3, [pc, #104]	@ (8001d68 <HAL_RCC_GetSysClockFreq+0x110>)
 8001d00:	617b      	str	r3, [r7, #20]
      break;
 8001d02:	e005      	b.n	8001d10 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001d04:	4b19      	ldr	r3, [pc, #100]	@ (8001d6c <HAL_RCC_GetSysClockFreq+0x114>)
 8001d06:	617b      	str	r3, [r7, #20]
      break;
 8001d08:	e002      	b.n	8001d10 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001d0a:	69fb      	ldr	r3, [r7, #28]
 8001d0c:	617b      	str	r3, [r7, #20]
      break;
 8001d0e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001d10:	4b13      	ldr	r3, [pc, #76]	@ (8001d60 <HAL_RCC_GetSysClockFreq+0x108>)
 8001d12:	68db      	ldr	r3, [r3, #12]
 8001d14:	091b      	lsrs	r3, r3, #4
 8001d16:	f003 0307 	and.w	r3, r3, #7
 8001d1a:	3301      	adds	r3, #1
 8001d1c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001d1e:	4b10      	ldr	r3, [pc, #64]	@ (8001d60 <HAL_RCC_GetSysClockFreq+0x108>)
 8001d20:	68db      	ldr	r3, [r3, #12]
 8001d22:	0a1b      	lsrs	r3, r3, #8
 8001d24:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001d28:	697a      	ldr	r2, [r7, #20]
 8001d2a:	fb03 f202 	mul.w	r2, r3, r2
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d34:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001d36:	4b0a      	ldr	r3, [pc, #40]	@ (8001d60 <HAL_RCC_GetSysClockFreq+0x108>)
 8001d38:	68db      	ldr	r3, [r3, #12]
 8001d3a:	0e5b      	lsrs	r3, r3, #25
 8001d3c:	f003 0303 	and.w	r3, r3, #3
 8001d40:	3301      	adds	r3, #1
 8001d42:	005b      	lsls	r3, r3, #1
 8001d44:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001d46:	697a      	ldr	r2, [r7, #20]
 8001d48:	683b      	ldr	r3, [r7, #0]
 8001d4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d4e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001d50:	69bb      	ldr	r3, [r7, #24]
}
 8001d52:	4618      	mov	r0, r3
 8001d54:	3724      	adds	r7, #36	@ 0x24
 8001d56:	46bd      	mov	sp, r7
 8001d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5c:	4770      	bx	lr
 8001d5e:	bf00      	nop
 8001d60:	40021000 	.word	0x40021000
 8001d64:	08006ee0 	.word	0x08006ee0
 8001d68:	00f42400 	.word	0x00f42400
 8001d6c:	007a1200 	.word	0x007a1200

08001d70 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001d70:	b480      	push	{r7}
 8001d72:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001d74:	4b03      	ldr	r3, [pc, #12]	@ (8001d84 <HAL_RCC_GetHCLKFreq+0x14>)
 8001d76:	681b      	ldr	r3, [r3, #0]
}
 8001d78:	4618      	mov	r0, r3
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d80:	4770      	bx	lr
 8001d82:	bf00      	nop
 8001d84:	20000000 	.word	0x20000000

08001d88 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001d8c:	f7ff fff0 	bl	8001d70 <HAL_RCC_GetHCLKFreq>
 8001d90:	4602      	mov	r2, r0
 8001d92:	4b06      	ldr	r3, [pc, #24]	@ (8001dac <HAL_RCC_GetPCLK1Freq+0x24>)
 8001d94:	689b      	ldr	r3, [r3, #8]
 8001d96:	0a1b      	lsrs	r3, r3, #8
 8001d98:	f003 0307 	and.w	r3, r3, #7
 8001d9c:	4904      	ldr	r1, [pc, #16]	@ (8001db0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001d9e:	5ccb      	ldrb	r3, [r1, r3]
 8001da0:	f003 031f 	and.w	r3, r3, #31
 8001da4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001da8:	4618      	mov	r0, r3
 8001daa:	bd80      	pop	{r7, pc}
 8001dac:	40021000 	.word	0x40021000
 8001db0:	08006ed8 	.word	0x08006ed8

08001db4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001db8:	f7ff ffda 	bl	8001d70 <HAL_RCC_GetHCLKFreq>
 8001dbc:	4602      	mov	r2, r0
 8001dbe:	4b06      	ldr	r3, [pc, #24]	@ (8001dd8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001dc0:	689b      	ldr	r3, [r3, #8]
 8001dc2:	0adb      	lsrs	r3, r3, #11
 8001dc4:	f003 0307 	and.w	r3, r3, #7
 8001dc8:	4904      	ldr	r1, [pc, #16]	@ (8001ddc <HAL_RCC_GetPCLK2Freq+0x28>)
 8001dca:	5ccb      	ldrb	r3, [r1, r3]
 8001dcc:	f003 031f 	and.w	r3, r3, #31
 8001dd0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	bd80      	pop	{r7, pc}
 8001dd8:	40021000 	.word	0x40021000
 8001ddc:	08006ed8 	.word	0x08006ed8

08001de0 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001de0:	b480      	push	{r7}
 8001de2:	b083      	sub	sp, #12
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
 8001de8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	220f      	movs	r2, #15
 8001dee:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8001df0:	4b12      	ldr	r3, [pc, #72]	@ (8001e3c <HAL_RCC_GetClockConfig+0x5c>)
 8001df2:	689b      	ldr	r3, [r3, #8]
 8001df4:	f003 0203 	and.w	r2, r3, #3
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8001dfc:	4b0f      	ldr	r3, [pc, #60]	@ (8001e3c <HAL_RCC_GetClockConfig+0x5c>)
 8001dfe:	689b      	ldr	r3, [r3, #8]
 8001e00:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8001e08:	4b0c      	ldr	r3, [pc, #48]	@ (8001e3c <HAL_RCC_GetClockConfig+0x5c>)
 8001e0a:	689b      	ldr	r3, [r3, #8]
 8001e0c:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8001e14:	4b09      	ldr	r3, [pc, #36]	@ (8001e3c <HAL_RCC_GetClockConfig+0x5c>)
 8001e16:	689b      	ldr	r3, [r3, #8]
 8001e18:	08db      	lsrs	r3, r3, #3
 8001e1a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8001e22:	4b07      	ldr	r3, [pc, #28]	@ (8001e40 <HAL_RCC_GetClockConfig+0x60>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f003 0207 	and.w	r2, r3, #7
 8001e2a:	683b      	ldr	r3, [r7, #0]
 8001e2c:	601a      	str	r2, [r3, #0]
}
 8001e2e:	bf00      	nop
 8001e30:	370c      	adds	r7, #12
 8001e32:	46bd      	mov	sp, r7
 8001e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e38:	4770      	bx	lr
 8001e3a:	bf00      	nop
 8001e3c:	40021000 	.word	0x40021000
 8001e40:	40022000 	.word	0x40022000

08001e44 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b086      	sub	sp, #24
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001e50:	4b2a      	ldr	r3, [pc, #168]	@ (8001efc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001e52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e54:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d003      	beq.n	8001e64 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001e5c:	f7ff f9bc 	bl	80011d8 <HAL_PWREx_GetVoltageRange>
 8001e60:	6178      	str	r0, [r7, #20]
 8001e62:	e014      	b.n	8001e8e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001e64:	4b25      	ldr	r3, [pc, #148]	@ (8001efc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001e66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e68:	4a24      	ldr	r2, [pc, #144]	@ (8001efc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001e6a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e6e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001e70:	4b22      	ldr	r3, [pc, #136]	@ (8001efc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001e72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e74:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e78:	60fb      	str	r3, [r7, #12]
 8001e7a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001e7c:	f7ff f9ac 	bl	80011d8 <HAL_PWREx_GetVoltageRange>
 8001e80:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001e82:	4b1e      	ldr	r3, [pc, #120]	@ (8001efc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001e84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e86:	4a1d      	ldr	r2, [pc, #116]	@ (8001efc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001e88:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001e8c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001e8e:	697b      	ldr	r3, [r7, #20]
 8001e90:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001e94:	d10b      	bne.n	8001eae <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	2b80      	cmp	r3, #128	@ 0x80
 8001e9a:	d919      	bls.n	8001ed0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	2ba0      	cmp	r3, #160	@ 0xa0
 8001ea0:	d902      	bls.n	8001ea8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001ea2:	2302      	movs	r3, #2
 8001ea4:	613b      	str	r3, [r7, #16]
 8001ea6:	e013      	b.n	8001ed0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001ea8:	2301      	movs	r3, #1
 8001eaa:	613b      	str	r3, [r7, #16]
 8001eac:	e010      	b.n	8001ed0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	2b80      	cmp	r3, #128	@ 0x80
 8001eb2:	d902      	bls.n	8001eba <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001eb4:	2303      	movs	r3, #3
 8001eb6:	613b      	str	r3, [r7, #16]
 8001eb8:	e00a      	b.n	8001ed0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	2b80      	cmp	r3, #128	@ 0x80
 8001ebe:	d102      	bne.n	8001ec6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001ec0:	2302      	movs	r3, #2
 8001ec2:	613b      	str	r3, [r7, #16]
 8001ec4:	e004      	b.n	8001ed0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	2b70      	cmp	r3, #112	@ 0x70
 8001eca:	d101      	bne.n	8001ed0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001ecc:	2301      	movs	r3, #1
 8001ece:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001ed0:	4b0b      	ldr	r3, [pc, #44]	@ (8001f00 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	f023 0207 	bic.w	r2, r3, #7
 8001ed8:	4909      	ldr	r1, [pc, #36]	@ (8001f00 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001eda:	693b      	ldr	r3, [r7, #16]
 8001edc:	4313      	orrs	r3, r2
 8001ede:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001ee0:	4b07      	ldr	r3, [pc, #28]	@ (8001f00 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	f003 0307 	and.w	r3, r3, #7
 8001ee8:	693a      	ldr	r2, [r7, #16]
 8001eea:	429a      	cmp	r2, r3
 8001eec:	d001      	beq.n	8001ef2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001eee:	2301      	movs	r3, #1
 8001ef0:	e000      	b.n	8001ef4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001ef2:	2300      	movs	r3, #0
}
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	3718      	adds	r7, #24
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	bd80      	pop	{r7, pc}
 8001efc:	40021000 	.word	0x40021000
 8001f00:	40022000 	.word	0x40022000

08001f04 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b086      	sub	sp, #24
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001f10:	2300      	movs	r3, #0
 8001f12:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d041      	beq.n	8001fa4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001f24:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8001f28:	d02a      	beq.n	8001f80 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8001f2a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8001f2e:	d824      	bhi.n	8001f7a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8001f30:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8001f34:	d008      	beq.n	8001f48 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8001f36:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8001f3a:	d81e      	bhi.n	8001f7a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d00a      	beq.n	8001f56 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8001f40:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001f44:	d010      	beq.n	8001f68 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8001f46:	e018      	b.n	8001f7a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8001f48:	4b86      	ldr	r3, [pc, #536]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f4a:	68db      	ldr	r3, [r3, #12]
 8001f4c:	4a85      	ldr	r2, [pc, #532]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f4e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f52:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001f54:	e015      	b.n	8001f82 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	3304      	adds	r3, #4
 8001f5a:	2100      	movs	r1, #0
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	f000 fabb 	bl	80024d8 <RCCEx_PLLSAI1_Config>
 8001f62:	4603      	mov	r3, r0
 8001f64:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001f66:	e00c      	b.n	8001f82 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	3320      	adds	r3, #32
 8001f6c:	2100      	movs	r1, #0
 8001f6e:	4618      	mov	r0, r3
 8001f70:	f000 fba6 	bl	80026c0 <RCCEx_PLLSAI2_Config>
 8001f74:	4603      	mov	r3, r0
 8001f76:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001f78:	e003      	b.n	8001f82 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8001f7a:	2301      	movs	r3, #1
 8001f7c:	74fb      	strb	r3, [r7, #19]
      break;
 8001f7e:	e000      	b.n	8001f82 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8001f80:	bf00      	nop
    }

    if(ret == HAL_OK)
 8001f82:	7cfb      	ldrb	r3, [r7, #19]
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d10b      	bne.n	8001fa0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001f88:	4b76      	ldr	r3, [pc, #472]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001f8e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001f96:	4973      	ldr	r1, [pc, #460]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f98:	4313      	orrs	r3, r2
 8001f9a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8001f9e:	e001      	b.n	8001fa4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001fa0:	7cfb      	ldrb	r3, [r7, #19]
 8001fa2:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d041      	beq.n	8002034 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001fb4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8001fb8:	d02a      	beq.n	8002010 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8001fba:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8001fbe:	d824      	bhi.n	800200a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8001fc0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8001fc4:	d008      	beq.n	8001fd8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8001fc6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8001fca:	d81e      	bhi.n	800200a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d00a      	beq.n	8001fe6 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8001fd0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001fd4:	d010      	beq.n	8001ff8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8001fd6:	e018      	b.n	800200a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8001fd8:	4b62      	ldr	r3, [pc, #392]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001fda:	68db      	ldr	r3, [r3, #12]
 8001fdc:	4a61      	ldr	r2, [pc, #388]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001fde:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001fe2:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001fe4:	e015      	b.n	8002012 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	3304      	adds	r3, #4
 8001fea:	2100      	movs	r1, #0
 8001fec:	4618      	mov	r0, r3
 8001fee:	f000 fa73 	bl	80024d8 <RCCEx_PLLSAI1_Config>
 8001ff2:	4603      	mov	r3, r0
 8001ff4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001ff6:	e00c      	b.n	8002012 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	3320      	adds	r3, #32
 8001ffc:	2100      	movs	r1, #0
 8001ffe:	4618      	mov	r0, r3
 8002000:	f000 fb5e 	bl	80026c0 <RCCEx_PLLSAI2_Config>
 8002004:	4603      	mov	r3, r0
 8002006:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002008:	e003      	b.n	8002012 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800200a:	2301      	movs	r3, #1
 800200c:	74fb      	strb	r3, [r7, #19]
      break;
 800200e:	e000      	b.n	8002012 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002010:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002012:	7cfb      	ldrb	r3, [r7, #19]
 8002014:	2b00      	cmp	r3, #0
 8002016:	d10b      	bne.n	8002030 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002018:	4b52      	ldr	r3, [pc, #328]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800201a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800201e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002026:	494f      	ldr	r1, [pc, #316]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002028:	4313      	orrs	r3, r2
 800202a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800202e:	e001      	b.n	8002034 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002030:	7cfb      	ldrb	r3, [r7, #19]
 8002032:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800203c:	2b00      	cmp	r3, #0
 800203e:	f000 80a0 	beq.w	8002182 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002042:	2300      	movs	r3, #0
 8002044:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002046:	4b47      	ldr	r3, [pc, #284]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002048:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800204a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800204e:	2b00      	cmp	r3, #0
 8002050:	d101      	bne.n	8002056 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8002052:	2301      	movs	r3, #1
 8002054:	e000      	b.n	8002058 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002056:	2300      	movs	r3, #0
 8002058:	2b00      	cmp	r3, #0
 800205a:	d00d      	beq.n	8002078 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800205c:	4b41      	ldr	r3, [pc, #260]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800205e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002060:	4a40      	ldr	r2, [pc, #256]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002062:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002066:	6593      	str	r3, [r2, #88]	@ 0x58
 8002068:	4b3e      	ldr	r3, [pc, #248]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800206a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800206c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002070:	60bb      	str	r3, [r7, #8]
 8002072:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002074:	2301      	movs	r3, #1
 8002076:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002078:	4b3b      	ldr	r3, [pc, #236]	@ (8002168 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	4a3a      	ldr	r2, [pc, #232]	@ (8002168 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800207e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002082:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002084:	f7fe fe10 	bl	8000ca8 <HAL_GetTick>
 8002088:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800208a:	e009      	b.n	80020a0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800208c:	f7fe fe0c 	bl	8000ca8 <HAL_GetTick>
 8002090:	4602      	mov	r2, r0
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	1ad3      	subs	r3, r2, r3
 8002096:	2b02      	cmp	r3, #2
 8002098:	d902      	bls.n	80020a0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800209a:	2303      	movs	r3, #3
 800209c:	74fb      	strb	r3, [r7, #19]
        break;
 800209e:	e005      	b.n	80020ac <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80020a0:	4b31      	ldr	r3, [pc, #196]	@ (8002168 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d0ef      	beq.n	800208c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80020ac:	7cfb      	ldrb	r3, [r7, #19]
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d15c      	bne.n	800216c <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80020b2:	4b2c      	ldr	r3, [pc, #176]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020b8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80020bc:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80020be:	697b      	ldr	r3, [r7, #20]
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d01f      	beq.n	8002104 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80020ca:	697a      	ldr	r2, [r7, #20]
 80020cc:	429a      	cmp	r2, r3
 80020ce:	d019      	beq.n	8002104 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80020d0:	4b24      	ldr	r3, [pc, #144]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020d6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80020da:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80020dc:	4b21      	ldr	r3, [pc, #132]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020e2:	4a20      	ldr	r2, [pc, #128]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80020e8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80020ec:	4b1d      	ldr	r3, [pc, #116]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020f2:	4a1c      	ldr	r2, [pc, #112]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020f4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80020f8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80020fc:	4a19      	ldr	r2, [pc, #100]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020fe:	697b      	ldr	r3, [r7, #20]
 8002100:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002104:	697b      	ldr	r3, [r7, #20]
 8002106:	f003 0301 	and.w	r3, r3, #1
 800210a:	2b00      	cmp	r3, #0
 800210c:	d016      	beq.n	800213c <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800210e:	f7fe fdcb 	bl	8000ca8 <HAL_GetTick>
 8002112:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002114:	e00b      	b.n	800212e <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002116:	f7fe fdc7 	bl	8000ca8 <HAL_GetTick>
 800211a:	4602      	mov	r2, r0
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	1ad3      	subs	r3, r2, r3
 8002120:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002124:	4293      	cmp	r3, r2
 8002126:	d902      	bls.n	800212e <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002128:	2303      	movs	r3, #3
 800212a:	74fb      	strb	r3, [r7, #19]
            break;
 800212c:	e006      	b.n	800213c <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800212e:	4b0d      	ldr	r3, [pc, #52]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002130:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002134:	f003 0302 	and.w	r3, r3, #2
 8002138:	2b00      	cmp	r3, #0
 800213a:	d0ec      	beq.n	8002116 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 800213c:	7cfb      	ldrb	r3, [r7, #19]
 800213e:	2b00      	cmp	r3, #0
 8002140:	d10c      	bne.n	800215c <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002142:	4b08      	ldr	r3, [pc, #32]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002144:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002148:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002152:	4904      	ldr	r1, [pc, #16]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002154:	4313      	orrs	r3, r2
 8002156:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800215a:	e009      	b.n	8002170 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800215c:	7cfb      	ldrb	r3, [r7, #19]
 800215e:	74bb      	strb	r3, [r7, #18]
 8002160:	e006      	b.n	8002170 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8002162:	bf00      	nop
 8002164:	40021000 	.word	0x40021000
 8002168:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800216c:	7cfb      	ldrb	r3, [r7, #19]
 800216e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002170:	7c7b      	ldrb	r3, [r7, #17]
 8002172:	2b01      	cmp	r3, #1
 8002174:	d105      	bne.n	8002182 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002176:	4b9e      	ldr	r3, [pc, #632]	@ (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002178:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800217a:	4a9d      	ldr	r2, [pc, #628]	@ (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800217c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002180:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f003 0301 	and.w	r3, r3, #1
 800218a:	2b00      	cmp	r3, #0
 800218c:	d00a      	beq.n	80021a4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800218e:	4b98      	ldr	r3, [pc, #608]	@ (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002190:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002194:	f023 0203 	bic.w	r2, r3, #3
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800219c:	4994      	ldr	r1, [pc, #592]	@ (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800219e:	4313      	orrs	r3, r2
 80021a0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	f003 0302 	and.w	r3, r3, #2
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d00a      	beq.n	80021c6 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80021b0:	4b8f      	ldr	r3, [pc, #572]	@ (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021b6:	f023 020c 	bic.w	r2, r3, #12
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80021be:	498c      	ldr	r1, [pc, #560]	@ (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021c0:	4313      	orrs	r3, r2
 80021c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f003 0304 	and.w	r3, r3, #4
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d00a      	beq.n	80021e8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80021d2:	4b87      	ldr	r3, [pc, #540]	@ (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021d8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021e0:	4983      	ldr	r1, [pc, #524]	@ (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021e2:	4313      	orrs	r3, r2
 80021e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f003 0308 	and.w	r3, r3, #8
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d00a      	beq.n	800220a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80021f4:	4b7e      	ldr	r3, [pc, #504]	@ (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021fa:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002202:	497b      	ldr	r1, [pc, #492]	@ (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002204:	4313      	orrs	r3, r2
 8002206:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	f003 0310 	and.w	r3, r3, #16
 8002212:	2b00      	cmp	r3, #0
 8002214:	d00a      	beq.n	800222c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002216:	4b76      	ldr	r3, [pc, #472]	@ (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002218:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800221c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002224:	4972      	ldr	r1, [pc, #456]	@ (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002226:	4313      	orrs	r3, r2
 8002228:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f003 0320 	and.w	r3, r3, #32
 8002234:	2b00      	cmp	r3, #0
 8002236:	d00a      	beq.n	800224e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002238:	4b6d      	ldr	r3, [pc, #436]	@ (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800223a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800223e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002246:	496a      	ldr	r1, [pc, #424]	@ (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002248:	4313      	orrs	r3, r2
 800224a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002256:	2b00      	cmp	r3, #0
 8002258:	d00a      	beq.n	8002270 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800225a:	4b65      	ldr	r3, [pc, #404]	@ (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800225c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002260:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002268:	4961      	ldr	r1, [pc, #388]	@ (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800226a:	4313      	orrs	r3, r2
 800226c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002278:	2b00      	cmp	r3, #0
 800227a:	d00a      	beq.n	8002292 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800227c:	4b5c      	ldr	r3, [pc, #368]	@ (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800227e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002282:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800228a:	4959      	ldr	r1, [pc, #356]	@ (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800228c:	4313      	orrs	r3, r2
 800228e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800229a:	2b00      	cmp	r3, #0
 800229c:	d00a      	beq.n	80022b4 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800229e:	4b54      	ldr	r3, [pc, #336]	@ (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022a4:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80022ac:	4950      	ldr	r1, [pc, #320]	@ (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022ae:	4313      	orrs	r3, r2
 80022b0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d00a      	beq.n	80022d6 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80022c0:	4b4b      	ldr	r3, [pc, #300]	@ (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022c6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022ce:	4948      	ldr	r1, [pc, #288]	@ (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022d0:	4313      	orrs	r3, r2
 80022d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d00a      	beq.n	80022f8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80022e2:	4b43      	ldr	r3, [pc, #268]	@ (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022e8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022f0:	493f      	ldr	r1, [pc, #252]	@ (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022f2:	4313      	orrs	r3, r2
 80022f4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002300:	2b00      	cmp	r3, #0
 8002302:	d028      	beq.n	8002356 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002304:	4b3a      	ldr	r3, [pc, #232]	@ (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002306:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800230a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002312:	4937      	ldr	r1, [pc, #220]	@ (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002314:	4313      	orrs	r3, r2
 8002316:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800231e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002322:	d106      	bne.n	8002332 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002324:	4b32      	ldr	r3, [pc, #200]	@ (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002326:	68db      	ldr	r3, [r3, #12]
 8002328:	4a31      	ldr	r2, [pc, #196]	@ (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800232a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800232e:	60d3      	str	r3, [r2, #12]
 8002330:	e011      	b.n	8002356 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002336:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800233a:	d10c      	bne.n	8002356 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	3304      	adds	r3, #4
 8002340:	2101      	movs	r1, #1
 8002342:	4618      	mov	r0, r3
 8002344:	f000 f8c8 	bl	80024d8 <RCCEx_PLLSAI1_Config>
 8002348:	4603      	mov	r3, r0
 800234a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800234c:	7cfb      	ldrb	r3, [r7, #19]
 800234e:	2b00      	cmp	r3, #0
 8002350:	d001      	beq.n	8002356 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8002352:	7cfb      	ldrb	r3, [r7, #19]
 8002354:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800235e:	2b00      	cmp	r3, #0
 8002360:	d028      	beq.n	80023b4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002362:	4b23      	ldr	r3, [pc, #140]	@ (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002364:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002368:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002370:	491f      	ldr	r1, [pc, #124]	@ (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002372:	4313      	orrs	r3, r2
 8002374:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800237c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002380:	d106      	bne.n	8002390 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002382:	4b1b      	ldr	r3, [pc, #108]	@ (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002384:	68db      	ldr	r3, [r3, #12]
 8002386:	4a1a      	ldr	r2, [pc, #104]	@ (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002388:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800238c:	60d3      	str	r3, [r2, #12]
 800238e:	e011      	b.n	80023b4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002394:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002398:	d10c      	bne.n	80023b4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	3304      	adds	r3, #4
 800239e:	2101      	movs	r1, #1
 80023a0:	4618      	mov	r0, r3
 80023a2:	f000 f899 	bl	80024d8 <RCCEx_PLLSAI1_Config>
 80023a6:	4603      	mov	r3, r0
 80023a8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80023aa:	7cfb      	ldrb	r3, [r7, #19]
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d001      	beq.n	80023b4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80023b0:	7cfb      	ldrb	r3, [r7, #19]
 80023b2:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d02b      	beq.n	8002418 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80023c0:	4b0b      	ldr	r3, [pc, #44]	@ (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023c6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80023ce:	4908      	ldr	r1, [pc, #32]	@ (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023d0:	4313      	orrs	r3, r2
 80023d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80023da:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80023de:	d109      	bne.n	80023f4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80023e0:	4b03      	ldr	r3, [pc, #12]	@ (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023e2:	68db      	ldr	r3, [r3, #12]
 80023e4:	4a02      	ldr	r2, [pc, #8]	@ (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023e6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80023ea:	60d3      	str	r3, [r2, #12]
 80023ec:	e014      	b.n	8002418 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80023ee:	bf00      	nop
 80023f0:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80023f8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80023fc:	d10c      	bne.n	8002418 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	3304      	adds	r3, #4
 8002402:	2101      	movs	r1, #1
 8002404:	4618      	mov	r0, r3
 8002406:	f000 f867 	bl	80024d8 <RCCEx_PLLSAI1_Config>
 800240a:	4603      	mov	r3, r0
 800240c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800240e:	7cfb      	ldrb	r3, [r7, #19]
 8002410:	2b00      	cmp	r3, #0
 8002412:	d001      	beq.n	8002418 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8002414:	7cfb      	ldrb	r3, [r7, #19]
 8002416:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002420:	2b00      	cmp	r3, #0
 8002422:	d02f      	beq.n	8002484 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002424:	4b2b      	ldr	r3, [pc, #172]	@ (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002426:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800242a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002432:	4928      	ldr	r1, [pc, #160]	@ (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002434:	4313      	orrs	r3, r2
 8002436:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800243e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002442:	d10d      	bne.n	8002460 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	3304      	adds	r3, #4
 8002448:	2102      	movs	r1, #2
 800244a:	4618      	mov	r0, r3
 800244c:	f000 f844 	bl	80024d8 <RCCEx_PLLSAI1_Config>
 8002450:	4603      	mov	r3, r0
 8002452:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002454:	7cfb      	ldrb	r3, [r7, #19]
 8002456:	2b00      	cmp	r3, #0
 8002458:	d014      	beq.n	8002484 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800245a:	7cfb      	ldrb	r3, [r7, #19]
 800245c:	74bb      	strb	r3, [r7, #18]
 800245e:	e011      	b.n	8002484 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002464:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002468:	d10c      	bne.n	8002484 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	3320      	adds	r3, #32
 800246e:	2102      	movs	r1, #2
 8002470:	4618      	mov	r0, r3
 8002472:	f000 f925 	bl	80026c0 <RCCEx_PLLSAI2_Config>
 8002476:	4603      	mov	r3, r0
 8002478:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800247a:	7cfb      	ldrb	r3, [r7, #19]
 800247c:	2b00      	cmp	r3, #0
 800247e:	d001      	beq.n	8002484 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002480:	7cfb      	ldrb	r3, [r7, #19]
 8002482:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800248c:	2b00      	cmp	r3, #0
 800248e:	d00a      	beq.n	80024a6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002490:	4b10      	ldr	r3, [pc, #64]	@ (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002492:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002496:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800249e:	490d      	ldr	r1, [pc, #52]	@ (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80024a0:	4313      	orrs	r3, r2
 80024a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d00b      	beq.n	80024ca <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80024b2:	4b08      	ldr	r3, [pc, #32]	@ (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80024b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024b8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80024c2:	4904      	ldr	r1, [pc, #16]	@ (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80024c4:	4313      	orrs	r3, r2
 80024c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80024ca:	7cbb      	ldrb	r3, [r7, #18]
}
 80024cc:	4618      	mov	r0, r3
 80024ce:	3718      	adds	r7, #24
 80024d0:	46bd      	mov	sp, r7
 80024d2:	bd80      	pop	{r7, pc}
 80024d4:	40021000 	.word	0x40021000

080024d8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	b084      	sub	sp, #16
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
 80024e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80024e2:	2300      	movs	r3, #0
 80024e4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80024e6:	4b75      	ldr	r3, [pc, #468]	@ (80026bc <RCCEx_PLLSAI1_Config+0x1e4>)
 80024e8:	68db      	ldr	r3, [r3, #12]
 80024ea:	f003 0303 	and.w	r3, r3, #3
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d018      	beq.n	8002524 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80024f2:	4b72      	ldr	r3, [pc, #456]	@ (80026bc <RCCEx_PLLSAI1_Config+0x1e4>)
 80024f4:	68db      	ldr	r3, [r3, #12]
 80024f6:	f003 0203 	and.w	r2, r3, #3
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	429a      	cmp	r2, r3
 8002500:	d10d      	bne.n	800251e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
       ||
 8002506:	2b00      	cmp	r3, #0
 8002508:	d009      	beq.n	800251e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800250a:	4b6c      	ldr	r3, [pc, #432]	@ (80026bc <RCCEx_PLLSAI1_Config+0x1e4>)
 800250c:	68db      	ldr	r3, [r3, #12]
 800250e:	091b      	lsrs	r3, r3, #4
 8002510:	f003 0307 	and.w	r3, r3, #7
 8002514:	1c5a      	adds	r2, r3, #1
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	685b      	ldr	r3, [r3, #4]
       ||
 800251a:	429a      	cmp	r2, r3
 800251c:	d047      	beq.n	80025ae <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800251e:	2301      	movs	r3, #1
 8002520:	73fb      	strb	r3, [r7, #15]
 8002522:	e044      	b.n	80025ae <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	2b03      	cmp	r3, #3
 800252a:	d018      	beq.n	800255e <RCCEx_PLLSAI1_Config+0x86>
 800252c:	2b03      	cmp	r3, #3
 800252e:	d825      	bhi.n	800257c <RCCEx_PLLSAI1_Config+0xa4>
 8002530:	2b01      	cmp	r3, #1
 8002532:	d002      	beq.n	800253a <RCCEx_PLLSAI1_Config+0x62>
 8002534:	2b02      	cmp	r3, #2
 8002536:	d009      	beq.n	800254c <RCCEx_PLLSAI1_Config+0x74>
 8002538:	e020      	b.n	800257c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800253a:	4b60      	ldr	r3, [pc, #384]	@ (80026bc <RCCEx_PLLSAI1_Config+0x1e4>)
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	f003 0302 	and.w	r3, r3, #2
 8002542:	2b00      	cmp	r3, #0
 8002544:	d11d      	bne.n	8002582 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002546:	2301      	movs	r3, #1
 8002548:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800254a:	e01a      	b.n	8002582 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800254c:	4b5b      	ldr	r3, [pc, #364]	@ (80026bc <RCCEx_PLLSAI1_Config+0x1e4>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002554:	2b00      	cmp	r3, #0
 8002556:	d116      	bne.n	8002586 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002558:	2301      	movs	r3, #1
 800255a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800255c:	e013      	b.n	8002586 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800255e:	4b57      	ldr	r3, [pc, #348]	@ (80026bc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002566:	2b00      	cmp	r3, #0
 8002568:	d10f      	bne.n	800258a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800256a:	4b54      	ldr	r3, [pc, #336]	@ (80026bc <RCCEx_PLLSAI1_Config+0x1e4>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002572:	2b00      	cmp	r3, #0
 8002574:	d109      	bne.n	800258a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8002576:	2301      	movs	r3, #1
 8002578:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800257a:	e006      	b.n	800258a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800257c:	2301      	movs	r3, #1
 800257e:	73fb      	strb	r3, [r7, #15]
      break;
 8002580:	e004      	b.n	800258c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002582:	bf00      	nop
 8002584:	e002      	b.n	800258c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002586:	bf00      	nop
 8002588:	e000      	b.n	800258c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800258a:	bf00      	nop
    }

    if(status == HAL_OK)
 800258c:	7bfb      	ldrb	r3, [r7, #15]
 800258e:	2b00      	cmp	r3, #0
 8002590:	d10d      	bne.n	80025ae <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002592:	4b4a      	ldr	r3, [pc, #296]	@ (80026bc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002594:	68db      	ldr	r3, [r3, #12]
 8002596:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	6819      	ldr	r1, [r3, #0]
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	685b      	ldr	r3, [r3, #4]
 80025a2:	3b01      	subs	r3, #1
 80025a4:	011b      	lsls	r3, r3, #4
 80025a6:	430b      	orrs	r3, r1
 80025a8:	4944      	ldr	r1, [pc, #272]	@ (80026bc <RCCEx_PLLSAI1_Config+0x1e4>)
 80025aa:	4313      	orrs	r3, r2
 80025ac:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80025ae:	7bfb      	ldrb	r3, [r7, #15]
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d17d      	bne.n	80026b0 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80025b4:	4b41      	ldr	r3, [pc, #260]	@ (80026bc <RCCEx_PLLSAI1_Config+0x1e4>)
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	4a40      	ldr	r2, [pc, #256]	@ (80026bc <RCCEx_PLLSAI1_Config+0x1e4>)
 80025ba:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80025be:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80025c0:	f7fe fb72 	bl	8000ca8 <HAL_GetTick>
 80025c4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80025c6:	e009      	b.n	80025dc <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80025c8:	f7fe fb6e 	bl	8000ca8 <HAL_GetTick>
 80025cc:	4602      	mov	r2, r0
 80025ce:	68bb      	ldr	r3, [r7, #8]
 80025d0:	1ad3      	subs	r3, r2, r3
 80025d2:	2b02      	cmp	r3, #2
 80025d4:	d902      	bls.n	80025dc <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80025d6:	2303      	movs	r3, #3
 80025d8:	73fb      	strb	r3, [r7, #15]
        break;
 80025da:	e005      	b.n	80025e8 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80025dc:	4b37      	ldr	r3, [pc, #220]	@ (80026bc <RCCEx_PLLSAI1_Config+0x1e4>)
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d1ef      	bne.n	80025c8 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80025e8:	7bfb      	ldrb	r3, [r7, #15]
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d160      	bne.n	80026b0 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80025ee:	683b      	ldr	r3, [r7, #0]
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d111      	bne.n	8002618 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80025f4:	4b31      	ldr	r3, [pc, #196]	@ (80026bc <RCCEx_PLLSAI1_Config+0x1e4>)
 80025f6:	691b      	ldr	r3, [r3, #16]
 80025f8:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80025fc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002600:	687a      	ldr	r2, [r7, #4]
 8002602:	6892      	ldr	r2, [r2, #8]
 8002604:	0211      	lsls	r1, r2, #8
 8002606:	687a      	ldr	r2, [r7, #4]
 8002608:	68d2      	ldr	r2, [r2, #12]
 800260a:	0912      	lsrs	r2, r2, #4
 800260c:	0452      	lsls	r2, r2, #17
 800260e:	430a      	orrs	r2, r1
 8002610:	492a      	ldr	r1, [pc, #168]	@ (80026bc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002612:	4313      	orrs	r3, r2
 8002614:	610b      	str	r3, [r1, #16]
 8002616:	e027      	b.n	8002668 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002618:	683b      	ldr	r3, [r7, #0]
 800261a:	2b01      	cmp	r3, #1
 800261c:	d112      	bne.n	8002644 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800261e:	4b27      	ldr	r3, [pc, #156]	@ (80026bc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002620:	691b      	ldr	r3, [r3, #16]
 8002622:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8002626:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800262a:	687a      	ldr	r2, [r7, #4]
 800262c:	6892      	ldr	r2, [r2, #8]
 800262e:	0211      	lsls	r1, r2, #8
 8002630:	687a      	ldr	r2, [r7, #4]
 8002632:	6912      	ldr	r2, [r2, #16]
 8002634:	0852      	lsrs	r2, r2, #1
 8002636:	3a01      	subs	r2, #1
 8002638:	0552      	lsls	r2, r2, #21
 800263a:	430a      	orrs	r2, r1
 800263c:	491f      	ldr	r1, [pc, #124]	@ (80026bc <RCCEx_PLLSAI1_Config+0x1e4>)
 800263e:	4313      	orrs	r3, r2
 8002640:	610b      	str	r3, [r1, #16]
 8002642:	e011      	b.n	8002668 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002644:	4b1d      	ldr	r3, [pc, #116]	@ (80026bc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002646:	691b      	ldr	r3, [r3, #16]
 8002648:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800264c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002650:	687a      	ldr	r2, [r7, #4]
 8002652:	6892      	ldr	r2, [r2, #8]
 8002654:	0211      	lsls	r1, r2, #8
 8002656:	687a      	ldr	r2, [r7, #4]
 8002658:	6952      	ldr	r2, [r2, #20]
 800265a:	0852      	lsrs	r2, r2, #1
 800265c:	3a01      	subs	r2, #1
 800265e:	0652      	lsls	r2, r2, #25
 8002660:	430a      	orrs	r2, r1
 8002662:	4916      	ldr	r1, [pc, #88]	@ (80026bc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002664:	4313      	orrs	r3, r2
 8002666:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002668:	4b14      	ldr	r3, [pc, #80]	@ (80026bc <RCCEx_PLLSAI1_Config+0x1e4>)
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	4a13      	ldr	r2, [pc, #76]	@ (80026bc <RCCEx_PLLSAI1_Config+0x1e4>)
 800266e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002672:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002674:	f7fe fb18 	bl	8000ca8 <HAL_GetTick>
 8002678:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800267a:	e009      	b.n	8002690 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800267c:	f7fe fb14 	bl	8000ca8 <HAL_GetTick>
 8002680:	4602      	mov	r2, r0
 8002682:	68bb      	ldr	r3, [r7, #8]
 8002684:	1ad3      	subs	r3, r2, r3
 8002686:	2b02      	cmp	r3, #2
 8002688:	d902      	bls.n	8002690 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800268a:	2303      	movs	r3, #3
 800268c:	73fb      	strb	r3, [r7, #15]
          break;
 800268e:	e005      	b.n	800269c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002690:	4b0a      	ldr	r3, [pc, #40]	@ (80026bc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002698:	2b00      	cmp	r3, #0
 800269a:	d0ef      	beq.n	800267c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 800269c:	7bfb      	ldrb	r3, [r7, #15]
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d106      	bne.n	80026b0 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80026a2:	4b06      	ldr	r3, [pc, #24]	@ (80026bc <RCCEx_PLLSAI1_Config+0x1e4>)
 80026a4:	691a      	ldr	r2, [r3, #16]
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	699b      	ldr	r3, [r3, #24]
 80026aa:	4904      	ldr	r1, [pc, #16]	@ (80026bc <RCCEx_PLLSAI1_Config+0x1e4>)
 80026ac:	4313      	orrs	r3, r2
 80026ae:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80026b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80026b2:	4618      	mov	r0, r3
 80026b4:	3710      	adds	r7, #16
 80026b6:	46bd      	mov	sp, r7
 80026b8:	bd80      	pop	{r7, pc}
 80026ba:	bf00      	nop
 80026bc:	40021000 	.word	0x40021000

080026c0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b084      	sub	sp, #16
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
 80026c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80026ca:	2300      	movs	r3, #0
 80026cc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80026ce:	4b6a      	ldr	r3, [pc, #424]	@ (8002878 <RCCEx_PLLSAI2_Config+0x1b8>)
 80026d0:	68db      	ldr	r3, [r3, #12]
 80026d2:	f003 0303 	and.w	r3, r3, #3
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d018      	beq.n	800270c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80026da:	4b67      	ldr	r3, [pc, #412]	@ (8002878 <RCCEx_PLLSAI2_Config+0x1b8>)
 80026dc:	68db      	ldr	r3, [r3, #12]
 80026de:	f003 0203 	and.w	r2, r3, #3
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	429a      	cmp	r2, r3
 80026e8:	d10d      	bne.n	8002706 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
       ||
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d009      	beq.n	8002706 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80026f2:	4b61      	ldr	r3, [pc, #388]	@ (8002878 <RCCEx_PLLSAI2_Config+0x1b8>)
 80026f4:	68db      	ldr	r3, [r3, #12]
 80026f6:	091b      	lsrs	r3, r3, #4
 80026f8:	f003 0307 	and.w	r3, r3, #7
 80026fc:	1c5a      	adds	r2, r3, #1
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	685b      	ldr	r3, [r3, #4]
       ||
 8002702:	429a      	cmp	r2, r3
 8002704:	d047      	beq.n	8002796 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002706:	2301      	movs	r3, #1
 8002708:	73fb      	strb	r3, [r7, #15]
 800270a:	e044      	b.n	8002796 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	2b03      	cmp	r3, #3
 8002712:	d018      	beq.n	8002746 <RCCEx_PLLSAI2_Config+0x86>
 8002714:	2b03      	cmp	r3, #3
 8002716:	d825      	bhi.n	8002764 <RCCEx_PLLSAI2_Config+0xa4>
 8002718:	2b01      	cmp	r3, #1
 800271a:	d002      	beq.n	8002722 <RCCEx_PLLSAI2_Config+0x62>
 800271c:	2b02      	cmp	r3, #2
 800271e:	d009      	beq.n	8002734 <RCCEx_PLLSAI2_Config+0x74>
 8002720:	e020      	b.n	8002764 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002722:	4b55      	ldr	r3, [pc, #340]	@ (8002878 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f003 0302 	and.w	r3, r3, #2
 800272a:	2b00      	cmp	r3, #0
 800272c:	d11d      	bne.n	800276a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800272e:	2301      	movs	r3, #1
 8002730:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002732:	e01a      	b.n	800276a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002734:	4b50      	ldr	r3, [pc, #320]	@ (8002878 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800273c:	2b00      	cmp	r3, #0
 800273e:	d116      	bne.n	800276e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8002740:	2301      	movs	r3, #1
 8002742:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002744:	e013      	b.n	800276e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002746:	4b4c      	ldr	r3, [pc, #304]	@ (8002878 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800274e:	2b00      	cmp	r3, #0
 8002750:	d10f      	bne.n	8002772 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002752:	4b49      	ldr	r3, [pc, #292]	@ (8002878 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800275a:	2b00      	cmp	r3, #0
 800275c:	d109      	bne.n	8002772 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800275e:	2301      	movs	r3, #1
 8002760:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002762:	e006      	b.n	8002772 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002764:	2301      	movs	r3, #1
 8002766:	73fb      	strb	r3, [r7, #15]
      break;
 8002768:	e004      	b.n	8002774 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800276a:	bf00      	nop
 800276c:	e002      	b.n	8002774 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800276e:	bf00      	nop
 8002770:	e000      	b.n	8002774 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002772:	bf00      	nop
    }

    if(status == HAL_OK)
 8002774:	7bfb      	ldrb	r3, [r7, #15]
 8002776:	2b00      	cmp	r3, #0
 8002778:	d10d      	bne.n	8002796 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800277a:	4b3f      	ldr	r3, [pc, #252]	@ (8002878 <RCCEx_PLLSAI2_Config+0x1b8>)
 800277c:	68db      	ldr	r3, [r3, #12]
 800277e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	6819      	ldr	r1, [r3, #0]
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	685b      	ldr	r3, [r3, #4]
 800278a:	3b01      	subs	r3, #1
 800278c:	011b      	lsls	r3, r3, #4
 800278e:	430b      	orrs	r3, r1
 8002790:	4939      	ldr	r1, [pc, #228]	@ (8002878 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002792:	4313      	orrs	r3, r2
 8002794:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002796:	7bfb      	ldrb	r3, [r7, #15]
 8002798:	2b00      	cmp	r3, #0
 800279a:	d167      	bne.n	800286c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800279c:	4b36      	ldr	r3, [pc, #216]	@ (8002878 <RCCEx_PLLSAI2_Config+0x1b8>)
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	4a35      	ldr	r2, [pc, #212]	@ (8002878 <RCCEx_PLLSAI2_Config+0x1b8>)
 80027a2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80027a6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80027a8:	f7fe fa7e 	bl	8000ca8 <HAL_GetTick>
 80027ac:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80027ae:	e009      	b.n	80027c4 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80027b0:	f7fe fa7a 	bl	8000ca8 <HAL_GetTick>
 80027b4:	4602      	mov	r2, r0
 80027b6:	68bb      	ldr	r3, [r7, #8]
 80027b8:	1ad3      	subs	r3, r2, r3
 80027ba:	2b02      	cmp	r3, #2
 80027bc:	d902      	bls.n	80027c4 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80027be:	2303      	movs	r3, #3
 80027c0:	73fb      	strb	r3, [r7, #15]
        break;
 80027c2:	e005      	b.n	80027d0 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80027c4:	4b2c      	ldr	r3, [pc, #176]	@ (8002878 <RCCEx_PLLSAI2_Config+0x1b8>)
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d1ef      	bne.n	80027b0 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80027d0:	7bfb      	ldrb	r3, [r7, #15]
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d14a      	bne.n	800286c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80027d6:	683b      	ldr	r3, [r7, #0]
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d111      	bne.n	8002800 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80027dc:	4b26      	ldr	r3, [pc, #152]	@ (8002878 <RCCEx_PLLSAI2_Config+0x1b8>)
 80027de:	695b      	ldr	r3, [r3, #20]
 80027e0:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80027e4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80027e8:	687a      	ldr	r2, [r7, #4]
 80027ea:	6892      	ldr	r2, [r2, #8]
 80027ec:	0211      	lsls	r1, r2, #8
 80027ee:	687a      	ldr	r2, [r7, #4]
 80027f0:	68d2      	ldr	r2, [r2, #12]
 80027f2:	0912      	lsrs	r2, r2, #4
 80027f4:	0452      	lsls	r2, r2, #17
 80027f6:	430a      	orrs	r2, r1
 80027f8:	491f      	ldr	r1, [pc, #124]	@ (8002878 <RCCEx_PLLSAI2_Config+0x1b8>)
 80027fa:	4313      	orrs	r3, r2
 80027fc:	614b      	str	r3, [r1, #20]
 80027fe:	e011      	b.n	8002824 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002800:	4b1d      	ldr	r3, [pc, #116]	@ (8002878 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002802:	695b      	ldr	r3, [r3, #20]
 8002804:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002808:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800280c:	687a      	ldr	r2, [r7, #4]
 800280e:	6892      	ldr	r2, [r2, #8]
 8002810:	0211      	lsls	r1, r2, #8
 8002812:	687a      	ldr	r2, [r7, #4]
 8002814:	6912      	ldr	r2, [r2, #16]
 8002816:	0852      	lsrs	r2, r2, #1
 8002818:	3a01      	subs	r2, #1
 800281a:	0652      	lsls	r2, r2, #25
 800281c:	430a      	orrs	r2, r1
 800281e:	4916      	ldr	r1, [pc, #88]	@ (8002878 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002820:	4313      	orrs	r3, r2
 8002822:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002824:	4b14      	ldr	r3, [pc, #80]	@ (8002878 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	4a13      	ldr	r2, [pc, #76]	@ (8002878 <RCCEx_PLLSAI2_Config+0x1b8>)
 800282a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800282e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002830:	f7fe fa3a 	bl	8000ca8 <HAL_GetTick>
 8002834:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002836:	e009      	b.n	800284c <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002838:	f7fe fa36 	bl	8000ca8 <HAL_GetTick>
 800283c:	4602      	mov	r2, r0
 800283e:	68bb      	ldr	r3, [r7, #8]
 8002840:	1ad3      	subs	r3, r2, r3
 8002842:	2b02      	cmp	r3, #2
 8002844:	d902      	bls.n	800284c <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8002846:	2303      	movs	r3, #3
 8002848:	73fb      	strb	r3, [r7, #15]
          break;
 800284a:	e005      	b.n	8002858 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800284c:	4b0a      	ldr	r3, [pc, #40]	@ (8002878 <RCCEx_PLLSAI2_Config+0x1b8>)
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002854:	2b00      	cmp	r3, #0
 8002856:	d0ef      	beq.n	8002838 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8002858:	7bfb      	ldrb	r3, [r7, #15]
 800285a:	2b00      	cmp	r3, #0
 800285c:	d106      	bne.n	800286c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800285e:	4b06      	ldr	r3, [pc, #24]	@ (8002878 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002860:	695a      	ldr	r2, [r3, #20]
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	695b      	ldr	r3, [r3, #20]
 8002866:	4904      	ldr	r1, [pc, #16]	@ (8002878 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002868:	4313      	orrs	r3, r2
 800286a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800286c:	7bfb      	ldrb	r3, [r7, #15]
}
 800286e:	4618      	mov	r0, r3
 8002870:	3710      	adds	r7, #16
 8002872:	46bd      	mov	sp, r7
 8002874:	bd80      	pop	{r7, pc}
 8002876:	bf00      	nop
 8002878:	40021000 	.word	0x40021000

0800287c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800287c:	b580      	push	{r7, lr}
 800287e:	b082      	sub	sp, #8
 8002880:	af00      	add	r7, sp, #0
 8002882:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	2b00      	cmp	r3, #0
 8002888:	d101      	bne.n	800288e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800288a:	2301      	movs	r3, #1
 800288c:	e049      	b.n	8002922 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002894:	b2db      	uxtb	r3, r3
 8002896:	2b00      	cmp	r3, #0
 8002898:	d106      	bne.n	80028a8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	2200      	movs	r2, #0
 800289e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80028a2:	6878      	ldr	r0, [r7, #4]
 80028a4:	f000 f841 	bl	800292a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	2202      	movs	r2, #2
 80028ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681a      	ldr	r2, [r3, #0]
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	3304      	adds	r3, #4
 80028b8:	4619      	mov	r1, r3
 80028ba:	4610      	mov	r0, r2
 80028bc:	f000 f9ea 	bl	8002c94 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	2201      	movs	r2, #1
 80028c4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	2201      	movs	r2, #1
 80028cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	2201      	movs	r2, #1
 80028d4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	2201      	movs	r2, #1
 80028dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	2201      	movs	r2, #1
 80028e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	2201      	movs	r2, #1
 80028ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	2201      	movs	r2, #1
 80028f4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	2201      	movs	r2, #1
 80028fc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	2201      	movs	r2, #1
 8002904:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	2201      	movs	r2, #1
 800290c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	2201      	movs	r2, #1
 8002914:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	2201      	movs	r2, #1
 800291c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002920:	2300      	movs	r3, #0
}
 8002922:	4618      	mov	r0, r3
 8002924:	3708      	adds	r7, #8
 8002926:	46bd      	mov	sp, r7
 8002928:	bd80      	pop	{r7, pc}

0800292a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800292a:	b480      	push	{r7}
 800292c:	b083      	sub	sp, #12
 800292e:	af00      	add	r7, sp, #0
 8002930:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002932:	bf00      	nop
 8002934:	370c      	adds	r7, #12
 8002936:	46bd      	mov	sp, r7
 8002938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293c:	4770      	bx	lr
	...

08002940 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002940:	b480      	push	{r7}
 8002942:	b085      	sub	sp, #20
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800294e:	b2db      	uxtb	r3, r3
 8002950:	2b01      	cmp	r3, #1
 8002952:	d001      	beq.n	8002958 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002954:	2301      	movs	r3, #1
 8002956:	e04f      	b.n	80029f8 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	2202      	movs	r2, #2
 800295c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	68da      	ldr	r2, [r3, #12]
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f042 0201 	orr.w	r2, r2, #1
 800296e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	4a23      	ldr	r2, [pc, #140]	@ (8002a04 <HAL_TIM_Base_Start_IT+0xc4>)
 8002976:	4293      	cmp	r3, r2
 8002978:	d01d      	beq.n	80029b6 <HAL_TIM_Base_Start_IT+0x76>
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002982:	d018      	beq.n	80029b6 <HAL_TIM_Base_Start_IT+0x76>
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	4a1f      	ldr	r2, [pc, #124]	@ (8002a08 <HAL_TIM_Base_Start_IT+0xc8>)
 800298a:	4293      	cmp	r3, r2
 800298c:	d013      	beq.n	80029b6 <HAL_TIM_Base_Start_IT+0x76>
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	4a1e      	ldr	r2, [pc, #120]	@ (8002a0c <HAL_TIM_Base_Start_IT+0xcc>)
 8002994:	4293      	cmp	r3, r2
 8002996:	d00e      	beq.n	80029b6 <HAL_TIM_Base_Start_IT+0x76>
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	4a1c      	ldr	r2, [pc, #112]	@ (8002a10 <HAL_TIM_Base_Start_IT+0xd0>)
 800299e:	4293      	cmp	r3, r2
 80029a0:	d009      	beq.n	80029b6 <HAL_TIM_Base_Start_IT+0x76>
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	4a1b      	ldr	r2, [pc, #108]	@ (8002a14 <HAL_TIM_Base_Start_IT+0xd4>)
 80029a8:	4293      	cmp	r3, r2
 80029aa:	d004      	beq.n	80029b6 <HAL_TIM_Base_Start_IT+0x76>
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	4a19      	ldr	r2, [pc, #100]	@ (8002a18 <HAL_TIM_Base_Start_IT+0xd8>)
 80029b2:	4293      	cmp	r3, r2
 80029b4:	d115      	bne.n	80029e2 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	689a      	ldr	r2, [r3, #8]
 80029bc:	4b17      	ldr	r3, [pc, #92]	@ (8002a1c <HAL_TIM_Base_Start_IT+0xdc>)
 80029be:	4013      	ands	r3, r2
 80029c0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	2b06      	cmp	r3, #6
 80029c6:	d015      	beq.n	80029f4 <HAL_TIM_Base_Start_IT+0xb4>
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80029ce:	d011      	beq.n	80029f4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	681a      	ldr	r2, [r3, #0]
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f042 0201 	orr.w	r2, r2, #1
 80029de:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80029e0:	e008      	b.n	80029f4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	681a      	ldr	r2, [r3, #0]
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	f042 0201 	orr.w	r2, r2, #1
 80029f0:	601a      	str	r2, [r3, #0]
 80029f2:	e000      	b.n	80029f6 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80029f4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80029f6:	2300      	movs	r3, #0
}
 80029f8:	4618      	mov	r0, r3
 80029fa:	3714      	adds	r7, #20
 80029fc:	46bd      	mov	sp, r7
 80029fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a02:	4770      	bx	lr
 8002a04:	40012c00 	.word	0x40012c00
 8002a08:	40000400 	.word	0x40000400
 8002a0c:	40000800 	.word	0x40000800
 8002a10:	40000c00 	.word	0x40000c00
 8002a14:	40013400 	.word	0x40013400
 8002a18:	40014000 	.word	0x40014000
 8002a1c:	00010007 	.word	0x00010007

08002a20 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	b084      	sub	sp, #16
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	68db      	ldr	r3, [r3, #12]
 8002a2e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	691b      	ldr	r3, [r3, #16]
 8002a36:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002a38:	68bb      	ldr	r3, [r7, #8]
 8002a3a:	f003 0302 	and.w	r3, r3, #2
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d020      	beq.n	8002a84 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	f003 0302 	and.w	r3, r3, #2
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d01b      	beq.n	8002a84 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f06f 0202 	mvn.w	r2, #2
 8002a54:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	2201      	movs	r2, #1
 8002a5a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	699b      	ldr	r3, [r3, #24]
 8002a62:	f003 0303 	and.w	r3, r3, #3
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d003      	beq.n	8002a72 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002a6a:	6878      	ldr	r0, [r7, #4]
 8002a6c:	f000 f8f3 	bl	8002c56 <HAL_TIM_IC_CaptureCallback>
 8002a70:	e005      	b.n	8002a7e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a72:	6878      	ldr	r0, [r7, #4]
 8002a74:	f000 f8e5 	bl	8002c42 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a78:	6878      	ldr	r0, [r7, #4]
 8002a7a:	f000 f8f6 	bl	8002c6a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	2200      	movs	r2, #0
 8002a82:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002a84:	68bb      	ldr	r3, [r7, #8]
 8002a86:	f003 0304 	and.w	r3, r3, #4
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d020      	beq.n	8002ad0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	f003 0304 	and.w	r3, r3, #4
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d01b      	beq.n	8002ad0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f06f 0204 	mvn.w	r2, #4
 8002aa0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	2202      	movs	r2, #2
 8002aa6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	699b      	ldr	r3, [r3, #24]
 8002aae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d003      	beq.n	8002abe <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002ab6:	6878      	ldr	r0, [r7, #4]
 8002ab8:	f000 f8cd 	bl	8002c56 <HAL_TIM_IC_CaptureCallback>
 8002abc:	e005      	b.n	8002aca <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002abe:	6878      	ldr	r0, [r7, #4]
 8002ac0:	f000 f8bf 	bl	8002c42 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ac4:	6878      	ldr	r0, [r7, #4]
 8002ac6:	f000 f8d0 	bl	8002c6a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	2200      	movs	r2, #0
 8002ace:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002ad0:	68bb      	ldr	r3, [r7, #8]
 8002ad2:	f003 0308 	and.w	r3, r3, #8
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d020      	beq.n	8002b1c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	f003 0308 	and.w	r3, r3, #8
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d01b      	beq.n	8002b1c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f06f 0208 	mvn.w	r2, #8
 8002aec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	2204      	movs	r2, #4
 8002af2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	69db      	ldr	r3, [r3, #28]
 8002afa:	f003 0303 	and.w	r3, r3, #3
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d003      	beq.n	8002b0a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002b02:	6878      	ldr	r0, [r7, #4]
 8002b04:	f000 f8a7 	bl	8002c56 <HAL_TIM_IC_CaptureCallback>
 8002b08:	e005      	b.n	8002b16 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b0a:	6878      	ldr	r0, [r7, #4]
 8002b0c:	f000 f899 	bl	8002c42 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b10:	6878      	ldr	r0, [r7, #4]
 8002b12:	f000 f8aa 	bl	8002c6a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	2200      	movs	r2, #0
 8002b1a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002b1c:	68bb      	ldr	r3, [r7, #8]
 8002b1e:	f003 0310 	and.w	r3, r3, #16
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d020      	beq.n	8002b68 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	f003 0310 	and.w	r3, r3, #16
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d01b      	beq.n	8002b68 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f06f 0210 	mvn.w	r2, #16
 8002b38:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	2208      	movs	r2, #8
 8002b3e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	69db      	ldr	r3, [r3, #28]
 8002b46:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d003      	beq.n	8002b56 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002b4e:	6878      	ldr	r0, [r7, #4]
 8002b50:	f000 f881 	bl	8002c56 <HAL_TIM_IC_CaptureCallback>
 8002b54:	e005      	b.n	8002b62 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b56:	6878      	ldr	r0, [r7, #4]
 8002b58:	f000 f873 	bl	8002c42 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b5c:	6878      	ldr	r0, [r7, #4]
 8002b5e:	f000 f884 	bl	8002c6a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	2200      	movs	r2, #0
 8002b66:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002b68:	68bb      	ldr	r3, [r7, #8]
 8002b6a:	f003 0301 	and.w	r3, r3, #1
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d00c      	beq.n	8002b8c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	f003 0301 	and.w	r3, r3, #1
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d007      	beq.n	8002b8c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f06f 0201 	mvn.w	r2, #1
 8002b84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002b86:	6878      	ldr	r0, [r7, #4]
 8002b88:	f000 f851 	bl	8002c2e <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8002b8c:	68bb      	ldr	r3, [r7, #8]
 8002b8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d104      	bne.n	8002ba0 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8002b96:	68bb      	ldr	r3, [r7, #8]
 8002b98:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d00c      	beq.n	8002bba <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d007      	beq.n	8002bba <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8002bb2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002bb4:	6878      	ldr	r0, [r7, #4]
 8002bb6:	f000 f91d 	bl	8002df4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8002bba:	68bb      	ldr	r3, [r7, #8]
 8002bbc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d00c      	beq.n	8002bde <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d007      	beq.n	8002bde <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8002bd6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8002bd8:	6878      	ldr	r0, [r7, #4]
 8002bda:	f000 f915 	bl	8002e08 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002bde:	68bb      	ldr	r3, [r7, #8]
 8002be0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d00c      	beq.n	8002c02 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d007      	beq.n	8002c02 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002bfa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002bfc:	6878      	ldr	r0, [r7, #4]
 8002bfe:	f000 f83e 	bl	8002c7e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002c02:	68bb      	ldr	r3, [r7, #8]
 8002c04:	f003 0320 	and.w	r3, r3, #32
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d00c      	beq.n	8002c26 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	f003 0320 	and.w	r3, r3, #32
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d007      	beq.n	8002c26 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f06f 0220 	mvn.w	r2, #32
 8002c1e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002c20:	6878      	ldr	r0, [r7, #4]
 8002c22:	f000 f8dd 	bl	8002de0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002c26:	bf00      	nop
 8002c28:	3710      	adds	r7, #16
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	bd80      	pop	{r7, pc}

08002c2e <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002c2e:	b480      	push	{r7}
 8002c30:	b083      	sub	sp, #12
 8002c32:	af00      	add	r7, sp, #0
 8002c34:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8002c36:	bf00      	nop
 8002c38:	370c      	adds	r7, #12
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c40:	4770      	bx	lr

08002c42 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002c42:	b480      	push	{r7}
 8002c44:	b083      	sub	sp, #12
 8002c46:	af00      	add	r7, sp, #0
 8002c48:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002c4a:	bf00      	nop
 8002c4c:	370c      	adds	r7, #12
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c54:	4770      	bx	lr

08002c56 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002c56:	b480      	push	{r7}
 8002c58:	b083      	sub	sp, #12
 8002c5a:	af00      	add	r7, sp, #0
 8002c5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002c5e:	bf00      	nop
 8002c60:	370c      	adds	r7, #12
 8002c62:	46bd      	mov	sp, r7
 8002c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c68:	4770      	bx	lr

08002c6a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002c6a:	b480      	push	{r7}
 8002c6c:	b083      	sub	sp, #12
 8002c6e:	af00      	add	r7, sp, #0
 8002c70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002c72:	bf00      	nop
 8002c74:	370c      	adds	r7, #12
 8002c76:	46bd      	mov	sp, r7
 8002c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7c:	4770      	bx	lr

08002c7e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002c7e:	b480      	push	{r7}
 8002c80:	b083      	sub	sp, #12
 8002c82:	af00      	add	r7, sp, #0
 8002c84:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002c86:	bf00      	nop
 8002c88:	370c      	adds	r7, #12
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c90:	4770      	bx	lr
	...

08002c94 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002c94:	b480      	push	{r7}
 8002c96:	b085      	sub	sp, #20
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	6078      	str	r0, [r7, #4]
 8002c9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	4a46      	ldr	r2, [pc, #280]	@ (8002dc0 <TIM_Base_SetConfig+0x12c>)
 8002ca8:	4293      	cmp	r3, r2
 8002caa:	d013      	beq.n	8002cd4 <TIM_Base_SetConfig+0x40>
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002cb2:	d00f      	beq.n	8002cd4 <TIM_Base_SetConfig+0x40>
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	4a43      	ldr	r2, [pc, #268]	@ (8002dc4 <TIM_Base_SetConfig+0x130>)
 8002cb8:	4293      	cmp	r3, r2
 8002cba:	d00b      	beq.n	8002cd4 <TIM_Base_SetConfig+0x40>
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	4a42      	ldr	r2, [pc, #264]	@ (8002dc8 <TIM_Base_SetConfig+0x134>)
 8002cc0:	4293      	cmp	r3, r2
 8002cc2:	d007      	beq.n	8002cd4 <TIM_Base_SetConfig+0x40>
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	4a41      	ldr	r2, [pc, #260]	@ (8002dcc <TIM_Base_SetConfig+0x138>)
 8002cc8:	4293      	cmp	r3, r2
 8002cca:	d003      	beq.n	8002cd4 <TIM_Base_SetConfig+0x40>
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	4a40      	ldr	r2, [pc, #256]	@ (8002dd0 <TIM_Base_SetConfig+0x13c>)
 8002cd0:	4293      	cmp	r3, r2
 8002cd2:	d108      	bne.n	8002ce6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002cda:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002cdc:	683b      	ldr	r3, [r7, #0]
 8002cde:	685b      	ldr	r3, [r3, #4]
 8002ce0:	68fa      	ldr	r2, [r7, #12]
 8002ce2:	4313      	orrs	r3, r2
 8002ce4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	4a35      	ldr	r2, [pc, #212]	@ (8002dc0 <TIM_Base_SetConfig+0x12c>)
 8002cea:	4293      	cmp	r3, r2
 8002cec:	d01f      	beq.n	8002d2e <TIM_Base_SetConfig+0x9a>
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002cf4:	d01b      	beq.n	8002d2e <TIM_Base_SetConfig+0x9a>
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	4a32      	ldr	r2, [pc, #200]	@ (8002dc4 <TIM_Base_SetConfig+0x130>)
 8002cfa:	4293      	cmp	r3, r2
 8002cfc:	d017      	beq.n	8002d2e <TIM_Base_SetConfig+0x9a>
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	4a31      	ldr	r2, [pc, #196]	@ (8002dc8 <TIM_Base_SetConfig+0x134>)
 8002d02:	4293      	cmp	r3, r2
 8002d04:	d013      	beq.n	8002d2e <TIM_Base_SetConfig+0x9a>
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	4a30      	ldr	r2, [pc, #192]	@ (8002dcc <TIM_Base_SetConfig+0x138>)
 8002d0a:	4293      	cmp	r3, r2
 8002d0c:	d00f      	beq.n	8002d2e <TIM_Base_SetConfig+0x9a>
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	4a2f      	ldr	r2, [pc, #188]	@ (8002dd0 <TIM_Base_SetConfig+0x13c>)
 8002d12:	4293      	cmp	r3, r2
 8002d14:	d00b      	beq.n	8002d2e <TIM_Base_SetConfig+0x9a>
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	4a2e      	ldr	r2, [pc, #184]	@ (8002dd4 <TIM_Base_SetConfig+0x140>)
 8002d1a:	4293      	cmp	r3, r2
 8002d1c:	d007      	beq.n	8002d2e <TIM_Base_SetConfig+0x9a>
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	4a2d      	ldr	r2, [pc, #180]	@ (8002dd8 <TIM_Base_SetConfig+0x144>)
 8002d22:	4293      	cmp	r3, r2
 8002d24:	d003      	beq.n	8002d2e <TIM_Base_SetConfig+0x9a>
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	4a2c      	ldr	r2, [pc, #176]	@ (8002ddc <TIM_Base_SetConfig+0x148>)
 8002d2a:	4293      	cmp	r3, r2
 8002d2c:	d108      	bne.n	8002d40 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002d34:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002d36:	683b      	ldr	r3, [r7, #0]
 8002d38:	68db      	ldr	r3, [r3, #12]
 8002d3a:	68fa      	ldr	r2, [r7, #12]
 8002d3c:	4313      	orrs	r3, r2
 8002d3e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002d46:	683b      	ldr	r3, [r7, #0]
 8002d48:	695b      	ldr	r3, [r3, #20]
 8002d4a:	4313      	orrs	r3, r2
 8002d4c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	68fa      	ldr	r2, [r7, #12]
 8002d52:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002d54:	683b      	ldr	r3, [r7, #0]
 8002d56:	689a      	ldr	r2, [r3, #8]
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002d5c:	683b      	ldr	r3, [r7, #0]
 8002d5e:	681a      	ldr	r2, [r3, #0]
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	4a16      	ldr	r2, [pc, #88]	@ (8002dc0 <TIM_Base_SetConfig+0x12c>)
 8002d68:	4293      	cmp	r3, r2
 8002d6a:	d00f      	beq.n	8002d8c <TIM_Base_SetConfig+0xf8>
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	4a18      	ldr	r2, [pc, #96]	@ (8002dd0 <TIM_Base_SetConfig+0x13c>)
 8002d70:	4293      	cmp	r3, r2
 8002d72:	d00b      	beq.n	8002d8c <TIM_Base_SetConfig+0xf8>
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	4a17      	ldr	r2, [pc, #92]	@ (8002dd4 <TIM_Base_SetConfig+0x140>)
 8002d78:	4293      	cmp	r3, r2
 8002d7a:	d007      	beq.n	8002d8c <TIM_Base_SetConfig+0xf8>
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	4a16      	ldr	r2, [pc, #88]	@ (8002dd8 <TIM_Base_SetConfig+0x144>)
 8002d80:	4293      	cmp	r3, r2
 8002d82:	d003      	beq.n	8002d8c <TIM_Base_SetConfig+0xf8>
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	4a15      	ldr	r2, [pc, #84]	@ (8002ddc <TIM_Base_SetConfig+0x148>)
 8002d88:	4293      	cmp	r3, r2
 8002d8a:	d103      	bne.n	8002d94 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002d8c:	683b      	ldr	r3, [r7, #0]
 8002d8e:	691a      	ldr	r2, [r3, #16]
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	2201      	movs	r2, #1
 8002d98:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	691b      	ldr	r3, [r3, #16]
 8002d9e:	f003 0301 	and.w	r3, r3, #1
 8002da2:	2b01      	cmp	r3, #1
 8002da4:	d105      	bne.n	8002db2 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	691b      	ldr	r3, [r3, #16]
 8002daa:	f023 0201 	bic.w	r2, r3, #1
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	611a      	str	r2, [r3, #16]
  }
}
 8002db2:	bf00      	nop
 8002db4:	3714      	adds	r7, #20
 8002db6:	46bd      	mov	sp, r7
 8002db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dbc:	4770      	bx	lr
 8002dbe:	bf00      	nop
 8002dc0:	40012c00 	.word	0x40012c00
 8002dc4:	40000400 	.word	0x40000400
 8002dc8:	40000800 	.word	0x40000800
 8002dcc:	40000c00 	.word	0x40000c00
 8002dd0:	40013400 	.word	0x40013400
 8002dd4:	40014000 	.word	0x40014000
 8002dd8:	40014400 	.word	0x40014400
 8002ddc:	40014800 	.word	0x40014800

08002de0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002de0:	b480      	push	{r7}
 8002de2:	b083      	sub	sp, #12
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002de8:	bf00      	nop
 8002dea:	370c      	adds	r7, #12
 8002dec:	46bd      	mov	sp, r7
 8002dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df2:	4770      	bx	lr

08002df4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002df4:	b480      	push	{r7}
 8002df6:	b083      	sub	sp, #12
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002dfc:	bf00      	nop
 8002dfe:	370c      	adds	r7, #12
 8002e00:	46bd      	mov	sp, r7
 8002e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e06:	4770      	bx	lr

08002e08 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8002e08:	b480      	push	{r7}
 8002e0a:	b083      	sub	sp, #12
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8002e10:	bf00      	nop
 8002e12:	370c      	adds	r7, #12
 8002e14:	46bd      	mov	sp, r7
 8002e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1a:	4770      	bx	lr

08002e1c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b082      	sub	sp, #8
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d101      	bne.n	8002e2e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002e2a:	2301      	movs	r3, #1
 8002e2c:	e040      	b.n	8002eb0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d106      	bne.n	8002e44 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	2200      	movs	r2, #0
 8002e3a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002e3e:	6878      	ldr	r0, [r7, #4]
 8002e40:	f7fd fda4 	bl	800098c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	2224      	movs	r2, #36	@ 0x24
 8002e48:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	681a      	ldr	r2, [r3, #0]
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f022 0201 	bic.w	r2, r2, #1
 8002e58:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d002      	beq.n	8002e68 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8002e62:	6878      	ldr	r0, [r7, #4]
 8002e64:	f000 fb6a 	bl	800353c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002e68:	6878      	ldr	r0, [r7, #4]
 8002e6a:	f000 f8af 	bl	8002fcc <UART_SetConfig>
 8002e6e:	4603      	mov	r3, r0
 8002e70:	2b01      	cmp	r3, #1
 8002e72:	d101      	bne.n	8002e78 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8002e74:	2301      	movs	r3, #1
 8002e76:	e01b      	b.n	8002eb0 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	685a      	ldr	r2, [r3, #4]
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002e86:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	689a      	ldr	r2, [r3, #8]
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002e96:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	681a      	ldr	r2, [r3, #0]
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f042 0201 	orr.w	r2, r2, #1
 8002ea6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002ea8:	6878      	ldr	r0, [r7, #4]
 8002eaa:	f000 fbe9 	bl	8003680 <UART_CheckIdleState>
 8002eae:	4603      	mov	r3, r0
}
 8002eb0:	4618      	mov	r0, r3
 8002eb2:	3708      	adds	r7, #8
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	bd80      	pop	{r7, pc}

08002eb8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	b08a      	sub	sp, #40	@ 0x28
 8002ebc:	af02      	add	r7, sp, #8
 8002ebe:	60f8      	str	r0, [r7, #12]
 8002ec0:	60b9      	str	r1, [r7, #8]
 8002ec2:	603b      	str	r3, [r7, #0]
 8002ec4:	4613      	mov	r3, r2
 8002ec6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002ecc:	2b20      	cmp	r3, #32
 8002ece:	d177      	bne.n	8002fc0 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8002ed0:	68bb      	ldr	r3, [r7, #8]
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d002      	beq.n	8002edc <HAL_UART_Transmit+0x24>
 8002ed6:	88fb      	ldrh	r3, [r7, #6]
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d101      	bne.n	8002ee0 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8002edc:	2301      	movs	r3, #1
 8002ede:	e070      	b.n	8002fc2 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	2221      	movs	r2, #33	@ 0x21
 8002eec:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002eee:	f7fd fedb 	bl	8000ca8 <HAL_GetTick>
 8002ef2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	88fa      	ldrh	r2, [r7, #6]
 8002ef8:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	88fa      	ldrh	r2, [r7, #6]
 8002f00:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	689b      	ldr	r3, [r3, #8]
 8002f08:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002f0c:	d108      	bne.n	8002f20 <HAL_UART_Transmit+0x68>
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	691b      	ldr	r3, [r3, #16]
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d104      	bne.n	8002f20 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8002f16:	2300      	movs	r3, #0
 8002f18:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002f1a:	68bb      	ldr	r3, [r7, #8]
 8002f1c:	61bb      	str	r3, [r7, #24]
 8002f1e:	e003      	b.n	8002f28 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8002f20:	68bb      	ldr	r3, [r7, #8]
 8002f22:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002f24:	2300      	movs	r3, #0
 8002f26:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002f28:	e02f      	b.n	8002f8a <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002f2a:	683b      	ldr	r3, [r7, #0]
 8002f2c:	9300      	str	r3, [sp, #0]
 8002f2e:	697b      	ldr	r3, [r7, #20]
 8002f30:	2200      	movs	r2, #0
 8002f32:	2180      	movs	r1, #128	@ 0x80
 8002f34:	68f8      	ldr	r0, [r7, #12]
 8002f36:	f000 fc4b 	bl	80037d0 <UART_WaitOnFlagUntilTimeout>
 8002f3a:	4603      	mov	r3, r0
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d004      	beq.n	8002f4a <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	2220      	movs	r2, #32
 8002f44:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8002f46:	2303      	movs	r3, #3
 8002f48:	e03b      	b.n	8002fc2 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8002f4a:	69fb      	ldr	r3, [r7, #28]
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d10b      	bne.n	8002f68 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002f50:	69bb      	ldr	r3, [r7, #24]
 8002f52:	881a      	ldrh	r2, [r3, #0]
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002f5c:	b292      	uxth	r2, r2
 8002f5e:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8002f60:	69bb      	ldr	r3, [r7, #24]
 8002f62:	3302      	adds	r3, #2
 8002f64:	61bb      	str	r3, [r7, #24]
 8002f66:	e007      	b.n	8002f78 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002f68:	69fb      	ldr	r3, [r7, #28]
 8002f6a:	781a      	ldrb	r2, [r3, #0]
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8002f72:	69fb      	ldr	r3, [r7, #28]
 8002f74:	3301      	adds	r3, #1
 8002f76:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8002f7e:	b29b      	uxth	r3, r3
 8002f80:	3b01      	subs	r3, #1
 8002f82:	b29a      	uxth	r2, r3
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8002f90:	b29b      	uxth	r3, r3
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d1c9      	bne.n	8002f2a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002f96:	683b      	ldr	r3, [r7, #0]
 8002f98:	9300      	str	r3, [sp, #0]
 8002f9a:	697b      	ldr	r3, [r7, #20]
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	2140      	movs	r1, #64	@ 0x40
 8002fa0:	68f8      	ldr	r0, [r7, #12]
 8002fa2:	f000 fc15 	bl	80037d0 <UART_WaitOnFlagUntilTimeout>
 8002fa6:	4603      	mov	r3, r0
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d004      	beq.n	8002fb6 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	2220      	movs	r2, #32
 8002fb0:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8002fb2:	2303      	movs	r3, #3
 8002fb4:	e005      	b.n	8002fc2 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	2220      	movs	r2, #32
 8002fba:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8002fbc:	2300      	movs	r3, #0
 8002fbe:	e000      	b.n	8002fc2 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8002fc0:	2302      	movs	r3, #2
  }
}
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	3720      	adds	r7, #32
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	bd80      	pop	{r7, pc}
	...

08002fcc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002fcc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002fd0:	b08a      	sub	sp, #40	@ 0x28
 8002fd2:	af00      	add	r7, sp, #0
 8002fd4:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002fd6:	2300      	movs	r3, #0
 8002fd8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	689a      	ldr	r2, [r3, #8]
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	691b      	ldr	r3, [r3, #16]
 8002fe4:	431a      	orrs	r2, r3
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	695b      	ldr	r3, [r3, #20]
 8002fea:	431a      	orrs	r2, r3
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	69db      	ldr	r3, [r3, #28]
 8002ff0:	4313      	orrs	r3, r2
 8002ff2:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	681a      	ldr	r2, [r3, #0]
 8002ffa:	4ba4      	ldr	r3, [pc, #656]	@ (800328c <UART_SetConfig+0x2c0>)
 8002ffc:	4013      	ands	r3, r2
 8002ffe:	68fa      	ldr	r2, [r7, #12]
 8003000:	6812      	ldr	r2, [r2, #0]
 8003002:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003004:	430b      	orrs	r3, r1
 8003006:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	685b      	ldr	r3, [r3, #4]
 800300e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	68da      	ldr	r2, [r3, #12]
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	430a      	orrs	r2, r1
 800301c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	699b      	ldr	r3, [r3, #24]
 8003022:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	4a99      	ldr	r2, [pc, #612]	@ (8003290 <UART_SetConfig+0x2c4>)
 800302a:	4293      	cmp	r3, r2
 800302c:	d004      	beq.n	8003038 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	6a1b      	ldr	r3, [r3, #32]
 8003032:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003034:	4313      	orrs	r3, r2
 8003036:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	689b      	ldr	r3, [r3, #8]
 800303e:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003048:	430a      	orrs	r2, r1
 800304a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	4a90      	ldr	r2, [pc, #576]	@ (8003294 <UART_SetConfig+0x2c8>)
 8003052:	4293      	cmp	r3, r2
 8003054:	d126      	bne.n	80030a4 <UART_SetConfig+0xd8>
 8003056:	4b90      	ldr	r3, [pc, #576]	@ (8003298 <UART_SetConfig+0x2cc>)
 8003058:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800305c:	f003 0303 	and.w	r3, r3, #3
 8003060:	2b03      	cmp	r3, #3
 8003062:	d81b      	bhi.n	800309c <UART_SetConfig+0xd0>
 8003064:	a201      	add	r2, pc, #4	@ (adr r2, 800306c <UART_SetConfig+0xa0>)
 8003066:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800306a:	bf00      	nop
 800306c:	0800307d 	.word	0x0800307d
 8003070:	0800308d 	.word	0x0800308d
 8003074:	08003085 	.word	0x08003085
 8003078:	08003095 	.word	0x08003095
 800307c:	2301      	movs	r3, #1
 800307e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003082:	e116      	b.n	80032b2 <UART_SetConfig+0x2e6>
 8003084:	2302      	movs	r3, #2
 8003086:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800308a:	e112      	b.n	80032b2 <UART_SetConfig+0x2e6>
 800308c:	2304      	movs	r3, #4
 800308e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003092:	e10e      	b.n	80032b2 <UART_SetConfig+0x2e6>
 8003094:	2308      	movs	r3, #8
 8003096:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800309a:	e10a      	b.n	80032b2 <UART_SetConfig+0x2e6>
 800309c:	2310      	movs	r3, #16
 800309e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80030a2:	e106      	b.n	80032b2 <UART_SetConfig+0x2e6>
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	4a7c      	ldr	r2, [pc, #496]	@ (800329c <UART_SetConfig+0x2d0>)
 80030aa:	4293      	cmp	r3, r2
 80030ac:	d138      	bne.n	8003120 <UART_SetConfig+0x154>
 80030ae:	4b7a      	ldr	r3, [pc, #488]	@ (8003298 <UART_SetConfig+0x2cc>)
 80030b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030b4:	f003 030c 	and.w	r3, r3, #12
 80030b8:	2b0c      	cmp	r3, #12
 80030ba:	d82d      	bhi.n	8003118 <UART_SetConfig+0x14c>
 80030bc:	a201      	add	r2, pc, #4	@ (adr r2, 80030c4 <UART_SetConfig+0xf8>)
 80030be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030c2:	bf00      	nop
 80030c4:	080030f9 	.word	0x080030f9
 80030c8:	08003119 	.word	0x08003119
 80030cc:	08003119 	.word	0x08003119
 80030d0:	08003119 	.word	0x08003119
 80030d4:	08003109 	.word	0x08003109
 80030d8:	08003119 	.word	0x08003119
 80030dc:	08003119 	.word	0x08003119
 80030e0:	08003119 	.word	0x08003119
 80030e4:	08003101 	.word	0x08003101
 80030e8:	08003119 	.word	0x08003119
 80030ec:	08003119 	.word	0x08003119
 80030f0:	08003119 	.word	0x08003119
 80030f4:	08003111 	.word	0x08003111
 80030f8:	2300      	movs	r3, #0
 80030fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80030fe:	e0d8      	b.n	80032b2 <UART_SetConfig+0x2e6>
 8003100:	2302      	movs	r3, #2
 8003102:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003106:	e0d4      	b.n	80032b2 <UART_SetConfig+0x2e6>
 8003108:	2304      	movs	r3, #4
 800310a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800310e:	e0d0      	b.n	80032b2 <UART_SetConfig+0x2e6>
 8003110:	2308      	movs	r3, #8
 8003112:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003116:	e0cc      	b.n	80032b2 <UART_SetConfig+0x2e6>
 8003118:	2310      	movs	r3, #16
 800311a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800311e:	e0c8      	b.n	80032b2 <UART_SetConfig+0x2e6>
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	4a5e      	ldr	r2, [pc, #376]	@ (80032a0 <UART_SetConfig+0x2d4>)
 8003126:	4293      	cmp	r3, r2
 8003128:	d125      	bne.n	8003176 <UART_SetConfig+0x1aa>
 800312a:	4b5b      	ldr	r3, [pc, #364]	@ (8003298 <UART_SetConfig+0x2cc>)
 800312c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003130:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003134:	2b30      	cmp	r3, #48	@ 0x30
 8003136:	d016      	beq.n	8003166 <UART_SetConfig+0x19a>
 8003138:	2b30      	cmp	r3, #48	@ 0x30
 800313a:	d818      	bhi.n	800316e <UART_SetConfig+0x1a2>
 800313c:	2b20      	cmp	r3, #32
 800313e:	d00a      	beq.n	8003156 <UART_SetConfig+0x18a>
 8003140:	2b20      	cmp	r3, #32
 8003142:	d814      	bhi.n	800316e <UART_SetConfig+0x1a2>
 8003144:	2b00      	cmp	r3, #0
 8003146:	d002      	beq.n	800314e <UART_SetConfig+0x182>
 8003148:	2b10      	cmp	r3, #16
 800314a:	d008      	beq.n	800315e <UART_SetConfig+0x192>
 800314c:	e00f      	b.n	800316e <UART_SetConfig+0x1a2>
 800314e:	2300      	movs	r3, #0
 8003150:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003154:	e0ad      	b.n	80032b2 <UART_SetConfig+0x2e6>
 8003156:	2302      	movs	r3, #2
 8003158:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800315c:	e0a9      	b.n	80032b2 <UART_SetConfig+0x2e6>
 800315e:	2304      	movs	r3, #4
 8003160:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003164:	e0a5      	b.n	80032b2 <UART_SetConfig+0x2e6>
 8003166:	2308      	movs	r3, #8
 8003168:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800316c:	e0a1      	b.n	80032b2 <UART_SetConfig+0x2e6>
 800316e:	2310      	movs	r3, #16
 8003170:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003174:	e09d      	b.n	80032b2 <UART_SetConfig+0x2e6>
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	4a4a      	ldr	r2, [pc, #296]	@ (80032a4 <UART_SetConfig+0x2d8>)
 800317c:	4293      	cmp	r3, r2
 800317e:	d125      	bne.n	80031cc <UART_SetConfig+0x200>
 8003180:	4b45      	ldr	r3, [pc, #276]	@ (8003298 <UART_SetConfig+0x2cc>)
 8003182:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003186:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800318a:	2bc0      	cmp	r3, #192	@ 0xc0
 800318c:	d016      	beq.n	80031bc <UART_SetConfig+0x1f0>
 800318e:	2bc0      	cmp	r3, #192	@ 0xc0
 8003190:	d818      	bhi.n	80031c4 <UART_SetConfig+0x1f8>
 8003192:	2b80      	cmp	r3, #128	@ 0x80
 8003194:	d00a      	beq.n	80031ac <UART_SetConfig+0x1e0>
 8003196:	2b80      	cmp	r3, #128	@ 0x80
 8003198:	d814      	bhi.n	80031c4 <UART_SetConfig+0x1f8>
 800319a:	2b00      	cmp	r3, #0
 800319c:	d002      	beq.n	80031a4 <UART_SetConfig+0x1d8>
 800319e:	2b40      	cmp	r3, #64	@ 0x40
 80031a0:	d008      	beq.n	80031b4 <UART_SetConfig+0x1e8>
 80031a2:	e00f      	b.n	80031c4 <UART_SetConfig+0x1f8>
 80031a4:	2300      	movs	r3, #0
 80031a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80031aa:	e082      	b.n	80032b2 <UART_SetConfig+0x2e6>
 80031ac:	2302      	movs	r3, #2
 80031ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80031b2:	e07e      	b.n	80032b2 <UART_SetConfig+0x2e6>
 80031b4:	2304      	movs	r3, #4
 80031b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80031ba:	e07a      	b.n	80032b2 <UART_SetConfig+0x2e6>
 80031bc:	2308      	movs	r3, #8
 80031be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80031c2:	e076      	b.n	80032b2 <UART_SetConfig+0x2e6>
 80031c4:	2310      	movs	r3, #16
 80031c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80031ca:	e072      	b.n	80032b2 <UART_SetConfig+0x2e6>
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	4a35      	ldr	r2, [pc, #212]	@ (80032a8 <UART_SetConfig+0x2dc>)
 80031d2:	4293      	cmp	r3, r2
 80031d4:	d12a      	bne.n	800322c <UART_SetConfig+0x260>
 80031d6:	4b30      	ldr	r3, [pc, #192]	@ (8003298 <UART_SetConfig+0x2cc>)
 80031d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031dc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80031e0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80031e4:	d01a      	beq.n	800321c <UART_SetConfig+0x250>
 80031e6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80031ea:	d81b      	bhi.n	8003224 <UART_SetConfig+0x258>
 80031ec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80031f0:	d00c      	beq.n	800320c <UART_SetConfig+0x240>
 80031f2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80031f6:	d815      	bhi.n	8003224 <UART_SetConfig+0x258>
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d003      	beq.n	8003204 <UART_SetConfig+0x238>
 80031fc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003200:	d008      	beq.n	8003214 <UART_SetConfig+0x248>
 8003202:	e00f      	b.n	8003224 <UART_SetConfig+0x258>
 8003204:	2300      	movs	r3, #0
 8003206:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800320a:	e052      	b.n	80032b2 <UART_SetConfig+0x2e6>
 800320c:	2302      	movs	r3, #2
 800320e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003212:	e04e      	b.n	80032b2 <UART_SetConfig+0x2e6>
 8003214:	2304      	movs	r3, #4
 8003216:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800321a:	e04a      	b.n	80032b2 <UART_SetConfig+0x2e6>
 800321c:	2308      	movs	r3, #8
 800321e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003222:	e046      	b.n	80032b2 <UART_SetConfig+0x2e6>
 8003224:	2310      	movs	r3, #16
 8003226:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800322a:	e042      	b.n	80032b2 <UART_SetConfig+0x2e6>
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	4a17      	ldr	r2, [pc, #92]	@ (8003290 <UART_SetConfig+0x2c4>)
 8003232:	4293      	cmp	r3, r2
 8003234:	d13a      	bne.n	80032ac <UART_SetConfig+0x2e0>
 8003236:	4b18      	ldr	r3, [pc, #96]	@ (8003298 <UART_SetConfig+0x2cc>)
 8003238:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800323c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003240:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003244:	d01a      	beq.n	800327c <UART_SetConfig+0x2b0>
 8003246:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800324a:	d81b      	bhi.n	8003284 <UART_SetConfig+0x2b8>
 800324c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003250:	d00c      	beq.n	800326c <UART_SetConfig+0x2a0>
 8003252:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003256:	d815      	bhi.n	8003284 <UART_SetConfig+0x2b8>
 8003258:	2b00      	cmp	r3, #0
 800325a:	d003      	beq.n	8003264 <UART_SetConfig+0x298>
 800325c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003260:	d008      	beq.n	8003274 <UART_SetConfig+0x2a8>
 8003262:	e00f      	b.n	8003284 <UART_SetConfig+0x2b8>
 8003264:	2300      	movs	r3, #0
 8003266:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800326a:	e022      	b.n	80032b2 <UART_SetConfig+0x2e6>
 800326c:	2302      	movs	r3, #2
 800326e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003272:	e01e      	b.n	80032b2 <UART_SetConfig+0x2e6>
 8003274:	2304      	movs	r3, #4
 8003276:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800327a:	e01a      	b.n	80032b2 <UART_SetConfig+0x2e6>
 800327c:	2308      	movs	r3, #8
 800327e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003282:	e016      	b.n	80032b2 <UART_SetConfig+0x2e6>
 8003284:	2310      	movs	r3, #16
 8003286:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800328a:	e012      	b.n	80032b2 <UART_SetConfig+0x2e6>
 800328c:	efff69f3 	.word	0xefff69f3
 8003290:	40008000 	.word	0x40008000
 8003294:	40013800 	.word	0x40013800
 8003298:	40021000 	.word	0x40021000
 800329c:	40004400 	.word	0x40004400
 80032a0:	40004800 	.word	0x40004800
 80032a4:	40004c00 	.word	0x40004c00
 80032a8:	40005000 	.word	0x40005000
 80032ac:	2310      	movs	r3, #16
 80032ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	4a9f      	ldr	r2, [pc, #636]	@ (8003534 <UART_SetConfig+0x568>)
 80032b8:	4293      	cmp	r3, r2
 80032ba:	d17a      	bne.n	80033b2 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80032bc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80032c0:	2b08      	cmp	r3, #8
 80032c2:	d824      	bhi.n	800330e <UART_SetConfig+0x342>
 80032c4:	a201      	add	r2, pc, #4	@ (adr r2, 80032cc <UART_SetConfig+0x300>)
 80032c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032ca:	bf00      	nop
 80032cc:	080032f1 	.word	0x080032f1
 80032d0:	0800330f 	.word	0x0800330f
 80032d4:	080032f9 	.word	0x080032f9
 80032d8:	0800330f 	.word	0x0800330f
 80032dc:	080032ff 	.word	0x080032ff
 80032e0:	0800330f 	.word	0x0800330f
 80032e4:	0800330f 	.word	0x0800330f
 80032e8:	0800330f 	.word	0x0800330f
 80032ec:	08003307 	.word	0x08003307
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80032f0:	f7fe fd4a 	bl	8001d88 <HAL_RCC_GetPCLK1Freq>
 80032f4:	61f8      	str	r0, [r7, #28]
        break;
 80032f6:	e010      	b.n	800331a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80032f8:	4b8f      	ldr	r3, [pc, #572]	@ (8003538 <UART_SetConfig+0x56c>)
 80032fa:	61fb      	str	r3, [r7, #28]
        break;
 80032fc:	e00d      	b.n	800331a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80032fe:	f7fe fcab 	bl	8001c58 <HAL_RCC_GetSysClockFreq>
 8003302:	61f8      	str	r0, [r7, #28]
        break;
 8003304:	e009      	b.n	800331a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003306:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800330a:	61fb      	str	r3, [r7, #28]
        break;
 800330c:	e005      	b.n	800331a <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800330e:	2300      	movs	r3, #0
 8003310:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003312:	2301      	movs	r3, #1
 8003314:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8003318:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800331a:	69fb      	ldr	r3, [r7, #28]
 800331c:	2b00      	cmp	r3, #0
 800331e:	f000 80fb 	beq.w	8003518 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	685a      	ldr	r2, [r3, #4]
 8003326:	4613      	mov	r3, r2
 8003328:	005b      	lsls	r3, r3, #1
 800332a:	4413      	add	r3, r2
 800332c:	69fa      	ldr	r2, [r7, #28]
 800332e:	429a      	cmp	r2, r3
 8003330:	d305      	bcc.n	800333e <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	685b      	ldr	r3, [r3, #4]
 8003336:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003338:	69fa      	ldr	r2, [r7, #28]
 800333a:	429a      	cmp	r2, r3
 800333c:	d903      	bls.n	8003346 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800333e:	2301      	movs	r3, #1
 8003340:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8003344:	e0e8      	b.n	8003518 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8003346:	69fb      	ldr	r3, [r7, #28]
 8003348:	2200      	movs	r2, #0
 800334a:	461c      	mov	r4, r3
 800334c:	4615      	mov	r5, r2
 800334e:	f04f 0200 	mov.w	r2, #0
 8003352:	f04f 0300 	mov.w	r3, #0
 8003356:	022b      	lsls	r3, r5, #8
 8003358:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800335c:	0222      	lsls	r2, r4, #8
 800335e:	68f9      	ldr	r1, [r7, #12]
 8003360:	6849      	ldr	r1, [r1, #4]
 8003362:	0849      	lsrs	r1, r1, #1
 8003364:	2000      	movs	r0, #0
 8003366:	4688      	mov	r8, r1
 8003368:	4681      	mov	r9, r0
 800336a:	eb12 0a08 	adds.w	sl, r2, r8
 800336e:	eb43 0b09 	adc.w	fp, r3, r9
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	685b      	ldr	r3, [r3, #4]
 8003376:	2200      	movs	r2, #0
 8003378:	603b      	str	r3, [r7, #0]
 800337a:	607a      	str	r2, [r7, #4]
 800337c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003380:	4650      	mov	r0, sl
 8003382:	4659      	mov	r1, fp
 8003384:	f7fc ff7c 	bl	8000280 <__aeabi_uldivmod>
 8003388:	4602      	mov	r2, r0
 800338a:	460b      	mov	r3, r1
 800338c:	4613      	mov	r3, r2
 800338e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003390:	69bb      	ldr	r3, [r7, #24]
 8003392:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003396:	d308      	bcc.n	80033aa <UART_SetConfig+0x3de>
 8003398:	69bb      	ldr	r3, [r7, #24]
 800339a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800339e:	d204      	bcs.n	80033aa <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	69ba      	ldr	r2, [r7, #24]
 80033a6:	60da      	str	r2, [r3, #12]
 80033a8:	e0b6      	b.n	8003518 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80033aa:	2301      	movs	r3, #1
 80033ac:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80033b0:	e0b2      	b.n	8003518 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	69db      	ldr	r3, [r3, #28]
 80033b6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80033ba:	d15e      	bne.n	800347a <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80033bc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80033c0:	2b08      	cmp	r3, #8
 80033c2:	d828      	bhi.n	8003416 <UART_SetConfig+0x44a>
 80033c4:	a201      	add	r2, pc, #4	@ (adr r2, 80033cc <UART_SetConfig+0x400>)
 80033c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033ca:	bf00      	nop
 80033cc:	080033f1 	.word	0x080033f1
 80033d0:	080033f9 	.word	0x080033f9
 80033d4:	08003401 	.word	0x08003401
 80033d8:	08003417 	.word	0x08003417
 80033dc:	08003407 	.word	0x08003407
 80033e0:	08003417 	.word	0x08003417
 80033e4:	08003417 	.word	0x08003417
 80033e8:	08003417 	.word	0x08003417
 80033ec:	0800340f 	.word	0x0800340f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80033f0:	f7fe fcca 	bl	8001d88 <HAL_RCC_GetPCLK1Freq>
 80033f4:	61f8      	str	r0, [r7, #28]
        break;
 80033f6:	e014      	b.n	8003422 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80033f8:	f7fe fcdc 	bl	8001db4 <HAL_RCC_GetPCLK2Freq>
 80033fc:	61f8      	str	r0, [r7, #28]
        break;
 80033fe:	e010      	b.n	8003422 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003400:	4b4d      	ldr	r3, [pc, #308]	@ (8003538 <UART_SetConfig+0x56c>)
 8003402:	61fb      	str	r3, [r7, #28]
        break;
 8003404:	e00d      	b.n	8003422 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003406:	f7fe fc27 	bl	8001c58 <HAL_RCC_GetSysClockFreq>
 800340a:	61f8      	str	r0, [r7, #28]
        break;
 800340c:	e009      	b.n	8003422 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800340e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003412:	61fb      	str	r3, [r7, #28]
        break;
 8003414:	e005      	b.n	8003422 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8003416:	2300      	movs	r3, #0
 8003418:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800341a:	2301      	movs	r3, #1
 800341c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8003420:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003422:	69fb      	ldr	r3, [r7, #28]
 8003424:	2b00      	cmp	r3, #0
 8003426:	d077      	beq.n	8003518 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003428:	69fb      	ldr	r3, [r7, #28]
 800342a:	005a      	lsls	r2, r3, #1
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	685b      	ldr	r3, [r3, #4]
 8003430:	085b      	lsrs	r3, r3, #1
 8003432:	441a      	add	r2, r3
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	685b      	ldr	r3, [r3, #4]
 8003438:	fbb2 f3f3 	udiv	r3, r2, r3
 800343c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800343e:	69bb      	ldr	r3, [r7, #24]
 8003440:	2b0f      	cmp	r3, #15
 8003442:	d916      	bls.n	8003472 <UART_SetConfig+0x4a6>
 8003444:	69bb      	ldr	r3, [r7, #24]
 8003446:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800344a:	d212      	bcs.n	8003472 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800344c:	69bb      	ldr	r3, [r7, #24]
 800344e:	b29b      	uxth	r3, r3
 8003450:	f023 030f 	bic.w	r3, r3, #15
 8003454:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003456:	69bb      	ldr	r3, [r7, #24]
 8003458:	085b      	lsrs	r3, r3, #1
 800345a:	b29b      	uxth	r3, r3
 800345c:	f003 0307 	and.w	r3, r3, #7
 8003460:	b29a      	uxth	r2, r3
 8003462:	8afb      	ldrh	r3, [r7, #22]
 8003464:	4313      	orrs	r3, r2
 8003466:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	8afa      	ldrh	r2, [r7, #22]
 800346e:	60da      	str	r2, [r3, #12]
 8003470:	e052      	b.n	8003518 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8003472:	2301      	movs	r3, #1
 8003474:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8003478:	e04e      	b.n	8003518 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800347a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800347e:	2b08      	cmp	r3, #8
 8003480:	d827      	bhi.n	80034d2 <UART_SetConfig+0x506>
 8003482:	a201      	add	r2, pc, #4	@ (adr r2, 8003488 <UART_SetConfig+0x4bc>)
 8003484:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003488:	080034ad 	.word	0x080034ad
 800348c:	080034b5 	.word	0x080034b5
 8003490:	080034bd 	.word	0x080034bd
 8003494:	080034d3 	.word	0x080034d3
 8003498:	080034c3 	.word	0x080034c3
 800349c:	080034d3 	.word	0x080034d3
 80034a0:	080034d3 	.word	0x080034d3
 80034a4:	080034d3 	.word	0x080034d3
 80034a8:	080034cb 	.word	0x080034cb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80034ac:	f7fe fc6c 	bl	8001d88 <HAL_RCC_GetPCLK1Freq>
 80034b0:	61f8      	str	r0, [r7, #28]
        break;
 80034b2:	e014      	b.n	80034de <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80034b4:	f7fe fc7e 	bl	8001db4 <HAL_RCC_GetPCLK2Freq>
 80034b8:	61f8      	str	r0, [r7, #28]
        break;
 80034ba:	e010      	b.n	80034de <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80034bc:	4b1e      	ldr	r3, [pc, #120]	@ (8003538 <UART_SetConfig+0x56c>)
 80034be:	61fb      	str	r3, [r7, #28]
        break;
 80034c0:	e00d      	b.n	80034de <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80034c2:	f7fe fbc9 	bl	8001c58 <HAL_RCC_GetSysClockFreq>
 80034c6:	61f8      	str	r0, [r7, #28]
        break;
 80034c8:	e009      	b.n	80034de <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80034ca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80034ce:	61fb      	str	r3, [r7, #28]
        break;
 80034d0:	e005      	b.n	80034de <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80034d2:	2300      	movs	r3, #0
 80034d4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80034d6:	2301      	movs	r3, #1
 80034d8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80034dc:	bf00      	nop
    }

    if (pclk != 0U)
 80034de:	69fb      	ldr	r3, [r7, #28]
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d019      	beq.n	8003518 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	685b      	ldr	r3, [r3, #4]
 80034e8:	085a      	lsrs	r2, r3, #1
 80034ea:	69fb      	ldr	r3, [r7, #28]
 80034ec:	441a      	add	r2, r3
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	685b      	ldr	r3, [r3, #4]
 80034f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80034f6:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80034f8:	69bb      	ldr	r3, [r7, #24]
 80034fa:	2b0f      	cmp	r3, #15
 80034fc:	d909      	bls.n	8003512 <UART_SetConfig+0x546>
 80034fe:	69bb      	ldr	r3, [r7, #24]
 8003500:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003504:	d205      	bcs.n	8003512 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003506:	69bb      	ldr	r3, [r7, #24]
 8003508:	b29a      	uxth	r2, r3
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	60da      	str	r2, [r3, #12]
 8003510:	e002      	b.n	8003518 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8003512:	2301      	movs	r3, #1
 8003514:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	2200      	movs	r2, #0
 800351c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	2200      	movs	r2, #0
 8003522:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8003524:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8003528:	4618      	mov	r0, r3
 800352a:	3728      	adds	r7, #40	@ 0x28
 800352c:	46bd      	mov	sp, r7
 800352e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003532:	bf00      	nop
 8003534:	40008000 	.word	0x40008000
 8003538:	00f42400 	.word	0x00f42400

0800353c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800353c:	b480      	push	{r7}
 800353e:	b083      	sub	sp, #12
 8003540:	af00      	add	r7, sp, #0
 8003542:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003548:	f003 0308 	and.w	r3, r3, #8
 800354c:	2b00      	cmp	r3, #0
 800354e:	d00a      	beq.n	8003566 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	685b      	ldr	r3, [r3, #4]
 8003556:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	430a      	orrs	r2, r1
 8003564:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800356a:	f003 0301 	and.w	r3, r3, #1
 800356e:	2b00      	cmp	r3, #0
 8003570:	d00a      	beq.n	8003588 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	685b      	ldr	r3, [r3, #4]
 8003578:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	430a      	orrs	r2, r1
 8003586:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800358c:	f003 0302 	and.w	r3, r3, #2
 8003590:	2b00      	cmp	r3, #0
 8003592:	d00a      	beq.n	80035aa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	685b      	ldr	r3, [r3, #4]
 800359a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	430a      	orrs	r2, r1
 80035a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035ae:	f003 0304 	and.w	r3, r3, #4
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d00a      	beq.n	80035cc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	685b      	ldr	r3, [r3, #4]
 80035bc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	430a      	orrs	r2, r1
 80035ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035d0:	f003 0310 	and.w	r3, r3, #16
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d00a      	beq.n	80035ee <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	689b      	ldr	r3, [r3, #8]
 80035de:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	430a      	orrs	r2, r1
 80035ec:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035f2:	f003 0320 	and.w	r3, r3, #32
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d00a      	beq.n	8003610 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	689b      	ldr	r3, [r3, #8]
 8003600:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	430a      	orrs	r2, r1
 800360e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003614:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003618:	2b00      	cmp	r3, #0
 800361a:	d01a      	beq.n	8003652 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	685b      	ldr	r3, [r3, #4]
 8003622:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	430a      	orrs	r2, r1
 8003630:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003636:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800363a:	d10a      	bne.n	8003652 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	685b      	ldr	r3, [r3, #4]
 8003642:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	430a      	orrs	r2, r1
 8003650:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003656:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800365a:	2b00      	cmp	r3, #0
 800365c:	d00a      	beq.n	8003674 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	685b      	ldr	r3, [r3, #4]
 8003664:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	430a      	orrs	r2, r1
 8003672:	605a      	str	r2, [r3, #4]
  }
}
 8003674:	bf00      	nop
 8003676:	370c      	adds	r7, #12
 8003678:	46bd      	mov	sp, r7
 800367a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367e:	4770      	bx	lr

08003680 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003680:	b580      	push	{r7, lr}
 8003682:	b098      	sub	sp, #96	@ 0x60
 8003684:	af02      	add	r7, sp, #8
 8003686:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	2200      	movs	r2, #0
 800368c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003690:	f7fd fb0a 	bl	8000ca8 <HAL_GetTick>
 8003694:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f003 0308 	and.w	r3, r3, #8
 80036a0:	2b08      	cmp	r3, #8
 80036a2:	d12e      	bne.n	8003702 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80036a4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80036a8:	9300      	str	r3, [sp, #0]
 80036aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80036ac:	2200      	movs	r2, #0
 80036ae:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80036b2:	6878      	ldr	r0, [r7, #4]
 80036b4:	f000 f88c 	bl	80037d0 <UART_WaitOnFlagUntilTimeout>
 80036b8:	4603      	mov	r3, r0
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d021      	beq.n	8003702 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036c6:	e853 3f00 	ldrex	r3, [r3]
 80036ca:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80036cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036ce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80036d2:	653b      	str	r3, [r7, #80]	@ 0x50
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	461a      	mov	r2, r3
 80036da:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80036dc:	647b      	str	r3, [r7, #68]	@ 0x44
 80036de:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036e0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80036e2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80036e4:	e841 2300 	strex	r3, r2, [r1]
 80036e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80036ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d1e6      	bne.n	80036be <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	2220      	movs	r2, #32
 80036f4:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	2200      	movs	r2, #0
 80036fa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80036fe:	2303      	movs	r3, #3
 8003700:	e062      	b.n	80037c8 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f003 0304 	and.w	r3, r3, #4
 800370c:	2b04      	cmp	r3, #4
 800370e:	d149      	bne.n	80037a4 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003710:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003714:	9300      	str	r3, [sp, #0]
 8003716:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003718:	2200      	movs	r2, #0
 800371a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800371e:	6878      	ldr	r0, [r7, #4]
 8003720:	f000 f856 	bl	80037d0 <UART_WaitOnFlagUntilTimeout>
 8003724:	4603      	mov	r3, r0
 8003726:	2b00      	cmp	r3, #0
 8003728:	d03c      	beq.n	80037a4 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003730:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003732:	e853 3f00 	ldrex	r3, [r3]
 8003736:	623b      	str	r3, [r7, #32]
   return(result);
 8003738:	6a3b      	ldr	r3, [r7, #32]
 800373a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800373e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	461a      	mov	r2, r3
 8003746:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003748:	633b      	str	r3, [r7, #48]	@ 0x30
 800374a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800374c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800374e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003750:	e841 2300 	strex	r3, r2, [r1]
 8003754:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003756:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003758:	2b00      	cmp	r3, #0
 800375a:	d1e6      	bne.n	800372a <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	3308      	adds	r3, #8
 8003762:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003764:	693b      	ldr	r3, [r7, #16]
 8003766:	e853 3f00 	ldrex	r3, [r3]
 800376a:	60fb      	str	r3, [r7, #12]
   return(result);
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	f023 0301 	bic.w	r3, r3, #1
 8003772:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	3308      	adds	r3, #8
 800377a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800377c:	61fa      	str	r2, [r7, #28]
 800377e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003780:	69b9      	ldr	r1, [r7, #24]
 8003782:	69fa      	ldr	r2, [r7, #28]
 8003784:	e841 2300 	strex	r3, r2, [r1]
 8003788:	617b      	str	r3, [r7, #20]
   return(result);
 800378a:	697b      	ldr	r3, [r7, #20]
 800378c:	2b00      	cmp	r3, #0
 800378e:	d1e5      	bne.n	800375c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	2220      	movs	r2, #32
 8003794:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	2200      	movs	r2, #0
 800379c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80037a0:	2303      	movs	r3, #3
 80037a2:	e011      	b.n	80037c8 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	2220      	movs	r2, #32
 80037a8:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	2220      	movs	r2, #32
 80037ae:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	2200      	movs	r2, #0
 80037b6:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	2200      	movs	r2, #0
 80037bc:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	2200      	movs	r2, #0
 80037c2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80037c6:	2300      	movs	r3, #0
}
 80037c8:	4618      	mov	r0, r3
 80037ca:	3758      	adds	r7, #88	@ 0x58
 80037cc:	46bd      	mov	sp, r7
 80037ce:	bd80      	pop	{r7, pc}

080037d0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80037d0:	b580      	push	{r7, lr}
 80037d2:	b084      	sub	sp, #16
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	60f8      	str	r0, [r7, #12]
 80037d8:	60b9      	str	r1, [r7, #8]
 80037da:	603b      	str	r3, [r7, #0]
 80037dc:	4613      	mov	r3, r2
 80037de:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80037e0:	e04f      	b.n	8003882 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80037e2:	69bb      	ldr	r3, [r7, #24]
 80037e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037e8:	d04b      	beq.n	8003882 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037ea:	f7fd fa5d 	bl	8000ca8 <HAL_GetTick>
 80037ee:	4602      	mov	r2, r0
 80037f0:	683b      	ldr	r3, [r7, #0]
 80037f2:	1ad3      	subs	r3, r2, r3
 80037f4:	69ba      	ldr	r2, [r7, #24]
 80037f6:	429a      	cmp	r2, r3
 80037f8:	d302      	bcc.n	8003800 <UART_WaitOnFlagUntilTimeout+0x30>
 80037fa:	69bb      	ldr	r3, [r7, #24]
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d101      	bne.n	8003804 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003800:	2303      	movs	r3, #3
 8003802:	e04e      	b.n	80038a2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f003 0304 	and.w	r3, r3, #4
 800380e:	2b00      	cmp	r3, #0
 8003810:	d037      	beq.n	8003882 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003812:	68bb      	ldr	r3, [r7, #8]
 8003814:	2b80      	cmp	r3, #128	@ 0x80
 8003816:	d034      	beq.n	8003882 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003818:	68bb      	ldr	r3, [r7, #8]
 800381a:	2b40      	cmp	r3, #64	@ 0x40
 800381c:	d031      	beq.n	8003882 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	69db      	ldr	r3, [r3, #28]
 8003824:	f003 0308 	and.w	r3, r3, #8
 8003828:	2b08      	cmp	r3, #8
 800382a:	d110      	bne.n	800384e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	2208      	movs	r2, #8
 8003832:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003834:	68f8      	ldr	r0, [r7, #12]
 8003836:	f000 f838 	bl	80038aa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	2208      	movs	r2, #8
 800383e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	2200      	movs	r2, #0
 8003846:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800384a:	2301      	movs	r3, #1
 800384c:	e029      	b.n	80038a2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	69db      	ldr	r3, [r3, #28]
 8003854:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003858:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800385c:	d111      	bne.n	8003882 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003866:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003868:	68f8      	ldr	r0, [r7, #12]
 800386a:	f000 f81e 	bl	80038aa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	2220      	movs	r2, #32
 8003872:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	2200      	movs	r2, #0
 800387a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800387e:	2303      	movs	r3, #3
 8003880:	e00f      	b.n	80038a2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	69da      	ldr	r2, [r3, #28]
 8003888:	68bb      	ldr	r3, [r7, #8]
 800388a:	4013      	ands	r3, r2
 800388c:	68ba      	ldr	r2, [r7, #8]
 800388e:	429a      	cmp	r2, r3
 8003890:	bf0c      	ite	eq
 8003892:	2301      	moveq	r3, #1
 8003894:	2300      	movne	r3, #0
 8003896:	b2db      	uxtb	r3, r3
 8003898:	461a      	mov	r2, r3
 800389a:	79fb      	ldrb	r3, [r7, #7]
 800389c:	429a      	cmp	r2, r3
 800389e:	d0a0      	beq.n	80037e2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80038a0:	2300      	movs	r3, #0
}
 80038a2:	4618      	mov	r0, r3
 80038a4:	3710      	adds	r7, #16
 80038a6:	46bd      	mov	sp, r7
 80038a8:	bd80      	pop	{r7, pc}

080038aa <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80038aa:	b480      	push	{r7}
 80038ac:	b095      	sub	sp, #84	@ 0x54
 80038ae:	af00      	add	r7, sp, #0
 80038b0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80038ba:	e853 3f00 	ldrex	r3, [r3]
 80038be:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80038c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038c2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80038c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	461a      	mov	r2, r3
 80038ce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80038d0:	643b      	str	r3, [r7, #64]	@ 0x40
 80038d2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038d4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80038d6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80038d8:	e841 2300 	strex	r3, r2, [r1]
 80038dc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80038de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d1e6      	bne.n	80038b2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	3308      	adds	r3, #8
 80038ea:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038ec:	6a3b      	ldr	r3, [r7, #32]
 80038ee:	e853 3f00 	ldrex	r3, [r3]
 80038f2:	61fb      	str	r3, [r7, #28]
   return(result);
 80038f4:	69fb      	ldr	r3, [r7, #28]
 80038f6:	f023 0301 	bic.w	r3, r3, #1
 80038fa:	64bb      	str	r3, [r7, #72]	@ 0x48
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	3308      	adds	r3, #8
 8003902:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003904:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003906:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003908:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800390a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800390c:	e841 2300 	strex	r3, r2, [r1]
 8003910:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003912:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003914:	2b00      	cmp	r3, #0
 8003916:	d1e5      	bne.n	80038e4 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800391c:	2b01      	cmp	r3, #1
 800391e:	d118      	bne.n	8003952 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	e853 3f00 	ldrex	r3, [r3]
 800392c:	60bb      	str	r3, [r7, #8]
   return(result);
 800392e:	68bb      	ldr	r3, [r7, #8]
 8003930:	f023 0310 	bic.w	r3, r3, #16
 8003934:	647b      	str	r3, [r7, #68]	@ 0x44
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	461a      	mov	r2, r3
 800393c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800393e:	61bb      	str	r3, [r7, #24]
 8003940:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003942:	6979      	ldr	r1, [r7, #20]
 8003944:	69ba      	ldr	r2, [r7, #24]
 8003946:	e841 2300 	strex	r3, r2, [r1]
 800394a:	613b      	str	r3, [r7, #16]
   return(result);
 800394c:	693b      	ldr	r3, [r7, #16]
 800394e:	2b00      	cmp	r3, #0
 8003950:	d1e6      	bne.n	8003920 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	2220      	movs	r2, #32
 8003956:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	2200      	movs	r2, #0
 800395e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2200      	movs	r2, #0
 8003964:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8003966:	bf00      	nop
 8003968:	3754      	adds	r7, #84	@ 0x54
 800396a:	46bd      	mov	sp, r7
 800396c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003970:	4770      	bx	lr
	...

08003974 <__NVIC_SetPriority>:
{
 8003974:	b480      	push	{r7}
 8003976:	b083      	sub	sp, #12
 8003978:	af00      	add	r7, sp, #0
 800397a:	4603      	mov	r3, r0
 800397c:	6039      	str	r1, [r7, #0]
 800397e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003980:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003984:	2b00      	cmp	r3, #0
 8003986:	db0a      	blt.n	800399e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003988:	683b      	ldr	r3, [r7, #0]
 800398a:	b2da      	uxtb	r2, r3
 800398c:	490c      	ldr	r1, [pc, #48]	@ (80039c0 <__NVIC_SetPriority+0x4c>)
 800398e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003992:	0112      	lsls	r2, r2, #4
 8003994:	b2d2      	uxtb	r2, r2
 8003996:	440b      	add	r3, r1
 8003998:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800399c:	e00a      	b.n	80039b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800399e:	683b      	ldr	r3, [r7, #0]
 80039a0:	b2da      	uxtb	r2, r3
 80039a2:	4908      	ldr	r1, [pc, #32]	@ (80039c4 <__NVIC_SetPriority+0x50>)
 80039a4:	79fb      	ldrb	r3, [r7, #7]
 80039a6:	f003 030f 	and.w	r3, r3, #15
 80039aa:	3b04      	subs	r3, #4
 80039ac:	0112      	lsls	r2, r2, #4
 80039ae:	b2d2      	uxtb	r2, r2
 80039b0:	440b      	add	r3, r1
 80039b2:	761a      	strb	r2, [r3, #24]
}
 80039b4:	bf00      	nop
 80039b6:	370c      	adds	r7, #12
 80039b8:	46bd      	mov	sp, r7
 80039ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039be:	4770      	bx	lr
 80039c0:	e000e100 	.word	0xe000e100
 80039c4:	e000ed00 	.word	0xe000ed00

080039c8 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80039c8:	b580      	push	{r7, lr}
 80039ca:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80039cc:	4b05      	ldr	r3, [pc, #20]	@ (80039e4 <SysTick_Handler+0x1c>)
 80039ce:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80039d0:	f001 fd18 	bl	8005404 <xTaskGetSchedulerState>
 80039d4:	4603      	mov	r3, r0
 80039d6:	2b01      	cmp	r3, #1
 80039d8:	d001      	beq.n	80039de <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80039da:	f002 fb0d 	bl	8005ff8 <xPortSysTickHandler>
  }
}
 80039de:	bf00      	nop
 80039e0:	bd80      	pop	{r7, pc}
 80039e2:	bf00      	nop
 80039e4:	e000e010 	.word	0xe000e010

080039e8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80039e8:	b580      	push	{r7, lr}
 80039ea:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80039ec:	2100      	movs	r1, #0
 80039ee:	f06f 0004 	mvn.w	r0, #4
 80039f2:	f7ff ffbf 	bl	8003974 <__NVIC_SetPriority>
#endif
}
 80039f6:	bf00      	nop
 80039f8:	bd80      	pop	{r7, pc}
	...

080039fc <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80039fc:	b480      	push	{r7}
 80039fe:	b083      	sub	sp, #12
 8003a00:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003a02:	f3ef 8305 	mrs	r3, IPSR
 8003a06:	603b      	str	r3, [r7, #0]
  return(result);
 8003a08:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d003      	beq.n	8003a16 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8003a0e:	f06f 0305 	mvn.w	r3, #5
 8003a12:	607b      	str	r3, [r7, #4]
 8003a14:	e00c      	b.n	8003a30 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8003a16:	4b0a      	ldr	r3, [pc, #40]	@ (8003a40 <osKernelInitialize+0x44>)
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d105      	bne.n	8003a2a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8003a1e:	4b08      	ldr	r3, [pc, #32]	@ (8003a40 <osKernelInitialize+0x44>)
 8003a20:	2201      	movs	r2, #1
 8003a22:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8003a24:	2300      	movs	r3, #0
 8003a26:	607b      	str	r3, [r7, #4]
 8003a28:	e002      	b.n	8003a30 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8003a2a:	f04f 33ff 	mov.w	r3, #4294967295
 8003a2e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003a30:	687b      	ldr	r3, [r7, #4]
}
 8003a32:	4618      	mov	r0, r3
 8003a34:	370c      	adds	r7, #12
 8003a36:	46bd      	mov	sp, r7
 8003a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a3c:	4770      	bx	lr
 8003a3e:	bf00      	nop
 8003a40:	20000160 	.word	0x20000160

08003a44 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b082      	sub	sp, #8
 8003a48:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003a4a:	f3ef 8305 	mrs	r3, IPSR
 8003a4e:	603b      	str	r3, [r7, #0]
  return(result);
 8003a50:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d003      	beq.n	8003a5e <osKernelStart+0x1a>
    stat = osErrorISR;
 8003a56:	f06f 0305 	mvn.w	r3, #5
 8003a5a:	607b      	str	r3, [r7, #4]
 8003a5c:	e010      	b.n	8003a80 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8003a5e:	4b0b      	ldr	r3, [pc, #44]	@ (8003a8c <osKernelStart+0x48>)
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	2b01      	cmp	r3, #1
 8003a64:	d109      	bne.n	8003a7a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8003a66:	f7ff ffbf 	bl	80039e8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8003a6a:	4b08      	ldr	r3, [pc, #32]	@ (8003a8c <osKernelStart+0x48>)
 8003a6c:	2202      	movs	r2, #2
 8003a6e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8003a70:	f001 f87a 	bl	8004b68 <vTaskStartScheduler>
      stat = osOK;
 8003a74:	2300      	movs	r3, #0
 8003a76:	607b      	str	r3, [r7, #4]
 8003a78:	e002      	b.n	8003a80 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8003a7a:	f04f 33ff 	mov.w	r3, #4294967295
 8003a7e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003a80:	687b      	ldr	r3, [r7, #4]
}
 8003a82:	4618      	mov	r0, r3
 8003a84:	3708      	adds	r7, #8
 8003a86:	46bd      	mov	sp, r7
 8003a88:	bd80      	pop	{r7, pc}
 8003a8a:	bf00      	nop
 8003a8c:	20000160 	.word	0x20000160

08003a90 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b08e      	sub	sp, #56	@ 0x38
 8003a94:	af04      	add	r7, sp, #16
 8003a96:	60f8      	str	r0, [r7, #12]
 8003a98:	60b9      	str	r1, [r7, #8]
 8003a9a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8003a9c:	2300      	movs	r3, #0
 8003a9e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003aa0:	f3ef 8305 	mrs	r3, IPSR
 8003aa4:	617b      	str	r3, [r7, #20]
  return(result);
 8003aa6:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d17e      	bne.n	8003baa <osThreadNew+0x11a>
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d07b      	beq.n	8003baa <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8003ab2:	2380      	movs	r3, #128	@ 0x80
 8003ab4:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8003ab6:	2318      	movs	r3, #24
 8003ab8:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8003aba:	2300      	movs	r3, #0
 8003abc:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8003abe:	f04f 33ff 	mov.w	r3, #4294967295
 8003ac2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d045      	beq.n	8003b56 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d002      	beq.n	8003ad8 <osThreadNew+0x48>
        name = attr->name;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	699b      	ldr	r3, [r3, #24]
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d002      	beq.n	8003ae6 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	699b      	ldr	r3, [r3, #24]
 8003ae4:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8003ae6:	69fb      	ldr	r3, [r7, #28]
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d008      	beq.n	8003afe <osThreadNew+0x6e>
 8003aec:	69fb      	ldr	r3, [r7, #28]
 8003aee:	2b38      	cmp	r3, #56	@ 0x38
 8003af0:	d805      	bhi.n	8003afe <osThreadNew+0x6e>
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	685b      	ldr	r3, [r3, #4]
 8003af6:	f003 0301 	and.w	r3, r3, #1
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d001      	beq.n	8003b02 <osThreadNew+0x72>
        return (NULL);
 8003afe:	2300      	movs	r3, #0
 8003b00:	e054      	b.n	8003bac <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	695b      	ldr	r3, [r3, #20]
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d003      	beq.n	8003b12 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	695b      	ldr	r3, [r3, #20]
 8003b0e:	089b      	lsrs	r3, r3, #2
 8003b10:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	689b      	ldr	r3, [r3, #8]
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d00e      	beq.n	8003b38 <osThreadNew+0xa8>
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	68db      	ldr	r3, [r3, #12]
 8003b1e:	2b5b      	cmp	r3, #91	@ 0x5b
 8003b20:	d90a      	bls.n	8003b38 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d006      	beq.n	8003b38 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	695b      	ldr	r3, [r3, #20]
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d002      	beq.n	8003b38 <osThreadNew+0xa8>
        mem = 1;
 8003b32:	2301      	movs	r3, #1
 8003b34:	61bb      	str	r3, [r7, #24]
 8003b36:	e010      	b.n	8003b5a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	689b      	ldr	r3, [r3, #8]
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d10c      	bne.n	8003b5a <osThreadNew+0xca>
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	68db      	ldr	r3, [r3, #12]
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d108      	bne.n	8003b5a <osThreadNew+0xca>
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	691b      	ldr	r3, [r3, #16]
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d104      	bne.n	8003b5a <osThreadNew+0xca>
          mem = 0;
 8003b50:	2300      	movs	r3, #0
 8003b52:	61bb      	str	r3, [r7, #24]
 8003b54:	e001      	b.n	8003b5a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8003b56:	2300      	movs	r3, #0
 8003b58:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8003b5a:	69bb      	ldr	r3, [r7, #24]
 8003b5c:	2b01      	cmp	r3, #1
 8003b5e:	d110      	bne.n	8003b82 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8003b64:	687a      	ldr	r2, [r7, #4]
 8003b66:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003b68:	9202      	str	r2, [sp, #8]
 8003b6a:	9301      	str	r3, [sp, #4]
 8003b6c:	69fb      	ldr	r3, [r7, #28]
 8003b6e:	9300      	str	r3, [sp, #0]
 8003b70:	68bb      	ldr	r3, [r7, #8]
 8003b72:	6a3a      	ldr	r2, [r7, #32]
 8003b74:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003b76:	68f8      	ldr	r0, [r7, #12]
 8003b78:	f000 fe1a 	bl	80047b0 <xTaskCreateStatic>
 8003b7c:	4603      	mov	r3, r0
 8003b7e:	613b      	str	r3, [r7, #16]
 8003b80:	e013      	b.n	8003baa <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8003b82:	69bb      	ldr	r3, [r7, #24]
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d110      	bne.n	8003baa <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8003b88:	6a3b      	ldr	r3, [r7, #32]
 8003b8a:	b29a      	uxth	r2, r3
 8003b8c:	f107 0310 	add.w	r3, r7, #16
 8003b90:	9301      	str	r3, [sp, #4]
 8003b92:	69fb      	ldr	r3, [r7, #28]
 8003b94:	9300      	str	r3, [sp, #0]
 8003b96:	68bb      	ldr	r3, [r7, #8]
 8003b98:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003b9a:	68f8      	ldr	r0, [r7, #12]
 8003b9c:	f000 fe68 	bl	8004870 <xTaskCreate>
 8003ba0:	4603      	mov	r3, r0
 8003ba2:	2b01      	cmp	r3, #1
 8003ba4:	d001      	beq.n	8003baa <osThreadNew+0x11a>
            hTask = NULL;
 8003ba6:	2300      	movs	r3, #0
 8003ba8:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8003baa:	693b      	ldr	r3, [r7, #16]
}
 8003bac:	4618      	mov	r0, r3
 8003bae:	3728      	adds	r7, #40	@ 0x28
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	bd80      	pop	{r7, pc}

08003bb4 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	b084      	sub	sp, #16
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003bbc:	f3ef 8305 	mrs	r3, IPSR
 8003bc0:	60bb      	str	r3, [r7, #8]
  return(result);
 8003bc2:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d003      	beq.n	8003bd0 <osDelay+0x1c>
    stat = osErrorISR;
 8003bc8:	f06f 0305 	mvn.w	r3, #5
 8003bcc:	60fb      	str	r3, [r7, #12]
 8003bce:	e007      	b.n	8003be0 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8003bd0:	2300      	movs	r3, #0
 8003bd2:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d002      	beq.n	8003be0 <osDelay+0x2c>
      vTaskDelay(ticks);
 8003bda:	6878      	ldr	r0, [r7, #4]
 8003bdc:	f000 ff8e 	bl	8004afc <vTaskDelay>
    }
  }

  return (stat);
 8003be0:	68fb      	ldr	r3, [r7, #12]
}
 8003be2:	4618      	mov	r0, r3
 8003be4:	3710      	adds	r7, #16
 8003be6:	46bd      	mov	sp, r7
 8003be8:	bd80      	pop	{r7, pc}
	...

08003bec <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8003bec:	b480      	push	{r7}
 8003bee:	b085      	sub	sp, #20
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	60f8      	str	r0, [r7, #12]
 8003bf4:	60b9      	str	r1, [r7, #8]
 8003bf6:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	4a07      	ldr	r2, [pc, #28]	@ (8003c18 <vApplicationGetIdleTaskMemory+0x2c>)
 8003bfc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8003bfe:	68bb      	ldr	r3, [r7, #8]
 8003c00:	4a06      	ldr	r2, [pc, #24]	@ (8003c1c <vApplicationGetIdleTaskMemory+0x30>)
 8003c02:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2280      	movs	r2, #128	@ 0x80
 8003c08:	601a      	str	r2, [r3, #0]
}
 8003c0a:	bf00      	nop
 8003c0c:	3714      	adds	r7, #20
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c14:	4770      	bx	lr
 8003c16:	bf00      	nop
 8003c18:	20000164 	.word	0x20000164
 8003c1c:	200001c0 	.word	0x200001c0

08003c20 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8003c20:	b480      	push	{r7}
 8003c22:	b085      	sub	sp, #20
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	60f8      	str	r0, [r7, #12]
 8003c28:	60b9      	str	r1, [r7, #8]
 8003c2a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	4a07      	ldr	r2, [pc, #28]	@ (8003c4c <vApplicationGetTimerTaskMemory+0x2c>)
 8003c30:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8003c32:	68bb      	ldr	r3, [r7, #8]
 8003c34:	4a06      	ldr	r2, [pc, #24]	@ (8003c50 <vApplicationGetTimerTaskMemory+0x30>)
 8003c36:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003c3e:	601a      	str	r2, [r3, #0]
}
 8003c40:	bf00      	nop
 8003c42:	3714      	adds	r7, #20
 8003c44:	46bd      	mov	sp, r7
 8003c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4a:	4770      	bx	lr
 8003c4c:	200003c0 	.word	0x200003c0
 8003c50:	2000041c 	.word	0x2000041c

08003c54 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003c54:	b480      	push	{r7}
 8003c56:	b083      	sub	sp, #12
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	f103 0208 	add.w	r2, r3, #8
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	f04f 32ff 	mov.w	r2, #4294967295
 8003c6c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	f103 0208 	add.w	r2, r3, #8
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	f103 0208 	add.w	r2, r3, #8
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	2200      	movs	r2, #0
 8003c86:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003c88:	bf00      	nop
 8003c8a:	370c      	adds	r7, #12
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c92:	4770      	bx	lr

08003c94 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003c94:	b480      	push	{r7}
 8003c96:	b083      	sub	sp, #12
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	2200      	movs	r2, #0
 8003ca0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003ca2:	bf00      	nop
 8003ca4:	370c      	adds	r7, #12
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cac:	4770      	bx	lr

08003cae <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003cae:	b480      	push	{r7}
 8003cb0:	b085      	sub	sp, #20
 8003cb2:	af00      	add	r7, sp, #0
 8003cb4:	6078      	str	r0, [r7, #4]
 8003cb6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	685b      	ldr	r3, [r3, #4]
 8003cbc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003cbe:	683b      	ldr	r3, [r7, #0]
 8003cc0:	68fa      	ldr	r2, [r7, #12]
 8003cc2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	689a      	ldr	r2, [r3, #8]
 8003cc8:	683b      	ldr	r3, [r7, #0]
 8003cca:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	689b      	ldr	r3, [r3, #8]
 8003cd0:	683a      	ldr	r2, [r7, #0]
 8003cd2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	683a      	ldr	r2, [r7, #0]
 8003cd8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003cda:	683b      	ldr	r3, [r7, #0]
 8003cdc:	687a      	ldr	r2, [r7, #4]
 8003cde:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	1c5a      	adds	r2, r3, #1
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	601a      	str	r2, [r3, #0]
}
 8003cea:	bf00      	nop
 8003cec:	3714      	adds	r7, #20
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf4:	4770      	bx	lr

08003cf6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003cf6:	b480      	push	{r7}
 8003cf8:	b085      	sub	sp, #20
 8003cfa:	af00      	add	r7, sp, #0
 8003cfc:	6078      	str	r0, [r7, #4]
 8003cfe:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003d00:	683b      	ldr	r3, [r7, #0]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003d06:	68bb      	ldr	r3, [r7, #8]
 8003d08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d0c:	d103      	bne.n	8003d16 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	691b      	ldr	r3, [r3, #16]
 8003d12:	60fb      	str	r3, [r7, #12]
 8003d14:	e00c      	b.n	8003d30 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	3308      	adds	r3, #8
 8003d1a:	60fb      	str	r3, [r7, #12]
 8003d1c:	e002      	b.n	8003d24 <vListInsert+0x2e>
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	685b      	ldr	r3, [r3, #4]
 8003d22:	60fb      	str	r3, [r7, #12]
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	685b      	ldr	r3, [r3, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	68ba      	ldr	r2, [r7, #8]
 8003d2c:	429a      	cmp	r2, r3
 8003d2e:	d2f6      	bcs.n	8003d1e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	685a      	ldr	r2, [r3, #4]
 8003d34:	683b      	ldr	r3, [r7, #0]
 8003d36:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003d38:	683b      	ldr	r3, [r7, #0]
 8003d3a:	685b      	ldr	r3, [r3, #4]
 8003d3c:	683a      	ldr	r2, [r7, #0]
 8003d3e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003d40:	683b      	ldr	r3, [r7, #0]
 8003d42:	68fa      	ldr	r2, [r7, #12]
 8003d44:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	683a      	ldr	r2, [r7, #0]
 8003d4a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003d4c:	683b      	ldr	r3, [r7, #0]
 8003d4e:	687a      	ldr	r2, [r7, #4]
 8003d50:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	1c5a      	adds	r2, r3, #1
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	601a      	str	r2, [r3, #0]
}
 8003d5c:	bf00      	nop
 8003d5e:	3714      	adds	r7, #20
 8003d60:	46bd      	mov	sp, r7
 8003d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d66:	4770      	bx	lr

08003d68 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003d68:	b480      	push	{r7}
 8003d6a:	b085      	sub	sp, #20
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	691b      	ldr	r3, [r3, #16]
 8003d74:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	685b      	ldr	r3, [r3, #4]
 8003d7a:	687a      	ldr	r2, [r7, #4]
 8003d7c:	6892      	ldr	r2, [r2, #8]
 8003d7e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	689b      	ldr	r3, [r3, #8]
 8003d84:	687a      	ldr	r2, [r7, #4]
 8003d86:	6852      	ldr	r2, [r2, #4]
 8003d88:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	685b      	ldr	r3, [r3, #4]
 8003d8e:	687a      	ldr	r2, [r7, #4]
 8003d90:	429a      	cmp	r2, r3
 8003d92:	d103      	bne.n	8003d9c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	689a      	ldr	r2, [r3, #8]
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	2200      	movs	r2, #0
 8003da0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	1e5a      	subs	r2, r3, #1
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	681b      	ldr	r3, [r3, #0]
}
 8003db0:	4618      	mov	r0, r3
 8003db2:	3714      	adds	r7, #20
 8003db4:	46bd      	mov	sp, r7
 8003db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dba:	4770      	bx	lr

08003dbc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003dbc:	b580      	push	{r7, lr}
 8003dbe:	b084      	sub	sp, #16
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	6078      	str	r0, [r7, #4]
 8003dc4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d10b      	bne.n	8003de8 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003dd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003dd4:	f383 8811 	msr	BASEPRI, r3
 8003dd8:	f3bf 8f6f 	isb	sy
 8003ddc:	f3bf 8f4f 	dsb	sy
 8003de0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8003de2:	bf00      	nop
 8003de4:	bf00      	nop
 8003de6:	e7fd      	b.n	8003de4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8003de8:	f002 f876 	bl	8005ed8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	681a      	ldr	r2, [r3, #0]
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003df4:	68f9      	ldr	r1, [r7, #12]
 8003df6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003df8:	fb01 f303 	mul.w	r3, r1, r3
 8003dfc:	441a      	add	r2, r3
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	2200      	movs	r2, #0
 8003e06:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	681a      	ldr	r2, [r3, #0]
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	681a      	ldr	r2, [r3, #0]
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e18:	3b01      	subs	r3, #1
 8003e1a:	68f9      	ldr	r1, [r7, #12]
 8003e1c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003e1e:	fb01 f303 	mul.w	r3, r1, r3
 8003e22:	441a      	add	r2, r3
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	22ff      	movs	r2, #255	@ 0xff
 8003e2c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	22ff      	movs	r2, #255	@ 0xff
 8003e34:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8003e38:	683b      	ldr	r3, [r7, #0]
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d114      	bne.n	8003e68 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	691b      	ldr	r3, [r3, #16]
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d01a      	beq.n	8003e7c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	3310      	adds	r3, #16
 8003e4a:	4618      	mov	r0, r3
 8003e4c:	f001 f91a 	bl	8005084 <xTaskRemoveFromEventList>
 8003e50:	4603      	mov	r3, r0
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d012      	beq.n	8003e7c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8003e56:	4b0d      	ldr	r3, [pc, #52]	@ (8003e8c <xQueueGenericReset+0xd0>)
 8003e58:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003e5c:	601a      	str	r2, [r3, #0]
 8003e5e:	f3bf 8f4f 	dsb	sy
 8003e62:	f3bf 8f6f 	isb	sy
 8003e66:	e009      	b.n	8003e7c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	3310      	adds	r3, #16
 8003e6c:	4618      	mov	r0, r3
 8003e6e:	f7ff fef1 	bl	8003c54 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	3324      	adds	r3, #36	@ 0x24
 8003e76:	4618      	mov	r0, r3
 8003e78:	f7ff feec 	bl	8003c54 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003e7c:	f002 f85e 	bl	8005f3c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8003e80:	2301      	movs	r3, #1
}
 8003e82:	4618      	mov	r0, r3
 8003e84:	3710      	adds	r7, #16
 8003e86:	46bd      	mov	sp, r7
 8003e88:	bd80      	pop	{r7, pc}
 8003e8a:	bf00      	nop
 8003e8c:	e000ed04 	.word	0xe000ed04

08003e90 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8003e90:	b580      	push	{r7, lr}
 8003e92:	b08e      	sub	sp, #56	@ 0x38
 8003e94:	af02      	add	r7, sp, #8
 8003e96:	60f8      	str	r0, [r7, #12]
 8003e98:	60b9      	str	r1, [r7, #8]
 8003e9a:	607a      	str	r2, [r7, #4]
 8003e9c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d10b      	bne.n	8003ebc <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8003ea4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ea8:	f383 8811 	msr	BASEPRI, r3
 8003eac:	f3bf 8f6f 	isb	sy
 8003eb0:	f3bf 8f4f 	dsb	sy
 8003eb4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003eb6:	bf00      	nop
 8003eb8:	bf00      	nop
 8003eba:	e7fd      	b.n	8003eb8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8003ebc:	683b      	ldr	r3, [r7, #0]
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d10b      	bne.n	8003eda <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8003ec2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ec6:	f383 8811 	msr	BASEPRI, r3
 8003eca:	f3bf 8f6f 	isb	sy
 8003ece:	f3bf 8f4f 	dsb	sy
 8003ed2:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003ed4:	bf00      	nop
 8003ed6:	bf00      	nop
 8003ed8:	e7fd      	b.n	8003ed6 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d002      	beq.n	8003ee6 <xQueueGenericCreateStatic+0x56>
 8003ee0:	68bb      	ldr	r3, [r7, #8]
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d001      	beq.n	8003eea <xQueueGenericCreateStatic+0x5a>
 8003ee6:	2301      	movs	r3, #1
 8003ee8:	e000      	b.n	8003eec <xQueueGenericCreateStatic+0x5c>
 8003eea:	2300      	movs	r3, #0
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d10b      	bne.n	8003f08 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8003ef0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ef4:	f383 8811 	msr	BASEPRI, r3
 8003ef8:	f3bf 8f6f 	isb	sy
 8003efc:	f3bf 8f4f 	dsb	sy
 8003f00:	623b      	str	r3, [r7, #32]
}
 8003f02:	bf00      	nop
 8003f04:	bf00      	nop
 8003f06:	e7fd      	b.n	8003f04 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d102      	bne.n	8003f14 <xQueueGenericCreateStatic+0x84>
 8003f0e:	68bb      	ldr	r3, [r7, #8]
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d101      	bne.n	8003f18 <xQueueGenericCreateStatic+0x88>
 8003f14:	2301      	movs	r3, #1
 8003f16:	e000      	b.n	8003f1a <xQueueGenericCreateStatic+0x8a>
 8003f18:	2300      	movs	r3, #0
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d10b      	bne.n	8003f36 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8003f1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f22:	f383 8811 	msr	BASEPRI, r3
 8003f26:	f3bf 8f6f 	isb	sy
 8003f2a:	f3bf 8f4f 	dsb	sy
 8003f2e:	61fb      	str	r3, [r7, #28]
}
 8003f30:	bf00      	nop
 8003f32:	bf00      	nop
 8003f34:	e7fd      	b.n	8003f32 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8003f36:	2350      	movs	r3, #80	@ 0x50
 8003f38:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8003f3a:	697b      	ldr	r3, [r7, #20]
 8003f3c:	2b50      	cmp	r3, #80	@ 0x50
 8003f3e:	d00b      	beq.n	8003f58 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8003f40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f44:	f383 8811 	msr	BASEPRI, r3
 8003f48:	f3bf 8f6f 	isb	sy
 8003f4c:	f3bf 8f4f 	dsb	sy
 8003f50:	61bb      	str	r3, [r7, #24]
}
 8003f52:	bf00      	nop
 8003f54:	bf00      	nop
 8003f56:	e7fd      	b.n	8003f54 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8003f58:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003f5a:	683b      	ldr	r3, [r7, #0]
 8003f5c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8003f5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d00d      	beq.n	8003f80 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8003f64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f66:	2201      	movs	r2, #1
 8003f68:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003f6c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8003f70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f72:	9300      	str	r3, [sp, #0]
 8003f74:	4613      	mov	r3, r2
 8003f76:	687a      	ldr	r2, [r7, #4]
 8003f78:	68b9      	ldr	r1, [r7, #8]
 8003f7a:	68f8      	ldr	r0, [r7, #12]
 8003f7c:	f000 f805 	bl	8003f8a <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003f80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8003f82:	4618      	mov	r0, r3
 8003f84:	3730      	adds	r7, #48	@ 0x30
 8003f86:	46bd      	mov	sp, r7
 8003f88:	bd80      	pop	{r7, pc}

08003f8a <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8003f8a:	b580      	push	{r7, lr}
 8003f8c:	b084      	sub	sp, #16
 8003f8e:	af00      	add	r7, sp, #0
 8003f90:	60f8      	str	r0, [r7, #12]
 8003f92:	60b9      	str	r1, [r7, #8]
 8003f94:	607a      	str	r2, [r7, #4]
 8003f96:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8003f98:	68bb      	ldr	r3, [r7, #8]
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d103      	bne.n	8003fa6 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003f9e:	69bb      	ldr	r3, [r7, #24]
 8003fa0:	69ba      	ldr	r2, [r7, #24]
 8003fa2:	601a      	str	r2, [r3, #0]
 8003fa4:	e002      	b.n	8003fac <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003fa6:	69bb      	ldr	r3, [r7, #24]
 8003fa8:	687a      	ldr	r2, [r7, #4]
 8003faa:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8003fac:	69bb      	ldr	r3, [r7, #24]
 8003fae:	68fa      	ldr	r2, [r7, #12]
 8003fb0:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003fb2:	69bb      	ldr	r3, [r7, #24]
 8003fb4:	68ba      	ldr	r2, [r7, #8]
 8003fb6:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003fb8:	2101      	movs	r1, #1
 8003fba:	69b8      	ldr	r0, [r7, #24]
 8003fbc:	f7ff fefe 	bl	8003dbc <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8003fc0:	69bb      	ldr	r3, [r7, #24]
 8003fc2:	78fa      	ldrb	r2, [r7, #3]
 8003fc4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8003fc8:	bf00      	nop
 8003fca:	3710      	adds	r7, #16
 8003fcc:	46bd      	mov	sp, r7
 8003fce:	bd80      	pop	{r7, pc}

08003fd0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	b08e      	sub	sp, #56	@ 0x38
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	60f8      	str	r0, [r7, #12]
 8003fd8:	60b9      	str	r1, [r7, #8]
 8003fda:	607a      	str	r2, [r7, #4]
 8003fdc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003fde:	2300      	movs	r3, #0
 8003fe0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8003fe6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d10b      	bne.n	8004004 <xQueueGenericSend+0x34>
	__asm volatile
 8003fec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ff0:	f383 8811 	msr	BASEPRI, r3
 8003ff4:	f3bf 8f6f 	isb	sy
 8003ff8:	f3bf 8f4f 	dsb	sy
 8003ffc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003ffe:	bf00      	nop
 8004000:	bf00      	nop
 8004002:	e7fd      	b.n	8004000 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004004:	68bb      	ldr	r3, [r7, #8]
 8004006:	2b00      	cmp	r3, #0
 8004008:	d103      	bne.n	8004012 <xQueueGenericSend+0x42>
 800400a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800400c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800400e:	2b00      	cmp	r3, #0
 8004010:	d101      	bne.n	8004016 <xQueueGenericSend+0x46>
 8004012:	2301      	movs	r3, #1
 8004014:	e000      	b.n	8004018 <xQueueGenericSend+0x48>
 8004016:	2300      	movs	r3, #0
 8004018:	2b00      	cmp	r3, #0
 800401a:	d10b      	bne.n	8004034 <xQueueGenericSend+0x64>
	__asm volatile
 800401c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004020:	f383 8811 	msr	BASEPRI, r3
 8004024:	f3bf 8f6f 	isb	sy
 8004028:	f3bf 8f4f 	dsb	sy
 800402c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800402e:	bf00      	nop
 8004030:	bf00      	nop
 8004032:	e7fd      	b.n	8004030 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004034:	683b      	ldr	r3, [r7, #0]
 8004036:	2b02      	cmp	r3, #2
 8004038:	d103      	bne.n	8004042 <xQueueGenericSend+0x72>
 800403a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800403c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800403e:	2b01      	cmp	r3, #1
 8004040:	d101      	bne.n	8004046 <xQueueGenericSend+0x76>
 8004042:	2301      	movs	r3, #1
 8004044:	e000      	b.n	8004048 <xQueueGenericSend+0x78>
 8004046:	2300      	movs	r3, #0
 8004048:	2b00      	cmp	r3, #0
 800404a:	d10b      	bne.n	8004064 <xQueueGenericSend+0x94>
	__asm volatile
 800404c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004050:	f383 8811 	msr	BASEPRI, r3
 8004054:	f3bf 8f6f 	isb	sy
 8004058:	f3bf 8f4f 	dsb	sy
 800405c:	623b      	str	r3, [r7, #32]
}
 800405e:	bf00      	nop
 8004060:	bf00      	nop
 8004062:	e7fd      	b.n	8004060 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004064:	f001 f9ce 	bl	8005404 <xTaskGetSchedulerState>
 8004068:	4603      	mov	r3, r0
 800406a:	2b00      	cmp	r3, #0
 800406c:	d102      	bne.n	8004074 <xQueueGenericSend+0xa4>
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	2b00      	cmp	r3, #0
 8004072:	d101      	bne.n	8004078 <xQueueGenericSend+0xa8>
 8004074:	2301      	movs	r3, #1
 8004076:	e000      	b.n	800407a <xQueueGenericSend+0xaa>
 8004078:	2300      	movs	r3, #0
 800407a:	2b00      	cmp	r3, #0
 800407c:	d10b      	bne.n	8004096 <xQueueGenericSend+0xc6>
	__asm volatile
 800407e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004082:	f383 8811 	msr	BASEPRI, r3
 8004086:	f3bf 8f6f 	isb	sy
 800408a:	f3bf 8f4f 	dsb	sy
 800408e:	61fb      	str	r3, [r7, #28]
}
 8004090:	bf00      	nop
 8004092:	bf00      	nop
 8004094:	e7fd      	b.n	8004092 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004096:	f001 ff1f 	bl	8005ed8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800409a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800409c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800409e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040a2:	429a      	cmp	r2, r3
 80040a4:	d302      	bcc.n	80040ac <xQueueGenericSend+0xdc>
 80040a6:	683b      	ldr	r3, [r7, #0]
 80040a8:	2b02      	cmp	r3, #2
 80040aa:	d129      	bne.n	8004100 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80040ac:	683a      	ldr	r2, [r7, #0]
 80040ae:	68b9      	ldr	r1, [r7, #8]
 80040b0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80040b2:	f000 fa0f 	bl	80044d4 <prvCopyDataToQueue>
 80040b6:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80040b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d010      	beq.n	80040e2 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80040c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040c2:	3324      	adds	r3, #36	@ 0x24
 80040c4:	4618      	mov	r0, r3
 80040c6:	f000 ffdd 	bl	8005084 <xTaskRemoveFromEventList>
 80040ca:	4603      	mov	r3, r0
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d013      	beq.n	80040f8 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80040d0:	4b3f      	ldr	r3, [pc, #252]	@ (80041d0 <xQueueGenericSend+0x200>)
 80040d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80040d6:	601a      	str	r2, [r3, #0]
 80040d8:	f3bf 8f4f 	dsb	sy
 80040dc:	f3bf 8f6f 	isb	sy
 80040e0:	e00a      	b.n	80040f8 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80040e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d007      	beq.n	80040f8 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80040e8:	4b39      	ldr	r3, [pc, #228]	@ (80041d0 <xQueueGenericSend+0x200>)
 80040ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80040ee:	601a      	str	r2, [r3, #0]
 80040f0:	f3bf 8f4f 	dsb	sy
 80040f4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80040f8:	f001 ff20 	bl	8005f3c <vPortExitCritical>
				return pdPASS;
 80040fc:	2301      	movs	r3, #1
 80040fe:	e063      	b.n	80041c8 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	2b00      	cmp	r3, #0
 8004104:	d103      	bne.n	800410e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004106:	f001 ff19 	bl	8005f3c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800410a:	2300      	movs	r3, #0
 800410c:	e05c      	b.n	80041c8 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800410e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004110:	2b00      	cmp	r3, #0
 8004112:	d106      	bne.n	8004122 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004114:	f107 0314 	add.w	r3, r7, #20
 8004118:	4618      	mov	r0, r3
 800411a:	f001 f817 	bl	800514c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800411e:	2301      	movs	r3, #1
 8004120:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004122:	f001 ff0b 	bl	8005f3c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004126:	f000 fd87 	bl	8004c38 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800412a:	f001 fed5 	bl	8005ed8 <vPortEnterCritical>
 800412e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004130:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004134:	b25b      	sxtb	r3, r3
 8004136:	f1b3 3fff 	cmp.w	r3, #4294967295
 800413a:	d103      	bne.n	8004144 <xQueueGenericSend+0x174>
 800413c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800413e:	2200      	movs	r2, #0
 8004140:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004144:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004146:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800414a:	b25b      	sxtb	r3, r3
 800414c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004150:	d103      	bne.n	800415a <xQueueGenericSend+0x18a>
 8004152:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004154:	2200      	movs	r2, #0
 8004156:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800415a:	f001 feef 	bl	8005f3c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800415e:	1d3a      	adds	r2, r7, #4
 8004160:	f107 0314 	add.w	r3, r7, #20
 8004164:	4611      	mov	r1, r2
 8004166:	4618      	mov	r0, r3
 8004168:	f001 f806 	bl	8005178 <xTaskCheckForTimeOut>
 800416c:	4603      	mov	r3, r0
 800416e:	2b00      	cmp	r3, #0
 8004170:	d124      	bne.n	80041bc <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004172:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004174:	f000 faa6 	bl	80046c4 <prvIsQueueFull>
 8004178:	4603      	mov	r3, r0
 800417a:	2b00      	cmp	r3, #0
 800417c:	d018      	beq.n	80041b0 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800417e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004180:	3310      	adds	r3, #16
 8004182:	687a      	ldr	r2, [r7, #4]
 8004184:	4611      	mov	r1, r2
 8004186:	4618      	mov	r0, r3
 8004188:	f000 ff2a 	bl	8004fe0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800418c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800418e:	f000 fa31 	bl	80045f4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004192:	f000 fd5f 	bl	8004c54 <xTaskResumeAll>
 8004196:	4603      	mov	r3, r0
 8004198:	2b00      	cmp	r3, #0
 800419a:	f47f af7c 	bne.w	8004096 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800419e:	4b0c      	ldr	r3, [pc, #48]	@ (80041d0 <xQueueGenericSend+0x200>)
 80041a0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80041a4:	601a      	str	r2, [r3, #0]
 80041a6:	f3bf 8f4f 	dsb	sy
 80041aa:	f3bf 8f6f 	isb	sy
 80041ae:	e772      	b.n	8004096 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80041b0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80041b2:	f000 fa1f 	bl	80045f4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80041b6:	f000 fd4d 	bl	8004c54 <xTaskResumeAll>
 80041ba:	e76c      	b.n	8004096 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80041bc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80041be:	f000 fa19 	bl	80045f4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80041c2:	f000 fd47 	bl	8004c54 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80041c6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80041c8:	4618      	mov	r0, r3
 80041ca:	3738      	adds	r7, #56	@ 0x38
 80041cc:	46bd      	mov	sp, r7
 80041ce:	bd80      	pop	{r7, pc}
 80041d0:	e000ed04 	.word	0xe000ed04

080041d4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	b090      	sub	sp, #64	@ 0x40
 80041d8:	af00      	add	r7, sp, #0
 80041da:	60f8      	str	r0, [r7, #12]
 80041dc:	60b9      	str	r1, [r7, #8]
 80041de:	607a      	str	r2, [r7, #4]
 80041e0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80041e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d10b      	bne.n	8004204 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80041ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041f0:	f383 8811 	msr	BASEPRI, r3
 80041f4:	f3bf 8f6f 	isb	sy
 80041f8:	f3bf 8f4f 	dsb	sy
 80041fc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80041fe:	bf00      	nop
 8004200:	bf00      	nop
 8004202:	e7fd      	b.n	8004200 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004204:	68bb      	ldr	r3, [r7, #8]
 8004206:	2b00      	cmp	r3, #0
 8004208:	d103      	bne.n	8004212 <xQueueGenericSendFromISR+0x3e>
 800420a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800420c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800420e:	2b00      	cmp	r3, #0
 8004210:	d101      	bne.n	8004216 <xQueueGenericSendFromISR+0x42>
 8004212:	2301      	movs	r3, #1
 8004214:	e000      	b.n	8004218 <xQueueGenericSendFromISR+0x44>
 8004216:	2300      	movs	r3, #0
 8004218:	2b00      	cmp	r3, #0
 800421a:	d10b      	bne.n	8004234 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800421c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004220:	f383 8811 	msr	BASEPRI, r3
 8004224:	f3bf 8f6f 	isb	sy
 8004228:	f3bf 8f4f 	dsb	sy
 800422c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800422e:	bf00      	nop
 8004230:	bf00      	nop
 8004232:	e7fd      	b.n	8004230 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004234:	683b      	ldr	r3, [r7, #0]
 8004236:	2b02      	cmp	r3, #2
 8004238:	d103      	bne.n	8004242 <xQueueGenericSendFromISR+0x6e>
 800423a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800423c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800423e:	2b01      	cmp	r3, #1
 8004240:	d101      	bne.n	8004246 <xQueueGenericSendFromISR+0x72>
 8004242:	2301      	movs	r3, #1
 8004244:	e000      	b.n	8004248 <xQueueGenericSendFromISR+0x74>
 8004246:	2300      	movs	r3, #0
 8004248:	2b00      	cmp	r3, #0
 800424a:	d10b      	bne.n	8004264 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800424c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004250:	f383 8811 	msr	BASEPRI, r3
 8004254:	f3bf 8f6f 	isb	sy
 8004258:	f3bf 8f4f 	dsb	sy
 800425c:	623b      	str	r3, [r7, #32]
}
 800425e:	bf00      	nop
 8004260:	bf00      	nop
 8004262:	e7fd      	b.n	8004260 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004264:	f001 ff18 	bl	8006098 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004268:	f3ef 8211 	mrs	r2, BASEPRI
 800426c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004270:	f383 8811 	msr	BASEPRI, r3
 8004274:	f3bf 8f6f 	isb	sy
 8004278:	f3bf 8f4f 	dsb	sy
 800427c:	61fa      	str	r2, [r7, #28]
 800427e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004280:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004282:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004284:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004286:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004288:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800428a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800428c:	429a      	cmp	r2, r3
 800428e:	d302      	bcc.n	8004296 <xQueueGenericSendFromISR+0xc2>
 8004290:	683b      	ldr	r3, [r7, #0]
 8004292:	2b02      	cmp	r3, #2
 8004294:	d12f      	bne.n	80042f6 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004296:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004298:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800429c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80042a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80042a6:	683a      	ldr	r2, [r7, #0]
 80042a8:	68b9      	ldr	r1, [r7, #8]
 80042aa:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80042ac:	f000 f912 	bl	80044d4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80042b0:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80042b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042b8:	d112      	bne.n	80042e0 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80042ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d016      	beq.n	80042f0 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80042c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042c4:	3324      	adds	r3, #36	@ 0x24
 80042c6:	4618      	mov	r0, r3
 80042c8:	f000 fedc 	bl	8005084 <xTaskRemoveFromEventList>
 80042cc:	4603      	mov	r3, r0
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d00e      	beq.n	80042f0 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d00b      	beq.n	80042f0 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	2201      	movs	r2, #1
 80042dc:	601a      	str	r2, [r3, #0]
 80042de:	e007      	b.n	80042f0 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80042e0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80042e4:	3301      	adds	r3, #1
 80042e6:	b2db      	uxtb	r3, r3
 80042e8:	b25a      	sxtb	r2, r3
 80042ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042ec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80042f0:	2301      	movs	r3, #1
 80042f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80042f4:	e001      	b.n	80042fa <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80042f6:	2300      	movs	r3, #0
 80042f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80042fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80042fc:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80042fe:	697b      	ldr	r3, [r7, #20]
 8004300:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004304:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004306:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8004308:	4618      	mov	r0, r3
 800430a:	3740      	adds	r7, #64	@ 0x40
 800430c:	46bd      	mov	sp, r7
 800430e:	bd80      	pop	{r7, pc}

08004310 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004310:	b580      	push	{r7, lr}
 8004312:	b08c      	sub	sp, #48	@ 0x30
 8004314:	af00      	add	r7, sp, #0
 8004316:	60f8      	str	r0, [r7, #12]
 8004318:	60b9      	str	r1, [r7, #8]
 800431a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800431c:	2300      	movs	r3, #0
 800431e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004324:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004326:	2b00      	cmp	r3, #0
 8004328:	d10b      	bne.n	8004342 <xQueueReceive+0x32>
	__asm volatile
 800432a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800432e:	f383 8811 	msr	BASEPRI, r3
 8004332:	f3bf 8f6f 	isb	sy
 8004336:	f3bf 8f4f 	dsb	sy
 800433a:	623b      	str	r3, [r7, #32]
}
 800433c:	bf00      	nop
 800433e:	bf00      	nop
 8004340:	e7fd      	b.n	800433e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004342:	68bb      	ldr	r3, [r7, #8]
 8004344:	2b00      	cmp	r3, #0
 8004346:	d103      	bne.n	8004350 <xQueueReceive+0x40>
 8004348:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800434a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800434c:	2b00      	cmp	r3, #0
 800434e:	d101      	bne.n	8004354 <xQueueReceive+0x44>
 8004350:	2301      	movs	r3, #1
 8004352:	e000      	b.n	8004356 <xQueueReceive+0x46>
 8004354:	2300      	movs	r3, #0
 8004356:	2b00      	cmp	r3, #0
 8004358:	d10b      	bne.n	8004372 <xQueueReceive+0x62>
	__asm volatile
 800435a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800435e:	f383 8811 	msr	BASEPRI, r3
 8004362:	f3bf 8f6f 	isb	sy
 8004366:	f3bf 8f4f 	dsb	sy
 800436a:	61fb      	str	r3, [r7, #28]
}
 800436c:	bf00      	nop
 800436e:	bf00      	nop
 8004370:	e7fd      	b.n	800436e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004372:	f001 f847 	bl	8005404 <xTaskGetSchedulerState>
 8004376:	4603      	mov	r3, r0
 8004378:	2b00      	cmp	r3, #0
 800437a:	d102      	bne.n	8004382 <xQueueReceive+0x72>
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2b00      	cmp	r3, #0
 8004380:	d101      	bne.n	8004386 <xQueueReceive+0x76>
 8004382:	2301      	movs	r3, #1
 8004384:	e000      	b.n	8004388 <xQueueReceive+0x78>
 8004386:	2300      	movs	r3, #0
 8004388:	2b00      	cmp	r3, #0
 800438a:	d10b      	bne.n	80043a4 <xQueueReceive+0x94>
	__asm volatile
 800438c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004390:	f383 8811 	msr	BASEPRI, r3
 8004394:	f3bf 8f6f 	isb	sy
 8004398:	f3bf 8f4f 	dsb	sy
 800439c:	61bb      	str	r3, [r7, #24]
}
 800439e:	bf00      	nop
 80043a0:	bf00      	nop
 80043a2:	e7fd      	b.n	80043a0 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80043a4:	f001 fd98 	bl	8005ed8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80043a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043ac:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80043ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d01f      	beq.n	80043f4 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80043b4:	68b9      	ldr	r1, [r7, #8]
 80043b6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80043b8:	f000 f8f6 	bl	80045a8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80043bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043be:	1e5a      	subs	r2, r3, #1
 80043c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043c2:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80043c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043c6:	691b      	ldr	r3, [r3, #16]
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d00f      	beq.n	80043ec <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80043cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043ce:	3310      	adds	r3, #16
 80043d0:	4618      	mov	r0, r3
 80043d2:	f000 fe57 	bl	8005084 <xTaskRemoveFromEventList>
 80043d6:	4603      	mov	r3, r0
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d007      	beq.n	80043ec <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80043dc:	4b3c      	ldr	r3, [pc, #240]	@ (80044d0 <xQueueReceive+0x1c0>)
 80043de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80043e2:	601a      	str	r2, [r3, #0]
 80043e4:	f3bf 8f4f 	dsb	sy
 80043e8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80043ec:	f001 fda6 	bl	8005f3c <vPortExitCritical>
				return pdPASS;
 80043f0:	2301      	movs	r3, #1
 80043f2:	e069      	b.n	80044c8 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d103      	bne.n	8004402 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80043fa:	f001 fd9f 	bl	8005f3c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80043fe:	2300      	movs	r3, #0
 8004400:	e062      	b.n	80044c8 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004402:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004404:	2b00      	cmp	r3, #0
 8004406:	d106      	bne.n	8004416 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004408:	f107 0310 	add.w	r3, r7, #16
 800440c:	4618      	mov	r0, r3
 800440e:	f000 fe9d 	bl	800514c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004412:	2301      	movs	r3, #1
 8004414:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004416:	f001 fd91 	bl	8005f3c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800441a:	f000 fc0d 	bl	8004c38 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800441e:	f001 fd5b 	bl	8005ed8 <vPortEnterCritical>
 8004422:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004424:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004428:	b25b      	sxtb	r3, r3
 800442a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800442e:	d103      	bne.n	8004438 <xQueueReceive+0x128>
 8004430:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004432:	2200      	movs	r2, #0
 8004434:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004438:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800443a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800443e:	b25b      	sxtb	r3, r3
 8004440:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004444:	d103      	bne.n	800444e <xQueueReceive+0x13e>
 8004446:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004448:	2200      	movs	r2, #0
 800444a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800444e:	f001 fd75 	bl	8005f3c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004452:	1d3a      	adds	r2, r7, #4
 8004454:	f107 0310 	add.w	r3, r7, #16
 8004458:	4611      	mov	r1, r2
 800445a:	4618      	mov	r0, r3
 800445c:	f000 fe8c 	bl	8005178 <xTaskCheckForTimeOut>
 8004460:	4603      	mov	r3, r0
 8004462:	2b00      	cmp	r3, #0
 8004464:	d123      	bne.n	80044ae <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004466:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004468:	f000 f916 	bl	8004698 <prvIsQueueEmpty>
 800446c:	4603      	mov	r3, r0
 800446e:	2b00      	cmp	r3, #0
 8004470:	d017      	beq.n	80044a2 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004472:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004474:	3324      	adds	r3, #36	@ 0x24
 8004476:	687a      	ldr	r2, [r7, #4]
 8004478:	4611      	mov	r1, r2
 800447a:	4618      	mov	r0, r3
 800447c:	f000 fdb0 	bl	8004fe0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004480:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004482:	f000 f8b7 	bl	80045f4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004486:	f000 fbe5 	bl	8004c54 <xTaskResumeAll>
 800448a:	4603      	mov	r3, r0
 800448c:	2b00      	cmp	r3, #0
 800448e:	d189      	bne.n	80043a4 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8004490:	4b0f      	ldr	r3, [pc, #60]	@ (80044d0 <xQueueReceive+0x1c0>)
 8004492:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004496:	601a      	str	r2, [r3, #0]
 8004498:	f3bf 8f4f 	dsb	sy
 800449c:	f3bf 8f6f 	isb	sy
 80044a0:	e780      	b.n	80043a4 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80044a2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80044a4:	f000 f8a6 	bl	80045f4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80044a8:	f000 fbd4 	bl	8004c54 <xTaskResumeAll>
 80044ac:	e77a      	b.n	80043a4 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80044ae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80044b0:	f000 f8a0 	bl	80045f4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80044b4:	f000 fbce 	bl	8004c54 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80044b8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80044ba:	f000 f8ed 	bl	8004698 <prvIsQueueEmpty>
 80044be:	4603      	mov	r3, r0
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	f43f af6f 	beq.w	80043a4 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80044c6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80044c8:	4618      	mov	r0, r3
 80044ca:	3730      	adds	r7, #48	@ 0x30
 80044cc:	46bd      	mov	sp, r7
 80044ce:	bd80      	pop	{r7, pc}
 80044d0:	e000ed04 	.word	0xe000ed04

080044d4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80044d4:	b580      	push	{r7, lr}
 80044d6:	b086      	sub	sp, #24
 80044d8:	af00      	add	r7, sp, #0
 80044da:	60f8      	str	r0, [r7, #12]
 80044dc:	60b9      	str	r1, [r7, #8]
 80044de:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80044e0:	2300      	movs	r3, #0
 80044e2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044e8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d10d      	bne.n	800450e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d14d      	bne.n	8004596 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	689b      	ldr	r3, [r3, #8]
 80044fe:	4618      	mov	r0, r3
 8004500:	f000 ff9e 	bl	8005440 <xTaskPriorityDisinherit>
 8004504:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	2200      	movs	r2, #0
 800450a:	609a      	str	r2, [r3, #8]
 800450c:	e043      	b.n	8004596 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	2b00      	cmp	r3, #0
 8004512:	d119      	bne.n	8004548 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	6858      	ldr	r0, [r3, #4]
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800451c:	461a      	mov	r2, r3
 800451e:	68b9      	ldr	r1, [r7, #8]
 8004520:	f002 f840 	bl	80065a4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	685a      	ldr	r2, [r3, #4]
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800452c:	441a      	add	r2, r3
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	685a      	ldr	r2, [r3, #4]
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	689b      	ldr	r3, [r3, #8]
 800453a:	429a      	cmp	r2, r3
 800453c:	d32b      	bcc.n	8004596 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	681a      	ldr	r2, [r3, #0]
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	605a      	str	r2, [r3, #4]
 8004546:	e026      	b.n	8004596 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	68d8      	ldr	r0, [r3, #12]
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004550:	461a      	mov	r2, r3
 8004552:	68b9      	ldr	r1, [r7, #8]
 8004554:	f002 f826 	bl	80065a4 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	68da      	ldr	r2, [r3, #12]
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004560:	425b      	negs	r3, r3
 8004562:	441a      	add	r2, r3
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	68da      	ldr	r2, [r3, #12]
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	429a      	cmp	r2, r3
 8004572:	d207      	bcs.n	8004584 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	689a      	ldr	r2, [r3, #8]
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800457c:	425b      	negs	r3, r3
 800457e:	441a      	add	r2, r3
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2b02      	cmp	r3, #2
 8004588:	d105      	bne.n	8004596 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800458a:	693b      	ldr	r3, [r7, #16]
 800458c:	2b00      	cmp	r3, #0
 800458e:	d002      	beq.n	8004596 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004590:	693b      	ldr	r3, [r7, #16]
 8004592:	3b01      	subs	r3, #1
 8004594:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004596:	693b      	ldr	r3, [r7, #16]
 8004598:	1c5a      	adds	r2, r3, #1
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800459e:	697b      	ldr	r3, [r7, #20]
}
 80045a0:	4618      	mov	r0, r3
 80045a2:	3718      	adds	r7, #24
 80045a4:	46bd      	mov	sp, r7
 80045a6:	bd80      	pop	{r7, pc}

080045a8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80045a8:	b580      	push	{r7, lr}
 80045aa:	b082      	sub	sp, #8
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	6078      	str	r0, [r7, #4]
 80045b0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d018      	beq.n	80045ec <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	68da      	ldr	r2, [r3, #12]
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045c2:	441a      	add	r2, r3
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	68da      	ldr	r2, [r3, #12]
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	689b      	ldr	r3, [r3, #8]
 80045d0:	429a      	cmp	r2, r3
 80045d2:	d303      	bcc.n	80045dc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681a      	ldr	r2, [r3, #0]
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	68d9      	ldr	r1, [r3, #12]
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045e4:	461a      	mov	r2, r3
 80045e6:	6838      	ldr	r0, [r7, #0]
 80045e8:	f001 ffdc 	bl	80065a4 <memcpy>
	}
}
 80045ec:	bf00      	nop
 80045ee:	3708      	adds	r7, #8
 80045f0:	46bd      	mov	sp, r7
 80045f2:	bd80      	pop	{r7, pc}

080045f4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80045f4:	b580      	push	{r7, lr}
 80045f6:	b084      	sub	sp, #16
 80045f8:	af00      	add	r7, sp, #0
 80045fa:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80045fc:	f001 fc6c 	bl	8005ed8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004606:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004608:	e011      	b.n	800462e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800460e:	2b00      	cmp	r3, #0
 8004610:	d012      	beq.n	8004638 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	3324      	adds	r3, #36	@ 0x24
 8004616:	4618      	mov	r0, r3
 8004618:	f000 fd34 	bl	8005084 <xTaskRemoveFromEventList>
 800461c:	4603      	mov	r3, r0
 800461e:	2b00      	cmp	r3, #0
 8004620:	d001      	beq.n	8004626 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004622:	f000 fe0d 	bl	8005240 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004626:	7bfb      	ldrb	r3, [r7, #15]
 8004628:	3b01      	subs	r3, #1
 800462a:	b2db      	uxtb	r3, r3
 800462c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800462e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004632:	2b00      	cmp	r3, #0
 8004634:	dce9      	bgt.n	800460a <prvUnlockQueue+0x16>
 8004636:	e000      	b.n	800463a <prvUnlockQueue+0x46>
					break;
 8004638:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	22ff      	movs	r2, #255	@ 0xff
 800463e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8004642:	f001 fc7b 	bl	8005f3c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004646:	f001 fc47 	bl	8005ed8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004650:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004652:	e011      	b.n	8004678 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	691b      	ldr	r3, [r3, #16]
 8004658:	2b00      	cmp	r3, #0
 800465a:	d012      	beq.n	8004682 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	3310      	adds	r3, #16
 8004660:	4618      	mov	r0, r3
 8004662:	f000 fd0f 	bl	8005084 <xTaskRemoveFromEventList>
 8004666:	4603      	mov	r3, r0
 8004668:	2b00      	cmp	r3, #0
 800466a:	d001      	beq.n	8004670 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800466c:	f000 fde8 	bl	8005240 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004670:	7bbb      	ldrb	r3, [r7, #14]
 8004672:	3b01      	subs	r3, #1
 8004674:	b2db      	uxtb	r3, r3
 8004676:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004678:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800467c:	2b00      	cmp	r3, #0
 800467e:	dce9      	bgt.n	8004654 <prvUnlockQueue+0x60>
 8004680:	e000      	b.n	8004684 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004682:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	22ff      	movs	r2, #255	@ 0xff
 8004688:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800468c:	f001 fc56 	bl	8005f3c <vPortExitCritical>
}
 8004690:	bf00      	nop
 8004692:	3710      	adds	r7, #16
 8004694:	46bd      	mov	sp, r7
 8004696:	bd80      	pop	{r7, pc}

08004698 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004698:	b580      	push	{r7, lr}
 800469a:	b084      	sub	sp, #16
 800469c:	af00      	add	r7, sp, #0
 800469e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80046a0:	f001 fc1a 	bl	8005ed8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d102      	bne.n	80046b2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80046ac:	2301      	movs	r3, #1
 80046ae:	60fb      	str	r3, [r7, #12]
 80046b0:	e001      	b.n	80046b6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80046b2:	2300      	movs	r3, #0
 80046b4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80046b6:	f001 fc41 	bl	8005f3c <vPortExitCritical>

	return xReturn;
 80046ba:	68fb      	ldr	r3, [r7, #12]
}
 80046bc:	4618      	mov	r0, r3
 80046be:	3710      	adds	r7, #16
 80046c0:	46bd      	mov	sp, r7
 80046c2:	bd80      	pop	{r7, pc}

080046c4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80046c4:	b580      	push	{r7, lr}
 80046c6:	b084      	sub	sp, #16
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80046cc:	f001 fc04 	bl	8005ed8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046d8:	429a      	cmp	r2, r3
 80046da:	d102      	bne.n	80046e2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80046dc:	2301      	movs	r3, #1
 80046de:	60fb      	str	r3, [r7, #12]
 80046e0:	e001      	b.n	80046e6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80046e2:	2300      	movs	r3, #0
 80046e4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80046e6:	f001 fc29 	bl	8005f3c <vPortExitCritical>

	return xReturn;
 80046ea:	68fb      	ldr	r3, [r7, #12]
}
 80046ec:	4618      	mov	r0, r3
 80046ee:	3710      	adds	r7, #16
 80046f0:	46bd      	mov	sp, r7
 80046f2:	bd80      	pop	{r7, pc}

080046f4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80046f4:	b480      	push	{r7}
 80046f6:	b085      	sub	sp, #20
 80046f8:	af00      	add	r7, sp, #0
 80046fa:	6078      	str	r0, [r7, #4]
 80046fc:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80046fe:	2300      	movs	r3, #0
 8004700:	60fb      	str	r3, [r7, #12]
 8004702:	e014      	b.n	800472e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8004704:	4a0f      	ldr	r2, [pc, #60]	@ (8004744 <vQueueAddToRegistry+0x50>)
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800470c:	2b00      	cmp	r3, #0
 800470e:	d10b      	bne.n	8004728 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8004710:	490c      	ldr	r1, [pc, #48]	@ (8004744 <vQueueAddToRegistry+0x50>)
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	683a      	ldr	r2, [r7, #0]
 8004716:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800471a:	4a0a      	ldr	r2, [pc, #40]	@ (8004744 <vQueueAddToRegistry+0x50>)
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	00db      	lsls	r3, r3, #3
 8004720:	4413      	add	r3, r2
 8004722:	687a      	ldr	r2, [r7, #4]
 8004724:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8004726:	e006      	b.n	8004736 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	3301      	adds	r3, #1
 800472c:	60fb      	str	r3, [r7, #12]
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	2b07      	cmp	r3, #7
 8004732:	d9e7      	bls.n	8004704 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8004734:	bf00      	nop
 8004736:	bf00      	nop
 8004738:	3714      	adds	r7, #20
 800473a:	46bd      	mov	sp, r7
 800473c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004740:	4770      	bx	lr
 8004742:	bf00      	nop
 8004744:	2000081c 	.word	0x2000081c

08004748 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004748:	b580      	push	{r7, lr}
 800474a:	b086      	sub	sp, #24
 800474c:	af00      	add	r7, sp, #0
 800474e:	60f8      	str	r0, [r7, #12]
 8004750:	60b9      	str	r1, [r7, #8]
 8004752:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8004758:	f001 fbbe 	bl	8005ed8 <vPortEnterCritical>
 800475c:	697b      	ldr	r3, [r7, #20]
 800475e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004762:	b25b      	sxtb	r3, r3
 8004764:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004768:	d103      	bne.n	8004772 <vQueueWaitForMessageRestricted+0x2a>
 800476a:	697b      	ldr	r3, [r7, #20]
 800476c:	2200      	movs	r2, #0
 800476e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004772:	697b      	ldr	r3, [r7, #20]
 8004774:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004778:	b25b      	sxtb	r3, r3
 800477a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800477e:	d103      	bne.n	8004788 <vQueueWaitForMessageRestricted+0x40>
 8004780:	697b      	ldr	r3, [r7, #20]
 8004782:	2200      	movs	r2, #0
 8004784:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004788:	f001 fbd8 	bl	8005f3c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800478c:	697b      	ldr	r3, [r7, #20]
 800478e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004790:	2b00      	cmp	r3, #0
 8004792:	d106      	bne.n	80047a2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8004794:	697b      	ldr	r3, [r7, #20]
 8004796:	3324      	adds	r3, #36	@ 0x24
 8004798:	687a      	ldr	r2, [r7, #4]
 800479a:	68b9      	ldr	r1, [r7, #8]
 800479c:	4618      	mov	r0, r3
 800479e:	f000 fc45 	bl	800502c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80047a2:	6978      	ldr	r0, [r7, #20]
 80047a4:	f7ff ff26 	bl	80045f4 <prvUnlockQueue>
	}
 80047a8:	bf00      	nop
 80047aa:	3718      	adds	r7, #24
 80047ac:	46bd      	mov	sp, r7
 80047ae:	bd80      	pop	{r7, pc}

080047b0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80047b0:	b580      	push	{r7, lr}
 80047b2:	b08e      	sub	sp, #56	@ 0x38
 80047b4:	af04      	add	r7, sp, #16
 80047b6:	60f8      	str	r0, [r7, #12]
 80047b8:	60b9      	str	r1, [r7, #8]
 80047ba:	607a      	str	r2, [r7, #4]
 80047bc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80047be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d10b      	bne.n	80047dc <xTaskCreateStatic+0x2c>
	__asm volatile
 80047c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047c8:	f383 8811 	msr	BASEPRI, r3
 80047cc:	f3bf 8f6f 	isb	sy
 80047d0:	f3bf 8f4f 	dsb	sy
 80047d4:	623b      	str	r3, [r7, #32]
}
 80047d6:	bf00      	nop
 80047d8:	bf00      	nop
 80047da:	e7fd      	b.n	80047d8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80047dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d10b      	bne.n	80047fa <xTaskCreateStatic+0x4a>
	__asm volatile
 80047e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047e6:	f383 8811 	msr	BASEPRI, r3
 80047ea:	f3bf 8f6f 	isb	sy
 80047ee:	f3bf 8f4f 	dsb	sy
 80047f2:	61fb      	str	r3, [r7, #28]
}
 80047f4:	bf00      	nop
 80047f6:	bf00      	nop
 80047f8:	e7fd      	b.n	80047f6 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80047fa:	235c      	movs	r3, #92	@ 0x5c
 80047fc:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80047fe:	693b      	ldr	r3, [r7, #16]
 8004800:	2b5c      	cmp	r3, #92	@ 0x5c
 8004802:	d00b      	beq.n	800481c <xTaskCreateStatic+0x6c>
	__asm volatile
 8004804:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004808:	f383 8811 	msr	BASEPRI, r3
 800480c:	f3bf 8f6f 	isb	sy
 8004810:	f3bf 8f4f 	dsb	sy
 8004814:	61bb      	str	r3, [r7, #24]
}
 8004816:	bf00      	nop
 8004818:	bf00      	nop
 800481a:	e7fd      	b.n	8004818 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800481c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800481e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004820:	2b00      	cmp	r3, #0
 8004822:	d01e      	beq.n	8004862 <xTaskCreateStatic+0xb2>
 8004824:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004826:	2b00      	cmp	r3, #0
 8004828:	d01b      	beq.n	8004862 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800482a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800482c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800482e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004830:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004832:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004834:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004836:	2202      	movs	r2, #2
 8004838:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800483c:	2300      	movs	r3, #0
 800483e:	9303      	str	r3, [sp, #12]
 8004840:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004842:	9302      	str	r3, [sp, #8]
 8004844:	f107 0314 	add.w	r3, r7, #20
 8004848:	9301      	str	r3, [sp, #4]
 800484a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800484c:	9300      	str	r3, [sp, #0]
 800484e:	683b      	ldr	r3, [r7, #0]
 8004850:	687a      	ldr	r2, [r7, #4]
 8004852:	68b9      	ldr	r1, [r7, #8]
 8004854:	68f8      	ldr	r0, [r7, #12]
 8004856:	f000 f850 	bl	80048fa <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800485a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800485c:	f000 f8de 	bl	8004a1c <prvAddNewTaskToReadyList>
 8004860:	e001      	b.n	8004866 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8004862:	2300      	movs	r3, #0
 8004864:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004866:	697b      	ldr	r3, [r7, #20]
	}
 8004868:	4618      	mov	r0, r3
 800486a:	3728      	adds	r7, #40	@ 0x28
 800486c:	46bd      	mov	sp, r7
 800486e:	bd80      	pop	{r7, pc}

08004870 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004870:	b580      	push	{r7, lr}
 8004872:	b08c      	sub	sp, #48	@ 0x30
 8004874:	af04      	add	r7, sp, #16
 8004876:	60f8      	str	r0, [r7, #12]
 8004878:	60b9      	str	r1, [r7, #8]
 800487a:	603b      	str	r3, [r7, #0]
 800487c:	4613      	mov	r3, r2
 800487e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004880:	88fb      	ldrh	r3, [r7, #6]
 8004882:	009b      	lsls	r3, r3, #2
 8004884:	4618      	mov	r0, r3
 8004886:	f001 fc49 	bl	800611c <pvPortMalloc>
 800488a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800488c:	697b      	ldr	r3, [r7, #20]
 800488e:	2b00      	cmp	r3, #0
 8004890:	d00e      	beq.n	80048b0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004892:	205c      	movs	r0, #92	@ 0x5c
 8004894:	f001 fc42 	bl	800611c <pvPortMalloc>
 8004898:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800489a:	69fb      	ldr	r3, [r7, #28]
 800489c:	2b00      	cmp	r3, #0
 800489e:	d003      	beq.n	80048a8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80048a0:	69fb      	ldr	r3, [r7, #28]
 80048a2:	697a      	ldr	r2, [r7, #20]
 80048a4:	631a      	str	r2, [r3, #48]	@ 0x30
 80048a6:	e005      	b.n	80048b4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80048a8:	6978      	ldr	r0, [r7, #20]
 80048aa:	f001 fd05 	bl	80062b8 <vPortFree>
 80048ae:	e001      	b.n	80048b4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80048b0:	2300      	movs	r3, #0
 80048b2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80048b4:	69fb      	ldr	r3, [r7, #28]
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d017      	beq.n	80048ea <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80048ba:	69fb      	ldr	r3, [r7, #28]
 80048bc:	2200      	movs	r2, #0
 80048be:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80048c2:	88fa      	ldrh	r2, [r7, #6]
 80048c4:	2300      	movs	r3, #0
 80048c6:	9303      	str	r3, [sp, #12]
 80048c8:	69fb      	ldr	r3, [r7, #28]
 80048ca:	9302      	str	r3, [sp, #8]
 80048cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048ce:	9301      	str	r3, [sp, #4]
 80048d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048d2:	9300      	str	r3, [sp, #0]
 80048d4:	683b      	ldr	r3, [r7, #0]
 80048d6:	68b9      	ldr	r1, [r7, #8]
 80048d8:	68f8      	ldr	r0, [r7, #12]
 80048da:	f000 f80e 	bl	80048fa <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80048de:	69f8      	ldr	r0, [r7, #28]
 80048e0:	f000 f89c 	bl	8004a1c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80048e4:	2301      	movs	r3, #1
 80048e6:	61bb      	str	r3, [r7, #24]
 80048e8:	e002      	b.n	80048f0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80048ea:	f04f 33ff 	mov.w	r3, #4294967295
 80048ee:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80048f0:	69bb      	ldr	r3, [r7, #24]
	}
 80048f2:	4618      	mov	r0, r3
 80048f4:	3720      	adds	r7, #32
 80048f6:	46bd      	mov	sp, r7
 80048f8:	bd80      	pop	{r7, pc}

080048fa <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80048fa:	b580      	push	{r7, lr}
 80048fc:	b088      	sub	sp, #32
 80048fe:	af00      	add	r7, sp, #0
 8004900:	60f8      	str	r0, [r7, #12]
 8004902:	60b9      	str	r1, [r7, #8]
 8004904:	607a      	str	r2, [r7, #4]
 8004906:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004908:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800490a:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	009b      	lsls	r3, r3, #2
 8004910:	461a      	mov	r2, r3
 8004912:	21a5      	movs	r1, #165	@ 0xa5
 8004914:	f001 fe12 	bl	800653c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004918:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800491a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004922:	3b01      	subs	r3, #1
 8004924:	009b      	lsls	r3, r3, #2
 8004926:	4413      	add	r3, r2
 8004928:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800492a:	69bb      	ldr	r3, [r7, #24]
 800492c:	f023 0307 	bic.w	r3, r3, #7
 8004930:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004932:	69bb      	ldr	r3, [r7, #24]
 8004934:	f003 0307 	and.w	r3, r3, #7
 8004938:	2b00      	cmp	r3, #0
 800493a:	d00b      	beq.n	8004954 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800493c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004940:	f383 8811 	msr	BASEPRI, r3
 8004944:	f3bf 8f6f 	isb	sy
 8004948:	f3bf 8f4f 	dsb	sy
 800494c:	617b      	str	r3, [r7, #20]
}
 800494e:	bf00      	nop
 8004950:	bf00      	nop
 8004952:	e7fd      	b.n	8004950 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004954:	68bb      	ldr	r3, [r7, #8]
 8004956:	2b00      	cmp	r3, #0
 8004958:	d01f      	beq.n	800499a <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800495a:	2300      	movs	r3, #0
 800495c:	61fb      	str	r3, [r7, #28]
 800495e:	e012      	b.n	8004986 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004960:	68ba      	ldr	r2, [r7, #8]
 8004962:	69fb      	ldr	r3, [r7, #28]
 8004964:	4413      	add	r3, r2
 8004966:	7819      	ldrb	r1, [r3, #0]
 8004968:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800496a:	69fb      	ldr	r3, [r7, #28]
 800496c:	4413      	add	r3, r2
 800496e:	3334      	adds	r3, #52	@ 0x34
 8004970:	460a      	mov	r2, r1
 8004972:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004974:	68ba      	ldr	r2, [r7, #8]
 8004976:	69fb      	ldr	r3, [r7, #28]
 8004978:	4413      	add	r3, r2
 800497a:	781b      	ldrb	r3, [r3, #0]
 800497c:	2b00      	cmp	r3, #0
 800497e:	d006      	beq.n	800498e <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004980:	69fb      	ldr	r3, [r7, #28]
 8004982:	3301      	adds	r3, #1
 8004984:	61fb      	str	r3, [r7, #28]
 8004986:	69fb      	ldr	r3, [r7, #28]
 8004988:	2b0f      	cmp	r3, #15
 800498a:	d9e9      	bls.n	8004960 <prvInitialiseNewTask+0x66>
 800498c:	e000      	b.n	8004990 <prvInitialiseNewTask+0x96>
			{
				break;
 800498e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004990:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004992:	2200      	movs	r2, #0
 8004994:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004998:	e003      	b.n	80049a2 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800499a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800499c:	2200      	movs	r2, #0
 800499e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80049a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049a4:	2b37      	cmp	r3, #55	@ 0x37
 80049a6:	d901      	bls.n	80049ac <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80049a8:	2337      	movs	r3, #55	@ 0x37
 80049aa:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80049ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049ae:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80049b0:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80049b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049b4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80049b6:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80049b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049ba:	2200      	movs	r2, #0
 80049bc:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80049be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049c0:	3304      	adds	r3, #4
 80049c2:	4618      	mov	r0, r3
 80049c4:	f7ff f966 	bl	8003c94 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80049c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049ca:	3318      	adds	r3, #24
 80049cc:	4618      	mov	r0, r3
 80049ce:	f7ff f961 	bl	8003c94 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80049d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049d4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80049d6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80049d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049da:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80049de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049e0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80049e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049e4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80049e6:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80049e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049ea:	2200      	movs	r2, #0
 80049ec:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80049ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049f0:	2200      	movs	r2, #0
 80049f2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80049f6:	683a      	ldr	r2, [r7, #0]
 80049f8:	68f9      	ldr	r1, [r7, #12]
 80049fa:	69b8      	ldr	r0, [r7, #24]
 80049fc:	f001 f93e 	bl	8005c7c <pxPortInitialiseStack>
 8004a00:	4602      	mov	r2, r0
 8004a02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a04:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004a06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d002      	beq.n	8004a12 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004a0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a0e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004a10:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004a12:	bf00      	nop
 8004a14:	3720      	adds	r7, #32
 8004a16:	46bd      	mov	sp, r7
 8004a18:	bd80      	pop	{r7, pc}
	...

08004a1c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004a1c:	b580      	push	{r7, lr}
 8004a1e:	b082      	sub	sp, #8
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004a24:	f001 fa58 	bl	8005ed8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004a28:	4b2d      	ldr	r3, [pc, #180]	@ (8004ae0 <prvAddNewTaskToReadyList+0xc4>)
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	3301      	adds	r3, #1
 8004a2e:	4a2c      	ldr	r2, [pc, #176]	@ (8004ae0 <prvAddNewTaskToReadyList+0xc4>)
 8004a30:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004a32:	4b2c      	ldr	r3, [pc, #176]	@ (8004ae4 <prvAddNewTaskToReadyList+0xc8>)
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d109      	bne.n	8004a4e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004a3a:	4a2a      	ldr	r2, [pc, #168]	@ (8004ae4 <prvAddNewTaskToReadyList+0xc8>)
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004a40:	4b27      	ldr	r3, [pc, #156]	@ (8004ae0 <prvAddNewTaskToReadyList+0xc4>)
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	2b01      	cmp	r3, #1
 8004a46:	d110      	bne.n	8004a6a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004a48:	f000 fc1e 	bl	8005288 <prvInitialiseTaskLists>
 8004a4c:	e00d      	b.n	8004a6a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004a4e:	4b26      	ldr	r3, [pc, #152]	@ (8004ae8 <prvAddNewTaskToReadyList+0xcc>)
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d109      	bne.n	8004a6a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004a56:	4b23      	ldr	r3, [pc, #140]	@ (8004ae4 <prvAddNewTaskToReadyList+0xc8>)
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a60:	429a      	cmp	r2, r3
 8004a62:	d802      	bhi.n	8004a6a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004a64:	4a1f      	ldr	r2, [pc, #124]	@ (8004ae4 <prvAddNewTaskToReadyList+0xc8>)
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004a6a:	4b20      	ldr	r3, [pc, #128]	@ (8004aec <prvAddNewTaskToReadyList+0xd0>)
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	3301      	adds	r3, #1
 8004a70:	4a1e      	ldr	r2, [pc, #120]	@ (8004aec <prvAddNewTaskToReadyList+0xd0>)
 8004a72:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8004a74:	4b1d      	ldr	r3, [pc, #116]	@ (8004aec <prvAddNewTaskToReadyList+0xd0>)
 8004a76:	681a      	ldr	r2, [r3, #0]
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a80:	4b1b      	ldr	r3, [pc, #108]	@ (8004af0 <prvAddNewTaskToReadyList+0xd4>)
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	429a      	cmp	r2, r3
 8004a86:	d903      	bls.n	8004a90 <prvAddNewTaskToReadyList+0x74>
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a8c:	4a18      	ldr	r2, [pc, #96]	@ (8004af0 <prvAddNewTaskToReadyList+0xd4>)
 8004a8e:	6013      	str	r3, [r2, #0]
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a94:	4613      	mov	r3, r2
 8004a96:	009b      	lsls	r3, r3, #2
 8004a98:	4413      	add	r3, r2
 8004a9a:	009b      	lsls	r3, r3, #2
 8004a9c:	4a15      	ldr	r2, [pc, #84]	@ (8004af4 <prvAddNewTaskToReadyList+0xd8>)
 8004a9e:	441a      	add	r2, r3
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	3304      	adds	r3, #4
 8004aa4:	4619      	mov	r1, r3
 8004aa6:	4610      	mov	r0, r2
 8004aa8:	f7ff f901 	bl	8003cae <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004aac:	f001 fa46 	bl	8005f3c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004ab0:	4b0d      	ldr	r3, [pc, #52]	@ (8004ae8 <prvAddNewTaskToReadyList+0xcc>)
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d00e      	beq.n	8004ad6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004ab8:	4b0a      	ldr	r3, [pc, #40]	@ (8004ae4 <prvAddNewTaskToReadyList+0xc8>)
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ac2:	429a      	cmp	r2, r3
 8004ac4:	d207      	bcs.n	8004ad6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004ac6:	4b0c      	ldr	r3, [pc, #48]	@ (8004af8 <prvAddNewTaskToReadyList+0xdc>)
 8004ac8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004acc:	601a      	str	r2, [r3, #0]
 8004ace:	f3bf 8f4f 	dsb	sy
 8004ad2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004ad6:	bf00      	nop
 8004ad8:	3708      	adds	r7, #8
 8004ada:	46bd      	mov	sp, r7
 8004adc:	bd80      	pop	{r7, pc}
 8004ade:	bf00      	nop
 8004ae0:	20000d30 	.word	0x20000d30
 8004ae4:	2000085c 	.word	0x2000085c
 8004ae8:	20000d3c 	.word	0x20000d3c
 8004aec:	20000d4c 	.word	0x20000d4c
 8004af0:	20000d38 	.word	0x20000d38
 8004af4:	20000860 	.word	0x20000860
 8004af8:	e000ed04 	.word	0xe000ed04

08004afc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004afc:	b580      	push	{r7, lr}
 8004afe:	b084      	sub	sp, #16
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004b04:	2300      	movs	r3, #0
 8004b06:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d018      	beq.n	8004b40 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004b0e:	4b14      	ldr	r3, [pc, #80]	@ (8004b60 <vTaskDelay+0x64>)
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d00b      	beq.n	8004b2e <vTaskDelay+0x32>
	__asm volatile
 8004b16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b1a:	f383 8811 	msr	BASEPRI, r3
 8004b1e:	f3bf 8f6f 	isb	sy
 8004b22:	f3bf 8f4f 	dsb	sy
 8004b26:	60bb      	str	r3, [r7, #8]
}
 8004b28:	bf00      	nop
 8004b2a:	bf00      	nop
 8004b2c:	e7fd      	b.n	8004b2a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8004b2e:	f000 f883 	bl	8004c38 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004b32:	2100      	movs	r1, #0
 8004b34:	6878      	ldr	r0, [r7, #4]
 8004b36:	f000 fcf3 	bl	8005520 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004b3a:	f000 f88b 	bl	8004c54 <xTaskResumeAll>
 8004b3e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d107      	bne.n	8004b56 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8004b46:	4b07      	ldr	r3, [pc, #28]	@ (8004b64 <vTaskDelay+0x68>)
 8004b48:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004b4c:	601a      	str	r2, [r3, #0]
 8004b4e:	f3bf 8f4f 	dsb	sy
 8004b52:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004b56:	bf00      	nop
 8004b58:	3710      	adds	r7, #16
 8004b5a:	46bd      	mov	sp, r7
 8004b5c:	bd80      	pop	{r7, pc}
 8004b5e:	bf00      	nop
 8004b60:	20000d58 	.word	0x20000d58
 8004b64:	e000ed04 	.word	0xe000ed04

08004b68 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004b68:	b580      	push	{r7, lr}
 8004b6a:	b08a      	sub	sp, #40	@ 0x28
 8004b6c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004b6e:	2300      	movs	r3, #0
 8004b70:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004b72:	2300      	movs	r3, #0
 8004b74:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004b76:	463a      	mov	r2, r7
 8004b78:	1d39      	adds	r1, r7, #4
 8004b7a:	f107 0308 	add.w	r3, r7, #8
 8004b7e:	4618      	mov	r0, r3
 8004b80:	f7ff f834 	bl	8003bec <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004b84:	6839      	ldr	r1, [r7, #0]
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	68ba      	ldr	r2, [r7, #8]
 8004b8a:	9202      	str	r2, [sp, #8]
 8004b8c:	9301      	str	r3, [sp, #4]
 8004b8e:	2300      	movs	r3, #0
 8004b90:	9300      	str	r3, [sp, #0]
 8004b92:	2300      	movs	r3, #0
 8004b94:	460a      	mov	r2, r1
 8004b96:	4922      	ldr	r1, [pc, #136]	@ (8004c20 <vTaskStartScheduler+0xb8>)
 8004b98:	4822      	ldr	r0, [pc, #136]	@ (8004c24 <vTaskStartScheduler+0xbc>)
 8004b9a:	f7ff fe09 	bl	80047b0 <xTaskCreateStatic>
 8004b9e:	4603      	mov	r3, r0
 8004ba0:	4a21      	ldr	r2, [pc, #132]	@ (8004c28 <vTaskStartScheduler+0xc0>)
 8004ba2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004ba4:	4b20      	ldr	r3, [pc, #128]	@ (8004c28 <vTaskStartScheduler+0xc0>)
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d002      	beq.n	8004bb2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004bac:	2301      	movs	r3, #1
 8004bae:	617b      	str	r3, [r7, #20]
 8004bb0:	e001      	b.n	8004bb6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8004bb2:	2300      	movs	r3, #0
 8004bb4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8004bb6:	697b      	ldr	r3, [r7, #20]
 8004bb8:	2b01      	cmp	r3, #1
 8004bba:	d102      	bne.n	8004bc2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8004bbc:	f000 fd04 	bl	80055c8 <xTimerCreateTimerTask>
 8004bc0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004bc2:	697b      	ldr	r3, [r7, #20]
 8004bc4:	2b01      	cmp	r3, #1
 8004bc6:	d116      	bne.n	8004bf6 <vTaskStartScheduler+0x8e>
	__asm volatile
 8004bc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bcc:	f383 8811 	msr	BASEPRI, r3
 8004bd0:	f3bf 8f6f 	isb	sy
 8004bd4:	f3bf 8f4f 	dsb	sy
 8004bd8:	613b      	str	r3, [r7, #16]
}
 8004bda:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004bdc:	4b13      	ldr	r3, [pc, #76]	@ (8004c2c <vTaskStartScheduler+0xc4>)
 8004bde:	f04f 32ff 	mov.w	r2, #4294967295
 8004be2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004be4:	4b12      	ldr	r3, [pc, #72]	@ (8004c30 <vTaskStartScheduler+0xc8>)
 8004be6:	2201      	movs	r2, #1
 8004be8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004bea:	4b12      	ldr	r3, [pc, #72]	@ (8004c34 <vTaskStartScheduler+0xcc>)
 8004bec:	2200      	movs	r2, #0
 8004bee:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004bf0:	f001 f8ce 	bl	8005d90 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004bf4:	e00f      	b.n	8004c16 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004bf6:	697b      	ldr	r3, [r7, #20]
 8004bf8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bfc:	d10b      	bne.n	8004c16 <vTaskStartScheduler+0xae>
	__asm volatile
 8004bfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c02:	f383 8811 	msr	BASEPRI, r3
 8004c06:	f3bf 8f6f 	isb	sy
 8004c0a:	f3bf 8f4f 	dsb	sy
 8004c0e:	60fb      	str	r3, [r7, #12]
}
 8004c10:	bf00      	nop
 8004c12:	bf00      	nop
 8004c14:	e7fd      	b.n	8004c12 <vTaskStartScheduler+0xaa>
}
 8004c16:	bf00      	nop
 8004c18:	3718      	adds	r7, #24
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	bd80      	pop	{r7, pc}
 8004c1e:	bf00      	nop
 8004c20:	08006eb0 	.word	0x08006eb0
 8004c24:	08005259 	.word	0x08005259
 8004c28:	20000d54 	.word	0x20000d54
 8004c2c:	20000d50 	.word	0x20000d50
 8004c30:	20000d3c 	.word	0x20000d3c
 8004c34:	20000d34 	.word	0x20000d34

08004c38 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004c38:	b480      	push	{r7}
 8004c3a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8004c3c:	4b04      	ldr	r3, [pc, #16]	@ (8004c50 <vTaskSuspendAll+0x18>)
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	3301      	adds	r3, #1
 8004c42:	4a03      	ldr	r2, [pc, #12]	@ (8004c50 <vTaskSuspendAll+0x18>)
 8004c44:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8004c46:	bf00      	nop
 8004c48:	46bd      	mov	sp, r7
 8004c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c4e:	4770      	bx	lr
 8004c50:	20000d58 	.word	0x20000d58

08004c54 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004c54:	b580      	push	{r7, lr}
 8004c56:	b084      	sub	sp, #16
 8004c58:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004c5a:	2300      	movs	r3, #0
 8004c5c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004c5e:	2300      	movs	r3, #0
 8004c60:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004c62:	4b42      	ldr	r3, [pc, #264]	@ (8004d6c <xTaskResumeAll+0x118>)
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d10b      	bne.n	8004c82 <xTaskResumeAll+0x2e>
	__asm volatile
 8004c6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c6e:	f383 8811 	msr	BASEPRI, r3
 8004c72:	f3bf 8f6f 	isb	sy
 8004c76:	f3bf 8f4f 	dsb	sy
 8004c7a:	603b      	str	r3, [r7, #0]
}
 8004c7c:	bf00      	nop
 8004c7e:	bf00      	nop
 8004c80:	e7fd      	b.n	8004c7e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004c82:	f001 f929 	bl	8005ed8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004c86:	4b39      	ldr	r3, [pc, #228]	@ (8004d6c <xTaskResumeAll+0x118>)
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	3b01      	subs	r3, #1
 8004c8c:	4a37      	ldr	r2, [pc, #220]	@ (8004d6c <xTaskResumeAll+0x118>)
 8004c8e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004c90:	4b36      	ldr	r3, [pc, #216]	@ (8004d6c <xTaskResumeAll+0x118>)
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d162      	bne.n	8004d5e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004c98:	4b35      	ldr	r3, [pc, #212]	@ (8004d70 <xTaskResumeAll+0x11c>)
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d05e      	beq.n	8004d5e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004ca0:	e02f      	b.n	8004d02 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004ca2:	4b34      	ldr	r3, [pc, #208]	@ (8004d74 <xTaskResumeAll+0x120>)
 8004ca4:	68db      	ldr	r3, [r3, #12]
 8004ca6:	68db      	ldr	r3, [r3, #12]
 8004ca8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	3318      	adds	r3, #24
 8004cae:	4618      	mov	r0, r3
 8004cb0:	f7ff f85a 	bl	8003d68 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	3304      	adds	r3, #4
 8004cb8:	4618      	mov	r0, r3
 8004cba:	f7ff f855 	bl	8003d68 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004cc2:	4b2d      	ldr	r3, [pc, #180]	@ (8004d78 <xTaskResumeAll+0x124>)
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	429a      	cmp	r2, r3
 8004cc8:	d903      	bls.n	8004cd2 <xTaskResumeAll+0x7e>
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cce:	4a2a      	ldr	r2, [pc, #168]	@ (8004d78 <xTaskResumeAll+0x124>)
 8004cd0:	6013      	str	r3, [r2, #0]
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004cd6:	4613      	mov	r3, r2
 8004cd8:	009b      	lsls	r3, r3, #2
 8004cda:	4413      	add	r3, r2
 8004cdc:	009b      	lsls	r3, r3, #2
 8004cde:	4a27      	ldr	r2, [pc, #156]	@ (8004d7c <xTaskResumeAll+0x128>)
 8004ce0:	441a      	add	r2, r3
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	3304      	adds	r3, #4
 8004ce6:	4619      	mov	r1, r3
 8004ce8:	4610      	mov	r0, r2
 8004cea:	f7fe ffe0 	bl	8003cae <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004cf2:	4b23      	ldr	r3, [pc, #140]	@ (8004d80 <xTaskResumeAll+0x12c>)
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cf8:	429a      	cmp	r2, r3
 8004cfa:	d302      	bcc.n	8004d02 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8004cfc:	4b21      	ldr	r3, [pc, #132]	@ (8004d84 <xTaskResumeAll+0x130>)
 8004cfe:	2201      	movs	r2, #1
 8004d00:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004d02:	4b1c      	ldr	r3, [pc, #112]	@ (8004d74 <xTaskResumeAll+0x120>)
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d1cb      	bne.n	8004ca2 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d001      	beq.n	8004d14 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004d10:	f000 fb58 	bl	80053c4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8004d14:	4b1c      	ldr	r3, [pc, #112]	@ (8004d88 <xTaskResumeAll+0x134>)
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d010      	beq.n	8004d42 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004d20:	f000 f846 	bl	8004db0 <xTaskIncrementTick>
 8004d24:	4603      	mov	r3, r0
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d002      	beq.n	8004d30 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8004d2a:	4b16      	ldr	r3, [pc, #88]	@ (8004d84 <xTaskResumeAll+0x130>)
 8004d2c:	2201      	movs	r2, #1
 8004d2e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	3b01      	subs	r3, #1
 8004d34:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d1f1      	bne.n	8004d20 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8004d3c:	4b12      	ldr	r3, [pc, #72]	@ (8004d88 <xTaskResumeAll+0x134>)
 8004d3e:	2200      	movs	r2, #0
 8004d40:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004d42:	4b10      	ldr	r3, [pc, #64]	@ (8004d84 <xTaskResumeAll+0x130>)
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d009      	beq.n	8004d5e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004d4a:	2301      	movs	r3, #1
 8004d4c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004d4e:	4b0f      	ldr	r3, [pc, #60]	@ (8004d8c <xTaskResumeAll+0x138>)
 8004d50:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004d54:	601a      	str	r2, [r3, #0]
 8004d56:	f3bf 8f4f 	dsb	sy
 8004d5a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004d5e:	f001 f8ed 	bl	8005f3c <vPortExitCritical>

	return xAlreadyYielded;
 8004d62:	68bb      	ldr	r3, [r7, #8]
}
 8004d64:	4618      	mov	r0, r3
 8004d66:	3710      	adds	r7, #16
 8004d68:	46bd      	mov	sp, r7
 8004d6a:	bd80      	pop	{r7, pc}
 8004d6c:	20000d58 	.word	0x20000d58
 8004d70:	20000d30 	.word	0x20000d30
 8004d74:	20000cf0 	.word	0x20000cf0
 8004d78:	20000d38 	.word	0x20000d38
 8004d7c:	20000860 	.word	0x20000860
 8004d80:	2000085c 	.word	0x2000085c
 8004d84:	20000d44 	.word	0x20000d44
 8004d88:	20000d40 	.word	0x20000d40
 8004d8c:	e000ed04 	.word	0xe000ed04

08004d90 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8004d90:	b480      	push	{r7}
 8004d92:	b083      	sub	sp, #12
 8004d94:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8004d96:	4b05      	ldr	r3, [pc, #20]	@ (8004dac <xTaskGetTickCount+0x1c>)
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8004d9c:	687b      	ldr	r3, [r7, #4]
}
 8004d9e:	4618      	mov	r0, r3
 8004da0:	370c      	adds	r7, #12
 8004da2:	46bd      	mov	sp, r7
 8004da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da8:	4770      	bx	lr
 8004daa:	bf00      	nop
 8004dac:	20000d34 	.word	0x20000d34

08004db0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004db0:	b580      	push	{r7, lr}
 8004db2:	b086      	sub	sp, #24
 8004db4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004db6:	2300      	movs	r3, #0
 8004db8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004dba:	4b4f      	ldr	r3, [pc, #316]	@ (8004ef8 <xTaskIncrementTick+0x148>)
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	f040 8090 	bne.w	8004ee4 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004dc4:	4b4d      	ldr	r3, [pc, #308]	@ (8004efc <xTaskIncrementTick+0x14c>)
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	3301      	adds	r3, #1
 8004dca:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004dcc:	4a4b      	ldr	r2, [pc, #300]	@ (8004efc <xTaskIncrementTick+0x14c>)
 8004dce:	693b      	ldr	r3, [r7, #16]
 8004dd0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004dd2:	693b      	ldr	r3, [r7, #16]
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d121      	bne.n	8004e1c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8004dd8:	4b49      	ldr	r3, [pc, #292]	@ (8004f00 <xTaskIncrementTick+0x150>)
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d00b      	beq.n	8004dfa <xTaskIncrementTick+0x4a>
	__asm volatile
 8004de2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004de6:	f383 8811 	msr	BASEPRI, r3
 8004dea:	f3bf 8f6f 	isb	sy
 8004dee:	f3bf 8f4f 	dsb	sy
 8004df2:	603b      	str	r3, [r7, #0]
}
 8004df4:	bf00      	nop
 8004df6:	bf00      	nop
 8004df8:	e7fd      	b.n	8004df6 <xTaskIncrementTick+0x46>
 8004dfa:	4b41      	ldr	r3, [pc, #260]	@ (8004f00 <xTaskIncrementTick+0x150>)
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	60fb      	str	r3, [r7, #12]
 8004e00:	4b40      	ldr	r3, [pc, #256]	@ (8004f04 <xTaskIncrementTick+0x154>)
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	4a3e      	ldr	r2, [pc, #248]	@ (8004f00 <xTaskIncrementTick+0x150>)
 8004e06:	6013      	str	r3, [r2, #0]
 8004e08:	4a3e      	ldr	r2, [pc, #248]	@ (8004f04 <xTaskIncrementTick+0x154>)
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	6013      	str	r3, [r2, #0]
 8004e0e:	4b3e      	ldr	r3, [pc, #248]	@ (8004f08 <xTaskIncrementTick+0x158>)
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	3301      	adds	r3, #1
 8004e14:	4a3c      	ldr	r2, [pc, #240]	@ (8004f08 <xTaskIncrementTick+0x158>)
 8004e16:	6013      	str	r3, [r2, #0]
 8004e18:	f000 fad4 	bl	80053c4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004e1c:	4b3b      	ldr	r3, [pc, #236]	@ (8004f0c <xTaskIncrementTick+0x15c>)
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	693a      	ldr	r2, [r7, #16]
 8004e22:	429a      	cmp	r2, r3
 8004e24:	d349      	bcc.n	8004eba <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004e26:	4b36      	ldr	r3, [pc, #216]	@ (8004f00 <xTaskIncrementTick+0x150>)
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d104      	bne.n	8004e3a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004e30:	4b36      	ldr	r3, [pc, #216]	@ (8004f0c <xTaskIncrementTick+0x15c>)
 8004e32:	f04f 32ff 	mov.w	r2, #4294967295
 8004e36:	601a      	str	r2, [r3, #0]
					break;
 8004e38:	e03f      	b.n	8004eba <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004e3a:	4b31      	ldr	r3, [pc, #196]	@ (8004f00 <xTaskIncrementTick+0x150>)
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	68db      	ldr	r3, [r3, #12]
 8004e40:	68db      	ldr	r3, [r3, #12]
 8004e42:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004e44:	68bb      	ldr	r3, [r7, #8]
 8004e46:	685b      	ldr	r3, [r3, #4]
 8004e48:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004e4a:	693a      	ldr	r2, [r7, #16]
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	429a      	cmp	r2, r3
 8004e50:	d203      	bcs.n	8004e5a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004e52:	4a2e      	ldr	r2, [pc, #184]	@ (8004f0c <xTaskIncrementTick+0x15c>)
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004e58:	e02f      	b.n	8004eba <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004e5a:	68bb      	ldr	r3, [r7, #8]
 8004e5c:	3304      	adds	r3, #4
 8004e5e:	4618      	mov	r0, r3
 8004e60:	f7fe ff82 	bl	8003d68 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004e64:	68bb      	ldr	r3, [r7, #8]
 8004e66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d004      	beq.n	8004e76 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004e6c:	68bb      	ldr	r3, [r7, #8]
 8004e6e:	3318      	adds	r3, #24
 8004e70:	4618      	mov	r0, r3
 8004e72:	f7fe ff79 	bl	8003d68 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004e76:	68bb      	ldr	r3, [r7, #8]
 8004e78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e7a:	4b25      	ldr	r3, [pc, #148]	@ (8004f10 <xTaskIncrementTick+0x160>)
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	429a      	cmp	r2, r3
 8004e80:	d903      	bls.n	8004e8a <xTaskIncrementTick+0xda>
 8004e82:	68bb      	ldr	r3, [r7, #8]
 8004e84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e86:	4a22      	ldr	r2, [pc, #136]	@ (8004f10 <xTaskIncrementTick+0x160>)
 8004e88:	6013      	str	r3, [r2, #0]
 8004e8a:	68bb      	ldr	r3, [r7, #8]
 8004e8c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e8e:	4613      	mov	r3, r2
 8004e90:	009b      	lsls	r3, r3, #2
 8004e92:	4413      	add	r3, r2
 8004e94:	009b      	lsls	r3, r3, #2
 8004e96:	4a1f      	ldr	r2, [pc, #124]	@ (8004f14 <xTaskIncrementTick+0x164>)
 8004e98:	441a      	add	r2, r3
 8004e9a:	68bb      	ldr	r3, [r7, #8]
 8004e9c:	3304      	adds	r3, #4
 8004e9e:	4619      	mov	r1, r3
 8004ea0:	4610      	mov	r0, r2
 8004ea2:	f7fe ff04 	bl	8003cae <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004ea6:	68bb      	ldr	r3, [r7, #8]
 8004ea8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004eaa:	4b1b      	ldr	r3, [pc, #108]	@ (8004f18 <xTaskIncrementTick+0x168>)
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004eb0:	429a      	cmp	r2, r3
 8004eb2:	d3b8      	bcc.n	8004e26 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8004eb4:	2301      	movs	r3, #1
 8004eb6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004eb8:	e7b5      	b.n	8004e26 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004eba:	4b17      	ldr	r3, [pc, #92]	@ (8004f18 <xTaskIncrementTick+0x168>)
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ec0:	4914      	ldr	r1, [pc, #80]	@ (8004f14 <xTaskIncrementTick+0x164>)
 8004ec2:	4613      	mov	r3, r2
 8004ec4:	009b      	lsls	r3, r3, #2
 8004ec6:	4413      	add	r3, r2
 8004ec8:	009b      	lsls	r3, r3, #2
 8004eca:	440b      	add	r3, r1
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	2b01      	cmp	r3, #1
 8004ed0:	d901      	bls.n	8004ed6 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8004ed2:	2301      	movs	r3, #1
 8004ed4:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8004ed6:	4b11      	ldr	r3, [pc, #68]	@ (8004f1c <xTaskIncrementTick+0x16c>)
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d007      	beq.n	8004eee <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8004ede:	2301      	movs	r3, #1
 8004ee0:	617b      	str	r3, [r7, #20]
 8004ee2:	e004      	b.n	8004eee <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8004ee4:	4b0e      	ldr	r3, [pc, #56]	@ (8004f20 <xTaskIncrementTick+0x170>)
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	3301      	adds	r3, #1
 8004eea:	4a0d      	ldr	r2, [pc, #52]	@ (8004f20 <xTaskIncrementTick+0x170>)
 8004eec:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8004eee:	697b      	ldr	r3, [r7, #20]
}
 8004ef0:	4618      	mov	r0, r3
 8004ef2:	3718      	adds	r7, #24
 8004ef4:	46bd      	mov	sp, r7
 8004ef6:	bd80      	pop	{r7, pc}
 8004ef8:	20000d58 	.word	0x20000d58
 8004efc:	20000d34 	.word	0x20000d34
 8004f00:	20000ce8 	.word	0x20000ce8
 8004f04:	20000cec 	.word	0x20000cec
 8004f08:	20000d48 	.word	0x20000d48
 8004f0c:	20000d50 	.word	0x20000d50
 8004f10:	20000d38 	.word	0x20000d38
 8004f14:	20000860 	.word	0x20000860
 8004f18:	2000085c 	.word	0x2000085c
 8004f1c:	20000d44 	.word	0x20000d44
 8004f20:	20000d40 	.word	0x20000d40

08004f24 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004f24:	b480      	push	{r7}
 8004f26:	b085      	sub	sp, #20
 8004f28:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004f2a:	4b28      	ldr	r3, [pc, #160]	@ (8004fcc <vTaskSwitchContext+0xa8>)
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d003      	beq.n	8004f3a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004f32:	4b27      	ldr	r3, [pc, #156]	@ (8004fd0 <vTaskSwitchContext+0xac>)
 8004f34:	2201      	movs	r2, #1
 8004f36:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004f38:	e042      	b.n	8004fc0 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8004f3a:	4b25      	ldr	r3, [pc, #148]	@ (8004fd0 <vTaskSwitchContext+0xac>)
 8004f3c:	2200      	movs	r2, #0
 8004f3e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004f40:	4b24      	ldr	r3, [pc, #144]	@ (8004fd4 <vTaskSwitchContext+0xb0>)
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	60fb      	str	r3, [r7, #12]
 8004f46:	e011      	b.n	8004f6c <vTaskSwitchContext+0x48>
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d10b      	bne.n	8004f66 <vTaskSwitchContext+0x42>
	__asm volatile
 8004f4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f52:	f383 8811 	msr	BASEPRI, r3
 8004f56:	f3bf 8f6f 	isb	sy
 8004f5a:	f3bf 8f4f 	dsb	sy
 8004f5e:	607b      	str	r3, [r7, #4]
}
 8004f60:	bf00      	nop
 8004f62:	bf00      	nop
 8004f64:	e7fd      	b.n	8004f62 <vTaskSwitchContext+0x3e>
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	3b01      	subs	r3, #1
 8004f6a:	60fb      	str	r3, [r7, #12]
 8004f6c:	491a      	ldr	r1, [pc, #104]	@ (8004fd8 <vTaskSwitchContext+0xb4>)
 8004f6e:	68fa      	ldr	r2, [r7, #12]
 8004f70:	4613      	mov	r3, r2
 8004f72:	009b      	lsls	r3, r3, #2
 8004f74:	4413      	add	r3, r2
 8004f76:	009b      	lsls	r3, r3, #2
 8004f78:	440b      	add	r3, r1
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d0e3      	beq.n	8004f48 <vTaskSwitchContext+0x24>
 8004f80:	68fa      	ldr	r2, [r7, #12]
 8004f82:	4613      	mov	r3, r2
 8004f84:	009b      	lsls	r3, r3, #2
 8004f86:	4413      	add	r3, r2
 8004f88:	009b      	lsls	r3, r3, #2
 8004f8a:	4a13      	ldr	r2, [pc, #76]	@ (8004fd8 <vTaskSwitchContext+0xb4>)
 8004f8c:	4413      	add	r3, r2
 8004f8e:	60bb      	str	r3, [r7, #8]
 8004f90:	68bb      	ldr	r3, [r7, #8]
 8004f92:	685b      	ldr	r3, [r3, #4]
 8004f94:	685a      	ldr	r2, [r3, #4]
 8004f96:	68bb      	ldr	r3, [r7, #8]
 8004f98:	605a      	str	r2, [r3, #4]
 8004f9a:	68bb      	ldr	r3, [r7, #8]
 8004f9c:	685a      	ldr	r2, [r3, #4]
 8004f9e:	68bb      	ldr	r3, [r7, #8]
 8004fa0:	3308      	adds	r3, #8
 8004fa2:	429a      	cmp	r2, r3
 8004fa4:	d104      	bne.n	8004fb0 <vTaskSwitchContext+0x8c>
 8004fa6:	68bb      	ldr	r3, [r7, #8]
 8004fa8:	685b      	ldr	r3, [r3, #4]
 8004faa:	685a      	ldr	r2, [r3, #4]
 8004fac:	68bb      	ldr	r3, [r7, #8]
 8004fae:	605a      	str	r2, [r3, #4]
 8004fb0:	68bb      	ldr	r3, [r7, #8]
 8004fb2:	685b      	ldr	r3, [r3, #4]
 8004fb4:	68db      	ldr	r3, [r3, #12]
 8004fb6:	4a09      	ldr	r2, [pc, #36]	@ (8004fdc <vTaskSwitchContext+0xb8>)
 8004fb8:	6013      	str	r3, [r2, #0]
 8004fba:	4a06      	ldr	r2, [pc, #24]	@ (8004fd4 <vTaskSwitchContext+0xb0>)
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	6013      	str	r3, [r2, #0]
}
 8004fc0:	bf00      	nop
 8004fc2:	3714      	adds	r7, #20
 8004fc4:	46bd      	mov	sp, r7
 8004fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fca:	4770      	bx	lr
 8004fcc:	20000d58 	.word	0x20000d58
 8004fd0:	20000d44 	.word	0x20000d44
 8004fd4:	20000d38 	.word	0x20000d38
 8004fd8:	20000860 	.word	0x20000860
 8004fdc:	2000085c 	.word	0x2000085c

08004fe0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8004fe0:	b580      	push	{r7, lr}
 8004fe2:	b084      	sub	sp, #16
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	6078      	str	r0, [r7, #4]
 8004fe8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d10b      	bne.n	8005008 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8004ff0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ff4:	f383 8811 	msr	BASEPRI, r3
 8004ff8:	f3bf 8f6f 	isb	sy
 8004ffc:	f3bf 8f4f 	dsb	sy
 8005000:	60fb      	str	r3, [r7, #12]
}
 8005002:	bf00      	nop
 8005004:	bf00      	nop
 8005006:	e7fd      	b.n	8005004 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005008:	4b07      	ldr	r3, [pc, #28]	@ (8005028 <vTaskPlaceOnEventList+0x48>)
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	3318      	adds	r3, #24
 800500e:	4619      	mov	r1, r3
 8005010:	6878      	ldr	r0, [r7, #4]
 8005012:	f7fe fe70 	bl	8003cf6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005016:	2101      	movs	r1, #1
 8005018:	6838      	ldr	r0, [r7, #0]
 800501a:	f000 fa81 	bl	8005520 <prvAddCurrentTaskToDelayedList>
}
 800501e:	bf00      	nop
 8005020:	3710      	adds	r7, #16
 8005022:	46bd      	mov	sp, r7
 8005024:	bd80      	pop	{r7, pc}
 8005026:	bf00      	nop
 8005028:	2000085c 	.word	0x2000085c

0800502c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800502c:	b580      	push	{r7, lr}
 800502e:	b086      	sub	sp, #24
 8005030:	af00      	add	r7, sp, #0
 8005032:	60f8      	str	r0, [r7, #12]
 8005034:	60b9      	str	r1, [r7, #8]
 8005036:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	2b00      	cmp	r3, #0
 800503c:	d10b      	bne.n	8005056 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800503e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005042:	f383 8811 	msr	BASEPRI, r3
 8005046:	f3bf 8f6f 	isb	sy
 800504a:	f3bf 8f4f 	dsb	sy
 800504e:	617b      	str	r3, [r7, #20]
}
 8005050:	bf00      	nop
 8005052:	bf00      	nop
 8005054:	e7fd      	b.n	8005052 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005056:	4b0a      	ldr	r3, [pc, #40]	@ (8005080 <vTaskPlaceOnEventListRestricted+0x54>)
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	3318      	adds	r3, #24
 800505c:	4619      	mov	r1, r3
 800505e:	68f8      	ldr	r0, [r7, #12]
 8005060:	f7fe fe25 	bl	8003cae <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2b00      	cmp	r3, #0
 8005068:	d002      	beq.n	8005070 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800506a:	f04f 33ff 	mov.w	r3, #4294967295
 800506e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005070:	6879      	ldr	r1, [r7, #4]
 8005072:	68b8      	ldr	r0, [r7, #8]
 8005074:	f000 fa54 	bl	8005520 <prvAddCurrentTaskToDelayedList>
	}
 8005078:	bf00      	nop
 800507a:	3718      	adds	r7, #24
 800507c:	46bd      	mov	sp, r7
 800507e:	bd80      	pop	{r7, pc}
 8005080:	2000085c 	.word	0x2000085c

08005084 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005084:	b580      	push	{r7, lr}
 8005086:	b086      	sub	sp, #24
 8005088:	af00      	add	r7, sp, #0
 800508a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	68db      	ldr	r3, [r3, #12]
 8005090:	68db      	ldr	r3, [r3, #12]
 8005092:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005094:	693b      	ldr	r3, [r7, #16]
 8005096:	2b00      	cmp	r3, #0
 8005098:	d10b      	bne.n	80050b2 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800509a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800509e:	f383 8811 	msr	BASEPRI, r3
 80050a2:	f3bf 8f6f 	isb	sy
 80050a6:	f3bf 8f4f 	dsb	sy
 80050aa:	60fb      	str	r3, [r7, #12]
}
 80050ac:	bf00      	nop
 80050ae:	bf00      	nop
 80050b0:	e7fd      	b.n	80050ae <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80050b2:	693b      	ldr	r3, [r7, #16]
 80050b4:	3318      	adds	r3, #24
 80050b6:	4618      	mov	r0, r3
 80050b8:	f7fe fe56 	bl	8003d68 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80050bc:	4b1d      	ldr	r3, [pc, #116]	@ (8005134 <xTaskRemoveFromEventList+0xb0>)
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d11d      	bne.n	8005100 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80050c4:	693b      	ldr	r3, [r7, #16]
 80050c6:	3304      	adds	r3, #4
 80050c8:	4618      	mov	r0, r3
 80050ca:	f7fe fe4d 	bl	8003d68 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80050ce:	693b      	ldr	r3, [r7, #16]
 80050d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80050d2:	4b19      	ldr	r3, [pc, #100]	@ (8005138 <xTaskRemoveFromEventList+0xb4>)
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	429a      	cmp	r2, r3
 80050d8:	d903      	bls.n	80050e2 <xTaskRemoveFromEventList+0x5e>
 80050da:	693b      	ldr	r3, [r7, #16]
 80050dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050de:	4a16      	ldr	r2, [pc, #88]	@ (8005138 <xTaskRemoveFromEventList+0xb4>)
 80050e0:	6013      	str	r3, [r2, #0]
 80050e2:	693b      	ldr	r3, [r7, #16]
 80050e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80050e6:	4613      	mov	r3, r2
 80050e8:	009b      	lsls	r3, r3, #2
 80050ea:	4413      	add	r3, r2
 80050ec:	009b      	lsls	r3, r3, #2
 80050ee:	4a13      	ldr	r2, [pc, #76]	@ (800513c <xTaskRemoveFromEventList+0xb8>)
 80050f0:	441a      	add	r2, r3
 80050f2:	693b      	ldr	r3, [r7, #16]
 80050f4:	3304      	adds	r3, #4
 80050f6:	4619      	mov	r1, r3
 80050f8:	4610      	mov	r0, r2
 80050fa:	f7fe fdd8 	bl	8003cae <vListInsertEnd>
 80050fe:	e005      	b.n	800510c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005100:	693b      	ldr	r3, [r7, #16]
 8005102:	3318      	adds	r3, #24
 8005104:	4619      	mov	r1, r3
 8005106:	480e      	ldr	r0, [pc, #56]	@ (8005140 <xTaskRemoveFromEventList+0xbc>)
 8005108:	f7fe fdd1 	bl	8003cae <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800510c:	693b      	ldr	r3, [r7, #16]
 800510e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005110:	4b0c      	ldr	r3, [pc, #48]	@ (8005144 <xTaskRemoveFromEventList+0xc0>)
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005116:	429a      	cmp	r2, r3
 8005118:	d905      	bls.n	8005126 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800511a:	2301      	movs	r3, #1
 800511c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800511e:	4b0a      	ldr	r3, [pc, #40]	@ (8005148 <xTaskRemoveFromEventList+0xc4>)
 8005120:	2201      	movs	r2, #1
 8005122:	601a      	str	r2, [r3, #0]
 8005124:	e001      	b.n	800512a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8005126:	2300      	movs	r3, #0
 8005128:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800512a:	697b      	ldr	r3, [r7, #20]
}
 800512c:	4618      	mov	r0, r3
 800512e:	3718      	adds	r7, #24
 8005130:	46bd      	mov	sp, r7
 8005132:	bd80      	pop	{r7, pc}
 8005134:	20000d58 	.word	0x20000d58
 8005138:	20000d38 	.word	0x20000d38
 800513c:	20000860 	.word	0x20000860
 8005140:	20000cf0 	.word	0x20000cf0
 8005144:	2000085c 	.word	0x2000085c
 8005148:	20000d44 	.word	0x20000d44

0800514c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800514c:	b480      	push	{r7}
 800514e:	b083      	sub	sp, #12
 8005150:	af00      	add	r7, sp, #0
 8005152:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005154:	4b06      	ldr	r3, [pc, #24]	@ (8005170 <vTaskInternalSetTimeOutState+0x24>)
 8005156:	681a      	ldr	r2, [r3, #0]
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800515c:	4b05      	ldr	r3, [pc, #20]	@ (8005174 <vTaskInternalSetTimeOutState+0x28>)
 800515e:	681a      	ldr	r2, [r3, #0]
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	605a      	str	r2, [r3, #4]
}
 8005164:	bf00      	nop
 8005166:	370c      	adds	r7, #12
 8005168:	46bd      	mov	sp, r7
 800516a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800516e:	4770      	bx	lr
 8005170:	20000d48 	.word	0x20000d48
 8005174:	20000d34 	.word	0x20000d34

08005178 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005178:	b580      	push	{r7, lr}
 800517a:	b088      	sub	sp, #32
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]
 8005180:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	2b00      	cmp	r3, #0
 8005186:	d10b      	bne.n	80051a0 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8005188:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800518c:	f383 8811 	msr	BASEPRI, r3
 8005190:	f3bf 8f6f 	isb	sy
 8005194:	f3bf 8f4f 	dsb	sy
 8005198:	613b      	str	r3, [r7, #16]
}
 800519a:	bf00      	nop
 800519c:	bf00      	nop
 800519e:	e7fd      	b.n	800519c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80051a0:	683b      	ldr	r3, [r7, #0]
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d10b      	bne.n	80051be <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80051a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051aa:	f383 8811 	msr	BASEPRI, r3
 80051ae:	f3bf 8f6f 	isb	sy
 80051b2:	f3bf 8f4f 	dsb	sy
 80051b6:	60fb      	str	r3, [r7, #12]
}
 80051b8:	bf00      	nop
 80051ba:	bf00      	nop
 80051bc:	e7fd      	b.n	80051ba <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80051be:	f000 fe8b 	bl	8005ed8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80051c2:	4b1d      	ldr	r3, [pc, #116]	@ (8005238 <xTaskCheckForTimeOut+0xc0>)
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	685b      	ldr	r3, [r3, #4]
 80051cc:	69ba      	ldr	r2, [r7, #24]
 80051ce:	1ad3      	subs	r3, r2, r3
 80051d0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80051d2:	683b      	ldr	r3, [r7, #0]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051da:	d102      	bne.n	80051e2 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80051dc:	2300      	movs	r3, #0
 80051de:	61fb      	str	r3, [r7, #28]
 80051e0:	e023      	b.n	800522a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681a      	ldr	r2, [r3, #0]
 80051e6:	4b15      	ldr	r3, [pc, #84]	@ (800523c <xTaskCheckForTimeOut+0xc4>)
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	429a      	cmp	r2, r3
 80051ec:	d007      	beq.n	80051fe <xTaskCheckForTimeOut+0x86>
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	685b      	ldr	r3, [r3, #4]
 80051f2:	69ba      	ldr	r2, [r7, #24]
 80051f4:	429a      	cmp	r2, r3
 80051f6:	d302      	bcc.n	80051fe <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80051f8:	2301      	movs	r3, #1
 80051fa:	61fb      	str	r3, [r7, #28]
 80051fc:	e015      	b.n	800522a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80051fe:	683b      	ldr	r3, [r7, #0]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	697a      	ldr	r2, [r7, #20]
 8005204:	429a      	cmp	r2, r3
 8005206:	d20b      	bcs.n	8005220 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005208:	683b      	ldr	r3, [r7, #0]
 800520a:	681a      	ldr	r2, [r3, #0]
 800520c:	697b      	ldr	r3, [r7, #20]
 800520e:	1ad2      	subs	r2, r2, r3
 8005210:	683b      	ldr	r3, [r7, #0]
 8005212:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005214:	6878      	ldr	r0, [r7, #4]
 8005216:	f7ff ff99 	bl	800514c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800521a:	2300      	movs	r3, #0
 800521c:	61fb      	str	r3, [r7, #28]
 800521e:	e004      	b.n	800522a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8005220:	683b      	ldr	r3, [r7, #0]
 8005222:	2200      	movs	r2, #0
 8005224:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005226:	2301      	movs	r3, #1
 8005228:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800522a:	f000 fe87 	bl	8005f3c <vPortExitCritical>

	return xReturn;
 800522e:	69fb      	ldr	r3, [r7, #28]
}
 8005230:	4618      	mov	r0, r3
 8005232:	3720      	adds	r7, #32
 8005234:	46bd      	mov	sp, r7
 8005236:	bd80      	pop	{r7, pc}
 8005238:	20000d34 	.word	0x20000d34
 800523c:	20000d48 	.word	0x20000d48

08005240 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005240:	b480      	push	{r7}
 8005242:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005244:	4b03      	ldr	r3, [pc, #12]	@ (8005254 <vTaskMissedYield+0x14>)
 8005246:	2201      	movs	r2, #1
 8005248:	601a      	str	r2, [r3, #0]
}
 800524a:	bf00      	nop
 800524c:	46bd      	mov	sp, r7
 800524e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005252:	4770      	bx	lr
 8005254:	20000d44 	.word	0x20000d44

08005258 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005258:	b580      	push	{r7, lr}
 800525a:	b082      	sub	sp, #8
 800525c:	af00      	add	r7, sp, #0
 800525e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005260:	f000 f852 	bl	8005308 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005264:	4b06      	ldr	r3, [pc, #24]	@ (8005280 <prvIdleTask+0x28>)
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	2b01      	cmp	r3, #1
 800526a:	d9f9      	bls.n	8005260 <prvIdleTask+0x8>
			{
				taskYIELD();
 800526c:	4b05      	ldr	r3, [pc, #20]	@ (8005284 <prvIdleTask+0x2c>)
 800526e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005272:	601a      	str	r2, [r3, #0]
 8005274:	f3bf 8f4f 	dsb	sy
 8005278:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800527c:	e7f0      	b.n	8005260 <prvIdleTask+0x8>
 800527e:	bf00      	nop
 8005280:	20000860 	.word	0x20000860
 8005284:	e000ed04 	.word	0xe000ed04

08005288 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005288:	b580      	push	{r7, lr}
 800528a:	b082      	sub	sp, #8
 800528c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800528e:	2300      	movs	r3, #0
 8005290:	607b      	str	r3, [r7, #4]
 8005292:	e00c      	b.n	80052ae <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005294:	687a      	ldr	r2, [r7, #4]
 8005296:	4613      	mov	r3, r2
 8005298:	009b      	lsls	r3, r3, #2
 800529a:	4413      	add	r3, r2
 800529c:	009b      	lsls	r3, r3, #2
 800529e:	4a12      	ldr	r2, [pc, #72]	@ (80052e8 <prvInitialiseTaskLists+0x60>)
 80052a0:	4413      	add	r3, r2
 80052a2:	4618      	mov	r0, r3
 80052a4:	f7fe fcd6 	bl	8003c54 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	3301      	adds	r3, #1
 80052ac:	607b      	str	r3, [r7, #4]
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	2b37      	cmp	r3, #55	@ 0x37
 80052b2:	d9ef      	bls.n	8005294 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80052b4:	480d      	ldr	r0, [pc, #52]	@ (80052ec <prvInitialiseTaskLists+0x64>)
 80052b6:	f7fe fccd 	bl	8003c54 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80052ba:	480d      	ldr	r0, [pc, #52]	@ (80052f0 <prvInitialiseTaskLists+0x68>)
 80052bc:	f7fe fcca 	bl	8003c54 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80052c0:	480c      	ldr	r0, [pc, #48]	@ (80052f4 <prvInitialiseTaskLists+0x6c>)
 80052c2:	f7fe fcc7 	bl	8003c54 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80052c6:	480c      	ldr	r0, [pc, #48]	@ (80052f8 <prvInitialiseTaskLists+0x70>)
 80052c8:	f7fe fcc4 	bl	8003c54 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80052cc:	480b      	ldr	r0, [pc, #44]	@ (80052fc <prvInitialiseTaskLists+0x74>)
 80052ce:	f7fe fcc1 	bl	8003c54 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80052d2:	4b0b      	ldr	r3, [pc, #44]	@ (8005300 <prvInitialiseTaskLists+0x78>)
 80052d4:	4a05      	ldr	r2, [pc, #20]	@ (80052ec <prvInitialiseTaskLists+0x64>)
 80052d6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80052d8:	4b0a      	ldr	r3, [pc, #40]	@ (8005304 <prvInitialiseTaskLists+0x7c>)
 80052da:	4a05      	ldr	r2, [pc, #20]	@ (80052f0 <prvInitialiseTaskLists+0x68>)
 80052dc:	601a      	str	r2, [r3, #0]
}
 80052de:	bf00      	nop
 80052e0:	3708      	adds	r7, #8
 80052e2:	46bd      	mov	sp, r7
 80052e4:	bd80      	pop	{r7, pc}
 80052e6:	bf00      	nop
 80052e8:	20000860 	.word	0x20000860
 80052ec:	20000cc0 	.word	0x20000cc0
 80052f0:	20000cd4 	.word	0x20000cd4
 80052f4:	20000cf0 	.word	0x20000cf0
 80052f8:	20000d04 	.word	0x20000d04
 80052fc:	20000d1c 	.word	0x20000d1c
 8005300:	20000ce8 	.word	0x20000ce8
 8005304:	20000cec 	.word	0x20000cec

08005308 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005308:	b580      	push	{r7, lr}
 800530a:	b082      	sub	sp, #8
 800530c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800530e:	e019      	b.n	8005344 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005310:	f000 fde2 	bl	8005ed8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005314:	4b10      	ldr	r3, [pc, #64]	@ (8005358 <prvCheckTasksWaitingTermination+0x50>)
 8005316:	68db      	ldr	r3, [r3, #12]
 8005318:	68db      	ldr	r3, [r3, #12]
 800531a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	3304      	adds	r3, #4
 8005320:	4618      	mov	r0, r3
 8005322:	f7fe fd21 	bl	8003d68 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005326:	4b0d      	ldr	r3, [pc, #52]	@ (800535c <prvCheckTasksWaitingTermination+0x54>)
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	3b01      	subs	r3, #1
 800532c:	4a0b      	ldr	r2, [pc, #44]	@ (800535c <prvCheckTasksWaitingTermination+0x54>)
 800532e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005330:	4b0b      	ldr	r3, [pc, #44]	@ (8005360 <prvCheckTasksWaitingTermination+0x58>)
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	3b01      	subs	r3, #1
 8005336:	4a0a      	ldr	r2, [pc, #40]	@ (8005360 <prvCheckTasksWaitingTermination+0x58>)
 8005338:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800533a:	f000 fdff 	bl	8005f3c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800533e:	6878      	ldr	r0, [r7, #4]
 8005340:	f000 f810 	bl	8005364 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005344:	4b06      	ldr	r3, [pc, #24]	@ (8005360 <prvCheckTasksWaitingTermination+0x58>)
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	2b00      	cmp	r3, #0
 800534a:	d1e1      	bne.n	8005310 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800534c:	bf00      	nop
 800534e:	bf00      	nop
 8005350:	3708      	adds	r7, #8
 8005352:	46bd      	mov	sp, r7
 8005354:	bd80      	pop	{r7, pc}
 8005356:	bf00      	nop
 8005358:	20000d04 	.word	0x20000d04
 800535c:	20000d30 	.word	0x20000d30
 8005360:	20000d18 	.word	0x20000d18

08005364 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005364:	b580      	push	{r7, lr}
 8005366:	b084      	sub	sp, #16
 8005368:	af00      	add	r7, sp, #0
 800536a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8005372:	2b00      	cmp	r3, #0
 8005374:	d108      	bne.n	8005388 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800537a:	4618      	mov	r0, r3
 800537c:	f000 ff9c 	bl	80062b8 <vPortFree>
				vPortFree( pxTCB );
 8005380:	6878      	ldr	r0, [r7, #4]
 8005382:	f000 ff99 	bl	80062b8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005386:	e019      	b.n	80053bc <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800538e:	2b01      	cmp	r3, #1
 8005390:	d103      	bne.n	800539a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8005392:	6878      	ldr	r0, [r7, #4]
 8005394:	f000 ff90 	bl	80062b8 <vPortFree>
	}
 8005398:	e010      	b.n	80053bc <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80053a0:	2b02      	cmp	r3, #2
 80053a2:	d00b      	beq.n	80053bc <prvDeleteTCB+0x58>
	__asm volatile
 80053a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053a8:	f383 8811 	msr	BASEPRI, r3
 80053ac:	f3bf 8f6f 	isb	sy
 80053b0:	f3bf 8f4f 	dsb	sy
 80053b4:	60fb      	str	r3, [r7, #12]
}
 80053b6:	bf00      	nop
 80053b8:	bf00      	nop
 80053ba:	e7fd      	b.n	80053b8 <prvDeleteTCB+0x54>
	}
 80053bc:	bf00      	nop
 80053be:	3710      	adds	r7, #16
 80053c0:	46bd      	mov	sp, r7
 80053c2:	bd80      	pop	{r7, pc}

080053c4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80053c4:	b480      	push	{r7}
 80053c6:	b083      	sub	sp, #12
 80053c8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80053ca:	4b0c      	ldr	r3, [pc, #48]	@ (80053fc <prvResetNextTaskUnblockTime+0x38>)
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d104      	bne.n	80053de <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80053d4:	4b0a      	ldr	r3, [pc, #40]	@ (8005400 <prvResetNextTaskUnblockTime+0x3c>)
 80053d6:	f04f 32ff 	mov.w	r2, #4294967295
 80053da:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80053dc:	e008      	b.n	80053f0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80053de:	4b07      	ldr	r3, [pc, #28]	@ (80053fc <prvResetNextTaskUnblockTime+0x38>)
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	68db      	ldr	r3, [r3, #12]
 80053e4:	68db      	ldr	r3, [r3, #12]
 80053e6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	685b      	ldr	r3, [r3, #4]
 80053ec:	4a04      	ldr	r2, [pc, #16]	@ (8005400 <prvResetNextTaskUnblockTime+0x3c>)
 80053ee:	6013      	str	r3, [r2, #0]
}
 80053f0:	bf00      	nop
 80053f2:	370c      	adds	r7, #12
 80053f4:	46bd      	mov	sp, r7
 80053f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053fa:	4770      	bx	lr
 80053fc:	20000ce8 	.word	0x20000ce8
 8005400:	20000d50 	.word	0x20000d50

08005404 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005404:	b480      	push	{r7}
 8005406:	b083      	sub	sp, #12
 8005408:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800540a:	4b0b      	ldr	r3, [pc, #44]	@ (8005438 <xTaskGetSchedulerState+0x34>)
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	2b00      	cmp	r3, #0
 8005410:	d102      	bne.n	8005418 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005412:	2301      	movs	r3, #1
 8005414:	607b      	str	r3, [r7, #4]
 8005416:	e008      	b.n	800542a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005418:	4b08      	ldr	r3, [pc, #32]	@ (800543c <xTaskGetSchedulerState+0x38>)
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	2b00      	cmp	r3, #0
 800541e:	d102      	bne.n	8005426 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005420:	2302      	movs	r3, #2
 8005422:	607b      	str	r3, [r7, #4]
 8005424:	e001      	b.n	800542a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005426:	2300      	movs	r3, #0
 8005428:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800542a:	687b      	ldr	r3, [r7, #4]
	}
 800542c:	4618      	mov	r0, r3
 800542e:	370c      	adds	r7, #12
 8005430:	46bd      	mov	sp, r7
 8005432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005436:	4770      	bx	lr
 8005438:	20000d3c 	.word	0x20000d3c
 800543c:	20000d58 	.word	0x20000d58

08005440 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005440:	b580      	push	{r7, lr}
 8005442:	b086      	sub	sp, #24
 8005444:	af00      	add	r7, sp, #0
 8005446:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800544c:	2300      	movs	r3, #0
 800544e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	2b00      	cmp	r3, #0
 8005454:	d058      	beq.n	8005508 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005456:	4b2f      	ldr	r3, [pc, #188]	@ (8005514 <xTaskPriorityDisinherit+0xd4>)
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	693a      	ldr	r2, [r7, #16]
 800545c:	429a      	cmp	r2, r3
 800545e:	d00b      	beq.n	8005478 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8005460:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005464:	f383 8811 	msr	BASEPRI, r3
 8005468:	f3bf 8f6f 	isb	sy
 800546c:	f3bf 8f4f 	dsb	sy
 8005470:	60fb      	str	r3, [r7, #12]
}
 8005472:	bf00      	nop
 8005474:	bf00      	nop
 8005476:	e7fd      	b.n	8005474 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005478:	693b      	ldr	r3, [r7, #16]
 800547a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800547c:	2b00      	cmp	r3, #0
 800547e:	d10b      	bne.n	8005498 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8005480:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005484:	f383 8811 	msr	BASEPRI, r3
 8005488:	f3bf 8f6f 	isb	sy
 800548c:	f3bf 8f4f 	dsb	sy
 8005490:	60bb      	str	r3, [r7, #8]
}
 8005492:	bf00      	nop
 8005494:	bf00      	nop
 8005496:	e7fd      	b.n	8005494 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8005498:	693b      	ldr	r3, [r7, #16]
 800549a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800549c:	1e5a      	subs	r2, r3, #1
 800549e:	693b      	ldr	r3, [r7, #16]
 80054a0:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80054a2:	693b      	ldr	r3, [r7, #16]
 80054a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80054a6:	693b      	ldr	r3, [r7, #16]
 80054a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80054aa:	429a      	cmp	r2, r3
 80054ac:	d02c      	beq.n	8005508 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80054ae:	693b      	ldr	r3, [r7, #16]
 80054b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d128      	bne.n	8005508 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80054b6:	693b      	ldr	r3, [r7, #16]
 80054b8:	3304      	adds	r3, #4
 80054ba:	4618      	mov	r0, r3
 80054bc:	f7fe fc54 	bl	8003d68 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80054c0:	693b      	ldr	r3, [r7, #16]
 80054c2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80054c4:	693b      	ldr	r3, [r7, #16]
 80054c6:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80054c8:	693b      	ldr	r3, [r7, #16]
 80054ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054cc:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80054d0:	693b      	ldr	r3, [r7, #16]
 80054d2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80054d4:	693b      	ldr	r3, [r7, #16]
 80054d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80054d8:	4b0f      	ldr	r3, [pc, #60]	@ (8005518 <xTaskPriorityDisinherit+0xd8>)
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	429a      	cmp	r2, r3
 80054de:	d903      	bls.n	80054e8 <xTaskPriorityDisinherit+0xa8>
 80054e0:	693b      	ldr	r3, [r7, #16]
 80054e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054e4:	4a0c      	ldr	r2, [pc, #48]	@ (8005518 <xTaskPriorityDisinherit+0xd8>)
 80054e6:	6013      	str	r3, [r2, #0]
 80054e8:	693b      	ldr	r3, [r7, #16]
 80054ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80054ec:	4613      	mov	r3, r2
 80054ee:	009b      	lsls	r3, r3, #2
 80054f0:	4413      	add	r3, r2
 80054f2:	009b      	lsls	r3, r3, #2
 80054f4:	4a09      	ldr	r2, [pc, #36]	@ (800551c <xTaskPriorityDisinherit+0xdc>)
 80054f6:	441a      	add	r2, r3
 80054f8:	693b      	ldr	r3, [r7, #16]
 80054fa:	3304      	adds	r3, #4
 80054fc:	4619      	mov	r1, r3
 80054fe:	4610      	mov	r0, r2
 8005500:	f7fe fbd5 	bl	8003cae <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005504:	2301      	movs	r3, #1
 8005506:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005508:	697b      	ldr	r3, [r7, #20]
	}
 800550a:	4618      	mov	r0, r3
 800550c:	3718      	adds	r7, #24
 800550e:	46bd      	mov	sp, r7
 8005510:	bd80      	pop	{r7, pc}
 8005512:	bf00      	nop
 8005514:	2000085c 	.word	0x2000085c
 8005518:	20000d38 	.word	0x20000d38
 800551c:	20000860 	.word	0x20000860

08005520 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005520:	b580      	push	{r7, lr}
 8005522:	b084      	sub	sp, #16
 8005524:	af00      	add	r7, sp, #0
 8005526:	6078      	str	r0, [r7, #4]
 8005528:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800552a:	4b21      	ldr	r3, [pc, #132]	@ (80055b0 <prvAddCurrentTaskToDelayedList+0x90>)
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005530:	4b20      	ldr	r3, [pc, #128]	@ (80055b4 <prvAddCurrentTaskToDelayedList+0x94>)
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	3304      	adds	r3, #4
 8005536:	4618      	mov	r0, r3
 8005538:	f7fe fc16 	bl	8003d68 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005542:	d10a      	bne.n	800555a <prvAddCurrentTaskToDelayedList+0x3a>
 8005544:	683b      	ldr	r3, [r7, #0]
 8005546:	2b00      	cmp	r3, #0
 8005548:	d007      	beq.n	800555a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800554a:	4b1a      	ldr	r3, [pc, #104]	@ (80055b4 <prvAddCurrentTaskToDelayedList+0x94>)
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	3304      	adds	r3, #4
 8005550:	4619      	mov	r1, r3
 8005552:	4819      	ldr	r0, [pc, #100]	@ (80055b8 <prvAddCurrentTaskToDelayedList+0x98>)
 8005554:	f7fe fbab 	bl	8003cae <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005558:	e026      	b.n	80055a8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800555a:	68fa      	ldr	r2, [r7, #12]
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	4413      	add	r3, r2
 8005560:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005562:	4b14      	ldr	r3, [pc, #80]	@ (80055b4 <prvAddCurrentTaskToDelayedList+0x94>)
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	68ba      	ldr	r2, [r7, #8]
 8005568:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800556a:	68ba      	ldr	r2, [r7, #8]
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	429a      	cmp	r2, r3
 8005570:	d209      	bcs.n	8005586 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005572:	4b12      	ldr	r3, [pc, #72]	@ (80055bc <prvAddCurrentTaskToDelayedList+0x9c>)
 8005574:	681a      	ldr	r2, [r3, #0]
 8005576:	4b0f      	ldr	r3, [pc, #60]	@ (80055b4 <prvAddCurrentTaskToDelayedList+0x94>)
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	3304      	adds	r3, #4
 800557c:	4619      	mov	r1, r3
 800557e:	4610      	mov	r0, r2
 8005580:	f7fe fbb9 	bl	8003cf6 <vListInsert>
}
 8005584:	e010      	b.n	80055a8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005586:	4b0e      	ldr	r3, [pc, #56]	@ (80055c0 <prvAddCurrentTaskToDelayedList+0xa0>)
 8005588:	681a      	ldr	r2, [r3, #0]
 800558a:	4b0a      	ldr	r3, [pc, #40]	@ (80055b4 <prvAddCurrentTaskToDelayedList+0x94>)
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	3304      	adds	r3, #4
 8005590:	4619      	mov	r1, r3
 8005592:	4610      	mov	r0, r2
 8005594:	f7fe fbaf 	bl	8003cf6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005598:	4b0a      	ldr	r3, [pc, #40]	@ (80055c4 <prvAddCurrentTaskToDelayedList+0xa4>)
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	68ba      	ldr	r2, [r7, #8]
 800559e:	429a      	cmp	r2, r3
 80055a0:	d202      	bcs.n	80055a8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80055a2:	4a08      	ldr	r2, [pc, #32]	@ (80055c4 <prvAddCurrentTaskToDelayedList+0xa4>)
 80055a4:	68bb      	ldr	r3, [r7, #8]
 80055a6:	6013      	str	r3, [r2, #0]
}
 80055a8:	bf00      	nop
 80055aa:	3710      	adds	r7, #16
 80055ac:	46bd      	mov	sp, r7
 80055ae:	bd80      	pop	{r7, pc}
 80055b0:	20000d34 	.word	0x20000d34
 80055b4:	2000085c 	.word	0x2000085c
 80055b8:	20000d1c 	.word	0x20000d1c
 80055bc:	20000cec 	.word	0x20000cec
 80055c0:	20000ce8 	.word	0x20000ce8
 80055c4:	20000d50 	.word	0x20000d50

080055c8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80055c8:	b580      	push	{r7, lr}
 80055ca:	b08a      	sub	sp, #40	@ 0x28
 80055cc:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80055ce:	2300      	movs	r3, #0
 80055d0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80055d2:	f000 fb13 	bl	8005bfc <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80055d6:	4b1d      	ldr	r3, [pc, #116]	@ (800564c <xTimerCreateTimerTask+0x84>)
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d021      	beq.n	8005622 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80055de:	2300      	movs	r3, #0
 80055e0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80055e2:	2300      	movs	r3, #0
 80055e4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80055e6:	1d3a      	adds	r2, r7, #4
 80055e8:	f107 0108 	add.w	r1, r7, #8
 80055ec:	f107 030c 	add.w	r3, r7, #12
 80055f0:	4618      	mov	r0, r3
 80055f2:	f7fe fb15 	bl	8003c20 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80055f6:	6879      	ldr	r1, [r7, #4]
 80055f8:	68bb      	ldr	r3, [r7, #8]
 80055fa:	68fa      	ldr	r2, [r7, #12]
 80055fc:	9202      	str	r2, [sp, #8]
 80055fe:	9301      	str	r3, [sp, #4]
 8005600:	2302      	movs	r3, #2
 8005602:	9300      	str	r3, [sp, #0]
 8005604:	2300      	movs	r3, #0
 8005606:	460a      	mov	r2, r1
 8005608:	4911      	ldr	r1, [pc, #68]	@ (8005650 <xTimerCreateTimerTask+0x88>)
 800560a:	4812      	ldr	r0, [pc, #72]	@ (8005654 <xTimerCreateTimerTask+0x8c>)
 800560c:	f7ff f8d0 	bl	80047b0 <xTaskCreateStatic>
 8005610:	4603      	mov	r3, r0
 8005612:	4a11      	ldr	r2, [pc, #68]	@ (8005658 <xTimerCreateTimerTask+0x90>)
 8005614:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8005616:	4b10      	ldr	r3, [pc, #64]	@ (8005658 <xTimerCreateTimerTask+0x90>)
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	2b00      	cmp	r3, #0
 800561c:	d001      	beq.n	8005622 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800561e:	2301      	movs	r3, #1
 8005620:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8005622:	697b      	ldr	r3, [r7, #20]
 8005624:	2b00      	cmp	r3, #0
 8005626:	d10b      	bne.n	8005640 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8005628:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800562c:	f383 8811 	msr	BASEPRI, r3
 8005630:	f3bf 8f6f 	isb	sy
 8005634:	f3bf 8f4f 	dsb	sy
 8005638:	613b      	str	r3, [r7, #16]
}
 800563a:	bf00      	nop
 800563c:	bf00      	nop
 800563e:	e7fd      	b.n	800563c <xTimerCreateTimerTask+0x74>
	return xReturn;
 8005640:	697b      	ldr	r3, [r7, #20]
}
 8005642:	4618      	mov	r0, r3
 8005644:	3718      	adds	r7, #24
 8005646:	46bd      	mov	sp, r7
 8005648:	bd80      	pop	{r7, pc}
 800564a:	bf00      	nop
 800564c:	20000d8c 	.word	0x20000d8c
 8005650:	08006eb8 	.word	0x08006eb8
 8005654:	08005795 	.word	0x08005795
 8005658:	20000d90 	.word	0x20000d90

0800565c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800565c:	b580      	push	{r7, lr}
 800565e:	b08a      	sub	sp, #40	@ 0x28
 8005660:	af00      	add	r7, sp, #0
 8005662:	60f8      	str	r0, [r7, #12]
 8005664:	60b9      	str	r1, [r7, #8]
 8005666:	607a      	str	r2, [r7, #4]
 8005668:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800566a:	2300      	movs	r3, #0
 800566c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	2b00      	cmp	r3, #0
 8005672:	d10b      	bne.n	800568c <xTimerGenericCommand+0x30>
	__asm volatile
 8005674:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005678:	f383 8811 	msr	BASEPRI, r3
 800567c:	f3bf 8f6f 	isb	sy
 8005680:	f3bf 8f4f 	dsb	sy
 8005684:	623b      	str	r3, [r7, #32]
}
 8005686:	bf00      	nop
 8005688:	bf00      	nop
 800568a:	e7fd      	b.n	8005688 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800568c:	4b19      	ldr	r3, [pc, #100]	@ (80056f4 <xTimerGenericCommand+0x98>)
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	2b00      	cmp	r3, #0
 8005692:	d02a      	beq.n	80056ea <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8005694:	68bb      	ldr	r3, [r7, #8]
 8005696:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80056a0:	68bb      	ldr	r3, [r7, #8]
 80056a2:	2b05      	cmp	r3, #5
 80056a4:	dc18      	bgt.n	80056d8 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80056a6:	f7ff fead 	bl	8005404 <xTaskGetSchedulerState>
 80056aa:	4603      	mov	r3, r0
 80056ac:	2b02      	cmp	r3, #2
 80056ae:	d109      	bne.n	80056c4 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80056b0:	4b10      	ldr	r3, [pc, #64]	@ (80056f4 <xTimerGenericCommand+0x98>)
 80056b2:	6818      	ldr	r0, [r3, #0]
 80056b4:	f107 0110 	add.w	r1, r7, #16
 80056b8:	2300      	movs	r3, #0
 80056ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80056bc:	f7fe fc88 	bl	8003fd0 <xQueueGenericSend>
 80056c0:	6278      	str	r0, [r7, #36]	@ 0x24
 80056c2:	e012      	b.n	80056ea <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80056c4:	4b0b      	ldr	r3, [pc, #44]	@ (80056f4 <xTimerGenericCommand+0x98>)
 80056c6:	6818      	ldr	r0, [r3, #0]
 80056c8:	f107 0110 	add.w	r1, r7, #16
 80056cc:	2300      	movs	r3, #0
 80056ce:	2200      	movs	r2, #0
 80056d0:	f7fe fc7e 	bl	8003fd0 <xQueueGenericSend>
 80056d4:	6278      	str	r0, [r7, #36]	@ 0x24
 80056d6:	e008      	b.n	80056ea <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80056d8:	4b06      	ldr	r3, [pc, #24]	@ (80056f4 <xTimerGenericCommand+0x98>)
 80056da:	6818      	ldr	r0, [r3, #0]
 80056dc:	f107 0110 	add.w	r1, r7, #16
 80056e0:	2300      	movs	r3, #0
 80056e2:	683a      	ldr	r2, [r7, #0]
 80056e4:	f7fe fd76 	bl	80041d4 <xQueueGenericSendFromISR>
 80056e8:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80056ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80056ec:	4618      	mov	r0, r3
 80056ee:	3728      	adds	r7, #40	@ 0x28
 80056f0:	46bd      	mov	sp, r7
 80056f2:	bd80      	pop	{r7, pc}
 80056f4:	20000d8c 	.word	0x20000d8c

080056f8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80056f8:	b580      	push	{r7, lr}
 80056fa:	b088      	sub	sp, #32
 80056fc:	af02      	add	r7, sp, #8
 80056fe:	6078      	str	r0, [r7, #4]
 8005700:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005702:	4b23      	ldr	r3, [pc, #140]	@ (8005790 <prvProcessExpiredTimer+0x98>)
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	68db      	ldr	r3, [r3, #12]
 8005708:	68db      	ldr	r3, [r3, #12]
 800570a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800570c:	697b      	ldr	r3, [r7, #20]
 800570e:	3304      	adds	r3, #4
 8005710:	4618      	mov	r0, r3
 8005712:	f7fe fb29 	bl	8003d68 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005716:	697b      	ldr	r3, [r7, #20]
 8005718:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800571c:	f003 0304 	and.w	r3, r3, #4
 8005720:	2b00      	cmp	r3, #0
 8005722:	d023      	beq.n	800576c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8005724:	697b      	ldr	r3, [r7, #20]
 8005726:	699a      	ldr	r2, [r3, #24]
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	18d1      	adds	r1, r2, r3
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	683a      	ldr	r2, [r7, #0]
 8005730:	6978      	ldr	r0, [r7, #20]
 8005732:	f000 f8d5 	bl	80058e0 <prvInsertTimerInActiveList>
 8005736:	4603      	mov	r3, r0
 8005738:	2b00      	cmp	r3, #0
 800573a:	d020      	beq.n	800577e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800573c:	2300      	movs	r3, #0
 800573e:	9300      	str	r3, [sp, #0]
 8005740:	2300      	movs	r3, #0
 8005742:	687a      	ldr	r2, [r7, #4]
 8005744:	2100      	movs	r1, #0
 8005746:	6978      	ldr	r0, [r7, #20]
 8005748:	f7ff ff88 	bl	800565c <xTimerGenericCommand>
 800574c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800574e:	693b      	ldr	r3, [r7, #16]
 8005750:	2b00      	cmp	r3, #0
 8005752:	d114      	bne.n	800577e <prvProcessExpiredTimer+0x86>
	__asm volatile
 8005754:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005758:	f383 8811 	msr	BASEPRI, r3
 800575c:	f3bf 8f6f 	isb	sy
 8005760:	f3bf 8f4f 	dsb	sy
 8005764:	60fb      	str	r3, [r7, #12]
}
 8005766:	bf00      	nop
 8005768:	bf00      	nop
 800576a:	e7fd      	b.n	8005768 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800576c:	697b      	ldr	r3, [r7, #20]
 800576e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005772:	f023 0301 	bic.w	r3, r3, #1
 8005776:	b2da      	uxtb	r2, r3
 8005778:	697b      	ldr	r3, [r7, #20]
 800577a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800577e:	697b      	ldr	r3, [r7, #20]
 8005780:	6a1b      	ldr	r3, [r3, #32]
 8005782:	6978      	ldr	r0, [r7, #20]
 8005784:	4798      	blx	r3
}
 8005786:	bf00      	nop
 8005788:	3718      	adds	r7, #24
 800578a:	46bd      	mov	sp, r7
 800578c:	bd80      	pop	{r7, pc}
 800578e:	bf00      	nop
 8005790:	20000d84 	.word	0x20000d84

08005794 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8005794:	b580      	push	{r7, lr}
 8005796:	b084      	sub	sp, #16
 8005798:	af00      	add	r7, sp, #0
 800579a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800579c:	f107 0308 	add.w	r3, r7, #8
 80057a0:	4618      	mov	r0, r3
 80057a2:	f000 f859 	bl	8005858 <prvGetNextExpireTime>
 80057a6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80057a8:	68bb      	ldr	r3, [r7, #8]
 80057aa:	4619      	mov	r1, r3
 80057ac:	68f8      	ldr	r0, [r7, #12]
 80057ae:	f000 f805 	bl	80057bc <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80057b2:	f000 f8d7 	bl	8005964 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80057b6:	bf00      	nop
 80057b8:	e7f0      	b.n	800579c <prvTimerTask+0x8>
	...

080057bc <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80057bc:	b580      	push	{r7, lr}
 80057be:	b084      	sub	sp, #16
 80057c0:	af00      	add	r7, sp, #0
 80057c2:	6078      	str	r0, [r7, #4]
 80057c4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80057c6:	f7ff fa37 	bl	8004c38 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80057ca:	f107 0308 	add.w	r3, r7, #8
 80057ce:	4618      	mov	r0, r3
 80057d0:	f000 f866 	bl	80058a0 <prvSampleTimeNow>
 80057d4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80057d6:	68bb      	ldr	r3, [r7, #8]
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d130      	bne.n	800583e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80057dc:	683b      	ldr	r3, [r7, #0]
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d10a      	bne.n	80057f8 <prvProcessTimerOrBlockTask+0x3c>
 80057e2:	687a      	ldr	r2, [r7, #4]
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	429a      	cmp	r2, r3
 80057e8:	d806      	bhi.n	80057f8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80057ea:	f7ff fa33 	bl	8004c54 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80057ee:	68f9      	ldr	r1, [r7, #12]
 80057f0:	6878      	ldr	r0, [r7, #4]
 80057f2:	f7ff ff81 	bl	80056f8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80057f6:	e024      	b.n	8005842 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80057f8:	683b      	ldr	r3, [r7, #0]
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d008      	beq.n	8005810 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80057fe:	4b13      	ldr	r3, [pc, #76]	@ (800584c <prvProcessTimerOrBlockTask+0x90>)
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	2b00      	cmp	r3, #0
 8005806:	d101      	bne.n	800580c <prvProcessTimerOrBlockTask+0x50>
 8005808:	2301      	movs	r3, #1
 800580a:	e000      	b.n	800580e <prvProcessTimerOrBlockTask+0x52>
 800580c:	2300      	movs	r3, #0
 800580e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8005810:	4b0f      	ldr	r3, [pc, #60]	@ (8005850 <prvProcessTimerOrBlockTask+0x94>)
 8005812:	6818      	ldr	r0, [r3, #0]
 8005814:	687a      	ldr	r2, [r7, #4]
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	1ad3      	subs	r3, r2, r3
 800581a:	683a      	ldr	r2, [r7, #0]
 800581c:	4619      	mov	r1, r3
 800581e:	f7fe ff93 	bl	8004748 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8005822:	f7ff fa17 	bl	8004c54 <xTaskResumeAll>
 8005826:	4603      	mov	r3, r0
 8005828:	2b00      	cmp	r3, #0
 800582a:	d10a      	bne.n	8005842 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800582c:	4b09      	ldr	r3, [pc, #36]	@ (8005854 <prvProcessTimerOrBlockTask+0x98>)
 800582e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005832:	601a      	str	r2, [r3, #0]
 8005834:	f3bf 8f4f 	dsb	sy
 8005838:	f3bf 8f6f 	isb	sy
}
 800583c:	e001      	b.n	8005842 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800583e:	f7ff fa09 	bl	8004c54 <xTaskResumeAll>
}
 8005842:	bf00      	nop
 8005844:	3710      	adds	r7, #16
 8005846:	46bd      	mov	sp, r7
 8005848:	bd80      	pop	{r7, pc}
 800584a:	bf00      	nop
 800584c:	20000d88 	.word	0x20000d88
 8005850:	20000d8c 	.word	0x20000d8c
 8005854:	e000ed04 	.word	0xe000ed04

08005858 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8005858:	b480      	push	{r7}
 800585a:	b085      	sub	sp, #20
 800585c:	af00      	add	r7, sp, #0
 800585e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005860:	4b0e      	ldr	r3, [pc, #56]	@ (800589c <prvGetNextExpireTime+0x44>)
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	2b00      	cmp	r3, #0
 8005868:	d101      	bne.n	800586e <prvGetNextExpireTime+0x16>
 800586a:	2201      	movs	r2, #1
 800586c:	e000      	b.n	8005870 <prvGetNextExpireTime+0x18>
 800586e:	2200      	movs	r2, #0
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	2b00      	cmp	r3, #0
 800587a:	d105      	bne.n	8005888 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800587c:	4b07      	ldr	r3, [pc, #28]	@ (800589c <prvGetNextExpireTime+0x44>)
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	68db      	ldr	r3, [r3, #12]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	60fb      	str	r3, [r7, #12]
 8005886:	e001      	b.n	800588c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8005888:	2300      	movs	r3, #0
 800588a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800588c:	68fb      	ldr	r3, [r7, #12]
}
 800588e:	4618      	mov	r0, r3
 8005890:	3714      	adds	r7, #20
 8005892:	46bd      	mov	sp, r7
 8005894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005898:	4770      	bx	lr
 800589a:	bf00      	nop
 800589c:	20000d84 	.word	0x20000d84

080058a0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80058a0:	b580      	push	{r7, lr}
 80058a2:	b084      	sub	sp, #16
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80058a8:	f7ff fa72 	bl	8004d90 <xTaskGetTickCount>
 80058ac:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80058ae:	4b0b      	ldr	r3, [pc, #44]	@ (80058dc <prvSampleTimeNow+0x3c>)
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	68fa      	ldr	r2, [r7, #12]
 80058b4:	429a      	cmp	r2, r3
 80058b6:	d205      	bcs.n	80058c4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80058b8:	f000 f93a 	bl	8005b30 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	2201      	movs	r2, #1
 80058c0:	601a      	str	r2, [r3, #0]
 80058c2:	e002      	b.n	80058ca <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	2200      	movs	r2, #0
 80058c8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80058ca:	4a04      	ldr	r2, [pc, #16]	@ (80058dc <prvSampleTimeNow+0x3c>)
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80058d0:	68fb      	ldr	r3, [r7, #12]
}
 80058d2:	4618      	mov	r0, r3
 80058d4:	3710      	adds	r7, #16
 80058d6:	46bd      	mov	sp, r7
 80058d8:	bd80      	pop	{r7, pc}
 80058da:	bf00      	nop
 80058dc:	20000d94 	.word	0x20000d94

080058e0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80058e0:	b580      	push	{r7, lr}
 80058e2:	b086      	sub	sp, #24
 80058e4:	af00      	add	r7, sp, #0
 80058e6:	60f8      	str	r0, [r7, #12]
 80058e8:	60b9      	str	r1, [r7, #8]
 80058ea:	607a      	str	r2, [r7, #4]
 80058ec:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80058ee:	2300      	movs	r3, #0
 80058f0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	68ba      	ldr	r2, [r7, #8]
 80058f6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	68fa      	ldr	r2, [r7, #12]
 80058fc:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80058fe:	68ba      	ldr	r2, [r7, #8]
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	429a      	cmp	r2, r3
 8005904:	d812      	bhi.n	800592c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005906:	687a      	ldr	r2, [r7, #4]
 8005908:	683b      	ldr	r3, [r7, #0]
 800590a:	1ad2      	subs	r2, r2, r3
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	699b      	ldr	r3, [r3, #24]
 8005910:	429a      	cmp	r2, r3
 8005912:	d302      	bcc.n	800591a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8005914:	2301      	movs	r3, #1
 8005916:	617b      	str	r3, [r7, #20]
 8005918:	e01b      	b.n	8005952 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800591a:	4b10      	ldr	r3, [pc, #64]	@ (800595c <prvInsertTimerInActiveList+0x7c>)
 800591c:	681a      	ldr	r2, [r3, #0]
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	3304      	adds	r3, #4
 8005922:	4619      	mov	r1, r3
 8005924:	4610      	mov	r0, r2
 8005926:	f7fe f9e6 	bl	8003cf6 <vListInsert>
 800592a:	e012      	b.n	8005952 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800592c:	687a      	ldr	r2, [r7, #4]
 800592e:	683b      	ldr	r3, [r7, #0]
 8005930:	429a      	cmp	r2, r3
 8005932:	d206      	bcs.n	8005942 <prvInsertTimerInActiveList+0x62>
 8005934:	68ba      	ldr	r2, [r7, #8]
 8005936:	683b      	ldr	r3, [r7, #0]
 8005938:	429a      	cmp	r2, r3
 800593a:	d302      	bcc.n	8005942 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800593c:	2301      	movs	r3, #1
 800593e:	617b      	str	r3, [r7, #20]
 8005940:	e007      	b.n	8005952 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005942:	4b07      	ldr	r3, [pc, #28]	@ (8005960 <prvInsertTimerInActiveList+0x80>)
 8005944:	681a      	ldr	r2, [r3, #0]
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	3304      	adds	r3, #4
 800594a:	4619      	mov	r1, r3
 800594c:	4610      	mov	r0, r2
 800594e:	f7fe f9d2 	bl	8003cf6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8005952:	697b      	ldr	r3, [r7, #20]
}
 8005954:	4618      	mov	r0, r3
 8005956:	3718      	adds	r7, #24
 8005958:	46bd      	mov	sp, r7
 800595a:	bd80      	pop	{r7, pc}
 800595c:	20000d88 	.word	0x20000d88
 8005960:	20000d84 	.word	0x20000d84

08005964 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8005964:	b580      	push	{r7, lr}
 8005966:	b08e      	sub	sp, #56	@ 0x38
 8005968:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800596a:	e0ce      	b.n	8005b0a <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	2b00      	cmp	r3, #0
 8005970:	da19      	bge.n	80059a6 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8005972:	1d3b      	adds	r3, r7, #4
 8005974:	3304      	adds	r3, #4
 8005976:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8005978:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800597a:	2b00      	cmp	r3, #0
 800597c:	d10b      	bne.n	8005996 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800597e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005982:	f383 8811 	msr	BASEPRI, r3
 8005986:	f3bf 8f6f 	isb	sy
 800598a:	f3bf 8f4f 	dsb	sy
 800598e:	61fb      	str	r3, [r7, #28]
}
 8005990:	bf00      	nop
 8005992:	bf00      	nop
 8005994:	e7fd      	b.n	8005992 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8005996:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800599c:	6850      	ldr	r0, [r2, #4]
 800599e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80059a0:	6892      	ldr	r2, [r2, #8]
 80059a2:	4611      	mov	r1, r2
 80059a4:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	f2c0 80ae 	blt.w	8005b0a <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80059b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059b4:	695b      	ldr	r3, [r3, #20]
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d004      	beq.n	80059c4 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80059ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059bc:	3304      	adds	r3, #4
 80059be:	4618      	mov	r0, r3
 80059c0:	f7fe f9d2 	bl	8003d68 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80059c4:	463b      	mov	r3, r7
 80059c6:	4618      	mov	r0, r3
 80059c8:	f7ff ff6a 	bl	80058a0 <prvSampleTimeNow>
 80059cc:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	2b09      	cmp	r3, #9
 80059d2:	f200 8097 	bhi.w	8005b04 <prvProcessReceivedCommands+0x1a0>
 80059d6:	a201      	add	r2, pc, #4	@ (adr r2, 80059dc <prvProcessReceivedCommands+0x78>)
 80059d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059dc:	08005a05 	.word	0x08005a05
 80059e0:	08005a05 	.word	0x08005a05
 80059e4:	08005a05 	.word	0x08005a05
 80059e8:	08005a7b 	.word	0x08005a7b
 80059ec:	08005a8f 	.word	0x08005a8f
 80059f0:	08005adb 	.word	0x08005adb
 80059f4:	08005a05 	.word	0x08005a05
 80059f8:	08005a05 	.word	0x08005a05
 80059fc:	08005a7b 	.word	0x08005a7b
 8005a00:	08005a8f 	.word	0x08005a8f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005a04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a06:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005a0a:	f043 0301 	orr.w	r3, r3, #1
 8005a0e:	b2da      	uxtb	r2, r3
 8005a10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a12:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8005a16:	68ba      	ldr	r2, [r7, #8]
 8005a18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a1a:	699b      	ldr	r3, [r3, #24]
 8005a1c:	18d1      	adds	r1, r2, r3
 8005a1e:	68bb      	ldr	r3, [r7, #8]
 8005a20:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a22:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005a24:	f7ff ff5c 	bl	80058e0 <prvInsertTimerInActiveList>
 8005a28:	4603      	mov	r3, r0
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d06c      	beq.n	8005b08 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005a2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a30:	6a1b      	ldr	r3, [r3, #32]
 8005a32:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005a34:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005a36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a38:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005a3c:	f003 0304 	and.w	r3, r3, #4
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d061      	beq.n	8005b08 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8005a44:	68ba      	ldr	r2, [r7, #8]
 8005a46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a48:	699b      	ldr	r3, [r3, #24]
 8005a4a:	441a      	add	r2, r3
 8005a4c:	2300      	movs	r3, #0
 8005a4e:	9300      	str	r3, [sp, #0]
 8005a50:	2300      	movs	r3, #0
 8005a52:	2100      	movs	r1, #0
 8005a54:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005a56:	f7ff fe01 	bl	800565c <xTimerGenericCommand>
 8005a5a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8005a5c:	6a3b      	ldr	r3, [r7, #32]
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d152      	bne.n	8005b08 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8005a62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a66:	f383 8811 	msr	BASEPRI, r3
 8005a6a:	f3bf 8f6f 	isb	sy
 8005a6e:	f3bf 8f4f 	dsb	sy
 8005a72:	61bb      	str	r3, [r7, #24]
}
 8005a74:	bf00      	nop
 8005a76:	bf00      	nop
 8005a78:	e7fd      	b.n	8005a76 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005a7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a7c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005a80:	f023 0301 	bic.w	r3, r3, #1
 8005a84:	b2da      	uxtb	r2, r3
 8005a86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a88:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8005a8c:	e03d      	b.n	8005b0a <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005a8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a90:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005a94:	f043 0301 	orr.w	r3, r3, #1
 8005a98:	b2da      	uxtb	r2, r3
 8005a9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a9c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8005aa0:	68ba      	ldr	r2, [r7, #8]
 8005aa2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005aa4:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8005aa6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005aa8:	699b      	ldr	r3, [r3, #24]
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d10b      	bne.n	8005ac6 <prvProcessReceivedCommands+0x162>
	__asm volatile
 8005aae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ab2:	f383 8811 	msr	BASEPRI, r3
 8005ab6:	f3bf 8f6f 	isb	sy
 8005aba:	f3bf 8f4f 	dsb	sy
 8005abe:	617b      	str	r3, [r7, #20]
}
 8005ac0:	bf00      	nop
 8005ac2:	bf00      	nop
 8005ac4:	e7fd      	b.n	8005ac2 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8005ac6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ac8:	699a      	ldr	r2, [r3, #24]
 8005aca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005acc:	18d1      	adds	r1, r2, r3
 8005ace:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ad0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ad2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005ad4:	f7ff ff04 	bl	80058e0 <prvInsertTimerInActiveList>
					break;
 8005ad8:	e017      	b.n	8005b0a <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8005ada:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005adc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005ae0:	f003 0302 	and.w	r3, r3, #2
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d103      	bne.n	8005af0 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8005ae8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005aea:	f000 fbe5 	bl	80062b8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8005aee:	e00c      	b.n	8005b0a <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005af0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005af2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005af6:	f023 0301 	bic.w	r3, r3, #1
 8005afa:	b2da      	uxtb	r2, r3
 8005afc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005afe:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8005b02:	e002      	b.n	8005b0a <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8005b04:	bf00      	nop
 8005b06:	e000      	b.n	8005b0a <prvProcessReceivedCommands+0x1a6>
					break;
 8005b08:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005b0a:	4b08      	ldr	r3, [pc, #32]	@ (8005b2c <prvProcessReceivedCommands+0x1c8>)
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	1d39      	adds	r1, r7, #4
 8005b10:	2200      	movs	r2, #0
 8005b12:	4618      	mov	r0, r3
 8005b14:	f7fe fbfc 	bl	8004310 <xQueueReceive>
 8005b18:	4603      	mov	r3, r0
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	f47f af26 	bne.w	800596c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8005b20:	bf00      	nop
 8005b22:	bf00      	nop
 8005b24:	3730      	adds	r7, #48	@ 0x30
 8005b26:	46bd      	mov	sp, r7
 8005b28:	bd80      	pop	{r7, pc}
 8005b2a:	bf00      	nop
 8005b2c:	20000d8c 	.word	0x20000d8c

08005b30 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8005b30:	b580      	push	{r7, lr}
 8005b32:	b088      	sub	sp, #32
 8005b34:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005b36:	e049      	b.n	8005bcc <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005b38:	4b2e      	ldr	r3, [pc, #184]	@ (8005bf4 <prvSwitchTimerLists+0xc4>)
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	68db      	ldr	r3, [r3, #12]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005b42:	4b2c      	ldr	r3, [pc, #176]	@ (8005bf4 <prvSwitchTimerLists+0xc4>)
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	68db      	ldr	r3, [r3, #12]
 8005b48:	68db      	ldr	r3, [r3, #12]
 8005b4a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	3304      	adds	r3, #4
 8005b50:	4618      	mov	r0, r3
 8005b52:	f7fe f909 	bl	8003d68 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	6a1b      	ldr	r3, [r3, #32]
 8005b5a:	68f8      	ldr	r0, [r7, #12]
 8005b5c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005b64:	f003 0304 	and.w	r3, r3, #4
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d02f      	beq.n	8005bcc <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	699b      	ldr	r3, [r3, #24]
 8005b70:	693a      	ldr	r2, [r7, #16]
 8005b72:	4413      	add	r3, r2
 8005b74:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8005b76:	68ba      	ldr	r2, [r7, #8]
 8005b78:	693b      	ldr	r3, [r7, #16]
 8005b7a:	429a      	cmp	r2, r3
 8005b7c:	d90e      	bls.n	8005b9c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	68ba      	ldr	r2, [r7, #8]
 8005b82:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	68fa      	ldr	r2, [r7, #12]
 8005b88:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005b8a:	4b1a      	ldr	r3, [pc, #104]	@ (8005bf4 <prvSwitchTimerLists+0xc4>)
 8005b8c:	681a      	ldr	r2, [r3, #0]
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	3304      	adds	r3, #4
 8005b92:	4619      	mov	r1, r3
 8005b94:	4610      	mov	r0, r2
 8005b96:	f7fe f8ae 	bl	8003cf6 <vListInsert>
 8005b9a:	e017      	b.n	8005bcc <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005b9c:	2300      	movs	r3, #0
 8005b9e:	9300      	str	r3, [sp, #0]
 8005ba0:	2300      	movs	r3, #0
 8005ba2:	693a      	ldr	r2, [r7, #16]
 8005ba4:	2100      	movs	r1, #0
 8005ba6:	68f8      	ldr	r0, [r7, #12]
 8005ba8:	f7ff fd58 	bl	800565c <xTimerGenericCommand>
 8005bac:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d10b      	bne.n	8005bcc <prvSwitchTimerLists+0x9c>
	__asm volatile
 8005bb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bb8:	f383 8811 	msr	BASEPRI, r3
 8005bbc:	f3bf 8f6f 	isb	sy
 8005bc0:	f3bf 8f4f 	dsb	sy
 8005bc4:	603b      	str	r3, [r7, #0]
}
 8005bc6:	bf00      	nop
 8005bc8:	bf00      	nop
 8005bca:	e7fd      	b.n	8005bc8 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005bcc:	4b09      	ldr	r3, [pc, #36]	@ (8005bf4 <prvSwitchTimerLists+0xc4>)
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d1b0      	bne.n	8005b38 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8005bd6:	4b07      	ldr	r3, [pc, #28]	@ (8005bf4 <prvSwitchTimerLists+0xc4>)
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8005bdc:	4b06      	ldr	r3, [pc, #24]	@ (8005bf8 <prvSwitchTimerLists+0xc8>)
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	4a04      	ldr	r2, [pc, #16]	@ (8005bf4 <prvSwitchTimerLists+0xc4>)
 8005be2:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8005be4:	4a04      	ldr	r2, [pc, #16]	@ (8005bf8 <prvSwitchTimerLists+0xc8>)
 8005be6:	697b      	ldr	r3, [r7, #20]
 8005be8:	6013      	str	r3, [r2, #0]
}
 8005bea:	bf00      	nop
 8005bec:	3718      	adds	r7, #24
 8005bee:	46bd      	mov	sp, r7
 8005bf0:	bd80      	pop	{r7, pc}
 8005bf2:	bf00      	nop
 8005bf4:	20000d84 	.word	0x20000d84
 8005bf8:	20000d88 	.word	0x20000d88

08005bfc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8005bfc:	b580      	push	{r7, lr}
 8005bfe:	b082      	sub	sp, #8
 8005c00:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8005c02:	f000 f969 	bl	8005ed8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8005c06:	4b15      	ldr	r3, [pc, #84]	@ (8005c5c <prvCheckForValidListAndQueue+0x60>)
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d120      	bne.n	8005c50 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8005c0e:	4814      	ldr	r0, [pc, #80]	@ (8005c60 <prvCheckForValidListAndQueue+0x64>)
 8005c10:	f7fe f820 	bl	8003c54 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8005c14:	4813      	ldr	r0, [pc, #76]	@ (8005c64 <prvCheckForValidListAndQueue+0x68>)
 8005c16:	f7fe f81d 	bl	8003c54 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8005c1a:	4b13      	ldr	r3, [pc, #76]	@ (8005c68 <prvCheckForValidListAndQueue+0x6c>)
 8005c1c:	4a10      	ldr	r2, [pc, #64]	@ (8005c60 <prvCheckForValidListAndQueue+0x64>)
 8005c1e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8005c20:	4b12      	ldr	r3, [pc, #72]	@ (8005c6c <prvCheckForValidListAndQueue+0x70>)
 8005c22:	4a10      	ldr	r2, [pc, #64]	@ (8005c64 <prvCheckForValidListAndQueue+0x68>)
 8005c24:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8005c26:	2300      	movs	r3, #0
 8005c28:	9300      	str	r3, [sp, #0]
 8005c2a:	4b11      	ldr	r3, [pc, #68]	@ (8005c70 <prvCheckForValidListAndQueue+0x74>)
 8005c2c:	4a11      	ldr	r2, [pc, #68]	@ (8005c74 <prvCheckForValidListAndQueue+0x78>)
 8005c2e:	2110      	movs	r1, #16
 8005c30:	200a      	movs	r0, #10
 8005c32:	f7fe f92d 	bl	8003e90 <xQueueGenericCreateStatic>
 8005c36:	4603      	mov	r3, r0
 8005c38:	4a08      	ldr	r2, [pc, #32]	@ (8005c5c <prvCheckForValidListAndQueue+0x60>)
 8005c3a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8005c3c:	4b07      	ldr	r3, [pc, #28]	@ (8005c5c <prvCheckForValidListAndQueue+0x60>)
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d005      	beq.n	8005c50 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8005c44:	4b05      	ldr	r3, [pc, #20]	@ (8005c5c <prvCheckForValidListAndQueue+0x60>)
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	490b      	ldr	r1, [pc, #44]	@ (8005c78 <prvCheckForValidListAndQueue+0x7c>)
 8005c4a:	4618      	mov	r0, r3
 8005c4c:	f7fe fd52 	bl	80046f4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005c50:	f000 f974 	bl	8005f3c <vPortExitCritical>
}
 8005c54:	bf00      	nop
 8005c56:	46bd      	mov	sp, r7
 8005c58:	bd80      	pop	{r7, pc}
 8005c5a:	bf00      	nop
 8005c5c:	20000d8c 	.word	0x20000d8c
 8005c60:	20000d5c 	.word	0x20000d5c
 8005c64:	20000d70 	.word	0x20000d70
 8005c68:	20000d84 	.word	0x20000d84
 8005c6c:	20000d88 	.word	0x20000d88
 8005c70:	20000e38 	.word	0x20000e38
 8005c74:	20000d98 	.word	0x20000d98
 8005c78:	08006ec0 	.word	0x08006ec0

08005c7c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005c7c:	b480      	push	{r7}
 8005c7e:	b085      	sub	sp, #20
 8005c80:	af00      	add	r7, sp, #0
 8005c82:	60f8      	str	r0, [r7, #12]
 8005c84:	60b9      	str	r1, [r7, #8]
 8005c86:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	3b04      	subs	r3, #4
 8005c8c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8005c94:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	3b04      	subs	r3, #4
 8005c9a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005c9c:	68bb      	ldr	r3, [r7, #8]
 8005c9e:	f023 0201 	bic.w	r2, r3, #1
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	3b04      	subs	r3, #4
 8005caa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005cac:	4a0c      	ldr	r2, [pc, #48]	@ (8005ce0 <pxPortInitialiseStack+0x64>)
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	3b14      	subs	r3, #20
 8005cb6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005cb8:	687a      	ldr	r2, [r7, #4]
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	3b04      	subs	r3, #4
 8005cc2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	f06f 0202 	mvn.w	r2, #2
 8005cca:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	3b20      	subs	r3, #32
 8005cd0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005cd2:	68fb      	ldr	r3, [r7, #12]
}
 8005cd4:	4618      	mov	r0, r3
 8005cd6:	3714      	adds	r7, #20
 8005cd8:	46bd      	mov	sp, r7
 8005cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cde:	4770      	bx	lr
 8005ce0:	08005ce5 	.word	0x08005ce5

08005ce4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005ce4:	b480      	push	{r7}
 8005ce6:	b085      	sub	sp, #20
 8005ce8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8005cea:	2300      	movs	r3, #0
 8005cec:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005cee:	4b13      	ldr	r3, [pc, #76]	@ (8005d3c <prvTaskExitError+0x58>)
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cf6:	d00b      	beq.n	8005d10 <prvTaskExitError+0x2c>
	__asm volatile
 8005cf8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cfc:	f383 8811 	msr	BASEPRI, r3
 8005d00:	f3bf 8f6f 	isb	sy
 8005d04:	f3bf 8f4f 	dsb	sy
 8005d08:	60fb      	str	r3, [r7, #12]
}
 8005d0a:	bf00      	nop
 8005d0c:	bf00      	nop
 8005d0e:	e7fd      	b.n	8005d0c <prvTaskExitError+0x28>
	__asm volatile
 8005d10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d14:	f383 8811 	msr	BASEPRI, r3
 8005d18:	f3bf 8f6f 	isb	sy
 8005d1c:	f3bf 8f4f 	dsb	sy
 8005d20:	60bb      	str	r3, [r7, #8]
}
 8005d22:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8005d24:	bf00      	nop
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d0fc      	beq.n	8005d26 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005d2c:	bf00      	nop
 8005d2e:	bf00      	nop
 8005d30:	3714      	adds	r7, #20
 8005d32:	46bd      	mov	sp, r7
 8005d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d38:	4770      	bx	lr
 8005d3a:	bf00      	nop
 8005d3c:	20000008 	.word	0x20000008

08005d40 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005d40:	4b07      	ldr	r3, [pc, #28]	@ (8005d60 <pxCurrentTCBConst2>)
 8005d42:	6819      	ldr	r1, [r3, #0]
 8005d44:	6808      	ldr	r0, [r1, #0]
 8005d46:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d4a:	f380 8809 	msr	PSP, r0
 8005d4e:	f3bf 8f6f 	isb	sy
 8005d52:	f04f 0000 	mov.w	r0, #0
 8005d56:	f380 8811 	msr	BASEPRI, r0
 8005d5a:	4770      	bx	lr
 8005d5c:	f3af 8000 	nop.w

08005d60 <pxCurrentTCBConst2>:
 8005d60:	2000085c 	.word	0x2000085c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005d64:	bf00      	nop
 8005d66:	bf00      	nop

08005d68 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005d68:	4808      	ldr	r0, [pc, #32]	@ (8005d8c <prvPortStartFirstTask+0x24>)
 8005d6a:	6800      	ldr	r0, [r0, #0]
 8005d6c:	6800      	ldr	r0, [r0, #0]
 8005d6e:	f380 8808 	msr	MSP, r0
 8005d72:	f04f 0000 	mov.w	r0, #0
 8005d76:	f380 8814 	msr	CONTROL, r0
 8005d7a:	b662      	cpsie	i
 8005d7c:	b661      	cpsie	f
 8005d7e:	f3bf 8f4f 	dsb	sy
 8005d82:	f3bf 8f6f 	isb	sy
 8005d86:	df00      	svc	0
 8005d88:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8005d8a:	bf00      	nop
 8005d8c:	e000ed08 	.word	0xe000ed08

08005d90 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005d90:	b580      	push	{r7, lr}
 8005d92:	b086      	sub	sp, #24
 8005d94:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005d96:	4b47      	ldr	r3, [pc, #284]	@ (8005eb4 <xPortStartScheduler+0x124>)
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	4a47      	ldr	r2, [pc, #284]	@ (8005eb8 <xPortStartScheduler+0x128>)
 8005d9c:	4293      	cmp	r3, r2
 8005d9e:	d10b      	bne.n	8005db8 <xPortStartScheduler+0x28>
	__asm volatile
 8005da0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005da4:	f383 8811 	msr	BASEPRI, r3
 8005da8:	f3bf 8f6f 	isb	sy
 8005dac:	f3bf 8f4f 	dsb	sy
 8005db0:	60fb      	str	r3, [r7, #12]
}
 8005db2:	bf00      	nop
 8005db4:	bf00      	nop
 8005db6:	e7fd      	b.n	8005db4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005db8:	4b3e      	ldr	r3, [pc, #248]	@ (8005eb4 <xPortStartScheduler+0x124>)
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	4a3f      	ldr	r2, [pc, #252]	@ (8005ebc <xPortStartScheduler+0x12c>)
 8005dbe:	4293      	cmp	r3, r2
 8005dc0:	d10b      	bne.n	8005dda <xPortStartScheduler+0x4a>
	__asm volatile
 8005dc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dc6:	f383 8811 	msr	BASEPRI, r3
 8005dca:	f3bf 8f6f 	isb	sy
 8005dce:	f3bf 8f4f 	dsb	sy
 8005dd2:	613b      	str	r3, [r7, #16]
}
 8005dd4:	bf00      	nop
 8005dd6:	bf00      	nop
 8005dd8:	e7fd      	b.n	8005dd6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005dda:	4b39      	ldr	r3, [pc, #228]	@ (8005ec0 <xPortStartScheduler+0x130>)
 8005ddc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005dde:	697b      	ldr	r3, [r7, #20]
 8005de0:	781b      	ldrb	r3, [r3, #0]
 8005de2:	b2db      	uxtb	r3, r3
 8005de4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005de6:	697b      	ldr	r3, [r7, #20]
 8005de8:	22ff      	movs	r2, #255	@ 0xff
 8005dea:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005dec:	697b      	ldr	r3, [r7, #20]
 8005dee:	781b      	ldrb	r3, [r3, #0]
 8005df0:	b2db      	uxtb	r3, r3
 8005df2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005df4:	78fb      	ldrb	r3, [r7, #3]
 8005df6:	b2db      	uxtb	r3, r3
 8005df8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8005dfc:	b2da      	uxtb	r2, r3
 8005dfe:	4b31      	ldr	r3, [pc, #196]	@ (8005ec4 <xPortStartScheduler+0x134>)
 8005e00:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005e02:	4b31      	ldr	r3, [pc, #196]	@ (8005ec8 <xPortStartScheduler+0x138>)
 8005e04:	2207      	movs	r2, #7
 8005e06:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005e08:	e009      	b.n	8005e1e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8005e0a:	4b2f      	ldr	r3, [pc, #188]	@ (8005ec8 <xPortStartScheduler+0x138>)
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	3b01      	subs	r3, #1
 8005e10:	4a2d      	ldr	r2, [pc, #180]	@ (8005ec8 <xPortStartScheduler+0x138>)
 8005e12:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005e14:	78fb      	ldrb	r3, [r7, #3]
 8005e16:	b2db      	uxtb	r3, r3
 8005e18:	005b      	lsls	r3, r3, #1
 8005e1a:	b2db      	uxtb	r3, r3
 8005e1c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005e1e:	78fb      	ldrb	r3, [r7, #3]
 8005e20:	b2db      	uxtb	r3, r3
 8005e22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e26:	2b80      	cmp	r3, #128	@ 0x80
 8005e28:	d0ef      	beq.n	8005e0a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005e2a:	4b27      	ldr	r3, [pc, #156]	@ (8005ec8 <xPortStartScheduler+0x138>)
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	f1c3 0307 	rsb	r3, r3, #7
 8005e32:	2b04      	cmp	r3, #4
 8005e34:	d00b      	beq.n	8005e4e <xPortStartScheduler+0xbe>
	__asm volatile
 8005e36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e3a:	f383 8811 	msr	BASEPRI, r3
 8005e3e:	f3bf 8f6f 	isb	sy
 8005e42:	f3bf 8f4f 	dsb	sy
 8005e46:	60bb      	str	r3, [r7, #8]
}
 8005e48:	bf00      	nop
 8005e4a:	bf00      	nop
 8005e4c:	e7fd      	b.n	8005e4a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005e4e:	4b1e      	ldr	r3, [pc, #120]	@ (8005ec8 <xPortStartScheduler+0x138>)
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	021b      	lsls	r3, r3, #8
 8005e54:	4a1c      	ldr	r2, [pc, #112]	@ (8005ec8 <xPortStartScheduler+0x138>)
 8005e56:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005e58:	4b1b      	ldr	r3, [pc, #108]	@ (8005ec8 <xPortStartScheduler+0x138>)
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005e60:	4a19      	ldr	r2, [pc, #100]	@ (8005ec8 <xPortStartScheduler+0x138>)
 8005e62:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	b2da      	uxtb	r2, r3
 8005e68:	697b      	ldr	r3, [r7, #20]
 8005e6a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005e6c:	4b17      	ldr	r3, [pc, #92]	@ (8005ecc <xPortStartScheduler+0x13c>)
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	4a16      	ldr	r2, [pc, #88]	@ (8005ecc <xPortStartScheduler+0x13c>)
 8005e72:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005e76:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005e78:	4b14      	ldr	r3, [pc, #80]	@ (8005ecc <xPortStartScheduler+0x13c>)
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	4a13      	ldr	r2, [pc, #76]	@ (8005ecc <xPortStartScheduler+0x13c>)
 8005e7e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8005e82:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005e84:	f000 f8da 	bl	800603c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005e88:	4b11      	ldr	r3, [pc, #68]	@ (8005ed0 <xPortStartScheduler+0x140>)
 8005e8a:	2200      	movs	r2, #0
 8005e8c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8005e8e:	f000 f8f9 	bl	8006084 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005e92:	4b10      	ldr	r3, [pc, #64]	@ (8005ed4 <xPortStartScheduler+0x144>)
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	4a0f      	ldr	r2, [pc, #60]	@ (8005ed4 <xPortStartScheduler+0x144>)
 8005e98:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8005e9c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005e9e:	f7ff ff63 	bl	8005d68 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005ea2:	f7ff f83f 	bl	8004f24 <vTaskSwitchContext>
	prvTaskExitError();
 8005ea6:	f7ff ff1d 	bl	8005ce4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8005eaa:	2300      	movs	r3, #0
}
 8005eac:	4618      	mov	r0, r3
 8005eae:	3718      	adds	r7, #24
 8005eb0:	46bd      	mov	sp, r7
 8005eb2:	bd80      	pop	{r7, pc}
 8005eb4:	e000ed00 	.word	0xe000ed00
 8005eb8:	410fc271 	.word	0x410fc271
 8005ebc:	410fc270 	.word	0x410fc270
 8005ec0:	e000e400 	.word	0xe000e400
 8005ec4:	20000e88 	.word	0x20000e88
 8005ec8:	20000e8c 	.word	0x20000e8c
 8005ecc:	e000ed20 	.word	0xe000ed20
 8005ed0:	20000008 	.word	0x20000008
 8005ed4:	e000ef34 	.word	0xe000ef34

08005ed8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005ed8:	b480      	push	{r7}
 8005eda:	b083      	sub	sp, #12
 8005edc:	af00      	add	r7, sp, #0
	__asm volatile
 8005ede:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ee2:	f383 8811 	msr	BASEPRI, r3
 8005ee6:	f3bf 8f6f 	isb	sy
 8005eea:	f3bf 8f4f 	dsb	sy
 8005eee:	607b      	str	r3, [r7, #4]
}
 8005ef0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005ef2:	4b10      	ldr	r3, [pc, #64]	@ (8005f34 <vPortEnterCritical+0x5c>)
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	3301      	adds	r3, #1
 8005ef8:	4a0e      	ldr	r2, [pc, #56]	@ (8005f34 <vPortEnterCritical+0x5c>)
 8005efa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8005efc:	4b0d      	ldr	r3, [pc, #52]	@ (8005f34 <vPortEnterCritical+0x5c>)
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	2b01      	cmp	r3, #1
 8005f02:	d110      	bne.n	8005f26 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005f04:	4b0c      	ldr	r3, [pc, #48]	@ (8005f38 <vPortEnterCritical+0x60>)
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	b2db      	uxtb	r3, r3
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d00b      	beq.n	8005f26 <vPortEnterCritical+0x4e>
	__asm volatile
 8005f0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f12:	f383 8811 	msr	BASEPRI, r3
 8005f16:	f3bf 8f6f 	isb	sy
 8005f1a:	f3bf 8f4f 	dsb	sy
 8005f1e:	603b      	str	r3, [r7, #0]
}
 8005f20:	bf00      	nop
 8005f22:	bf00      	nop
 8005f24:	e7fd      	b.n	8005f22 <vPortEnterCritical+0x4a>
	}
}
 8005f26:	bf00      	nop
 8005f28:	370c      	adds	r7, #12
 8005f2a:	46bd      	mov	sp, r7
 8005f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f30:	4770      	bx	lr
 8005f32:	bf00      	nop
 8005f34:	20000008 	.word	0x20000008
 8005f38:	e000ed04 	.word	0xe000ed04

08005f3c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005f3c:	b480      	push	{r7}
 8005f3e:	b083      	sub	sp, #12
 8005f40:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005f42:	4b12      	ldr	r3, [pc, #72]	@ (8005f8c <vPortExitCritical+0x50>)
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d10b      	bne.n	8005f62 <vPortExitCritical+0x26>
	__asm volatile
 8005f4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f4e:	f383 8811 	msr	BASEPRI, r3
 8005f52:	f3bf 8f6f 	isb	sy
 8005f56:	f3bf 8f4f 	dsb	sy
 8005f5a:	607b      	str	r3, [r7, #4]
}
 8005f5c:	bf00      	nop
 8005f5e:	bf00      	nop
 8005f60:	e7fd      	b.n	8005f5e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005f62:	4b0a      	ldr	r3, [pc, #40]	@ (8005f8c <vPortExitCritical+0x50>)
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	3b01      	subs	r3, #1
 8005f68:	4a08      	ldr	r2, [pc, #32]	@ (8005f8c <vPortExitCritical+0x50>)
 8005f6a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005f6c:	4b07      	ldr	r3, [pc, #28]	@ (8005f8c <vPortExitCritical+0x50>)
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d105      	bne.n	8005f80 <vPortExitCritical+0x44>
 8005f74:	2300      	movs	r3, #0
 8005f76:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005f78:	683b      	ldr	r3, [r7, #0]
 8005f7a:	f383 8811 	msr	BASEPRI, r3
}
 8005f7e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005f80:	bf00      	nop
 8005f82:	370c      	adds	r7, #12
 8005f84:	46bd      	mov	sp, r7
 8005f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f8a:	4770      	bx	lr
 8005f8c:	20000008 	.word	0x20000008

08005f90 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005f90:	f3ef 8009 	mrs	r0, PSP
 8005f94:	f3bf 8f6f 	isb	sy
 8005f98:	4b15      	ldr	r3, [pc, #84]	@ (8005ff0 <pxCurrentTCBConst>)
 8005f9a:	681a      	ldr	r2, [r3, #0]
 8005f9c:	f01e 0f10 	tst.w	lr, #16
 8005fa0:	bf08      	it	eq
 8005fa2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005fa6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005faa:	6010      	str	r0, [r2, #0]
 8005fac:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005fb0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8005fb4:	f380 8811 	msr	BASEPRI, r0
 8005fb8:	f3bf 8f4f 	dsb	sy
 8005fbc:	f3bf 8f6f 	isb	sy
 8005fc0:	f7fe ffb0 	bl	8004f24 <vTaskSwitchContext>
 8005fc4:	f04f 0000 	mov.w	r0, #0
 8005fc8:	f380 8811 	msr	BASEPRI, r0
 8005fcc:	bc09      	pop	{r0, r3}
 8005fce:	6819      	ldr	r1, [r3, #0]
 8005fd0:	6808      	ldr	r0, [r1, #0]
 8005fd2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fd6:	f01e 0f10 	tst.w	lr, #16
 8005fda:	bf08      	it	eq
 8005fdc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005fe0:	f380 8809 	msr	PSP, r0
 8005fe4:	f3bf 8f6f 	isb	sy
 8005fe8:	4770      	bx	lr
 8005fea:	bf00      	nop
 8005fec:	f3af 8000 	nop.w

08005ff0 <pxCurrentTCBConst>:
 8005ff0:	2000085c 	.word	0x2000085c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005ff4:	bf00      	nop
 8005ff6:	bf00      	nop

08005ff8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005ff8:	b580      	push	{r7, lr}
 8005ffa:	b082      	sub	sp, #8
 8005ffc:	af00      	add	r7, sp, #0
	__asm volatile
 8005ffe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006002:	f383 8811 	msr	BASEPRI, r3
 8006006:	f3bf 8f6f 	isb	sy
 800600a:	f3bf 8f4f 	dsb	sy
 800600e:	607b      	str	r3, [r7, #4]
}
 8006010:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006012:	f7fe fecd 	bl	8004db0 <xTaskIncrementTick>
 8006016:	4603      	mov	r3, r0
 8006018:	2b00      	cmp	r3, #0
 800601a:	d003      	beq.n	8006024 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800601c:	4b06      	ldr	r3, [pc, #24]	@ (8006038 <xPortSysTickHandler+0x40>)
 800601e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006022:	601a      	str	r2, [r3, #0]
 8006024:	2300      	movs	r3, #0
 8006026:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006028:	683b      	ldr	r3, [r7, #0]
 800602a:	f383 8811 	msr	BASEPRI, r3
}
 800602e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006030:	bf00      	nop
 8006032:	3708      	adds	r7, #8
 8006034:	46bd      	mov	sp, r7
 8006036:	bd80      	pop	{r7, pc}
 8006038:	e000ed04 	.word	0xe000ed04

0800603c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800603c:	b480      	push	{r7}
 800603e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006040:	4b0b      	ldr	r3, [pc, #44]	@ (8006070 <vPortSetupTimerInterrupt+0x34>)
 8006042:	2200      	movs	r2, #0
 8006044:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006046:	4b0b      	ldr	r3, [pc, #44]	@ (8006074 <vPortSetupTimerInterrupt+0x38>)
 8006048:	2200      	movs	r2, #0
 800604a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800604c:	4b0a      	ldr	r3, [pc, #40]	@ (8006078 <vPortSetupTimerInterrupt+0x3c>)
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	4a0a      	ldr	r2, [pc, #40]	@ (800607c <vPortSetupTimerInterrupt+0x40>)
 8006052:	fba2 2303 	umull	r2, r3, r2, r3
 8006056:	099b      	lsrs	r3, r3, #6
 8006058:	4a09      	ldr	r2, [pc, #36]	@ (8006080 <vPortSetupTimerInterrupt+0x44>)
 800605a:	3b01      	subs	r3, #1
 800605c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800605e:	4b04      	ldr	r3, [pc, #16]	@ (8006070 <vPortSetupTimerInterrupt+0x34>)
 8006060:	2207      	movs	r2, #7
 8006062:	601a      	str	r2, [r3, #0]
}
 8006064:	bf00      	nop
 8006066:	46bd      	mov	sp, r7
 8006068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606c:	4770      	bx	lr
 800606e:	bf00      	nop
 8006070:	e000e010 	.word	0xe000e010
 8006074:	e000e018 	.word	0xe000e018
 8006078:	20000000 	.word	0x20000000
 800607c:	10624dd3 	.word	0x10624dd3
 8006080:	e000e014 	.word	0xe000e014

08006084 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006084:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8006094 <vPortEnableVFP+0x10>
 8006088:	6801      	ldr	r1, [r0, #0]
 800608a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800608e:	6001      	str	r1, [r0, #0]
 8006090:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006092:	bf00      	nop
 8006094:	e000ed88 	.word	0xe000ed88

08006098 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006098:	b480      	push	{r7}
 800609a:	b085      	sub	sp, #20
 800609c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800609e:	f3ef 8305 	mrs	r3, IPSR
 80060a2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	2b0f      	cmp	r3, #15
 80060a8:	d915      	bls.n	80060d6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80060aa:	4a18      	ldr	r2, [pc, #96]	@ (800610c <vPortValidateInterruptPriority+0x74>)
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	4413      	add	r3, r2
 80060b0:	781b      	ldrb	r3, [r3, #0]
 80060b2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80060b4:	4b16      	ldr	r3, [pc, #88]	@ (8006110 <vPortValidateInterruptPriority+0x78>)
 80060b6:	781b      	ldrb	r3, [r3, #0]
 80060b8:	7afa      	ldrb	r2, [r7, #11]
 80060ba:	429a      	cmp	r2, r3
 80060bc:	d20b      	bcs.n	80060d6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80060be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060c2:	f383 8811 	msr	BASEPRI, r3
 80060c6:	f3bf 8f6f 	isb	sy
 80060ca:	f3bf 8f4f 	dsb	sy
 80060ce:	607b      	str	r3, [r7, #4]
}
 80060d0:	bf00      	nop
 80060d2:	bf00      	nop
 80060d4:	e7fd      	b.n	80060d2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80060d6:	4b0f      	ldr	r3, [pc, #60]	@ (8006114 <vPortValidateInterruptPriority+0x7c>)
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80060de:	4b0e      	ldr	r3, [pc, #56]	@ (8006118 <vPortValidateInterruptPriority+0x80>)
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	429a      	cmp	r2, r3
 80060e4:	d90b      	bls.n	80060fe <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80060e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060ea:	f383 8811 	msr	BASEPRI, r3
 80060ee:	f3bf 8f6f 	isb	sy
 80060f2:	f3bf 8f4f 	dsb	sy
 80060f6:	603b      	str	r3, [r7, #0]
}
 80060f8:	bf00      	nop
 80060fa:	bf00      	nop
 80060fc:	e7fd      	b.n	80060fa <vPortValidateInterruptPriority+0x62>
	}
 80060fe:	bf00      	nop
 8006100:	3714      	adds	r7, #20
 8006102:	46bd      	mov	sp, r7
 8006104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006108:	4770      	bx	lr
 800610a:	bf00      	nop
 800610c:	e000e3f0 	.word	0xe000e3f0
 8006110:	20000e88 	.word	0x20000e88
 8006114:	e000ed0c 	.word	0xe000ed0c
 8006118:	20000e8c 	.word	0x20000e8c

0800611c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800611c:	b580      	push	{r7, lr}
 800611e:	b08a      	sub	sp, #40	@ 0x28
 8006120:	af00      	add	r7, sp, #0
 8006122:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006124:	2300      	movs	r3, #0
 8006126:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006128:	f7fe fd86 	bl	8004c38 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800612c:	4b5c      	ldr	r3, [pc, #368]	@ (80062a0 <pvPortMalloc+0x184>)
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	2b00      	cmp	r3, #0
 8006132:	d101      	bne.n	8006138 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006134:	f000 f924 	bl	8006380 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006138:	4b5a      	ldr	r3, [pc, #360]	@ (80062a4 <pvPortMalloc+0x188>)
 800613a:	681a      	ldr	r2, [r3, #0]
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	4013      	ands	r3, r2
 8006140:	2b00      	cmp	r3, #0
 8006142:	f040 8095 	bne.w	8006270 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	2b00      	cmp	r3, #0
 800614a:	d01e      	beq.n	800618a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800614c:	2208      	movs	r2, #8
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	4413      	add	r3, r2
 8006152:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	f003 0307 	and.w	r3, r3, #7
 800615a:	2b00      	cmp	r3, #0
 800615c:	d015      	beq.n	800618a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	f023 0307 	bic.w	r3, r3, #7
 8006164:	3308      	adds	r3, #8
 8006166:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	f003 0307 	and.w	r3, r3, #7
 800616e:	2b00      	cmp	r3, #0
 8006170:	d00b      	beq.n	800618a <pvPortMalloc+0x6e>
	__asm volatile
 8006172:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006176:	f383 8811 	msr	BASEPRI, r3
 800617a:	f3bf 8f6f 	isb	sy
 800617e:	f3bf 8f4f 	dsb	sy
 8006182:	617b      	str	r3, [r7, #20]
}
 8006184:	bf00      	nop
 8006186:	bf00      	nop
 8006188:	e7fd      	b.n	8006186 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	2b00      	cmp	r3, #0
 800618e:	d06f      	beq.n	8006270 <pvPortMalloc+0x154>
 8006190:	4b45      	ldr	r3, [pc, #276]	@ (80062a8 <pvPortMalloc+0x18c>)
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	687a      	ldr	r2, [r7, #4]
 8006196:	429a      	cmp	r2, r3
 8006198:	d86a      	bhi.n	8006270 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800619a:	4b44      	ldr	r3, [pc, #272]	@ (80062ac <pvPortMalloc+0x190>)
 800619c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800619e:	4b43      	ldr	r3, [pc, #268]	@ (80062ac <pvPortMalloc+0x190>)
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80061a4:	e004      	b.n	80061b0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80061a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061a8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80061aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80061b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061b2:	685b      	ldr	r3, [r3, #4]
 80061b4:	687a      	ldr	r2, [r7, #4]
 80061b6:	429a      	cmp	r2, r3
 80061b8:	d903      	bls.n	80061c2 <pvPortMalloc+0xa6>
 80061ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d1f1      	bne.n	80061a6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80061c2:	4b37      	ldr	r3, [pc, #220]	@ (80062a0 <pvPortMalloc+0x184>)
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80061c8:	429a      	cmp	r2, r3
 80061ca:	d051      	beq.n	8006270 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80061cc:	6a3b      	ldr	r3, [r7, #32]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	2208      	movs	r2, #8
 80061d2:	4413      	add	r3, r2
 80061d4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80061d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061d8:	681a      	ldr	r2, [r3, #0]
 80061da:	6a3b      	ldr	r3, [r7, #32]
 80061dc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80061de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061e0:	685a      	ldr	r2, [r3, #4]
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	1ad2      	subs	r2, r2, r3
 80061e6:	2308      	movs	r3, #8
 80061e8:	005b      	lsls	r3, r3, #1
 80061ea:	429a      	cmp	r2, r3
 80061ec:	d920      	bls.n	8006230 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80061ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	4413      	add	r3, r2
 80061f4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80061f6:	69bb      	ldr	r3, [r7, #24]
 80061f8:	f003 0307 	and.w	r3, r3, #7
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d00b      	beq.n	8006218 <pvPortMalloc+0xfc>
	__asm volatile
 8006200:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006204:	f383 8811 	msr	BASEPRI, r3
 8006208:	f3bf 8f6f 	isb	sy
 800620c:	f3bf 8f4f 	dsb	sy
 8006210:	613b      	str	r3, [r7, #16]
}
 8006212:	bf00      	nop
 8006214:	bf00      	nop
 8006216:	e7fd      	b.n	8006214 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006218:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800621a:	685a      	ldr	r2, [r3, #4]
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	1ad2      	subs	r2, r2, r3
 8006220:	69bb      	ldr	r3, [r7, #24]
 8006222:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006224:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006226:	687a      	ldr	r2, [r7, #4]
 8006228:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800622a:	69b8      	ldr	r0, [r7, #24]
 800622c:	f000 f90a 	bl	8006444 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006230:	4b1d      	ldr	r3, [pc, #116]	@ (80062a8 <pvPortMalloc+0x18c>)
 8006232:	681a      	ldr	r2, [r3, #0]
 8006234:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006236:	685b      	ldr	r3, [r3, #4]
 8006238:	1ad3      	subs	r3, r2, r3
 800623a:	4a1b      	ldr	r2, [pc, #108]	@ (80062a8 <pvPortMalloc+0x18c>)
 800623c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800623e:	4b1a      	ldr	r3, [pc, #104]	@ (80062a8 <pvPortMalloc+0x18c>)
 8006240:	681a      	ldr	r2, [r3, #0]
 8006242:	4b1b      	ldr	r3, [pc, #108]	@ (80062b0 <pvPortMalloc+0x194>)
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	429a      	cmp	r2, r3
 8006248:	d203      	bcs.n	8006252 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800624a:	4b17      	ldr	r3, [pc, #92]	@ (80062a8 <pvPortMalloc+0x18c>)
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	4a18      	ldr	r2, [pc, #96]	@ (80062b0 <pvPortMalloc+0x194>)
 8006250:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006252:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006254:	685a      	ldr	r2, [r3, #4]
 8006256:	4b13      	ldr	r3, [pc, #76]	@ (80062a4 <pvPortMalloc+0x188>)
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	431a      	orrs	r2, r3
 800625c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800625e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006260:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006262:	2200      	movs	r2, #0
 8006264:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006266:	4b13      	ldr	r3, [pc, #76]	@ (80062b4 <pvPortMalloc+0x198>)
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	3301      	adds	r3, #1
 800626c:	4a11      	ldr	r2, [pc, #68]	@ (80062b4 <pvPortMalloc+0x198>)
 800626e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006270:	f7fe fcf0 	bl	8004c54 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006274:	69fb      	ldr	r3, [r7, #28]
 8006276:	f003 0307 	and.w	r3, r3, #7
 800627a:	2b00      	cmp	r3, #0
 800627c:	d00b      	beq.n	8006296 <pvPortMalloc+0x17a>
	__asm volatile
 800627e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006282:	f383 8811 	msr	BASEPRI, r3
 8006286:	f3bf 8f6f 	isb	sy
 800628a:	f3bf 8f4f 	dsb	sy
 800628e:	60fb      	str	r3, [r7, #12]
}
 8006290:	bf00      	nop
 8006292:	bf00      	nop
 8006294:	e7fd      	b.n	8006292 <pvPortMalloc+0x176>
	return pvReturn;
 8006296:	69fb      	ldr	r3, [r7, #28]
}
 8006298:	4618      	mov	r0, r3
 800629a:	3728      	adds	r7, #40	@ 0x28
 800629c:	46bd      	mov	sp, r7
 800629e:	bd80      	pop	{r7, pc}
 80062a0:	20001a50 	.word	0x20001a50
 80062a4:	20001a64 	.word	0x20001a64
 80062a8:	20001a54 	.word	0x20001a54
 80062ac:	20001a48 	.word	0x20001a48
 80062b0:	20001a58 	.word	0x20001a58
 80062b4:	20001a5c 	.word	0x20001a5c

080062b8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80062b8:	b580      	push	{r7, lr}
 80062ba:	b086      	sub	sp, #24
 80062bc:	af00      	add	r7, sp, #0
 80062be:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d04f      	beq.n	800636a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80062ca:	2308      	movs	r3, #8
 80062cc:	425b      	negs	r3, r3
 80062ce:	697a      	ldr	r2, [r7, #20]
 80062d0:	4413      	add	r3, r2
 80062d2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80062d4:	697b      	ldr	r3, [r7, #20]
 80062d6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80062d8:	693b      	ldr	r3, [r7, #16]
 80062da:	685a      	ldr	r2, [r3, #4]
 80062dc:	4b25      	ldr	r3, [pc, #148]	@ (8006374 <vPortFree+0xbc>)
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	4013      	ands	r3, r2
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d10b      	bne.n	80062fe <vPortFree+0x46>
	__asm volatile
 80062e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062ea:	f383 8811 	msr	BASEPRI, r3
 80062ee:	f3bf 8f6f 	isb	sy
 80062f2:	f3bf 8f4f 	dsb	sy
 80062f6:	60fb      	str	r3, [r7, #12]
}
 80062f8:	bf00      	nop
 80062fa:	bf00      	nop
 80062fc:	e7fd      	b.n	80062fa <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80062fe:	693b      	ldr	r3, [r7, #16]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	2b00      	cmp	r3, #0
 8006304:	d00b      	beq.n	800631e <vPortFree+0x66>
	__asm volatile
 8006306:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800630a:	f383 8811 	msr	BASEPRI, r3
 800630e:	f3bf 8f6f 	isb	sy
 8006312:	f3bf 8f4f 	dsb	sy
 8006316:	60bb      	str	r3, [r7, #8]
}
 8006318:	bf00      	nop
 800631a:	bf00      	nop
 800631c:	e7fd      	b.n	800631a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800631e:	693b      	ldr	r3, [r7, #16]
 8006320:	685a      	ldr	r2, [r3, #4]
 8006322:	4b14      	ldr	r3, [pc, #80]	@ (8006374 <vPortFree+0xbc>)
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	4013      	ands	r3, r2
 8006328:	2b00      	cmp	r3, #0
 800632a:	d01e      	beq.n	800636a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800632c:	693b      	ldr	r3, [r7, #16]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	2b00      	cmp	r3, #0
 8006332:	d11a      	bne.n	800636a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006334:	693b      	ldr	r3, [r7, #16]
 8006336:	685a      	ldr	r2, [r3, #4]
 8006338:	4b0e      	ldr	r3, [pc, #56]	@ (8006374 <vPortFree+0xbc>)
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	43db      	mvns	r3, r3
 800633e:	401a      	ands	r2, r3
 8006340:	693b      	ldr	r3, [r7, #16]
 8006342:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006344:	f7fe fc78 	bl	8004c38 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006348:	693b      	ldr	r3, [r7, #16]
 800634a:	685a      	ldr	r2, [r3, #4]
 800634c:	4b0a      	ldr	r3, [pc, #40]	@ (8006378 <vPortFree+0xc0>)
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	4413      	add	r3, r2
 8006352:	4a09      	ldr	r2, [pc, #36]	@ (8006378 <vPortFree+0xc0>)
 8006354:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006356:	6938      	ldr	r0, [r7, #16]
 8006358:	f000 f874 	bl	8006444 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800635c:	4b07      	ldr	r3, [pc, #28]	@ (800637c <vPortFree+0xc4>)
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	3301      	adds	r3, #1
 8006362:	4a06      	ldr	r2, [pc, #24]	@ (800637c <vPortFree+0xc4>)
 8006364:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006366:	f7fe fc75 	bl	8004c54 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800636a:	bf00      	nop
 800636c:	3718      	adds	r7, #24
 800636e:	46bd      	mov	sp, r7
 8006370:	bd80      	pop	{r7, pc}
 8006372:	bf00      	nop
 8006374:	20001a64 	.word	0x20001a64
 8006378:	20001a54 	.word	0x20001a54
 800637c:	20001a60 	.word	0x20001a60

08006380 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006380:	b480      	push	{r7}
 8006382:	b085      	sub	sp, #20
 8006384:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006386:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 800638a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800638c:	4b27      	ldr	r3, [pc, #156]	@ (800642c <prvHeapInit+0xac>)
 800638e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	f003 0307 	and.w	r3, r3, #7
 8006396:	2b00      	cmp	r3, #0
 8006398:	d00c      	beq.n	80063b4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	3307      	adds	r3, #7
 800639e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	f023 0307 	bic.w	r3, r3, #7
 80063a6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80063a8:	68ba      	ldr	r2, [r7, #8]
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	1ad3      	subs	r3, r2, r3
 80063ae:	4a1f      	ldr	r2, [pc, #124]	@ (800642c <prvHeapInit+0xac>)
 80063b0:	4413      	add	r3, r2
 80063b2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80063b8:	4a1d      	ldr	r2, [pc, #116]	@ (8006430 <prvHeapInit+0xb0>)
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80063be:	4b1c      	ldr	r3, [pc, #112]	@ (8006430 <prvHeapInit+0xb0>)
 80063c0:	2200      	movs	r2, #0
 80063c2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	68ba      	ldr	r2, [r7, #8]
 80063c8:	4413      	add	r3, r2
 80063ca:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80063cc:	2208      	movs	r2, #8
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	1a9b      	subs	r3, r3, r2
 80063d2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	f023 0307 	bic.w	r3, r3, #7
 80063da:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	4a15      	ldr	r2, [pc, #84]	@ (8006434 <prvHeapInit+0xb4>)
 80063e0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80063e2:	4b14      	ldr	r3, [pc, #80]	@ (8006434 <prvHeapInit+0xb4>)
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	2200      	movs	r2, #0
 80063e8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80063ea:	4b12      	ldr	r3, [pc, #72]	@ (8006434 <prvHeapInit+0xb4>)
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	2200      	movs	r2, #0
 80063f0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80063f6:	683b      	ldr	r3, [r7, #0]
 80063f8:	68fa      	ldr	r2, [r7, #12]
 80063fa:	1ad2      	subs	r2, r2, r3
 80063fc:	683b      	ldr	r3, [r7, #0]
 80063fe:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006400:	4b0c      	ldr	r3, [pc, #48]	@ (8006434 <prvHeapInit+0xb4>)
 8006402:	681a      	ldr	r2, [r3, #0]
 8006404:	683b      	ldr	r3, [r7, #0]
 8006406:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006408:	683b      	ldr	r3, [r7, #0]
 800640a:	685b      	ldr	r3, [r3, #4]
 800640c:	4a0a      	ldr	r2, [pc, #40]	@ (8006438 <prvHeapInit+0xb8>)
 800640e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006410:	683b      	ldr	r3, [r7, #0]
 8006412:	685b      	ldr	r3, [r3, #4]
 8006414:	4a09      	ldr	r2, [pc, #36]	@ (800643c <prvHeapInit+0xbc>)
 8006416:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006418:	4b09      	ldr	r3, [pc, #36]	@ (8006440 <prvHeapInit+0xc0>)
 800641a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800641e:	601a      	str	r2, [r3, #0]
}
 8006420:	bf00      	nop
 8006422:	3714      	adds	r7, #20
 8006424:	46bd      	mov	sp, r7
 8006426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800642a:	4770      	bx	lr
 800642c:	20000e90 	.word	0x20000e90
 8006430:	20001a48 	.word	0x20001a48
 8006434:	20001a50 	.word	0x20001a50
 8006438:	20001a58 	.word	0x20001a58
 800643c:	20001a54 	.word	0x20001a54
 8006440:	20001a64 	.word	0x20001a64

08006444 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006444:	b480      	push	{r7}
 8006446:	b085      	sub	sp, #20
 8006448:	af00      	add	r7, sp, #0
 800644a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800644c:	4b28      	ldr	r3, [pc, #160]	@ (80064f0 <prvInsertBlockIntoFreeList+0xac>)
 800644e:	60fb      	str	r3, [r7, #12]
 8006450:	e002      	b.n	8006458 <prvInsertBlockIntoFreeList+0x14>
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	60fb      	str	r3, [r7, #12]
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	687a      	ldr	r2, [r7, #4]
 800645e:	429a      	cmp	r2, r3
 8006460:	d8f7      	bhi.n	8006452 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	685b      	ldr	r3, [r3, #4]
 800646a:	68ba      	ldr	r2, [r7, #8]
 800646c:	4413      	add	r3, r2
 800646e:	687a      	ldr	r2, [r7, #4]
 8006470:	429a      	cmp	r2, r3
 8006472:	d108      	bne.n	8006486 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	685a      	ldr	r2, [r3, #4]
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	685b      	ldr	r3, [r3, #4]
 800647c:	441a      	add	r2, r3
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	685b      	ldr	r3, [r3, #4]
 800648e:	68ba      	ldr	r2, [r7, #8]
 8006490:	441a      	add	r2, r3
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	429a      	cmp	r2, r3
 8006498:	d118      	bne.n	80064cc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	681a      	ldr	r2, [r3, #0]
 800649e:	4b15      	ldr	r3, [pc, #84]	@ (80064f4 <prvInsertBlockIntoFreeList+0xb0>)
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	429a      	cmp	r2, r3
 80064a4:	d00d      	beq.n	80064c2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	685a      	ldr	r2, [r3, #4]
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	685b      	ldr	r3, [r3, #4]
 80064b0:	441a      	add	r2, r3
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	681a      	ldr	r2, [r3, #0]
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	601a      	str	r2, [r3, #0]
 80064c0:	e008      	b.n	80064d4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80064c2:	4b0c      	ldr	r3, [pc, #48]	@ (80064f4 <prvInsertBlockIntoFreeList+0xb0>)
 80064c4:	681a      	ldr	r2, [r3, #0]
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	601a      	str	r2, [r3, #0]
 80064ca:	e003      	b.n	80064d4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	681a      	ldr	r2, [r3, #0]
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80064d4:	68fa      	ldr	r2, [r7, #12]
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	429a      	cmp	r2, r3
 80064da:	d002      	beq.n	80064e2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	687a      	ldr	r2, [r7, #4]
 80064e0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80064e2:	bf00      	nop
 80064e4:	3714      	adds	r7, #20
 80064e6:	46bd      	mov	sp, r7
 80064e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ec:	4770      	bx	lr
 80064ee:	bf00      	nop
 80064f0:	20001a48 	.word	0x20001a48
 80064f4:	20001a50 	.word	0x20001a50

080064f8 <siprintf>:
 80064f8:	b40e      	push	{r1, r2, r3}
 80064fa:	b510      	push	{r4, lr}
 80064fc:	b09d      	sub	sp, #116	@ 0x74
 80064fe:	ab1f      	add	r3, sp, #124	@ 0x7c
 8006500:	9002      	str	r0, [sp, #8]
 8006502:	9006      	str	r0, [sp, #24]
 8006504:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006508:	480a      	ldr	r0, [pc, #40]	@ (8006534 <siprintf+0x3c>)
 800650a:	9107      	str	r1, [sp, #28]
 800650c:	9104      	str	r1, [sp, #16]
 800650e:	490a      	ldr	r1, [pc, #40]	@ (8006538 <siprintf+0x40>)
 8006510:	f853 2b04 	ldr.w	r2, [r3], #4
 8006514:	9105      	str	r1, [sp, #20]
 8006516:	2400      	movs	r4, #0
 8006518:	a902      	add	r1, sp, #8
 800651a:	6800      	ldr	r0, [r0, #0]
 800651c:	9301      	str	r3, [sp, #4]
 800651e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8006520:	f000 f9a2 	bl	8006868 <_svfiprintf_r>
 8006524:	9b02      	ldr	r3, [sp, #8]
 8006526:	701c      	strb	r4, [r3, #0]
 8006528:	b01d      	add	sp, #116	@ 0x74
 800652a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800652e:	b003      	add	sp, #12
 8006530:	4770      	bx	lr
 8006532:	bf00      	nop
 8006534:	2000000c 	.word	0x2000000c
 8006538:	ffff0208 	.word	0xffff0208

0800653c <memset>:
 800653c:	4402      	add	r2, r0
 800653e:	4603      	mov	r3, r0
 8006540:	4293      	cmp	r3, r2
 8006542:	d100      	bne.n	8006546 <memset+0xa>
 8006544:	4770      	bx	lr
 8006546:	f803 1b01 	strb.w	r1, [r3], #1
 800654a:	e7f9      	b.n	8006540 <memset+0x4>

0800654c <__errno>:
 800654c:	4b01      	ldr	r3, [pc, #4]	@ (8006554 <__errno+0x8>)
 800654e:	6818      	ldr	r0, [r3, #0]
 8006550:	4770      	bx	lr
 8006552:	bf00      	nop
 8006554:	2000000c 	.word	0x2000000c

08006558 <__libc_init_array>:
 8006558:	b570      	push	{r4, r5, r6, lr}
 800655a:	4d0d      	ldr	r5, [pc, #52]	@ (8006590 <__libc_init_array+0x38>)
 800655c:	4c0d      	ldr	r4, [pc, #52]	@ (8006594 <__libc_init_array+0x3c>)
 800655e:	1b64      	subs	r4, r4, r5
 8006560:	10a4      	asrs	r4, r4, #2
 8006562:	2600      	movs	r6, #0
 8006564:	42a6      	cmp	r6, r4
 8006566:	d109      	bne.n	800657c <__libc_init_array+0x24>
 8006568:	4d0b      	ldr	r5, [pc, #44]	@ (8006598 <__libc_init_array+0x40>)
 800656a:	4c0c      	ldr	r4, [pc, #48]	@ (800659c <__libc_init_array+0x44>)
 800656c:	f000 fc64 	bl	8006e38 <_init>
 8006570:	1b64      	subs	r4, r4, r5
 8006572:	10a4      	asrs	r4, r4, #2
 8006574:	2600      	movs	r6, #0
 8006576:	42a6      	cmp	r6, r4
 8006578:	d105      	bne.n	8006586 <__libc_init_array+0x2e>
 800657a:	bd70      	pop	{r4, r5, r6, pc}
 800657c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006580:	4798      	blx	r3
 8006582:	3601      	adds	r6, #1
 8006584:	e7ee      	b.n	8006564 <__libc_init_array+0xc>
 8006586:	f855 3b04 	ldr.w	r3, [r5], #4
 800658a:	4798      	blx	r3
 800658c:	3601      	adds	r6, #1
 800658e:	e7f2      	b.n	8006576 <__libc_init_array+0x1e>
 8006590:	08006f4c 	.word	0x08006f4c
 8006594:	08006f4c 	.word	0x08006f4c
 8006598:	08006f4c 	.word	0x08006f4c
 800659c:	08006f50 	.word	0x08006f50

080065a0 <__retarget_lock_acquire_recursive>:
 80065a0:	4770      	bx	lr

080065a2 <__retarget_lock_release_recursive>:
 80065a2:	4770      	bx	lr

080065a4 <memcpy>:
 80065a4:	440a      	add	r2, r1
 80065a6:	4291      	cmp	r1, r2
 80065a8:	f100 33ff 	add.w	r3, r0, #4294967295
 80065ac:	d100      	bne.n	80065b0 <memcpy+0xc>
 80065ae:	4770      	bx	lr
 80065b0:	b510      	push	{r4, lr}
 80065b2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80065b6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80065ba:	4291      	cmp	r1, r2
 80065bc:	d1f9      	bne.n	80065b2 <memcpy+0xe>
 80065be:	bd10      	pop	{r4, pc}

080065c0 <_free_r>:
 80065c0:	b538      	push	{r3, r4, r5, lr}
 80065c2:	4605      	mov	r5, r0
 80065c4:	2900      	cmp	r1, #0
 80065c6:	d041      	beq.n	800664c <_free_r+0x8c>
 80065c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80065cc:	1f0c      	subs	r4, r1, #4
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	bfb8      	it	lt
 80065d2:	18e4      	addlt	r4, r4, r3
 80065d4:	f000 f8e0 	bl	8006798 <__malloc_lock>
 80065d8:	4a1d      	ldr	r2, [pc, #116]	@ (8006650 <_free_r+0x90>)
 80065da:	6813      	ldr	r3, [r2, #0]
 80065dc:	b933      	cbnz	r3, 80065ec <_free_r+0x2c>
 80065de:	6063      	str	r3, [r4, #4]
 80065e0:	6014      	str	r4, [r2, #0]
 80065e2:	4628      	mov	r0, r5
 80065e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80065e8:	f000 b8dc 	b.w	80067a4 <__malloc_unlock>
 80065ec:	42a3      	cmp	r3, r4
 80065ee:	d908      	bls.n	8006602 <_free_r+0x42>
 80065f0:	6820      	ldr	r0, [r4, #0]
 80065f2:	1821      	adds	r1, r4, r0
 80065f4:	428b      	cmp	r3, r1
 80065f6:	bf01      	itttt	eq
 80065f8:	6819      	ldreq	r1, [r3, #0]
 80065fa:	685b      	ldreq	r3, [r3, #4]
 80065fc:	1809      	addeq	r1, r1, r0
 80065fe:	6021      	streq	r1, [r4, #0]
 8006600:	e7ed      	b.n	80065de <_free_r+0x1e>
 8006602:	461a      	mov	r2, r3
 8006604:	685b      	ldr	r3, [r3, #4]
 8006606:	b10b      	cbz	r3, 800660c <_free_r+0x4c>
 8006608:	42a3      	cmp	r3, r4
 800660a:	d9fa      	bls.n	8006602 <_free_r+0x42>
 800660c:	6811      	ldr	r1, [r2, #0]
 800660e:	1850      	adds	r0, r2, r1
 8006610:	42a0      	cmp	r0, r4
 8006612:	d10b      	bne.n	800662c <_free_r+0x6c>
 8006614:	6820      	ldr	r0, [r4, #0]
 8006616:	4401      	add	r1, r0
 8006618:	1850      	adds	r0, r2, r1
 800661a:	4283      	cmp	r3, r0
 800661c:	6011      	str	r1, [r2, #0]
 800661e:	d1e0      	bne.n	80065e2 <_free_r+0x22>
 8006620:	6818      	ldr	r0, [r3, #0]
 8006622:	685b      	ldr	r3, [r3, #4]
 8006624:	6053      	str	r3, [r2, #4]
 8006626:	4408      	add	r0, r1
 8006628:	6010      	str	r0, [r2, #0]
 800662a:	e7da      	b.n	80065e2 <_free_r+0x22>
 800662c:	d902      	bls.n	8006634 <_free_r+0x74>
 800662e:	230c      	movs	r3, #12
 8006630:	602b      	str	r3, [r5, #0]
 8006632:	e7d6      	b.n	80065e2 <_free_r+0x22>
 8006634:	6820      	ldr	r0, [r4, #0]
 8006636:	1821      	adds	r1, r4, r0
 8006638:	428b      	cmp	r3, r1
 800663a:	bf04      	itt	eq
 800663c:	6819      	ldreq	r1, [r3, #0]
 800663e:	685b      	ldreq	r3, [r3, #4]
 8006640:	6063      	str	r3, [r4, #4]
 8006642:	bf04      	itt	eq
 8006644:	1809      	addeq	r1, r1, r0
 8006646:	6021      	streq	r1, [r4, #0]
 8006648:	6054      	str	r4, [r2, #4]
 800664a:	e7ca      	b.n	80065e2 <_free_r+0x22>
 800664c:	bd38      	pop	{r3, r4, r5, pc}
 800664e:	bf00      	nop
 8006650:	20001bac 	.word	0x20001bac

08006654 <sbrk_aligned>:
 8006654:	b570      	push	{r4, r5, r6, lr}
 8006656:	4e0f      	ldr	r6, [pc, #60]	@ (8006694 <sbrk_aligned+0x40>)
 8006658:	460c      	mov	r4, r1
 800665a:	6831      	ldr	r1, [r6, #0]
 800665c:	4605      	mov	r5, r0
 800665e:	b911      	cbnz	r1, 8006666 <sbrk_aligned+0x12>
 8006660:	f000 fba4 	bl	8006dac <_sbrk_r>
 8006664:	6030      	str	r0, [r6, #0]
 8006666:	4621      	mov	r1, r4
 8006668:	4628      	mov	r0, r5
 800666a:	f000 fb9f 	bl	8006dac <_sbrk_r>
 800666e:	1c43      	adds	r3, r0, #1
 8006670:	d103      	bne.n	800667a <sbrk_aligned+0x26>
 8006672:	f04f 34ff 	mov.w	r4, #4294967295
 8006676:	4620      	mov	r0, r4
 8006678:	bd70      	pop	{r4, r5, r6, pc}
 800667a:	1cc4      	adds	r4, r0, #3
 800667c:	f024 0403 	bic.w	r4, r4, #3
 8006680:	42a0      	cmp	r0, r4
 8006682:	d0f8      	beq.n	8006676 <sbrk_aligned+0x22>
 8006684:	1a21      	subs	r1, r4, r0
 8006686:	4628      	mov	r0, r5
 8006688:	f000 fb90 	bl	8006dac <_sbrk_r>
 800668c:	3001      	adds	r0, #1
 800668e:	d1f2      	bne.n	8006676 <sbrk_aligned+0x22>
 8006690:	e7ef      	b.n	8006672 <sbrk_aligned+0x1e>
 8006692:	bf00      	nop
 8006694:	20001ba8 	.word	0x20001ba8

08006698 <_malloc_r>:
 8006698:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800669c:	1ccd      	adds	r5, r1, #3
 800669e:	f025 0503 	bic.w	r5, r5, #3
 80066a2:	3508      	adds	r5, #8
 80066a4:	2d0c      	cmp	r5, #12
 80066a6:	bf38      	it	cc
 80066a8:	250c      	movcc	r5, #12
 80066aa:	2d00      	cmp	r5, #0
 80066ac:	4606      	mov	r6, r0
 80066ae:	db01      	blt.n	80066b4 <_malloc_r+0x1c>
 80066b0:	42a9      	cmp	r1, r5
 80066b2:	d904      	bls.n	80066be <_malloc_r+0x26>
 80066b4:	230c      	movs	r3, #12
 80066b6:	6033      	str	r3, [r6, #0]
 80066b8:	2000      	movs	r0, #0
 80066ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80066be:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006794 <_malloc_r+0xfc>
 80066c2:	f000 f869 	bl	8006798 <__malloc_lock>
 80066c6:	f8d8 3000 	ldr.w	r3, [r8]
 80066ca:	461c      	mov	r4, r3
 80066cc:	bb44      	cbnz	r4, 8006720 <_malloc_r+0x88>
 80066ce:	4629      	mov	r1, r5
 80066d0:	4630      	mov	r0, r6
 80066d2:	f7ff ffbf 	bl	8006654 <sbrk_aligned>
 80066d6:	1c43      	adds	r3, r0, #1
 80066d8:	4604      	mov	r4, r0
 80066da:	d158      	bne.n	800678e <_malloc_r+0xf6>
 80066dc:	f8d8 4000 	ldr.w	r4, [r8]
 80066e0:	4627      	mov	r7, r4
 80066e2:	2f00      	cmp	r7, #0
 80066e4:	d143      	bne.n	800676e <_malloc_r+0xd6>
 80066e6:	2c00      	cmp	r4, #0
 80066e8:	d04b      	beq.n	8006782 <_malloc_r+0xea>
 80066ea:	6823      	ldr	r3, [r4, #0]
 80066ec:	4639      	mov	r1, r7
 80066ee:	4630      	mov	r0, r6
 80066f0:	eb04 0903 	add.w	r9, r4, r3
 80066f4:	f000 fb5a 	bl	8006dac <_sbrk_r>
 80066f8:	4581      	cmp	r9, r0
 80066fa:	d142      	bne.n	8006782 <_malloc_r+0xea>
 80066fc:	6821      	ldr	r1, [r4, #0]
 80066fe:	1a6d      	subs	r5, r5, r1
 8006700:	4629      	mov	r1, r5
 8006702:	4630      	mov	r0, r6
 8006704:	f7ff ffa6 	bl	8006654 <sbrk_aligned>
 8006708:	3001      	adds	r0, #1
 800670a:	d03a      	beq.n	8006782 <_malloc_r+0xea>
 800670c:	6823      	ldr	r3, [r4, #0]
 800670e:	442b      	add	r3, r5
 8006710:	6023      	str	r3, [r4, #0]
 8006712:	f8d8 3000 	ldr.w	r3, [r8]
 8006716:	685a      	ldr	r2, [r3, #4]
 8006718:	bb62      	cbnz	r2, 8006774 <_malloc_r+0xdc>
 800671a:	f8c8 7000 	str.w	r7, [r8]
 800671e:	e00f      	b.n	8006740 <_malloc_r+0xa8>
 8006720:	6822      	ldr	r2, [r4, #0]
 8006722:	1b52      	subs	r2, r2, r5
 8006724:	d420      	bmi.n	8006768 <_malloc_r+0xd0>
 8006726:	2a0b      	cmp	r2, #11
 8006728:	d917      	bls.n	800675a <_malloc_r+0xc2>
 800672a:	1961      	adds	r1, r4, r5
 800672c:	42a3      	cmp	r3, r4
 800672e:	6025      	str	r5, [r4, #0]
 8006730:	bf18      	it	ne
 8006732:	6059      	strne	r1, [r3, #4]
 8006734:	6863      	ldr	r3, [r4, #4]
 8006736:	bf08      	it	eq
 8006738:	f8c8 1000 	streq.w	r1, [r8]
 800673c:	5162      	str	r2, [r4, r5]
 800673e:	604b      	str	r3, [r1, #4]
 8006740:	4630      	mov	r0, r6
 8006742:	f000 f82f 	bl	80067a4 <__malloc_unlock>
 8006746:	f104 000b 	add.w	r0, r4, #11
 800674a:	1d23      	adds	r3, r4, #4
 800674c:	f020 0007 	bic.w	r0, r0, #7
 8006750:	1ac2      	subs	r2, r0, r3
 8006752:	bf1c      	itt	ne
 8006754:	1a1b      	subne	r3, r3, r0
 8006756:	50a3      	strne	r3, [r4, r2]
 8006758:	e7af      	b.n	80066ba <_malloc_r+0x22>
 800675a:	6862      	ldr	r2, [r4, #4]
 800675c:	42a3      	cmp	r3, r4
 800675e:	bf0c      	ite	eq
 8006760:	f8c8 2000 	streq.w	r2, [r8]
 8006764:	605a      	strne	r2, [r3, #4]
 8006766:	e7eb      	b.n	8006740 <_malloc_r+0xa8>
 8006768:	4623      	mov	r3, r4
 800676a:	6864      	ldr	r4, [r4, #4]
 800676c:	e7ae      	b.n	80066cc <_malloc_r+0x34>
 800676e:	463c      	mov	r4, r7
 8006770:	687f      	ldr	r7, [r7, #4]
 8006772:	e7b6      	b.n	80066e2 <_malloc_r+0x4a>
 8006774:	461a      	mov	r2, r3
 8006776:	685b      	ldr	r3, [r3, #4]
 8006778:	42a3      	cmp	r3, r4
 800677a:	d1fb      	bne.n	8006774 <_malloc_r+0xdc>
 800677c:	2300      	movs	r3, #0
 800677e:	6053      	str	r3, [r2, #4]
 8006780:	e7de      	b.n	8006740 <_malloc_r+0xa8>
 8006782:	230c      	movs	r3, #12
 8006784:	6033      	str	r3, [r6, #0]
 8006786:	4630      	mov	r0, r6
 8006788:	f000 f80c 	bl	80067a4 <__malloc_unlock>
 800678c:	e794      	b.n	80066b8 <_malloc_r+0x20>
 800678e:	6005      	str	r5, [r0, #0]
 8006790:	e7d6      	b.n	8006740 <_malloc_r+0xa8>
 8006792:	bf00      	nop
 8006794:	20001bac 	.word	0x20001bac

08006798 <__malloc_lock>:
 8006798:	4801      	ldr	r0, [pc, #4]	@ (80067a0 <__malloc_lock+0x8>)
 800679a:	f7ff bf01 	b.w	80065a0 <__retarget_lock_acquire_recursive>
 800679e:	bf00      	nop
 80067a0:	20001ba4 	.word	0x20001ba4

080067a4 <__malloc_unlock>:
 80067a4:	4801      	ldr	r0, [pc, #4]	@ (80067ac <__malloc_unlock+0x8>)
 80067a6:	f7ff befc 	b.w	80065a2 <__retarget_lock_release_recursive>
 80067aa:	bf00      	nop
 80067ac:	20001ba4 	.word	0x20001ba4

080067b0 <__ssputs_r>:
 80067b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80067b4:	688e      	ldr	r6, [r1, #8]
 80067b6:	461f      	mov	r7, r3
 80067b8:	42be      	cmp	r6, r7
 80067ba:	680b      	ldr	r3, [r1, #0]
 80067bc:	4682      	mov	sl, r0
 80067be:	460c      	mov	r4, r1
 80067c0:	4690      	mov	r8, r2
 80067c2:	d82d      	bhi.n	8006820 <__ssputs_r+0x70>
 80067c4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80067c8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80067cc:	d026      	beq.n	800681c <__ssputs_r+0x6c>
 80067ce:	6965      	ldr	r5, [r4, #20]
 80067d0:	6909      	ldr	r1, [r1, #16]
 80067d2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80067d6:	eba3 0901 	sub.w	r9, r3, r1
 80067da:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80067de:	1c7b      	adds	r3, r7, #1
 80067e0:	444b      	add	r3, r9
 80067e2:	106d      	asrs	r5, r5, #1
 80067e4:	429d      	cmp	r5, r3
 80067e6:	bf38      	it	cc
 80067e8:	461d      	movcc	r5, r3
 80067ea:	0553      	lsls	r3, r2, #21
 80067ec:	d527      	bpl.n	800683e <__ssputs_r+0x8e>
 80067ee:	4629      	mov	r1, r5
 80067f0:	f7ff ff52 	bl	8006698 <_malloc_r>
 80067f4:	4606      	mov	r6, r0
 80067f6:	b360      	cbz	r0, 8006852 <__ssputs_r+0xa2>
 80067f8:	6921      	ldr	r1, [r4, #16]
 80067fa:	464a      	mov	r2, r9
 80067fc:	f7ff fed2 	bl	80065a4 <memcpy>
 8006800:	89a3      	ldrh	r3, [r4, #12]
 8006802:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006806:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800680a:	81a3      	strh	r3, [r4, #12]
 800680c:	6126      	str	r6, [r4, #16]
 800680e:	6165      	str	r5, [r4, #20]
 8006810:	444e      	add	r6, r9
 8006812:	eba5 0509 	sub.w	r5, r5, r9
 8006816:	6026      	str	r6, [r4, #0]
 8006818:	60a5      	str	r5, [r4, #8]
 800681a:	463e      	mov	r6, r7
 800681c:	42be      	cmp	r6, r7
 800681e:	d900      	bls.n	8006822 <__ssputs_r+0x72>
 8006820:	463e      	mov	r6, r7
 8006822:	6820      	ldr	r0, [r4, #0]
 8006824:	4632      	mov	r2, r6
 8006826:	4641      	mov	r1, r8
 8006828:	f000 faa6 	bl	8006d78 <memmove>
 800682c:	68a3      	ldr	r3, [r4, #8]
 800682e:	1b9b      	subs	r3, r3, r6
 8006830:	60a3      	str	r3, [r4, #8]
 8006832:	6823      	ldr	r3, [r4, #0]
 8006834:	4433      	add	r3, r6
 8006836:	6023      	str	r3, [r4, #0]
 8006838:	2000      	movs	r0, #0
 800683a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800683e:	462a      	mov	r2, r5
 8006840:	f000 fac4 	bl	8006dcc <_realloc_r>
 8006844:	4606      	mov	r6, r0
 8006846:	2800      	cmp	r0, #0
 8006848:	d1e0      	bne.n	800680c <__ssputs_r+0x5c>
 800684a:	6921      	ldr	r1, [r4, #16]
 800684c:	4650      	mov	r0, sl
 800684e:	f7ff feb7 	bl	80065c0 <_free_r>
 8006852:	230c      	movs	r3, #12
 8006854:	f8ca 3000 	str.w	r3, [sl]
 8006858:	89a3      	ldrh	r3, [r4, #12]
 800685a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800685e:	81a3      	strh	r3, [r4, #12]
 8006860:	f04f 30ff 	mov.w	r0, #4294967295
 8006864:	e7e9      	b.n	800683a <__ssputs_r+0x8a>
	...

08006868 <_svfiprintf_r>:
 8006868:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800686c:	4698      	mov	r8, r3
 800686e:	898b      	ldrh	r3, [r1, #12]
 8006870:	061b      	lsls	r3, r3, #24
 8006872:	b09d      	sub	sp, #116	@ 0x74
 8006874:	4607      	mov	r7, r0
 8006876:	460d      	mov	r5, r1
 8006878:	4614      	mov	r4, r2
 800687a:	d510      	bpl.n	800689e <_svfiprintf_r+0x36>
 800687c:	690b      	ldr	r3, [r1, #16]
 800687e:	b973      	cbnz	r3, 800689e <_svfiprintf_r+0x36>
 8006880:	2140      	movs	r1, #64	@ 0x40
 8006882:	f7ff ff09 	bl	8006698 <_malloc_r>
 8006886:	6028      	str	r0, [r5, #0]
 8006888:	6128      	str	r0, [r5, #16]
 800688a:	b930      	cbnz	r0, 800689a <_svfiprintf_r+0x32>
 800688c:	230c      	movs	r3, #12
 800688e:	603b      	str	r3, [r7, #0]
 8006890:	f04f 30ff 	mov.w	r0, #4294967295
 8006894:	b01d      	add	sp, #116	@ 0x74
 8006896:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800689a:	2340      	movs	r3, #64	@ 0x40
 800689c:	616b      	str	r3, [r5, #20]
 800689e:	2300      	movs	r3, #0
 80068a0:	9309      	str	r3, [sp, #36]	@ 0x24
 80068a2:	2320      	movs	r3, #32
 80068a4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80068a8:	f8cd 800c 	str.w	r8, [sp, #12]
 80068ac:	2330      	movs	r3, #48	@ 0x30
 80068ae:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006a4c <_svfiprintf_r+0x1e4>
 80068b2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80068b6:	f04f 0901 	mov.w	r9, #1
 80068ba:	4623      	mov	r3, r4
 80068bc:	469a      	mov	sl, r3
 80068be:	f813 2b01 	ldrb.w	r2, [r3], #1
 80068c2:	b10a      	cbz	r2, 80068c8 <_svfiprintf_r+0x60>
 80068c4:	2a25      	cmp	r2, #37	@ 0x25
 80068c6:	d1f9      	bne.n	80068bc <_svfiprintf_r+0x54>
 80068c8:	ebba 0b04 	subs.w	fp, sl, r4
 80068cc:	d00b      	beq.n	80068e6 <_svfiprintf_r+0x7e>
 80068ce:	465b      	mov	r3, fp
 80068d0:	4622      	mov	r2, r4
 80068d2:	4629      	mov	r1, r5
 80068d4:	4638      	mov	r0, r7
 80068d6:	f7ff ff6b 	bl	80067b0 <__ssputs_r>
 80068da:	3001      	adds	r0, #1
 80068dc:	f000 80a7 	beq.w	8006a2e <_svfiprintf_r+0x1c6>
 80068e0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80068e2:	445a      	add	r2, fp
 80068e4:	9209      	str	r2, [sp, #36]	@ 0x24
 80068e6:	f89a 3000 	ldrb.w	r3, [sl]
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	f000 809f 	beq.w	8006a2e <_svfiprintf_r+0x1c6>
 80068f0:	2300      	movs	r3, #0
 80068f2:	f04f 32ff 	mov.w	r2, #4294967295
 80068f6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80068fa:	f10a 0a01 	add.w	sl, sl, #1
 80068fe:	9304      	str	r3, [sp, #16]
 8006900:	9307      	str	r3, [sp, #28]
 8006902:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006906:	931a      	str	r3, [sp, #104]	@ 0x68
 8006908:	4654      	mov	r4, sl
 800690a:	2205      	movs	r2, #5
 800690c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006910:	484e      	ldr	r0, [pc, #312]	@ (8006a4c <_svfiprintf_r+0x1e4>)
 8006912:	f7f9 fc65 	bl	80001e0 <memchr>
 8006916:	9a04      	ldr	r2, [sp, #16]
 8006918:	b9d8      	cbnz	r0, 8006952 <_svfiprintf_r+0xea>
 800691a:	06d0      	lsls	r0, r2, #27
 800691c:	bf44      	itt	mi
 800691e:	2320      	movmi	r3, #32
 8006920:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006924:	0711      	lsls	r1, r2, #28
 8006926:	bf44      	itt	mi
 8006928:	232b      	movmi	r3, #43	@ 0x2b
 800692a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800692e:	f89a 3000 	ldrb.w	r3, [sl]
 8006932:	2b2a      	cmp	r3, #42	@ 0x2a
 8006934:	d015      	beq.n	8006962 <_svfiprintf_r+0xfa>
 8006936:	9a07      	ldr	r2, [sp, #28]
 8006938:	4654      	mov	r4, sl
 800693a:	2000      	movs	r0, #0
 800693c:	f04f 0c0a 	mov.w	ip, #10
 8006940:	4621      	mov	r1, r4
 8006942:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006946:	3b30      	subs	r3, #48	@ 0x30
 8006948:	2b09      	cmp	r3, #9
 800694a:	d94b      	bls.n	80069e4 <_svfiprintf_r+0x17c>
 800694c:	b1b0      	cbz	r0, 800697c <_svfiprintf_r+0x114>
 800694e:	9207      	str	r2, [sp, #28]
 8006950:	e014      	b.n	800697c <_svfiprintf_r+0x114>
 8006952:	eba0 0308 	sub.w	r3, r0, r8
 8006956:	fa09 f303 	lsl.w	r3, r9, r3
 800695a:	4313      	orrs	r3, r2
 800695c:	9304      	str	r3, [sp, #16]
 800695e:	46a2      	mov	sl, r4
 8006960:	e7d2      	b.n	8006908 <_svfiprintf_r+0xa0>
 8006962:	9b03      	ldr	r3, [sp, #12]
 8006964:	1d19      	adds	r1, r3, #4
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	9103      	str	r1, [sp, #12]
 800696a:	2b00      	cmp	r3, #0
 800696c:	bfbb      	ittet	lt
 800696e:	425b      	neglt	r3, r3
 8006970:	f042 0202 	orrlt.w	r2, r2, #2
 8006974:	9307      	strge	r3, [sp, #28]
 8006976:	9307      	strlt	r3, [sp, #28]
 8006978:	bfb8      	it	lt
 800697a:	9204      	strlt	r2, [sp, #16]
 800697c:	7823      	ldrb	r3, [r4, #0]
 800697e:	2b2e      	cmp	r3, #46	@ 0x2e
 8006980:	d10a      	bne.n	8006998 <_svfiprintf_r+0x130>
 8006982:	7863      	ldrb	r3, [r4, #1]
 8006984:	2b2a      	cmp	r3, #42	@ 0x2a
 8006986:	d132      	bne.n	80069ee <_svfiprintf_r+0x186>
 8006988:	9b03      	ldr	r3, [sp, #12]
 800698a:	1d1a      	adds	r2, r3, #4
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	9203      	str	r2, [sp, #12]
 8006990:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006994:	3402      	adds	r4, #2
 8006996:	9305      	str	r3, [sp, #20]
 8006998:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006a5c <_svfiprintf_r+0x1f4>
 800699c:	7821      	ldrb	r1, [r4, #0]
 800699e:	2203      	movs	r2, #3
 80069a0:	4650      	mov	r0, sl
 80069a2:	f7f9 fc1d 	bl	80001e0 <memchr>
 80069a6:	b138      	cbz	r0, 80069b8 <_svfiprintf_r+0x150>
 80069a8:	9b04      	ldr	r3, [sp, #16]
 80069aa:	eba0 000a 	sub.w	r0, r0, sl
 80069ae:	2240      	movs	r2, #64	@ 0x40
 80069b0:	4082      	lsls	r2, r0
 80069b2:	4313      	orrs	r3, r2
 80069b4:	3401      	adds	r4, #1
 80069b6:	9304      	str	r3, [sp, #16]
 80069b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80069bc:	4824      	ldr	r0, [pc, #144]	@ (8006a50 <_svfiprintf_r+0x1e8>)
 80069be:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80069c2:	2206      	movs	r2, #6
 80069c4:	f7f9 fc0c 	bl	80001e0 <memchr>
 80069c8:	2800      	cmp	r0, #0
 80069ca:	d036      	beq.n	8006a3a <_svfiprintf_r+0x1d2>
 80069cc:	4b21      	ldr	r3, [pc, #132]	@ (8006a54 <_svfiprintf_r+0x1ec>)
 80069ce:	bb1b      	cbnz	r3, 8006a18 <_svfiprintf_r+0x1b0>
 80069d0:	9b03      	ldr	r3, [sp, #12]
 80069d2:	3307      	adds	r3, #7
 80069d4:	f023 0307 	bic.w	r3, r3, #7
 80069d8:	3308      	adds	r3, #8
 80069da:	9303      	str	r3, [sp, #12]
 80069dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80069de:	4433      	add	r3, r6
 80069e0:	9309      	str	r3, [sp, #36]	@ 0x24
 80069e2:	e76a      	b.n	80068ba <_svfiprintf_r+0x52>
 80069e4:	fb0c 3202 	mla	r2, ip, r2, r3
 80069e8:	460c      	mov	r4, r1
 80069ea:	2001      	movs	r0, #1
 80069ec:	e7a8      	b.n	8006940 <_svfiprintf_r+0xd8>
 80069ee:	2300      	movs	r3, #0
 80069f0:	3401      	adds	r4, #1
 80069f2:	9305      	str	r3, [sp, #20]
 80069f4:	4619      	mov	r1, r3
 80069f6:	f04f 0c0a 	mov.w	ip, #10
 80069fa:	4620      	mov	r0, r4
 80069fc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006a00:	3a30      	subs	r2, #48	@ 0x30
 8006a02:	2a09      	cmp	r2, #9
 8006a04:	d903      	bls.n	8006a0e <_svfiprintf_r+0x1a6>
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d0c6      	beq.n	8006998 <_svfiprintf_r+0x130>
 8006a0a:	9105      	str	r1, [sp, #20]
 8006a0c:	e7c4      	b.n	8006998 <_svfiprintf_r+0x130>
 8006a0e:	fb0c 2101 	mla	r1, ip, r1, r2
 8006a12:	4604      	mov	r4, r0
 8006a14:	2301      	movs	r3, #1
 8006a16:	e7f0      	b.n	80069fa <_svfiprintf_r+0x192>
 8006a18:	ab03      	add	r3, sp, #12
 8006a1a:	9300      	str	r3, [sp, #0]
 8006a1c:	462a      	mov	r2, r5
 8006a1e:	4b0e      	ldr	r3, [pc, #56]	@ (8006a58 <_svfiprintf_r+0x1f0>)
 8006a20:	a904      	add	r1, sp, #16
 8006a22:	4638      	mov	r0, r7
 8006a24:	f3af 8000 	nop.w
 8006a28:	1c42      	adds	r2, r0, #1
 8006a2a:	4606      	mov	r6, r0
 8006a2c:	d1d6      	bne.n	80069dc <_svfiprintf_r+0x174>
 8006a2e:	89ab      	ldrh	r3, [r5, #12]
 8006a30:	065b      	lsls	r3, r3, #25
 8006a32:	f53f af2d 	bmi.w	8006890 <_svfiprintf_r+0x28>
 8006a36:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006a38:	e72c      	b.n	8006894 <_svfiprintf_r+0x2c>
 8006a3a:	ab03      	add	r3, sp, #12
 8006a3c:	9300      	str	r3, [sp, #0]
 8006a3e:	462a      	mov	r2, r5
 8006a40:	4b05      	ldr	r3, [pc, #20]	@ (8006a58 <_svfiprintf_r+0x1f0>)
 8006a42:	a904      	add	r1, sp, #16
 8006a44:	4638      	mov	r0, r7
 8006a46:	f000 f879 	bl	8006b3c <_printf_i>
 8006a4a:	e7ed      	b.n	8006a28 <_svfiprintf_r+0x1c0>
 8006a4c:	08006f10 	.word	0x08006f10
 8006a50:	08006f1a 	.word	0x08006f1a
 8006a54:	00000000 	.word	0x00000000
 8006a58:	080067b1 	.word	0x080067b1
 8006a5c:	08006f16 	.word	0x08006f16

08006a60 <_printf_common>:
 8006a60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006a64:	4616      	mov	r6, r2
 8006a66:	4698      	mov	r8, r3
 8006a68:	688a      	ldr	r2, [r1, #8]
 8006a6a:	690b      	ldr	r3, [r1, #16]
 8006a6c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006a70:	4293      	cmp	r3, r2
 8006a72:	bfb8      	it	lt
 8006a74:	4613      	movlt	r3, r2
 8006a76:	6033      	str	r3, [r6, #0]
 8006a78:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006a7c:	4607      	mov	r7, r0
 8006a7e:	460c      	mov	r4, r1
 8006a80:	b10a      	cbz	r2, 8006a86 <_printf_common+0x26>
 8006a82:	3301      	adds	r3, #1
 8006a84:	6033      	str	r3, [r6, #0]
 8006a86:	6823      	ldr	r3, [r4, #0]
 8006a88:	0699      	lsls	r1, r3, #26
 8006a8a:	bf42      	ittt	mi
 8006a8c:	6833      	ldrmi	r3, [r6, #0]
 8006a8e:	3302      	addmi	r3, #2
 8006a90:	6033      	strmi	r3, [r6, #0]
 8006a92:	6825      	ldr	r5, [r4, #0]
 8006a94:	f015 0506 	ands.w	r5, r5, #6
 8006a98:	d106      	bne.n	8006aa8 <_printf_common+0x48>
 8006a9a:	f104 0a19 	add.w	sl, r4, #25
 8006a9e:	68e3      	ldr	r3, [r4, #12]
 8006aa0:	6832      	ldr	r2, [r6, #0]
 8006aa2:	1a9b      	subs	r3, r3, r2
 8006aa4:	42ab      	cmp	r3, r5
 8006aa6:	dc26      	bgt.n	8006af6 <_printf_common+0x96>
 8006aa8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006aac:	6822      	ldr	r2, [r4, #0]
 8006aae:	3b00      	subs	r3, #0
 8006ab0:	bf18      	it	ne
 8006ab2:	2301      	movne	r3, #1
 8006ab4:	0692      	lsls	r2, r2, #26
 8006ab6:	d42b      	bmi.n	8006b10 <_printf_common+0xb0>
 8006ab8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006abc:	4641      	mov	r1, r8
 8006abe:	4638      	mov	r0, r7
 8006ac0:	47c8      	blx	r9
 8006ac2:	3001      	adds	r0, #1
 8006ac4:	d01e      	beq.n	8006b04 <_printf_common+0xa4>
 8006ac6:	6823      	ldr	r3, [r4, #0]
 8006ac8:	6922      	ldr	r2, [r4, #16]
 8006aca:	f003 0306 	and.w	r3, r3, #6
 8006ace:	2b04      	cmp	r3, #4
 8006ad0:	bf02      	ittt	eq
 8006ad2:	68e5      	ldreq	r5, [r4, #12]
 8006ad4:	6833      	ldreq	r3, [r6, #0]
 8006ad6:	1aed      	subeq	r5, r5, r3
 8006ad8:	68a3      	ldr	r3, [r4, #8]
 8006ada:	bf0c      	ite	eq
 8006adc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006ae0:	2500      	movne	r5, #0
 8006ae2:	4293      	cmp	r3, r2
 8006ae4:	bfc4      	itt	gt
 8006ae6:	1a9b      	subgt	r3, r3, r2
 8006ae8:	18ed      	addgt	r5, r5, r3
 8006aea:	2600      	movs	r6, #0
 8006aec:	341a      	adds	r4, #26
 8006aee:	42b5      	cmp	r5, r6
 8006af0:	d11a      	bne.n	8006b28 <_printf_common+0xc8>
 8006af2:	2000      	movs	r0, #0
 8006af4:	e008      	b.n	8006b08 <_printf_common+0xa8>
 8006af6:	2301      	movs	r3, #1
 8006af8:	4652      	mov	r2, sl
 8006afa:	4641      	mov	r1, r8
 8006afc:	4638      	mov	r0, r7
 8006afe:	47c8      	blx	r9
 8006b00:	3001      	adds	r0, #1
 8006b02:	d103      	bne.n	8006b0c <_printf_common+0xac>
 8006b04:	f04f 30ff 	mov.w	r0, #4294967295
 8006b08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b0c:	3501      	adds	r5, #1
 8006b0e:	e7c6      	b.n	8006a9e <_printf_common+0x3e>
 8006b10:	18e1      	adds	r1, r4, r3
 8006b12:	1c5a      	adds	r2, r3, #1
 8006b14:	2030      	movs	r0, #48	@ 0x30
 8006b16:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006b1a:	4422      	add	r2, r4
 8006b1c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006b20:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006b24:	3302      	adds	r3, #2
 8006b26:	e7c7      	b.n	8006ab8 <_printf_common+0x58>
 8006b28:	2301      	movs	r3, #1
 8006b2a:	4622      	mov	r2, r4
 8006b2c:	4641      	mov	r1, r8
 8006b2e:	4638      	mov	r0, r7
 8006b30:	47c8      	blx	r9
 8006b32:	3001      	adds	r0, #1
 8006b34:	d0e6      	beq.n	8006b04 <_printf_common+0xa4>
 8006b36:	3601      	adds	r6, #1
 8006b38:	e7d9      	b.n	8006aee <_printf_common+0x8e>
	...

08006b3c <_printf_i>:
 8006b3c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006b40:	7e0f      	ldrb	r7, [r1, #24]
 8006b42:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006b44:	2f78      	cmp	r7, #120	@ 0x78
 8006b46:	4691      	mov	r9, r2
 8006b48:	4680      	mov	r8, r0
 8006b4a:	460c      	mov	r4, r1
 8006b4c:	469a      	mov	sl, r3
 8006b4e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006b52:	d807      	bhi.n	8006b64 <_printf_i+0x28>
 8006b54:	2f62      	cmp	r7, #98	@ 0x62
 8006b56:	d80a      	bhi.n	8006b6e <_printf_i+0x32>
 8006b58:	2f00      	cmp	r7, #0
 8006b5a:	f000 80d1 	beq.w	8006d00 <_printf_i+0x1c4>
 8006b5e:	2f58      	cmp	r7, #88	@ 0x58
 8006b60:	f000 80b8 	beq.w	8006cd4 <_printf_i+0x198>
 8006b64:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006b68:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006b6c:	e03a      	b.n	8006be4 <_printf_i+0xa8>
 8006b6e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006b72:	2b15      	cmp	r3, #21
 8006b74:	d8f6      	bhi.n	8006b64 <_printf_i+0x28>
 8006b76:	a101      	add	r1, pc, #4	@ (adr r1, 8006b7c <_printf_i+0x40>)
 8006b78:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006b7c:	08006bd5 	.word	0x08006bd5
 8006b80:	08006be9 	.word	0x08006be9
 8006b84:	08006b65 	.word	0x08006b65
 8006b88:	08006b65 	.word	0x08006b65
 8006b8c:	08006b65 	.word	0x08006b65
 8006b90:	08006b65 	.word	0x08006b65
 8006b94:	08006be9 	.word	0x08006be9
 8006b98:	08006b65 	.word	0x08006b65
 8006b9c:	08006b65 	.word	0x08006b65
 8006ba0:	08006b65 	.word	0x08006b65
 8006ba4:	08006b65 	.word	0x08006b65
 8006ba8:	08006ce7 	.word	0x08006ce7
 8006bac:	08006c13 	.word	0x08006c13
 8006bb0:	08006ca1 	.word	0x08006ca1
 8006bb4:	08006b65 	.word	0x08006b65
 8006bb8:	08006b65 	.word	0x08006b65
 8006bbc:	08006d09 	.word	0x08006d09
 8006bc0:	08006b65 	.word	0x08006b65
 8006bc4:	08006c13 	.word	0x08006c13
 8006bc8:	08006b65 	.word	0x08006b65
 8006bcc:	08006b65 	.word	0x08006b65
 8006bd0:	08006ca9 	.word	0x08006ca9
 8006bd4:	6833      	ldr	r3, [r6, #0]
 8006bd6:	1d1a      	adds	r2, r3, #4
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	6032      	str	r2, [r6, #0]
 8006bdc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006be0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006be4:	2301      	movs	r3, #1
 8006be6:	e09c      	b.n	8006d22 <_printf_i+0x1e6>
 8006be8:	6833      	ldr	r3, [r6, #0]
 8006bea:	6820      	ldr	r0, [r4, #0]
 8006bec:	1d19      	adds	r1, r3, #4
 8006bee:	6031      	str	r1, [r6, #0]
 8006bf0:	0606      	lsls	r6, r0, #24
 8006bf2:	d501      	bpl.n	8006bf8 <_printf_i+0xbc>
 8006bf4:	681d      	ldr	r5, [r3, #0]
 8006bf6:	e003      	b.n	8006c00 <_printf_i+0xc4>
 8006bf8:	0645      	lsls	r5, r0, #25
 8006bfa:	d5fb      	bpl.n	8006bf4 <_printf_i+0xb8>
 8006bfc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006c00:	2d00      	cmp	r5, #0
 8006c02:	da03      	bge.n	8006c0c <_printf_i+0xd0>
 8006c04:	232d      	movs	r3, #45	@ 0x2d
 8006c06:	426d      	negs	r5, r5
 8006c08:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006c0c:	4858      	ldr	r0, [pc, #352]	@ (8006d70 <_printf_i+0x234>)
 8006c0e:	230a      	movs	r3, #10
 8006c10:	e011      	b.n	8006c36 <_printf_i+0xfa>
 8006c12:	6821      	ldr	r1, [r4, #0]
 8006c14:	6833      	ldr	r3, [r6, #0]
 8006c16:	0608      	lsls	r0, r1, #24
 8006c18:	f853 5b04 	ldr.w	r5, [r3], #4
 8006c1c:	d402      	bmi.n	8006c24 <_printf_i+0xe8>
 8006c1e:	0649      	lsls	r1, r1, #25
 8006c20:	bf48      	it	mi
 8006c22:	b2ad      	uxthmi	r5, r5
 8006c24:	2f6f      	cmp	r7, #111	@ 0x6f
 8006c26:	4852      	ldr	r0, [pc, #328]	@ (8006d70 <_printf_i+0x234>)
 8006c28:	6033      	str	r3, [r6, #0]
 8006c2a:	bf14      	ite	ne
 8006c2c:	230a      	movne	r3, #10
 8006c2e:	2308      	moveq	r3, #8
 8006c30:	2100      	movs	r1, #0
 8006c32:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006c36:	6866      	ldr	r6, [r4, #4]
 8006c38:	60a6      	str	r6, [r4, #8]
 8006c3a:	2e00      	cmp	r6, #0
 8006c3c:	db05      	blt.n	8006c4a <_printf_i+0x10e>
 8006c3e:	6821      	ldr	r1, [r4, #0]
 8006c40:	432e      	orrs	r6, r5
 8006c42:	f021 0104 	bic.w	r1, r1, #4
 8006c46:	6021      	str	r1, [r4, #0]
 8006c48:	d04b      	beq.n	8006ce2 <_printf_i+0x1a6>
 8006c4a:	4616      	mov	r6, r2
 8006c4c:	fbb5 f1f3 	udiv	r1, r5, r3
 8006c50:	fb03 5711 	mls	r7, r3, r1, r5
 8006c54:	5dc7      	ldrb	r7, [r0, r7]
 8006c56:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006c5a:	462f      	mov	r7, r5
 8006c5c:	42bb      	cmp	r3, r7
 8006c5e:	460d      	mov	r5, r1
 8006c60:	d9f4      	bls.n	8006c4c <_printf_i+0x110>
 8006c62:	2b08      	cmp	r3, #8
 8006c64:	d10b      	bne.n	8006c7e <_printf_i+0x142>
 8006c66:	6823      	ldr	r3, [r4, #0]
 8006c68:	07df      	lsls	r7, r3, #31
 8006c6a:	d508      	bpl.n	8006c7e <_printf_i+0x142>
 8006c6c:	6923      	ldr	r3, [r4, #16]
 8006c6e:	6861      	ldr	r1, [r4, #4]
 8006c70:	4299      	cmp	r1, r3
 8006c72:	bfde      	ittt	le
 8006c74:	2330      	movle	r3, #48	@ 0x30
 8006c76:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006c7a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006c7e:	1b92      	subs	r2, r2, r6
 8006c80:	6122      	str	r2, [r4, #16]
 8006c82:	f8cd a000 	str.w	sl, [sp]
 8006c86:	464b      	mov	r3, r9
 8006c88:	aa03      	add	r2, sp, #12
 8006c8a:	4621      	mov	r1, r4
 8006c8c:	4640      	mov	r0, r8
 8006c8e:	f7ff fee7 	bl	8006a60 <_printf_common>
 8006c92:	3001      	adds	r0, #1
 8006c94:	d14a      	bne.n	8006d2c <_printf_i+0x1f0>
 8006c96:	f04f 30ff 	mov.w	r0, #4294967295
 8006c9a:	b004      	add	sp, #16
 8006c9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ca0:	6823      	ldr	r3, [r4, #0]
 8006ca2:	f043 0320 	orr.w	r3, r3, #32
 8006ca6:	6023      	str	r3, [r4, #0]
 8006ca8:	4832      	ldr	r0, [pc, #200]	@ (8006d74 <_printf_i+0x238>)
 8006caa:	2778      	movs	r7, #120	@ 0x78
 8006cac:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006cb0:	6823      	ldr	r3, [r4, #0]
 8006cb2:	6831      	ldr	r1, [r6, #0]
 8006cb4:	061f      	lsls	r7, r3, #24
 8006cb6:	f851 5b04 	ldr.w	r5, [r1], #4
 8006cba:	d402      	bmi.n	8006cc2 <_printf_i+0x186>
 8006cbc:	065f      	lsls	r7, r3, #25
 8006cbe:	bf48      	it	mi
 8006cc0:	b2ad      	uxthmi	r5, r5
 8006cc2:	6031      	str	r1, [r6, #0]
 8006cc4:	07d9      	lsls	r1, r3, #31
 8006cc6:	bf44      	itt	mi
 8006cc8:	f043 0320 	orrmi.w	r3, r3, #32
 8006ccc:	6023      	strmi	r3, [r4, #0]
 8006cce:	b11d      	cbz	r5, 8006cd8 <_printf_i+0x19c>
 8006cd0:	2310      	movs	r3, #16
 8006cd2:	e7ad      	b.n	8006c30 <_printf_i+0xf4>
 8006cd4:	4826      	ldr	r0, [pc, #152]	@ (8006d70 <_printf_i+0x234>)
 8006cd6:	e7e9      	b.n	8006cac <_printf_i+0x170>
 8006cd8:	6823      	ldr	r3, [r4, #0]
 8006cda:	f023 0320 	bic.w	r3, r3, #32
 8006cde:	6023      	str	r3, [r4, #0]
 8006ce0:	e7f6      	b.n	8006cd0 <_printf_i+0x194>
 8006ce2:	4616      	mov	r6, r2
 8006ce4:	e7bd      	b.n	8006c62 <_printf_i+0x126>
 8006ce6:	6833      	ldr	r3, [r6, #0]
 8006ce8:	6825      	ldr	r5, [r4, #0]
 8006cea:	6961      	ldr	r1, [r4, #20]
 8006cec:	1d18      	adds	r0, r3, #4
 8006cee:	6030      	str	r0, [r6, #0]
 8006cf0:	062e      	lsls	r6, r5, #24
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	d501      	bpl.n	8006cfa <_printf_i+0x1be>
 8006cf6:	6019      	str	r1, [r3, #0]
 8006cf8:	e002      	b.n	8006d00 <_printf_i+0x1c4>
 8006cfa:	0668      	lsls	r0, r5, #25
 8006cfc:	d5fb      	bpl.n	8006cf6 <_printf_i+0x1ba>
 8006cfe:	8019      	strh	r1, [r3, #0]
 8006d00:	2300      	movs	r3, #0
 8006d02:	6123      	str	r3, [r4, #16]
 8006d04:	4616      	mov	r6, r2
 8006d06:	e7bc      	b.n	8006c82 <_printf_i+0x146>
 8006d08:	6833      	ldr	r3, [r6, #0]
 8006d0a:	1d1a      	adds	r2, r3, #4
 8006d0c:	6032      	str	r2, [r6, #0]
 8006d0e:	681e      	ldr	r6, [r3, #0]
 8006d10:	6862      	ldr	r2, [r4, #4]
 8006d12:	2100      	movs	r1, #0
 8006d14:	4630      	mov	r0, r6
 8006d16:	f7f9 fa63 	bl	80001e0 <memchr>
 8006d1a:	b108      	cbz	r0, 8006d20 <_printf_i+0x1e4>
 8006d1c:	1b80      	subs	r0, r0, r6
 8006d1e:	6060      	str	r0, [r4, #4]
 8006d20:	6863      	ldr	r3, [r4, #4]
 8006d22:	6123      	str	r3, [r4, #16]
 8006d24:	2300      	movs	r3, #0
 8006d26:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006d2a:	e7aa      	b.n	8006c82 <_printf_i+0x146>
 8006d2c:	6923      	ldr	r3, [r4, #16]
 8006d2e:	4632      	mov	r2, r6
 8006d30:	4649      	mov	r1, r9
 8006d32:	4640      	mov	r0, r8
 8006d34:	47d0      	blx	sl
 8006d36:	3001      	adds	r0, #1
 8006d38:	d0ad      	beq.n	8006c96 <_printf_i+0x15a>
 8006d3a:	6823      	ldr	r3, [r4, #0]
 8006d3c:	079b      	lsls	r3, r3, #30
 8006d3e:	d413      	bmi.n	8006d68 <_printf_i+0x22c>
 8006d40:	68e0      	ldr	r0, [r4, #12]
 8006d42:	9b03      	ldr	r3, [sp, #12]
 8006d44:	4298      	cmp	r0, r3
 8006d46:	bfb8      	it	lt
 8006d48:	4618      	movlt	r0, r3
 8006d4a:	e7a6      	b.n	8006c9a <_printf_i+0x15e>
 8006d4c:	2301      	movs	r3, #1
 8006d4e:	4632      	mov	r2, r6
 8006d50:	4649      	mov	r1, r9
 8006d52:	4640      	mov	r0, r8
 8006d54:	47d0      	blx	sl
 8006d56:	3001      	adds	r0, #1
 8006d58:	d09d      	beq.n	8006c96 <_printf_i+0x15a>
 8006d5a:	3501      	adds	r5, #1
 8006d5c:	68e3      	ldr	r3, [r4, #12]
 8006d5e:	9903      	ldr	r1, [sp, #12]
 8006d60:	1a5b      	subs	r3, r3, r1
 8006d62:	42ab      	cmp	r3, r5
 8006d64:	dcf2      	bgt.n	8006d4c <_printf_i+0x210>
 8006d66:	e7eb      	b.n	8006d40 <_printf_i+0x204>
 8006d68:	2500      	movs	r5, #0
 8006d6a:	f104 0619 	add.w	r6, r4, #25
 8006d6e:	e7f5      	b.n	8006d5c <_printf_i+0x220>
 8006d70:	08006f21 	.word	0x08006f21
 8006d74:	08006f32 	.word	0x08006f32

08006d78 <memmove>:
 8006d78:	4288      	cmp	r0, r1
 8006d7a:	b510      	push	{r4, lr}
 8006d7c:	eb01 0402 	add.w	r4, r1, r2
 8006d80:	d902      	bls.n	8006d88 <memmove+0x10>
 8006d82:	4284      	cmp	r4, r0
 8006d84:	4623      	mov	r3, r4
 8006d86:	d807      	bhi.n	8006d98 <memmove+0x20>
 8006d88:	1e43      	subs	r3, r0, #1
 8006d8a:	42a1      	cmp	r1, r4
 8006d8c:	d008      	beq.n	8006da0 <memmove+0x28>
 8006d8e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006d92:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006d96:	e7f8      	b.n	8006d8a <memmove+0x12>
 8006d98:	4402      	add	r2, r0
 8006d9a:	4601      	mov	r1, r0
 8006d9c:	428a      	cmp	r2, r1
 8006d9e:	d100      	bne.n	8006da2 <memmove+0x2a>
 8006da0:	bd10      	pop	{r4, pc}
 8006da2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006da6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006daa:	e7f7      	b.n	8006d9c <memmove+0x24>

08006dac <_sbrk_r>:
 8006dac:	b538      	push	{r3, r4, r5, lr}
 8006dae:	4d06      	ldr	r5, [pc, #24]	@ (8006dc8 <_sbrk_r+0x1c>)
 8006db0:	2300      	movs	r3, #0
 8006db2:	4604      	mov	r4, r0
 8006db4:	4608      	mov	r0, r1
 8006db6:	602b      	str	r3, [r5, #0]
 8006db8:	f7f9 fee4 	bl	8000b84 <_sbrk>
 8006dbc:	1c43      	adds	r3, r0, #1
 8006dbe:	d102      	bne.n	8006dc6 <_sbrk_r+0x1a>
 8006dc0:	682b      	ldr	r3, [r5, #0]
 8006dc2:	b103      	cbz	r3, 8006dc6 <_sbrk_r+0x1a>
 8006dc4:	6023      	str	r3, [r4, #0]
 8006dc6:	bd38      	pop	{r3, r4, r5, pc}
 8006dc8:	20001ba0 	.word	0x20001ba0

08006dcc <_realloc_r>:
 8006dcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006dd0:	4607      	mov	r7, r0
 8006dd2:	4614      	mov	r4, r2
 8006dd4:	460d      	mov	r5, r1
 8006dd6:	b921      	cbnz	r1, 8006de2 <_realloc_r+0x16>
 8006dd8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006ddc:	4611      	mov	r1, r2
 8006dde:	f7ff bc5b 	b.w	8006698 <_malloc_r>
 8006de2:	b92a      	cbnz	r2, 8006df0 <_realloc_r+0x24>
 8006de4:	f7ff fbec 	bl	80065c0 <_free_r>
 8006de8:	4625      	mov	r5, r4
 8006dea:	4628      	mov	r0, r5
 8006dec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006df0:	f000 f81a 	bl	8006e28 <_malloc_usable_size_r>
 8006df4:	4284      	cmp	r4, r0
 8006df6:	4606      	mov	r6, r0
 8006df8:	d802      	bhi.n	8006e00 <_realloc_r+0x34>
 8006dfa:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006dfe:	d8f4      	bhi.n	8006dea <_realloc_r+0x1e>
 8006e00:	4621      	mov	r1, r4
 8006e02:	4638      	mov	r0, r7
 8006e04:	f7ff fc48 	bl	8006698 <_malloc_r>
 8006e08:	4680      	mov	r8, r0
 8006e0a:	b908      	cbnz	r0, 8006e10 <_realloc_r+0x44>
 8006e0c:	4645      	mov	r5, r8
 8006e0e:	e7ec      	b.n	8006dea <_realloc_r+0x1e>
 8006e10:	42b4      	cmp	r4, r6
 8006e12:	4622      	mov	r2, r4
 8006e14:	4629      	mov	r1, r5
 8006e16:	bf28      	it	cs
 8006e18:	4632      	movcs	r2, r6
 8006e1a:	f7ff fbc3 	bl	80065a4 <memcpy>
 8006e1e:	4629      	mov	r1, r5
 8006e20:	4638      	mov	r0, r7
 8006e22:	f7ff fbcd 	bl	80065c0 <_free_r>
 8006e26:	e7f1      	b.n	8006e0c <_realloc_r+0x40>

08006e28 <_malloc_usable_size_r>:
 8006e28:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006e2c:	1f18      	subs	r0, r3, #4
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	bfbc      	itt	lt
 8006e32:	580b      	ldrlt	r3, [r1, r0]
 8006e34:	18c0      	addlt	r0, r0, r3
 8006e36:	4770      	bx	lr

08006e38 <_init>:
 8006e38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e3a:	bf00      	nop
 8006e3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006e3e:	bc08      	pop	{r3}
 8006e40:	469e      	mov	lr, r3
 8006e42:	4770      	bx	lr

08006e44 <_fini>:
 8006e44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e46:	bf00      	nop
 8006e48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006e4a:	bc08      	pop	{r3}
 8006e4c:	469e      	mov	lr, r3
 8006e4e:	4770      	bx	lr
