Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Dec 11 20:09:47 2023
| Host         : DESKTOP-ULAG8G7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.228        0.000                      0                19889        0.032        0.000                      0                19889        3.750        0.000                       0                  8090  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.228        0.000                      0                19889        0.032        0.000                      0                19889        3.750        0.000                       0                  8090  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_reg[294]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/my_prj_accelerator_0/inst/x_int_V_U/my_prj_acceleratodEe_ram_U/q1_reg[10]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.210ns  (logic 1.477ns (16.038%)  route 7.733ns (83.962%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 12.668 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8091, routed)        1.647     2.941    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_clk
    SLICE_X51Y32         FDRE                                         r  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_reg[294]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.456     3.397 f  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_reg[294]/Q
                         net (fo=6, routed)           1.093     4.490    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_reg_n_1_[294]
    SLICE_X51Y32         LUT4 (Prop_lut4_I0_O)        0.124     4.614 r  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ram_reg_0_15_0_0_i_133/O
                         net (fo=6, routed)           1.025     5.639    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ram_reg_0_15_0_0_i_133_n_1
    SLICE_X69Y33         LUT6 (Prop_lut6_I0_O)        0.124     5.763 r  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ram_reg_0_15_0_0_i_107/O
                         net (fo=10, routed)          0.815     6.579    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ram_reg_0_15_0_0_i_107_n_1
    SLICE_X62Y34         LUT2 (Prop_lut2_I0_O)        0.124     6.703 r  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ram_reg_0_15_0_0_i_140/O
                         net (fo=1, routed)           0.434     7.137    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ram_reg_0_15_0_0_i_140_n_1
    SLICE_X59Y34         LUT6 (Prop_lut6_I5_O)        0.124     7.261 f  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ram_reg_0_15_0_0_i_34/O
                         net (fo=9, routed)           1.176     8.437    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_19_fu_250/ram_reg_0_15_0_0_i_39_0
    SLICE_X56Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.561 f  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_19_fu_250/ram_reg_0_15_0_0_i_153/O
                         net (fo=1, routed)           0.532     9.093    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_19_fu_250/ram_reg_0_15_0_0_i_153_n_1
    SLICE_X56Y31         LUT6 (Prop_lut6_I0_O)        0.124     9.217 r  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_19_fu_250/ram_reg_0_15_0_0_i_39/O
                         net (fo=1, routed)           0.983    10.200    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_11_fu_406/q1_reg[0]
    SLICE_X46Y33         LUT6 (Prop_lut6_I1_O)        0.124    10.324 r  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_11_fu_406/ram_reg_0_15_0_0_i_9/O
                         net (fo=12, routed)          1.025    11.349    design_1_i/my_prj_accelerator_0/inst/x_int_V_U/my_prj_acceleratodEe_ram_U/ram_reg_0_15_10_10/DPRA2
    SLICE_X46Y35         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153    11.502 r  design_1_i/my_prj_accelerator_0/inst/x_int_V_U/my_prj_acceleratodEe_ram_U/ram_reg_0_15_10_10/DP/O
                         net (fo=3, routed)           0.648    12.151    design_1_i/my_prj_accelerator_0/inst/x_int_V_U/my_prj_acceleratodEe_ram_U/q10[10]
    SLICE_X47Y35         FDRE                                         r  design_1_i/my_prj_accelerator_0/inst/x_int_V_U/my_prj_acceleratodEe_ram_U/q1_reg[10]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8091, routed)        1.489    12.668    design_1_i/my_prj_accelerator_0/inst/x_int_V_U/my_prj_acceleratodEe_ram_U/ap_clk
    SLICE_X47Y35         FDRE                                         r  design_1_i/my_prj_accelerator_0/inst/x_int_V_U/my_prj_acceleratodEe_ram_U/q1_reg[10]_rep__0/C
                         clock pessimism              0.129    12.797    
                         clock uncertainty           -0.154    12.643    
    SLICE_X47Y35         FDRE (Setup_fdre_C_D)       -0.265    12.378    design_1_i/my_prj_accelerator_0/inst/x_int_V_U/my_prj_acceleratodEe_ram_U/q1_reg[10]_rep__0
  -------------------------------------------------------------------
                         required time                         12.378    
                         arrival time                         -12.151    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.236ns  (required time - arrival time)
  Source:                 design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_reg[294]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/my_prj_accelerator_0/inst/x_int_V_U/my_prj_acceleratodEe_ram_U/q1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.197ns  (logic 1.477ns (16.060%)  route 7.720ns (83.940%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 12.668 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8091, routed)        1.647     2.941    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_clk
    SLICE_X51Y32         FDRE                                         r  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_reg[294]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.456     3.397 f  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_reg[294]/Q
                         net (fo=6, routed)           1.093     4.490    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_reg_n_1_[294]
    SLICE_X51Y32         LUT4 (Prop_lut4_I0_O)        0.124     4.614 r  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ram_reg_0_15_0_0_i_133/O
                         net (fo=6, routed)           1.025     5.639    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ram_reg_0_15_0_0_i_133_n_1
    SLICE_X69Y33         LUT6 (Prop_lut6_I0_O)        0.124     5.763 r  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ram_reg_0_15_0_0_i_107/O
                         net (fo=10, routed)          0.815     6.579    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ram_reg_0_15_0_0_i_107_n_1
    SLICE_X62Y34         LUT2 (Prop_lut2_I0_O)        0.124     6.703 r  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ram_reg_0_15_0_0_i_140/O
                         net (fo=1, routed)           0.434     7.137    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ram_reg_0_15_0_0_i_140_n_1
    SLICE_X59Y34         LUT6 (Prop_lut6_I5_O)        0.124     7.261 f  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ram_reg_0_15_0_0_i_34/O
                         net (fo=9, routed)           1.176     8.437    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_19_fu_250/ram_reg_0_15_0_0_i_39_0
    SLICE_X56Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.561 f  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_19_fu_250/ram_reg_0_15_0_0_i_153/O
                         net (fo=1, routed)           0.532     9.093    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_19_fu_250/ram_reg_0_15_0_0_i_153_n_1
    SLICE_X56Y31         LUT6 (Prop_lut6_I0_O)        0.124     9.217 r  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_19_fu_250/ram_reg_0_15_0_0_i_39/O
                         net (fo=1, routed)           0.983    10.200    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_11_fu_406/q1_reg[0]
    SLICE_X46Y33         LUT6 (Prop_lut6_I1_O)        0.124    10.324 r  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_11_fu_406/ram_reg_0_15_0_0_i_9/O
                         net (fo=12, routed)          1.137    11.461    design_1_i/my_prj_accelerator_0/inst/x_int_V_U/my_prj_acceleratodEe_ram_U/ram_reg_0_15_3_3/DPRA2
    SLICE_X46Y36         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153    11.614 r  design_1_i/my_prj_accelerator_0/inst/x_int_V_U/my_prj_acceleratodEe_ram_U/ram_reg_0_15_3_3/DP/O
                         net (fo=1, routed)           0.524    12.138    design_1_i/my_prj_accelerator_0/inst/x_int_V_U/my_prj_acceleratodEe_ram_U/q10[3]
    SLICE_X47Y36         FDRE                                         r  design_1_i/my_prj_accelerator_0/inst/x_int_V_U/my_prj_acceleratodEe_ram_U/q1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8091, routed)        1.489    12.668    design_1_i/my_prj_accelerator_0/inst/x_int_V_U/my_prj_acceleratodEe_ram_U/ap_clk
    SLICE_X47Y36         FDRE                                         r  design_1_i/my_prj_accelerator_0/inst/x_int_V_U/my_prj_acceleratodEe_ram_U/q1_reg[3]/C
                         clock pessimism              0.129    12.797    
                         clock uncertainty           -0.154    12.643    
    SLICE_X47Y36         FDRE (Setup_fdre_C_D)       -0.269    12.374    design_1_i/my_prj_accelerator_0/inst/x_int_V_U/my_prj_acceleratodEe_ram_U/q1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.374    
                         arrival time                         -12.138    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_reg[294]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/my_prj_accelerator_0/inst/x_int_V_U/my_prj_acceleratodEe_ram_U/q1_reg[10]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.069ns  (logic 1.477ns (16.287%)  route 7.592ns (83.713%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 12.668 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8091, routed)        1.647     2.941    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_clk
    SLICE_X51Y32         FDRE                                         r  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_reg[294]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.456     3.397 f  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_reg[294]/Q
                         net (fo=6, routed)           1.093     4.490    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_reg_n_1_[294]
    SLICE_X51Y32         LUT4 (Prop_lut4_I0_O)        0.124     4.614 r  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ram_reg_0_15_0_0_i_133/O
                         net (fo=6, routed)           1.025     5.639    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ram_reg_0_15_0_0_i_133_n_1
    SLICE_X69Y33         LUT6 (Prop_lut6_I0_O)        0.124     5.763 r  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ram_reg_0_15_0_0_i_107/O
                         net (fo=10, routed)          0.815     6.579    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ram_reg_0_15_0_0_i_107_n_1
    SLICE_X62Y34         LUT2 (Prop_lut2_I0_O)        0.124     6.703 r  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ram_reg_0_15_0_0_i_140/O
                         net (fo=1, routed)           0.434     7.137    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ram_reg_0_15_0_0_i_140_n_1
    SLICE_X59Y34         LUT6 (Prop_lut6_I5_O)        0.124     7.261 f  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ram_reg_0_15_0_0_i_34/O
                         net (fo=9, routed)           1.176     8.437    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_19_fu_250/ram_reg_0_15_0_0_i_39_0
    SLICE_X56Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.561 f  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_19_fu_250/ram_reg_0_15_0_0_i_153/O
                         net (fo=1, routed)           0.532     9.093    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_19_fu_250/ram_reg_0_15_0_0_i_153_n_1
    SLICE_X56Y31         LUT6 (Prop_lut6_I0_O)        0.124     9.217 r  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_19_fu_250/ram_reg_0_15_0_0_i_39/O
                         net (fo=1, routed)           0.983    10.200    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_11_fu_406/q1_reg[0]
    SLICE_X46Y33         LUT6 (Prop_lut6_I1_O)        0.124    10.324 r  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_11_fu_406/ram_reg_0_15_0_0_i_9/O
                         net (fo=12, routed)          1.025    11.349    design_1_i/my_prj_accelerator_0/inst/x_int_V_U/my_prj_acceleratodEe_ram_U/ram_reg_0_15_10_10/DPRA2
    SLICE_X46Y35         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153    11.502 r  design_1_i/my_prj_accelerator_0/inst/x_int_V_U/my_prj_acceleratodEe_ram_U/ram_reg_0_15_10_10/DP/O
                         net (fo=3, routed)           0.508    12.010    design_1_i/my_prj_accelerator_0/inst/x_int_V_U/my_prj_acceleratodEe_ram_U/q10[10]
    SLICE_X47Y35         FDRE                                         r  design_1_i/my_prj_accelerator_0/inst/x_int_V_U/my_prj_acceleratodEe_ram_U/q1_reg[10]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8091, routed)        1.489    12.668    design_1_i/my_prj_accelerator_0/inst/x_int_V_U/my_prj_acceleratodEe_ram_U/ap_clk
    SLICE_X47Y35         FDRE                                         r  design_1_i/my_prj_accelerator_0/inst/x_int_V_U/my_prj_acceleratodEe_ram_U/q1_reg[10]_rep/C
                         clock pessimism              0.129    12.797    
                         clock uncertainty           -0.154    12.643    
    SLICE_X47Y35         FDRE (Setup_fdre_C_D)       -0.300    12.343    design_1_i/my_prj_accelerator_0/inst/x_int_V_U/my_prj_acceleratodEe_ram_U/q1_reg[10]_rep
  -------------------------------------------------------------------
                         required time                         12.343    
                         arrival time                         -12.010    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_reg[191]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/my_prj_accelerator_0/inst/x_int_V_U/my_prj_acceleratodEe_ram_U/q0_reg[3]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.109ns  (logic 2.141ns (23.503%)  route 6.968ns (76.497%))
  Logic Levels:           8  (LUT2=2 LUT4=2 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 12.667 - 10.000 ) 
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8091, routed)        1.654     2.948    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_clk
    SLICE_X40Y21         FDRE                                         r  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_reg[191]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.456     3.404 f  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_reg[191]/Q
                         net (fo=3, routed)           1.119     4.523    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_state192
    SLICE_X40Y21         LUT4 (Prop_lut4_I3_O)        0.152     4.675 f  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ram_reg_0_15_0_0_i_281/O
                         net (fo=8, routed)           0.690     5.364    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ram_reg_0_15_0_0_i_281_n_1
    SLICE_X40Y21         LUT4 (Prop_lut4_I3_O)        0.332     5.696 f  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ram_reg_0_15_0_0_i_190/O
                         net (fo=4, routed)           0.504     6.200    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ram_reg_0_15_0_0_i_190_n_1
    SLICE_X41Y21         LUT5 (Prop_lut5_I0_O)        0.150     6.350 f  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ram_reg_0_15_0_0_i_189/O
                         net (fo=9, routed)           0.567     6.917    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ram_reg_0_15_0_0_i_189_n_1
    SLICE_X40Y22         LUT2 (Prop_lut2_I1_O)        0.326     7.243 f  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ram_reg_0_15_0_0_i_94/O
                         net (fo=8, routed)           0.467     7.710    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ram_reg_0_15_0_0_i_94_n_1
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.118     7.828 f  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ram_reg_0_15_0_0_i_78/O
                         net (fo=3, routed)           0.988     8.817    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_34_fu_574/ram_reg_0_15_0_0_i_4
    SLICE_X35Y23         LUT6 (Prop_lut6_I1_O)        0.326     9.143 r  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_34_fu_574/ram_reg_0_15_0_0_i_18/O
                         net (fo=1, routed)           0.981    10.124    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_13_fu_304/q1_reg[0]_2
    SLICE_X45Y35         LUT6 (Prop_lut6_I4_O)        0.124    10.248 r  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_13_fu_304/ram_reg_0_15_0_0_i_4/O
                         net (fo=36, routed)          1.121    11.369    design_1_i/my_prj_accelerator_0/inst/x_int_V_U/my_prj_acceleratodEe_ram_U/ram_reg_0_15_3_3/A1
    SLICE_X46Y36         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.157    11.526 r  design_1_i/my_prj_accelerator_0/inst/x_int_V_U/my_prj_acceleratodEe_ram_U/ram_reg_0_15_3_3/SP/O
                         net (fo=3, routed)           0.531    12.057    design_1_i/my_prj_accelerator_0/inst/x_int_V_U/my_prj_acceleratodEe_ram_U/q00[3]
    SLICE_X48Y36         FDRE                                         r  design_1_i/my_prj_accelerator_0/inst/x_int_V_U/my_prj_acceleratodEe_ram_U/q0_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8091, routed)        1.488    12.667    design_1_i/my_prj_accelerator_0/inst/x_int_V_U/my_prj_acceleratodEe_ram_U/ap_clk
    SLICE_X48Y36         FDRE                                         r  design_1_i/my_prj_accelerator_0/inst/x_int_V_U/my_prj_acceleratodEe_ram_U/q0_reg[3]_rep/C
                         clock pessimism              0.230    12.897    
                         clock uncertainty           -0.154    12.743    
    SLICE_X48Y36         FDRE (Setup_fdre_C_D)       -0.312    12.431    design_1_i/my_prj_accelerator_0/inst/x_int_V_U/my_prj_acceleratodEe_ram_U/q0_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         12.431    
                         arrival time                         -12.057    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.425ns  (required time - arrival time)
  Source:                 design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_reg[191]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/my_prj_accelerator_0/inst/x_int_V_U/my_prj_acceleratodEe_ram_U/q0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.045ns  (logic 2.141ns (23.669%)  route 6.904ns (76.331%))
  Logic Levels:           8  (LUT2=2 LUT4=2 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 12.667 - 10.000 ) 
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8091, routed)        1.654     2.948    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_clk
    SLICE_X40Y21         FDRE                                         r  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_reg[191]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.456     3.404 f  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_reg[191]/Q
                         net (fo=3, routed)           1.119     4.523    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_state192
    SLICE_X40Y21         LUT4 (Prop_lut4_I3_O)        0.152     4.675 f  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ram_reg_0_15_0_0_i_281/O
                         net (fo=8, routed)           0.690     5.364    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ram_reg_0_15_0_0_i_281_n_1
    SLICE_X40Y21         LUT4 (Prop_lut4_I3_O)        0.332     5.696 f  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ram_reg_0_15_0_0_i_190/O
                         net (fo=4, routed)           0.504     6.200    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ram_reg_0_15_0_0_i_190_n_1
    SLICE_X41Y21         LUT5 (Prop_lut5_I0_O)        0.150     6.350 f  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ram_reg_0_15_0_0_i_189/O
                         net (fo=9, routed)           0.567     6.917    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ram_reg_0_15_0_0_i_189_n_1
    SLICE_X40Y22         LUT2 (Prop_lut2_I1_O)        0.326     7.243 f  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ram_reg_0_15_0_0_i_94/O
                         net (fo=8, routed)           0.467     7.710    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ram_reg_0_15_0_0_i_94_n_1
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.118     7.828 f  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ram_reg_0_15_0_0_i_78/O
                         net (fo=3, routed)           0.988     8.817    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_34_fu_574/ram_reg_0_15_0_0_i_4
    SLICE_X35Y23         LUT6 (Prop_lut6_I1_O)        0.326     9.143 r  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_34_fu_574/ram_reg_0_15_0_0_i_18/O
                         net (fo=1, routed)           0.981    10.124    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_13_fu_304/q1_reg[0]_2
    SLICE_X45Y35         LUT6 (Prop_lut6_I4_O)        0.124    10.248 r  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_13_fu_304/ram_reg_0_15_0_0_i_4/O
                         net (fo=36, routed)          0.987    11.235    design_1_i/my_prj_accelerator_0/inst/x_int_V_U/my_prj_acceleratodEe_ram_U/ram_reg_0_15_7_7/A1
    SLICE_X46Y34         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.157    11.392 r  design_1_i/my_prj_accelerator_0/inst/x_int_V_U/my_prj_acceleratodEe_ram_U/ram_reg_0_15_7_7/SP/O
                         net (fo=3, routed)           0.601    11.993    design_1_i/my_prj_accelerator_0/inst/x_int_V_U/my_prj_acceleratodEe_ram_U/q00[7]
    SLICE_X47Y34         FDRE                                         r  design_1_i/my_prj_accelerator_0/inst/x_int_V_U/my_prj_acceleratodEe_ram_U/q0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8091, routed)        1.488    12.667    design_1_i/my_prj_accelerator_0/inst/x_int_V_U/my_prj_acceleratodEe_ram_U/ap_clk
    SLICE_X47Y34         FDRE                                         r  design_1_i/my_prj_accelerator_0/inst/x_int_V_U/my_prj_acceleratodEe_ram_U/q0_reg[7]/C
                         clock pessimism              0.230    12.897    
                         clock uncertainty           -0.154    12.743    
    SLICE_X47Y34         FDRE (Setup_fdre_C_D)       -0.324    12.419    design_1_i/my_prj_accelerator_0/inst/x_int_V_U/my_prj_acceleratodEe_ram_U/q0_reg[7]
  -------------------------------------------------------------------
                         required time                         12.419    
                         arrival time                         -11.993    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.487ns  (required time - arrival time)
  Source:                 design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_reg[294]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/my_prj_accelerator_0/inst/x_int_V_U/my_prj_acceleratodEe_ram_U/q1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.120ns  (logic 1.448ns (15.877%)  route 7.672ns (84.123%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 12.668 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8091, routed)        1.647     2.941    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_clk
    SLICE_X51Y32         FDRE                                         r  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_reg[294]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.456     3.397 f  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_reg[294]/Q
                         net (fo=6, routed)           1.093     4.490    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_reg_n_1_[294]
    SLICE_X51Y32         LUT4 (Prop_lut4_I0_O)        0.124     4.614 r  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ram_reg_0_15_0_0_i_133/O
                         net (fo=6, routed)           1.025     5.639    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ram_reg_0_15_0_0_i_133_n_1
    SLICE_X69Y33         LUT6 (Prop_lut6_I0_O)        0.124     5.763 r  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ram_reg_0_15_0_0_i_107/O
                         net (fo=10, routed)          0.815     6.579    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ram_reg_0_15_0_0_i_107_n_1
    SLICE_X62Y34         LUT2 (Prop_lut2_I0_O)        0.124     6.703 r  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ram_reg_0_15_0_0_i_140/O
                         net (fo=1, routed)           0.434     7.137    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ram_reg_0_15_0_0_i_140_n_1
    SLICE_X59Y34         LUT6 (Prop_lut6_I5_O)        0.124     7.261 f  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ram_reg_0_15_0_0_i_34/O
                         net (fo=9, routed)           1.176     8.437    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_19_fu_250/ram_reg_0_15_0_0_i_39_0
    SLICE_X56Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.561 f  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_19_fu_250/ram_reg_0_15_0_0_i_153/O
                         net (fo=1, routed)           0.532     9.093    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_19_fu_250/ram_reg_0_15_0_0_i_153_n_1
    SLICE_X56Y31         LUT6 (Prop_lut6_I0_O)        0.124     9.217 r  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_19_fu_250/ram_reg_0_15_0_0_i_39/O
                         net (fo=1, routed)           0.983    10.200    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_11_fu_406/q1_reg[0]
    SLICE_X46Y33         LUT6 (Prop_lut6_I1_O)        0.124    10.324 r  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_11_fu_406/ram_reg_0_15_0_0_i_9/O
                         net (fo=12, routed)          1.025    11.349    design_1_i/my_prj_accelerator_0/inst/x_int_V_U/my_prj_acceleratodEe_ram_U/ram_reg_0_15_0_0/DPRA2
    SLICE_X46Y35         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.124    11.473 r  design_1_i/my_prj_accelerator_0/inst/x_int_V_U/my_prj_acceleratodEe_ram_U/ram_reg_0_15_0_0/DP/O
                         net (fo=1, routed)           0.588    12.061    design_1_i/my_prj_accelerator_0/inst/x_int_V_U/my_prj_acceleratodEe_ram_U/q10[0]
    SLICE_X47Y35         FDRE                                         r  design_1_i/my_prj_accelerator_0/inst/x_int_V_U/my_prj_acceleratodEe_ram_U/q1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8091, routed)        1.489    12.668    design_1_i/my_prj_accelerator_0/inst/x_int_V_U/my_prj_acceleratodEe_ram_U/ap_clk
    SLICE_X47Y35         FDRE                                         r  design_1_i/my_prj_accelerator_0/inst/x_int_V_U/my_prj_acceleratodEe_ram_U/q1_reg[0]/C
                         clock pessimism              0.129    12.797    
                         clock uncertainty           -0.154    12.643    
    SLICE_X47Y35         FDRE (Setup_fdre_C_D)       -0.095    12.548    design_1_i/my_prj_accelerator_0/inst/x_int_V_U/my_prj_acceleratodEe_ram_U/q1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.548    
                         arrival time                         -12.061    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.518ns  (required time - arrival time)
  Source:                 design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_reg[191]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/my_prj_accelerator_0/inst/x_int_V_U/my_prj_acceleratodEe_ram_U/q0_reg[11]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.010ns  (logic 2.136ns (23.706%)  route 6.874ns (76.294%))
  Logic Levels:           8  (LUT2=2 LUT4=2 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 12.670 - 10.000 ) 
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8091, routed)        1.654     2.948    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_clk
    SLICE_X40Y21         FDRE                                         r  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_reg[191]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.456     3.404 f  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_reg[191]/Q
                         net (fo=3, routed)           1.119     4.523    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_state192
    SLICE_X40Y21         LUT4 (Prop_lut4_I3_O)        0.152     4.675 f  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ram_reg_0_15_0_0_i_281/O
                         net (fo=8, routed)           0.690     5.364    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ram_reg_0_15_0_0_i_281_n_1
    SLICE_X40Y21         LUT4 (Prop_lut4_I3_O)        0.332     5.696 f  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ram_reg_0_15_0_0_i_190/O
                         net (fo=4, routed)           0.504     6.200    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ram_reg_0_15_0_0_i_190_n_1
    SLICE_X41Y21         LUT5 (Prop_lut5_I0_O)        0.150     6.350 f  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ram_reg_0_15_0_0_i_189/O
                         net (fo=9, routed)           0.567     6.917    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ram_reg_0_15_0_0_i_189_n_1
    SLICE_X40Y22         LUT2 (Prop_lut2_I1_O)        0.326     7.243 f  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ram_reg_0_15_0_0_i_94/O
                         net (fo=8, routed)           0.467     7.710    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ram_reg_0_15_0_0_i_94_n_1
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.118     7.828 f  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ram_reg_0_15_0_0_i_78/O
                         net (fo=3, routed)           0.988     8.817    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_34_fu_574/ram_reg_0_15_0_0_i_4
    SLICE_X35Y23         LUT6 (Prop_lut6_I1_O)        0.326     9.143 r  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_34_fu_574/ram_reg_0_15_0_0_i_18/O
                         net (fo=1, routed)           0.981    10.124    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_13_fu_304/q1_reg[0]_2
    SLICE_X45Y35         LUT6 (Prop_lut6_I4_O)        0.124    10.248 r  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_13_fu_304/ram_reg_0_15_0_0_i_4/O
                         net (fo=36, routed)          0.983    11.231    design_1_i/my_prj_accelerator_0/inst/x_int_V_U/my_prj_acceleratodEe_ram_U/ram_reg_0_15_11_11/A1
    SLICE_X46Y35         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152    11.383 r  design_1_i/my_prj_accelerator_0/inst/x_int_V_U/my_prj_acceleratodEe_ram_U/ram_reg_0_15_11_11/SP/O
                         net (fo=4, routed)           0.575    11.958    design_1_i/my_prj_accelerator_0/inst/x_int_V_U/my_prj_acceleratodEe_ram_U/q00[11]
    SLICE_X46Y37         FDRE                                         r  design_1_i/my_prj_accelerator_0/inst/x_int_V_U/my_prj_acceleratodEe_ram_U/q0_reg[11]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8091, routed)        1.490    12.670    design_1_i/my_prj_accelerator_0/inst/x_int_V_U/my_prj_acceleratodEe_ram_U/ap_clk
    SLICE_X46Y37         FDRE                                         r  design_1_i/my_prj_accelerator_0/inst/x_int_V_U/my_prj_acceleratodEe_ram_U/q0_reg[11]_rep__0/C
                         clock pessimism              0.230    12.899    
                         clock uncertainty           -0.154    12.745    
    SLICE_X46Y37         FDRE (Setup_fdre_C_D)       -0.269    12.476    design_1_i/my_prj_accelerator_0/inst/x_int_V_U/my_prj_acceleratodEe_ram_U/q0_reg[11]_rep__0
  -------------------------------------------------------------------
                         required time                         12.476    
                         arrival time                         -11.958    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.521ns  (required time - arrival time)
  Source:                 design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_reg[294]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/my_prj_accelerator_0/inst/x_int_V_U/my_prj_acceleratodEe_ram_U/q1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.881ns  (logic 1.477ns (16.630%)  route 7.404ns (83.370%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 12.668 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8091, routed)        1.647     2.941    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_clk
    SLICE_X51Y32         FDRE                                         r  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_reg[294]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.456     3.397 f  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_reg[294]/Q
                         net (fo=6, routed)           1.093     4.490    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_reg_n_1_[294]
    SLICE_X51Y32         LUT4 (Prop_lut4_I0_O)        0.124     4.614 r  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ram_reg_0_15_0_0_i_133/O
                         net (fo=6, routed)           1.025     5.639    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ram_reg_0_15_0_0_i_133_n_1
    SLICE_X69Y33         LUT6 (Prop_lut6_I0_O)        0.124     5.763 r  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ram_reg_0_15_0_0_i_107/O
                         net (fo=10, routed)          0.815     6.579    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ram_reg_0_15_0_0_i_107_n_1
    SLICE_X62Y34         LUT2 (Prop_lut2_I0_O)        0.124     6.703 r  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ram_reg_0_15_0_0_i_140/O
                         net (fo=1, routed)           0.434     7.137    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ram_reg_0_15_0_0_i_140_n_1
    SLICE_X59Y34         LUT6 (Prop_lut6_I5_O)        0.124     7.261 f  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ram_reg_0_15_0_0_i_34/O
                         net (fo=9, routed)           1.176     8.437    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_19_fu_250/ram_reg_0_15_0_0_i_39_0
    SLICE_X56Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.561 f  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_19_fu_250/ram_reg_0_15_0_0_i_153/O
                         net (fo=1, routed)           0.532     9.093    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_19_fu_250/ram_reg_0_15_0_0_i_153_n_1
    SLICE_X56Y31         LUT6 (Prop_lut6_I0_O)        0.124     9.217 r  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_19_fu_250/ram_reg_0_15_0_0_i_39/O
                         net (fo=1, routed)           0.983    10.200    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_11_fu_406/q1_reg[0]
    SLICE_X46Y33         LUT6 (Prop_lut6_I1_O)        0.124    10.324 r  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_11_fu_406/ram_reg_0_15_0_0_i_9/O
                         net (fo=12, routed)          1.025    11.349    design_1_i/my_prj_accelerator_0/inst/x_int_V_U/my_prj_acceleratodEe_ram_U/ram_reg_0_15_10_10/DPRA2
    SLICE_X46Y35         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153    11.502 r  design_1_i/my_prj_accelerator_0/inst/x_int_V_U/my_prj_acceleratodEe_ram_U/ram_reg_0_15_10_10/DP/O
                         net (fo=3, routed)           0.320    11.822    design_1_i/my_prj_accelerator_0/inst/x_int_V_U/my_prj_acceleratodEe_ram_U/q10[10]
    SLICE_X47Y35         FDRE                                         r  design_1_i/my_prj_accelerator_0/inst/x_int_V_U/my_prj_acceleratodEe_ram_U/q1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8091, routed)        1.489    12.668    design_1_i/my_prj_accelerator_0/inst/x_int_V_U/my_prj_acceleratodEe_ram_U/ap_clk
    SLICE_X47Y35         FDRE                                         r  design_1_i/my_prj_accelerator_0/inst/x_int_V_U/my_prj_acceleratodEe_ram_U/q1_reg[10]/C
                         clock pessimism              0.129    12.797    
                         clock uncertainty           -0.154    12.643    
    SLICE_X47Y35         FDRE (Setup_fdre_C_D)       -0.300    12.343    design_1_i/my_prj_accelerator_0/inst/x_int_V_U/my_prj_acceleratodEe_ram_U/q1_reg[10]
  -------------------------------------------------------------------
                         required time                         12.343    
                         arrival time                         -11.822    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.525ns  (required time - arrival time)
  Source:                 design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_reg[191]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/my_prj_accelerator_0/inst/x_int_V_U/my_prj_acceleratodEe_ram_U/q0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.988ns  (logic 2.136ns (23.765%)  route 6.852ns (76.235%))
  Logic Levels:           8  (LUT2=2 LUT4=2 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 12.667 - 10.000 ) 
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8091, routed)        1.654     2.948    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_clk
    SLICE_X40Y21         FDRE                                         r  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_reg[191]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.456     3.404 f  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_reg[191]/Q
                         net (fo=3, routed)           1.119     4.523    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_state192
    SLICE_X40Y21         LUT4 (Prop_lut4_I3_O)        0.152     4.675 f  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ram_reg_0_15_0_0_i_281/O
                         net (fo=8, routed)           0.690     5.364    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ram_reg_0_15_0_0_i_281_n_1
    SLICE_X40Y21         LUT4 (Prop_lut4_I3_O)        0.332     5.696 f  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ram_reg_0_15_0_0_i_190/O
                         net (fo=4, routed)           0.504     6.200    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ram_reg_0_15_0_0_i_190_n_1
    SLICE_X41Y21         LUT5 (Prop_lut5_I0_O)        0.150     6.350 f  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ram_reg_0_15_0_0_i_189/O
                         net (fo=9, routed)           0.567     6.917    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ram_reg_0_15_0_0_i_189_n_1
    SLICE_X40Y22         LUT2 (Prop_lut2_I1_O)        0.326     7.243 f  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ram_reg_0_15_0_0_i_94/O
                         net (fo=8, routed)           0.467     7.710    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ram_reg_0_15_0_0_i_94_n_1
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.118     7.828 f  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ram_reg_0_15_0_0_i_78/O
                         net (fo=3, routed)           0.988     8.817    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_34_fu_574/ram_reg_0_15_0_0_i_4
    SLICE_X35Y23         LUT6 (Prop_lut6_I1_O)        0.326     9.143 r  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_34_fu_574/ram_reg_0_15_0_0_i_18/O
                         net (fo=1, routed)           0.981    10.124    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_13_fu_304/q1_reg[0]_2
    SLICE_X45Y35         LUT6 (Prop_lut6_I4_O)        0.124    10.248 r  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_13_fu_304/ram_reg_0_15_0_0_i_4/O
                         net (fo=36, routed)          0.983    11.231    design_1_i/my_prj_accelerator_0/inst/x_int_V_U/my_prj_acceleratodEe_ram_U/ram_reg_0_15_11_11/A1
    SLICE_X46Y35         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152    11.383 r  design_1_i/my_prj_accelerator_0/inst/x_int_V_U/my_prj_acceleratodEe_ram_U/ram_reg_0_15_11_11/SP/O
                         net (fo=4, routed)           0.553    11.936    design_1_i/my_prj_accelerator_0/inst/x_int_V_U/my_prj_acceleratodEe_ram_U/q00[11]
    SLICE_X48Y35         FDRE                                         r  design_1_i/my_prj_accelerator_0/inst/x_int_V_U/my_prj_acceleratodEe_ram_U/q0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8091, routed)        1.488    12.667    design_1_i/my_prj_accelerator_0/inst/x_int_V_U/my_prj_acceleratodEe_ram_U/ap_clk
    SLICE_X48Y35         FDRE                                         r  design_1_i/my_prj_accelerator_0/inst/x_int_V_U/my_prj_acceleratodEe_ram_U/q0_reg[11]/C
                         clock pessimism              0.230    12.897    
                         clock uncertainty           -0.154    12.743    
    SLICE_X48Y35         FDRE (Setup_fdre_C_D)       -0.282    12.461    design_1_i/my_prj_accelerator_0/inst/x_int_V_U/my_prj_acceleratodEe_ram_U/q0_reg[11]
  -------------------------------------------------------------------
                         required time                         12.461    
                         arrival time                         -11.936    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.538ns  (required time - arrival time)
  Source:                 design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_reg[191]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/my_prj_accelerator_0/inst/x_int_V_U/my_prj_acceleratodEe_ram_U/q0_reg[11]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.971ns  (logic 2.136ns (23.811%)  route 6.835ns (76.189%))
  Logic Levels:           8  (LUT2=2 LUT4=2 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 12.667 - 10.000 ) 
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8091, routed)        1.654     2.948    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_clk
    SLICE_X40Y21         FDRE                                         r  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_reg[191]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.456     3.404 f  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_reg[191]/Q
                         net (fo=3, routed)           1.119     4.523    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_state192
    SLICE_X40Y21         LUT4 (Prop_lut4_I3_O)        0.152     4.675 f  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ram_reg_0_15_0_0_i_281/O
                         net (fo=8, routed)           0.690     5.364    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ram_reg_0_15_0_0_i_281_n_1
    SLICE_X40Y21         LUT4 (Prop_lut4_I3_O)        0.332     5.696 f  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ram_reg_0_15_0_0_i_190/O
                         net (fo=4, routed)           0.504     6.200    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ram_reg_0_15_0_0_i_190_n_1
    SLICE_X41Y21         LUT5 (Prop_lut5_I0_O)        0.150     6.350 f  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ram_reg_0_15_0_0_i_189/O
                         net (fo=9, routed)           0.567     6.917    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ram_reg_0_15_0_0_i_189_n_1
    SLICE_X40Y22         LUT2 (Prop_lut2_I1_O)        0.326     7.243 f  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ram_reg_0_15_0_0_i_94/O
                         net (fo=8, routed)           0.467     7.710    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ram_reg_0_15_0_0_i_94_n_1
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.118     7.828 f  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ram_reg_0_15_0_0_i_78/O
                         net (fo=3, routed)           0.988     8.817    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_34_fu_574/ram_reg_0_15_0_0_i_4
    SLICE_X35Y23         LUT6 (Prop_lut6_I1_O)        0.326     9.143 r  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_34_fu_574/ram_reg_0_15_0_0_i_18/O
                         net (fo=1, routed)           0.981    10.124    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_13_fu_304/q1_reg[0]_2
    SLICE_X45Y35         LUT6 (Prop_lut6_I4_O)        0.124    10.248 r  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_13_fu_304/ram_reg_0_15_0_0_i_4/O
                         net (fo=36, routed)          0.983    11.231    design_1_i/my_prj_accelerator_0/inst/x_int_V_U/my_prj_acceleratodEe_ram_U/ram_reg_0_15_11_11/A1
    SLICE_X46Y35         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152    11.383 r  design_1_i/my_prj_accelerator_0/inst/x_int_V_U/my_prj_acceleratodEe_ram_U/ram_reg_0_15_11_11/SP/O
                         net (fo=4, routed)           0.535    11.919    design_1_i/my_prj_accelerator_0/inst/x_int_V_U/my_prj_acceleratodEe_ram_U/q00[11]
    SLICE_X48Y35         FDRE                                         r  design_1_i/my_prj_accelerator_0/inst/x_int_V_U/my_prj_acceleratodEe_ram_U/q0_reg[11]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8091, routed)        1.488    12.667    design_1_i/my_prj_accelerator_0/inst/x_int_V_U/my_prj_acceleratodEe_ram_U/ap_clk
    SLICE_X48Y35         FDRE                                         r  design_1_i/my_prj_accelerator_0/inst/x_int_V_U/my_prj_acceleratodEe_ram_U/q0_reg[11]_rep__1/C
                         clock pessimism              0.230    12.897    
                         clock uncertainty           -0.154    12.743    
    SLICE_X48Y35         FDRE (Setup_fdre_C_D)       -0.286    12.457    design_1_i/my_prj_accelerator_0/inst/x_int_V_U/my_prj_acceleratodEe_ram_U/q0_reg[11]_rep__1
  -------------------------------------------------------------------
                         required time                         12.457    
                         arrival time                         -11.919    
  -------------------------------------------------------------------
                         slack                                  0.538    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/scores_V20_reg_1080_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_return_20_preg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.646%)  route 0.212ns (56.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8091, routed)        0.556     0.892    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_clk
    SLICE_X46Y56         FDRE                                         r  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/scores_V20_reg_1080_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/scores_V20_reg_1080_reg[0]/Q
                         net (fo=2, routed)           0.212     1.267    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/scores_V20_reg_1080[0]
    SLICE_X50Y57         FDRE                                         r  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_return_20_preg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8091, routed)        0.819     1.185    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_clk
    SLICE_X50Y57         FDRE                                         r  design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_return_20_preg_reg[0]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X50Y57         FDRE (Hold_fdre_C_D)         0.085     1.235    design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_return_20_preg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_write/start_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_write/start_addr_buf_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.644%)  route 0.224ns (61.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8091, routed)        0.550     0.886    design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_write/ap_clk
    SLICE_X49Y83         FDRE                                         r  design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_write/start_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y83         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_write/start_addr_reg[6]/Q
                         net (fo=3, routed)           0.224     1.250    design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_write/start_addr_reg_n_1_[6]
    SLICE_X52Y82         FDRE                                         r  design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_write/start_addr_buf_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8091, routed)        0.812     1.178    design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_write/ap_clk
    SLICE_X52Y82         FDRE                                         r  design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_write/start_addr_buf_reg[6]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X52Y82         FDRE (Hold_fdre_C_D)         0.072     1.215    design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_write/start_addr_buf_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][6][userdata][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8091, routed)        0.574     0.910    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X27Y52         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][6][userdata][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y52         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][6][userdata][7]/Q
                         net (fo=1, routed)           0.056     1.106    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/DIA0
    SLICE_X26Y52         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8091, routed)        0.844     1.210    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/WCLK
    SLICE_X26Y52         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/CLK
                         clock pessimism             -0.287     0.923    
    SLICE_X26Y52         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.070    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.106    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8091, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.116     1.249    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X30Y101        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8091, routed)        0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y101        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.268     1.029    
    SLICE_X30Y101        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.212    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[24].LOAD_REG_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.369%)  route 0.190ns (47.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8091, routed)        0.551     0.887    design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/s_axi_aclk
    SLICE_X50Y92         FDRE                                         r  design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[24].LOAD_REG_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[24].LOAD_REG_I/Q
                         net (fo=2, routed)           0.190     1.241    design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/loadReg_DBus_32[7]
    SLICE_X49Y91         LUT3 (Prop_lut3_I0_O)        0.045     1.286 r  design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.286    design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/p_1_in[7]
    SLICE_X49Y91         FDRE                                         r  design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8091, routed)        0.823     1.189    design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X49Y91         FDRE                                         r  design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[7]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X49Y91         FDRE (Hold_fdre_C_D)         0.092     1.246    design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8091, routed)        0.555     0.891    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X39Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.099     1.131    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X36Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8091, routed)        0.823     1.189    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X36Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.282     0.907    
    SLICE_X36Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.090    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.131    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_write/rs_wreq/data_p1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][7]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.770%)  route 0.103ns (42.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8091, routed)        0.552     0.888    design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_write/rs_wreq/ap_clk
    SLICE_X44Y85         FDRE                                         r  design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_write/rs_wreq/data_p1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y85         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_write/rs_wreq/data_p1_reg[7]/Q
                         net (fo=1, routed)           0.103     1.132    design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_write/fifo_wreq/q_reg[28]_0[7]
    SLICE_X46Y84         SRL16E                                       r  design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][7]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8091, routed)        0.818     1.184    design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_write/fifo_wreq/ap_clk
    SLICE_X46Y84         SRL16E                                       r  design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][7]_srl5/CLK
                         clock pessimism             -0.282     0.902    
    SLICE_X46Y84         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.085    design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][7]_srl5
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_write/start_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_write/start_addr_buf_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.497%)  route 0.216ns (60.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8091, routed)        0.550     0.886    design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_write/ap_clk
    SLICE_X49Y83         FDRE                                         r  design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_write/start_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y83         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_write/start_addr_reg[7]/Q
                         net (fo=3, routed)           0.216     1.243    design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_write/start_addr_reg_n_1_[7]
    SLICE_X50Y81         FDRE                                         r  design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_write/start_addr_buf_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8091, routed)        0.811     1.177    design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_write/ap_clk
    SLICE_X50Y81         FDRE                                         r  design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_write/start_addr_buf_reg[7]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X50Y81         FDRE (Hold_fdre_C_D)         0.053     1.195    design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_write/start_addr_buf_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8091, routed)        0.555     0.891    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/Q
                         net (fo=1, routed)           0.112     1.144    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[20]
    SLICE_X36Y93         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8091, routed)        0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X36Y93         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
                         clock pessimism             -0.282     0.908    
    SLICE_X36Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.091    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][0][userdata][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.616%)  route 0.291ns (67.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8091, routed)        0.565     0.901    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X35Y49         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][0][userdata][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][0][userdata][0]/Q
                         net (fo=1, routed)           0.291     1.333    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/DIC1
    SLICE_X34Y54         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8091, routed)        0.825     1.191    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/WCLK
    SLICE_X34Y54         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC_D1/CLK
                         clock pessimism             -0.030     1.161    
    SLICE_X34Y54         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114     1.275    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y8     design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y8     design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y14    design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y14    design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_read/buff_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X62Y83    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y82    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y82    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y82    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y82    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y71    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y71    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y71    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y71    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y71    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y71    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y71    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y71    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y71    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y71    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y72    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y72    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y72    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y72    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y72    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y72    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y72    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y72    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y73    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y73    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA_D1/CLK



