{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543621210664 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543621210671 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 30 18:40:10 2018 " "Processing started: Fri Nov 30 18:40:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543621210671 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543621210671 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543621210671 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "DE_NANO_SOPC.qip " "Tcl Script File DE_NANO_SOPC.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE DE_NANO_SOPC.qip " "set_global_assignment -name QIP_FILE DE_NANO_SOPC.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1543621210805 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1543621210805 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543621211195 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543621211196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_DRIVER " "Found entity 1: VGA_DRIVER" {  } { { "VGA_DRIVER.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/VGA_DRIVER.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543621219665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543621219665 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RED red DE0_NANO.v(16) " "Verilog HDL Declaration information at DE0_NANO.v(16): object \"RED\" differs only in case from object \"red\" in the same scope" {  } { { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543621219666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO " "Found entity 1: DE0_NANO" {  } { { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543621219666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543621219666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543621219668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543621219668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_port_ram_m9k.v 1 1 " "Found 1 design units, including 1 entities, in source file dual_port_ram_m9k.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dual_Port_RAM_M9K " "Found entity 1: Dual_Port_RAM_M9K" {  } { { "Dual_Port_RAM_M9K.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/Dual_Port_RAM_M9K.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543621219936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543621219936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file image_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMAGE_PROCESSOR " "Found entity 1: IMAGE_PROCESSOR" {  } { { "IMAGE_PROCESSOR.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/IMAGE_PROCESSOR.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543621219945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543621219945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL_UNIT " "Found entity 1: CONTROL_UNIT" {  } { { "CONTROL_UNIT.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/CONTROL_UNIT.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543621219954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543621219954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "downsample.v 1 1 " "Found 1 design units, including 1 entities, in source file downsample.v" { { "Info" "ISGN_ENTITY_NAME" "1 DOWNSAMPLE " "Found entity 1: DOWNSAMPLE" {  } { { "DOWNSAMPLE.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DOWNSAMPLE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543621219962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543621219962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file cam_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 CAM_UNIT " "Found entity 1: CAM_UNIT" {  } { { "CAM_UNIT.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/CAM_UNIT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543621219971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543621219971 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SIMULATOR.v(37) " "Verilog HDL information at SIMULATOR.v(37): always construct contains both blocking and non-blocking assignments" {  } { { "SIMULATOR.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/SIMULATOR.v" 37 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1543621219979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulator.v 1 1 " "Found 1 design units, including 1 entities, in source file simulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 SIMULATOR " "Found entity 1: SIMULATOR" {  } { { "SIMULATOR.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/SIMULATOR.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543621219980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543621219980 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "FRAME_LENGTH SIMULATOR.v 5 SIMULATOR_OLD.v(5) " "Verilog HDL macro warning at SIMULATOR_OLD.v(5): overriding existing definition for macro \"FRAME_LENGTH\", which was defined in \"SIMULATOR.v\", line 5" {  } { { "SIMULATOR_OLD.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/SIMULATOR_OLD.v" 5 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1543621219988 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SIMULATOR_OLD.v(33) " "Verilog HDL information at SIMULATOR_OLD.v(33): always construct contains both blocking and non-blocking assignments" {  } { { "SIMULATOR_OLD.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/SIMULATOR_OLD.v" 33 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1543621219991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulator_old.v 1 1 " "Found 1 design units, including 1 entities, in source file simulator_old.v" { { "Info" "ISGN_ENTITY_NAME" "1 SIMULATOR_OLD " "Found entity 1: SIMULATOR_OLD" {  } { { "SIMULATOR_OLD.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/SIMULATOR_OLD.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543621219993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543621219993 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_NANO " "Elaborating entity \"DE0_NANO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543621220197 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 DE0_NANO.v(43) " "Verilog HDL assignment warning at DE0_NANO.v(43): truncated value with size 32 to match size of target (15)" {  } { { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543621220199 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 DE0_NANO.v(190) " "Verilog HDL assignment warning at DE0_NANO.v(190): truncated value with size 32 to match size of target (15)" {  } { { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543621220199 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[32\] DE0_NANO.v(28) " "Output port \"GPIO_0_D\[32\]\" at DE0_NANO.v(28) has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543621220199 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[30..24\] DE0_NANO.v(28) " "Output port \"GPIO_0_D\[30..24\]\" at DE0_NANO.v(28) has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543621220199 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[22\] DE0_NANO.v(28) " "Output port \"GPIO_0_D\[22\]\" at DE0_NANO.v(28) has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543621220199 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[20\] DE0_NANO.v(28) " "Output port \"GPIO_0_D\[20\]\" at DE0_NANO.v(28) has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543621220199 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[18\] DE0_NANO.v(28) " "Output port \"GPIO_0_D\[18\]\" at DE0_NANO.v(28) has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543621220199 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[16\] DE0_NANO.v(28) " "Output port \"GPIO_0_D\[16\]\" at DE0_NANO.v(28) has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543621220202 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[14\] DE0_NANO.v(28) " "Output port \"GPIO_0_D\[14\]\" at DE0_NANO.v(28) has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543621220202 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[12\] DE0_NANO.v(28) " "Output port \"GPIO_0_D\[12\]\" at DE0_NANO.v(28) has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543621220203 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[10\] DE0_NANO.v(28) " "Output port \"GPIO_0_D\[10\]\" at DE0_NANO.v(28) has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543621220203 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[8\] DE0_NANO.v(28) " "Output port \"GPIO_0_D\[8\]\" at DE0_NANO.v(28) has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543621220203 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[6\] DE0_NANO.v(28) " "Output port \"GPIO_0_D\[6\]\" at DE0_NANO.v(28) has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543621220203 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[4..0\] DE0_NANO.v(28) " "Output port \"GPIO_0_D\[4..0\]\" at DE0_NANO.v(28) has no driver" {  } { { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543621220203 "|DE0_NANO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:PLL_inst " "Elaborating entity \"PLL\" for hierarchy \"PLL:PLL_inst\"" {  } { { "DE0_NANO.v" "PLL_inst" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543621220209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:PLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:PLL_inst\|altpll:altpll_component\"" {  } { { "PLL.v" "altpll_component" { Text "E:/Lab4/Lab4_FPGA_Template/PLL.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543621220233 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:PLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:PLL_inst\|altpll:altpll_component\"" {  } { { "PLL.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/PLL.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543621220235 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:PLL_inst\|altpll:altpll_component " "Instantiated megafunction \"PLL:PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621220235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621220235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621220235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 12 " "Parameter \"clk0_multiply_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621220235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621220235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621220235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621220235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621220235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621220235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621220235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621220235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621220235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621220235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621220235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621220235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621220235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621220235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621220235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621220235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621220235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621220235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621220235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621220235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621220235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621220235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621220235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621220235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621220235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621220235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621220235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621220235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621220235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621220235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621220235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621220235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621220235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621220235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621220235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621220235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621220235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621220235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621220235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621220235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621220235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621220235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621220235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621220235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621220235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621220235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621220235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621220235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621220235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621220235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621220235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621220235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621220235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621220235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621220235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621220235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621220235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621220235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621220235 ""}  } { { "PLL.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/PLL.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543621220235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543621220285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543621220285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543621220285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dual_Port_RAM_M9K Dual_Port_RAM_M9K:mem " "Elaborating entity \"Dual_Port_RAM_M9K\" for hierarchy \"Dual_Port_RAM_M9K:mem\"" {  } { { "DE0_NANO.v" "mem" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543621220287 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_addr_reg Dual_Port_RAM_M9K.v(34) " "Verilog HDL or VHDL warning at Dual_Port_RAM_M9K.v(34): object \"r_addr_reg\" assigned a value but never read" {  } { { "Dual_Port_RAM_M9K.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/Dual_Port_RAM_M9K.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543621220291 "|DE0_NANO|Dual_Port_RAM_M9K:mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_DRIVER VGA_DRIVER:driver " "Elaborating entity \"VGA_DRIVER\" for hierarchy \"VGA_DRIVER:driver\"" {  } { { "DE0_NANO.v" "driver" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543621220292 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_DRIVER.v(71) " "Verilog HDL assignment warning at VGA_DRIVER.v(71): truncated value with size 32 to match size of target (10)" {  } { { "VGA_DRIVER.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/VGA_DRIVER.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543621220292 "|DE0_NANO|VGA_DRIVER:driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_DRIVER.v(75) " "Verilog HDL assignment warning at VGA_DRIVER.v(75): truncated value with size 32 to match size of target (10)" {  } { { "VGA_DRIVER.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/VGA_DRIVER.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543621220292 "|DE0_NANO|VGA_DRIVER:driver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMAGE_PROCESSOR IMAGE_PROCESSOR:proc " "Elaborating entity \"IMAGE_PROCESSOR\" for hierarchy \"IMAGE_PROCESSOR:proc\"" {  } { { "DE0_NANO.v" "proc" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543621220293 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 IMAGE_PROCESSOR.v(53) " "Verilog HDL assignment warning at IMAGE_PROCESSOR.v(53): truncated value with size 32 to match size of target (15)" {  } { { "IMAGE_PROCESSOR.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/IMAGE_PROCESSOR.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543621220294 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 IMAGE_PROCESSOR.v(59) " "Verilog HDL assignment warning at IMAGE_PROCESSOR.v(59): truncated value with size 32 to match size of target (15)" {  } { { "IMAGE_PROCESSOR.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/IMAGE_PROCESSOR.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543621220299 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 IMAGE_PROCESSOR.v(88) " "Verilog HDL assignment warning at IMAGE_PROCESSOR.v(88): truncated value with size 32 to match size of target (8)" {  } { { "IMAGE_PROCESSOR.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/IMAGE_PROCESSOR.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543621220299 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "shapeFinished IMAGE_PROCESSOR.v(141) " "Verilog HDL Always Construct warning at IMAGE_PROCESSOR.v(141): inferring latch(es) for variable \"shapeFinished\", which holds its previous value in one or more paths through the always construct" {  } { { "IMAGE_PROCESSOR.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/IMAGE_PROCESSOR.v" 141 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543621220302 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shapeFinished IMAGE_PROCESSOR.v(141) " "Inferred latch for \"shapeFinished\" at IMAGE_PROCESSOR.v(141)" {  } { { "IMAGE_PROCESSOR.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/IMAGE_PROCESSOR.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543621220305 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Warning" "WSGN_SEARCH_FILE" "serial.v 1 1 " "Using design file serial.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SERIAL " "Found entity 1: SERIAL" {  } { { "serial.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/serial.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543621220408 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543621220408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SERIAL SERIAL:serial " "Elaborating entity \"SERIAL\" for hierarchy \"SERIAL:serial\"" {  } { { "DE0_NANO.v" "serial" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543621220409 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SHAPE_DATA serial.v(30) " "Verilog HDL Always Construct warning at serial.v(30): inferring latch(es) for variable \"SHAPE_DATA\", which holds its previous value in one or more paths through the always construct" {  } { { "serial.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/serial.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543621220410 "|DE0_NANO|SERIAL:serial"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 serial.v(50) " "Verilog HDL assignment warning at serial.v(50): truncated value with size 32 to match size of target (4)" {  } { { "serial.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/serial.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543621220410 "|DE0_NANO|SERIAL:serial"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHAPE_DATA\[0\] serial.v(30) " "Inferred latch for \"SHAPE_DATA\[0\]\" at serial.v(30)" {  } { { "serial.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/serial.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543621220412 "|DE0_NANO|SERIAL:serial"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHAPE_DATA\[1\] serial.v(30) " "Inferred latch for \"SHAPE_DATA\[1\]\" at serial.v(30)" {  } { { "serial.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/serial.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543621220412 "|DE0_NANO|SERIAL:serial"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHAPE_DATA\[2\] serial.v(30) " "Inferred latch for \"SHAPE_DATA\[2\]\" at serial.v(30)" {  } { { "serial.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/serial.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543621220412 "|DE0_NANO|SERIAL:serial"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHAPE_DATA\[3\] serial.v(30) " "Inferred latch for \"SHAPE_DATA\[3\]\" at serial.v(30)" {  } { { "serial.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/serial.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543621220412 "|DE0_NANO|SERIAL:serial"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIMULATOR_OLD SIMULATOR_OLD:simulator " "Elaborating entity \"SIMULATOR_OLD\" for hierarchy \"SIMULATOR_OLD:simulator\"" {  } { { "DE0_NANO.v" "simulator" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543621220414 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 SIMULATOR_OLD.v(47) " "Verilog HDL assignment warning at SIMULATOR_OLD.v(47): truncated value with size 32 to match size of target (16)" {  } { { "SIMULATOR_OLD.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/SIMULATOR_OLD.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543621220418 "|DE0_NANO|SIMULATOR_OLD:simulator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 SIMULATOR_OLD.v(55) " "Verilog HDL assignment warning at SIMULATOR_OLD.v(55): truncated value with size 32 to match size of target (16)" {  } { { "SIMULATOR_OLD.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/SIMULATOR_OLD.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543621220418 "|DE0_NANO|SIMULATOR_OLD:simulator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SIMULATOR_OLD.v(63) " "Verilog HDL assignment warning at SIMULATOR_OLD.v(63): truncated value with size 32 to match size of target (8)" {  } { { "SIMULATOR_OLD.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/SIMULATOR_OLD.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543621220418 "|DE0_NANO|SIMULATOR_OLD:simulator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 SIMULATOR_OLD.v(67) " "Verilog HDL assignment warning at SIMULATOR_OLD.v(67): truncated value with size 32 to match size of target (16)" {  } { { "SIMULATOR_OLD.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/SIMULATOR_OLD.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543621220418 "|DE0_NANO|SIMULATOR_OLD:simulator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SIMULATOR_OLD.v(72) " "Verilog HDL assignment warning at SIMULATOR_OLD.v(72): truncated value with size 32 to match size of target (8)" {  } { { "SIMULATOR_OLD.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/SIMULATOR_OLD.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543621220418 "|DE0_NANO|SIMULATOR_OLD:simulator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 SIMULATOR_OLD.v(77) " "Verilog HDL assignment warning at SIMULATOR_OLD.v(77): truncated value with size 32 to match size of target (16)" {  } { { "SIMULATOR_OLD.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/SIMULATOR_OLD.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543621220420 "|DE0_NANO|SIMULATOR_OLD:simulator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 SIMULATOR_OLD.v(86) " "Verilog HDL assignment warning at SIMULATOR_OLD.v(86): truncated value with size 32 to match size of target (16)" {  } { { "SIMULATOR_OLD.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/SIMULATOR_OLD.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543621220420 "|DE0_NANO|SIMULATOR_OLD:simulator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL_UNIT CONTROL_UNIT:control_unit " "Elaborating entity \"CONTROL_UNIT\" for hierarchy \"CONTROL_UNIT:control_unit\"" {  } { { "DE0_NANO.v" "control_unit" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543621220422 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "YELLOW CONTROL_UNIT.v(38) " "Verilog HDL or VHDL warning at CONTROL_UNIT.v(38): object \"YELLOW\" assigned a value but never read" {  } { { "CONTROL_UNIT.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/CONTROL_UNIT.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543621220425 "|DE0_NANO|CONTROL_UNIT:control_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CYAN CONTROL_UNIT.v(39) " "Verilog HDL or VHDL warning at CONTROL_UNIT.v(39): object \"CYAN\" assigned a value but never read" {  } { { "CONTROL_UNIT.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/CONTROL_UNIT.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543621220425 "|DE0_NANO|CONTROL_UNIT:control_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MAGENTA CONTROL_UNIT.v(40) " "Verilog HDL or VHDL warning at CONTROL_UNIT.v(40): object \"MAGENTA\" assigned a value but never read" {  } { { "CONTROL_UNIT.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/CONTROL_UNIT.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543621220425 "|DE0_NANO|CONTROL_UNIT:control_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WHITE CONTROL_UNIT.v(41) " "Verilog HDL or VHDL warning at CONTROL_UNIT.v(41): object \"WHITE\" assigned a value but never read" {  } { { "CONTROL_UNIT.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/CONTROL_UNIT.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543621220425 "|DE0_NANO|CONTROL_UNIT:control_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BLACK CONTROL_UNIT.v(42) " "Verilog HDL or VHDL warning at CONTROL_UNIT.v(42): object \"BLACK\" assigned a value but never read" {  } { { "CONTROL_UNIT.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/CONTROL_UNIT.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543621220425 "|DE0_NANO|CONTROL_UNIT:control_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 CONTROL_UNIT.v(115) " "Verilog HDL assignment warning at CONTROL_UNIT.v(115): truncated value with size 32 to match size of target (15)" {  } { { "CONTROL_UNIT.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/CONTROL_UNIT.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543621220425 "|DE0_NANO|CONTROL_UNIT:control_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 CONTROL_UNIT.v(132) " "Verilog HDL assignment warning at CONTROL_UNIT.v(132): truncated value with size 32 to match size of target (15)" {  } { { "CONTROL_UNIT.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/CONTROL_UNIT.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543621220428 "|DE0_NANO|CONTROL_UNIT:control_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DOWNSAMPLE CONTROL_UNIT:control_unit\|DOWNSAMPLE:downsampler " "Elaborating entity \"DOWNSAMPLE\" for hierarchy \"CONTROL_UNIT:control_unit\|DOWNSAMPLE:downsampler\"" {  } { { "CONTROL_UNIT.v" "downsampler" { Text "E:/Lab4/Lab4_FPGA_Template/CONTROL_UNIT.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543621220429 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RESULT\[8\] " "Net \"RESULT\[8\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.v" "RESULT\[8\]" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543621220614 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1543621220614 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RESULT\[8\] " "Net \"RESULT\[8\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.v" "RESULT\[8\]" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543621220614 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1543621220614 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RESULT\[8\] " "Net \"RESULT\[8\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.v" "RESULT\[8\]" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543621220615 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1543621220615 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RESULT\[8\] " "Net \"RESULT\[8\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.v" "RESULT\[8\]" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 60 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1543621220615 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1543621220615 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "Dual_Port_RAM_M9K:mem\|mem_rtl_0 " "Inferred dual-clock RAM node \"Dual_Port_RAM_M9K:mem\|mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1543621221076 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Dual_Port_RAM_M9K:mem\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Dual_Port_RAM_M9K:mem\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543621221183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543621221183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 15 " "Parameter WIDTHAD_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543621221183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 25344 " "Parameter NUMWORDS_A set to 25344" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543621221183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543621221183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 15 " "Parameter WIDTHAD_B set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543621221183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 25344 " "Parameter NUMWORDS_B set to 25344" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543621221183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543621221183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543621221183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543621221183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543621221183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543621221183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543621221183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543621221183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M9K " "Parameter RAM_BLOCK_TYPE set to M9K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543621221183 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1543621221183 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1543621221183 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "DE0_NANO.v" "Mult0" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 43 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543621221188 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "DE0_NANO.v" "Mult1" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 190 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543621221188 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "IMAGE_PROCESSOR:proc\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"IMAGE_PROCESSOR:proc\|Mult1\"" {  } { { "IMAGE_PROCESSOR.v" "Mult1" { Text "E:/Lab4/Lab4_FPGA_Template/IMAGE_PROCESSOR.v" 107 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543621221188 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "IMAGE_PROCESSOR:proc\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"IMAGE_PROCESSOR:proc\|Div0\"" {  } { { "IMAGE_PROCESSOR.v" "Div0" { Text "E:/Lab4/Lab4_FPGA_Template/IMAGE_PROCESSOR.v" 107 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543621221188 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "IMAGE_PROCESSOR:proc\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"IMAGE_PROCESSOR:proc\|Mult0\"" {  } { { "IMAGE_PROCESSOR.v" "Mult0" { Text "E:/Lab4/Lab4_FPGA_Template/IMAGE_PROCESSOR.v" 107 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543621221188 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "IMAGE_PROCESSOR:proc\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"IMAGE_PROCESSOR:proc\|Mult3\"" {  } { { "IMAGE_PROCESSOR.v" "Mult3" { Text "E:/Lab4/Lab4_FPGA_Template/IMAGE_PROCESSOR.v" 107 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543621221188 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "IMAGE_PROCESSOR:proc\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"IMAGE_PROCESSOR:proc\|Div1\"" {  } { { "IMAGE_PROCESSOR.v" "Div1" { Text "E:/Lab4/Lab4_FPGA_Template/IMAGE_PROCESSOR.v" 107 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543621221188 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "IMAGE_PROCESSOR:proc\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"IMAGE_PROCESSOR:proc\|Mult2\"" {  } { { "IMAGE_PROCESSOR.v" "Mult2" { Text "E:/Lab4/Lab4_FPGA_Template/IMAGE_PROCESSOR.v" 107 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543621221188 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1543621221188 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543621221232 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621221233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621221233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621221233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 25344 " "Parameter \"NUMWORDS_A\" = \"25344\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621221233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621221233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621221233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 25344 " "Parameter \"NUMWORDS_B\" = \"25344\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621221233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621221233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621221233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621221233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621221233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621221233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621221233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621221233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M9K " "Parameter \"RAM_BLOCK_TYPE\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621221233 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543621221233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j5f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j5f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j5f1 " "Found entity 1: altsyncram_j5f1" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "E:/Lab4/Lab4_FPGA_Template/db/altsyncram_j5f1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543621221277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543621221277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_msa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_msa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_msa " "Found entity 1: decode_msa" {  } { { "db/decode_msa.tdf" "" { Text "E:/Lab4/Lab4_FPGA_Template/db/decode_msa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543621221311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543621221311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_f8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_f8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_f8a " "Found entity 1: decode_f8a" {  } { { "db/decode_f8a.tdf" "" { Text "E:/Lab4/Lab4_FPGA_Template/db/decode_f8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543621221346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543621221346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_6nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_6nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_6nb " "Found entity 1: mux_6nb" {  } { { "db/mux_6nb.tdf" "" { Text "E:/Lab4/Lab4_FPGA_Template/db/mux_6nb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543621221385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543621221385 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 43 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543621221434 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 15 " "Parameter \"LPM_WIDTHA\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621221434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621221434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 23 " "Parameter \"LPM_WIDTHP\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621221434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 23 " "Parameter \"LPM_WIDTHR\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621221434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621221434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621221434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621221434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621221434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621221434 ""}  } { { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 43 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543621221434 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 43 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543621221459 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 43 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543621221471 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 43 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543621221489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lgh " "Found entity 1: add_sub_lgh" {  } { { "db/add_sub_lgh.tdf" "" { Text "E:/Lab4/Lab4_FPGA_Template/db/add_sub_lgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543621221528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543621221528 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 43 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543621221535 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 43 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543621221537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pgh " "Found entity 1: add_sub_pgh" {  } { { "db/add_sub_pgh.tdf" "" { Text "E:/Lab4/Lab4_FPGA_Template/db/add_sub_pgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543621221572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543621221572 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|altshift:external_latency_ffs lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 43 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543621221582 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 190 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543621221614 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1 " "Instantiated megafunction \"lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621221614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621221614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621221614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621221614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621221614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621221614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621221614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621221614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621221614 ""}  } { { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 190 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543621221614 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 190 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543621221621 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 190 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543621221623 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 190 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543621221627 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 190 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543621221629 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 190 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543621221635 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|altshift:external_latency_ffs lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 190 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543621221637 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IMAGE_PROCESSOR:proc\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"IMAGE_PROCESSOR:proc\|lpm_mult:Mult1\"" {  } { { "IMAGE_PROCESSOR.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/IMAGE_PROCESSOR.v" 107 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543621221644 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IMAGE_PROCESSOR:proc\|lpm_mult:Mult1 " "Instantiated megafunction \"IMAGE_PROCESSOR:proc\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621221644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621221644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621221644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621221644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621221644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621221644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621221644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621221644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621221644 ""}  } { { "IMAGE_PROCESSOR.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/IMAGE_PROCESSOR.v" 107 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543621221644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_b3t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_b3t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_b3t " "Found entity 1: mult_b3t" {  } { { "db/mult_b3t.tdf" "" { Text "E:/Lab4/Lab4_FPGA_Template/db/mult_b3t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543621221682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543621221682 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IMAGE_PROCESSOR:proc\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"IMAGE_PROCESSOR:proc\|lpm_divide:Div0\"" {  } { { "IMAGE_PROCESSOR.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/IMAGE_PROCESSOR.v" 107 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543621221702 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IMAGE_PROCESSOR:proc\|lpm_divide:Div0 " "Instantiated megafunction \"IMAGE_PROCESSOR:proc\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621221702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621221702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621221702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621221702 ""}  } { { "IMAGE_PROCESSOR.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/IMAGE_PROCESSOR.v" 107 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543621221702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3jm " "Found entity 1: lpm_divide_3jm" {  } { { "db/lpm_divide_3jm.tdf" "" { Text "E:/Lab4/Lab4_FPGA_Template/db/lpm_divide_3jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543621221743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543621221743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "E:/Lab4/Lab4_FPGA_Template/db/sign_div_unsign_rlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543621221760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543621221760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a7f " "Found entity 1: alt_u_div_a7f" {  } { { "db/alt_u_div_a7f.tdf" "" { Text "E:/Lab4/Lab4_FPGA_Template/db/alt_u_div_a7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543621221803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543621221803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "E:/Lab4/Lab4_FPGA_Template/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543621221849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543621221849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "E:/Lab4/Lab4_FPGA_Template/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543621221889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543621221889 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IMAGE_PROCESSOR:proc\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"IMAGE_PROCESSOR:proc\|lpm_mult:Mult0\"" {  } { { "IMAGE_PROCESSOR.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/IMAGE_PROCESSOR.v" 107 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543621221898 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IMAGE_PROCESSOR:proc\|lpm_mult:Mult0 " "Instantiated megafunction \"IMAGE_PROCESSOR:proc\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621221898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621221898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621221898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621221898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621221898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621221898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621221898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621221898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543621221898 ""}  } { { "IMAGE_PROCESSOR.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/IMAGE_PROCESSOR.v" 107 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543621221898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_l5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_l5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_l5t " "Found entity 1: mult_l5t" {  } { { "db/mult_l5t.tdf" "" { Text "E:/Lab4/Lab4_FPGA_Template/db/mult_l5t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543621221941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543621221941 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1543621222321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SERIAL:serial\|SHAPE_DATA\[0\] " "Latch SERIAL:serial\|SHAPE_DATA\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IMAGE_PROCESSOR:proc\|red\[12\] " "Ports D and ENA on the latch are fed by the same signal IMAGE_PROCESSOR:proc\|red\[12\]" {  } { { "IMAGE_PROCESSOR.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/IMAGE_PROCESSOR.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543621222378 ""}  } { { "serial.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/serial.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543621222378 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SERIAL:serial\|SHAPE_DATA\[1\] " "Latch SERIAL:serial\|SHAPE_DATA\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IMAGE_PROCESSOR:proc\|blue\[12\] " "Ports D and ENA on the latch are fed by the same signal IMAGE_PROCESSOR:proc\|blue\[12\]" {  } { { "IMAGE_PROCESSOR.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/IMAGE_PROCESSOR.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543621222378 ""}  } { { "serial.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/serial.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543621222378 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[0\] GND " "Pin \"GPIO_0_D\[0\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543621222680 "|DE0_NANO|GPIO_0_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[1\] GND " "Pin \"GPIO_0_D\[1\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543621222680 "|DE0_NANO|GPIO_0_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[2\] GND " "Pin \"GPIO_0_D\[2\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543621222680 "|DE0_NANO|GPIO_0_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[3\] GND " "Pin \"GPIO_0_D\[3\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543621222680 "|DE0_NANO|GPIO_0_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[4\] GND " "Pin \"GPIO_0_D\[4\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543621222680 "|DE0_NANO|GPIO_0_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[6\] GND " "Pin \"GPIO_0_D\[6\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543621222680 "|DE0_NANO|GPIO_0_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[8\] GND " "Pin \"GPIO_0_D\[8\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543621222680 "|DE0_NANO|GPIO_0_D[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[10\] GND " "Pin \"GPIO_0_D\[10\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543621222680 "|DE0_NANO|GPIO_0_D[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[12\] GND " "Pin \"GPIO_0_D\[12\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543621222680 "|DE0_NANO|GPIO_0_D[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[14\] GND " "Pin \"GPIO_0_D\[14\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543621222680 "|DE0_NANO|GPIO_0_D[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[16\] GND " "Pin \"GPIO_0_D\[16\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543621222680 "|DE0_NANO|GPIO_0_D[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[18\] GND " "Pin \"GPIO_0_D\[18\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543621222680 "|DE0_NANO|GPIO_0_D[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[20\] GND " "Pin \"GPIO_0_D\[20\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543621222680 "|DE0_NANO|GPIO_0_D[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[22\] GND " "Pin \"GPIO_0_D\[22\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543621222680 "|DE0_NANO|GPIO_0_D[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[24\] GND " "Pin \"GPIO_0_D\[24\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543621222680 "|DE0_NANO|GPIO_0_D[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[25\] GND " "Pin \"GPIO_0_D\[25\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543621222680 "|DE0_NANO|GPIO_0_D[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[26\] GND " "Pin \"GPIO_0_D\[26\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543621222680 "|DE0_NANO|GPIO_0_D[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[27\] GND " "Pin \"GPIO_0_D\[27\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543621222680 "|DE0_NANO|GPIO_0_D[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[28\] GND " "Pin \"GPIO_0_D\[28\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543621222680 "|DE0_NANO|GPIO_0_D[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[29\] GND " "Pin \"GPIO_0_D\[29\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543621222680 "|DE0_NANO|GPIO_0_D[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[30\] GND " "Pin \"GPIO_0_D\[30\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543621222680 "|DE0_NANO|GPIO_0_D[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[32\] GND " "Pin \"GPIO_0_D\[32\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543621222680 "|DE0_NANO|GPIO_0_D[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543621222680 "|DE0_NANO|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543621222680 "|DE0_NANO|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543621222680 "|DE0_NANO|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543621222680 "|DE0_NANO|LED[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1543621222680 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543621222758 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543621223516 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.map.smsg " "Generated suppressed messages file E:/Lab4/Lab4_FPGA_Template/DE0_NANO.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543621223629 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543621224234 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543621224234 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "25 " "Design contains 25 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D\[0\] " "No output dependent on input pin \"GPIO_1_D\[0\]\"" {  } { { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543621224643 "|DE0_NANO|GPIO_1_D[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D\[1\] " "No output dependent on input pin \"GPIO_1_D\[1\]\"" {  } { { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543621224643 "|DE0_NANO|GPIO_1_D[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D\[2\] " "No output dependent on input pin \"GPIO_1_D\[2\]\"" {  } { { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543621224643 "|DE0_NANO|GPIO_1_D[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D\[3\] " "No output dependent on input pin \"GPIO_1_D\[3\]\"" {  } { { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543621224643 "|DE0_NANO|GPIO_1_D[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D\[4\] " "No output dependent on input pin \"GPIO_1_D\[4\]\"" {  } { { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543621224643 "|DE0_NANO|GPIO_1_D[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D\[5\] " "No output dependent on input pin \"GPIO_1_D\[5\]\"" {  } { { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543621224643 "|DE0_NANO|GPIO_1_D[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D\[6\] " "No output dependent on input pin \"GPIO_1_D\[6\]\"" {  } { { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543621224643 "|DE0_NANO|GPIO_1_D[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D\[7\] " "No output dependent on input pin \"GPIO_1_D\[7\]\"" {  } { { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543621224643 "|DE0_NANO|GPIO_1_D[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D\[8\] " "No output dependent on input pin \"GPIO_1_D\[8\]\"" {  } { { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543621224643 "|DE0_NANO|GPIO_1_D[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D\[9\] " "No output dependent on input pin \"GPIO_1_D\[9\]\"" {  } { { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543621224643 "|DE0_NANO|GPIO_1_D[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D\[10\] " "No output dependent on input pin \"GPIO_1_D\[10\]\"" {  } { { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543621224643 "|DE0_NANO|GPIO_1_D[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D\[11\] " "No output dependent on input pin \"GPIO_1_D\[11\]\"" {  } { { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543621224643 "|DE0_NANO|GPIO_1_D[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D\[12\] " "No output dependent on input pin \"GPIO_1_D\[12\]\"" {  } { { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543621224643 "|DE0_NANO|GPIO_1_D[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D\[16\] " "No output dependent on input pin \"GPIO_1_D\[16\]\"" {  } { { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543621224643 "|DE0_NANO|GPIO_1_D[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D\[20\] " "No output dependent on input pin \"GPIO_1_D\[20\]\"" {  } { { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543621224643 "|DE0_NANO|GPIO_1_D[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D\[24\] " "No output dependent on input pin \"GPIO_1_D\[24\]\"" {  } { { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543621224643 "|DE0_NANO|GPIO_1_D[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D\[25\] " "No output dependent on input pin \"GPIO_1_D\[25\]\"" {  } { { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543621224643 "|DE0_NANO|GPIO_1_D[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D\[26\] " "No output dependent on input pin \"GPIO_1_D\[26\]\"" {  } { { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543621224643 "|DE0_NANO|GPIO_1_D[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D\[27\] " "No output dependent on input pin \"GPIO_1_D\[27\]\"" {  } { { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543621224643 "|DE0_NANO|GPIO_1_D[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D\[28\] " "No output dependent on input pin \"GPIO_1_D\[28\]\"" {  } { { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543621224643 "|DE0_NANO|GPIO_1_D[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D\[29\] " "No output dependent on input pin \"GPIO_1_D\[29\]\"" {  } { { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543621224643 "|DE0_NANO|GPIO_1_D[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D\[30\] " "No output dependent on input pin \"GPIO_1_D\[30\]\"" {  } { { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543621224643 "|DE0_NANO|GPIO_1_D[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D\[31\] " "No output dependent on input pin \"GPIO_1_D\[31\]\"" {  } { { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543621224643 "|DE0_NANO|GPIO_1_D[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D\[33\] " "No output dependent on input pin \"GPIO_1_D\[33\]\"" {  } { { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543621224643 "|DE0_NANO|GPIO_1_D[33]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE0_NANO.v" "" { Text "E:/Lab4/Lab4_FPGA_Template/DE0_NANO.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543621224643 "|DE0_NANO|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1543621224643 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1207 " "Implemented 1207 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543621224649 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543621224649 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1089 " "Implemented 1089 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543621224649 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1543621224649 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1543621224649 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1543621224649 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543621224649 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 108 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 108 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "693 " "Peak virtual memory: 693 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543621224930 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 30 18:40:24 2018 " "Processing ended: Fri Nov 30 18:40:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543621224930 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543621224930 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543621224930 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543621224930 ""}
