// Seed: 1222813865
module module_0 (
    input wire id_0,
    input supply1 id_1,
    output tri id_2,
    output tri1 id_3,
    input supply1 id_4,
    input tri1 id_5,
    output tri id_6,
    output wand id_7,
    input wire id_8,
    input tri id_9,
    output supply0 id_10,
    output uwire id_11,
    output uwire id_12,
    output uwire id_13,
    input wor id_14
);
  wire id_16;
endmodule
module module_1 (
    input wire id_0,
    output wire id_1,
    output wor id_2,
    output tri0 id_3,
    input supply1 id_4,
    input supply0 id_5,
    input supply1 id_6,
    input tri0 id_7
);
  wire id_9;
  module_0(
      id_0, id_5, id_1, id_3, id_5, id_5, id_3, id_1, id_0, id_0, id_1, id_3, id_2, id_1, id_7
  );
endmodule
