# Reading pref.tcl
# //  Questa Lattice OEM Edition-64
# //  Version 2024.2 win64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
vsim -gui work.testbench_aes_core -L iCE40UP
# vsim -gui work.testbench_aes_core -L iCE40UP 
# Start time: 15:34:11 on Nov 06,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.testbench_aes_core(fast)
quit -sim
# End time: 15:34:40 on Nov 06,2024, Elapsed time: 0:00:29
# Errors: 0, Warnings: 0
vsim -gui -L iCE40UP work.testbench_aes_core -voptargs=+acc
# vsim -gui -L iCE40UP work.testbench_aes_core -voptargs="+acc" 
# Start time: 15:34:57 on Nov 06,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading sv_std.std
# Loading work.testbench_aes_core(fast)
# Loading work.aes_core(fast)
# Loading work.controller(fast)
# Loading work.keyExpansion(fast)
# Loading work.sbox_sync(fast)
# Loading work.encode(fast)
# Loading work.subBytes(fast)
# Loading work.shiftRows(fast)
# Loading work.mixColumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
add wave -position end  sim:/testbench_aes_core/dut/clk
add wave -position end  sim:/testbench_aes_core/dut/load
add wave -position end  sim:/testbench_aes_core/dut/key
add wave -position end  sim:/testbench_aes_core/dut/plaintext
add wave -position end  sim:/testbench_aes_core/dut/done
add wave -position end  sim:/testbench_aes_core/dut/cyphertext
add wave -position end  sim:/testbench_aes_core/dut/start
add wave -position end  sim:/testbench_aes_core/dut/subReady
add wave -position end  sim:/testbench_aes_core/dut/shiftReady
add wave -position end  sim:/testbench_aes_core/dut/mixReady
add wave -position end  sim:/testbench_aes_core/dut/countDone
add wave -position end  sim:/testbench_aes_core/dut/round_key
add wave -position end  sim:/testbench_aes_core/dut/enc_out
add wave -position end  sim:/testbench_aes_core/dut/sub_out
add wave -position end  sim:/testbench_aes_core/dut/shift_out
add wave -position end  sim:/testbench_aes_core/dut/mix_out
run -all
# Break key hit
# Simulation stop requested.
add wave -position end  sim:/testbench_aes_core/dut/controllerCore/round
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.testbench_aes_core(fast)
# Loading work.aes_core(fast)
# Loading work.controller(fast)
# Loading work.keyExpansion(fast)
# Loading work.sbox_sync(fast)
# Loading work.encode(fast)
# Loading work.subBytes(fast)
# Loading work.shiftRows(fast)
# Loading work.mixColumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
run -all
# Break key hit
# Simulation stop requested.
add wave -position end  sim:/testbench_aes_core/dut/controllerCore/counter
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.testbench_aes_core(fast)
# Loading work.aes_core(fast)
# Loading work.controller(fast)
# Loading work.keyExpansion(fast)
# Loading work.sbox_sync(fast)
# Loading work.encode(fast)
# Loading work.subBytes(fast)
# Loading work.shiftRows(fast)
# Loading work.mixColumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
run -all
add wave -position end  sim:/testbench_aes_core/load
add wave -position end  sim:/testbench_aes_core/dut/controllerCore/load
# Break key hit
# Simulation stop requested.
# Break key hit
quit -sim
# End time: 15:45:47 on Nov 06,2024, Elapsed time: 0:10:50
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:46:07 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv 
# -- Compiling module testbench_aes_core
# 
# Top level modules:
# 	testbench_aes_core
# End time: 15:46:07 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:46:07 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv 
# -- Compiling module controller
# -- Compiling module keyExpansion
# -- Compiling module encode
# -- Compiling module subBytes
# -- Compiling module shiftRows
# -- Compiling module mixColumns
# 
# Top level modules:
# 	controller
# 	encode
# 	subBytes
# 	shiftRows
# 	mixColumns
# End time: 15:46:07 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_sbox_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:46:07 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_sbox_tb.sv 
# -- Compiling module testbench_aes_sbox
# 
# Top level modules:
# 	testbench_aes_sbox
# End time: 15:46:07 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:46:07 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv 
# -- Compiling module testbench_aes_spi
# 
# Top level modules:
# 	testbench_aes_spi
# End time: 15:46:07 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:46:07 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv 
# -- Compiling module aes
# -- Compiling module aes_spi
# -- Compiling module aes_core
# -- Compiling module sbox
# -- Compiling module sbox_sync
# -- Compiling module mixcolumns
# -- Compiling module mixcolumn
# -- Compiling module galoismult
# 
# Top level modules:
# 	aes
# 	sbox
# 	sbox_sync
# 	mixcolumns
# End time: 15:46:07 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -L iCE40UP -voptargs=+acc work.testbench_aes_core
# vsim -gui -L iCE40UP -voptargs="+acc" work.testbench_aes_core 
# Start time: 15:46:31 on Nov 06,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "controller(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench_aes_core(fast)
# Loading work.aes_core(fast)
# Loading work.controller(fast)
# Loading work.keyExpansion(fast)
# Loading work.sbox_sync(fast)
# Loading work.encode(fast)
# Loading work.subBytes(fast)
# Loading work.shiftRows(fast)
# Loading work.mixColumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
add wave -position end  sim:/testbench_aes_core/clk
add wave -position end  sim:/testbench_aes_core/load
add wave -position end  sim:/testbench_aes_core/done
add wave -position end  sim:/testbench_aes_core/key
add wave -position end  sim:/testbench_aes_core/plaintext
add wave -position end  sim:/testbench_aes_core/cyphertext
add wave -position end  sim:/testbench_aes_core/expected
run -all
# Error: cyphertext = 00000000000000000000000000000000, expected 3925841d02dc09fbdc118597196a0b32
# ** Note: $stop    : C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv(48)
#    Time: 6950 ns  Iteration: 1  Instance: /testbench_aes_core
# Break in Module testbench_aes_core at C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv line 48
add wave -position end  sim:/testbench_aes_core/dut/controllerCore/clk
add wave -position end  sim:/testbench_aes_core/dut/controllerCore/load
add wave -position end  sim:/testbench_aes_core/dut/controllerCore/key
add wave -position end  sim:/testbench_aes_core/dut/controllerCore/start
add wave -position end  sim:/testbench_aes_core/dut/controllerCore/subReady
add wave -position end  sim:/testbench_aes_core/dut/controllerCore/shiftReady
add wave -position end  sim:/testbench_aes_core/dut/controllerCore/mixReady
add wave -position end  sim:/testbench_aes_core/dut/controllerCore/countDone
add wave -position end  sim:/testbench_aes_core/dut/controllerCore/round_key
add wave -position end  sim:/testbench_aes_core/dut/controllerCore/done
add wave -position end  sim:/testbench_aes_core/dut/controllerCore/old_key
add wave -position end  sim:/testbench_aes_core/dut/controllerCore/round
add wave -position end  sim:/testbench_aes_core/dut/controllerCore/counter
add wave -position end  sim:/testbench_aes_core/dut/controllerCore/state
add wave -position end  sim:/testbench_aes_core/dut/controllerCore/next_state
run -all
# Error: cyphertext = 00000000000000000000000000000000, expected 3925841d02dc09fbdc118597196a0b32
# ** Note: $stop    : C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv(48)
#    Time: 7050 ns  Iteration: 1  Instance: /testbench_aes_core
# Break in Module testbench_aes_core at C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv line 48
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.testbench_aes_core(fast)
# Loading work.aes_core(fast)
# Loading work.controller(fast)
# Loading work.keyExpansion(fast)
# Loading work.sbox_sync(fast)
# Loading work.encode(fast)
# Loading work.subBytes(fast)
# Loading work.shiftRows(fast)
# Loading work.mixColumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
run -all
# Error: cyphertext = 00000000000000000000000000000000, expected 3925841d02dc09fbdc118597196a0b32
# ** Note: $stop    : C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv(48)
#    Time: 6950 ns  Iteration: 1  Instance: /testbench_aes_core
# Break in Module testbench_aes_core at C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv line 48
add wave -position end  sim:/testbench_aes_core/dut/encodeCore/start
add wave -position end  sim:/testbench_aes_core/dut/encodeCore/plaintext
add wave -position end  sim:/testbench_aes_core/dut/encodeCore/ciphertext
add wave -position end  sim:/testbench_aes_core/dut/encodeCore/round_key
add wave -position end  sim:/testbench_aes_core/dut/encodeCore/enc_out
add wave -position end  sim:/testbench_aes_core/dut/encodeCore/current_input
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.testbench_aes_core(fast)
# Loading work.aes_core(fast)
# Loading work.controller(fast)
# Loading work.keyExpansion(fast)
# Loading work.sbox_sync(fast)
# Loading work.encode(fast)
# Loading work.subBytes(fast)
# Loading work.shiftRows(fast)
# Loading work.mixColumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
# Load canceled
run -all
# Error: cyphertext = 00000000000000000000000000000000, expected 3925841d02dc09fbdc118597196a0b32
# ** Note: $stop    : C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv(48)
#    Time: 6950 ns  Iteration: 1  Instance: /testbench_aes_core
# Break in Module testbench_aes_core at C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv line 48
add wave -position end  sim:/testbench_aes_core/dut/cyphertext
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.testbench_aes_core(fast)
# Loading work.aes_core(fast)
# Loading work.controller(fast)
# Loading work.keyExpansion(fast)
# Loading work.sbox_sync(fast)
# Loading work.encode(fast)
# Loading work.subBytes(fast)
# Loading work.shiftRows(fast)
# Loading work.mixColumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
run -all
# Error: cyphertext = 00000000000000000000000000000000, expected 3925841d02dc09fbdc118597196a0b32
# ** Note: $stop    : C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv(48)
#    Time: 6950 ns  Iteration: 1  Instance: /testbench_aes_core
# Break in Module testbench_aes_core at C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv line 48
add wave -position end  sim:/testbench_aes_core/dut/controllerCore/round
add wave -position end  sim:/testbench_aes_core/dut/controllerCore/counter
add wave -position end  sim:/testbench_aes_core/dut/controllerCore/state
add wave -position end  sim:/testbench_aes_core/dut/controllerCore/next_state
quit -sim
# End time: 15:58:18 on Nov 06,2024, Elapsed time: 0:11:47
# Errors: 0, Warnings: 1
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:58:25 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv 
# -- Compiling module testbench_aes_core
# 
# Top level modules:
# 	testbench_aes_core
# End time: 15:58:25 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:58:25 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv 
# -- Compiling module controller
# -- Compiling module keyExpansion
# -- Compiling module encode
# -- Compiling module subBytes
# -- Compiling module shiftRows
# -- Compiling module mixColumns
# 
# Top level modules:
# 	controller
# 	encode
# 	subBytes
# 	shiftRows
# 	mixColumns
# End time: 15:58:25 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_sbox_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:58:25 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_sbox_tb.sv 
# -- Compiling module testbench_aes_sbox
# 
# Top level modules:
# 	testbench_aes_sbox
# End time: 15:58:25 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:58:25 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv 
# -- Compiling module testbench_aes_spi
# 
# Top level modules:
# 	testbench_aes_spi
# End time: 15:58:25 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:58:25 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv 
# -- Compiling module aes
# -- Compiling module aes_spi
# -- Compiling module aes_core
# -- Compiling module sbox
# -- Compiling module sbox_sync
# -- Compiling module mixcolumns
# -- Compiling module mixcolumn
# -- Compiling module galoismult
# 
# Top level modules:
# 	aes
# 	sbox
# 	sbox_sync
# 	mixcolumns
# End time: 15:58:25 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -L iCE40UP -voptargs=+acc work.testbench_aes_core
# vsim -gui -L iCE40UP -voptargs="+acc" work.testbench_aes_core 
# Start time: 15:58:43 on Nov 06,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "controller(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench_aes_core(fast)
# Loading work.aes_core(fast)
# Loading work.controller(fast)
# Loading work.keyExpansion(fast)
# Loading work.sbox_sync(fast)
# Loading work.encode(fast)
# Loading work.subBytes(fast)
# Loading work.shiftRows(fast)
# Loading work.mixColumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
add wave -position end  sim:/testbench_aes_core/clk
add wave -position end  sim:/testbench_aes_core/load
add wave -position end  sim:/testbench_aes_core/done
add wave -position end  sim:/testbench_aes_core/key
add wave -position end  sim:/testbench_aes_core/plaintext
add wave -position end  sim:/testbench_aes_core/cyphertext
add wave -position end  sim:/testbench_aes_core/expected
run -all
# Error: cyphertext = 00000000000000000000000000000000, expected 3925841d02dc09fbdc118597196a0b32
# ** Note: $stop    : C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv(48)
#    Time: 6950 ns  Iteration: 1  Instance: /testbench_aes_core
# Break in Module testbench_aes_core at C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv line 48
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:00:11 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv 
# -- Compiling module testbench_aes_core
# 
# Top level modules:
# 	testbench_aes_core
# End time: 16:00:12 on Nov 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:00:12 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv 
# -- Compiling module controller
# ** Error: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(59): Illegal assignment expression in continuous assignment.
# -- Compiling module keyExpansion
# -- Compiling module encode
# -- Compiling module subBytes
# -- Compiling module shiftRows
# -- Compiling module mixColumns
# End time: 16:00:12 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_sbox_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:00:12 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_sbox_tb.sv 
# -- Compiling module testbench_aes_sbox
# 
# Top level modules:
# 	testbench_aes_sbox
# End time: 16:00:12 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:00:12 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv 
# -- Compiling module testbench_aes_spi
# 
# Top level modules:
# 	testbench_aes_spi
# End time: 16:00:12 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:00:12 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv 
# -- Compiling module aes
# -- Compiling module aes_spi
# -- Compiling module aes_core
# -- Compiling module sbox
# -- Compiling module sbox_sync
# -- Compiling module mixcolumns
# -- Compiling module mixcolumn
# -- Compiling module galoismult
# 
# Top level modules:
# 	aes
# 	sbox
# 	sbox_sync
# 	mixcolumns
# End time: 16:00:12 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -L iCE40UP -voptargs=+acc work.testbench_aes_core
# End time: 16:00:28 on Nov 06,2024, Elapsed time: 0:01:45
# Errors: 0, Warnings: 1
# vsim -gui -L iCE40UP -voptargs="+acc" work.testbench_aes_core 
# Start time: 16:00:28 on Nov 06,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading sv_std.std
# Loading work.testbench_aes_core(fast)
# Loading work.aes_core(fast)
# Loading work.controller(fast)
# Loading work.keyExpansion(fast)
# Loading work.sbox_sync(fast)
# Loading work.encode(fast)
# Loading work.subBytes(fast)
# Loading work.shiftRows(fast)
# Loading work.mixColumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
add wave -position end  sim:/testbench_aes_core/clk
add wave -position end  sim:/testbench_aes_core/load
add wave -position end  sim:/testbench_aes_core/done
add wave -position end  sim:/testbench_aes_core/key
add wave -position end  sim:/testbench_aes_core/plaintext
add wave -position end  sim:/testbench_aes_core/cyphertext
add wave -position end  sim:/testbench_aes_core/expected
run -all
# Error: cyphertext = 00000000000000000000000000000000, expected 3925841d02dc09fbdc118597196a0b32
# ** Note: $stop    : C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv(48)
#    Time: 6950 ns  Iteration: 1  Instance: /testbench_aes_core
# Break in Module testbench_aes_core at C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv line 48
add wave -position end  sim:/testbench_aes_core/dut/clk
add wave -position end  sim:/testbench_aes_core/dut/load
add wave -position end  sim:/testbench_aes_core/dut/key
add wave -position end  sim:/testbench_aes_core/dut/plaintext
add wave -position end  sim:/testbench_aes_core/dut/done
add wave -position end  sim:/testbench_aes_core/dut/cyphertext
add wave -position end  sim:/testbench_aes_core/dut/start
add wave -position end  sim:/testbench_aes_core/dut/subReady
add wave -position end  sim:/testbench_aes_core/dut/shiftReady
add wave -position end  sim:/testbench_aes_core/dut/mixReady
add wave -position end  sim:/testbench_aes_core/dut/countDone
add wave -position end  sim:/testbench_aes_core/dut/round_key
add wave -position end  sim:/testbench_aes_core/dut/enc_out
add wave -position end  sim:/testbench_aes_core/dut/sub_out
add wave -position end  sim:/testbench_aes_core/dut/shift_out
add wave -position end  sim:/testbench_aes_core/dut/mix_out
run -all
# Error: cyphertext = 00000000000000000000000000000000, expected 3925841d02dc09fbdc118597196a0b32
# ** Note: $stop    : C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv(48)
#    Time: 7050 ns  Iteration: 1  Instance: /testbench_aes_core
# Break in Module testbench_aes_core at C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv line 48
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.testbench_aes_core(fast)
# Loading work.aes_core(fast)
# Loading work.controller(fast)
# Loading work.keyExpansion(fast)
# Loading work.sbox_sync(fast)
# Loading work.encode(fast)
# Loading work.subBytes(fast)
# Loading work.shiftRows(fast)
# Loading work.mixColumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
run -all
# Error: cyphertext = 00000000000000000000000000000000, expected 3925841d02dc09fbdc118597196a0b32
# ** Note: $stop    : C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv(48)
#    Time: 6950 ns  Iteration: 1  Instance: /testbench_aes_core
# Break in Module testbench_aes_core at C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv line 48
add wave -position end  sim:/testbench_aes_core/dut/controllerCore/clk
add wave -position end  sim:/testbench_aes_core/dut/controllerCore/load
add wave -position end  sim:/testbench_aes_core/dut/controllerCore/key
add wave -position end  sim:/testbench_aes_core/dut/controllerCore/start
add wave -position end  sim:/testbench_aes_core/dut/controllerCore/subReady
add wave -position end  sim:/testbench_aes_core/dut/controllerCore/shiftReady
add wave -position end  sim:/testbench_aes_core/dut/controllerCore/mixReady
add wave -position end  sim:/testbench_aes_core/dut/controllerCore/countDone
add wave -position end  sim:/testbench_aes_core/dut/controllerCore/round_key
add wave -position end  sim:/testbench_aes_core/dut/controllerCore/done
add wave -position end  sim:/testbench_aes_core/dut/controllerCore/old_key
add wave -position end  sim:/testbench_aes_core/dut/controllerCore/round
add wave -position end  sim:/testbench_aes_core/dut/controllerCore/counter
add wave -position end  sim:/testbench_aes_core/dut/controllerCore/state
add wave -position end  sim:/testbench_aes_core/dut/controllerCore/next_state
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.testbench_aes_core(fast)
# Loading work.aes_core(fast)
# Loading work.controller(fast)
# Loading work.keyExpansion(fast)
# Loading work.sbox_sync(fast)
# Loading work.encode(fast)
# Loading work.subBytes(fast)
# Loading work.shiftRows(fast)
# Loading work.mixColumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
run -all
# Error: cyphertext = 00000000000000000000000000000000, expected 3925841d02dc09fbdc118597196a0b32
# ** Note: $stop    : C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv(48)
#    Time: 6950 ns  Iteration: 1  Instance: /testbench_aes_core
# Break in Module testbench_aes_core at C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv line 48
add wave -position end  sim:/testbench_aes_core/dut/encodeCore/start
add wave -position end  sim:/testbench_aes_core/dut/encodeCore/plaintext
add wave -position end  sim:/testbench_aes_core/dut/encodeCore/ciphertext
add wave -position end  sim:/testbench_aes_core/dut/encodeCore/round_key
add wave -position end  sim:/testbench_aes_core/dut/encodeCore/enc_out
add wave -position end  sim:/testbench_aes_core/dut/encodeCore/current_input
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.testbench_aes_core(fast)
# Loading work.aes_core(fast)
# Loading work.controller(fast)
# Loading work.keyExpansion(fast)
# Loading work.sbox_sync(fast)
# Loading work.encode(fast)
# Loading work.subBytes(fast)
# Loading work.shiftRows(fast)
# Loading work.mixColumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
run -all
# Error: cyphertext = 00000000000000000000000000000000, expected 3925841d02dc09fbdc118597196a0b32
# ** Note: $stop    : C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv(48)
#    Time: 6950 ns  Iteration: 1  Instance: /testbench_aes_core
# Break in Module testbench_aes_core at C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv line 48
add wave -position end  sim:/testbench_aes_core/dut/controllerCore/counter
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:12:17 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv 
# -- Compiling module testbench_aes_core
# 
# Top level modules:
# 	testbench_aes_core
# End time: 16:12:17 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:12:17 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv 
# -- Compiling module controller
# ** Error: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(59): Illegal assignment expression in continuous assignment.
# -- Compiling module keyExpansion
# -- Compiling module preEncode
# ** Error (suppressible): C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(109): (vlog-2388) 'current_input' already declared in this scope (preEncode) at C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(106).
# ** Error: (vlog-13069) C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(118): near "endmodule": syntax error, unexpected endmodule.
# ** Error: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(124): (vlog-2730) Undefined variable: 'enc_out'.
# ** Error: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(124): (vlog-2730) Undefined variable: 'round_key'.
# ** Error: (vlog-13069) C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(126): near "endmodule": syntax error, unexpected endmodule.
# ** Error: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(135): Illegal declaration after the statement near line '131'.  Declarations must precede statements.  Look for stray semicolons.
# ** Error: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(136): (vlog-2730) Undefined variable: 'sub_in'.
# ** Error: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(136): (vlog-2730) Undefined variable: 'clk'.
# ** Error: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(136): Checker 'sbox_sync' not found.  Instantiation 'sbox1' must be of a visible checker.
# 
# ** Error: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(137): Checker 'sbox_sync' not found.  Instantiation 'sbox2' must be of a visible checker.
# 
# ** Error: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(138): Checker 'sbox_sync' not found.  Instantiation 'sbox3' must be of a visible checker.
# 
# ** Error: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(139): Checker 'sbox_sync' not found.  Instantiation 'sbox4' must be of a visible checker.
# 
# ** Error: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(140): Checker 'sbox_sync' not found.  Instantiation 'sbox5' must be of a visible checker.
# 
# ** Error: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(141): Checker 'sbox_sync' not found.  Instantiation 'sbox6' must be of a visible checker.
# 
# ** Error: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(142): Checker 'sbox_sync' not found.  Instantiation 'sbox7' must be of a visible checker.
# 
# ** Error: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(143): Checker 'sbox_sync' not found.  Instantiation 'sbox8' must be of a visible checker.
# 
# ** Error: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(144): Checker 'sbox_sync' not found.  Instantiation 'sbox9' must be of a visible checker.
# 
# ** Error: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(145): Checker 'sbox_sync' not found.  Instantiation 'sbox10' must be of a visible checker.
# 
# ** Error: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(146): Checker 'sbox_sync' not found.  Instantiation 'sbox11' must be of a visible checker.
# 
# ** Error: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(147): Checker 'sbox_sync' not found.  Instantiation 'sbox12' must be of a visible checker.
# 
# ** Error: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(148): Checker 'sbox_sync' not found.  Instantiation 'sbox13' must be of a visible checker.
# 
# ** Error: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(149): Checker 'sbox_sync' not found.  Instantiation 'sbox14' must be of a visible checker.
# 
# ** Error: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(150): Checker 'sbox_sync' not found.  Instantiation 'sbox15' must be of a visible checker.
# 
# ** Error: (vlog-13069) C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(152): near "always_ff": syntax error, unexpected "SystemVerilog keyword 'always_ff'".
# -- Compiling module shiftRows
# -- Compiling module mixColumns
# End time: 16:12:17 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 25, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_sbox_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:12:17 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_sbox_tb.sv 
# -- Compiling module testbench_aes_sbox
# 
# Top level modules:
# 	testbench_aes_sbox
# End time: 16:12:18 on Nov 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:12:18 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv 
# -- Compiling module testbench_aes_spi
# 
# Top level modules:
# 	testbench_aes_spi
# End time: 16:12:18 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:12:18 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv 
# -- Compiling module aes
# -- Compiling module aes_spi
# -- Compiling module aes_core
# -- Compiling module sbox
# -- Compiling module sbox_sync
# -- Compiling module mixcolumns
# -- Compiling module mixcolumn
# -- Compiling module galoismult
# 
# Top level modules:
# 	aes
# 	sbox
# 	sbox_sync
# 	mixcolumns
# End time: 16:12:18 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -L iCE40UP -voptargs=+acc work.testbench_aes_core
# End time: 16:12:36 on Nov 06,2024, Elapsed time: 0:12:08
# Errors: 0, Warnings: 0
# vsim -gui -L iCE40UP -voptargs="+acc" work.testbench_aes_core 
# Start time: 16:12:36 on Nov 06,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Error: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv(108): Module 'preEncode' is not defined.
#  For instance 'preMuxCore' at path 'testbench_aes_core.dut'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# End time: 16:12:36 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:16:36 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv 
# -- Compiling module testbench_aes_core
# 
# Top level modules:
# 	testbench_aes_core
# End time: 16:16:36 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:16:36 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv 
# -- Compiling module controller
# ** Error: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(59): Illegal assignment expression in continuous assignment.
# -- Compiling module keyExpansion
# -- Compiling module preEncode
# ** Error: (vlog-13069) C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(115): near "endmodule": syntax error, unexpected endmodule.
# ** Error: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(121): (vlog-2730) Undefined variable: 'enc_out'.
# ** Error: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(121): (vlog-2730) Undefined variable: 'round_key'.
# ** Error: (vlog-13069) C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(123): near "endmodule": syntax error, unexpected endmodule.
# ** Error: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(132): Illegal declaration after the statement near line '128'.  Declarations must precede statements.  Look for stray semicolons.
# ** Error: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(133): (vlog-2730) Undefined variable: 'sub_in'.
# ** Error: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(133): (vlog-2730) Undefined variable: 'clk'.
# ** Error: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(133): Checker 'sbox_sync' not found.  Instantiation 'sbox1' must be of a visible checker.
# 
# ** Error: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(134): Checker 'sbox_sync' not found.  Instantiation 'sbox2' must be of a visible checker.
# 
# ** Error: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(135): Checker 'sbox_sync' not found.  Instantiation 'sbox3' must be of a visible checker.
# 
# ** Error: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(136): Checker 'sbox_sync' not found.  Instantiation 'sbox4' must be of a visible checker.
# 
# ** Error: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(137): Checker 'sbox_sync' not found.  Instantiation 'sbox5' must be of a visible checker.
# 
# ** Error: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(138): Checker 'sbox_sync' not found.  Instantiation 'sbox6' must be of a visible checker.
# 
# ** Error: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(139): Checker 'sbox_sync' not found.  Instantiation 'sbox7' must be of a visible checker.
# 
# ** Error: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(140): Checker 'sbox_sync' not found.  Instantiation 'sbox8' must be of a visible checker.
# 
# ** Error: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(141): Checker 'sbox_sync' not found.  Instantiation 'sbox9' must be of a visible checker.
# 
# ** Error: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(142): Checker 'sbox_sync' not found.  Instantiation 'sbox10' must be of a visible checker.
# 
# ** Error: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(143): Checker 'sbox_sync' not found.  Instantiation 'sbox11' must be of a visible checker.
# 
# ** Error: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(144): Checker 'sbox_sync' not found.  Instantiation 'sbox12' must be of a visible checker.
# 
# ** Error: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(145): Checker 'sbox_sync' not found.  Instantiation 'sbox13' must be of a visible checker.
# 
# ** Error: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(146): Checker 'sbox_sync' not found.  Instantiation 'sbox14' must be of a visible checker.
# 
# ** Error: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(147): Checker 'sbox_sync' not found.  Instantiation 'sbox15' must be of a visible checker.
# 
# ** Error: (vlog-13069) C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(149): near "always_ff": syntax error, unexpected "SystemVerilog keyword 'always_ff'".
# -- Compiling module shiftRows
# -- Compiling module mixColumns
# End time: 16:16:36 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 24, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_sbox_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:16:36 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_sbox_tb.sv 
# -- Compiling module testbench_aes_sbox
# 
# Top level modules:
# 	testbench_aes_sbox
# End time: 16:16:36 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:16:36 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv 
# -- Compiling module testbench_aes_spi
# 
# Top level modules:
# 	testbench_aes_spi
# End time: 16:16:36 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:16:36 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv 
# -- Compiling module aes
# -- Compiling module aes_spi
# -- Compiling module aes_core
# -- Compiling module sbox
# -- Compiling module sbox_sync
# -- Compiling module mixcolumns
# -- Compiling module mixcolumn
# -- Compiling module galoismult
# 
# Top level modules:
# 	aes
# 	sbox
# 	sbox_sync
# 	mixcolumns
# End time: 16:16:37 on Nov 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:17:39 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv 
# -- Compiling module aes
# -- Compiling module aes_spi
# -- Compiling module aes_core
# -- Compiling module sbox
# -- Compiling module sbox_sync
# -- Compiling module mixcolumns
# -- Compiling module mixcolumn
# -- Compiling module galoismult
# 
# Top level modules:
# 	aes
# 	sbox
# 	sbox_sync
# 	mixcolumns
# End time: 16:17:40 on Nov 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:17:40 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv 
# -- Compiling module testbench_aes_spi
# 
# Top level modules:
# 	testbench_aes_spi
# End time: 16:17:40 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_sbox_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:17:40 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_sbox_tb.sv 
# -- Compiling module testbench_aes_sbox
# 
# Top level modules:
# 	testbench_aes_sbox
# End time: 16:17:40 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:17:40 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv 
# -- Compiling module controller
# ** Error: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(59): Illegal assignment expression in continuous assignment.
# -- Compiling module keyExpansion
# -- Compiling module preEncode
# -- Compiling module encode
# ** Error: (vlog-13069) C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(122): near "=": syntax error, unexpected '='.
# ** Error: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(122): (vlog-13205) Syntax error found in the scope following 'enc_out'. Is there a missing '::'?
# End time: 16:17:40 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:17:40 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv 
# -- Compiling module testbench_aes_core
# 
# Top level modules:
# 	testbench_aes_core
# End time: 16:17:40 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:18:36 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv 
# -- Compiling module aes
# -- Compiling module aes_spi
# -- Compiling module aes_core
# -- Compiling module sbox
# -- Compiling module sbox_sync
# -- Compiling module mixcolumns
# -- Compiling module mixcolumn
# -- Compiling module galoismult
# 
# Top level modules:
# 	aes
# 	sbox
# 	sbox_sync
# 	mixcolumns
# End time: 16:18:36 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:18:36 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv 
# -- Compiling module testbench_aes_spi
# 
# Top level modules:
# 	testbench_aes_spi
# End time: 16:18:36 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_sbox_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:18:36 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_sbox_tb.sv 
# -- Compiling module testbench_aes_sbox
# 
# Top level modules:
# 	testbench_aes_sbox
# End time: 16:18:36 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:18:36 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv 
# -- Compiling module controller
# -- Compiling module keyExpansion
# -- Compiling module preEncode
# -- Compiling module encode
# ** Error: (vlog-13069) C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(122): near "=": syntax error, unexpected '='.
# ** Error: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(122): (vlog-13205) Syntax error found in the scope following 'enc_out'. Is there a missing '::'?
# End time: 16:18:36 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:18:36 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv 
# -- Compiling module testbench_aes_core
# 
# Top level modules:
# 	testbench_aes_core
# End time: 16:18:36 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:21:46 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv 
# -- Compiling module testbench_aes_core
# 
# Top level modules:
# 	testbench_aes_core
# End time: 16:21:46 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:21:46 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv 
# -- Compiling module controller
# -- Compiling module keyExpansion
# -- Compiling module preEncode
# -- Compiling module encode
# -- Compiling module subBytes
# -- Compiling module shiftRows
# -- Compiling module mixColumns
# 
# Top level modules:
# 	controller
# 	preEncode
# 	encode
# 	subBytes
# 	shiftRows
# 	mixColumns
# End time: 16:21:46 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_sbox_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:21:46 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_sbox_tb.sv 
# -- Compiling module testbench_aes_sbox
# 
# Top level modules:
# 	testbench_aes_sbox
# End time: 16:21:46 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:21:46 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv 
# -- Compiling module testbench_aes_spi
# 
# Top level modules:
# 	testbench_aes_spi
# End time: 16:21:46 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:21:46 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv 
# -- Compiling module aes
# -- Compiling module aes_spi
# -- Compiling module aes_core
# -- Compiling module sbox
# -- Compiling module sbox_sync
# -- Compiling module mixcolumns
# -- Compiling module mixcolumn
# -- Compiling module galoismult
# 
# Top level modules:
# 	aes
# 	sbox
# 	sbox_sync
# 	mixcolumns
# End time: 16:21:47 on Nov 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Load canceled
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:26:03 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv 
# -- Compiling module aes
# -- Compiling module aes_spi
# -- Compiling module aes_core
# -- Compiling module sbox
# -- Compiling module sbox_sync
# -- Compiling module mixcolumns
# -- Compiling module mixcolumn
# -- Compiling module galoismult
# 
# Top level modules:
# 	aes
# 	sbox
# 	sbox_sync
# 	mixcolumns
# End time: 16:26:03 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:26:03 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv 
# -- Compiling module testbench_aes_spi
# 
# Top level modules:
# 	testbench_aes_spi
# End time: 16:26:03 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_sbox_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:26:03 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_sbox_tb.sv 
# -- Compiling module testbench_aes_sbox
# 
# Top level modules:
# 	testbench_aes_sbox
# End time: 16:26:03 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:26:03 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv 
# -- Compiling module controller
# ** Error: (vlog-13069) C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(10): near "=": syntax error, unexpected '='.
# ** Error: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(20): (vlog-2730) Undefined variable: 'counter'.
# ** Error: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(28): (vlog-2730) Undefined variable: 'counter'.
# ** Error: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(32): (vlog-2730) Undefined variable: 'counter'.
# ** Error: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(42): (vlog-2730) Undefined variable: 'counter'.
# ** Error: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(63): (vlog-2730) Undefined variable: 'counter'.
# -- Compiling module keyExpansion
# -- Compiling module preEncode
# -- Compiling module encode
# -- Compiling module subBytes
# -- Compiling module shiftRows
# -- Compiling module mixColumns
# End time: 16:26:04 on Nov 06,2024, Elapsed time: 0:00:01
# Errors: 6, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:26:04 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv 
# -- Compiling module testbench_aes_core
# 
# Top level modules:
# 	testbench_aes_core
# End time: 16:26:04 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:26:43 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv 
# -- Compiling module testbench_aes_core
# 
# Top level modules:
# 	testbench_aes_core
# End time: 16:26:43 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:26:43 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv 
# -- Compiling module controller
# -- Compiling module keyExpansion
# -- Compiling module preEncode
# -- Compiling module encode
# -- Compiling module subBytes
# -- Compiling module shiftRows
# -- Compiling module mixColumns
# 
# Top level modules:
# 	controller
# 	preEncode
# 	encode
# 	subBytes
# 	shiftRows
# 	mixColumns
# End time: 16:26:43 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_sbox_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:26:43 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_sbox_tb.sv 
# -- Compiling module testbench_aes_sbox
# 
# Top level modules:
# 	testbench_aes_sbox
# End time: 16:26:43 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:26:43 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv 
# -- Compiling module testbench_aes_spi
# 
# Top level modules:
# 	testbench_aes_spi
# End time: 16:26:43 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:26:43 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv 
# -- Compiling module aes
# -- Compiling module aes_spi
# -- Compiling module aes_core
# -- Compiling module sbox
# -- Compiling module sbox_sync
# -- Compiling module mixcolumns
# -- Compiling module mixcolumn
# -- Compiling module galoismult
# 
# Top level modules:
# 	aes
# 	sbox
# 	sbox_sync
# 	mixcolumns
# End time: 16:26:43 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -L iCE40UP -voptargs=+acc work.testbench_aes_core
# vsim -gui -L iCE40UP -voptargs="+acc" work.testbench_aes_core 
# Start time: 16:26:59 on Nov 06,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "controller(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench_aes_core(fast)
# Loading work.aes_core(fast)
# Loading work.controller(fast)
# Loading work.keyExpansion(fast)
# Loading work.sbox_sync(fast)
# Loading work.preEncode(fast)
# Loading work.encode(fast)
# Loading work.subBytes(fast)
# Loading work.shiftRows(fast)
# Loading work.mixColumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'round'. The port definition is at: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(6).
#    Time: 0 ns  Iteration: 0  Instance: /testbench_aes_core/dut/controllerCore File: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv Line: 94
add wave -position end  sim:/testbench_aes_core/clk
add wave -position end  sim:/testbench_aes_core/load
add wave -position end  sim:/testbench_aes_core/done
add wave -position end  sim:/testbench_aes_core/key
add wave -position end  sim:/testbench_aes_core/plaintext
add wave -position end  sim:/testbench_aes_core/cyphertext
add wave -position end  sim:/testbench_aes_core/expected
run -all
# Error: cyphertext = 00000000000000000000000000000000, expected 3925841d02dc09fbdc118597196a0b32
# ** Note: $stop    : C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv(48)
#    Time: 6950 ns  Iteration: 1  Instance: /testbench_aes_core
# Break in Module testbench_aes_core at C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv line 48
add wave -position end  sim:/testbench_aes_core/dut/preMuxCore/round
add wave -position end  sim:/testbench_aes_core/dut/preMuxCore/plaintext
add wave -position end  sim:/testbench_aes_core/dut/preMuxCore/ciphertext
add wave -position end  sim:/testbench_aes_core/dut/preMuxCore/current_input
run -all
# Error: cyphertext = 00000000000000000000000000000000, expected 3925841d02dc09fbdc118597196a0b32
# ** Note: $stop    : C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv(48)
#    Time: 7050 ns  Iteration: 1  Instance: /testbench_aes_core
# Break in Module testbench_aes_core at C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv line 48
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.testbench_aes_core(fast)
# Loading work.aes_core(fast)
# Loading work.controller(fast)
# Loading work.keyExpansion(fast)
# Loading work.sbox_sync(fast)
# Loading work.preEncode(fast)
# Loading work.encode(fast)
# Loading work.subBytes(fast)
# Loading work.shiftRows(fast)
# Loading work.mixColumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'round'. The port definition is at: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(6).
#    Time: 0 ns  Iteration: 0  Instance: /testbench_aes_core/dut/controllerCore File: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv Line: 94
run -all
# Error: cyphertext = 00000000000000000000000000000000, expected 3925841d02dc09fbdc118597196a0b32
# ** Note: $stop    : C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv(48)
#    Time: 6950 ns  Iteration: 1  Instance: /testbench_aes_core
# Break in Module testbench_aes_core at C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv line 48
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:29:04 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv 
# -- Compiling module testbench_aes_core
# 
# Top level modules:
# 	testbench_aes_core
# End time: 16:29:04 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:29:04 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv 
# -- Compiling module controller
# -- Compiling module keyExpansion
# -- Compiling module preEncode
# -- Compiling module encode
# -- Compiling module subBytes
# -- Compiling module shiftRows
# -- Compiling module mixColumns
# 
# Top level modules:
# 	controller
# 	preEncode
# 	encode
# 	subBytes
# 	shiftRows
# 	mixColumns
# End time: 16:29:04 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_sbox_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:29:04 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_sbox_tb.sv 
# -- Compiling module testbench_aes_sbox
# 
# Top level modules:
# 	testbench_aes_sbox
# End time: 16:29:04 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:29:04 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv 
# -- Compiling module testbench_aes_spi
# 
# Top level modules:
# 	testbench_aes_spi
# End time: 16:29:04 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:29:04 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv 
# -- Compiling module aes
# -- Compiling module aes_spi
# -- Compiling module aes_core
# -- Compiling module sbox
# -- Compiling module sbox_sync
# -- Compiling module mixcolumns
# -- Compiling module mixcolumn
# -- Compiling module galoismult
# 
# Top level modules:
# 	aes
# 	sbox
# 	sbox_sync
# 	mixcolumns
# End time: 16:29:05 on Nov 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench_aes_core(fast)
# Loading work.aes_core(fast)
# Loading work.controller(fast)
# Loading work.keyExpansion(fast)
# Loading work.sbox_sync(fast)
# Loading work.preEncode(fast)
# Loading work.encode(fast)
# Loading work.subBytes(fast)
# Loading work.shiftRows(fast)
# Loading work.mixColumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'round'. The port definition is at: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(6).
#    Time: 0 ns  Iteration: 0  Instance: /testbench_aes_core/dut/controllerCore File: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv Line: 94
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'round'. The port definition is at: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(104).
#    Time: 0 ns  Iteration: 0  Instance: /testbench_aes_core/dut/preMuxCore File: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv Line: 109
run -all
# Error: cyphertext = 00000000000000000000000000000000, expected 3925841d02dc09fbdc118597196a0b32
# ** Note: $stop    : C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv(48)
#    Time: 6950 ns  Iteration: 1  Instance: /testbench_aes_core
# Break in Module testbench_aes_core at C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv line 48
add wave -position end  sim:/testbench_aes_core/dut/controllerCore/clk
add wave -position end  sim:/testbench_aes_core/dut/controllerCore/load
add wave -position end  sim:/testbench_aes_core/dut/controllerCore/key
add wave -position end  sim:/testbench_aes_core/dut/controllerCore/start
add wave -position end  sim:/testbench_aes_core/dut/controllerCore/subReady
add wave -position end  sim:/testbench_aes_core/dut/controllerCore/shiftReady
add wave -position end  sim:/testbench_aes_core/dut/controllerCore/mixReady
add wave -position end  sim:/testbench_aes_core/dut/controllerCore/countDone
add wave -position end  sim:/testbench_aes_core/dut/controllerCore/round_key
add wave -position end  sim:/testbench_aes_core/dut/controllerCore/round
add wave -position end  sim:/testbench_aes_core/dut/controllerCore/done
add wave -position end  sim:/testbench_aes_core/dut/controllerCore/old_key
add wave -position end  sim:/testbench_aes_core/dut/controllerCore/counter
add wave -position end  sim:/testbench_aes_core/dut/controllerCore/state
add wave -position end  sim:/testbench_aes_core/dut/controllerCore/next_state
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.testbench_aes_core(fast)
# Loading work.aes_core(fast)
# Loading work.controller(fast)
# Loading work.keyExpansion(fast)
# Loading work.sbox_sync(fast)
# Loading work.preEncode(fast)
# Loading work.encode(fast)
# Loading work.subBytes(fast)
# Loading work.shiftRows(fast)
# Loading work.mixColumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'round'. The port definition is at: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(6).
#    Time: 0 ns  Iteration: 0  Instance: /testbench_aes_core/dut/controllerCore File: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv Line: 94
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'round'. The port definition is at: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(104).
#    Time: 0 ns  Iteration: 0  Instance: /testbench_aes_core/dut/preMuxCore File: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv Line: 109
run -all
# Error: cyphertext = 00000000000000000000000000000000, expected 3925841d02dc09fbdc118597196a0b32
# ** Note: $stop    : C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv(48)
#    Time: 6950 ns  Iteration: 1  Instance: /testbench_aes_core
# Break in Module testbench_aes_core at C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv line 48
add wave -position end  sim:/testbench_aes_core/dut/preMuxCore/round
quit -sim
# End time: 16:35:01 on Nov 06,2024, Elapsed time: 0:08:02
# Errors: 0, Warnings: 3
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:36:02 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv 
# -- Compiling module testbench_aes_core
# 
# Top level modules:
# 	testbench_aes_core
# End time: 16:36:03 on Nov 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:36:03 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv 
# -- Compiling module controller
# -- Compiling module keyExpansion
# -- Compiling module preEncode
# -- Compiling module encode
# -- Compiling module subBytes
# -- Compiling module shiftRows
# -- Compiling module mixColumns
# 
# Top level modules:
# 	controller
# 	preEncode
# 	encode
# 	subBytes
# 	shiftRows
# 	mixColumns
# End time: 16:36:03 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_sbox_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:36:03 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_sbox_tb.sv 
# -- Compiling module testbench_aes_sbox
# 
# Top level modules:
# 	testbench_aes_sbox
# End time: 16:36:03 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:36:03 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv 
# -- Compiling module testbench_aes_spi
# 
# Top level modules:
# 	testbench_aes_spi
# End time: 16:36:03 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:36:03 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv 
# -- Compiling module aes
# -- Compiling module aes_spi
# -- Compiling module aes_core
# -- Compiling module sbox
# -- Compiling module sbox_sync
# -- Compiling module mixcolumns
# -- Compiling module mixcolumn
# -- Compiling module galoismult
# 
# Top level modules:
# 	aes
# 	sbox
# 	sbox_sync
# 	mixcolumns
# End time: 16:36:03 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -L iCE40UP -voptargs=+acc work.testbench_aes_core
# vsim -gui -L iCE40UP -voptargs="+acc" work.testbench_aes_core 
# Start time: 16:36:20 on Nov 06,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading sv_std.std
# Loading work.testbench_aes_core(fast)
# Loading work.aes_core(fast)
# Loading work.controller(fast)
# Loading work.keyExpansion(fast)
# Loading work.sbox_sync(fast)
# Loading work.preEncode(fast)
# Loading work.encode(fast)
# Loading work.subBytes(fast)
# Loading work.shiftRows(fast)
# Loading work.mixColumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'round'. The port definition is at: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(6).
#    Time: 0 ns  Iteration: 0  Instance: /testbench_aes_core/dut/controllerCore File: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv Line: 94
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'round'. The port definition is at: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(104).
#    Time: 0 ns  Iteration: 0  Instance: /testbench_aes_core/dut/preMuxCore File: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv Line: 109
add wave -position end  sim:/testbench_aes_core/dut/preMuxCore/round
add wave -position end  sim:/testbench_aes_core/dut/preMuxCore/plaintext
add wave -position end  sim:/testbench_aes_core/dut/preMuxCore/ciphertext
add wave -position end  sim:/testbench_aes_core/dut/preMuxCore/current_input
run -all
# Error: cyphertext = 00000000000000000000000000000000, expected 3925841d02dc09fbdc118597196a0b32
# ** Note: $stop    : C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv(48)
#    Time: 6950 ns  Iteration: 1  Instance: /testbench_aes_core
# Break in Module testbench_aes_core at C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv line 48
add wave -position end  sim:/testbench_aes_core/dut/controllerCore/round
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.testbench_aes_core(fast)
# Loading work.aes_core(fast)
# Loading work.controller(fast)
# Loading work.keyExpansion(fast)
# Loading work.sbox_sync(fast)
# Loading work.preEncode(fast)
# Loading work.encode(fast)
# Loading work.subBytes(fast)
# Loading work.shiftRows(fast)
# Loading work.mixColumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'round'. The port definition is at: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(6).
#    Time: 0 ns  Iteration: 0  Instance: /testbench_aes_core/dut/controllerCore File: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv Line: 94
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'round'. The port definition is at: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(104).
#    Time: 0 ns  Iteration: 0  Instance: /testbench_aes_core/dut/preMuxCore File: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv Line: 109
run -all
# Error: cyphertext = 00000000000000000000000000000000, expected 3925841d02dc09fbdc118597196a0b32
# ** Note: $stop    : C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv(48)
#    Time: 6950 ns  Iteration: 1  Instance: /testbench_aes_core
# Break in Module testbench_aes_core at C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv line 48
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:39:59 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv 
# -- Compiling module testbench_aes_core
# 
# Top level modules:
# 	testbench_aes_core
# End time: 16:39:59 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:39:59 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv 
# -- Compiling module controller
# -- Compiling module keyExpansion
# -- Compiling module preEncode
# -- Compiling module encode
# -- Compiling module subBytes
# -- Compiling module shiftRows
# -- Compiling module mixColumns
# 
# Top level modules:
# 	controller
# 	preEncode
# 	encode
# 	subBytes
# 	shiftRows
# 	mixColumns
# End time: 16:39:59 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_sbox_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:39:59 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_sbox_tb.sv 
# -- Compiling module testbench_aes_sbox
# 
# Top level modules:
# 	testbench_aes_sbox
# End time: 16:39:59 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:39:59 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv 
# -- Compiling module testbench_aes_spi
# 
# Top level modules:
# 	testbench_aes_spi
# End time: 16:39:59 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:39:59 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv 
# -- Compiling module aes
# -- Compiling module aes_spi
# -- Compiling module aes_core
# -- Compiling module sbox
# -- Compiling module sbox_sync
# -- Compiling module mixcolumns
# -- Compiling module mixcolumn
# -- Compiling module galoismult
# 
# Top level modules:
# 	aes
# 	sbox
# 	sbox_sync
# 	mixcolumns
# End time: 16:39:59 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.testbench_aes_core(fast)
# Loading work.aes_core(fast)
# Loading work.controller(fast)
# Loading work.keyExpansion(fast)
# Loading work.sbox_sync(fast)
# Loading work.preEncode(fast)
# Loading work.encode(fast)
# Loading work.subBytes(fast)
# Loading work.shiftRows(fast)
# Loading work.mixColumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'round'. The port definition is at: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(6).
#    Time: 0 ns  Iteration: 0  Instance: /testbench_aes_core/dut/controllerCore File: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv Line: 94
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'round'. The port definition is at: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(104).
#    Time: 0 ns  Iteration: 0  Instance: /testbench_aes_core/dut/preMuxCore File: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv Line: 109
run -all
# Error: cyphertext = 00000000000000000000000000000000, expected 3925841d02dc09fbdc118597196a0b32
# ** Note: $stop    : C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv(48)
#    Time: 6950 ns  Iteration: 1  Instance: /testbench_aes_core
# Break in Module testbench_aes_core at C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv line 48
quit -sim
# End time: 16:41:00 on Nov 06,2024, Elapsed time: 0:04:40
# Errors: 0, Warnings: 2
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:41:14 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv 
# -- Compiling module testbench_aes_core
# 
# Top level modules:
# 	testbench_aes_core
# End time: 16:41:14 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:41:14 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv 
# -- Compiling module controller
# -- Compiling module keyExpansion
# -- Compiling module preEncode
# -- Compiling module encode
# -- Compiling module subBytes
# -- Compiling module shiftRows
# -- Compiling module mixColumns
# 
# Top level modules:
# 	controller
# 	preEncode
# 	encode
# 	subBytes
# 	shiftRows
# 	mixColumns
# End time: 16:41:15 on Nov 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_sbox_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:41:15 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_sbox_tb.sv 
# -- Compiling module testbench_aes_sbox
# 
# Top level modules:
# 	testbench_aes_sbox
# End time: 16:41:15 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:41:15 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv 
# -- Compiling module testbench_aes_spi
# 
# Top level modules:
# 	testbench_aes_spi
# End time: 16:41:15 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:41:15 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv 
# -- Compiling module aes
# -- Compiling module aes_spi
# -- Compiling module aes_core
# -- Compiling module sbox
# -- Compiling module sbox_sync
# -- Compiling module mixcolumns
# -- Compiling module mixcolumn
# -- Compiling module galoismult
# 
# Top level modules:
# 	aes
# 	sbox
# 	sbox_sync
# 	mixcolumns
# End time: 16:41:15 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -L iCE40UP -voptargs=+acc work.testbench_aes_core
# vsim -gui -L iCE40UP -voptargs="+acc" work.testbench_aes_core 
# Start time: 16:41:29 on Nov 06,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench_aes_core(fast)
# Loading work.aes_core(fast)
# Loading work.controller(fast)
# Loading work.keyExpansion(fast)
# Loading work.sbox_sync(fast)
# Loading work.preEncode(fast)
# Loading work.encode(fast)
# Loading work.subBytes(fast)
# Loading work.shiftRows(fast)
# Loading work.mixColumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
add wave -position end  sim:/testbench_aes_core/dut/preMuxCore/round
add wave -position end  sim:/testbench_aes_core/dut/preMuxCore/plaintext
add wave -position end  sim:/testbench_aes_core/dut/preMuxCore/ciphertext
add wave -position end  sim:/testbench_aes_core/dut/preMuxCore/current_input
add wave -position end  sim:/testbench_aes_core/dut/controllerCore/round
run -all
# Error: cyphertext = 00000000000000000000000000000000, expected 3925841d02dc09fbdc118597196a0b32
# ** Note: $stop    : C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv(48)
#    Time: 6950 ns  Iteration: 1  Instance: /testbench_aes_core
# Break in Module testbench_aes_core at C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv line 48
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:44:32 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv 
# -- Compiling module testbench_aes_core
# 
# Top level modules:
# 	testbench_aes_core
# End time: 16:44:32 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:44:32 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv 
# -- Compiling module controller
# -- Compiling module keyExpansion
# -- Compiling module preEncode
# -- Compiling module encode
# -- Compiling module subBytes
# -- Compiling module shiftRows
# -- Compiling module mixColumns
# 
# Top level modules:
# 	controller
# 	preEncode
# 	encode
# 	subBytes
# 	shiftRows
# 	mixColumns
# End time: 16:44:32 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_sbox_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:44:32 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_sbox_tb.sv 
# -- Compiling module testbench_aes_sbox
# 
# Top level modules:
# 	testbench_aes_sbox
# End time: 16:44:32 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:44:32 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv 
# -- Compiling module testbench_aes_spi
# 
# Top level modules:
# 	testbench_aes_spi
# End time: 16:44:32 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:44:32 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv 
# -- Compiling module aes
# -- Compiling module aes_spi
# -- Compiling module aes_core
# -- Compiling module sbox
# -- Compiling module sbox_sync
# -- Compiling module mixcolumns
# -- Compiling module mixcolumn
# -- Compiling module galoismult
# 
# Top level modules:
# 	aes
# 	sbox
# 	sbox_sync
# 	mixcolumns
# End time: 16:44:32 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "controller(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench_aes_core(fast)
# Loading work.aes_core(fast)
# Loading work.controller(fast)
# Loading work.keyExpansion(fast)
# Loading work.sbox_sync(fast)
# Loading work.preEncode(fast)
# Loading work.encode(fast)
# Loading work.subBytes(fast)
# Loading work.shiftRows(fast)
# Loading work.mixColumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
# Load canceled
run -all
# Error: cyphertext = 00000000000000000000000000000000, expected 3925841d02dc09fbdc118597196a0b32
# ** Note: $stop    : C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv(48)
#    Time: 6950 ns  Iteration: 1  Instance: /testbench_aes_core
# Break in Module testbench_aes_core at C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv line 48
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:46:24 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv 
# -- Compiling module testbench_aes_core
# 
# Top level modules:
# 	testbench_aes_core
# End time: 16:46:24 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:46:24 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv 
# -- Compiling module controller
# -- Compiling module keyExpansion
# -- Compiling module preEncode
# -- Compiling module encode
# -- Compiling module subBytes
# -- Compiling module shiftRows
# -- Compiling module mixColumns
# 
# Top level modules:
# 	controller
# 	preEncode
# 	encode
# 	subBytes
# 	shiftRows
# 	mixColumns
# End time: 16:46:24 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_sbox_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:46:24 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_sbox_tb.sv 
# -- Compiling module testbench_aes_sbox
# 
# Top level modules:
# 	testbench_aes_sbox
# End time: 16:46:24 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:46:24 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv 
# -- Compiling module testbench_aes_spi
# 
# Top level modules:
# 	testbench_aes_spi
# End time: 16:46:24 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:46:24 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv 
# -- Compiling module aes
# -- Compiling module aes_spi
# -- Compiling module aes_core
# -- Compiling module sbox
# -- Compiling module sbox_sync
# -- Compiling module mixcolumns
# -- Compiling module mixcolumn
# -- Compiling module galoismult
# 
# Top level modules:
# 	aes
# 	sbox
# 	sbox_sync
# 	mixcolumns
# End time: 16:46:24 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench_aes_core(fast)
# Loading work.aes_core(fast)
# Loading work.controller(fast)
# Loading work.keyExpansion(fast)
# Loading work.sbox_sync(fast)
# Loading work.preEncode(fast)
# Loading work.encode(fast)
# Loading work.subBytes(fast)
# Loading work.shiftRows(fast)
# Loading work.mixColumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
run -all
# Error: cyphertext = d3030187c29229cd8e9ddb38049edd9c, expected 3925841d02dc09fbdc118597196a0b32
# ** Note: $stop    : C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv(48)
#    Time: 6950 ns  Iteration: 1  Instance: /testbench_aes_core
# Break in Module testbench_aes_core at C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv line 48
add wave -position end  sim:/testbench_aes_core/dut/clk
add wave -position end  sim:/testbench_aes_core/dut/load
add wave -position end  sim:/testbench_aes_core/dut/key
add wave -position end  sim:/testbench_aes_core/dut/plaintext
add wave -position end  sim:/testbench_aes_core/dut/done
add wave -position end  sim:/testbench_aes_core/dut/cyphertext
add wave -position end  sim:/testbench_aes_core/dut/start
add wave -position end  sim:/testbench_aes_core/dut/subReady
add wave -position end  sim:/testbench_aes_core/dut/shiftReady
add wave -position end  sim:/testbench_aes_core/dut/mixReady
add wave -position end  sim:/testbench_aes_core/dut/countDone
add wave -position end  sim:/testbench_aes_core/dut/round
add wave -position end  sim:/testbench_aes_core/dut/current_input
add wave -position end  sim:/testbench_aes_core/dut/round_key
add wave -position end  sim:/testbench_aes_core/dut/enc_out
add wave -position end  sim:/testbench_aes_core/dut/sub_out
add wave -position end  sim:/testbench_aes_core/dut/shift_out
add wave -position end  sim:/testbench_aes_core/dut/mix_out
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.testbench_aes_core(fast)
# Loading work.aes_core(fast)
# Loading work.controller(fast)
# Loading work.keyExpansion(fast)
# Loading work.sbox_sync(fast)
# Loading work.preEncode(fast)
# Loading work.encode(fast)
# Loading work.subBytes(fast)
# Loading work.shiftRows(fast)
# Loading work.mixColumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
run -all
# Error: cyphertext = d3030187c29229cd8e9ddb38049edd9c, expected 3925841d02dc09fbdc118597196a0b32
# ** Note: $stop    : C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv(48)
#    Time: 6950 ns  Iteration: 1  Instance: /testbench_aes_core
# Break in Module testbench_aes_core at C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv line 48
add wave -position end  sim:/testbench_aes_core/expected
add wave -position end  sim:/testbench_aes_core/clk
add wave -position end  sim:/testbench_aes_core/load
add wave -position end  sim:/testbench_aes_core/done
add wave -position end  sim:/testbench_aes_core/key
add wave -position end  sim:/testbench_aes_core/plaintext
add wave -position end  sim:/testbench_aes_core/cyphertext
add wave -position end  sim:/testbench_aes_core/expected
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.testbench_aes_core(fast)
# Loading work.aes_core(fast)
# Loading work.controller(fast)
# Loading work.keyExpansion(fast)
# Loading work.sbox_sync(fast)
# Loading work.preEncode(fast)
# Loading work.encode(fast)
# Loading work.subBytes(fast)
# Loading work.shiftRows(fast)
# Loading work.mixColumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
run -all
# Error: cyphertext = d3030187c29229cd8e9ddb38049edd9c, expected 3925841d02dc09fbdc118597196a0b32
# ** Note: $stop    : C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv(48)
#    Time: 6950 ns  Iteration: 1  Instance: /testbench_aes_core
# Break in Module testbench_aes_core at C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv line 48
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:49:28 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv 
# -- Compiling module testbench_aes_core
# 
# Top level modules:
# 	testbench_aes_core
# End time: 16:49:28 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:49:28 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv 
# -- Compiling module controller
# -- Compiling module keyExpansion
# -- Compiling module preEncode
# -- Compiling module encode
# -- Compiling module subBytes
# -- Compiling module shiftRows
# -- Compiling module mixColumns
# 
# Top level modules:
# 	controller
# 	preEncode
# 	encode
# 	subBytes
# 	shiftRows
# 	mixColumns
# End time: 16:49:28 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_sbox_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:49:28 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_sbox_tb.sv 
# -- Compiling module testbench_aes_sbox
# 
# Top level modules:
# 	testbench_aes_sbox
# End time: 16:49:28 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:49:28 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv 
# -- Compiling module testbench_aes_spi
# 
# Top level modules:
# 	testbench_aes_spi
# End time: 16:49:28 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:49:28 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv 
# -- Compiling module aes
# -- Compiling module aes_spi
# -- Compiling module aes_core
# -- Compiling module sbox
# -- Compiling module sbox_sync
# -- Compiling module mixcolumns
# -- Compiling module mixcolumn
# -- Compiling module galoismult
# 
# Top level modules:
# 	aes
# 	sbox
# 	sbox_sync
# 	mixcolumns
# End time: 16:49:29 on Nov 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "controller(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench_aes_core(fast)
# Loading work.aes_core(fast)
# Loading work.controller(fast)
# Loading work.keyExpansion(fast)
# Loading work.sbox_sync(fast)
# Loading work.preEncode(fast)
# Loading work.encode(fast)
# Loading work.subBytes(fast)
# Loading work.shiftRows(fast)
# Loading work.mixColumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
# Load canceled
run -all
# Error: cyphertext = d3030187c29229cd8e9ddb38049edd9c, expected 3925841d02dc09fbdc118597196a0b32
# ** Note: $stop    : C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv(48)
#    Time: 6950 ns  Iteration: 1  Instance: /testbench_aes_core
# Break in Module testbench_aes_core at C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv line 48
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:51:02 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv 
# -- Compiling module testbench_aes_core
# 
# Top level modules:
# 	testbench_aes_core
# End time: 16:51:02 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:51:02 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv 
# -- Compiling module controller
# -- Compiling module keyExpansion
# -- Compiling module preEncode
# -- Compiling module encode
# -- Compiling module subBytes
# -- Compiling module shiftRows
# -- Compiling module mixColumns
# 
# Top level modules:
# 	controller
# 	preEncode
# 	encode
# 	subBytes
# 	shiftRows
# 	mixColumns
# End time: 16:51:03 on Nov 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_sbox_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:51:03 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_sbox_tb.sv 
# -- Compiling module testbench_aes_sbox
# 
# Top level modules:
# 	testbench_aes_sbox
# End time: 16:51:03 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:51:03 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv 
# -- Compiling module testbench_aes_spi
# 
# Top level modules:
# 	testbench_aes_spi
# End time: 16:51:03 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:51:03 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv 
# -- Compiling module aes
# -- Compiling module aes_spi
# -- Compiling module aes_core
# -- Compiling module sbox
# -- Compiling module sbox_sync
# -- Compiling module mixcolumns
# -- Compiling module mixcolumn
# -- Compiling module galoismult
# 
# Top level modules:
# 	aes
# 	sbox
# 	sbox_sync
# 	mixcolumns
# End time: 16:51:03 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "controller(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench_aes_core(fast)
# Loading work.aes_core(fast)
# Loading work.controller(fast)
# Loading work.keyExpansion(fast)
# Loading work.sbox_sync(fast)
# Loading work.preEncode(fast)
# Loading work.encode(fast)
# Loading work.subBytes(fast)
# Loading work.shiftRows(fast)
# Loading work.mixColumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
run -all
# Error: cyphertext = d3030187c29229cd8e9ddb38049edd9c, expected 3925841d02dc09fbdc118597196a0b32
# ** Note: $stop    : C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv(48)
#    Time: 6950 ns  Iteration: 1  Instance: /testbench_aes_core
# Break in Module testbench_aes_core at C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv line 48
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:58:30 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv 
# -- Compiling module testbench_aes_core
# 
# Top level modules:
# 	testbench_aes_core
# End time: 16:58:30 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:58:30 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv 
# -- Compiling module controller
# -- Compiling module keyExpansion
# -- Compiling module preEncode
# -- Compiling module encode
# -- Compiling module subBytes
# -- Compiling module shiftRows
# -- Compiling module mixColumns
# 
# Top level modules:
# 	controller
# 	preEncode
# 	encode
# 	subBytes
# 	shiftRows
# 	mixColumns
# End time: 16:58:30 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_sbox_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:58:30 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_sbox_tb.sv 
# -- Compiling module testbench_aes_sbox
# 
# Top level modules:
# 	testbench_aes_sbox
# End time: 16:58:30 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:58:30 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv 
# -- Compiling module testbench_aes_spi
# 
# Top level modules:
# 	testbench_aes_spi
# End time: 16:58:30 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:58:30 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv 
# -- Compiling module aes
# -- Compiling module aes_spi
# -- Compiling module aes_core
# -- Compiling module sbox
# -- Compiling module sbox_sync
# -- Compiling module mixcolumns
# -- Compiling module mixcolumn
# -- Compiling module galoismult
# 
# Top level modules:
# 	aes
# 	sbox
# 	sbox_sync
# 	mixcolumns
# End time: 16:58:30 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench_aes_core(fast)
# Loading work.aes_core(fast)
# Loading work.controller(fast)
# Loading work.keyExpansion(fast)
# Loading work.sbox_sync(fast)
# Loading work.preEncode(fast)
# Loading work.encode(fast)
# Loading work.subBytes(fast)
# Loading work.shiftRows(fast)
# Loading work.mixColumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
run -all
# Error: cyphertext = f87d1491ea3cfb6b256aceb00d5192a0, expected 3925841d02dc09fbdc118597196a0b32
# ** Note: $stop    : C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv(48)
#    Time: 6950 ns  Iteration: 1  Instance: /testbench_aes_core
# Break in Module testbench_aes_core at C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv line 48
# Causality operation skipped due to absence of debug database file
add wave -position end  sim:/testbench_aes_core/dut/controllerCore/clk
add wave -position end  sim:/testbench_aes_core/dut/controllerCore/load
add wave -position end  sim:/testbench_aes_core/dut/controllerCore/key
add wave -position end  sim:/testbench_aes_core/dut/controllerCore/start
add wave -position end  sim:/testbench_aes_core/dut/controllerCore/subReady
add wave -position end  sim:/testbench_aes_core/dut/controllerCore/shiftReady
add wave -position end  sim:/testbench_aes_core/dut/controllerCore/mixReady
add wave -position end  sim:/testbench_aes_core/dut/controllerCore/countDone
add wave -position end  sim:/testbench_aes_core/dut/controllerCore/round_key
add wave -position end  sim:/testbench_aes_core/dut/controllerCore/round
add wave -position end  sim:/testbench_aes_core/dut/controllerCore/done
add wave -position end  sim:/testbench_aes_core/dut/controllerCore/old_key
add wave -position end  sim:/testbench_aes_core/dut/controllerCore/counter
add wave -position end  sim:/testbench_aes_core/dut/controllerCore/state
add wave -position end  sim:/testbench_aes_core/dut/controllerCore/next_state
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.testbench_aes_core(fast)
# Loading work.aes_core(fast)
# Loading work.controller(fast)
# Loading work.keyExpansion(fast)
# Loading work.sbox_sync(fast)
# Loading work.preEncode(fast)
# Loading work.encode(fast)
# Loading work.subBytes(fast)
# Loading work.shiftRows(fast)
# Loading work.mixColumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
run -all
# Error: cyphertext = f87d1491ea3cfb6b256aceb00d5192a0, expected 3925841d02dc09fbdc118597196a0b32
# ** Note: $stop    : C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv(48)
#    Time: 6950 ns  Iteration: 1  Instance: /testbench_aes_core
# Break in Module testbench_aes_core at C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv line 48
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:22:25 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv 
# -- Compiling module testbench_aes_core
# 
# Top level modules:
# 	testbench_aes_core
# End time: 17:22:25 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:22:25 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv 
# -- Compiling module controller
# -- Compiling module keyExpansion
# -- Compiling module preEncode
# -- Compiling module encode
# -- Compiling module subBytes
# -- Compiling module shiftRows
# -- Compiling module mixColumns
# 
# Top level modules:
# 	controller
# 	preEncode
# 	encode
# 	subBytes
# 	shiftRows
# 	mixColumns
# End time: 17:22:25 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_sbox_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:22:25 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_sbox_tb.sv 
# -- Compiling module testbench_aes_sbox
# 
# Top level modules:
# 	testbench_aes_sbox
# End time: 17:22:26 on Nov 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:22:26 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv 
# -- Compiling module testbench_aes_spi
# 
# Top level modules:
# 	testbench_aes_spi
# End time: 17:22:26 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:22:26 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv 
# -- Compiling module aes
# -- Compiling module aes_spi
# -- Compiling module aes_core
# -- Compiling module sbox
# -- Compiling module sbox_sync
# -- Compiling module mixcolumns
# -- Compiling module mixcolumn
# -- Compiling module galoismult
# 
# Top level modules:
# 	aes
# 	sbox
# 	sbox_sync
# 	mixcolumns
# End time: 17:22:26 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "controller(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench_aes_core(fast)
# Loading work.aes_core(fast)
# Loading work.controller(fast)
# Loading work.keyExpansion(fast)
# Loading work.sbox_sync(fast)
# Loading work.preEncode(fast)
# Loading work.encode(fast)
# Loading work.subBytes(fast)
# Loading work.shiftRows(fast)
# Loading work.mixColumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
run -all
# Error: cyphertext = caaa2ac9a8cce12fbc97b73d51f122a9, expected 3925841d02dc09fbdc118597196a0b32
# ** Note: $stop    : C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv(48)
#    Time: 6950 ns  Iteration: 1  Instance: /testbench_aes_core
# Break in Module testbench_aes_core at C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv line 48
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:25:04 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv 
# -- Compiling module testbench_aes_core
# 
# Top level modules:
# 	testbench_aes_core
# End time: 17:25:04 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:25:04 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv 
# -- Compiling module controller
# -- Compiling module keyExpansion
# -- Compiling module preEncode
# -- Compiling module encode
# -- Compiling module subBytes
# -- Compiling module shiftRows
# -- Compiling module mixColumns
# 
# Top level modules:
# 	controller
# 	preEncode
# 	encode
# 	subBytes
# 	shiftRows
# 	mixColumns
# End time: 17:25:04 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_sbox_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:25:04 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_sbox_tb.sv 
# -- Compiling module testbench_aes_sbox
# 
# Top level modules:
# 	testbench_aes_sbox
# End time: 17:25:04 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:25:04 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv 
# -- Compiling module testbench_aes_spi
# 
# Top level modules:
# 	testbench_aes_spi
# End time: 17:25:04 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:25:04 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv 
# -- Compiling module aes
# -- Compiling module aes_spi
# -- Compiling module aes_core
# -- Compiling module sbox
# -- Compiling module sbox_sync
# -- Compiling module mixcolumns
# -- Compiling module mixcolumn
# -- Compiling module galoismult
# 
# Top level modules:
# 	aes
# 	sbox
# 	sbox_sync
# 	mixcolumns
# End time: 17:25:04 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "controller(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench_aes_core(fast)
# Loading work.aes_core(fast)
# Loading work.controller(fast)
# Loading work.keyExpansion(fast)
# Loading work.sbox_sync(fast)
# Loading work.preEncode(fast)
# Loading work.encode(fast)
# Loading work.subBytes(fast)
# Loading work.shiftRows(fast)
# Loading work.mixColumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
run -all
# Error: cyphertext = ca3ee2396266cbe6145b5612ed669594, expected 3925841d02dc09fbdc118597196a0b32
# ** Note: $stop    : C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv(48)
#    Time: 6950 ns  Iteration: 1  Instance: /testbench_aes_core
# Break in Module testbench_aes_core at C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv line 48
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:27:54 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv 
# -- Compiling module aes
# -- Compiling module aes_spi
# -- Compiling module aes_core
# -- Compiling module sbox
# -- Compiling module sbox_sync
# -- Compiling module mixcolumns
# -- Compiling module mixcolumn
# -- Compiling module galoismult
# 
# Top level modules:
# 	aes
# 	sbox
# 	sbox_sync
# 	mixcolumns
# End time: 17:27:54 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:27:54 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv 
# -- Compiling module testbench_aes_spi
# 
# Top level modules:
# 	testbench_aes_spi
# End time: 17:27:54 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_sbox_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:27:54 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_sbox_tb.sv 
# -- Compiling module testbench_aes_sbox
# 
# Top level modules:
# 	testbench_aes_sbox
# End time: 17:27:55 on Nov 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:27:55 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv 
# -- Compiling module controller
# -- Compiling module keyExpansion
# -- Compiling module preEncode
# -- Compiling module encode
# -- Compiling module subBytes
# -- Compiling module shiftRows
# -- Compiling module mixColumns
# 
# Top level modules:
# 	controller
# 	preEncode
# 	encode
# 	subBytes
# 	shiftRows
# 	mixColumns
# End time: 17:27:55 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:27:55 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv 
# -- Compiling module testbench_aes_core
# 
# Top level modules:
# 	testbench_aes_core
# End time: 17:27:55 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "controller(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench_aes_core(fast)
# Loading work.aes_core(fast)
# Loading work.controller(fast)
# Loading work.keyExpansion(fast)
# Loading work.sbox_sync(fast)
# Loading work.preEncode(fast)
# Loading work.encode(fast)
# Loading work.subBytes(fast)
# Loading work.shiftRows(fast)
# Loading work.mixColumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
run -all
# Error: cyphertext = f87d1491ea3cfb6b256aceb00d5192a0, expected 3925841d02dc09fbdc118597196a0b32
# ** Note: $stop    : C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv(48)
#    Time: 6950 ns  Iteration: 1  Instance: /testbench_aes_core
# Break in Module testbench_aes_core at C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv line 48
add wave -position end  sim:/testbench_aes_core/dut/clk
add wave -position end  sim:/testbench_aes_core/dut/load
add wave -position end  sim:/testbench_aes_core/dut/key
add wave -position end  sim:/testbench_aes_core/dut/plaintext
add wave -position end  sim:/testbench_aes_core/dut/done
add wave -position end  sim:/testbench_aes_core/dut/cyphertext
add wave -position end  sim:/testbench_aes_core/dut/start
add wave -position end  sim:/testbench_aes_core/dut/subReady
add wave -position end  sim:/testbench_aes_core/dut/shiftReady
add wave -position end  sim:/testbench_aes_core/dut/mixReady
add wave -position end  sim:/testbench_aes_core/dut/countDone
add wave -position end  sim:/testbench_aes_core/dut/round
add wave -position end  sim:/testbench_aes_core/dut/current_input
add wave -position end  sim:/testbench_aes_core/dut/round_key
add wave -position end  sim:/testbench_aes_core/dut/enc_out
add wave -position end  sim:/testbench_aes_core/dut/sub_out
add wave -position end  sim:/testbench_aes_core/dut/shift_out
add wave -position end  sim:/testbench_aes_core/dut/mix_out
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.testbench_aes_core(fast)
# Loading work.aes_core(fast)
# Loading work.controller(fast)
# Loading work.keyExpansion(fast)
# Loading work.sbox_sync(fast)
# Loading work.preEncode(fast)
# Loading work.encode(fast)
# Loading work.subBytes(fast)
# Loading work.shiftRows(fast)
# Loading work.mixColumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
run -all
# Error: cyphertext = f87d1491ea3cfb6b256aceb00d5192a0, expected 3925841d02dc09fbdc118597196a0b32
# ** Note: $stop    : C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv(48)
#    Time: 6950 ns  Iteration: 1  Instance: /testbench_aes_core
# Break in Module testbench_aes_core at C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv line 48
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:39:07 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv 
# -- Compiling module aes
# -- Compiling module aes_spi
# -- Compiling module aes_core
# -- Compiling module sbox
# -- Compiling module sbox_sync
# -- Compiling module mixcolumns
# -- Compiling module mixcolumn
# -- Compiling module galoismult
# 
# Top level modules:
# 	aes
# 	sbox
# 	sbox_sync
# 	mixcolumns
# End time: 17:39:07 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:39:07 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv 
# -- Compiling module testbench_aes_spi
# 
# Top level modules:
# 	testbench_aes_spi
# End time: 17:39:07 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_sbox_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:39:07 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_sbox_tb.sv 
# -- Compiling module testbench_aes_sbox
# 
# Top level modules:
# 	testbench_aes_sbox
# End time: 17:39:07 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:39:07 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv 
# -- Compiling module controller
# -- Compiling module keyExpansion
# -- Compiling module preEncode
# -- Compiling module encode
# -- Compiling module subBytes
# -- Compiling module shiftRows
# -- Compiling module mixColumns
# 
# Top level modules:
# 	controller
# 	preEncode
# 	encode
# 	subBytes
# 	shiftRows
# 	mixColumns
# End time: 17:39:07 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:39:07 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv 
# -- Compiling module testbench_aes_core
# 
# Top level modules:
# 	testbench_aes_core
# End time: 17:39:08 on Nov 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "controller(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench_aes_core(fast)
# Loading work.aes_core(fast)
# Loading work.controller(fast)
# Loading work.keyExpansion(fast)
# Loading work.sbox_sync(fast)
# Loading work.preEncode(fast)
# Loading work.encode(fast)
# Loading work.subBytes(fast)
# Loading work.shiftRows(fast)
# Loading work.mixColumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
run -all
# Error: cyphertext = f87d1491ea3cfb6b256aceb00d5192a0, expected 3925841d02dc09fbdc118597196a0b32
# ** Note: $stop    : C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv(48)
#    Time: 6950 ns  Iteration: 1  Instance: /testbench_aes_core
# Break in Module testbench_aes_core at C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv line 48
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:47:08 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv 
# -- Compiling module aes
# -- Compiling module aes_spi
# -- Compiling module aes_core
# -- Compiling module sbox
# -- Compiling module sbox_sync
# -- Compiling module mixcolumns
# -- Compiling module mixcolumn
# -- Compiling module galoismult
# 
# Top level modules:
# 	aes
# 	sbox
# 	sbox_sync
# 	mixcolumns
# End time: 17:47:08 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:47:09 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv 
# -- Compiling module testbench_aes_spi
# 
# Top level modules:
# 	testbench_aes_spi
# End time: 17:47:09 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_sbox_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:47:09 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_sbox_tb.sv 
# -- Compiling module testbench_aes_sbox
# 
# Top level modules:
# 	testbench_aes_sbox
# End time: 17:47:09 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:47:09 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv 
# -- Compiling module controller
# -- Compiling module keyExpansion
# -- Compiling module preEncode
# -- Compiling module encode
# -- Compiling module subBytes
# -- Compiling module shiftRows
# -- Compiling module mixColumns
# 
# Top level modules:
# 	controller
# 	preEncode
# 	encode
# 	subBytes
# 	shiftRows
# 	mixColumns
# End time: 17:47:09 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:47:09 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv 
# -- Compiling module testbench_aes_core
# 
# Top level modules:
# 	testbench_aes_core
# End time: 17:47:10 on Nov 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv(118): (vopt-2685) [TFMPC] - Too few port connections for 'encodeCore'.  Expected 4, found 3.
# ** Warning: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv(118): (vopt-2718) [TFMPC] - Missing connection for port 'round'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# Loading sv_std.std
# Loading work.testbench_aes_core(fast)
# Loading work.aes_core(fast)
# Loading work.controller(fast)
# Loading work.keyExpansion(fast)
# Loading work.sbox_sync(fast)
# Loading work.preEncode(fast)
# Loading work.encode(fast)
# Loading work.subBytes(fast)
# Loading work.shiftRows(fast)
# Loading work.mixColumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
# Load canceled
run -all
# Error: cyphertext = f87d1491ea3cfb6b256aceb00d5192a0, expected 3925841d02dc09fbdc118597196a0b32
# ** Note: $stop    : C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv(48)
#    Time: 6950 ns  Iteration: 1  Instance: /testbench_aes_core
# Break in Module testbench_aes_core at C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv line 48
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:48:15 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv 
# -- Compiling module aes
# -- Compiling module aes_spi
# -- Compiling module aes_core
# -- Compiling module sbox
# -- Compiling module sbox_sync
# -- Compiling module mixcolumns
# -- Compiling module mixcolumn
# -- Compiling module galoismult
# 
# Top level modules:
# 	aes
# 	sbox
# 	sbox_sync
# 	mixcolumns
# End time: 17:48:15 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:48:15 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv 
# -- Compiling module testbench_aes_spi
# 
# Top level modules:
# 	testbench_aes_spi
# End time: 17:48:15 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_sbox_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:48:15 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_sbox_tb.sv 
# -- Compiling module testbench_aes_sbox
# 
# Top level modules:
# 	testbench_aes_sbox
# End time: 17:48:15 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:48:15 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv 
# -- Compiling module controller
# -- Compiling module keyExpansion
# -- Compiling module preEncode
# -- Compiling module encode
# -- Compiling module subBytes
# -- Compiling module shiftRows
# -- Compiling module mixColumns
# 
# Top level modules:
# 	controller
# 	preEncode
# 	encode
# 	subBytes
# 	shiftRows
# 	mixColumns
# End time: 17:48:15 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:48:15 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv 
# -- Compiling module testbench_aes_core
# 
# Top level modules:
# 	testbench_aes_core
# End time: 17:48:15 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench_aes_core(fast)
# Loading work.aes_core(fast)
# Loading work.controller(fast)
# Loading work.keyExpansion(fast)
# Loading work.sbox_sync(fast)
# Loading work.preEncode(fast)
# Loading work.encode(fast)
# Loading work.subBytes(fast)
# Loading work.shiftRows(fast)
# Loading work.mixColumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
run -all
# Error: cyphertext = ca3ee2396266cbe6145b5612ed669594, expected 3925841d02dc09fbdc118597196a0b32
# ** Note: $stop    : C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv(48)
#    Time: 6950 ns  Iteration: 1  Instance: /testbench_aes_core
# Break in Module testbench_aes_core at C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv line 48
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:49:52 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv 
# -- Compiling module aes
# -- Compiling module aes_spi
# -- Compiling module aes_core
# -- Compiling module sbox
# -- Compiling module sbox_sync
# -- Compiling module mixcolumns
# -- Compiling module mixcolumn
# -- Compiling module galoismult
# 
# Top level modules:
# 	aes
# 	sbox
# 	sbox_sync
# 	mixcolumns
# End time: 17:49:52 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:49:52 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv 
# -- Compiling module testbench_aes_spi
# 
# Top level modules:
# 	testbench_aes_spi
# End time: 17:49:52 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_sbox_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:49:52 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_sbox_tb.sv 
# -- Compiling module testbench_aes_sbox
# 
# Top level modules:
# 	testbench_aes_sbox
# End time: 17:49:52 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:49:52 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv 
# -- Compiling module controller
# -- Compiling module keyExpansion
# -- Compiling module preEncode
# -- Compiling module encode
# -- Compiling module subBytes
# -- Compiling module shiftRows
# -- Compiling module mixColumns
# 
# Top level modules:
# 	controller
# 	preEncode
# 	encode
# 	subBytes
# 	shiftRows
# 	mixColumns
# End time: 17:49:52 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:49:52 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv 
# -- Compiling module testbench_aes_core
# 
# Top level modules:
# 	testbench_aes_core
# End time: 17:49:52 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench_aes_core(fast)
# Loading work.aes_core(fast)
# Loading work.controller(fast)
# Loading work.keyExpansion(fast)
# Loading work.sbox_sync(fast)
# Loading work.preEncode(fast)
# Loading work.encode(fast)
# Loading work.subBytes(fast)
# Loading work.shiftRows(fast)
# Loading work.mixColumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
run -all
# Error: cyphertext = f87d1491ea3cfb6b256aceb00d5192a0, expected 3925841d02dc09fbdc118597196a0b32
# ** Note: $stop    : C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv(48)
#    Time: 6950 ns  Iteration: 1  Instance: /testbench_aes_core
# Break in Module testbench_aes_core at C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv line 48
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:52:51 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv 
# -- Compiling module aes
# -- Compiling module aes_spi
# -- Compiling module aes_core
# -- Compiling module sbox
# -- Compiling module sbox_sync
# -- Compiling module mixcolumns
# -- Compiling module mixcolumn
# -- Compiling module galoismult
# 
# Top level modules:
# 	aes
# 	sbox
# 	sbox_sync
# 	mixcolumns
# End time: 17:52:51 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:52:51 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv 
# -- Compiling module testbench_aes_spi
# 
# Top level modules:
# 	testbench_aes_spi
# End time: 17:52:51 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_sbox_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:52:51 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_sbox_tb.sv 
# -- Compiling module testbench_aes_sbox
# 
# Top level modules:
# 	testbench_aes_sbox
# End time: 17:52:51 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:52:51 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv 
# -- Compiling module controller
# -- Compiling module keyExpansion
# -- Compiling module preEncode
# -- Compiling module encode
# -- Compiling module subBytes
# -- Compiling module shiftRows
# -- Compiling module mixColumns
# 
# Top level modules:
# 	controller
# 	preEncode
# 	encode
# 	subBytes
# 	shiftRows
# 	mixColumns
# End time: 17:52:51 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:52:51 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv 
# -- Compiling module testbench_aes_core
# 
# Top level modules:
# 	testbench_aes_core
# End time: 17:52:51 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench_aes_core(fast)
# Loading work.aes_core(fast)
# Loading work.controller(fast)
# Loading work.keyExpansion(fast)
# Loading work.sbox_sync(fast)
# Loading work.preEncode(fast)
# Loading work.encode(fast)
# Loading work.subBytes(fast)
# Loading work.shiftRows(fast)
# Loading work.mixColumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
run -all
# Error: cyphertext = f87d1491ea3cfb6b256aceb00d5192a0, expected 3925841d02dc09fbdc118597196a0b32
# ** Note: $stop    : C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv(48)
#    Time: 6950 ns  Iteration: 1  Instance: /testbench_aes_core
# Break in Module testbench_aes_core at C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv line 48
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 18:53:40 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv 
# -- Compiling module aes
# -- Compiling module aes_spi
# -- Compiling module aes_core
# -- Compiling module sbox
# -- Compiling module sbox_sync
# -- Compiling module mixcolumns
# -- Compiling module mixcolumn
# -- Compiling module galoismult
# 
# Top level modules:
# 	aes
# 	sbox
# 	sbox_sync
# 	mixcolumns
# End time: 18:53:40 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 18:53:40 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv 
# -- Compiling module testbench_aes_spi
# 
# Top level modules:
# 	testbench_aes_spi
# End time: 18:53:40 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_sbox_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 18:53:40 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_sbox_tb.sv 
# -- Compiling module testbench_aes_sbox
# 
# Top level modules:
# 	testbench_aes_sbox
# End time: 18:53:40 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 18:53:40 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv 
# -- Compiling module controller
# -- Compiling module keyExpansion
# -- Compiling module preEncode
# -- Compiling module encode
# -- Compiling module subBytes
# -- Compiling module shiftRows
# -- Compiling module mixColumns
# 
# Top level modules:
# 	controller
# 	preEncode
# 	encode
# 	subBytes
# 	shiftRows
# 	mixColumns
# End time: 18:53:40 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 18:53:40 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv 
# -- Compiling module testbench_aes_core
# 
# Top level modules:
# 	testbench_aes_core
# End time: 18:53:40 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench_aes_core(fast)
# Loading work.aes_core(fast)
# Loading work.controller(fast)
# Loading work.keyExpansion(fast)
# Loading work.sbox_sync(fast)
# Loading work.preEncode(fast)
# Loading work.encode(fast)
# Loading work.subBytes(fast)
# Loading work.shiftRows(fast)
# Loading work.mixColumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
run -all
# Error: cyphertext = 100fd24face32059c0a93cca8b4d4604, expected 3925841d02dc09fbdc118597196a0b32
# ** Note: $stop    : C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv(48)
#    Time: 6950 ns  Iteration: 1  Instance: /testbench_aes_core
# Break in Module testbench_aes_core at C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv line 48
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 18:58:08 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv 
# -- Compiling module aes
# -- Compiling module aes_spi
# -- Compiling module aes_core
# -- Compiling module sbox
# -- Compiling module sbox_sync
# -- Compiling module mixcolumns
# -- Compiling module mixcolumn
# -- Compiling module galoismult
# 
# Top level modules:
# 	aes
# 	sbox
# 	sbox_sync
# 	mixcolumns
# End time: 18:58:08 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 18:58:08 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv 
# -- Compiling module testbench_aes_spi
# 
# Top level modules:
# 	testbench_aes_spi
# End time: 18:58:08 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_sbox_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 18:58:09 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_sbox_tb.sv 
# -- Compiling module testbench_aes_sbox
# 
# Top level modules:
# 	testbench_aes_sbox
# End time: 18:58:09 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 18:58:09 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv 
# -- Compiling module controller
# -- Compiling module keyExpansion
# -- Compiling module preEncode
# -- Compiling module encode
# ** Error: (vlog-13069) C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(122): near "=": syntax error, unexpected '='.
# ** Error: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(122): (vlog-13205) Syntax error found in the scope following 'enc_out'. Is there a missing '::'?
# End time: 18:58:09 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 18:58:09 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv 
# -- Compiling module testbench_aes_core
# 
# Top level modules:
# 	testbench_aes_core
# End time: 18:58:09 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.testbench_aes_core(fast)
# Loading work.aes_core(fast)
# Loading work.controller(fast)
# Loading work.keyExpansion(fast)
# Loading work.sbox_sync(fast)
# Loading work.preEncode(fast)
# Loading work.encode(fast)
# Loading work.subBytes(fast)
# Loading work.shiftRows(fast)
# Loading work.mixColumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
run -all
# Error: cyphertext = 100fd24face32059c0a93cca8b4d4604, expected 3925841d02dc09fbdc118597196a0b32
# ** Note: $stop    : C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv(48)
#    Time: 6950 ns  Iteration: 1  Instance: /testbench_aes_core
# Break in Module testbench_aes_core at C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv line 48
add wave -position end  sim:/testbench_aes_core/dut/encodeCore/round
add wave -position end  sim:/testbench_aes_core/dut/encodeCore/current_input
add wave -position end  sim:/testbench_aes_core/dut/encodeCore/round_key
add wave -position end  sim:/testbench_aes_core/dut/encodeCore/enc_out
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.testbench_aes_core(fast)
# Loading work.aes_core(fast)
# Loading work.controller(fast)
# Loading work.keyExpansion(fast)
# Loading work.sbox_sync(fast)
# Loading work.preEncode(fast)
# Loading work.encode(fast)
# Loading work.subBytes(fast)
# Loading work.shiftRows(fast)
# Loading work.mixColumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
run -all
# Error: cyphertext = 100fd24face32059c0a93cca8b4d4604, expected 3925841d02dc09fbdc118597196a0b32
# ** Note: $stop    : C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv(48)
#    Time: 6950 ns  Iteration: 1  Instance: /testbench_aes_core
# Break in Module testbench_aes_core at C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv line 48
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 19:13:15 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv 
# -- Compiling module aes
# -- Compiling module aes_spi
# -- Compiling module aes_core
# -- Compiling module sbox
# -- Compiling module sbox_sync
# -- Compiling module mixcolumns
# -- Compiling module mixcolumn
# -- Compiling module galoismult
# 
# Top level modules:
# 	aes
# 	sbox
# 	sbox_sync
# 	mixcolumns
# End time: 19:13:15 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 19:13:15 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv 
# -- Compiling module testbench_aes_spi
# 
# Top level modules:
# 	testbench_aes_spi
# End time: 19:13:15 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_sbox_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 19:13:15 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_sbox_tb.sv 
# -- Compiling module testbench_aes_sbox
# 
# Top level modules:
# 	testbench_aes_sbox
# End time: 19:13:15 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 19:13:15 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv 
# -- Compiling module controller
# ** Error: (vlog-13069) C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(10): near "logic": syntax error, unexpected "SystemVerilog keyword 'logic'", expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(20): (vlog-2730) Undefined variable: 'counter'.
# ** Error: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(28): (vlog-2730) Undefined variable: 'counter'.
# ** Error: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(32): (vlog-2730) Undefined variable: 'counter'.
# ** Error: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(42): (vlog-2730) Undefined variable: 'counter'.
# ** Error: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(63): (vlog-2730) Undefined variable: 'counter'.
# -- Compiling module keyExpansion
# -- Compiling module preEncode
# -- Compiling module encode
# ** Error: (vlog-13069) C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(122): near "=": syntax error, unexpected '='.
# ** Error: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(122): (vlog-13205) Syntax error found in the scope following 'enc_out'. Is there a missing '::'?
# End time: 19:13:15 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 8, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 19:13:16 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv 
# -- Compiling module testbench_aes_core
# 
# Top level modules:
# 	testbench_aes_core
# End time: 19:13:16 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run -all
# Error: cyphertext = 100fd24face32059c0a93cca8b4d4604, expected 3925841d02dc09fbdc118597196a0b32
# ** Note: $stop    : C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv(48)
#    Time: 7050 ns  Iteration: 1  Instance: /testbench_aes_core
# Break in Module testbench_aes_core at C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv line 48
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 19:13:55 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv 
# -- Compiling module aes
# -- Compiling module aes_spi
# -- Compiling module aes_core
# -- Compiling module sbox
# -- Compiling module sbox_sync
# -- Compiling module mixcolumns
# -- Compiling module mixcolumn
# -- Compiling module galoismult
# 
# Top level modules:
# 	aes
# 	sbox
# 	sbox_sync
# 	mixcolumns
# End time: 19:13:55 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 19:13:55 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv 
# -- Compiling module testbench_aes_spi
# 
# Top level modules:
# 	testbench_aes_spi
# End time: 19:13:56 on Nov 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_sbox_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 19:13:56 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_sbox_tb.sv 
# -- Compiling module testbench_aes_sbox
# 
# Top level modules:
# 	testbench_aes_sbox
# End time: 19:13:56 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 19:13:56 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv 
# -- Compiling module controller
# -- Compiling module keyExpansion
# -- Compiling module preEncode
# -- Compiling module encode
# ** Error: (vlog-13069) C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(122): near "=": syntax error, unexpected '='.
# ** Error: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(122): (vlog-13205) Syntax error found in the scope following 'enc_out'. Is there a missing '::'?
# End time: 19:13:56 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 19:13:56 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv 
# -- Compiling module testbench_aes_core
# 
# Top level modules:
# 	testbench_aes_core
# End time: 19:13:56 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 19:14:48 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv 
# -- Compiling module aes
# -- Compiling module aes_spi
# -- Compiling module aes_core
# -- Compiling module sbox
# -- Compiling module sbox_sync
# -- Compiling module mixcolumns
# -- Compiling module mixcolumn
# -- Compiling module galoismult
# 
# Top level modules:
# 	aes
# 	sbox
# 	sbox_sync
# 	mixcolumns
# End time: 19:14:48 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 19:14:48 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv 
# -- Compiling module testbench_aes_spi
# 
# Top level modules:
# 	testbench_aes_spi
# End time: 19:14:48 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_sbox_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 19:14:48 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_sbox_tb.sv 
# -- Compiling module testbench_aes_sbox
# 
# Top level modules:
# 	testbench_aes_sbox
# End time: 19:14:49 on Nov 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 19:14:49 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv 
# -- Compiling module controller
# -- Compiling module keyExpansion
# -- Compiling module preEncode
# -- Compiling module encode
# -- Compiling module subBytes
# -- Compiling module shiftRows
# -- Compiling module mixColumns
# 
# Top level modules:
# 	controller
# 	preEncode
# 	encode
# 	subBytes
# 	shiftRows
# 	mixColumns
# End time: 19:14:49 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 19:14:49 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv 
# -- Compiling module testbench_aes_core
# 
# Top level modules:
# 	testbench_aes_core
# End time: 19:14:49 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Error (suppressible): C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv(108): (vopt-2912) Port 'round' not found in module 'preEncode' (1st connection).
# Optimization failed
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/radiant_project/lab7_ja/work/@_opt2/_lib3_0.qpg".
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/radiant_project/lab7_ja/work/@_opt2/_lib3_0.qtl".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-133) Unable to remove directory "C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/radiant_project/lab7_ja/work/@_opt2".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=4.
vsim -gui -L iCE40UP -voptargs=+acc work.testbench_aes_core
# vsim -gui -L iCE40UP -voptargs="+acc" work.testbench_aes_core 
# Start time: 16:41:29 on Nov 06,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/radiant_project/lab7_ja/work/@_opt2/_lib3_0.qpg".
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/radiant_project/lab7_ja/work/@_opt2/_lib3_0.qtl".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-133) Unable to remove directory "C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/radiant_project/lab7_ja/work/@_opt2".
# ** Error (suppressible): C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv(108): (vopt-2912) Port 'round' not found in module 'preEncode' (1st connection).
# Optimization failed
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/radiant_project/lab7_ja/work/@_opt2/_lib3_0.qpg".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/radiant_project/lab7_ja/work/@_opt2/_lib3_0.qtl".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-133) Unable to remove directory "C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/radiant_project/lab7_ja/work/@_opt2".
# The directory is not empty. (GetLastError() = 145)
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=11.
# Error loading design
# End time: 19:15:18 on Nov 06,2024, Elapsed time: 2:33:49
# Errors: 2, Warnings: 11
# A time value could not be extracted from the current line
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 19:15:48 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv 
# -- Compiling module aes
# -- Compiling module aes_spi
# -- Compiling module aes_core
# -- Compiling module sbox
# -- Compiling module sbox_sync
# -- Compiling module mixcolumns
# -- Compiling module mixcolumn
# -- Compiling module galoismult
# 
# Top level modules:
# 	aes
# 	sbox
# 	sbox_sync
# 	mixcolumns
# End time: 19:15:48 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 19:15:48 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv 
# -- Compiling module testbench_aes_spi
# 
# Top level modules:
# 	testbench_aes_spi
# End time: 19:15:48 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_sbox_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 19:15:48 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_sbox_tb.sv 
# -- Compiling module testbench_aes_sbox
# 
# Top level modules:
# 	testbench_aes_sbox
# End time: 19:15:48 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 19:15:48 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv 
# -- Compiling module controller
# -- Compiling module keyExpansion
# -- Compiling module preEncode
# -- Compiling module encode
# -- Compiling module subBytes
# -- Compiling module shiftRows
# -- Compiling module mixColumns
# 
# Top level modules:
# 	controller
# 	preEncode
# 	encode
# 	subBytes
# 	shiftRows
# 	mixColumns
# End time: 19:15:48 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 19:15:48 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv 
# -- Compiling module testbench_aes_core
# 
# Top level modules:
# 	testbench_aes_core
# End time: 19:15:49 on Nov 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim -gui -L iCE40UP -voptargs=+acc work.testbench_aes_core
# vsim -gui -L iCE40UP -voptargs="+acc" work.testbench_aes_core 
# Start time: 19:16:00 on Nov 06,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "controller(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench_aes_core(fast)
# Loading work.aes_core(fast)
# Loading work.controller(fast)
# Loading work.keyExpansion(fast)
# Loading work.sbox_sync(fast)
# Loading work.preEncode(fast)
# Loading work.encode(fast)
# Loading work.subBytes(fast)
# Loading work.shiftRows(fast)
# Loading work.mixColumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
# Warning in wave window restart: ** UI-Msg (Warning): (vish-4014) No objects found matching '/testbench_aes_core/dut/encodeCore/round'. 
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.testbench_aes_core(fast)
# Loading work.aes_core(fast)
# Loading work.controller(fast)
# Loading work.keyExpansion(fast)
# Loading work.sbox_sync(fast)
# Loading work.preEncode(fast)
# Loading work.encode(fast)
# Loading work.subBytes(fast)
# Loading work.shiftRows(fast)
# Loading work.mixColumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
add wave -position end  sim:/testbench_aes_core/dut/clk
add wave -position end  sim:/testbench_aes_core/dut/load
add wave -position end  sim:/testbench_aes_core/dut/key
add wave -position end  sim:/testbench_aes_core/dut/plaintext
add wave -position end  sim:/testbench_aes_core/dut/done
add wave -position end  sim:/testbench_aes_core/dut/cyphertext
add wave -position end  sim:/testbench_aes_core/dut/start
add wave -position end  sim:/testbench_aes_core/dut/subReady
add wave -position end  sim:/testbench_aes_core/dut/shiftReady
add wave -position end  sim:/testbench_aes_core/dut/mixReady
add wave -position end  sim:/testbench_aes_core/dut/countDone
add wave -position end  sim:/testbench_aes_core/dut/current_input
add wave -position end  sim:/testbench_aes_core/dut/round_key
add wave -position end  sim:/testbench_aes_core/dut/enc_out
add wave -position end  sim:/testbench_aes_core/dut/sub_out
add wave -position end  sim:/testbench_aes_core/dut/shift_out
add wave -position end  sim:/testbench_aes_core/dut/mix_out
run -all
# Testbench ran successfully
# ** Note: $stop    : C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv(48)
#    Time: 6950 ns  Iteration: 1  Instance: /testbench_aes_core
# Break in Module testbench_aes_core at C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv line 48
quit -sim
# End time: 19:20:02 on Nov 06,2024, Elapsed time: 0:04:02
# Errors: 0, Warnings: 1
vsim -gui -L iCE40UP -voptargs=+acc work.testbench_aes_spi
# vsim -gui -L iCE40UP -voptargs="+acc" work.testbench_aes_spi 
# Start time: 19:20:13 on Nov 06,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Error: C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv(18): (vopt-2135) Too many port connections. Expected 5, found 6.
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# End time: 19:20:14 on Nov 06,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 19:21:16 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv 
# -- Compiling module aes
# -- Compiling module aes_spi
# -- Compiling module aes_core
# -- Compiling module sbox
# -- Compiling module sbox_sync
# -- Compiling module mixcolumns
# -- Compiling module mixcolumn
# -- Compiling module galoismult
# 
# Top level modules:
# 	aes
# 	sbox
# 	sbox_sync
# 	mixcolumns
# End time: 19:21:16 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 19:21:16 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv 
# -- Compiling module testbench_aes_spi
# 
# Top level modules:
# 	testbench_aes_spi
# End time: 19:21:16 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_sbox_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 19:21:16 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_sbox_tb.sv 
# -- Compiling module testbench_aes_sbox
# 
# Top level modules:
# 	testbench_aes_sbox
# End time: 19:21:16 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 19:21:16 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv 
# -- Compiling module controller
# -- Compiling module keyExpansion
# -- Compiling module preEncode
# -- Compiling module encode
# -- Compiling module subBytes
# -- Compiling module shiftRows
# -- Compiling module mixColumns
# 
# Top level modules:
# 	controller
# 	preEncode
# 	encode
# 	subBytes
# 	shiftRows
# 	mixColumns
# End time: 19:21:16 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 19:21:16 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv 
# -- Compiling module testbench_aes_core
# 
# Top level modules:
# 	testbench_aes_core
# End time: 19:21:16 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -L iCE40UP -voptargs=+acc work.testbench_aes_spi
# vsim -gui -L iCE40UP -voptargs="+acc" work.testbench_aes_spi 
# Start time: 19:21:31 on Nov 06,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "controller(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench_aes_spi(fast)
# Loading work.aes(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.aes_spi(fast)
# Loading work.aes_core(fast)
# Loading work.controller(fast)
# Loading work.keyExpansion(fast)
# Loading work.sbox_sync(fast)
# Loading work.preEncode(fast)
# Loading work.encode(fast)
# Loading work.subBytes(fast)
# Loading work.shiftRows(fast)
# Loading work.mixColumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
add wave -position end  sim:/testbench_aes_spi/clk
add wave -position end  sim:/testbench_aes_spi/load
add wave -position end  sim:/testbench_aes_spi/done
add wave -position end  sim:/testbench_aes_spi/sck
add wave -position end  sim:/testbench_aes_spi/sdi
add wave -position end  sim:/testbench_aes_spi/sdo
add wave -position end  sim:/testbench_aes_spi/key
add wave -position end  sim:/testbench_aes_spi/plaintext
add wave -position end  sim:/testbench_aes_spi/cyphertext
add wave -position end  sim:/testbench_aes_spi/expected
add wave -position end  sim:/testbench_aes_spi/comb
add wave -position end  sim:/testbench_aes_spi/i
add wave -position end  sim:/testbench_aes_spi/delay
run -all
# Error: cyphertext = 12cf59fbe0d8f194df2a7130ac32f333, expected 3925841d02dc09fbdc118597196a0b32
# ** Note: $stop    : C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv(75)
#    Time: 42250 ns  Iteration: 1  Instance: /testbench_aes_spi
# Break in Module testbench_aes_spi at C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv line 75
add wave -position end  sim:/testbench_aes_spi/dut/sck
add wave -position end  sim:/testbench_aes_spi/dut/sdi
add wave -position end  sim:/testbench_aes_spi/dut/sdo
add wave -position end  sim:/testbench_aes_spi/dut/load
add wave -position end  sim:/testbench_aes_spi/dut/done
add wave -position end  sim:/testbench_aes_spi/dut/clk
add wave -position end  sim:/testbench_aes_spi/dut/key
add wave -position end  sim:/testbench_aes_spi/dut/plaintext
add wave -position end  sim:/testbench_aes_spi/dut/cyphertext
restart -f
# Closing VCD file "testbench_aes_spi.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.testbench_aes_spi(fast)
# Loading work.aes(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.aes_spi(fast)
# Loading work.aes_core(fast)
# Loading work.controller(fast)
# Loading work.keyExpansion(fast)
# Loading work.sbox_sync(fast)
# Loading work.preEncode(fast)
# Loading work.encode(fast)
# Loading work.subBytes(fast)
# Loading work.shiftRows(fast)
# Loading work.mixColumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
run -all
# Error: cyphertext = 12cf59fbe0d8f194df2a7130ac32f333, expected 3925841d02dc09fbdc118597196a0b32
# ** Note: $stop    : C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv(75)
#    Time: 42250 ns  Iteration: 1  Instance: /testbench_aes_spi
# Break in Module testbench_aes_spi at C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv line 75
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 19:52:58 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv 
# -- Compiling module aes
# -- Compiling module aes_spi
# -- Compiling module aes_core
# -- Compiling module sbox
# -- Compiling module sbox_sync
# -- Compiling module mixcolumns
# -- Compiling module mixcolumn
# -- Compiling module galoismult
# 
# Top level modules:
# 	aes
# 	sbox
# 	sbox_sync
# 	mixcolumns
# End time: 19:52:59 on Nov 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 19:52:59 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv 
# -- Compiling module testbench_aes_spi
# 
# Top level modules:
# 	testbench_aes_spi
# End time: 19:52:59 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_sbox_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 19:52:59 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_sbox_tb.sv 
# -- Compiling module testbench_aes_sbox
# 
# Top level modules:
# 	testbench_aes_sbox
# End time: 19:52:59 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 19:52:59 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv 
# -- Compiling module controller
# -- Compiling module keyExpansion
# -- Compiling module preEncode
# -- Compiling module encode
# -- Compiling module subBytes
# -- Compiling module shiftRows
# -- Compiling module mixColumns
# 
# Top level modules:
# 	controller
# 	preEncode
# 	encode
# 	subBytes
# 	shiftRows
# 	mixColumns
# End time: 19:52:59 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 19:52:59 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv 
# -- Compiling module testbench_aes_core
# 
# Top level modules:
# 	testbench_aes_core
# End time: 19:52:59 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -L iCE40UP -voptargs=+acc work.testbench_aes_spi
# End time: 19:53:34 on Nov 06,2024, Elapsed time: 0:32:03
# Errors: 0, Warnings: 1
# vsim -gui -L iCE40UP -voptargs="+acc" work.testbench_aes_spi 
# Start time: 19:53:34 on Nov 06,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "controller(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench_aes_spi(fast)
# Loading work.aes(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.aes_spi(fast)
# Loading work.aes_core(fast)
# Loading work.controller(fast)
# Loading work.keyExpansion(fast)
# Loading work.sbox_sync(fast)
# Loading work.preEncode(fast)
# Loading work.encode(fast)
# Loading work.subBytes(fast)
# Loading work.shiftRows(fast)
# Loading work.mixColumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
add wave -position end  sim:/testbench_aes_spi/dut/sck
add wave -position end  sim:/testbench_aes_spi/dut/sdi
add wave -position end  sim:/testbench_aes_spi/dut/sdo
add wave -position end  sim:/testbench_aes_spi/dut/load
add wave -position end  sim:/testbench_aes_spi/dut/done
add wave -position end  sim:/testbench_aes_spi/dut/clk
add wave -position end  sim:/testbench_aes_spi/dut/key
add wave -position end  sim:/testbench_aes_spi/dut/plaintext
add wave -position end  sim:/testbench_aes_spi/dut/cyphertext
run -all
# Error: cyphertext = 12cf59fbe0d8f194df2a7130ac32f333, expected 3925841d02dc09fbdc118597196a0b32
# ** Note: $stop    : C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv(75)
#    Time: 42250 ns  Iteration: 1  Instance: /testbench_aes_spi
# Break in Module testbench_aes_spi at C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv line 75
# A time value could not be extracted from the current line
add wave -position end  sim:/testbench_aes_spi/dut/core/cyphertext
restart -f
# Closing VCD file "testbench_aes_spi.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.testbench_aes_spi(fast)
# Loading work.aes(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.aes_spi(fast)
# Loading work.aes_core(fast)
# Loading work.controller(fast)
# Loading work.keyExpansion(fast)
# Loading work.sbox_sync(fast)
# Loading work.preEncode(fast)
# Loading work.encode(fast)
# Loading work.subBytes(fast)
# Loading work.shiftRows(fast)
# Loading work.mixColumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
run -all
# Error: cyphertext = 12cf59fbe0d8f194df2a7130ac32f333, expected 3925841d02dc09fbdc118597196a0b32
# ** Note: $stop    : C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv(75)
#    Time: 42250 ns  Iteration: 1  Instance: /testbench_aes_spi
# Break in Module testbench_aes_spi at C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv line 75
add wave -position end  sim:/testbench_aes_spi/dut/core/preMuxCore/ciphertext
add wave -position end  sim:/testbench_aes_spi/dut/core/preMuxCore/current_input
restart -f
# Closing VCD file "testbench_aes_spi.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.testbench_aes_spi(fast)
# Loading work.aes(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.aes_spi(fast)
# Loading work.aes_core(fast)
# Loading work.controller(fast)
# Loading work.keyExpansion(fast)
# Loading work.sbox_sync(fast)
# Loading work.preEncode(fast)
# Loading work.encode(fast)
# Loading work.subBytes(fast)
# Loading work.shiftRows(fast)
# Loading work.mixColumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
run -all
# Error: cyphertext = 12cf59fbe0d8f194df2a7130ac32f333, expected 3925841d02dc09fbdc118597196a0b32
# ** Note: $stop    : C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv(75)
#    Time: 42250 ns  Iteration: 1  Instance: /testbench_aes_spi
# Break in Module testbench_aes_spi at C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv line 75
add wave -position end  sim:/testbench_aes_spi/dut/core/preMuxCore/start
add wave -position end  sim:/testbench_aes_spi/dut/core/preMuxCore/plaintext
restart -f
# Closing VCD file "testbench_aes_spi.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.testbench_aes_spi(fast)
# Loading work.aes(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.aes_spi(fast)
# Loading work.aes_core(fast)
# Loading work.controller(fast)
# Loading work.keyExpansion(fast)
# Loading work.sbox_sync(fast)
# Loading work.preEncode(fast)
# Loading work.encode(fast)
# Loading work.subBytes(fast)
# Loading work.shiftRows(fast)
# Loading work.mixColumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
run -all
# Error: cyphertext = 12cf59fbe0d8f194df2a7130ac32f333, expected 3925841d02dc09fbdc118597196a0b32
# ** Note: $stop    : C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv(75)
#    Time: 42250 ns  Iteration: 1  Instance: /testbench_aes_spi
# Break in Module testbench_aes_spi at C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv line 75
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:11:35 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv 
# -- Compiling module aes
# -- Compiling module aes_spi
# -- Compiling module aes_core
# -- Compiling module sbox
# -- Compiling module sbox_sync
# -- Compiling module mixcolumns
# -- Compiling module mixcolumn
# -- Compiling module galoismult
# 
# Top level modules:
# 	aes
# 	sbox
# 	sbox_sync
# 	mixcolumns
# End time: 20:11:36 on Nov 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:11:36 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv 
# -- Compiling module testbench_aes_spi
# 
# Top level modules:
# 	testbench_aes_spi
# End time: 20:11:36 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_sbox_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:11:36 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_sbox_tb.sv 
# -- Compiling module testbench_aes_sbox
# 
# Top level modules:
# 	testbench_aes_sbox
# End time: 20:11:36 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:11:36 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv 
# -- Compiling module controller
# -- Compiling module keyExpansion
# -- Compiling module preEncode
# -- Compiling module encode
# -- Compiling module subBytes
# -- Compiling module shiftRows
# -- Compiling module mixColumns
# 
# Top level modules:
# 	controller
# 	preEncode
# 	encode
# 	subBytes
# 	shiftRows
# 	mixColumns
# End time: 20:11:36 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:11:36 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv 
# -- Compiling module testbench_aes_core
# 
# Top level modules:
# 	testbench_aes_core
# End time: 20:11:36 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Closing VCD file "testbench_aes_spi.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Error (suppressible): C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(54): (vopt-7033) Variable 'round' driven in a combinational block, may not be driven by any other process. See C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(23).
# Optimization failed
# ** Error: (vopt-2064) Compiler back-end code generation process terminated with code 12.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=1.
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:13:29 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv 
# -- Compiling module aes
# -- Compiling module aes_spi
# -- Compiling module aes_core
# -- Compiling module sbox
# -- Compiling module sbox_sync
# -- Compiling module mixcolumns
# -- Compiling module mixcolumn
# -- Compiling module galoismult
# 
# Top level modules:
# 	aes
# 	sbox
# 	sbox_sync
# 	mixcolumns
# End time: 20:13:29 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:13:29 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv 
# -- Compiling module testbench_aes_spi
# 
# Top level modules:
# 	testbench_aes_spi
# End time: 20:13:29 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_sbox_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:13:29 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_sbox_tb.sv 
# -- Compiling module testbench_aes_sbox
# 
# Top level modules:
# 	testbench_aes_sbox
# End time: 20:13:29 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:13:29 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv 
# -- Compiling module controller
# -- Compiling module keyExpansion
# -- Compiling module preEncode
# -- Compiling module encode
# -- Compiling module subBytes
# -- Compiling module shiftRows
# -- Compiling module mixColumns
# 
# Top level modules:
# 	controller
# 	preEncode
# 	encode
# 	subBytes
# 	shiftRows
# 	mixColumns
# End time: 20:13:29 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:13:29 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv 
# -- Compiling module testbench_aes_core
# 
# Top level modules:
# 	testbench_aes_core
# End time: 20:13:29 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# No Design Loaded!
vsim -gui -L iCE40UP -voptargs=+acc work.testbench_aes_spi
# vsim -gui -L iCE40UP -voptargs="+acc" work.testbench_aes_spi 
# Start time: 19:53:34 on Nov 06,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Error (suppressible): C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(60): (vopt-7033) Variable 'round' driven in a combinational block, may not be driven by any other process. See C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv(23).
# Optimization failed
# ** Error: (vopt-2064) Compiler back-end code generation process terminated with code 12.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=4, Warnings=2.
# Error loading design
# End time: 20:13:56 on Nov 06,2024, Elapsed time: 0:20:22
# Errors: 4, Warnings: 2
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:15:16 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_starter.sv 
# -- Compiling module aes
# -- Compiling module aes_spi
# -- Compiling module aes_core
# -- Compiling module sbox
# -- Compiling module sbox_sync
# -- Compiling module mixcolumns
# -- Compiling module mixcolumn
# -- Compiling module galoismult
# 
# Top level modules:
# 	aes
# 	sbox
# 	sbox_sync
# 	mixcolumns
# End time: 20:15:16 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:15:16 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv 
# -- Compiling module testbench_aes_spi
# 
# Top level modules:
# 	testbench_aes_spi
# End time: 20:15:16 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_sbox_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:15:16 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_sbox_tb.sv 
# -- Compiling module testbench_aes_sbox
# 
# Top level modules:
# 	testbench_aes_sbox
# End time: 20:15:16 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:15:16 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_modules.sv 
# -- Compiling module controller
# -- Compiling module keyExpansion
# -- Compiling module preEncode
# -- Compiling module encode
# -- Compiling module subBytes
# -- Compiling module shiftRows
# -- Compiling module mixColumns
# 
# Top level modules:
# 	controller
# 	preEncode
# 	encode
# 	subBytes
# 	shiftRows
# 	mixColumns
# End time: 20:15:16 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:15:16 on Nov 06,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_core_tb.sv 
# -- Compiling module testbench_aes_core
# 
# Top level modules:
# 	testbench_aes_core
# End time: 20:15:16 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -L iCE40UP -voptargs=+acc work.testbench_aes_spi
# vsim -gui -L iCE40UP -voptargs="+acc" work.testbench_aes_spi 
# Start time: 20:15:28 on Nov 06,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "controller(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench_aes_spi(fast)
# Loading work.aes(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.aes_spi(fast)
# Loading work.aes_core(fast)
# Loading work.controller(fast)
# Loading work.keyExpansion(fast)
# Loading work.sbox_sync(fast)
# Loading work.preEncode(fast)
# Loading work.encode(fast)
# Loading work.subBytes(fast)
# Loading work.shiftRows(fast)
# Loading work.mixColumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
run -all
# Testbench ran successfully
# ** Note: $stop    : C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv(75)
#    Time: 42250 ns  Iteration: 1  Instance: /testbench_aes_spi
# Break in Module testbench_aes_spi at C:/Users/josep/Desktop/MicroPs/labs/lab7/fpga/src/aes_spi_tb.sv line 75
# End time: 21:10:12 on Nov 06,2024, Elapsed time: 0:54:44
# Errors: 0, Warnings: 1
