#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Wed Oct 18 13:32:43 2017
# Process ID: 13168
# Current directory: C:/Vivado_projects/geyser-testmem
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14384 C:\Vivado_projects\geyser-testmem\geyser-testmem.xpr
# Log file: C:/Vivado_projects/geyser-testmem/vivado.log
# Journal file: C:/Vivado_projects/geyser-testmem\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Vivado_projects/geyser-testmem/geyser-testmem.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Vivado_projects/source_code/geyser_mem'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/edti_testmem'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Vivado_projects/source_code/geyser_mem'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/source_code/Geyser_mem_01'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/Geyser_mem_ver1.1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/Reset_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/Geyser_bram_interface'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_BusController16_0_0

open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 927.371 ; gain = 271.527
open_bd_design {C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:clk_wiz:5.2 - clk_wiz_0
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Adding component instance block -- xilinx.com:ip:ila:6.0 - ila_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.3 - blk_mem_gen_0
Adding component instance block -- xilinx.com:user:Bram_Interface:1.0 - Bram_Interface_0
Adding component instance block -- xilinx.com:user:BusController16:1.0 - BusController16_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1074.074 ; gain = 146.703
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Vivado_projects/source_code/Geyser_mem_01/COE/btst.COE}] [get_bd_cells blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Vivado_projects/source_code/Geyser_mem_01/COE/btst.COE' provided. It will be converted relative to IP Instance files '../../../../../../../source_code/Geyser_mem_01/COE/btst.COE'
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
endgroup
save_bd_design
Wrote  : <C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
CRITICAL WARNING: [filemgmt 20-1365] Unable to generate target(s) for the following file is locked: C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/design_1.bd
Locked reason: 
* BD design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
design_1_BusController16_0_0

[Wed Oct 18 13:34:03 2017] Launched impl_1...
Run output will be captured here: C:/Vivado_projects/geyser-testmem/geyser-testmem.runs/impl_1/runme.log
make_wrapper -files [get_files C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/design_1.bd] -top
ERROR: [BD 41-1665] Unable to generate top-level wrapper HDL for the BD-design 'design_1.bd' is locked. Locked reason(s):
* BD design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
design_1_BusController16_0_0

ERROR: [Common 17-39] 'make_wrapper' failed due to earlier errors.
make_wrapper -files [get_files C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/design_1.bd] -top
ERROR: [BD 41-1665] Unable to generate top-level wrapper HDL for the BD-design 'design_1.bd' is locked. Locked reason(s):
* BD design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
design_1_BusController16_0_0

ERROR: [Common 17-39] 'make_wrapper' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1
CRITICAL WARNING: [filemgmt 20-1365] Unable to generate target(s) for the following file is locked: C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/design_1.bd
Locked reason: 
* BD design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
design_1_BusController16_0_0

INFO: [HDL 9-2216] Analyzing Verilog file "C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library work [C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hdl/design_1.v" into library work [C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hdl/design_1.v:1]
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products cant be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/design_1.bd

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Implementation target. Since these IPs are locked, no update to the output products cant be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/design_1.bd

[Wed Oct 18 13:35:59 2017] Launched synth_1...
Run output will be captured here: C:/Vivado_projects/geyser-testmem/geyser-testmem.runs/synth_1/runme.log
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/edti_testmem'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Vivado_projects/source_code/geyser_mem'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/source_code/Geyser_mem_01'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/Geyser_mem_ver1.1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/Reset_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/Geyser_bram_interface'.
report_ip_status -name ip_status
make_wrapper -files [get_files C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/design_1.bd] -top
ERROR: [BD 41-1665] Unable to generate top-level wrapper HDL for the BD-design 'design_1.bd' is locked. Locked reason(s):
* BD design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
design_1_BusController16_0_0

ERROR: [Common 17-39] 'make_wrapper' failed due to earlier errors.
reset_run synth_1
make_wrapper -files [get_files C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/design_1.bd] -top
ERROR: [BD 41-1665] Unable to generate top-level wrapper HDL for the BD-design 'design_1.bd' is locked. Locked reason(s):
* BD design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
design_1_BusController16_0_0

ERROR: [Common 17-39] 'make_wrapper' failed due to earlier errors.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/edti_testmem'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Vivado_projects/source_code/geyser_mem'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/source_code/Geyser_mem_01'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/Geyser_mem_ver1.1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/Reset_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/Geyser_bram_interface'.
report_ip_status -name ip_status
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:BusController16:1.0 BusController16_1
endgroup
connect_bd_net [get_bd_ports Blk] [get_bd_pins BusController16_1/Write]
disconnect_bd_net /Blk_1 [get_bd_pins BusController16_1/Write]
connect_bd_net [get_bd_ports Blk] [get_bd_pins BusController16_1/Block]
connect_bd_net [get_bd_ports ByteEnable] [get_bd_pins BusController16_1/ByteEnable]
connect_bd_net [get_bd_ports OutDA] [get_bd_pins BusController16_1/OutDA]
connect_bd_net [get_bd_ports Strobe] [get_bd_pins BusController16_1/Strobe]
connect_bd_net [get_bd_ports Write] [get_bd_pins BusController16_1/Write]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins BusController16_1/CoreClk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins BusController16_1/Clk]
connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_o] [get_bd_pins BusController16_1/Reset_]
delete_bd_objs [get_bd_nets BusController16_0_bus_err] [get_bd_nets BusController16_0_nmi_n] [get_bd_nets BusController16_0_hard_int] [get_bd_nets BusController16_0_bram_addr] [get_bd_nets BusController16_0_bram_OEn] [get_bd_nets BusController16_0_bram_WrData] [get_bd_nets BusController16_0_cache_en] [get_bd_nets Bram_Interface_0_RdData] [get_bd_nets BusController16_0_tlb_en] [get_bd_nets BusController16_0_bram_ByteEnable] [get_bd_nets BusController16_0_bram_WEn] [get_bd_cells BusController16_0]
connect_bd_net [get_bd_pins BusController16_1/bram_addr] [get_bd_pins Bram_Interface_0/Address]
connect_bd_net [get_bd_pins BusController16_1/bram_ByteEnable] [get_bd_pins Bram_Interface_0/ByteEn]
connect_bd_net [get_bd_pins BusController16_1/bram_OEn] [get_bd_pins Bram_Interface_0/OEn]
connect_bd_net [get_bd_pins BusController16_1/bram_WEn] [get_bd_pins Bram_Interface_0/WEn]
connect_bd_net [get_bd_pins BusController16_1/bram_WrData] [get_bd_pins Bram_Interface_0/WrData]
connect_bd_net [get_bd_pins Bram_Interface_0/RdData] [get_bd_pins BusController16_1/bram_RdData]
connect_bd_net [get_bd_ports cache_en] [get_bd_pins BusController16_1/cache_en]
connect_bd_net [get_bd_ports tlb_en] [get_bd_pins BusController16_1/tlb_en]
connect_bd_net [get_bd_ports bus_err] [get_bd_pins BusController16_1/bus_err]
connect_bd_net [get_bd_ports nmi_n] [get_bd_pins BusController16_1/nmi_n]
connect_bd_net [get_bd_ports hard_int] [get_bd_pins BusController16_1/hard_int]
connect_bd_net [get_bd_ports InD] [get_bd_pins BusController16_1/InD]
connect_bd_net [get_bd_ports Ready] [get_bd_pins BusController16_1/Ready]
connect_bd_net [get_bd_ports reset_n] [get_bd_pins BusController16_1/reset_n]
regenerate_bd_layout
make_wrapper -files [get_files C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/design_1.bd] -top
CRITICAL WARNING: [BD 41-1367] The port name 'Block' of cell '/BusController16_1' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/BusController16_1/UARTRxData
/BusController16_1/MramClock
/BusController16_1/MramInData

Verilog Output written to : C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/design_1.bd> 
save_bd_design
launch_runs impl_1 -to_step write_bitstream
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/BusController16_1/UARTRxData
/BusController16_1/MramClock
/BusController16_1/MramInData

Verilog Output written to : C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_blk_mem_gen_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_blk_mem_gen_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_blk_mem_gen_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'design_1_blk_mem_gen_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_blk_mem_gen_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bram_Interface_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_BusController16_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_BusController16_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_BusController16_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block BusController16_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_cc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_cc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Wed Oct 18 13:41:03 2017] Launched synth_1...
Run output will be captured here: C:/Vivado_projects/geyser-testmem/geyser-testmem.runs/synth_1/runme.log
[Wed Oct 18 13:41:03 2017] Launched impl_1...
Run output will be captured here: C:/Vivado_projects/geyser-testmem/geyser-testmem.runs/impl_1/runme.log
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
file copy -force C:/Vivado_projects/geyser-testmem/geyser-testmem.runs/impl_1/design_1_wrapper.sysdef C:/Vivado_projects/geyser-testmem/geyser-testmem.sdk/design_1_wrapper.hdf

WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Memory_Type {Single_Port_RAM} CONFIG.Enable_A {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortA_Output_of_Memory_Core {false} CONFIG.Port_A_Write_Rate {50}] [get_bd_cells blk_mem_gen_0]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
save_bd_design
Wrote  : <C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
CRITICAL WARNING: [BD 41-1367] The port name 'Block' of cell '/BusController16_1' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/BusController16_1/UARTRxData
/BusController16_1/MramClock
/BusController16_1/MramInData

Verilog Output written to : C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_blk_mem_gen_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_blk_mem_gen_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_blk_mem_gen_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'design_1_blk_mem_gen_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_blk_mem_gen_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bram_Interface_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BusController16_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_cc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_cc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Fri Oct 20 14:11:52 2017] Launched synth_1...
Run output will be captured here: C:/Vivado_projects/geyser-testmem/geyser-testmem.runs/synth_1/runme.log
[Fri Oct 20 14:11:52 2017] Launched impl_1...
Run output will be captured here: C:/Vivado_projects/geyser-testmem/geyser-testmem.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 1237.250 ; gain = 0.340
file copy -force C:/Vivado_projects/geyser-testmem/geyser-testmem.runs/impl_1/design_1_wrapper.sysdef C:/Vivado_projects/geyser-testmem/geyser-testmem.sdk/design_1_wrapper.hdf

update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/edti_testmem'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Vivado_projects/source_code/geyser_mem'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/source_code/Geyser_mem_01'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/Geyser_mem_ver1.1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/Reset_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/Geyser_bram_interface'.
report_ip_status -name ip_status
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:BusController16:1.0 BusController16_0
endgroup
set_property location {2 684 231} [get_bd_cells BusController16_0]
connect_bd_net [get_bd_ports Blk] [get_bd_pins BusController16_0/Block]
connect_bd_net [get_bd_ports ByteEnable] [get_bd_pins BusController16_0/ByteEnable]
connect_bd_net [get_bd_ports OutDA] [get_bd_pins BusController16_0/OutDA]
connect_bd_net [get_bd_ports Strobe] [get_bd_pins BusController16_0/Strobe]
connect_bd_net [get_bd_ports Write] [get_bd_pins BusController16_0/Write]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins BusController16_0/CoreClk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins BusController16_0/Clk]
connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_o] [get_bd_pins BusController16_0/Reset_]
delete_bd_objs [get_bd_nets BusController16_1_cache_en] [get_bd_nets BusController16_1_tlb_en] [get_bd_nets BusController16_1_bram_addr] [get_bd_nets BusController16_1_bram_OEn] [get_bd_nets BusController16_1_bus_err] [get_bd_nets BusController16_1_nmi_n] [get_bd_nets BusController16_1_hard_int] [get_bd_nets BusController16_1_bram_WrData] [get_bd_nets BusController16_1_bram_ByteEnable] [get_bd_nets BusController16_1_bram_WEn] [get_bd_nets Bram_Interface_0_RdData] [get_bd_cells BusController16_1]
connect_bd_net [get_bd_ports cache_en] [get_bd_pins BusController16_0/cache_en]
connect_bd_net [get_bd_ports tlb_en] [get_bd_pins BusController16_0/tlb_en]
connect_bd_net [get_bd_ports bus_err] [get_bd_pins BusController16_0/bus_err]
connect_bd_net [get_bd_ports nmi_n] [get_bd_pins BusController16_0/nmi_n]
connect_bd_net [get_bd_ports hard_int] [get_bd_pins BusController16_0/hard_int]
connect_bd_net [get_bd_ports InD] [get_bd_pins BusController16_0/InD]
connect_bd_net [get_bd_ports Ready] [get_bd_pins BusController16_0/Ready]
connect_bd_net [get_bd_ports reset_n] [get_bd_pins BusController16_0/reset_n]
regenerate_bd_layout
connect_bd_net [get_bd_pins BusController16_0/rom_addr] [get_bd_pins Bram_Interface_0/Address]
connect_bd_net [get_bd_pins BusController16_0/rom_ByteEnable] [get_bd_pins Bram_Interface_0/ByteEn]
connect_bd_net [get_bd_pins BusController16_0/rom_OEn] [get_bd_pins Bram_Interface_0/OEn]
connect_bd_net [get_bd_pins BusController16_0/rom_WEn] [get_bd_pins Bram_Interface_0/WEn]
connect_bd_net [get_bd_pins BusController16_0/rom_WrData] [get_bd_pins Bram_Interface_0/WrData]
connect_bd_net [get_bd_pins BusController16_0/rom_RdData] [get_bd_pins Bram_Interface_0/RdData]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Bram_Interface:1.0 Bram_Interface_1
endgroup
connect_bd_net [get_bd_pins BusController16_0/ram_RdData] [get_bd_pins Bram_Interface_1/RdData]
connect_bd_net [get_bd_pins BusController16_0/ram_addr] [get_bd_pins Bram_Interface_1/Address]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins Bram_Interface_1/Clock]
connect_bd_net [get_bd_pins BusController16_0/ram_ByteEnable] [get_bd_pins Bram_Interface_1/ByteEn]
connect_bd_net [get_bd_pins BusController16_0/ram_OEn] [get_bd_pins Bram_Interface_1/OEn]
connect_bd_net [get_bd_pins BusController16_0/ram_WEn] [get_bd_pins Bram_Interface_1/WEn]
connect_bd_net [get_bd_pins BusController16_0/ram_WrData] [get_bd_pins Bram_Interface_1/WrData]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_1
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Write_Width_A {16} CONFIG.use_bram_block {Stand_Alone} CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false}] [get_bd_cells blk_mem_gen_1]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Vivado_projects/source_code/Geyser_mem_01/COE/bram.COE}] [get_bd_cells blk_mem_gen_1]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Vivado_projects/source_code/Geyser_mem_01/COE/bram.COE' provided. It will be converted relative to IP Instance files '../../../../../../../source_code/Geyser_mem_01/COE/bram.COE'
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
endgroup
connect_bd_net [get_bd_pins Bram_Interface_1/bram_addr] [get_bd_pins blk_mem_gen_1/addra]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_1/addra is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins Bram_Interface_1/clka] [get_bd_pins blk_mem_gen_1/clka]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_1/clka is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins Bram_Interface_1/dina] [get_bd_pins blk_mem_gen_1/dina]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_1/dina is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Enable_A {Always_Enabled}] [get_bd_cells blk_mem_gen_1]
endgroup
connect_bd_net [get_bd_pins Bram_Interface_1/wea] [get_bd_pins blk_mem_gen_1/wea]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_1/wea is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins blk_mem_gen_1/douta] [get_bd_pins Bram_Interface_1/douta]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_1/douta is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
regenerate_bd_layout
validate_bd_design
CRITICAL WARNING: [BD 41-1367] The port name 'Block' of cell '/BusController16_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/BusController16_0/UARTRxData
/BusController16_0/MramClock
/BusController16_0/MramInData

save_bd_design
Wrote  : <C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/BusController16_0/UARTRxData
/BusController16_0/MramClock
/BusController16_0/MramInData

Verilog Output written to : C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bram_Interface_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_BusController16_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_BusController16_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_BusController16_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block BusController16_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_Bram_Interface_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_Bram_Interface_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_Bram_Interface_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bram_Interface_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_blk_mem_gen_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_blk_mem_gen_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_blk_mem_gen_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'design_1_blk_mem_gen_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_blk_mem_gen_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_cc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_cc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Fri Oct 20 15:02:16 2017] Launched synth_1...
Run output will be captured here: C:/Vivado_projects/geyser-testmem/geyser-testmem.runs/synth_1/runme.log
[Fri Oct 20 15:02:16 2017] Launched impl_1...
Run output will be captured here: C:/Vivado_projects/geyser-testmem/geyser-testmem.runs/impl_1/runme.log
file copy -force C:/Vivado_projects/geyser-testmem/geyser-testmem.runs/impl_1/design_1_wrapper.sysdef C:/Vivado_projects/geyser-testmem/geyser-testmem.sdk/design_1_wrapper.hdf

WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Operating_Mode_A {WRITE_FIRST}] [get_bd_cells blk_mem_gen_0]
endgroup
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/edti_testmem'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Vivado_projects/source_code/geyser_mem'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/source_code/Geyser_mem_01'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/Geyser_mem_ver1.1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/Reset_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/Geyser_bram_interface'.
report_ip_status -name ip_status
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:BusController16:1.0 BusController16_1
endgroup
set_property location {2 551 287} [get_bd_cells BusController16_1]
set_property location {1 352 1241} [get_bd_cells BusController16_1]
connect_bd_net [get_bd_ports Strobe] [get_bd_pins BusController16_1/Strobe]
connect_bd_net [get_bd_ports Write] [get_bd_pins BusController16_1/Write]
connect_bd_net [get_bd_ports Blk] [get_bd_pins BusController16_1/Block]
connect_bd_net [get_bd_ports ByteEnable] [get_bd_pins BusController16_1/ByteEnable]
connect_bd_net [get_bd_ports OutDA] [get_bd_pins BusController16_1/OutDA]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins BusController16_1/Clk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins BusController16_1/CoreClk]
connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_o] [get_bd_pins BusController16_1/Reset_]
set_property location {4 1361 858} [get_bd_cells BusController16_1]
delete_bd_objs [get_bd_nets BusController16_0_bus_err] [get_bd_nets BusController16_0_ram_addr] [get_bd_nets BusController16_0_ram_WEn] [get_bd_nets BusController16_0_cache_en] [get_bd_nets BusController16_0_tlb_en] [get_bd_nets BusController16_0_hard_int] [get_bd_nets BusController16_0_rom_WEn] [get_bd_nets Bram_Interface_0_RdData] [get_bd_nets Bram_Interface_1_RdData] [get_bd_nets BusController16_0_rom_addr] [get_bd_nets BusController16_0_ram_WrData] [get_bd_nets BusController16_0_nmi_n] [get_bd_nets BusController16_0_rom_ByteEnable] [get_bd_nets BusController16_0_rom_OEn] [get_bd_nets BusController16_0_rom_WrData] [get_bd_nets BusController16_0_ram_ByteEnable] [get_bd_nets BusController16_0_ram_OEn] [get_bd_cells BusController16_0]
connect_bd_net [get_bd_ports cache_en] [get_bd_pins BusController16_1/cache_en]
connect_bd_net [get_bd_ports tlb_en] [get_bd_pins BusController16_1/tlb_en]
connect_bd_net [get_bd_ports bus_err] [get_bd_pins BusController16_1/bus_err]
connect_bd_net [get_bd_ports nmi_n] [get_bd_pins BusController16_1/nmi_n]
connect_bd_net [get_bd_ports hard_int] [get_bd_pins BusController16_1/hard_int]
connect_bd_net [get_bd_ports reset_n] [get_bd_pins BusController16_1/reset_n]
connect_bd_net [get_bd_ports Ready] [get_bd_pins BusController16_1/Ready]
connect_bd_net [get_bd_ports InD] [get_bd_pins BusController16_1/InD]
set_property location {2 587 102} [get_bd_cells BusController16_1]
connect_bd_net [get_bd_pins BusController16_1/rom_addr] [get_bd_pins Bram_Interface_0/Address]
connect_bd_net [get_bd_pins BusController16_1/rom_ByteEnable] [get_bd_pins Bram_Interface_0/ByteEn]
connect_bd_net [get_bd_pins Bram_Interface_0/OEn] [get_bd_pins BusController16_1/rom_OEn]
connect_bd_net [get_bd_pins Bram_Interface_0/WEn] [get_bd_pins BusController16_1/rom_WEn]
connect_bd_net [get_bd_pins Bram_Interface_0/WrData] [get_bd_pins BusController16_1/rom_WrData]
connect_bd_net [get_bd_pins BusController16_1/ram_addr] [get_bd_pins Bram_Interface_1/Address]
connect_bd_net [get_bd_pins BusController16_1/ram_ByteEnable] [get_bd_pins Bram_Interface_1/ByteEn]
connect_bd_net [get_bd_pins BusController16_1/ram_OEn] [get_bd_pins Bram_Interface_1/OEn]
connect_bd_net [get_bd_pins BusController16_1/ram_WEn] [get_bd_pins Bram_Interface_1/WEn]
connect_bd_net [get_bd_pins BusController16_1/ram_WrData] [get_bd_pins Bram_Interface_1/WrData]
connect_bd_net [get_bd_pins Bram_Interface_1/RdData] [get_bd_pins BusController16_1/ram_RdData]
connect_bd_net [get_bd_pins Bram_Interface_0/RdData] [get_bd_pins BusController16_1/rom_RdData]
regenerate_bd_layout
validate_bd_design
CRITICAL WARNING: [BD 41-1367] The port name 'Block' of cell '/BusController16_1' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/BusController16_1/UARTRxData
/BusController16_1/MramClock
/BusController16_1/MramInData

save_bd_design
Wrote  : <C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/BusController16_1/UARTRxData
/BusController16_1/MramClock
/BusController16_1/MramInData

Verilog Output written to : C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bram_Interface_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bram_Interface_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_BusController16_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_BusController16_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_BusController16_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block BusController16_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_cc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_cc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Fri Oct 20 15:41:31 2017] Launched synth_1...
Run output will be captured here: C:/Vivado_projects/geyser-testmem/geyser-testmem.runs/synth_1/runme.log
[Fri Oct 20 15:41:31 2017] Launched impl_1...
Run output will be captured here: C:/Vivado_projects/geyser-testmem/geyser-testmem.runs/impl_1/runme.log
file copy -force C:/Vivado_projects/geyser-testmem/geyser-testmem.runs/impl_1/design_1_wrapper.sysdef C:/Vivado_projects/geyser-testmem/geyser-testmem.sdk/design_1_wrapper.hdf

file copy -force C:/Vivado_projects/geyser-testmem/geyser-testmem.runs/impl_1/design_1_wrapper.sysdef C:/Vivado_projects/geyser-testmem/geyser-testmem.sdk/design_1_wrapper.hdf

WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Coe_File {C:/Vivado_projects/source_code/Geyser_mem_01/COE/btst.coe}] [get_bd_cells blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Vivado_projects/source_code/Geyser_mem_01/COE/btst.coe' provided. It will be converted relative to IP Instance files '../../../../../../../source_code/Geyser_mem_01/COE/btst.coe'
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Coe_File {C:/Vivado_projects/source_code/Geyser_mem_01/COE/bram.coe}] [get_bd_cells blk_mem_gen_1]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Vivado_projects/source_code/Geyser_mem_01/COE/bram.coe' provided. It will be converted relative to IP Instance files '../../../../../../../source_code/Geyser_mem_01/COE/bram.coe'
endgroup
save_bd_design
Wrote  : <C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
CRITICAL WARNING: [BD 41-1367] The port name 'Block' of cell '/BusController16_1' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/BusController16_1/UARTRxData
/BusController16_1/MramClock
/BusController16_1/MramInData

Verilog Output written to : C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bram_Interface_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bram_Interface_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BusController16_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_cc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_cc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Fri Oct 20 16:09:37 2017] Launched synth_1...
Run output will be captured here: C:/Vivado_projects/geyser-testmem/geyser-testmem.runs/synth_1/runme.log
[Fri Oct 20 16:09:37 2017] Launched impl_1...
Run output will be captured here: C:/Vivado_projects/geyser-testmem/geyser-testmem.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1498.398 ; gain = 61.352
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
[Fri Oct 20 16:19:55 2017] Launched impl_1...
Run output will be captured here: C:/Vivado_projects/geyser-testmem/geyser-testmem.runs/impl_1/runme.log
file copy -force C:/Vivado_projects/geyser-testmem/geyser-testmem.runs/impl_1/design_1_wrapper.sysdef C:/Vivado_projects/geyser-testmem/geyser-testmem.sdk/design_1_wrapper.hdf

WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.C_NUM_OF_PROBES {7}] [get_bd_cells ila_0]
endgroup
connect_bd_net [get_bd_pins Bram_Interface_0/RdData] [get_bd_pins ila_0/probe6]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.C_PROBE6_WIDTH {13}] [get_bd_cells ila_0]
endgroup
disconnect_bd_net /Bram_Interface_0_RdData [get_bd_pins ila_0/probe6]
connect_bd_net [get_bd_pins ila_0/probe6] [get_bd_pins Bram_Interface_0/bram_addr]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 lmb_bram_if_cntlr_0
endgroup
delete_bd_objs [get_bd_cells lmb_bram_if_cntlr_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] design_1_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] design_1_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
endgroup
delete_bd_objs [get_bd_cells axi_bram_ctrl_0]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
endgroup
save_bd_design
Wrote  : <C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
CRITICAL WARNING: [BD 41-1367] The port name 'Block' of cell '/BusController16_1' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/BusController16_1/UARTRxData
/BusController16_1/MramClock
/BusController16_1/MramInData

Verilog Output written to : C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_ila_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_ila_0_1'...
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_ila_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_ila_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bram_Interface_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bram_Interface_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BusController16_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_cc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_cc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Tue Oct 24 13:14:18 2017] Launched synth_1...
Run output will be captured here: C:/Vivado_projects/geyser-testmem/geyser-testmem.runs/synth_1/runme.log
[Tue Oct 24 13:14:18 2017] Launched impl_1...
Run output will be captured here: C:/Vivado_projects/geyser-testmem/geyser-testmem.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1766.512 ; gain = 156.207
file copy -force C:/Vivado_projects/geyser-testmem/geyser-testmem.runs/impl_1/design_1_wrapper.sysdef C:/Vivado_projects/geyser-testmem/geyser-testmem.sdk/design_1_wrapper.hdf

WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Enable_A {Use_ENA_Pin} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_bd_cells blk_mem_gen_0]
WARNING: [BD 41-1684] Pin /blk_mem_gen_0/douta is now disabled. All connections to this pin have been removed. 
delete_bd_objs [get_bd_nets blk_mem_gen_0_douta]
endgroup
connect_bd_net [get_bd_pins Bram_Interface_0/clka] [get_bd_pins blk_mem_gen_0/clkb]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/clkb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins blk_mem_gen_0/addrb] [get_bd_pins Bram_Interface_0/bram_addr]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/addrb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins blk_mem_gen_0/doutb] [get_bd_pins Bram_Interface_0/douta]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/doutb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:BusController16:1.0 BusController16_0
endgroup
set_property location {2.5 1154 1442} [get_bd_cells BusController16_0]
set_property location {1.5 541 1398} [get_bd_cells BusController16_0]
connect_bd_net [get_bd_ports Strobe] [get_bd_pins BusController16_0/Strobe]
connect_bd_net [get_bd_ports Write] [get_bd_pins BusController16_0/Write]
connect_bd_net [get_bd_ports Blk] [get_bd_pins BusController16_0/Block]
connect_bd_net [get_bd_ports ByteEnable] [get_bd_pins BusController16_0/ByteEnable]
connect_bd_net [get_bd_ports OutDA] [get_bd_pins BusController16_0/OutDA]
connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_o] [get_bd_pins BusController16_0/Reset_]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins BusController16_0/Clk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins BusController16_0/CoreClk]
set_property location {5 1768 1649} [get_bd_cells BusController16_0]
delete_bd_objs [get_bd_nets BusController16_1_nmi_n] [get_bd_nets BusController16_1_rom_WrData] [get_bd_nets BusController16_1_ram_WEn] [get_bd_nets Bram_Interface_1_RdData] [get_bd_nets BusController16_1_rom_OEn] [get_bd_nets BusController16_1_rom_WEn] [get_bd_nets Bram_Interface_0_RdData] [get_bd_nets BusController16_1_rom_addr] [get_bd_nets BusController16_1_rom_ByteEnable] [get_bd_nets BusController16_1_ram_OEn] [get_bd_nets BusController16_1_cache_en] [get_bd_nets BusController16_1_tlb_en] [get_bd_nets BusController16_1_bus_err] [get_bd_nets BusController16_1_hard_int] [get_bd_nets BusController16_1_ram_addr] [get_bd_nets BusController16_1_ram_ByteEnable] [get_bd_nets BusController16_1_ram_WrData] [get_bd_cells BusController16_1]
set_property location {4 1858 1009} [get_bd_cells BusController16_0]
connect_bd_net [get_bd_ports cache_en] [get_bd_pins BusController16_0/cache_en]
startgroup
connect_bd_net [get_bd_ports tlb_en] [get_bd_pins BusController16_0/tlb_en]
connect_bd_net [get_bd_ports bus_err] [get_bd_pins BusController16_0/tlb_en]
endgroup
delete_bd_objs [get_bd_nets BusController16_0_tlb_en]
connect_bd_net [get_bd_ports tlb_en] [get_bd_pins BusController16_0/tlb_en]
connect_bd_net [get_bd_ports bus_err] [get_bd_pins BusController16_0/bus_err]
connect_bd_net [get_bd_ports nmi_n] [get_bd_pins BusController16_0/nmi_n]
connect_bd_net [get_bd_ports hard_int] [get_bd_pins BusController16_0/hard_int]
connect_bd_net [get_bd_ports reset_n] [get_bd_pins BusController16_0/reset_n]
connect_bd_net [get_bd_ports Ready] [get_bd_pins BusController16_0/Ready]
connect_bd_net [get_bd_ports InD] [get_bd_pins BusController16_0/InD]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Bram_Interface:1.0 Bram_Interface_2
endgroup
delete_bd_objs [get_bd_cells Bram_Interface_2]
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/edti_testmem'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Vivado_projects/source_code/geyser_mem'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/source_code/Geyser_mem_01'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/Geyser_mem_ver1.1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/Reset_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/Geyser_bram_interface'.
report_ip_status -name ip_status
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:BusController16:1.0 BusController16_1
endgroup
set_property location {3 1159 1441} [get_bd_cells BusController16_1]
set_property location {1.5 509 1383} [get_bd_cells BusController16_1]
connect_bd_net [get_bd_ports Strobe] [get_bd_pins BusController16_1/Strobe]
connect_bd_net [get_bd_ports Write] [get_bd_pins BusController16_1/Write]
connect_bd_net [get_bd_ports Blk] [get_bd_pins BusController16_1/Block]
connect_bd_net [get_bd_ports ByteEnable] [get_bd_pins BusController16_1/ByteEnable]
connect_bd_net [get_bd_ports OutDA] [get_bd_pins BusController16_1/OutDA]
set_property location {3.5 1045 1434} [get_bd_cells BusController16_1]
connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_o] [get_bd_pins BusController16_1/Reset_]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins BusController16_1/Clk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins BusController16_1/CoreClk]
set_property location {4 1467 1441} [get_bd_cells BusController16_1]
delete_bd_objs [get_bd_nets BusController16_0_cache_en] [get_bd_nets BusController16_0_tlb_en] [get_bd_nets BusController16_0_nmi_n] [get_bd_nets BusController16_0_bus_err] [get_bd_nets BusController16_0_hard_int] [get_bd_cells BusController16_0]
set_property location {3.5 1830 1031} [get_bd_cells BusController16_1]
connect_bd_net [get_bd_ports cache_en] [get_bd_pins BusController16_1/cache_en]
connect_bd_net [get_bd_ports tlb_en] [get_bd_pins BusController16_1/tlb_en]
connect_bd_net [get_bd_ports bus_err] [get_bd_pins BusController16_1/bus_err]
connect_bd_net [get_bd_ports nmi_n] [get_bd_pins BusController16_1/nmi_n]
connect_bd_net [get_bd_ports hard_int] [get_bd_pins BusController16_1/hard_int]
connect_bd_net [get_bd_ports reset_n] [get_bd_pins BusController16_1/reset_n]
connect_bd_net [get_bd_ports Ready] [get_bd_pins BusController16_1/Ready]
connect_bd_net [get_bd_ports InD] [get_bd_pins BusController16_1/InD]
delete_bd_objs [get_bd_nets Bram_Interface_0_dina] [get_bd_nets Bram_Interface_0_wea] [get_bd_nets blk_mem_gen_0_doutb] [get_bd_cells Bram_Interface_0]
delete_bd_objs [get_bd_nets blk_mem_gen_1_douta] [get_bd_nets Bram_Interface_1_wea] [get_bd_nets Bram_Interface_1_bram_addr] [get_bd_nets Bram_Interface_1_clka] [get_bd_nets Bram_Interface_1_dina] [get_bd_cells Bram_Interface_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Bram_Interface:1.0 Bram_Interface_0
endgroup
set_property location {4 1715 214} [get_bd_cells Bram_Interface_0]
set_property location {3.5 1665 145} [get_bd_cells Bram_Interface_0]
connect_bd_net [get_bd_pins Bram_Interface_0/RdData] [get_bd_pins BusController16_1/rom_RdData]
connect_bd_net [get_bd_pins blk_mem_gen_0/clka] [get_bd_pins Bram_Interface_0/clk]
connect_bd_net [get_bd_pins Bram_Interface_0/bram_addr] [get_bd_pins blk_mem_gen_0/addra]
connect_bd_net [get_bd_pins Bram_Interface_0/din] [get_bd_pins blk_mem_gen_0/dina]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/dina is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins Bram_Interface_0/en] [get_bd_pins blk_mem_gen_0/ena]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/ena is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins Bram_Interface_0/en] [get_bd_pins blk_mem_gen_0/enb]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/enb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins blk_mem_gen_0/doutb] [get_bd_pins Bram_Interface_0/dout]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/doutb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins Bram_Interface_0/we] [get_bd_pins blk_mem_gen_0/wea]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/wea is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
set_property location {2.5 1333 8} [get_bd_cells BusController16_1]
connect_bd_net [get_bd_pins BusController16_1/rom_addr] [get_bd_pins Bram_Interface_0/Address]
connect_bd_net [get_bd_pins BusController16_1/rom_ByteEnable] [get_bd_pins Bram_Interface_0/ByteEn]
connect_bd_net [get_bd_pins BusController16_1/rom_OEn] [get_bd_pins Bram_Interface_0/OEn]
connect_bd_net [get_bd_pins BusController16_1/rom_WEn] [get_bd_pins Bram_Interface_0/WEn]
connect_bd_net [get_bd_pins BusController16_1/rom_WrData] [get_bd_pins Bram_Interface_0/WrData]
connect_bd_net [get_bd_pins BusController16_1/rom_en] [get_bd_pins Bram_Interface_0/Strobe]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Bram_Interface:1.0 Bram_Interface_1
endgroup
connect_bd_net [get_bd_pins Bram_Interface_1/Address] [get_bd_pins BusController16_1/ram_addr]
connect_bd_net [get_bd_pins BusController16_1/ram_ByteEnable] [get_bd_pins Bram_Interface_1/ByteEn]
connect_bd_net [get_bd_pins Bram_Interface_1/OEn] [get_bd_pins BusController16_1/ram_OEn]
connect_bd_net [get_bd_pins BusController16_1/ram_WEn] [get_bd_pins Bram_Interface_1/WEn]
connect_bd_net [get_bd_pins Bram_Interface_1/WrData] [get_bd_pins BusController16_1/ram_WrData]
connect_bd_net [get_bd_pins BusController16_1/ram_en] [get_bd_pins Bram_Interface_1/Strobe]
connect_bd_net [get_bd_pins Bram_Interface_1/RdData] [get_bd_pins BusController16_1/ram_RdData]
delete_bd_objs [get_bd_cells blk_mem_gen_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_1
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {16} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Vivado_projects/source_code/Geyser_mem_01/COE/bram.coe} CONFIG.use_bram_block {Stand_Alone} CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Read_Width_A {16} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {0} CONFIG.Port_B_Enable_Rate {100}] [get_bd_cells blk_mem_gen_1]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Vivado_projects/source_code/Geyser_mem_01/COE/bram.coe' provided. It will be converted relative to IP Instance files '../../../../../../../source_code/Geyser_mem_01/COE/bram.coe'
endgroup
set_property location {8 2590 436} [get_bd_cells blk_mem_gen_1]
set_property location {7.5 2993 223} [get_bd_cells blk_mem_gen_1]
connect_bd_net [get_bd_pins Bram_Interface_1/bram_addr] [get_bd_pins blk_mem_gen_1/addra]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_1/addra is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins Bram_Interface_1/bram_addr] [get_bd_pins blk_mem_gen_1/addrb]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_1/addrb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins Bram_Interface_1/clk] [get_bd_pins blk_mem_gen_1/clka]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_1/clka is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins Bram_Interface_1/clk] [get_bd_pins blk_mem_gen_1/clkb]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_1/clkb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins blk_mem_gen_1/dina] [get_bd_pins Bram_Interface_1/din]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_1/dina is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins Bram_Interface_1/en] [get_bd_pins blk_mem_gen_1/ena]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_1/ena is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins Bram_Interface_1/en] [get_bd_pins blk_mem_gen_1/enb]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_1/enb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins blk_mem_gen_1/doutb] [get_bd_pins Bram_Interface_1/dout]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_1/doutb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins Bram_Interface_1/we] [get_bd_pins blk_mem_gen_1/wea]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_1/wea is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
regenerate_bd_layout
connect_bd_net [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins Bram_Interface_1/Clock]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins Bram_Interface_0/Clock]
regenerate_bd_layout
validate_bd_design
CRITICAL WARNING: [BD 41-1367] The port name 'Block' of cell '/BusController16_1' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/BusController16_1/UARTRxData
/BusController16_1/MramClock
/BusController16_1/MramInData

save_bd_design
Wrote  : <C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/BusController16_1/UARTRxData
/BusController16_1/MramClock
/BusController16_1/MramInData

Verilog Output written to : C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_blk_mem_gen_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_blk_mem_gen_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_blk_mem_gen_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'design_1_blk_mem_gen_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_blk_mem_gen_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_BusController16_1_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_BusController16_1_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_BusController16_1_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block BusController16_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_Bram_Interface_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_Bram_Interface_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_Bram_Interface_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bram_Interface_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_Bram_Interface_1_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_Bram_Interface_1_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_Bram_Interface_1_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bram_Interface_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_blk_mem_gen_1_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_blk_mem_gen_1_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_blk_mem_gen_1_1'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'design_1_blk_mem_gen_1_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_blk_mem_gen_1_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_cc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_cc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Tue Oct 24 14:00:33 2017] Launched synth_1...
Run output will be captured here: C:/Vivado_projects/geyser-testmem/geyser-testmem.runs/synth_1/runme.log
[Tue Oct 24 14:00:33 2017] Launched impl_1...
Run output will be captured here: C:/Vivado_projects/geyser-testmem/geyser-testmem.runs/impl_1/runme.log
file copy -force C:/Vivado_projects/geyser-testmem/geyser-testmem.runs/impl_1/design_1_wrapper.sysdef C:/Vivado_projects/geyser-testmem/geyser-testmem.sdk/design_1_wrapper.hdf

WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Coe_File {C:/Vivado_projects/source_code/Geyser_mem_01/COE/bram.coe}] [get_bd_cells blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Vivado_projects/source_code/Geyser_mem_01/COE/bram.coe' provided. It will be converted relative to IP Instance files '../../../../../../../source_code/Geyser_mem_01/COE/bram.coe'
endgroup
save_bd_design
Wrote  : <C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
CRITICAL WARNING: [BD 41-1367] The port name 'Block' of cell '/BusController16_1' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/BusController16_1/UARTRxData
/BusController16_1/MramClock
/BusController16_1/MramInData

Verilog Output written to : C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_blk_mem_gen_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_blk_mem_gen_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_blk_mem_gen_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'design_1_blk_mem_gen_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_blk_mem_gen_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BusController16_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bram_Interface_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bram_Interface_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_cc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_cc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Tue Oct 24 14:26:56 2017] Launched synth_1...
Run output will be captured here: C:/Vivado_projects/geyser-testmem/geyser-testmem.runs/synth_1/runme.log
[Tue Oct 24 14:26:56 2017] Launched impl_1...
Run output will be captured here: C:/Vivado_projects/geyser-testmem/geyser-testmem.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1925.547 ; gain = 17.469
file copy -force C:/Vivado_projects/geyser-testmem/geyser-testmem.runs/impl_1/design_1_wrapper.sysdef C:/Vivado_projects/geyser-testmem/geyser-testmem.sdk/design_1_wrapper.hdf

WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.C_PROBE7_WIDTH {16} CONFIG.C_NUM_OF_PROBES {8}] [get_bd_cells ila_0]
endgroup
connect_bd_net [get_bd_pins ila_0/probe7] [get_bd_pins blk_mem_gen_0/doutb]
save_bd_design
Wrote  : <C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
CRITICAL WARNING: [BD 41-1367] The port name 'Block' of cell '/BusController16_1' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/BusController16_1/UARTRxData
/BusController16_1/MramClock
/BusController16_1/MramInData

Verilog Output written to : C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_ila_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_ila_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_ila_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_ila_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BusController16_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bram_Interface_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bram_Interface_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_cc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_cc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Tue Oct 24 14:58:24 2017] Launched synth_1...
Run output will be captured here: C:/Vivado_projects/geyser-testmem/geyser-testmem.runs/synth_1/runme.log
[Tue Oct 24 14:58:24 2017] Launched impl_1...
Run output will be captured here: C:/Vivado_projects/geyser-testmem/geyser-testmem.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1995.512 ; gain = 69.965
file copy -force C:/Vivado_projects/geyser-testmem/geyser-testmem.runs/impl_1/design_1_wrapper.sysdef C:/Vivado_projects/geyser-testmem/geyser-testmem.sdk/design_1_wrapper.hdf

startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_2
endgroup
set_property location {1.5 446 263} [get_bd_cells blk_mem_gen_2]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
delete_bd_objs [get_bd_cells blk_mem_gen_2]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_2
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Memory_Type {Single_Port_RAM} CONFIG.Write_Width_A {16} CONFIG.use_bram_block {Stand_Alone} CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Read_Width_A {16} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Use_RSTA_Pin {false} CONFIG.Port_B_Clock {0} CONFIG.Port_B_Enable_Rate {0}] [get_bd_cells blk_mem_gen_2]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Write_Width_A {32} CONFIG.Read_Width_A {32} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32}] [get_bd_cells blk_mem_gen_2]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {16} CONFIG.Write_Width_B {32} CONFIG.Read_Width_A {16} CONFIG.Read_Width_B {32} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_bd_cells blk_mem_gen_2]
endgroup
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/edti_testmem'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Vivado_projects/source_code/geyser_mem'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/source_code/Geyser_mem_01'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/Geyser_mem_ver1.1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/Reset_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/Geyser_bram_interface'.
report_ip_status -name ip_status
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Bram_Interface:1.0 Bram_Interface_2
endgroup
delete_bd_objs [get_bd_nets BusController16_1_rom_addr] [get_bd_nets BusController16_1_rom_ByteEnable] [get_bd_nets BusController16_1_rom_WrData] [get_bd_nets Bram_Interface_0_din] [get_bd_nets BusController16_1_rom_OEn] [get_bd_nets BusController16_1_rom_WEn] [get_bd_nets BusController16_1_rom_en] [get_bd_nets Bram_Interface_0_RdData] [get_bd_nets Bram_Interface_0_we] [get_bd_cells Bram_Interface_0]
set_property location {4 1157 168} [get_bd_cells Bram_Interface_2]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32}] [get_bd_cells blk_mem_gen_0]
endgroup
set_property location {5 1431 175} [get_bd_cells blk_mem_gen_2]
set_property location {4 1471 170} [get_bd_cells blk_mem_gen_2]
delete_bd_objs [get_bd_cells blk_mem_gen_2]
connect_bd_net [get_bd_pins blk_mem_gen_0/clka] [get_bd_pins Bram_Interface_2/clk]
connect_bd_net [get_bd_pins blk_mem_gen_0/ena] [get_bd_pins Bram_Interface_2/en]
connect_bd_net [get_bd_pins blk_mem_gen_0/doutb] [get_bd_pins Bram_Interface_2/dout]
connect_bd_net [get_bd_pins Bram_Interface_2/we] [get_bd_pins blk_mem_gen_0/wea]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/wea is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins blk_mem_gen_0/dina] [get_bd_pins Bram_Interface_2/din]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/dina is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins Bram_Interface_2/read_addr] [get_bd_pins blk_mem_gen_0/addrb]
disconnect_bd_net /Bram_Interface_0_bram_addr [get_bd_pins blk_mem_gen_0/addra]
connect_bd_net [get_bd_pins blk_mem_gen_0/addra] [get_bd_pins Bram_Interface_2/write_addr]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/addra is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.C_PROBE7_WIDTH {32}] [get_bd_cells ila_0]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.C_PROBE6_WIDTH {12}] [get_bd_cells ila_0]
endgroup
set_property location {2 766 175} [get_bd_cells BusController16_1]
connect_bd_net [get_bd_pins BusController16_1/rom_addr] [get_bd_pins Bram_Interface_2/Address]
connect_bd_net [get_bd_pins Bram_Interface_2/ByteEn] [get_bd_pins BusController16_1/rom_ByteEnable]
connect_bd_net [get_bd_pins BusController16_1/rom_OEn] [get_bd_pins Bram_Interface_2/OEn]
connect_bd_net [get_bd_pins Bram_Interface_2/WEn] [get_bd_pins BusController16_1/rom_WEn]
connect_bd_net [get_bd_pins BusController16_1/rom_WrData] [get_bd_pins Bram_Interface_2/WrData]
connect_bd_net [get_bd_pins Bram_Interface_2/Strobe] [get_bd_pins BusController16_1/rom_en]
connect_bd_net [get_bd_pins Bram_Interface_2/RdData] [get_bd_pins BusController16_1/rom_RdData]
connect_bd_net [get_bd_pins Bram_Interface_2/Clock] [get_bd_pins clk_wiz_0/clk_out2]
delete_bd_objs [get_bd_nets BusController16_1_ram_addr] [get_bd_nets BusController16_1_ram_OEn] [get_bd_nets BusController16_1_ram_WrData] [get_bd_nets BusController16_1_ram_en] [get_bd_nets Bram_Interface_1_RdData] [get_bd_nets BusController16_1_ram_ByteEnable] [get_bd_nets BusController16_1_ram_WEn] [get_bd_nets Bram_Interface_1_din] [get_bd_nets blk_mem_gen_1_doutb] [get_bd_nets Bram_Interface_1_we] [get_bd_cells Bram_Interface_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Bram_Interface:1.0 Bram_Interface_0
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32}] [get_bd_cells blk_mem_gen_1]
endgroup
connect_bd_net [get_bd_pins Bram_Interface_0/dout] [get_bd_pins blk_mem_gen_1/doutb]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_1/doutb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins blk_mem_gen_1/enb] [get_bd_pins Bram_Interface_0/en]
delete_bd_objs [get_bd_nets Bram_Interface_1_bram_addr]
connect_bd_net [get_bd_pins blk_mem_gen_1/addra] [get_bd_pins Bram_Interface_0/write_addr]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_1/addra is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins Bram_Interface_0/read_addr] [get_bd_pins blk_mem_gen_1/addrb]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_1/addrb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins blk_mem_gen_1/clkb] [get_bd_pins Bram_Interface_0/clk]
connect_bd_net [get_bd_pins Bram_Interface_0/we] [get_bd_pins blk_mem_gen_1/wea]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_1/wea is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins BusController16_1/ram_addr] [get_bd_pins Bram_Interface_0/Address]
connect_bd_net [get_bd_pins Bram_Interface_0/ByteEn] [get_bd_pins BusController16_1/ram_ByteEnable]
connect_bd_net [get_bd_pins BusController16_1/ram_OEn] [get_bd_pins Bram_Interface_0/OEn]
connect_bd_net [get_bd_pins Bram_Interface_0/WEn] [get_bd_pins BusController16_1/ram_WEn]
connect_bd_net [get_bd_pins BusController16_1/ram_WrData] [get_bd_pins Bram_Interface_0/WrData]
connect_bd_net [get_bd_pins Bram_Interface_0/Strobe] [get_bd_pins BusController16_1/ram_en]
connect_bd_net [get_bd_pins Bram_Interface_0/RdData] [get_bd_pins BusController16_1/ram_RdData]
connect_bd_net [get_bd_pins Bram_Interface_0/Clock] [get_bd_pins clk_wiz_0/clk_out2]
regenerate_bd_layout
validate_bd_design
CRITICAL WARNING: [BD 41-1178] The design is using an old version of the following IPs. It is recommended that you upgrade these cells to their latest version: 
/BusController16_1

CRITICAL WARNING: [BD 41-1367] The port name 'Block' of cell '/BusController16_1' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/BusController16_1/UARTRxData
/BusController16_1/MramClock
/BusController16_1/MramInData

save_bd_design
Wrote  : <C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/BusController16_1/UARTRxData
/BusController16_1/MramClock
/BusController16_1/MramInData

Verilog Output written to : C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_ila_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_ila_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_ila_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_ila_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_blk_mem_gen_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_blk_mem_gen_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_blk_mem_gen_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'design_1_blk_mem_gen_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_blk_mem_gen_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BusController16_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_blk_mem_gen_1_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_blk_mem_gen_1_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_blk_mem_gen_1_1'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'design_1_blk_mem_gen_1_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_blk_mem_gen_1_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_Bram_Interface_2_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_Bram_Interface_2_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_Bram_Interface_2_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bram_Interface_2 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_Bram_Interface_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_Bram_Interface_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_Bram_Interface_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bram_Interface_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_cc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_cc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Tue Oct 24 16:02:27 2017] Launched synth_1...
Run output will be captured here: C:/Vivado_projects/geyser-testmem/geyser-testmem.runs/synth_1/runme.log
[Tue Oct 24 16:02:27 2017] Launched impl_1...
Run output will be captured here: C:/Vivado_projects/geyser-testmem/geyser-testmem.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2230.352 ; gain = 3.344
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/edti_testmem'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Vivado_projects/source_code/geyser_mem'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/source_code/Geyser_mem_01'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/Geyser_mem_ver1.1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/Reset_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/Geyser_bram_interface'.
report_ip_status -name ip_status
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Bram_Interface:1.0 Bram_Interface_1
endgroup
set_property location {2 625 192} [get_bd_cells Bram_Interface_1]
set_property location {2.5 700 228} [get_bd_cells Bram_Interface_1]
set_property location {5 1328 121} [get_bd_cells Bram_Interface_1]
delete_bd_objs [get_bd_nets BusController16_1_rom_OEn] [get_bd_nets BusController16_1_rom_WEn] [get_bd_nets BusController16_1_rom_WrData] [get_bd_nets BusController16_1_rom_en] [get_bd_nets Bram_Interface_2_RdData] [get_bd_nets Bram_Interface_2_write_addr] [get_bd_nets Bram_Interface_2_din] [get_bd_nets BusController16_1_rom_addr] [get_bd_nets BusController16_1_rom_ByteEnable] [get_bd_nets Bram_Interface_2_we] [get_bd_cells Bram_Interface_2]
connect_bd_net [get_bd_pins blk_mem_gen_0/addra] [get_bd_pins Bram_Interface_1/write_addr]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/addra is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins blk_mem_gen_0/clka] [get_bd_pins Bram_Interface_1/clk]
connect_bd_net [get_bd_pins blk_mem_gen_0/dina] [get_bd_pins Bram_Interface_1/din]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/dina is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins Bram_Interface_1/en] [get_bd_pins blk_mem_gen_0/ena]
connect_bd_net [get_bd_pins blk_mem_gen_0/wea] [get_bd_pins Bram_Interface_1/we]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/wea is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins Bram_Interface_1/dout] [get_bd_pins blk_mem_gen_0/doutb]
delete_bd_objs [get_bd_nets BusController16_1_ram_ByteEnable] [get_bd_nets BusController16_1_ram_OEn] [get_bd_nets BusController16_1_ram_WEn] [get_bd_nets Bram_Interface_0_RdData] [get_bd_nets Bram_Interface_0_write_addr] [get_bd_nets Bram_Interface_0_we] [get_bd_nets BusController16_1_ram_addr] [get_bd_nets BusController16_1_ram_WrData] [get_bd_nets BusController16_1_ram_en] [get_bd_nets Bram_Interface_0_read_addr] [get_bd_nets blk_mem_gen_1_doutb] [get_bd_cells Bram_Interface_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Bram_Interface:1.0 Bram_Interface_0
endgroup
set_property location {3.5 1252 406} [get_bd_cells Bram_Interface_0]
connect_bd_net [get_bd_pins blk_mem_gen_1/addra] [get_bd_pins Bram_Interface_0/write_addr]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_1/addra is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins Bram_Interface_0/read_addr] [get_bd_pins blk_mem_gen_1/addrb]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_1/addrb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins blk_mem_gen_1/clkb] [get_bd_pins Bram_Interface_0/clk]
connect_bd_net [get_bd_pins Bram_Interface_0/din] [get_bd_pins blk_mem_gen_1/dina]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_1/dina is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins blk_mem_gen_1/ena] [get_bd_pins Bram_Interface_0/en]
connect_bd_net [get_bd_pins Bram_Interface_0/we] [get_bd_pins blk_mem_gen_1/wea]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_1/wea is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins Bram_Interface_0/dout] [get_bd_pins blk_mem_gen_1/doutb]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_1/doutb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
set_property location {3 983 206} [get_bd_cells BusController16_1]
connect_bd_net [get_bd_pins Bram_Interface_1/Address] [get_bd_pins BusController16_1/rom_addr]
connect_bd_net [get_bd_pins BusController16_1/rom_ByteEnable] [get_bd_pins Bram_Interface_1/ByteEn]
connect_bd_net [get_bd_pins Bram_Interface_1/OEn] [get_bd_pins BusController16_1/rom_OEn]
connect_bd_net [get_bd_pins BusController16_1/rom_WEn] [get_bd_pins Bram_Interface_1/WEn]
connect_bd_net [get_bd_pins Bram_Interface_1/WrData] [get_bd_pins BusController16_1/rom_WrData]
connect_bd_net [get_bd_pins BusController16_1/rom_en] [get_bd_pins Bram_Interface_1/Strobe]
connect_bd_net [get_bd_pins Bram_Interface_0/Address] [get_bd_pins BusController16_1/ram_addr]
connect_bd_net [get_bd_pins BusController16_1/ram_ByteEnable] [get_bd_pins Bram_Interface_0/ByteEn]
connect_bd_net [get_bd_pins Bram_Interface_0/OEn] [get_bd_pins BusController16_1/ram_OEn]
connect_bd_net [get_bd_pins BusController16_1/ram_WEn] [get_bd_pins Bram_Interface_0/WEn]
connect_bd_net [get_bd_pins Bram_Interface_0/WrData] [get_bd_pins BusController16_1/ram_WrData]
connect_bd_net [get_bd_pins BusController16_1/ram_en] [get_bd_pins Bram_Interface_0/Strobe]
connect_bd_net [get_bd_pins Bram_Interface_0/RdData] [get_bd_pins BusController16_1/ram_RdData]
connect_bd_net [get_bd_pins Bram_Interface_1/RdData] [get_bd_pins BusController16_1/rom_RdData]
regenerate_bd_layout
validate_bd_design
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/Bram_Interface_1/Clock
/Bram_Interface_0/Clock

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
connect_bd_net [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins Bram_Interface_0/Clock]
connect_bd_net [get_bd_pins Bram_Interface_1/Clock] [get_bd_pins clk_wiz_0/clk_out2]
validate_bd_design
CRITICAL WARNING: [BD 41-1178] The design is using an old version of the following IPs. It is recommended that you upgrade these cells to their latest version: 
/BusController16_1

CRITICAL WARNING: [BD 41-1367] The port name 'Block' of cell '/BusController16_1' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/ila_0/probe6
/blk_mem_gen_0/addrb
/BusController16_1/UARTRxData
/BusController16_1/MramClock
/BusController16_1/MramInData

save_bd_design
WARNING: [BD 41-597] NET <Bram_Interface_0_bram_addr> has no source
Wrote  : <C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/ila_0/probe6
/blk_mem_gen_0/addrb
/BusController16_1/UARTRxData
/BusController16_1/MramClock
/BusController16_1/MramInData

WARNING: [BD 41-166] The net:Bram_Interface_0_bram_addr is not connected to a valid source.
Verilog Output written to : C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BusController16_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_Bram_Interface_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_Bram_Interface_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_Bram_Interface_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bram_Interface_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_Bram_Interface_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_Bram_Interface_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_Bram_Interface_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bram_Interface_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_cc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_cc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Tue Oct 24 16:10:32 2017] Launched synth_1...
Run output will be captured here: C:/Vivado_projects/geyser-testmem/geyser-testmem.runs/synth_1/runme.log
[Tue Oct 24 16:10:32 2017] Launched impl_1...
Run output will be captured here: C:/Vivado_projects/geyser-testmem/geyser-testmem.runs/impl_1/runme.log
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Bram_Interface:1.0 Bram_Interface_2
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Bram_Interface:1.0 Bram_Interface_3
endgroup
delete_bd_objs [get_bd_nets BusController16_1_rom_addr] [get_bd_nets BusController16_1_rom_OEn] [get_bd_nets BusController16_1_rom_WrData] [get_bd_nets BusController16_1_rom_en] [get_bd_nets Bram_Interface_1_din] [get_bd_nets Bram_Interface_1_we] [get_bd_nets BusController16_1_rom_ByteEnable] [get_bd_nets BusController16_1_rom_WEn] [get_bd_nets Bram_Interface_1_RdData] [get_bd_nets Bram_Interface_1_write_addr] [get_bd_cells Bram_Interface_1]
delete_bd_objs [get_bd_nets BusController16_1_ram_ByteEnable] [get_bd_nets BusController16_1_ram_WEn] [get_bd_nets BusController16_1_ram_WrData] [get_bd_nets BusController16_1_ram_en] [get_bd_nets Bram_Interface_0_RdData] [get_bd_nets blk_mem_gen_1_doutb] [get_bd_nets BusController16_1_ram_addr] [get_bd_nets BusController16_1_ram_OEn] [get_bd_nets Bram_Interface_0_write_addr] [get_bd_nets Bram_Interface_0_din] [get_bd_nets Bram_Interface_0_we] [get_bd_nets Bram_Interface_0_read_addr] [get_bd_cells Bram_Interface_0]
set_property location {4.5 1313 117} [get_bd_cells Bram_Interface_3]
set_property location {4 1298 390} [get_bd_cells Bram_Interface_2]
connect_bd_net [get_bd_pins blk_mem_gen_0/addra] [get_bd_pins Bram_Interface_3/write_addr]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/addra is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins Bram_Interface_3/read_addr] [get_bd_pins blk_mem_gen_0/addrb]
connect_bd_net [get_bd_pins blk_mem_gen_0/clkb] [get_bd_pins Bram_Interface_3/clk]
connect_bd_net [get_bd_pins Bram_Interface_3/din] [get_bd_pins blk_mem_gen_0/dina]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/dina is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins blk_mem_gen_0/ena] [get_bd_pins Bram_Interface_3/en]
connect_bd_net [get_bd_pins Bram_Interface_3/we] [get_bd_pins blk_mem_gen_0/wea]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/wea is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins Bram_Interface_3/dout] [get_bd_pins blk_mem_gen_0/doutb]
connect_bd_net [get_bd_pins blk_mem_gen_1/addra] [get_bd_pins Bram_Interface_2/write_addr]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_1/addra is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins Bram_Interface_2/read_addr] [get_bd_pins blk_mem_gen_1/addrb]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_1/addrb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins blk_mem_gen_1/clka] [get_bd_pins Bram_Interface_2/clk]
connect_bd_net [get_bd_pins Bram_Interface_2/din] [get_bd_pins blk_mem_gen_1/dina]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_1/dina is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins blk_mem_gen_1/ena] [get_bd_pins Bram_Interface_2/en]
connect_bd_net [get_bd_pins Bram_Interface_2/we] [get_bd_pins blk_mem_gen_1/wea]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_1/wea is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins blk_mem_gen_1/doutb] [get_bd_pins Bram_Interface_2/dout]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_1/doutb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
set_property location {2 856 236} [get_bd_cells BusController16_1]
connect_bd_net [get_bd_pins BusController16_1/rom_addr] [get_bd_pins Bram_Interface_3/Address]
connect_bd_net [get_bd_pins Bram_Interface_3/ByteEn] [get_bd_pins BusController16_1/rom_ByteEnable]
connect_bd_net [get_bd_pins BusController16_1/rom_OEn] [get_bd_pins Bram_Interface_3/OEn]
connect_bd_net [get_bd_pins Bram_Interface_3/WEn] [get_bd_pins BusController16_1/rom_WEn]
connect_bd_net [get_bd_pins BusController16_1/rom_WrData] [get_bd_pins Bram_Interface_3/WrData]
connect_bd_net [get_bd_pins Bram_Interface_3/Strobe] [get_bd_pins BusController16_1/rom_en]
connect_bd_net [get_bd_pins BusController16_1/ram_addr] [get_bd_pins Bram_Interface_2/Address]
connect_bd_net [get_bd_pins Bram_Interface_2/ByteEn] [get_bd_pins BusController16_1/ram_ByteEnable]
connect_bd_net [get_bd_pins BusController16_1/ram_OEn] [get_bd_pins Bram_Interface_2/OEn]
connect_bd_net [get_bd_pins Bram_Interface_2/WEn] [get_bd_pins BusController16_1/ram_WEn]
connect_bd_net [get_bd_pins BusController16_1/ram_WrData] [get_bd_pins Bram_Interface_2/WrData]
connect_bd_net [get_bd_pins Bram_Interface_2/Strobe] [get_bd_pins BusController16_1/ram_en]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins Bram_Interface_2/Clock]
connect_bd_net [get_bd_pins Bram_Interface_2/RdData] [get_bd_pins BusController16_1/ram_RdData]
connect_bd_net [get_bd_pins Bram_Interface_3/RdData] [get_bd_pins BusController16_1/rom_RdData]
connect_bd_net [get_bd_pins Bram_Interface_3/Clock] [get_bd_pins clk_wiz_0/clk_out2]
regenerate_bd_layout
validate_bd_design
CRITICAL WARNING: [BD 41-1178] The design is using an old version of the following IPs. It is recommended that you upgrade these cells to their latest version: 
/BusController16_1

CRITICAL WARNING: [BD 41-1367] The port name 'Block' of cell '/BusController16_1' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/BusController16_1/UARTRxData
/BusController16_1/MramClock
/BusController16_1/MramInData

validate_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2262.547 ; gain = 16.961
save_bd_design
Wrote  : <C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/BusController16_1/UARTRxData
/BusController16_1/MramClock
/BusController16_1/MramInData

Verilog Output written to : C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BusController16_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_Bram_Interface_2_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_Bram_Interface_2_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_Bram_Interface_2_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bram_Interface_2 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_Bram_Interface_3_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_Bram_Interface_3_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_Bram_Interface_3_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bram_Interface_3 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_cc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_cc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Tue Oct 24 16:13:48 2017] Launched synth_1...
Run output will be captured here: C:/Vivado_projects/geyser-testmem/geyser-testmem.runs/synth_1/runme.log
[Tue Oct 24 16:13:48 2017] Launched impl_1...
Run output will be captured here: C:/Vivado_projects/geyser-testmem/geyser-testmem.runs/impl_1/runme.log
file copy -force C:/Vivado_projects/geyser-testmem/geyser-testmem.runs/impl_1/design_1_wrapper.sysdef C:/Vivado_projects/geyser-testmem/geyser-testmem.sdk/design_1_wrapper.hdf

startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Bram_Interface:1.0 Bram_Interface_0
endgroup
set_property location {3.5 938 148} [get_bd_cells Bram_Interface_0]
delete_bd_objs [get_bd_nets BusController16_1_rom_addr] [get_bd_nets BusController16_1_rom_WEn] [get_bd_nets Bram_Interface_3_RdData] [get_bd_nets Bram_Interface_3_we] [get_bd_nets BusController16_1_rom_ByteEnable] [get_bd_nets BusController16_1_rom_OEn] [get_bd_nets BusController16_1_rom_WrData] [get_bd_nets BusController16_1_rom_en] [get_bd_nets Bram_Interface_3_write_addr] [get_bd_nets Bram_Interface_3_din] [get_bd_cells Bram_Interface_3]
set_property location {4 1320 155} [get_bd_cells Bram_Interface_0]
connect_bd_net [get_bd_pins blk_mem_gen_0/clka] [get_bd_pins Bram_Interface_0/clk]
connect_bd_net [get_bd_pins blk_mem_gen_0/addra] [get_bd_pins Bram_Interface_0/write_addr]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/addra is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins Bram_Interface_0/read_addr] [get_bd_pins ila_0/probe6]
connect_bd_net [get_bd_pins blk_mem_gen_0/doutb] [get_bd_pins Bram_Interface_0/dout]
connect_bd_net [get_bd_pins Bram_Interface_0/we] [get_bd_pins blk_mem_gen_0/wea]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/wea is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins blk_mem_gen_0/ena] [get_bd_pins Bram_Interface_0/en]
connect_bd_net [get_bd_pins Bram_Interface_0/din] [get_bd_pins blk_mem_gen_0/dina]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/dina is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
delete_bd_objs [get_bd_nets BusController16_1_ram_WEn] [get_bd_nets Bram_Interface_2_RdData] [get_bd_nets blk_mem_gen_1_doutb] [get_bd_nets Bram_Interface_2_write_addr] [get_bd_nets Bram_Interface_2_read_addr] [get_bd_nets BusController16_1_ram_addr] [get_bd_nets BusController16_1_ram_ByteEnable] [get_bd_nets BusController16_1_ram_OEn] [get_bd_nets BusController16_1_ram_WrData] [get_bd_nets BusController16_1_ram_en] [get_bd_nets Bram_Interface_2_din] [get_bd_nets Bram_Interface_2_we] [get_bd_cells Bram_Interface_2]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Bram_Interface:1.0 Bram_Interface_1
endgroup
connect_bd_net [get_bd_pins blk_mem_gen_1/addra] [get_bd_pins Bram_Interface_1/write_addr]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_1/addra is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins Bram_Interface_1/read_addr] [get_bd_pins blk_mem_gen_1/addrb]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_1/addrb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins blk_mem_gen_1/clka] [get_bd_pins Bram_Interface_1/clk]
connect_bd_net [get_bd_pins Bram_Interface_1/din] [get_bd_pins blk_mem_gen_1/dina]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_1/dina is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins blk_mem_gen_1/ena] [get_bd_pins Bram_Interface_1/en]
connect_bd_net [get_bd_pins Bram_Interface_1/we] [get_bd_pins blk_mem_gen_1/wea]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_1/wea is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins blk_mem_gen_1/doutb] [get_bd_pins Bram_Interface_1/dout]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_1/doutb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins Bram_Interface_1/Clock]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins Bram_Interface_0/Clock]
set_property location {2 772 188} [get_bd_cells BusController16_1]
connect_bd_net [get_bd_pins Bram_Interface_0/Address] [get_bd_pins BusController16_1/rom_addr]
connect_bd_net [get_bd_pins BusController16_1/rom_ByteEnable] [get_bd_pins Bram_Interface_0/ByteEn]
connect_bd_net [get_bd_pins Bram_Interface_0/OEn] [get_bd_pins BusController16_1/rom_OEn]
connect_bd_net [get_bd_pins BusController16_1/rom_WEn] [get_bd_pins Bram_Interface_0/WEn]
connect_bd_net [get_bd_pins Bram_Interface_0/WrData] [get_bd_pins BusController16_1/rom_WrData]
connect_bd_net [get_bd_pins BusController16_1/rom_en] [get_bd_pins Bram_Interface_0/Strobe]
connect_bd_net [get_bd_pins Bram_Interface_1/Address] [get_bd_pins BusController16_1/ram_addr]
connect_bd_net [get_bd_pins BusController16_1/ram_ByteEnable] [get_bd_pins Bram_Interface_1/ByteEn]
connect_bd_net [get_bd_pins Bram_Interface_1/OEn] [get_bd_pins BusController16_1/ram_OEn]
connect_bd_net [get_bd_pins BusController16_1/ram_WEn] [get_bd_pins Bram_Interface_1/WEn]
connect_bd_net [get_bd_pins Bram_Interface_1/WrData] [get_bd_pins BusController16_1/ram_WrData]
connect_bd_net [get_bd_pins BusController16_1/ram_en] [get_bd_pins Bram_Interface_1/Strobe]
connect_bd_net [get_bd_pins Bram_Interface_1/RdData] [get_bd_pins BusController16_1/ram_RdData]
connect_bd_net [get_bd_pins BusController16_1/rom_RdData] [get_bd_pins Bram_Interface_0/RdData]
regenerate_bd_layout
validate_bd_design
CRITICAL WARNING: [BD 41-1178] The design is using an old version of the following IPs. It is recommended that you upgrade these cells to their latest version: 
/BusController16_1

CRITICAL WARNING: [BD 41-1367] The port name 'Block' of cell '/BusController16_1' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/BusController16_1/UARTRxData
/BusController16_1/MramClock
/BusController16_1/MramInData

validate_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2555.438 ; gain = 14.098
save_bd_design
Wrote  : <C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/BusController16_1/UARTRxData
/BusController16_1/MramClock
/BusController16_1/MramInData

Verilog Output written to : C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BusController16_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_Bram_Interface_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_Bram_Interface_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_Bram_Interface_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bram_Interface_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_Bram_Interface_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_Bram_Interface_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_Bram_Interface_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bram_Interface_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_cc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_cc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Tue Oct 24 16:59:00 2017] Launched synth_1...
Run output will be captured here: C:/Vivado_projects/geyser-testmem/geyser-testmem.runs/synth_1/runme.log
[Tue Oct 24 16:59:00 2017] Launched impl_1...
Run output will be captured here: C:/Vivado_projects/geyser-testmem/geyser-testmem.runs/impl_1/runme.log
file copy -force C:/Vivado_projects/geyser-testmem/geyser-testmem.runs/impl_1/design_1_wrapper.sysdef C:/Vivado_projects/geyser-testmem/geyser-testmem.sdk/design_1_wrapper.hdf

WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
open_bd_design {C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/edti_testmem'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Vivado_projects/source_code/geyser_mem'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/source_code/Geyser_mem_01'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/Geyser_mem_ver1.1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/Reset_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/Geyser_bram_interface'.
report_ip_status -name ip_status
delete_bd_objs [get_bd_nets BusController16_1_rom_ByteEnable] [get_bd_nets BusController16_1_rom_OEn] [get_bd_nets BusController16_1_rom_WEn] [get_bd_nets BusController16_1_rom_WrData] [get_bd_nets BusController16_1_rom_addr] [get_bd_nets BusController16_1_rom_en] [get_bd_nets Bram_Interface_0_RdData] [get_bd_nets Bram_Interface_0_write_addr] [get_bd_nets Bram_Interface_0_din] [get_bd_nets Bram_Interface_0_we] [get_bd_cells Bram_Interface_0]
delete_bd_objs [get_bd_nets BusController16_1_ram_addr] [get_bd_nets BusController16_1_ram_WrData] [get_bd_nets BusController16_1_ram_en] [get_bd_nets Bram_Interface_1_din] [get_bd_nets Bram_Interface_1_we] [get_bd_nets BusController16_1_ram_ByteEnable] [get_bd_nets BusController16_1_ram_OEn] [get_bd_nets BusController16_1_ram_WEn] [get_bd_nets Bram_Interface_1_RdData] [get_bd_nets Bram_Interface_1_write_addr] [get_bd_nets Bram_Interface_1_read_addr] [get_bd_nets blk_mem_gen_1_doutb] [get_bd_cells Bram_Interface_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:BusController16:1.0 BusController16_0
endgroup
set_property location {1 251 1005} [get_bd_cells BusController16_0]
connect_bd_net [get_bd_ports Strobe] [get_bd_pins BusController16_0/Strobe]
connect_bd_net [get_bd_ports Write] [get_bd_pins BusController16_0/Write]
connect_bd_net [get_bd_ports Blk] [get_bd_pins BusController16_0/Block]
connect_bd_net [get_bd_ports ByteEnable] [get_bd_pins BusController16_0/ByteEnable]
connect_bd_net [get_bd_ports OutDA] [get_bd_pins BusController16_0/OutDA]
connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_o] [get_bd_pins BusController16_0/Reset_]
connect_bd_net [get_bd_pins BusController16_0/CoreClk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins BusController16_0/Clk]
delete_bd_objs [get_bd_nets BusController16_1_tlb_en] [get_bd_nets BusController16_1_hard_int] [get_bd_nets BusController16_1_bus_err] [get_bd_nets BusController16_1_nmi_n] [get_bd_nets BusController16_1_cache_en] [get_bd_cells BusController16_1]
set_property location {4.5 1360 868} [get_bd_cells BusController16_0]
connect_bd_net [get_bd_ports InD] [get_bd_pins BusController16_0/InD]
connect_bd_net [get_bd_ports Ready] [get_bd_pins BusController16_0/Ready]
connect_bd_net [get_bd_ports reset_n] [get_bd_pins BusController16_0/reset_n]
connect_bd_net [get_bd_ports cache_en] [get_bd_pins BusController16_0/cache_en]
connect_bd_net [get_bd_ports tlb_en] [get_bd_pins BusController16_0/cache_en]
disconnect_bd_net /BusController16_0_cache_en [get_bd_ports tlb_en]
connect_bd_net [get_bd_ports tlb_en] [get_bd_pins BusController16_0/tlb_en]
connect_bd_net [get_bd_ports bus_err] [get_bd_pins BusController16_0/bus_err]
connect_bd_net [get_bd_ports nmi_n] [get_bd_pins BusController16_0/nmi_n]
connect_bd_net [get_bd_ports hard_int] [get_bd_pins BusController16_0/hard_int]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Bram_Interface:1.0 Bram_Interface_0
endgroup
connect_bd_net [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins Bram_Interface_0/Clock]
connect_bd_net [get_bd_pins BusController16_0/rom_addr] [get_bd_pins Bram_Interface_0/Address]
connect_bd_net [get_bd_pins Bram_Interface_0/ByteEn] [get_bd_pins BusController16_0/rom_ByteEnable]
connect_bd_net [get_bd_pins BusController16_0/rom_OEn] [get_bd_pins Bram_Interface_0/OEn]
connect_bd_net [get_bd_pins Bram_Interface_0/WEn] [get_bd_pins BusController16_0/rom_WEn]
connect_bd_net [get_bd_pins BusController16_0/rom_WrData] [get_bd_pins Bram_Interface_0/WrData]
connect_bd_net [get_bd_pins Bram_Interface_0/Strobe] [get_bd_pins BusController16_0/rom_en]
connect_bd_net [get_bd_pins Bram_Interface_0/RdData] [get_bd_pins BusController16_0/rom_RdData]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Memory_Type {Single_Port_RAM} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Coe_File {C:/Vivado_projects/source_code/Geyser_mem_01/COE/btst.coe} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Enable_B {Always_Enabled} CONFIG.Port_B_Clock {0} CONFIG.Port_B_Enable_Rate {0}] [get_bd_cells blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Vivado_projects/source_code/Geyser_mem_01/COE/btst.coe' provided. It will be converted relative to IP Instance files '../../../../../../../source_code/Geyser_mem_01/COE/btst.coe'
WARNING: [BD 41-1684] Pin /blk_mem_gen_0/clkb is now disabled. All connections to this pin have been removed. 
WARNING: [BD 41-1684] Pin /blk_mem_gen_0/enb is now disabled. All connections to this pin have been removed. 
WARNING: [BD 41-1684] Pin /blk_mem_gen_0/addrb is now disabled. All connections to this pin have been removed. 
WARNING: [BD 41-1684] Pin /blk_mem_gen_0/doutb is now disabled. All connections to this pin have been removed. 
delete_bd_objs [get_bd_nets Bram_Interface_0_clka] [get_bd_nets Bram_Interface_0_en] [get_bd_nets Bram_Interface_0_clka] [get_bd_nets Bram_Interface_0_en] [get_bd_nets Bram_Interface_0_bram_addr] [get_bd_nets blk_mem_gen_0_doutb]
endgroup
set_property location {4 1329 296} [get_bd_cells Bram_Interface_0]
connect_bd_net [get_bd_pins blk_mem_gen_0/addra] [get_bd_pins Bram_Interface_0/bram_addr]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/addra is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins Bram_Interface_0/clk] [get_bd_pins blk_mem_gen_0/clka]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/clka is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins blk_mem_gen_0/dina] [get_bd_pins Bram_Interface_0/din]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/dina is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins Bram_Interface_0/en] [get_bd_pins blk_mem_gen_0/ena]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/ena is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins blk_mem_gen_0/douta] [get_bd_pins Bram_Interface_0/dout]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/douta is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins Bram_Interface_0/we] [get_bd_pins blk_mem_gen_0/wea]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/wea is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Memory_Type {Single_Port_RAM} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Enable_B {Always_Enabled} CONFIG.Port_B_Clock {0} CONFIG.Port_B_Enable_Rate {0}] [get_bd_cells blk_mem_gen_1]
WARNING: [BD 41-1684] Pin /blk_mem_gen_1/clkb is now disabled. All connections to this pin have been removed. 
WARNING: [BD 41-1684] Pin /blk_mem_gen_1/enb is now disabled. All connections to this pin have been removed. 
delete_bd_objs [get_bd_nets Bram_Interface_1_clk] [get_bd_nets Bram_Interface_1_en] [get_bd_nets Bram_Interface_1_clk] [get_bd_nets Bram_Interface_1_en]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Bram_Interface:1.0 Bram_Interface_1
endgroup
connect_bd_net [get_bd_pins BusController16_0/ram_addr] [get_bd_pins Bram_Interface_1/Address]
connect_bd_net [get_bd_pins Bram_Interface_1/ByteEn] [get_bd_pins BusController16_0/ram_ByteEnable]
connect_bd_net [get_bd_pins BusController16_0/ram_OEn] [get_bd_pins Bram_Interface_1/OEn]
connect_bd_net [get_bd_pins Bram_Interface_1/WEn] [get_bd_pins BusController16_0/ram_WEn]
connect_bd_net [get_bd_pins BusController16_0/ram_WrData] [get_bd_pins Bram_Interface_1/WrData]
connect_bd_net [get_bd_pins BusController16_0/ram_en] [get_bd_pins Bram_Interface_1/Strobe]
connect_bd_net [get_bd_pins Bram_Interface_1/RdData] [get_bd_pins BusController16_0/ram_RdData]
connect_bd_net [get_bd_pins Bram_Interface_1/Clock] [get_bd_pins clk_wiz_0/clk_out2]
set_property location {6 2002 1076} [get_bd_cells blk_mem_gen_1]
connect_bd_net [get_bd_pins blk_mem_gen_1/addra] [get_bd_pins Bram_Interface_1/bram_addr]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_1/addra is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins Bram_Interface_1/clk] [get_bd_pins blk_mem_gen_1/clka]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_1/clka is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins blk_mem_gen_1/dina] [get_bd_pins Bram_Interface_1/din]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_1/dina is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins Bram_Interface_1/en] [get_bd_pins blk_mem_gen_1/ena]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_1/ena is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins blk_mem_gen_1/douta] [get_bd_pins Bram_Interface_1/dout]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_1/douta is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins Bram_Interface_1/we] [get_bd_pins blk_mem_gen_1/wea]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_1/wea is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
regenerate_bd_layout
validate_bd_design
CRITICAL WARNING: [BD 41-1367] The port name 'Block' of cell '/BusController16_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
ERROR: [Common 17-161] Invalid option value '' specified for 'object'.
ERROR: [BD 41-1273] Error running propagate TCL procedure: ERROR: [Common 17-161] Invalid option value '' specified for 'object'.
    ::xilinx.com_ip_ila_6.0::propagate Line 85
ERROR: [Common 17-161] Invalid option value '' specified for 'object'.
ERROR: [BD 41-1273] Error running propagate TCL procedure: ERROR: [Common 17-161] Invalid option value '' specified for 'object'.
    ::xilinx.com_ip_ila_6.0::propagate Line 85
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/BusController16_0/UARTRxData
/BusController16_0/MramClock
/BusController16_0/MramInData

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.C_PROBE7_WIDTH {16} CONFIG.C_PROBE6_WIDTH {13}] [get_bd_cells ila_0]
endgroup
connect_bd_net [get_bd_pins Bram_Interface_0/bram_addr] [get_bd_pins ila_0/probe6]
connect_bd_net [get_bd_pins ila_0/probe7] [get_bd_pins blk_mem_gen_0/douta]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.C_PROBE8_WIDTH {15} CONFIG.C_NUM_OF_PROBES {9}] [get_bd_cells ila_0]
endgroup
connect_bd_net [get_bd_pins ila_0/probe8] [get_bd_pins Bram_Interface_0/din]
regenerate_bd_layout
validate_bd_design
CRITICAL WARNING: [BD 41-1367] The port name 'Block' of cell '/BusController16_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_PROBE8_WIDTH(15) on '/ila_0' with propgated value(16). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_PROBE8_WIDTH(15) on '/ila_0' with propgated value(16). Command ignored
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/BusController16_0/UARTRxData
/BusController16_0/MramClock
/BusController16_0/MramInData

save_bd_design
Wrote  : <C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/BusController16_0/UARTRxData
/BusController16_0/MramClock
/BusController16_0/MramInData

CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ila_0/probe8'(15) to net 'Bram_Interface_0_din'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_ila_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_ila_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_ila_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_ila_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_blk_mem_gen_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_blk_mem_gen_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_blk_mem_gen_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'design_1_blk_mem_gen_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_blk_mem_gen_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_blk_mem_gen_1_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_blk_mem_gen_1_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_blk_mem_gen_1_1'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'design_1_blk_mem_gen_1_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_blk_mem_gen_1_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_BusController16_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_BusController16_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_BusController16_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block BusController16_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_Bram_Interface_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_Bram_Interface_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_Bram_Interface_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bram_Interface_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_Bram_Interface_1_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_Bram_Interface_1_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_Bram_Interface_1_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bram_Interface_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_cc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_cc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Wed Oct 25 13:20:01 2017] Launched synth_1...
Run output will be captured here: C:/Vivado_projects/geyser-testmem/geyser-testmem.runs/synth_1/runme.log
[Wed Oct 25 13:20:01 2017] Launched impl_1...
Run output will be captured here: C:/Vivado_projects/geyser-testmem/geyser-testmem.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2691.426 ; gain = 23.441
reset_run synth_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.C_PROBE8_WIDTH {16}] [get_bd_cells ila_0]
endgroup
save_bd_design
Wrote  : <C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/design_1.bd> 
launch_runs impl_1 -to_step write_bitstream
CRITICAL WARNING: [BD 41-1367] The port name 'Block' of cell '/BusController16_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/BusController16_0/UARTRxData
/BusController16_0/MramClock
/BusController16_0/MramInData

Verilog Output written to : C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_ila_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_ila_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_ila_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_ila_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BusController16_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bram_Interface_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bram_Interface_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_cc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_cc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Wed Oct 25 13:20:46 2017] Launched synth_1...
Run output will be captured here: C:/Vivado_projects/geyser-testmem/geyser-testmem.runs/synth_1/runme.log
[Wed Oct 25 13:20:46 2017] Launched impl_1...
Run output will be captured here: C:/Vivado_projects/geyser-testmem/geyser-testmem.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2703.609 ; gain = 12.184
file copy -force C:/Vivado_projects/geyser-testmem/geyser-testmem.runs/impl_1/design_1_wrapper.sysdef C:/Vivado_projects/geyser-testmem/geyser-testmem.sdk/design_1_wrapper.hdf

WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] design_1_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] design_1_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
endgroup
set_property location {6.5 2519 454} [get_bd_cells axi_bram_ctrl_0]
set_property location {5.5 2307 495} [get_bd_cells axi_bram_ctrl_0]
delete_bd_objs [get_bd_cells axi_bram_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] design_1_axi_bram_ctrl_0_1: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] design_1_axi_bram_ctrl_0_1: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
endgroup
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_0]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property location {3.5 1329 1595} [get_bd_cells axi_bram_ctrl_0]
delete_bd_objs [get_bd_cells axi_bram_ctrl_0]
