Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Dec 21 09:02:58 2023
| Host         : Joshuas-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file part2_timing_summary_routed.rpt -pb part2_timing_summary_routed.pb -rpx part2_timing_summary_routed.rpx -warn_on_violation
| Design       : part2
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    14          
TIMING-14  Critical Warning  LUT on the clock tree                                             2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       1000        
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal                        45          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (10518)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8677)
5. checking no_input_delay (7)
6. checking no_output_delay (26)
7. checking multiple_clock (216)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (10518)
----------------------------
 There are 3496 register/latch pins with no clock driven by root clock pin: SW[15] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: apple_should_move_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: display/clock_divide_reg[15]/Q (HIGH)

 There are 3496 register/latch pins with no clock driven by root clock pin: graphics/hd/v_sync_reg/Q (HIGH)

 There are 3496 register/latch pins with no clock driven by root clock pin: graphics/sd/v_sync_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8677)
---------------------------------------------------
 There are 8677 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (216)
--------------------------------
 There are 216 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.186       -0.358                      2                 1783        0.029        0.000                      0                 1783        0.000        0.000                       0                   228  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clk                       {0.000 5.000}        10.000          100.000         
  clkfbout_vga_clock      {0.000 25.000}       50.000          20.000          
  tile_clock_vga_clock    {0.000 13.468}       26.936          37.125          
  vga_hd_vga_clock        {0.000 3.367}        6.734           148.500         
  vga_sd_vga_clock        {0.000 20.202}       40.404          24.750          
sys_clk_pin               {0.000 10.000}       20.000          50.000          
  clkfbout_vga_clock_1    {0.000 50.000}       100.000         10.000          
  tile_clock_vga_clock_1  {0.000 26.936}       53.872          18.562          
  vga_hd_vga_clock_1      {0.000 6.734}        13.468          74.250          
  vga_sd_vga_clock_1      {0.000 40.404}       80.808          12.375          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                         3.000        0.000                       0                     1  
  clkfbout_vga_clock                                                                                                                                                       47.845        0.000                       0                     3  
  tile_clock_vga_clock         13.484        0.000                      0                   55        0.249        0.000                      0                   55       12.968        0.000                       0                   130  
  vga_hd_vga_clock              1.177        0.000                      0                   66        0.182        0.000                      0                   66        2.867        0.000                       0                    57  
  vga_sd_vga_clock             34.222        0.000                      0                   46        0.278        0.000                      0                   46       19.702        0.000                       0                    37  
sys_clk_pin                                                                                                                                                                 8.000        0.000                       0                     1  
  clkfbout_vga_clock_1                                                                                                                                                      0.000        0.000                       0                     3  
  tile_clock_vga_clock_1       40.432        0.000                      0                   55        0.249        0.000                      0                   55       26.436        0.000                       0                   130  
  vga_hd_vga_clock_1            7.913        0.000                      0                   66        0.182        0.000                      0                   66        6.234        0.000                       0                    57  
  vga_sd_vga_clock_1           74.640        0.000                      0                   46        0.278        0.000                      0                   46       39.904        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
vga_hd_vga_clock        tile_clock_vga_clock          0.074        0.000                      0                 1619        1.012        0.000                      0                 1619  
vga_sd_vga_clock        tile_clock_vga_clock          5.525        0.000                      0                 1619        1.049        0.000                      0                 1619  
tile_clock_vga_clock_1  tile_clock_vga_clock         13.484        0.000                      0                   55        0.051        0.000                      0                   55  
vga_hd_vga_clock_1      tile_clock_vga_clock          6.808        0.000                      0                 1619        1.012        0.000                      0                 1619  
vga_sd_vga_clock_1      tile_clock_vga_clock         19.006        0.000                      0                 1619        1.063        0.000                      0                 1619  
tile_clock_vga_clock    vga_hd_vga_clock             -0.186       -0.358                      2                    3        0.221        0.000                      0                    3  
tile_clock_vga_clock_1  vga_hd_vga_clock             -0.175       -0.335                      2                    3        0.233        0.000                      0                    3  
vga_hd_vga_clock_1      vga_hd_vga_clock              1.177        0.000                      0                   66        0.029        0.000                      0                   66  
tile_clock_vga_clock    vga_sd_vga_clock              5.465        0.000                      0                    3        0.649        0.000                      0                    3  
tile_clock_vga_clock_1  vga_sd_vga_clock              5.465        0.000                      0                    3        0.649        0.000                      0                    3  
vga_sd_vga_clock_1      vga_sd_vga_clock             34.222        0.000                      0                   46        0.065        0.000                      0                   46  
tile_clock_vga_clock    tile_clock_vga_clock_1       13.484        0.000                      0                   55        0.051        0.000                      0                   55  
vga_hd_vga_clock        tile_clock_vga_clock_1        0.086        0.000                      0                 1619        1.024        0.000                      0                 1619  
vga_sd_vga_clock        tile_clock_vga_clock_1        5.525        0.000                      0                 1619        1.049        0.000                      0                 1619  
vga_hd_vga_clock_1      tile_clock_vga_clock_1        6.820        0.000                      0                 1619        1.024        0.000                      0                 1619  
vga_sd_vga_clock_1      tile_clock_vga_clock_1       19.006        0.000                      0                 1619        1.063        0.000                      0                 1619  
tile_clock_vga_clock    vga_hd_vga_clock_1            6.548        0.000                      0                    3        0.221        0.000                      0                    3  
vga_hd_vga_clock        vga_hd_vga_clock_1            1.177        0.000                      0                   66        0.029        0.000                      0                   66  
tile_clock_vga_clock_1  vga_hd_vga_clock_1            6.559        0.000                      0                    3        0.233        0.000                      0                    3  
tile_clock_vga_clock    vga_sd_vga_clock_1           18.947        0.000                      0                    3        0.663        0.000                      0                    3  
vga_sd_vga_clock        vga_sd_vga_clock_1           34.222        0.000                      0                   46        0.065        0.000                      0                   46  
tile_clock_vga_clock_1  vga_sd_vga_clock_1           18.947        0.000                      0                    3        0.663        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group              From Clock              To Clock              
----------              ----------              --------              
(none)                                                                  
(none)                  clkfbout_vga_clock                              
(none)                  clkfbout_vga_clock_1                            
(none)                  tile_clock_vga_clock                            
(none)                  tile_clock_vga_clock_1                          
(none)                  vga_hd_vga_clock                                
(none)                  vga_hd_vga_clock_1                              
(none)                  vga_sd_vga_clock                                
(none)                  vga_sd_vga_clock_1                              
(none)                                          tile_clock_vga_clock    
(none)                                          tile_clock_vga_clock_1  
(none)                                          vga_hd_vga_clock        
(none)                                          vga_hd_vga_clock_1      
(none)                                          vga_sd_vga_clock        
(none)                                          vga_sd_vga_clock_1      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_vga_clock
  To Clock:  clkfbout_vga_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_vga_clock
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y6    graphics/clocks/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock
  To Clock:  tile_clock_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack       13.484ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.968ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.484ns  (required time - arrival time)
  Source:                 snek/part_number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/found_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        13.187ns  (logic 1.789ns (13.567%)  route 11.398ns (86.433%))
  Logic Levels:           7  (LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 25.382 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.546    -0.966    snek/tile_clock
    SLICE_X35Y23         FDRE                                         r  snek/part_number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDRE (Prop_fdre_C_Q)         0.419    -0.547 r  snek/part_number_reg[2]/Q
                         net (fo=132, routed)         5.115     4.569    snek/part_number_reg_n_0_[2]
    SLICE_X14Y9          MUXF7 (Prop_muxf7_S_O)       0.467     5.036 r  snek/found_hit_reg_i_451/O
                         net (fo=1, routed)           0.000     5.036    snek/found_hit_reg_i_451_n_0
    SLICE_X14Y9          MUXF8 (Prop_muxf8_I1_O)      0.088     5.124 r  snek/found_hit_reg_i_307/O
                         net (fo=1, routed)           1.594     6.717    snek/found_hit_reg_i_307_n_0
    SLICE_X45Y15         LUT6 (Prop_lut6_I3_O)        0.319     7.036 r  snek/i_22_LOPT_REMAP/O
                         net (fo=1, routed)           1.257     8.293    snek/i_22/O_n
    SLICE_X40Y24         LUT6 (Prop_lut6_I1_O)        0.124     8.417 r  snek/i_14_LOPT_REMAP/O
                         net (fo=1, routed)           0.556     8.974    snek/i_14/O_n
    SLICE_X37Y23         LUT6 (Prop_lut6_I3_O)        0.124     9.098 r  snek/i_13_LOPT_REMAP/O
                         net (fo=2, routed)           1.382    10.479    snek/i_13/O_n
    SLICE_X39Y25         LUT6 (Prop_lut6_I3_O)        0.124    10.603 r  snek/i_10_LOPT_REMAP/O
                         net (fo=1, routed)           1.494    12.097    snek/i_10/O_n
    SLICE_X37Y37         LUT6 (Prop_lut6_I1_O)        0.124    12.221 r  snek/i_0_LOPT_REMAP/O
                         net (fo=1, routed)           0.000    12.221    snek/found_hit_i_1_n_0
    SLICE_X37Y37         FDRE                                         r  snek/found_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.441    25.382    snek/tile_clock
    SLICE_X37Y37         FDRE                                         r  snek/found_hit_reg/C
                         clock pessimism              0.492    25.873    
                         clock uncertainty           -0.199    25.675    
    SLICE_X37Y37         FDRE (Setup_fdre_C_D)        0.031    25.706    snek/found_hit_reg
  -------------------------------------------------------------------
                         required time                         25.706    
                         arrival time                         -12.221    
  -------------------------------------------------------------------
                         slack                                 13.484    

Slack (MET) :             20.793ns  (required time - arrival time)
  Source:                 snek/part_number_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/FSM_sequential_nstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        5.877ns  (logic 1.254ns (21.339%)  route 4.623ns (78.661%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 25.382 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.546    -0.966    snek/tile_clock
    SLICE_X35Y23         FDRE                                         r  snek/part_number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  snek/part_number_reg[3]/Q
                         net (fo=103, routed)         2.896     2.387    snek/part_number_reg_n_0_[3]
    SLICE_X36Y20         LUT4 (Prop_lut4_I2_O)        0.124     2.511 r  snek/FSM_sequential_nstate[1]_i_11/O
                         net (fo=1, routed)           0.000     2.511    snek/FSM_sequential_nstate[1]_i_11_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.061 f  snek/FSM_sequential_nstate_reg[1]_i_3/CO[3]
                         net (fo=2, routed)           1.726     4.787    snek/nstate20_in
    SLICE_X37Y37         LUT5 (Prop_lut5_I1_O)        0.124     4.911 r  snek/FSM_sequential_nstate[0]_i_1/O
                         net (fo=1, routed)           0.000     4.911    snek/nstate__0[0]
    SLICE_X37Y37         FDRE                                         r  snek/FSM_sequential_nstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.441    25.382    snek/tile_clock
    SLICE_X37Y37         FDRE                                         r  snek/FSM_sequential_nstate_reg[0]/C
                         clock pessimism              0.492    25.873    
                         clock uncertainty           -0.199    25.675    
    SLICE_X37Y37         FDRE (Setup_fdre_C_D)        0.029    25.704    snek/FSM_sequential_nstate_reg[0]
  -------------------------------------------------------------------
                         required time                         25.704    
                         arrival time                          -4.911    
  -------------------------------------------------------------------
                         slack                                 20.793    

Slack (MET) :             20.811ns  (required time - arrival time)
  Source:                 snek/part_number_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/FSM_sequential_nstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        5.905ns  (logic 1.282ns (21.712%)  route 4.623ns (78.288%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 25.382 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.546    -0.966    snek/tile_clock
    SLICE_X35Y23         FDRE                                         r  snek/part_number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  snek/part_number_reg[3]/Q
                         net (fo=103, routed)         2.896     2.387    snek/part_number_reg_n_0_[3]
    SLICE_X36Y20         LUT4 (Prop_lut4_I2_O)        0.124     2.511 r  snek/FSM_sequential_nstate[1]_i_11/O
                         net (fo=1, routed)           0.000     2.511    snek/FSM_sequential_nstate[1]_i_11_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.061 f  snek/FSM_sequential_nstate_reg[1]_i_3/CO[3]
                         net (fo=2, routed)           1.726     4.787    snek/nstate20_in
    SLICE_X37Y37         LUT5 (Prop_lut5_I1_O)        0.152     4.939 r  snek/FSM_sequential_nstate[1]_i_1/O
                         net (fo=1, routed)           0.000     4.939    snek/nstate__0[1]
    SLICE_X37Y37         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.441    25.382    snek/tile_clock
    SLICE_X37Y37         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/C
                         clock pessimism              0.492    25.873    
                         clock uncertainty           -0.199    25.675    
    SLICE_X37Y37         FDRE (Setup_fdre_C_D)        0.075    25.750    snek/FSM_sequential_nstate_reg[1]
  -------------------------------------------------------------------
                         required time                         25.750    
                         arrival time                          -4.939    
  -------------------------------------------------------------------
                         slack                                 20.811    

Slack (MET) :             21.978ns  (required time - arrival time)
  Source:                 snek/part_number_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[0]_rep__1/D
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        4.432ns  (logic 0.670ns (15.117%)  route 3.762ns (84.883%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 25.374 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.557    -0.955    snek/tile_clock
    SLICE_X34Y34         FDSE                                         r  snek/part_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDSE (Prop_fdse_C_Q)         0.518    -0.437 f  snek/part_number_reg[0]/Q
                         net (fo=101, routed)         3.049     2.612    snek/part_number_reg_n_0_[0]
    SLICE_X31Y21         LUT1 (Prop_lut1_I0_O)        0.152     2.764 r  snek/part_number[0]_rep__1_i_1/O
                         net (fo=1, routed)           0.713     3.478    snek/part_number[0]_rep__1_i_1_n_0
    SLICE_X31Y21         FDSE                                         r  snek/part_number_reg[0]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.433    25.374    snek/tile_clock
    SLICE_X31Y21         FDSE                                         r  snek/part_number_reg[0]_rep__1/C
                         clock pessimism              0.564    25.937    
                         clock uncertainty           -0.199    25.739    
    SLICE_X31Y21         FDSE (Setup_fdse_C_D)       -0.283    25.456    snek/part_number_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         25.456    
                         arrival time                          -3.478    
  -------------------------------------------------------------------
                         slack                                 21.978    

Slack (MET) :             22.488ns  (required time - arrival time)
  Source:                 snek/part_number_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        4.220ns  (logic 0.704ns (16.683%)  route 3.516ns (83.317%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 25.372 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.546    -0.966    snek/tile_clock
    SLICE_X35Y23         FDRE                                         r  snek/part_number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  snek/part_number_reg[3]/Q
                         net (fo=103, routed)         2.398     1.888    snek/part_number_reg_n_0_[3]
    SLICE_X38Y22         LUT6 (Prop_lut6_I1_O)        0.124     2.012 r  snek/part_number[7]_i_3/O
                         net (fo=2, routed)           1.118     3.130    snek/part_number[7]_i_3_n_0
    SLICE_X38Y22         LUT2 (Prop_lut2_I0_O)        0.124     3.254 r  snek/part_number[6]_i_1/O
                         net (fo=1, routed)           0.000     3.254    snek/in6[6]
    SLICE_X38Y22         FDRE                                         r  snek/part_number_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.431    25.372    snek/tile_clock
    SLICE_X38Y22         FDRE                                         r  snek/part_number_reg[6]/C
                         clock pessimism              0.492    25.863    
                         clock uncertainty           -0.199    25.665    
    SLICE_X38Y22         FDRE (Setup_fdre_C_D)        0.077    25.742    snek/part_number_reg[6]
  -------------------------------------------------------------------
                         required time                         25.742    
                         arrival time                          -3.254    
  -------------------------------------------------------------------
                         slack                                 22.488    

Slack (MET) :             22.503ns  (required time - arrival time)
  Source:                 snek/part_number_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        4.246ns  (logic 0.730ns (17.194%)  route 3.516ns (82.806%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 25.372 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.546    -0.966    snek/tile_clock
    SLICE_X35Y23         FDRE                                         r  snek/part_number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  snek/part_number_reg[3]/Q
                         net (fo=103, routed)         2.398     1.888    snek/part_number_reg_n_0_[3]
    SLICE_X38Y22         LUT6 (Prop_lut6_I1_O)        0.124     2.012 r  snek/part_number[7]_i_3/O
                         net (fo=2, routed)           1.118     3.130    snek/part_number[7]_i_3_n_0
    SLICE_X38Y22         LUT3 (Prop_lut3_I0_O)        0.150     3.280 r  snek/part_number[7]_i_2/O
                         net (fo=1, routed)           0.000     3.280    snek/in6[7]
    SLICE_X38Y22         FDRE                                         r  snek/part_number_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.431    25.372    snek/tile_clock
    SLICE_X38Y22         FDRE                                         r  snek/part_number_reg[7]/C
                         clock pessimism              0.492    25.863    
                         clock uncertainty           -0.199    25.665    
    SLICE_X38Y22         FDRE (Setup_fdre_C_D)        0.118    25.783    snek/part_number_reg[7]
  -------------------------------------------------------------------
                         required time                         25.783    
                         arrival time                          -3.280    
  -------------------------------------------------------------------
                         slack                                 22.503    

Slack (MET) :             22.640ns  (required time - arrival time)
  Source:                 snek/FSM_sequential_pstate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[1]_rep__0/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        3.451ns  (logic 0.580ns (16.806%)  route 2.871ns (83.194%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 25.373 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.562    -0.950    snek/tile_clock
    SLICE_X37Y38         FDCE                                         r  snek/FSM_sequential_pstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDCE (Prop_fdce_C_Q)         0.456    -0.494 f  snek/FSM_sequential_pstate_reg[1]/Q
                         net (fo=6, routed)           0.785     0.291    snek/pstate[1]
    SLICE_X37Y37         LUT1 (Prop_lut1_I0_O)        0.124     0.415 r  snek/part_number[7]_i_1/O
                         net (fo=17, routed)          2.086     2.502    snek/part_number[7]_i_1_n_0
    SLICE_X34Y21         FDRE                                         r  snek/part_number_reg[1]_rep__0/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.432    25.373    snek/tile_clock
    SLICE_X34Y21         FDRE                                         r  snek/part_number_reg[1]_rep__0/C
                         clock pessimism              0.492    25.864    
                         clock uncertainty           -0.199    25.666    
    SLICE_X34Y21         FDRE (Setup_fdre_C_R)       -0.524    25.142    snek/part_number_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         25.142    
                         arrival time                          -2.502    
  -------------------------------------------------------------------
                         slack                                 22.640    

Slack (MET) :             22.640ns  (required time - arrival time)
  Source:                 snek/FSM_sequential_pstate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[1]_rep__1/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        3.451ns  (logic 0.580ns (16.806%)  route 2.871ns (83.194%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 25.373 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.562    -0.950    snek/tile_clock
    SLICE_X37Y38         FDCE                                         r  snek/FSM_sequential_pstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDCE (Prop_fdce_C_Q)         0.456    -0.494 f  snek/FSM_sequential_pstate_reg[1]/Q
                         net (fo=6, routed)           0.785     0.291    snek/pstate[1]
    SLICE_X37Y37         LUT1 (Prop_lut1_I0_O)        0.124     0.415 r  snek/part_number[7]_i_1/O
                         net (fo=17, routed)          2.086     2.502    snek/part_number[7]_i_1_n_0
    SLICE_X34Y21         FDRE                                         r  snek/part_number_reg[1]_rep__1/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.432    25.373    snek/tile_clock
    SLICE_X34Y21         FDRE                                         r  snek/part_number_reg[1]_rep__1/C
                         clock pessimism              0.492    25.864    
                         clock uncertainty           -0.199    25.666    
    SLICE_X34Y21         FDRE (Setup_fdre_C_R)       -0.524    25.142    snek/part_number_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         25.142    
                         arrival time                          -2.502    
  -------------------------------------------------------------------
                         slack                                 22.640    

Slack (MET) :             22.717ns  (required time - arrival time)
  Source:                 snek/FSM_sequential_pstate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[0]_rep__0/S
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        3.470ns  (logic 0.580ns (16.714%)  route 2.890ns (83.286%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 25.374 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.562    -0.950    snek/tile_clock
    SLICE_X37Y38         FDCE                                         r  snek/FSM_sequential_pstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDCE (Prop_fdce_C_Q)         0.456    -0.494 f  snek/FSM_sequential_pstate_reg[1]/Q
                         net (fo=6, routed)           0.785     0.291    snek/pstate[1]
    SLICE_X37Y37         LUT1 (Prop_lut1_I0_O)        0.124     0.415 r  snek/part_number[7]_i_1/O
                         net (fo=17, routed)          2.105     2.521    snek/part_number[7]_i_1_n_0
    SLICE_X31Y21         FDSE                                         r  snek/part_number_reg[0]_rep__0/S
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.433    25.374    snek/tile_clock
    SLICE_X31Y21         FDSE                                         r  snek/part_number_reg[0]_rep__0/C
                         clock pessimism              0.492    25.865    
                         clock uncertainty           -0.199    25.667    
    SLICE_X31Y21         FDSE (Setup_fdse_C_S)       -0.429    25.238    snek/part_number_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         25.238    
                         arrival time                          -2.521    
  -------------------------------------------------------------------
                         slack                                 22.717    

Slack (MET) :             22.717ns  (required time - arrival time)
  Source:                 snek/FSM_sequential_pstate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[0]_rep__1/S
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        3.470ns  (logic 0.580ns (16.714%)  route 2.890ns (83.286%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 25.374 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.562    -0.950    snek/tile_clock
    SLICE_X37Y38         FDCE                                         r  snek/FSM_sequential_pstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDCE (Prop_fdce_C_Q)         0.456    -0.494 f  snek/FSM_sequential_pstate_reg[1]/Q
                         net (fo=6, routed)           0.785     0.291    snek/pstate[1]
    SLICE_X37Y37         LUT1 (Prop_lut1_I0_O)        0.124     0.415 r  snek/part_number[7]_i_1/O
                         net (fo=17, routed)          2.105     2.521    snek/part_number[7]_i_1_n_0
    SLICE_X31Y21         FDSE                                         r  snek/part_number_reg[0]_rep__1/S
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.433    25.374    snek/tile_clock
    SLICE_X31Y21         FDSE                                         r  snek/part_number_reg[0]_rep__1/C
                         clock pessimism              0.492    25.865    
                         clock uncertainty           -0.199    25.667    
    SLICE_X31Y21         FDSE (Setup_fdse_C_S)       -0.429    25.238    snek/part_number_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         25.238    
                         arrival time                          -2.521    
  -------------------------------------------------------------------
                         slack                                 22.717    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 snek/part_number_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.558    -0.623    snek/tile_clock
    SLICE_X34Y34         FDSE                                         r  snek/part_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDSE (Prop_fdse_C_Q)         0.164    -0.459 f  snek/part_number_reg[0]/Q
                         net (fo=101, routed)         0.175    -0.284    snek/part_number_reg_n_0_[0]
    SLICE_X34Y34         LUT1 (Prop_lut1_I0_O)        0.043    -0.241 r  snek/part_number[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    snek/in6[0]
    SLICE_X34Y34         FDSE                                         r  snek/part_number_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.825    -0.865    snek/tile_clock
    SLICE_X34Y34         FDSE                                         r  snek/part_number_reg[0]/C
                         clock pessimism              0.241    -0.623    
    SLICE_X34Y34         FDSE (Hold_fdse_C_D)         0.133    -0.490    snek/part_number_reg[0]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            display/clock_divide_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.589    -0.592    display/tile_clock
    SLICE_X64Y17         FDCE                                         r  display/clock_divide_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDCE (Prop_fdce_C_Q)         0.164    -0.428 r  display/clock_divide_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.314    display/clock_divide_reg_n_0_[2]
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.204 r  display/clock_divide_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.204    display/clock_divide_reg[0]_i_1_n_5
    SLICE_X64Y17         FDCE                                         r  display/clock_divide_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.858    -0.832    display/tile_clock
    SLICE_X64Y17         FDCE                                         r  display/clock_divide_reg[2]/C
                         clock pessimism              0.239    -0.592    
    SLICE_X64Y17         FDCE (Hold_fdce_C_D)         0.134    -0.458    display/clock_divide_reg[2]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            display/clock_divide_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.587    -0.594    display/tile_clock
    SLICE_X64Y19         FDCE                                         r  display/clock_divide_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDCE (Prop_fdce_C_Q)         0.164    -0.430 r  display/clock_divide_reg[10]/Q
                         net (fo=1, routed)           0.114    -0.316    display/clock_divide_reg_n_0_[10]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.206 r  display/clock_divide_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.206    display/clock_divide_reg[8]_i_1_n_5
    SLICE_X64Y19         FDCE                                         r  display/clock_divide_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.856    -0.834    display/tile_clock
    SLICE_X64Y19         FDCE                                         r  display/clock_divide_reg[10]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X64Y19         FDCE (Hold_fdce_C_D)         0.134    -0.460    display/clock_divide_reg[10]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            display/clock_divide_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.586    -0.595    display/tile_clock
    SLICE_X64Y20         FDCE                                         r  display/clock_divide_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  display/clock_divide_reg[14]/Q
                         net (fo=1, routed)           0.114    -0.317    display/clock_divide_reg_n_0_[14]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.207 r  display/clock_divide_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.207    display/clock_divide_reg[12]_i_1_n_5
    SLICE_X64Y20         FDCE                                         r  display/clock_divide_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.855    -0.835    display/tile_clock
    SLICE_X64Y20         FDCE                                         r  display/clock_divide_reg[14]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X64Y20         FDCE (Hold_fdce_C_D)         0.134    -0.461    display/clock_divide_reg[14]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            display/clock_divide_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.588    -0.593    display/tile_clock
    SLICE_X64Y18         FDCE                                         r  display/clock_divide_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  display/clock_divide_reg[6]/Q
                         net (fo=1, routed)           0.114    -0.315    display/clock_divide_reg_n_0_[6]
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.205 r  display/clock_divide_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.205    display/clock_divide_reg[4]_i_1_n_5
    SLICE_X64Y18         FDCE                                         r  display/clock_divide_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.857    -0.833    display/tile_clock
    SLICE_X64Y18         FDCE                                         r  display/clock_divide_reg[6]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X64Y18         FDCE (Hold_fdce_C_D)         0.134    -0.459    display/clock_divide_reg[6]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 snek/part_number_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.645%)  route 0.186ns (47.355%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.553    -0.628    snek/tile_clock
    SLICE_X38Y22         FDRE                                         r  snek/part_number_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  snek/part_number_reg[6]/Q
                         net (fo=7, routed)           0.186    -0.278    snek/part_number_reg_n_0_[6]
    SLICE_X38Y22         LUT3 (Prop_lut3_I1_O)        0.043    -0.235 r  snek/part_number[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.235    snek/in6[7]
    SLICE_X38Y22         FDRE                                         r  snek/part_number_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.819    -0.871    snek/tile_clock
    SLICE_X38Y22         FDRE                                         r  snek/part_number_reg[7]/C
                         clock pessimism              0.242    -0.628    
    SLICE_X38Y22         FDRE (Hold_fdre_C_D)         0.131    -0.497    snek/part_number_reg[7]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 snek/FSM_sequential_nstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/FSM_sequential_pstate_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.400%)  route 0.174ns (57.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.560    -0.621    snek/tile_clock
    SLICE_X37Y37         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.128    -0.493 r  snek/FSM_sequential_nstate_reg[1]/Q
                         net (fo=1, routed)           0.174    -0.319    snek/nstate[1]
    SLICE_X37Y38         FDCE                                         r  snek/FSM_sequential_pstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.830    -0.860    snek/tile_clock
    SLICE_X37Y38         FDCE                                         r  snek/FSM_sequential_pstate_reg[1]/C
                         clock pessimism              0.255    -0.604    
    SLICE_X37Y38         FDCE (Hold_fdce_C_D)         0.012    -0.592    snek/FSM_sequential_pstate_reg[1]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 snek/part_number_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.885%)  route 0.186ns (47.115%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.553    -0.628    snek/tile_clock
    SLICE_X38Y22         FDRE                                         r  snek/part_number_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  snek/part_number_reg[6]/Q
                         net (fo=7, routed)           0.186    -0.278    snek/part_number_reg_n_0_[6]
    SLICE_X38Y22         LUT2 (Prop_lut2_I1_O)        0.045    -0.233 r  snek/part_number[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    snek/in6[6]
    SLICE_X38Y22         FDRE                                         r  snek/part_number_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.819    -0.871    snek/tile_clock
    SLICE_X38Y22         FDRE                                         r  snek/part_number_reg[6]/C
                         clock pessimism              0.242    -0.628    
    SLICE_X38Y22         FDRE (Hold_fdre_C_D)         0.120    -0.508    snek/part_number_reg[6]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 snek/FSM_sequential_pstate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/FSM_sequential_nstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.187ns (47.082%)  route 0.210ns (52.918%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.561    -0.620    snek/tile_clock
    SLICE_X37Y38         FDCE                                         r  snek/FSM_sequential_pstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  snek/FSM_sequential_pstate_reg[1]/Q
                         net (fo=6, routed)           0.210    -0.269    snek/pstate[1]
    SLICE_X37Y37         LUT5 (Prop_lut5_I2_O)        0.046    -0.223 r  snek/FSM_sequential_nstate[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    snek/nstate__0[1]
    SLICE_X37Y37         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.828    -0.862    snek/tile_clock
    SLICE_X37Y37         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/C
                         clock pessimism              0.255    -0.606    
    SLICE_X37Y37         FDRE (Hold_fdre_C_D)         0.107    -0.499    snek/FSM_sequential_nstate_reg[1]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            display/clock_divide_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.589    -0.592    display/tile_clock
    SLICE_X64Y17         FDCE                                         r  display/clock_divide_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDCE (Prop_fdce_C_Q)         0.164    -0.428 r  display/clock_divide_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.314    display/clock_divide_reg_n_0_[2]
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.168 r  display/clock_divide_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.168    display/clock_divide_reg[0]_i_1_n_4
    SLICE_X64Y17         FDCE                                         r  display/clock_divide_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.858    -0.832    display/tile_clock
    SLICE_X64Y17         FDCE                                         r  display/clock_divide_reg[3]/C
                         clock pessimism              0.239    -0.592    
    SLICE_X64Y17         FDCE (Hold_fdce_C_D)         0.134    -0.458    display/clock_divide_reg[3]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tile_clock_vga_clock
Waveform(ns):       { 0.000 13.468 }
Period(ns):         26.936
Sources:            { graphics/clocks/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         26.936      23.992     RAMB18_X0Y4      srl_ramb18/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         26.936      23.992     RAMB18_X0Y4      srl_ramb18/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         26.936      23.992     RAMB18_X0Y0      srl_ramb18__0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         26.936      23.992     RAMB18_X0Y0      srl_ramb18__0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         26.936      23.992     RAMB18_X0Y6      srl_ramb18__1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         26.936      23.992     RAMB18_X0Y6      srl_ramb18__1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         26.936      23.992     RAMB18_X1Y10     srl_ramb18__10/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         26.936      23.992     RAMB18_X1Y10     srl_ramb18__10/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         26.936      23.992     RAMB18_X1Y6      srl_ramb18__11/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         26.936      23.992     RAMB18_X1Y6      srl_ramb18__11/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       26.936      186.424    MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X64Y17     display/clock_divide_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X64Y17     display/clock_divide_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X64Y19     display/clock_divide_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X64Y19     display/clock_divide_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X64Y19     display/clock_divide_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X64Y19     display/clock_divide_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X64Y20     display/clock_divide_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X64Y20     display/clock_divide_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X64Y20     display/clock_divide_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X64Y20     display/clock_divide_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X64Y17     display/clock_divide_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X64Y17     display/clock_divide_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X64Y19     display/clock_divide_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X64Y19     display/clock_divide_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X64Y19     display/clock_divide_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X64Y19     display/clock_divide_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X64Y20     display/clock_divide_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X64Y20     display/clock_divide_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X64Y20     display/clock_divide_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X64Y20     display/clock_divide_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_hd_vga_clock
  To Clock:  vga_hd_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack        1.177ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.177ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        5.423ns  (logic 1.932ns (35.626%)  route 3.491ns (64.374%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 7.866 - 6.734 ) 
    Source Clock Delay      (SCD):    2.078ns
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.553     2.078    graphics/hd/pixel_clock01_out
    SLICE_X28Y20         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDCE (Prop_fdce_C_Q)         0.456     2.534 f  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           1.209     3.743    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X30Y21         LUT4 (Prop_lut4_I1_O)        0.124     3.867 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.729     4.595    graphics/hd/h_video_i_2__0_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.719 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.589     5.309    graphics/hd/h_sync_state1__7
    SLICE_X36Y22         LUT6 (Prop_lut6_I4_O)        0.124     5.433 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.964     6.397    graphics/hd/v_count1__11
    SLICE_X33Y21         LUT2 (Prop_lut2_I1_O)        0.124     6.521 r  graphics/hd/v_count[0]_i_8__0/O
                         net (fo=1, routed)           0.000     6.521    graphics/hd/v_count[0]_i_8__0_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.053 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.053    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  graphics/hd/v_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.167    graphics/hd/v_count_reg[4]_i_1__0_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.501 r  graphics/hd/v_count_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.501    graphics/hd/v_count_reg[8]_i_1__0_n_6
    SLICE_X33Y23         FDCE                                         r  graphics/hd/v_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985     5.724    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.824 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521     6.345    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.436 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.430     7.866    graphics/hd/pixel_clock01_out
    SLICE_X33Y23         FDCE                                         r  graphics/hd/v_count_reg[9]/C
                         clock pessimism              0.903     8.769    
                         clock uncertainty           -0.153     8.616    
    SLICE_X33Y23         FDCE (Setup_fdce_C_D)        0.062     8.678    graphics/hd/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                          8.678    
                         arrival time                          -7.501    
  -------------------------------------------------------------------
                         slack                                  1.177    

Slack (MET) :             1.198ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        5.402ns  (logic 1.911ns (35.376%)  route 3.491ns (64.624%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 7.866 - 6.734 ) 
    Source Clock Delay      (SCD):    2.078ns
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.553     2.078    graphics/hd/pixel_clock01_out
    SLICE_X28Y20         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDCE (Prop_fdce_C_Q)         0.456     2.534 f  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           1.209     3.743    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X30Y21         LUT4 (Prop_lut4_I1_O)        0.124     3.867 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.729     4.595    graphics/hd/h_video_i_2__0_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.719 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.589     5.309    graphics/hd/h_sync_state1__7
    SLICE_X36Y22         LUT6 (Prop_lut6_I4_O)        0.124     5.433 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.964     6.397    graphics/hd/v_count1__11
    SLICE_X33Y21         LUT2 (Prop_lut2_I1_O)        0.124     6.521 r  graphics/hd/v_count[0]_i_8__0/O
                         net (fo=1, routed)           0.000     6.521    graphics/hd/v_count[0]_i_8__0_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.053 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.053    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  graphics/hd/v_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.167    graphics/hd/v_count_reg[4]_i_1__0_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.480 r  graphics/hd/v_count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     7.480    graphics/hd/v_count_reg[8]_i_1__0_n_4
    SLICE_X33Y23         FDCE                                         r  graphics/hd/v_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985     5.724    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.824 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521     6.345    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.436 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.430     7.866    graphics/hd/pixel_clock01_out
    SLICE_X33Y23         FDCE                                         r  graphics/hd/v_count_reg[11]/C
                         clock pessimism              0.903     8.769    
                         clock uncertainty           -0.153     8.616    
    SLICE_X33Y23         FDCE (Setup_fdce_C_D)        0.062     8.678    graphics/hd/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                          8.678    
                         arrival time                          -7.480    
  -------------------------------------------------------------------
                         slack                                  1.198    

Slack (MET) :             1.272ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        5.328ns  (logic 1.837ns (34.478%)  route 3.491ns (65.522%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 7.866 - 6.734 ) 
    Source Clock Delay      (SCD):    2.078ns
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.553     2.078    graphics/hd/pixel_clock01_out
    SLICE_X28Y20         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDCE (Prop_fdce_C_Q)         0.456     2.534 f  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           1.209     3.743    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X30Y21         LUT4 (Prop_lut4_I1_O)        0.124     3.867 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.729     4.595    graphics/hd/h_video_i_2__0_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.719 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.589     5.309    graphics/hd/h_sync_state1__7
    SLICE_X36Y22         LUT6 (Prop_lut6_I4_O)        0.124     5.433 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.964     6.397    graphics/hd/v_count1__11
    SLICE_X33Y21         LUT2 (Prop_lut2_I1_O)        0.124     6.521 r  graphics/hd/v_count[0]_i_8__0/O
                         net (fo=1, routed)           0.000     6.521    graphics/hd/v_count[0]_i_8__0_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.053 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.053    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  graphics/hd/v_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.167    graphics/hd/v_count_reg[4]_i_1__0_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.406 r  graphics/hd/v_count_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     7.406    graphics/hd/v_count_reg[8]_i_1__0_n_5
    SLICE_X33Y23         FDCE                                         r  graphics/hd/v_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985     5.724    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.824 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521     6.345    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.436 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.430     7.866    graphics/hd/pixel_clock01_out
    SLICE_X33Y23         FDCE                                         r  graphics/hd/v_count_reg[10]/C
                         clock pessimism              0.903     8.769    
                         clock uncertainty           -0.153     8.616    
    SLICE_X33Y23         FDCE (Setup_fdce_C_D)        0.062     8.678    graphics/hd/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.678    
                         arrival time                          -7.406    
  -------------------------------------------------------------------
                         slack                                  1.272    

Slack (MET) :             1.288ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        5.312ns  (logic 1.821ns (34.281%)  route 3.491ns (65.719%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 7.866 - 6.734 ) 
    Source Clock Delay      (SCD):    2.078ns
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.553     2.078    graphics/hd/pixel_clock01_out
    SLICE_X28Y20         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDCE (Prop_fdce_C_Q)         0.456     2.534 f  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           1.209     3.743    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X30Y21         LUT4 (Prop_lut4_I1_O)        0.124     3.867 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.729     4.595    graphics/hd/h_video_i_2__0_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.719 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.589     5.309    graphics/hd/h_sync_state1__7
    SLICE_X36Y22         LUT6 (Prop_lut6_I4_O)        0.124     5.433 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.964     6.397    graphics/hd/v_count1__11
    SLICE_X33Y21         LUT2 (Prop_lut2_I1_O)        0.124     6.521 r  graphics/hd/v_count[0]_i_8__0/O
                         net (fo=1, routed)           0.000     6.521    graphics/hd/v_count[0]_i_8__0_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.053 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.053    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  graphics/hd/v_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.167    graphics/hd/v_count_reg[4]_i_1__0_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.390 r  graphics/hd/v_count_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     7.390    graphics/hd/v_count_reg[8]_i_1__0_n_7
    SLICE_X33Y23         FDCE                                         r  graphics/hd/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985     5.724    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.824 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521     6.345    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.436 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.430     7.866    graphics/hd/pixel_clock01_out
    SLICE_X33Y23         FDCE                                         r  graphics/hd/v_count_reg[8]/C
                         clock pessimism              0.903     8.769    
                         clock uncertainty           -0.153     8.616    
    SLICE_X33Y23         FDCE (Setup_fdce_C_D)        0.062     8.678    graphics/hd/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.678    
                         arrival time                          -7.390    
  -------------------------------------------------------------------
                         slack                                  1.288    

Slack (MET) :             1.292ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        5.309ns  (logic 1.818ns (34.244%)  route 3.491ns (65.756%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.133ns = ( 7.867 - 6.734 ) 
    Source Clock Delay      (SCD):    2.078ns
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.553     2.078    graphics/hd/pixel_clock01_out
    SLICE_X28Y20         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDCE (Prop_fdce_C_Q)         0.456     2.534 f  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           1.209     3.743    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X30Y21         LUT4 (Prop_lut4_I1_O)        0.124     3.867 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.729     4.595    graphics/hd/h_video_i_2__0_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.719 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.589     5.309    graphics/hd/h_sync_state1__7
    SLICE_X36Y22         LUT6 (Prop_lut6_I4_O)        0.124     5.433 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.964     6.397    graphics/hd/v_count1__11
    SLICE_X33Y21         LUT2 (Prop_lut2_I1_O)        0.124     6.521 r  graphics/hd/v_count[0]_i_8__0/O
                         net (fo=1, routed)           0.000     6.521    graphics/hd/v_count[0]_i_8__0_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.053 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.053    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.387 r  graphics/hd/v_count_reg[4]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.387    graphics/hd/v_count_reg[4]_i_1__0_n_6
    SLICE_X33Y22         FDCE                                         r  graphics/hd/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985     5.724    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.824 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521     6.345    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.436 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.431     7.867    graphics/hd/pixel_clock01_out
    SLICE_X33Y22         FDCE                                         r  graphics/hd/v_count_reg[5]/C
                         clock pessimism              0.903     8.770    
                         clock uncertainty           -0.153     8.617    
    SLICE_X33Y22         FDCE (Setup_fdce_C_D)        0.062     8.679    graphics/hd/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.679    
                         arrival time                          -7.387    
  -------------------------------------------------------------------
                         slack                                  1.292    

Slack (MET) :             1.313ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        5.288ns  (logic 1.797ns (33.983%)  route 3.491ns (66.017%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.133ns = ( 7.867 - 6.734 ) 
    Source Clock Delay      (SCD):    2.078ns
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.553     2.078    graphics/hd/pixel_clock01_out
    SLICE_X28Y20         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDCE (Prop_fdce_C_Q)         0.456     2.534 f  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           1.209     3.743    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X30Y21         LUT4 (Prop_lut4_I1_O)        0.124     3.867 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.729     4.595    graphics/hd/h_video_i_2__0_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.719 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.589     5.309    graphics/hd/h_sync_state1__7
    SLICE_X36Y22         LUT6 (Prop_lut6_I4_O)        0.124     5.433 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.964     6.397    graphics/hd/v_count1__11
    SLICE_X33Y21         LUT2 (Prop_lut2_I1_O)        0.124     6.521 r  graphics/hd/v_count[0]_i_8__0/O
                         net (fo=1, routed)           0.000     6.521    graphics/hd/v_count[0]_i_8__0_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.053 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.053    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.366 r  graphics/hd/v_count_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     7.366    graphics/hd/v_count_reg[4]_i_1__0_n_4
    SLICE_X33Y22         FDCE                                         r  graphics/hd/v_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985     5.724    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.824 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521     6.345    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.436 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.431     7.867    graphics/hd/pixel_clock01_out
    SLICE_X33Y22         FDCE                                         r  graphics/hd/v_count_reg[7]/C
                         clock pessimism              0.903     8.770    
                         clock uncertainty           -0.153     8.617    
    SLICE_X33Y22         FDCE (Setup_fdce_C_D)        0.062     8.679    graphics/hd/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.679    
                         arrival time                          -7.366    
  -------------------------------------------------------------------
                         slack                                  1.313    

Slack (MET) :             1.387ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        5.214ns  (logic 1.723ns (33.046%)  route 3.491ns (66.954%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.133ns = ( 7.867 - 6.734 ) 
    Source Clock Delay      (SCD):    2.078ns
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.553     2.078    graphics/hd/pixel_clock01_out
    SLICE_X28Y20         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDCE (Prop_fdce_C_Q)         0.456     2.534 f  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           1.209     3.743    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X30Y21         LUT4 (Prop_lut4_I1_O)        0.124     3.867 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.729     4.595    graphics/hd/h_video_i_2__0_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.719 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.589     5.309    graphics/hd/h_sync_state1__7
    SLICE_X36Y22         LUT6 (Prop_lut6_I4_O)        0.124     5.433 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.964     6.397    graphics/hd/v_count1__11
    SLICE_X33Y21         LUT2 (Prop_lut2_I1_O)        0.124     6.521 r  graphics/hd/v_count[0]_i_8__0/O
                         net (fo=1, routed)           0.000     6.521    graphics/hd/v_count[0]_i_8__0_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.053 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.053    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.292 r  graphics/hd/v_count_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     7.292    graphics/hd/v_count_reg[4]_i_1__0_n_5
    SLICE_X33Y22         FDCE                                         r  graphics/hd/v_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985     5.724    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.824 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521     6.345    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.436 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.431     7.867    graphics/hd/pixel_clock01_out
    SLICE_X33Y22         FDCE                                         r  graphics/hd/v_count_reg[6]/C
                         clock pessimism              0.903     8.770    
                         clock uncertainty           -0.153     8.617    
    SLICE_X33Y22         FDCE (Setup_fdce_C_D)        0.062     8.679    graphics/hd/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.679    
                         arrival time                          -7.292    
  -------------------------------------------------------------------
                         slack                                  1.387    

Slack (MET) :             1.403ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        5.198ns  (logic 1.707ns (32.840%)  route 3.491ns (67.161%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.133ns = ( 7.867 - 6.734 ) 
    Source Clock Delay      (SCD):    2.078ns
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.553     2.078    graphics/hd/pixel_clock01_out
    SLICE_X28Y20         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDCE (Prop_fdce_C_Q)         0.456     2.534 f  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           1.209     3.743    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X30Y21         LUT4 (Prop_lut4_I1_O)        0.124     3.867 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.729     4.595    graphics/hd/h_video_i_2__0_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.719 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.589     5.309    graphics/hd/h_sync_state1__7
    SLICE_X36Y22         LUT6 (Prop_lut6_I4_O)        0.124     5.433 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.964     6.397    graphics/hd/v_count1__11
    SLICE_X33Y21         LUT2 (Prop_lut2_I1_O)        0.124     6.521 r  graphics/hd/v_count[0]_i_8__0/O
                         net (fo=1, routed)           0.000     6.521    graphics/hd/v_count[0]_i_8__0_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.053 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.053    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.276 r  graphics/hd/v_count_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     7.276    graphics/hd/v_count_reg[4]_i_1__0_n_7
    SLICE_X33Y22         FDCE                                         r  graphics/hd/v_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985     5.724    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.824 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521     6.345    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.436 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.431     7.867    graphics/hd/pixel_clock01_out
    SLICE_X33Y22         FDCE                                         r  graphics/hd/v_count_reg[4]/C
                         clock pessimism              0.903     8.770    
                         clock uncertainty           -0.153     8.617    
    SLICE_X33Y22         FDCE (Setup_fdce_C_D)        0.062     8.679    graphics/hd/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.679    
                         arrival time                          -7.276    
  -------------------------------------------------------------------
                         slack                                  1.403    

Slack (MET) :             1.554ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        5.049ns  (logic 1.558ns (30.858%)  route 3.491ns (69.142%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.135ns = ( 7.869 - 6.734 ) 
    Source Clock Delay      (SCD):    2.078ns
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.553     2.078    graphics/hd/pixel_clock01_out
    SLICE_X28Y20         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDCE (Prop_fdce_C_Q)         0.456     2.534 f  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           1.209     3.743    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X30Y21         LUT4 (Prop_lut4_I1_O)        0.124     3.867 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.729     4.595    graphics/hd/h_video_i_2__0_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.719 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.589     5.309    graphics/hd/h_sync_state1__7
    SLICE_X36Y22         LUT6 (Prop_lut6_I4_O)        0.124     5.433 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.964     6.397    graphics/hd/v_count1__11
    SLICE_X33Y21         LUT2 (Prop_lut2_I1_O)        0.124     6.521 r  graphics/hd/v_count[0]_i_8__0/O
                         net (fo=1, routed)           0.000     6.521    graphics/hd/v_count[0]_i_8__0_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     7.127 r  graphics/hd/v_count_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     7.127    graphics/hd/v_count_reg[0]_i_2__0_n_4
    SLICE_X33Y21         FDCE                                         r  graphics/hd/v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985     5.724    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.824 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521     6.345    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.436 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.433     7.869    graphics/hd/pixel_clock01_out
    SLICE_X33Y21         FDCE                                         r  graphics/hd/v_count_reg[3]/C
                         clock pessimism              0.903     8.772    
                         clock uncertainty           -0.153     8.619    
    SLICE_X33Y21         FDCE (Setup_fdce_C_D)        0.062     8.681    graphics/hd/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.681    
                         arrival time                          -7.127    
  -------------------------------------------------------------------
                         slack                                  1.554    

Slack (MET) :             1.613ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        4.990ns  (logic 1.499ns (30.040%)  route 3.491ns (69.960%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.135ns = ( 7.869 - 6.734 ) 
    Source Clock Delay      (SCD):    2.078ns
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.553     2.078    graphics/hd/pixel_clock01_out
    SLICE_X28Y20         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDCE (Prop_fdce_C_Q)         0.456     2.534 f  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           1.209     3.743    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X30Y21         LUT4 (Prop_lut4_I1_O)        0.124     3.867 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.729     4.595    graphics/hd/h_video_i_2__0_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.719 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.589     5.309    graphics/hd/h_sync_state1__7
    SLICE_X36Y22         LUT6 (Prop_lut6_I4_O)        0.124     5.433 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.964     6.397    graphics/hd/v_count1__11
    SLICE_X33Y21         LUT2 (Prop_lut2_I1_O)        0.124     6.521 r  graphics/hd/v_count[0]_i_8__0/O
                         net (fo=1, routed)           0.000     6.521    graphics/hd/v_count[0]_i_8__0_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     7.068 r  graphics/hd/v_count_reg[0]_i_2__0/O[2]
                         net (fo=1, routed)           0.000     7.068    graphics/hd/v_count_reg[0]_i_2__0_n_5
    SLICE_X33Y21         FDCE                                         r  graphics/hd/v_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985     5.724    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.824 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521     6.345    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.436 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.433     7.869    graphics/hd/pixel_clock01_out
    SLICE_X33Y21         FDCE                                         r  graphics/hd/v_count_reg[2]/C
                         clock pessimism              0.903     8.772    
                         clock uncertainty           -0.153     8.619    
    SLICE_X33Y21         FDCE (Setup_fdce_C_D)        0.062     8.681    graphics/hd/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.681    
                         arrival time                          -7.068    
  -------------------------------------------------------------------
                         slack                                  1.613    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 graphics/hd/h_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.798%)  route 0.101ns (35.202%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.566ns
    Source Clock Delay      (SCD):    0.450ns
    Clock Pessimism Removal (CPR):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.553     0.450    graphics/hd/pixel_clock01_out
    SLICE_X36Y22         FDRE                                         r  graphics/hd/h_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDRE (Prop_fdre_C_Q)         0.141     0.591 r  graphics/hd/h_video_reg/Q
                         net (fo=3, routed)           0.101     0.692    graphics/hd/h_video
    SLICE_X37Y22         LUT4 (Prop_lut4_I1_O)        0.045     0.737 r  graphics/hd/red_out[3]_i_1/O
                         net (fo=1, routed)           0.000     0.737    graphics/hd/red_out0[3]
    SLICE_X37Y22         FDCE                                         r  graphics/hd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.819     0.566    graphics/hd/pixel_clock01_out
    SLICE_X37Y22         FDCE                                         r  graphics/hd/red_out_reg[3]/C
                         clock pessimism             -0.103     0.463    
    SLICE_X37Y22         FDCE (Hold_fdce_C_D)         0.092     0.555    graphics/hd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.555    
                         arrival time                           0.737    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 food/rng/value_reg[16]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[15]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.575%)  route 0.122ns (46.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.560    -0.621    food/rng/value_reg[19]_0
    SLICE_X28Y37         FDPE                                         r  food/rng/value_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.480 r  food/rng/value_reg[16]/Q
                         net (fo=1, routed)           0.122    -0.358    food/rng/value_reg_n_0_[16]
    SLICE_X28Y37         FDPE                                         r  food/rng/value_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.829    -0.861    food/rng/value_reg[19]_0
    SLICE_X28Y37         FDPE                                         r  food/rng/value_reg[15]/C
                         clock pessimism              0.239    -0.621    
    SLICE_X28Y37         FDPE (Hold_fdpe_C_D)         0.047    -0.574    food/rng/value_reg[15]
  -------------------------------------------------------------------
                         required time                          0.574    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 food/rng/value_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.128ns (50.360%)  route 0.126ns (49.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.559    -0.622    food/rng/value_reg[19]_0
    SLICE_X28Y35         FDPE                                         r  food/rng/value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y35         FDPE (Prop_fdpe_C_Q)         0.128    -0.494 r  food/rng/value_reg[7]/Q
                         net (fo=2, routed)           0.126    -0.368    food/rng/Q[7]
    SLICE_X28Y35         FDPE                                         r  food/rng/value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.828    -0.862    food/rng/value_reg[19]_0
    SLICE_X28Y35         FDPE                                         r  food/rng/value_reg[6]/C
                         clock pessimism              0.239    -0.622    
    SLICE_X28Y35         FDPE (Hold_fdpe_C_D)         0.022    -0.600    food/rng/value_reg[6]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 food/rng/value_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[12]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.513%)  route 0.181ns (52.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.560    -0.621    food/rng/value_reg[19]_0
    SLICE_X30Y37         FDPE                                         r  food/rng/value_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDPE (Prop_fdpe_C_Q)         0.164    -0.457 r  food/rng/value_reg[13]/Q
                         net (fo=2, routed)           0.181    -0.276    food/rng/Q[13]
    SLICE_X30Y35         FDPE                                         r  food/rng/value_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.827    -0.863    food/rng/value_reg[19]_0
    SLICE_X30Y35         FDPE                                         r  food/rng/value_reg[12]/C
                         clock pessimism              0.255    -0.607    
    SLICE_X30Y35         FDPE (Hold_fdpe_C_D)         0.063    -0.544    food/rng/value_reg[12]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_sync_state_reg/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.186ns (29.711%)  route 0.440ns (70.289%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.567ns
    Source Clock Delay      (SCD):    0.448ns
    Clock Pessimism Removal (CPR):    -0.145ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.551     0.448    graphics/hd/pixel_clock01_out
    SLICE_X33Y23         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDCE (Prop_fdce_C_Q)         0.141     0.589 f  graphics/hd/v_count_reg[11]/Q
                         net (fo=7, routed)           0.440     1.029    graphics/hd/sen_v_count[1]_13[11]
    SLICE_X36Y21         LUT4 (Prop_lut4_I1_O)        0.045     1.074 r  graphics/hd/i_0_LOPT_REMAP/O
                         net (fo=1, routed)           0.000     1.074    graphics/hd/v_sync_state0
    SLICE_X36Y21         FDCE                                         r  graphics/hd/v_sync_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.820     0.567    graphics/hd/pixel_clock01_out
    SLICE_X36Y21         FDCE                                         r  graphics/hd/v_sync_state_reg/C
                         clock pessimism              0.145     0.712    
    SLICE_X36Y21         FDCE (Hold_fdce_C_D)         0.092     0.804    graphics/hd/v_sync_state_reg
  -------------------------------------------------------------------
                         required time                         -0.804    
                         arrival time                           1.074    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 food/rng/value_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.398%)  route 0.232ns (58.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.559    -0.622    food/rng/value_reg[19]_0
    SLICE_X30Y35         FDPE                                         r  food/rng/value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y35         FDPE (Prop_fdpe_C_Q)         0.164    -0.458 r  food/rng/value_reg[10]/Q
                         net (fo=2, routed)           0.232    -0.226    food/rng/Q[10]
    SLICE_X28Y35         FDPE                                         r  food/rng/value_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.828    -0.862    food/rng/value_reg[19]_0
    SLICE_X28Y35         FDPE                                         r  food/rng/value_reg[9]/C
                         clock pessimism              0.274    -0.587    
    SLICE_X28Y35         FDPE (Hold_fdpe_C_D)         0.078    -0.509    food/rng/value_reg[9]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 food/rng/value_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.580%)  route 0.234ns (62.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.559    -0.622    food/rng/value_reg[19]_0
    SLICE_X28Y35         FDPE                                         r  food/rng/value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y35         FDPE (Prop_fdpe_C_Q)         0.141    -0.481 r  food/rng/value_reg[2]/Q
                         net (fo=2, routed)           0.234    -0.247    food/rng/Q[2]
    SLICE_X28Y37         FDPE                                         r  food/rng/value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.829    -0.861    food/rng/value_reg[19]_0
    SLICE_X28Y37         FDPE                                         r  food/rng/value_reg[1]/C
                         clock pessimism              0.254    -0.606    
    SLICE_X28Y37         FDPE (Hold_fdpe_C_D)         0.076    -0.530    food/rng/value_reg[1]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/h_sync_state_reg/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.186ns (29.056%)  route 0.454ns (70.944%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.567ns
    Source Clock Delay      (SCD):    0.450ns
    Clock Pessimism Removal (CPR):    -0.145ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.553     0.450    graphics/hd/pixel_clock01_out
    SLICE_X28Y22         FDCE                                         r  graphics/hd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y22         FDCE (Prop_fdce_C_Q)         0.141     0.591 f  graphics/hd/h_count_reg[11]/Q
                         net (fo=9, routed)           0.454     1.045    graphics/hd/sen_h_count[1]_15[11]
    SLICE_X36Y21         LUT6 (Prop_lut6_I4_O)        0.045     1.090 r  graphics/hd/h_sync_state_i_1__0/O
                         net (fo=1, routed)           0.000     1.090    graphics/hd/h_sync_state0
    SLICE_X36Y21         FDCE                                         r  graphics/hd/h_sync_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.820     0.567    graphics/hd/pixel_clock01_out
    SLICE_X36Y21         FDCE                                         r  graphics/hd/h_sync_state_reg/C
                         clock pessimism              0.145     0.712    
    SLICE_X36Y21         FDCE (Hold_fdce_C_D)         0.091     0.803    graphics/hd/h_sync_state_reg
  -------------------------------------------------------------------
                         required time                         -0.803    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 food/rng/value_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.102%)  route 0.194ns (57.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.559    -0.622    food/rng/value_reg[19]_0
    SLICE_X28Y35         FDPE                                         r  food/rng/value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y35         FDPE (Prop_fdpe_C_Q)         0.141    -0.481 r  food/rng/value_reg[5]/Q
                         net (fo=2, routed)           0.194    -0.287    food/rng/Q[5]
    SLICE_X28Y35         FDPE                                         r  food/rng/value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.828    -0.862    food/rng/value_reg[19]_0
    SLICE_X28Y35         FDPE                                         r  food/rng/value_reg[4]/C
                         clock pessimism              0.239    -0.622    
    SLICE_X28Y35         FDPE (Hold_fdpe_C_D)         0.047    -0.575    food/rng/value_reg[4]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 food/rng/value_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.128ns (40.881%)  route 0.185ns (59.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.559    -0.622    food/rng/value_reg[19]_0
    SLICE_X28Y35         FDPE                                         r  food/rng/value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y35         FDPE (Prop_fdpe_C_Q)         0.128    -0.494 r  food/rng/value_reg[9]/Q
                         net (fo=2, routed)           0.185    -0.309    food/rng/Q[9]
    SLICE_X28Y35         FDPE                                         r  food/rng/value_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.828    -0.862    food/rng/value_reg[19]_0
    SLICE_X28Y35         FDPE                                         r  food/rng/value_reg[8]/C
                         clock pessimism              0.239    -0.622    
    SLICE_X28Y35         FDPE (Hold_fdpe_C_D)         0.023    -0.599    food/rng/value_reg[8]
  -------------------------------------------------------------------
                         required time                          0.599    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_hd_vga_clock
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { graphics/clocks/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y4    h_count_reg[11]_i_2__0/I
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y5    graphics/clocks/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDPE/C              n/a            1.000         6.734       5.734      SLICE_X28Y37     food/rng/value_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         6.734       5.734      SLICE_X30Y35     food/rng/value_reg[10]/C
Min Period        n/a     FDPE/C              n/a            1.000         6.734       5.734      SLICE_X30Y35     food/rng/value_reg[11]/C
Min Period        n/a     FDPE/C              n/a            1.000         6.734       5.734      SLICE_X30Y35     food/rng/value_reg[12]/C
Min Period        n/a     FDPE/C              n/a            1.000         6.734       5.734      SLICE_X30Y37     food/rng/value_reg[13]/C
Min Period        n/a     FDPE/C              n/a            1.000         6.734       5.734      SLICE_X30Y37     food/rng/value_reg[14]/C
Min Period        n/a     FDPE/C              n/a            1.000         6.734       5.734      SLICE_X28Y37     food/rng/value_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X28Y37     food/rng/value_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X28Y37     food/rng/value_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X30Y35     food/rng/value_reg[10]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X30Y35     food/rng/value_reg[10]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X30Y35     food/rng/value_reg[11]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X30Y35     food/rng/value_reg[11]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X30Y35     food/rng/value_reg[12]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X30Y35     food/rng/value_reg[12]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X30Y37     food/rng/value_reg[13]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X30Y37     food/rng/value_reg[13]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X28Y37     food/rng/value_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X28Y37     food/rng/value_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X30Y35     food/rng/value_reg[10]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X30Y35     food/rng/value_reg[10]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X30Y35     food/rng/value_reg[11]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X30Y35     food/rng/value_reg[11]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X30Y35     food/rng/value_reg[12]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X30Y35     food/rng/value_reg[12]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X30Y37     food/rng/value_reg[13]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X30Y37     food/rng/value_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_sd_vga_clock
  To Clock:  vga_sd_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack       34.222ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.278ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.702ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.222ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        5.736ns  (logic 0.952ns (16.597%)  route 4.784ns (83.403%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.125ns = ( 41.529 - 40.404 ) 
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.914ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.554     2.067    graphics/sd/pixel_clock0
    SLICE_X39Y18         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDCE (Prop_fdce_C_Q)         0.456     2.523 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           1.022     3.544    graphics/sd/Q[6]
    SLICE_X38Y18         LUT3 (Prop_lut3_I1_O)        0.124     3.668 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.157     4.826    graphics/sd/h_video_i_2_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I4_O)        0.124     4.950 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.466     5.416    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X38Y21         LUT5 (Prop_lut5_I0_O)        0.124     5.540 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          1.170     6.710    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.834 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.969     7.803    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X39Y22         FDCE                                         r  graphics/sd/v_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    39.330 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    39.844    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    40.098 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.431    41.529    graphics/sd/pixel_clock0
    SLICE_X39Y22         FDCE                                         r  graphics/sd/v_count_reg[10]/C
                         clock pessimism              0.914    42.443    
                         clock uncertainty           -0.213    42.230    
    SLICE_X39Y22         FDCE (Setup_fdce_C_CE)      -0.205    42.025    graphics/sd/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         42.025    
                         arrival time                          -7.803    
  -------------------------------------------------------------------
                         slack                                 34.222    

Slack (MET) :             34.222ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        5.736ns  (logic 0.952ns (16.597%)  route 4.784ns (83.403%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.125ns = ( 41.529 - 40.404 ) 
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.914ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.554     2.067    graphics/sd/pixel_clock0
    SLICE_X39Y18         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDCE (Prop_fdce_C_Q)         0.456     2.523 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           1.022     3.544    graphics/sd/Q[6]
    SLICE_X38Y18         LUT3 (Prop_lut3_I1_O)        0.124     3.668 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.157     4.826    graphics/sd/h_video_i_2_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I4_O)        0.124     4.950 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.466     5.416    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X38Y21         LUT5 (Prop_lut5_I0_O)        0.124     5.540 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          1.170     6.710    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.834 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.969     7.803    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X39Y22         FDCE                                         r  graphics/sd/v_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    39.330 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    39.844    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    40.098 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.431    41.529    graphics/sd/pixel_clock0
    SLICE_X39Y22         FDCE                                         r  graphics/sd/v_count_reg[11]/C
                         clock pessimism              0.914    42.443    
                         clock uncertainty           -0.213    42.230    
    SLICE_X39Y22         FDCE (Setup_fdce_C_CE)      -0.205    42.025    graphics/sd/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         42.025    
                         arrival time                          -7.803    
  -------------------------------------------------------------------
                         slack                                 34.222    

Slack (MET) :             34.222ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        5.736ns  (logic 0.952ns (16.597%)  route 4.784ns (83.403%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.125ns = ( 41.529 - 40.404 ) 
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.914ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.554     2.067    graphics/sd/pixel_clock0
    SLICE_X39Y18         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDCE (Prop_fdce_C_Q)         0.456     2.523 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           1.022     3.544    graphics/sd/Q[6]
    SLICE_X38Y18         LUT3 (Prop_lut3_I1_O)        0.124     3.668 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.157     4.826    graphics/sd/h_video_i_2_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I4_O)        0.124     4.950 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.466     5.416    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X38Y21         LUT5 (Prop_lut5_I0_O)        0.124     5.540 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          1.170     6.710    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.834 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.969     7.803    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X39Y22         FDCE                                         r  graphics/sd/v_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    39.330 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    39.844    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    40.098 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.431    41.529    graphics/sd/pixel_clock0
    SLICE_X39Y22         FDCE                                         r  graphics/sd/v_count_reg[8]/C
                         clock pessimism              0.914    42.443    
                         clock uncertainty           -0.213    42.230    
    SLICE_X39Y22         FDCE (Setup_fdce_C_CE)      -0.205    42.025    graphics/sd/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         42.025    
                         arrival time                          -7.803    
  -------------------------------------------------------------------
                         slack                                 34.222    

Slack (MET) :             34.222ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        5.736ns  (logic 0.952ns (16.597%)  route 4.784ns (83.403%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.125ns = ( 41.529 - 40.404 ) 
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.914ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.554     2.067    graphics/sd/pixel_clock0
    SLICE_X39Y18         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDCE (Prop_fdce_C_Q)         0.456     2.523 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           1.022     3.544    graphics/sd/Q[6]
    SLICE_X38Y18         LUT3 (Prop_lut3_I1_O)        0.124     3.668 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.157     4.826    graphics/sd/h_video_i_2_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I4_O)        0.124     4.950 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.466     5.416    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X38Y21         LUT5 (Prop_lut5_I0_O)        0.124     5.540 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          1.170     6.710    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.834 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.969     7.803    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X39Y22         FDCE                                         r  graphics/sd/v_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    39.330 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    39.844    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    40.098 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.431    41.529    graphics/sd/pixel_clock0
    SLICE_X39Y22         FDCE                                         r  graphics/sd/v_count_reg[9]/C
                         clock pessimism              0.914    42.443    
                         clock uncertainty           -0.213    42.230    
    SLICE_X39Y22         FDCE (Setup_fdce_C_CE)      -0.205    42.025    graphics/sd/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         42.025    
                         arrival time                          -7.803    
  -------------------------------------------------------------------
                         slack                                 34.222    

Slack (MET) :             34.365ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        5.595ns  (logic 0.952ns (17.015%)  route 4.643ns (82.985%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 41.531 - 40.404 ) 
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.914ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.554     2.067    graphics/sd/pixel_clock0
    SLICE_X39Y18         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDCE (Prop_fdce_C_Q)         0.456     2.523 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           1.022     3.544    graphics/sd/Q[6]
    SLICE_X38Y18         LUT3 (Prop_lut3_I1_O)        0.124     3.668 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.157     4.826    graphics/sd/h_video_i_2_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I4_O)        0.124     4.950 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.466     5.416    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X38Y21         LUT5 (Prop_lut5_I0_O)        0.124     5.540 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          1.170     6.710    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.834 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.828     7.662    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X39Y21         FDCE                                         r  graphics/sd/v_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    39.330 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    39.844    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    40.098 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.433    41.531    graphics/sd/pixel_clock0
    SLICE_X39Y21         FDCE                                         r  graphics/sd/v_count_reg[4]/C
                         clock pessimism              0.914    42.445    
                         clock uncertainty           -0.213    42.232    
    SLICE_X39Y21         FDCE (Setup_fdce_C_CE)      -0.205    42.027    graphics/sd/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         42.027    
                         arrival time                          -7.662    
  -------------------------------------------------------------------
                         slack                                 34.365    

Slack (MET) :             34.365ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        5.595ns  (logic 0.952ns (17.015%)  route 4.643ns (82.985%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 41.531 - 40.404 ) 
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.914ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.554     2.067    graphics/sd/pixel_clock0
    SLICE_X39Y18         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDCE (Prop_fdce_C_Q)         0.456     2.523 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           1.022     3.544    graphics/sd/Q[6]
    SLICE_X38Y18         LUT3 (Prop_lut3_I1_O)        0.124     3.668 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.157     4.826    graphics/sd/h_video_i_2_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I4_O)        0.124     4.950 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.466     5.416    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X38Y21         LUT5 (Prop_lut5_I0_O)        0.124     5.540 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          1.170     6.710    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.834 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.828     7.662    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X39Y21         FDCE                                         r  graphics/sd/v_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    39.330 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    39.844    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    40.098 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.433    41.531    graphics/sd/pixel_clock0
    SLICE_X39Y21         FDCE                                         r  graphics/sd/v_count_reg[5]/C
                         clock pessimism              0.914    42.445    
                         clock uncertainty           -0.213    42.232    
    SLICE_X39Y21         FDCE (Setup_fdce_C_CE)      -0.205    42.027    graphics/sd/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         42.027    
                         arrival time                          -7.662    
  -------------------------------------------------------------------
                         slack                                 34.365    

Slack (MET) :             34.365ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        5.595ns  (logic 0.952ns (17.015%)  route 4.643ns (82.985%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 41.531 - 40.404 ) 
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.914ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.554     2.067    graphics/sd/pixel_clock0
    SLICE_X39Y18         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDCE (Prop_fdce_C_Q)         0.456     2.523 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           1.022     3.544    graphics/sd/Q[6]
    SLICE_X38Y18         LUT3 (Prop_lut3_I1_O)        0.124     3.668 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.157     4.826    graphics/sd/h_video_i_2_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I4_O)        0.124     4.950 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.466     5.416    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X38Y21         LUT5 (Prop_lut5_I0_O)        0.124     5.540 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          1.170     6.710    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.834 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.828     7.662    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X39Y21         FDCE                                         r  graphics/sd/v_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    39.330 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    39.844    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    40.098 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.433    41.531    graphics/sd/pixel_clock0
    SLICE_X39Y21         FDCE                                         r  graphics/sd/v_count_reg[6]/C
                         clock pessimism              0.914    42.445    
                         clock uncertainty           -0.213    42.232    
    SLICE_X39Y21         FDCE (Setup_fdce_C_CE)      -0.205    42.027    graphics/sd/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         42.027    
                         arrival time                          -7.662    
  -------------------------------------------------------------------
                         slack                                 34.365    

Slack (MET) :             34.365ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        5.595ns  (logic 0.952ns (17.015%)  route 4.643ns (82.985%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 41.531 - 40.404 ) 
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.914ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.554     2.067    graphics/sd/pixel_clock0
    SLICE_X39Y18         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDCE (Prop_fdce_C_Q)         0.456     2.523 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           1.022     3.544    graphics/sd/Q[6]
    SLICE_X38Y18         LUT3 (Prop_lut3_I1_O)        0.124     3.668 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.157     4.826    graphics/sd/h_video_i_2_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I4_O)        0.124     4.950 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.466     5.416    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X38Y21         LUT5 (Prop_lut5_I0_O)        0.124     5.540 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          1.170     6.710    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.834 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.828     7.662    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X39Y21         FDCE                                         r  graphics/sd/v_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    39.330 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    39.844    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    40.098 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.433    41.531    graphics/sd/pixel_clock0
    SLICE_X39Y21         FDCE                                         r  graphics/sd/v_count_reg[7]/C
                         clock pessimism              0.914    42.445    
                         clock uncertainty           -0.213    42.232    
    SLICE_X39Y21         FDCE (Setup_fdce_C_CE)      -0.205    42.027    graphics/sd/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         42.027    
                         arrival time                          -7.662    
  -------------------------------------------------------------------
                         slack                                 34.365    

Slack (MET) :             34.659ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        5.302ns  (logic 0.952ns (17.954%)  route 4.350ns (82.046%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.128ns = ( 41.532 - 40.404 ) 
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.914ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.554     2.067    graphics/sd/pixel_clock0
    SLICE_X39Y18         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDCE (Prop_fdce_C_Q)         0.456     2.523 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           1.022     3.544    graphics/sd/Q[6]
    SLICE_X38Y18         LUT3 (Prop_lut3_I1_O)        0.124     3.668 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.157     4.826    graphics/sd/h_video_i_2_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I4_O)        0.124     4.950 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.466     5.416    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X38Y21         LUT5 (Prop_lut5_I0_O)        0.124     5.540 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          1.170     6.710    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.834 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.536     7.369    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X39Y20         FDCE                                         r  graphics/sd/v_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    39.330 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    39.844    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    40.098 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.434    41.532    graphics/sd/pixel_clock0
    SLICE_X39Y20         FDCE                                         r  graphics/sd/v_count_reg[0]/C
                         clock pessimism              0.914    42.446    
                         clock uncertainty           -0.213    42.233    
    SLICE_X39Y20         FDCE (Setup_fdce_C_CE)      -0.205    42.028    graphics/sd/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         42.028    
                         arrival time                          -7.369    
  -------------------------------------------------------------------
                         slack                                 34.659    

Slack (MET) :             34.659ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        5.302ns  (logic 0.952ns (17.954%)  route 4.350ns (82.046%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.128ns = ( 41.532 - 40.404 ) 
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.914ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.554     2.067    graphics/sd/pixel_clock0
    SLICE_X39Y18         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDCE (Prop_fdce_C_Q)         0.456     2.523 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           1.022     3.544    graphics/sd/Q[6]
    SLICE_X38Y18         LUT3 (Prop_lut3_I1_O)        0.124     3.668 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.157     4.826    graphics/sd/h_video_i_2_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I4_O)        0.124     4.950 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.466     5.416    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X38Y21         LUT5 (Prop_lut5_I0_O)        0.124     5.540 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          1.170     6.710    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.834 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.536     7.369    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X39Y20         FDCE                                         r  graphics/sd/v_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    39.330 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    39.844    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    40.098 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.434    41.532    graphics/sd/pixel_clock0
    SLICE_X39Y20         FDCE                                         r  graphics/sd/v_count_reg[1]/C
                         clock pessimism              0.914    42.446    
                         clock uncertainty           -0.213    42.233    
    SLICE_X39Y20         FDCE (Setup_fdce_C_CE)      -0.205    42.028    graphics/sd/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                         42.028    
                         arrival time                          -7.369    
  -------------------------------------------------------------------
                         slack                                 34.659    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.393%)  route 0.190ns (47.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.551ns
    Source Clock Delay      (SCD):    0.439ns
    Clock Pessimism Removal (CPR):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.558     0.439    graphics/sd/pixel_clock0
    SLICE_X38Y16         FDCE                                         r  graphics/sd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         FDCE (Prop_fdce_C_Q)         0.164     0.603 r  graphics/sd/h_count_reg[6]/Q
                         net (fo=19, routed)          0.190     0.793    graphics/sd/Q[2]
    SLICE_X38Y16         LUT6 (Prop_lut6_I0_O)        0.045     0.838 r  graphics/sd/h_count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.838    graphics/sd/h_count[8]
    SLICE_X38Y16         FDCE                                         r  graphics/sd/h_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.825     0.551    graphics/sd/pixel_clock0
    SLICE_X38Y16         FDCE                                         r  graphics/sd/h_count_reg[8]/C
                         clock pessimism             -0.112     0.439    
    SLICE_X38Y16         FDCE (Hold_fdce_C_D)         0.121     0.560    graphics/sd/h_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.560    
                         arrival time                           0.838    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.237%)  route 0.199ns (48.763%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.551ns
    Source Clock Delay      (SCD):    0.439ns
    Clock Pessimism Removal (CPR):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.558     0.439    graphics/sd/pixel_clock0
    SLICE_X38Y16         FDCE                                         r  graphics/sd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         FDCE (Prop_fdce_C_Q)         0.164     0.603 r  graphics/sd/h_count_reg[6]/Q
                         net (fo=19, routed)          0.199     0.802    graphics/sd/Q[2]
    SLICE_X38Y16         LUT6 (Prop_lut6_I0_O)        0.045     0.847 r  graphics/sd/h_count[7]_i_1/O
                         net (fo=1, routed)           0.000     0.847    graphics/sd/h_count[7]
    SLICE_X38Y16         FDCE                                         r  graphics/sd/h_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.825     0.551    graphics/sd/pixel_clock0
    SLICE_X38Y16         FDCE                                         r  graphics/sd/h_count_reg[7]/C
                         clock pessimism             -0.112     0.439    
    SLICE_X38Y16         FDCE (Hold_fdce_C_D)         0.121     0.560    graphics/sd/h_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.560    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_sync_state_reg/D
                            (rising edge-triggered cell FDPE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.186ns (44.946%)  route 0.228ns (55.054%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.547ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    0.079ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X39Y20         FDCE                                         r  graphics/sd/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/v_count_reg[1]/Q
                         net (fo=3, routed)           0.228     0.804    graphics/sd/sen_v_count[0]_12[1]
    SLICE_X40Y21         LUT6 (Prop_lut6_I4_O)        0.045     0.849 r  graphics/sd/v_sync_state_i_1/O
                         net (fo=1, routed)           0.000     0.849    graphics/sd/v_sync_state_i_1_n_0
    SLICE_X40Y21         FDPE                                         r  graphics/sd/v_sync_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.821     0.547    graphics/sd/pixel_clock0
    SLICE_X40Y21         FDPE                                         r  graphics/sd/v_sync_state_reg/C
                         clock pessimism             -0.079     0.468    
    SLICE_X40Y21         FDPE (Hold_fdpe_C_D)         0.091     0.559    graphics/sd/v_sync_state_reg
  -------------------------------------------------------------------
                         required time                         -0.559    
                         arrival time                           0.849    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 graphics/sd/v_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.212ns (51.071%)  route 0.203ns (48.929%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.543ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X38Y21         FDRE                                         r  graphics/sd/v_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y21         FDRE (Prop_fdre_C_Q)         0.164     0.598 r  graphics/sd/v_video_reg/Q
                         net (fo=3, routed)           0.203     0.801    graphics/sd/v_video
    SLICE_X36Y23         LUT4 (Prop_lut4_I0_O)        0.048     0.849 r  graphics/sd/green_out[3]_i_1/O
                         net (fo=1, routed)           0.000     0.849    graphics/sd/green_out0[3]
    SLICE_X36Y23         FDCE                                         r  graphics/sd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.817     0.543    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/green_out_reg[3]/C
                         clock pessimism             -0.098     0.445    
    SLICE_X36Y23         FDCE (Hold_fdce_C_D)         0.107     0.552    graphics/sd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.849    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 graphics/sd/v_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.209ns (50.715%)  route 0.203ns (49.285%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.543ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X38Y21         FDRE                                         r  graphics/sd/v_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y21         FDRE (Prop_fdre_C_Q)         0.164     0.598 r  graphics/sd/v_video_reg/Q
                         net (fo=3, routed)           0.203     0.801    graphics/sd/v_video
    SLICE_X36Y23         LUT5 (Prop_lut5_I2_O)        0.045     0.846 r  graphics/sd/blue_out[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.846    graphics/sd/blue_out0[2]
    SLICE_X36Y23         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.817     0.543    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
                         clock pessimism             -0.098     0.445    
    SLICE_X36Y23         FDCE (Hold_fdce_C_D)         0.091     0.536    graphics/sd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.536    
                         arrival time                           0.846    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 graphics/sd/v_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.209ns (50.592%)  route 0.204ns (49.408%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.543ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X38Y21         FDRE                                         r  graphics/sd/v_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y21         FDRE (Prop_fdre_C_Q)         0.164     0.598 r  graphics/sd/v_video_reg/Q
                         net (fo=3, routed)           0.204     0.802    graphics/sd/v_video
    SLICE_X36Y23         LUT4 (Prop_lut4_I0_O)        0.045     0.847 r  graphics/sd/red_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.847    graphics/sd/red_out0[3]
    SLICE_X36Y23         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.817     0.543    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/red_out_reg[3]/C
                         clock pessimism             -0.098     0.445    
    SLICE_X36Y23         FDCE (Hold_fdce_C_D)         0.092     0.537    graphics/sd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.537    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.209ns (46.602%)  route 0.239ns (53.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.552ns
    Source Clock Delay      (SCD):    0.437ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.556     0.437    graphics/sd/pixel_clock0
    SLICE_X38Y18         FDCE                                         r  graphics/sd/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDCE (Prop_fdce_C_Q)         0.164     0.601 r  graphics/sd/h_count_reg[0]/Q
                         net (fo=14, routed)          0.239     0.841    graphics/sd/sen_h_count[0]_14[0]
    SLICE_X38Y15         LUT6 (Prop_lut6_I1_O)        0.045     0.886 r  graphics/sd/h_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.886    graphics/sd/h_count[2]
    SLICE_X38Y15         FDCE                                         r  graphics/sd/h_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.826     0.552    graphics/sd/pixel_clock0
    SLICE_X38Y15         FDCE                                         r  graphics/sd/h_count_reg[2]/C
                         clock pessimism             -0.098     0.454    
    SLICE_X38Y15         FDCE (Hold_fdce_C_D)         0.121     0.575    graphics/sd/h_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.575    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.547ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X39Y20         FDCE                                         r  graphics/sd/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDCE (Prop_fdce_C_Q)         0.141     0.576 f  graphics/sd/v_count_reg[0]/Q
                         net (fo=3, routed)           0.168     0.745    graphics/sd/sen_v_count[0]_12[0]
    SLICE_X39Y20         LUT2 (Prop_lut2_I0_O)        0.045     0.790 r  graphics/sd/v_count[0]_i_8/O
                         net (fo=1, routed)           0.000     0.790    graphics/sd/v_count[0]_i_8_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.860 r  graphics/sd/v_count_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.860    graphics/sd/v_count_reg[0]_i_2_n_7
    SLICE_X39Y20         FDCE                                         r  graphics/sd/v_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.821     0.547    graphics/sd/pixel_clock0
    SLICE_X39Y20         FDCE                                         r  graphics/sd/v_count_reg[0]/C
                         clock pessimism             -0.112     0.435    
    SLICE_X39Y20         FDCE (Hold_fdce_C_D)         0.105     0.540    graphics/sd/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.540    
                         arrival time                           0.860    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.209ns (46.920%)  route 0.236ns (53.080%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.552ns
    Source Clock Delay      (SCD):    0.440ns
    Clock Pessimism Removal (CPR):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.559     0.440    graphics/sd/pixel_clock0
    SLICE_X38Y15         FDCE                                         r  graphics/sd/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDCE (Prop_fdce_C_Q)         0.164     0.604 r  graphics/sd/h_count_reg[3]/Q
                         net (fo=14, routed)          0.236     0.841    graphics/sd/sen_h_count[0]_14[3]
    SLICE_X38Y15         LUT6 (Prop_lut6_I2_O)        0.045     0.886 r  graphics/sd/h_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.886    graphics/sd/h_count[4]
    SLICE_X38Y15         FDCE                                         r  graphics/sd/h_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.826     0.552    graphics/sd/pixel_clock0
    SLICE_X38Y15         FDCE                                         r  graphics/sd/h_count_reg[4]/C
                         clock pessimism             -0.112     0.440    
    SLICE_X38Y15         FDCE (Hold_fdce_C_D)         0.121     0.561    graphics/sd/h_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.561    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.256ns (58.665%)  route 0.180ns (41.335%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.545ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X39Y22         FDCE                                         r  graphics/sd/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDCE (Prop_fdce_C_Q)         0.141     0.575 r  graphics/sd/v_count_reg[8]/Q
                         net (fo=7, routed)           0.180     0.756    graphics/sd/v_count_reg[11]_0[4]
    SLICE_X39Y22         LUT2 (Prop_lut2_I1_O)        0.045     0.801 r  graphics/sd/v_count[8]_i_5/O
                         net (fo=1, routed)           0.000     0.801    graphics/sd/v_count[8]_i_5_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.871 r  graphics/sd/v_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.871    graphics/sd/v_count_reg[8]_i_1_n_7
    SLICE_X39Y22         FDCE                                         r  graphics/sd/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.819     0.545    graphics/sd/pixel_clock0
    SLICE_X39Y22         FDCE                                         r  graphics/sd/v_count_reg[8]/C
                         clock pessimism             -0.111     0.434    
    SLICE_X39Y22         FDCE (Hold_fdce_C_D)         0.105     0.539    graphics/sd/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           0.871    
  -------------------------------------------------------------------
                         slack                                  0.331    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_sd_vga_clock
Waveform(ns):       { 0.000 20.202 }
Period(ns):         40.404
Sources:            { graphics/clocks/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.404      38.249     BUFGCTRL_X0Y3    h_count_reg[11]_i_2/I
Min Period        n/a     BUFG/I              n/a            2.155         40.404      38.249     BUFGCTRL_X0Y7    graphics/clocks/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.404      39.155     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.404      39.404     SLICE_X36Y23     graphics/sd/blue_out_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.404      39.404     SLICE_X36Y23     graphics/sd/green_out_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.404      39.404     SLICE_X38Y18     graphics/sd/h_count_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.404      39.404     SLICE_X39Y18     graphics/sd/h_count_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.404      39.404     SLICE_X39Y18     graphics/sd/h_count_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.404      39.404     SLICE_X38Y15     graphics/sd/h_count_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.404      39.404     SLICE_X38Y15     graphics/sd/h_count_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.404      172.956    MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X36Y23     graphics/sd/blue_out_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X36Y23     graphics/sd/blue_out_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X36Y23     graphics/sd/green_out_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X36Y23     graphics/sd/green_out_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X38Y18     graphics/sd/h_count_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X38Y18     graphics/sd/h_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X39Y18     graphics/sd/h_count_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X39Y18     graphics/sd/h_count_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X39Y18     graphics/sd/h_count_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X39Y18     graphics/sd/h_count_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X36Y23     graphics/sd/blue_out_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X36Y23     graphics/sd/blue_out_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X36Y23     graphics/sd/green_out_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X36Y23     graphics/sd/green_out_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X38Y18     graphics/sd/h_count_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X38Y18     graphics/sd/h_count_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X39Y18     graphics/sd/h_count_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X39Y18     graphics/sd/h_count_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X39Y18     graphics/sd/h_count_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X39Y18     graphics/sd/h_count_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         10.000      8.000      MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         10.000      8.000      MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         10.000      8.000      MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         10.000      8.000      MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_vga_clock_1
  To Clock:  clkfbout_vga_clock_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_vga_clock_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         100.000     97.845     BUFGCTRL_X0Y6    graphics/clocks/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       100.000     0.000      MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock_1
  To Clock:  tile_clock_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack       40.432ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       26.436ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.432ns  (required time - arrival time)
  Source:                 snek/part_number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/found_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.872ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        13.187ns  (logic 1.789ns (13.567%)  route 11.398ns (86.433%))
  Logic Levels:           7  (LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 52.318 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.546    -0.966    snek/tile_clock
    SLICE_X35Y23         FDRE                                         r  snek/part_number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDRE (Prop_fdre_C_Q)         0.419    -0.547 r  snek/part_number_reg[2]/Q
                         net (fo=132, routed)         5.115     4.569    snek/part_number_reg_n_0_[2]
    SLICE_X14Y9          MUXF7 (Prop_muxf7_S_O)       0.467     5.036 r  snek/found_hit_reg_i_451/O
                         net (fo=1, routed)           0.000     5.036    snek/found_hit_reg_i_451_n_0
    SLICE_X14Y9          MUXF8 (Prop_muxf8_I1_O)      0.088     5.124 r  snek/found_hit_reg_i_307/O
                         net (fo=1, routed)           1.594     6.717    snek/found_hit_reg_i_307_n_0
    SLICE_X45Y15         LUT6 (Prop_lut6_I3_O)        0.319     7.036 r  snek/i_22_LOPT_REMAP/O
                         net (fo=1, routed)           1.257     8.293    snek/i_22/O_n
    SLICE_X40Y24         LUT6 (Prop_lut6_I1_O)        0.124     8.417 r  snek/i_14_LOPT_REMAP/O
                         net (fo=1, routed)           0.556     8.974    snek/i_14/O_n
    SLICE_X37Y23         LUT6 (Prop_lut6_I3_O)        0.124     9.098 r  snek/i_13_LOPT_REMAP/O
                         net (fo=2, routed)           1.382    10.479    snek/i_13/O_n
    SLICE_X39Y25         LUT6 (Prop_lut6_I3_O)        0.124    10.603 r  snek/i_10_LOPT_REMAP/O
                         net (fo=1, routed)           1.494    12.097    snek/i_10/O_n
    SLICE_X37Y37         LUT6 (Prop_lut6_I1_O)        0.124    12.221 r  snek/i_0_LOPT_REMAP/O
                         net (fo=1, routed)           0.000    12.221    snek/found_hit_i_1_n_0
    SLICE_X37Y37         FDRE                                         r  snek/found_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.441    52.318    snek/tile_clock
    SLICE_X37Y37         FDRE                                         r  snek/found_hit_reg/C
                         clock pessimism              0.492    52.810    
                         clock uncertainty           -0.187    52.622    
    SLICE_X37Y37         FDRE (Setup_fdre_C_D)        0.031    52.653    snek/found_hit_reg
  -------------------------------------------------------------------
                         required time                         52.653    
                         arrival time                         -12.221    
  -------------------------------------------------------------------
                         slack                                 40.432    

Slack (MET) :             47.740ns  (required time - arrival time)
  Source:                 snek/part_number_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/FSM_sequential_nstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.872ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.877ns  (logic 1.254ns (21.339%)  route 4.623ns (78.661%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 52.318 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.546    -0.966    snek/tile_clock
    SLICE_X35Y23         FDRE                                         r  snek/part_number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  snek/part_number_reg[3]/Q
                         net (fo=103, routed)         2.896     2.387    snek/part_number_reg_n_0_[3]
    SLICE_X36Y20         LUT4 (Prop_lut4_I2_O)        0.124     2.511 r  snek/FSM_sequential_nstate[1]_i_11/O
                         net (fo=1, routed)           0.000     2.511    snek/FSM_sequential_nstate[1]_i_11_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.061 f  snek/FSM_sequential_nstate_reg[1]_i_3/CO[3]
                         net (fo=2, routed)           1.726     4.787    snek/nstate20_in
    SLICE_X37Y37         LUT5 (Prop_lut5_I1_O)        0.124     4.911 r  snek/FSM_sequential_nstate[0]_i_1/O
                         net (fo=1, routed)           0.000     4.911    snek/nstate__0[0]
    SLICE_X37Y37         FDRE                                         r  snek/FSM_sequential_nstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.441    52.318    snek/tile_clock
    SLICE_X37Y37         FDRE                                         r  snek/FSM_sequential_nstate_reg[0]/C
                         clock pessimism              0.492    52.810    
                         clock uncertainty           -0.187    52.622    
    SLICE_X37Y37         FDRE (Setup_fdre_C_D)        0.029    52.651    snek/FSM_sequential_nstate_reg[0]
  -------------------------------------------------------------------
                         required time                         52.651    
                         arrival time                          -4.911    
  -------------------------------------------------------------------
                         slack                                 47.740    

Slack (MET) :             47.758ns  (required time - arrival time)
  Source:                 snek/part_number_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/FSM_sequential_nstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.872ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.905ns  (logic 1.282ns (21.712%)  route 4.623ns (78.288%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 52.318 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.546    -0.966    snek/tile_clock
    SLICE_X35Y23         FDRE                                         r  snek/part_number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  snek/part_number_reg[3]/Q
                         net (fo=103, routed)         2.896     2.387    snek/part_number_reg_n_0_[3]
    SLICE_X36Y20         LUT4 (Prop_lut4_I2_O)        0.124     2.511 r  snek/FSM_sequential_nstate[1]_i_11/O
                         net (fo=1, routed)           0.000     2.511    snek/FSM_sequential_nstate[1]_i_11_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.061 f  snek/FSM_sequential_nstate_reg[1]_i_3/CO[3]
                         net (fo=2, routed)           1.726     4.787    snek/nstate20_in
    SLICE_X37Y37         LUT5 (Prop_lut5_I1_O)        0.152     4.939 r  snek/FSM_sequential_nstate[1]_i_1/O
                         net (fo=1, routed)           0.000     4.939    snek/nstate__0[1]
    SLICE_X37Y37         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.441    52.318    snek/tile_clock
    SLICE_X37Y37         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/C
                         clock pessimism              0.492    52.810    
                         clock uncertainty           -0.187    52.622    
    SLICE_X37Y37         FDRE (Setup_fdre_C_D)        0.075    52.697    snek/FSM_sequential_nstate_reg[1]
  -------------------------------------------------------------------
                         required time                         52.697    
                         arrival time                          -4.939    
  -------------------------------------------------------------------
                         slack                                 47.758    

Slack (MET) :             48.926ns  (required time - arrival time)
  Source:                 snek/part_number_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[0]_rep__1/D
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.872ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.432ns  (logic 0.670ns (15.117%)  route 3.762ns (84.883%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 52.310 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.557    -0.955    snek/tile_clock
    SLICE_X34Y34         FDSE                                         r  snek/part_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDSE (Prop_fdse_C_Q)         0.518    -0.437 f  snek/part_number_reg[0]/Q
                         net (fo=101, routed)         3.049     2.612    snek/part_number_reg_n_0_[0]
    SLICE_X31Y21         LUT1 (Prop_lut1_I0_O)        0.152     2.764 r  snek/part_number[0]_rep__1_i_1/O
                         net (fo=1, routed)           0.713     3.478    snek/part_number[0]_rep__1_i_1_n_0
    SLICE_X31Y21         FDSE                                         r  snek/part_number_reg[0]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.433    52.310    snek/tile_clock
    SLICE_X31Y21         FDSE                                         r  snek/part_number_reg[0]_rep__1/C
                         clock pessimism              0.564    52.874    
                         clock uncertainty           -0.187    52.686    
    SLICE_X31Y21         FDSE (Setup_fdse_C_D)       -0.283    52.403    snek/part_number_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         52.403    
                         arrival time                          -3.478    
  -------------------------------------------------------------------
                         slack                                 48.926    

Slack (MET) :             49.435ns  (required time - arrival time)
  Source:                 snek/part_number_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.872ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.220ns  (logic 0.704ns (16.683%)  route 3.516ns (83.317%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 52.308 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.546    -0.966    snek/tile_clock
    SLICE_X35Y23         FDRE                                         r  snek/part_number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  snek/part_number_reg[3]/Q
                         net (fo=103, routed)         2.398     1.888    snek/part_number_reg_n_0_[3]
    SLICE_X38Y22         LUT6 (Prop_lut6_I1_O)        0.124     2.012 r  snek/part_number[7]_i_3/O
                         net (fo=2, routed)           1.118     3.130    snek/part_number[7]_i_3_n_0
    SLICE_X38Y22         LUT2 (Prop_lut2_I0_O)        0.124     3.254 r  snek/part_number[6]_i_1/O
                         net (fo=1, routed)           0.000     3.254    snek/in6[6]
    SLICE_X38Y22         FDRE                                         r  snek/part_number_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.431    52.308    snek/tile_clock
    SLICE_X38Y22         FDRE                                         r  snek/part_number_reg[6]/C
                         clock pessimism              0.492    52.800    
                         clock uncertainty           -0.187    52.612    
    SLICE_X38Y22         FDRE (Setup_fdre_C_D)        0.077    52.689    snek/part_number_reg[6]
  -------------------------------------------------------------------
                         required time                         52.689    
                         arrival time                          -3.254    
  -------------------------------------------------------------------
                         slack                                 49.435    

Slack (MET) :             49.450ns  (required time - arrival time)
  Source:                 snek/part_number_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.872ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.246ns  (logic 0.730ns (17.194%)  route 3.516ns (82.806%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 52.308 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.546    -0.966    snek/tile_clock
    SLICE_X35Y23         FDRE                                         r  snek/part_number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  snek/part_number_reg[3]/Q
                         net (fo=103, routed)         2.398     1.888    snek/part_number_reg_n_0_[3]
    SLICE_X38Y22         LUT6 (Prop_lut6_I1_O)        0.124     2.012 r  snek/part_number[7]_i_3/O
                         net (fo=2, routed)           1.118     3.130    snek/part_number[7]_i_3_n_0
    SLICE_X38Y22         LUT3 (Prop_lut3_I0_O)        0.150     3.280 r  snek/part_number[7]_i_2/O
                         net (fo=1, routed)           0.000     3.280    snek/in6[7]
    SLICE_X38Y22         FDRE                                         r  snek/part_number_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.431    52.308    snek/tile_clock
    SLICE_X38Y22         FDRE                                         r  snek/part_number_reg[7]/C
                         clock pessimism              0.492    52.800    
                         clock uncertainty           -0.187    52.612    
    SLICE_X38Y22         FDRE (Setup_fdre_C_D)        0.118    52.730    snek/part_number_reg[7]
  -------------------------------------------------------------------
                         required time                         52.730    
                         arrival time                          -3.280    
  -------------------------------------------------------------------
                         slack                                 49.450    

Slack (MET) :             49.588ns  (required time - arrival time)
  Source:                 snek/FSM_sequential_pstate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[1]_rep__0/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.872ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.451ns  (logic 0.580ns (16.806%)  route 2.871ns (83.194%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 52.309 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.562    -0.950    snek/tile_clock
    SLICE_X37Y38         FDCE                                         r  snek/FSM_sequential_pstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDCE (Prop_fdce_C_Q)         0.456    -0.494 f  snek/FSM_sequential_pstate_reg[1]/Q
                         net (fo=6, routed)           0.785     0.291    snek/pstate[1]
    SLICE_X37Y37         LUT1 (Prop_lut1_I0_O)        0.124     0.415 r  snek/part_number[7]_i_1/O
                         net (fo=17, routed)          2.086     2.502    snek/part_number[7]_i_1_n_0
    SLICE_X34Y21         FDRE                                         r  snek/part_number_reg[1]_rep__0/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.432    52.309    snek/tile_clock
    SLICE_X34Y21         FDRE                                         r  snek/part_number_reg[1]_rep__0/C
                         clock pessimism              0.492    52.801    
                         clock uncertainty           -0.187    52.613    
    SLICE_X34Y21         FDRE (Setup_fdre_C_R)       -0.524    52.089    snek/part_number_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         52.089    
                         arrival time                          -2.502    
  -------------------------------------------------------------------
                         slack                                 49.588    

Slack (MET) :             49.588ns  (required time - arrival time)
  Source:                 snek/FSM_sequential_pstate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[1]_rep__1/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.872ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.451ns  (logic 0.580ns (16.806%)  route 2.871ns (83.194%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 52.309 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.562    -0.950    snek/tile_clock
    SLICE_X37Y38         FDCE                                         r  snek/FSM_sequential_pstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDCE (Prop_fdce_C_Q)         0.456    -0.494 f  snek/FSM_sequential_pstate_reg[1]/Q
                         net (fo=6, routed)           0.785     0.291    snek/pstate[1]
    SLICE_X37Y37         LUT1 (Prop_lut1_I0_O)        0.124     0.415 r  snek/part_number[7]_i_1/O
                         net (fo=17, routed)          2.086     2.502    snek/part_number[7]_i_1_n_0
    SLICE_X34Y21         FDRE                                         r  snek/part_number_reg[1]_rep__1/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.432    52.309    snek/tile_clock
    SLICE_X34Y21         FDRE                                         r  snek/part_number_reg[1]_rep__1/C
                         clock pessimism              0.492    52.801    
                         clock uncertainty           -0.187    52.613    
    SLICE_X34Y21         FDRE (Setup_fdre_C_R)       -0.524    52.089    snek/part_number_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         52.089    
                         arrival time                          -2.502    
  -------------------------------------------------------------------
                         slack                                 49.588    

Slack (MET) :             49.665ns  (required time - arrival time)
  Source:                 snek/FSM_sequential_pstate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[0]_rep__0/S
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.872ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.470ns  (logic 0.580ns (16.714%)  route 2.890ns (83.286%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 52.310 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.562    -0.950    snek/tile_clock
    SLICE_X37Y38         FDCE                                         r  snek/FSM_sequential_pstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDCE (Prop_fdce_C_Q)         0.456    -0.494 f  snek/FSM_sequential_pstate_reg[1]/Q
                         net (fo=6, routed)           0.785     0.291    snek/pstate[1]
    SLICE_X37Y37         LUT1 (Prop_lut1_I0_O)        0.124     0.415 r  snek/part_number[7]_i_1/O
                         net (fo=17, routed)          2.105     2.521    snek/part_number[7]_i_1_n_0
    SLICE_X31Y21         FDSE                                         r  snek/part_number_reg[0]_rep__0/S
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.433    52.310    snek/tile_clock
    SLICE_X31Y21         FDSE                                         r  snek/part_number_reg[0]_rep__0/C
                         clock pessimism              0.492    52.802    
                         clock uncertainty           -0.187    52.614    
    SLICE_X31Y21         FDSE (Setup_fdse_C_S)       -0.429    52.185    snek/part_number_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         52.185    
                         arrival time                          -2.521    
  -------------------------------------------------------------------
                         slack                                 49.665    

Slack (MET) :             49.665ns  (required time - arrival time)
  Source:                 snek/FSM_sequential_pstate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[0]_rep__1/S
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.872ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.470ns  (logic 0.580ns (16.714%)  route 2.890ns (83.286%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 52.310 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.562    -0.950    snek/tile_clock
    SLICE_X37Y38         FDCE                                         r  snek/FSM_sequential_pstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDCE (Prop_fdce_C_Q)         0.456    -0.494 f  snek/FSM_sequential_pstate_reg[1]/Q
                         net (fo=6, routed)           0.785     0.291    snek/pstate[1]
    SLICE_X37Y37         LUT1 (Prop_lut1_I0_O)        0.124     0.415 r  snek/part_number[7]_i_1/O
                         net (fo=17, routed)          2.105     2.521    snek/part_number[7]_i_1_n_0
    SLICE_X31Y21         FDSE                                         r  snek/part_number_reg[0]_rep__1/S
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.433    52.310    snek/tile_clock
    SLICE_X31Y21         FDSE                                         r  snek/part_number_reg[0]_rep__1/C
                         clock pessimism              0.492    52.802    
                         clock uncertainty           -0.187    52.614    
    SLICE_X31Y21         FDSE (Setup_fdse_C_S)       -0.429    52.185    snek/part_number_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         52.185    
                         arrival time                          -2.521    
  -------------------------------------------------------------------
                         slack                                 49.665    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 snek/part_number_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.558    -0.623    snek/tile_clock
    SLICE_X34Y34         FDSE                                         r  snek/part_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDSE (Prop_fdse_C_Q)         0.164    -0.459 f  snek/part_number_reg[0]/Q
                         net (fo=101, routed)         0.175    -0.284    snek/part_number_reg_n_0_[0]
    SLICE_X34Y34         LUT1 (Prop_lut1_I0_O)        0.043    -0.241 r  snek/part_number[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    snek/in6[0]
    SLICE_X34Y34         FDSE                                         r  snek/part_number_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.825    -0.865    snek/tile_clock
    SLICE_X34Y34         FDSE                                         r  snek/part_number_reg[0]/C
                         clock pessimism              0.241    -0.623    
    SLICE_X34Y34         FDSE (Hold_fdse_C_D)         0.133    -0.490    snek/part_number_reg[0]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            display/clock_divide_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.589    -0.592    display/tile_clock
    SLICE_X64Y17         FDCE                                         r  display/clock_divide_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDCE (Prop_fdce_C_Q)         0.164    -0.428 r  display/clock_divide_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.314    display/clock_divide_reg_n_0_[2]
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.204 r  display/clock_divide_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.204    display/clock_divide_reg[0]_i_1_n_5
    SLICE_X64Y17         FDCE                                         r  display/clock_divide_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.858    -0.832    display/tile_clock
    SLICE_X64Y17         FDCE                                         r  display/clock_divide_reg[2]/C
                         clock pessimism              0.239    -0.592    
    SLICE_X64Y17         FDCE (Hold_fdce_C_D)         0.134    -0.458    display/clock_divide_reg[2]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            display/clock_divide_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.587    -0.594    display/tile_clock
    SLICE_X64Y19         FDCE                                         r  display/clock_divide_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDCE (Prop_fdce_C_Q)         0.164    -0.430 r  display/clock_divide_reg[10]/Q
                         net (fo=1, routed)           0.114    -0.316    display/clock_divide_reg_n_0_[10]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.206 r  display/clock_divide_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.206    display/clock_divide_reg[8]_i_1_n_5
    SLICE_X64Y19         FDCE                                         r  display/clock_divide_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.856    -0.834    display/tile_clock
    SLICE_X64Y19         FDCE                                         r  display/clock_divide_reg[10]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X64Y19         FDCE (Hold_fdce_C_D)         0.134    -0.460    display/clock_divide_reg[10]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            display/clock_divide_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.586    -0.595    display/tile_clock
    SLICE_X64Y20         FDCE                                         r  display/clock_divide_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  display/clock_divide_reg[14]/Q
                         net (fo=1, routed)           0.114    -0.317    display/clock_divide_reg_n_0_[14]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.207 r  display/clock_divide_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.207    display/clock_divide_reg[12]_i_1_n_5
    SLICE_X64Y20         FDCE                                         r  display/clock_divide_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.855    -0.835    display/tile_clock
    SLICE_X64Y20         FDCE                                         r  display/clock_divide_reg[14]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X64Y20         FDCE (Hold_fdce_C_D)         0.134    -0.461    display/clock_divide_reg[14]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            display/clock_divide_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.588    -0.593    display/tile_clock
    SLICE_X64Y18         FDCE                                         r  display/clock_divide_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  display/clock_divide_reg[6]/Q
                         net (fo=1, routed)           0.114    -0.315    display/clock_divide_reg_n_0_[6]
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.205 r  display/clock_divide_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.205    display/clock_divide_reg[4]_i_1_n_5
    SLICE_X64Y18         FDCE                                         r  display/clock_divide_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.857    -0.833    display/tile_clock
    SLICE_X64Y18         FDCE                                         r  display/clock_divide_reg[6]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X64Y18         FDCE (Hold_fdce_C_D)         0.134    -0.459    display/clock_divide_reg[6]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 snek/part_number_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.645%)  route 0.186ns (47.355%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.553    -0.628    snek/tile_clock
    SLICE_X38Y22         FDRE                                         r  snek/part_number_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  snek/part_number_reg[6]/Q
                         net (fo=7, routed)           0.186    -0.278    snek/part_number_reg_n_0_[6]
    SLICE_X38Y22         LUT3 (Prop_lut3_I1_O)        0.043    -0.235 r  snek/part_number[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.235    snek/in6[7]
    SLICE_X38Y22         FDRE                                         r  snek/part_number_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.819    -0.871    snek/tile_clock
    SLICE_X38Y22         FDRE                                         r  snek/part_number_reg[7]/C
                         clock pessimism              0.242    -0.628    
    SLICE_X38Y22         FDRE (Hold_fdre_C_D)         0.131    -0.497    snek/part_number_reg[7]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 snek/FSM_sequential_nstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/FSM_sequential_pstate_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.400%)  route 0.174ns (57.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.560    -0.621    snek/tile_clock
    SLICE_X37Y37         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.128    -0.493 r  snek/FSM_sequential_nstate_reg[1]/Q
                         net (fo=1, routed)           0.174    -0.319    snek/nstate[1]
    SLICE_X37Y38         FDCE                                         r  snek/FSM_sequential_pstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.830    -0.860    snek/tile_clock
    SLICE_X37Y38         FDCE                                         r  snek/FSM_sequential_pstate_reg[1]/C
                         clock pessimism              0.255    -0.604    
    SLICE_X37Y38         FDCE (Hold_fdce_C_D)         0.012    -0.592    snek/FSM_sequential_pstate_reg[1]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 snek/part_number_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.885%)  route 0.186ns (47.115%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.553    -0.628    snek/tile_clock
    SLICE_X38Y22         FDRE                                         r  snek/part_number_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  snek/part_number_reg[6]/Q
                         net (fo=7, routed)           0.186    -0.278    snek/part_number_reg_n_0_[6]
    SLICE_X38Y22         LUT2 (Prop_lut2_I1_O)        0.045    -0.233 r  snek/part_number[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    snek/in6[6]
    SLICE_X38Y22         FDRE                                         r  snek/part_number_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.819    -0.871    snek/tile_clock
    SLICE_X38Y22         FDRE                                         r  snek/part_number_reg[6]/C
                         clock pessimism              0.242    -0.628    
    SLICE_X38Y22         FDRE (Hold_fdre_C_D)         0.120    -0.508    snek/part_number_reg[6]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 snek/FSM_sequential_pstate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/FSM_sequential_nstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.187ns (47.082%)  route 0.210ns (52.918%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.561    -0.620    snek/tile_clock
    SLICE_X37Y38         FDCE                                         r  snek/FSM_sequential_pstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  snek/FSM_sequential_pstate_reg[1]/Q
                         net (fo=6, routed)           0.210    -0.269    snek/pstate[1]
    SLICE_X37Y37         LUT5 (Prop_lut5_I2_O)        0.046    -0.223 r  snek/FSM_sequential_nstate[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    snek/nstate__0[1]
    SLICE_X37Y37         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.828    -0.862    snek/tile_clock
    SLICE_X37Y37         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/C
                         clock pessimism              0.255    -0.606    
    SLICE_X37Y37         FDRE (Hold_fdre_C_D)         0.107    -0.499    snek/FSM_sequential_nstate_reg[1]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            display/clock_divide_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.589    -0.592    display/tile_clock
    SLICE_X64Y17         FDCE                                         r  display/clock_divide_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDCE (Prop_fdce_C_Q)         0.164    -0.428 r  display/clock_divide_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.314    display/clock_divide_reg_n_0_[2]
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.168 r  display/clock_divide_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.168    display/clock_divide_reg[0]_i_1_n_4
    SLICE_X64Y17         FDCE                                         r  display/clock_divide_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.858    -0.832    display/tile_clock
    SLICE_X64Y17         FDCE                                         r  display/clock_divide_reg[3]/C
                         clock pessimism              0.239    -0.592    
    SLICE_X64Y17         FDCE (Hold_fdce_C_D)         0.134    -0.458    display/clock_divide_reg[3]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tile_clock_vga_clock_1
Waveform(ns):       { 0.000 26.936 }
Period(ns):         53.872
Sources:            { graphics/clocks/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         53.872      50.928     RAMB18_X0Y4      srl_ramb18/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         53.872      50.928     RAMB18_X0Y4      srl_ramb18/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         53.872      50.928     RAMB18_X0Y0      srl_ramb18__0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         53.872      50.928     RAMB18_X0Y0      srl_ramb18__0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         53.872      50.928     RAMB18_X0Y6      srl_ramb18__1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         53.872      50.928     RAMB18_X0Y6      srl_ramb18__1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         53.872      50.928     RAMB18_X1Y10     srl_ramb18__10/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         53.872      50.928     RAMB18_X1Y10     srl_ramb18__10/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         53.872      50.928     RAMB18_X1Y6      srl_ramb18__11/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         53.872      50.928     RAMB18_X1Y6      srl_ramb18__11/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       53.872      159.488    MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X64Y17     display/clock_divide_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X64Y17     display/clock_divide_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X64Y19     display/clock_divide_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X64Y19     display/clock_divide_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X64Y19     display/clock_divide_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X64Y19     display/clock_divide_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X64Y20     display/clock_divide_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X64Y20     display/clock_divide_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X64Y20     display/clock_divide_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X64Y20     display/clock_divide_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X64Y17     display/clock_divide_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X64Y17     display/clock_divide_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X64Y19     display/clock_divide_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X64Y19     display/clock_divide_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X64Y19     display/clock_divide_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X64Y19     display/clock_divide_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X64Y20     display/clock_divide_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X64Y20     display/clock_divide_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X64Y20     display/clock_divide_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X64Y20     display/clock_divide_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_hd_vga_clock_1
  To Clock:  vga_hd_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack        7.913ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.913ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.423ns  (logic 1.932ns (35.626%)  route 3.491ns (64.374%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 14.600 - 13.468 ) 
    Source Clock Delay      (SCD):    2.078ns
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.553     2.078    graphics/hd/pixel_clock01_out
    SLICE_X28Y20         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDCE (Prop_fdce_C_Q)         0.456     2.534 f  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           1.209     3.743    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X30Y21         LUT4 (Prop_lut4_I1_O)        0.124     3.867 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.729     4.595    graphics/hd/h_video_i_2__0_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.719 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.589     5.309    graphics/hd/h_sync_state1__7
    SLICE_X36Y22         LUT6 (Prop_lut6_I4_O)        0.124     5.433 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.964     6.397    graphics/hd/v_count1__11
    SLICE_X33Y21         LUT2 (Prop_lut2_I1_O)        0.124     6.521 r  graphics/hd/v_count[0]_i_8__0/O
                         net (fo=1, routed)           0.000     6.521    graphics/hd/v_count[0]_i_8__0_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.053 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.053    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  graphics/hd/v_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.167    graphics/hd/v_count_reg[4]_i_1__0_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.501 r  graphics/hd/v_count_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.501    graphics/hd/v_count_reg[8]_i_1__0_n_6
    SLICE_X33Y23         FDCE                                         r  graphics/hd/v_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    12.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    12.558 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    13.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.170 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.430    14.600    graphics/hd/pixel_clock01_out
    SLICE_X33Y23         FDCE                                         r  graphics/hd/v_count_reg[9]/C
                         clock pessimism              0.903    15.503    
                         clock uncertainty           -0.151    15.352    
    SLICE_X33Y23         FDCE (Setup_fdce_C_D)        0.062    15.414    graphics/hd/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.414    
                         arrival time                          -7.501    
  -------------------------------------------------------------------
                         slack                                  7.913    

Slack (MET) :             7.934ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.402ns  (logic 1.911ns (35.376%)  route 3.491ns (64.624%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 14.600 - 13.468 ) 
    Source Clock Delay      (SCD):    2.078ns
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.553     2.078    graphics/hd/pixel_clock01_out
    SLICE_X28Y20         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDCE (Prop_fdce_C_Q)         0.456     2.534 f  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           1.209     3.743    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X30Y21         LUT4 (Prop_lut4_I1_O)        0.124     3.867 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.729     4.595    graphics/hd/h_video_i_2__0_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.719 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.589     5.309    graphics/hd/h_sync_state1__7
    SLICE_X36Y22         LUT6 (Prop_lut6_I4_O)        0.124     5.433 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.964     6.397    graphics/hd/v_count1__11
    SLICE_X33Y21         LUT2 (Prop_lut2_I1_O)        0.124     6.521 r  graphics/hd/v_count[0]_i_8__0/O
                         net (fo=1, routed)           0.000     6.521    graphics/hd/v_count[0]_i_8__0_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.053 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.053    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  graphics/hd/v_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.167    graphics/hd/v_count_reg[4]_i_1__0_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.480 r  graphics/hd/v_count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     7.480    graphics/hd/v_count_reg[8]_i_1__0_n_4
    SLICE_X33Y23         FDCE                                         r  graphics/hd/v_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    12.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    12.558 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    13.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.170 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.430    14.600    graphics/hd/pixel_clock01_out
    SLICE_X33Y23         FDCE                                         r  graphics/hd/v_count_reg[11]/C
                         clock pessimism              0.903    15.503    
                         clock uncertainty           -0.151    15.352    
    SLICE_X33Y23         FDCE (Setup_fdce_C_D)        0.062    15.414    graphics/hd/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.414    
                         arrival time                          -7.480    
  -------------------------------------------------------------------
                         slack                                  7.934    

Slack (MET) :             8.008ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.328ns  (logic 1.837ns (34.478%)  route 3.491ns (65.522%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 14.600 - 13.468 ) 
    Source Clock Delay      (SCD):    2.078ns
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.553     2.078    graphics/hd/pixel_clock01_out
    SLICE_X28Y20         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDCE (Prop_fdce_C_Q)         0.456     2.534 f  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           1.209     3.743    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X30Y21         LUT4 (Prop_lut4_I1_O)        0.124     3.867 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.729     4.595    graphics/hd/h_video_i_2__0_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.719 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.589     5.309    graphics/hd/h_sync_state1__7
    SLICE_X36Y22         LUT6 (Prop_lut6_I4_O)        0.124     5.433 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.964     6.397    graphics/hd/v_count1__11
    SLICE_X33Y21         LUT2 (Prop_lut2_I1_O)        0.124     6.521 r  graphics/hd/v_count[0]_i_8__0/O
                         net (fo=1, routed)           0.000     6.521    graphics/hd/v_count[0]_i_8__0_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.053 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.053    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  graphics/hd/v_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.167    graphics/hd/v_count_reg[4]_i_1__0_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.406 r  graphics/hd/v_count_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     7.406    graphics/hd/v_count_reg[8]_i_1__0_n_5
    SLICE_X33Y23         FDCE                                         r  graphics/hd/v_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    12.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    12.558 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    13.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.170 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.430    14.600    graphics/hd/pixel_clock01_out
    SLICE_X33Y23         FDCE                                         r  graphics/hd/v_count_reg[10]/C
                         clock pessimism              0.903    15.503    
                         clock uncertainty           -0.151    15.352    
    SLICE_X33Y23         FDCE (Setup_fdce_C_D)        0.062    15.414    graphics/hd/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.414    
                         arrival time                          -7.406    
  -------------------------------------------------------------------
                         slack                                  8.008    

Slack (MET) :             8.024ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.312ns  (logic 1.821ns (34.281%)  route 3.491ns (65.719%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 14.600 - 13.468 ) 
    Source Clock Delay      (SCD):    2.078ns
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.553     2.078    graphics/hd/pixel_clock01_out
    SLICE_X28Y20         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDCE (Prop_fdce_C_Q)         0.456     2.534 f  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           1.209     3.743    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X30Y21         LUT4 (Prop_lut4_I1_O)        0.124     3.867 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.729     4.595    graphics/hd/h_video_i_2__0_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.719 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.589     5.309    graphics/hd/h_sync_state1__7
    SLICE_X36Y22         LUT6 (Prop_lut6_I4_O)        0.124     5.433 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.964     6.397    graphics/hd/v_count1__11
    SLICE_X33Y21         LUT2 (Prop_lut2_I1_O)        0.124     6.521 r  graphics/hd/v_count[0]_i_8__0/O
                         net (fo=1, routed)           0.000     6.521    graphics/hd/v_count[0]_i_8__0_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.053 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.053    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  graphics/hd/v_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.167    graphics/hd/v_count_reg[4]_i_1__0_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.390 r  graphics/hd/v_count_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     7.390    graphics/hd/v_count_reg[8]_i_1__0_n_7
    SLICE_X33Y23         FDCE                                         r  graphics/hd/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    12.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    12.558 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    13.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.170 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.430    14.600    graphics/hd/pixel_clock01_out
    SLICE_X33Y23         FDCE                                         r  graphics/hd/v_count_reg[8]/C
                         clock pessimism              0.903    15.503    
                         clock uncertainty           -0.151    15.352    
    SLICE_X33Y23         FDCE (Setup_fdce_C_D)        0.062    15.414    graphics/hd/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.414    
                         arrival time                          -7.390    
  -------------------------------------------------------------------
                         slack                                  8.024    

Slack (MET) :             8.028ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.309ns  (logic 1.818ns (34.244%)  route 3.491ns (65.756%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.133ns = ( 14.601 - 13.468 ) 
    Source Clock Delay      (SCD):    2.078ns
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.553     2.078    graphics/hd/pixel_clock01_out
    SLICE_X28Y20         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDCE (Prop_fdce_C_Q)         0.456     2.534 f  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           1.209     3.743    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X30Y21         LUT4 (Prop_lut4_I1_O)        0.124     3.867 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.729     4.595    graphics/hd/h_video_i_2__0_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.719 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.589     5.309    graphics/hd/h_sync_state1__7
    SLICE_X36Y22         LUT6 (Prop_lut6_I4_O)        0.124     5.433 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.964     6.397    graphics/hd/v_count1__11
    SLICE_X33Y21         LUT2 (Prop_lut2_I1_O)        0.124     6.521 r  graphics/hd/v_count[0]_i_8__0/O
                         net (fo=1, routed)           0.000     6.521    graphics/hd/v_count[0]_i_8__0_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.053 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.053    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.387 r  graphics/hd/v_count_reg[4]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.387    graphics/hd/v_count_reg[4]_i_1__0_n_6
    SLICE_X33Y22         FDCE                                         r  graphics/hd/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    12.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    12.558 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    13.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.170 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.431    14.601    graphics/hd/pixel_clock01_out
    SLICE_X33Y22         FDCE                                         r  graphics/hd/v_count_reg[5]/C
                         clock pessimism              0.903    15.504    
                         clock uncertainty           -0.151    15.353    
    SLICE_X33Y22         FDCE (Setup_fdce_C_D)        0.062    15.415    graphics/hd/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.415    
                         arrival time                          -7.387    
  -------------------------------------------------------------------
                         slack                                  8.028    

Slack (MET) :             8.049ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.288ns  (logic 1.797ns (33.983%)  route 3.491ns (66.017%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.133ns = ( 14.601 - 13.468 ) 
    Source Clock Delay      (SCD):    2.078ns
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.553     2.078    graphics/hd/pixel_clock01_out
    SLICE_X28Y20         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDCE (Prop_fdce_C_Q)         0.456     2.534 f  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           1.209     3.743    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X30Y21         LUT4 (Prop_lut4_I1_O)        0.124     3.867 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.729     4.595    graphics/hd/h_video_i_2__0_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.719 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.589     5.309    graphics/hd/h_sync_state1__7
    SLICE_X36Y22         LUT6 (Prop_lut6_I4_O)        0.124     5.433 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.964     6.397    graphics/hd/v_count1__11
    SLICE_X33Y21         LUT2 (Prop_lut2_I1_O)        0.124     6.521 r  graphics/hd/v_count[0]_i_8__0/O
                         net (fo=1, routed)           0.000     6.521    graphics/hd/v_count[0]_i_8__0_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.053 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.053    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.366 r  graphics/hd/v_count_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     7.366    graphics/hd/v_count_reg[4]_i_1__0_n_4
    SLICE_X33Y22         FDCE                                         r  graphics/hd/v_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    12.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    12.558 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    13.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.170 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.431    14.601    graphics/hd/pixel_clock01_out
    SLICE_X33Y22         FDCE                                         r  graphics/hd/v_count_reg[7]/C
                         clock pessimism              0.903    15.504    
                         clock uncertainty           -0.151    15.353    
    SLICE_X33Y22         FDCE (Setup_fdce_C_D)        0.062    15.415    graphics/hd/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.415    
                         arrival time                          -7.366    
  -------------------------------------------------------------------
                         slack                                  8.049    

Slack (MET) :             8.123ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.214ns  (logic 1.723ns (33.046%)  route 3.491ns (66.954%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.133ns = ( 14.601 - 13.468 ) 
    Source Clock Delay      (SCD):    2.078ns
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.553     2.078    graphics/hd/pixel_clock01_out
    SLICE_X28Y20         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDCE (Prop_fdce_C_Q)         0.456     2.534 f  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           1.209     3.743    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X30Y21         LUT4 (Prop_lut4_I1_O)        0.124     3.867 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.729     4.595    graphics/hd/h_video_i_2__0_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.719 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.589     5.309    graphics/hd/h_sync_state1__7
    SLICE_X36Y22         LUT6 (Prop_lut6_I4_O)        0.124     5.433 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.964     6.397    graphics/hd/v_count1__11
    SLICE_X33Y21         LUT2 (Prop_lut2_I1_O)        0.124     6.521 r  graphics/hd/v_count[0]_i_8__0/O
                         net (fo=1, routed)           0.000     6.521    graphics/hd/v_count[0]_i_8__0_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.053 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.053    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.292 r  graphics/hd/v_count_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     7.292    graphics/hd/v_count_reg[4]_i_1__0_n_5
    SLICE_X33Y22         FDCE                                         r  graphics/hd/v_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    12.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    12.558 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    13.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.170 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.431    14.601    graphics/hd/pixel_clock01_out
    SLICE_X33Y22         FDCE                                         r  graphics/hd/v_count_reg[6]/C
                         clock pessimism              0.903    15.504    
                         clock uncertainty           -0.151    15.353    
    SLICE_X33Y22         FDCE (Setup_fdce_C_D)        0.062    15.415    graphics/hd/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.415    
                         arrival time                          -7.292    
  -------------------------------------------------------------------
                         slack                                  8.123    

Slack (MET) :             8.139ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.198ns  (logic 1.707ns (32.840%)  route 3.491ns (67.161%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.133ns = ( 14.601 - 13.468 ) 
    Source Clock Delay      (SCD):    2.078ns
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.553     2.078    graphics/hd/pixel_clock01_out
    SLICE_X28Y20         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDCE (Prop_fdce_C_Q)         0.456     2.534 f  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           1.209     3.743    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X30Y21         LUT4 (Prop_lut4_I1_O)        0.124     3.867 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.729     4.595    graphics/hd/h_video_i_2__0_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.719 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.589     5.309    graphics/hd/h_sync_state1__7
    SLICE_X36Y22         LUT6 (Prop_lut6_I4_O)        0.124     5.433 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.964     6.397    graphics/hd/v_count1__11
    SLICE_X33Y21         LUT2 (Prop_lut2_I1_O)        0.124     6.521 r  graphics/hd/v_count[0]_i_8__0/O
                         net (fo=1, routed)           0.000     6.521    graphics/hd/v_count[0]_i_8__0_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.053 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.053    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.276 r  graphics/hd/v_count_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     7.276    graphics/hd/v_count_reg[4]_i_1__0_n_7
    SLICE_X33Y22         FDCE                                         r  graphics/hd/v_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    12.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    12.558 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    13.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.170 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.431    14.601    graphics/hd/pixel_clock01_out
    SLICE_X33Y22         FDCE                                         r  graphics/hd/v_count_reg[4]/C
                         clock pessimism              0.903    15.504    
                         clock uncertainty           -0.151    15.353    
    SLICE_X33Y22         FDCE (Setup_fdce_C_D)        0.062    15.415    graphics/hd/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.415    
                         arrival time                          -7.276    
  -------------------------------------------------------------------
                         slack                                  8.139    

Slack (MET) :             8.290ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.049ns  (logic 1.558ns (30.858%)  route 3.491ns (69.142%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.135ns = ( 14.603 - 13.468 ) 
    Source Clock Delay      (SCD):    2.078ns
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.553     2.078    graphics/hd/pixel_clock01_out
    SLICE_X28Y20         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDCE (Prop_fdce_C_Q)         0.456     2.534 f  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           1.209     3.743    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X30Y21         LUT4 (Prop_lut4_I1_O)        0.124     3.867 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.729     4.595    graphics/hd/h_video_i_2__0_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.719 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.589     5.309    graphics/hd/h_sync_state1__7
    SLICE_X36Y22         LUT6 (Prop_lut6_I4_O)        0.124     5.433 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.964     6.397    graphics/hd/v_count1__11
    SLICE_X33Y21         LUT2 (Prop_lut2_I1_O)        0.124     6.521 r  graphics/hd/v_count[0]_i_8__0/O
                         net (fo=1, routed)           0.000     6.521    graphics/hd/v_count[0]_i_8__0_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     7.127 r  graphics/hd/v_count_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     7.127    graphics/hd/v_count_reg[0]_i_2__0_n_4
    SLICE_X33Y21         FDCE                                         r  graphics/hd/v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    12.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    12.558 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    13.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.170 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.433    14.603    graphics/hd/pixel_clock01_out
    SLICE_X33Y21         FDCE                                         r  graphics/hd/v_count_reg[3]/C
                         clock pessimism              0.903    15.506    
                         clock uncertainty           -0.151    15.355    
    SLICE_X33Y21         FDCE (Setup_fdce_C_D)        0.062    15.417    graphics/hd/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.417    
                         arrival time                          -7.127    
  -------------------------------------------------------------------
                         slack                                  8.290    

Slack (MET) :             8.349ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.990ns  (logic 1.499ns (30.040%)  route 3.491ns (69.960%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.135ns = ( 14.603 - 13.468 ) 
    Source Clock Delay      (SCD):    2.078ns
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.553     2.078    graphics/hd/pixel_clock01_out
    SLICE_X28Y20         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDCE (Prop_fdce_C_Q)         0.456     2.534 f  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           1.209     3.743    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X30Y21         LUT4 (Prop_lut4_I1_O)        0.124     3.867 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.729     4.595    graphics/hd/h_video_i_2__0_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.719 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.589     5.309    graphics/hd/h_sync_state1__7
    SLICE_X36Y22         LUT6 (Prop_lut6_I4_O)        0.124     5.433 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.964     6.397    graphics/hd/v_count1__11
    SLICE_X33Y21         LUT2 (Prop_lut2_I1_O)        0.124     6.521 r  graphics/hd/v_count[0]_i_8__0/O
                         net (fo=1, routed)           0.000     6.521    graphics/hd/v_count[0]_i_8__0_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     7.068 r  graphics/hd/v_count_reg[0]_i_2__0/O[2]
                         net (fo=1, routed)           0.000     7.068    graphics/hd/v_count_reg[0]_i_2__0_n_5
    SLICE_X33Y21         FDCE                                         r  graphics/hd/v_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    12.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    12.558 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    13.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.170 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.433    14.603    graphics/hd/pixel_clock01_out
    SLICE_X33Y21         FDCE                                         r  graphics/hd/v_count_reg[2]/C
                         clock pessimism              0.903    15.506    
                         clock uncertainty           -0.151    15.355    
    SLICE_X33Y21         FDCE (Setup_fdce_C_D)        0.062    15.417    graphics/hd/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.417    
                         arrival time                          -7.068    
  -------------------------------------------------------------------
                         slack                                  8.349    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 graphics/hd/h_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.798%)  route 0.101ns (35.202%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.566ns
    Source Clock Delay      (SCD):    0.450ns
    Clock Pessimism Removal (CPR):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.553     0.450    graphics/hd/pixel_clock01_out
    SLICE_X36Y22         FDRE                                         r  graphics/hd/h_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDRE (Prop_fdre_C_Q)         0.141     0.591 r  graphics/hd/h_video_reg/Q
                         net (fo=3, routed)           0.101     0.692    graphics/hd/h_video
    SLICE_X37Y22         LUT4 (Prop_lut4_I1_O)        0.045     0.737 r  graphics/hd/red_out[3]_i_1/O
                         net (fo=1, routed)           0.000     0.737    graphics/hd/red_out0[3]
    SLICE_X37Y22         FDCE                                         r  graphics/hd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.819     0.566    graphics/hd/pixel_clock01_out
    SLICE_X37Y22         FDCE                                         r  graphics/hd/red_out_reg[3]/C
                         clock pessimism             -0.103     0.463    
    SLICE_X37Y22         FDCE (Hold_fdce_C_D)         0.092     0.555    graphics/hd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.555    
                         arrival time                           0.737    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 food/rng/value_reg[16]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[15]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.575%)  route 0.122ns (46.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.560    -0.621    food/rng/value_reg[19]_0
    SLICE_X28Y37         FDPE                                         r  food/rng/value_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.480 r  food/rng/value_reg[16]/Q
                         net (fo=1, routed)           0.122    -0.358    food/rng/value_reg_n_0_[16]
    SLICE_X28Y37         FDPE                                         r  food/rng/value_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.829    -0.861    food/rng/value_reg[19]_0
    SLICE_X28Y37         FDPE                                         r  food/rng/value_reg[15]/C
                         clock pessimism              0.239    -0.621    
    SLICE_X28Y37         FDPE (Hold_fdpe_C_D)         0.047    -0.574    food/rng/value_reg[15]
  -------------------------------------------------------------------
                         required time                          0.574    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 food/rng/value_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.128ns (50.360%)  route 0.126ns (49.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.559    -0.622    food/rng/value_reg[19]_0
    SLICE_X28Y35         FDPE                                         r  food/rng/value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y35         FDPE (Prop_fdpe_C_Q)         0.128    -0.494 r  food/rng/value_reg[7]/Q
                         net (fo=2, routed)           0.126    -0.368    food/rng/Q[7]
    SLICE_X28Y35         FDPE                                         r  food/rng/value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.828    -0.862    food/rng/value_reg[19]_0
    SLICE_X28Y35         FDPE                                         r  food/rng/value_reg[6]/C
                         clock pessimism              0.239    -0.622    
    SLICE_X28Y35         FDPE (Hold_fdpe_C_D)         0.022    -0.600    food/rng/value_reg[6]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 food/rng/value_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[12]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.513%)  route 0.181ns (52.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.560    -0.621    food/rng/value_reg[19]_0
    SLICE_X30Y37         FDPE                                         r  food/rng/value_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDPE (Prop_fdpe_C_Q)         0.164    -0.457 r  food/rng/value_reg[13]/Q
                         net (fo=2, routed)           0.181    -0.276    food/rng/Q[13]
    SLICE_X30Y35         FDPE                                         r  food/rng/value_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.827    -0.863    food/rng/value_reg[19]_0
    SLICE_X30Y35         FDPE                                         r  food/rng/value_reg[12]/C
                         clock pessimism              0.255    -0.607    
    SLICE_X30Y35         FDPE (Hold_fdpe_C_D)         0.063    -0.544    food/rng/value_reg[12]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_sync_state_reg/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.186ns (29.711%)  route 0.440ns (70.289%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.567ns
    Source Clock Delay      (SCD):    0.448ns
    Clock Pessimism Removal (CPR):    -0.145ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.551     0.448    graphics/hd/pixel_clock01_out
    SLICE_X33Y23         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDCE (Prop_fdce_C_Q)         0.141     0.589 f  graphics/hd/v_count_reg[11]/Q
                         net (fo=7, routed)           0.440     1.029    graphics/hd/sen_v_count[1]_13[11]
    SLICE_X36Y21         LUT4 (Prop_lut4_I1_O)        0.045     1.074 r  graphics/hd/i_0_LOPT_REMAP/O
                         net (fo=1, routed)           0.000     1.074    graphics/hd/v_sync_state0
    SLICE_X36Y21         FDCE                                         r  graphics/hd/v_sync_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.820     0.567    graphics/hd/pixel_clock01_out
    SLICE_X36Y21         FDCE                                         r  graphics/hd/v_sync_state_reg/C
                         clock pessimism              0.145     0.712    
    SLICE_X36Y21         FDCE (Hold_fdce_C_D)         0.092     0.804    graphics/hd/v_sync_state_reg
  -------------------------------------------------------------------
                         required time                         -0.804    
                         arrival time                           1.074    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 food/rng/value_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.398%)  route 0.232ns (58.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.559    -0.622    food/rng/value_reg[19]_0
    SLICE_X30Y35         FDPE                                         r  food/rng/value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y35         FDPE (Prop_fdpe_C_Q)         0.164    -0.458 r  food/rng/value_reg[10]/Q
                         net (fo=2, routed)           0.232    -0.226    food/rng/Q[10]
    SLICE_X28Y35         FDPE                                         r  food/rng/value_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.828    -0.862    food/rng/value_reg[19]_0
    SLICE_X28Y35         FDPE                                         r  food/rng/value_reg[9]/C
                         clock pessimism              0.274    -0.587    
    SLICE_X28Y35         FDPE (Hold_fdpe_C_D)         0.078    -0.509    food/rng/value_reg[9]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 food/rng/value_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.580%)  route 0.234ns (62.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.559    -0.622    food/rng/value_reg[19]_0
    SLICE_X28Y35         FDPE                                         r  food/rng/value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y35         FDPE (Prop_fdpe_C_Q)         0.141    -0.481 r  food/rng/value_reg[2]/Q
                         net (fo=2, routed)           0.234    -0.247    food/rng/Q[2]
    SLICE_X28Y37         FDPE                                         r  food/rng/value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.829    -0.861    food/rng/value_reg[19]_0
    SLICE_X28Y37         FDPE                                         r  food/rng/value_reg[1]/C
                         clock pessimism              0.254    -0.606    
    SLICE_X28Y37         FDPE (Hold_fdpe_C_D)         0.076    -0.530    food/rng/value_reg[1]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/h_sync_state_reg/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.186ns (29.056%)  route 0.454ns (70.944%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.567ns
    Source Clock Delay      (SCD):    0.450ns
    Clock Pessimism Removal (CPR):    -0.145ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.553     0.450    graphics/hd/pixel_clock01_out
    SLICE_X28Y22         FDCE                                         r  graphics/hd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y22         FDCE (Prop_fdce_C_Q)         0.141     0.591 f  graphics/hd/h_count_reg[11]/Q
                         net (fo=9, routed)           0.454     1.045    graphics/hd/sen_h_count[1]_15[11]
    SLICE_X36Y21         LUT6 (Prop_lut6_I4_O)        0.045     1.090 r  graphics/hd/h_sync_state_i_1__0/O
                         net (fo=1, routed)           0.000     1.090    graphics/hd/h_sync_state0
    SLICE_X36Y21         FDCE                                         r  graphics/hd/h_sync_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.820     0.567    graphics/hd/pixel_clock01_out
    SLICE_X36Y21         FDCE                                         r  graphics/hd/h_sync_state_reg/C
                         clock pessimism              0.145     0.712    
    SLICE_X36Y21         FDCE (Hold_fdce_C_D)         0.091     0.803    graphics/hd/h_sync_state_reg
  -------------------------------------------------------------------
                         required time                         -0.803    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 food/rng/value_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.102%)  route 0.194ns (57.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.559    -0.622    food/rng/value_reg[19]_0
    SLICE_X28Y35         FDPE                                         r  food/rng/value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y35         FDPE (Prop_fdpe_C_Q)         0.141    -0.481 r  food/rng/value_reg[5]/Q
                         net (fo=2, routed)           0.194    -0.287    food/rng/Q[5]
    SLICE_X28Y35         FDPE                                         r  food/rng/value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.828    -0.862    food/rng/value_reg[19]_0
    SLICE_X28Y35         FDPE                                         r  food/rng/value_reg[4]/C
                         clock pessimism              0.239    -0.622    
    SLICE_X28Y35         FDPE (Hold_fdpe_C_D)         0.047    -0.575    food/rng/value_reg[4]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 food/rng/value_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.128ns (40.881%)  route 0.185ns (59.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.559    -0.622    food/rng/value_reg[19]_0
    SLICE_X28Y35         FDPE                                         r  food/rng/value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y35         FDPE (Prop_fdpe_C_Q)         0.128    -0.494 r  food/rng/value_reg[9]/Q
                         net (fo=2, routed)           0.185    -0.309    food/rng/Q[9]
    SLICE_X28Y35         FDPE                                         r  food/rng/value_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.828    -0.862    food/rng/value_reg[19]_0
    SLICE_X28Y35         FDPE                                         r  food/rng/value_reg[8]/C
                         clock pessimism              0.239    -0.622    
    SLICE_X28Y35         FDPE (Hold_fdpe_C_D)         0.023    -0.599    food/rng/value_reg[8]
  -------------------------------------------------------------------
                         required time                          0.599    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_hd_vga_clock_1
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { graphics/clocks/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.468      11.313     BUFGCTRL_X0Y4    h_count_reg[11]_i_2__0/I
Min Period        n/a     BUFG/I              n/a            2.155         13.468      11.313     BUFGCTRL_X0Y5    graphics/clocks/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         13.468      12.219     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDPE/C              n/a            1.000         13.468      12.468     SLICE_X28Y37     food/rng/value_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         13.468      12.468     SLICE_X30Y35     food/rng/value_reg[10]/C
Min Period        n/a     FDPE/C              n/a            1.000         13.468      12.468     SLICE_X30Y35     food/rng/value_reg[11]/C
Min Period        n/a     FDPE/C              n/a            1.000         13.468      12.468     SLICE_X30Y35     food/rng/value_reg[12]/C
Min Period        n/a     FDPE/C              n/a            1.000         13.468      12.468     SLICE_X30Y37     food/rng/value_reg[13]/C
Min Period        n/a     FDPE/C              n/a            1.000         13.468      12.468     SLICE_X30Y37     food/rng/value_reg[14]/C
Min Period        n/a     FDPE/C              n/a            1.000         13.468      12.468     SLICE_X28Y37     food/rng/value_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.468      199.892    MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X28Y37     food/rng/value_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X28Y37     food/rng/value_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X30Y35     food/rng/value_reg[10]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X30Y35     food/rng/value_reg[10]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X30Y35     food/rng/value_reg[11]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X30Y35     food/rng/value_reg[11]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X30Y35     food/rng/value_reg[12]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X30Y35     food/rng/value_reg[12]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X30Y37     food/rng/value_reg[13]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X30Y37     food/rng/value_reg[13]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X28Y37     food/rng/value_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X28Y37     food/rng/value_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X30Y35     food/rng/value_reg[10]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X30Y35     food/rng/value_reg[10]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X30Y35     food/rng/value_reg[11]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X30Y35     food/rng/value_reg[11]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X30Y35     food/rng/value_reg[12]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X30Y35     food/rng/value_reg[12]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X30Y37     food/rng/value_reg[13]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X30Y37     food/rng/value_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_sd_vga_clock_1
  To Clock:  vga_sd_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack       74.640ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.278ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.904ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             74.640ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.808ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.736ns  (logic 0.952ns (16.597%)  route 4.784ns (83.403%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.125ns = ( 81.933 - 80.808 ) 
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.914ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.554     2.067    graphics/sd/pixel_clock0
    SLICE_X39Y18         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDCE (Prop_fdce_C_Q)         0.456     2.523 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           1.022     3.544    graphics/sd/Q[6]
    SLICE_X38Y18         LUT3 (Prop_lut3_I1_O)        0.124     3.668 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.157     4.826    graphics/sd/h_video_i_2_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I4_O)        0.124     4.950 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.466     5.416    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X38Y21         LUT5 (Prop_lut5_I0_O)        0.124     5.540 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          1.170     6.710    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.834 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.969     7.803    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X39Y22         FDCE                                         r  graphics/sd/v_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    79.734 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    80.248    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    80.502 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.431    81.933    graphics/sd/pixel_clock0
    SLICE_X39Y22         FDCE                                         r  graphics/sd/v_count_reg[10]/C
                         clock pessimism              0.914    82.847    
                         clock uncertainty           -0.199    82.648    
    SLICE_X39Y22         FDCE (Setup_fdce_C_CE)      -0.205    82.443    graphics/sd/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         82.443    
                         arrival time                          -7.803    
  -------------------------------------------------------------------
                         slack                                 74.640    

Slack (MET) :             74.640ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.808ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.736ns  (logic 0.952ns (16.597%)  route 4.784ns (83.403%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.125ns = ( 81.933 - 80.808 ) 
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.914ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.554     2.067    graphics/sd/pixel_clock0
    SLICE_X39Y18         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDCE (Prop_fdce_C_Q)         0.456     2.523 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           1.022     3.544    graphics/sd/Q[6]
    SLICE_X38Y18         LUT3 (Prop_lut3_I1_O)        0.124     3.668 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.157     4.826    graphics/sd/h_video_i_2_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I4_O)        0.124     4.950 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.466     5.416    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X38Y21         LUT5 (Prop_lut5_I0_O)        0.124     5.540 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          1.170     6.710    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.834 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.969     7.803    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X39Y22         FDCE                                         r  graphics/sd/v_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    79.734 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    80.248    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    80.502 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.431    81.933    graphics/sd/pixel_clock0
    SLICE_X39Y22         FDCE                                         r  graphics/sd/v_count_reg[11]/C
                         clock pessimism              0.914    82.847    
                         clock uncertainty           -0.199    82.648    
    SLICE_X39Y22         FDCE (Setup_fdce_C_CE)      -0.205    82.443    graphics/sd/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         82.443    
                         arrival time                          -7.803    
  -------------------------------------------------------------------
                         slack                                 74.640    

Slack (MET) :             74.640ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.808ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.736ns  (logic 0.952ns (16.597%)  route 4.784ns (83.403%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.125ns = ( 81.933 - 80.808 ) 
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.914ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.554     2.067    graphics/sd/pixel_clock0
    SLICE_X39Y18         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDCE (Prop_fdce_C_Q)         0.456     2.523 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           1.022     3.544    graphics/sd/Q[6]
    SLICE_X38Y18         LUT3 (Prop_lut3_I1_O)        0.124     3.668 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.157     4.826    graphics/sd/h_video_i_2_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I4_O)        0.124     4.950 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.466     5.416    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X38Y21         LUT5 (Prop_lut5_I0_O)        0.124     5.540 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          1.170     6.710    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.834 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.969     7.803    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X39Y22         FDCE                                         r  graphics/sd/v_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    79.734 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    80.248    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    80.502 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.431    81.933    graphics/sd/pixel_clock0
    SLICE_X39Y22         FDCE                                         r  graphics/sd/v_count_reg[8]/C
                         clock pessimism              0.914    82.847    
                         clock uncertainty           -0.199    82.648    
    SLICE_X39Y22         FDCE (Setup_fdce_C_CE)      -0.205    82.443    graphics/sd/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         82.443    
                         arrival time                          -7.803    
  -------------------------------------------------------------------
                         slack                                 74.640    

Slack (MET) :             74.640ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.808ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.736ns  (logic 0.952ns (16.597%)  route 4.784ns (83.403%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.125ns = ( 81.933 - 80.808 ) 
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.914ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.554     2.067    graphics/sd/pixel_clock0
    SLICE_X39Y18         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDCE (Prop_fdce_C_Q)         0.456     2.523 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           1.022     3.544    graphics/sd/Q[6]
    SLICE_X38Y18         LUT3 (Prop_lut3_I1_O)        0.124     3.668 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.157     4.826    graphics/sd/h_video_i_2_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I4_O)        0.124     4.950 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.466     5.416    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X38Y21         LUT5 (Prop_lut5_I0_O)        0.124     5.540 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          1.170     6.710    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.834 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.969     7.803    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X39Y22         FDCE                                         r  graphics/sd/v_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    79.734 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    80.248    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    80.502 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.431    81.933    graphics/sd/pixel_clock0
    SLICE_X39Y22         FDCE                                         r  graphics/sd/v_count_reg[9]/C
                         clock pessimism              0.914    82.847    
                         clock uncertainty           -0.199    82.648    
    SLICE_X39Y22         FDCE (Setup_fdce_C_CE)      -0.205    82.443    graphics/sd/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         82.443    
                         arrival time                          -7.803    
  -------------------------------------------------------------------
                         slack                                 74.640    

Slack (MET) :             74.783ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.808ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.595ns  (logic 0.952ns (17.015%)  route 4.643ns (82.985%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 81.935 - 80.808 ) 
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.914ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.554     2.067    graphics/sd/pixel_clock0
    SLICE_X39Y18         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDCE (Prop_fdce_C_Q)         0.456     2.523 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           1.022     3.544    graphics/sd/Q[6]
    SLICE_X38Y18         LUT3 (Prop_lut3_I1_O)        0.124     3.668 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.157     4.826    graphics/sd/h_video_i_2_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I4_O)        0.124     4.950 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.466     5.416    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X38Y21         LUT5 (Prop_lut5_I0_O)        0.124     5.540 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          1.170     6.710    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.834 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.828     7.662    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X39Y21         FDCE                                         r  graphics/sd/v_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    79.734 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    80.248    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    80.502 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.433    81.935    graphics/sd/pixel_clock0
    SLICE_X39Y21         FDCE                                         r  graphics/sd/v_count_reg[4]/C
                         clock pessimism              0.914    82.849    
                         clock uncertainty           -0.199    82.650    
    SLICE_X39Y21         FDCE (Setup_fdce_C_CE)      -0.205    82.445    graphics/sd/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         82.445    
                         arrival time                          -7.662    
  -------------------------------------------------------------------
                         slack                                 74.783    

Slack (MET) :             74.783ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.808ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.595ns  (logic 0.952ns (17.015%)  route 4.643ns (82.985%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 81.935 - 80.808 ) 
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.914ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.554     2.067    graphics/sd/pixel_clock0
    SLICE_X39Y18         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDCE (Prop_fdce_C_Q)         0.456     2.523 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           1.022     3.544    graphics/sd/Q[6]
    SLICE_X38Y18         LUT3 (Prop_lut3_I1_O)        0.124     3.668 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.157     4.826    graphics/sd/h_video_i_2_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I4_O)        0.124     4.950 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.466     5.416    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X38Y21         LUT5 (Prop_lut5_I0_O)        0.124     5.540 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          1.170     6.710    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.834 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.828     7.662    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X39Y21         FDCE                                         r  graphics/sd/v_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    79.734 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    80.248    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    80.502 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.433    81.935    graphics/sd/pixel_clock0
    SLICE_X39Y21         FDCE                                         r  graphics/sd/v_count_reg[5]/C
                         clock pessimism              0.914    82.849    
                         clock uncertainty           -0.199    82.650    
    SLICE_X39Y21         FDCE (Setup_fdce_C_CE)      -0.205    82.445    graphics/sd/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         82.445    
                         arrival time                          -7.662    
  -------------------------------------------------------------------
                         slack                                 74.783    

Slack (MET) :             74.783ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.808ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.595ns  (logic 0.952ns (17.015%)  route 4.643ns (82.985%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 81.935 - 80.808 ) 
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.914ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.554     2.067    graphics/sd/pixel_clock0
    SLICE_X39Y18         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDCE (Prop_fdce_C_Q)         0.456     2.523 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           1.022     3.544    graphics/sd/Q[6]
    SLICE_X38Y18         LUT3 (Prop_lut3_I1_O)        0.124     3.668 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.157     4.826    graphics/sd/h_video_i_2_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I4_O)        0.124     4.950 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.466     5.416    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X38Y21         LUT5 (Prop_lut5_I0_O)        0.124     5.540 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          1.170     6.710    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.834 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.828     7.662    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X39Y21         FDCE                                         r  graphics/sd/v_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    79.734 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    80.248    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    80.502 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.433    81.935    graphics/sd/pixel_clock0
    SLICE_X39Y21         FDCE                                         r  graphics/sd/v_count_reg[6]/C
                         clock pessimism              0.914    82.849    
                         clock uncertainty           -0.199    82.650    
    SLICE_X39Y21         FDCE (Setup_fdce_C_CE)      -0.205    82.445    graphics/sd/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         82.445    
                         arrival time                          -7.662    
  -------------------------------------------------------------------
                         slack                                 74.783    

Slack (MET) :             74.783ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.808ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.595ns  (logic 0.952ns (17.015%)  route 4.643ns (82.985%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 81.935 - 80.808 ) 
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.914ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.554     2.067    graphics/sd/pixel_clock0
    SLICE_X39Y18         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDCE (Prop_fdce_C_Q)         0.456     2.523 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           1.022     3.544    graphics/sd/Q[6]
    SLICE_X38Y18         LUT3 (Prop_lut3_I1_O)        0.124     3.668 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.157     4.826    graphics/sd/h_video_i_2_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I4_O)        0.124     4.950 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.466     5.416    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X38Y21         LUT5 (Prop_lut5_I0_O)        0.124     5.540 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          1.170     6.710    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.834 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.828     7.662    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X39Y21         FDCE                                         r  graphics/sd/v_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    79.734 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    80.248    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    80.502 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.433    81.935    graphics/sd/pixel_clock0
    SLICE_X39Y21         FDCE                                         r  graphics/sd/v_count_reg[7]/C
                         clock pessimism              0.914    82.849    
                         clock uncertainty           -0.199    82.650    
    SLICE_X39Y21         FDCE (Setup_fdce_C_CE)      -0.205    82.445    graphics/sd/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         82.445    
                         arrival time                          -7.662    
  -------------------------------------------------------------------
                         slack                                 74.783    

Slack (MET) :             75.077ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.808ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.302ns  (logic 0.952ns (17.954%)  route 4.350ns (82.046%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.128ns = ( 81.936 - 80.808 ) 
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.914ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.554     2.067    graphics/sd/pixel_clock0
    SLICE_X39Y18         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDCE (Prop_fdce_C_Q)         0.456     2.523 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           1.022     3.544    graphics/sd/Q[6]
    SLICE_X38Y18         LUT3 (Prop_lut3_I1_O)        0.124     3.668 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.157     4.826    graphics/sd/h_video_i_2_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I4_O)        0.124     4.950 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.466     5.416    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X38Y21         LUT5 (Prop_lut5_I0_O)        0.124     5.540 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          1.170     6.710    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.834 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.536     7.369    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X39Y20         FDCE                                         r  graphics/sd/v_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    79.734 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    80.248    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    80.502 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.434    81.936    graphics/sd/pixel_clock0
    SLICE_X39Y20         FDCE                                         r  graphics/sd/v_count_reg[0]/C
                         clock pessimism              0.914    82.850    
                         clock uncertainty           -0.199    82.651    
    SLICE_X39Y20         FDCE (Setup_fdce_C_CE)      -0.205    82.446    graphics/sd/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         82.446    
                         arrival time                          -7.369    
  -------------------------------------------------------------------
                         slack                                 75.077    

Slack (MET) :             75.077ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.808ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.302ns  (logic 0.952ns (17.954%)  route 4.350ns (82.046%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.128ns = ( 81.936 - 80.808 ) 
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.914ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.554     2.067    graphics/sd/pixel_clock0
    SLICE_X39Y18         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDCE (Prop_fdce_C_Q)         0.456     2.523 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           1.022     3.544    graphics/sd/Q[6]
    SLICE_X38Y18         LUT3 (Prop_lut3_I1_O)        0.124     3.668 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.157     4.826    graphics/sd/h_video_i_2_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I4_O)        0.124     4.950 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.466     5.416    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X38Y21         LUT5 (Prop_lut5_I0_O)        0.124     5.540 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          1.170     6.710    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.834 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.536     7.369    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X39Y20         FDCE                                         r  graphics/sd/v_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    79.734 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    80.248    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    80.502 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.434    81.936    graphics/sd/pixel_clock0
    SLICE_X39Y20         FDCE                                         r  graphics/sd/v_count_reg[1]/C
                         clock pessimism              0.914    82.850    
                         clock uncertainty           -0.199    82.651    
    SLICE_X39Y20         FDCE (Setup_fdce_C_CE)      -0.205    82.446    graphics/sd/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                         82.446    
                         arrival time                          -7.369    
  -------------------------------------------------------------------
                         slack                                 75.077    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.393%)  route 0.190ns (47.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.551ns
    Source Clock Delay      (SCD):    0.439ns
    Clock Pessimism Removal (CPR):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.558     0.439    graphics/sd/pixel_clock0
    SLICE_X38Y16         FDCE                                         r  graphics/sd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         FDCE (Prop_fdce_C_Q)         0.164     0.603 r  graphics/sd/h_count_reg[6]/Q
                         net (fo=19, routed)          0.190     0.793    graphics/sd/Q[2]
    SLICE_X38Y16         LUT6 (Prop_lut6_I0_O)        0.045     0.838 r  graphics/sd/h_count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.838    graphics/sd/h_count[8]
    SLICE_X38Y16         FDCE                                         r  graphics/sd/h_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.825     0.551    graphics/sd/pixel_clock0
    SLICE_X38Y16         FDCE                                         r  graphics/sd/h_count_reg[8]/C
                         clock pessimism             -0.112     0.439    
    SLICE_X38Y16         FDCE (Hold_fdce_C_D)         0.121     0.560    graphics/sd/h_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.560    
                         arrival time                           0.838    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.237%)  route 0.199ns (48.763%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.551ns
    Source Clock Delay      (SCD):    0.439ns
    Clock Pessimism Removal (CPR):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.558     0.439    graphics/sd/pixel_clock0
    SLICE_X38Y16         FDCE                                         r  graphics/sd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         FDCE (Prop_fdce_C_Q)         0.164     0.603 r  graphics/sd/h_count_reg[6]/Q
                         net (fo=19, routed)          0.199     0.802    graphics/sd/Q[2]
    SLICE_X38Y16         LUT6 (Prop_lut6_I0_O)        0.045     0.847 r  graphics/sd/h_count[7]_i_1/O
                         net (fo=1, routed)           0.000     0.847    graphics/sd/h_count[7]
    SLICE_X38Y16         FDCE                                         r  graphics/sd/h_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.825     0.551    graphics/sd/pixel_clock0
    SLICE_X38Y16         FDCE                                         r  graphics/sd/h_count_reg[7]/C
                         clock pessimism             -0.112     0.439    
    SLICE_X38Y16         FDCE (Hold_fdce_C_D)         0.121     0.560    graphics/sd/h_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.560    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_sync_state_reg/D
                            (rising edge-triggered cell FDPE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.186ns (44.946%)  route 0.228ns (55.054%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.547ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    0.079ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X39Y20         FDCE                                         r  graphics/sd/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/v_count_reg[1]/Q
                         net (fo=3, routed)           0.228     0.804    graphics/sd/sen_v_count[0]_12[1]
    SLICE_X40Y21         LUT6 (Prop_lut6_I4_O)        0.045     0.849 r  graphics/sd/v_sync_state_i_1/O
                         net (fo=1, routed)           0.000     0.849    graphics/sd/v_sync_state_i_1_n_0
    SLICE_X40Y21         FDPE                                         r  graphics/sd/v_sync_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.821     0.547    graphics/sd/pixel_clock0
    SLICE_X40Y21         FDPE                                         r  graphics/sd/v_sync_state_reg/C
                         clock pessimism             -0.079     0.468    
    SLICE_X40Y21         FDPE (Hold_fdpe_C_D)         0.091     0.559    graphics/sd/v_sync_state_reg
  -------------------------------------------------------------------
                         required time                         -0.559    
                         arrival time                           0.849    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 graphics/sd/v_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.212ns (51.071%)  route 0.203ns (48.929%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.543ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X38Y21         FDRE                                         r  graphics/sd/v_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y21         FDRE (Prop_fdre_C_Q)         0.164     0.598 r  graphics/sd/v_video_reg/Q
                         net (fo=3, routed)           0.203     0.801    graphics/sd/v_video
    SLICE_X36Y23         LUT4 (Prop_lut4_I0_O)        0.048     0.849 r  graphics/sd/green_out[3]_i_1/O
                         net (fo=1, routed)           0.000     0.849    graphics/sd/green_out0[3]
    SLICE_X36Y23         FDCE                                         r  graphics/sd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.817     0.543    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/green_out_reg[3]/C
                         clock pessimism             -0.098     0.445    
    SLICE_X36Y23         FDCE (Hold_fdce_C_D)         0.107     0.552    graphics/sd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.849    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 graphics/sd/v_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.209ns (50.715%)  route 0.203ns (49.285%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.543ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X38Y21         FDRE                                         r  graphics/sd/v_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y21         FDRE (Prop_fdre_C_Q)         0.164     0.598 r  graphics/sd/v_video_reg/Q
                         net (fo=3, routed)           0.203     0.801    graphics/sd/v_video
    SLICE_X36Y23         LUT5 (Prop_lut5_I2_O)        0.045     0.846 r  graphics/sd/blue_out[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.846    graphics/sd/blue_out0[2]
    SLICE_X36Y23         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.817     0.543    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
                         clock pessimism             -0.098     0.445    
    SLICE_X36Y23         FDCE (Hold_fdce_C_D)         0.091     0.536    graphics/sd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.536    
                         arrival time                           0.846    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 graphics/sd/v_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.209ns (50.592%)  route 0.204ns (49.408%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.543ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X38Y21         FDRE                                         r  graphics/sd/v_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y21         FDRE (Prop_fdre_C_Q)         0.164     0.598 r  graphics/sd/v_video_reg/Q
                         net (fo=3, routed)           0.204     0.802    graphics/sd/v_video
    SLICE_X36Y23         LUT4 (Prop_lut4_I0_O)        0.045     0.847 r  graphics/sd/red_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.847    graphics/sd/red_out0[3]
    SLICE_X36Y23         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.817     0.543    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/red_out_reg[3]/C
                         clock pessimism             -0.098     0.445    
    SLICE_X36Y23         FDCE (Hold_fdce_C_D)         0.092     0.537    graphics/sd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.537    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.209ns (46.602%)  route 0.239ns (53.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.552ns
    Source Clock Delay      (SCD):    0.437ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.556     0.437    graphics/sd/pixel_clock0
    SLICE_X38Y18         FDCE                                         r  graphics/sd/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDCE (Prop_fdce_C_Q)         0.164     0.601 r  graphics/sd/h_count_reg[0]/Q
                         net (fo=14, routed)          0.239     0.841    graphics/sd/sen_h_count[0]_14[0]
    SLICE_X38Y15         LUT6 (Prop_lut6_I1_O)        0.045     0.886 r  graphics/sd/h_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.886    graphics/sd/h_count[2]
    SLICE_X38Y15         FDCE                                         r  graphics/sd/h_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.826     0.552    graphics/sd/pixel_clock0
    SLICE_X38Y15         FDCE                                         r  graphics/sd/h_count_reg[2]/C
                         clock pessimism             -0.098     0.454    
    SLICE_X38Y15         FDCE (Hold_fdce_C_D)         0.121     0.575    graphics/sd/h_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.575    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.547ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X39Y20         FDCE                                         r  graphics/sd/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDCE (Prop_fdce_C_Q)         0.141     0.576 f  graphics/sd/v_count_reg[0]/Q
                         net (fo=3, routed)           0.168     0.745    graphics/sd/sen_v_count[0]_12[0]
    SLICE_X39Y20         LUT2 (Prop_lut2_I0_O)        0.045     0.790 r  graphics/sd/v_count[0]_i_8/O
                         net (fo=1, routed)           0.000     0.790    graphics/sd/v_count[0]_i_8_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.860 r  graphics/sd/v_count_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.860    graphics/sd/v_count_reg[0]_i_2_n_7
    SLICE_X39Y20         FDCE                                         r  graphics/sd/v_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.821     0.547    graphics/sd/pixel_clock0
    SLICE_X39Y20         FDCE                                         r  graphics/sd/v_count_reg[0]/C
                         clock pessimism             -0.112     0.435    
    SLICE_X39Y20         FDCE (Hold_fdce_C_D)         0.105     0.540    graphics/sd/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.540    
                         arrival time                           0.860    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.209ns (46.920%)  route 0.236ns (53.080%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.552ns
    Source Clock Delay      (SCD):    0.440ns
    Clock Pessimism Removal (CPR):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.559     0.440    graphics/sd/pixel_clock0
    SLICE_X38Y15         FDCE                                         r  graphics/sd/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDCE (Prop_fdce_C_Q)         0.164     0.604 r  graphics/sd/h_count_reg[3]/Q
                         net (fo=14, routed)          0.236     0.841    graphics/sd/sen_h_count[0]_14[3]
    SLICE_X38Y15         LUT6 (Prop_lut6_I2_O)        0.045     0.886 r  graphics/sd/h_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.886    graphics/sd/h_count[4]
    SLICE_X38Y15         FDCE                                         r  graphics/sd/h_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.826     0.552    graphics/sd/pixel_clock0
    SLICE_X38Y15         FDCE                                         r  graphics/sd/h_count_reg[4]/C
                         clock pessimism             -0.112     0.440    
    SLICE_X38Y15         FDCE (Hold_fdce_C_D)         0.121     0.561    graphics/sd/h_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.561    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.256ns (58.665%)  route 0.180ns (41.335%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.545ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X39Y22         FDCE                                         r  graphics/sd/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDCE (Prop_fdce_C_Q)         0.141     0.575 r  graphics/sd/v_count_reg[8]/Q
                         net (fo=7, routed)           0.180     0.756    graphics/sd/v_count_reg[11]_0[4]
    SLICE_X39Y22         LUT2 (Prop_lut2_I1_O)        0.045     0.801 r  graphics/sd/v_count[8]_i_5/O
                         net (fo=1, routed)           0.000     0.801    graphics/sd/v_count[8]_i_5_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.871 r  graphics/sd/v_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.871    graphics/sd/v_count_reg[8]_i_1_n_7
    SLICE_X39Y22         FDCE                                         r  graphics/sd/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.819     0.545    graphics/sd/pixel_clock0
    SLICE_X39Y22         FDCE                                         r  graphics/sd/v_count_reg[8]/C
                         clock pessimism             -0.111     0.434    
    SLICE_X39Y22         FDCE (Hold_fdce_C_D)         0.105     0.539    graphics/sd/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           0.871    
  -------------------------------------------------------------------
                         slack                                  0.331    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_sd_vga_clock_1
Waveform(ns):       { 0.000 40.404 }
Period(ns):         80.808
Sources:            { graphics/clocks/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         80.808      78.653     BUFGCTRL_X0Y3    h_count_reg[11]_i_2/I
Min Period        n/a     BUFG/I              n/a            2.155         80.808      78.653     BUFGCTRL_X0Y7    graphics/clocks/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         80.808      79.559     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         80.808      79.808     SLICE_X36Y23     graphics/sd/blue_out_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         80.808      79.808     SLICE_X36Y23     graphics/sd/green_out_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         80.808      79.808     SLICE_X38Y18     graphics/sd/h_count_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         80.808      79.808     SLICE_X39Y18     graphics/sd/h_count_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         80.808      79.808     SLICE_X39Y18     graphics/sd/h_count_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         80.808      79.808     SLICE_X38Y15     graphics/sd/h_count_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         80.808      79.808     SLICE_X38Y15     graphics/sd/h_count_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       80.808      132.552    MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X36Y23     graphics/sd/blue_out_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X36Y23     graphics/sd/blue_out_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X36Y23     graphics/sd/green_out_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X36Y23     graphics/sd/green_out_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X38Y18     graphics/sd/h_count_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X38Y18     graphics/sd/h_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X39Y18     graphics/sd/h_count_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X39Y18     graphics/sd/h_count_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X39Y18     graphics/sd/h_count_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X39Y18     graphics/sd/h_count_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X36Y23     graphics/sd/blue_out_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X36Y23     graphics/sd/blue_out_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X36Y23     graphics/sd/green_out_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X36Y23     graphics/sd/green_out_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X38Y18     graphics/sd/h_count_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X38Y18     graphics/sd/h_count_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X39Y18     graphics/sd/h_count_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X39Y18     graphics/sd/h_count_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X39Y18     graphics/sd/h_count_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X39Y18     graphics/sd/h_count_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_hd_vga_clock
  To Clock:  tile_clock_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.012ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__28/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock rise@20.202ns)
  Data Path Delay:        2.911ns  (logic 0.580ns (19.926%)  route 2.331ns (80.074%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 25.426 - 26.936 ) 
    Source Clock Delay      (SCD):    2.078ns = ( 22.280 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     20.202    20.202 r  
    W5                                                0.000    20.202 r  clk (IN)
                         net (fo=0)                   0.000    20.202    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.660 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.893    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.933 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.594    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.690 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    19.926    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    20.050 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    20.631    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.727 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.553    22.280    graphics/hd/pixel_clock01_out
    SLICE_X28Y20         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDCE (Prop_fdce_C_Q)         0.456    22.736 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           0.870    23.606    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X38Y20         LUT3 (Prop_lut3_I0_O)        0.124    23.730 r  graphics/hd/srl_ramb18__15_i_13/O
                         net (fo=36, routed)          1.461    25.191    graphics_n_34
    RAMB18_X2Y13         RAMB18E1                                     r  srl_ramb18__28/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.486    25.426    tile_clock
    RAMB18_X2Y13         RAMB18E1                                     r  srl_ramb18__28/CLKBWRCLK
                         clock pessimism              0.398    25.825    
                         clock uncertainty           -0.319    25.506    
    RAMB18_X2Y13         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[15])
                                                     -0.241    25.265    srl_ramb18__28
  -------------------------------------------------------------------
                         required time                         25.265    
                         arrival time                         -25.191    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__28/DIBDI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock rise@20.202ns)
  Data Path Delay:        2.911ns  (logic 0.580ns (19.926%)  route 2.331ns (80.074%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 25.426 - 26.936 ) 
    Source Clock Delay      (SCD):    2.078ns = ( 22.280 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     20.202    20.202 r  
    W5                                                0.000    20.202 r  clk (IN)
                         net (fo=0)                   0.000    20.202    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.660 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.893    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.933 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.594    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.690 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    19.926    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    20.050 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    20.631    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.727 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.553    22.280    graphics/hd/pixel_clock01_out
    SLICE_X28Y20         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDCE (Prop_fdce_C_Q)         0.456    22.736 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           0.870    23.606    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X38Y20         LUT3 (Prop_lut3_I0_O)        0.124    23.730 r  graphics/hd/srl_ramb18__15_i_13/O
                         net (fo=36, routed)          1.461    25.191    graphics_n_34
    RAMB18_X2Y13         RAMB18E1                                     r  srl_ramb18__28/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.486    25.426    tile_clock
    RAMB18_X2Y13         RAMB18E1                                     r  srl_ramb18__28/CLKBWRCLK
                         clock pessimism              0.398    25.825    
                         clock uncertainty           -0.319    25.506    
    RAMB18_X2Y13         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[15])
                                                     -0.241    25.265    srl_ramb18__28
  -------------------------------------------------------------------
                         required time                         25.265    
                         arrival time                         -25.191    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.079ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__21/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock rise@20.202ns)
  Data Path Delay:        2.922ns  (logic 0.580ns (19.849%)  route 2.342ns (80.151%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 25.436 - 26.936 ) 
    Source Clock Delay      (SCD):    2.072ns = ( 22.274 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     20.202    20.202 r  
    W5                                                0.000    20.202 r  clk (IN)
                         net (fo=0)                   0.000    20.202    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.660 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.893    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.933 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.594    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.690 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    19.926    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    20.050 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    20.631    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.727 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.547    22.274    graphics/hd/pixel_clock01_out
    SLICE_X33Y23         FDCE                                         r  graphics/hd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDCE (Prop_fdce_C_Q)         0.456    22.730 r  graphics/hd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.638    23.368    graphics/hd/sen_v_count[1]_13[9]
    SLICE_X37Y23         LUT3 (Prop_lut3_I0_O)        0.124    23.492 r  graphics/hd/srl_ramb18__15_i_6/O
                         net (fo=36, routed)          1.704    25.196    graphics_n_27
    RAMB18_X2Y3          RAMB18E1                                     r  srl_ramb18__21/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.496    25.436    tile_clock
    RAMB18_X2Y3          RAMB18E1                                     r  srl_ramb18__21/CLKBWRCLK
                         clock pessimism              0.398    25.835    
                         clock uncertainty           -0.319    25.516    
    RAMB18_X2Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[2])
                                                     -0.241    25.275    srl_ramb18__21
  -------------------------------------------------------------------
                         required time                         25.275    
                         arrival time                         -25.196    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__21/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock rise@20.202ns)
  Data Path Delay:        2.922ns  (logic 0.580ns (19.849%)  route 2.342ns (80.151%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 25.436 - 26.936 ) 
    Source Clock Delay      (SCD):    2.072ns = ( 22.274 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     20.202    20.202 r  
    W5                                                0.000    20.202 r  clk (IN)
                         net (fo=0)                   0.000    20.202    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.660 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.893    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.933 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.594    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.690 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    19.926    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    20.050 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    20.631    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.727 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.547    22.274    graphics/hd/pixel_clock01_out
    SLICE_X33Y23         FDCE                                         r  graphics/hd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDCE (Prop_fdce_C_Q)         0.456    22.730 r  graphics/hd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.638    23.368    graphics/hd/sen_v_count[1]_13[9]
    SLICE_X37Y23         LUT3 (Prop_lut3_I0_O)        0.124    23.492 r  graphics/hd/srl_ramb18__15_i_6/O
                         net (fo=36, routed)          1.704    25.196    graphics_n_27
    RAMB18_X2Y3          RAMB18E1                                     r  srl_ramb18__21/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.496    25.436    tile_clock
    RAMB18_X2Y3          RAMB18E1                                     r  srl_ramb18__21/CLKBWRCLK
                         clock pessimism              0.398    25.835    
                         clock uncertainty           -0.319    25.516    
    RAMB18_X2Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[2])
                                                     -0.241    25.275    srl_ramb18__21
  -------------------------------------------------------------------
                         required time                         25.275    
                         arrival time                         -25.196    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.102ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__21/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock rise@20.202ns)
  Data Path Delay:        2.898ns  (logic 0.642ns (22.152%)  route 2.256ns (77.848%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 25.436 - 26.936 ) 
    Source Clock Delay      (SCD):    2.073ns = ( 22.275 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     20.202    20.202 r  
    W5                                                0.000    20.202 r  clk (IN)
                         net (fo=0)                   0.000    20.202    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.660 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.893    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.933 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.594    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.690 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    19.926    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    20.050 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    20.631    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.727 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.548    22.275    graphics/hd/pixel_clock01_out
    SLICE_X30Y22         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDCE (Prop_fdce_C_Q)         0.518    22.793 r  graphics/hd/h_count_reg[9]/Q
                         net (fo=7, routed)           0.829    23.622    graphics/hd/sen_h_count[1]_15[9]
    SLICE_X40Y22         LUT3 (Prop_lut3_I0_O)        0.124    23.746 r  graphics/hd/srl_ramb18__15_i_14/O
                         net (fo=36, routed)          1.428    25.173    graphics_n_35
    RAMB18_X2Y3          RAMB18E1                                     r  srl_ramb18__21/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.496    25.436    tile_clock
    RAMB18_X2Y3          RAMB18E1                                     r  srl_ramb18__21/CLKBWRCLK
                         clock pessimism              0.398    25.835    
                         clock uncertainty           -0.319    25.516    
    RAMB18_X2Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[10])
                                                     -0.241    25.275    srl_ramb18__21
  -------------------------------------------------------------------
                         required time                         25.275    
                         arrival time                         -25.173    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__21/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock rise@20.202ns)
  Data Path Delay:        2.898ns  (logic 0.642ns (22.152%)  route 2.256ns (77.848%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 25.436 - 26.936 ) 
    Source Clock Delay      (SCD):    2.073ns = ( 22.275 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     20.202    20.202 r  
    W5                                                0.000    20.202 r  clk (IN)
                         net (fo=0)                   0.000    20.202    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.660 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.893    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.933 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.594    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.690 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    19.926    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    20.050 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    20.631    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.727 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.548    22.275    graphics/hd/pixel_clock01_out
    SLICE_X30Y22         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDCE (Prop_fdce_C_Q)         0.518    22.793 r  graphics/hd/h_count_reg[9]/Q
                         net (fo=7, routed)           0.829    23.622    graphics/hd/sen_h_count[1]_15[9]
    SLICE_X40Y22         LUT3 (Prop_lut3_I0_O)        0.124    23.746 r  graphics/hd/srl_ramb18__15_i_14/O
                         net (fo=36, routed)          1.428    25.173    graphics_n_35
    RAMB18_X2Y3          RAMB18E1                                     r  srl_ramb18__21/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.496    25.436    tile_clock
    RAMB18_X2Y3          RAMB18E1                                     r  srl_ramb18__21/CLKBWRCLK
                         clock pessimism              0.398    25.835    
                         clock uncertainty           -0.319    25.516    
    RAMB18_X2Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                     -0.241    25.275    srl_ramb18__21
  -------------------------------------------------------------------
                         required time                         25.275    
                         arrival time                         -25.173    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.107ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__28/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock rise@20.202ns)
  Data Path Delay:        2.883ns  (logic 0.580ns (20.118%)  route 2.303ns (79.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 25.426 - 26.936 ) 
    Source Clock Delay      (SCD):    2.073ns = ( 22.275 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     20.202    20.202 r  
    W5                                                0.000    20.202 r  clk (IN)
                         net (fo=0)                   0.000    20.202    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.660 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.893    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.933 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.594    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.690 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    19.926    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    20.050 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    20.631    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.727 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.548    22.275    graphics/hd/pixel_clock01_out
    SLICE_X33Y22         FDCE                                         r  graphics/hd/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDCE (Prop_fdce_C_Q)         0.456    22.731 r  graphics/hd/v_count_reg[7]/Q
                         net (fo=5, routed)           0.881    23.612    graphics/hd/sen_v_count[1]_13[7]
    SLICE_X41Y21         LUT3 (Prop_lut3_I0_O)        0.124    23.736 r  graphics/hd/srl_ramb18__15_i_4/O
                         net (fo=36, routed)          1.422    25.158    graphics_n_41
    RAMB18_X2Y13         RAMB18E1                                     r  srl_ramb18__28/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.486    25.426    tile_clock
    RAMB18_X2Y13         RAMB18E1                                     r  srl_ramb18__28/CLKBWRCLK
                         clock pessimism              0.398    25.825    
                         clock uncertainty           -0.319    25.506    
    RAMB18_X2Y13         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[8])
                                                     -0.241    25.265    srl_ramb18__28
  -------------------------------------------------------------------
                         required time                         25.265    
                         arrival time                         -25.158    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__28/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock rise@20.202ns)
  Data Path Delay:        2.883ns  (logic 0.580ns (20.118%)  route 2.303ns (79.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 25.426 - 26.936 ) 
    Source Clock Delay      (SCD):    2.073ns = ( 22.275 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     20.202    20.202 r  
    W5                                                0.000    20.202 r  clk (IN)
                         net (fo=0)                   0.000    20.202    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.660 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.893    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.933 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.594    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.690 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    19.926    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    20.050 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    20.631    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.727 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.548    22.275    graphics/hd/pixel_clock01_out
    SLICE_X33Y22         FDCE                                         r  graphics/hd/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDCE (Prop_fdce_C_Q)         0.456    22.731 r  graphics/hd/v_count_reg[7]/Q
                         net (fo=5, routed)           0.881    23.612    graphics/hd/sen_v_count[1]_13[7]
    SLICE_X41Y21         LUT3 (Prop_lut3_I0_O)        0.124    23.736 r  graphics/hd/srl_ramb18__15_i_4/O
                         net (fo=36, routed)          1.422    25.158    graphics_n_41
    RAMB18_X2Y13         RAMB18E1                                     r  srl_ramb18__28/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.486    25.426    tile_clock
    RAMB18_X2Y13         RAMB18E1                                     r  srl_ramb18__28/CLKBWRCLK
                         clock pessimism              0.398    25.825    
                         clock uncertainty           -0.319    25.506    
    RAMB18_X2Y13         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                     -0.241    25.265    srl_ramb18__28
  -------------------------------------------------------------------
                         required time                         25.265    
                         arrival time                         -25.158    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.113ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__29/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock rise@20.202ns)
  Data Path Delay:        2.877ns  (logic 0.580ns (20.161%)  route 2.297ns (79.839%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 25.426 - 26.936 ) 
    Source Clock Delay      (SCD):    2.073ns = ( 22.275 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     20.202    20.202 r  
    W5                                                0.000    20.202 r  clk (IN)
                         net (fo=0)                   0.000    20.202    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.660 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.893    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.933 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.594    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.690 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    19.926    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    20.050 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    20.631    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.727 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.548    22.275    graphics/hd/pixel_clock01_out
    SLICE_X33Y22         FDCE                                         r  graphics/hd/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDCE (Prop_fdce_C_Q)         0.456    22.731 r  graphics/hd/v_count_reg[7]/Q
                         net (fo=5, routed)           0.881    23.612    graphics/hd/sen_v_count[1]_13[7]
    SLICE_X41Y21         LUT3 (Prop_lut3_I0_O)        0.124    23.736 r  graphics/hd/srl_ramb18__15_i_4/O
                         net (fo=36, routed)          1.415    25.152    graphics_n_41
    RAMB18_X2Y12         RAMB18E1                                     r  srl_ramb18__29/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.486    25.426    tile_clock
    RAMB18_X2Y12         RAMB18E1                                     r  srl_ramb18__29/CLKBWRCLK
                         clock pessimism              0.398    25.825    
                         clock uncertainty           -0.319    25.506    
    RAMB18_X2Y12         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[4])
                                                     -0.241    25.265    srl_ramb18__29
  -------------------------------------------------------------------
                         required time                         25.265    
                         arrival time                         -25.152    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__28/DIPBDIP[1]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock rise@20.202ns)
  Data Path Delay:        2.871ns  (logic 0.580ns (20.203%)  route 2.291ns (79.797%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 25.426 - 26.936 ) 
    Source Clock Delay      (SCD):    2.078ns = ( 22.280 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     20.202    20.202 r  
    W5                                                0.000    20.202 r  clk (IN)
                         net (fo=0)                   0.000    20.202    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.660 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.893    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.933 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.594    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.690 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    19.926    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    20.050 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    20.631    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.727 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.553    22.280    graphics/hd/pixel_clock01_out
    SLICE_X29Y20         FDCE                                         r  graphics/hd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDCE (Prop_fdce_C_Q)         0.456    22.736 r  graphics/hd/h_count_reg[4]/Q
                         net (fo=7, routed)           0.828    23.564    graphics/hd/sen_h_count[1]_15[4]
    SLICE_X38Y20         LUT3 (Prop_lut3_I0_O)        0.124    23.688 r  graphics/hd/srl_ramb18__15_i_9/O
                         net (fo=36, routed)          1.463    25.151    graphics_n_30
    RAMB18_X2Y13         RAMB18E1                                     r  srl_ramb18__28/DIPBDIP[1]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.486    25.426    tile_clock
    RAMB18_X2Y13         RAMB18E1                                     r  srl_ramb18__28/CLKBWRCLK
                         clock pessimism              0.398    25.825    
                         clock uncertainty           -0.319    25.506    
    RAMB18_X2Y13         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIPBDIP[1])
                                                     -0.241    25.265    srl_ramb18__28
  -------------------------------------------------------------------
                         required time                         25.265    
                         arrival time                         -25.151    
  -------------------------------------------------------------------
                         slack                                  0.114    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.012ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__7/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.186ns (24.109%)  route 0.586ns (75.891%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.715ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    0.451ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.554     0.451    graphics/hd/pixel_clock01_out
    SLICE_X29Y20         FDCE                                         r  graphics/hd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDCE (Prop_fdce_C_Q)         0.141     0.592 r  graphics/hd/h_count_reg[4]/Q
                         net (fo=7, routed)           0.134     0.726    graphics/hd/sen_h_count[1]_15[4]
    SLICE_X29Y20         LUT3 (Prop_lut3_I0_O)        0.045     0.771 r  graphics/hd/srl_ramb18_i_9/O
                         net (fo=36, routed)          0.452     1.223    graphics_n_46
    RAMB18_X0Y7          RAMB18E1                                     r  srl_ramb18__7/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.871    -0.818    tile_clock
    RAMB18_X0Y7          RAMB18E1                                     r  srl_ramb18__7/CLKBWRCLK
                         clock pessimism              0.555    -0.263    
                         clock uncertainty            0.319     0.055    
    RAMB18_X0Y7          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[7])
                                                      0.155     0.210    srl_ramb18__7
  -------------------------------------------------------------------
                         required time                         -0.210    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  1.012    

Slack (MET) :             1.012ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__7/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.186ns (24.109%)  route 0.586ns (75.891%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.715ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    0.451ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.554     0.451    graphics/hd/pixel_clock01_out
    SLICE_X29Y20         FDCE                                         r  graphics/hd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDCE (Prop_fdce_C_Q)         0.141     0.592 r  graphics/hd/h_count_reg[4]/Q
                         net (fo=7, routed)           0.134     0.726    graphics/hd/sen_h_count[1]_15[4]
    SLICE_X29Y20         LUT3 (Prop_lut3_I0_O)        0.045     0.771 r  graphics/hd/srl_ramb18_i_9/O
                         net (fo=36, routed)          0.452     1.223    graphics_n_46
    RAMB18_X0Y7          RAMB18E1                                     r  srl_ramb18__7/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.871    -0.818    tile_clock
    RAMB18_X0Y7          RAMB18E1                                     r  srl_ramb18__7/CLKBWRCLK
                         clock pessimism              0.555    -0.263    
                         clock uncertainty            0.319     0.055    
    RAMB18_X0Y7          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                      0.155     0.210    srl_ramb18__7
  -------------------------------------------------------------------
                         required time                         -0.210    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  1.012    

Slack (MET) :             1.030ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__15/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.186ns (23.701%)  route 0.599ns (76.299%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.450ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.553     0.450    graphics/hd/pixel_clock01_out
    SLICE_X33Y22         FDCE                                         r  graphics/hd/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDCE (Prop_fdce_C_Q)         0.141     0.591 r  graphics/hd/v_count_reg[6]/Q
                         net (fo=7, routed)           0.230     0.822    graphics/hd/sen_v_count[1]_13[6]
    SLICE_X41Y21         LUT3 (Prop_lut3_I0_O)        0.045     0.867 r  graphics/hd/srl_ramb18__15_i_3/O
                         net (fo=36, routed)          0.368     1.235    graphics_n_40
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.319     0.050    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[13])
                                                      0.155     0.205    srl_ramb18__15
  -------------------------------------------------------------------
                         required time                         -0.205    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.030ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__15/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.186ns (23.701%)  route 0.599ns (76.299%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.450ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.553     0.450    graphics/hd/pixel_clock01_out
    SLICE_X33Y22         FDCE                                         r  graphics/hd/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDCE (Prop_fdce_C_Q)         0.141     0.591 r  graphics/hd/v_count_reg[6]/Q
                         net (fo=7, routed)           0.230     0.822    graphics/hd/sen_v_count[1]_13[6]
    SLICE_X41Y21         LUT3 (Prop_lut3_I0_O)        0.045     0.867 r  graphics/hd/srl_ramb18__15_i_3/O
                         net (fo=36, routed)          0.368     1.235    graphics_n_40
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.319     0.050    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                      0.155     0.205    srl_ramb18__15
  -------------------------------------------------------------------
                         required time                         -0.205    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.036ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__4/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.186ns (23.316%)  route 0.612ns (76.684%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.712ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    0.448ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.551     0.448    graphics/hd/pixel_clock01_out
    SLICE_X33Y23         FDCE                                         r  graphics/hd/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDCE (Prop_fdce_C_Q)         0.141     0.589 r  graphics/hd/v_count_reg[8]/Q
                         net (fo=5, routed)           0.161     0.750    graphics/hd/sen_v_count[1]_13[8]
    SLICE_X34Y23         LUT3 (Prop_lut3_I0_O)        0.045     0.795 r  graphics/hd/srl_ramb18_i_5/O
                         net (fo=36, routed)          0.451     1.246    graphics_n_42
    RAMB18_X1Y7          RAMB18E1                                     r  srl_ramb18__4/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.871    -0.818    tile_clock
    RAMB18_X1Y7          RAMB18E1                                     r  srl_ramb18__4/CLKBWRCLK
                         clock pessimism              0.555    -0.263    
                         clock uncertainty            0.319     0.055    
    RAMB18_X1Y7          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[7])
                                                      0.155     0.210    srl_ramb18__4
  -------------------------------------------------------------------
                         required time                         -0.210    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  1.036    

Slack (MET) :             1.036ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__4/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.186ns (23.316%)  route 0.612ns (76.684%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.712ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    0.448ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.551     0.448    graphics/hd/pixel_clock01_out
    SLICE_X33Y23         FDCE                                         r  graphics/hd/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDCE (Prop_fdce_C_Q)         0.141     0.589 r  graphics/hd/v_count_reg[8]/Q
                         net (fo=5, routed)           0.161     0.750    graphics/hd/sen_v_count[1]_13[8]
    SLICE_X34Y23         LUT3 (Prop_lut3_I0_O)        0.045     0.795 r  graphics/hd/srl_ramb18_i_5/O
                         net (fo=36, routed)          0.451     1.246    graphics_n_42
    RAMB18_X1Y7          RAMB18E1                                     r  srl_ramb18__4/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.871    -0.818    tile_clock
    RAMB18_X1Y7          RAMB18E1                                     r  srl_ramb18__4/CLKBWRCLK
                         clock pessimism              0.555    -0.263    
                         clock uncertainty            0.319     0.055    
    RAMB18_X1Y7          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                      0.155     0.210    srl_ramb18__4
  -------------------------------------------------------------------
                         required time                         -0.210    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  1.036    

Slack (MET) :             1.038ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__15/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.186ns (23.438%)  route 0.608ns (76.562%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.450ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.553     0.450    graphics/hd/pixel_clock01_out
    SLICE_X33Y22         FDCE                                         r  graphics/hd/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDCE (Prop_fdce_C_Q)         0.141     0.591 r  graphics/hd/v_count_reg[5]/Q
                         net (fo=7, routed)           0.170     0.761    graphics/hd/sen_v_count[1]_13[5]
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.045     0.806 r  graphics/hd/srl_ramb18__15_i_2/O
                         net (fo=36, routed)          0.438     1.244    graphics_n_39
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.319     0.050    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[14])
                                                      0.155     0.205    srl_ramb18__15
  -------------------------------------------------------------------
                         required time                         -0.205    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.038ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__15/DIBDI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.186ns (23.438%)  route 0.608ns (76.562%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.450ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.553     0.450    graphics/hd/pixel_clock01_out
    SLICE_X33Y22         FDCE                                         r  graphics/hd/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDCE (Prop_fdce_C_Q)         0.141     0.591 r  graphics/hd/v_count_reg[5]/Q
                         net (fo=7, routed)           0.170     0.761    graphics/hd/sen_v_count[1]_13[5]
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.045     0.806 r  graphics/hd/srl_ramb18__15_i_2/O
                         net (fo=36, routed)          0.438     1.244    graphics_n_39
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.319     0.050    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[14])
                                                      0.155     0.205    srl_ramb18__15
  -------------------------------------------------------------------
                         required time                         -0.205    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.040ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__15/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.186ns (23.387%)  route 0.609ns (76.613%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.450ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.553     0.450    graphics/hd/pixel_clock01_out
    SLICE_X33Y22         FDCE                                         r  graphics/hd/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDCE (Prop_fdce_C_Q)         0.141     0.591 r  graphics/hd/v_count_reg[4]/Q
                         net (fo=7, routed)           0.133     0.725    graphics/hd/sen_v_count[1]_13[4]
    SLICE_X32Y22         LUT3 (Prop_lut3_I0_O)        0.045     0.770 r  graphics/hd/srl_ramb18__15_i_1/O
                         net (fo=36, routed)          0.476     1.246    graphics_n_38
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.319     0.050    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[15])
                                                      0.155     0.205    srl_ramb18__15
  -------------------------------------------------------------------
                         required time                         -0.205    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  1.040    

Slack (MET) :             1.041ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__26/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.186ns (23.349%)  route 0.611ns (76.651%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.450ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.553     0.450    graphics/hd/pixel_clock01_out
    SLICE_X33Y22         FDCE                                         r  graphics/hd/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDCE (Prop_fdce_C_Q)         0.141     0.591 r  graphics/hd/v_count_reg[6]/Q
                         net (fo=7, routed)           0.230     0.822    graphics/hd/sen_v_count[1]_13[6]
    SLICE_X41Y21         LUT3 (Prop_lut3_I0_O)        0.045     0.867 r  graphics/hd/srl_ramb18__15_i_3/O
                         net (fo=36, routed)          0.380     1.247    graphics_n_40
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__26/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__26/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.319     0.050    
    RAMB18_X1Y9          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[1])
                                                      0.155     0.205    srl_ramb18__26
  -------------------------------------------------------------------
                         required time                         -0.205    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  1.041    





---------------------------------------------------------------------------------------------------
From Clock:  vga_sd_vga_clock
  To Clock:  tile_clock_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack        5.525ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.525ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__39/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.189ns  (logic 0.642ns (15.326%)  route 3.547ns (84.674%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 52.364 - 53.872 ) 
    Source Clock Delay      (SCD):    2.071ns = ( 42.475 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.558    42.475    graphics/sd/pixel_clock0
    SLICE_X38Y15         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDCE (Prop_fdce_C_Q)         0.518    42.993 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=8, routed)           1.796    44.789    graphics/hd/Q[0]
    SLICE_X29Y20         LUT3 (Prop_lut3_I2_O)        0.124    44.913 r  graphics/hd/srl_ramb18__31_i_9/O
                         net (fo=29, routed)          1.751    46.664    h_count[4]
    RAMB18_X0Y15         RAMB18E1                                     r  srl_ramb18__39/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.488    52.364    tile_clock
    RAMB18_X0Y15         RAMB18E1                                     r  srl_ramb18__39/CLKBWRCLK
                         clock pessimism              0.398    52.763    
                         clock uncertainty           -0.333    52.430    
    RAMB18_X0Y15         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[7])
                                                     -0.241    52.189    srl_ramb18__39
  -------------------------------------------------------------------
                         required time                         52.189    
                         arrival time                         -46.664    
  -------------------------------------------------------------------
                         slack                                  5.525    

Slack (MET) :             5.525ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__39/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.189ns  (logic 0.642ns (15.326%)  route 3.547ns (84.674%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 52.364 - 53.872 ) 
    Source Clock Delay      (SCD):    2.071ns = ( 42.475 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.558    42.475    graphics/sd/pixel_clock0
    SLICE_X38Y15         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDCE (Prop_fdce_C_Q)         0.518    42.993 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=8, routed)           1.796    44.789    graphics/hd/Q[0]
    SLICE_X29Y20         LUT3 (Prop_lut3_I2_O)        0.124    44.913 r  graphics/hd/srl_ramb18__31_i_9/O
                         net (fo=29, routed)          1.751    46.664    h_count[4]
    RAMB18_X0Y15         RAMB18E1                                     r  srl_ramb18__39/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.488    52.364    tile_clock
    RAMB18_X0Y15         RAMB18E1                                     r  srl_ramb18__39/CLKBWRCLK
                         clock pessimism              0.398    52.763    
                         clock uncertainty           -0.333    52.430    
    RAMB18_X0Y15         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                     -0.241    52.189    srl_ramb18__39
  -------------------------------------------------------------------
                         required time                         52.189    
                         arrival time                         -46.664    
  -------------------------------------------------------------------
                         slack                                  5.525    

Slack (MET) :             5.613ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__35/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.104ns  (logic 0.642ns (15.643%)  route 3.462ns (84.357%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 52.368 - 53.872 ) 
    Source Clock Delay      (SCD):    2.071ns = ( 42.475 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.558    42.475    graphics/sd/pixel_clock0
    SLICE_X38Y15         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDCE (Prop_fdce_C_Q)         0.518    42.993 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=8, routed)           1.796    44.789    graphics/hd/Q[0]
    SLICE_X29Y20         LUT3 (Prop_lut3_I2_O)        0.124    44.913 r  graphics/hd/srl_ramb18__31_i_9/O
                         net (fo=29, routed)          1.666    46.579    h_count[4]
    RAMB18_X0Y16         RAMB18E1                                     r  srl_ramb18__35/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.492    52.368    tile_clock
    RAMB18_X0Y16         RAMB18E1                                     r  srl_ramb18__35/CLKBWRCLK
                         clock pessimism              0.398    52.767    
                         clock uncertainty           -0.333    52.434    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                     -0.241    52.193    srl_ramb18__35
  -------------------------------------------------------------------
                         required time                         52.193    
                         arrival time                         -46.579    
  -------------------------------------------------------------------
                         slack                                  5.613    

Slack (MET) :             5.639ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__35/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.078ns  (logic 0.642ns (15.742%)  route 3.436ns (84.258%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 52.368 - 53.872 ) 
    Source Clock Delay      (SCD):    2.071ns = ( 42.475 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.558    42.475    graphics/sd/pixel_clock0
    SLICE_X38Y15         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDCE (Prop_fdce_C_Q)         0.518    42.993 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=8, routed)           1.796    44.789    graphics/hd/Q[0]
    SLICE_X29Y20         LUT3 (Prop_lut3_I2_O)        0.124    44.913 r  graphics/hd/srl_ramb18__31_i_9/O
                         net (fo=29, routed)          1.640    46.553    h_count[4]
    RAMB18_X0Y16         RAMB18E1                                     r  srl_ramb18__35/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.492    52.368    tile_clock
    RAMB18_X0Y16         RAMB18E1                                     r  srl_ramb18__35/CLKBWRCLK
                         clock pessimism              0.398    52.767    
                         clock uncertainty           -0.333    52.434    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[7])
                                                     -0.241    52.193    srl_ramb18__35
  -------------------------------------------------------------------
                         required time                         52.193    
                         arrival time                         -46.553    
  -------------------------------------------------------------------
                         slack                                  5.639    

Slack (MET) :             5.687ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__33/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.032ns  (logic 0.642ns (15.924%)  route 3.390ns (84.076%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 52.369 - 53.872 ) 
    Source Clock Delay      (SCD):    2.071ns = ( 42.475 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.558    42.475    graphics/sd/pixel_clock0
    SLICE_X38Y15         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDCE (Prop_fdce_C_Q)         0.518    42.993 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=8, routed)           1.796    44.789    graphics/hd/Q[0]
    SLICE_X29Y20         LUT3 (Prop_lut3_I2_O)        0.124    44.913 r  graphics/hd/srl_ramb18__31_i_9/O
                         net (fo=29, routed)          1.594    46.507    h_count[4]
    RAMB18_X1Y16         RAMB18E1                                     r  srl_ramb18__33/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.493    52.369    tile_clock
    RAMB18_X1Y16         RAMB18E1                                     r  srl_ramb18__33/CLKBWRCLK
                         clock pessimism              0.398    52.768    
                         clock uncertainty           -0.333    52.435    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[15])
                                                     -0.241    52.194    srl_ramb18__33
  -------------------------------------------------------------------
                         required time                         52.194    
                         arrival time                         -46.507    
  -------------------------------------------------------------------
                         slack                                  5.687    

Slack (MET) :             5.691ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__36/DIPBDIP[1]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.024ns  (logic 0.642ns (15.956%)  route 3.382ns (84.044%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 52.365 - 53.872 ) 
    Source Clock Delay      (SCD):    2.071ns = ( 42.475 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.558    42.475    graphics/sd/pixel_clock0
    SLICE_X38Y15         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDCE (Prop_fdce_C_Q)         0.518    42.993 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=8, routed)           1.796    44.789    graphics/hd/Q[0]
    SLICE_X29Y20         LUT3 (Prop_lut3_I2_O)        0.124    44.913 r  graphics/hd/srl_ramb18__31_i_9/O
                         net (fo=29, routed)          1.585    46.499    h_count[4]
    RAMB18_X1Y15         RAMB18E1                                     r  srl_ramb18__36/DIPBDIP[1]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.489    52.365    tile_clock
    RAMB18_X1Y15         RAMB18E1                                     r  srl_ramb18__36/CLKBWRCLK
                         clock pessimism              0.398    52.764    
                         clock uncertainty           -0.333    52.431    
    RAMB18_X1Y15         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIPBDIP[1])
                                                     -0.241    52.190    srl_ramb18__36
  -------------------------------------------------------------------
                         required time                         52.190    
                         arrival time                         -46.498    
  -------------------------------------------------------------------
                         slack                                  5.691    

Slack (MET) :             5.693ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__33/DIBDI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.025ns  (logic 0.642ns (15.949%)  route 3.383ns (84.051%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 52.369 - 53.872 ) 
    Source Clock Delay      (SCD):    2.071ns = ( 42.475 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.558    42.475    graphics/sd/pixel_clock0
    SLICE_X38Y15         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDCE (Prop_fdce_C_Q)         0.518    42.993 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=8, routed)           1.796    44.789    graphics/hd/Q[0]
    SLICE_X29Y20         LUT3 (Prop_lut3_I2_O)        0.124    44.913 r  graphics/hd/srl_ramb18__31_i_9/O
                         net (fo=29, routed)          1.587    46.500    h_count[4]
    RAMB18_X1Y16         RAMB18E1                                     r  srl_ramb18__33/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.493    52.369    tile_clock
    RAMB18_X1Y16         RAMB18E1                                     r  srl_ramb18__33/CLKBWRCLK
                         clock pessimism              0.398    52.768    
                         clock uncertainty           -0.333    52.435    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[15])
                                                     -0.241    52.194    srl_ramb18__33
  -------------------------------------------------------------------
                         required time                         52.194    
                         arrival time                         -46.500    
  -------------------------------------------------------------------
                         slack                                  5.693    

Slack (MET) :             5.714ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__34/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        3.995ns  (logic 0.642ns (16.071%)  route 3.353ns (83.929%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 52.359 - 53.872 ) 
    Source Clock Delay      (SCD):    2.071ns = ( 42.475 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.558    42.475    graphics/sd/pixel_clock0
    SLICE_X38Y15         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDCE (Prop_fdce_C_Q)         0.518    42.993 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=8, routed)           1.796    44.789    graphics/hd/Q[0]
    SLICE_X29Y20         LUT3 (Prop_lut3_I2_O)        0.124    44.913 r  graphics/hd/srl_ramb18__31_i_9/O
                         net (fo=29, routed)          1.557    46.470    h_count[4]
    RAMB18_X0Y13         RAMB18E1                                     r  srl_ramb18__34/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.483    52.359    tile_clock
    RAMB18_X0Y13         RAMB18E1                                     r  srl_ramb18__34/CLKBWRCLK
                         clock pessimism              0.398    52.758    
                         clock uncertainty           -0.333    52.425    
    RAMB18_X0Y13         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[11])
                                                     -0.241    52.184    srl_ramb18__34
  -------------------------------------------------------------------
                         required time                         52.184    
                         arrival time                         -46.470    
  -------------------------------------------------------------------
                         slack                                  5.714    

Slack (MET) :             5.714ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__34/DIBDI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        3.995ns  (logic 0.642ns (16.071%)  route 3.353ns (83.929%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 52.359 - 53.872 ) 
    Source Clock Delay      (SCD):    2.071ns = ( 42.475 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.558    42.475    graphics/sd/pixel_clock0
    SLICE_X38Y15         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDCE (Prop_fdce_C_Q)         0.518    42.993 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=8, routed)           1.796    44.789    graphics/hd/Q[0]
    SLICE_X29Y20         LUT3 (Prop_lut3_I2_O)        0.124    44.913 r  graphics/hd/srl_ramb18__31_i_9/O
                         net (fo=29, routed)          1.557    46.470    h_count[4]
    RAMB18_X0Y13         RAMB18E1                                     r  srl_ramb18__34/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.483    52.359    tile_clock
    RAMB18_X0Y13         RAMB18E1                                     r  srl_ramb18__34/CLKBWRCLK
                         clock pessimism              0.398    52.758    
                         clock uncertainty           -0.333    52.425    
    RAMB18_X0Y13         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[11])
                                                     -0.241    52.184    srl_ramb18__34
  -------------------------------------------------------------------
                         required time                         52.184    
                         arrival time                         -46.470    
  -------------------------------------------------------------------
                         slack                                  5.714    

Slack (MET) :             5.751ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__32/DIPBDIP[1]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        3.963ns  (logic 0.642ns (16.201%)  route 3.321ns (83.799%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 52.364 - 53.872 ) 
    Source Clock Delay      (SCD):    2.071ns = ( 42.475 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.558    42.475    graphics/sd/pixel_clock0
    SLICE_X38Y15         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDCE (Prop_fdce_C_Q)         0.518    42.993 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=8, routed)           1.796    44.789    graphics/hd/Q[0]
    SLICE_X29Y20         LUT3 (Prop_lut3_I2_O)        0.124    44.913 r  graphics/hd/srl_ramb18__31_i_9/O
                         net (fo=29, routed)          1.524    46.438    h_count[4]
    RAMB18_X0Y14         RAMB18E1                                     r  srl_ramb18__32/DIPBDIP[1]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.488    52.364    tile_clock
    RAMB18_X0Y14         RAMB18E1                                     r  srl_ramb18__32/CLKBWRCLK
                         clock pessimism              0.398    52.763    
                         clock uncertainty           -0.333    52.430    
    RAMB18_X0Y14         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIPBDIP[1])
                                                     -0.241    52.189    srl_ramb18__32
  -------------------------------------------------------------------
                         required time                         52.189    
                         arrival time                         -46.438    
  -------------------------------------------------------------------
                         slack                                  5.751    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.049ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__15/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.186ns (22.273%)  route 0.649ns (77.727%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X39Y21         FDCE                                         r  graphics/sd/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDCE (Prop_fdce_C_Q)         0.141     0.575 r  graphics/sd/v_count_reg[7]/Q
                         net (fo=7, routed)           0.309     0.884    graphics/hd/sen_v_count[0]_12[3]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.045     0.929 r  graphics/hd/srl_ramb18__15_i_4/O
                         net (fo=36, routed)          0.340     1.269    graphics_n_41
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.333     0.065    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[12])
                                                      0.155     0.220    srl_ramb18__15
  -------------------------------------------------------------------
                         required time                         -0.220    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  1.049    

Slack (MET) :             1.049ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__15/DIBDI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.186ns (22.273%)  route 0.649ns (77.727%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X39Y21         FDCE                                         r  graphics/sd/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDCE (Prop_fdce_C_Q)         0.141     0.575 r  graphics/sd/v_count_reg[7]/Q
                         net (fo=7, routed)           0.309     0.884    graphics/hd/sen_v_count[0]_12[3]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.045     0.929 r  graphics/hd/srl_ramb18__15_i_4/O
                         net (fo=36, routed)          0.340     1.269    graphics_n_41
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.333     0.065    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[12])
                                                      0.155     0.220    srl_ramb18__15
  -------------------------------------------------------------------
                         required time                         -0.220    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  1.049    

Slack (MET) :             1.098ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__26/DIPADIP[0]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.186ns (21.061%)  route 0.697ns (78.939%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X39Y21         FDCE                                         r  graphics/sd/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDCE (Prop_fdce_C_Q)         0.141     0.575 r  graphics/sd/v_count_reg[7]/Q
                         net (fo=7, routed)           0.309     0.884    graphics/hd/sen_v_count[0]_12[3]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.045     0.929 r  graphics/hd/srl_ramb18__15_i_4/O
                         net (fo=36, routed)          0.388     1.317    graphics_n_41
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__26/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__26/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.333     0.065    
    RAMB18_X1Y9          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIPADIP[0])
                                                      0.155     0.220    srl_ramb18__26
  -------------------------------------------------------------------
                         required time                         -0.220    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  1.098    

Slack (MET) :             1.105ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__15/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.186ns (20.876%)  route 0.705ns (79.124%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X39Y21         FDCE                                         r  graphics/sd/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDCE (Prop_fdce_C_Q)         0.141     0.575 r  graphics/sd/v_count_reg[6]/Q
                         net (fo=7, routed)           0.337     0.912    graphics/hd/sen_v_count[0]_12[2]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.045     0.957 r  graphics/hd/srl_ramb18__15_i_3/O
                         net (fo=36, routed)          0.368     1.325    graphics_n_40
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.333     0.065    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[13])
                                                      0.155     0.220    srl_ramb18__15
  -------------------------------------------------------------------
                         required time                         -0.220    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  1.105    

Slack (MET) :             1.105ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__15/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.186ns (20.876%)  route 0.705ns (79.124%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X39Y21         FDCE                                         r  graphics/sd/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDCE (Prop_fdce_C_Q)         0.141     0.575 r  graphics/sd/v_count_reg[6]/Q
                         net (fo=7, routed)           0.337     0.912    graphics/hd/sen_v_count[0]_12[2]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.045     0.957 r  graphics/hd/srl_ramb18__15_i_3/O
                         net (fo=36, routed)          0.368     1.325    graphics_n_40
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.333     0.065    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                      0.155     0.220    srl_ramb18__15
  -------------------------------------------------------------------
                         required time                         -0.220    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  1.105    

Slack (MET) :             1.117ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__26/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.186ns (20.603%)  route 0.717ns (79.397%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X39Y21         FDCE                                         r  graphics/sd/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDCE (Prop_fdce_C_Q)         0.141     0.575 r  graphics/sd/v_count_reg[6]/Q
                         net (fo=7, routed)           0.337     0.912    graphics/hd/sen_v_count[0]_12[2]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.045     0.957 r  graphics/hd/srl_ramb18__15_i_3/O
                         net (fo=36, routed)          0.380     1.337    graphics_n_40
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__26/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__26/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.333     0.065    
    RAMB18_X1Y9          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[1])
                                                      0.155     0.220    srl_ramb18__26
  -------------------------------------------------------------------
                         required time                         -0.220    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  1.117    

Slack (MET) :             1.117ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__26/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.186ns (20.603%)  route 0.717ns (79.397%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X39Y21         FDCE                                         r  graphics/sd/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDCE (Prop_fdce_C_Q)         0.141     0.575 r  graphics/sd/v_count_reg[6]/Q
                         net (fo=7, routed)           0.337     0.912    graphics/hd/sen_v_count[0]_12[2]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.045     0.957 r  graphics/hd/srl_ramb18__15_i_3/O
                         net (fo=36, routed)          0.380     1.337    graphics_n_40
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__26/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__26/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.333     0.065    
    RAMB18_X1Y9          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.155     0.220    srl_ramb18__26
  -------------------------------------------------------------------
                         required time                         -0.220    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  1.117    

Slack (MET) :             1.124ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__15/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.186ns (20.443%)  route 0.724ns (79.557%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X39Y22         FDCE                                         r  graphics/sd/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDCE (Prop_fdce_C_Q)         0.141     0.575 r  graphics/sd/v_count_reg[8]/Q
                         net (fo=7, routed)           0.300     0.875    graphics/hd/sen_v_count[0]_12[4]
    SLICE_X40Y22         LUT3 (Prop_lut3_I2_O)        0.045     0.920 r  graphics/hd/srl_ramb18__15_i_5/O
                         net (fo=36, routed)          0.424     1.344    graphics_n_26
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.333     0.065    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[11])
                                                      0.155     0.220    srl_ramb18__15
  -------------------------------------------------------------------
                         required time                         -0.220    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  1.124    

Slack (MET) :             1.124ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__15/DIBDI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.186ns (20.443%)  route 0.724ns (79.557%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X39Y22         FDCE                                         r  graphics/sd/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDCE (Prop_fdce_C_Q)         0.141     0.575 r  graphics/sd/v_count_reg[8]/Q
                         net (fo=7, routed)           0.300     0.875    graphics/hd/sen_v_count[0]_12[4]
    SLICE_X40Y22         LUT3 (Prop_lut3_I2_O)        0.045     0.920 r  graphics/hd/srl_ramb18__15_i_5/O
                         net (fo=36, routed)          0.424     1.344    graphics_n_26
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.333     0.065    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[11])
                                                      0.155     0.220    srl_ramb18__15
  -------------------------------------------------------------------
                         required time                         -0.220    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  1.124    

Slack (MET) :             1.127ns  (arrival time - required time)
  Source:                 graphics/sd/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/FSM_sequential_nstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.253ns (30.853%)  route 0.567ns (69.147%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.747ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.440ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.559     0.440    graphics/sd/pixel_clock0
    SLICE_X38Y36         FDRE                                         r  graphics/sd/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDRE (Prop_fdre_C_Q)         0.164     0.604 f  graphics/sd/v_sync_reg/Q
                         net (fo=1, routed)           0.219     0.823    graphics/hd/sen_v_sync[0]_0
    SLICE_X41Y37         LUT3 (Prop_lut3_I2_O)        0.045     0.868 f  graphics/hd/v_sync_BUFG_inst_i_1/O
                         net (fo=4, routed)           0.348     1.216    snek/v_sync
    SLICE_X37Y37         LUT5 (Prop_lut5_I4_O)        0.044     1.260 r  snek/FSM_sequential_nstate[1]_i_1/O
                         net (fo=1, routed)           0.000     1.260    snek/nstate__0[1]
    SLICE_X37Y37         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.828    -0.862    snek/tile_clock
    SLICE_X37Y37         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.333     0.026    
    SLICE_X37Y37         FDRE (Hold_fdre_C_D)         0.107     0.133    snek/FSM_sequential_nstate_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.133    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  1.127    





---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock_1
  To Clock:  tile_clock_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack       13.484ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.484ns  (required time - arrival time)
  Source:                 snek/part_number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/found_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        13.187ns  (logic 1.789ns (13.567%)  route 11.398ns (86.433%))
  Logic Levels:           7  (LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 25.382 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.546    -0.966    snek/tile_clock
    SLICE_X35Y23         FDRE                                         r  snek/part_number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDRE (Prop_fdre_C_Q)         0.419    -0.547 r  snek/part_number_reg[2]/Q
                         net (fo=132, routed)         5.115     4.569    snek/part_number_reg_n_0_[2]
    SLICE_X14Y9          MUXF7 (Prop_muxf7_S_O)       0.467     5.036 r  snek/found_hit_reg_i_451/O
                         net (fo=1, routed)           0.000     5.036    snek/found_hit_reg_i_451_n_0
    SLICE_X14Y9          MUXF8 (Prop_muxf8_I1_O)      0.088     5.124 r  snek/found_hit_reg_i_307/O
                         net (fo=1, routed)           1.594     6.717    snek/found_hit_reg_i_307_n_0
    SLICE_X45Y15         LUT6 (Prop_lut6_I3_O)        0.319     7.036 r  snek/i_22_LOPT_REMAP/O
                         net (fo=1, routed)           1.257     8.293    snek/i_22/O_n
    SLICE_X40Y24         LUT6 (Prop_lut6_I1_O)        0.124     8.417 r  snek/i_14_LOPT_REMAP/O
                         net (fo=1, routed)           0.556     8.974    snek/i_14/O_n
    SLICE_X37Y23         LUT6 (Prop_lut6_I3_O)        0.124     9.098 r  snek/i_13_LOPT_REMAP/O
                         net (fo=2, routed)           1.382    10.479    snek/i_13/O_n
    SLICE_X39Y25         LUT6 (Prop_lut6_I3_O)        0.124    10.603 r  snek/i_10_LOPT_REMAP/O
                         net (fo=1, routed)           1.494    12.097    snek/i_10/O_n
    SLICE_X37Y37         LUT6 (Prop_lut6_I1_O)        0.124    12.221 r  snek/i_0_LOPT_REMAP/O
                         net (fo=1, routed)           0.000    12.221    snek/found_hit_i_1_n_0
    SLICE_X37Y37         FDRE                                         r  snek/found_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.441    25.382    snek/tile_clock
    SLICE_X37Y37         FDRE                                         r  snek/found_hit_reg/C
                         clock pessimism              0.492    25.873    
                         clock uncertainty           -0.199    25.675    
    SLICE_X37Y37         FDRE (Setup_fdre_C_D)        0.031    25.706    snek/found_hit_reg
  -------------------------------------------------------------------
                         required time                         25.706    
                         arrival time                         -12.221    
  -------------------------------------------------------------------
                         slack                                 13.484    

Slack (MET) :             20.793ns  (required time - arrival time)
  Source:                 snek/part_number_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/FSM_sequential_nstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.877ns  (logic 1.254ns (21.339%)  route 4.623ns (78.661%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 25.382 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.546    -0.966    snek/tile_clock
    SLICE_X35Y23         FDRE                                         r  snek/part_number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  snek/part_number_reg[3]/Q
                         net (fo=103, routed)         2.896     2.387    snek/part_number_reg_n_0_[3]
    SLICE_X36Y20         LUT4 (Prop_lut4_I2_O)        0.124     2.511 r  snek/FSM_sequential_nstate[1]_i_11/O
                         net (fo=1, routed)           0.000     2.511    snek/FSM_sequential_nstate[1]_i_11_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.061 f  snek/FSM_sequential_nstate_reg[1]_i_3/CO[3]
                         net (fo=2, routed)           1.726     4.787    snek/nstate20_in
    SLICE_X37Y37         LUT5 (Prop_lut5_I1_O)        0.124     4.911 r  snek/FSM_sequential_nstate[0]_i_1/O
                         net (fo=1, routed)           0.000     4.911    snek/nstate__0[0]
    SLICE_X37Y37         FDRE                                         r  snek/FSM_sequential_nstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.441    25.382    snek/tile_clock
    SLICE_X37Y37         FDRE                                         r  snek/FSM_sequential_nstate_reg[0]/C
                         clock pessimism              0.492    25.873    
                         clock uncertainty           -0.199    25.675    
    SLICE_X37Y37         FDRE (Setup_fdre_C_D)        0.029    25.704    snek/FSM_sequential_nstate_reg[0]
  -------------------------------------------------------------------
                         required time                         25.704    
                         arrival time                          -4.911    
  -------------------------------------------------------------------
                         slack                                 20.793    

Slack (MET) :             20.811ns  (required time - arrival time)
  Source:                 snek/part_number_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/FSM_sequential_nstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.905ns  (logic 1.282ns (21.712%)  route 4.623ns (78.288%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 25.382 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.546    -0.966    snek/tile_clock
    SLICE_X35Y23         FDRE                                         r  snek/part_number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  snek/part_number_reg[3]/Q
                         net (fo=103, routed)         2.896     2.387    snek/part_number_reg_n_0_[3]
    SLICE_X36Y20         LUT4 (Prop_lut4_I2_O)        0.124     2.511 r  snek/FSM_sequential_nstate[1]_i_11/O
                         net (fo=1, routed)           0.000     2.511    snek/FSM_sequential_nstate[1]_i_11_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.061 f  snek/FSM_sequential_nstate_reg[1]_i_3/CO[3]
                         net (fo=2, routed)           1.726     4.787    snek/nstate20_in
    SLICE_X37Y37         LUT5 (Prop_lut5_I1_O)        0.152     4.939 r  snek/FSM_sequential_nstate[1]_i_1/O
                         net (fo=1, routed)           0.000     4.939    snek/nstate__0[1]
    SLICE_X37Y37         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.441    25.382    snek/tile_clock
    SLICE_X37Y37         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/C
                         clock pessimism              0.492    25.873    
                         clock uncertainty           -0.199    25.675    
    SLICE_X37Y37         FDRE (Setup_fdre_C_D)        0.075    25.750    snek/FSM_sequential_nstate_reg[1]
  -------------------------------------------------------------------
                         required time                         25.750    
                         arrival time                          -4.939    
  -------------------------------------------------------------------
                         slack                                 20.811    

Slack (MET) :             21.978ns  (required time - arrival time)
  Source:                 snek/part_number_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[0]_rep__1/D
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.432ns  (logic 0.670ns (15.117%)  route 3.762ns (84.883%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 25.374 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.557    -0.955    snek/tile_clock
    SLICE_X34Y34         FDSE                                         r  snek/part_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDSE (Prop_fdse_C_Q)         0.518    -0.437 f  snek/part_number_reg[0]/Q
                         net (fo=101, routed)         3.049     2.612    snek/part_number_reg_n_0_[0]
    SLICE_X31Y21         LUT1 (Prop_lut1_I0_O)        0.152     2.764 r  snek/part_number[0]_rep__1_i_1/O
                         net (fo=1, routed)           0.713     3.478    snek/part_number[0]_rep__1_i_1_n_0
    SLICE_X31Y21         FDSE                                         r  snek/part_number_reg[0]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.433    25.374    snek/tile_clock
    SLICE_X31Y21         FDSE                                         r  snek/part_number_reg[0]_rep__1/C
                         clock pessimism              0.564    25.937    
                         clock uncertainty           -0.199    25.739    
    SLICE_X31Y21         FDSE (Setup_fdse_C_D)       -0.283    25.456    snek/part_number_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         25.456    
                         arrival time                          -3.478    
  -------------------------------------------------------------------
                         slack                                 21.978    

Slack (MET) :             22.488ns  (required time - arrival time)
  Source:                 snek/part_number_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.220ns  (logic 0.704ns (16.683%)  route 3.516ns (83.317%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 25.372 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.546    -0.966    snek/tile_clock
    SLICE_X35Y23         FDRE                                         r  snek/part_number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  snek/part_number_reg[3]/Q
                         net (fo=103, routed)         2.398     1.888    snek/part_number_reg_n_0_[3]
    SLICE_X38Y22         LUT6 (Prop_lut6_I1_O)        0.124     2.012 r  snek/part_number[7]_i_3/O
                         net (fo=2, routed)           1.118     3.130    snek/part_number[7]_i_3_n_0
    SLICE_X38Y22         LUT2 (Prop_lut2_I0_O)        0.124     3.254 r  snek/part_number[6]_i_1/O
                         net (fo=1, routed)           0.000     3.254    snek/in6[6]
    SLICE_X38Y22         FDRE                                         r  snek/part_number_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.431    25.372    snek/tile_clock
    SLICE_X38Y22         FDRE                                         r  snek/part_number_reg[6]/C
                         clock pessimism              0.492    25.863    
                         clock uncertainty           -0.199    25.665    
    SLICE_X38Y22         FDRE (Setup_fdre_C_D)        0.077    25.742    snek/part_number_reg[6]
  -------------------------------------------------------------------
                         required time                         25.742    
                         arrival time                          -3.254    
  -------------------------------------------------------------------
                         slack                                 22.488    

Slack (MET) :             22.503ns  (required time - arrival time)
  Source:                 snek/part_number_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.246ns  (logic 0.730ns (17.194%)  route 3.516ns (82.806%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 25.372 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.546    -0.966    snek/tile_clock
    SLICE_X35Y23         FDRE                                         r  snek/part_number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  snek/part_number_reg[3]/Q
                         net (fo=103, routed)         2.398     1.888    snek/part_number_reg_n_0_[3]
    SLICE_X38Y22         LUT6 (Prop_lut6_I1_O)        0.124     2.012 r  snek/part_number[7]_i_3/O
                         net (fo=2, routed)           1.118     3.130    snek/part_number[7]_i_3_n_0
    SLICE_X38Y22         LUT3 (Prop_lut3_I0_O)        0.150     3.280 r  snek/part_number[7]_i_2/O
                         net (fo=1, routed)           0.000     3.280    snek/in6[7]
    SLICE_X38Y22         FDRE                                         r  snek/part_number_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.431    25.372    snek/tile_clock
    SLICE_X38Y22         FDRE                                         r  snek/part_number_reg[7]/C
                         clock pessimism              0.492    25.863    
                         clock uncertainty           -0.199    25.665    
    SLICE_X38Y22         FDRE (Setup_fdre_C_D)        0.118    25.783    snek/part_number_reg[7]
  -------------------------------------------------------------------
                         required time                         25.783    
                         arrival time                          -3.280    
  -------------------------------------------------------------------
                         slack                                 22.503    

Slack (MET) :             22.640ns  (required time - arrival time)
  Source:                 snek/FSM_sequential_pstate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[1]_rep__0/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.451ns  (logic 0.580ns (16.806%)  route 2.871ns (83.194%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 25.373 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.562    -0.950    snek/tile_clock
    SLICE_X37Y38         FDCE                                         r  snek/FSM_sequential_pstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDCE (Prop_fdce_C_Q)         0.456    -0.494 f  snek/FSM_sequential_pstate_reg[1]/Q
                         net (fo=6, routed)           0.785     0.291    snek/pstate[1]
    SLICE_X37Y37         LUT1 (Prop_lut1_I0_O)        0.124     0.415 r  snek/part_number[7]_i_1/O
                         net (fo=17, routed)          2.086     2.502    snek/part_number[7]_i_1_n_0
    SLICE_X34Y21         FDRE                                         r  snek/part_number_reg[1]_rep__0/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.432    25.373    snek/tile_clock
    SLICE_X34Y21         FDRE                                         r  snek/part_number_reg[1]_rep__0/C
                         clock pessimism              0.492    25.864    
                         clock uncertainty           -0.199    25.666    
    SLICE_X34Y21         FDRE (Setup_fdre_C_R)       -0.524    25.142    snek/part_number_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         25.142    
                         arrival time                          -2.502    
  -------------------------------------------------------------------
                         slack                                 22.640    

Slack (MET) :             22.640ns  (required time - arrival time)
  Source:                 snek/FSM_sequential_pstate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[1]_rep__1/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.451ns  (logic 0.580ns (16.806%)  route 2.871ns (83.194%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 25.373 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.562    -0.950    snek/tile_clock
    SLICE_X37Y38         FDCE                                         r  snek/FSM_sequential_pstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDCE (Prop_fdce_C_Q)         0.456    -0.494 f  snek/FSM_sequential_pstate_reg[1]/Q
                         net (fo=6, routed)           0.785     0.291    snek/pstate[1]
    SLICE_X37Y37         LUT1 (Prop_lut1_I0_O)        0.124     0.415 r  snek/part_number[7]_i_1/O
                         net (fo=17, routed)          2.086     2.502    snek/part_number[7]_i_1_n_0
    SLICE_X34Y21         FDRE                                         r  snek/part_number_reg[1]_rep__1/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.432    25.373    snek/tile_clock
    SLICE_X34Y21         FDRE                                         r  snek/part_number_reg[1]_rep__1/C
                         clock pessimism              0.492    25.864    
                         clock uncertainty           -0.199    25.666    
    SLICE_X34Y21         FDRE (Setup_fdre_C_R)       -0.524    25.142    snek/part_number_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         25.142    
                         arrival time                          -2.502    
  -------------------------------------------------------------------
                         slack                                 22.640    

Slack (MET) :             22.717ns  (required time - arrival time)
  Source:                 snek/FSM_sequential_pstate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[0]_rep__0/S
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.470ns  (logic 0.580ns (16.714%)  route 2.890ns (83.286%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 25.374 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.562    -0.950    snek/tile_clock
    SLICE_X37Y38         FDCE                                         r  snek/FSM_sequential_pstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDCE (Prop_fdce_C_Q)         0.456    -0.494 f  snek/FSM_sequential_pstate_reg[1]/Q
                         net (fo=6, routed)           0.785     0.291    snek/pstate[1]
    SLICE_X37Y37         LUT1 (Prop_lut1_I0_O)        0.124     0.415 r  snek/part_number[7]_i_1/O
                         net (fo=17, routed)          2.105     2.521    snek/part_number[7]_i_1_n_0
    SLICE_X31Y21         FDSE                                         r  snek/part_number_reg[0]_rep__0/S
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.433    25.374    snek/tile_clock
    SLICE_X31Y21         FDSE                                         r  snek/part_number_reg[0]_rep__0/C
                         clock pessimism              0.492    25.865    
                         clock uncertainty           -0.199    25.667    
    SLICE_X31Y21         FDSE (Setup_fdse_C_S)       -0.429    25.238    snek/part_number_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         25.238    
                         arrival time                          -2.521    
  -------------------------------------------------------------------
                         slack                                 22.717    

Slack (MET) :             22.717ns  (required time - arrival time)
  Source:                 snek/FSM_sequential_pstate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[0]_rep__1/S
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.470ns  (logic 0.580ns (16.714%)  route 2.890ns (83.286%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 25.374 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.562    -0.950    snek/tile_clock
    SLICE_X37Y38         FDCE                                         r  snek/FSM_sequential_pstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDCE (Prop_fdce_C_Q)         0.456    -0.494 f  snek/FSM_sequential_pstate_reg[1]/Q
                         net (fo=6, routed)           0.785     0.291    snek/pstate[1]
    SLICE_X37Y37         LUT1 (Prop_lut1_I0_O)        0.124     0.415 r  snek/part_number[7]_i_1/O
                         net (fo=17, routed)          2.105     2.521    snek/part_number[7]_i_1_n_0
    SLICE_X31Y21         FDSE                                         r  snek/part_number_reg[0]_rep__1/S
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.433    25.374    snek/tile_clock
    SLICE_X31Y21         FDSE                                         r  snek/part_number_reg[0]_rep__1/C
                         clock pessimism              0.492    25.865    
                         clock uncertainty           -0.199    25.667    
    SLICE_X31Y21         FDSE (Setup_fdse_C_S)       -0.429    25.238    snek/part_number_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         25.238    
                         arrival time                          -2.521    
  -------------------------------------------------------------------
                         slack                                 22.717    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 snek/part_number_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.558    -0.623    snek/tile_clock
    SLICE_X34Y34         FDSE                                         r  snek/part_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDSE (Prop_fdse_C_Q)         0.164    -0.459 f  snek/part_number_reg[0]/Q
                         net (fo=101, routed)         0.175    -0.284    snek/part_number_reg_n_0_[0]
    SLICE_X34Y34         LUT1 (Prop_lut1_I0_O)        0.043    -0.241 r  snek/part_number[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    snek/in6[0]
    SLICE_X34Y34         FDSE                                         r  snek/part_number_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.825    -0.865    snek/tile_clock
    SLICE_X34Y34         FDSE                                         r  snek/part_number_reg[0]/C
                         clock pessimism              0.241    -0.623    
                         clock uncertainty            0.199    -0.425    
    SLICE_X34Y34         FDSE (Hold_fdse_C_D)         0.133    -0.292    snek/part_number_reg[0]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            display/clock_divide_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.589    -0.592    display/tile_clock
    SLICE_X64Y17         FDCE                                         r  display/clock_divide_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDCE (Prop_fdce_C_Q)         0.164    -0.428 r  display/clock_divide_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.314    display/clock_divide_reg_n_0_[2]
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.204 r  display/clock_divide_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.204    display/clock_divide_reg[0]_i_1_n_5
    SLICE_X64Y17         FDCE                                         r  display/clock_divide_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.858    -0.832    display/tile_clock
    SLICE_X64Y17         FDCE                                         r  display/clock_divide_reg[2]/C
                         clock pessimism              0.239    -0.592    
                         clock uncertainty            0.199    -0.394    
    SLICE_X64Y17         FDCE (Hold_fdce_C_D)         0.134    -0.260    display/clock_divide_reg[2]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            display/clock_divide_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.587    -0.594    display/tile_clock
    SLICE_X64Y19         FDCE                                         r  display/clock_divide_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDCE (Prop_fdce_C_Q)         0.164    -0.430 r  display/clock_divide_reg[10]/Q
                         net (fo=1, routed)           0.114    -0.316    display/clock_divide_reg_n_0_[10]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.206 r  display/clock_divide_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.206    display/clock_divide_reg[8]_i_1_n_5
    SLICE_X64Y19         FDCE                                         r  display/clock_divide_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.856    -0.834    display/tile_clock
    SLICE_X64Y19         FDCE                                         r  display/clock_divide_reg[10]/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.199    -0.396    
    SLICE_X64Y19         FDCE (Hold_fdce_C_D)         0.134    -0.262    display/clock_divide_reg[10]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            display/clock_divide_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.586    -0.595    display/tile_clock
    SLICE_X64Y20         FDCE                                         r  display/clock_divide_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  display/clock_divide_reg[14]/Q
                         net (fo=1, routed)           0.114    -0.317    display/clock_divide_reg_n_0_[14]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.207 r  display/clock_divide_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.207    display/clock_divide_reg[12]_i_1_n_5
    SLICE_X64Y20         FDCE                                         r  display/clock_divide_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.855    -0.835    display/tile_clock
    SLICE_X64Y20         FDCE                                         r  display/clock_divide_reg[14]/C
                         clock pessimism              0.239    -0.595    
                         clock uncertainty            0.199    -0.397    
    SLICE_X64Y20         FDCE (Hold_fdce_C_D)         0.134    -0.263    display/clock_divide_reg[14]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            display/clock_divide_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.588    -0.593    display/tile_clock
    SLICE_X64Y18         FDCE                                         r  display/clock_divide_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  display/clock_divide_reg[6]/Q
                         net (fo=1, routed)           0.114    -0.315    display/clock_divide_reg_n_0_[6]
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.205 r  display/clock_divide_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.205    display/clock_divide_reg[4]_i_1_n_5
    SLICE_X64Y18         FDCE                                         r  display/clock_divide_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.857    -0.833    display/tile_clock
    SLICE_X64Y18         FDCE                                         r  display/clock_divide_reg[6]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.199    -0.395    
    SLICE_X64Y18         FDCE (Hold_fdce_C_D)         0.134    -0.261    display/clock_divide_reg[6]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 snek/part_number_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.645%)  route 0.186ns (47.355%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.553    -0.628    snek/tile_clock
    SLICE_X38Y22         FDRE                                         r  snek/part_number_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  snek/part_number_reg[6]/Q
                         net (fo=7, routed)           0.186    -0.278    snek/part_number_reg_n_0_[6]
    SLICE_X38Y22         LUT3 (Prop_lut3_I1_O)        0.043    -0.235 r  snek/part_number[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.235    snek/in6[7]
    SLICE_X38Y22         FDRE                                         r  snek/part_number_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.819    -0.871    snek/tile_clock
    SLICE_X38Y22         FDRE                                         r  snek/part_number_reg[7]/C
                         clock pessimism              0.242    -0.628    
                         clock uncertainty            0.199    -0.430    
    SLICE_X38Y22         FDRE (Hold_fdre_C_D)         0.131    -0.299    snek/part_number_reg[7]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 snek/FSM_sequential_nstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/FSM_sequential_pstate_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.400%)  route 0.174ns (57.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.560    -0.621    snek/tile_clock
    SLICE_X37Y37         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.128    -0.493 r  snek/FSM_sequential_nstate_reg[1]/Q
                         net (fo=1, routed)           0.174    -0.319    snek/nstate[1]
    SLICE_X37Y38         FDCE                                         r  snek/FSM_sequential_pstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.830    -0.860    snek/tile_clock
    SLICE_X37Y38         FDCE                                         r  snek/FSM_sequential_pstate_reg[1]/C
                         clock pessimism              0.255    -0.604    
                         clock uncertainty            0.199    -0.406    
    SLICE_X37Y38         FDCE (Hold_fdce_C_D)         0.012    -0.394    snek/FSM_sequential_pstate_reg[1]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 snek/part_number_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.885%)  route 0.186ns (47.115%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.553    -0.628    snek/tile_clock
    SLICE_X38Y22         FDRE                                         r  snek/part_number_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  snek/part_number_reg[6]/Q
                         net (fo=7, routed)           0.186    -0.278    snek/part_number_reg_n_0_[6]
    SLICE_X38Y22         LUT2 (Prop_lut2_I1_O)        0.045    -0.233 r  snek/part_number[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    snek/in6[6]
    SLICE_X38Y22         FDRE                                         r  snek/part_number_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.819    -0.871    snek/tile_clock
    SLICE_X38Y22         FDRE                                         r  snek/part_number_reg[6]/C
                         clock pessimism              0.242    -0.628    
                         clock uncertainty            0.199    -0.430    
    SLICE_X38Y22         FDRE (Hold_fdre_C_D)         0.120    -0.310    snek/part_number_reg[6]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 snek/FSM_sequential_pstate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/FSM_sequential_nstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.187ns (47.082%)  route 0.210ns (52.918%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.561    -0.620    snek/tile_clock
    SLICE_X37Y38         FDCE                                         r  snek/FSM_sequential_pstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  snek/FSM_sequential_pstate_reg[1]/Q
                         net (fo=6, routed)           0.210    -0.269    snek/pstate[1]
    SLICE_X37Y37         LUT5 (Prop_lut5_I2_O)        0.046    -0.223 r  snek/FSM_sequential_nstate[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    snek/nstate__0[1]
    SLICE_X37Y37         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.828    -0.862    snek/tile_clock
    SLICE_X37Y37         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/C
                         clock pessimism              0.255    -0.606    
                         clock uncertainty            0.199    -0.408    
    SLICE_X37Y37         FDRE (Hold_fdre_C_D)         0.107    -0.301    snek/FSM_sequential_nstate_reg[1]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            display/clock_divide_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.589    -0.592    display/tile_clock
    SLICE_X64Y17         FDCE                                         r  display/clock_divide_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDCE (Prop_fdce_C_Q)         0.164    -0.428 r  display/clock_divide_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.314    display/clock_divide_reg_n_0_[2]
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.168 r  display/clock_divide_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.168    display/clock_divide_reg[0]_i_1_n_4
    SLICE_X64Y17         FDCE                                         r  display/clock_divide_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.858    -0.832    display/tile_clock
    SLICE_X64Y17         FDCE                                         r  display/clock_divide_reg[3]/C
                         clock pessimism              0.239    -0.592    
                         clock uncertainty            0.199    -0.394    
    SLICE_X64Y17         FDCE (Hold_fdce_C_D)         0.134    -0.260    display/clock_divide_reg[3]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.092    





---------------------------------------------------------------------------------------------------
From Clock:  vga_hd_vga_clock_1
  To Clock:  tile_clock_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack        6.808ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.012ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.808ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__28/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock_1 rise@13.468ns)
  Data Path Delay:        2.911ns  (logic 0.580ns (19.926%)  route 2.331ns (80.074%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 25.426 - 26.936 ) 
    Source Clock Delay      (SCD):    2.078ns = ( 15.546 - 13.468 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.926 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.159    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     9.199 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.860    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.956 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    13.192    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    13.316 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    13.897    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    13.993 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.553    15.546    graphics/hd/pixel_clock01_out
    SLICE_X28Y20         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDCE (Prop_fdce_C_Q)         0.456    16.002 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           0.870    16.872    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X38Y20         LUT3 (Prop_lut3_I0_O)        0.124    16.996 r  graphics/hd/srl_ramb18__15_i_13/O
                         net (fo=36, routed)          1.461    18.457    graphics_n_34
    RAMB18_X2Y13         RAMB18E1                                     r  srl_ramb18__28/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.486    25.426    tile_clock
    RAMB18_X2Y13         RAMB18E1                                     r  srl_ramb18__28/CLKBWRCLK
                         clock pessimism              0.398    25.825    
                         clock uncertainty           -0.319    25.506    
    RAMB18_X2Y13         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[15])
                                                     -0.241    25.265    srl_ramb18__28
  -------------------------------------------------------------------
                         required time                         25.265    
                         arrival time                         -18.457    
  -------------------------------------------------------------------
                         slack                                  6.808    

Slack (MET) :             6.808ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__28/DIBDI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock_1 rise@13.468ns)
  Data Path Delay:        2.911ns  (logic 0.580ns (19.926%)  route 2.331ns (80.074%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 25.426 - 26.936 ) 
    Source Clock Delay      (SCD):    2.078ns = ( 15.546 - 13.468 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.926 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.159    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     9.199 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.860    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.956 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    13.192    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    13.316 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    13.897    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    13.993 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.553    15.546    graphics/hd/pixel_clock01_out
    SLICE_X28Y20         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDCE (Prop_fdce_C_Q)         0.456    16.002 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           0.870    16.872    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X38Y20         LUT3 (Prop_lut3_I0_O)        0.124    16.996 r  graphics/hd/srl_ramb18__15_i_13/O
                         net (fo=36, routed)          1.461    18.457    graphics_n_34
    RAMB18_X2Y13         RAMB18E1                                     r  srl_ramb18__28/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.486    25.426    tile_clock
    RAMB18_X2Y13         RAMB18E1                                     r  srl_ramb18__28/CLKBWRCLK
                         clock pessimism              0.398    25.825    
                         clock uncertainty           -0.319    25.506    
    RAMB18_X2Y13         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[15])
                                                     -0.241    25.265    srl_ramb18__28
  -------------------------------------------------------------------
                         required time                         25.265    
                         arrival time                         -18.457    
  -------------------------------------------------------------------
                         slack                                  6.808    

Slack (MET) :             6.813ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__21/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock_1 rise@13.468ns)
  Data Path Delay:        2.922ns  (logic 0.580ns (19.849%)  route 2.342ns (80.151%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 25.436 - 26.936 ) 
    Source Clock Delay      (SCD):    2.072ns = ( 15.540 - 13.468 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.926 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.159    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     9.199 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.860    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.956 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    13.192    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    13.316 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    13.897    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    13.993 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.547    15.540    graphics/hd/pixel_clock01_out
    SLICE_X33Y23         FDCE                                         r  graphics/hd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDCE (Prop_fdce_C_Q)         0.456    15.996 r  graphics/hd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.638    16.634    graphics/hd/sen_v_count[1]_13[9]
    SLICE_X37Y23         LUT3 (Prop_lut3_I0_O)        0.124    16.758 r  graphics/hd/srl_ramb18__15_i_6/O
                         net (fo=36, routed)          1.704    18.462    graphics_n_27
    RAMB18_X2Y3          RAMB18E1                                     r  srl_ramb18__21/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.496    25.436    tile_clock
    RAMB18_X2Y3          RAMB18E1                                     r  srl_ramb18__21/CLKBWRCLK
                         clock pessimism              0.398    25.835    
                         clock uncertainty           -0.319    25.516    
    RAMB18_X2Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[2])
                                                     -0.241    25.275    srl_ramb18__21
  -------------------------------------------------------------------
                         required time                         25.275    
                         arrival time                         -18.462    
  -------------------------------------------------------------------
                         slack                                  6.813    

Slack (MET) :             6.813ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__21/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock_1 rise@13.468ns)
  Data Path Delay:        2.922ns  (logic 0.580ns (19.849%)  route 2.342ns (80.151%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 25.436 - 26.936 ) 
    Source Clock Delay      (SCD):    2.072ns = ( 15.540 - 13.468 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.926 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.159    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     9.199 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.860    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.956 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    13.192    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    13.316 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    13.897    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    13.993 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.547    15.540    graphics/hd/pixel_clock01_out
    SLICE_X33Y23         FDCE                                         r  graphics/hd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDCE (Prop_fdce_C_Q)         0.456    15.996 r  graphics/hd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.638    16.634    graphics/hd/sen_v_count[1]_13[9]
    SLICE_X37Y23         LUT3 (Prop_lut3_I0_O)        0.124    16.758 r  graphics/hd/srl_ramb18__15_i_6/O
                         net (fo=36, routed)          1.704    18.462    graphics_n_27
    RAMB18_X2Y3          RAMB18E1                                     r  srl_ramb18__21/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.496    25.436    tile_clock
    RAMB18_X2Y3          RAMB18E1                                     r  srl_ramb18__21/CLKBWRCLK
                         clock pessimism              0.398    25.835    
                         clock uncertainty           -0.319    25.516    
    RAMB18_X2Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[2])
                                                     -0.241    25.275    srl_ramb18__21
  -------------------------------------------------------------------
                         required time                         25.275    
                         arrival time                         -18.462    
  -------------------------------------------------------------------
                         slack                                  6.813    

Slack (MET) :             6.836ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__21/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock_1 rise@13.468ns)
  Data Path Delay:        2.898ns  (logic 0.642ns (22.152%)  route 2.256ns (77.848%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 25.436 - 26.936 ) 
    Source Clock Delay      (SCD):    2.073ns = ( 15.541 - 13.468 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.926 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.159    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     9.199 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.860    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.956 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    13.192    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    13.316 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    13.897    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    13.993 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.548    15.541    graphics/hd/pixel_clock01_out
    SLICE_X30Y22         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDCE (Prop_fdce_C_Q)         0.518    16.059 r  graphics/hd/h_count_reg[9]/Q
                         net (fo=7, routed)           0.829    16.888    graphics/hd/sen_h_count[1]_15[9]
    SLICE_X40Y22         LUT3 (Prop_lut3_I0_O)        0.124    17.012 r  graphics/hd/srl_ramb18__15_i_14/O
                         net (fo=36, routed)          1.428    18.439    graphics_n_35
    RAMB18_X2Y3          RAMB18E1                                     r  srl_ramb18__21/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.496    25.436    tile_clock
    RAMB18_X2Y3          RAMB18E1                                     r  srl_ramb18__21/CLKBWRCLK
                         clock pessimism              0.398    25.835    
                         clock uncertainty           -0.319    25.516    
    RAMB18_X2Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[10])
                                                     -0.241    25.275    srl_ramb18__21
  -------------------------------------------------------------------
                         required time                         25.275    
                         arrival time                         -18.439    
  -------------------------------------------------------------------
                         slack                                  6.836    

Slack (MET) :             6.836ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__21/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock_1 rise@13.468ns)
  Data Path Delay:        2.898ns  (logic 0.642ns (22.152%)  route 2.256ns (77.848%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 25.436 - 26.936 ) 
    Source Clock Delay      (SCD):    2.073ns = ( 15.541 - 13.468 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.926 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.159    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     9.199 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.860    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.956 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    13.192    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    13.316 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    13.897    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    13.993 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.548    15.541    graphics/hd/pixel_clock01_out
    SLICE_X30Y22         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDCE (Prop_fdce_C_Q)         0.518    16.059 r  graphics/hd/h_count_reg[9]/Q
                         net (fo=7, routed)           0.829    16.888    graphics/hd/sen_h_count[1]_15[9]
    SLICE_X40Y22         LUT3 (Prop_lut3_I0_O)        0.124    17.012 r  graphics/hd/srl_ramb18__15_i_14/O
                         net (fo=36, routed)          1.428    18.439    graphics_n_35
    RAMB18_X2Y3          RAMB18E1                                     r  srl_ramb18__21/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.496    25.436    tile_clock
    RAMB18_X2Y3          RAMB18E1                                     r  srl_ramb18__21/CLKBWRCLK
                         clock pessimism              0.398    25.835    
                         clock uncertainty           -0.319    25.516    
    RAMB18_X2Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                     -0.241    25.275    srl_ramb18__21
  -------------------------------------------------------------------
                         required time                         25.275    
                         arrival time                         -18.439    
  -------------------------------------------------------------------
                         slack                                  6.836    

Slack (MET) :             6.841ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__28/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock_1 rise@13.468ns)
  Data Path Delay:        2.883ns  (logic 0.580ns (20.118%)  route 2.303ns (79.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 25.426 - 26.936 ) 
    Source Clock Delay      (SCD):    2.073ns = ( 15.541 - 13.468 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.926 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.159    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     9.199 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.860    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.956 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    13.192    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    13.316 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    13.897    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    13.993 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.548    15.541    graphics/hd/pixel_clock01_out
    SLICE_X33Y22         FDCE                                         r  graphics/hd/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDCE (Prop_fdce_C_Q)         0.456    15.997 r  graphics/hd/v_count_reg[7]/Q
                         net (fo=5, routed)           0.881    16.878    graphics/hd/sen_v_count[1]_13[7]
    SLICE_X41Y21         LUT3 (Prop_lut3_I0_O)        0.124    17.002 r  graphics/hd/srl_ramb18__15_i_4/O
                         net (fo=36, routed)          1.422    18.424    graphics_n_41
    RAMB18_X2Y13         RAMB18E1                                     r  srl_ramb18__28/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.486    25.426    tile_clock
    RAMB18_X2Y13         RAMB18E1                                     r  srl_ramb18__28/CLKBWRCLK
                         clock pessimism              0.398    25.825    
                         clock uncertainty           -0.319    25.506    
    RAMB18_X2Y13         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[8])
                                                     -0.241    25.265    srl_ramb18__28
  -------------------------------------------------------------------
                         required time                         25.265    
                         arrival time                         -18.424    
  -------------------------------------------------------------------
                         slack                                  6.841    

Slack (MET) :             6.841ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__28/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock_1 rise@13.468ns)
  Data Path Delay:        2.883ns  (logic 0.580ns (20.118%)  route 2.303ns (79.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 25.426 - 26.936 ) 
    Source Clock Delay      (SCD):    2.073ns = ( 15.541 - 13.468 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.926 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.159    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     9.199 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.860    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.956 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    13.192    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    13.316 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    13.897    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    13.993 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.548    15.541    graphics/hd/pixel_clock01_out
    SLICE_X33Y22         FDCE                                         r  graphics/hd/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDCE (Prop_fdce_C_Q)         0.456    15.997 r  graphics/hd/v_count_reg[7]/Q
                         net (fo=5, routed)           0.881    16.878    graphics/hd/sen_v_count[1]_13[7]
    SLICE_X41Y21         LUT3 (Prop_lut3_I0_O)        0.124    17.002 r  graphics/hd/srl_ramb18__15_i_4/O
                         net (fo=36, routed)          1.422    18.424    graphics_n_41
    RAMB18_X2Y13         RAMB18E1                                     r  srl_ramb18__28/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.486    25.426    tile_clock
    RAMB18_X2Y13         RAMB18E1                                     r  srl_ramb18__28/CLKBWRCLK
                         clock pessimism              0.398    25.825    
                         clock uncertainty           -0.319    25.506    
    RAMB18_X2Y13         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                     -0.241    25.265    srl_ramb18__28
  -------------------------------------------------------------------
                         required time                         25.265    
                         arrival time                         -18.424    
  -------------------------------------------------------------------
                         slack                                  6.841    

Slack (MET) :             6.847ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__29/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock_1 rise@13.468ns)
  Data Path Delay:        2.877ns  (logic 0.580ns (20.161%)  route 2.297ns (79.839%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 25.426 - 26.936 ) 
    Source Clock Delay      (SCD):    2.073ns = ( 15.541 - 13.468 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.926 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.159    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     9.199 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.860    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.956 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    13.192    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    13.316 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    13.897    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    13.993 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.548    15.541    graphics/hd/pixel_clock01_out
    SLICE_X33Y22         FDCE                                         r  graphics/hd/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDCE (Prop_fdce_C_Q)         0.456    15.997 r  graphics/hd/v_count_reg[7]/Q
                         net (fo=5, routed)           0.881    16.878    graphics/hd/sen_v_count[1]_13[7]
    SLICE_X41Y21         LUT3 (Prop_lut3_I0_O)        0.124    17.002 r  graphics/hd/srl_ramb18__15_i_4/O
                         net (fo=36, routed)          1.415    18.418    graphics_n_41
    RAMB18_X2Y12         RAMB18E1                                     r  srl_ramb18__29/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.486    25.426    tile_clock
    RAMB18_X2Y12         RAMB18E1                                     r  srl_ramb18__29/CLKBWRCLK
                         clock pessimism              0.398    25.825    
                         clock uncertainty           -0.319    25.506    
    RAMB18_X2Y12         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[4])
                                                     -0.241    25.265    srl_ramb18__29
  -------------------------------------------------------------------
                         required time                         25.265    
                         arrival time                         -18.418    
  -------------------------------------------------------------------
                         slack                                  6.847    

Slack (MET) :             6.848ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__28/DIPBDIP[1]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock_1 rise@13.468ns)
  Data Path Delay:        2.871ns  (logic 0.580ns (20.203%)  route 2.291ns (79.797%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 25.426 - 26.936 ) 
    Source Clock Delay      (SCD):    2.078ns = ( 15.546 - 13.468 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.926 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.159    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     9.199 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.860    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.956 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    13.192    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    13.316 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    13.897    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    13.993 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.553    15.546    graphics/hd/pixel_clock01_out
    SLICE_X29Y20         FDCE                                         r  graphics/hd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDCE (Prop_fdce_C_Q)         0.456    16.002 r  graphics/hd/h_count_reg[4]/Q
                         net (fo=7, routed)           0.828    16.830    graphics/hd/sen_h_count[1]_15[4]
    SLICE_X38Y20         LUT3 (Prop_lut3_I0_O)        0.124    16.954 r  graphics/hd/srl_ramb18__15_i_9/O
                         net (fo=36, routed)          1.463    18.417    graphics_n_30
    RAMB18_X2Y13         RAMB18E1                                     r  srl_ramb18__28/DIPBDIP[1]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.486    25.426    tile_clock
    RAMB18_X2Y13         RAMB18E1                                     r  srl_ramb18__28/CLKBWRCLK
                         clock pessimism              0.398    25.825    
                         clock uncertainty           -0.319    25.506    
    RAMB18_X2Y13         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIPBDIP[1])
                                                     -0.241    25.265    srl_ramb18__28
  -------------------------------------------------------------------
                         required time                         25.265    
                         arrival time                         -18.417    
  -------------------------------------------------------------------
                         slack                                  6.848    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.012ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__7/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.186ns (24.109%)  route 0.586ns (75.891%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.715ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    0.451ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.554     0.451    graphics/hd/pixel_clock01_out
    SLICE_X29Y20         FDCE                                         r  graphics/hd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDCE (Prop_fdce_C_Q)         0.141     0.592 r  graphics/hd/h_count_reg[4]/Q
                         net (fo=7, routed)           0.134     0.726    graphics/hd/sen_h_count[1]_15[4]
    SLICE_X29Y20         LUT3 (Prop_lut3_I0_O)        0.045     0.771 r  graphics/hd/srl_ramb18_i_9/O
                         net (fo=36, routed)          0.452     1.223    graphics_n_46
    RAMB18_X0Y7          RAMB18E1                                     r  srl_ramb18__7/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.871    -0.818    tile_clock
    RAMB18_X0Y7          RAMB18E1                                     r  srl_ramb18__7/CLKBWRCLK
                         clock pessimism              0.555    -0.263    
                         clock uncertainty            0.319     0.055    
    RAMB18_X0Y7          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[7])
                                                      0.155     0.210    srl_ramb18__7
  -------------------------------------------------------------------
                         required time                         -0.210    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  1.012    

Slack (MET) :             1.012ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__7/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.186ns (24.109%)  route 0.586ns (75.891%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.715ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    0.451ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.554     0.451    graphics/hd/pixel_clock01_out
    SLICE_X29Y20         FDCE                                         r  graphics/hd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDCE (Prop_fdce_C_Q)         0.141     0.592 r  graphics/hd/h_count_reg[4]/Q
                         net (fo=7, routed)           0.134     0.726    graphics/hd/sen_h_count[1]_15[4]
    SLICE_X29Y20         LUT3 (Prop_lut3_I0_O)        0.045     0.771 r  graphics/hd/srl_ramb18_i_9/O
                         net (fo=36, routed)          0.452     1.223    graphics_n_46
    RAMB18_X0Y7          RAMB18E1                                     r  srl_ramb18__7/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.871    -0.818    tile_clock
    RAMB18_X0Y7          RAMB18E1                                     r  srl_ramb18__7/CLKBWRCLK
                         clock pessimism              0.555    -0.263    
                         clock uncertainty            0.319     0.055    
    RAMB18_X0Y7          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                      0.155     0.210    srl_ramb18__7
  -------------------------------------------------------------------
                         required time                         -0.210    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  1.012    

Slack (MET) :             1.030ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__15/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.186ns (23.701%)  route 0.599ns (76.299%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.450ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.553     0.450    graphics/hd/pixel_clock01_out
    SLICE_X33Y22         FDCE                                         r  graphics/hd/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDCE (Prop_fdce_C_Q)         0.141     0.591 r  graphics/hd/v_count_reg[6]/Q
                         net (fo=7, routed)           0.230     0.822    graphics/hd/sen_v_count[1]_13[6]
    SLICE_X41Y21         LUT3 (Prop_lut3_I0_O)        0.045     0.867 r  graphics/hd/srl_ramb18__15_i_3/O
                         net (fo=36, routed)          0.368     1.235    graphics_n_40
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.319     0.050    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[13])
                                                      0.155     0.205    srl_ramb18__15
  -------------------------------------------------------------------
                         required time                         -0.205    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.030ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__15/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.186ns (23.701%)  route 0.599ns (76.299%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.450ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.553     0.450    graphics/hd/pixel_clock01_out
    SLICE_X33Y22         FDCE                                         r  graphics/hd/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDCE (Prop_fdce_C_Q)         0.141     0.591 r  graphics/hd/v_count_reg[6]/Q
                         net (fo=7, routed)           0.230     0.822    graphics/hd/sen_v_count[1]_13[6]
    SLICE_X41Y21         LUT3 (Prop_lut3_I0_O)        0.045     0.867 r  graphics/hd/srl_ramb18__15_i_3/O
                         net (fo=36, routed)          0.368     1.235    graphics_n_40
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.319     0.050    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                      0.155     0.205    srl_ramb18__15
  -------------------------------------------------------------------
                         required time                         -0.205    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.036ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__4/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.186ns (23.316%)  route 0.612ns (76.684%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.712ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    0.448ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.551     0.448    graphics/hd/pixel_clock01_out
    SLICE_X33Y23         FDCE                                         r  graphics/hd/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDCE (Prop_fdce_C_Q)         0.141     0.589 r  graphics/hd/v_count_reg[8]/Q
                         net (fo=5, routed)           0.161     0.750    graphics/hd/sen_v_count[1]_13[8]
    SLICE_X34Y23         LUT3 (Prop_lut3_I0_O)        0.045     0.795 r  graphics/hd/srl_ramb18_i_5/O
                         net (fo=36, routed)          0.451     1.246    graphics_n_42
    RAMB18_X1Y7          RAMB18E1                                     r  srl_ramb18__4/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.871    -0.818    tile_clock
    RAMB18_X1Y7          RAMB18E1                                     r  srl_ramb18__4/CLKBWRCLK
                         clock pessimism              0.555    -0.263    
                         clock uncertainty            0.319     0.055    
    RAMB18_X1Y7          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[7])
                                                      0.155     0.210    srl_ramb18__4
  -------------------------------------------------------------------
                         required time                         -0.210    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  1.036    

Slack (MET) :             1.036ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__4/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.186ns (23.316%)  route 0.612ns (76.684%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.712ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    0.448ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.551     0.448    graphics/hd/pixel_clock01_out
    SLICE_X33Y23         FDCE                                         r  graphics/hd/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDCE (Prop_fdce_C_Q)         0.141     0.589 r  graphics/hd/v_count_reg[8]/Q
                         net (fo=5, routed)           0.161     0.750    graphics/hd/sen_v_count[1]_13[8]
    SLICE_X34Y23         LUT3 (Prop_lut3_I0_O)        0.045     0.795 r  graphics/hd/srl_ramb18_i_5/O
                         net (fo=36, routed)          0.451     1.246    graphics_n_42
    RAMB18_X1Y7          RAMB18E1                                     r  srl_ramb18__4/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.871    -0.818    tile_clock
    RAMB18_X1Y7          RAMB18E1                                     r  srl_ramb18__4/CLKBWRCLK
                         clock pessimism              0.555    -0.263    
                         clock uncertainty            0.319     0.055    
    RAMB18_X1Y7          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                      0.155     0.210    srl_ramb18__4
  -------------------------------------------------------------------
                         required time                         -0.210    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  1.036    

Slack (MET) :             1.038ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__15/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.186ns (23.438%)  route 0.608ns (76.562%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.450ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.553     0.450    graphics/hd/pixel_clock01_out
    SLICE_X33Y22         FDCE                                         r  graphics/hd/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDCE (Prop_fdce_C_Q)         0.141     0.591 r  graphics/hd/v_count_reg[5]/Q
                         net (fo=7, routed)           0.170     0.761    graphics/hd/sen_v_count[1]_13[5]
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.045     0.806 r  graphics/hd/srl_ramb18__15_i_2/O
                         net (fo=36, routed)          0.438     1.244    graphics_n_39
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.319     0.050    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[14])
                                                      0.155     0.205    srl_ramb18__15
  -------------------------------------------------------------------
                         required time                         -0.205    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.038ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__15/DIBDI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.186ns (23.438%)  route 0.608ns (76.562%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.450ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.553     0.450    graphics/hd/pixel_clock01_out
    SLICE_X33Y22         FDCE                                         r  graphics/hd/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDCE (Prop_fdce_C_Q)         0.141     0.591 r  graphics/hd/v_count_reg[5]/Q
                         net (fo=7, routed)           0.170     0.761    graphics/hd/sen_v_count[1]_13[5]
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.045     0.806 r  graphics/hd/srl_ramb18__15_i_2/O
                         net (fo=36, routed)          0.438     1.244    graphics_n_39
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.319     0.050    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[14])
                                                      0.155     0.205    srl_ramb18__15
  -------------------------------------------------------------------
                         required time                         -0.205    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.040ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__15/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.186ns (23.387%)  route 0.609ns (76.613%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.450ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.553     0.450    graphics/hd/pixel_clock01_out
    SLICE_X33Y22         FDCE                                         r  graphics/hd/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDCE (Prop_fdce_C_Q)         0.141     0.591 r  graphics/hd/v_count_reg[4]/Q
                         net (fo=7, routed)           0.133     0.725    graphics/hd/sen_v_count[1]_13[4]
    SLICE_X32Y22         LUT3 (Prop_lut3_I0_O)        0.045     0.770 r  graphics/hd/srl_ramb18__15_i_1/O
                         net (fo=36, routed)          0.476     1.246    graphics_n_38
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.319     0.050    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[15])
                                                      0.155     0.205    srl_ramb18__15
  -------------------------------------------------------------------
                         required time                         -0.205    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  1.040    

Slack (MET) :             1.041ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__26/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.186ns (23.349%)  route 0.611ns (76.651%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.450ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.553     0.450    graphics/hd/pixel_clock01_out
    SLICE_X33Y22         FDCE                                         r  graphics/hd/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDCE (Prop_fdce_C_Q)         0.141     0.591 r  graphics/hd/v_count_reg[6]/Q
                         net (fo=7, routed)           0.230     0.822    graphics/hd/sen_v_count[1]_13[6]
    SLICE_X41Y21         LUT3 (Prop_lut3_I0_O)        0.045     0.867 r  graphics/hd/srl_ramb18__15_i_3/O
                         net (fo=36, routed)          0.380     1.247    graphics_n_40
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__26/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__26/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.319     0.050    
    RAMB18_X1Y9          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[1])
                                                      0.155     0.205    srl_ramb18__26
  -------------------------------------------------------------------
                         required time                         -0.205    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  1.041    





---------------------------------------------------------------------------------------------------
From Clock:  vga_sd_vga_clock_1
  To Clock:  tile_clock_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack       19.006ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.063ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.006ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__39/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.189ns  (logic 0.642ns (15.326%)  route 3.547ns (84.674%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 25.428 - 26.936 ) 
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.558     2.071    graphics/sd/pixel_clock0
    SLICE_X38Y15         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDCE (Prop_fdce_C_Q)         0.518     2.589 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=8, routed)           1.796     4.385    graphics/hd/Q[0]
    SLICE_X29Y20         LUT3 (Prop_lut3_I2_O)        0.124     4.509 r  graphics/hd/srl_ramb18__31_i_9/O
                         net (fo=29, routed)          1.751     6.260    h_count[4]
    RAMB18_X0Y15         RAMB18E1                                     r  srl_ramb18__39/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.488    25.428    tile_clock
    RAMB18_X0Y15         RAMB18E1                                     r  srl_ramb18__39/CLKBWRCLK
                         clock pessimism              0.398    25.827    
                         clock uncertainty           -0.319    25.507    
    RAMB18_X0Y15         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[7])
                                                     -0.241    25.266    srl_ramb18__39
  -------------------------------------------------------------------
                         required time                         25.266    
                         arrival time                          -6.260    
  -------------------------------------------------------------------
                         slack                                 19.006    

Slack (MET) :             19.006ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__39/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.189ns  (logic 0.642ns (15.326%)  route 3.547ns (84.674%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 25.428 - 26.936 ) 
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.558     2.071    graphics/sd/pixel_clock0
    SLICE_X38Y15         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDCE (Prop_fdce_C_Q)         0.518     2.589 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=8, routed)           1.796     4.385    graphics/hd/Q[0]
    SLICE_X29Y20         LUT3 (Prop_lut3_I2_O)        0.124     4.509 r  graphics/hd/srl_ramb18__31_i_9/O
                         net (fo=29, routed)          1.751     6.260    h_count[4]
    RAMB18_X0Y15         RAMB18E1                                     r  srl_ramb18__39/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.488    25.428    tile_clock
    RAMB18_X0Y15         RAMB18E1                                     r  srl_ramb18__39/CLKBWRCLK
                         clock pessimism              0.398    25.827    
                         clock uncertainty           -0.319    25.507    
    RAMB18_X0Y15         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                     -0.241    25.266    srl_ramb18__39
  -------------------------------------------------------------------
                         required time                         25.266    
                         arrival time                          -6.260    
  -------------------------------------------------------------------
                         slack                                 19.006    

Slack (MET) :             19.095ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__35/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.104ns  (logic 0.642ns (15.643%)  route 3.462ns (84.357%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 25.432 - 26.936 ) 
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.558     2.071    graphics/sd/pixel_clock0
    SLICE_X38Y15         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDCE (Prop_fdce_C_Q)         0.518     2.589 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=8, routed)           1.796     4.385    graphics/hd/Q[0]
    SLICE_X29Y20         LUT3 (Prop_lut3_I2_O)        0.124     4.509 r  graphics/hd/srl_ramb18__31_i_9/O
                         net (fo=29, routed)          1.666     6.175    h_count[4]
    RAMB18_X0Y16         RAMB18E1                                     r  srl_ramb18__35/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.492    25.432    tile_clock
    RAMB18_X0Y16         RAMB18E1                                     r  srl_ramb18__35/CLKBWRCLK
                         clock pessimism              0.398    25.831    
                         clock uncertainty           -0.319    25.511    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                     -0.241    25.270    srl_ramb18__35
  -------------------------------------------------------------------
                         required time                         25.270    
                         arrival time                          -6.175    
  -------------------------------------------------------------------
                         slack                                 19.095    

Slack (MET) :             19.121ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__35/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.078ns  (logic 0.642ns (15.742%)  route 3.436ns (84.258%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 25.432 - 26.936 ) 
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.558     2.071    graphics/sd/pixel_clock0
    SLICE_X38Y15         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDCE (Prop_fdce_C_Q)         0.518     2.589 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=8, routed)           1.796     4.385    graphics/hd/Q[0]
    SLICE_X29Y20         LUT3 (Prop_lut3_I2_O)        0.124     4.509 r  graphics/hd/srl_ramb18__31_i_9/O
                         net (fo=29, routed)          1.640     6.149    h_count[4]
    RAMB18_X0Y16         RAMB18E1                                     r  srl_ramb18__35/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.492    25.432    tile_clock
    RAMB18_X0Y16         RAMB18E1                                     r  srl_ramb18__35/CLKBWRCLK
                         clock pessimism              0.398    25.831    
                         clock uncertainty           -0.319    25.511    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[7])
                                                     -0.241    25.270    srl_ramb18__35
  -------------------------------------------------------------------
                         required time                         25.270    
                         arrival time                          -6.149    
  -------------------------------------------------------------------
                         slack                                 19.121    

Slack (MET) :             19.169ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__33/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.032ns  (logic 0.642ns (15.924%)  route 3.390ns (84.076%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 25.433 - 26.936 ) 
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.558     2.071    graphics/sd/pixel_clock0
    SLICE_X38Y15         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDCE (Prop_fdce_C_Q)         0.518     2.589 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=8, routed)           1.796     4.385    graphics/hd/Q[0]
    SLICE_X29Y20         LUT3 (Prop_lut3_I2_O)        0.124     4.509 r  graphics/hd/srl_ramb18__31_i_9/O
                         net (fo=29, routed)          1.594     6.103    h_count[4]
    RAMB18_X1Y16         RAMB18E1                                     r  srl_ramb18__33/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.493    25.433    tile_clock
    RAMB18_X1Y16         RAMB18E1                                     r  srl_ramb18__33/CLKBWRCLK
                         clock pessimism              0.398    25.832    
                         clock uncertainty           -0.319    25.512    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[15])
                                                     -0.241    25.271    srl_ramb18__33
  -------------------------------------------------------------------
                         required time                         25.271    
                         arrival time                          -6.103    
  -------------------------------------------------------------------
                         slack                                 19.169    

Slack (MET) :             19.173ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__36/DIPBDIP[1]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.024ns  (logic 0.642ns (15.956%)  route 3.382ns (84.044%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 25.429 - 26.936 ) 
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.558     2.071    graphics/sd/pixel_clock0
    SLICE_X38Y15         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDCE (Prop_fdce_C_Q)         0.518     2.589 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=8, routed)           1.796     4.385    graphics/hd/Q[0]
    SLICE_X29Y20         LUT3 (Prop_lut3_I2_O)        0.124     4.509 r  graphics/hd/srl_ramb18__31_i_9/O
                         net (fo=29, routed)          1.585     6.094    h_count[4]
    RAMB18_X1Y15         RAMB18E1                                     r  srl_ramb18__36/DIPBDIP[1]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.489    25.429    tile_clock
    RAMB18_X1Y15         RAMB18E1                                     r  srl_ramb18__36/CLKBWRCLK
                         clock pessimism              0.398    25.828    
                         clock uncertainty           -0.319    25.508    
    RAMB18_X1Y15         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIPBDIP[1])
                                                     -0.241    25.267    srl_ramb18__36
  -------------------------------------------------------------------
                         required time                         25.267    
                         arrival time                          -6.094    
  -------------------------------------------------------------------
                         slack                                 19.173    

Slack (MET) :             19.175ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__33/DIBDI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.025ns  (logic 0.642ns (15.949%)  route 3.383ns (84.051%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 25.433 - 26.936 ) 
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.558     2.071    graphics/sd/pixel_clock0
    SLICE_X38Y15         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDCE (Prop_fdce_C_Q)         0.518     2.589 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=8, routed)           1.796     4.385    graphics/hd/Q[0]
    SLICE_X29Y20         LUT3 (Prop_lut3_I2_O)        0.124     4.509 r  graphics/hd/srl_ramb18__31_i_9/O
                         net (fo=29, routed)          1.587     6.096    h_count[4]
    RAMB18_X1Y16         RAMB18E1                                     r  srl_ramb18__33/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.493    25.433    tile_clock
    RAMB18_X1Y16         RAMB18E1                                     r  srl_ramb18__33/CLKBWRCLK
                         clock pessimism              0.398    25.832    
                         clock uncertainty           -0.319    25.512    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[15])
                                                     -0.241    25.271    srl_ramb18__33
  -------------------------------------------------------------------
                         required time                         25.271    
                         arrival time                          -6.096    
  -------------------------------------------------------------------
                         slack                                 19.175    

Slack (MET) :             19.196ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__34/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.995ns  (logic 0.642ns (16.071%)  route 3.353ns (83.929%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 25.423 - 26.936 ) 
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.558     2.071    graphics/sd/pixel_clock0
    SLICE_X38Y15         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDCE (Prop_fdce_C_Q)         0.518     2.589 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=8, routed)           1.796     4.385    graphics/hd/Q[0]
    SLICE_X29Y20         LUT3 (Prop_lut3_I2_O)        0.124     4.509 r  graphics/hd/srl_ramb18__31_i_9/O
                         net (fo=29, routed)          1.557     6.066    h_count[4]
    RAMB18_X0Y13         RAMB18E1                                     r  srl_ramb18__34/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.483    25.423    tile_clock
    RAMB18_X0Y13         RAMB18E1                                     r  srl_ramb18__34/CLKBWRCLK
                         clock pessimism              0.398    25.822    
                         clock uncertainty           -0.319    25.502    
    RAMB18_X0Y13         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[11])
                                                     -0.241    25.261    srl_ramb18__34
  -------------------------------------------------------------------
                         required time                         25.261    
                         arrival time                          -6.066    
  -------------------------------------------------------------------
                         slack                                 19.196    

Slack (MET) :             19.196ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__34/DIBDI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.995ns  (logic 0.642ns (16.071%)  route 3.353ns (83.929%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 25.423 - 26.936 ) 
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.558     2.071    graphics/sd/pixel_clock0
    SLICE_X38Y15         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDCE (Prop_fdce_C_Q)         0.518     2.589 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=8, routed)           1.796     4.385    graphics/hd/Q[0]
    SLICE_X29Y20         LUT3 (Prop_lut3_I2_O)        0.124     4.509 r  graphics/hd/srl_ramb18__31_i_9/O
                         net (fo=29, routed)          1.557     6.066    h_count[4]
    RAMB18_X0Y13         RAMB18E1                                     r  srl_ramb18__34/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.483    25.423    tile_clock
    RAMB18_X0Y13         RAMB18E1                                     r  srl_ramb18__34/CLKBWRCLK
                         clock pessimism              0.398    25.822    
                         clock uncertainty           -0.319    25.502    
    RAMB18_X0Y13         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[11])
                                                     -0.241    25.261    srl_ramb18__34
  -------------------------------------------------------------------
                         required time                         25.261    
                         arrival time                          -6.066    
  -------------------------------------------------------------------
                         slack                                 19.196    

Slack (MET) :             19.233ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__32/DIPBDIP[1]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.963ns  (logic 0.642ns (16.201%)  route 3.321ns (83.799%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 25.428 - 26.936 ) 
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.558     2.071    graphics/sd/pixel_clock0
    SLICE_X38Y15         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDCE (Prop_fdce_C_Q)         0.518     2.589 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=8, routed)           1.796     4.385    graphics/hd/Q[0]
    SLICE_X29Y20         LUT3 (Prop_lut3_I2_O)        0.124     4.509 r  graphics/hd/srl_ramb18__31_i_9/O
                         net (fo=29, routed)          1.524     6.034    h_count[4]
    RAMB18_X0Y14         RAMB18E1                                     r  srl_ramb18__32/DIPBDIP[1]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.488    25.428    tile_clock
    RAMB18_X0Y14         RAMB18E1                                     r  srl_ramb18__32/CLKBWRCLK
                         clock pessimism              0.398    25.827    
                         clock uncertainty           -0.319    25.507    
    RAMB18_X0Y14         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIPBDIP[1])
                                                     -0.241    25.266    srl_ramb18__32
  -------------------------------------------------------------------
                         required time                         25.266    
                         arrival time                          -6.034    
  -------------------------------------------------------------------
                         slack                                 19.233    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.063ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__15/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.186ns (22.273%)  route 0.649ns (77.727%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X39Y21         FDCE                                         r  graphics/sd/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDCE (Prop_fdce_C_Q)         0.141     0.575 r  graphics/sd/v_count_reg[7]/Q
                         net (fo=7, routed)           0.309     0.884    graphics/hd/sen_v_count[0]_12[3]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.045     0.929 r  graphics/hd/srl_ramb18__15_i_4/O
                         net (fo=36, routed)          0.340     1.269    graphics_n_41
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.319     0.051    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[12])
                                                      0.155     0.206    srl_ramb18__15
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  1.063    

Slack (MET) :             1.063ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__15/DIBDI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.186ns (22.273%)  route 0.649ns (77.727%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X39Y21         FDCE                                         r  graphics/sd/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDCE (Prop_fdce_C_Q)         0.141     0.575 r  graphics/sd/v_count_reg[7]/Q
                         net (fo=7, routed)           0.309     0.884    graphics/hd/sen_v_count[0]_12[3]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.045     0.929 r  graphics/hd/srl_ramb18__15_i_4/O
                         net (fo=36, routed)          0.340     1.269    graphics_n_41
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.319     0.051    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[12])
                                                      0.155     0.206    srl_ramb18__15
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  1.063    

Slack (MET) :             1.111ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__26/DIPADIP[0]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.186ns (21.061%)  route 0.697ns (78.939%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X39Y21         FDCE                                         r  graphics/sd/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDCE (Prop_fdce_C_Q)         0.141     0.575 r  graphics/sd/v_count_reg[7]/Q
                         net (fo=7, routed)           0.309     0.884    graphics/hd/sen_v_count[0]_12[3]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.045     0.929 r  graphics/hd/srl_ramb18__15_i_4/O
                         net (fo=36, routed)          0.388     1.317    graphics_n_41
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__26/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__26/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.319     0.051    
    RAMB18_X1Y9          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIPADIP[0])
                                                      0.155     0.206    srl_ramb18__26
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  1.111    

Slack (MET) :             1.119ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__15/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.186ns (20.876%)  route 0.705ns (79.124%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X39Y21         FDCE                                         r  graphics/sd/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDCE (Prop_fdce_C_Q)         0.141     0.575 r  graphics/sd/v_count_reg[6]/Q
                         net (fo=7, routed)           0.337     0.912    graphics/hd/sen_v_count[0]_12[2]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.045     0.957 r  graphics/hd/srl_ramb18__15_i_3/O
                         net (fo=36, routed)          0.368     1.325    graphics_n_40
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.319     0.051    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[13])
                                                      0.155     0.206    srl_ramb18__15
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  1.119    

Slack (MET) :             1.119ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__15/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.186ns (20.876%)  route 0.705ns (79.124%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X39Y21         FDCE                                         r  graphics/sd/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDCE (Prop_fdce_C_Q)         0.141     0.575 r  graphics/sd/v_count_reg[6]/Q
                         net (fo=7, routed)           0.337     0.912    graphics/hd/sen_v_count[0]_12[2]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.045     0.957 r  graphics/hd/srl_ramb18__15_i_3/O
                         net (fo=36, routed)          0.368     1.325    graphics_n_40
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.319     0.051    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                      0.155     0.206    srl_ramb18__15
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  1.119    

Slack (MET) :             1.131ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__26/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.186ns (20.603%)  route 0.717ns (79.397%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X39Y21         FDCE                                         r  graphics/sd/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDCE (Prop_fdce_C_Q)         0.141     0.575 r  graphics/sd/v_count_reg[6]/Q
                         net (fo=7, routed)           0.337     0.912    graphics/hd/sen_v_count[0]_12[2]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.045     0.957 r  graphics/hd/srl_ramb18__15_i_3/O
                         net (fo=36, routed)          0.380     1.337    graphics_n_40
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__26/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__26/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.319     0.051    
    RAMB18_X1Y9          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[1])
                                                      0.155     0.206    srl_ramb18__26
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  1.131    

Slack (MET) :             1.131ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__26/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.186ns (20.603%)  route 0.717ns (79.397%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X39Y21         FDCE                                         r  graphics/sd/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDCE (Prop_fdce_C_Q)         0.141     0.575 r  graphics/sd/v_count_reg[6]/Q
                         net (fo=7, routed)           0.337     0.912    graphics/hd/sen_v_count[0]_12[2]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.045     0.957 r  graphics/hd/srl_ramb18__15_i_3/O
                         net (fo=36, routed)          0.380     1.337    graphics_n_40
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__26/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__26/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.319     0.051    
    RAMB18_X1Y9          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.155     0.206    srl_ramb18__26
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  1.131    

Slack (MET) :             1.138ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__15/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.186ns (20.443%)  route 0.724ns (79.557%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X39Y22         FDCE                                         r  graphics/sd/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDCE (Prop_fdce_C_Q)         0.141     0.575 r  graphics/sd/v_count_reg[8]/Q
                         net (fo=7, routed)           0.300     0.875    graphics/hd/sen_v_count[0]_12[4]
    SLICE_X40Y22         LUT3 (Prop_lut3_I2_O)        0.045     0.920 r  graphics/hd/srl_ramb18__15_i_5/O
                         net (fo=36, routed)          0.424     1.344    graphics_n_26
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.319     0.051    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[11])
                                                      0.155     0.206    srl_ramb18__15
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  1.138    

Slack (MET) :             1.138ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__15/DIBDI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.186ns (20.443%)  route 0.724ns (79.557%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X39Y22         FDCE                                         r  graphics/sd/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDCE (Prop_fdce_C_Q)         0.141     0.575 r  graphics/sd/v_count_reg[8]/Q
                         net (fo=7, routed)           0.300     0.875    graphics/hd/sen_v_count[0]_12[4]
    SLICE_X40Y22         LUT3 (Prop_lut3_I2_O)        0.045     0.920 r  graphics/hd/srl_ramb18__15_i_5/O
                         net (fo=36, routed)          0.424     1.344    graphics_n_26
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.319     0.051    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[11])
                                                      0.155     0.206    srl_ramb18__15
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  1.138    

Slack (MET) :             1.141ns  (arrival time - required time)
  Source:                 graphics/sd/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/FSM_sequential_nstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.253ns (30.853%)  route 0.567ns (69.147%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.747ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.440ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.559     0.440    graphics/sd/pixel_clock0
    SLICE_X38Y36         FDRE                                         r  graphics/sd/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDRE (Prop_fdre_C_Q)         0.164     0.604 f  graphics/sd/v_sync_reg/Q
                         net (fo=1, routed)           0.219     0.823    graphics/hd/sen_v_sync[0]_0
    SLICE_X41Y37         LUT3 (Prop_lut3_I2_O)        0.045     0.868 f  graphics/hd/v_sync_BUFG_inst_i_1/O
                         net (fo=4, routed)           0.348     1.216    snek/v_sync
    SLICE_X37Y37         LUT5 (Prop_lut5_I4_O)        0.044     1.260 r  snek/FSM_sequential_nstate[1]_i_1/O
                         net (fo=1, routed)           0.000     1.260    snek/nstate__0[1]
    SLICE_X37Y37         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.828    -0.862    snek/tile_clock
    SLICE_X37Y37         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.319     0.013    
    SLICE_X37Y37         FDRE (Hold_fdre_C_D)         0.107     0.120    snek/FSM_sequential_nstate_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  1.141    





---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock
  To Clock:  vga_hd_vga_clock

Setup :            2  Failing Endpoints,  Worst Slack       -0.186ns,  Total Violation       -0.358ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.186ns  (required time - arrival time)
  Source:                 srl_ramb18__1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        9.124ns  (logic 4.784ns (52.436%)  route 4.340ns (47.564%))
  Logic Levels:           14  (CARRY4=9 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.135ns = ( 7.869 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.601    -0.911    tile_clock
    RAMB18_X0Y6          RAMB18E1                                     r  srl_ramb18__1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[7])
                                                      2.454     1.543 r  srl_ramb18__1/DOBDO[7]
                         net (fo=1, routed)           1.016     2.559    snek/genblk1[5].part/green_out[3]_i_600_0[7]
    SLICE_X8Y16          LUT6 (Prop_lut6_I1_O)        0.124     2.683 f  snek/genblk1[5].part/green_out[3]_i_667/O
                         net (fo=1, routed)           0.968     3.651    snek/genblk1[5].part/green_out[3]_i_667_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I5_O)        0.124     3.775 f  snek/genblk1[5].part/green_out[3]_i_600/O
                         net (fo=1, routed)           0.788     4.563    snek/genblk1[4].part/v_match
    SLICE_X32Y14         LUT6 (Prop_lut6_I3_O)        0.124     4.687 r  snek/genblk1[4].part/green_out[3]_i_512/O
                         net (fo=1, routed)           0.433     5.120    snek/genblk1[3].part/green_out_reg[3]_i_345
    SLICE_X35Y14         LUT4 (Prop_lut4_I0_O)        0.124     5.244 r  snek/genblk1[3].part/green_out[3]_i_428/O
                         net (fo=1, routed)           0.000     5.244    snek/genblk1[3].part_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.794 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000     5.794    snek/green_out_reg[3]_i_345_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.908 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000     5.908    snek/green_out_reg[3]_i_264_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.022 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     6.022    snek/green_out_reg[3]_i_183_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.136 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     6.136    snek/green_out_reg[3]_i_102_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.250 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.250    snek/green_out_reg[3]_i_45_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.364 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.364    snek/green_out_reg[3]_i_16_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.478 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.478    snek/green_out_reg[3]_i_6_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.592 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.592    snek/green_out_reg[3]_i_3_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.749 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           1.134     7.883    graphics/hd/exists
    SLICE_X30Y21         LUT5 (Prop_lut5_I1_O)        0.329     8.212 r  graphics/hd/blue_out[2]_i_1/O
                         net (fo=1, routed)           0.000     8.212    graphics/hd/blue_out0[2]
    SLICE_X30Y21         FDCE                                         r  graphics/hd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985     5.724    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.824 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521     6.345    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.436 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.433     7.869    graphics/hd/pixel_clock01_out
    SLICE_X30Y21         FDCE                                         r  graphics/hd/blue_out_reg[2]/C
                         clock pessimism              0.398     8.268    
                         clock uncertainty           -0.319     7.949    
    SLICE_X30Y21         FDCE (Setup_fdce_C_D)        0.077     8.026    graphics/hd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                          8.026    
                         arrival time                          -8.212    
  -------------------------------------------------------------------
                         slack                                 -0.186    

Slack (VIOLATED) :        -0.171ns  (required time - arrival time)
  Source:                 srl_ramb18__1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        9.150ns  (logic 4.810ns (52.571%)  route 4.340ns (47.429%))
  Logic Levels:           14  (CARRY4=9 LUT4=2 LUT6=3)
  Clock Path Skew:        2.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.135ns = ( 7.869 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.601    -0.911    tile_clock
    RAMB18_X0Y6          RAMB18E1                                     r  srl_ramb18__1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[7])
                                                      2.454     1.543 r  srl_ramb18__1/DOBDO[7]
                         net (fo=1, routed)           1.016     2.559    snek/genblk1[5].part/green_out[3]_i_600_0[7]
    SLICE_X8Y16          LUT6 (Prop_lut6_I1_O)        0.124     2.683 f  snek/genblk1[5].part/green_out[3]_i_667/O
                         net (fo=1, routed)           0.968     3.651    snek/genblk1[5].part/green_out[3]_i_667_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I5_O)        0.124     3.775 f  snek/genblk1[5].part/green_out[3]_i_600/O
                         net (fo=1, routed)           0.788     4.563    snek/genblk1[4].part/v_match
    SLICE_X32Y14         LUT6 (Prop_lut6_I3_O)        0.124     4.687 r  snek/genblk1[4].part/green_out[3]_i_512/O
                         net (fo=1, routed)           0.433     5.120    snek/genblk1[3].part/green_out_reg[3]_i_345
    SLICE_X35Y14         LUT4 (Prop_lut4_I0_O)        0.124     5.244 r  snek/genblk1[3].part/green_out[3]_i_428/O
                         net (fo=1, routed)           0.000     5.244    snek/genblk1[3].part_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.794 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000     5.794    snek/green_out_reg[3]_i_345_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.908 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000     5.908    snek/green_out_reg[3]_i_264_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.022 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     6.022    snek/green_out_reg[3]_i_183_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.136 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     6.136    snek/green_out_reg[3]_i_102_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.250 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.250    snek/green_out_reg[3]_i_45_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.364 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.364    snek/green_out_reg[3]_i_16_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.478 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.478    snek/green_out_reg[3]_i_6_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.592 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.592    snek/green_out_reg[3]_i_3_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.749 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           1.134     7.883    graphics/hd/exists
    SLICE_X30Y21         LUT4 (Prop_lut4_I3_O)        0.355     8.238 r  graphics/hd/green_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     8.238    graphics/hd/green_out0[3]
    SLICE_X30Y21         FDCE                                         r  graphics/hd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985     5.724    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.824 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521     6.345    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.436 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.433     7.869    graphics/hd/pixel_clock01_out
    SLICE_X30Y21         FDCE                                         r  graphics/hd/green_out_reg[3]/C
                         clock pessimism              0.398     8.268    
                         clock uncertainty           -0.319     7.949    
    SLICE_X30Y21         FDCE (Setup_fdce_C_D)        0.118     8.067    graphics/hd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                          8.067    
                         arrival time                          -8.238    
  -------------------------------------------------------------------
                         slack                                 -0.171    

Slack (MET) :             1.022ns  (required time - arrival time)
  Source:                 srl_ramb18__43/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        7.874ns  (logic 2.826ns (35.888%)  route 5.048ns (64.112%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        2.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.133ns = ( 7.867 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.594    -0.918    tile_clock
    RAMB18_X0Y9          RAMB18E1                                     r  srl_ramb18__43/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y9          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[5])
                                                      2.454     1.536 r  srl_ramb18__43/DOBDO[5]
                         net (fo=1, routed)           2.365     3.901    food/part/DOBDO[5]
    SLICE_X28Y24         LUT6 (Prop_lut6_I1_O)        0.124     4.025 f  food/part/i_3_LOPT_REMAP/O
                         net (fo=1, routed)           1.114     5.139    food/part/i_3/O_n
    SLICE_X28Y23         LUT6 (Prop_lut6_I5_O)        0.124     5.263 r  food/part/i_0_LOPT_REMAP/O
                         net (fo=4, routed)           1.569     6.832    graphics/hd/apple_exists
    SLICE_X37Y22         LUT4 (Prop_lut4_I3_O)        0.124     6.956 r  graphics/hd/red_out[3]_i_1/O
                         net (fo=1, routed)           0.000     6.956    graphics/hd/red_out0[3]
    SLICE_X37Y22         FDCE                                         r  graphics/hd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985     5.724    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.824 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521     6.345    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.436 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.431     7.867    graphics/hd/pixel_clock01_out
    SLICE_X37Y22         FDCE                                         r  graphics/hd/red_out_reg[3]/C
                         clock pessimism              0.398     8.266    
                         clock uncertainty           -0.319     7.947    
    SLICE_X37Y22         FDCE (Setup_fdce_C_D)        0.031     7.978    graphics/hd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                          7.978    
                         arrival time                          -6.956    
  -------------------------------------------------------------------
                         slack                                  1.022    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 srl_ramb18__43/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.378ns  (logic 0.923ns (38.817%)  route 1.455ns (61.183%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        1.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.567ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.596    -0.585    tile_clock
    RAMB18_X0Y9          RAMB18E1                                     r  srl_ramb18__43/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y9          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      0.585     0.000 r  srl_ramb18__43/DOADO[6]
                         net (fo=1, routed)           0.721     0.721    snek/genblk1[99].part/green_out[3]_i_12_0[6]
    SLICE_X35Y24         LUT6 (Prop_lut6_I3_O)        0.045     0.766 r  snek/genblk1[99].part/i_5_LOPT_REMAP/O
                         net (fo=1, routed)           0.308     1.074    snek/genblk1[99].part/i_5/O_n
    SLICE_X35Y22         LUT6 (Prop_lut6_I0_O)        0.045     1.119 r  snek/genblk1[99].part/i_0_LOPT_REMAP/O
                         net (fo=1, routed)           0.000     1.119    snek/genblk1[99].part_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     1.254 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.426     1.680    graphics/hd/exists
    SLICE_X30Y21         LUT4 (Prop_lut4_I3_O)        0.113     1.793 r  graphics/hd/green_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.793    graphics/hd/green_out0[3]
    SLICE_X30Y21         FDCE                                         r  graphics/hd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.820     0.567    graphics/hd/pixel_clock01_out
    SLICE_X30Y21         FDCE                                         r  graphics/hd/green_out_reg[3]/C
                         clock pessimism              0.555     1.122    
                         clock uncertainty            0.319     1.441    
    SLICE_X30Y21         FDCE (Hold_fdce_C_D)         0.131     1.572    graphics/hd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 srl_ramb18__43/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 0.924ns (38.843%)  route 1.455ns (61.157%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.567ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.596    -0.585    tile_clock
    RAMB18_X0Y9          RAMB18E1                                     r  srl_ramb18__43/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y9          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      0.585     0.000 r  srl_ramb18__43/DOADO[6]
                         net (fo=1, routed)           0.721     0.721    snek/genblk1[99].part/green_out[3]_i_12_0[6]
    SLICE_X35Y24         LUT6 (Prop_lut6_I3_O)        0.045     0.766 r  snek/genblk1[99].part/i_5_LOPT_REMAP/O
                         net (fo=1, routed)           0.308     1.074    snek/genblk1[99].part/i_5/O_n
    SLICE_X35Y22         LUT6 (Prop_lut6_I0_O)        0.045     1.119 r  snek/genblk1[99].part/i_0_LOPT_REMAP/O
                         net (fo=1, routed)           0.000     1.119    snek/genblk1[99].part_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     1.254 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.426     1.680    graphics/hd/exists
    SLICE_X30Y21         LUT5 (Prop_lut5_I1_O)        0.114     1.794 r  graphics/hd/blue_out[2]_i_1/O
                         net (fo=1, routed)           0.000     1.794    graphics/hd/blue_out0[2]
    SLICE_X30Y21         FDCE                                         r  graphics/hd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.820     0.567    graphics/hd/pixel_clock01_out
    SLICE_X30Y21         FDCE                                         r  graphics/hd/blue_out_reg[2]/C
                         clock pessimism              0.555     1.122    
                         clock uncertainty            0.319     1.441    
    SLICE_X30Y21         FDCE (Hold_fdce_C_D)         0.120     1.561    graphics/hd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 srl_ramb18__43/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.550ns  (logic 0.675ns (26.473%)  route 1.875ns (73.527%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.706ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.566ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.596    -0.585    tile_clock
    RAMB18_X0Y9          RAMB18E1                                     r  srl_ramb18__43/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y9          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      0.585     0.000 f  srl_ramb18__43/DOBDO[0]
                         net (fo=1, routed)           1.078     1.079    food/part/DOBDO[0]
    SLICE_X28Y23         LUT6 (Prop_lut6_I4_O)        0.045     1.124 r  food/part/i_0_LOPT_REMAP/O
                         net (fo=4, routed)           0.796     1.920    graphics/hd/apple_exists
    SLICE_X37Y22         LUT4 (Prop_lut4_I3_O)        0.045     1.965 r  graphics/hd/red_out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.965    graphics/hd/red_out0[3]
    SLICE_X37Y22         FDCE                                         r  graphics/hd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.819     0.566    graphics/hd/pixel_clock01_out
    SLICE_X37Y22         FDCE                                         r  graphics/hd/red_out_reg[3]/C
                         clock pessimism              0.555     1.121    
                         clock uncertainty            0.319     1.440    
    SLICE_X37Y22         FDCE (Hold_fdce_C_D)         0.092     1.532    graphics/hd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.433    





---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock_1
  To Clock:  vga_hd_vga_clock

Setup :            2  Failing Endpoints,  Worst Slack       -0.175ns,  Total Violation       -0.335ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.233ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.175ns  (required time - arrival time)
  Source:                 srl_ramb18__1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        9.124ns  (logic 4.784ns (52.436%)  route 4.340ns (47.564%))
  Logic Levels:           14  (CARRY4=9 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.135ns = ( 7.869 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.601    -0.911    tile_clock
    RAMB18_X0Y6          RAMB18E1                                     r  srl_ramb18__1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[7])
                                                      2.454     1.543 r  srl_ramb18__1/DOBDO[7]
                         net (fo=1, routed)           1.016     2.559    snek/genblk1[5].part/green_out[3]_i_600_0[7]
    SLICE_X8Y16          LUT6 (Prop_lut6_I1_O)        0.124     2.683 f  snek/genblk1[5].part/green_out[3]_i_667/O
                         net (fo=1, routed)           0.968     3.651    snek/genblk1[5].part/green_out[3]_i_667_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I5_O)        0.124     3.775 f  snek/genblk1[5].part/green_out[3]_i_600/O
                         net (fo=1, routed)           0.788     4.563    snek/genblk1[4].part/v_match
    SLICE_X32Y14         LUT6 (Prop_lut6_I3_O)        0.124     4.687 r  snek/genblk1[4].part/green_out[3]_i_512/O
                         net (fo=1, routed)           0.433     5.120    snek/genblk1[3].part/green_out_reg[3]_i_345
    SLICE_X35Y14         LUT4 (Prop_lut4_I0_O)        0.124     5.244 r  snek/genblk1[3].part/green_out[3]_i_428/O
                         net (fo=1, routed)           0.000     5.244    snek/genblk1[3].part_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.794 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000     5.794    snek/green_out_reg[3]_i_345_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.908 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000     5.908    snek/green_out_reg[3]_i_264_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.022 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     6.022    snek/green_out_reg[3]_i_183_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.136 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     6.136    snek/green_out_reg[3]_i_102_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.250 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.250    snek/green_out_reg[3]_i_45_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.364 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.364    snek/green_out_reg[3]_i_16_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.478 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.478    snek/green_out_reg[3]_i_6_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.592 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.592    snek/green_out_reg[3]_i_3_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.749 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           1.134     7.883    graphics/hd/exists
    SLICE_X30Y21         LUT5 (Prop_lut5_I1_O)        0.329     8.212 r  graphics/hd/blue_out[2]_i_1/O
                         net (fo=1, routed)           0.000     8.212    graphics/hd/blue_out0[2]
    SLICE_X30Y21         FDCE                                         r  graphics/hd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985     5.724    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.824 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521     6.345    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.436 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.433     7.869    graphics/hd/pixel_clock01_out
    SLICE_X30Y21         FDCE                                         r  graphics/hd/blue_out_reg[2]/C
                         clock pessimism              0.398     8.268    
                         clock uncertainty           -0.307     7.961    
    SLICE_X30Y21         FDCE (Setup_fdce_C_D)        0.077     8.038    graphics/hd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                          8.038    
                         arrival time                          -8.212    
  -------------------------------------------------------------------
                         slack                                 -0.175    

Slack (VIOLATED) :        -0.160ns  (required time - arrival time)
  Source:                 srl_ramb18__1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        9.150ns  (logic 4.810ns (52.571%)  route 4.340ns (47.429%))
  Logic Levels:           14  (CARRY4=9 LUT4=2 LUT6=3)
  Clock Path Skew:        2.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.135ns = ( 7.869 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.601    -0.911    tile_clock
    RAMB18_X0Y6          RAMB18E1                                     r  srl_ramb18__1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[7])
                                                      2.454     1.543 r  srl_ramb18__1/DOBDO[7]
                         net (fo=1, routed)           1.016     2.559    snek/genblk1[5].part/green_out[3]_i_600_0[7]
    SLICE_X8Y16          LUT6 (Prop_lut6_I1_O)        0.124     2.683 f  snek/genblk1[5].part/green_out[3]_i_667/O
                         net (fo=1, routed)           0.968     3.651    snek/genblk1[5].part/green_out[3]_i_667_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I5_O)        0.124     3.775 f  snek/genblk1[5].part/green_out[3]_i_600/O
                         net (fo=1, routed)           0.788     4.563    snek/genblk1[4].part/v_match
    SLICE_X32Y14         LUT6 (Prop_lut6_I3_O)        0.124     4.687 r  snek/genblk1[4].part/green_out[3]_i_512/O
                         net (fo=1, routed)           0.433     5.120    snek/genblk1[3].part/green_out_reg[3]_i_345
    SLICE_X35Y14         LUT4 (Prop_lut4_I0_O)        0.124     5.244 r  snek/genblk1[3].part/green_out[3]_i_428/O
                         net (fo=1, routed)           0.000     5.244    snek/genblk1[3].part_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.794 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000     5.794    snek/green_out_reg[3]_i_345_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.908 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000     5.908    snek/green_out_reg[3]_i_264_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.022 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     6.022    snek/green_out_reg[3]_i_183_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.136 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     6.136    snek/green_out_reg[3]_i_102_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.250 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.250    snek/green_out_reg[3]_i_45_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.364 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.364    snek/green_out_reg[3]_i_16_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.478 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.478    snek/green_out_reg[3]_i_6_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.592 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.592    snek/green_out_reg[3]_i_3_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.749 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           1.134     7.883    graphics/hd/exists
    SLICE_X30Y21         LUT4 (Prop_lut4_I3_O)        0.355     8.238 r  graphics/hd/green_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     8.238    graphics/hd/green_out0[3]
    SLICE_X30Y21         FDCE                                         r  graphics/hd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985     5.724    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.824 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521     6.345    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.436 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.433     7.869    graphics/hd/pixel_clock01_out
    SLICE_X30Y21         FDCE                                         r  graphics/hd/green_out_reg[3]/C
                         clock pessimism              0.398     8.268    
                         clock uncertainty           -0.307     7.961    
    SLICE_X30Y21         FDCE (Setup_fdce_C_D)        0.118     8.079    graphics/hd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                          8.079    
                         arrival time                          -8.238    
  -------------------------------------------------------------------
                         slack                                 -0.160    

Slack (MET) :             1.033ns  (required time - arrival time)
  Source:                 srl_ramb18__43/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        7.874ns  (logic 2.826ns (35.888%)  route 5.048ns (64.112%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        2.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.133ns = ( 7.867 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.594    -0.918    tile_clock
    RAMB18_X0Y9          RAMB18E1                                     r  srl_ramb18__43/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y9          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[5])
                                                      2.454     1.536 r  srl_ramb18__43/DOBDO[5]
                         net (fo=1, routed)           2.365     3.901    food/part/DOBDO[5]
    SLICE_X28Y24         LUT6 (Prop_lut6_I1_O)        0.124     4.025 f  food/part/i_3_LOPT_REMAP/O
                         net (fo=1, routed)           1.114     5.139    food/part/i_3/O_n
    SLICE_X28Y23         LUT6 (Prop_lut6_I5_O)        0.124     5.263 r  food/part/i_0_LOPT_REMAP/O
                         net (fo=4, routed)           1.569     6.832    graphics/hd/apple_exists
    SLICE_X37Y22         LUT4 (Prop_lut4_I3_O)        0.124     6.956 r  graphics/hd/red_out[3]_i_1/O
                         net (fo=1, routed)           0.000     6.956    graphics/hd/red_out0[3]
    SLICE_X37Y22         FDCE                                         r  graphics/hd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985     5.724    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.824 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521     6.345    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.436 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.431     7.867    graphics/hd/pixel_clock01_out
    SLICE_X37Y22         FDCE                                         r  graphics/hd/red_out_reg[3]/C
                         clock pessimism              0.398     8.266    
                         clock uncertainty           -0.307     7.959    
    SLICE_X37Y22         FDCE (Setup_fdce_C_D)        0.031     7.990    graphics/hd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                          7.990    
                         arrival time                          -6.956    
  -------------------------------------------------------------------
                         slack                                  1.033    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 srl_ramb18__43/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.378ns  (logic 0.923ns (38.817%)  route 1.455ns (61.183%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        1.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.567ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.596    -0.585    tile_clock
    RAMB18_X0Y9          RAMB18E1                                     r  srl_ramb18__43/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y9          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      0.585     0.000 r  srl_ramb18__43/DOADO[6]
                         net (fo=1, routed)           0.721     0.721    snek/genblk1[99].part/green_out[3]_i_12_0[6]
    SLICE_X35Y24         LUT6 (Prop_lut6_I3_O)        0.045     0.766 r  snek/genblk1[99].part/i_5_LOPT_REMAP/O
                         net (fo=1, routed)           0.308     1.074    snek/genblk1[99].part/i_5/O_n
    SLICE_X35Y22         LUT6 (Prop_lut6_I0_O)        0.045     1.119 r  snek/genblk1[99].part/i_0_LOPT_REMAP/O
                         net (fo=1, routed)           0.000     1.119    snek/genblk1[99].part_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     1.254 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.426     1.680    graphics/hd/exists
    SLICE_X30Y21         LUT4 (Prop_lut4_I3_O)        0.113     1.793 r  graphics/hd/green_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.793    graphics/hd/green_out0[3]
    SLICE_X30Y21         FDCE                                         r  graphics/hd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.820     0.567    graphics/hd/pixel_clock01_out
    SLICE_X30Y21         FDCE                                         r  graphics/hd/green_out_reg[3]/C
                         clock pessimism              0.555     1.122    
                         clock uncertainty            0.307     1.429    
    SLICE_X30Y21         FDCE (Hold_fdce_C_D)         0.131     1.560    graphics/hd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 srl_ramb18__43/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 0.924ns (38.843%)  route 1.455ns (61.157%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.567ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.596    -0.585    tile_clock
    RAMB18_X0Y9          RAMB18E1                                     r  srl_ramb18__43/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y9          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      0.585     0.000 r  srl_ramb18__43/DOADO[6]
                         net (fo=1, routed)           0.721     0.721    snek/genblk1[99].part/green_out[3]_i_12_0[6]
    SLICE_X35Y24         LUT6 (Prop_lut6_I3_O)        0.045     0.766 r  snek/genblk1[99].part/i_5_LOPT_REMAP/O
                         net (fo=1, routed)           0.308     1.074    snek/genblk1[99].part/i_5/O_n
    SLICE_X35Y22         LUT6 (Prop_lut6_I0_O)        0.045     1.119 r  snek/genblk1[99].part/i_0_LOPT_REMAP/O
                         net (fo=1, routed)           0.000     1.119    snek/genblk1[99].part_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     1.254 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.426     1.680    graphics/hd/exists
    SLICE_X30Y21         LUT5 (Prop_lut5_I1_O)        0.114     1.794 r  graphics/hd/blue_out[2]_i_1/O
                         net (fo=1, routed)           0.000     1.794    graphics/hd/blue_out0[2]
    SLICE_X30Y21         FDCE                                         r  graphics/hd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.820     0.567    graphics/hd/pixel_clock01_out
    SLICE_X30Y21         FDCE                                         r  graphics/hd/blue_out_reg[2]/C
                         clock pessimism              0.555     1.122    
                         clock uncertainty            0.307     1.429    
    SLICE_X30Y21         FDCE (Hold_fdce_C_D)         0.120     1.549    graphics/hd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 srl_ramb18__43/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.550ns  (logic 0.675ns (26.473%)  route 1.875ns (73.527%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.706ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.566ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.596    -0.585    tile_clock
    RAMB18_X0Y9          RAMB18E1                                     r  srl_ramb18__43/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y9          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      0.585     0.000 f  srl_ramb18__43/DOBDO[0]
                         net (fo=1, routed)           1.078     1.079    food/part/DOBDO[0]
    SLICE_X28Y23         LUT6 (Prop_lut6_I4_O)        0.045     1.124 r  food/part/i_0_LOPT_REMAP/O
                         net (fo=4, routed)           0.796     1.920    graphics/hd/apple_exists
    SLICE_X37Y22         LUT4 (Prop_lut4_I3_O)        0.045     1.965 r  graphics/hd/red_out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.965    graphics/hd/red_out0[3]
    SLICE_X37Y22         FDCE                                         r  graphics/hd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.819     0.566    graphics/hd/pixel_clock01_out
    SLICE_X37Y22         FDCE                                         r  graphics/hd/red_out_reg[3]/C
                         clock pessimism              0.555     1.121    
                         clock uncertainty            0.307     1.428    
    SLICE_X37Y22         FDCE (Hold_fdce_C_D)         0.092     1.520    graphics/hd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.445    





---------------------------------------------------------------------------------------------------
From Clock:  vga_hd_vga_clock_1
  To Clock:  vga_hd_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack        1.177ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.177ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.423ns  (logic 1.932ns (35.626%)  route 3.491ns (64.374%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 7.866 - 6.734 ) 
    Source Clock Delay      (SCD):    2.078ns
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.553     2.078    graphics/hd/pixel_clock01_out
    SLICE_X28Y20         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDCE (Prop_fdce_C_Q)         0.456     2.534 f  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           1.209     3.743    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X30Y21         LUT4 (Prop_lut4_I1_O)        0.124     3.867 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.729     4.595    graphics/hd/h_video_i_2__0_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.719 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.589     5.309    graphics/hd/h_sync_state1__7
    SLICE_X36Y22         LUT6 (Prop_lut6_I4_O)        0.124     5.433 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.964     6.397    graphics/hd/v_count1__11
    SLICE_X33Y21         LUT2 (Prop_lut2_I1_O)        0.124     6.521 r  graphics/hd/v_count[0]_i_8__0/O
                         net (fo=1, routed)           0.000     6.521    graphics/hd/v_count[0]_i_8__0_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.053 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.053    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  graphics/hd/v_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.167    graphics/hd/v_count_reg[4]_i_1__0_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.501 r  graphics/hd/v_count_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.501    graphics/hd/v_count_reg[8]_i_1__0_n_6
    SLICE_X33Y23         FDCE                                         r  graphics/hd/v_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985     5.724    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.824 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521     6.345    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.436 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.430     7.866    graphics/hd/pixel_clock01_out
    SLICE_X33Y23         FDCE                                         r  graphics/hd/v_count_reg[9]/C
                         clock pessimism              0.903     8.769    
                         clock uncertainty           -0.153     8.616    
    SLICE_X33Y23         FDCE (Setup_fdce_C_D)        0.062     8.678    graphics/hd/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                          8.678    
                         arrival time                          -7.501    
  -------------------------------------------------------------------
                         slack                                  1.177    

Slack (MET) :             1.198ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.402ns  (logic 1.911ns (35.376%)  route 3.491ns (64.624%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 7.866 - 6.734 ) 
    Source Clock Delay      (SCD):    2.078ns
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.553     2.078    graphics/hd/pixel_clock01_out
    SLICE_X28Y20         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDCE (Prop_fdce_C_Q)         0.456     2.534 f  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           1.209     3.743    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X30Y21         LUT4 (Prop_lut4_I1_O)        0.124     3.867 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.729     4.595    graphics/hd/h_video_i_2__0_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.719 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.589     5.309    graphics/hd/h_sync_state1__7
    SLICE_X36Y22         LUT6 (Prop_lut6_I4_O)        0.124     5.433 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.964     6.397    graphics/hd/v_count1__11
    SLICE_X33Y21         LUT2 (Prop_lut2_I1_O)        0.124     6.521 r  graphics/hd/v_count[0]_i_8__0/O
                         net (fo=1, routed)           0.000     6.521    graphics/hd/v_count[0]_i_8__0_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.053 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.053    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  graphics/hd/v_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.167    graphics/hd/v_count_reg[4]_i_1__0_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.480 r  graphics/hd/v_count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     7.480    graphics/hd/v_count_reg[8]_i_1__0_n_4
    SLICE_X33Y23         FDCE                                         r  graphics/hd/v_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985     5.724    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.824 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521     6.345    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.436 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.430     7.866    graphics/hd/pixel_clock01_out
    SLICE_X33Y23         FDCE                                         r  graphics/hd/v_count_reg[11]/C
                         clock pessimism              0.903     8.769    
                         clock uncertainty           -0.153     8.616    
    SLICE_X33Y23         FDCE (Setup_fdce_C_D)        0.062     8.678    graphics/hd/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                          8.678    
                         arrival time                          -7.480    
  -------------------------------------------------------------------
                         slack                                  1.198    

Slack (MET) :             1.272ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.328ns  (logic 1.837ns (34.478%)  route 3.491ns (65.522%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 7.866 - 6.734 ) 
    Source Clock Delay      (SCD):    2.078ns
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.553     2.078    graphics/hd/pixel_clock01_out
    SLICE_X28Y20         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDCE (Prop_fdce_C_Q)         0.456     2.534 f  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           1.209     3.743    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X30Y21         LUT4 (Prop_lut4_I1_O)        0.124     3.867 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.729     4.595    graphics/hd/h_video_i_2__0_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.719 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.589     5.309    graphics/hd/h_sync_state1__7
    SLICE_X36Y22         LUT6 (Prop_lut6_I4_O)        0.124     5.433 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.964     6.397    graphics/hd/v_count1__11
    SLICE_X33Y21         LUT2 (Prop_lut2_I1_O)        0.124     6.521 r  graphics/hd/v_count[0]_i_8__0/O
                         net (fo=1, routed)           0.000     6.521    graphics/hd/v_count[0]_i_8__0_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.053 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.053    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  graphics/hd/v_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.167    graphics/hd/v_count_reg[4]_i_1__0_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.406 r  graphics/hd/v_count_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     7.406    graphics/hd/v_count_reg[8]_i_1__0_n_5
    SLICE_X33Y23         FDCE                                         r  graphics/hd/v_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985     5.724    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.824 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521     6.345    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.436 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.430     7.866    graphics/hd/pixel_clock01_out
    SLICE_X33Y23         FDCE                                         r  graphics/hd/v_count_reg[10]/C
                         clock pessimism              0.903     8.769    
                         clock uncertainty           -0.153     8.616    
    SLICE_X33Y23         FDCE (Setup_fdce_C_D)        0.062     8.678    graphics/hd/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.678    
                         arrival time                          -7.406    
  -------------------------------------------------------------------
                         slack                                  1.272    

Slack (MET) :             1.288ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.312ns  (logic 1.821ns (34.281%)  route 3.491ns (65.719%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 7.866 - 6.734 ) 
    Source Clock Delay      (SCD):    2.078ns
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.553     2.078    graphics/hd/pixel_clock01_out
    SLICE_X28Y20         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDCE (Prop_fdce_C_Q)         0.456     2.534 f  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           1.209     3.743    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X30Y21         LUT4 (Prop_lut4_I1_O)        0.124     3.867 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.729     4.595    graphics/hd/h_video_i_2__0_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.719 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.589     5.309    graphics/hd/h_sync_state1__7
    SLICE_X36Y22         LUT6 (Prop_lut6_I4_O)        0.124     5.433 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.964     6.397    graphics/hd/v_count1__11
    SLICE_X33Y21         LUT2 (Prop_lut2_I1_O)        0.124     6.521 r  graphics/hd/v_count[0]_i_8__0/O
                         net (fo=1, routed)           0.000     6.521    graphics/hd/v_count[0]_i_8__0_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.053 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.053    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  graphics/hd/v_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.167    graphics/hd/v_count_reg[4]_i_1__0_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.390 r  graphics/hd/v_count_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     7.390    graphics/hd/v_count_reg[8]_i_1__0_n_7
    SLICE_X33Y23         FDCE                                         r  graphics/hd/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985     5.724    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.824 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521     6.345    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.436 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.430     7.866    graphics/hd/pixel_clock01_out
    SLICE_X33Y23         FDCE                                         r  graphics/hd/v_count_reg[8]/C
                         clock pessimism              0.903     8.769    
                         clock uncertainty           -0.153     8.616    
    SLICE_X33Y23         FDCE (Setup_fdce_C_D)        0.062     8.678    graphics/hd/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.678    
                         arrival time                          -7.390    
  -------------------------------------------------------------------
                         slack                                  1.288    

Slack (MET) :             1.292ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.309ns  (logic 1.818ns (34.244%)  route 3.491ns (65.756%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.133ns = ( 7.867 - 6.734 ) 
    Source Clock Delay      (SCD):    2.078ns
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.553     2.078    graphics/hd/pixel_clock01_out
    SLICE_X28Y20         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDCE (Prop_fdce_C_Q)         0.456     2.534 f  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           1.209     3.743    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X30Y21         LUT4 (Prop_lut4_I1_O)        0.124     3.867 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.729     4.595    graphics/hd/h_video_i_2__0_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.719 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.589     5.309    graphics/hd/h_sync_state1__7
    SLICE_X36Y22         LUT6 (Prop_lut6_I4_O)        0.124     5.433 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.964     6.397    graphics/hd/v_count1__11
    SLICE_X33Y21         LUT2 (Prop_lut2_I1_O)        0.124     6.521 r  graphics/hd/v_count[0]_i_8__0/O
                         net (fo=1, routed)           0.000     6.521    graphics/hd/v_count[0]_i_8__0_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.053 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.053    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.387 r  graphics/hd/v_count_reg[4]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.387    graphics/hd/v_count_reg[4]_i_1__0_n_6
    SLICE_X33Y22         FDCE                                         r  graphics/hd/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985     5.724    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.824 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521     6.345    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.436 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.431     7.867    graphics/hd/pixel_clock01_out
    SLICE_X33Y22         FDCE                                         r  graphics/hd/v_count_reg[5]/C
                         clock pessimism              0.903     8.770    
                         clock uncertainty           -0.153     8.617    
    SLICE_X33Y22         FDCE (Setup_fdce_C_D)        0.062     8.679    graphics/hd/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.679    
                         arrival time                          -7.387    
  -------------------------------------------------------------------
                         slack                                  1.292    

Slack (MET) :             1.313ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.288ns  (logic 1.797ns (33.983%)  route 3.491ns (66.017%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.133ns = ( 7.867 - 6.734 ) 
    Source Clock Delay      (SCD):    2.078ns
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.553     2.078    graphics/hd/pixel_clock01_out
    SLICE_X28Y20         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDCE (Prop_fdce_C_Q)         0.456     2.534 f  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           1.209     3.743    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X30Y21         LUT4 (Prop_lut4_I1_O)        0.124     3.867 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.729     4.595    graphics/hd/h_video_i_2__0_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.719 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.589     5.309    graphics/hd/h_sync_state1__7
    SLICE_X36Y22         LUT6 (Prop_lut6_I4_O)        0.124     5.433 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.964     6.397    graphics/hd/v_count1__11
    SLICE_X33Y21         LUT2 (Prop_lut2_I1_O)        0.124     6.521 r  graphics/hd/v_count[0]_i_8__0/O
                         net (fo=1, routed)           0.000     6.521    graphics/hd/v_count[0]_i_8__0_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.053 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.053    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.366 r  graphics/hd/v_count_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     7.366    graphics/hd/v_count_reg[4]_i_1__0_n_4
    SLICE_X33Y22         FDCE                                         r  graphics/hd/v_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985     5.724    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.824 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521     6.345    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.436 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.431     7.867    graphics/hd/pixel_clock01_out
    SLICE_X33Y22         FDCE                                         r  graphics/hd/v_count_reg[7]/C
                         clock pessimism              0.903     8.770    
                         clock uncertainty           -0.153     8.617    
    SLICE_X33Y22         FDCE (Setup_fdce_C_D)        0.062     8.679    graphics/hd/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.679    
                         arrival time                          -7.366    
  -------------------------------------------------------------------
                         slack                                  1.313    

Slack (MET) :             1.387ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.214ns  (logic 1.723ns (33.046%)  route 3.491ns (66.954%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.133ns = ( 7.867 - 6.734 ) 
    Source Clock Delay      (SCD):    2.078ns
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.553     2.078    graphics/hd/pixel_clock01_out
    SLICE_X28Y20         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDCE (Prop_fdce_C_Q)         0.456     2.534 f  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           1.209     3.743    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X30Y21         LUT4 (Prop_lut4_I1_O)        0.124     3.867 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.729     4.595    graphics/hd/h_video_i_2__0_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.719 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.589     5.309    graphics/hd/h_sync_state1__7
    SLICE_X36Y22         LUT6 (Prop_lut6_I4_O)        0.124     5.433 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.964     6.397    graphics/hd/v_count1__11
    SLICE_X33Y21         LUT2 (Prop_lut2_I1_O)        0.124     6.521 r  graphics/hd/v_count[0]_i_8__0/O
                         net (fo=1, routed)           0.000     6.521    graphics/hd/v_count[0]_i_8__0_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.053 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.053    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.292 r  graphics/hd/v_count_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     7.292    graphics/hd/v_count_reg[4]_i_1__0_n_5
    SLICE_X33Y22         FDCE                                         r  graphics/hd/v_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985     5.724    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.824 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521     6.345    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.436 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.431     7.867    graphics/hd/pixel_clock01_out
    SLICE_X33Y22         FDCE                                         r  graphics/hd/v_count_reg[6]/C
                         clock pessimism              0.903     8.770    
                         clock uncertainty           -0.153     8.617    
    SLICE_X33Y22         FDCE (Setup_fdce_C_D)        0.062     8.679    graphics/hd/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.679    
                         arrival time                          -7.292    
  -------------------------------------------------------------------
                         slack                                  1.387    

Slack (MET) :             1.403ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.198ns  (logic 1.707ns (32.840%)  route 3.491ns (67.161%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.133ns = ( 7.867 - 6.734 ) 
    Source Clock Delay      (SCD):    2.078ns
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.553     2.078    graphics/hd/pixel_clock01_out
    SLICE_X28Y20         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDCE (Prop_fdce_C_Q)         0.456     2.534 f  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           1.209     3.743    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X30Y21         LUT4 (Prop_lut4_I1_O)        0.124     3.867 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.729     4.595    graphics/hd/h_video_i_2__0_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.719 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.589     5.309    graphics/hd/h_sync_state1__7
    SLICE_X36Y22         LUT6 (Prop_lut6_I4_O)        0.124     5.433 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.964     6.397    graphics/hd/v_count1__11
    SLICE_X33Y21         LUT2 (Prop_lut2_I1_O)        0.124     6.521 r  graphics/hd/v_count[0]_i_8__0/O
                         net (fo=1, routed)           0.000     6.521    graphics/hd/v_count[0]_i_8__0_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.053 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.053    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.276 r  graphics/hd/v_count_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     7.276    graphics/hd/v_count_reg[4]_i_1__0_n_7
    SLICE_X33Y22         FDCE                                         r  graphics/hd/v_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985     5.724    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.824 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521     6.345    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.436 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.431     7.867    graphics/hd/pixel_clock01_out
    SLICE_X33Y22         FDCE                                         r  graphics/hd/v_count_reg[4]/C
                         clock pessimism              0.903     8.770    
                         clock uncertainty           -0.153     8.617    
    SLICE_X33Y22         FDCE (Setup_fdce_C_D)        0.062     8.679    graphics/hd/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.679    
                         arrival time                          -7.276    
  -------------------------------------------------------------------
                         slack                                  1.403    

Slack (MET) :             1.554ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.049ns  (logic 1.558ns (30.858%)  route 3.491ns (69.142%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.135ns = ( 7.869 - 6.734 ) 
    Source Clock Delay      (SCD):    2.078ns
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.553     2.078    graphics/hd/pixel_clock01_out
    SLICE_X28Y20         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDCE (Prop_fdce_C_Q)         0.456     2.534 f  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           1.209     3.743    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X30Y21         LUT4 (Prop_lut4_I1_O)        0.124     3.867 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.729     4.595    graphics/hd/h_video_i_2__0_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.719 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.589     5.309    graphics/hd/h_sync_state1__7
    SLICE_X36Y22         LUT6 (Prop_lut6_I4_O)        0.124     5.433 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.964     6.397    graphics/hd/v_count1__11
    SLICE_X33Y21         LUT2 (Prop_lut2_I1_O)        0.124     6.521 r  graphics/hd/v_count[0]_i_8__0/O
                         net (fo=1, routed)           0.000     6.521    graphics/hd/v_count[0]_i_8__0_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     7.127 r  graphics/hd/v_count_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     7.127    graphics/hd/v_count_reg[0]_i_2__0_n_4
    SLICE_X33Y21         FDCE                                         r  graphics/hd/v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985     5.724    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.824 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521     6.345    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.436 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.433     7.869    graphics/hd/pixel_clock01_out
    SLICE_X33Y21         FDCE                                         r  graphics/hd/v_count_reg[3]/C
                         clock pessimism              0.903     8.772    
                         clock uncertainty           -0.153     8.619    
    SLICE_X33Y21         FDCE (Setup_fdce_C_D)        0.062     8.681    graphics/hd/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.681    
                         arrival time                          -7.127    
  -------------------------------------------------------------------
                         slack                                  1.554    

Slack (MET) :             1.613ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.990ns  (logic 1.499ns (30.040%)  route 3.491ns (69.960%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.135ns = ( 7.869 - 6.734 ) 
    Source Clock Delay      (SCD):    2.078ns
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.553     2.078    graphics/hd/pixel_clock01_out
    SLICE_X28Y20         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDCE (Prop_fdce_C_Q)         0.456     2.534 f  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           1.209     3.743    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X30Y21         LUT4 (Prop_lut4_I1_O)        0.124     3.867 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.729     4.595    graphics/hd/h_video_i_2__0_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.719 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.589     5.309    graphics/hd/h_sync_state1__7
    SLICE_X36Y22         LUT6 (Prop_lut6_I4_O)        0.124     5.433 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.964     6.397    graphics/hd/v_count1__11
    SLICE_X33Y21         LUT2 (Prop_lut2_I1_O)        0.124     6.521 r  graphics/hd/v_count[0]_i_8__0/O
                         net (fo=1, routed)           0.000     6.521    graphics/hd/v_count[0]_i_8__0_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     7.068 r  graphics/hd/v_count_reg[0]_i_2__0/O[2]
                         net (fo=1, routed)           0.000     7.068    graphics/hd/v_count_reg[0]_i_2__0_n_5
    SLICE_X33Y21         FDCE                                         r  graphics/hd/v_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985     5.724    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.824 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521     6.345    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.436 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.433     7.869    graphics/hd/pixel_clock01_out
    SLICE_X33Y21         FDCE                                         r  graphics/hd/v_count_reg[2]/C
                         clock pessimism              0.903     8.772    
                         clock uncertainty           -0.153     8.619    
    SLICE_X33Y21         FDCE (Setup_fdce_C_D)        0.062     8.681    graphics/hd/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.681    
                         arrival time                          -7.068    
  -------------------------------------------------------------------
                         slack                                  1.613    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 graphics/hd/h_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.798%)  route 0.101ns (35.202%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.566ns
    Source Clock Delay      (SCD):    0.450ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.553     0.450    graphics/hd/pixel_clock01_out
    SLICE_X36Y22         FDRE                                         r  graphics/hd/h_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDRE (Prop_fdre_C_Q)         0.141     0.591 r  graphics/hd/h_video_reg/Q
                         net (fo=3, routed)           0.101     0.692    graphics/hd/h_video
    SLICE_X37Y22         LUT4 (Prop_lut4_I1_O)        0.045     0.737 r  graphics/hd/red_out[3]_i_1/O
                         net (fo=1, routed)           0.000     0.737    graphics/hd/red_out0[3]
    SLICE_X37Y22         FDCE                                         r  graphics/hd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.819     0.566    graphics/hd/pixel_clock01_out
    SLICE_X37Y22         FDCE                                         r  graphics/hd/red_out_reg[3]/C
                         clock pessimism             -0.103     0.463    
                         clock uncertainty            0.153     0.617    
    SLICE_X37Y22         FDCE (Hold_fdce_C_D)         0.092     0.709    graphics/hd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.709    
                         arrival time                           0.737    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 food/rng/value_reg[16]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[15]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.575%)  route 0.122ns (46.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.560    -0.621    food/rng/value_reg[19]_0
    SLICE_X28Y37         FDPE                                         r  food/rng/value_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.480 r  food/rng/value_reg[16]/Q
                         net (fo=1, routed)           0.122    -0.358    food/rng/value_reg_n_0_[16]
    SLICE_X28Y37         FDPE                                         r  food/rng/value_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.829    -0.861    food/rng/value_reg[19]_0
    SLICE_X28Y37         FDPE                                         r  food/rng/value_reg[15]/C
                         clock pessimism              0.239    -0.621    
                         clock uncertainty            0.153    -0.468    
    SLICE_X28Y37         FDPE (Hold_fdpe_C_D)         0.047    -0.421    food/rng/value_reg[15]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 food/rng/value_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.128ns (50.360%)  route 0.126ns (49.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.559    -0.622    food/rng/value_reg[19]_0
    SLICE_X28Y35         FDPE                                         r  food/rng/value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y35         FDPE (Prop_fdpe_C_Q)         0.128    -0.494 r  food/rng/value_reg[7]/Q
                         net (fo=2, routed)           0.126    -0.368    food/rng/Q[7]
    SLICE_X28Y35         FDPE                                         r  food/rng/value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.828    -0.862    food/rng/value_reg[19]_0
    SLICE_X28Y35         FDPE                                         r  food/rng/value_reg[6]/C
                         clock pessimism              0.239    -0.622    
                         clock uncertainty            0.153    -0.469    
    SLICE_X28Y35         FDPE (Hold_fdpe_C_D)         0.022    -0.447    food/rng/value_reg[6]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 food/rng/value_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[12]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.513%)  route 0.181ns (52.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.560    -0.621    food/rng/value_reg[19]_0
    SLICE_X30Y37         FDPE                                         r  food/rng/value_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDPE (Prop_fdpe_C_Q)         0.164    -0.457 r  food/rng/value_reg[13]/Q
                         net (fo=2, routed)           0.181    -0.276    food/rng/Q[13]
    SLICE_X30Y35         FDPE                                         r  food/rng/value_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.827    -0.863    food/rng/value_reg[19]_0
    SLICE_X30Y35         FDPE                                         r  food/rng/value_reg[12]/C
                         clock pessimism              0.255    -0.607    
                         clock uncertainty            0.153    -0.454    
    SLICE_X30Y35         FDPE (Hold_fdpe_C_D)         0.063    -0.391    food/rng/value_reg[12]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_sync_state_reg/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.186ns (29.711%)  route 0.440ns (70.289%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.567ns
    Source Clock Delay      (SCD):    0.448ns
    Clock Pessimism Removal (CPR):    -0.145ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.551     0.448    graphics/hd/pixel_clock01_out
    SLICE_X33Y23         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDCE (Prop_fdce_C_Q)         0.141     0.589 f  graphics/hd/v_count_reg[11]/Q
                         net (fo=7, routed)           0.440     1.029    graphics/hd/sen_v_count[1]_13[11]
    SLICE_X36Y21         LUT4 (Prop_lut4_I1_O)        0.045     1.074 r  graphics/hd/i_0_LOPT_REMAP/O
                         net (fo=1, routed)           0.000     1.074    graphics/hd/v_sync_state0
    SLICE_X36Y21         FDCE                                         r  graphics/hd/v_sync_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.820     0.567    graphics/hd/pixel_clock01_out
    SLICE_X36Y21         FDCE                                         r  graphics/hd/v_sync_state_reg/C
                         clock pessimism              0.145     0.712    
                         clock uncertainty            0.153     0.866    
    SLICE_X36Y21         FDCE (Hold_fdce_C_D)         0.092     0.958    graphics/hd/v_sync_state_reg
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           1.074    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 food/rng/value_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.398%)  route 0.232ns (58.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.559    -0.622    food/rng/value_reg[19]_0
    SLICE_X30Y35         FDPE                                         r  food/rng/value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y35         FDPE (Prop_fdpe_C_Q)         0.164    -0.458 r  food/rng/value_reg[10]/Q
                         net (fo=2, routed)           0.232    -0.226    food/rng/Q[10]
    SLICE_X28Y35         FDPE                                         r  food/rng/value_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.828    -0.862    food/rng/value_reg[19]_0
    SLICE_X28Y35         FDPE                                         r  food/rng/value_reg[9]/C
                         clock pessimism              0.274    -0.587    
                         clock uncertainty            0.153    -0.434    
    SLICE_X28Y35         FDPE (Hold_fdpe_C_D)         0.078    -0.356    food/rng/value_reg[9]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 food/rng/value_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.580%)  route 0.234ns (62.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.559    -0.622    food/rng/value_reg[19]_0
    SLICE_X28Y35         FDPE                                         r  food/rng/value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y35         FDPE (Prop_fdpe_C_Q)         0.141    -0.481 r  food/rng/value_reg[2]/Q
                         net (fo=2, routed)           0.234    -0.247    food/rng/Q[2]
    SLICE_X28Y37         FDPE                                         r  food/rng/value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.829    -0.861    food/rng/value_reg[19]_0
    SLICE_X28Y37         FDPE                                         r  food/rng/value_reg[1]/C
                         clock pessimism              0.254    -0.606    
                         clock uncertainty            0.153    -0.453    
    SLICE_X28Y37         FDPE (Hold_fdpe_C_D)         0.076    -0.377    food/rng/value_reg[1]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/h_sync_state_reg/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.186ns (29.056%)  route 0.454ns (70.944%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.567ns
    Source Clock Delay      (SCD):    0.450ns
    Clock Pessimism Removal (CPR):    -0.145ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.553     0.450    graphics/hd/pixel_clock01_out
    SLICE_X28Y22         FDCE                                         r  graphics/hd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y22         FDCE (Prop_fdce_C_Q)         0.141     0.591 f  graphics/hd/h_count_reg[11]/Q
                         net (fo=9, routed)           0.454     1.045    graphics/hd/sen_h_count[1]_15[11]
    SLICE_X36Y21         LUT6 (Prop_lut6_I4_O)        0.045     1.090 r  graphics/hd/h_sync_state_i_1__0/O
                         net (fo=1, routed)           0.000     1.090    graphics/hd/h_sync_state0
    SLICE_X36Y21         FDCE                                         r  graphics/hd/h_sync_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.820     0.567    graphics/hd/pixel_clock01_out
    SLICE_X36Y21         FDCE                                         r  graphics/hd/h_sync_state_reg/C
                         clock pessimism              0.145     0.712    
                         clock uncertainty            0.153     0.866    
    SLICE_X36Y21         FDCE (Hold_fdce_C_D)         0.091     0.957    graphics/hd/h_sync_state_reg
  -------------------------------------------------------------------
                         required time                         -0.957    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 food/rng/value_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.102%)  route 0.194ns (57.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.559    -0.622    food/rng/value_reg[19]_0
    SLICE_X28Y35         FDPE                                         r  food/rng/value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y35         FDPE (Prop_fdpe_C_Q)         0.141    -0.481 r  food/rng/value_reg[5]/Q
                         net (fo=2, routed)           0.194    -0.287    food/rng/Q[5]
    SLICE_X28Y35         FDPE                                         r  food/rng/value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.828    -0.862    food/rng/value_reg[19]_0
    SLICE_X28Y35         FDPE                                         r  food/rng/value_reg[4]/C
                         clock pessimism              0.239    -0.622    
                         clock uncertainty            0.153    -0.469    
    SLICE_X28Y35         FDPE (Hold_fdpe_C_D)         0.047    -0.422    food/rng/value_reg[4]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 food/rng/value_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.128ns (40.881%)  route 0.185ns (59.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.559    -0.622    food/rng/value_reg[19]_0
    SLICE_X28Y35         FDPE                                         r  food/rng/value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y35         FDPE (Prop_fdpe_C_Q)         0.128    -0.494 r  food/rng/value_reg[9]/Q
                         net (fo=2, routed)           0.185    -0.309    food/rng/Q[9]
    SLICE_X28Y35         FDPE                                         r  food/rng/value_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.828    -0.862    food/rng/value_reg[19]_0
    SLICE_X28Y35         FDPE                                         r  food/rng/value_reg[8]/C
                         clock pessimism              0.239    -0.622    
                         clock uncertainty            0.153    -0.469    
    SLICE_X28Y35         FDPE (Hold_fdpe_C_D)         0.023    -0.446    food/rng/value_reg[8]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.137    





---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock
  To Clock:  vga_sd_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack        5.465ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.649ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.465ns  (required time - arrival time)
  Source:                 srl_ramb18__1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@40.404ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        10.133ns  (logic 4.784ns (47.214%)  route 5.349ns (52.786%))
  Logic Levels:           14  (CARRY4=9 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.124ns = ( 41.528 - 40.404 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 26.025 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.601    26.025    tile_clock
    RAMB18_X0Y6          RAMB18E1                                     r  srl_ramb18__1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[7])
                                                      2.454    28.479 r  srl_ramb18__1/DOBDO[7]
                         net (fo=1, routed)           1.016    29.495    snek/genblk1[5].part/green_out[3]_i_600_0[7]
    SLICE_X8Y16          LUT6 (Prop_lut6_I1_O)        0.124    29.619 f  snek/genblk1[5].part/green_out[3]_i_667/O
                         net (fo=1, routed)           0.968    30.587    snek/genblk1[5].part/green_out[3]_i_667_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I5_O)        0.124    30.711 f  snek/genblk1[5].part/green_out[3]_i_600/O
                         net (fo=1, routed)           0.788    31.499    snek/genblk1[4].part/v_match
    SLICE_X32Y14         LUT6 (Prop_lut6_I3_O)        0.124    31.623 r  snek/genblk1[4].part/green_out[3]_i_512/O
                         net (fo=1, routed)           0.433    32.056    snek/genblk1[3].part/green_out_reg[3]_i_345
    SLICE_X35Y14         LUT4 (Prop_lut4_I0_O)        0.124    32.180 r  snek/genblk1[3].part/green_out[3]_i_428/O
                         net (fo=1, routed)           0.000    32.180    snek/genblk1[3].part_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.730 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000    32.730    snek/green_out_reg[3]_i_345_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.844 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000    32.844    snek/green_out_reg[3]_i_264_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.958 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    32.958    snek/green_out_reg[3]_i_183_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.072 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    33.072    snek/green_out_reg[3]_i_102_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.186 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.186    snek/green_out_reg[3]_i_45_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.300 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.300    snek/green_out_reg[3]_i_16_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.414 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.414    snek/green_out_reg[3]_i_6_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.528 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.528    snek/green_out_reg[3]_i_3_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.685 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           2.143    35.828    graphics/sd/exists
    SLICE_X36Y23         LUT5 (Prop_lut5_I3_O)        0.329    36.157 r  graphics/sd/blue_out[2]_i_1__0/O
                         net (fo=1, routed)           0.000    36.157    graphics/sd/blue_out0[2]
    SLICE_X36Y23         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    39.330 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    39.844    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    40.098 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.430    41.528    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
                         clock pessimism              0.398    41.927    
                         clock uncertainty           -0.333    41.594    
    SLICE_X36Y23         FDCE (Setup_fdce_C_D)        0.029    41.623    graphics/sd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         41.623    
                         arrival time                         -36.157    
  -------------------------------------------------------------------
                         slack                                  5.465    

Slack (MET) :             5.485ns  (required time - arrival time)
  Source:                 srl_ramb18__1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@40.404ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        10.159ns  (logic 4.810ns (47.349%)  route 5.349ns (52.651%))
  Logic Levels:           14  (CARRY4=9 LUT4=2 LUT6=3)
  Clock Path Skew:        2.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.124ns = ( 41.528 - 40.404 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 26.025 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.601    26.025    tile_clock
    RAMB18_X0Y6          RAMB18E1                                     r  srl_ramb18__1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[7])
                                                      2.454    28.479 r  srl_ramb18__1/DOBDO[7]
                         net (fo=1, routed)           1.016    29.495    snek/genblk1[5].part/green_out[3]_i_600_0[7]
    SLICE_X8Y16          LUT6 (Prop_lut6_I1_O)        0.124    29.619 f  snek/genblk1[5].part/green_out[3]_i_667/O
                         net (fo=1, routed)           0.968    30.587    snek/genblk1[5].part/green_out[3]_i_667_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I5_O)        0.124    30.711 f  snek/genblk1[5].part/green_out[3]_i_600/O
                         net (fo=1, routed)           0.788    31.499    snek/genblk1[4].part/v_match
    SLICE_X32Y14         LUT6 (Prop_lut6_I3_O)        0.124    31.623 r  snek/genblk1[4].part/green_out[3]_i_512/O
                         net (fo=1, routed)           0.433    32.056    snek/genblk1[3].part/green_out_reg[3]_i_345
    SLICE_X35Y14         LUT4 (Prop_lut4_I0_O)        0.124    32.180 r  snek/genblk1[3].part/green_out[3]_i_428/O
                         net (fo=1, routed)           0.000    32.180    snek/genblk1[3].part_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.730 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000    32.730    snek/green_out_reg[3]_i_345_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.844 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000    32.844    snek/green_out_reg[3]_i_264_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.958 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    32.958    snek/green_out_reg[3]_i_183_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.072 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    33.072    snek/green_out_reg[3]_i_102_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.186 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.186    snek/green_out_reg[3]_i_45_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.300 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.300    snek/green_out_reg[3]_i_16_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.414 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.414    snek/green_out_reg[3]_i_6_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.528 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.528    snek/green_out_reg[3]_i_3_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.685 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           2.143    35.828    graphics/sd/exists
    SLICE_X36Y23         LUT4 (Prop_lut4_I1_O)        0.355    36.183 r  graphics/sd/green_out[3]_i_1/O
                         net (fo=1, routed)           0.000    36.183    graphics/sd/green_out0[3]
    SLICE_X36Y23         FDCE                                         r  graphics/sd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    39.330 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    39.844    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    40.098 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.430    41.528    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/green_out_reg[3]/C
                         clock pessimism              0.398    41.927    
                         clock uncertainty           -0.333    41.594    
    SLICE_X36Y23         FDCE (Setup_fdce_C_D)        0.075    41.669    graphics/sd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         41.669    
                         arrival time                         -36.183    
  -------------------------------------------------------------------
                         slack                                  5.485    

Slack (MET) :             6.969ns  (required time - arrival time)
  Source:                 srl_ramb18__43/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@40.404ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        8.638ns  (logic 2.826ns (32.716%)  route 5.812ns (67.284%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        2.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.124ns = ( 41.528 - 40.404 ) 
    Source Clock Delay      (SCD):    -0.918ns = ( 26.018 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.594    26.018    tile_clock
    RAMB18_X0Y9          RAMB18E1                                     r  srl_ramb18__43/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y9          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[5])
                                                      2.454    28.472 r  srl_ramb18__43/DOBDO[5]
                         net (fo=1, routed)           2.365    30.837    food/part/DOBDO[5]
    SLICE_X28Y24         LUT6 (Prop_lut6_I1_O)        0.124    30.961 f  food/part/i_3_LOPT_REMAP/O
                         net (fo=1, routed)           1.114    32.075    food/part/i_3/O_n
    SLICE_X28Y23         LUT6 (Prop_lut6_I5_O)        0.124    32.199 r  food/part/i_0_LOPT_REMAP/O
                         net (fo=4, routed)           2.333    34.532    graphics/sd/apple_exists
    SLICE_X36Y23         LUT4 (Prop_lut4_I3_O)        0.124    34.656 r  graphics/sd/red_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000    34.656    graphics/sd/red_out0[3]
    SLICE_X36Y23         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    39.330 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    39.844    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    40.098 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.430    41.528    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/red_out_reg[3]/C
                         clock pessimism              0.398    41.927    
                         clock uncertainty           -0.333    41.594    
    SLICE_X36Y23         FDCE (Setup_fdce_C_D)        0.031    41.625    graphics/sd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         41.625    
                         arrival time                         -34.656    
  -------------------------------------------------------------------
                         slack                                  6.969    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 srl_ramb18__43/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.772ns  (logic 0.921ns (33.228%)  route 1.851ns (66.772%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        1.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.543ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.596    -0.585    tile_clock
    RAMB18_X0Y9          RAMB18E1                                     r  srl_ramb18__43/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y9          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      0.585     0.000 r  srl_ramb18__43/DOADO[6]
                         net (fo=1, routed)           0.721     0.721    snek/genblk1[99].part/green_out[3]_i_12_0[6]
    SLICE_X35Y24         LUT6 (Prop_lut6_I3_O)        0.045     0.766 r  snek/genblk1[99].part/i_5_LOPT_REMAP/O
                         net (fo=1, routed)           0.308     1.074    snek/genblk1[99].part/i_5/O_n
    SLICE_X35Y22         LUT6 (Prop_lut6_I0_O)        0.045     1.119 r  snek/genblk1[99].part/i_0_LOPT_REMAP/O
                         net (fo=1, routed)           0.000     1.119    snek/genblk1[99].part_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     1.254 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.822     2.076    graphics/sd/exists
    SLICE_X36Y23         LUT4 (Prop_lut4_I1_O)        0.111     2.187 r  graphics/sd/green_out[3]_i_1/O
                         net (fo=1, routed)           0.000     2.187    graphics/sd/green_out0[3]
    SLICE_X36Y23         FDCE                                         r  graphics/sd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.817     0.543    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/green_out_reg[3]/C
                         clock pessimism              0.555     1.098    
                         clock uncertainty            0.333     1.431    
    SLICE_X36Y23         FDCE (Hold_fdce_C_D)         0.107     1.538    graphics/sd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.668ns  (arrival time - required time)
  Source:                 srl_ramb18__43/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.775ns  (logic 0.924ns (33.300%)  route 1.851ns (66.700%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.543ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.596    -0.585    tile_clock
    RAMB18_X0Y9          RAMB18E1                                     r  srl_ramb18__43/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y9          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      0.585     0.000 r  srl_ramb18__43/DOADO[6]
                         net (fo=1, routed)           0.721     0.721    snek/genblk1[99].part/green_out[3]_i_12_0[6]
    SLICE_X35Y24         LUT6 (Prop_lut6_I3_O)        0.045     0.766 r  snek/genblk1[99].part/i_5_LOPT_REMAP/O
                         net (fo=1, routed)           0.308     1.074    snek/genblk1[99].part/i_5/O_n
    SLICE_X35Y22         LUT6 (Prop_lut6_I0_O)        0.045     1.119 r  snek/genblk1[99].part/i_0_LOPT_REMAP/O
                         net (fo=1, routed)           0.000     1.119    snek/genblk1[99].part_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     1.254 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.822     2.076    graphics/sd/exists
    SLICE_X36Y23         LUT5 (Prop_lut5_I3_O)        0.114     2.190 r  graphics/sd/blue_out[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.190    graphics/sd/blue_out0[2]
    SLICE_X36Y23         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.817     0.543    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
                         clock pessimism              0.555     1.098    
                         clock uncertainty            0.333     1.431    
    SLICE_X36Y23         FDCE (Hold_fdce_C_D)         0.091     1.522    graphics/sd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.798ns  (arrival time - required time)
  Source:                 srl_ramb18__43/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.906ns  (logic 0.675ns (23.226%)  route 2.231ns (76.774%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.543ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.596    -0.585    tile_clock
    RAMB18_X0Y9          RAMB18E1                                     r  srl_ramb18__43/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y9          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      0.585     0.000 f  srl_ramb18__43/DOBDO[0]
                         net (fo=1, routed)           1.078     1.079    food/part/DOBDO[0]
    SLICE_X28Y23         LUT6 (Prop_lut6_I4_O)        0.045     1.124 r  food/part/i_0_LOPT_REMAP/O
                         net (fo=4, routed)           1.153     2.276    graphics/sd/apple_exists
    SLICE_X36Y23         LUT4 (Prop_lut4_I3_O)        0.045     2.321 r  graphics/sd/red_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     2.321    graphics/sd/red_out0[3]
    SLICE_X36Y23         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.817     0.543    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/red_out_reg[3]/C
                         clock pessimism              0.555     1.098    
                         clock uncertainty            0.333     1.431    
    SLICE_X36Y23         FDCE (Hold_fdce_C_D)         0.092     1.523    graphics/sd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  0.798    





---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock_1
  To Clock:  vga_sd_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack        5.465ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.649ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.465ns  (required time - arrival time)
  Source:                 srl_ramb18__1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@121.212ns - tile_clock_vga_clock_1 rise@107.744ns)
  Data Path Delay:        10.133ns  (logic 4.784ns (47.214%)  route 5.349ns (52.786%))
  Logic Levels:           14  (CARRY4=9 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.124ns = ( 122.336 - 121.212 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 106.833 - 107.744 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458   109.202 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   110.436    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961   103.475 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661   105.136    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   105.232 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.601   106.833    tile_clock
    RAMB18_X0Y6          RAMB18E1                                     r  srl_ramb18__1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[7])
                                                      2.454   109.287 r  srl_ramb18__1/DOBDO[7]
                         net (fo=1, routed)           1.016   110.303    snek/genblk1[5].part/green_out[3]_i_600_0[7]
    SLICE_X8Y16          LUT6 (Prop_lut6_I1_O)        0.124   110.427 f  snek/genblk1[5].part/green_out[3]_i_667/O
                         net (fo=1, routed)           0.968   111.395    snek/genblk1[5].part/green_out[3]_i_667_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I5_O)        0.124   111.519 f  snek/genblk1[5].part/green_out[3]_i_600/O
                         net (fo=1, routed)           0.788   112.307    snek/genblk1[4].part/v_match
    SLICE_X32Y14         LUT6 (Prop_lut6_I3_O)        0.124   112.431 r  snek/genblk1[4].part/green_out[3]_i_512/O
                         net (fo=1, routed)           0.433   112.865    snek/genblk1[3].part/green_out_reg[3]_i_345
    SLICE_X35Y14         LUT4 (Prop_lut4_I0_O)        0.124   112.989 r  snek/genblk1[3].part/green_out[3]_i_428/O
                         net (fo=1, routed)           0.000   112.989    snek/genblk1[3].part_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   113.539 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000   113.539    snek/green_out_reg[3]_i_345_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.653 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000   113.653    snek/green_out_reg[3]_i_264_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.767 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000   113.767    snek/green_out_reg[3]_i_183_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.881 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000   113.881    snek/green_out_reg[3]_i_102_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.994 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000   113.994    snek/green_out_reg[3]_i_45_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.108 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000   114.108    snek/green_out_reg[3]_i_16_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.222 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000   114.222    snek/green_out_reg[3]_i_6_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.336 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000   114.336    snek/green_out_reg[3]_i_3_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   114.493 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           2.143   116.637    graphics/sd/exists
    SLICE_X36Y23         LUT5 (Prop_lut5_I3_O)        0.329   116.966 r  graphics/sd/blue_out[2]_i_1__0/O
                         net (fo=1, routed)           0.000   116.966    graphics/sd/blue_out0[2]
    SLICE_X36Y23         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                    121.212   121.212 r  
    W5                                                0.000   121.212 r  clk (IN)
                         net (fo=0)                   0.000   121.212    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   122.600 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   123.762    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   116.545 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   118.126    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   118.217 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800   120.017    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121   120.138 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514   120.652    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254   120.906 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.430   122.336    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
                         clock pessimism              0.398   122.735    
                         clock uncertainty           -0.333   122.402    
    SLICE_X36Y23         FDCE (Setup_fdce_C_D)        0.029   122.431    graphics/sd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                        122.431    
                         arrival time                        -116.966    
  -------------------------------------------------------------------
                         slack                                  5.465    

Slack (MET) :             5.485ns  (required time - arrival time)
  Source:                 srl_ramb18__1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@121.212ns - tile_clock_vga_clock_1 rise@107.744ns)
  Data Path Delay:        10.159ns  (logic 4.810ns (47.349%)  route 5.349ns (52.651%))
  Logic Levels:           14  (CARRY4=9 LUT4=2 LUT6=3)
  Clock Path Skew:        2.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.124ns = ( 122.336 - 121.212 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 106.833 - 107.744 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458   109.202 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   110.436    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961   103.475 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661   105.136    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   105.232 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.601   106.833    tile_clock
    RAMB18_X0Y6          RAMB18E1                                     r  srl_ramb18__1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[7])
                                                      2.454   109.287 r  srl_ramb18__1/DOBDO[7]
                         net (fo=1, routed)           1.016   110.303    snek/genblk1[5].part/green_out[3]_i_600_0[7]
    SLICE_X8Y16          LUT6 (Prop_lut6_I1_O)        0.124   110.427 f  snek/genblk1[5].part/green_out[3]_i_667/O
                         net (fo=1, routed)           0.968   111.395    snek/genblk1[5].part/green_out[3]_i_667_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I5_O)        0.124   111.519 f  snek/genblk1[5].part/green_out[3]_i_600/O
                         net (fo=1, routed)           0.788   112.307    snek/genblk1[4].part/v_match
    SLICE_X32Y14         LUT6 (Prop_lut6_I3_O)        0.124   112.431 r  snek/genblk1[4].part/green_out[3]_i_512/O
                         net (fo=1, routed)           0.433   112.865    snek/genblk1[3].part/green_out_reg[3]_i_345
    SLICE_X35Y14         LUT4 (Prop_lut4_I0_O)        0.124   112.989 r  snek/genblk1[3].part/green_out[3]_i_428/O
                         net (fo=1, routed)           0.000   112.989    snek/genblk1[3].part_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   113.539 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000   113.539    snek/green_out_reg[3]_i_345_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.653 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000   113.653    snek/green_out_reg[3]_i_264_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.767 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000   113.767    snek/green_out_reg[3]_i_183_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.881 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000   113.881    snek/green_out_reg[3]_i_102_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.994 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000   113.994    snek/green_out_reg[3]_i_45_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.108 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000   114.108    snek/green_out_reg[3]_i_16_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.222 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000   114.222    snek/green_out_reg[3]_i_6_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.336 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000   114.336    snek/green_out_reg[3]_i_3_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   114.493 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           2.143   116.637    graphics/sd/exists
    SLICE_X36Y23         LUT4 (Prop_lut4_I1_O)        0.355   116.992 r  graphics/sd/green_out[3]_i_1/O
                         net (fo=1, routed)           0.000   116.992    graphics/sd/green_out0[3]
    SLICE_X36Y23         FDCE                                         r  graphics/sd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                    121.212   121.212 r  
    W5                                                0.000   121.212 r  clk (IN)
                         net (fo=0)                   0.000   121.212    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   122.600 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   123.762    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   116.545 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   118.126    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   118.217 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800   120.017    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121   120.138 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514   120.652    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254   120.906 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.430   122.336    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/green_out_reg[3]/C
                         clock pessimism              0.398   122.735    
                         clock uncertainty           -0.333   122.402    
    SLICE_X36Y23         FDCE (Setup_fdce_C_D)        0.075   122.477    graphics/sd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                        122.477    
                         arrival time                        -116.992    
  -------------------------------------------------------------------
                         slack                                  5.485    

Slack (MET) :             6.969ns  (required time - arrival time)
  Source:                 srl_ramb18__43/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@121.212ns - tile_clock_vga_clock_1 rise@107.744ns)
  Data Path Delay:        8.638ns  (logic 2.826ns (32.716%)  route 5.812ns (67.284%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        2.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.124ns = ( 122.336 - 121.212 ) 
    Source Clock Delay      (SCD):    -0.918ns = ( 106.826 - 107.744 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458   109.202 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   110.436    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961   103.475 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661   105.136    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   105.232 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.594   106.826    tile_clock
    RAMB18_X0Y9          RAMB18E1                                     r  srl_ramb18__43/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y9          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[5])
                                                      2.454   109.280 r  srl_ramb18__43/DOBDO[5]
                         net (fo=1, routed)           2.365   111.646    food/part/DOBDO[5]
    SLICE_X28Y24         LUT6 (Prop_lut6_I1_O)        0.124   111.770 f  food/part/i_3_LOPT_REMAP/O
                         net (fo=1, routed)           1.114   112.883    food/part/i_3/O_n
    SLICE_X28Y23         LUT6 (Prop_lut6_I5_O)        0.124   113.007 r  food/part/i_0_LOPT_REMAP/O
                         net (fo=4, routed)           2.333   115.340    graphics/sd/apple_exists
    SLICE_X36Y23         LUT4 (Prop_lut4_I3_O)        0.124   115.464 r  graphics/sd/red_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000   115.464    graphics/sd/red_out0[3]
    SLICE_X36Y23         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                    121.212   121.212 r  
    W5                                                0.000   121.212 r  clk (IN)
                         net (fo=0)                   0.000   121.212    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   122.600 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   123.762    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   116.545 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   118.126    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   118.217 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800   120.017    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121   120.138 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514   120.652    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254   120.906 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.430   122.336    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/red_out_reg[3]/C
                         clock pessimism              0.398   122.735    
                         clock uncertainty           -0.333   122.402    
    SLICE_X36Y23         FDCE (Setup_fdce_C_D)        0.031   122.433    graphics/sd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                        122.433    
                         arrival time                        -115.464    
  -------------------------------------------------------------------
                         slack                                  6.969    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 srl_ramb18__43/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.772ns  (logic 0.921ns (33.228%)  route 1.851ns (66.772%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        1.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.543ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.596    -0.585    tile_clock
    RAMB18_X0Y9          RAMB18E1                                     r  srl_ramb18__43/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y9          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      0.585     0.000 r  srl_ramb18__43/DOADO[6]
                         net (fo=1, routed)           0.721     0.721    snek/genblk1[99].part/green_out[3]_i_12_0[6]
    SLICE_X35Y24         LUT6 (Prop_lut6_I3_O)        0.045     0.766 r  snek/genblk1[99].part/i_5_LOPT_REMAP/O
                         net (fo=1, routed)           0.308     1.074    snek/genblk1[99].part/i_5/O_n
    SLICE_X35Y22         LUT6 (Prop_lut6_I0_O)        0.045     1.119 r  snek/genblk1[99].part/i_0_LOPT_REMAP/O
                         net (fo=1, routed)           0.000     1.119    snek/genblk1[99].part_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     1.254 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.822     2.076    graphics/sd/exists
    SLICE_X36Y23         LUT4 (Prop_lut4_I1_O)        0.111     2.187 r  graphics/sd/green_out[3]_i_1/O
                         net (fo=1, routed)           0.000     2.187    graphics/sd/green_out0[3]
    SLICE_X36Y23         FDCE                                         r  graphics/sd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.817     0.543    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/green_out_reg[3]/C
                         clock pessimism              0.555     1.098    
                         clock uncertainty            0.333     1.431    
    SLICE_X36Y23         FDCE (Hold_fdce_C_D)         0.107     1.538    graphics/sd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.668ns  (arrival time - required time)
  Source:                 srl_ramb18__43/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.775ns  (logic 0.924ns (33.300%)  route 1.851ns (66.700%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.543ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.596    -0.585    tile_clock
    RAMB18_X0Y9          RAMB18E1                                     r  srl_ramb18__43/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y9          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      0.585     0.000 r  srl_ramb18__43/DOADO[6]
                         net (fo=1, routed)           0.721     0.721    snek/genblk1[99].part/green_out[3]_i_12_0[6]
    SLICE_X35Y24         LUT6 (Prop_lut6_I3_O)        0.045     0.766 r  snek/genblk1[99].part/i_5_LOPT_REMAP/O
                         net (fo=1, routed)           0.308     1.074    snek/genblk1[99].part/i_5/O_n
    SLICE_X35Y22         LUT6 (Prop_lut6_I0_O)        0.045     1.119 r  snek/genblk1[99].part/i_0_LOPT_REMAP/O
                         net (fo=1, routed)           0.000     1.119    snek/genblk1[99].part_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     1.254 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.822     2.076    graphics/sd/exists
    SLICE_X36Y23         LUT5 (Prop_lut5_I3_O)        0.114     2.190 r  graphics/sd/blue_out[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.190    graphics/sd/blue_out0[2]
    SLICE_X36Y23         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.817     0.543    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
                         clock pessimism              0.555     1.098    
                         clock uncertainty            0.333     1.431    
    SLICE_X36Y23         FDCE (Hold_fdce_C_D)         0.091     1.522    graphics/sd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.798ns  (arrival time - required time)
  Source:                 srl_ramb18__43/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.906ns  (logic 0.675ns (23.226%)  route 2.231ns (76.774%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.543ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.596    -0.585    tile_clock
    RAMB18_X0Y9          RAMB18E1                                     r  srl_ramb18__43/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y9          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      0.585     0.000 f  srl_ramb18__43/DOBDO[0]
                         net (fo=1, routed)           1.078     1.079    food/part/DOBDO[0]
    SLICE_X28Y23         LUT6 (Prop_lut6_I4_O)        0.045     1.124 r  food/part/i_0_LOPT_REMAP/O
                         net (fo=4, routed)           1.153     2.276    graphics/sd/apple_exists
    SLICE_X36Y23         LUT4 (Prop_lut4_I3_O)        0.045     2.321 r  graphics/sd/red_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     2.321    graphics/sd/red_out0[3]
    SLICE_X36Y23         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.817     0.543    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/red_out_reg[3]/C
                         clock pessimism              0.555     1.098    
                         clock uncertainty            0.333     1.431    
    SLICE_X36Y23         FDCE (Hold_fdce_C_D)         0.092     1.523    graphics/sd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  0.798    





---------------------------------------------------------------------------------------------------
From Clock:  vga_sd_vga_clock_1
  To Clock:  vga_sd_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack       34.222ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.222ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.736ns  (logic 0.952ns (16.597%)  route 4.784ns (83.403%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.125ns = ( 41.529 - 40.404 ) 
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.914ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.554     2.067    graphics/sd/pixel_clock0
    SLICE_X39Y18         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDCE (Prop_fdce_C_Q)         0.456     2.523 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           1.022     3.544    graphics/sd/Q[6]
    SLICE_X38Y18         LUT3 (Prop_lut3_I1_O)        0.124     3.668 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.157     4.826    graphics/sd/h_video_i_2_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I4_O)        0.124     4.950 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.466     5.416    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X38Y21         LUT5 (Prop_lut5_I0_O)        0.124     5.540 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          1.170     6.710    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.834 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.969     7.803    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X39Y22         FDCE                                         r  graphics/sd/v_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    39.330 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    39.844    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    40.098 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.431    41.529    graphics/sd/pixel_clock0
    SLICE_X39Y22         FDCE                                         r  graphics/sd/v_count_reg[10]/C
                         clock pessimism              0.914    42.443    
                         clock uncertainty           -0.213    42.230    
    SLICE_X39Y22         FDCE (Setup_fdce_C_CE)      -0.205    42.025    graphics/sd/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         42.025    
                         arrival time                          -7.803    
  -------------------------------------------------------------------
                         slack                                 34.222    

Slack (MET) :             34.222ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.736ns  (logic 0.952ns (16.597%)  route 4.784ns (83.403%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.125ns = ( 41.529 - 40.404 ) 
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.914ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.554     2.067    graphics/sd/pixel_clock0
    SLICE_X39Y18         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDCE (Prop_fdce_C_Q)         0.456     2.523 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           1.022     3.544    graphics/sd/Q[6]
    SLICE_X38Y18         LUT3 (Prop_lut3_I1_O)        0.124     3.668 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.157     4.826    graphics/sd/h_video_i_2_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I4_O)        0.124     4.950 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.466     5.416    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X38Y21         LUT5 (Prop_lut5_I0_O)        0.124     5.540 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          1.170     6.710    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.834 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.969     7.803    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X39Y22         FDCE                                         r  graphics/sd/v_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    39.330 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    39.844    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    40.098 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.431    41.529    graphics/sd/pixel_clock0
    SLICE_X39Y22         FDCE                                         r  graphics/sd/v_count_reg[11]/C
                         clock pessimism              0.914    42.443    
                         clock uncertainty           -0.213    42.230    
    SLICE_X39Y22         FDCE (Setup_fdce_C_CE)      -0.205    42.025    graphics/sd/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         42.025    
                         arrival time                          -7.803    
  -------------------------------------------------------------------
                         slack                                 34.222    

Slack (MET) :             34.222ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.736ns  (logic 0.952ns (16.597%)  route 4.784ns (83.403%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.125ns = ( 41.529 - 40.404 ) 
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.914ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.554     2.067    graphics/sd/pixel_clock0
    SLICE_X39Y18         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDCE (Prop_fdce_C_Q)         0.456     2.523 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           1.022     3.544    graphics/sd/Q[6]
    SLICE_X38Y18         LUT3 (Prop_lut3_I1_O)        0.124     3.668 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.157     4.826    graphics/sd/h_video_i_2_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I4_O)        0.124     4.950 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.466     5.416    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X38Y21         LUT5 (Prop_lut5_I0_O)        0.124     5.540 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          1.170     6.710    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.834 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.969     7.803    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X39Y22         FDCE                                         r  graphics/sd/v_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    39.330 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    39.844    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    40.098 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.431    41.529    graphics/sd/pixel_clock0
    SLICE_X39Y22         FDCE                                         r  graphics/sd/v_count_reg[8]/C
                         clock pessimism              0.914    42.443    
                         clock uncertainty           -0.213    42.230    
    SLICE_X39Y22         FDCE (Setup_fdce_C_CE)      -0.205    42.025    graphics/sd/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         42.025    
                         arrival time                          -7.803    
  -------------------------------------------------------------------
                         slack                                 34.222    

Slack (MET) :             34.222ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.736ns  (logic 0.952ns (16.597%)  route 4.784ns (83.403%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.125ns = ( 41.529 - 40.404 ) 
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.914ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.554     2.067    graphics/sd/pixel_clock0
    SLICE_X39Y18         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDCE (Prop_fdce_C_Q)         0.456     2.523 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           1.022     3.544    graphics/sd/Q[6]
    SLICE_X38Y18         LUT3 (Prop_lut3_I1_O)        0.124     3.668 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.157     4.826    graphics/sd/h_video_i_2_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I4_O)        0.124     4.950 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.466     5.416    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X38Y21         LUT5 (Prop_lut5_I0_O)        0.124     5.540 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          1.170     6.710    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.834 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.969     7.803    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X39Y22         FDCE                                         r  graphics/sd/v_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    39.330 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    39.844    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    40.098 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.431    41.529    graphics/sd/pixel_clock0
    SLICE_X39Y22         FDCE                                         r  graphics/sd/v_count_reg[9]/C
                         clock pessimism              0.914    42.443    
                         clock uncertainty           -0.213    42.230    
    SLICE_X39Y22         FDCE (Setup_fdce_C_CE)      -0.205    42.025    graphics/sd/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         42.025    
                         arrival time                          -7.803    
  -------------------------------------------------------------------
                         slack                                 34.222    

Slack (MET) :             34.365ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.595ns  (logic 0.952ns (17.015%)  route 4.643ns (82.985%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 41.531 - 40.404 ) 
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.914ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.554     2.067    graphics/sd/pixel_clock0
    SLICE_X39Y18         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDCE (Prop_fdce_C_Q)         0.456     2.523 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           1.022     3.544    graphics/sd/Q[6]
    SLICE_X38Y18         LUT3 (Prop_lut3_I1_O)        0.124     3.668 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.157     4.826    graphics/sd/h_video_i_2_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I4_O)        0.124     4.950 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.466     5.416    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X38Y21         LUT5 (Prop_lut5_I0_O)        0.124     5.540 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          1.170     6.710    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.834 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.828     7.662    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X39Y21         FDCE                                         r  graphics/sd/v_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    39.330 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    39.844    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    40.098 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.433    41.531    graphics/sd/pixel_clock0
    SLICE_X39Y21         FDCE                                         r  graphics/sd/v_count_reg[4]/C
                         clock pessimism              0.914    42.445    
                         clock uncertainty           -0.213    42.232    
    SLICE_X39Y21         FDCE (Setup_fdce_C_CE)      -0.205    42.027    graphics/sd/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         42.027    
                         arrival time                          -7.662    
  -------------------------------------------------------------------
                         slack                                 34.365    

Slack (MET) :             34.365ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.595ns  (logic 0.952ns (17.015%)  route 4.643ns (82.985%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 41.531 - 40.404 ) 
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.914ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.554     2.067    graphics/sd/pixel_clock0
    SLICE_X39Y18         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDCE (Prop_fdce_C_Q)         0.456     2.523 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           1.022     3.544    graphics/sd/Q[6]
    SLICE_X38Y18         LUT3 (Prop_lut3_I1_O)        0.124     3.668 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.157     4.826    graphics/sd/h_video_i_2_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I4_O)        0.124     4.950 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.466     5.416    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X38Y21         LUT5 (Prop_lut5_I0_O)        0.124     5.540 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          1.170     6.710    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.834 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.828     7.662    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X39Y21         FDCE                                         r  graphics/sd/v_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    39.330 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    39.844    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    40.098 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.433    41.531    graphics/sd/pixel_clock0
    SLICE_X39Y21         FDCE                                         r  graphics/sd/v_count_reg[5]/C
                         clock pessimism              0.914    42.445    
                         clock uncertainty           -0.213    42.232    
    SLICE_X39Y21         FDCE (Setup_fdce_C_CE)      -0.205    42.027    graphics/sd/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         42.027    
                         arrival time                          -7.662    
  -------------------------------------------------------------------
                         slack                                 34.365    

Slack (MET) :             34.365ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.595ns  (logic 0.952ns (17.015%)  route 4.643ns (82.985%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 41.531 - 40.404 ) 
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.914ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.554     2.067    graphics/sd/pixel_clock0
    SLICE_X39Y18         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDCE (Prop_fdce_C_Q)         0.456     2.523 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           1.022     3.544    graphics/sd/Q[6]
    SLICE_X38Y18         LUT3 (Prop_lut3_I1_O)        0.124     3.668 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.157     4.826    graphics/sd/h_video_i_2_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I4_O)        0.124     4.950 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.466     5.416    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X38Y21         LUT5 (Prop_lut5_I0_O)        0.124     5.540 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          1.170     6.710    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.834 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.828     7.662    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X39Y21         FDCE                                         r  graphics/sd/v_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    39.330 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    39.844    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    40.098 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.433    41.531    graphics/sd/pixel_clock0
    SLICE_X39Y21         FDCE                                         r  graphics/sd/v_count_reg[6]/C
                         clock pessimism              0.914    42.445    
                         clock uncertainty           -0.213    42.232    
    SLICE_X39Y21         FDCE (Setup_fdce_C_CE)      -0.205    42.027    graphics/sd/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         42.027    
                         arrival time                          -7.662    
  -------------------------------------------------------------------
                         slack                                 34.365    

Slack (MET) :             34.365ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.595ns  (logic 0.952ns (17.015%)  route 4.643ns (82.985%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 41.531 - 40.404 ) 
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.914ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.554     2.067    graphics/sd/pixel_clock0
    SLICE_X39Y18         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDCE (Prop_fdce_C_Q)         0.456     2.523 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           1.022     3.544    graphics/sd/Q[6]
    SLICE_X38Y18         LUT3 (Prop_lut3_I1_O)        0.124     3.668 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.157     4.826    graphics/sd/h_video_i_2_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I4_O)        0.124     4.950 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.466     5.416    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X38Y21         LUT5 (Prop_lut5_I0_O)        0.124     5.540 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          1.170     6.710    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.834 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.828     7.662    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X39Y21         FDCE                                         r  graphics/sd/v_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    39.330 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    39.844    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    40.098 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.433    41.531    graphics/sd/pixel_clock0
    SLICE_X39Y21         FDCE                                         r  graphics/sd/v_count_reg[7]/C
                         clock pessimism              0.914    42.445    
                         clock uncertainty           -0.213    42.232    
    SLICE_X39Y21         FDCE (Setup_fdce_C_CE)      -0.205    42.027    graphics/sd/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         42.027    
                         arrival time                          -7.662    
  -------------------------------------------------------------------
                         slack                                 34.365    

Slack (MET) :             34.659ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.302ns  (logic 0.952ns (17.954%)  route 4.350ns (82.046%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.128ns = ( 41.532 - 40.404 ) 
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.914ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.554     2.067    graphics/sd/pixel_clock0
    SLICE_X39Y18         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDCE (Prop_fdce_C_Q)         0.456     2.523 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           1.022     3.544    graphics/sd/Q[6]
    SLICE_X38Y18         LUT3 (Prop_lut3_I1_O)        0.124     3.668 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.157     4.826    graphics/sd/h_video_i_2_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I4_O)        0.124     4.950 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.466     5.416    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X38Y21         LUT5 (Prop_lut5_I0_O)        0.124     5.540 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          1.170     6.710    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.834 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.536     7.369    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X39Y20         FDCE                                         r  graphics/sd/v_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    39.330 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    39.844    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    40.098 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.434    41.532    graphics/sd/pixel_clock0
    SLICE_X39Y20         FDCE                                         r  graphics/sd/v_count_reg[0]/C
                         clock pessimism              0.914    42.446    
                         clock uncertainty           -0.213    42.233    
    SLICE_X39Y20         FDCE (Setup_fdce_C_CE)      -0.205    42.028    graphics/sd/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         42.028    
                         arrival time                          -7.369    
  -------------------------------------------------------------------
                         slack                                 34.659    

Slack (MET) :             34.659ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.302ns  (logic 0.952ns (17.954%)  route 4.350ns (82.046%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.128ns = ( 41.532 - 40.404 ) 
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.914ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.554     2.067    graphics/sd/pixel_clock0
    SLICE_X39Y18         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDCE (Prop_fdce_C_Q)         0.456     2.523 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           1.022     3.544    graphics/sd/Q[6]
    SLICE_X38Y18         LUT3 (Prop_lut3_I1_O)        0.124     3.668 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.157     4.826    graphics/sd/h_video_i_2_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I4_O)        0.124     4.950 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.466     5.416    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X38Y21         LUT5 (Prop_lut5_I0_O)        0.124     5.540 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          1.170     6.710    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.834 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.536     7.369    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X39Y20         FDCE                                         r  graphics/sd/v_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    39.330 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    39.844    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    40.098 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.434    41.532    graphics/sd/pixel_clock0
    SLICE_X39Y20         FDCE                                         r  graphics/sd/v_count_reg[1]/C
                         clock pessimism              0.914    42.446    
                         clock uncertainty           -0.213    42.233    
    SLICE_X39Y20         FDCE (Setup_fdce_C_CE)      -0.205    42.028    graphics/sd/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                         42.028    
                         arrival time                          -7.369    
  -------------------------------------------------------------------
                         slack                                 34.659    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.393%)  route 0.190ns (47.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.551ns
    Source Clock Delay      (SCD):    0.439ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.558     0.439    graphics/sd/pixel_clock0
    SLICE_X38Y16         FDCE                                         r  graphics/sd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         FDCE (Prop_fdce_C_Q)         0.164     0.603 r  graphics/sd/h_count_reg[6]/Q
                         net (fo=19, routed)          0.190     0.793    graphics/sd/Q[2]
    SLICE_X38Y16         LUT6 (Prop_lut6_I0_O)        0.045     0.838 r  graphics/sd/h_count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.838    graphics/sd/h_count[8]
    SLICE_X38Y16         FDCE                                         r  graphics/sd/h_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.825     0.551    graphics/sd/pixel_clock0
    SLICE_X38Y16         FDCE                                         r  graphics/sd/h_count_reg[8]/C
                         clock pessimism             -0.112     0.439    
                         clock uncertainty            0.213     0.652    
    SLICE_X38Y16         FDCE (Hold_fdce_C_D)         0.121     0.773    graphics/sd/h_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.773    
                         arrival time                           0.838    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.237%)  route 0.199ns (48.763%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.551ns
    Source Clock Delay      (SCD):    0.439ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.558     0.439    graphics/sd/pixel_clock0
    SLICE_X38Y16         FDCE                                         r  graphics/sd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         FDCE (Prop_fdce_C_Q)         0.164     0.603 r  graphics/sd/h_count_reg[6]/Q
                         net (fo=19, routed)          0.199     0.802    graphics/sd/Q[2]
    SLICE_X38Y16         LUT6 (Prop_lut6_I0_O)        0.045     0.847 r  graphics/sd/h_count[7]_i_1/O
                         net (fo=1, routed)           0.000     0.847    graphics/sd/h_count[7]
    SLICE_X38Y16         FDCE                                         r  graphics/sd/h_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.825     0.551    graphics/sd/pixel_clock0
    SLICE_X38Y16         FDCE                                         r  graphics/sd/h_count_reg[7]/C
                         clock pessimism             -0.112     0.439    
                         clock uncertainty            0.213     0.652    
    SLICE_X38Y16         FDCE (Hold_fdce_C_D)         0.121     0.773    graphics/sd/h_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.773    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_sync_state_reg/D
                            (rising edge-triggered cell FDPE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.186ns (44.946%)  route 0.228ns (55.054%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.547ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X39Y20         FDCE                                         r  graphics/sd/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/v_count_reg[1]/Q
                         net (fo=3, routed)           0.228     0.804    graphics/sd/sen_v_count[0]_12[1]
    SLICE_X40Y21         LUT6 (Prop_lut6_I4_O)        0.045     0.849 r  graphics/sd/v_sync_state_i_1/O
                         net (fo=1, routed)           0.000     0.849    graphics/sd/v_sync_state_i_1_n_0
    SLICE_X40Y21         FDPE                                         r  graphics/sd/v_sync_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.821     0.547    graphics/sd/pixel_clock0
    SLICE_X40Y21         FDPE                                         r  graphics/sd/v_sync_state_reg/C
                         clock pessimism             -0.079     0.468    
                         clock uncertainty            0.213     0.681    
    SLICE_X40Y21         FDPE (Hold_fdpe_C_D)         0.091     0.772    graphics/sd/v_sync_state_reg
  -------------------------------------------------------------------
                         required time                         -0.772    
                         arrival time                           0.849    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 graphics/sd/v_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.212ns (51.071%)  route 0.203ns (48.929%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.543ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X38Y21         FDRE                                         r  graphics/sd/v_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y21         FDRE (Prop_fdre_C_Q)         0.164     0.598 r  graphics/sd/v_video_reg/Q
                         net (fo=3, routed)           0.203     0.801    graphics/sd/v_video
    SLICE_X36Y23         LUT4 (Prop_lut4_I0_O)        0.048     0.849 r  graphics/sd/green_out[3]_i_1/O
                         net (fo=1, routed)           0.000     0.849    graphics/sd/green_out0[3]
    SLICE_X36Y23         FDCE                                         r  graphics/sd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.817     0.543    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/green_out_reg[3]/C
                         clock pessimism             -0.098     0.445    
                         clock uncertainty            0.213     0.658    
    SLICE_X36Y23         FDCE (Hold_fdce_C_D)         0.107     0.765    graphics/sd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.765    
                         arrival time                           0.849    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 graphics/sd/v_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.209ns (50.592%)  route 0.204ns (49.408%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.543ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X38Y21         FDRE                                         r  graphics/sd/v_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y21         FDRE (Prop_fdre_C_Q)         0.164     0.598 r  graphics/sd/v_video_reg/Q
                         net (fo=3, routed)           0.204     0.802    graphics/sd/v_video
    SLICE_X36Y23         LUT4 (Prop_lut4_I0_O)        0.045     0.847 r  graphics/sd/red_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.847    graphics/sd/red_out0[3]
    SLICE_X36Y23         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.817     0.543    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/red_out_reg[3]/C
                         clock pessimism             -0.098     0.445    
                         clock uncertainty            0.213     0.658    
    SLICE_X36Y23         FDCE (Hold_fdce_C_D)         0.092     0.750    graphics/sd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.750    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 graphics/sd/v_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.209ns (50.715%)  route 0.203ns (49.285%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.543ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X38Y21         FDRE                                         r  graphics/sd/v_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y21         FDRE (Prop_fdre_C_Q)         0.164     0.598 r  graphics/sd/v_video_reg/Q
                         net (fo=3, routed)           0.203     0.801    graphics/sd/v_video
    SLICE_X36Y23         LUT5 (Prop_lut5_I2_O)        0.045     0.846 r  graphics/sd/blue_out[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.846    graphics/sd/blue_out0[2]
    SLICE_X36Y23         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.817     0.543    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
                         clock pessimism             -0.098     0.445    
                         clock uncertainty            0.213     0.658    
    SLICE_X36Y23         FDCE (Hold_fdce_C_D)         0.091     0.749    graphics/sd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.749    
                         arrival time                           0.846    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.209ns (46.602%)  route 0.239ns (53.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.552ns
    Source Clock Delay      (SCD):    0.437ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.556     0.437    graphics/sd/pixel_clock0
    SLICE_X38Y18         FDCE                                         r  graphics/sd/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDCE (Prop_fdce_C_Q)         0.164     0.601 r  graphics/sd/h_count_reg[0]/Q
                         net (fo=14, routed)          0.239     0.841    graphics/sd/sen_h_count[0]_14[0]
    SLICE_X38Y15         LUT6 (Prop_lut6_I1_O)        0.045     0.886 r  graphics/sd/h_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.886    graphics/sd/h_count[2]
    SLICE_X38Y15         FDCE                                         r  graphics/sd/h_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.826     0.552    graphics/sd/pixel_clock0
    SLICE_X38Y15         FDCE                                         r  graphics/sd/h_count_reg[2]/C
                         clock pessimism             -0.098     0.454    
                         clock uncertainty            0.213     0.667    
    SLICE_X38Y15         FDCE (Hold_fdce_C_D)         0.121     0.788    graphics/sd/h_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.788    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.547ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X39Y20         FDCE                                         r  graphics/sd/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDCE (Prop_fdce_C_Q)         0.141     0.576 f  graphics/sd/v_count_reg[0]/Q
                         net (fo=3, routed)           0.168     0.745    graphics/sd/sen_v_count[0]_12[0]
    SLICE_X39Y20         LUT2 (Prop_lut2_I0_O)        0.045     0.790 r  graphics/sd/v_count[0]_i_8/O
                         net (fo=1, routed)           0.000     0.790    graphics/sd/v_count[0]_i_8_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.860 r  graphics/sd/v_count_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.860    graphics/sd/v_count_reg[0]_i_2_n_7
    SLICE_X39Y20         FDCE                                         r  graphics/sd/v_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.821     0.547    graphics/sd/pixel_clock0
    SLICE_X39Y20         FDCE                                         r  graphics/sd/v_count_reg[0]/C
                         clock pessimism             -0.112     0.435    
                         clock uncertainty            0.213     0.648    
    SLICE_X39Y20         FDCE (Hold_fdce_C_D)         0.105     0.753    graphics/sd/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.753    
                         arrival time                           0.860    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.209ns (46.920%)  route 0.236ns (53.080%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.552ns
    Source Clock Delay      (SCD):    0.440ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.559     0.440    graphics/sd/pixel_clock0
    SLICE_X38Y15         FDCE                                         r  graphics/sd/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDCE (Prop_fdce_C_Q)         0.164     0.604 r  graphics/sd/h_count_reg[3]/Q
                         net (fo=14, routed)          0.236     0.841    graphics/sd/sen_h_count[0]_14[3]
    SLICE_X38Y15         LUT6 (Prop_lut6_I2_O)        0.045     0.886 r  graphics/sd/h_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.886    graphics/sd/h_count[4]
    SLICE_X38Y15         FDCE                                         r  graphics/sd/h_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.826     0.552    graphics/sd/pixel_clock0
    SLICE_X38Y15         FDCE                                         r  graphics/sd/h_count_reg[4]/C
                         clock pessimism             -0.112     0.440    
                         clock uncertainty            0.213     0.653    
    SLICE_X38Y15         FDCE (Hold_fdce_C_D)         0.121     0.774    graphics/sd/h_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.774    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.256ns (58.665%)  route 0.180ns (41.335%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.545ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X39Y22         FDCE                                         r  graphics/sd/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDCE (Prop_fdce_C_Q)         0.141     0.575 r  graphics/sd/v_count_reg[8]/Q
                         net (fo=7, routed)           0.180     0.756    graphics/sd/v_count_reg[11]_0[4]
    SLICE_X39Y22         LUT2 (Prop_lut2_I1_O)        0.045     0.801 r  graphics/sd/v_count[8]_i_5/O
                         net (fo=1, routed)           0.000     0.801    graphics/sd/v_count[8]_i_5_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.871 r  graphics/sd/v_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.871    graphics/sd/v_count_reg[8]_i_1_n_7
    SLICE_X39Y22         FDCE                                         r  graphics/sd/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.819     0.545    graphics/sd/pixel_clock0
    SLICE_X39Y22         FDCE                                         r  graphics/sd/v_count_reg[8]/C
                         clock pessimism             -0.111     0.434    
                         clock uncertainty            0.213     0.647    
    SLICE_X39Y22         FDCE (Hold_fdce_C_D)         0.105     0.752    graphics/sd/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.752    
                         arrival time                           0.871    
  -------------------------------------------------------------------
                         slack                                  0.118    





---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock
  To Clock:  tile_clock_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack       13.484ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.484ns  (required time - arrival time)
  Source:                 snek/part_number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/found_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        13.187ns  (logic 1.789ns (13.567%)  route 11.398ns (86.433%))
  Logic Levels:           7  (LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 52.318 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.966ns = ( 25.970 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.546    25.970    snek/tile_clock
    SLICE_X35Y23         FDRE                                         r  snek/part_number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDRE (Prop_fdre_C_Q)         0.419    26.389 r  snek/part_number_reg[2]/Q
                         net (fo=132, routed)         5.115    31.505    snek/part_number_reg_n_0_[2]
    SLICE_X14Y9          MUXF7 (Prop_muxf7_S_O)       0.467    31.972 r  snek/found_hit_reg_i_451/O
                         net (fo=1, routed)           0.000    31.972    snek/found_hit_reg_i_451_n_0
    SLICE_X14Y9          MUXF8 (Prop_muxf8_I1_O)      0.088    32.060 r  snek/found_hit_reg_i_307/O
                         net (fo=1, routed)           1.594    33.653    snek/found_hit_reg_i_307_n_0
    SLICE_X45Y15         LUT6 (Prop_lut6_I3_O)        0.319    33.972 r  snek/i_22_LOPT_REMAP/O
                         net (fo=1, routed)           1.257    35.229    snek/i_22/O_n
    SLICE_X40Y24         LUT6 (Prop_lut6_I1_O)        0.124    35.353 r  snek/i_14_LOPT_REMAP/O
                         net (fo=1, routed)           0.556    35.910    snek/i_14/O_n
    SLICE_X37Y23         LUT6 (Prop_lut6_I3_O)        0.124    36.034 r  snek/i_13_LOPT_REMAP/O
                         net (fo=2, routed)           1.382    37.415    snek/i_13/O_n
    SLICE_X39Y25         LUT6 (Prop_lut6_I3_O)        0.124    37.539 r  snek/i_10_LOPT_REMAP/O
                         net (fo=1, routed)           1.494    39.033    snek/i_10/O_n
    SLICE_X37Y37         LUT6 (Prop_lut6_I1_O)        0.124    39.157 r  snek/i_0_LOPT_REMAP/O
                         net (fo=1, routed)           0.000    39.157    snek/found_hit_i_1_n_0
    SLICE_X37Y37         FDRE                                         r  snek/found_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.441    52.318    snek/tile_clock
    SLICE_X37Y37         FDRE                                         r  snek/found_hit_reg/C
                         clock pessimism              0.492    52.810    
                         clock uncertainty           -0.199    52.611    
    SLICE_X37Y37         FDRE (Setup_fdre_C_D)        0.031    52.642    snek/found_hit_reg
  -------------------------------------------------------------------
                         required time                         52.642    
                         arrival time                         -39.157    
  -------------------------------------------------------------------
                         slack                                 13.484    

Slack (MET) :             20.793ns  (required time - arrival time)
  Source:                 snek/part_number_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/FSM_sequential_nstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        5.877ns  (logic 1.254ns (21.339%)  route 4.623ns (78.661%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 52.318 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.966ns = ( 25.970 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.546    25.970    snek/tile_clock
    SLICE_X35Y23         FDRE                                         r  snek/part_number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDRE (Prop_fdre_C_Q)         0.456    26.426 r  snek/part_number_reg[3]/Q
                         net (fo=103, routed)         2.896    29.323    snek/part_number_reg_n_0_[3]
    SLICE_X36Y20         LUT4 (Prop_lut4_I2_O)        0.124    29.447 r  snek/FSM_sequential_nstate[1]_i_11/O
                         net (fo=1, routed)           0.000    29.447    snek/FSM_sequential_nstate[1]_i_11_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.997 f  snek/FSM_sequential_nstate_reg[1]_i_3/CO[3]
                         net (fo=2, routed)           1.726    31.723    snek/nstate20_in
    SLICE_X37Y37         LUT5 (Prop_lut5_I1_O)        0.124    31.847 r  snek/FSM_sequential_nstate[0]_i_1/O
                         net (fo=1, routed)           0.000    31.847    snek/nstate__0[0]
    SLICE_X37Y37         FDRE                                         r  snek/FSM_sequential_nstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.441    52.318    snek/tile_clock
    SLICE_X37Y37         FDRE                                         r  snek/FSM_sequential_nstate_reg[0]/C
                         clock pessimism              0.492    52.810    
                         clock uncertainty           -0.199    52.611    
    SLICE_X37Y37         FDRE (Setup_fdre_C_D)        0.029    52.640    snek/FSM_sequential_nstate_reg[0]
  -------------------------------------------------------------------
                         required time                         52.640    
                         arrival time                         -31.847    
  -------------------------------------------------------------------
                         slack                                 20.793    

Slack (MET) :             20.811ns  (required time - arrival time)
  Source:                 snek/part_number_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/FSM_sequential_nstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        5.905ns  (logic 1.282ns (21.712%)  route 4.623ns (78.288%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 52.318 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.966ns = ( 25.970 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.546    25.970    snek/tile_clock
    SLICE_X35Y23         FDRE                                         r  snek/part_number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDRE (Prop_fdre_C_Q)         0.456    26.426 r  snek/part_number_reg[3]/Q
                         net (fo=103, routed)         2.896    29.323    snek/part_number_reg_n_0_[3]
    SLICE_X36Y20         LUT4 (Prop_lut4_I2_O)        0.124    29.447 r  snek/FSM_sequential_nstate[1]_i_11/O
                         net (fo=1, routed)           0.000    29.447    snek/FSM_sequential_nstate[1]_i_11_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.997 f  snek/FSM_sequential_nstate_reg[1]_i_3/CO[3]
                         net (fo=2, routed)           1.726    31.723    snek/nstate20_in
    SLICE_X37Y37         LUT5 (Prop_lut5_I1_O)        0.152    31.875 r  snek/FSM_sequential_nstate[1]_i_1/O
                         net (fo=1, routed)           0.000    31.875    snek/nstate__0[1]
    SLICE_X37Y37         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.441    52.318    snek/tile_clock
    SLICE_X37Y37         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/C
                         clock pessimism              0.492    52.810    
                         clock uncertainty           -0.199    52.611    
    SLICE_X37Y37         FDRE (Setup_fdre_C_D)        0.075    52.686    snek/FSM_sequential_nstate_reg[1]
  -------------------------------------------------------------------
                         required time                         52.686    
                         arrival time                         -31.875    
  -------------------------------------------------------------------
                         slack                                 20.811    

Slack (MET) :             21.978ns  (required time - arrival time)
  Source:                 snek/part_number_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[0]_rep__1/D
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        4.432ns  (logic 0.670ns (15.117%)  route 3.762ns (84.883%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 52.310 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.955ns = ( 25.981 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.557    25.981    snek/tile_clock
    SLICE_X34Y34         FDSE                                         r  snek/part_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDSE (Prop_fdse_C_Q)         0.518    26.499 f  snek/part_number_reg[0]/Q
                         net (fo=101, routed)         3.049    29.549    snek/part_number_reg_n_0_[0]
    SLICE_X31Y21         LUT1 (Prop_lut1_I0_O)        0.152    29.701 r  snek/part_number[0]_rep__1_i_1/O
                         net (fo=1, routed)           0.713    30.414    snek/part_number[0]_rep__1_i_1_n_0
    SLICE_X31Y21         FDSE                                         r  snek/part_number_reg[0]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.433    52.310    snek/tile_clock
    SLICE_X31Y21         FDSE                                         r  snek/part_number_reg[0]_rep__1/C
                         clock pessimism              0.564    52.874    
                         clock uncertainty           -0.199    52.675    
    SLICE_X31Y21         FDSE (Setup_fdse_C_D)       -0.283    52.392    snek/part_number_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         52.392    
                         arrival time                         -30.414    
  -------------------------------------------------------------------
                         slack                                 21.978    

Slack (MET) :             22.488ns  (required time - arrival time)
  Source:                 snek/part_number_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        4.220ns  (logic 0.704ns (16.683%)  route 3.516ns (83.317%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 52.308 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.966ns = ( 25.970 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.546    25.970    snek/tile_clock
    SLICE_X35Y23         FDRE                                         r  snek/part_number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDRE (Prop_fdre_C_Q)         0.456    26.426 r  snek/part_number_reg[3]/Q
                         net (fo=103, routed)         2.398    28.824    snek/part_number_reg_n_0_[3]
    SLICE_X38Y22         LUT6 (Prop_lut6_I1_O)        0.124    28.948 r  snek/part_number[7]_i_3/O
                         net (fo=2, routed)           1.118    30.066    snek/part_number[7]_i_3_n_0
    SLICE_X38Y22         LUT2 (Prop_lut2_I0_O)        0.124    30.190 r  snek/part_number[6]_i_1/O
                         net (fo=1, routed)           0.000    30.190    snek/in6[6]
    SLICE_X38Y22         FDRE                                         r  snek/part_number_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.431    52.308    snek/tile_clock
    SLICE_X38Y22         FDRE                                         r  snek/part_number_reg[6]/C
                         clock pessimism              0.492    52.800    
                         clock uncertainty           -0.199    52.601    
    SLICE_X38Y22         FDRE (Setup_fdre_C_D)        0.077    52.678    snek/part_number_reg[6]
  -------------------------------------------------------------------
                         required time                         52.678    
                         arrival time                         -30.190    
  -------------------------------------------------------------------
                         slack                                 22.488    

Slack (MET) :             22.503ns  (required time - arrival time)
  Source:                 snek/part_number_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        4.246ns  (logic 0.730ns (17.194%)  route 3.516ns (82.806%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 52.308 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.966ns = ( 25.970 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.546    25.970    snek/tile_clock
    SLICE_X35Y23         FDRE                                         r  snek/part_number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDRE (Prop_fdre_C_Q)         0.456    26.426 r  snek/part_number_reg[3]/Q
                         net (fo=103, routed)         2.398    28.824    snek/part_number_reg_n_0_[3]
    SLICE_X38Y22         LUT6 (Prop_lut6_I1_O)        0.124    28.948 r  snek/part_number[7]_i_3/O
                         net (fo=2, routed)           1.118    30.066    snek/part_number[7]_i_3_n_0
    SLICE_X38Y22         LUT3 (Prop_lut3_I0_O)        0.150    30.216 r  snek/part_number[7]_i_2/O
                         net (fo=1, routed)           0.000    30.216    snek/in6[7]
    SLICE_X38Y22         FDRE                                         r  snek/part_number_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.431    52.308    snek/tile_clock
    SLICE_X38Y22         FDRE                                         r  snek/part_number_reg[7]/C
                         clock pessimism              0.492    52.800    
                         clock uncertainty           -0.199    52.601    
    SLICE_X38Y22         FDRE (Setup_fdre_C_D)        0.118    52.719    snek/part_number_reg[7]
  -------------------------------------------------------------------
                         required time                         52.719    
                         arrival time                         -30.216    
  -------------------------------------------------------------------
                         slack                                 22.503    

Slack (MET) :             22.640ns  (required time - arrival time)
  Source:                 snek/FSM_sequential_pstate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[1]_rep__0/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        3.451ns  (logic 0.580ns (16.806%)  route 2.871ns (83.194%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 52.309 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 25.986 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.562    25.986    snek/tile_clock
    SLICE_X37Y38         FDCE                                         r  snek/FSM_sequential_pstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDCE (Prop_fdce_C_Q)         0.456    26.442 f  snek/FSM_sequential_pstate_reg[1]/Q
                         net (fo=6, routed)           0.785    27.227    snek/pstate[1]
    SLICE_X37Y37         LUT1 (Prop_lut1_I0_O)        0.124    27.351 r  snek/part_number[7]_i_1/O
                         net (fo=17, routed)          2.086    29.438    snek/part_number[7]_i_1_n_0
    SLICE_X34Y21         FDRE                                         r  snek/part_number_reg[1]_rep__0/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.432    52.309    snek/tile_clock
    SLICE_X34Y21         FDRE                                         r  snek/part_number_reg[1]_rep__0/C
                         clock pessimism              0.492    52.801    
                         clock uncertainty           -0.199    52.602    
    SLICE_X34Y21         FDRE (Setup_fdre_C_R)       -0.524    52.078    snek/part_number_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         52.078    
                         arrival time                         -29.438    
  -------------------------------------------------------------------
                         slack                                 22.640    

Slack (MET) :             22.640ns  (required time - arrival time)
  Source:                 snek/FSM_sequential_pstate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[1]_rep__1/R
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        3.451ns  (logic 0.580ns (16.806%)  route 2.871ns (83.194%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 52.309 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 25.986 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.562    25.986    snek/tile_clock
    SLICE_X37Y38         FDCE                                         r  snek/FSM_sequential_pstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDCE (Prop_fdce_C_Q)         0.456    26.442 f  snek/FSM_sequential_pstate_reg[1]/Q
                         net (fo=6, routed)           0.785    27.227    snek/pstate[1]
    SLICE_X37Y37         LUT1 (Prop_lut1_I0_O)        0.124    27.351 r  snek/part_number[7]_i_1/O
                         net (fo=17, routed)          2.086    29.438    snek/part_number[7]_i_1_n_0
    SLICE_X34Y21         FDRE                                         r  snek/part_number_reg[1]_rep__1/R
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.432    52.309    snek/tile_clock
    SLICE_X34Y21         FDRE                                         r  snek/part_number_reg[1]_rep__1/C
                         clock pessimism              0.492    52.801    
                         clock uncertainty           -0.199    52.602    
    SLICE_X34Y21         FDRE (Setup_fdre_C_R)       -0.524    52.078    snek/part_number_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         52.078    
                         arrival time                         -29.438    
  -------------------------------------------------------------------
                         slack                                 22.640    

Slack (MET) :             22.717ns  (required time - arrival time)
  Source:                 snek/FSM_sequential_pstate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[0]_rep__0/S
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        3.470ns  (logic 0.580ns (16.714%)  route 2.890ns (83.286%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 52.310 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 25.986 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.562    25.986    snek/tile_clock
    SLICE_X37Y38         FDCE                                         r  snek/FSM_sequential_pstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDCE (Prop_fdce_C_Q)         0.456    26.442 f  snek/FSM_sequential_pstate_reg[1]/Q
                         net (fo=6, routed)           0.785    27.227    snek/pstate[1]
    SLICE_X37Y37         LUT1 (Prop_lut1_I0_O)        0.124    27.351 r  snek/part_number[7]_i_1/O
                         net (fo=17, routed)          2.105    29.457    snek/part_number[7]_i_1_n_0
    SLICE_X31Y21         FDSE                                         r  snek/part_number_reg[0]_rep__0/S
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.433    52.310    snek/tile_clock
    SLICE_X31Y21         FDSE                                         r  snek/part_number_reg[0]_rep__0/C
                         clock pessimism              0.492    52.802    
                         clock uncertainty           -0.199    52.603    
    SLICE_X31Y21         FDSE (Setup_fdse_C_S)       -0.429    52.174    snek/part_number_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         52.174    
                         arrival time                         -29.457    
  -------------------------------------------------------------------
                         slack                                 22.717    

Slack (MET) :             22.717ns  (required time - arrival time)
  Source:                 snek/FSM_sequential_pstate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[0]_rep__1/S
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        3.470ns  (logic 0.580ns (16.714%)  route 2.890ns (83.286%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 52.310 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 25.986 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.562    25.986    snek/tile_clock
    SLICE_X37Y38         FDCE                                         r  snek/FSM_sequential_pstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDCE (Prop_fdce_C_Q)         0.456    26.442 f  snek/FSM_sequential_pstate_reg[1]/Q
                         net (fo=6, routed)           0.785    27.227    snek/pstate[1]
    SLICE_X37Y37         LUT1 (Prop_lut1_I0_O)        0.124    27.351 r  snek/part_number[7]_i_1/O
                         net (fo=17, routed)          2.105    29.457    snek/part_number[7]_i_1_n_0
    SLICE_X31Y21         FDSE                                         r  snek/part_number_reg[0]_rep__1/S
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.433    52.310    snek/tile_clock
    SLICE_X31Y21         FDSE                                         r  snek/part_number_reg[0]_rep__1/C
                         clock pessimism              0.492    52.802    
                         clock uncertainty           -0.199    52.603    
    SLICE_X31Y21         FDSE (Setup_fdse_C_S)       -0.429    52.174    snek/part_number_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         52.174    
                         arrival time                         -29.457    
  -------------------------------------------------------------------
                         slack                                 22.717    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 snek/part_number_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.558    -0.623    snek/tile_clock
    SLICE_X34Y34         FDSE                                         r  snek/part_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDSE (Prop_fdse_C_Q)         0.164    -0.459 f  snek/part_number_reg[0]/Q
                         net (fo=101, routed)         0.175    -0.284    snek/part_number_reg_n_0_[0]
    SLICE_X34Y34         LUT1 (Prop_lut1_I0_O)        0.043    -0.241 r  snek/part_number[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    snek/in6[0]
    SLICE_X34Y34         FDSE                                         r  snek/part_number_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.825    -0.865    snek/tile_clock
    SLICE_X34Y34         FDSE                                         r  snek/part_number_reg[0]/C
                         clock pessimism              0.241    -0.623    
                         clock uncertainty            0.199    -0.425    
    SLICE_X34Y34         FDSE (Hold_fdse_C_D)         0.133    -0.292    snek/part_number_reg[0]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            display/clock_divide_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.589    -0.592    display/tile_clock
    SLICE_X64Y17         FDCE                                         r  display/clock_divide_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDCE (Prop_fdce_C_Q)         0.164    -0.428 r  display/clock_divide_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.314    display/clock_divide_reg_n_0_[2]
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.204 r  display/clock_divide_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.204    display/clock_divide_reg[0]_i_1_n_5
    SLICE_X64Y17         FDCE                                         r  display/clock_divide_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.858    -0.832    display/tile_clock
    SLICE_X64Y17         FDCE                                         r  display/clock_divide_reg[2]/C
                         clock pessimism              0.239    -0.592    
                         clock uncertainty            0.199    -0.394    
    SLICE_X64Y17         FDCE (Hold_fdce_C_D)         0.134    -0.260    display/clock_divide_reg[2]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            display/clock_divide_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.587    -0.594    display/tile_clock
    SLICE_X64Y19         FDCE                                         r  display/clock_divide_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDCE (Prop_fdce_C_Q)         0.164    -0.430 r  display/clock_divide_reg[10]/Q
                         net (fo=1, routed)           0.114    -0.316    display/clock_divide_reg_n_0_[10]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.206 r  display/clock_divide_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.206    display/clock_divide_reg[8]_i_1_n_5
    SLICE_X64Y19         FDCE                                         r  display/clock_divide_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.856    -0.834    display/tile_clock
    SLICE_X64Y19         FDCE                                         r  display/clock_divide_reg[10]/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.199    -0.396    
    SLICE_X64Y19         FDCE (Hold_fdce_C_D)         0.134    -0.262    display/clock_divide_reg[10]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            display/clock_divide_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.586    -0.595    display/tile_clock
    SLICE_X64Y20         FDCE                                         r  display/clock_divide_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  display/clock_divide_reg[14]/Q
                         net (fo=1, routed)           0.114    -0.317    display/clock_divide_reg_n_0_[14]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.207 r  display/clock_divide_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.207    display/clock_divide_reg[12]_i_1_n_5
    SLICE_X64Y20         FDCE                                         r  display/clock_divide_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.855    -0.835    display/tile_clock
    SLICE_X64Y20         FDCE                                         r  display/clock_divide_reg[14]/C
                         clock pessimism              0.239    -0.595    
                         clock uncertainty            0.199    -0.397    
    SLICE_X64Y20         FDCE (Hold_fdce_C_D)         0.134    -0.263    display/clock_divide_reg[14]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            display/clock_divide_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.588    -0.593    display/tile_clock
    SLICE_X64Y18         FDCE                                         r  display/clock_divide_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  display/clock_divide_reg[6]/Q
                         net (fo=1, routed)           0.114    -0.315    display/clock_divide_reg_n_0_[6]
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.205 r  display/clock_divide_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.205    display/clock_divide_reg[4]_i_1_n_5
    SLICE_X64Y18         FDCE                                         r  display/clock_divide_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.857    -0.833    display/tile_clock
    SLICE_X64Y18         FDCE                                         r  display/clock_divide_reg[6]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.199    -0.395    
    SLICE_X64Y18         FDCE (Hold_fdce_C_D)         0.134    -0.261    display/clock_divide_reg[6]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 snek/part_number_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.645%)  route 0.186ns (47.355%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.553    -0.628    snek/tile_clock
    SLICE_X38Y22         FDRE                                         r  snek/part_number_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  snek/part_number_reg[6]/Q
                         net (fo=7, routed)           0.186    -0.278    snek/part_number_reg_n_0_[6]
    SLICE_X38Y22         LUT3 (Prop_lut3_I1_O)        0.043    -0.235 r  snek/part_number[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.235    snek/in6[7]
    SLICE_X38Y22         FDRE                                         r  snek/part_number_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.819    -0.871    snek/tile_clock
    SLICE_X38Y22         FDRE                                         r  snek/part_number_reg[7]/C
                         clock pessimism              0.242    -0.628    
                         clock uncertainty            0.199    -0.430    
    SLICE_X38Y22         FDRE (Hold_fdre_C_D)         0.131    -0.299    snek/part_number_reg[7]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 snek/FSM_sequential_nstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/FSM_sequential_pstate_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.400%)  route 0.174ns (57.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.560    -0.621    snek/tile_clock
    SLICE_X37Y37         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.128    -0.493 r  snek/FSM_sequential_nstate_reg[1]/Q
                         net (fo=1, routed)           0.174    -0.319    snek/nstate[1]
    SLICE_X37Y38         FDCE                                         r  snek/FSM_sequential_pstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.830    -0.860    snek/tile_clock
    SLICE_X37Y38         FDCE                                         r  snek/FSM_sequential_pstate_reg[1]/C
                         clock pessimism              0.255    -0.604    
                         clock uncertainty            0.199    -0.406    
    SLICE_X37Y38         FDCE (Hold_fdce_C_D)         0.012    -0.394    snek/FSM_sequential_pstate_reg[1]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 snek/part_number_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.885%)  route 0.186ns (47.115%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.553    -0.628    snek/tile_clock
    SLICE_X38Y22         FDRE                                         r  snek/part_number_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  snek/part_number_reg[6]/Q
                         net (fo=7, routed)           0.186    -0.278    snek/part_number_reg_n_0_[6]
    SLICE_X38Y22         LUT2 (Prop_lut2_I1_O)        0.045    -0.233 r  snek/part_number[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    snek/in6[6]
    SLICE_X38Y22         FDRE                                         r  snek/part_number_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.819    -0.871    snek/tile_clock
    SLICE_X38Y22         FDRE                                         r  snek/part_number_reg[6]/C
                         clock pessimism              0.242    -0.628    
                         clock uncertainty            0.199    -0.430    
    SLICE_X38Y22         FDRE (Hold_fdre_C_D)         0.120    -0.310    snek/part_number_reg[6]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 snek/FSM_sequential_pstate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/FSM_sequential_nstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.187ns (47.082%)  route 0.210ns (52.918%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.561    -0.620    snek/tile_clock
    SLICE_X37Y38         FDCE                                         r  snek/FSM_sequential_pstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  snek/FSM_sequential_pstate_reg[1]/Q
                         net (fo=6, routed)           0.210    -0.269    snek/pstate[1]
    SLICE_X37Y37         LUT5 (Prop_lut5_I2_O)        0.046    -0.223 r  snek/FSM_sequential_nstate[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    snek/nstate__0[1]
    SLICE_X37Y37         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.828    -0.862    snek/tile_clock
    SLICE_X37Y37         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/C
                         clock pessimism              0.255    -0.606    
                         clock uncertainty            0.199    -0.408    
    SLICE_X37Y37         FDRE (Hold_fdre_C_D)         0.107    -0.301    snek/FSM_sequential_nstate_reg[1]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            display/clock_divide_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.589    -0.592    display/tile_clock
    SLICE_X64Y17         FDCE                                         r  display/clock_divide_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDCE (Prop_fdce_C_Q)         0.164    -0.428 r  display/clock_divide_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.314    display/clock_divide_reg_n_0_[2]
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.168 r  display/clock_divide_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.168    display/clock_divide_reg[0]_i_1_n_4
    SLICE_X64Y17         FDCE                                         r  display/clock_divide_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.858    -0.832    display/tile_clock
    SLICE_X64Y17         FDCE                                         r  display/clock_divide_reg[3]/C
                         clock pessimism              0.239    -0.592    
                         clock uncertainty            0.199    -0.394    
    SLICE_X64Y17         FDCE (Hold_fdce_C_D)         0.134    -0.260    display/clock_divide_reg[3]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.092    





---------------------------------------------------------------------------------------------------
From Clock:  vga_hd_vga_clock
  To Clock:  tile_clock_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.024ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__28/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock rise@47.138ns)
  Data Path Delay:        2.911ns  (logic 0.580ns (19.926%)  route 2.331ns (80.074%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 52.362 - 53.872 ) 
    Source Clock Delay      (SCD):    2.078ns = ( 49.216 - 47.138 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     47.138    47.138 r  
    W5                                                0.000    47.138 r  clk (IN)
                         net (fo=0)                   0.000    47.138    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    48.596 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    49.830    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    42.869 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    44.530    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    44.626 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    46.863    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    46.987 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    47.567    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    47.663 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.553    49.216    graphics/hd/pixel_clock01_out
    SLICE_X28Y20         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDCE (Prop_fdce_C_Q)         0.456    49.672 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           0.870    50.542    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X38Y20         LUT3 (Prop_lut3_I0_O)        0.124    50.666 r  graphics/hd/srl_ramb18__15_i_13/O
                         net (fo=36, routed)          1.461    52.127    graphics_n_34
    RAMB18_X2Y13         RAMB18E1                                     r  srl_ramb18__28/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.486    52.362    tile_clock
    RAMB18_X2Y13         RAMB18E1                                     r  srl_ramb18__28/CLKBWRCLK
                         clock pessimism              0.398    52.761    
                         clock uncertainty           -0.307    52.454    
    RAMB18_X2Y13         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[15])
                                                     -0.241    52.213    srl_ramb18__28
  -------------------------------------------------------------------
                         required time                         52.213    
                         arrival time                         -52.127    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__28/DIBDI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock rise@47.138ns)
  Data Path Delay:        2.911ns  (logic 0.580ns (19.926%)  route 2.331ns (80.074%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 52.362 - 53.872 ) 
    Source Clock Delay      (SCD):    2.078ns = ( 49.216 - 47.138 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     47.138    47.138 r  
    W5                                                0.000    47.138 r  clk (IN)
                         net (fo=0)                   0.000    47.138    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    48.596 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    49.830    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    42.869 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    44.530    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    44.626 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    46.863    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    46.987 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    47.567    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    47.663 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.553    49.216    graphics/hd/pixel_clock01_out
    SLICE_X28Y20         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDCE (Prop_fdce_C_Q)         0.456    49.672 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           0.870    50.542    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X38Y20         LUT3 (Prop_lut3_I0_O)        0.124    50.666 r  graphics/hd/srl_ramb18__15_i_13/O
                         net (fo=36, routed)          1.461    52.127    graphics_n_34
    RAMB18_X2Y13         RAMB18E1                                     r  srl_ramb18__28/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.486    52.362    tile_clock
    RAMB18_X2Y13         RAMB18E1                                     r  srl_ramb18__28/CLKBWRCLK
                         clock pessimism              0.398    52.761    
                         clock uncertainty           -0.307    52.454    
    RAMB18_X2Y13         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[15])
                                                     -0.241    52.213    srl_ramb18__28
  -------------------------------------------------------------------
                         required time                         52.213    
                         arrival time                         -52.127    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.091ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__21/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock rise@47.138ns)
  Data Path Delay:        2.922ns  (logic 0.580ns (19.849%)  route 2.342ns (80.151%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 52.372 - 53.872 ) 
    Source Clock Delay      (SCD):    2.072ns = ( 49.210 - 47.138 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     47.138    47.138 r  
    W5                                                0.000    47.138 r  clk (IN)
                         net (fo=0)                   0.000    47.138    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    48.596 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    49.830    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    42.869 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    44.530    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    44.626 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    46.863    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    46.987 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    47.567    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    47.663 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.547    49.210    graphics/hd/pixel_clock01_out
    SLICE_X33Y23         FDCE                                         r  graphics/hd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDCE (Prop_fdce_C_Q)         0.456    49.666 r  graphics/hd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.638    50.304    graphics/hd/sen_v_count[1]_13[9]
    SLICE_X37Y23         LUT3 (Prop_lut3_I0_O)        0.124    50.428 r  graphics/hd/srl_ramb18__15_i_6/O
                         net (fo=36, routed)          1.704    52.132    graphics_n_27
    RAMB18_X2Y3          RAMB18E1                                     r  srl_ramb18__21/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.496    52.372    tile_clock
    RAMB18_X2Y3          RAMB18E1                                     r  srl_ramb18__21/CLKBWRCLK
                         clock pessimism              0.398    52.771    
                         clock uncertainty           -0.307    52.464    
    RAMB18_X2Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[2])
                                                     -0.241    52.223    srl_ramb18__21
  -------------------------------------------------------------------
                         required time                         52.223    
                         arrival time                         -52.132    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__21/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock rise@47.138ns)
  Data Path Delay:        2.922ns  (logic 0.580ns (19.849%)  route 2.342ns (80.151%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 52.372 - 53.872 ) 
    Source Clock Delay      (SCD):    2.072ns = ( 49.210 - 47.138 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     47.138    47.138 r  
    W5                                                0.000    47.138 r  clk (IN)
                         net (fo=0)                   0.000    47.138    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    48.596 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    49.830    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    42.869 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    44.530    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    44.626 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    46.863    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    46.987 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    47.567    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    47.663 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.547    49.210    graphics/hd/pixel_clock01_out
    SLICE_X33Y23         FDCE                                         r  graphics/hd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDCE (Prop_fdce_C_Q)         0.456    49.666 r  graphics/hd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.638    50.304    graphics/hd/sen_v_count[1]_13[9]
    SLICE_X37Y23         LUT3 (Prop_lut3_I0_O)        0.124    50.428 r  graphics/hd/srl_ramb18__15_i_6/O
                         net (fo=36, routed)          1.704    52.132    graphics_n_27
    RAMB18_X2Y3          RAMB18E1                                     r  srl_ramb18__21/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.496    52.372    tile_clock
    RAMB18_X2Y3          RAMB18E1                                     r  srl_ramb18__21/CLKBWRCLK
                         clock pessimism              0.398    52.771    
                         clock uncertainty           -0.307    52.464    
    RAMB18_X2Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[2])
                                                     -0.241    52.223    srl_ramb18__21
  -------------------------------------------------------------------
                         required time                         52.223    
                         arrival time                         -52.132    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.113ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__21/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock rise@47.138ns)
  Data Path Delay:        2.898ns  (logic 0.642ns (22.152%)  route 2.256ns (77.848%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 52.372 - 53.872 ) 
    Source Clock Delay      (SCD):    2.073ns = ( 49.211 - 47.138 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     47.138    47.138 r  
    W5                                                0.000    47.138 r  clk (IN)
                         net (fo=0)                   0.000    47.138    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    48.596 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    49.830    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    42.869 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    44.530    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    44.626 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    46.863    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    46.987 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    47.567    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    47.663 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.548    49.211    graphics/hd/pixel_clock01_out
    SLICE_X30Y22         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDCE (Prop_fdce_C_Q)         0.518    49.729 r  graphics/hd/h_count_reg[9]/Q
                         net (fo=7, routed)           0.829    50.558    graphics/hd/sen_h_count[1]_15[9]
    SLICE_X40Y22         LUT3 (Prop_lut3_I0_O)        0.124    50.682 r  graphics/hd/srl_ramb18__15_i_14/O
                         net (fo=36, routed)          1.428    52.109    graphics_n_35
    RAMB18_X2Y3          RAMB18E1                                     r  srl_ramb18__21/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.496    52.372    tile_clock
    RAMB18_X2Y3          RAMB18E1                                     r  srl_ramb18__21/CLKBWRCLK
                         clock pessimism              0.398    52.771    
                         clock uncertainty           -0.307    52.464    
    RAMB18_X2Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[10])
                                                     -0.241    52.223    srl_ramb18__21
  -------------------------------------------------------------------
                         required time                         52.223    
                         arrival time                         -52.109    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__21/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock rise@47.138ns)
  Data Path Delay:        2.898ns  (logic 0.642ns (22.152%)  route 2.256ns (77.848%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 52.372 - 53.872 ) 
    Source Clock Delay      (SCD):    2.073ns = ( 49.211 - 47.138 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     47.138    47.138 r  
    W5                                                0.000    47.138 r  clk (IN)
                         net (fo=0)                   0.000    47.138    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    48.596 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    49.830    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    42.869 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    44.530    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    44.626 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    46.863    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    46.987 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    47.567    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    47.663 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.548    49.211    graphics/hd/pixel_clock01_out
    SLICE_X30Y22         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDCE (Prop_fdce_C_Q)         0.518    49.729 r  graphics/hd/h_count_reg[9]/Q
                         net (fo=7, routed)           0.829    50.558    graphics/hd/sen_h_count[1]_15[9]
    SLICE_X40Y22         LUT3 (Prop_lut3_I0_O)        0.124    50.682 r  graphics/hd/srl_ramb18__15_i_14/O
                         net (fo=36, routed)          1.428    52.109    graphics_n_35
    RAMB18_X2Y3          RAMB18E1                                     r  srl_ramb18__21/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.496    52.372    tile_clock
    RAMB18_X2Y3          RAMB18E1                                     r  srl_ramb18__21/CLKBWRCLK
                         clock pessimism              0.398    52.771    
                         clock uncertainty           -0.307    52.464    
    RAMB18_X2Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                     -0.241    52.223    srl_ramb18__21
  -------------------------------------------------------------------
                         required time                         52.223    
                         arrival time                         -52.109    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.119ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__28/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock rise@47.138ns)
  Data Path Delay:        2.883ns  (logic 0.580ns (20.118%)  route 2.303ns (79.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 52.362 - 53.872 ) 
    Source Clock Delay      (SCD):    2.073ns = ( 49.211 - 47.138 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     47.138    47.138 r  
    W5                                                0.000    47.138 r  clk (IN)
                         net (fo=0)                   0.000    47.138    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    48.596 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    49.830    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    42.869 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    44.530    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    44.626 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    46.863    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    46.987 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    47.567    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    47.663 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.548    49.211    graphics/hd/pixel_clock01_out
    SLICE_X33Y22         FDCE                                         r  graphics/hd/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDCE (Prop_fdce_C_Q)         0.456    49.667 r  graphics/hd/v_count_reg[7]/Q
                         net (fo=5, routed)           0.881    50.549    graphics/hd/sen_v_count[1]_13[7]
    SLICE_X41Y21         LUT3 (Prop_lut3_I0_O)        0.124    50.673 r  graphics/hd/srl_ramb18__15_i_4/O
                         net (fo=36, routed)          1.422    52.094    graphics_n_41
    RAMB18_X2Y13         RAMB18E1                                     r  srl_ramb18__28/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.486    52.362    tile_clock
    RAMB18_X2Y13         RAMB18E1                                     r  srl_ramb18__28/CLKBWRCLK
                         clock pessimism              0.398    52.761    
                         clock uncertainty           -0.307    52.454    
    RAMB18_X2Y13         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[8])
                                                     -0.241    52.213    srl_ramb18__28
  -------------------------------------------------------------------
                         required time                         52.213    
                         arrival time                         -52.094    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__28/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock rise@47.138ns)
  Data Path Delay:        2.883ns  (logic 0.580ns (20.118%)  route 2.303ns (79.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 52.362 - 53.872 ) 
    Source Clock Delay      (SCD):    2.073ns = ( 49.211 - 47.138 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     47.138    47.138 r  
    W5                                                0.000    47.138 r  clk (IN)
                         net (fo=0)                   0.000    47.138    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    48.596 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    49.830    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    42.869 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    44.530    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    44.626 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    46.863    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    46.987 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    47.567    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    47.663 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.548    49.211    graphics/hd/pixel_clock01_out
    SLICE_X33Y22         FDCE                                         r  graphics/hd/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDCE (Prop_fdce_C_Q)         0.456    49.667 r  graphics/hd/v_count_reg[7]/Q
                         net (fo=5, routed)           0.881    50.549    graphics/hd/sen_v_count[1]_13[7]
    SLICE_X41Y21         LUT3 (Prop_lut3_I0_O)        0.124    50.673 r  graphics/hd/srl_ramb18__15_i_4/O
                         net (fo=36, routed)          1.422    52.094    graphics_n_41
    RAMB18_X2Y13         RAMB18E1                                     r  srl_ramb18__28/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.486    52.362    tile_clock
    RAMB18_X2Y13         RAMB18E1                                     r  srl_ramb18__28/CLKBWRCLK
                         clock pessimism              0.398    52.761    
                         clock uncertainty           -0.307    52.454    
    RAMB18_X2Y13         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                     -0.241    52.213    srl_ramb18__28
  -------------------------------------------------------------------
                         required time                         52.213    
                         arrival time                         -52.094    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.125ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__29/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock rise@47.138ns)
  Data Path Delay:        2.877ns  (logic 0.580ns (20.161%)  route 2.297ns (79.839%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 52.362 - 53.872 ) 
    Source Clock Delay      (SCD):    2.073ns = ( 49.211 - 47.138 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     47.138    47.138 r  
    W5                                                0.000    47.138 r  clk (IN)
                         net (fo=0)                   0.000    47.138    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    48.596 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    49.830    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    42.869 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    44.530    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    44.626 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    46.863    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    46.987 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    47.567    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    47.663 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.548    49.211    graphics/hd/pixel_clock01_out
    SLICE_X33Y22         FDCE                                         r  graphics/hd/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDCE (Prop_fdce_C_Q)         0.456    49.667 r  graphics/hd/v_count_reg[7]/Q
                         net (fo=5, routed)           0.881    50.549    graphics/hd/sen_v_count[1]_13[7]
    SLICE_X41Y21         LUT3 (Prop_lut3_I0_O)        0.124    50.673 r  graphics/hd/srl_ramb18__15_i_4/O
                         net (fo=36, routed)          1.415    52.088    graphics_n_41
    RAMB18_X2Y12         RAMB18E1                                     r  srl_ramb18__29/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.486    52.362    tile_clock
    RAMB18_X2Y12         RAMB18E1                                     r  srl_ramb18__29/CLKBWRCLK
                         clock pessimism              0.398    52.761    
                         clock uncertainty           -0.307    52.454    
    RAMB18_X2Y12         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[4])
                                                     -0.241    52.213    srl_ramb18__29
  -------------------------------------------------------------------
                         required time                         52.213    
                         arrival time                         -52.088    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__28/DIPBDIP[1]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock rise@47.138ns)
  Data Path Delay:        2.871ns  (logic 0.580ns (20.203%)  route 2.291ns (79.797%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 52.362 - 53.872 ) 
    Source Clock Delay      (SCD):    2.078ns = ( 49.216 - 47.138 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     47.138    47.138 r  
    W5                                                0.000    47.138 r  clk (IN)
                         net (fo=0)                   0.000    47.138    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    48.596 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    49.830    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    42.869 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    44.530    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    44.626 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    46.863    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    46.987 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    47.567    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    47.663 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.553    49.216    graphics/hd/pixel_clock01_out
    SLICE_X29Y20         FDCE                                         r  graphics/hd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDCE (Prop_fdce_C_Q)         0.456    49.672 r  graphics/hd/h_count_reg[4]/Q
                         net (fo=7, routed)           0.828    50.500    graphics/hd/sen_h_count[1]_15[4]
    SLICE_X38Y20         LUT3 (Prop_lut3_I0_O)        0.124    50.624 r  graphics/hd/srl_ramb18__15_i_9/O
                         net (fo=36, routed)          1.463    52.087    graphics_n_30
    RAMB18_X2Y13         RAMB18E1                                     r  srl_ramb18__28/DIPBDIP[1]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.486    52.362    tile_clock
    RAMB18_X2Y13         RAMB18E1                                     r  srl_ramb18__28/CLKBWRCLK
                         clock pessimism              0.398    52.761    
                         clock uncertainty           -0.307    52.454    
    RAMB18_X2Y13         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIPBDIP[1])
                                                     -0.241    52.213    srl_ramb18__28
  -------------------------------------------------------------------
                         required time                         52.213    
                         arrival time                         -52.087    
  -------------------------------------------------------------------
                         slack                                  0.126    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.024ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__7/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.186ns (24.109%)  route 0.586ns (75.891%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.715ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    0.451ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.554     0.451    graphics/hd/pixel_clock01_out
    SLICE_X29Y20         FDCE                                         r  graphics/hd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDCE (Prop_fdce_C_Q)         0.141     0.592 r  graphics/hd/h_count_reg[4]/Q
                         net (fo=7, routed)           0.134     0.726    graphics/hd/sen_h_count[1]_15[4]
    SLICE_X29Y20         LUT3 (Prop_lut3_I0_O)        0.045     0.771 r  graphics/hd/srl_ramb18_i_9/O
                         net (fo=36, routed)          0.452     1.223    graphics_n_46
    RAMB18_X0Y7          RAMB18E1                                     r  srl_ramb18__7/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.871    -0.818    tile_clock
    RAMB18_X0Y7          RAMB18E1                                     r  srl_ramb18__7/CLKBWRCLK
                         clock pessimism              0.555    -0.263    
                         clock uncertainty            0.307     0.044    
    RAMB18_X0Y7          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[7])
                                                      0.155     0.199    srl_ramb18__7
  -------------------------------------------------------------------
                         required time                         -0.199    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  1.024    

Slack (MET) :             1.024ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__7/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.186ns (24.109%)  route 0.586ns (75.891%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.715ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    0.451ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.554     0.451    graphics/hd/pixel_clock01_out
    SLICE_X29Y20         FDCE                                         r  graphics/hd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDCE (Prop_fdce_C_Q)         0.141     0.592 r  graphics/hd/h_count_reg[4]/Q
                         net (fo=7, routed)           0.134     0.726    graphics/hd/sen_h_count[1]_15[4]
    SLICE_X29Y20         LUT3 (Prop_lut3_I0_O)        0.045     0.771 r  graphics/hd/srl_ramb18_i_9/O
                         net (fo=36, routed)          0.452     1.223    graphics_n_46
    RAMB18_X0Y7          RAMB18E1                                     r  srl_ramb18__7/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.871    -0.818    tile_clock
    RAMB18_X0Y7          RAMB18E1                                     r  srl_ramb18__7/CLKBWRCLK
                         clock pessimism              0.555    -0.263    
                         clock uncertainty            0.307     0.044    
    RAMB18_X0Y7          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                      0.155     0.199    srl_ramb18__7
  -------------------------------------------------------------------
                         required time                         -0.199    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  1.024    

Slack (MET) :             1.041ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__15/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.186ns (23.701%)  route 0.599ns (76.299%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.450ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.553     0.450    graphics/hd/pixel_clock01_out
    SLICE_X33Y22         FDCE                                         r  graphics/hd/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDCE (Prop_fdce_C_Q)         0.141     0.591 r  graphics/hd/v_count_reg[6]/Q
                         net (fo=7, routed)           0.230     0.822    graphics/hd/sen_v_count[1]_13[6]
    SLICE_X41Y21         LUT3 (Prop_lut3_I0_O)        0.045     0.867 r  graphics/hd/srl_ramb18__15_i_3/O
                         net (fo=36, routed)          0.368     1.235    graphics_n_40
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.307     0.039    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[13])
                                                      0.155     0.194    srl_ramb18__15
  -------------------------------------------------------------------
                         required time                         -0.194    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  1.041    

Slack (MET) :             1.041ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__15/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.186ns (23.701%)  route 0.599ns (76.299%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.450ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.553     0.450    graphics/hd/pixel_clock01_out
    SLICE_X33Y22         FDCE                                         r  graphics/hd/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDCE (Prop_fdce_C_Q)         0.141     0.591 r  graphics/hd/v_count_reg[6]/Q
                         net (fo=7, routed)           0.230     0.822    graphics/hd/sen_v_count[1]_13[6]
    SLICE_X41Y21         LUT3 (Prop_lut3_I0_O)        0.045     0.867 r  graphics/hd/srl_ramb18__15_i_3/O
                         net (fo=36, routed)          0.368     1.235    graphics_n_40
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.307     0.039    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                      0.155     0.194    srl_ramb18__15
  -------------------------------------------------------------------
                         required time                         -0.194    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  1.041    

Slack (MET) :             1.047ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__4/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.186ns (23.316%)  route 0.612ns (76.684%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.712ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    0.448ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.551     0.448    graphics/hd/pixel_clock01_out
    SLICE_X33Y23         FDCE                                         r  graphics/hd/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDCE (Prop_fdce_C_Q)         0.141     0.589 r  graphics/hd/v_count_reg[8]/Q
                         net (fo=5, routed)           0.161     0.750    graphics/hd/sen_v_count[1]_13[8]
    SLICE_X34Y23         LUT3 (Prop_lut3_I0_O)        0.045     0.795 r  graphics/hd/srl_ramb18_i_5/O
                         net (fo=36, routed)          0.451     1.246    graphics_n_42
    RAMB18_X1Y7          RAMB18E1                                     r  srl_ramb18__4/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.871    -0.818    tile_clock
    RAMB18_X1Y7          RAMB18E1                                     r  srl_ramb18__4/CLKBWRCLK
                         clock pessimism              0.555    -0.263    
                         clock uncertainty            0.307     0.044    
    RAMB18_X1Y7          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[7])
                                                      0.155     0.199    srl_ramb18__4
  -------------------------------------------------------------------
                         required time                         -0.199    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  1.047    

Slack (MET) :             1.047ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__4/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.186ns (23.316%)  route 0.612ns (76.684%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.712ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    0.448ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.551     0.448    graphics/hd/pixel_clock01_out
    SLICE_X33Y23         FDCE                                         r  graphics/hd/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDCE (Prop_fdce_C_Q)         0.141     0.589 r  graphics/hd/v_count_reg[8]/Q
                         net (fo=5, routed)           0.161     0.750    graphics/hd/sen_v_count[1]_13[8]
    SLICE_X34Y23         LUT3 (Prop_lut3_I0_O)        0.045     0.795 r  graphics/hd/srl_ramb18_i_5/O
                         net (fo=36, routed)          0.451     1.246    graphics_n_42
    RAMB18_X1Y7          RAMB18E1                                     r  srl_ramb18__4/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.871    -0.818    tile_clock
    RAMB18_X1Y7          RAMB18E1                                     r  srl_ramb18__4/CLKBWRCLK
                         clock pessimism              0.555    -0.263    
                         clock uncertainty            0.307     0.044    
    RAMB18_X1Y7          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                      0.155     0.199    srl_ramb18__4
  -------------------------------------------------------------------
                         required time                         -0.199    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  1.047    

Slack (MET) :             1.050ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__15/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.186ns (23.438%)  route 0.608ns (76.562%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.450ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.553     0.450    graphics/hd/pixel_clock01_out
    SLICE_X33Y22         FDCE                                         r  graphics/hd/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDCE (Prop_fdce_C_Q)         0.141     0.591 r  graphics/hd/v_count_reg[5]/Q
                         net (fo=7, routed)           0.170     0.761    graphics/hd/sen_v_count[1]_13[5]
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.045     0.806 r  graphics/hd/srl_ramb18__15_i_2/O
                         net (fo=36, routed)          0.438     1.244    graphics_n_39
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.307     0.039    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[14])
                                                      0.155     0.194    srl_ramb18__15
  -------------------------------------------------------------------
                         required time                         -0.194    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  1.050    

Slack (MET) :             1.050ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__15/DIBDI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.186ns (23.438%)  route 0.608ns (76.562%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.450ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.553     0.450    graphics/hd/pixel_clock01_out
    SLICE_X33Y22         FDCE                                         r  graphics/hd/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDCE (Prop_fdce_C_Q)         0.141     0.591 r  graphics/hd/v_count_reg[5]/Q
                         net (fo=7, routed)           0.170     0.761    graphics/hd/sen_v_count[1]_13[5]
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.045     0.806 r  graphics/hd/srl_ramb18__15_i_2/O
                         net (fo=36, routed)          0.438     1.244    graphics_n_39
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.307     0.039    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[14])
                                                      0.155     0.194    srl_ramb18__15
  -------------------------------------------------------------------
                         required time                         -0.194    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  1.050    

Slack (MET) :             1.052ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__15/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.186ns (23.387%)  route 0.609ns (76.613%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.450ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.553     0.450    graphics/hd/pixel_clock01_out
    SLICE_X33Y22         FDCE                                         r  graphics/hd/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDCE (Prop_fdce_C_Q)         0.141     0.591 r  graphics/hd/v_count_reg[4]/Q
                         net (fo=7, routed)           0.133     0.725    graphics/hd/sen_v_count[1]_13[4]
    SLICE_X32Y22         LUT3 (Prop_lut3_I0_O)        0.045     0.770 r  graphics/hd/srl_ramb18__15_i_1/O
                         net (fo=36, routed)          0.476     1.246    graphics_n_38
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.307     0.039    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[15])
                                                      0.155     0.194    srl_ramb18__15
  -------------------------------------------------------------------
                         required time                         -0.194    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  1.052    

Slack (MET) :             1.053ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            srl_ramb18__26/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.186ns (23.349%)  route 0.611ns (76.651%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.450ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.553     0.450    graphics/hd/pixel_clock01_out
    SLICE_X33Y22         FDCE                                         r  graphics/hd/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDCE (Prop_fdce_C_Q)         0.141     0.591 r  graphics/hd/v_count_reg[6]/Q
                         net (fo=7, routed)           0.230     0.822    graphics/hd/sen_v_count[1]_13[6]
    SLICE_X41Y21         LUT3 (Prop_lut3_I0_O)        0.045     0.867 r  graphics/hd/srl_ramb18__15_i_3/O
                         net (fo=36, routed)          0.380     1.247    graphics_n_40
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__26/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__26/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.307     0.039    
    RAMB18_X1Y9          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[1])
                                                      0.155     0.194    srl_ramb18__26
  -------------------------------------------------------------------
                         required time                         -0.194    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  1.053    





---------------------------------------------------------------------------------------------------
From Clock:  vga_sd_vga_clock
  To Clock:  tile_clock_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack        5.525ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.525ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__39/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.189ns  (logic 0.642ns (15.326%)  route 3.547ns (84.674%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 52.364 - 53.872 ) 
    Source Clock Delay      (SCD):    2.071ns = ( 42.475 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.558    42.475    graphics/sd/pixel_clock0
    SLICE_X38Y15         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDCE (Prop_fdce_C_Q)         0.518    42.993 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=8, routed)           1.796    44.789    graphics/hd/Q[0]
    SLICE_X29Y20         LUT3 (Prop_lut3_I2_O)        0.124    44.913 r  graphics/hd/srl_ramb18__31_i_9/O
                         net (fo=29, routed)          1.751    46.664    h_count[4]
    RAMB18_X0Y15         RAMB18E1                                     r  srl_ramb18__39/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.488    52.364    tile_clock
    RAMB18_X0Y15         RAMB18E1                                     r  srl_ramb18__39/CLKBWRCLK
                         clock pessimism              0.398    52.763    
                         clock uncertainty           -0.333    52.430    
    RAMB18_X0Y15         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[7])
                                                     -0.241    52.189    srl_ramb18__39
  -------------------------------------------------------------------
                         required time                         52.189    
                         arrival time                         -46.664    
  -------------------------------------------------------------------
                         slack                                  5.525    

Slack (MET) :             5.525ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__39/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.189ns  (logic 0.642ns (15.326%)  route 3.547ns (84.674%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 52.364 - 53.872 ) 
    Source Clock Delay      (SCD):    2.071ns = ( 42.475 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.558    42.475    graphics/sd/pixel_clock0
    SLICE_X38Y15         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDCE (Prop_fdce_C_Q)         0.518    42.993 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=8, routed)           1.796    44.789    graphics/hd/Q[0]
    SLICE_X29Y20         LUT3 (Prop_lut3_I2_O)        0.124    44.913 r  graphics/hd/srl_ramb18__31_i_9/O
                         net (fo=29, routed)          1.751    46.664    h_count[4]
    RAMB18_X0Y15         RAMB18E1                                     r  srl_ramb18__39/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.488    52.364    tile_clock
    RAMB18_X0Y15         RAMB18E1                                     r  srl_ramb18__39/CLKBWRCLK
                         clock pessimism              0.398    52.763    
                         clock uncertainty           -0.333    52.430    
    RAMB18_X0Y15         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                     -0.241    52.189    srl_ramb18__39
  -------------------------------------------------------------------
                         required time                         52.189    
                         arrival time                         -46.664    
  -------------------------------------------------------------------
                         slack                                  5.525    

Slack (MET) :             5.613ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__35/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.104ns  (logic 0.642ns (15.643%)  route 3.462ns (84.357%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 52.368 - 53.872 ) 
    Source Clock Delay      (SCD):    2.071ns = ( 42.475 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.558    42.475    graphics/sd/pixel_clock0
    SLICE_X38Y15         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDCE (Prop_fdce_C_Q)         0.518    42.993 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=8, routed)           1.796    44.789    graphics/hd/Q[0]
    SLICE_X29Y20         LUT3 (Prop_lut3_I2_O)        0.124    44.913 r  graphics/hd/srl_ramb18__31_i_9/O
                         net (fo=29, routed)          1.666    46.579    h_count[4]
    RAMB18_X0Y16         RAMB18E1                                     r  srl_ramb18__35/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.492    52.368    tile_clock
    RAMB18_X0Y16         RAMB18E1                                     r  srl_ramb18__35/CLKBWRCLK
                         clock pessimism              0.398    52.767    
                         clock uncertainty           -0.333    52.434    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                     -0.241    52.193    srl_ramb18__35
  -------------------------------------------------------------------
                         required time                         52.193    
                         arrival time                         -46.579    
  -------------------------------------------------------------------
                         slack                                  5.613    

Slack (MET) :             5.639ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__35/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.078ns  (logic 0.642ns (15.742%)  route 3.436ns (84.258%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 52.368 - 53.872 ) 
    Source Clock Delay      (SCD):    2.071ns = ( 42.475 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.558    42.475    graphics/sd/pixel_clock0
    SLICE_X38Y15         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDCE (Prop_fdce_C_Q)         0.518    42.993 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=8, routed)           1.796    44.789    graphics/hd/Q[0]
    SLICE_X29Y20         LUT3 (Prop_lut3_I2_O)        0.124    44.913 r  graphics/hd/srl_ramb18__31_i_9/O
                         net (fo=29, routed)          1.640    46.553    h_count[4]
    RAMB18_X0Y16         RAMB18E1                                     r  srl_ramb18__35/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.492    52.368    tile_clock
    RAMB18_X0Y16         RAMB18E1                                     r  srl_ramb18__35/CLKBWRCLK
                         clock pessimism              0.398    52.767    
                         clock uncertainty           -0.333    52.434    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[7])
                                                     -0.241    52.193    srl_ramb18__35
  -------------------------------------------------------------------
                         required time                         52.193    
                         arrival time                         -46.553    
  -------------------------------------------------------------------
                         slack                                  5.639    

Slack (MET) :             5.687ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__33/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.032ns  (logic 0.642ns (15.924%)  route 3.390ns (84.076%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 52.369 - 53.872 ) 
    Source Clock Delay      (SCD):    2.071ns = ( 42.475 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.558    42.475    graphics/sd/pixel_clock0
    SLICE_X38Y15         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDCE (Prop_fdce_C_Q)         0.518    42.993 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=8, routed)           1.796    44.789    graphics/hd/Q[0]
    SLICE_X29Y20         LUT3 (Prop_lut3_I2_O)        0.124    44.913 r  graphics/hd/srl_ramb18__31_i_9/O
                         net (fo=29, routed)          1.594    46.507    h_count[4]
    RAMB18_X1Y16         RAMB18E1                                     r  srl_ramb18__33/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.493    52.369    tile_clock
    RAMB18_X1Y16         RAMB18E1                                     r  srl_ramb18__33/CLKBWRCLK
                         clock pessimism              0.398    52.768    
                         clock uncertainty           -0.333    52.435    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[15])
                                                     -0.241    52.194    srl_ramb18__33
  -------------------------------------------------------------------
                         required time                         52.194    
                         arrival time                         -46.507    
  -------------------------------------------------------------------
                         slack                                  5.687    

Slack (MET) :             5.691ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__36/DIPBDIP[1]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.024ns  (logic 0.642ns (15.956%)  route 3.382ns (84.044%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 52.365 - 53.872 ) 
    Source Clock Delay      (SCD):    2.071ns = ( 42.475 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.558    42.475    graphics/sd/pixel_clock0
    SLICE_X38Y15         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDCE (Prop_fdce_C_Q)         0.518    42.993 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=8, routed)           1.796    44.789    graphics/hd/Q[0]
    SLICE_X29Y20         LUT3 (Prop_lut3_I2_O)        0.124    44.913 r  graphics/hd/srl_ramb18__31_i_9/O
                         net (fo=29, routed)          1.585    46.499    h_count[4]
    RAMB18_X1Y15         RAMB18E1                                     r  srl_ramb18__36/DIPBDIP[1]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.489    52.365    tile_clock
    RAMB18_X1Y15         RAMB18E1                                     r  srl_ramb18__36/CLKBWRCLK
                         clock pessimism              0.398    52.764    
                         clock uncertainty           -0.333    52.431    
    RAMB18_X1Y15         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIPBDIP[1])
                                                     -0.241    52.190    srl_ramb18__36
  -------------------------------------------------------------------
                         required time                         52.190    
                         arrival time                         -46.498    
  -------------------------------------------------------------------
                         slack                                  5.691    

Slack (MET) :             5.693ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__33/DIBDI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        4.025ns  (logic 0.642ns (15.949%)  route 3.383ns (84.051%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 52.369 - 53.872 ) 
    Source Clock Delay      (SCD):    2.071ns = ( 42.475 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.558    42.475    graphics/sd/pixel_clock0
    SLICE_X38Y15         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDCE (Prop_fdce_C_Q)         0.518    42.993 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=8, routed)           1.796    44.789    graphics/hd/Q[0]
    SLICE_X29Y20         LUT3 (Prop_lut3_I2_O)        0.124    44.913 r  graphics/hd/srl_ramb18__31_i_9/O
                         net (fo=29, routed)          1.587    46.500    h_count[4]
    RAMB18_X1Y16         RAMB18E1                                     r  srl_ramb18__33/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.493    52.369    tile_clock
    RAMB18_X1Y16         RAMB18E1                                     r  srl_ramb18__33/CLKBWRCLK
                         clock pessimism              0.398    52.768    
                         clock uncertainty           -0.333    52.435    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[15])
                                                     -0.241    52.194    srl_ramb18__33
  -------------------------------------------------------------------
                         required time                         52.194    
                         arrival time                         -46.500    
  -------------------------------------------------------------------
                         slack                                  5.693    

Slack (MET) :             5.714ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__34/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        3.995ns  (logic 0.642ns (16.071%)  route 3.353ns (83.929%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 52.359 - 53.872 ) 
    Source Clock Delay      (SCD):    2.071ns = ( 42.475 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.558    42.475    graphics/sd/pixel_clock0
    SLICE_X38Y15         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDCE (Prop_fdce_C_Q)         0.518    42.993 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=8, routed)           1.796    44.789    graphics/hd/Q[0]
    SLICE_X29Y20         LUT3 (Prop_lut3_I2_O)        0.124    44.913 r  graphics/hd/srl_ramb18__31_i_9/O
                         net (fo=29, routed)          1.557    46.470    h_count[4]
    RAMB18_X0Y13         RAMB18E1                                     r  srl_ramb18__34/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.483    52.359    tile_clock
    RAMB18_X0Y13         RAMB18E1                                     r  srl_ramb18__34/CLKBWRCLK
                         clock pessimism              0.398    52.758    
                         clock uncertainty           -0.333    52.425    
    RAMB18_X0Y13         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[11])
                                                     -0.241    52.184    srl_ramb18__34
  -------------------------------------------------------------------
                         required time                         52.184    
                         arrival time                         -46.470    
  -------------------------------------------------------------------
                         slack                                  5.714    

Slack (MET) :             5.714ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__34/DIBDI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        3.995ns  (logic 0.642ns (16.071%)  route 3.353ns (83.929%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 52.359 - 53.872 ) 
    Source Clock Delay      (SCD):    2.071ns = ( 42.475 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.558    42.475    graphics/sd/pixel_clock0
    SLICE_X38Y15         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDCE (Prop_fdce_C_Q)         0.518    42.993 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=8, routed)           1.796    44.789    graphics/hd/Q[0]
    SLICE_X29Y20         LUT3 (Prop_lut3_I2_O)        0.124    44.913 r  graphics/hd/srl_ramb18__31_i_9/O
                         net (fo=29, routed)          1.557    46.470    h_count[4]
    RAMB18_X0Y13         RAMB18E1                                     r  srl_ramb18__34/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.483    52.359    tile_clock
    RAMB18_X0Y13         RAMB18E1                                     r  srl_ramb18__34/CLKBWRCLK
                         clock pessimism              0.398    52.758    
                         clock uncertainty           -0.333    52.425    
    RAMB18_X0Y13         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[11])
                                                     -0.241    52.184    srl_ramb18__34
  -------------------------------------------------------------------
                         required time                         52.184    
                         arrival time                         -46.470    
  -------------------------------------------------------------------
                         slack                                  5.714    

Slack (MET) :             5.751ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__32/DIPBDIP[1]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        3.963ns  (logic 0.642ns (16.201%)  route 3.321ns (83.799%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 52.364 - 53.872 ) 
    Source Clock Delay      (SCD):    2.071ns = ( 42.475 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.558    42.475    graphics/sd/pixel_clock0
    SLICE_X38Y15         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDCE (Prop_fdce_C_Q)         0.518    42.993 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=8, routed)           1.796    44.789    graphics/hd/Q[0]
    SLICE_X29Y20         LUT3 (Prop_lut3_I2_O)        0.124    44.913 r  graphics/hd/srl_ramb18__31_i_9/O
                         net (fo=29, routed)          1.524    46.438    h_count[4]
    RAMB18_X0Y14         RAMB18E1                                     r  srl_ramb18__32/DIPBDIP[1]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.488    52.364    tile_clock
    RAMB18_X0Y14         RAMB18E1                                     r  srl_ramb18__32/CLKBWRCLK
                         clock pessimism              0.398    52.763    
                         clock uncertainty           -0.333    52.430    
    RAMB18_X0Y14         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIPBDIP[1])
                                                     -0.241    52.189    srl_ramb18__32
  -------------------------------------------------------------------
                         required time                         52.189    
                         arrival time                         -46.438    
  -------------------------------------------------------------------
                         slack                                  5.751    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.049ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__15/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.186ns (22.273%)  route 0.649ns (77.727%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X39Y21         FDCE                                         r  graphics/sd/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDCE (Prop_fdce_C_Q)         0.141     0.575 r  graphics/sd/v_count_reg[7]/Q
                         net (fo=7, routed)           0.309     0.884    graphics/hd/sen_v_count[0]_12[3]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.045     0.929 r  graphics/hd/srl_ramb18__15_i_4/O
                         net (fo=36, routed)          0.340     1.269    graphics_n_41
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.333     0.065    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[12])
                                                      0.155     0.220    srl_ramb18__15
  -------------------------------------------------------------------
                         required time                         -0.220    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  1.049    

Slack (MET) :             1.049ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__15/DIBDI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.186ns (22.273%)  route 0.649ns (77.727%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X39Y21         FDCE                                         r  graphics/sd/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDCE (Prop_fdce_C_Q)         0.141     0.575 r  graphics/sd/v_count_reg[7]/Q
                         net (fo=7, routed)           0.309     0.884    graphics/hd/sen_v_count[0]_12[3]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.045     0.929 r  graphics/hd/srl_ramb18__15_i_4/O
                         net (fo=36, routed)          0.340     1.269    graphics_n_41
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.333     0.065    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[12])
                                                      0.155     0.220    srl_ramb18__15
  -------------------------------------------------------------------
                         required time                         -0.220    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  1.049    

Slack (MET) :             1.098ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__26/DIPADIP[0]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.186ns (21.061%)  route 0.697ns (78.939%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X39Y21         FDCE                                         r  graphics/sd/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDCE (Prop_fdce_C_Q)         0.141     0.575 r  graphics/sd/v_count_reg[7]/Q
                         net (fo=7, routed)           0.309     0.884    graphics/hd/sen_v_count[0]_12[3]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.045     0.929 r  graphics/hd/srl_ramb18__15_i_4/O
                         net (fo=36, routed)          0.388     1.317    graphics_n_41
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__26/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__26/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.333     0.065    
    RAMB18_X1Y9          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIPADIP[0])
                                                      0.155     0.220    srl_ramb18__26
  -------------------------------------------------------------------
                         required time                         -0.220    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  1.098    

Slack (MET) :             1.105ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__15/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.186ns (20.876%)  route 0.705ns (79.124%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X39Y21         FDCE                                         r  graphics/sd/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDCE (Prop_fdce_C_Q)         0.141     0.575 r  graphics/sd/v_count_reg[6]/Q
                         net (fo=7, routed)           0.337     0.912    graphics/hd/sen_v_count[0]_12[2]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.045     0.957 r  graphics/hd/srl_ramb18__15_i_3/O
                         net (fo=36, routed)          0.368     1.325    graphics_n_40
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.333     0.065    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[13])
                                                      0.155     0.220    srl_ramb18__15
  -------------------------------------------------------------------
                         required time                         -0.220    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  1.105    

Slack (MET) :             1.105ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__15/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.186ns (20.876%)  route 0.705ns (79.124%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X39Y21         FDCE                                         r  graphics/sd/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDCE (Prop_fdce_C_Q)         0.141     0.575 r  graphics/sd/v_count_reg[6]/Q
                         net (fo=7, routed)           0.337     0.912    graphics/hd/sen_v_count[0]_12[2]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.045     0.957 r  graphics/hd/srl_ramb18__15_i_3/O
                         net (fo=36, routed)          0.368     1.325    graphics_n_40
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.333     0.065    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                      0.155     0.220    srl_ramb18__15
  -------------------------------------------------------------------
                         required time                         -0.220    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  1.105    

Slack (MET) :             1.117ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__26/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.186ns (20.603%)  route 0.717ns (79.397%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X39Y21         FDCE                                         r  graphics/sd/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDCE (Prop_fdce_C_Q)         0.141     0.575 r  graphics/sd/v_count_reg[6]/Q
                         net (fo=7, routed)           0.337     0.912    graphics/hd/sen_v_count[0]_12[2]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.045     0.957 r  graphics/hd/srl_ramb18__15_i_3/O
                         net (fo=36, routed)          0.380     1.337    graphics_n_40
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__26/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__26/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.333     0.065    
    RAMB18_X1Y9          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[1])
                                                      0.155     0.220    srl_ramb18__26
  -------------------------------------------------------------------
                         required time                         -0.220    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  1.117    

Slack (MET) :             1.117ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__26/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.186ns (20.603%)  route 0.717ns (79.397%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X39Y21         FDCE                                         r  graphics/sd/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDCE (Prop_fdce_C_Q)         0.141     0.575 r  graphics/sd/v_count_reg[6]/Q
                         net (fo=7, routed)           0.337     0.912    graphics/hd/sen_v_count[0]_12[2]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.045     0.957 r  graphics/hd/srl_ramb18__15_i_3/O
                         net (fo=36, routed)          0.380     1.337    graphics_n_40
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__26/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__26/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.333     0.065    
    RAMB18_X1Y9          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.155     0.220    srl_ramb18__26
  -------------------------------------------------------------------
                         required time                         -0.220    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  1.117    

Slack (MET) :             1.124ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__15/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.186ns (20.443%)  route 0.724ns (79.557%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X39Y22         FDCE                                         r  graphics/sd/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDCE (Prop_fdce_C_Q)         0.141     0.575 r  graphics/sd/v_count_reg[8]/Q
                         net (fo=7, routed)           0.300     0.875    graphics/hd/sen_v_count[0]_12[4]
    SLICE_X40Y22         LUT3 (Prop_lut3_I2_O)        0.045     0.920 r  graphics/hd/srl_ramb18__15_i_5/O
                         net (fo=36, routed)          0.424     1.344    graphics_n_26
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.333     0.065    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[11])
                                                      0.155     0.220    srl_ramb18__15
  -------------------------------------------------------------------
                         required time                         -0.220    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  1.124    

Slack (MET) :             1.124ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            srl_ramb18__15/DIBDI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.186ns (20.443%)  route 0.724ns (79.557%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X39Y22         FDCE                                         r  graphics/sd/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDCE (Prop_fdce_C_Q)         0.141     0.575 r  graphics/sd/v_count_reg[8]/Q
                         net (fo=7, routed)           0.300     0.875    graphics/hd/sen_v_count[0]_12[4]
    SLICE_X40Y22         LUT3 (Prop_lut3_I2_O)        0.045     0.920 r  graphics/hd/srl_ramb18__15_i_5/O
                         net (fo=36, routed)          0.424     1.344    graphics_n_26
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.333     0.065    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[11])
                                                      0.155     0.220    srl_ramb18__15
  -------------------------------------------------------------------
                         required time                         -0.220    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  1.124    

Slack (MET) :             1.127ns  (arrival time - required time)
  Source:                 graphics/sd/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/FSM_sequential_nstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.253ns (30.853%)  route 0.567ns (69.147%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.747ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.440ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.559     0.440    graphics/sd/pixel_clock0
    SLICE_X38Y36         FDRE                                         r  graphics/sd/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDRE (Prop_fdre_C_Q)         0.164     0.604 f  graphics/sd/v_sync_reg/Q
                         net (fo=1, routed)           0.219     0.823    graphics/hd/sen_v_sync[0]_0
    SLICE_X41Y37         LUT3 (Prop_lut3_I2_O)        0.045     0.868 f  graphics/hd/v_sync_BUFG_inst_i_1/O
                         net (fo=4, routed)           0.348     1.216    snek/v_sync
    SLICE_X37Y37         LUT5 (Prop_lut5_I4_O)        0.044     1.260 r  snek/FSM_sequential_nstate[1]_i_1/O
                         net (fo=1, routed)           0.000     1.260    snek/nstate__0[1]
    SLICE_X37Y37         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.828    -0.862    snek/tile_clock
    SLICE_X37Y37         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.333     0.026    
    SLICE_X37Y37         FDRE (Hold_fdre_C_D)         0.107     0.133    snek/FSM_sequential_nstate_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.133    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  1.127    





---------------------------------------------------------------------------------------------------
From Clock:  vga_hd_vga_clock_1
  To Clock:  tile_clock_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack        6.820ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.024ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.820ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__28/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock_1 rise@40.404ns)
  Data Path Delay:        2.911ns  (logic 0.580ns (19.926%)  route 2.331ns (80.074%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 52.362 - 53.872 ) 
    Source Clock Delay      (SCD):    2.078ns = ( 42.482 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    40.129    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.253 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    40.833    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    40.929 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.553    42.482    graphics/hd/pixel_clock01_out
    SLICE_X28Y20         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDCE (Prop_fdce_C_Q)         0.456    42.938 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           0.870    43.808    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X38Y20         LUT3 (Prop_lut3_I0_O)        0.124    43.932 r  graphics/hd/srl_ramb18__15_i_13/O
                         net (fo=36, routed)          1.461    45.393    graphics_n_34
    RAMB18_X2Y13         RAMB18E1                                     r  srl_ramb18__28/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.486    52.362    tile_clock
    RAMB18_X2Y13         RAMB18E1                                     r  srl_ramb18__28/CLKBWRCLK
                         clock pessimism              0.398    52.761    
                         clock uncertainty           -0.307    52.454    
    RAMB18_X2Y13         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[15])
                                                     -0.241    52.213    srl_ramb18__28
  -------------------------------------------------------------------
                         required time                         52.213    
                         arrival time                         -45.393    
  -------------------------------------------------------------------
                         slack                                  6.820    

Slack (MET) :             6.820ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__28/DIBDI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock_1 rise@40.404ns)
  Data Path Delay:        2.911ns  (logic 0.580ns (19.926%)  route 2.331ns (80.074%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 52.362 - 53.872 ) 
    Source Clock Delay      (SCD):    2.078ns = ( 42.482 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    40.129    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.253 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    40.833    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    40.929 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.553    42.482    graphics/hd/pixel_clock01_out
    SLICE_X28Y20         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDCE (Prop_fdce_C_Q)         0.456    42.938 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           0.870    43.808    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X38Y20         LUT3 (Prop_lut3_I0_O)        0.124    43.932 r  graphics/hd/srl_ramb18__15_i_13/O
                         net (fo=36, routed)          1.461    45.393    graphics_n_34
    RAMB18_X2Y13         RAMB18E1                                     r  srl_ramb18__28/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.486    52.362    tile_clock
    RAMB18_X2Y13         RAMB18E1                                     r  srl_ramb18__28/CLKBWRCLK
                         clock pessimism              0.398    52.761    
                         clock uncertainty           -0.307    52.454    
    RAMB18_X2Y13         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[15])
                                                     -0.241    52.213    srl_ramb18__28
  -------------------------------------------------------------------
                         required time                         52.213    
                         arrival time                         -45.393    
  -------------------------------------------------------------------
                         slack                                  6.820    

Slack (MET) :             6.825ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__21/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock_1 rise@40.404ns)
  Data Path Delay:        2.922ns  (logic 0.580ns (19.849%)  route 2.342ns (80.151%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 52.372 - 53.872 ) 
    Source Clock Delay      (SCD):    2.072ns = ( 42.476 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    40.129    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.253 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    40.833    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    40.929 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.547    42.476    graphics/hd/pixel_clock01_out
    SLICE_X33Y23         FDCE                                         r  graphics/hd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDCE (Prop_fdce_C_Q)         0.456    42.932 r  graphics/hd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.638    43.570    graphics/hd/sen_v_count[1]_13[9]
    SLICE_X37Y23         LUT3 (Prop_lut3_I0_O)        0.124    43.694 r  graphics/hd/srl_ramb18__15_i_6/O
                         net (fo=36, routed)          1.704    45.398    graphics_n_27
    RAMB18_X2Y3          RAMB18E1                                     r  srl_ramb18__21/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.496    52.372    tile_clock
    RAMB18_X2Y3          RAMB18E1                                     r  srl_ramb18__21/CLKBWRCLK
                         clock pessimism              0.398    52.771    
                         clock uncertainty           -0.307    52.464    
    RAMB18_X2Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[2])
                                                     -0.241    52.223    srl_ramb18__21
  -------------------------------------------------------------------
                         required time                         52.223    
                         arrival time                         -45.398    
  -------------------------------------------------------------------
                         slack                                  6.825    

Slack (MET) :             6.825ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__21/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock_1 rise@40.404ns)
  Data Path Delay:        2.922ns  (logic 0.580ns (19.849%)  route 2.342ns (80.151%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 52.372 - 53.872 ) 
    Source Clock Delay      (SCD):    2.072ns = ( 42.476 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    40.129    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.253 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    40.833    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    40.929 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.547    42.476    graphics/hd/pixel_clock01_out
    SLICE_X33Y23         FDCE                                         r  graphics/hd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDCE (Prop_fdce_C_Q)         0.456    42.932 r  graphics/hd/v_count_reg[9]/Q
                         net (fo=5, routed)           0.638    43.570    graphics/hd/sen_v_count[1]_13[9]
    SLICE_X37Y23         LUT3 (Prop_lut3_I0_O)        0.124    43.694 r  graphics/hd/srl_ramb18__15_i_6/O
                         net (fo=36, routed)          1.704    45.398    graphics_n_27
    RAMB18_X2Y3          RAMB18E1                                     r  srl_ramb18__21/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.496    52.372    tile_clock
    RAMB18_X2Y3          RAMB18E1                                     r  srl_ramb18__21/CLKBWRCLK
                         clock pessimism              0.398    52.771    
                         clock uncertainty           -0.307    52.464    
    RAMB18_X2Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[2])
                                                     -0.241    52.223    srl_ramb18__21
  -------------------------------------------------------------------
                         required time                         52.223    
                         arrival time                         -45.398    
  -------------------------------------------------------------------
                         slack                                  6.825    

Slack (MET) :             6.847ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__21/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock_1 rise@40.404ns)
  Data Path Delay:        2.898ns  (logic 0.642ns (22.152%)  route 2.256ns (77.848%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 52.372 - 53.872 ) 
    Source Clock Delay      (SCD):    2.073ns = ( 42.477 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    40.129    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.253 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    40.833    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    40.929 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.548    42.477    graphics/hd/pixel_clock01_out
    SLICE_X30Y22         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDCE (Prop_fdce_C_Q)         0.518    42.995 r  graphics/hd/h_count_reg[9]/Q
                         net (fo=7, routed)           0.829    43.824    graphics/hd/sen_h_count[1]_15[9]
    SLICE_X40Y22         LUT3 (Prop_lut3_I0_O)        0.124    43.948 r  graphics/hd/srl_ramb18__15_i_14/O
                         net (fo=36, routed)          1.428    45.375    graphics_n_35
    RAMB18_X2Y3          RAMB18E1                                     r  srl_ramb18__21/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.496    52.372    tile_clock
    RAMB18_X2Y3          RAMB18E1                                     r  srl_ramb18__21/CLKBWRCLK
                         clock pessimism              0.398    52.771    
                         clock uncertainty           -0.307    52.464    
    RAMB18_X2Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[10])
                                                     -0.241    52.223    srl_ramb18__21
  -------------------------------------------------------------------
                         required time                         52.223    
                         arrival time                         -45.375    
  -------------------------------------------------------------------
                         slack                                  6.847    

Slack (MET) :             6.847ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__21/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock_1 rise@40.404ns)
  Data Path Delay:        2.898ns  (logic 0.642ns (22.152%)  route 2.256ns (77.848%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 52.372 - 53.872 ) 
    Source Clock Delay      (SCD):    2.073ns = ( 42.477 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    40.129    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.253 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    40.833    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    40.929 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.548    42.477    graphics/hd/pixel_clock01_out
    SLICE_X30Y22         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDCE (Prop_fdce_C_Q)         0.518    42.995 r  graphics/hd/h_count_reg[9]/Q
                         net (fo=7, routed)           0.829    43.824    graphics/hd/sen_h_count[1]_15[9]
    SLICE_X40Y22         LUT3 (Prop_lut3_I0_O)        0.124    43.948 r  graphics/hd/srl_ramb18__15_i_14/O
                         net (fo=36, routed)          1.428    45.375    graphics_n_35
    RAMB18_X2Y3          RAMB18E1                                     r  srl_ramb18__21/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.496    52.372    tile_clock
    RAMB18_X2Y3          RAMB18E1                                     r  srl_ramb18__21/CLKBWRCLK
                         clock pessimism              0.398    52.771    
                         clock uncertainty           -0.307    52.464    
    RAMB18_X2Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                     -0.241    52.223    srl_ramb18__21
  -------------------------------------------------------------------
                         required time                         52.223    
                         arrival time                         -45.375    
  -------------------------------------------------------------------
                         slack                                  6.847    

Slack (MET) :             6.853ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__28/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock_1 rise@40.404ns)
  Data Path Delay:        2.883ns  (logic 0.580ns (20.118%)  route 2.303ns (79.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 52.362 - 53.872 ) 
    Source Clock Delay      (SCD):    2.073ns = ( 42.477 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    40.129    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.253 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    40.833    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    40.929 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.548    42.477    graphics/hd/pixel_clock01_out
    SLICE_X33Y22         FDCE                                         r  graphics/hd/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDCE (Prop_fdce_C_Q)         0.456    42.933 r  graphics/hd/v_count_reg[7]/Q
                         net (fo=5, routed)           0.881    43.815    graphics/hd/sen_v_count[1]_13[7]
    SLICE_X41Y21         LUT3 (Prop_lut3_I0_O)        0.124    43.939 r  graphics/hd/srl_ramb18__15_i_4/O
                         net (fo=36, routed)          1.422    45.360    graphics_n_41
    RAMB18_X2Y13         RAMB18E1                                     r  srl_ramb18__28/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.486    52.362    tile_clock
    RAMB18_X2Y13         RAMB18E1                                     r  srl_ramb18__28/CLKBWRCLK
                         clock pessimism              0.398    52.761    
                         clock uncertainty           -0.307    52.454    
    RAMB18_X2Y13         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[8])
                                                     -0.241    52.213    srl_ramb18__28
  -------------------------------------------------------------------
                         required time                         52.213    
                         arrival time                         -45.360    
  -------------------------------------------------------------------
                         slack                                  6.853    

Slack (MET) :             6.853ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__28/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock_1 rise@40.404ns)
  Data Path Delay:        2.883ns  (logic 0.580ns (20.118%)  route 2.303ns (79.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 52.362 - 53.872 ) 
    Source Clock Delay      (SCD):    2.073ns = ( 42.477 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    40.129    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.253 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    40.833    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    40.929 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.548    42.477    graphics/hd/pixel_clock01_out
    SLICE_X33Y22         FDCE                                         r  graphics/hd/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDCE (Prop_fdce_C_Q)         0.456    42.933 r  graphics/hd/v_count_reg[7]/Q
                         net (fo=5, routed)           0.881    43.815    graphics/hd/sen_v_count[1]_13[7]
    SLICE_X41Y21         LUT3 (Prop_lut3_I0_O)        0.124    43.939 r  graphics/hd/srl_ramb18__15_i_4/O
                         net (fo=36, routed)          1.422    45.360    graphics_n_41
    RAMB18_X2Y13         RAMB18E1                                     r  srl_ramb18__28/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.486    52.362    tile_clock
    RAMB18_X2Y13         RAMB18E1                                     r  srl_ramb18__28/CLKBWRCLK
                         clock pessimism              0.398    52.761    
                         clock uncertainty           -0.307    52.454    
    RAMB18_X2Y13         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                     -0.241    52.213    srl_ramb18__28
  -------------------------------------------------------------------
                         required time                         52.213    
                         arrival time                         -45.360    
  -------------------------------------------------------------------
                         slack                                  6.853    

Slack (MET) :             6.859ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__29/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock_1 rise@40.404ns)
  Data Path Delay:        2.877ns  (logic 0.580ns (20.161%)  route 2.297ns (79.839%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 52.362 - 53.872 ) 
    Source Clock Delay      (SCD):    2.073ns = ( 42.477 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    40.129    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.253 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    40.833    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    40.929 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.548    42.477    graphics/hd/pixel_clock01_out
    SLICE_X33Y22         FDCE                                         r  graphics/hd/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDCE (Prop_fdce_C_Q)         0.456    42.933 r  graphics/hd/v_count_reg[7]/Q
                         net (fo=5, routed)           0.881    43.815    graphics/hd/sen_v_count[1]_13[7]
    SLICE_X41Y21         LUT3 (Prop_lut3_I0_O)        0.124    43.939 r  graphics/hd/srl_ramb18__15_i_4/O
                         net (fo=36, routed)          1.415    45.354    graphics_n_41
    RAMB18_X2Y12         RAMB18E1                                     r  srl_ramb18__29/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.486    52.362    tile_clock
    RAMB18_X2Y12         RAMB18E1                                     r  srl_ramb18__29/CLKBWRCLK
                         clock pessimism              0.398    52.761    
                         clock uncertainty           -0.307    52.454    
    RAMB18_X2Y12         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[4])
                                                     -0.241    52.213    srl_ramb18__29
  -------------------------------------------------------------------
                         required time                         52.213    
                         arrival time                         -45.354    
  -------------------------------------------------------------------
                         slack                                  6.859    

Slack (MET) :             6.860ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__28/DIPBDIP[1]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock_1 rise@40.404ns)
  Data Path Delay:        2.871ns  (logic 0.580ns (20.203%)  route 2.291ns (79.797%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 52.362 - 53.872 ) 
    Source Clock Delay      (SCD):    2.078ns = ( 42.482 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    40.129    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.253 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580    40.833    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    40.929 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.553    42.482    graphics/hd/pixel_clock01_out
    SLICE_X29Y20         FDCE                                         r  graphics/hd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDCE (Prop_fdce_C_Q)         0.456    42.938 r  graphics/hd/h_count_reg[4]/Q
                         net (fo=7, routed)           0.828    43.766    graphics/hd/sen_h_count[1]_15[4]
    SLICE_X38Y20         LUT3 (Prop_lut3_I0_O)        0.124    43.890 r  graphics/hd/srl_ramb18__15_i_9/O
                         net (fo=36, routed)          1.463    45.353    graphics_n_30
    RAMB18_X2Y13         RAMB18E1                                     r  srl_ramb18__28/DIPBDIP[1]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.486    52.362    tile_clock
    RAMB18_X2Y13         RAMB18E1                                     r  srl_ramb18__28/CLKBWRCLK
                         clock pessimism              0.398    52.761    
                         clock uncertainty           -0.307    52.454    
    RAMB18_X2Y13         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIPBDIP[1])
                                                     -0.241    52.213    srl_ramb18__28
  -------------------------------------------------------------------
                         required time                         52.213    
                         arrival time                         -45.353    
  -------------------------------------------------------------------
                         slack                                  6.860    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.024ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__7/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.186ns (24.109%)  route 0.586ns (75.891%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.715ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    0.451ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.554     0.451    graphics/hd/pixel_clock01_out
    SLICE_X29Y20         FDCE                                         r  graphics/hd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDCE (Prop_fdce_C_Q)         0.141     0.592 r  graphics/hd/h_count_reg[4]/Q
                         net (fo=7, routed)           0.134     0.726    graphics/hd/sen_h_count[1]_15[4]
    SLICE_X29Y20         LUT3 (Prop_lut3_I0_O)        0.045     0.771 r  graphics/hd/srl_ramb18_i_9/O
                         net (fo=36, routed)          0.452     1.223    graphics_n_46
    RAMB18_X0Y7          RAMB18E1                                     r  srl_ramb18__7/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.871    -0.818    tile_clock
    RAMB18_X0Y7          RAMB18E1                                     r  srl_ramb18__7/CLKBWRCLK
                         clock pessimism              0.555    -0.263    
                         clock uncertainty            0.307     0.044    
    RAMB18_X0Y7          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[7])
                                                      0.155     0.199    srl_ramb18__7
  -------------------------------------------------------------------
                         required time                         -0.199    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  1.024    

Slack (MET) :             1.024ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__7/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.186ns (24.109%)  route 0.586ns (75.891%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.715ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    0.451ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.554     0.451    graphics/hd/pixel_clock01_out
    SLICE_X29Y20         FDCE                                         r  graphics/hd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDCE (Prop_fdce_C_Q)         0.141     0.592 r  graphics/hd/h_count_reg[4]/Q
                         net (fo=7, routed)           0.134     0.726    graphics/hd/sen_h_count[1]_15[4]
    SLICE_X29Y20         LUT3 (Prop_lut3_I0_O)        0.045     0.771 r  graphics/hd/srl_ramb18_i_9/O
                         net (fo=36, routed)          0.452     1.223    graphics_n_46
    RAMB18_X0Y7          RAMB18E1                                     r  srl_ramb18__7/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.871    -0.818    tile_clock
    RAMB18_X0Y7          RAMB18E1                                     r  srl_ramb18__7/CLKBWRCLK
                         clock pessimism              0.555    -0.263    
                         clock uncertainty            0.307     0.044    
    RAMB18_X0Y7          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                      0.155     0.199    srl_ramb18__7
  -------------------------------------------------------------------
                         required time                         -0.199    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  1.024    

Slack (MET) :             1.041ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__15/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.186ns (23.701%)  route 0.599ns (76.299%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.450ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.553     0.450    graphics/hd/pixel_clock01_out
    SLICE_X33Y22         FDCE                                         r  graphics/hd/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDCE (Prop_fdce_C_Q)         0.141     0.591 r  graphics/hd/v_count_reg[6]/Q
                         net (fo=7, routed)           0.230     0.822    graphics/hd/sen_v_count[1]_13[6]
    SLICE_X41Y21         LUT3 (Prop_lut3_I0_O)        0.045     0.867 r  graphics/hd/srl_ramb18__15_i_3/O
                         net (fo=36, routed)          0.368     1.235    graphics_n_40
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.307     0.039    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[13])
                                                      0.155     0.194    srl_ramb18__15
  -------------------------------------------------------------------
                         required time                         -0.194    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  1.041    

Slack (MET) :             1.041ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__15/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.186ns (23.701%)  route 0.599ns (76.299%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.450ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.553     0.450    graphics/hd/pixel_clock01_out
    SLICE_X33Y22         FDCE                                         r  graphics/hd/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDCE (Prop_fdce_C_Q)         0.141     0.591 r  graphics/hd/v_count_reg[6]/Q
                         net (fo=7, routed)           0.230     0.822    graphics/hd/sen_v_count[1]_13[6]
    SLICE_X41Y21         LUT3 (Prop_lut3_I0_O)        0.045     0.867 r  graphics/hd/srl_ramb18__15_i_3/O
                         net (fo=36, routed)          0.368     1.235    graphics_n_40
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.307     0.039    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                      0.155     0.194    srl_ramb18__15
  -------------------------------------------------------------------
                         required time                         -0.194    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  1.041    

Slack (MET) :             1.047ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__4/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.186ns (23.316%)  route 0.612ns (76.684%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.712ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    0.448ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.551     0.448    graphics/hd/pixel_clock01_out
    SLICE_X33Y23         FDCE                                         r  graphics/hd/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDCE (Prop_fdce_C_Q)         0.141     0.589 r  graphics/hd/v_count_reg[8]/Q
                         net (fo=5, routed)           0.161     0.750    graphics/hd/sen_v_count[1]_13[8]
    SLICE_X34Y23         LUT3 (Prop_lut3_I0_O)        0.045     0.795 r  graphics/hd/srl_ramb18_i_5/O
                         net (fo=36, routed)          0.451     1.246    graphics_n_42
    RAMB18_X1Y7          RAMB18E1                                     r  srl_ramb18__4/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.871    -0.818    tile_clock
    RAMB18_X1Y7          RAMB18E1                                     r  srl_ramb18__4/CLKBWRCLK
                         clock pessimism              0.555    -0.263    
                         clock uncertainty            0.307     0.044    
    RAMB18_X1Y7          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[7])
                                                      0.155     0.199    srl_ramb18__4
  -------------------------------------------------------------------
                         required time                         -0.199    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  1.047    

Slack (MET) :             1.047ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__4/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.186ns (23.316%)  route 0.612ns (76.684%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.712ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    0.448ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.551     0.448    graphics/hd/pixel_clock01_out
    SLICE_X33Y23         FDCE                                         r  graphics/hd/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDCE (Prop_fdce_C_Q)         0.141     0.589 r  graphics/hd/v_count_reg[8]/Q
                         net (fo=5, routed)           0.161     0.750    graphics/hd/sen_v_count[1]_13[8]
    SLICE_X34Y23         LUT3 (Prop_lut3_I0_O)        0.045     0.795 r  graphics/hd/srl_ramb18_i_5/O
                         net (fo=36, routed)          0.451     1.246    graphics_n_42
    RAMB18_X1Y7          RAMB18E1                                     r  srl_ramb18__4/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.871    -0.818    tile_clock
    RAMB18_X1Y7          RAMB18E1                                     r  srl_ramb18__4/CLKBWRCLK
                         clock pessimism              0.555    -0.263    
                         clock uncertainty            0.307     0.044    
    RAMB18_X1Y7          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                      0.155     0.199    srl_ramb18__4
  -------------------------------------------------------------------
                         required time                         -0.199    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  1.047    

Slack (MET) :             1.050ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__15/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.186ns (23.438%)  route 0.608ns (76.562%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.450ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.553     0.450    graphics/hd/pixel_clock01_out
    SLICE_X33Y22         FDCE                                         r  graphics/hd/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDCE (Prop_fdce_C_Q)         0.141     0.591 r  graphics/hd/v_count_reg[5]/Q
                         net (fo=7, routed)           0.170     0.761    graphics/hd/sen_v_count[1]_13[5]
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.045     0.806 r  graphics/hd/srl_ramb18__15_i_2/O
                         net (fo=36, routed)          0.438     1.244    graphics_n_39
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.307     0.039    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[14])
                                                      0.155     0.194    srl_ramb18__15
  -------------------------------------------------------------------
                         required time                         -0.194    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  1.050    

Slack (MET) :             1.050ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__15/DIBDI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.186ns (23.438%)  route 0.608ns (76.562%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.450ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.553     0.450    graphics/hd/pixel_clock01_out
    SLICE_X33Y22         FDCE                                         r  graphics/hd/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDCE (Prop_fdce_C_Q)         0.141     0.591 r  graphics/hd/v_count_reg[5]/Q
                         net (fo=7, routed)           0.170     0.761    graphics/hd/sen_v_count[1]_13[5]
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.045     0.806 r  graphics/hd/srl_ramb18__15_i_2/O
                         net (fo=36, routed)          0.438     1.244    graphics_n_39
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.307     0.039    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[14])
                                                      0.155     0.194    srl_ramb18__15
  -------------------------------------------------------------------
                         required time                         -0.194    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  1.050    

Slack (MET) :             1.052ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__15/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.186ns (23.387%)  route 0.609ns (76.613%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.450ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.553     0.450    graphics/hd/pixel_clock01_out
    SLICE_X33Y22         FDCE                                         r  graphics/hd/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDCE (Prop_fdce_C_Q)         0.141     0.591 r  graphics/hd/v_count_reg[4]/Q
                         net (fo=7, routed)           0.133     0.725    graphics/hd/sen_v_count[1]_13[4]
    SLICE_X32Y22         LUT3 (Prop_lut3_I0_O)        0.045     0.770 r  graphics/hd/srl_ramb18__15_i_1/O
                         net (fo=36, routed)          0.476     1.246    graphics_n_38
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.307     0.039    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[15])
                                                      0.155     0.194    srl_ramb18__15
  -------------------------------------------------------------------
                         required time                         -0.194    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  1.052    

Slack (MET) :             1.053ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            srl_ramb18__26/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.186ns (23.349%)  route 0.611ns (76.651%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.450ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.553     0.450    graphics/hd/pixel_clock01_out
    SLICE_X33Y22         FDCE                                         r  graphics/hd/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDCE (Prop_fdce_C_Q)         0.141     0.591 r  graphics/hd/v_count_reg[6]/Q
                         net (fo=7, routed)           0.230     0.822    graphics/hd/sen_v_count[1]_13[6]
    SLICE_X41Y21         LUT3 (Prop_lut3_I0_O)        0.045     0.867 r  graphics/hd/srl_ramb18__15_i_3/O
                         net (fo=36, routed)          0.380     1.247    graphics_n_40
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__26/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__26/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.307     0.039    
    RAMB18_X1Y9          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[1])
                                                      0.155     0.194    srl_ramb18__26
  -------------------------------------------------------------------
                         required time                         -0.194    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  1.053    





---------------------------------------------------------------------------------------------------
From Clock:  vga_sd_vga_clock_1
  To Clock:  tile_clock_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack       19.006ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.063ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.006ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__39/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@107.744ns - vga_sd_vga_clock_1 rise@80.808ns)
  Data Path Delay:        4.189ns  (logic 0.642ns (15.326%)  route 3.547ns (84.674%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 106.237 - 107.744 ) 
    Source Clock Delay      (SCD):    2.071ns = ( 82.879 - 80.808 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    82.266 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    83.500    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    76.539 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    78.200    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    78.296 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    80.302    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    80.452 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    81.023    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    81.321 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.558    82.879    graphics/sd/pixel_clock0
    SLICE_X38Y15         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDCE (Prop_fdce_C_Q)         0.518    83.397 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=8, routed)           1.796    85.193    graphics/hd/Q[0]
    SLICE_X29Y20         LUT3 (Prop_lut3_I2_O)        0.124    85.317 r  graphics/hd/srl_ramb18__31_i_9/O
                         net (fo=29, routed)          1.751    87.068    h_count[4]
    RAMB18_X0Y15         RAMB18E1                                     r  srl_ramb18__39/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   109.132 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   110.294    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   103.077 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.658    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.749 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.488   106.237    tile_clock
    RAMB18_X0Y15         RAMB18E1                                     r  srl_ramb18__39/CLKBWRCLK
                         clock pessimism              0.398   106.635    
                         clock uncertainty           -0.319   106.316    
    RAMB18_X0Y15         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[7])
                                                     -0.241   106.075    srl_ramb18__39
  -------------------------------------------------------------------
                         required time                        106.075    
                         arrival time                         -87.068    
  -------------------------------------------------------------------
                         slack                                 19.006    

Slack (MET) :             19.006ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__39/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@107.744ns - vga_sd_vga_clock_1 rise@80.808ns)
  Data Path Delay:        4.189ns  (logic 0.642ns (15.326%)  route 3.547ns (84.674%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 106.237 - 107.744 ) 
    Source Clock Delay      (SCD):    2.071ns = ( 82.879 - 80.808 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    82.266 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    83.500    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    76.539 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    78.200    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    78.296 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    80.302    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    80.452 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    81.023    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    81.321 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.558    82.879    graphics/sd/pixel_clock0
    SLICE_X38Y15         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDCE (Prop_fdce_C_Q)         0.518    83.397 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=8, routed)           1.796    85.193    graphics/hd/Q[0]
    SLICE_X29Y20         LUT3 (Prop_lut3_I2_O)        0.124    85.317 r  graphics/hd/srl_ramb18__31_i_9/O
                         net (fo=29, routed)          1.751    87.068    h_count[4]
    RAMB18_X0Y15         RAMB18E1                                     r  srl_ramb18__39/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   109.132 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   110.294    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   103.077 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.658    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.749 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.488   106.237    tile_clock
    RAMB18_X0Y15         RAMB18E1                                     r  srl_ramb18__39/CLKBWRCLK
                         clock pessimism              0.398   106.635    
                         clock uncertainty           -0.319   106.316    
    RAMB18_X0Y15         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                     -0.241   106.075    srl_ramb18__39
  -------------------------------------------------------------------
                         required time                        106.075    
                         arrival time                         -87.068    
  -------------------------------------------------------------------
                         slack                                 19.006    

Slack (MET) :             19.095ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__35/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@107.744ns - vga_sd_vga_clock_1 rise@80.808ns)
  Data Path Delay:        4.104ns  (logic 0.642ns (15.643%)  route 3.462ns (84.357%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 106.241 - 107.744 ) 
    Source Clock Delay      (SCD):    2.071ns = ( 82.879 - 80.808 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    82.266 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    83.500    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    76.539 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    78.200    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    78.296 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    80.302    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    80.452 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    81.023    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    81.321 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.558    82.879    graphics/sd/pixel_clock0
    SLICE_X38Y15         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDCE (Prop_fdce_C_Q)         0.518    83.397 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=8, routed)           1.796    85.193    graphics/hd/Q[0]
    SLICE_X29Y20         LUT3 (Prop_lut3_I2_O)        0.124    85.317 r  graphics/hd/srl_ramb18__31_i_9/O
                         net (fo=29, routed)          1.666    86.983    h_count[4]
    RAMB18_X0Y16         RAMB18E1                                     r  srl_ramb18__35/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   109.132 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   110.294    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   103.077 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.658    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.749 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.492   106.241    tile_clock
    RAMB18_X0Y16         RAMB18E1                                     r  srl_ramb18__35/CLKBWRCLK
                         clock pessimism              0.398   106.639    
                         clock uncertainty           -0.319   106.320    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                     -0.241   106.079    srl_ramb18__35
  -------------------------------------------------------------------
                         required time                        106.079    
                         arrival time                         -86.983    
  -------------------------------------------------------------------
                         slack                                 19.095    

Slack (MET) :             19.121ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__35/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@107.744ns - vga_sd_vga_clock_1 rise@80.808ns)
  Data Path Delay:        4.078ns  (logic 0.642ns (15.742%)  route 3.436ns (84.258%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 106.241 - 107.744 ) 
    Source Clock Delay      (SCD):    2.071ns = ( 82.879 - 80.808 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    82.266 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    83.500    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    76.539 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    78.200    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    78.296 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    80.302    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    80.452 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    81.023    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    81.321 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.558    82.879    graphics/sd/pixel_clock0
    SLICE_X38Y15         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDCE (Prop_fdce_C_Q)         0.518    83.397 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=8, routed)           1.796    85.193    graphics/hd/Q[0]
    SLICE_X29Y20         LUT3 (Prop_lut3_I2_O)        0.124    85.317 r  graphics/hd/srl_ramb18__31_i_9/O
                         net (fo=29, routed)          1.640    86.957    h_count[4]
    RAMB18_X0Y16         RAMB18E1                                     r  srl_ramb18__35/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   109.132 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   110.294    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   103.077 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.658    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.749 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.492   106.241    tile_clock
    RAMB18_X0Y16         RAMB18E1                                     r  srl_ramb18__35/CLKBWRCLK
                         clock pessimism              0.398   106.639    
                         clock uncertainty           -0.319   106.320    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[7])
                                                     -0.241   106.079    srl_ramb18__35
  -------------------------------------------------------------------
                         required time                        106.079    
                         arrival time                         -86.957    
  -------------------------------------------------------------------
                         slack                                 19.121    

Slack (MET) :             19.169ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__33/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@107.744ns - vga_sd_vga_clock_1 rise@80.808ns)
  Data Path Delay:        4.032ns  (logic 0.642ns (15.924%)  route 3.390ns (84.076%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 106.242 - 107.744 ) 
    Source Clock Delay      (SCD):    2.071ns = ( 82.879 - 80.808 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    82.266 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    83.500    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    76.539 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    78.200    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    78.296 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    80.302    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    80.452 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    81.023    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    81.321 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.558    82.879    graphics/sd/pixel_clock0
    SLICE_X38Y15         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDCE (Prop_fdce_C_Q)         0.518    83.397 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=8, routed)           1.796    85.193    graphics/hd/Q[0]
    SLICE_X29Y20         LUT3 (Prop_lut3_I2_O)        0.124    85.317 r  graphics/hd/srl_ramb18__31_i_9/O
                         net (fo=29, routed)          1.594    86.911    h_count[4]
    RAMB18_X1Y16         RAMB18E1                                     r  srl_ramb18__33/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   109.132 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   110.294    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   103.077 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.658    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.749 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.493   106.242    tile_clock
    RAMB18_X1Y16         RAMB18E1                                     r  srl_ramb18__33/CLKBWRCLK
                         clock pessimism              0.398   106.640    
                         clock uncertainty           -0.319   106.321    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[15])
                                                     -0.241   106.080    srl_ramb18__33
  -------------------------------------------------------------------
                         required time                        106.080    
                         arrival time                         -86.911    
  -------------------------------------------------------------------
                         slack                                 19.169    

Slack (MET) :             19.173ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__36/DIPBDIP[1]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@107.744ns - vga_sd_vga_clock_1 rise@80.808ns)
  Data Path Delay:        4.024ns  (logic 0.642ns (15.956%)  route 3.382ns (84.044%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 106.238 - 107.744 ) 
    Source Clock Delay      (SCD):    2.071ns = ( 82.879 - 80.808 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    82.266 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    83.500    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    76.539 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    78.200    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    78.296 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    80.302    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    80.452 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    81.023    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    81.321 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.558    82.879    graphics/sd/pixel_clock0
    SLICE_X38Y15         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDCE (Prop_fdce_C_Q)         0.518    83.397 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=8, routed)           1.796    85.193    graphics/hd/Q[0]
    SLICE_X29Y20         LUT3 (Prop_lut3_I2_O)        0.124    85.317 r  graphics/hd/srl_ramb18__31_i_9/O
                         net (fo=29, routed)          1.585    86.903    h_count[4]
    RAMB18_X1Y15         RAMB18E1                                     r  srl_ramb18__36/DIPBDIP[1]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   109.132 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   110.294    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   103.077 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.658    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.749 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.489   106.238    tile_clock
    RAMB18_X1Y15         RAMB18E1                                     r  srl_ramb18__36/CLKBWRCLK
                         clock pessimism              0.398   106.636    
                         clock uncertainty           -0.319   106.317    
    RAMB18_X1Y15         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIPBDIP[1])
                                                     -0.241   106.076    srl_ramb18__36
  -------------------------------------------------------------------
                         required time                        106.076    
                         arrival time                         -86.903    
  -------------------------------------------------------------------
                         slack                                 19.173    

Slack (MET) :             19.175ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__33/DIBDI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@107.744ns - vga_sd_vga_clock_1 rise@80.808ns)
  Data Path Delay:        4.025ns  (logic 0.642ns (15.949%)  route 3.383ns (84.051%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 106.242 - 107.744 ) 
    Source Clock Delay      (SCD):    2.071ns = ( 82.879 - 80.808 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    82.266 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    83.500    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    76.539 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    78.200    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    78.296 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    80.302    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    80.452 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    81.023    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    81.321 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.558    82.879    graphics/sd/pixel_clock0
    SLICE_X38Y15         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDCE (Prop_fdce_C_Q)         0.518    83.397 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=8, routed)           1.796    85.193    graphics/hd/Q[0]
    SLICE_X29Y20         LUT3 (Prop_lut3_I2_O)        0.124    85.317 r  graphics/hd/srl_ramb18__31_i_9/O
                         net (fo=29, routed)          1.587    86.904    h_count[4]
    RAMB18_X1Y16         RAMB18E1                                     r  srl_ramb18__33/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   109.132 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   110.294    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   103.077 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.658    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.749 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.493   106.242    tile_clock
    RAMB18_X1Y16         RAMB18E1                                     r  srl_ramb18__33/CLKBWRCLK
                         clock pessimism              0.398   106.640    
                         clock uncertainty           -0.319   106.321    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[15])
                                                     -0.241   106.080    srl_ramb18__33
  -------------------------------------------------------------------
                         required time                        106.080    
                         arrival time                         -86.904    
  -------------------------------------------------------------------
                         slack                                 19.175    

Slack (MET) :             19.196ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__34/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@107.744ns - vga_sd_vga_clock_1 rise@80.808ns)
  Data Path Delay:        3.995ns  (logic 0.642ns (16.071%)  route 3.353ns (83.929%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 106.232 - 107.744 ) 
    Source Clock Delay      (SCD):    2.071ns = ( 82.879 - 80.808 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    82.266 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    83.500    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    76.539 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    78.200    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    78.296 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    80.302    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    80.452 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    81.023    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    81.321 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.558    82.879    graphics/sd/pixel_clock0
    SLICE_X38Y15         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDCE (Prop_fdce_C_Q)         0.518    83.397 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=8, routed)           1.796    85.193    graphics/hd/Q[0]
    SLICE_X29Y20         LUT3 (Prop_lut3_I2_O)        0.124    85.317 r  graphics/hd/srl_ramb18__31_i_9/O
                         net (fo=29, routed)          1.557    86.874    h_count[4]
    RAMB18_X0Y13         RAMB18E1                                     r  srl_ramb18__34/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   109.132 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   110.294    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   103.077 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.658    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.749 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.483   106.232    tile_clock
    RAMB18_X0Y13         RAMB18E1                                     r  srl_ramb18__34/CLKBWRCLK
                         clock pessimism              0.398   106.630    
                         clock uncertainty           -0.319   106.311    
    RAMB18_X0Y13         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[11])
                                                     -0.241   106.070    srl_ramb18__34
  -------------------------------------------------------------------
                         required time                        106.070    
                         arrival time                         -86.874    
  -------------------------------------------------------------------
                         slack                                 19.196    

Slack (MET) :             19.196ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__34/DIBDI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@107.744ns - vga_sd_vga_clock_1 rise@80.808ns)
  Data Path Delay:        3.995ns  (logic 0.642ns (16.071%)  route 3.353ns (83.929%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 106.232 - 107.744 ) 
    Source Clock Delay      (SCD):    2.071ns = ( 82.879 - 80.808 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    82.266 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    83.500    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    76.539 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    78.200    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    78.296 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    80.302    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    80.452 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    81.023    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    81.321 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.558    82.879    graphics/sd/pixel_clock0
    SLICE_X38Y15         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDCE (Prop_fdce_C_Q)         0.518    83.397 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=8, routed)           1.796    85.193    graphics/hd/Q[0]
    SLICE_X29Y20         LUT3 (Prop_lut3_I2_O)        0.124    85.317 r  graphics/hd/srl_ramb18__31_i_9/O
                         net (fo=29, routed)          1.557    86.874    h_count[4]
    RAMB18_X0Y13         RAMB18E1                                     r  srl_ramb18__34/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   109.132 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   110.294    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   103.077 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.658    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.749 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.483   106.232    tile_clock
    RAMB18_X0Y13         RAMB18E1                                     r  srl_ramb18__34/CLKBWRCLK
                         clock pessimism              0.398   106.630    
                         clock uncertainty           -0.319   106.311    
    RAMB18_X0Y13         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[11])
                                                     -0.241   106.070    srl_ramb18__34
  -------------------------------------------------------------------
                         required time                        106.070    
                         arrival time                         -86.874    
  -------------------------------------------------------------------
                         slack                                 19.196    

Slack (MET) :             19.233ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__32/DIPBDIP[1]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@107.744ns - vga_sd_vga_clock_1 rise@80.808ns)
  Data Path Delay:        3.963ns  (logic 0.642ns (16.201%)  route 3.321ns (83.799%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 106.237 - 107.744 ) 
    Source Clock Delay      (SCD):    2.071ns = ( 82.879 - 80.808 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    82.266 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    83.500    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    76.539 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    78.200    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    78.296 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    80.302    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    80.452 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    81.023    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    81.321 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.558    82.879    graphics/sd/pixel_clock0
    SLICE_X38Y15         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDCE (Prop_fdce_C_Q)         0.518    83.397 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=8, routed)           1.796    85.193    graphics/hd/Q[0]
    SLICE_X29Y20         LUT3 (Prop_lut3_I2_O)        0.124    85.317 r  graphics/hd/srl_ramb18__31_i_9/O
                         net (fo=29, routed)          1.524    86.842    h_count[4]
    RAMB18_X0Y14         RAMB18E1                                     r  srl_ramb18__32/DIPBDIP[1]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   109.132 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   110.294    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   103.077 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.658    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.749 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.488   106.237    tile_clock
    RAMB18_X0Y14         RAMB18E1                                     r  srl_ramb18__32/CLKBWRCLK
                         clock pessimism              0.398   106.635    
                         clock uncertainty           -0.319   106.316    
    RAMB18_X0Y14         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIPBDIP[1])
                                                     -0.241   106.075    srl_ramb18__32
  -------------------------------------------------------------------
                         required time                        106.075    
                         arrival time                         -86.842    
  -------------------------------------------------------------------
                         slack                                 19.233    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.063ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__15/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.186ns (22.273%)  route 0.649ns (77.727%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X39Y21         FDCE                                         r  graphics/sd/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDCE (Prop_fdce_C_Q)         0.141     0.575 r  graphics/sd/v_count_reg[7]/Q
                         net (fo=7, routed)           0.309     0.884    graphics/hd/sen_v_count[0]_12[3]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.045     0.929 r  graphics/hd/srl_ramb18__15_i_4/O
                         net (fo=36, routed)          0.340     1.269    graphics_n_41
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.319     0.051    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[12])
                                                      0.155     0.206    srl_ramb18__15
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  1.063    

Slack (MET) :             1.063ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__15/DIBDI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.186ns (22.273%)  route 0.649ns (77.727%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X39Y21         FDCE                                         r  graphics/sd/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDCE (Prop_fdce_C_Q)         0.141     0.575 r  graphics/sd/v_count_reg[7]/Q
                         net (fo=7, routed)           0.309     0.884    graphics/hd/sen_v_count[0]_12[3]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.045     0.929 r  graphics/hd/srl_ramb18__15_i_4/O
                         net (fo=36, routed)          0.340     1.269    graphics_n_41
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.319     0.051    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[12])
                                                      0.155     0.206    srl_ramb18__15
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  1.063    

Slack (MET) :             1.111ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__26/DIPADIP[0]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.186ns (21.061%)  route 0.697ns (78.939%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X39Y21         FDCE                                         r  graphics/sd/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDCE (Prop_fdce_C_Q)         0.141     0.575 r  graphics/sd/v_count_reg[7]/Q
                         net (fo=7, routed)           0.309     0.884    graphics/hd/sen_v_count[0]_12[3]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.045     0.929 r  graphics/hd/srl_ramb18__15_i_4/O
                         net (fo=36, routed)          0.388     1.317    graphics_n_41
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__26/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__26/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.319     0.051    
    RAMB18_X1Y9          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIPADIP[0])
                                                      0.155     0.206    srl_ramb18__26
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  1.111    

Slack (MET) :             1.119ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__15/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.186ns (20.876%)  route 0.705ns (79.124%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X39Y21         FDCE                                         r  graphics/sd/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDCE (Prop_fdce_C_Q)         0.141     0.575 r  graphics/sd/v_count_reg[6]/Q
                         net (fo=7, routed)           0.337     0.912    graphics/hd/sen_v_count[0]_12[2]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.045     0.957 r  graphics/hd/srl_ramb18__15_i_3/O
                         net (fo=36, routed)          0.368     1.325    graphics_n_40
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.319     0.051    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[13])
                                                      0.155     0.206    srl_ramb18__15
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  1.119    

Slack (MET) :             1.119ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__15/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.186ns (20.876%)  route 0.705ns (79.124%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X39Y21         FDCE                                         r  graphics/sd/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDCE (Prop_fdce_C_Q)         0.141     0.575 r  graphics/sd/v_count_reg[6]/Q
                         net (fo=7, routed)           0.337     0.912    graphics/hd/sen_v_count[0]_12[2]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.045     0.957 r  graphics/hd/srl_ramb18__15_i_3/O
                         net (fo=36, routed)          0.368     1.325    graphics_n_40
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.319     0.051    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                      0.155     0.206    srl_ramb18__15
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  1.119    

Slack (MET) :             1.131ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__26/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.186ns (20.603%)  route 0.717ns (79.397%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X39Y21         FDCE                                         r  graphics/sd/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDCE (Prop_fdce_C_Q)         0.141     0.575 r  graphics/sd/v_count_reg[6]/Q
                         net (fo=7, routed)           0.337     0.912    graphics/hd/sen_v_count[0]_12[2]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.045     0.957 r  graphics/hd/srl_ramb18__15_i_3/O
                         net (fo=36, routed)          0.380     1.337    graphics_n_40
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__26/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__26/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.319     0.051    
    RAMB18_X1Y9          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[1])
                                                      0.155     0.206    srl_ramb18__26
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  1.131    

Slack (MET) :             1.131ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__26/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.186ns (20.603%)  route 0.717ns (79.397%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X39Y21         FDCE                                         r  graphics/sd/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDCE (Prop_fdce_C_Q)         0.141     0.575 r  graphics/sd/v_count_reg[6]/Q
                         net (fo=7, routed)           0.337     0.912    graphics/hd/sen_v_count[0]_12[2]
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.045     0.957 r  graphics/hd/srl_ramb18__15_i_3/O
                         net (fo=36, routed)          0.380     1.337    graphics_n_40
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__26/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y9          RAMB18E1                                     r  srl_ramb18__26/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.319     0.051    
    RAMB18_X1Y9          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.155     0.206    srl_ramb18__26
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  1.131    

Slack (MET) :             1.138ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__15/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.186ns (20.443%)  route 0.724ns (79.557%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X39Y22         FDCE                                         r  graphics/sd/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDCE (Prop_fdce_C_Q)         0.141     0.575 r  graphics/sd/v_count_reg[8]/Q
                         net (fo=7, routed)           0.300     0.875    graphics/hd/sen_v_count[0]_12[4]
    SLICE_X40Y22         LUT3 (Prop_lut3_I2_O)        0.045     0.920 r  graphics/hd/srl_ramb18__15_i_5/O
                         net (fo=36, routed)          0.424     1.344    graphics_n_26
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.319     0.051    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[11])
                                                      0.155     0.206    srl_ramb18__15
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  1.138    

Slack (MET) :             1.138ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            srl_ramb18__15/DIBDI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.186ns (20.443%)  route 0.724ns (79.557%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X39Y22         FDCE                                         r  graphics/sd/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDCE (Prop_fdce_C_Q)         0.141     0.575 r  graphics/sd/v_count_reg[8]/Q
                         net (fo=7, routed)           0.300     0.875    graphics/hd/sen_v_count[0]_12[4]
    SLICE_X40Y22         LUT3 (Prop_lut3_I2_O)        0.045     0.920 r  graphics/hd/srl_ramb18__15_i_5/O
                         net (fo=36, routed)          0.424     1.344    graphics_n_26
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.866    -0.823    tile_clock
    RAMB18_X1Y8          RAMB18E1                                     r  srl_ramb18__15/CLKBWRCLK
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.319     0.051    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[11])
                                                      0.155     0.206    srl_ramb18__15
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  1.138    

Slack (MET) :             1.141ns  (arrival time - required time)
  Source:                 graphics/sd/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/FSM_sequential_nstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.253ns (30.853%)  route 0.567ns (69.147%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.747ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.440ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.559     0.440    graphics/sd/pixel_clock0
    SLICE_X38Y36         FDRE                                         r  graphics/sd/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDRE (Prop_fdre_C_Q)         0.164     0.604 f  graphics/sd/v_sync_reg/Q
                         net (fo=1, routed)           0.219     0.823    graphics/hd/sen_v_sync[0]_0
    SLICE_X41Y37         LUT3 (Prop_lut3_I2_O)        0.045     0.868 f  graphics/hd/v_sync_BUFG_inst_i_1/O
                         net (fo=4, routed)           0.348     1.216    snek/v_sync
    SLICE_X37Y37         LUT5 (Prop_lut5_I4_O)        0.044     1.260 r  snek/FSM_sequential_nstate[1]_i_1/O
                         net (fo=1, routed)           0.000     1.260    snek/nstate__0[1]
    SLICE_X37Y37         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.828    -0.862    snek/tile_clock
    SLICE_X37Y37         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.319     0.013    
    SLICE_X37Y37         FDRE (Hold_fdre_C_D)         0.107     0.120    snek/FSM_sequential_nstate_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  1.141    





---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock
  To Clock:  vga_hd_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack        6.548ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.548ns  (required time - arrival time)
  Source:                 srl_ramb18__1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        9.124ns  (logic 4.784ns (52.436%)  route 4.340ns (47.564%))
  Logic Levels:           14  (CARRY4=9 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.135ns = ( 14.603 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.601    -0.911    tile_clock
    RAMB18_X0Y6          RAMB18E1                                     r  srl_ramb18__1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[7])
                                                      2.454     1.543 r  srl_ramb18__1/DOBDO[7]
                         net (fo=1, routed)           1.016     2.559    snek/genblk1[5].part/green_out[3]_i_600_0[7]
    SLICE_X8Y16          LUT6 (Prop_lut6_I1_O)        0.124     2.683 f  snek/genblk1[5].part/green_out[3]_i_667/O
                         net (fo=1, routed)           0.968     3.651    snek/genblk1[5].part/green_out[3]_i_667_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I5_O)        0.124     3.775 f  snek/genblk1[5].part/green_out[3]_i_600/O
                         net (fo=1, routed)           0.788     4.563    snek/genblk1[4].part/v_match
    SLICE_X32Y14         LUT6 (Prop_lut6_I3_O)        0.124     4.687 r  snek/genblk1[4].part/green_out[3]_i_512/O
                         net (fo=1, routed)           0.433     5.120    snek/genblk1[3].part/green_out_reg[3]_i_345
    SLICE_X35Y14         LUT4 (Prop_lut4_I0_O)        0.124     5.244 r  snek/genblk1[3].part/green_out[3]_i_428/O
                         net (fo=1, routed)           0.000     5.244    snek/genblk1[3].part_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.794 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000     5.794    snek/green_out_reg[3]_i_345_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.908 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000     5.908    snek/green_out_reg[3]_i_264_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.022 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     6.022    snek/green_out_reg[3]_i_183_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.136 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     6.136    snek/green_out_reg[3]_i_102_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.250 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.250    snek/green_out_reg[3]_i_45_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.364 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.364    snek/green_out_reg[3]_i_16_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.478 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.478    snek/green_out_reg[3]_i_6_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.592 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.592    snek/green_out_reg[3]_i_3_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.749 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           1.134     7.883    graphics/hd/exists
    SLICE_X30Y21         LUT5 (Prop_lut5_I1_O)        0.329     8.212 r  graphics/hd/blue_out[2]_i_1/O
                         net (fo=1, routed)           0.000     8.212    graphics/hd/blue_out0[2]
    SLICE_X30Y21         FDCE                                         r  graphics/hd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    12.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    12.558 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    13.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.170 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.433    14.603    graphics/hd/pixel_clock01_out
    SLICE_X30Y21         FDCE                                         r  graphics/hd/blue_out_reg[2]/C
                         clock pessimism              0.398    15.002    
                         clock uncertainty           -0.319    14.683    
    SLICE_X30Y21         FDCE (Setup_fdce_C_D)        0.077    14.760    graphics/hd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.760    
                         arrival time                          -8.212    
  -------------------------------------------------------------------
                         slack                                  6.548    

Slack (MET) :             6.563ns  (required time - arrival time)
  Source:                 srl_ramb18__1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        9.150ns  (logic 4.810ns (52.571%)  route 4.340ns (47.429%))
  Logic Levels:           14  (CARRY4=9 LUT4=2 LUT6=3)
  Clock Path Skew:        2.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.135ns = ( 14.603 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.601    -0.911    tile_clock
    RAMB18_X0Y6          RAMB18E1                                     r  srl_ramb18__1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[7])
                                                      2.454     1.543 r  srl_ramb18__1/DOBDO[7]
                         net (fo=1, routed)           1.016     2.559    snek/genblk1[5].part/green_out[3]_i_600_0[7]
    SLICE_X8Y16          LUT6 (Prop_lut6_I1_O)        0.124     2.683 f  snek/genblk1[5].part/green_out[3]_i_667/O
                         net (fo=1, routed)           0.968     3.651    snek/genblk1[5].part/green_out[3]_i_667_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I5_O)        0.124     3.775 f  snek/genblk1[5].part/green_out[3]_i_600/O
                         net (fo=1, routed)           0.788     4.563    snek/genblk1[4].part/v_match
    SLICE_X32Y14         LUT6 (Prop_lut6_I3_O)        0.124     4.687 r  snek/genblk1[4].part/green_out[3]_i_512/O
                         net (fo=1, routed)           0.433     5.120    snek/genblk1[3].part/green_out_reg[3]_i_345
    SLICE_X35Y14         LUT4 (Prop_lut4_I0_O)        0.124     5.244 r  snek/genblk1[3].part/green_out[3]_i_428/O
                         net (fo=1, routed)           0.000     5.244    snek/genblk1[3].part_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.794 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000     5.794    snek/green_out_reg[3]_i_345_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.908 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000     5.908    snek/green_out_reg[3]_i_264_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.022 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     6.022    snek/green_out_reg[3]_i_183_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.136 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     6.136    snek/green_out_reg[3]_i_102_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.250 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.250    snek/green_out_reg[3]_i_45_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.364 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.364    snek/green_out_reg[3]_i_16_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.478 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.478    snek/green_out_reg[3]_i_6_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.592 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.592    snek/green_out_reg[3]_i_3_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.749 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           1.134     7.883    graphics/hd/exists
    SLICE_X30Y21         LUT4 (Prop_lut4_I3_O)        0.355     8.238 r  graphics/hd/green_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     8.238    graphics/hd/green_out0[3]
    SLICE_X30Y21         FDCE                                         r  graphics/hd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    12.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    12.558 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    13.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.170 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.433    14.603    graphics/hd/pixel_clock01_out
    SLICE_X30Y21         FDCE                                         r  graphics/hd/green_out_reg[3]/C
                         clock pessimism              0.398    15.002    
                         clock uncertainty           -0.319    14.683    
    SLICE_X30Y21         FDCE (Setup_fdce_C_D)        0.118    14.801    graphics/hd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                          -8.238    
  -------------------------------------------------------------------
                         slack                                  6.563    

Slack (MET) :             7.756ns  (required time - arrival time)
  Source:                 srl_ramb18__43/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        7.874ns  (logic 2.826ns (35.888%)  route 5.048ns (64.112%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        2.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.133ns = ( 14.601 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.594    -0.918    tile_clock
    RAMB18_X0Y9          RAMB18E1                                     r  srl_ramb18__43/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y9          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[5])
                                                      2.454     1.536 r  srl_ramb18__43/DOBDO[5]
                         net (fo=1, routed)           2.365     3.901    food/part/DOBDO[5]
    SLICE_X28Y24         LUT6 (Prop_lut6_I1_O)        0.124     4.025 f  food/part/i_3_LOPT_REMAP/O
                         net (fo=1, routed)           1.114     5.139    food/part/i_3/O_n
    SLICE_X28Y23         LUT6 (Prop_lut6_I5_O)        0.124     5.263 r  food/part/i_0_LOPT_REMAP/O
                         net (fo=4, routed)           1.569     6.832    graphics/hd/apple_exists
    SLICE_X37Y22         LUT4 (Prop_lut4_I3_O)        0.124     6.956 r  graphics/hd/red_out[3]_i_1/O
                         net (fo=1, routed)           0.000     6.956    graphics/hd/red_out0[3]
    SLICE_X37Y22         FDCE                                         r  graphics/hd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    12.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    12.558 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    13.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.170 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.431    14.601    graphics/hd/pixel_clock01_out
    SLICE_X37Y22         FDCE                                         r  graphics/hd/red_out_reg[3]/C
                         clock pessimism              0.398    15.000    
                         clock uncertainty           -0.319    14.681    
    SLICE_X37Y22         FDCE (Setup_fdce_C_D)        0.031    14.712    graphics/hd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.712    
                         arrival time                          -6.956    
  -------------------------------------------------------------------
                         slack                                  7.756    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 srl_ramb18__43/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.378ns  (logic 0.923ns (38.817%)  route 1.455ns (61.183%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        1.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.567ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.596    -0.585    tile_clock
    RAMB18_X0Y9          RAMB18E1                                     r  srl_ramb18__43/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y9          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      0.585     0.000 r  srl_ramb18__43/DOADO[6]
                         net (fo=1, routed)           0.721     0.721    snek/genblk1[99].part/green_out[3]_i_12_0[6]
    SLICE_X35Y24         LUT6 (Prop_lut6_I3_O)        0.045     0.766 r  snek/genblk1[99].part/i_5_LOPT_REMAP/O
                         net (fo=1, routed)           0.308     1.074    snek/genblk1[99].part/i_5/O_n
    SLICE_X35Y22         LUT6 (Prop_lut6_I0_O)        0.045     1.119 r  snek/genblk1[99].part/i_0_LOPT_REMAP/O
                         net (fo=1, routed)           0.000     1.119    snek/genblk1[99].part_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     1.254 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.426     1.680    graphics/hd/exists
    SLICE_X30Y21         LUT4 (Prop_lut4_I3_O)        0.113     1.793 r  graphics/hd/green_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.793    graphics/hd/green_out0[3]
    SLICE_X30Y21         FDCE                                         r  graphics/hd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.820     0.567    graphics/hd/pixel_clock01_out
    SLICE_X30Y21         FDCE                                         r  graphics/hd/green_out_reg[3]/C
                         clock pessimism              0.555     1.122    
                         clock uncertainty            0.319     1.441    
    SLICE_X30Y21         FDCE (Hold_fdce_C_D)         0.131     1.572    graphics/hd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 srl_ramb18__43/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 0.924ns (38.843%)  route 1.455ns (61.157%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.567ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.596    -0.585    tile_clock
    RAMB18_X0Y9          RAMB18E1                                     r  srl_ramb18__43/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y9          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      0.585     0.000 r  srl_ramb18__43/DOADO[6]
                         net (fo=1, routed)           0.721     0.721    snek/genblk1[99].part/green_out[3]_i_12_0[6]
    SLICE_X35Y24         LUT6 (Prop_lut6_I3_O)        0.045     0.766 r  snek/genblk1[99].part/i_5_LOPT_REMAP/O
                         net (fo=1, routed)           0.308     1.074    snek/genblk1[99].part/i_5/O_n
    SLICE_X35Y22         LUT6 (Prop_lut6_I0_O)        0.045     1.119 r  snek/genblk1[99].part/i_0_LOPT_REMAP/O
                         net (fo=1, routed)           0.000     1.119    snek/genblk1[99].part_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     1.254 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.426     1.680    graphics/hd/exists
    SLICE_X30Y21         LUT5 (Prop_lut5_I1_O)        0.114     1.794 r  graphics/hd/blue_out[2]_i_1/O
                         net (fo=1, routed)           0.000     1.794    graphics/hd/blue_out0[2]
    SLICE_X30Y21         FDCE                                         r  graphics/hd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.820     0.567    graphics/hd/pixel_clock01_out
    SLICE_X30Y21         FDCE                                         r  graphics/hd/blue_out_reg[2]/C
                         clock pessimism              0.555     1.122    
                         clock uncertainty            0.319     1.441    
    SLICE_X30Y21         FDCE (Hold_fdce_C_D)         0.120     1.561    graphics/hd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 srl_ramb18__43/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.550ns  (logic 0.675ns (26.473%)  route 1.875ns (73.527%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.706ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.566ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.596    -0.585    tile_clock
    RAMB18_X0Y9          RAMB18E1                                     r  srl_ramb18__43/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y9          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      0.585     0.000 f  srl_ramb18__43/DOBDO[0]
                         net (fo=1, routed)           1.078     1.079    food/part/DOBDO[0]
    SLICE_X28Y23         LUT6 (Prop_lut6_I4_O)        0.045     1.124 r  food/part/i_0_LOPT_REMAP/O
                         net (fo=4, routed)           0.796     1.920    graphics/hd/apple_exists
    SLICE_X37Y22         LUT4 (Prop_lut4_I3_O)        0.045     1.965 r  graphics/hd/red_out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.965    graphics/hd/red_out0[3]
    SLICE_X37Y22         FDCE                                         r  graphics/hd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.819     0.566    graphics/hd/pixel_clock01_out
    SLICE_X37Y22         FDCE                                         r  graphics/hd/red_out_reg[3]/C
                         clock pessimism              0.555     1.121    
                         clock uncertainty            0.319     1.440    
    SLICE_X37Y22         FDCE (Hold_fdce_C_D)         0.092     1.532    graphics/hd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.433    





---------------------------------------------------------------------------------------------------
From Clock:  vga_hd_vga_clock
  To Clock:  vga_hd_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack        1.177ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.177ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock rise@6.734ns)
  Data Path Delay:        5.423ns  (logic 1.932ns (35.626%)  route 3.491ns (64.374%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 14.600 - 13.468 ) 
    Source Clock Delay      (SCD):    2.078ns = ( 8.812 - 6.734 ) 
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.192 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.425    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     2.465 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.126    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.222 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236     6.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.582 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     7.163    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.259 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.553     8.812    graphics/hd/pixel_clock01_out
    SLICE_X28Y20         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDCE (Prop_fdce_C_Q)         0.456     9.268 f  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           1.209    10.477    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X30Y21         LUT4 (Prop_lut4_I1_O)        0.124    10.601 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.729    11.329    graphics/hd/h_video_i_2__0_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.453 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.589    12.043    graphics/hd/h_sync_state1__7
    SLICE_X36Y22         LUT6 (Prop_lut6_I4_O)        0.124    12.167 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.964    13.131    graphics/hd/v_count1__11
    SLICE_X33Y21         LUT2 (Prop_lut2_I1_O)        0.124    13.255 r  graphics/hd/v_count[0]_i_8__0/O
                         net (fo=1, routed)           0.000    13.255    graphics/hd/v_count[0]_i_8__0_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.787 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    13.787    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.901 r  graphics/hd/v_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.901    graphics/hd/v_count_reg[4]_i_1__0_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.235 r  graphics/hd/v_count_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    14.235    graphics/hd/v_count_reg[8]_i_1__0_n_6
    SLICE_X33Y23         FDCE                                         r  graphics/hd/v_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    12.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    12.558 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    13.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.170 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.430    14.600    graphics/hd/pixel_clock01_out
    SLICE_X33Y23         FDCE                                         r  graphics/hd/v_count_reg[9]/C
                         clock pessimism              0.903    15.503    
                         clock uncertainty           -0.153    15.350    
    SLICE_X33Y23         FDCE (Setup_fdce_C_D)        0.062    15.412    graphics/hd/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.412    
                         arrival time                         -14.235    
  -------------------------------------------------------------------
                         slack                                  1.177    

Slack (MET) :             1.198ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock rise@6.734ns)
  Data Path Delay:        5.402ns  (logic 1.911ns (35.376%)  route 3.491ns (64.624%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 14.600 - 13.468 ) 
    Source Clock Delay      (SCD):    2.078ns = ( 8.812 - 6.734 ) 
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.192 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.425    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     2.465 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.126    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.222 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236     6.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.582 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     7.163    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.259 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.553     8.812    graphics/hd/pixel_clock01_out
    SLICE_X28Y20         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDCE (Prop_fdce_C_Q)         0.456     9.268 f  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           1.209    10.477    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X30Y21         LUT4 (Prop_lut4_I1_O)        0.124    10.601 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.729    11.329    graphics/hd/h_video_i_2__0_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.453 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.589    12.043    graphics/hd/h_sync_state1__7
    SLICE_X36Y22         LUT6 (Prop_lut6_I4_O)        0.124    12.167 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.964    13.131    graphics/hd/v_count1__11
    SLICE_X33Y21         LUT2 (Prop_lut2_I1_O)        0.124    13.255 r  graphics/hd/v_count[0]_i_8__0/O
                         net (fo=1, routed)           0.000    13.255    graphics/hd/v_count[0]_i_8__0_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.787 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    13.787    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.901 r  graphics/hd/v_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.901    graphics/hd/v_count_reg[4]_i_1__0_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.214 r  graphics/hd/v_count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    14.214    graphics/hd/v_count_reg[8]_i_1__0_n_4
    SLICE_X33Y23         FDCE                                         r  graphics/hd/v_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    12.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    12.558 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    13.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.170 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.430    14.600    graphics/hd/pixel_clock01_out
    SLICE_X33Y23         FDCE                                         r  graphics/hd/v_count_reg[11]/C
                         clock pessimism              0.903    15.503    
                         clock uncertainty           -0.153    15.350    
    SLICE_X33Y23         FDCE (Setup_fdce_C_D)        0.062    15.412    graphics/hd/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.412    
                         arrival time                         -14.214    
  -------------------------------------------------------------------
                         slack                                  1.198    

Slack (MET) :             1.272ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock rise@6.734ns)
  Data Path Delay:        5.328ns  (logic 1.837ns (34.478%)  route 3.491ns (65.522%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 14.600 - 13.468 ) 
    Source Clock Delay      (SCD):    2.078ns = ( 8.812 - 6.734 ) 
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.192 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.425    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     2.465 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.126    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.222 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236     6.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.582 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     7.163    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.259 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.553     8.812    graphics/hd/pixel_clock01_out
    SLICE_X28Y20         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDCE (Prop_fdce_C_Q)         0.456     9.268 f  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           1.209    10.477    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X30Y21         LUT4 (Prop_lut4_I1_O)        0.124    10.601 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.729    11.329    graphics/hd/h_video_i_2__0_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.453 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.589    12.043    graphics/hd/h_sync_state1__7
    SLICE_X36Y22         LUT6 (Prop_lut6_I4_O)        0.124    12.167 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.964    13.131    graphics/hd/v_count1__11
    SLICE_X33Y21         LUT2 (Prop_lut2_I1_O)        0.124    13.255 r  graphics/hd/v_count[0]_i_8__0/O
                         net (fo=1, routed)           0.000    13.255    graphics/hd/v_count[0]_i_8__0_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.787 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    13.787    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.901 r  graphics/hd/v_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.901    graphics/hd/v_count_reg[4]_i_1__0_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.140 r  graphics/hd/v_count_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    14.140    graphics/hd/v_count_reg[8]_i_1__0_n_5
    SLICE_X33Y23         FDCE                                         r  graphics/hd/v_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    12.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    12.558 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    13.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.170 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.430    14.600    graphics/hd/pixel_clock01_out
    SLICE_X33Y23         FDCE                                         r  graphics/hd/v_count_reg[10]/C
                         clock pessimism              0.903    15.503    
                         clock uncertainty           -0.153    15.350    
    SLICE_X33Y23         FDCE (Setup_fdce_C_D)        0.062    15.412    graphics/hd/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.412    
                         arrival time                         -14.140    
  -------------------------------------------------------------------
                         slack                                  1.272    

Slack (MET) :             1.288ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock rise@6.734ns)
  Data Path Delay:        5.312ns  (logic 1.821ns (34.281%)  route 3.491ns (65.719%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 14.600 - 13.468 ) 
    Source Clock Delay      (SCD):    2.078ns = ( 8.812 - 6.734 ) 
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.192 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.425    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     2.465 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.126    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.222 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236     6.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.582 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     7.163    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.259 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.553     8.812    graphics/hd/pixel_clock01_out
    SLICE_X28Y20         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDCE (Prop_fdce_C_Q)         0.456     9.268 f  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           1.209    10.477    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X30Y21         LUT4 (Prop_lut4_I1_O)        0.124    10.601 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.729    11.329    graphics/hd/h_video_i_2__0_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.453 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.589    12.043    graphics/hd/h_sync_state1__7
    SLICE_X36Y22         LUT6 (Prop_lut6_I4_O)        0.124    12.167 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.964    13.131    graphics/hd/v_count1__11
    SLICE_X33Y21         LUT2 (Prop_lut2_I1_O)        0.124    13.255 r  graphics/hd/v_count[0]_i_8__0/O
                         net (fo=1, routed)           0.000    13.255    graphics/hd/v_count[0]_i_8__0_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.787 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    13.787    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.901 r  graphics/hd/v_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.901    graphics/hd/v_count_reg[4]_i_1__0_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.124 r  graphics/hd/v_count_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    14.124    graphics/hd/v_count_reg[8]_i_1__0_n_7
    SLICE_X33Y23         FDCE                                         r  graphics/hd/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    12.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    12.558 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    13.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.170 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.430    14.600    graphics/hd/pixel_clock01_out
    SLICE_X33Y23         FDCE                                         r  graphics/hd/v_count_reg[8]/C
                         clock pessimism              0.903    15.503    
                         clock uncertainty           -0.153    15.350    
    SLICE_X33Y23         FDCE (Setup_fdce_C_D)        0.062    15.412    graphics/hd/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.412    
                         arrival time                         -14.124    
  -------------------------------------------------------------------
                         slack                                  1.288    

Slack (MET) :             1.292ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock rise@6.734ns)
  Data Path Delay:        5.309ns  (logic 1.818ns (34.244%)  route 3.491ns (65.756%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.133ns = ( 14.601 - 13.468 ) 
    Source Clock Delay      (SCD):    2.078ns = ( 8.812 - 6.734 ) 
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.192 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.425    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     2.465 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.126    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.222 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236     6.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.582 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     7.163    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.259 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.553     8.812    graphics/hd/pixel_clock01_out
    SLICE_X28Y20         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDCE (Prop_fdce_C_Q)         0.456     9.268 f  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           1.209    10.477    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X30Y21         LUT4 (Prop_lut4_I1_O)        0.124    10.601 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.729    11.329    graphics/hd/h_video_i_2__0_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.453 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.589    12.043    graphics/hd/h_sync_state1__7
    SLICE_X36Y22         LUT6 (Prop_lut6_I4_O)        0.124    12.167 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.964    13.131    graphics/hd/v_count1__11
    SLICE_X33Y21         LUT2 (Prop_lut2_I1_O)        0.124    13.255 r  graphics/hd/v_count[0]_i_8__0/O
                         net (fo=1, routed)           0.000    13.255    graphics/hd/v_count[0]_i_8__0_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.787 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    13.787    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.121 r  graphics/hd/v_count_reg[4]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    14.121    graphics/hd/v_count_reg[4]_i_1__0_n_6
    SLICE_X33Y22         FDCE                                         r  graphics/hd/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    12.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    12.558 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    13.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.170 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.431    14.601    graphics/hd/pixel_clock01_out
    SLICE_X33Y22         FDCE                                         r  graphics/hd/v_count_reg[5]/C
                         clock pessimism              0.903    15.504    
                         clock uncertainty           -0.153    15.351    
    SLICE_X33Y22         FDCE (Setup_fdce_C_D)        0.062    15.413    graphics/hd/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.413    
                         arrival time                         -14.121    
  -------------------------------------------------------------------
                         slack                                  1.292    

Slack (MET) :             1.313ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock rise@6.734ns)
  Data Path Delay:        5.288ns  (logic 1.797ns (33.983%)  route 3.491ns (66.017%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.133ns = ( 14.601 - 13.468 ) 
    Source Clock Delay      (SCD):    2.078ns = ( 8.812 - 6.734 ) 
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.192 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.425    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     2.465 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.126    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.222 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236     6.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.582 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     7.163    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.259 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.553     8.812    graphics/hd/pixel_clock01_out
    SLICE_X28Y20         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDCE (Prop_fdce_C_Q)         0.456     9.268 f  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           1.209    10.477    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X30Y21         LUT4 (Prop_lut4_I1_O)        0.124    10.601 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.729    11.329    graphics/hd/h_video_i_2__0_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.453 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.589    12.043    graphics/hd/h_sync_state1__7
    SLICE_X36Y22         LUT6 (Prop_lut6_I4_O)        0.124    12.167 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.964    13.131    graphics/hd/v_count1__11
    SLICE_X33Y21         LUT2 (Prop_lut2_I1_O)        0.124    13.255 r  graphics/hd/v_count[0]_i_8__0/O
                         net (fo=1, routed)           0.000    13.255    graphics/hd/v_count[0]_i_8__0_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.787 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    13.787    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.100 r  graphics/hd/v_count_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    14.100    graphics/hd/v_count_reg[4]_i_1__0_n_4
    SLICE_X33Y22         FDCE                                         r  graphics/hd/v_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    12.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    12.558 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    13.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.170 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.431    14.601    graphics/hd/pixel_clock01_out
    SLICE_X33Y22         FDCE                                         r  graphics/hd/v_count_reg[7]/C
                         clock pessimism              0.903    15.504    
                         clock uncertainty           -0.153    15.351    
    SLICE_X33Y22         FDCE (Setup_fdce_C_D)        0.062    15.413    graphics/hd/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.413    
                         arrival time                         -14.100    
  -------------------------------------------------------------------
                         slack                                  1.313    

Slack (MET) :             1.387ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock rise@6.734ns)
  Data Path Delay:        5.214ns  (logic 1.723ns (33.046%)  route 3.491ns (66.954%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.133ns = ( 14.601 - 13.468 ) 
    Source Clock Delay      (SCD):    2.078ns = ( 8.812 - 6.734 ) 
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.192 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.425    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     2.465 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.126    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.222 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236     6.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.582 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     7.163    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.259 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.553     8.812    graphics/hd/pixel_clock01_out
    SLICE_X28Y20         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDCE (Prop_fdce_C_Q)         0.456     9.268 f  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           1.209    10.477    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X30Y21         LUT4 (Prop_lut4_I1_O)        0.124    10.601 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.729    11.329    graphics/hd/h_video_i_2__0_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.453 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.589    12.043    graphics/hd/h_sync_state1__7
    SLICE_X36Y22         LUT6 (Prop_lut6_I4_O)        0.124    12.167 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.964    13.131    graphics/hd/v_count1__11
    SLICE_X33Y21         LUT2 (Prop_lut2_I1_O)        0.124    13.255 r  graphics/hd/v_count[0]_i_8__0/O
                         net (fo=1, routed)           0.000    13.255    graphics/hd/v_count[0]_i_8__0_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.787 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    13.787    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.026 r  graphics/hd/v_count_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    14.026    graphics/hd/v_count_reg[4]_i_1__0_n_5
    SLICE_X33Y22         FDCE                                         r  graphics/hd/v_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    12.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    12.558 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    13.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.170 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.431    14.601    graphics/hd/pixel_clock01_out
    SLICE_X33Y22         FDCE                                         r  graphics/hd/v_count_reg[6]/C
                         clock pessimism              0.903    15.504    
                         clock uncertainty           -0.153    15.351    
    SLICE_X33Y22         FDCE (Setup_fdce_C_D)        0.062    15.413    graphics/hd/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.413    
                         arrival time                         -14.026    
  -------------------------------------------------------------------
                         slack                                  1.387    

Slack (MET) :             1.403ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock rise@6.734ns)
  Data Path Delay:        5.198ns  (logic 1.707ns (32.840%)  route 3.491ns (67.161%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.133ns = ( 14.601 - 13.468 ) 
    Source Clock Delay      (SCD):    2.078ns = ( 8.812 - 6.734 ) 
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.192 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.425    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     2.465 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.126    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.222 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236     6.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.582 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     7.163    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.259 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.553     8.812    graphics/hd/pixel_clock01_out
    SLICE_X28Y20         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDCE (Prop_fdce_C_Q)         0.456     9.268 f  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           1.209    10.477    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X30Y21         LUT4 (Prop_lut4_I1_O)        0.124    10.601 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.729    11.329    graphics/hd/h_video_i_2__0_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.453 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.589    12.043    graphics/hd/h_sync_state1__7
    SLICE_X36Y22         LUT6 (Prop_lut6_I4_O)        0.124    12.167 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.964    13.131    graphics/hd/v_count1__11
    SLICE_X33Y21         LUT2 (Prop_lut2_I1_O)        0.124    13.255 r  graphics/hd/v_count[0]_i_8__0/O
                         net (fo=1, routed)           0.000    13.255    graphics/hd/v_count[0]_i_8__0_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.787 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    13.787    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.010 r  graphics/hd/v_count_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    14.010    graphics/hd/v_count_reg[4]_i_1__0_n_7
    SLICE_X33Y22         FDCE                                         r  graphics/hd/v_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    12.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    12.558 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    13.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.170 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.431    14.601    graphics/hd/pixel_clock01_out
    SLICE_X33Y22         FDCE                                         r  graphics/hd/v_count_reg[4]/C
                         clock pessimism              0.903    15.504    
                         clock uncertainty           -0.153    15.351    
    SLICE_X33Y22         FDCE (Setup_fdce_C_D)        0.062    15.413    graphics/hd/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.413    
                         arrival time                         -14.010    
  -------------------------------------------------------------------
                         slack                                  1.403    

Slack (MET) :             1.554ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock rise@6.734ns)
  Data Path Delay:        5.049ns  (logic 1.558ns (30.858%)  route 3.491ns (69.142%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.135ns = ( 14.603 - 13.468 ) 
    Source Clock Delay      (SCD):    2.078ns = ( 8.812 - 6.734 ) 
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.192 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.425    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     2.465 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.126    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.222 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236     6.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.582 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     7.163    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.259 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.553     8.812    graphics/hd/pixel_clock01_out
    SLICE_X28Y20         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDCE (Prop_fdce_C_Q)         0.456     9.268 f  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           1.209    10.477    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X30Y21         LUT4 (Prop_lut4_I1_O)        0.124    10.601 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.729    11.329    graphics/hd/h_video_i_2__0_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.453 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.589    12.043    graphics/hd/h_sync_state1__7
    SLICE_X36Y22         LUT6 (Prop_lut6_I4_O)        0.124    12.167 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.964    13.131    graphics/hd/v_count1__11
    SLICE_X33Y21         LUT2 (Prop_lut2_I1_O)        0.124    13.255 r  graphics/hd/v_count[0]_i_8__0/O
                         net (fo=1, routed)           0.000    13.255    graphics/hd/v_count[0]_i_8__0_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    13.861 r  graphics/hd/v_count_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000    13.861    graphics/hd/v_count_reg[0]_i_2__0_n_4
    SLICE_X33Y21         FDCE                                         r  graphics/hd/v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    12.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    12.558 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    13.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.170 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.433    14.603    graphics/hd/pixel_clock01_out
    SLICE_X33Y21         FDCE                                         r  graphics/hd/v_count_reg[3]/C
                         clock pessimism              0.903    15.506    
                         clock uncertainty           -0.153    15.353    
    SLICE_X33Y21         FDCE (Setup_fdce_C_D)        0.062    15.415    graphics/hd/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.415    
                         arrival time                         -13.861    
  -------------------------------------------------------------------
                         slack                                  1.554    

Slack (MET) :             1.613ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock rise@6.734ns)
  Data Path Delay:        4.990ns  (logic 1.499ns (30.040%)  route 3.491ns (69.960%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.135ns = ( 14.603 - 13.468 ) 
    Source Clock Delay      (SCD):    2.078ns = ( 8.812 - 6.734 ) 
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.192 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.425    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     2.465 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.126    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.222 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236     6.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.582 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     7.163    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.259 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.553     8.812    graphics/hd/pixel_clock01_out
    SLICE_X28Y20         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDCE (Prop_fdce_C_Q)         0.456     9.268 f  graphics/hd/h_count_reg[8]/Q
                         net (fo=7, routed)           1.209    10.477    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X30Y21         LUT4 (Prop_lut4_I1_O)        0.124    10.601 r  graphics/hd/h_video_i_2__0/O
                         net (fo=3, routed)           0.729    11.329    graphics/hd/h_video_i_2__0_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.453 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.589    12.043    graphics/hd/h_sync_state1__7
    SLICE_X36Y22         LUT6 (Prop_lut6_I4_O)        0.124    12.167 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=14, routed)          0.964    13.131    graphics/hd/v_count1__11
    SLICE_X33Y21         LUT2 (Prop_lut2_I1_O)        0.124    13.255 r  graphics/hd/v_count[0]_i_8__0/O
                         net (fo=1, routed)           0.000    13.255    graphics/hd/v_count[0]_i_8__0_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.802 r  graphics/hd/v_count_reg[0]_i_2__0/O[2]
                         net (fo=1, routed)           0.000    13.802    graphics/hd/v_count_reg[0]_i_2__0_n_5
    SLICE_X33Y21         FDCE                                         r  graphics/hd/v_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    12.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    12.558 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    13.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.170 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.433    14.603    graphics/hd/pixel_clock01_out
    SLICE_X33Y21         FDCE                                         r  graphics/hd/v_count_reg[2]/C
                         clock pessimism              0.903    15.506    
                         clock uncertainty           -0.153    15.353    
    SLICE_X33Y21         FDCE (Setup_fdce_C_D)        0.062    15.415    graphics/hd/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.415    
                         arrival time                         -13.802    
  -------------------------------------------------------------------
                         slack                                  1.613    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 graphics/hd/h_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.798%)  route 0.101ns (35.202%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.566ns
    Source Clock Delay      (SCD):    0.450ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.553     0.450    graphics/hd/pixel_clock01_out
    SLICE_X36Y22         FDRE                                         r  graphics/hd/h_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDRE (Prop_fdre_C_Q)         0.141     0.591 r  graphics/hd/h_video_reg/Q
                         net (fo=3, routed)           0.101     0.692    graphics/hd/h_video
    SLICE_X37Y22         LUT4 (Prop_lut4_I1_O)        0.045     0.737 r  graphics/hd/red_out[3]_i_1/O
                         net (fo=1, routed)           0.000     0.737    graphics/hd/red_out0[3]
    SLICE_X37Y22         FDCE                                         r  graphics/hd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.819     0.566    graphics/hd/pixel_clock01_out
    SLICE_X37Y22         FDCE                                         r  graphics/hd/red_out_reg[3]/C
                         clock pessimism             -0.103     0.463    
                         clock uncertainty            0.153     0.617    
    SLICE_X37Y22         FDCE (Hold_fdce_C_D)         0.092     0.709    graphics/hd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.709    
                         arrival time                           0.737    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 food/rng/value_reg[16]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[15]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.575%)  route 0.122ns (46.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.560    -0.621    food/rng/value_reg[19]_0
    SLICE_X28Y37         FDPE                                         r  food/rng/value_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y37         FDPE (Prop_fdpe_C_Q)         0.141    -0.480 r  food/rng/value_reg[16]/Q
                         net (fo=1, routed)           0.122    -0.358    food/rng/value_reg_n_0_[16]
    SLICE_X28Y37         FDPE                                         r  food/rng/value_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.829    -0.861    food/rng/value_reg[19]_0
    SLICE_X28Y37         FDPE                                         r  food/rng/value_reg[15]/C
                         clock pessimism              0.239    -0.621    
                         clock uncertainty            0.153    -0.468    
    SLICE_X28Y37         FDPE (Hold_fdpe_C_D)         0.047    -0.421    food/rng/value_reg[15]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 food/rng/value_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.128ns (50.360%)  route 0.126ns (49.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.559    -0.622    food/rng/value_reg[19]_0
    SLICE_X28Y35         FDPE                                         r  food/rng/value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y35         FDPE (Prop_fdpe_C_Q)         0.128    -0.494 r  food/rng/value_reg[7]/Q
                         net (fo=2, routed)           0.126    -0.368    food/rng/Q[7]
    SLICE_X28Y35         FDPE                                         r  food/rng/value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.828    -0.862    food/rng/value_reg[19]_0
    SLICE_X28Y35         FDPE                                         r  food/rng/value_reg[6]/C
                         clock pessimism              0.239    -0.622    
                         clock uncertainty            0.153    -0.469    
    SLICE_X28Y35         FDPE (Hold_fdpe_C_D)         0.022    -0.447    food/rng/value_reg[6]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 food/rng/value_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[12]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.513%)  route 0.181ns (52.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.560    -0.621    food/rng/value_reg[19]_0
    SLICE_X30Y37         FDPE                                         r  food/rng/value_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDPE (Prop_fdpe_C_Q)         0.164    -0.457 r  food/rng/value_reg[13]/Q
                         net (fo=2, routed)           0.181    -0.276    food/rng/Q[13]
    SLICE_X30Y35         FDPE                                         r  food/rng/value_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.827    -0.863    food/rng/value_reg[19]_0
    SLICE_X30Y35         FDPE                                         r  food/rng/value_reg[12]/C
                         clock pessimism              0.255    -0.607    
                         clock uncertainty            0.153    -0.454    
    SLICE_X30Y35         FDPE (Hold_fdpe_C_D)         0.063    -0.391    food/rng/value_reg[12]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_sync_state_reg/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.186ns (29.711%)  route 0.440ns (70.289%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.567ns
    Source Clock Delay      (SCD):    0.448ns
    Clock Pessimism Removal (CPR):    -0.145ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.551     0.448    graphics/hd/pixel_clock01_out
    SLICE_X33Y23         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDCE (Prop_fdce_C_Q)         0.141     0.589 f  graphics/hd/v_count_reg[11]/Q
                         net (fo=7, routed)           0.440     1.029    graphics/hd/sen_v_count[1]_13[11]
    SLICE_X36Y21         LUT4 (Prop_lut4_I1_O)        0.045     1.074 r  graphics/hd/i_0_LOPT_REMAP/O
                         net (fo=1, routed)           0.000     1.074    graphics/hd/v_sync_state0
    SLICE_X36Y21         FDCE                                         r  graphics/hd/v_sync_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.820     0.567    graphics/hd/pixel_clock01_out
    SLICE_X36Y21         FDCE                                         r  graphics/hd/v_sync_state_reg/C
                         clock pessimism              0.145     0.712    
                         clock uncertainty            0.153     0.866    
    SLICE_X36Y21         FDCE (Hold_fdce_C_D)         0.092     0.958    graphics/hd/v_sync_state_reg
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           1.074    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 food/rng/value_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.398%)  route 0.232ns (58.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.559    -0.622    food/rng/value_reg[19]_0
    SLICE_X30Y35         FDPE                                         r  food/rng/value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y35         FDPE (Prop_fdpe_C_Q)         0.164    -0.458 r  food/rng/value_reg[10]/Q
                         net (fo=2, routed)           0.232    -0.226    food/rng/Q[10]
    SLICE_X28Y35         FDPE                                         r  food/rng/value_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.828    -0.862    food/rng/value_reg[19]_0
    SLICE_X28Y35         FDPE                                         r  food/rng/value_reg[9]/C
                         clock pessimism              0.274    -0.587    
                         clock uncertainty            0.153    -0.434    
    SLICE_X28Y35         FDPE (Hold_fdpe_C_D)         0.078    -0.356    food/rng/value_reg[9]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 food/rng/value_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.580%)  route 0.234ns (62.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.559    -0.622    food/rng/value_reg[19]_0
    SLICE_X28Y35         FDPE                                         r  food/rng/value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y35         FDPE (Prop_fdpe_C_Q)         0.141    -0.481 r  food/rng/value_reg[2]/Q
                         net (fo=2, routed)           0.234    -0.247    food/rng/Q[2]
    SLICE_X28Y37         FDPE                                         r  food/rng/value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.829    -0.861    food/rng/value_reg[19]_0
    SLICE_X28Y37         FDPE                                         r  food/rng/value_reg[1]/C
                         clock pessimism              0.254    -0.606    
                         clock uncertainty            0.153    -0.453    
    SLICE_X28Y37         FDPE (Hold_fdpe_C_D)         0.076    -0.377    food/rng/value_reg[1]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/h_sync_state_reg/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.186ns (29.056%)  route 0.454ns (70.944%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.567ns
    Source Clock Delay      (SCD):    0.450ns
    Clock Pessimism Removal (CPR):    -0.145ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.340 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.212    -0.128    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.102 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.553     0.450    graphics/hd/pixel_clock01_out
    SLICE_X28Y22         FDCE                                         r  graphics/hd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y22         FDCE (Prop_fdce_C_Q)         0.141     0.591 f  graphics/hd/h_count_reg[11]/Q
                         net (fo=9, routed)           0.454     1.045    graphics/hd/sen_h_count[1]_15[11]
    SLICE_X36Y21         LUT6 (Prop_lut6_I4_O)        0.045     1.090 r  graphics/hd/h_sync_state_i_1__0/O
                         net (fo=1, routed)           0.000     1.090    graphics/hd/h_sync_state0
    SLICE_X36Y21         FDCE                                         r  graphics/hd/h_sync_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.820     0.567    graphics/hd/pixel_clock01_out
    SLICE_X36Y21         FDCE                                         r  graphics/hd/h_sync_state_reg/C
                         clock pessimism              0.145     0.712    
                         clock uncertainty            0.153     0.866    
    SLICE_X36Y21         FDCE (Hold_fdce_C_D)         0.091     0.957    graphics/hd/h_sync_state_reg
  -------------------------------------------------------------------
                         required time                         -0.957    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 food/rng/value_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.102%)  route 0.194ns (57.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.559    -0.622    food/rng/value_reg[19]_0
    SLICE_X28Y35         FDPE                                         r  food/rng/value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y35         FDPE (Prop_fdpe_C_Q)         0.141    -0.481 r  food/rng/value_reg[5]/Q
                         net (fo=2, routed)           0.194    -0.287    food/rng/Q[5]
    SLICE_X28Y35         FDPE                                         r  food/rng/value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.828    -0.862    food/rng/value_reg[19]_0
    SLICE_X28Y35         FDPE                                         r  food/rng/value_reg[4]/C
                         clock pessimism              0.239    -0.622    
                         clock uncertainty            0.153    -0.469    
    SLICE_X28Y35         FDPE (Hold_fdpe_C_D)         0.047    -0.422    food/rng/value_reg[4]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 food/rng/value_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.128ns (40.881%)  route 0.185ns (59.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.559    -0.622    food/rng/value_reg[19]_0
    SLICE_X28Y35         FDPE                                         r  food/rng/value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y35         FDPE (Prop_fdpe_C_Q)         0.128    -0.494 r  food/rng/value_reg[9]/Q
                         net (fo=2, routed)           0.185    -0.309    food/rng/Q[9]
    SLICE_X28Y35         FDPE                                         r  food/rng/value_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.828    -0.862    food/rng/value_reg[19]_0
    SLICE_X28Y35         FDPE                                         r  food/rng/value_reg[8]/C
                         clock pessimism              0.239    -0.622    
                         clock uncertainty            0.153    -0.469    
    SLICE_X28Y35         FDPE (Hold_fdpe_C_D)         0.023    -0.446    food/rng/value_reg[8]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.137    





---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock_1
  To Clock:  vga_hd_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack        6.559ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.233ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.559ns  (required time - arrival time)
  Source:                 srl_ramb18__1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        9.124ns  (logic 4.784ns (52.436%)  route 4.340ns (47.564%))
  Logic Levels:           14  (CARRY4=9 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.135ns = ( 14.603 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.601    -0.911    tile_clock
    RAMB18_X0Y6          RAMB18E1                                     r  srl_ramb18__1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[7])
                                                      2.454     1.543 r  srl_ramb18__1/DOBDO[7]
                         net (fo=1, routed)           1.016     2.559    snek/genblk1[5].part/green_out[3]_i_600_0[7]
    SLICE_X8Y16          LUT6 (Prop_lut6_I1_O)        0.124     2.683 f  snek/genblk1[5].part/green_out[3]_i_667/O
                         net (fo=1, routed)           0.968     3.651    snek/genblk1[5].part/green_out[3]_i_667_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I5_O)        0.124     3.775 f  snek/genblk1[5].part/green_out[3]_i_600/O
                         net (fo=1, routed)           0.788     4.563    snek/genblk1[4].part/v_match
    SLICE_X32Y14         LUT6 (Prop_lut6_I3_O)        0.124     4.687 r  snek/genblk1[4].part/green_out[3]_i_512/O
                         net (fo=1, routed)           0.433     5.120    snek/genblk1[3].part/green_out_reg[3]_i_345
    SLICE_X35Y14         LUT4 (Prop_lut4_I0_O)        0.124     5.244 r  snek/genblk1[3].part/green_out[3]_i_428/O
                         net (fo=1, routed)           0.000     5.244    snek/genblk1[3].part_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.794 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000     5.794    snek/green_out_reg[3]_i_345_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.908 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000     5.908    snek/green_out_reg[3]_i_264_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.022 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     6.022    snek/green_out_reg[3]_i_183_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.136 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     6.136    snek/green_out_reg[3]_i_102_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.250 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.250    snek/green_out_reg[3]_i_45_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.364 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.364    snek/green_out_reg[3]_i_16_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.478 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.478    snek/green_out_reg[3]_i_6_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.592 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.592    snek/green_out_reg[3]_i_3_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.749 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           1.134     7.883    graphics/hd/exists
    SLICE_X30Y21         LUT5 (Prop_lut5_I1_O)        0.329     8.212 r  graphics/hd/blue_out[2]_i_1/O
                         net (fo=1, routed)           0.000     8.212    graphics/hd/blue_out0[2]
    SLICE_X30Y21         FDCE                                         r  graphics/hd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    12.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    12.558 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    13.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.170 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.433    14.603    graphics/hd/pixel_clock01_out
    SLICE_X30Y21         FDCE                                         r  graphics/hd/blue_out_reg[2]/C
                         clock pessimism              0.398    15.002    
                         clock uncertainty           -0.307    14.695    
    SLICE_X30Y21         FDCE (Setup_fdce_C_D)        0.077    14.772    graphics/hd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.772    
                         arrival time                          -8.212    
  -------------------------------------------------------------------
                         slack                                  6.559    

Slack (MET) :             6.574ns  (required time - arrival time)
  Source:                 srl_ramb18__1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        9.150ns  (logic 4.810ns (52.571%)  route 4.340ns (47.429%))
  Logic Levels:           14  (CARRY4=9 LUT4=2 LUT6=3)
  Clock Path Skew:        2.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.135ns = ( 14.603 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.601    -0.911    tile_clock
    RAMB18_X0Y6          RAMB18E1                                     r  srl_ramb18__1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[7])
                                                      2.454     1.543 r  srl_ramb18__1/DOBDO[7]
                         net (fo=1, routed)           1.016     2.559    snek/genblk1[5].part/green_out[3]_i_600_0[7]
    SLICE_X8Y16          LUT6 (Prop_lut6_I1_O)        0.124     2.683 f  snek/genblk1[5].part/green_out[3]_i_667/O
                         net (fo=1, routed)           0.968     3.651    snek/genblk1[5].part/green_out[3]_i_667_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I5_O)        0.124     3.775 f  snek/genblk1[5].part/green_out[3]_i_600/O
                         net (fo=1, routed)           0.788     4.563    snek/genblk1[4].part/v_match
    SLICE_X32Y14         LUT6 (Prop_lut6_I3_O)        0.124     4.687 r  snek/genblk1[4].part/green_out[3]_i_512/O
                         net (fo=1, routed)           0.433     5.120    snek/genblk1[3].part/green_out_reg[3]_i_345
    SLICE_X35Y14         LUT4 (Prop_lut4_I0_O)        0.124     5.244 r  snek/genblk1[3].part/green_out[3]_i_428/O
                         net (fo=1, routed)           0.000     5.244    snek/genblk1[3].part_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.794 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000     5.794    snek/green_out_reg[3]_i_345_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.908 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000     5.908    snek/green_out_reg[3]_i_264_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.022 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000     6.022    snek/green_out_reg[3]_i_183_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.136 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     6.136    snek/green_out_reg[3]_i_102_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.250 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.250    snek/green_out_reg[3]_i_45_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.364 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.364    snek/green_out_reg[3]_i_16_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.478 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.478    snek/green_out_reg[3]_i_6_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.592 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.592    snek/green_out_reg[3]_i_3_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.749 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           1.134     7.883    graphics/hd/exists
    SLICE_X30Y21         LUT4 (Prop_lut4_I3_O)        0.355     8.238 r  graphics/hd/green_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     8.238    graphics/hd/green_out0[3]
    SLICE_X30Y21         FDCE                                         r  graphics/hd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    12.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    12.558 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    13.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.170 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.433    14.603    graphics/hd/pixel_clock01_out
    SLICE_X30Y21         FDCE                                         r  graphics/hd/green_out_reg[3]/C
                         clock pessimism              0.398    15.002    
                         clock uncertainty           -0.307    14.695    
    SLICE_X30Y21         FDCE (Setup_fdce_C_D)        0.118    14.813    graphics/hd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.813    
                         arrival time                          -8.238    
  -------------------------------------------------------------------
                         slack                                  6.574    

Slack (MET) :             7.767ns  (required time - arrival time)
  Source:                 srl_ramb18__43/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        7.874ns  (logic 2.826ns (35.888%)  route 5.048ns (64.112%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        2.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.133ns = ( 14.601 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.594    -0.918    tile_clock
    RAMB18_X0Y9          RAMB18E1                                     r  srl_ramb18__43/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y9          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[5])
                                                      2.454     1.536 r  srl_ramb18__43/DOBDO[5]
                         net (fo=1, routed)           2.365     3.901    food/part/DOBDO[5]
    SLICE_X28Y24         LUT6 (Prop_lut6_I1_O)        0.124     4.025 f  food/part/i_3_LOPT_REMAP/O
                         net (fo=1, routed)           1.114     5.139    food/part/i_3/O_n
    SLICE_X28Y23         LUT6 (Prop_lut6_I5_O)        0.124     5.263 r  food/part/i_0_LOPT_REMAP/O
                         net (fo=4, routed)           1.569     6.832    graphics/hd/apple_exists
    SLICE_X37Y22         LUT4 (Prop_lut4_I3_O)        0.124     6.956 r  graphics/hd/red_out[3]_i_1/O
                         net (fo=1, routed)           0.000     6.956    graphics/hd/red_out0[3]
    SLICE_X37Y22         FDCE                                         r  graphics/hd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    12.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    12.558 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    13.079    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.170 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.431    14.601    graphics/hd/pixel_clock01_out
    SLICE_X37Y22         FDCE                                         r  graphics/hd/red_out_reg[3]/C
                         clock pessimism              0.398    15.000    
                         clock uncertainty           -0.307    14.693    
    SLICE_X37Y22         FDCE (Setup_fdce_C_D)        0.031    14.724    graphics/hd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.724    
                         arrival time                          -6.956    
  -------------------------------------------------------------------
                         slack                                  7.767    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 srl_ramb18__43/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.378ns  (logic 0.923ns (38.817%)  route 1.455ns (61.183%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        1.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.567ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.596    -0.585    tile_clock
    RAMB18_X0Y9          RAMB18E1                                     r  srl_ramb18__43/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y9          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      0.585     0.000 r  srl_ramb18__43/DOADO[6]
                         net (fo=1, routed)           0.721     0.721    snek/genblk1[99].part/green_out[3]_i_12_0[6]
    SLICE_X35Y24         LUT6 (Prop_lut6_I3_O)        0.045     0.766 r  snek/genblk1[99].part/i_5_LOPT_REMAP/O
                         net (fo=1, routed)           0.308     1.074    snek/genblk1[99].part/i_5/O_n
    SLICE_X35Y22         LUT6 (Prop_lut6_I0_O)        0.045     1.119 r  snek/genblk1[99].part/i_0_LOPT_REMAP/O
                         net (fo=1, routed)           0.000     1.119    snek/genblk1[99].part_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     1.254 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.426     1.680    graphics/hd/exists
    SLICE_X30Y21         LUT4 (Prop_lut4_I3_O)        0.113     1.793 r  graphics/hd/green_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.793    graphics/hd/green_out0[3]
    SLICE_X30Y21         FDCE                                         r  graphics/hd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.820     0.567    graphics/hd/pixel_clock01_out
    SLICE_X30Y21         FDCE                                         r  graphics/hd/green_out_reg[3]/C
                         clock pessimism              0.555     1.122    
                         clock uncertainty            0.307     1.429    
    SLICE_X30Y21         FDCE (Hold_fdce_C_D)         0.131     1.560    graphics/hd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 srl_ramb18__43/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 0.924ns (38.843%)  route 1.455ns (61.157%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.567ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.596    -0.585    tile_clock
    RAMB18_X0Y9          RAMB18E1                                     r  srl_ramb18__43/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y9          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      0.585     0.000 r  srl_ramb18__43/DOADO[6]
                         net (fo=1, routed)           0.721     0.721    snek/genblk1[99].part/green_out[3]_i_12_0[6]
    SLICE_X35Y24         LUT6 (Prop_lut6_I3_O)        0.045     0.766 r  snek/genblk1[99].part/i_5_LOPT_REMAP/O
                         net (fo=1, routed)           0.308     1.074    snek/genblk1[99].part/i_5/O_n
    SLICE_X35Y22         LUT6 (Prop_lut6_I0_O)        0.045     1.119 r  snek/genblk1[99].part/i_0_LOPT_REMAP/O
                         net (fo=1, routed)           0.000     1.119    snek/genblk1[99].part_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     1.254 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.426     1.680    graphics/hd/exists
    SLICE_X30Y21         LUT5 (Prop_lut5_I1_O)        0.114     1.794 r  graphics/hd/blue_out[2]_i_1/O
                         net (fo=1, routed)           0.000     1.794    graphics/hd/blue_out0[2]
    SLICE_X30Y21         FDCE                                         r  graphics/hd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.820     0.567    graphics/hd/pixel_clock01_out
    SLICE_X30Y21         FDCE                                         r  graphics/hd/blue_out_reg[2]/C
                         clock pessimism              0.555     1.122    
                         clock uncertainty            0.307     1.429    
    SLICE_X30Y21         FDCE (Hold_fdce_C_D)         0.120     1.549    graphics/hd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 srl_ramb18__43/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.550ns  (logic 0.675ns (26.473%)  route 1.875ns (73.527%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.706ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.566ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.596    -0.585    tile_clock
    RAMB18_X0Y9          RAMB18E1                                     r  srl_ramb18__43/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y9          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      0.585     0.000 f  srl_ramb18__43/DOBDO[0]
                         net (fo=1, routed)           1.078     1.079    food/part/DOBDO[0]
    SLICE_X28Y23         LUT6 (Prop_lut6_I4_O)        0.045     1.124 r  food/part/i_0_LOPT_REMAP/O
                         net (fo=4, routed)           0.796     1.920    graphics/hd/apple_exists
    SLICE_X37Y22         LUT4 (Prop_lut4_I3_O)        0.045     1.965 r  graphics/hd/red_out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.965    graphics/hd/red_out0[3]
    SLICE_X37Y22         FDCE                                         r  graphics/hd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.819     0.566    graphics/hd/pixel_clock01_out
    SLICE_X37Y22         FDCE                                         r  graphics/hd/red_out_reg[3]/C
                         clock pessimism              0.555     1.121    
                         clock uncertainty            0.307     1.428    
    SLICE_X37Y22         FDCE (Hold_fdce_C_D)         0.092     1.520    graphics/hd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.445    





---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock
  To Clock:  vga_sd_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack       18.947ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.663ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.947ns  (required time - arrival time)
  Source:                 srl_ramb18__1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock rise@53.872ns)
  Data Path Delay:        10.133ns  (logic 4.784ns (47.214%)  route 5.349ns (52.786%))
  Logic Levels:           14  (CARRY4=9 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.124ns = ( 81.932 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 52.961 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.601    52.961    tile_clock
    RAMB18_X0Y6          RAMB18E1                                     r  srl_ramb18__1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[7])
                                                      2.454    55.415 r  srl_ramb18__1/DOBDO[7]
                         net (fo=1, routed)           1.016    56.431    snek/genblk1[5].part/green_out[3]_i_600_0[7]
    SLICE_X8Y16          LUT6 (Prop_lut6_I1_O)        0.124    56.555 f  snek/genblk1[5].part/green_out[3]_i_667/O
                         net (fo=1, routed)           0.968    57.523    snek/genblk1[5].part/green_out[3]_i_667_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I5_O)        0.124    57.647 f  snek/genblk1[5].part/green_out[3]_i_600/O
                         net (fo=1, routed)           0.788    58.435    snek/genblk1[4].part/v_match
    SLICE_X32Y14         LUT6 (Prop_lut6_I3_O)        0.124    58.559 r  snek/genblk1[4].part/green_out[3]_i_512/O
                         net (fo=1, routed)           0.433    58.992    snek/genblk1[3].part/green_out_reg[3]_i_345
    SLICE_X35Y14         LUT4 (Prop_lut4_I0_O)        0.124    59.116 r  snek/genblk1[3].part/green_out[3]_i_428/O
                         net (fo=1, routed)           0.000    59.116    snek/genblk1[3].part_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.666 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000    59.666    snek/green_out_reg[3]_i_345_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.780 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000    59.780    snek/green_out_reg[3]_i_264_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.894 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    59.894    snek/green_out_reg[3]_i_183_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.008 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    60.008    snek/green_out_reg[3]_i_102_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.122 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    60.122    snek/green_out_reg[3]_i_45_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.236 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    60.236    snek/green_out_reg[3]_i_16_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.350 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    60.350    snek/green_out_reg[3]_i_6_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.464 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    60.464    snek/green_out_reg[3]_i_3_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.621 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           2.143    62.765    graphics/sd/exists
    SLICE_X36Y23         LUT5 (Prop_lut5_I3_O)        0.329    63.094 r  graphics/sd/blue_out[2]_i_1__0/O
                         net (fo=1, routed)           0.000    63.094    graphics/sd/blue_out0[2]
    SLICE_X36Y23         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    79.734 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    80.248    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    80.502 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.430    81.932    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
                         clock pessimism              0.398    82.331    
                         clock uncertainty           -0.319    82.011    
    SLICE_X36Y23         FDCE (Setup_fdce_C_D)        0.029    82.040    graphics/sd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         82.040    
                         arrival time                         -63.094    
  -------------------------------------------------------------------
                         slack                                 18.947    

Slack (MET) :             18.967ns  (required time - arrival time)
  Source:                 srl_ramb18__1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock rise@53.872ns)
  Data Path Delay:        10.159ns  (logic 4.810ns (47.349%)  route 5.349ns (52.651%))
  Logic Levels:           14  (CARRY4=9 LUT4=2 LUT6=3)
  Clock Path Skew:        2.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.124ns = ( 81.932 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 52.961 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.601    52.961    tile_clock
    RAMB18_X0Y6          RAMB18E1                                     r  srl_ramb18__1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[7])
                                                      2.454    55.415 r  srl_ramb18__1/DOBDO[7]
                         net (fo=1, routed)           1.016    56.431    snek/genblk1[5].part/green_out[3]_i_600_0[7]
    SLICE_X8Y16          LUT6 (Prop_lut6_I1_O)        0.124    56.555 f  snek/genblk1[5].part/green_out[3]_i_667/O
                         net (fo=1, routed)           0.968    57.523    snek/genblk1[5].part/green_out[3]_i_667_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I5_O)        0.124    57.647 f  snek/genblk1[5].part/green_out[3]_i_600/O
                         net (fo=1, routed)           0.788    58.435    snek/genblk1[4].part/v_match
    SLICE_X32Y14         LUT6 (Prop_lut6_I3_O)        0.124    58.559 r  snek/genblk1[4].part/green_out[3]_i_512/O
                         net (fo=1, routed)           0.433    58.992    snek/genblk1[3].part/green_out_reg[3]_i_345
    SLICE_X35Y14         LUT4 (Prop_lut4_I0_O)        0.124    59.116 r  snek/genblk1[3].part/green_out[3]_i_428/O
                         net (fo=1, routed)           0.000    59.116    snek/genblk1[3].part_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.666 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000    59.666    snek/green_out_reg[3]_i_345_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.780 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000    59.780    snek/green_out_reg[3]_i_264_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.894 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    59.894    snek/green_out_reg[3]_i_183_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.008 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    60.008    snek/green_out_reg[3]_i_102_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.122 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    60.122    snek/green_out_reg[3]_i_45_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.236 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    60.236    snek/green_out_reg[3]_i_16_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.350 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    60.350    snek/green_out_reg[3]_i_6_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.464 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    60.464    snek/green_out_reg[3]_i_3_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.621 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           2.143    62.765    graphics/sd/exists
    SLICE_X36Y23         LUT4 (Prop_lut4_I1_O)        0.355    63.120 r  graphics/sd/green_out[3]_i_1/O
                         net (fo=1, routed)           0.000    63.120    graphics/sd/green_out0[3]
    SLICE_X36Y23         FDCE                                         r  graphics/sd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    79.734 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    80.248    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    80.502 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.430    81.932    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/green_out_reg[3]/C
                         clock pessimism              0.398    82.331    
                         clock uncertainty           -0.319    82.011    
    SLICE_X36Y23         FDCE (Setup_fdce_C_D)        0.075    82.086    graphics/sd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         82.086    
                         arrival time                         -63.120    
  -------------------------------------------------------------------
                         slack                                 18.967    

Slack (MET) :             20.451ns  (required time - arrival time)
  Source:                 srl_ramb18__43/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock rise@53.872ns)
  Data Path Delay:        8.638ns  (logic 2.826ns (32.716%)  route 5.812ns (67.284%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        2.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.124ns = ( 81.932 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.918ns = ( 52.954 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.594    52.954    tile_clock
    RAMB18_X0Y9          RAMB18E1                                     r  srl_ramb18__43/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y9          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[5])
                                                      2.454    55.408 r  srl_ramb18__43/DOBDO[5]
                         net (fo=1, routed)           2.365    57.773    food/part/DOBDO[5]
    SLICE_X28Y24         LUT6 (Prop_lut6_I1_O)        0.124    57.897 f  food/part/i_3_LOPT_REMAP/O
                         net (fo=1, routed)           1.114    59.011    food/part/i_3/O_n
    SLICE_X28Y23         LUT6 (Prop_lut6_I5_O)        0.124    59.135 r  food/part/i_0_LOPT_REMAP/O
                         net (fo=4, routed)           2.333    61.468    graphics/sd/apple_exists
    SLICE_X36Y23         LUT4 (Prop_lut4_I3_O)        0.124    61.592 r  graphics/sd/red_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000    61.592    graphics/sd/red_out0[3]
    SLICE_X36Y23         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    79.734 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    80.248    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    80.502 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.430    81.932    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/red_out_reg[3]/C
                         clock pessimism              0.398    82.331    
                         clock uncertainty           -0.319    82.011    
    SLICE_X36Y23         FDCE (Setup_fdce_C_D)        0.031    82.042    graphics/sd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         82.042    
                         arrival time                         -61.592    
  -------------------------------------------------------------------
                         slack                                 20.451    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.663ns  (arrival time - required time)
  Source:                 srl_ramb18__43/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.772ns  (logic 0.921ns (33.228%)  route 1.851ns (66.772%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        1.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.543ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.596    -0.585    tile_clock
    RAMB18_X0Y9          RAMB18E1                                     r  srl_ramb18__43/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y9          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      0.585     0.000 r  srl_ramb18__43/DOADO[6]
                         net (fo=1, routed)           0.721     0.721    snek/genblk1[99].part/green_out[3]_i_12_0[6]
    SLICE_X35Y24         LUT6 (Prop_lut6_I3_O)        0.045     0.766 r  snek/genblk1[99].part/i_5_LOPT_REMAP/O
                         net (fo=1, routed)           0.308     1.074    snek/genblk1[99].part/i_5/O_n
    SLICE_X35Y22         LUT6 (Prop_lut6_I0_O)        0.045     1.119 r  snek/genblk1[99].part/i_0_LOPT_REMAP/O
                         net (fo=1, routed)           0.000     1.119    snek/genblk1[99].part_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     1.254 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.822     2.076    graphics/sd/exists
    SLICE_X36Y23         LUT4 (Prop_lut4_I1_O)        0.111     2.187 r  graphics/sd/green_out[3]_i_1/O
                         net (fo=1, routed)           0.000     2.187    graphics/sd/green_out0[3]
    SLICE_X36Y23         FDCE                                         r  graphics/sd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.817     0.543    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/green_out_reg[3]/C
                         clock pessimism              0.555     1.098    
                         clock uncertainty            0.319     1.417    
    SLICE_X36Y23         FDCE (Hold_fdce_C_D)         0.107     1.524    graphics/sd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 srl_ramb18__43/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.775ns  (logic 0.924ns (33.300%)  route 1.851ns (66.700%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.543ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.596    -0.585    tile_clock
    RAMB18_X0Y9          RAMB18E1                                     r  srl_ramb18__43/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y9          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      0.585     0.000 r  srl_ramb18__43/DOADO[6]
                         net (fo=1, routed)           0.721     0.721    snek/genblk1[99].part/green_out[3]_i_12_0[6]
    SLICE_X35Y24         LUT6 (Prop_lut6_I3_O)        0.045     0.766 r  snek/genblk1[99].part/i_5_LOPT_REMAP/O
                         net (fo=1, routed)           0.308     1.074    snek/genblk1[99].part/i_5/O_n
    SLICE_X35Y22         LUT6 (Prop_lut6_I0_O)        0.045     1.119 r  snek/genblk1[99].part/i_0_LOPT_REMAP/O
                         net (fo=1, routed)           0.000     1.119    snek/genblk1[99].part_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     1.254 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.822     2.076    graphics/sd/exists
    SLICE_X36Y23         LUT5 (Prop_lut5_I3_O)        0.114     2.190 r  graphics/sd/blue_out[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.190    graphics/sd/blue_out0[2]
    SLICE_X36Y23         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.817     0.543    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
                         clock pessimism              0.555     1.098    
                         clock uncertainty            0.319     1.417    
    SLICE_X36Y23         FDCE (Hold_fdce_C_D)         0.091     1.508    graphics/sd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.812ns  (arrival time - required time)
  Source:                 srl_ramb18__43/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.906ns  (logic 0.675ns (23.226%)  route 2.231ns (76.774%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.543ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.596    -0.585    tile_clock
    RAMB18_X0Y9          RAMB18E1                                     r  srl_ramb18__43/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y9          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      0.585     0.000 f  srl_ramb18__43/DOBDO[0]
                         net (fo=1, routed)           1.078     1.079    food/part/DOBDO[0]
    SLICE_X28Y23         LUT6 (Prop_lut6_I4_O)        0.045     1.124 r  food/part/i_0_LOPT_REMAP/O
                         net (fo=4, routed)           1.153     2.276    graphics/sd/apple_exists
    SLICE_X36Y23         LUT4 (Prop_lut4_I3_O)        0.045     2.321 r  graphics/sd/red_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     2.321    graphics/sd/red_out0[3]
    SLICE_X36Y23         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.817     0.543    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/red_out_reg[3]/C
                         clock pessimism              0.555     1.098    
                         clock uncertainty            0.319     1.417    
    SLICE_X36Y23         FDCE (Hold_fdce_C_D)         0.092     1.509    graphics/sd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  0.812    





---------------------------------------------------------------------------------------------------
From Clock:  vga_sd_vga_clock
  To Clock:  vga_sd_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack       34.222ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.222ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        5.736ns  (logic 0.952ns (16.597%)  route 4.784ns (83.403%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.125ns = ( 81.933 - 80.808 ) 
    Source Clock Delay      (SCD):    2.067ns = ( 42.471 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.914ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.554    42.471    graphics/sd/pixel_clock0
    SLICE_X39Y18         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDCE (Prop_fdce_C_Q)         0.456    42.927 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           1.022    43.949    graphics/sd/Q[6]
    SLICE_X38Y18         LUT3 (Prop_lut3_I1_O)        0.124    44.073 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.157    45.230    graphics/sd/h_video_i_2_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I4_O)        0.124    45.354 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.466    45.820    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X38Y21         LUT5 (Prop_lut5_I0_O)        0.124    45.944 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          1.170    47.114    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I5_O)        0.124    47.238 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.969    48.207    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X39Y22         FDCE                                         r  graphics/sd/v_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    79.734 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    80.248    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    80.502 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.431    81.933    graphics/sd/pixel_clock0
    SLICE_X39Y22         FDCE                                         r  graphics/sd/v_count_reg[10]/C
                         clock pessimism              0.914    82.847    
                         clock uncertainty           -0.213    82.634    
    SLICE_X39Y22         FDCE (Setup_fdce_C_CE)      -0.205    82.429    graphics/sd/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         82.429    
                         arrival time                         -48.207    
  -------------------------------------------------------------------
                         slack                                 34.222    

Slack (MET) :             34.222ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        5.736ns  (logic 0.952ns (16.597%)  route 4.784ns (83.403%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.125ns = ( 81.933 - 80.808 ) 
    Source Clock Delay      (SCD):    2.067ns = ( 42.471 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.914ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.554    42.471    graphics/sd/pixel_clock0
    SLICE_X39Y18         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDCE (Prop_fdce_C_Q)         0.456    42.927 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           1.022    43.949    graphics/sd/Q[6]
    SLICE_X38Y18         LUT3 (Prop_lut3_I1_O)        0.124    44.073 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.157    45.230    graphics/sd/h_video_i_2_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I4_O)        0.124    45.354 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.466    45.820    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X38Y21         LUT5 (Prop_lut5_I0_O)        0.124    45.944 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          1.170    47.114    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I5_O)        0.124    47.238 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.969    48.207    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X39Y22         FDCE                                         r  graphics/sd/v_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    79.734 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    80.248    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    80.502 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.431    81.933    graphics/sd/pixel_clock0
    SLICE_X39Y22         FDCE                                         r  graphics/sd/v_count_reg[11]/C
                         clock pessimism              0.914    82.847    
                         clock uncertainty           -0.213    82.634    
    SLICE_X39Y22         FDCE (Setup_fdce_C_CE)      -0.205    82.429    graphics/sd/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         82.429    
                         arrival time                         -48.207    
  -------------------------------------------------------------------
                         slack                                 34.222    

Slack (MET) :             34.222ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        5.736ns  (logic 0.952ns (16.597%)  route 4.784ns (83.403%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.125ns = ( 81.933 - 80.808 ) 
    Source Clock Delay      (SCD):    2.067ns = ( 42.471 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.914ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.554    42.471    graphics/sd/pixel_clock0
    SLICE_X39Y18         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDCE (Prop_fdce_C_Q)         0.456    42.927 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           1.022    43.949    graphics/sd/Q[6]
    SLICE_X38Y18         LUT3 (Prop_lut3_I1_O)        0.124    44.073 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.157    45.230    graphics/sd/h_video_i_2_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I4_O)        0.124    45.354 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.466    45.820    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X38Y21         LUT5 (Prop_lut5_I0_O)        0.124    45.944 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          1.170    47.114    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I5_O)        0.124    47.238 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.969    48.207    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X39Y22         FDCE                                         r  graphics/sd/v_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    79.734 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    80.248    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    80.502 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.431    81.933    graphics/sd/pixel_clock0
    SLICE_X39Y22         FDCE                                         r  graphics/sd/v_count_reg[8]/C
                         clock pessimism              0.914    82.847    
                         clock uncertainty           -0.213    82.634    
    SLICE_X39Y22         FDCE (Setup_fdce_C_CE)      -0.205    82.429    graphics/sd/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         82.429    
                         arrival time                         -48.207    
  -------------------------------------------------------------------
                         slack                                 34.222    

Slack (MET) :             34.222ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        5.736ns  (logic 0.952ns (16.597%)  route 4.784ns (83.403%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.125ns = ( 81.933 - 80.808 ) 
    Source Clock Delay      (SCD):    2.067ns = ( 42.471 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.914ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.554    42.471    graphics/sd/pixel_clock0
    SLICE_X39Y18         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDCE (Prop_fdce_C_Q)         0.456    42.927 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           1.022    43.949    graphics/sd/Q[6]
    SLICE_X38Y18         LUT3 (Prop_lut3_I1_O)        0.124    44.073 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.157    45.230    graphics/sd/h_video_i_2_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I4_O)        0.124    45.354 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.466    45.820    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X38Y21         LUT5 (Prop_lut5_I0_O)        0.124    45.944 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          1.170    47.114    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I5_O)        0.124    47.238 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.969    48.207    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X39Y22         FDCE                                         r  graphics/sd/v_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    79.734 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    80.248    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    80.502 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.431    81.933    graphics/sd/pixel_clock0
    SLICE_X39Y22         FDCE                                         r  graphics/sd/v_count_reg[9]/C
                         clock pessimism              0.914    82.847    
                         clock uncertainty           -0.213    82.634    
    SLICE_X39Y22         FDCE (Setup_fdce_C_CE)      -0.205    82.429    graphics/sd/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         82.429    
                         arrival time                         -48.207    
  -------------------------------------------------------------------
                         slack                                 34.222    

Slack (MET) :             34.365ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        5.595ns  (logic 0.952ns (17.015%)  route 4.643ns (82.985%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 81.935 - 80.808 ) 
    Source Clock Delay      (SCD):    2.067ns = ( 42.471 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.914ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.554    42.471    graphics/sd/pixel_clock0
    SLICE_X39Y18         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDCE (Prop_fdce_C_Q)         0.456    42.927 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           1.022    43.949    graphics/sd/Q[6]
    SLICE_X38Y18         LUT3 (Prop_lut3_I1_O)        0.124    44.073 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.157    45.230    graphics/sd/h_video_i_2_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I4_O)        0.124    45.354 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.466    45.820    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X38Y21         LUT5 (Prop_lut5_I0_O)        0.124    45.944 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          1.170    47.114    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I5_O)        0.124    47.238 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.828    48.066    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X39Y21         FDCE                                         r  graphics/sd/v_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    79.734 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    80.248    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    80.502 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.433    81.935    graphics/sd/pixel_clock0
    SLICE_X39Y21         FDCE                                         r  graphics/sd/v_count_reg[4]/C
                         clock pessimism              0.914    82.849    
                         clock uncertainty           -0.213    82.636    
    SLICE_X39Y21         FDCE (Setup_fdce_C_CE)      -0.205    82.431    graphics/sd/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         82.431    
                         arrival time                         -48.066    
  -------------------------------------------------------------------
                         slack                                 34.365    

Slack (MET) :             34.365ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        5.595ns  (logic 0.952ns (17.015%)  route 4.643ns (82.985%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 81.935 - 80.808 ) 
    Source Clock Delay      (SCD):    2.067ns = ( 42.471 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.914ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.554    42.471    graphics/sd/pixel_clock0
    SLICE_X39Y18         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDCE (Prop_fdce_C_Q)         0.456    42.927 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           1.022    43.949    graphics/sd/Q[6]
    SLICE_X38Y18         LUT3 (Prop_lut3_I1_O)        0.124    44.073 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.157    45.230    graphics/sd/h_video_i_2_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I4_O)        0.124    45.354 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.466    45.820    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X38Y21         LUT5 (Prop_lut5_I0_O)        0.124    45.944 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          1.170    47.114    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I5_O)        0.124    47.238 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.828    48.066    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X39Y21         FDCE                                         r  graphics/sd/v_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    79.734 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    80.248    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    80.502 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.433    81.935    graphics/sd/pixel_clock0
    SLICE_X39Y21         FDCE                                         r  graphics/sd/v_count_reg[5]/C
                         clock pessimism              0.914    82.849    
                         clock uncertainty           -0.213    82.636    
    SLICE_X39Y21         FDCE (Setup_fdce_C_CE)      -0.205    82.431    graphics/sd/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         82.431    
                         arrival time                         -48.066    
  -------------------------------------------------------------------
                         slack                                 34.365    

Slack (MET) :             34.365ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        5.595ns  (logic 0.952ns (17.015%)  route 4.643ns (82.985%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 81.935 - 80.808 ) 
    Source Clock Delay      (SCD):    2.067ns = ( 42.471 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.914ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.554    42.471    graphics/sd/pixel_clock0
    SLICE_X39Y18         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDCE (Prop_fdce_C_Q)         0.456    42.927 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           1.022    43.949    graphics/sd/Q[6]
    SLICE_X38Y18         LUT3 (Prop_lut3_I1_O)        0.124    44.073 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.157    45.230    graphics/sd/h_video_i_2_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I4_O)        0.124    45.354 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.466    45.820    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X38Y21         LUT5 (Prop_lut5_I0_O)        0.124    45.944 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          1.170    47.114    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I5_O)        0.124    47.238 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.828    48.066    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X39Y21         FDCE                                         r  graphics/sd/v_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    79.734 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    80.248    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    80.502 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.433    81.935    graphics/sd/pixel_clock0
    SLICE_X39Y21         FDCE                                         r  graphics/sd/v_count_reg[6]/C
                         clock pessimism              0.914    82.849    
                         clock uncertainty           -0.213    82.636    
    SLICE_X39Y21         FDCE (Setup_fdce_C_CE)      -0.205    82.431    graphics/sd/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         82.431    
                         arrival time                         -48.066    
  -------------------------------------------------------------------
                         slack                                 34.365    

Slack (MET) :             34.365ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        5.595ns  (logic 0.952ns (17.015%)  route 4.643ns (82.985%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 81.935 - 80.808 ) 
    Source Clock Delay      (SCD):    2.067ns = ( 42.471 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.914ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.554    42.471    graphics/sd/pixel_clock0
    SLICE_X39Y18         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDCE (Prop_fdce_C_Q)         0.456    42.927 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           1.022    43.949    graphics/sd/Q[6]
    SLICE_X38Y18         LUT3 (Prop_lut3_I1_O)        0.124    44.073 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.157    45.230    graphics/sd/h_video_i_2_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I4_O)        0.124    45.354 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.466    45.820    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X38Y21         LUT5 (Prop_lut5_I0_O)        0.124    45.944 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          1.170    47.114    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I5_O)        0.124    47.238 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.828    48.066    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X39Y21         FDCE                                         r  graphics/sd/v_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    79.734 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    80.248    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    80.502 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.433    81.935    graphics/sd/pixel_clock0
    SLICE_X39Y21         FDCE                                         r  graphics/sd/v_count_reg[7]/C
                         clock pessimism              0.914    82.849    
                         clock uncertainty           -0.213    82.636    
    SLICE_X39Y21         FDCE (Setup_fdce_C_CE)      -0.205    82.431    graphics/sd/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         82.431    
                         arrival time                         -48.066    
  -------------------------------------------------------------------
                         slack                                 34.365    

Slack (MET) :             34.659ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        5.302ns  (logic 0.952ns (17.954%)  route 4.350ns (82.046%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.128ns = ( 81.936 - 80.808 ) 
    Source Clock Delay      (SCD):    2.067ns = ( 42.471 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.914ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.554    42.471    graphics/sd/pixel_clock0
    SLICE_X39Y18         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDCE (Prop_fdce_C_Q)         0.456    42.927 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           1.022    43.949    graphics/sd/Q[6]
    SLICE_X38Y18         LUT3 (Prop_lut3_I1_O)        0.124    44.073 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.157    45.230    graphics/sd/h_video_i_2_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I4_O)        0.124    45.354 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.466    45.820    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X38Y21         LUT5 (Prop_lut5_I0_O)        0.124    45.944 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          1.170    47.114    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I5_O)        0.124    47.238 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.536    47.773    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X39Y20         FDCE                                         r  graphics/sd/v_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    79.734 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    80.248    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    80.502 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.434    81.936    graphics/sd/pixel_clock0
    SLICE_X39Y20         FDCE                                         r  graphics/sd/v_count_reg[0]/C
                         clock pessimism              0.914    82.850    
                         clock uncertainty           -0.213    82.637    
    SLICE_X39Y20         FDCE (Setup_fdce_C_CE)      -0.205    82.432    graphics/sd/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         82.432    
                         arrival time                         -47.773    
  -------------------------------------------------------------------
                         slack                                 34.659    

Slack (MET) :             34.659ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        5.302ns  (logic 0.952ns (17.954%)  route 4.350ns (82.046%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.128ns = ( 81.936 - 80.808 ) 
    Source Clock Delay      (SCD):    2.067ns = ( 42.471 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.914ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    40.048 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570    40.619    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298    40.917 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.554    42.471    graphics/sd/pixel_clock0
    SLICE_X39Y18         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDCE (Prop_fdce_C_Q)         0.456    42.927 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=8, routed)           1.022    43.949    graphics/sd/Q[6]
    SLICE_X38Y18         LUT3 (Prop_lut3_I1_O)        0.124    44.073 r  graphics/sd/h_video_i_2/O
                         net (fo=4, routed)           1.157    45.230    graphics/sd/h_video_i_2_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I4_O)        0.124    45.354 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           0.466    45.820    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X38Y21         LUT5 (Prop_lut5_I0_O)        0.124    45.944 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          1.170    47.114    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I5_O)        0.124    47.238 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.536    47.773    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X39Y20         FDCE                                         r  graphics/sd/v_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    79.734 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    80.248    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    80.502 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.434    81.936    graphics/sd/pixel_clock0
    SLICE_X39Y20         FDCE                                         r  graphics/sd/v_count_reg[1]/C
                         clock pessimism              0.914    82.850    
                         clock uncertainty           -0.213    82.637    
    SLICE_X39Y20         FDCE (Setup_fdce_C_CE)      -0.205    82.432    graphics/sd/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                         82.432    
                         arrival time                         -47.773    
  -------------------------------------------------------------------
                         slack                                 34.659    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.393%)  route 0.190ns (47.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.551ns
    Source Clock Delay      (SCD):    0.439ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.558     0.439    graphics/sd/pixel_clock0
    SLICE_X38Y16         FDCE                                         r  graphics/sd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         FDCE (Prop_fdce_C_Q)         0.164     0.603 r  graphics/sd/h_count_reg[6]/Q
                         net (fo=19, routed)          0.190     0.793    graphics/sd/Q[2]
    SLICE_X38Y16         LUT6 (Prop_lut6_I0_O)        0.045     0.838 r  graphics/sd/h_count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.838    graphics/sd/h_count[8]
    SLICE_X38Y16         FDCE                                         r  graphics/sd/h_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.825     0.551    graphics/sd/pixel_clock0
    SLICE_X38Y16         FDCE                                         r  graphics/sd/h_count_reg[8]/C
                         clock pessimism             -0.112     0.439    
                         clock uncertainty            0.213     0.652    
    SLICE_X38Y16         FDCE (Hold_fdce_C_D)         0.121     0.773    graphics/sd/h_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.773    
                         arrival time                           0.838    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.237%)  route 0.199ns (48.763%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.551ns
    Source Clock Delay      (SCD):    0.439ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.558     0.439    graphics/sd/pixel_clock0
    SLICE_X38Y16         FDCE                                         r  graphics/sd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         FDCE (Prop_fdce_C_Q)         0.164     0.603 r  graphics/sd/h_count_reg[6]/Q
                         net (fo=19, routed)          0.199     0.802    graphics/sd/Q[2]
    SLICE_X38Y16         LUT6 (Prop_lut6_I0_O)        0.045     0.847 r  graphics/sd/h_count[7]_i_1/O
                         net (fo=1, routed)           0.000     0.847    graphics/sd/h_count[7]
    SLICE_X38Y16         FDCE                                         r  graphics/sd/h_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.825     0.551    graphics/sd/pixel_clock0
    SLICE_X38Y16         FDCE                                         r  graphics/sd/h_count_reg[7]/C
                         clock pessimism             -0.112     0.439    
                         clock uncertainty            0.213     0.652    
    SLICE_X38Y16         FDCE (Hold_fdce_C_D)         0.121     0.773    graphics/sd/h_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.773    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_sync_state_reg/D
                            (rising edge-triggered cell FDPE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.186ns (44.946%)  route 0.228ns (55.054%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.547ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X39Y20         FDCE                                         r  graphics/sd/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDCE (Prop_fdce_C_Q)         0.141     0.576 r  graphics/sd/v_count_reg[1]/Q
                         net (fo=3, routed)           0.228     0.804    graphics/sd/sen_v_count[0]_12[1]
    SLICE_X40Y21         LUT6 (Prop_lut6_I4_O)        0.045     0.849 r  graphics/sd/v_sync_state_i_1/O
                         net (fo=1, routed)           0.000     0.849    graphics/sd/v_sync_state_i_1_n_0
    SLICE_X40Y21         FDPE                                         r  graphics/sd/v_sync_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.821     0.547    graphics/sd/pixel_clock0
    SLICE_X40Y21         FDPE                                         r  graphics/sd/v_sync_state_reg/C
                         clock pessimism             -0.079     0.468    
                         clock uncertainty            0.213     0.681    
    SLICE_X40Y21         FDPE (Hold_fdpe_C_D)         0.091     0.772    graphics/sd/v_sync_state_reg
  -------------------------------------------------------------------
                         required time                         -0.772    
                         arrival time                           0.849    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 graphics/sd/v_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.212ns (51.071%)  route 0.203ns (48.929%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.543ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X38Y21         FDRE                                         r  graphics/sd/v_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y21         FDRE (Prop_fdre_C_Q)         0.164     0.598 r  graphics/sd/v_video_reg/Q
                         net (fo=3, routed)           0.203     0.801    graphics/sd/v_video
    SLICE_X36Y23         LUT4 (Prop_lut4_I0_O)        0.048     0.849 r  graphics/sd/green_out[3]_i_1/O
                         net (fo=1, routed)           0.000     0.849    graphics/sd/green_out0[3]
    SLICE_X36Y23         FDCE                                         r  graphics/sd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.817     0.543    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/green_out_reg[3]/C
                         clock pessimism             -0.098     0.445    
                         clock uncertainty            0.213     0.658    
    SLICE_X36Y23         FDCE (Hold_fdce_C_D)         0.107     0.765    graphics/sd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.765    
                         arrival time                           0.849    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 graphics/sd/v_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.209ns (50.592%)  route 0.204ns (49.408%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.543ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X38Y21         FDRE                                         r  graphics/sd/v_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y21         FDRE (Prop_fdre_C_Q)         0.164     0.598 r  graphics/sd/v_video_reg/Q
                         net (fo=3, routed)           0.204     0.802    graphics/sd/v_video
    SLICE_X36Y23         LUT4 (Prop_lut4_I0_O)        0.045     0.847 r  graphics/sd/red_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.847    graphics/sd/red_out0[3]
    SLICE_X36Y23         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.817     0.543    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/red_out_reg[3]/C
                         clock pessimism             -0.098     0.445    
                         clock uncertainty            0.213     0.658    
    SLICE_X36Y23         FDCE (Hold_fdce_C_D)         0.092     0.750    graphics/sd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.750    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 graphics/sd/v_video_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.209ns (50.715%)  route 0.203ns (49.285%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.543ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X38Y21         FDRE                                         r  graphics/sd/v_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y21         FDRE (Prop_fdre_C_Q)         0.164     0.598 r  graphics/sd/v_video_reg/Q
                         net (fo=3, routed)           0.203     0.801    graphics/sd/v_video
    SLICE_X36Y23         LUT5 (Prop_lut5_I2_O)        0.045     0.846 r  graphics/sd/blue_out[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.846    graphics/sd/blue_out0[2]
    SLICE_X36Y23         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.817     0.543    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
                         clock pessimism             -0.098     0.445    
                         clock uncertainty            0.213     0.658    
    SLICE_X36Y23         FDCE (Hold_fdce_C_D)         0.091     0.749    graphics/sd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.749    
                         arrival time                           0.846    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.209ns (46.602%)  route 0.239ns (53.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.552ns
    Source Clock Delay      (SCD):    0.437ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.556     0.437    graphics/sd/pixel_clock0
    SLICE_X38Y18         FDCE                                         r  graphics/sd/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDCE (Prop_fdce_C_Q)         0.164     0.601 r  graphics/sd/h_count_reg[0]/Q
                         net (fo=14, routed)          0.239     0.841    graphics/sd/sen_h_count[0]_14[0]
    SLICE_X38Y15         LUT6 (Prop_lut6_I1_O)        0.045     0.886 r  graphics/sd/h_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.886    graphics/sd/h_count[2]
    SLICE_X38Y15         FDCE                                         r  graphics/sd/h_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.826     0.552    graphics/sd/pixel_clock0
    SLICE_X38Y15         FDCE                                         r  graphics/sd/h_count_reg[2]/C
                         clock pessimism             -0.098     0.454    
                         clock uncertainty            0.213     0.667    
    SLICE_X38Y15         FDCE (Hold_fdce_C_D)         0.121     0.788    graphics/sd/h_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.788    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.547ns
    Source Clock Delay      (SCD):    0.435ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.554     0.435    graphics/sd/pixel_clock0
    SLICE_X39Y20         FDCE                                         r  graphics/sd/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDCE (Prop_fdce_C_Q)         0.141     0.576 f  graphics/sd/v_count_reg[0]/Q
                         net (fo=3, routed)           0.168     0.745    graphics/sd/sen_v_count[0]_12[0]
    SLICE_X39Y20         LUT2 (Prop_lut2_I0_O)        0.045     0.790 r  graphics/sd/v_count[0]_i_8/O
                         net (fo=1, routed)           0.000     0.790    graphics/sd/v_count[0]_i_8_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.860 r  graphics/sd/v_count_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.860    graphics/sd/v_count_reg[0]_i_2_n_7
    SLICE_X39Y20         FDCE                                         r  graphics/sd/v_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.821     0.547    graphics/sd/pixel_clock0
    SLICE_X39Y20         FDCE                                         r  graphics/sd/v_count_reg[0]/C
                         clock pessimism             -0.112     0.435    
                         clock uncertainty            0.213     0.648    
    SLICE_X39Y20         FDCE (Hold_fdce_C_D)         0.105     0.753    graphics/sd/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.753    
                         arrival time                           0.860    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.209ns (46.920%)  route 0.236ns (53.080%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.552ns
    Source Clock Delay      (SCD):    0.440ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.559     0.440    graphics/sd/pixel_clock0
    SLICE_X38Y15         FDCE                                         r  graphics/sd/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDCE (Prop_fdce_C_Q)         0.164     0.604 r  graphics/sd/h_count_reg[3]/Q
                         net (fo=14, routed)          0.236     0.841    graphics/sd/sen_h_count[0]_14[3]
    SLICE_X38Y15         LUT6 (Prop_lut6_I2_O)        0.045     0.886 r  graphics/sd/h_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.886    graphics/sd/h_count[4]
    SLICE_X38Y15         FDCE                                         r  graphics/sd/h_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.826     0.552    graphics/sd/pixel_clock0
    SLICE_X38Y15         FDCE                                         r  graphics/sd/h_count_reg[4]/C
                         clock pessimism             -0.112     0.440    
                         clock uncertainty            0.213     0.653    
    SLICE_X38Y15         FDCE (Hold_fdce_C_D)         0.121     0.774    graphics/sd/h_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.774    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.256ns (58.665%)  route 0.180ns (41.335%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.545ns
    Source Clock Delay      (SCD):    0.434ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.553     0.434    graphics/sd/pixel_clock0
    SLICE_X39Y22         FDCE                                         r  graphics/sd/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDCE (Prop_fdce_C_Q)         0.141     0.575 r  graphics/sd/v_count_reg[8]/Q
                         net (fo=7, routed)           0.180     0.756    graphics/sd/v_count_reg[11]_0[4]
    SLICE_X39Y22         LUT2 (Prop_lut2_I1_O)        0.045     0.801 r  graphics/sd/v_count[8]_i_5/O
                         net (fo=1, routed)           0.000     0.801    graphics/sd/v_count[8]_i_5_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.871 r  graphics/sd/v_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.871    graphics/sd/v_count_reg[8]_i_1_n_7
    SLICE_X39Y22         FDCE                                         r  graphics/sd/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.819     0.545    graphics/sd/pixel_clock0
    SLICE_X39Y22         FDCE                                         r  graphics/sd/v_count_reg[8]/C
                         clock pessimism             -0.111     0.434    
                         clock uncertainty            0.213     0.647    
    SLICE_X39Y22         FDCE (Hold_fdce_C_D)         0.105     0.752    graphics/sd/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.752    
                         arrival time                           0.871    
  -------------------------------------------------------------------
                         slack                                  0.118    





---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock_1
  To Clock:  vga_sd_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack       18.947ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.663ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.947ns  (required time - arrival time)
  Source:                 srl_ramb18__1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock_1 rise@53.872ns)
  Data Path Delay:        10.133ns  (logic 4.784ns (47.214%)  route 5.349ns (52.786%))
  Logic Levels:           14  (CARRY4=9 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.124ns = ( 81.932 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 52.961 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.601    52.961    tile_clock
    RAMB18_X0Y6          RAMB18E1                                     r  srl_ramb18__1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[7])
                                                      2.454    55.415 r  srl_ramb18__1/DOBDO[7]
                         net (fo=1, routed)           1.016    56.431    snek/genblk1[5].part/green_out[3]_i_600_0[7]
    SLICE_X8Y16          LUT6 (Prop_lut6_I1_O)        0.124    56.555 f  snek/genblk1[5].part/green_out[3]_i_667/O
                         net (fo=1, routed)           0.968    57.523    snek/genblk1[5].part/green_out[3]_i_667_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I5_O)        0.124    57.647 f  snek/genblk1[5].part/green_out[3]_i_600/O
                         net (fo=1, routed)           0.788    58.435    snek/genblk1[4].part/v_match
    SLICE_X32Y14         LUT6 (Prop_lut6_I3_O)        0.124    58.559 r  snek/genblk1[4].part/green_out[3]_i_512/O
                         net (fo=1, routed)           0.433    58.992    snek/genblk1[3].part/green_out_reg[3]_i_345
    SLICE_X35Y14         LUT4 (Prop_lut4_I0_O)        0.124    59.116 r  snek/genblk1[3].part/green_out[3]_i_428/O
                         net (fo=1, routed)           0.000    59.116    snek/genblk1[3].part_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.666 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000    59.666    snek/green_out_reg[3]_i_345_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.780 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000    59.780    snek/green_out_reg[3]_i_264_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.894 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    59.894    snek/green_out_reg[3]_i_183_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.008 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    60.008    snek/green_out_reg[3]_i_102_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.122 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    60.122    snek/green_out_reg[3]_i_45_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.236 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    60.236    snek/green_out_reg[3]_i_16_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.350 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    60.350    snek/green_out_reg[3]_i_6_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.464 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    60.464    snek/green_out_reg[3]_i_3_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.621 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           2.143    62.765    graphics/sd/exists
    SLICE_X36Y23         LUT5 (Prop_lut5_I3_O)        0.329    63.094 r  graphics/sd/blue_out[2]_i_1__0/O
                         net (fo=1, routed)           0.000    63.094    graphics/sd/blue_out0[2]
    SLICE_X36Y23         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    79.734 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    80.248    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    80.502 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.430    81.932    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
                         clock pessimism              0.398    82.331    
                         clock uncertainty           -0.319    82.011    
    SLICE_X36Y23         FDCE (Setup_fdce_C_D)        0.029    82.040    graphics/sd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         82.040    
                         arrival time                         -63.094    
  -------------------------------------------------------------------
                         slack                                 18.947    

Slack (MET) :             18.967ns  (required time - arrival time)
  Source:                 srl_ramb18__1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock_1 rise@53.872ns)
  Data Path Delay:        10.159ns  (logic 4.810ns (47.349%)  route 5.349ns (52.651%))
  Logic Levels:           14  (CARRY4=9 LUT4=2 LUT6=3)
  Clock Path Skew:        2.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.124ns = ( 81.932 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 52.961 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.601    52.961    tile_clock
    RAMB18_X0Y6          RAMB18E1                                     r  srl_ramb18__1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[7])
                                                      2.454    55.415 r  srl_ramb18__1/DOBDO[7]
                         net (fo=1, routed)           1.016    56.431    snek/genblk1[5].part/green_out[3]_i_600_0[7]
    SLICE_X8Y16          LUT6 (Prop_lut6_I1_O)        0.124    56.555 f  snek/genblk1[5].part/green_out[3]_i_667/O
                         net (fo=1, routed)           0.968    57.523    snek/genblk1[5].part/green_out[3]_i_667_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I5_O)        0.124    57.647 f  snek/genblk1[5].part/green_out[3]_i_600/O
                         net (fo=1, routed)           0.788    58.435    snek/genblk1[4].part/v_match
    SLICE_X32Y14         LUT6 (Prop_lut6_I3_O)        0.124    58.559 r  snek/genblk1[4].part/green_out[3]_i_512/O
                         net (fo=1, routed)           0.433    58.992    snek/genblk1[3].part/green_out_reg[3]_i_345
    SLICE_X35Y14         LUT4 (Prop_lut4_I0_O)        0.124    59.116 r  snek/genblk1[3].part/green_out[3]_i_428/O
                         net (fo=1, routed)           0.000    59.116    snek/genblk1[3].part_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.666 r  snek/green_out_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000    59.666    snek/green_out_reg[3]_i_345_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.780 r  snek/green_out_reg[3]_i_264/CO[3]
                         net (fo=1, routed)           0.000    59.780    snek/green_out_reg[3]_i_264_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.894 r  snek/green_out_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    59.894    snek/green_out_reg[3]_i_183_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.008 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    60.008    snek/green_out_reg[3]_i_102_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.122 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    60.122    snek/green_out_reg[3]_i_45_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.236 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    60.236    snek/green_out_reg[3]_i_16_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.350 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    60.350    snek/green_out_reg[3]_i_6_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.464 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    60.464    snek/green_out_reg[3]_i_3_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.621 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           2.143    62.765    graphics/sd/exists
    SLICE_X36Y23         LUT4 (Prop_lut4_I1_O)        0.355    63.120 r  graphics/sd/green_out[3]_i_1/O
                         net (fo=1, routed)           0.000    63.120    graphics/sd/green_out0[3]
    SLICE_X36Y23         FDCE                                         r  graphics/sd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    79.734 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    80.248    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    80.502 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.430    81.932    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/green_out_reg[3]/C
                         clock pessimism              0.398    82.331    
                         clock uncertainty           -0.319    82.011    
    SLICE_X36Y23         FDCE (Setup_fdce_C_D)        0.075    82.086    graphics/sd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         82.086    
                         arrival time                         -63.120    
  -------------------------------------------------------------------
                         slack                                 18.967    

Slack (MET) :             20.451ns  (required time - arrival time)
  Source:                 srl_ramb18__43/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock_1 rise@53.872ns)
  Data Path Delay:        8.638ns  (logic 2.826ns (32.716%)  route 5.812ns (67.284%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        2.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.124ns = ( 81.932 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.918ns = ( 52.954 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.594    52.954    tile_clock
    RAMB18_X0Y9          RAMB18E1                                     r  srl_ramb18__43/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y9          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[5])
                                                      2.454    55.408 r  srl_ramb18__43/DOBDO[5]
                         net (fo=1, routed)           2.365    57.773    food/part/DOBDO[5]
    SLICE_X28Y24         LUT6 (Prop_lut6_I1_O)        0.124    57.897 f  food/part/i_3_LOPT_REMAP/O
                         net (fo=1, routed)           1.114    59.011    food/part/i_3/O_n
    SLICE_X28Y23         LUT6 (Prop_lut6_I5_O)        0.124    59.135 r  food/part/i_0_LOPT_REMAP/O
                         net (fo=4, routed)           2.333    61.468    graphics/sd/apple_exists
    SLICE_X36Y23         LUT4 (Prop_lut4_I3_O)        0.124    61.592 r  graphics/sd/red_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000    61.592    graphics/sd/red_out0[3]
    SLICE_X36Y23         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    79.734 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    80.248    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    80.502 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.430    81.932    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/red_out_reg[3]/C
                         clock pessimism              0.398    82.331    
                         clock uncertainty           -0.319    82.011    
    SLICE_X36Y23         FDCE (Setup_fdce_C_D)        0.031    82.042    graphics/sd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         82.042    
                         arrival time                         -61.592    
  -------------------------------------------------------------------
                         slack                                 20.451    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.663ns  (arrival time - required time)
  Source:                 srl_ramb18__43/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.772ns  (logic 0.921ns (33.228%)  route 1.851ns (66.772%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        1.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.543ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.596    -0.585    tile_clock
    RAMB18_X0Y9          RAMB18E1                                     r  srl_ramb18__43/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y9          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      0.585     0.000 r  srl_ramb18__43/DOADO[6]
                         net (fo=1, routed)           0.721     0.721    snek/genblk1[99].part/green_out[3]_i_12_0[6]
    SLICE_X35Y24         LUT6 (Prop_lut6_I3_O)        0.045     0.766 r  snek/genblk1[99].part/i_5_LOPT_REMAP/O
                         net (fo=1, routed)           0.308     1.074    snek/genblk1[99].part/i_5/O_n
    SLICE_X35Y22         LUT6 (Prop_lut6_I0_O)        0.045     1.119 r  snek/genblk1[99].part/i_0_LOPT_REMAP/O
                         net (fo=1, routed)           0.000     1.119    snek/genblk1[99].part_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     1.254 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.822     2.076    graphics/sd/exists
    SLICE_X36Y23         LUT4 (Prop_lut4_I1_O)        0.111     2.187 r  graphics/sd/green_out[3]_i_1/O
                         net (fo=1, routed)           0.000     2.187    graphics/sd/green_out0[3]
    SLICE_X36Y23         FDCE                                         r  graphics/sd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.817     0.543    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/green_out_reg[3]/C
                         clock pessimism              0.555     1.098    
                         clock uncertainty            0.319     1.417    
    SLICE_X36Y23         FDCE (Hold_fdce_C_D)         0.107     1.524    graphics/sd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 srl_ramb18__43/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.775ns  (logic 0.924ns (33.300%)  route 1.851ns (66.700%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.543ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.596    -0.585    tile_clock
    RAMB18_X0Y9          RAMB18E1                                     r  srl_ramb18__43/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y9          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      0.585     0.000 r  srl_ramb18__43/DOADO[6]
                         net (fo=1, routed)           0.721     0.721    snek/genblk1[99].part/green_out[3]_i_12_0[6]
    SLICE_X35Y24         LUT6 (Prop_lut6_I3_O)        0.045     0.766 r  snek/genblk1[99].part/i_5_LOPT_REMAP/O
                         net (fo=1, routed)           0.308     1.074    snek/genblk1[99].part/i_5/O_n
    SLICE_X35Y22         LUT6 (Prop_lut6_I0_O)        0.045     1.119 r  snek/genblk1[99].part/i_0_LOPT_REMAP/O
                         net (fo=1, routed)           0.000     1.119    snek/genblk1[99].part_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     1.254 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.822     2.076    graphics/sd/exists
    SLICE_X36Y23         LUT5 (Prop_lut5_I3_O)        0.114     2.190 r  graphics/sd/blue_out[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.190    graphics/sd/blue_out0[2]
    SLICE_X36Y23         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.817     0.543    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
                         clock pessimism              0.555     1.098    
                         clock uncertainty            0.319     1.417    
    SLICE_X36Y23         FDCE (Hold_fdce_C_D)         0.091     1.508    graphics/sd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.812ns  (arrival time - required time)
  Source:                 srl_ramb18__43/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.906ns  (logic 0.675ns (23.226%)  route 2.231ns (76.774%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.543ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.596    -0.585    tile_clock
    RAMB18_X0Y9          RAMB18E1                                     r  srl_ramb18__43/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y9          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      0.585     0.000 f  srl_ramb18__43/DOBDO[0]
                         net (fo=1, routed)           1.078     1.079    food/part/DOBDO[0]
    SLICE_X28Y23         LUT6 (Prop_lut6_I4_O)        0.045     1.124 r  food/part/i_0_LOPT_REMAP/O
                         net (fo=4, routed)           1.153     2.276    graphics/sd/apple_exists
    SLICE_X36Y23         LUT4 (Prop_lut4_I3_O)        0.045     2.321 r  graphics/sd/red_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     2.321    graphics/sd/red_out0[3]
    SLICE_X36Y23         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.817     0.543    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/red_out_reg[3]/C
                         clock pessimism              0.555     1.098    
                         clock uncertainty            0.319     1.417    
    SLICE_X36Y23         FDCE (Hold_fdce_C_D)         0.092     1.509    graphics/sd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  0.812    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          8687 Endpoints
Min Delay          8687 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            VGA_RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.769ns  (logic 5.099ns (37.036%)  route 8.670ns (62.964%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  SW_IBUF[15]_inst/O
                         net (fo=88, routed)          5.195     6.651    graphics/hd/SW_IBUF[1]
    SLICE_X37Y22         LUT3 (Prop_lut3_I1_O)        0.124     6.775 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.475    10.250    VGA_RED_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    13.769 r  VGA_RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.769    VGA_RED[1]
    H19                                                               r  VGA_RED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            VGA_RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.633ns  (logic 5.104ns (37.439%)  route 8.529ns (62.561%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  SW_IBUF[15]_inst/O
                         net (fo=88, routed)          5.195     6.651    graphics/hd/SW_IBUF[1]
    SLICE_X37Y22         LUT3 (Prop_lut3_I1_O)        0.124     6.775 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.334    10.109    VGA_RED_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    13.633 r  VGA_RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.633    VGA_RED[0]
    G19                                                               r  VGA_RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            VGA_VS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.445ns  (logic 5.279ns (39.268%)  route 8.165ns (60.732%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  SW_IBUF[15]_inst/O
                         net (fo=88, routed)          5.195     6.651    graphics/hd/SW_IBUF[1]
    SLICE_X37Y22         LUT3 (Prop_lut3_I1_O)        0.118     6.769 r  graphics/hd/VGA_VS_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.971     9.739    VGA_VS_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.705    13.445 r  VGA_VS_OBUF_inst/O
                         net (fo=0)                   0.000    13.445    VGA_VS
    R19                                                               r  VGA_VS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            VGA_RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.339ns  (logic 5.104ns (38.264%)  route 8.235ns (61.736%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  SW_IBUF[15]_inst/O
                         net (fo=88, routed)          5.195     6.651    graphics/hd/SW_IBUF[1]
    SLICE_X37Y22         LUT3 (Prop_lut3_I1_O)        0.124     6.775 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.041     9.815    VGA_RED_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    13.339 r  VGA_RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.339    VGA_RED[2]
    J19                                                               r  VGA_RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            VGA_RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.114ns  (logic 5.083ns (38.756%)  route 8.032ns (61.244%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  SW_IBUF[15]_inst/O
                         net (fo=88, routed)          5.195     6.651    graphics/hd/SW_IBUF[1]
    SLICE_X37Y22         LUT3 (Prop_lut3_I1_O)        0.124     6.775 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.837     9.612    VGA_RED_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502    13.114 r  VGA_RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.114    VGA_RED[3]
    N19                                                               r  VGA_RED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            VGA_GREEN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.787ns  (logic 5.111ns (39.968%)  route 7.676ns (60.032%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  SW_IBUF[15]_inst/O
                         net (fo=88, routed)          3.889     5.345    graphics/hd/SW_IBUF[1]
    SLICE_X34Y23         LUT3 (Prop_lut3_I1_O)        0.124     5.469 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.788     9.256    VGA_GREEN_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.530    12.787 r  VGA_GREEN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.787    VGA_GREEN[3]
    D17                                                               r  VGA_GREEN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            VGA_BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.351ns  (logic 5.314ns (43.021%)  route 7.037ns (56.979%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  SW_IBUF[15]_inst/O
                         net (fo=88, routed)          3.889     5.345    graphics/hd/SW_IBUF[1]
    SLICE_X34Y23         LUT3 (Prop_lut3_I1_O)        0.150     5.495 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           3.149     8.644    VGA_BLUE_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.707    12.351 r  VGA_BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.351    VGA_BLUE[1]
    L18                                                               r  VGA_BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            VGA_GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.283ns  (logic 5.086ns (41.402%)  route 7.198ns (58.598%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  SW_IBUF[15]_inst/O
                         net (fo=88, routed)          3.889     5.345    graphics/hd/SW_IBUF[1]
    SLICE_X34Y23         LUT3 (Prop_lut3_I1_O)        0.124     5.469 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.309     8.778    VGA_GREEN_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    12.283 r  VGA_GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.283    VGA_GREEN[1]
    H17                                                               r  VGA_GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            VGA_BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.225ns  (logic 5.329ns (43.590%)  route 6.896ns (56.410%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  SW_IBUF[15]_inst/O
                         net (fo=88, routed)          3.889     5.345    graphics/hd/SW_IBUF[1]
    SLICE_X34Y23         LUT3 (Prop_lut3_I1_O)        0.150     5.495 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           3.008     8.502    VGA_BLUE_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.723    12.225 r  VGA_BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.225    VGA_BLUE[2]
    K18                                                               r  VGA_BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            VGA_GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.156ns  (logic 5.109ns (42.031%)  route 7.047ns (57.969%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  SW_IBUF[15]_inst/O
                         net (fo=88, routed)          3.889     5.345    graphics/hd/SW_IBUF[1]
    SLICE_X34Y23         LUT3 (Prop_lut3_I1_O)        0.124     5.469 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.158     8.627    VGA_GREEN_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    12.156 r  VGA_GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.156    VGA_GREEN[2]
    G17                                                               r  VGA_GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/genblk1[37].on_bits_reg[37]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/genblk1[37].part/show_snake_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDCE                         0.000     0.000 r  snek/genblk1[37].on_bits_reg[37]/C
    SLICE_X41Y18         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  snek/genblk1[37].on_bits_reg[37]/Q
                         net (fo=1, routed)           0.056     0.197    snek/genblk1[37].part/on
    SLICE_X41Y18         FDCE                                         r  snek/genblk1[37].part/show_snake_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/genblk1[85].on_bits_reg[85]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/genblk1[85].part/show_snake_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDCE                         0.000     0.000 r  snek/genblk1[85].on_bits_reg[85]/C
    SLICE_X37Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  snek/genblk1[85].on_bits_reg[85]/Q
                         net (fo=1, routed)           0.056     0.197    snek/genblk1[85].part/on
    SLICE_X37Y21         FDCE                                         r  snek/genblk1[85].part/show_snake_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/genblk1[86].on_bits_reg[86]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/genblk1[86].part/show_snake_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDCE                         0.000     0.000 r  snek/genblk1[86].on_bits_reg[86]/C
    SLICE_X37Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  snek/genblk1[86].on_bits_reg[86]/Q
                         net (fo=1, routed)           0.056     0.197    snek/genblk1[86].part/on
    SLICE_X37Y21         FDCE                                         r  snek/genblk1[86].part/show_snake_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/genblk1[91].on_bits_reg[91]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/genblk1[91].part/show_snake_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDCE                         0.000     0.000 r  snek/genblk1[91].on_bits_reg[91]/C
    SLICE_X37Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  snek/genblk1[91].on_bits_reg[91]/Q
                         net (fo=1, routed)           0.056     0.197    snek/genblk1[91].part/on
    SLICE_X37Y21         FDCE                                         r  snek/genblk1[91].part/show_snake_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng_sync/sync_reg[0][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            food/rng_sync/sync_reg[1][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE                         0.000     0.000 r  food/rng_sync/sync_reg[0][4]/C
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  food/rng_sync/sync_reg[0][4]/Q
                         net (fo=1, routed)           0.058     0.199    food/rng_sync/sync_reg[0][4]
    SLICE_X28Y33         FDRE                                         r  food/rng_sync/sync_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/genblk1[46].on_bits_reg[46]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/genblk1[46].part/show_snake_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDCE                         0.000     0.000 r  snek/genblk1[46].on_bits_reg[46]/C
    SLICE_X40Y18         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  snek/genblk1[46].on_bits_reg[46]/Q
                         net (fo=1, routed)           0.058     0.199    snek/genblk1[46].part/on
    SLICE_X40Y18         FDCE                                         r  snek/genblk1[46].part/show_snake_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng_sync/sync_reg[0][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            food/rng_sync/sync_reg[1][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE                         0.000     0.000 r  food/rng_sync/sync_reg[0][5]/C
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  food/rng_sync/sync_reg[0][5]/Q
                         net (fo=1, routed)           0.059     0.200    food/rng_sync/sync_reg[0][5]
    SLICE_X28Y33         FDRE                                         r  food/rng_sync/sync_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/genblk1[91].cols_reg[91][2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            snek/genblk1[92].cols_reg[92][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.203ns  (logic 0.128ns (63.195%)  route 0.075ns (36.805%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         FDPE                         0.000     0.000 r  snek/genblk1[91].cols_reg[91][2]/C
    SLICE_X36Y27         FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  snek/genblk1[91].cols_reg[91][2]/Q
                         net (fo=3, routed)           0.075     0.203    snek/genblk1[91].cols_reg_n_0_[91][2]
    SLICE_X37Y27         FDPE                                         r  snek/genblk1[92].cols_reg[92][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng_sync/sync_reg[0][6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            food/rng_sync/sync_reg[1][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE                         0.000     0.000 r  food/rng_sync/sync_reg[0][6]/C
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  food/rng_sync/sync_reg[0][6]/Q
                         net (fo=1, routed)           0.062     0.203    food/rng_sync/sync_reg[0][6]
    SLICE_X28Y33         FDRE                                         r  food/rng_sync/sync_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/genblk1[71].cols_reg[71][3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/genblk1[71].part/cur_col_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.204ns  (logic 0.128ns (62.665%)  route 0.076ns (37.335%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y34         FDCE                         0.000     0.000 r  snek/genblk1[71].cols_reg[71][3]/C
    SLICE_X48Y34         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  snek/genblk1[71].cols_reg[71][3]/Q
                         net (fo=3, routed)           0.076     0.204    snek/genblk1[71].part/Q[3]
    SLICE_X49Y34         FDCE                                         r  snek/genblk1[71].part/cur_col_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_vga_clock
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_vga_clock'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_vga_clock fall edge)
                                                     25.000    25.000 f  
    W5                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414    25.414 f  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.894    graphics/clocks/inst/sys_clock_vga_clock
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142    22.752 f  graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    23.282    graphics/clocks/inst/clkfbout_vga_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    23.311 f  graphics/clocks/inst/clkf_buf/O
                         net (fo=1, routed)           0.817    24.127    graphics/clocks/inst/clkfbout_buf_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_vga_clock'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/clkfbout_vga_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    graphics/clocks/inst/clkfbout_buf_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_vga_clock_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_vga_clock_1'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.439ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_vga_clock_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    graphics/clocks/inst/sys_clock_vga_clock
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142    47.752 f  graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    48.282    graphics/clocks/inst/clkfbout_vga_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    48.311 f  graphics/clocks/inst/clkf_buf/O
                         net (fo=1, routed)           0.817    49.127    graphics/clocks/inst/clkfbout_buf_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_vga_clock_1'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.439ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/clkfbout_vga_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    graphics/clocks/inst/clkfbout_buf_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  tile_clock_vga_clock
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/found_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/snake_dead_reg_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.711ns  (logic 0.580ns (21.395%)  route 2.131ns (78.605%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.561    -0.951    snek/tile_clock
    SLICE_X37Y37         FDRE                                         r  snek/found_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  snek/found_hit_reg/Q
                         net (fo=3, routed)           1.779     1.285    snek/found_hit_reg_n_0
    SLICE_X28Y19         LUT3 (Prop_lut3_I2_O)        0.124     1.409 r  snek/snake_dead_i_1/O
                         net (fo=2, routed)           0.352     1.760    snek/snake_dead0
    SLICE_X28Y18         FDCE                                         r  snek/snake_dead_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/found_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/snake_dead_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.702ns  (logic 0.580ns (21.466%)  route 2.122ns (78.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.561    -0.951    snek/tile_clock
    SLICE_X37Y37         FDRE                                         r  snek/found_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  snek/found_hit_reg/Q
                         net (fo=3, routed)           1.779     1.285    snek/found_hit_reg_n_0
    SLICE_X28Y19         LUT3 (Prop_lut3_I2_O)        0.124     1.409 r  snek/snake_dead_i_1/O
                         net (fo=2, routed)           0.343     1.751    snek/snake_dead0
    SLICE_X28Y18         FDCE                                         r  snek/snake_dead_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/found_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/snake_dead_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.013ns  (logic 0.186ns (18.362%)  route 0.827ns (81.638%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.560    -0.621    snek/tile_clock
    SLICE_X37Y37         FDRE                                         r  snek/found_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  snek/found_hit_reg/Q
                         net (fo=3, routed)           0.705     0.225    snek/found_hit_reg_n_0
    SLICE_X28Y19         LUT3 (Prop_lut3_I2_O)        0.045     0.270 r  snek/snake_dead_i_1/O
                         net (fo=2, routed)           0.122     0.392    snek/snake_dead0
    SLICE_X28Y18         FDCE                                         r  snek/snake_dead_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/found_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/snake_dead_reg_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.016ns  (logic 0.186ns (18.308%)  route 0.830ns (81.692%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.560    -0.621    snek/tile_clock
    SLICE_X37Y37         FDRE                                         r  snek/found_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  snek/found_hit_reg/Q
                         net (fo=3, routed)           0.705     0.225    snek/found_hit_reg_n_0
    SLICE_X28Y19         LUT3 (Prop_lut3_I2_O)        0.045     0.270 r  snek/snake_dead_i_1/O
                         net (fo=2, routed)           0.125     0.395    snek/snake_dead0
    SLICE_X28Y18         FDCE                                         r  snek/snake_dead_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  tile_clock_vga_clock_1
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/found_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/snake_dead_reg_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.711ns  (logic 0.580ns (21.395%)  route 2.131ns (78.605%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.508ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.561    -0.951    snek/tile_clock
    SLICE_X37Y37         FDRE                                         r  snek/found_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  snek/found_hit_reg/Q
                         net (fo=3, routed)           1.779     1.285    snek/found_hit_reg_n_0
    SLICE_X28Y19         LUT3 (Prop_lut3_I2_O)        0.124     1.409 r  snek/snake_dead_i_1/O
                         net (fo=2, routed)           0.352     1.760    snek/snake_dead0
    SLICE_X28Y18         FDCE                                         r  snek/snake_dead_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/found_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/snake_dead_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.702ns  (logic 0.580ns (21.466%)  route 2.122ns (78.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.508ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.561    -0.951    snek/tile_clock
    SLICE_X37Y37         FDRE                                         r  snek/found_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  snek/found_hit_reg/Q
                         net (fo=3, routed)           1.779     1.285    snek/found_hit_reg_n_0
    SLICE_X28Y19         LUT3 (Prop_lut3_I2_O)        0.124     1.409 r  snek/snake_dead_i_1/O
                         net (fo=2, routed)           0.343     1.751    snek/snake_dead0
    SLICE_X28Y18         FDCE                                         r  snek/snake_dead_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/found_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/snake_dead_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.013ns  (logic 0.186ns (18.362%)  route 0.827ns (81.638%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.508ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.560    -0.621    snek/tile_clock
    SLICE_X37Y37         FDRE                                         r  snek/found_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  snek/found_hit_reg/Q
                         net (fo=3, routed)           0.705     0.225    snek/found_hit_reg_n_0
    SLICE_X28Y19         LUT3 (Prop_lut3_I2_O)        0.045     0.270 r  snek/snake_dead_i_1/O
                         net (fo=2, routed)           0.122     0.392    snek/snake_dead0
    SLICE_X28Y18         FDCE                                         r  snek/snake_dead_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/found_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/snake_dead_reg_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.016ns  (logic 0.186ns (18.308%)  route 0.830ns (81.692%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.508ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.560    -0.621    snek/tile_clock
    SLICE_X37Y37         FDRE                                         r  snek/found_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  snek/found_hit_reg/Q
                         net (fo=3, routed)           0.705     0.225    snek/found_hit_reg_n_0
    SLICE_X28Y19         LUT3 (Prop_lut3_I2_O)        0.045     0.270 r  snek/snake_dead_i_1/O
                         net (fo=2, routed)           0.125     0.395    snek/snake_dead0
    SLICE_X28Y18         FDCE                                         r  snek/snake_dead_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  vga_hd_vga_clock
  To Clock:  

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics/hd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_GREEN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.989ns  (logic 4.303ns (47.874%)  route 4.686ns (52.126%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.551     2.076    graphics/hd/pixel_clock01_out
    SLICE_X30Y21         FDCE                                         r  graphics/hd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDCE (Prop_fdce_C_Q)         0.478     2.554 r  graphics/hd/green_out_reg[3]/Q
                         net (fo=1, routed)           0.898     3.452    graphics/hd/sen_green_out[1]_8[3]
    SLICE_X34Y23         LUT3 (Prop_lut3_I0_O)        0.295     3.747 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.788     7.535    VGA_GREEN_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.530    11.065 r  VGA_GREEN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.065    VGA_GREEN[3]
    D17                                                               r  VGA_GREEN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/blue_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.589ns  (logic 4.373ns (50.920%)  route 4.215ns (49.080%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.551     2.076    graphics/hd/pixel_clock01_out
    SLICE_X30Y21         FDCE                                         r  graphics/hd/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDCE (Prop_fdce_C_Q)         0.518     2.594 r  graphics/hd/blue_out_reg[2]/Q
                         net (fo=1, routed)           1.067     3.661    graphics/hd/sen_blue_out[1]_9[2]
    SLICE_X34Y23         LUT3 (Prop_lut3_I0_O)        0.148     3.809 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           3.149     6.957    VGA_BLUE_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.707    10.665 r  VGA_BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.665    VGA_BLUE[1]
    L18                                                               r  VGA_BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.486ns  (logic 4.278ns (50.419%)  route 4.207ns (49.581%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.551     2.076    graphics/hd/pixel_clock01_out
    SLICE_X30Y21         FDCE                                         r  graphics/hd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDCE (Prop_fdce_C_Q)         0.478     2.554 r  graphics/hd/green_out_reg[3]/Q
                         net (fo=1, routed)           0.898     3.452    graphics/hd/sen_green_out[1]_8[3]
    SLICE_X34Y23         LUT3 (Prop_lut3_I0_O)        0.295     3.747 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.309     7.056    VGA_GREEN_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    10.562 r  VGA_GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.562    VGA_GREEN[1]
    H17                                                               r  VGA_GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/blue_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.463ns  (logic 4.389ns (51.858%)  route 4.074ns (48.142%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.551     2.076    graphics/hd/pixel_clock01_out
    SLICE_X30Y21         FDCE                                         r  graphics/hd/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDCE (Prop_fdce_C_Q)         0.518     2.594 r  graphics/hd/blue_out_reg[2]/Q
                         net (fo=1, routed)           1.067     3.661    graphics/hd/sen_blue_out[1]_9[2]
    SLICE_X34Y23         LUT3 (Prop_lut3_I0_O)        0.148     3.809 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           3.008     6.816    VGA_BLUE_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.723    10.539 r  VGA_BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.539    VGA_BLUE[2]
    K18                                                               r  VGA_BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.358ns  (logic 4.302ns (51.470%)  route 4.056ns (48.530%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.551     2.076    graphics/hd/pixel_clock01_out
    SLICE_X30Y21         FDCE                                         r  graphics/hd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDCE (Prop_fdce_C_Q)         0.478     2.554 r  graphics/hd/green_out_reg[3]/Q
                         net (fo=1, routed)           0.898     3.452    graphics/hd/sen_green_out[1]_8[3]
    SLICE_X34Y23         LUT3 (Prop_lut3_I0_O)        0.295     3.747 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.158     6.905    VGA_GREEN_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    10.434 r  VGA_GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.434    VGA_GREEN[2]
    G17                                                               r  VGA_GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/blue_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.277ns  (logic 4.365ns (52.739%)  route 3.912ns (47.261%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.551     2.076    graphics/hd/pixel_clock01_out
    SLICE_X30Y21         FDCE                                         r  graphics/hd/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDCE (Prop_fdce_C_Q)         0.518     2.594 r  graphics/hd/blue_out_reg[2]/Q
                         net (fo=1, routed)           1.067     3.661    graphics/hd/sen_blue_out[1]_9[2]
    SLICE_X34Y23         LUT3 (Prop_lut3_I0_O)        0.148     3.809 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           2.845     6.654    VGA_BLUE_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.699    10.353 r  VGA_BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.353    VGA_BLUE[0]
    N18                                                               r  VGA_BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.231ns  (logic 4.099ns (49.806%)  route 4.131ns (50.194%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.548     2.073    graphics/hd/pixel_clock01_out
    SLICE_X37Y22         FDCE                                         r  graphics/hd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDCE (Prop_fdce_C_Q)         0.456     2.529 r  graphics/hd/red_out_reg[3]/Q
                         net (fo=1, routed)           0.656     3.185    graphics/hd/sen_red_out[1]_7[3]
    SLICE_X37Y22         LUT3 (Prop_lut3_I0_O)        0.124     3.309 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.475     6.784    VGA_RED_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    10.304 r  VGA_RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.304    VGA_RED[1]
    H19                                                               r  VGA_RED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.094ns  (logic 4.104ns (50.701%)  route 3.990ns (49.299%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.548     2.073    graphics/hd/pixel_clock01_out
    SLICE_X37Y22         FDCE                                         r  graphics/hd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDCE (Prop_fdce_C_Q)         0.456     2.529 r  graphics/hd/red_out_reg[3]/Q
                         net (fo=1, routed)           0.656     3.185    graphics/hd/sen_red_out[1]_7[3]
    SLICE_X37Y22         LUT3 (Prop_lut3_I0_O)        0.124     3.309 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.334     6.643    VGA_RED_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    10.167 r  VGA_RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.167    VGA_RED[0]
    G19                                                               r  VGA_RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.057ns  (logic 4.294ns (53.292%)  route 3.763ns (46.708%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.551     2.076    graphics/hd/pixel_clock01_out
    SLICE_X30Y21         FDCE                                         r  graphics/hd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDCE (Prop_fdce_C_Q)         0.478     2.554 r  graphics/hd/green_out_reg[3]/Q
                         net (fo=1, routed)           0.898     3.452    graphics/hd/sen_green_out[1]_8[3]
    SLICE_X34Y23         LUT3 (Prop_lut3_I0_O)        0.295     3.747 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.865     6.612    VGA_GREEN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    10.133 r  VGA_GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.133    VGA_GREEN[0]
    J17                                                               r  VGA_GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.801ns  (logic 4.104ns (52.609%)  route 3.697ns (47.391%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.548     2.073    graphics/hd/pixel_clock01_out
    SLICE_X37Y22         FDCE                                         r  graphics/hd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDCE (Prop_fdce_C_Q)         0.456     2.529 r  graphics/hd/red_out_reg[3]/Q
                         net (fo=1, routed)           0.656     3.185    graphics/hd/sen_red_out[1]_7[3]
    SLICE_X37Y22         LUT3 (Prop_lut3_I0_O)        0.124     3.309 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.041     6.350    VGA_RED_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524     9.874 r  VGA_RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.874    VGA_RED[2]
    J19                                                               r  VGA_RED[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 food/rng/value_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng_sync/sync_reg[0][8]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.595ns  (logic 0.337ns (56.597%)  route 0.258ns (43.403%))
  Logic Levels:           0  
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.442    -1.553    food/rng/value_reg[19]_0
    SLICE_X28Y35         FDPE                                         r  food/rng/value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y35         FDPE (Prop_fdpe_C_Q)         0.337    -1.216 r  food/rng/value_reg[8]/Q
                         net (fo=2, routed)           0.258    -0.958    food/rng_sync/D[8]
    SLICE_X29Y35         FDRE                                         r  food/rng_sync/sync_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng_sync/sync_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.634ns  (logic 0.337ns (53.161%)  route 0.297ns (46.839%))
  Logic Levels:           0  
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.443    -1.552    food/rng/value_reg[19]_0
    SLICE_X28Y37         FDPE                                         r  food/rng/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y37         FDPE (Prop_fdpe_C_Q)         0.337    -1.215 r  food/rng/value_reg[1]/Q
                         net (fo=2, routed)           0.297    -0.918    food/rng_sync/D[1]
    SLICE_X29Y36         FDRE                                         r  food/rng_sync/sync_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng_sync/sync_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.639ns  (logic 0.367ns (57.450%)  route 0.272ns (42.550%))
  Logic Levels:           0  
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.442    -1.553    food/rng/value_reg[19]_0
    SLICE_X28Y35         FDPE                                         r  food/rng/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y35         FDPE (Prop_fdpe_C_Q)         0.367    -1.186 r  food/rng/value_reg[3]/Q
                         net (fo=2, routed)           0.272    -0.914    food/rng_sync/D[3]
    SLICE_X28Y33         FDRE                                         r  food/rng_sync/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng_sync/sync_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.664ns  (logic 0.367ns (55.245%)  route 0.297ns (44.755%))
  Logic Levels:           0  
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.442    -1.553    food/rng/value_reg[19]_0
    SLICE_X28Y35         FDPE                                         r  food/rng/value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y35         FDPE (Prop_fdpe_C_Q)         0.367    -1.186 r  food/rng/value_reg[2]/Q
                         net (fo=2, routed)           0.297    -0.889    food/rng_sync/D[2]
    SLICE_X28Y36         FDRE                                         r  food/rng_sync/sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng_sync/sync_reg[0][15]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.699ns  (logic 0.367ns (52.492%)  route 0.332ns (47.508%))
  Logic Levels:           0  
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.443    -1.552    food/rng/value_reg[19]_0
    SLICE_X28Y37         FDPE                                         r  food/rng/value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y37         FDPE (Prop_fdpe_C_Q)         0.367    -1.185 r  food/rng/value_reg[15]/Q
                         net (fo=2, routed)           0.332    -0.853    food/rng_sync/D[15]
    SLICE_X29Y37         FDRE                                         r  food/rng_sync/sync_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[12]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng_sync/sync_reg[0][12]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.706ns  (logic 0.418ns (59.215%)  route 0.288ns (40.785%))
  Logic Levels:           0  
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.440    -1.555    food/rng/value_reg[19]_0
    SLICE_X30Y35         FDPE                                         r  food/rng/value_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y35         FDPE (Prop_fdpe_C_Q)         0.418    -1.137 r  food/rng/value_reg[12]/Q
                         net (fo=2, routed)           0.288    -0.849    food/rng_sync/D[12]
    SLICE_X31Y36         FDRE                                         r  food/rng_sync/sync_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng_sync/sync_reg[0][11]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.707ns  (logic 0.418ns (59.131%)  route 0.289ns (40.869%))
  Logic Levels:           0  
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.440    -1.555    food/rng/value_reg[19]_0
    SLICE_X30Y35         FDPE                                         r  food/rng/value_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y35         FDPE (Prop_fdpe_C_Q)         0.418    -1.137 r  food/rng/value_reg[11]/Q
                         net (fo=2, routed)           0.289    -0.848    food/rng_sync/D[11]
    SLICE_X31Y36         FDRE                                         r  food/rng_sync/sync_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[14]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng_sync/sync_reg[0][14]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.715ns  (logic 0.418ns (58.432%)  route 0.297ns (41.568%))
  Logic Levels:           0  
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.441    -1.554    food/rng/value_reg[19]_0
    SLICE_X30Y37         FDPE                                         r  food/rng/value_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDPE (Prop_fdpe_C_Q)         0.418    -1.136 r  food/rng/value_reg[14]/Q
                         net (fo=2, routed)           0.297    -0.839    food/rng_sync/D[14]
    SLICE_X29Y37         FDRE                                         r  food/rng_sync/sync_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng_sync/sync_reg[0][10]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.728ns  (logic 0.418ns (57.397%)  route 0.310ns (42.603%))
  Logic Levels:           0  
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.440    -1.555    food/rng/value_reg[19]_0
    SLICE_X30Y35         FDPE                                         r  food/rng/value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y35         FDPE (Prop_fdpe_C_Q)         0.418    -1.137 r  food/rng/value_reg[10]/Q
                         net (fo=2, routed)           0.310    -0.827    food/rng_sync/D[10]
    SLICE_X29Y36         FDRE                                         r  food/rng_sync/sync_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng_sync/sync_reg[0][13]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.747ns  (logic 0.418ns (55.935%)  route 0.329ns (44.065%))
  Logic Levels:           0  
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.441    -1.554    food/rng/value_reg[19]_0
    SLICE_X30Y37         FDPE                                         r  food/rng/value_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDPE (Prop_fdpe_C_Q)         0.418    -1.136 r  food/rng/value_reg[13]/Q
                         net (fo=2, routed)           0.329    -0.807    food/rng_sync/D[13]
    SLICE_X31Y36         FDRE                                         r  food/rng_sync/sync_reg[0][13]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  vga_hd_vga_clock_1
  To Clock:  

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics/hd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_GREEN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.989ns  (logic 4.303ns (47.874%)  route 4.686ns (52.126%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.551     2.076    graphics/hd/pixel_clock01_out
    SLICE_X30Y21         FDCE                                         r  graphics/hd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDCE (Prop_fdce_C_Q)         0.478     2.554 r  graphics/hd/green_out_reg[3]/Q
                         net (fo=1, routed)           0.898     3.452    graphics/hd/sen_green_out[1]_8[3]
    SLICE_X34Y23         LUT3 (Prop_lut3_I0_O)        0.295     3.747 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.788     7.535    VGA_GREEN_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.530    11.065 r  VGA_GREEN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.065    VGA_GREEN[3]
    D17                                                               r  VGA_GREEN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/blue_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.589ns  (logic 4.373ns (50.920%)  route 4.215ns (49.080%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.551     2.076    graphics/hd/pixel_clock01_out
    SLICE_X30Y21         FDCE                                         r  graphics/hd/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDCE (Prop_fdce_C_Q)         0.518     2.594 r  graphics/hd/blue_out_reg[2]/Q
                         net (fo=1, routed)           1.067     3.661    graphics/hd/sen_blue_out[1]_9[2]
    SLICE_X34Y23         LUT3 (Prop_lut3_I0_O)        0.148     3.809 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           3.149     6.957    VGA_BLUE_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.707    10.665 r  VGA_BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.665    VGA_BLUE[1]
    L18                                                               r  VGA_BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.486ns  (logic 4.278ns (50.419%)  route 4.207ns (49.581%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.551     2.076    graphics/hd/pixel_clock01_out
    SLICE_X30Y21         FDCE                                         r  graphics/hd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDCE (Prop_fdce_C_Q)         0.478     2.554 r  graphics/hd/green_out_reg[3]/Q
                         net (fo=1, routed)           0.898     3.452    graphics/hd/sen_green_out[1]_8[3]
    SLICE_X34Y23         LUT3 (Prop_lut3_I0_O)        0.295     3.747 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.309     7.056    VGA_GREEN_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    10.562 r  VGA_GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.562    VGA_GREEN[1]
    H17                                                               r  VGA_GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/blue_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.463ns  (logic 4.389ns (51.858%)  route 4.074ns (48.142%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.551     2.076    graphics/hd/pixel_clock01_out
    SLICE_X30Y21         FDCE                                         r  graphics/hd/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDCE (Prop_fdce_C_Q)         0.518     2.594 r  graphics/hd/blue_out_reg[2]/Q
                         net (fo=1, routed)           1.067     3.661    graphics/hd/sen_blue_out[1]_9[2]
    SLICE_X34Y23         LUT3 (Prop_lut3_I0_O)        0.148     3.809 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           3.008     6.816    VGA_BLUE_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.723    10.539 r  VGA_BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.539    VGA_BLUE[2]
    K18                                                               r  VGA_BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.358ns  (logic 4.302ns (51.470%)  route 4.056ns (48.530%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.551     2.076    graphics/hd/pixel_clock01_out
    SLICE_X30Y21         FDCE                                         r  graphics/hd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDCE (Prop_fdce_C_Q)         0.478     2.554 r  graphics/hd/green_out_reg[3]/Q
                         net (fo=1, routed)           0.898     3.452    graphics/hd/sen_green_out[1]_8[3]
    SLICE_X34Y23         LUT3 (Prop_lut3_I0_O)        0.295     3.747 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.158     6.905    VGA_GREEN_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    10.434 r  VGA_GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.434    VGA_GREEN[2]
    G17                                                               r  VGA_GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/blue_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.277ns  (logic 4.365ns (52.739%)  route 3.912ns (47.261%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.551     2.076    graphics/hd/pixel_clock01_out
    SLICE_X30Y21         FDCE                                         r  graphics/hd/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDCE (Prop_fdce_C_Q)         0.518     2.594 r  graphics/hd/blue_out_reg[2]/Q
                         net (fo=1, routed)           1.067     3.661    graphics/hd/sen_blue_out[1]_9[2]
    SLICE_X34Y23         LUT3 (Prop_lut3_I0_O)        0.148     3.809 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           2.845     6.654    VGA_BLUE_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.699    10.353 r  VGA_BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.353    VGA_BLUE[0]
    N18                                                               r  VGA_BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.231ns  (logic 4.099ns (49.806%)  route 4.131ns (50.194%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.548     2.073    graphics/hd/pixel_clock01_out
    SLICE_X37Y22         FDCE                                         r  graphics/hd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDCE (Prop_fdce_C_Q)         0.456     2.529 r  graphics/hd/red_out_reg[3]/Q
                         net (fo=1, routed)           0.656     3.185    graphics/hd/sen_red_out[1]_7[3]
    SLICE_X37Y22         LUT3 (Prop_lut3_I0_O)        0.124     3.309 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.475     6.784    VGA_RED_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    10.304 r  VGA_RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.304    VGA_RED[1]
    H19                                                               r  VGA_RED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.094ns  (logic 4.104ns (50.701%)  route 3.990ns (49.299%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.548     2.073    graphics/hd/pixel_clock01_out
    SLICE_X37Y22         FDCE                                         r  graphics/hd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDCE (Prop_fdce_C_Q)         0.456     2.529 r  graphics/hd/red_out_reg[3]/Q
                         net (fo=1, routed)           0.656     3.185    graphics/hd/sen_red_out[1]_7[3]
    SLICE_X37Y22         LUT3 (Prop_lut3_I0_O)        0.124     3.309 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.334     6.643    VGA_RED_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    10.167 r  VGA_RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.167    VGA_RED[0]
    G19                                                               r  VGA_RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.057ns  (logic 4.294ns (53.292%)  route 3.763ns (46.708%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.551     2.076    graphics/hd/pixel_clock01_out
    SLICE_X30Y21         FDCE                                         r  graphics/hd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDCE (Prop_fdce_C_Q)         0.478     2.554 r  graphics/hd/green_out_reg[3]/Q
                         net (fo=1, routed)           0.898     3.452    graphics/hd/sen_green_out[1]_8[3]
    SLICE_X34Y23         LUT3 (Prop_lut3_I0_O)        0.295     3.747 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.865     6.612    VGA_GREEN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    10.133 r  VGA_GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.133    VGA_GREEN[0]
    J17                                                               r  VGA_GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.801ns  (logic 4.104ns (52.609%)  route 3.697ns (47.391%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.152 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.580     0.429    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.525 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.548     2.073    graphics/hd/pixel_clock01_out
    SLICE_X37Y22         FDCE                                         r  graphics/hd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDCE (Prop_fdce_C_Q)         0.456     2.529 r  graphics/hd/red_out_reg[3]/Q
                         net (fo=1, routed)           0.656     3.185    graphics/hd/sen_red_out[1]_7[3]
    SLICE_X37Y22         LUT3 (Prop_lut3_I0_O)        0.124     3.309 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.041     6.350    VGA_RED_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524     9.874 r  VGA_RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.874    VGA_RED[2]
    J19                                                               r  VGA_RED[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 food/rng/value_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng_sync/sync_reg[0][8]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.595ns  (logic 0.337ns (56.597%)  route 0.258ns (43.403%))
  Logic Levels:           0  
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.442    -1.553    food/rng/value_reg[19]_0
    SLICE_X28Y35         FDPE                                         r  food/rng/value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y35         FDPE (Prop_fdpe_C_Q)         0.337    -1.216 r  food/rng/value_reg[8]/Q
                         net (fo=2, routed)           0.258    -0.958    food/rng_sync/D[8]
    SLICE_X29Y35         FDRE                                         r  food/rng_sync/sync_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng_sync/sync_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.634ns  (logic 0.337ns (53.161%)  route 0.297ns (46.839%))
  Logic Levels:           0  
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.443    -1.552    food/rng/value_reg[19]_0
    SLICE_X28Y37         FDPE                                         r  food/rng/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y37         FDPE (Prop_fdpe_C_Q)         0.337    -1.215 r  food/rng/value_reg[1]/Q
                         net (fo=2, routed)           0.297    -0.918    food/rng_sync/D[1]
    SLICE_X29Y36         FDRE                                         r  food/rng_sync/sync_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng_sync/sync_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.639ns  (logic 0.367ns (57.450%)  route 0.272ns (42.550%))
  Logic Levels:           0  
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.442    -1.553    food/rng/value_reg[19]_0
    SLICE_X28Y35         FDPE                                         r  food/rng/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y35         FDPE (Prop_fdpe_C_Q)         0.367    -1.186 r  food/rng/value_reg[3]/Q
                         net (fo=2, routed)           0.272    -0.914    food/rng_sync/D[3]
    SLICE_X28Y33         FDRE                                         r  food/rng_sync/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng_sync/sync_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.664ns  (logic 0.367ns (55.245%)  route 0.297ns (44.755%))
  Logic Levels:           0  
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.442    -1.553    food/rng/value_reg[19]_0
    SLICE_X28Y35         FDPE                                         r  food/rng/value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y35         FDPE (Prop_fdpe_C_Q)         0.367    -1.186 r  food/rng/value_reg[2]/Q
                         net (fo=2, routed)           0.297    -0.889    food/rng_sync/D[2]
    SLICE_X28Y36         FDRE                                         r  food/rng_sync/sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng_sync/sync_reg[0][15]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.699ns  (logic 0.367ns (52.492%)  route 0.332ns (47.508%))
  Logic Levels:           0  
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.443    -1.552    food/rng/value_reg[19]_0
    SLICE_X28Y37         FDPE                                         r  food/rng/value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y37         FDPE (Prop_fdpe_C_Q)         0.367    -1.185 r  food/rng/value_reg[15]/Q
                         net (fo=2, routed)           0.332    -0.853    food/rng_sync/D[15]
    SLICE_X29Y37         FDRE                                         r  food/rng_sync/sync_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[12]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng_sync/sync_reg[0][12]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.706ns  (logic 0.418ns (59.215%)  route 0.288ns (40.785%))
  Logic Levels:           0  
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.440    -1.555    food/rng/value_reg[19]_0
    SLICE_X30Y35         FDPE                                         r  food/rng/value_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y35         FDPE (Prop_fdpe_C_Q)         0.418    -1.137 r  food/rng/value_reg[12]/Q
                         net (fo=2, routed)           0.288    -0.849    food/rng_sync/D[12]
    SLICE_X31Y36         FDRE                                         r  food/rng_sync/sync_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng_sync/sync_reg[0][11]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.707ns  (logic 0.418ns (59.131%)  route 0.289ns (40.869%))
  Logic Levels:           0  
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.440    -1.555    food/rng/value_reg[19]_0
    SLICE_X30Y35         FDPE                                         r  food/rng/value_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y35         FDPE (Prop_fdpe_C_Q)         0.418    -1.137 r  food/rng/value_reg[11]/Q
                         net (fo=2, routed)           0.289    -0.848    food/rng_sync/D[11]
    SLICE_X31Y36         FDRE                                         r  food/rng_sync/sync_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[14]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng_sync/sync_reg[0][14]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.715ns  (logic 0.418ns (58.432%)  route 0.297ns (41.568%))
  Logic Levels:           0  
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.441    -1.554    food/rng/value_reg[19]_0
    SLICE_X30Y37         FDPE                                         r  food/rng/value_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDPE (Prop_fdpe_C_Q)         0.418    -1.136 r  food/rng/value_reg[14]/Q
                         net (fo=2, routed)           0.297    -0.839    food/rng_sync/D[14]
    SLICE_X29Y37         FDRE                                         r  food/rng_sync/sync_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng_sync/sync_reg[0][10]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.728ns  (logic 0.418ns (57.397%)  route 0.310ns (42.603%))
  Logic Levels:           0  
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.440    -1.555    food/rng/value_reg[19]_0
    SLICE_X30Y35         FDPE                                         r  food/rng/value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y35         FDPE (Prop_fdpe_C_Q)         0.418    -1.137 r  food/rng/value_reg[10]/Q
                         net (fo=2, routed)           0.310    -0.827    food/rng_sync/D[10]
    SLICE_X29Y36         FDRE                                         r  food/rng_sync/sync_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng_sync/sync_reg[0][13]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.747ns  (logic 0.418ns (55.935%)  route 0.329ns (44.065%))
  Logic Levels:           0  
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.441    -1.554    food/rng/value_reg[19]_0
    SLICE_X30Y37         FDPE                                         r  food/rng/value_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDPE (Prop_fdpe_C_Q)         0.418    -1.136 r  food/rng/value_reg[13]/Q
                         net (fo=2, routed)           0.329    -0.807    food/rng_sync/D[13]
    SLICE_X31Y36         FDRE                                         r  food/rng_sync/sync_reg[0][13]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  vga_sd_vga_clock
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics/sd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_GREEN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.794ns  (logic 4.248ns (48.311%)  route 4.546ns (51.689%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.547     2.060    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDCE (Prop_fdce_C_Q)         0.419     2.479 r  graphics/sd/green_out_reg[3]/Q
                         net (fo=1, routed)           0.758     3.237    graphics/hd/sen_green_out[0]_2[0]
    SLICE_X34Y23         LUT3 (Prop_lut3_I2_O)        0.299     3.536 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.788     7.324    VGA_GREEN_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.530    10.854 r  VGA_GREEN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.854    VGA_GREEN[3]
    D17                                                               r  VGA_GREEN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.291ns  (logic 4.223ns (50.942%)  route 4.067ns (49.058%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.547     2.060    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDCE (Prop_fdce_C_Q)         0.419     2.479 r  graphics/sd/green_out_reg[3]/Q
                         net (fo=1, routed)           0.758     3.237    graphics/hd/sen_green_out[0]_2[0]
    SLICE_X34Y23         LUT3 (Prop_lut3_I2_O)        0.299     3.536 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.309     6.845    VGA_GREEN_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    10.351 r  VGA_GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.351    VGA_GREEN[1]
    H17                                                               r  VGA_GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/blue_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.278ns  (logic 4.309ns (52.057%)  route 3.969ns (47.943%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.547     2.060    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDCE (Prop_fdce_C_Q)         0.456     2.516 r  graphics/sd/blue_out_reg[2]/Q
                         net (fo=1, routed)           0.820     3.336    graphics/hd/sen_blue_out[0]_3[0]
    SLICE_X34Y23         LUT3 (Prop_lut3_I2_O)        0.146     3.482 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           3.149     6.631    VGA_BLUE_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.707    10.338 r  VGA_BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.338    VGA_BLUE[1]
    L18                                                               r  VGA_BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/v_sync_line_reg/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_VS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.233ns  (logic 4.448ns (54.028%)  route 3.785ns (45.972%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.547     2.060    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/v_sync_line_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDCE (Prop_fdce_C_Q)         0.419     2.479 r  graphics/sd/v_sync_line_reg/Q
                         net (fo=1, routed)           0.814     3.293    graphics/hd/sen_v_sync_line[0]_5
    SLICE_X37Y22         LUT3 (Prop_lut3_I2_O)        0.324     3.617 r  graphics/hd/VGA_VS_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.971     6.588    VGA_VS_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.705    10.293 r  VGA_VS_OBUF_inst/O
                         net (fo=0)                   0.000    10.293    VGA_VS
    R19                                                               r  VGA_VS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.163ns  (logic 4.247ns (52.027%)  route 3.916ns (47.973%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.547     2.060    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDCE (Prop_fdce_C_Q)         0.419     2.479 r  graphics/sd/green_out_reg[3]/Q
                         net (fo=1, routed)           0.758     3.237    graphics/hd/sen_green_out[0]_2[0]
    SLICE_X34Y23         LUT3 (Prop_lut3_I2_O)        0.299     3.536 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.158     6.694    VGA_GREEN_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    10.223 r  VGA_GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.223    VGA_GREEN[2]
    G17                                                               r  VGA_GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/blue_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.152ns  (logic 4.325ns (53.049%)  route 3.828ns (46.951%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.547     2.060    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDCE (Prop_fdce_C_Q)         0.456     2.516 r  graphics/sd/blue_out_reg[2]/Q
                         net (fo=1, routed)           0.820     3.336    graphics/hd/sen_blue_out[0]_3[0]
    SLICE_X34Y23         LUT3 (Prop_lut3_I2_O)        0.146     3.482 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           3.008     6.490    VGA_BLUE_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.723    10.212 r  VGA_BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.212    VGA_BLUE[2]
    K18                                                               r  VGA_BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.150ns  (logic 4.099ns (50.295%)  route 4.051ns (49.705%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.547     2.060    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDCE (Prop_fdce_C_Q)         0.456     2.516 r  graphics/sd/red_out_reg[3]/Q
                         net (fo=1, routed)           0.576     3.092    graphics/hd/sen_red_out[0]_1[0]
    SLICE_X37Y22         LUT3 (Prop_lut3_I2_O)        0.124     3.216 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.475     6.691    VGA_RED_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    10.210 r  VGA_RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.210    VGA_RED[1]
    H19                                                               r  VGA_RED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.014ns  (logic 4.104ns (51.208%)  route 3.910ns (48.792%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.547     2.060    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDCE (Prop_fdce_C_Q)         0.456     2.516 r  graphics/sd/red_out_reg[3]/Q
                         net (fo=1, routed)           0.576     3.092    graphics/hd/sen_red_out[0]_1[0]
    SLICE_X37Y22         LUT3 (Prop_lut3_I2_O)        0.124     3.216 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.334     6.550    VGA_RED_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    10.074 r  VGA_RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.074    VGA_RED[0]
    G19                                                               r  VGA_RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/blue_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.967ns  (logic 4.301ns (53.992%)  route 3.665ns (46.008%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.547     2.060    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDCE (Prop_fdce_C_Q)         0.456     2.516 r  graphics/sd/blue_out_reg[2]/Q
                         net (fo=1, routed)           0.820     3.336    graphics/hd/sen_blue_out[0]_3[0]
    SLICE_X34Y23         LUT3 (Prop_lut3_I2_O)        0.146     3.482 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           2.845     6.327    VGA_BLUE_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.699    10.026 r  VGA_BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.026    VGA_BLUE[0]
    N18                                                               r  VGA_BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.862ns  (logic 4.239ns (53.915%)  route 3.623ns (46.085%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.547     2.060    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDCE (Prop_fdce_C_Q)         0.419     2.479 r  graphics/sd/green_out_reg[3]/Q
                         net (fo=1, routed)           0.758     3.237    graphics/hd/sen_green_out[0]_2[0]
    SLICE_X34Y23         LUT3 (Prop_lut3_I2_O)        0.299     3.536 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.865     6.401    VGA_GREEN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521     9.922 r  VGA_GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.922    VGA_GREEN[0]
    J17                                                               r  VGA_GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics/sd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.516ns  (logic 1.390ns (55.234%)  route 1.126ns (44.766%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.551     0.432    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDCE (Prop_fdce_C_Q)         0.141     0.573 r  graphics/sd/red_out_reg[3]/Q
                         net (fo=1, routed)           0.191     0.764    graphics/hd/sen_red_out[0]_1[0]
    SLICE_X37Y22         LUT3 (Prop_lut3_I2_O)        0.045     0.809 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.935     1.745    VGA_RED_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         1.204     2.948 r  VGA_RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.948    VGA_RED[3]
    N19                                                               r  VGA_RED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/h_sync_line_reg/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_HS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.527ns  (logic 1.407ns (55.660%)  route 1.121ns (44.340%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.555     0.436    graphics/sd/pixel_clock0
    SLICE_X38Y30         FDCE                                         r  graphics/sd/h_sync_line_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDCE (Prop_fdce_C_Q)         0.164     0.600 r  graphics/sd/h_sync_line_reg/Q
                         net (fo=1, routed)           0.226     0.826    graphics/hd/sen_h_sync_line[0]_4
    SLICE_X38Y37         LUT3 (Prop_lut3_I2_O)        0.045     0.871 r  graphics/hd/VGA_HS_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.895     1.766    VGA_HS_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     2.964 r  VGA_HS_OBUF_inst/O
                         net (fo=0)                   0.000     2.964    VGA_HS
    P19                                                               r  VGA_HS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.628ns  (logic 1.411ns (53.695%)  route 1.217ns (46.305%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.551     0.432    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDCE (Prop_fdce_C_Q)         0.141     0.573 r  graphics/sd/red_out_reg[3]/Q
                         net (fo=1, routed)           0.191     0.764    graphics/hd/sen_red_out[0]_1[0]
    SLICE_X37Y22         LUT3 (Prop_lut3_I2_O)        0.045     0.809 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.026     1.835    VGA_RED_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         1.225     3.060 r  VGA_RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.060    VGA_RED[2]
    J19                                                               r  VGA_RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.650ns  (logic 1.449ns (54.672%)  route 1.201ns (45.328%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.551     0.432    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDCE (Prop_fdce_C_Q)         0.128     0.560 r  graphics/sd/green_out_reg[3]/Q
                         net (fo=1, routed)           0.242     0.802    graphics/hd/sen_green_out[0]_2[0]
    SLICE_X34Y23         LUT3 (Prop_lut3_I2_O)        0.099     0.901 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.959     1.861    VGA_GREEN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.222     3.082 r  VGA_GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.082    VGA_GREEN[0]
    J17                                                               r  VGA_GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/blue_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.699ns  (logic 1.448ns (53.636%)  route 1.251ns (46.364%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.551     0.432    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDCE (Prop_fdce_C_Q)         0.141     0.573 r  graphics/sd/blue_out_reg[2]/Q
                         net (fo=1, routed)           0.291     0.864    graphics/hd/sen_blue_out[0]_3[0]
    SLICE_X34Y23         LUT3 (Prop_lut3_I2_O)        0.044     0.908 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           0.960     1.869    VGA_BLUE_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.263     3.131 r  VGA_BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.131    VGA_BLUE[0]
    N18                                                               r  VGA_BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.757ns  (logic 1.411ns (51.171%)  route 1.346ns (48.829%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.551     0.432    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDCE (Prop_fdce_C_Q)         0.141     0.573 r  graphics/sd/red_out_reg[3]/Q
                         net (fo=1, routed)           0.191     0.764    graphics/hd/sen_red_out[0]_1[0]
    SLICE_X37Y22         LUT3 (Prop_lut3_I2_O)        0.045     0.809 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.155     1.964    VGA_RED_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.225     3.189 r  VGA_RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.189    VGA_RED[0]
    G19                                                               r  VGA_RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/v_sync_line_reg/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_VS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.773ns  (logic 1.491ns (53.794%)  route 1.281ns (46.206%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.551     0.432    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/v_sync_line_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDCE (Prop_fdce_C_Q)         0.128     0.560 r  graphics/sd/v_sync_line_reg/Q
                         net (fo=1, routed)           0.283     0.844    graphics/hd/sen_v_sync_line[0]_5
    SLICE_X37Y22         LUT3 (Prop_lut3_I2_O)        0.097     0.941 r  graphics/hd/VGA_VS_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.998     1.938    VGA_VS_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.266     3.205 r  VGA_VS_OBUF_inst/O
                         net (fo=0)                   0.000     3.205    VGA_VS
    R19                                                               r  VGA_VS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/blue_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.780ns  (logic 1.471ns (52.897%)  route 1.310ns (47.103%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.551     0.432    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDCE (Prop_fdce_C_Q)         0.141     0.573 r  graphics/sd/blue_out_reg[2]/Q
                         net (fo=1, routed)           0.291     0.864    graphics/hd/sen_blue_out[0]_3[0]
    SLICE_X34Y23         LUT3 (Prop_lut3_I2_O)        0.044     0.908 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           1.019     1.927    VGA_BLUE_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         1.286     3.213 r  VGA_BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.213    VGA_BLUE[2]
    K18                                                               r  VGA_BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.783ns  (logic 1.457ns (52.350%)  route 1.326ns (47.650%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.551     0.432    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDCE (Prop_fdce_C_Q)         0.128     0.560 r  graphics/sd/green_out_reg[3]/Q
                         net (fo=1, routed)           0.242     0.802    graphics/hd/sen_green_out[0]_2[0]
    SLICE_X34Y23         LUT3 (Prop_lut3_I2_O)        0.099     0.901 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.084     1.985    VGA_GREEN_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         1.230     3.215 r  VGA_GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.215    VGA_GREEN[2]
    G17                                                               r  VGA_GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.807ns  (logic 1.406ns (50.092%)  route 1.401ns (49.908%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.551     0.432    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDCE (Prop_fdce_C_Q)         0.141     0.573 r  graphics/sd/red_out_reg[3]/Q
                         net (fo=1, routed)           0.191     0.764    graphics/hd/sen_red_out[0]_1[0]
    SLICE_X37Y22         LUT3 (Prop_lut3_I2_O)        0.045     0.809 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.210     2.019    VGA_RED_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         1.220     3.240 r  VGA_RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.240    VGA_RED[1]
    H19                                                               r  VGA_RED[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  vga_sd_vga_clock_1
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics/sd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_GREEN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.794ns  (logic 4.248ns (48.311%)  route 4.546ns (51.689%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.547     2.060    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDCE (Prop_fdce_C_Q)         0.419     2.479 r  graphics/sd/green_out_reg[3]/Q
                         net (fo=1, routed)           0.758     3.237    graphics/hd/sen_green_out[0]_2[0]
    SLICE_X34Y23         LUT3 (Prop_lut3_I2_O)        0.299     3.536 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.788     7.324    VGA_GREEN_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.530    10.854 r  VGA_GREEN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.854    VGA_GREEN[3]
    D17                                                               r  VGA_GREEN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.291ns  (logic 4.223ns (50.942%)  route 4.067ns (49.058%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.547     2.060    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDCE (Prop_fdce_C_Q)         0.419     2.479 r  graphics/sd/green_out_reg[3]/Q
                         net (fo=1, routed)           0.758     3.237    graphics/hd/sen_green_out[0]_2[0]
    SLICE_X34Y23         LUT3 (Prop_lut3_I2_O)        0.299     3.536 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.309     6.845    VGA_GREEN_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    10.351 r  VGA_GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.351    VGA_GREEN[1]
    H17                                                               r  VGA_GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/blue_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.278ns  (logic 4.309ns (52.057%)  route 3.969ns (47.943%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.547     2.060    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDCE (Prop_fdce_C_Q)         0.456     2.516 r  graphics/sd/blue_out_reg[2]/Q
                         net (fo=1, routed)           0.820     3.336    graphics/hd/sen_blue_out[0]_3[0]
    SLICE_X34Y23         LUT3 (Prop_lut3_I2_O)        0.146     3.482 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           3.149     6.631    VGA_BLUE_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.707    10.338 r  VGA_BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.338    VGA_BLUE[1]
    L18                                                               r  VGA_BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/v_sync_line_reg/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_VS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.233ns  (logic 4.448ns (54.028%)  route 3.785ns (45.972%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.547     2.060    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/v_sync_line_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDCE (Prop_fdce_C_Q)         0.419     2.479 r  graphics/sd/v_sync_line_reg/Q
                         net (fo=1, routed)           0.814     3.293    graphics/hd/sen_v_sync_line[0]_5
    SLICE_X37Y22         LUT3 (Prop_lut3_I2_O)        0.324     3.617 r  graphics/hd/VGA_VS_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.971     6.588    VGA_VS_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.705    10.293 r  VGA_VS_OBUF_inst/O
                         net (fo=0)                   0.000    10.293    VGA_VS
    R19                                                               r  VGA_VS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.163ns  (logic 4.247ns (52.027%)  route 3.916ns (47.973%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.547     2.060    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDCE (Prop_fdce_C_Q)         0.419     2.479 r  graphics/sd/green_out_reg[3]/Q
                         net (fo=1, routed)           0.758     3.237    graphics/hd/sen_green_out[0]_2[0]
    SLICE_X34Y23         LUT3 (Prop_lut3_I2_O)        0.299     3.536 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.158     6.694    VGA_GREEN_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    10.223 r  VGA_GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.223    VGA_GREEN[2]
    G17                                                               r  VGA_GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/blue_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.152ns  (logic 4.325ns (53.049%)  route 3.828ns (46.951%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.547     2.060    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDCE (Prop_fdce_C_Q)         0.456     2.516 r  graphics/sd/blue_out_reg[2]/Q
                         net (fo=1, routed)           0.820     3.336    graphics/hd/sen_blue_out[0]_3[0]
    SLICE_X34Y23         LUT3 (Prop_lut3_I2_O)        0.146     3.482 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           3.008     6.490    VGA_BLUE_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.723    10.212 r  VGA_BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.212    VGA_BLUE[2]
    K18                                                               r  VGA_BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.150ns  (logic 4.099ns (50.295%)  route 4.051ns (49.705%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.547     2.060    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDCE (Prop_fdce_C_Q)         0.456     2.516 r  graphics/sd/red_out_reg[3]/Q
                         net (fo=1, routed)           0.576     3.092    graphics/hd/sen_red_out[0]_1[0]
    SLICE_X37Y22         LUT3 (Prop_lut3_I2_O)        0.124     3.216 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.475     6.691    VGA_RED_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    10.210 r  VGA_RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.210    VGA_RED[1]
    H19                                                               r  VGA_RED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.014ns  (logic 4.104ns (51.208%)  route 3.910ns (48.792%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.547     2.060    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDCE (Prop_fdce_C_Q)         0.456     2.516 r  graphics/sd/red_out_reg[3]/Q
                         net (fo=1, routed)           0.576     3.092    graphics/hd/sen_red_out[0]_1[0]
    SLICE_X37Y22         LUT3 (Prop_lut3_I2_O)        0.124     3.216 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.334     6.550    VGA_RED_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    10.074 r  VGA_RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.074    VGA_RED[0]
    G19                                                               r  VGA_RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/blue_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.967ns  (logic 4.301ns (53.992%)  route 3.665ns (46.008%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.547     2.060    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDCE (Prop_fdce_C_Q)         0.456     2.516 r  graphics/sd/blue_out_reg[2]/Q
                         net (fo=1, routed)           0.820     3.336    graphics/hd/sen_blue_out[0]_3[0]
    SLICE_X34Y23         LUT3 (Prop_lut3_I2_O)        0.146     3.482 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           2.845     6.327    VGA_BLUE_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.699    10.026 r  VGA_BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.026    VGA_BLUE[0]
    N18                                                               r  VGA_BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.862ns  (logic 4.239ns (53.915%)  route 3.623ns (46.085%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150    -0.356 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.570     0.215    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.298     0.513 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.547     2.060    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDCE (Prop_fdce_C_Q)         0.419     2.479 r  graphics/sd/green_out_reg[3]/Q
                         net (fo=1, routed)           0.758     3.237    graphics/hd/sen_green_out[0]_2[0]
    SLICE_X34Y23         LUT3 (Prop_lut3_I2_O)        0.299     3.536 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.865     6.401    VGA_GREEN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521     9.922 r  VGA_GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.922    VGA_GREEN[0]
    J17                                                               r  VGA_GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics/sd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.516ns  (logic 1.390ns (55.234%)  route 1.126ns (44.766%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.551     0.432    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDCE (Prop_fdce_C_Q)         0.141     0.573 r  graphics/sd/red_out_reg[3]/Q
                         net (fo=1, routed)           0.191     0.764    graphics/hd/sen_red_out[0]_1[0]
    SLICE_X37Y22         LUT3 (Prop_lut3_I2_O)        0.045     0.809 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.935     1.745    VGA_RED_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         1.204     2.948 r  VGA_RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.948    VGA_RED[3]
    N19                                                               r  VGA_RED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/h_sync_line_reg/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_HS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.527ns  (logic 1.407ns (55.660%)  route 1.121ns (44.340%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.555     0.436    graphics/sd/pixel_clock0
    SLICE_X38Y30         FDCE                                         r  graphics/sd/h_sync_line_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDCE (Prop_fdce_C_Q)         0.164     0.600 r  graphics/sd/h_sync_line_reg/Q
                         net (fo=1, routed)           0.226     0.826    graphics/hd/sen_h_sync_line[0]_4
    SLICE_X38Y37         LUT3 (Prop_lut3_I2_O)        0.045     0.871 r  graphics/hd/VGA_HS_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.895     1.766    VGA_HS_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     2.964 r  VGA_HS_OBUF_inst/O
                         net (fo=0)                   0.000     2.964    VGA_HS
    P19                                                               r  VGA_HS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.628ns  (logic 1.411ns (53.695%)  route 1.217ns (46.305%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.551     0.432    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDCE (Prop_fdce_C_Q)         0.141     0.573 r  graphics/sd/red_out_reg[3]/Q
                         net (fo=1, routed)           0.191     0.764    graphics/hd/sen_red_out[0]_1[0]
    SLICE_X37Y22         LUT3 (Prop_lut3_I2_O)        0.045     0.809 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.026     1.835    VGA_RED_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         1.225     3.060 r  VGA_RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.060    VGA_RED[2]
    J19                                                               r  VGA_RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.650ns  (logic 1.449ns (54.672%)  route 1.201ns (45.328%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.551     0.432    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDCE (Prop_fdce_C_Q)         0.128     0.560 r  graphics/sd/green_out_reg[3]/Q
                         net (fo=1, routed)           0.242     0.802    graphics/hd/sen_green_out[0]_2[0]
    SLICE_X34Y23         LUT3 (Prop_lut3_I2_O)        0.099     0.901 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.959     1.861    VGA_GREEN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.222     3.082 r  VGA_GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.082    VGA_GREEN[0]
    J17                                                               r  VGA_GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/blue_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.699ns  (logic 1.448ns (53.636%)  route 1.251ns (46.364%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.551     0.432    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDCE (Prop_fdce_C_Q)         0.141     0.573 r  graphics/sd/blue_out_reg[2]/Q
                         net (fo=1, routed)           0.291     0.864    graphics/hd/sen_blue_out[0]_3[0]
    SLICE_X34Y23         LUT3 (Prop_lut3_I2_O)        0.044     0.908 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           0.960     1.869    VGA_BLUE_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.263     3.131 r  VGA_BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.131    VGA_BLUE[0]
    N18                                                               r  VGA_BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.757ns  (logic 1.411ns (51.171%)  route 1.346ns (48.829%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.551     0.432    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDCE (Prop_fdce_C_Q)         0.141     0.573 r  graphics/sd/red_out_reg[3]/Q
                         net (fo=1, routed)           0.191     0.764    graphics/hd/sen_red_out[0]_1[0]
    SLICE_X37Y22         LUT3 (Prop_lut3_I2_O)        0.045     0.809 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.155     1.964    VGA_RED_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.225     3.189 r  VGA_RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.189    VGA_RED[0]
    G19                                                               r  VGA_RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/v_sync_line_reg/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_VS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.773ns  (logic 1.491ns (53.794%)  route 1.281ns (46.206%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.551     0.432    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/v_sync_line_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDCE (Prop_fdce_C_Q)         0.128     0.560 r  graphics/sd/v_sync_line_reg/Q
                         net (fo=1, routed)           0.283     0.844    graphics/hd/sen_v_sync_line[0]_5
    SLICE_X37Y22         LUT3 (Prop_lut3_I2_O)        0.097     0.941 r  graphics/hd/VGA_VS_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.998     1.938    VGA_VS_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.266     3.205 r  VGA_VS_OBUF_inst/O
                         net (fo=0)                   0.000     3.205    VGA_VS
    R19                                                               r  VGA_VS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/blue_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.780ns  (logic 1.471ns (52.897%)  route 1.310ns (47.103%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.551     0.432    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDCE (Prop_fdce_C_Q)         0.141     0.573 r  graphics/sd/blue_out_reg[2]/Q
                         net (fo=1, routed)           0.291     0.864    graphics/hd/sen_blue_out[0]_3[0]
    SLICE_X34Y23         LUT3 (Prop_lut3_I2_O)        0.044     0.908 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           1.019     1.927    VGA_BLUE_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         1.286     3.213 r  VGA_BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.213    VGA_BLUE[2]
    K18                                                               r  VGA_BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.783ns  (logic 1.457ns (52.350%)  route 1.326ns (47.650%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.551     0.432    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDCE (Prop_fdce_C_Q)         0.128     0.560 r  graphics/sd/green_out_reg[3]/Q
                         net (fo=1, routed)           0.242     0.802    graphics/hd/sen_green_out[0]_2[0]
    SLICE_X34Y23         LUT3 (Prop_lut3_I2_O)        0.099     0.901 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.084     1.985    VGA_GREEN_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         1.230     3.215 r  VGA_GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.215    VGA_GREEN[2]
    G17                                                               r  VGA_GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.807ns  (logic 1.406ns (50.092%)  route 1.401ns (49.908%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046    -0.424 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.217    -0.206    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    -0.118 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.551     0.432    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDCE (Prop_fdce_C_Q)         0.141     0.573 r  graphics/sd/red_out_reg[3]/Q
                         net (fo=1, routed)           0.191     0.764    graphics/hd/sen_red_out[0]_1[0]
    SLICE_X37Y22         LUT3 (Prop_lut3_I2_O)        0.045     0.809 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.210     2.019    VGA_RED_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         1.220     3.240 r  VGA_RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.240    VGA_RED[1]
    H19                                                               r  VGA_RED[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  tile_clock_vga_clock

Max Delay          1637 Endpoints
Min Delay          1637 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            snek/FSM_sequential_pstate_reg[0]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.454ns  (logic 1.453ns (13.898%)  route 9.001ns (86.102%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        9.001    10.454    snek/SW_IBUF[0]
    SLICE_X37Y38         FDCE                                         f  snek/FSM_sequential_pstate_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.442    -1.553    snek/tile_clock
    SLICE_X37Y38         FDCE                                         r  snek/FSM_sequential_pstate_reg[0]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            snek/FSM_sequential_pstate_reg[1]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.454ns  (logic 1.453ns (13.898%)  route 9.001ns (86.102%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        9.001    10.454    snek/SW_IBUF[0]
    SLICE_X37Y38         FDCE                                         f  snek/FSM_sequential_pstate_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.442    -1.553    snek/tile_clock
    SLICE_X37Y38         FDCE                                         r  snek/FSM_sequential_pstate_reg[1]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[12]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.759ns  (logic 1.453ns (14.887%)  route 8.306ns (85.113%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        8.306     9.759    display/SW_IBUF[0]
    SLICE_X64Y20         FDCE                                         f  display/clock_divide_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.508    -1.487    display/tile_clock
    SLICE_X64Y20         FDCE                                         r  display/clock_divide_reg[12]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[13]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.759ns  (logic 1.453ns (14.887%)  route 8.306ns (85.113%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        8.306     9.759    display/SW_IBUF[0]
    SLICE_X64Y20         FDCE                                         f  display/clock_divide_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.508    -1.487    display/tile_clock
    SLICE_X64Y20         FDCE                                         r  display/clock_divide_reg[13]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[14]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.759ns  (logic 1.453ns (14.887%)  route 8.306ns (85.113%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        8.306     9.759    display/SW_IBUF[0]
    SLICE_X64Y20         FDCE                                         f  display/clock_divide_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.508    -1.487    display/tile_clock
    SLICE_X64Y20         FDCE                                         r  display/clock_divide_reg[14]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[15]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.759ns  (logic 1.453ns (14.887%)  route 8.306ns (85.113%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        8.306     9.759    display/SW_IBUF[0]
    SLICE_X64Y20         FDCE                                         f  display/clock_divide_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.508    -1.487    display/tile_clock
    SLICE_X64Y20         FDCE                                         r  display/clock_divide_reg[15]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[0]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.604ns  (logic 1.453ns (15.127%)  route 8.152ns (84.873%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        8.152     9.604    display/SW_IBUF[0]
    SLICE_X64Y17         FDCE                                         f  display/clock_divide_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.511    -1.484    display/tile_clock
    SLICE_X64Y17         FDCE                                         r  display/clock_divide_reg[0]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[1]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.604ns  (logic 1.453ns (15.127%)  route 8.152ns (84.873%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        8.152     9.604    display/SW_IBUF[0]
    SLICE_X64Y17         FDCE                                         f  display/clock_divide_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.511    -1.484    display/tile_clock
    SLICE_X64Y17         FDCE                                         r  display/clock_divide_reg[1]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[2]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.604ns  (logic 1.453ns (15.127%)  route 8.152ns (84.873%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        8.152     9.604    display/SW_IBUF[0]
    SLICE_X64Y17         FDCE                                         f  display/clock_divide_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.511    -1.484    display/tile_clock
    SLICE_X64Y17         FDCE                                         r  display/clock_divide_reg[2]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[3]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.604ns  (logic 1.453ns (15.127%)  route 8.152ns (84.873%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        8.152     9.604    display/SW_IBUF[0]
    SLICE_X64Y17         FDCE                                         f  display/clock_divide_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.511    -1.484    display/tile_clock
    SLICE_X64Y17         FDCE                                         r  display/clock_divide_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/genblk1[99].rows_reg[99][6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/found_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.164ns  (logic 0.321ns (27.568%)  route 0.843ns (72.432%))
  Logic Levels:           5  (FDCE=1 LUT6=4)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDCE                         0.000     0.000 r  snek/genblk1[99].rows_reg[99][6]/C
    SLICE_X39Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  snek/genblk1[99].rows_reg[99][6]/Q
                         net (fo=2, routed)           0.205     0.346    snek/genblk1[99].rows_reg_n_0_[99][6]
    SLICE_X39Y24         LUT6 (Prop_lut6_I1_O)        0.045     0.391 r  snek/i_12_LOPT_REMAP/O
                         net (fo=1, routed)           0.239     0.631    snek/i_12/O_n
    SLICE_X39Y25         LUT6 (Prop_lut6_I0_O)        0.045     0.676 r  snek/i_11_LOPT_REMAP/O
                         net (fo=2, routed)           0.063     0.738    snek/i_11/O_n
    SLICE_X39Y25         LUT6 (Prop_lut6_I5_O)        0.045     0.783 r  snek/i_9_LOPT_REMAP/O
                         net (fo=1, routed)           0.336     1.119    snek/i_9/O_n
    SLICE_X37Y37         LUT6 (Prop_lut6_I3_O)        0.045     1.164 r  snek/i_0_LOPT_REMAP/O
                         net (fo=1, routed)           0.000     1.164    snek/found_hit_i_1_n_0
    SLICE_X37Y37         FDRE                                         r  snek/found_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.828    -0.862    snek/tile_clock
    SLICE_X37Y37         FDRE                                         r  snek/found_hit_reg/C

Slack:                    inf
  Source:                 snek/length_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/FSM_sequential_nstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.330ns  (logic 0.349ns (26.233%)  route 0.981ns (73.767%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y20         FDCE                         0.000     0.000 r  snek/length_reg[3]/C
    SLICE_X32Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  snek/length_reg[3]/Q
                         net (fo=53, routed)          0.317     0.458    snek/length_reg[3]
    SLICE_X36Y20         LUT4 (Prop_lut4_I2_O)        0.045     0.503 r  snek/FSM_sequential_nstate[1]_i_7/O
                         net (fo=1, routed)           0.000     0.503    snek/FSM_sequential_nstate[1]_i_7_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     0.622 f  snek/FSM_sequential_nstate_reg[1]_i_3/CO[3]
                         net (fo=2, routed)           0.664     1.286    snek/nstate20_in
    SLICE_X37Y37         LUT5 (Prop_lut5_I1_O)        0.044     1.330 r  snek/FSM_sequential_nstate[1]_i_1/O
                         net (fo=1, routed)           0.000     1.330    snek/nstate__0[1]
    SLICE_X37Y37         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.828    -0.862    snek/tile_clock
    SLICE_X37Y37         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/C

Slack:                    inf
  Source:                 snek/length_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/FSM_sequential_nstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.331ns  (logic 0.350ns (26.288%)  route 0.981ns (73.712%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y20         FDCE                         0.000     0.000 r  snek/length_reg[3]/C
    SLICE_X32Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  snek/length_reg[3]/Q
                         net (fo=53, routed)          0.317     0.458    snek/length_reg[3]
    SLICE_X36Y20         LUT4 (Prop_lut4_I2_O)        0.045     0.503 r  snek/FSM_sequential_nstate[1]_i_7/O
                         net (fo=1, routed)           0.000     0.503    snek/FSM_sequential_nstate[1]_i_7_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     0.622 f  snek/FSM_sequential_nstate_reg[1]_i_3/CO[3]
                         net (fo=2, routed)           0.664     1.286    snek/nstate20_in
    SLICE_X37Y37         LUT5 (Prop_lut5_I1_O)        0.045     1.331 r  snek/FSM_sequential_nstate[0]_i_1/O
                         net (fo=1, routed)           0.000     1.331    snek/nstate__0[0]
    SLICE_X37Y37         FDRE                                         r  snek/FSM_sequential_nstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.828    -0.862    snek/tile_clock
    SLICE_X37Y37         FDRE                                         r  snek/FSM_sequential_nstate_reg[0]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            srl_ramb18__4/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.241ns  (logic 0.269ns (12.015%)  route 1.972ns (87.985%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=88, routed)          1.521     1.745    graphics/hd/SW_IBUF[1]
    SLICE_X34Y23         LUT3 (Prop_lut3_I1_O)        0.045     1.790 r  graphics/hd/srl_ramb18_i_5/O
                         net (fo=36, routed)          0.451     2.241    graphics_n_42
    RAMB18_X1Y7          RAMB18E1                                     r  srl_ramb18__4/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.871    -0.818    tile_clock
    RAMB18_X1Y7          RAMB18E1                                     r  srl_ramb18__4/CLKBWRCLK

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            srl_ramb18__4/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.241ns  (logic 0.269ns (12.015%)  route 1.972ns (87.985%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=88, routed)          1.521     1.745    graphics/hd/SW_IBUF[1]
    SLICE_X34Y23         LUT3 (Prop_lut3_I1_O)        0.045     1.790 r  graphics/hd/srl_ramb18_i_5/O
                         net (fo=36, routed)          0.451     2.241    graphics_n_42
    RAMB18_X1Y7          RAMB18E1                                     r  srl_ramb18__4/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.871    -0.818    tile_clock
    RAMB18_X1Y7          RAMB18E1                                     r  srl_ramb18__4/CLKBWRCLK

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            srl_ramb18__10/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.295ns  (logic 0.269ns (11.730%)  route 2.026ns (88.270%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=88, routed)          1.521     1.745    graphics/hd/SW_IBUF[1]
    SLICE_X34Y23         LUT3 (Prop_lut3_I1_O)        0.045     1.790 r  graphics/hd/srl_ramb18_i_5/O
                         net (fo=36, routed)          0.506     2.295    graphics_n_42
    RAMB18_X1Y10         RAMB18E1                                     r  srl_ramb18__10/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.863    -0.826    tile_clock
    RAMB18_X1Y10         RAMB18E1                                     r  srl_ramb18__10/CLKBWRCLK

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            srl_ramb18__10/DIBDI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.295ns  (logic 0.269ns (11.730%)  route 2.026ns (88.270%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=88, routed)          1.521     1.745    graphics/hd/SW_IBUF[1]
    SLICE_X34Y23         LUT3 (Prop_lut3_I1_O)        0.045     1.790 r  graphics/hd/srl_ramb18_i_5/O
                         net (fo=36, routed)          0.506     2.295    graphics_n_42
    RAMB18_X1Y10         RAMB18E1                                     r  srl_ramb18__10/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.863    -0.826    tile_clock
    RAMB18_X1Y10         RAMB18E1                                     r  srl_ramb18__10/CLKBWRCLK

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            srl_ramb18__11/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.346ns  (logic 0.269ns (11.479%)  route 2.076ns (88.521%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=88, routed)          1.521     1.745    graphics/hd/SW_IBUF[1]
    SLICE_X34Y23         LUT3 (Prop_lut3_I1_O)        0.045     1.790 r  graphics/hd/srl_ramb18_i_5/O
                         net (fo=36, routed)          0.556     2.346    graphics_n_42
    RAMB18_X1Y6          RAMB18E1                                     r  srl_ramb18__11/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.871    -0.818    tile_clock
    RAMB18_X1Y6          RAMB18E1                                     r  srl_ramb18__11/CLKBWRCLK

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            srl_ramb18__11/DIBDI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.346ns  (logic 0.269ns (11.479%)  route 2.076ns (88.521%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=88, routed)          1.521     1.745    graphics/hd/SW_IBUF[1]
    SLICE_X34Y23         LUT3 (Prop_lut3_I1_O)        0.045     1.790 r  graphics/hd/srl_ramb18_i_5/O
                         net (fo=36, routed)          0.556     2.346    graphics_n_42
    RAMB18_X1Y6          RAMB18E1                                     r  srl_ramb18__11/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.871    -0.818    tile_clock
    RAMB18_X1Y6          RAMB18E1                                     r  srl_ramb18__11/CLKBWRCLK

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            srl_ramb18__9/DIPBDIP[1]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.369ns  (logic 0.269ns (11.368%)  route 2.099ns (88.632%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=88, routed)          1.521     1.745    graphics/hd/SW_IBUF[1]
    SLICE_X34Y23         LUT3 (Prop_lut3_I1_O)        0.045     1.790 r  graphics/hd/srl_ramb18_i_5/O
                         net (fo=36, routed)          0.579     2.369    graphics_n_42
    RAMB18_X1Y5          RAMB18E1                                     r  srl_ramb18__9/DIPBDIP[1]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.876    -0.813    tile_clock
    RAMB18_X1Y5          RAMB18E1                                     r  srl_ramb18__9/CLKBWRCLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  tile_clock_vga_clock_1

Max Delay          1637 Endpoints
Min Delay          1637 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            snek/FSM_sequential_pstate_reg[0]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.454ns  (logic 1.453ns (13.898%)  route 9.001ns (86.102%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        9.001    10.454    snek/SW_IBUF[0]
    SLICE_X37Y38         FDCE                                         f  snek/FSM_sequential_pstate_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.442    -1.553    snek/tile_clock
    SLICE_X37Y38         FDCE                                         r  snek/FSM_sequential_pstate_reg[0]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            snek/FSM_sequential_pstate_reg[1]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.454ns  (logic 1.453ns (13.898%)  route 9.001ns (86.102%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        9.001    10.454    snek/SW_IBUF[0]
    SLICE_X37Y38         FDCE                                         f  snek/FSM_sequential_pstate_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.442    -1.553    snek/tile_clock
    SLICE_X37Y38         FDCE                                         r  snek/FSM_sequential_pstate_reg[1]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[12]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.759ns  (logic 1.453ns (14.887%)  route 8.306ns (85.113%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        8.306     9.759    display/SW_IBUF[0]
    SLICE_X64Y20         FDCE                                         f  display/clock_divide_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.508    -1.487    display/tile_clock
    SLICE_X64Y20         FDCE                                         r  display/clock_divide_reg[12]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[13]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.759ns  (logic 1.453ns (14.887%)  route 8.306ns (85.113%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        8.306     9.759    display/SW_IBUF[0]
    SLICE_X64Y20         FDCE                                         f  display/clock_divide_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.508    -1.487    display/tile_clock
    SLICE_X64Y20         FDCE                                         r  display/clock_divide_reg[13]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[14]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.759ns  (logic 1.453ns (14.887%)  route 8.306ns (85.113%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        8.306     9.759    display/SW_IBUF[0]
    SLICE_X64Y20         FDCE                                         f  display/clock_divide_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.508    -1.487    display/tile_clock
    SLICE_X64Y20         FDCE                                         r  display/clock_divide_reg[14]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[15]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.759ns  (logic 1.453ns (14.887%)  route 8.306ns (85.113%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        8.306     9.759    display/SW_IBUF[0]
    SLICE_X64Y20         FDCE                                         f  display/clock_divide_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.508    -1.487    display/tile_clock
    SLICE_X64Y20         FDCE                                         r  display/clock_divide_reg[15]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[0]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.604ns  (logic 1.453ns (15.127%)  route 8.152ns (84.873%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        8.152     9.604    display/SW_IBUF[0]
    SLICE_X64Y17         FDCE                                         f  display/clock_divide_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.511    -1.484    display/tile_clock
    SLICE_X64Y17         FDCE                                         r  display/clock_divide_reg[0]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[1]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.604ns  (logic 1.453ns (15.127%)  route 8.152ns (84.873%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        8.152     9.604    display/SW_IBUF[0]
    SLICE_X64Y17         FDCE                                         f  display/clock_divide_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.511    -1.484    display/tile_clock
    SLICE_X64Y17         FDCE                                         r  display/clock_divide_reg[1]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[2]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.604ns  (logic 1.453ns (15.127%)  route 8.152ns (84.873%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        8.152     9.604    display/SW_IBUF[0]
    SLICE_X64Y17         FDCE                                         f  display/clock_divide_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.511    -1.484    display/tile_clock
    SLICE_X64Y17         FDCE                                         r  display/clock_divide_reg[2]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[3]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.604ns  (logic 1.453ns (15.127%)  route 8.152ns (84.873%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        8.152     9.604    display/SW_IBUF[0]
    SLICE_X64Y17         FDCE                                         f  display/clock_divide_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         1.511    -1.484    display/tile_clock
    SLICE_X64Y17         FDCE                                         r  display/clock_divide_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/genblk1[99].rows_reg[99][6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/found_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.164ns  (logic 0.321ns (27.568%)  route 0.843ns (72.432%))
  Logic Levels:           5  (FDCE=1 LUT6=4)
  Clock Uncertainty:      0.508ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDCE                         0.000     0.000 r  snek/genblk1[99].rows_reg[99][6]/C
    SLICE_X39Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  snek/genblk1[99].rows_reg[99][6]/Q
                         net (fo=2, routed)           0.205     0.346    snek/genblk1[99].rows_reg_n_0_[99][6]
    SLICE_X39Y24         LUT6 (Prop_lut6_I1_O)        0.045     0.391 r  snek/i_12_LOPT_REMAP/O
                         net (fo=1, routed)           0.239     0.631    snek/i_12/O_n
    SLICE_X39Y25         LUT6 (Prop_lut6_I0_O)        0.045     0.676 r  snek/i_11_LOPT_REMAP/O
                         net (fo=2, routed)           0.063     0.738    snek/i_11/O_n
    SLICE_X39Y25         LUT6 (Prop_lut6_I5_O)        0.045     0.783 r  snek/i_9_LOPT_REMAP/O
                         net (fo=1, routed)           0.336     1.119    snek/i_9/O_n
    SLICE_X37Y37         LUT6 (Prop_lut6_I3_O)        0.045     1.164 r  snek/i_0_LOPT_REMAP/O
                         net (fo=1, routed)           0.000     1.164    snek/found_hit_i_1_n_0
    SLICE_X37Y37         FDRE                                         r  snek/found_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.828    -0.862    snek/tile_clock
    SLICE_X37Y37         FDRE                                         r  snek/found_hit_reg/C

Slack:                    inf
  Source:                 snek/length_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/FSM_sequential_nstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.330ns  (logic 0.349ns (26.233%)  route 0.981ns (73.767%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.508ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y20         FDCE                         0.000     0.000 r  snek/length_reg[3]/C
    SLICE_X32Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  snek/length_reg[3]/Q
                         net (fo=53, routed)          0.317     0.458    snek/length_reg[3]
    SLICE_X36Y20         LUT4 (Prop_lut4_I2_O)        0.045     0.503 r  snek/FSM_sequential_nstate[1]_i_7/O
                         net (fo=1, routed)           0.000     0.503    snek/FSM_sequential_nstate[1]_i_7_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     0.622 f  snek/FSM_sequential_nstate_reg[1]_i_3/CO[3]
                         net (fo=2, routed)           0.664     1.286    snek/nstate20_in
    SLICE_X37Y37         LUT5 (Prop_lut5_I1_O)        0.044     1.330 r  snek/FSM_sequential_nstate[1]_i_1/O
                         net (fo=1, routed)           0.000     1.330    snek/nstate__0[1]
    SLICE_X37Y37         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.828    -0.862    snek/tile_clock
    SLICE_X37Y37         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/C

Slack:                    inf
  Source:                 snek/length_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/FSM_sequential_nstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.331ns  (logic 0.350ns (26.288%)  route 0.981ns (73.712%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.508ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y20         FDCE                         0.000     0.000 r  snek/length_reg[3]/C
    SLICE_X32Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  snek/length_reg[3]/Q
                         net (fo=53, routed)          0.317     0.458    snek/length_reg[3]
    SLICE_X36Y20         LUT4 (Prop_lut4_I2_O)        0.045     0.503 r  snek/FSM_sequential_nstate[1]_i_7/O
                         net (fo=1, routed)           0.000     0.503    snek/FSM_sequential_nstate[1]_i_7_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     0.622 f  snek/FSM_sequential_nstate_reg[1]_i_3/CO[3]
                         net (fo=2, routed)           0.664     1.286    snek/nstate20_in
    SLICE_X37Y37         LUT5 (Prop_lut5_I1_O)        0.045     1.331 r  snek/FSM_sequential_nstate[0]_i_1/O
                         net (fo=1, routed)           0.000     1.331    snek/nstate__0[0]
    SLICE_X37Y37         FDRE                                         r  snek/FSM_sequential_nstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.828    -0.862    snek/tile_clock
    SLICE_X37Y37         FDRE                                         r  snek/FSM_sequential_nstate_reg[0]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            srl_ramb18__4/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.241ns  (logic 0.269ns (12.015%)  route 1.972ns (87.985%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=88, routed)          1.521     1.745    graphics/hd/SW_IBUF[1]
    SLICE_X34Y23         LUT3 (Prop_lut3_I1_O)        0.045     1.790 r  graphics/hd/srl_ramb18_i_5/O
                         net (fo=36, routed)          0.451     2.241    graphics_n_42
    RAMB18_X1Y7          RAMB18E1                                     r  srl_ramb18__4/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.871    -0.818    tile_clock
    RAMB18_X1Y7          RAMB18E1                                     r  srl_ramb18__4/CLKBWRCLK

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            srl_ramb18__4/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.241ns  (logic 0.269ns (12.015%)  route 1.972ns (87.985%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=88, routed)          1.521     1.745    graphics/hd/SW_IBUF[1]
    SLICE_X34Y23         LUT3 (Prop_lut3_I1_O)        0.045     1.790 r  graphics/hd/srl_ramb18_i_5/O
                         net (fo=36, routed)          0.451     2.241    graphics_n_42
    RAMB18_X1Y7          RAMB18E1                                     r  srl_ramb18__4/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.871    -0.818    tile_clock
    RAMB18_X1Y7          RAMB18E1                                     r  srl_ramb18__4/CLKBWRCLK

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            srl_ramb18__10/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.295ns  (logic 0.269ns (11.730%)  route 2.026ns (88.270%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=88, routed)          1.521     1.745    graphics/hd/SW_IBUF[1]
    SLICE_X34Y23         LUT3 (Prop_lut3_I1_O)        0.045     1.790 r  graphics/hd/srl_ramb18_i_5/O
                         net (fo=36, routed)          0.506     2.295    graphics_n_42
    RAMB18_X1Y10         RAMB18E1                                     r  srl_ramb18__10/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.863    -0.826    tile_clock
    RAMB18_X1Y10         RAMB18E1                                     r  srl_ramb18__10/CLKBWRCLK

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            srl_ramb18__10/DIBDI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.295ns  (logic 0.269ns (11.730%)  route 2.026ns (88.270%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=88, routed)          1.521     1.745    graphics/hd/SW_IBUF[1]
    SLICE_X34Y23         LUT3 (Prop_lut3_I1_O)        0.045     1.790 r  graphics/hd/srl_ramb18_i_5/O
                         net (fo=36, routed)          0.506     2.295    graphics_n_42
    RAMB18_X1Y10         RAMB18E1                                     r  srl_ramb18__10/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.863    -0.826    tile_clock
    RAMB18_X1Y10         RAMB18E1                                     r  srl_ramb18__10/CLKBWRCLK

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            srl_ramb18__11/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.346ns  (logic 0.269ns (11.479%)  route 2.076ns (88.521%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=88, routed)          1.521     1.745    graphics/hd/SW_IBUF[1]
    SLICE_X34Y23         LUT3 (Prop_lut3_I1_O)        0.045     1.790 r  graphics/hd/srl_ramb18_i_5/O
                         net (fo=36, routed)          0.556     2.346    graphics_n_42
    RAMB18_X1Y6          RAMB18E1                                     r  srl_ramb18__11/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.871    -0.818    tile_clock
    RAMB18_X1Y6          RAMB18E1                                     r  srl_ramb18__11/CLKBWRCLK

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            srl_ramb18__11/DIBDI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.346ns  (logic 0.269ns (11.479%)  route 2.076ns (88.521%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=88, routed)          1.521     1.745    graphics/hd/SW_IBUF[1]
    SLICE_X34Y23         LUT3 (Prop_lut3_I1_O)        0.045     1.790 r  graphics/hd/srl_ramb18_i_5/O
                         net (fo=36, routed)          0.556     2.346    graphics_n_42
    RAMB18_X1Y6          RAMB18E1                                     r  srl_ramb18__11/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.871    -0.818    tile_clock
    RAMB18_X1Y6          RAMB18E1                                     r  srl_ramb18__11/CLKBWRCLK

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            srl_ramb18__9/DIPBDIP[1]
                            (rising edge-triggered cell RAMB18E1 clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.369ns  (logic 0.269ns (11.368%)  route 2.099ns (88.632%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=88, routed)          1.521     1.745    graphics/hd/SW_IBUF[1]
    SLICE_X34Y23         LUT3 (Prop_lut3_I1_O)        0.045     1.790 r  graphics/hd/srl_ramb18_i_5/O
                         net (fo=36, routed)          0.579     2.369    graphics_n_42
    RAMB18_X1Y5          RAMB18E1                                     r  srl_ramb18__9/DIPBDIP[1]
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=128, routed)         0.876    -0.813    tile_clock
    RAMB18_X1Y5          RAMB18E1                                     r  srl_ramb18__9/CLKBWRCLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  vga_hd_vga_clock

Max Delay            57 Endpoints
Min Delay            57 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/h_video_reg/CE
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.949ns  (logic 1.577ns (13.196%)  route 10.373ns (86.804%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.133ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        9.018    10.471    graphics/hd/SW_IBUF[0]
    SLICE_X38Y36         LUT1 (Prop_lut1_I0_O)        0.124    10.595 r  graphics/hd/v_sync_i_1/O
                         net (fo=6, routed)           1.355    11.949    graphics/hd/SW[0]
    SLICE_X36Y22         FDRE                                         r  graphics/hd/h_video_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    -1.010    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.910 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    -0.389    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -0.298 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.431     1.133    graphics/hd/pixel_clock01_out
    SLICE_X36Y22         FDRE                                         r  graphics/hd/h_video_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/v_video_reg/CE
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.949ns  (logic 1.577ns (13.196%)  route 10.373ns (86.804%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.133ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        9.018    10.471    graphics/hd/SW_IBUF[0]
    SLICE_X38Y36         LUT1 (Prop_lut1_I0_O)        0.124    10.595 r  graphics/hd/v_sync_i_1/O
                         net (fo=6, routed)           1.355    11.949    graphics/hd/SW[0]
    SLICE_X36Y22         FDRE                                         r  graphics/hd/v_video_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    -1.010    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.910 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    -0.389    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -0.298 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.431     1.133    graphics/hd/pixel_clock01_out
    SLICE_X36Y22         FDRE                                         r  graphics/hd/v_video_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            food/rng/value_reg[2]/PRE
                            (recovery check against rising-edge clock vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.251ns  (logic 1.453ns (12.913%)  route 9.798ns (87.087%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        9.798    11.251    food/rng/SW_IBUF[0]
    SLICE_X28Y35         FDPE                                         f  food/rng/value_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.442    -1.553    food/rng/value_reg[19]_0
    SLICE_X28Y35         FDPE                                         r  food/rng/value_reg[2]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            food/rng/value_reg[3]/PRE
                            (recovery check against rising-edge clock vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.251ns  (logic 1.453ns (12.913%)  route 9.798ns (87.087%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        9.798    11.251    food/rng/SW_IBUF[0]
    SLICE_X28Y35         FDPE                                         f  food/rng/value_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.442    -1.553    food/rng/value_reg[19]_0
    SLICE_X28Y35         FDPE                                         r  food/rng/value_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            food/rng/value_reg[4]/PRE
                            (recovery check against rising-edge clock vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.251ns  (logic 1.453ns (12.913%)  route 9.798ns (87.087%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        9.798    11.251    food/rng/SW_IBUF[0]
    SLICE_X28Y35         FDPE                                         f  food/rng/value_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.442    -1.553    food/rng/value_reg[19]_0
    SLICE_X28Y35         FDPE                                         r  food/rng/value_reg[4]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            food/rng/value_reg[5]/PRE
                            (recovery check against rising-edge clock vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.251ns  (logic 1.453ns (12.913%)  route 9.798ns (87.087%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        9.798    11.251    food/rng/SW_IBUF[0]
    SLICE_X28Y35         FDPE                                         f  food/rng/value_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.442    -1.553    food/rng/value_reg[19]_0
    SLICE_X28Y35         FDPE                                         r  food/rng/value_reg[5]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            food/rng/value_reg[6]/PRE
                            (recovery check against rising-edge clock vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.251ns  (logic 1.453ns (12.913%)  route 9.798ns (87.087%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        9.798    11.251    food/rng/SW_IBUF[0]
    SLICE_X28Y35         FDPE                                         f  food/rng/value_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.442    -1.553    food/rng/value_reg[19]_0
    SLICE_X28Y35         FDPE                                         r  food/rng/value_reg[6]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            food/rng/value_reg[7]/PRE
                            (recovery check against rising-edge clock vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.251ns  (logic 1.453ns (12.913%)  route 9.798ns (87.087%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        9.798    11.251    food/rng/SW_IBUF[0]
    SLICE_X28Y35         FDPE                                         f  food/rng/value_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.442    -1.553    food/rng/value_reg[19]_0
    SLICE_X28Y35         FDPE                                         r  food/rng/value_reg[7]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            food/rng/value_reg[8]/PRE
                            (recovery check against rising-edge clock vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.251ns  (logic 1.453ns (12.913%)  route 9.798ns (87.087%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        9.798    11.251    food/rng/SW_IBUF[0]
    SLICE_X28Y35         FDPE                                         f  food/rng/value_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.442    -1.553    food/rng/value_reg[19]_0
    SLICE_X28Y35         FDPE                                         r  food/rng/value_reg[8]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            food/rng/value_reg[9]/PRE
                            (recovery check against rising-edge clock vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.251ns  (logic 1.453ns (12.913%)  route 9.798ns (87.087%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        9.798    11.251    food/rng/SW_IBUF[0]
    SLICE_X28Y35         FDPE                                         f  food/rng/value_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.442    -1.553    food/rng/value_reg[19]_0
    SLICE_X28Y35         FDPE                                         r  food/rng/value_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/genblk1[90].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.189ns  (logic 0.459ns (38.593%)  route 0.730ns (61.407%))
  Logic Levels:           5  (CARRY4=2 FDCE=1 LUT4=2)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDCE                         0.000     0.000 r  snek/genblk1[90].part/show_snake_reg/C
    SLICE_X39Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  snek/genblk1[90].part/show_snake_reg/Q
                         net (fo=1, routed)           0.304     0.445    snek/genblk1[90].part/show_snake
    SLICE_X35Y21         LUT4 (Prop_lut4_I3_O)        0.045     0.490 r  snek/genblk1[90].part/green_out[3]_i_8/O
                         net (fo=1, routed)           0.000     0.490    snek/genblk1[90].part_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.605 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.605    snek/green_out_reg[3]_i_3_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.650 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.426     1.076    graphics/hd/exists
    SLICE_X30Y21         LUT4 (Prop_lut4_I3_O)        0.113     1.189 r  graphics/hd/green_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.189    graphics/hd/green_out0[3]
    SLICE_X30Y21         FDCE                                         r  graphics/hd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.820     0.567    graphics/hd/pixel_clock01_out
    SLICE_X30Y21         FDCE                                         r  graphics/hd/green_out_reg[3]/C

Slack:                    inf
  Source:                 snek/genblk1[90].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.190ns  (logic 0.460ns (38.645%)  route 0.730ns (61.355%))
  Logic Levels:           5  (CARRY4=2 FDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDCE                         0.000     0.000 r  snek/genblk1[90].part/show_snake_reg/C
    SLICE_X39Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  snek/genblk1[90].part/show_snake_reg/Q
                         net (fo=1, routed)           0.304     0.445    snek/genblk1[90].part/show_snake
    SLICE_X35Y21         LUT4 (Prop_lut4_I3_O)        0.045     0.490 r  snek/genblk1[90].part/green_out[3]_i_8/O
                         net (fo=1, routed)           0.000     0.490    snek/genblk1[90].part_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.605 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.605    snek/green_out_reg[3]_i_3_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.650 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.426     1.076    graphics/hd/exists
    SLICE_X30Y21         LUT5 (Prop_lut5_I1_O)        0.114     1.190 r  graphics/hd/blue_out[2]_i_1/O
                         net (fo=1, routed)           0.000     1.190    graphics/hd/blue_out0[2]
    SLICE_X30Y21         FDCE                                         r  graphics/hd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.820     0.567    graphics/hd/pixel_clock01_out
    SLICE_X30Y21         FDCE                                         r  graphics/hd/blue_out_reg[2]/C

Slack:                    inf
  Source:                 food/part/cur_col_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.600ns  (logic 0.276ns (17.249%)  route 1.324ns (82.751%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDCE                         0.000     0.000 r  food/part/cur_col_reg[1]/C
    SLICE_X28Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  food/part/cur_col_reg[1]/Q
                         net (fo=1, routed)           0.114     0.255    food/part/cur_col[1]
    SLICE_X28Y23         LUT6 (Prop_lut6_I1_O)        0.045     0.300 f  food/part/i_4_LOPT_REMAP/O
                         net (fo=1, routed)           0.414     0.714    food/part/i_4/O_n
    SLICE_X28Y23         LUT6 (Prop_lut6_I2_O)        0.045     0.759 r  food/part/i_0_LOPT_REMAP/O
                         net (fo=4, routed)           0.796     1.555    graphics/hd/apple_exists
    SLICE_X37Y22         LUT4 (Prop_lut4_I3_O)        0.045     1.600 r  graphics/hd/red_out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.600    graphics/hd/red_out0[3]
    SLICE_X37Y22         FDCE                                         r  graphics/hd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.819     0.566    graphics/hd/pixel_clock01_out
    SLICE_X37Y22         FDCE                                         r  graphics/hd/red_out_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/h_sync_state_reg/CLR
                            (removal check against rising-edge clock vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.216ns  (logic 0.221ns (6.871%)  route 2.995ns (93.129%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.567ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        2.995     3.216    graphics/hd/SW_IBUF[0]
    SLICE_X36Y21         FDCE                                         f  graphics/hd/h_sync_state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.820     0.567    graphics/hd/pixel_clock01_out
    SLICE_X36Y21         FDCE                                         r  graphics/hd/h_sync_state_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/v_sync_state_reg/CLR
                            (removal check against rising-edge clock vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.216ns  (logic 0.221ns (6.871%)  route 2.995ns (93.129%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.567ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        2.995     3.216    graphics/hd/SW_IBUF[0]
    SLICE_X36Y21         FDCE                                         f  graphics/hd/v_sync_state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.820     0.567    graphics/hd/pixel_clock01_out
    SLICE_X36Y21         FDCE                                         r  graphics/hd/v_sync_state_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/h_count_reg[9]/CLR
                            (removal check against rising-edge clock vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.228ns  (logic 0.221ns (6.845%)  route 3.007ns (93.155%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.566ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.566ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        3.007     3.228    graphics/hd/SW_IBUF[0]
    SLICE_X30Y22         FDCE                                         f  graphics/hd/h_count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.819     0.566    graphics/hd/pixel_clock01_out
    SLICE_X30Y22         FDCE                                         r  graphics/hd/h_count_reg[9]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/v_count_reg[4]/CLR
                            (removal check against rising-edge clock vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.272ns  (logic 0.221ns (6.754%)  route 3.051ns (93.246%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.566ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.566ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        3.051     3.272    graphics/hd/SW_IBUF[0]
    SLICE_X33Y22         FDCE                                         f  graphics/hd/v_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.819     0.566    graphics/hd/pixel_clock01_out
    SLICE_X33Y22         FDCE                                         r  graphics/hd/v_count_reg[4]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/v_count_reg[5]/CLR
                            (removal check against rising-edge clock vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.272ns  (logic 0.221ns (6.754%)  route 3.051ns (93.246%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.566ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.566ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        3.051     3.272    graphics/hd/SW_IBUF[0]
    SLICE_X33Y22         FDCE                                         f  graphics/hd/v_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.819     0.566    graphics/hd/pixel_clock01_out
    SLICE_X33Y22         FDCE                                         r  graphics/hd/v_count_reg[5]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/v_count_reg[6]/CLR
                            (removal check against rising-edge clock vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.272ns  (logic 0.221ns (6.754%)  route 3.051ns (93.246%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.566ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.566ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        3.051     3.272    graphics/hd/SW_IBUF[0]
    SLICE_X33Y22         FDCE                                         f  graphics/hd/v_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.819     0.566    graphics/hd/pixel_clock01_out
    SLICE_X33Y22         FDCE                                         r  graphics/hd/v_count_reg[6]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/v_count_reg[7]/CLR
                            (removal check against rising-edge clock vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.272ns  (logic 0.221ns (6.754%)  route 3.051ns (93.246%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.566ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.566ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        3.051     3.272    graphics/hd/SW_IBUF[0]
    SLICE_X33Y22         FDCE                                         f  graphics/hd/v_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.819     0.566    graphics/hd/pixel_clock01_out
    SLICE_X33Y22         FDCE                                         r  graphics/hd/v_count_reg[7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  vga_hd_vga_clock_1

Max Delay            57 Endpoints
Min Delay            57 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/h_video_reg/CE
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.949ns  (logic 1.577ns (13.196%)  route 10.373ns (86.804%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.133ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        9.018    10.471    graphics/hd/SW_IBUF[0]
    SLICE_X38Y36         LUT1 (Prop_lut1_I0_O)        0.124    10.595 r  graphics/hd/v_sync_i_1/O
                         net (fo=6, routed)           1.355    11.949    graphics/hd/SW[0]
    SLICE_X36Y22         FDRE                                         r  graphics/hd/h_video_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    -1.010    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.910 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    -0.389    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -0.298 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.431     1.133    graphics/hd/pixel_clock01_out
    SLICE_X36Y22         FDRE                                         r  graphics/hd/h_video_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/v_video_reg/CE
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.949ns  (logic 1.577ns (13.196%)  route 10.373ns (86.804%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.133ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        9.018    10.471    graphics/hd/SW_IBUF[0]
    SLICE_X38Y36         LUT1 (Prop_lut1_I0_O)        0.124    10.595 r  graphics/hd/v_sync_i_1/O
                         net (fo=6, routed)           1.355    11.949    graphics/hd/SW[0]
    SLICE_X36Y22         FDRE                                         r  graphics/hd/v_video_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    -1.010    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.910 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.521    -0.389    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -0.298 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.431     1.133    graphics/hd/pixel_clock01_out
    SLICE_X36Y22         FDRE                                         r  graphics/hd/v_video_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            food/rng/value_reg[2]/PRE
                            (recovery check against rising-edge clock vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.251ns  (logic 1.453ns (12.913%)  route 9.798ns (87.087%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        9.798    11.251    food/rng/SW_IBUF[0]
    SLICE_X28Y35         FDPE                                         f  food/rng/value_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.442    -1.553    food/rng/value_reg[19]_0
    SLICE_X28Y35         FDPE                                         r  food/rng/value_reg[2]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            food/rng/value_reg[3]/PRE
                            (recovery check against rising-edge clock vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.251ns  (logic 1.453ns (12.913%)  route 9.798ns (87.087%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        9.798    11.251    food/rng/SW_IBUF[0]
    SLICE_X28Y35         FDPE                                         f  food/rng/value_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.442    -1.553    food/rng/value_reg[19]_0
    SLICE_X28Y35         FDPE                                         r  food/rng/value_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            food/rng/value_reg[4]/PRE
                            (recovery check against rising-edge clock vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.251ns  (logic 1.453ns (12.913%)  route 9.798ns (87.087%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        9.798    11.251    food/rng/SW_IBUF[0]
    SLICE_X28Y35         FDPE                                         f  food/rng/value_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.442    -1.553    food/rng/value_reg[19]_0
    SLICE_X28Y35         FDPE                                         r  food/rng/value_reg[4]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            food/rng/value_reg[5]/PRE
                            (recovery check against rising-edge clock vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.251ns  (logic 1.453ns (12.913%)  route 9.798ns (87.087%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        9.798    11.251    food/rng/SW_IBUF[0]
    SLICE_X28Y35         FDPE                                         f  food/rng/value_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.442    -1.553    food/rng/value_reg[19]_0
    SLICE_X28Y35         FDPE                                         r  food/rng/value_reg[5]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            food/rng/value_reg[6]/PRE
                            (recovery check against rising-edge clock vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.251ns  (logic 1.453ns (12.913%)  route 9.798ns (87.087%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        9.798    11.251    food/rng/SW_IBUF[0]
    SLICE_X28Y35         FDPE                                         f  food/rng/value_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.442    -1.553    food/rng/value_reg[19]_0
    SLICE_X28Y35         FDPE                                         r  food/rng/value_reg[6]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            food/rng/value_reg[7]/PRE
                            (recovery check against rising-edge clock vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.251ns  (logic 1.453ns (12.913%)  route 9.798ns (87.087%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        9.798    11.251    food/rng/SW_IBUF[0]
    SLICE_X28Y35         FDPE                                         f  food/rng/value_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.442    -1.553    food/rng/value_reg[19]_0
    SLICE_X28Y35         FDPE                                         r  food/rng/value_reg[7]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            food/rng/value_reg[8]/PRE
                            (recovery check against rising-edge clock vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.251ns  (logic 1.453ns (12.913%)  route 9.798ns (87.087%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        9.798    11.251    food/rng/SW_IBUF[0]
    SLICE_X28Y35         FDPE                                         f  food/rng/value_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.442    -1.553    food/rng/value_reg[19]_0
    SLICE_X28Y35         FDPE                                         r  food/rng/value_reg[8]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            food/rng/value_reg[9]/PRE
                            (recovery check against rising-edge clock vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.251ns  (logic 1.453ns (12.913%)  route 9.798ns (87.087%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        9.798    11.251    food/rng/SW_IBUF[0]
    SLICE_X28Y35         FDPE                                         f  food/rng/value_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.442    -1.553    food/rng/value_reg[19]_0
    SLICE_X28Y35         FDPE                                         r  food/rng/value_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/genblk1[90].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.189ns  (logic 0.459ns (38.593%)  route 0.730ns (61.407%))
  Logic Levels:           5  (CARRY4=2 FDCE=1 LUT4=2)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDCE                         0.000     0.000 r  snek/genblk1[90].part/show_snake_reg/C
    SLICE_X39Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  snek/genblk1[90].part/show_snake_reg/Q
                         net (fo=1, routed)           0.304     0.445    snek/genblk1[90].part/show_snake
    SLICE_X35Y21         LUT4 (Prop_lut4_I3_O)        0.045     0.490 r  snek/genblk1[90].part/green_out[3]_i_8/O
                         net (fo=1, routed)           0.000     0.490    snek/genblk1[90].part_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.605 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.605    snek/green_out_reg[3]_i_3_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.650 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.426     1.076    graphics/hd/exists
    SLICE_X30Y21         LUT4 (Prop_lut4_I3_O)        0.113     1.189 r  graphics/hd/green_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.189    graphics/hd/green_out0[3]
    SLICE_X30Y21         FDCE                                         r  graphics/hd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.820     0.567    graphics/hd/pixel_clock01_out
    SLICE_X30Y21         FDCE                                         r  graphics/hd/green_out_reg[3]/C

Slack:                    inf
  Source:                 snek/genblk1[90].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.190ns  (logic 0.460ns (38.645%)  route 0.730ns (61.355%))
  Logic Levels:           5  (CARRY4=2 FDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDCE                         0.000     0.000 r  snek/genblk1[90].part/show_snake_reg/C
    SLICE_X39Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  snek/genblk1[90].part/show_snake_reg/Q
                         net (fo=1, routed)           0.304     0.445    snek/genblk1[90].part/show_snake
    SLICE_X35Y21         LUT4 (Prop_lut4_I3_O)        0.045     0.490 r  snek/genblk1[90].part/green_out[3]_i_8/O
                         net (fo=1, routed)           0.000     0.490    snek/genblk1[90].part_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.605 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.605    snek/green_out_reg[3]_i_3_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.650 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.426     1.076    graphics/hd/exists
    SLICE_X30Y21         LUT5 (Prop_lut5_I1_O)        0.114     1.190 r  graphics/hd/blue_out[2]_i_1/O
                         net (fo=1, routed)           0.000     1.190    graphics/hd/blue_out0[2]
    SLICE_X30Y21         FDCE                                         r  graphics/hd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.820     0.567    graphics/hd/pixel_clock01_out
    SLICE_X30Y21         FDCE                                         r  graphics/hd/blue_out_reg[2]/C

Slack:                    inf
  Source:                 food/part/cur_col_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.600ns  (logic 0.276ns (17.249%)  route 1.324ns (82.751%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDCE                         0.000     0.000 r  food/part/cur_col_reg[1]/C
    SLICE_X28Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  food/part/cur_col_reg[1]/Q
                         net (fo=1, routed)           0.114     0.255    food/part/cur_col[1]
    SLICE_X28Y23         LUT6 (Prop_lut6_I1_O)        0.045     0.300 f  food/part/i_4_LOPT_REMAP/O
                         net (fo=1, routed)           0.414     0.714    food/part/i_4/O_n
    SLICE_X28Y23         LUT6 (Prop_lut6_I2_O)        0.045     0.759 r  food/part/i_0_LOPT_REMAP/O
                         net (fo=4, routed)           0.796     1.555    graphics/hd/apple_exists
    SLICE_X37Y22         LUT4 (Prop_lut4_I3_O)        0.045     1.600 r  graphics/hd/red_out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.600    graphics/hd/red_out0[3]
    SLICE_X37Y22         FDCE                                         r  graphics/hd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.819     0.566    graphics/hd/pixel_clock01_out
    SLICE_X37Y22         FDCE                                         r  graphics/hd/red_out_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/h_sync_state_reg/CLR
                            (removal check against rising-edge clock vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.216ns  (logic 0.221ns (6.871%)  route 2.995ns (93.129%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.567ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        2.995     3.216    graphics/hd/SW_IBUF[0]
    SLICE_X36Y21         FDCE                                         f  graphics/hd/h_sync_state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.820     0.567    graphics/hd/pixel_clock01_out
    SLICE_X36Y21         FDCE                                         r  graphics/hd/h_sync_state_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/v_sync_state_reg/CLR
                            (removal check against rising-edge clock vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.216ns  (logic 0.221ns (6.871%)  route 2.995ns (93.129%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.567ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        2.995     3.216    graphics/hd/SW_IBUF[0]
    SLICE_X36Y21         FDCE                                         f  graphics/hd/v_sync_state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.820     0.567    graphics/hd/pixel_clock01_out
    SLICE_X36Y21         FDCE                                         r  graphics/hd/v_sync_state_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/h_count_reg[9]/CLR
                            (removal check against rising-edge clock vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.228ns  (logic 0.221ns (6.845%)  route 3.007ns (93.155%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.566ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.566ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        3.007     3.228    graphics/hd/SW_IBUF[0]
    SLICE_X30Y22         FDCE                                         f  graphics/hd/h_count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.819     0.566    graphics/hd/pixel_clock01_out
    SLICE_X30Y22         FDCE                                         r  graphics/hd/h_count_reg[9]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/v_count_reg[4]/CLR
                            (removal check against rising-edge clock vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.272ns  (logic 0.221ns (6.754%)  route 3.051ns (93.246%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.566ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.566ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        3.051     3.272    graphics/hd/SW_IBUF[0]
    SLICE_X33Y22         FDCE                                         f  graphics/hd/v_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.819     0.566    graphics/hd/pixel_clock01_out
    SLICE_X33Y22         FDCE                                         r  graphics/hd/v_count_reg[4]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/v_count_reg[5]/CLR
                            (removal check against rising-edge clock vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.272ns  (logic 0.221ns (6.754%)  route 3.051ns (93.246%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.566ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.566ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        3.051     3.272    graphics/hd/SW_IBUF[0]
    SLICE_X33Y22         FDCE                                         f  graphics/hd/v_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.819     0.566    graphics/hd/pixel_clock01_out
    SLICE_X33Y22         FDCE                                         r  graphics/hd/v_count_reg[5]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/v_count_reg[6]/CLR
                            (removal check against rising-edge clock vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.272ns  (logic 0.221ns (6.754%)  route 3.051ns (93.246%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.566ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.566ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        3.051     3.272    graphics/hd/SW_IBUF[0]
    SLICE_X33Y22         FDCE                                         f  graphics/hd/v_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.819     0.566    graphics/hd/pixel_clock01_out
    SLICE_X33Y22         FDCE                                         r  graphics/hd/v_count_reg[6]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/v_count_reg[7]/CLR
                            (removal check against rising-edge clock vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.272ns  (logic 0.221ns (6.754%)  route 3.051ns (93.246%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.566ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.566ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        3.051     3.272    graphics/hd/SW_IBUF[0]
    SLICE_X33Y22         FDCE                                         f  graphics/hd/v_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.518 r  graphics/h_count[11]_i_6/O
                         net (fo=1, routed)           0.236    -0.282    graphics_n_6
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.253 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.819     0.566    graphics/hd/pixel_clock01_out
    SLICE_X33Y22         FDCE                                         r  graphics/hd/v_count_reg[7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  vga_sd_vga_clock

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/h_video_reg/CE
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.910ns  (logic 1.577ns (13.240%)  route 10.333ns (86.760%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        9.018    10.471    graphics/hd/SW_IBUF[0]
    SLICE_X38Y36         LUT1 (Prop_lut1_I0_O)        0.124    10.595 r  graphics/hd/v_sync_i_1/O
                         net (fo=6, routed)           1.315    11.910    graphics/sd/v_video_reg_0
    SLICE_X38Y21         FDRE                                         r  graphics/sd/h_video_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    -1.195    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    -1.074 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    -0.560    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    -0.306 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.433     1.127    graphics/sd/pixel_clock0
    SLICE_X38Y21         FDRE                                         r  graphics/sd/h_video_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/v_video_reg/CE
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.910ns  (logic 1.577ns (13.240%)  route 10.333ns (86.760%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        9.018    10.471    graphics/hd/SW_IBUF[0]
    SLICE_X38Y36         LUT1 (Prop_lut1_I0_O)        0.124    10.595 r  graphics/hd/v_sync_i_1/O
                         net (fo=6, routed)           1.315    11.910    graphics/sd/v_video_reg_0
    SLICE_X38Y21         FDRE                                         r  graphics/sd/v_video_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    -1.195    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    -1.074 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    -0.560    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    -0.306 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.433     1.127    graphics/sd/pixel_clock0
    SLICE_X38Y21         FDRE                                         r  graphics/sd/v_video_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/v_sync_reg/CE
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.226ns  (logic 1.577ns (14.047%)  route 9.649ns (85.953%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.134ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        9.018    10.471    graphics/hd/SW_IBUF[0]
    SLICE_X38Y36         LUT1 (Prop_lut1_I0_O)        0.124    10.595 r  graphics/hd/v_sync_i_1/O
                         net (fo=6, routed)           0.631    11.226    graphics/sd/v_video_reg_0
    SLICE_X38Y36         FDRE                                         r  graphics/sd/v_sync_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    -1.195    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    -1.074 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    -0.560    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    -0.306 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.440     1.134    graphics/sd/pixel_clock0
    SLICE_X38Y36         FDRE                                         r  graphics/sd/v_sync_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/h_sync_line_reg/CLR
                            (recovery check against rising-edge clock vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.499ns  (logic 1.453ns (13.838%)  route 9.046ns (86.162%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        9.046    10.499    graphics/sd/SW_IBUF[0]
    SLICE_X38Y30         FDCE                                         f  graphics/sd/h_sync_line_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    -1.195    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    -1.074 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    -0.560    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    -0.306 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.434     1.128    graphics/sd/pixel_clock0
    SLICE_X38Y30         FDCE                                         r  graphics/sd/h_sync_line_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/h_count_reg[0]/CLR
                            (recovery check against rising-edge clock vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.257ns  (logic 1.453ns (14.165%)  route 8.804ns (85.835%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.129ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        8.804    10.257    graphics/sd/SW_IBUF[0]
    SLICE_X38Y18         FDCE                                         f  graphics/sd/h_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    -1.195    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    -1.074 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    -0.560    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    -0.306 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.435     1.129    graphics/sd/pixel_clock0
    SLICE_X38Y18         FDCE                                         r  graphics/sd/h_count_reg[0]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/h_count_reg[10]/CLR
                            (recovery check against rising-edge clock vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.257ns  (logic 1.453ns (14.165%)  route 8.804ns (85.835%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.129ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        8.804    10.257    graphics/sd/SW_IBUF[0]
    SLICE_X39Y18         FDCE                                         f  graphics/sd/h_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    -1.195    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    -1.074 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    -0.560    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    -0.306 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.435     1.129    graphics/sd/pixel_clock0
    SLICE_X39Y18         FDCE                                         r  graphics/sd/h_count_reg[10]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/h_count_reg[11]/CLR
                            (recovery check against rising-edge clock vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.257ns  (logic 1.453ns (14.165%)  route 8.804ns (85.835%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.129ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        8.804    10.257    graphics/sd/SW_IBUF[0]
    SLICE_X39Y18         FDCE                                         f  graphics/sd/h_count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    -1.195    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    -1.074 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    -0.560    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    -0.306 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.435     1.129    graphics/sd/pixel_clock0
    SLICE_X39Y18         FDCE                                         r  graphics/sd/h_count_reg[11]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/h_count_reg[9]/CLR
                            (recovery check against rising-edge clock vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.257ns  (logic 1.453ns (14.165%)  route 8.804ns (85.835%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.129ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        8.804    10.257    graphics/sd/SW_IBUF[0]
    SLICE_X39Y18         FDCE                                         f  graphics/sd/h_count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    -1.195    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    -1.074 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    -0.560    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    -0.306 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.435     1.129    graphics/sd/pixel_clock0
    SLICE_X39Y18         FDCE                                         r  graphics/sd/h_count_reg[9]/C

Slack:                    inf
  Source:                 snek/genblk1[73].part/cur_col_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.199ns  (logic 2.248ns (24.437%)  route 6.951ns (75.563%))
  Logic Levels:           9  (CARRY4=3 FDCE=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDCE                         0.000     0.000 r  snek/genblk1[73].part/cur_col_reg[0]/C
    SLICE_X45Y33         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  snek/genblk1[73].part/cur_col_reg[0]/Q
                         net (fo=1, routed)           2.046     2.465    snek/genblk1[73].part/cur_col[0]
    SLICE_X8Y31          LUT6 (Prop_lut6_I0_O)        0.299     2.764 f  snek/genblk1[73].part/green_out[3]_i_259/O
                         net (fo=1, routed)           1.079     3.843    snek/genblk1[73].part/green_out[3]_i_259_n_0
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.124     3.967 f  snek/genblk1[73].part/green_out[3]_i_144/O
                         net (fo=1, routed)           0.997     4.964    snek/genblk1[73].part/h_match_1
    SLICE_X35Y24         LUT6 (Prop_lut6_I1_O)        0.124     5.088 r  snek/genblk1[73].part/green_out[3]_i_59/O
                         net (fo=1, routed)           0.686     5.774    snek/genblk1[72].part/green_out_reg[3]_i_6
    SLICE_X35Y20         LUT4 (Prop_lut4_I0_O)        0.124     5.898 r  snek/genblk1[72].part/green_out[3]_i_20/O
                         net (fo=1, routed)           0.000     5.898    snek/genblk1[72].part_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.430 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.430    snek/green_out_reg[3]_i_6_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.544 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.544    snek/green_out_reg[3]_i_3_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.701 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           2.143     8.844    graphics/sd/exists
    SLICE_X36Y23         LUT4 (Prop_lut4_I1_O)        0.355     9.199 r  graphics/sd/green_out[3]_i_1/O
                         net (fo=1, routed)           0.000     9.199    graphics/sd/green_out0[3]
    SLICE_X36Y23         FDCE                                         r  graphics/sd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    -1.195    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    -1.074 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    -0.560    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    -0.306 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.430     1.124    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/green_out_reg[3]/C

Slack:                    inf
  Source:                 snek/genblk1[73].part/cur_col_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.173ns  (logic 2.222ns (24.223%)  route 6.951ns (75.777%))
  Logic Levels:           9  (CARRY4=3 FDCE=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDCE                         0.000     0.000 r  snek/genblk1[73].part/cur_col_reg[0]/C
    SLICE_X45Y33         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  snek/genblk1[73].part/cur_col_reg[0]/Q
                         net (fo=1, routed)           2.046     2.465    snek/genblk1[73].part/cur_col[0]
    SLICE_X8Y31          LUT6 (Prop_lut6_I0_O)        0.299     2.764 f  snek/genblk1[73].part/green_out[3]_i_259/O
                         net (fo=1, routed)           1.079     3.843    snek/genblk1[73].part/green_out[3]_i_259_n_0
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.124     3.967 f  snek/genblk1[73].part/green_out[3]_i_144/O
                         net (fo=1, routed)           0.997     4.964    snek/genblk1[73].part/h_match_1
    SLICE_X35Y24         LUT6 (Prop_lut6_I1_O)        0.124     5.088 r  snek/genblk1[73].part/green_out[3]_i_59/O
                         net (fo=1, routed)           0.686     5.774    snek/genblk1[72].part/green_out_reg[3]_i_6
    SLICE_X35Y20         LUT4 (Prop_lut4_I0_O)        0.124     5.898 r  snek/genblk1[72].part/green_out[3]_i_20/O
                         net (fo=1, routed)           0.000     5.898    snek/genblk1[72].part_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.430 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.430    snek/green_out_reg[3]_i_6_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.544 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.544    snek/green_out_reg[3]_i_3_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.701 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           2.143     8.844    graphics/sd/exists
    SLICE_X36Y23         LUT5 (Prop_lut5_I3_O)        0.329     9.173 r  graphics/sd/blue_out[2]_i_1__0/O
                         net (fo=1, routed)           0.000     9.173    graphics/sd/blue_out0[2]
    SLICE_X36Y23         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    -1.195    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    -1.074 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    -0.560    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    -0.306 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.430     1.124    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/blue_out_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/genblk1[90].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.583ns  (logic 0.457ns (28.863%)  route 1.126ns (71.137%))
  Logic Levels:           5  (CARRY4=2 FDCE=1 LUT4=2)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDCE                         0.000     0.000 r  snek/genblk1[90].part/show_snake_reg/C
    SLICE_X39Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  snek/genblk1[90].part/show_snake_reg/Q
                         net (fo=1, routed)           0.304     0.445    snek/genblk1[90].part/show_snake
    SLICE_X35Y21         LUT4 (Prop_lut4_I3_O)        0.045     0.490 r  snek/genblk1[90].part/green_out[3]_i_8/O
                         net (fo=1, routed)           0.000     0.490    snek/genblk1[90].part_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.605 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.605    snek/green_out_reg[3]_i_3_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.650 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.822     1.472    graphics/sd/exists
    SLICE_X36Y23         LUT4 (Prop_lut4_I1_O)        0.111     1.583 r  graphics/sd/green_out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.583    graphics/sd/green_out0[3]
    SLICE_X36Y23         FDCE                                         r  graphics/sd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.817     0.543    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/green_out_reg[3]/C

Slack:                    inf
  Source:                 snek/genblk1[90].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.586ns  (logic 0.460ns (28.998%)  route 1.126ns (71.002%))
  Logic Levels:           5  (CARRY4=2 FDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDCE                         0.000     0.000 r  snek/genblk1[90].part/show_snake_reg/C
    SLICE_X39Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  snek/genblk1[90].part/show_snake_reg/Q
                         net (fo=1, routed)           0.304     0.445    snek/genblk1[90].part/show_snake
    SLICE_X35Y21         LUT4 (Prop_lut4_I3_O)        0.045     0.490 r  snek/genblk1[90].part/green_out[3]_i_8/O
                         net (fo=1, routed)           0.000     0.490    snek/genblk1[90].part_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.605 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.605    snek/green_out_reg[3]_i_3_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.650 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.822     1.472    graphics/sd/exists
    SLICE_X36Y23         LUT5 (Prop_lut5_I3_O)        0.114     1.586 r  graphics/sd/blue_out[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.586    graphics/sd/blue_out0[2]
    SLICE_X36Y23         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.817     0.543    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/blue_out_reg[2]/C

Slack:                    inf
  Source:                 food/part/cur_col_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.956ns  (logic 0.276ns (14.107%)  route 1.680ns (85.893%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDCE                         0.000     0.000 r  food/part/cur_col_reg[1]/C
    SLICE_X28Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  food/part/cur_col_reg[1]/Q
                         net (fo=1, routed)           0.114     0.255    food/part/cur_col[1]
    SLICE_X28Y23         LUT6 (Prop_lut6_I1_O)        0.045     0.300 f  food/part/i_4_LOPT_REMAP/O
                         net (fo=1, routed)           0.414     0.714    food/part/i_4/O_n
    SLICE_X28Y23         LUT6 (Prop_lut6_I2_O)        0.045     0.759 r  food/part/i_0_LOPT_REMAP/O
                         net (fo=4, routed)           1.153     1.911    graphics/sd/apple_exists
    SLICE_X36Y23         LUT4 (Prop_lut4_I3_O)        0.045     1.956 r  graphics/sd/red_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.956    graphics/sd/red_out0[3]
    SLICE_X36Y23         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.817     0.543    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/red_out_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/h_count_reg[1]/CLR
                            (removal check against rising-edge clock vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.769ns  (logic 0.221ns (7.980%)  route 2.548ns (92.020%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.552ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.552ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        2.548     2.769    graphics/sd/SW_IBUF[0]
    SLICE_X38Y15         FDCE                                         f  graphics/sd/h_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.826     0.552    graphics/sd/pixel_clock0
    SLICE_X38Y15         FDCE                                         r  graphics/sd/h_count_reg[1]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/h_count_reg[2]/CLR
                            (removal check against rising-edge clock vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.769ns  (logic 0.221ns (7.980%)  route 2.548ns (92.020%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.552ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.552ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        2.548     2.769    graphics/sd/SW_IBUF[0]
    SLICE_X38Y15         FDCE                                         f  graphics/sd/h_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.826     0.552    graphics/sd/pixel_clock0
    SLICE_X38Y15         FDCE                                         r  graphics/sd/h_count_reg[2]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/h_count_reg[3]/CLR
                            (removal check against rising-edge clock vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.769ns  (logic 0.221ns (7.980%)  route 2.548ns (92.020%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.552ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.552ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        2.548     2.769    graphics/sd/SW_IBUF[0]
    SLICE_X38Y15         FDCE                                         f  graphics/sd/h_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.826     0.552    graphics/sd/pixel_clock0
    SLICE_X38Y15         FDCE                                         r  graphics/sd/h_count_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/h_count_reg[4]/CLR
                            (removal check against rising-edge clock vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.769ns  (logic 0.221ns (7.980%)  route 2.548ns (92.020%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.552ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.552ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        2.548     2.769    graphics/sd/SW_IBUF[0]
    SLICE_X38Y15         FDCE                                         f  graphics/sd/h_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.826     0.552    graphics/sd/pixel_clock0
    SLICE_X38Y15         FDCE                                         r  graphics/sd/h_count_reg[4]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/h_count_reg[5]/CLR
                            (removal check against rising-edge clock vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.830ns  (logic 0.221ns (7.808%)  route 2.609ns (92.192%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.551ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.551ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        2.609     2.830    graphics/sd/SW_IBUF[0]
    SLICE_X38Y16         FDCE                                         f  graphics/sd/h_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.825     0.551    graphics/sd/pixel_clock0
    SLICE_X38Y16         FDCE                                         r  graphics/sd/h_count_reg[5]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/h_count_reg[6]/CLR
                            (removal check against rising-edge clock vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.830ns  (logic 0.221ns (7.808%)  route 2.609ns (92.192%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.551ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.551ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        2.609     2.830    graphics/sd/SW_IBUF[0]
    SLICE_X38Y16         FDCE                                         f  graphics/sd/h_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.825     0.551    graphics/sd/pixel_clock0
    SLICE_X38Y16         FDCE                                         r  graphics/sd/h_count_reg[6]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/h_count_reg[7]/CLR
                            (removal check against rising-edge clock vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.830ns  (logic 0.221ns (7.808%)  route 2.609ns (92.192%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.551ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.551ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        2.609     2.830    graphics/sd/SW_IBUF[0]
    SLICE_X38Y16         FDCE                                         f  graphics/sd/h_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.825     0.551    graphics/sd/pixel_clock0
    SLICE_X38Y16         FDCE                                         r  graphics/sd/h_count_reg[7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  vga_sd_vga_clock_1

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/h_video_reg/CE
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.910ns  (logic 1.577ns (13.240%)  route 10.333ns (86.760%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        9.018    10.471    graphics/hd/SW_IBUF[0]
    SLICE_X38Y36         LUT1 (Prop_lut1_I0_O)        0.124    10.595 r  graphics/hd/v_sync_i_1/O
                         net (fo=6, routed)           1.315    11.910    graphics/sd/v_video_reg_0
    SLICE_X38Y21         FDRE                                         r  graphics/sd/h_video_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    -1.195    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    -1.074 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    -0.560    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    -0.306 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.433     1.127    graphics/sd/pixel_clock0
    SLICE_X38Y21         FDRE                                         r  graphics/sd/h_video_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/v_video_reg/CE
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.910ns  (logic 1.577ns (13.240%)  route 10.333ns (86.760%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        9.018    10.471    graphics/hd/SW_IBUF[0]
    SLICE_X38Y36         LUT1 (Prop_lut1_I0_O)        0.124    10.595 r  graphics/hd/v_sync_i_1/O
                         net (fo=6, routed)           1.315    11.910    graphics/sd/v_video_reg_0
    SLICE_X38Y21         FDRE                                         r  graphics/sd/v_video_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    -1.195    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    -1.074 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    -0.560    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    -0.306 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.433     1.127    graphics/sd/pixel_clock0
    SLICE_X38Y21         FDRE                                         r  graphics/sd/v_video_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/v_sync_reg/CE
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.226ns  (logic 1.577ns (14.047%)  route 9.649ns (85.953%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.134ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        9.018    10.471    graphics/hd/SW_IBUF[0]
    SLICE_X38Y36         LUT1 (Prop_lut1_I0_O)        0.124    10.595 r  graphics/hd/v_sync_i_1/O
                         net (fo=6, routed)           0.631    11.226    graphics/sd/v_video_reg_0
    SLICE_X38Y36         FDRE                                         r  graphics/sd/v_sync_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    -1.195    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    -1.074 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    -0.560    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    -0.306 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.440     1.134    graphics/sd/pixel_clock0
    SLICE_X38Y36         FDRE                                         r  graphics/sd/v_sync_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/h_sync_line_reg/CLR
                            (recovery check against rising-edge clock vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.499ns  (logic 1.453ns (13.838%)  route 9.046ns (86.162%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        9.046    10.499    graphics/sd/SW_IBUF[0]
    SLICE_X38Y30         FDCE                                         f  graphics/sd/h_sync_line_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    -1.195    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    -1.074 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    -0.560    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    -0.306 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.434     1.128    graphics/sd/pixel_clock0
    SLICE_X38Y30         FDCE                                         r  graphics/sd/h_sync_line_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/h_count_reg[0]/CLR
                            (recovery check against rising-edge clock vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.257ns  (logic 1.453ns (14.165%)  route 8.804ns (85.835%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.129ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        8.804    10.257    graphics/sd/SW_IBUF[0]
    SLICE_X38Y18         FDCE                                         f  graphics/sd/h_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    -1.195    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    -1.074 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    -0.560    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    -0.306 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.435     1.129    graphics/sd/pixel_clock0
    SLICE_X38Y18         FDCE                                         r  graphics/sd/h_count_reg[0]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/h_count_reg[10]/CLR
                            (recovery check against rising-edge clock vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.257ns  (logic 1.453ns (14.165%)  route 8.804ns (85.835%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.129ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        8.804    10.257    graphics/sd/SW_IBUF[0]
    SLICE_X39Y18         FDCE                                         f  graphics/sd/h_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    -1.195    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    -1.074 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    -0.560    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    -0.306 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.435     1.129    graphics/sd/pixel_clock0
    SLICE_X39Y18         FDCE                                         r  graphics/sd/h_count_reg[10]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/h_count_reg[11]/CLR
                            (recovery check against rising-edge clock vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.257ns  (logic 1.453ns (14.165%)  route 8.804ns (85.835%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.129ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        8.804    10.257    graphics/sd/SW_IBUF[0]
    SLICE_X39Y18         FDCE                                         f  graphics/sd/h_count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    -1.195    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    -1.074 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    -0.560    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    -0.306 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.435     1.129    graphics/sd/pixel_clock0
    SLICE_X39Y18         FDCE                                         r  graphics/sd/h_count_reg[11]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/h_count_reg[9]/CLR
                            (recovery check against rising-edge clock vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.257ns  (logic 1.453ns (14.165%)  route 8.804ns (85.835%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.129ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        8.804    10.257    graphics/sd/SW_IBUF[0]
    SLICE_X39Y18         FDCE                                         f  graphics/sd/h_count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    -1.195    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    -1.074 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    -0.560    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    -0.306 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.435     1.129    graphics/sd/pixel_clock0
    SLICE_X39Y18         FDCE                                         r  graphics/sd/h_count_reg[9]/C

Slack:                    inf
  Source:                 snek/genblk1[73].part/cur_col_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.199ns  (logic 2.248ns (24.437%)  route 6.951ns (75.563%))
  Logic Levels:           9  (CARRY4=3 FDCE=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDCE                         0.000     0.000 r  snek/genblk1[73].part/cur_col_reg[0]/C
    SLICE_X45Y33         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  snek/genblk1[73].part/cur_col_reg[0]/Q
                         net (fo=1, routed)           2.046     2.465    snek/genblk1[73].part/cur_col[0]
    SLICE_X8Y31          LUT6 (Prop_lut6_I0_O)        0.299     2.764 f  snek/genblk1[73].part/green_out[3]_i_259/O
                         net (fo=1, routed)           1.079     3.843    snek/genblk1[73].part/green_out[3]_i_259_n_0
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.124     3.967 f  snek/genblk1[73].part/green_out[3]_i_144/O
                         net (fo=1, routed)           0.997     4.964    snek/genblk1[73].part/h_match_1
    SLICE_X35Y24         LUT6 (Prop_lut6_I1_O)        0.124     5.088 r  snek/genblk1[73].part/green_out[3]_i_59/O
                         net (fo=1, routed)           0.686     5.774    snek/genblk1[72].part/green_out_reg[3]_i_6
    SLICE_X35Y20         LUT4 (Prop_lut4_I0_O)        0.124     5.898 r  snek/genblk1[72].part/green_out[3]_i_20/O
                         net (fo=1, routed)           0.000     5.898    snek/genblk1[72].part_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.430 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.430    snek/green_out_reg[3]_i_6_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.544 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.544    snek/green_out_reg[3]_i_3_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.701 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           2.143     8.844    graphics/sd/exists
    SLICE_X36Y23         LUT4 (Prop_lut4_I1_O)        0.355     9.199 r  graphics/sd/green_out[3]_i_1/O
                         net (fo=1, routed)           0.000     9.199    graphics/sd/green_out0[3]
    SLICE_X36Y23         FDCE                                         r  graphics/sd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    -1.195    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    -1.074 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    -0.560    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    -0.306 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.430     1.124    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/green_out_reg[3]/C

Slack:                    inf
  Source:                 snek/genblk1[73].part/cur_col_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.173ns  (logic 2.222ns (24.223%)  route 6.951ns (75.777%))
  Logic Levels:           9  (CARRY4=3 FDCE=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDCE                         0.000     0.000 r  snek/genblk1[73].part/cur_col_reg[0]/C
    SLICE_X45Y33         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  snek/genblk1[73].part/cur_col_reg[0]/Q
                         net (fo=1, routed)           2.046     2.465    snek/genblk1[73].part/cur_col[0]
    SLICE_X8Y31          LUT6 (Prop_lut6_I0_O)        0.299     2.764 f  snek/genblk1[73].part/green_out[3]_i_259/O
                         net (fo=1, routed)           1.079     3.843    snek/genblk1[73].part/green_out[3]_i_259_n_0
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.124     3.967 f  snek/genblk1[73].part/green_out[3]_i_144/O
                         net (fo=1, routed)           0.997     4.964    snek/genblk1[73].part/h_match_1
    SLICE_X35Y24         LUT6 (Prop_lut6_I1_O)        0.124     5.088 r  snek/genblk1[73].part/green_out[3]_i_59/O
                         net (fo=1, routed)           0.686     5.774    snek/genblk1[72].part/green_out_reg[3]_i_6
    SLICE_X35Y20         LUT4 (Prop_lut4_I0_O)        0.124     5.898 r  snek/genblk1[72].part/green_out[3]_i_20/O
                         net (fo=1, routed)           0.000     5.898    snek/genblk1[72].part_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.430 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.430    snek/green_out_reg[3]_i_6_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.544 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.544    snek/green_out_reg[3]_i_3_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.701 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           2.143     8.844    graphics/sd/exists
    SLICE_X36Y23         LUT5 (Prop_lut5_I3_O)        0.329     9.173 r  graphics/sd/blue_out[2]_i_1__0/O
                         net (fo=1, routed)           0.000     9.173    graphics/sd/blue_out0[2]
    SLICE_X36Y23         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    -1.195    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.121    -1.074 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.514    -0.560    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.254    -0.306 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.430     1.124    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/blue_out_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/genblk1[90].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.583ns  (logic 0.457ns (28.863%)  route 1.126ns (71.137%))
  Logic Levels:           5  (CARRY4=2 FDCE=1 LUT4=2)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDCE                         0.000     0.000 r  snek/genblk1[90].part/show_snake_reg/C
    SLICE_X39Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  snek/genblk1[90].part/show_snake_reg/Q
                         net (fo=1, routed)           0.304     0.445    snek/genblk1[90].part/show_snake
    SLICE_X35Y21         LUT4 (Prop_lut4_I3_O)        0.045     0.490 r  snek/genblk1[90].part/green_out[3]_i_8/O
                         net (fo=1, routed)           0.000     0.490    snek/genblk1[90].part_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.605 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.605    snek/green_out_reg[3]_i_3_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.650 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.822     1.472    graphics/sd/exists
    SLICE_X36Y23         LUT4 (Prop_lut4_I1_O)        0.111     1.583 r  graphics/sd/green_out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.583    graphics/sd/green_out0[3]
    SLICE_X36Y23         FDCE                                         r  graphics/sd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.817     0.543    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/green_out_reg[3]/C

Slack:                    inf
  Source:                 snek/genblk1[90].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.586ns  (logic 0.460ns (28.998%)  route 1.126ns (71.002%))
  Logic Levels:           5  (CARRY4=2 FDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDCE                         0.000     0.000 r  snek/genblk1[90].part/show_snake_reg/C
    SLICE_X39Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  snek/genblk1[90].part/show_snake_reg/Q
                         net (fo=1, routed)           0.304     0.445    snek/genblk1[90].part/show_snake
    SLICE_X35Y21         LUT4 (Prop_lut4_I3_O)        0.045     0.490 r  snek/genblk1[90].part/green_out[3]_i_8/O
                         net (fo=1, routed)           0.000     0.490    snek/genblk1[90].part_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.605 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.605    snek/green_out_reg[3]_i_3_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.650 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.822     1.472    graphics/sd/exists
    SLICE_X36Y23         LUT5 (Prop_lut5_I3_O)        0.114     1.586 r  graphics/sd/blue_out[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.586    graphics/sd/blue_out0[2]
    SLICE_X36Y23         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.817     0.543    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/blue_out_reg[2]/C

Slack:                    inf
  Source:                 food/part/cur_col_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.956ns  (logic 0.276ns (14.107%)  route 1.680ns (85.893%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDCE                         0.000     0.000 r  food/part/cur_col_reg[1]/C
    SLICE_X28Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  food/part/cur_col_reg[1]/Q
                         net (fo=1, routed)           0.114     0.255    food/part/cur_col[1]
    SLICE_X28Y23         LUT6 (Prop_lut6_I1_O)        0.045     0.300 f  food/part/i_4_LOPT_REMAP/O
                         net (fo=1, routed)           0.414     0.714    food/part/i_4/O_n
    SLICE_X28Y23         LUT6 (Prop_lut6_I2_O)        0.045     0.759 r  food/part/i_0_LOPT_REMAP/O
                         net (fo=4, routed)           1.153     1.911    graphics/sd/apple_exists
    SLICE_X36Y23         LUT4 (Prop_lut4_I3_O)        0.045     1.956 r  graphics/sd/red_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.956    graphics/sd/red_out0[3]
    SLICE_X36Y23         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.817     0.543    graphics/sd/pixel_clock0
    SLICE_X36Y23         FDCE                                         r  graphics/sd/red_out_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/h_count_reg[1]/CLR
                            (removal check against rising-edge clock vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.769ns  (logic 0.221ns (7.980%)  route 2.548ns (92.020%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.552ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.552ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        2.548     2.769    graphics/sd/SW_IBUF[0]
    SLICE_X38Y15         FDCE                                         f  graphics/sd/h_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.826     0.552    graphics/sd/pixel_clock0
    SLICE_X38Y15         FDCE                                         r  graphics/sd/h_count_reg[1]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/h_count_reg[2]/CLR
                            (removal check against rising-edge clock vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.769ns  (logic 0.221ns (7.980%)  route 2.548ns (92.020%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.552ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.552ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        2.548     2.769    graphics/sd/SW_IBUF[0]
    SLICE_X38Y15         FDCE                                         f  graphics/sd/h_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.826     0.552    graphics/sd/pixel_clock0
    SLICE_X38Y15         FDCE                                         r  graphics/sd/h_count_reg[2]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/h_count_reg[3]/CLR
                            (removal check against rising-edge clock vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.769ns  (logic 0.221ns (7.980%)  route 2.548ns (92.020%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.552ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.552ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        2.548     2.769    graphics/sd/SW_IBUF[0]
    SLICE_X38Y15         FDCE                                         f  graphics/sd/h_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.826     0.552    graphics/sd/pixel_clock0
    SLICE_X38Y15         FDCE                                         r  graphics/sd/h_count_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/h_count_reg[4]/CLR
                            (removal check against rising-edge clock vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.769ns  (logic 0.221ns (7.980%)  route 2.548ns (92.020%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.552ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.552ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        2.548     2.769    graphics/sd/SW_IBUF[0]
    SLICE_X38Y15         FDCE                                         f  graphics/sd/h_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.826     0.552    graphics/sd/pixel_clock0
    SLICE_X38Y15         FDCE                                         r  graphics/sd/h_count_reg[4]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/h_count_reg[5]/CLR
                            (removal check against rising-edge clock vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.830ns  (logic 0.221ns (7.808%)  route 2.609ns (92.192%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.551ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.551ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        2.609     2.830    graphics/sd/SW_IBUF[0]
    SLICE_X38Y16         FDCE                                         f  graphics/sd/h_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.825     0.551    graphics/sd/pixel_clock0
    SLICE_X38Y16         FDCE                                         r  graphics/sd/h_count_reg[5]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/h_count_reg[6]/CLR
                            (removal check against rising-edge clock vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.830ns  (logic 0.221ns (7.808%)  route 2.609ns (92.192%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.551ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.551ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        2.609     2.830    graphics/sd/SW_IBUF[0]
    SLICE_X38Y16         FDCE                                         f  graphics/sd/h_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.825     0.551    graphics/sd/pixel_clock0
    SLICE_X38Y16         FDCE                                         r  graphics/sd/h_count_reg[6]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/h_count_reg[7]/CLR
                            (removal check against rising-edge clock vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.830ns  (logic 0.221ns (7.808%)  route 2.609ns (92.192%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.551ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.551ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3597, routed)        2.609     2.830    graphics/sd/SW_IBUF[0]
    SLICE_X38Y16         FDCE                                         f  graphics/sd/h_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.057    -0.622 r  graphics/h_count[11]_i_5/O
                         net (fo=1, routed)           0.241    -0.381    graphics_n_5
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.107    -0.274 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.825     0.551    graphics/sd/pixel_clock0
    SLICE_X38Y16         FDCE                                         r  graphics/sd/h_count_reg[7]/C





