// Seed: 909361753
`timescale 1 ps / 1ps `timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  inout id_1;
  assign id_1 = 1'b0;
  logic id_2;
  assign id_2 = id_2;
  type_0 id_3 (
      .id_0(id_2),
      .id_1(1)
  );
  assign id_2 = 1;
  defparam id_4.id_5 = id_2;
endmodule
