WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 3077759 heartbeat IPC: 3.249 cumulative IPC: 3.249 (Simulation time: 00 hr 00 min 19 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 6156230 heartbeat IPC: 3.248 cumulative IPC: 3.249 (Simulation time: 00 hr 00 min 39 sec)
Warmup finished CPU 0 instructions: 25000000 cycles: 7694874 cumulative IPC: 3.249 (Simulation time: 00 hr 00 min 49 sec)
Warmup complete CPU 0 instructions: 25000000 cycles: 7694874 cumulative IPC: 3.249 (Simulation time: 00 hr 00 min 49 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 12245585 heartbeat IPC: 1.642 cumulative IPC: 1.099 (Simulation time: 00 hr 01 min 09 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_28.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000000 cycles: 21311293 heartbeat IPC: 1.103 cumulative IPC: 1.102 (Simulation time: 00 hr 01 min 49 sec)
Heartbeat CPU 0 instructions: 50000000 cycles: 30408535 heartbeat IPC: 1.099 cumulative IPC: 1.101 (Simulation time: 00 hr 02 min 29 sec)
Heartbeat CPU 0 instructions: 60000000 cycles: 39479644 heartbeat IPC: 1.102 cumulative IPC: 1.101 (Simulation time: 00 hr 03 min 09 sec)
Heartbeat CPU 0 instructions: 70000000 cycles: 48566473 heartbeat IPC: 1.1 cumulative IPC: 1.101 (Simulation time: 00 hr 03 min 49 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_28.champsimtrace.xz")
Heartbeat CPU 0 instructions: 80000001 cycles: 57648643 heartbeat IPC: 1.101 cumulative IPC: 1.101 (Simulation time: 00 hr 04 min 29 sec)
Heartbeat CPU 0 instructions: 90000003 cycles: 66717106 heartbeat IPC: 1.103 cumulative IPC: 1.101 (Simulation time: 00 hr 05 min 09 sec)
Heartbeat CPU 0 instructions: 100000000 cycles: 75798770 heartbeat IPC: 1.101 cumulative IPC: 1.101 (Simulation time: 00 hr 05 min 50 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_28.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000001 cycles: 84866914 heartbeat IPC: 1.103 cumulative IPC: 1.101 (Simulation time: 00 hr 06 min 30 sec)
Heartbeat CPU 0 instructions: 120000000 cycles: 93970971 heartbeat IPC: 1.098 cumulative IPC: 1.101 (Simulation time: 00 hr 07 min 10 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 90814806 cumulative IPC: 1.101 (Simulation time: 00 hr 07 min 30 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 90814806 cumulative IPC: 1.101 (Simulation time: 00 hr 07 min 30 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/compute_int/compute_int_28.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.101 instructions: 100000001 cycles: 90814806
CPU 0 Branch Prediction Accuracy: 90.5% MPKI: 30.97 Average ROB Occupancy at Mispredict: 14.09
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 24.8
BRANCH_CONDITIONAL: 6.2
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.00066
BRANCH_RETURN: 0

L1D TOTAL        ACCESS:   31819929 HIT:   26627443 MISS:    5192486
L1D LOAD         ACCESS:   31750345 HIT:   26586142 MISS:    5164203
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:      69568 HIT:      41300 MISS:      28268
L1D TRANSLATION  ACCESS:         16 HIT:          1 MISS:         15
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 8.71 cycles
L1I TOTAL        ACCESS:       7902 HIT:       7685 MISS:        217
L1I LOAD         ACCESS:       7902 HIT:       7685 MISS:        217
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 22.36 cycles
L2C TOTAL        ACCESS:    3097892 HIT:    2216641 MISS:     881251
L2C LOAD         ACCESS:    3082593 HIT:    2206239 MISS:     876354
L2C RFO          ACCESS:       5633 HIT:       2789 MISS:       2844
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:       9651 HIT:       7613 MISS:       2038
L2C TRANSLATION  ACCESS:         15 HIT:          0 MISS:         15
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 20 cycles
LLC TOTAL        ACCESS:     883709 HIT:     883355 MISS:        354
LLC LOAD         ACCESS:     876354 HIT:     876140 MISS:        214
LLC RFO          ACCESS:       2844 HIT:       2707 MISS:        137
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       4496 HIT:       4496 MISS:          0
LLC TRANSLATION  ACCESS:         15 HIT:         12 MISS:          3
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 126.3 cycles
cpu0_DTLB TOTAL        ACCESS:   27790782 HIT:   27648649 MISS:     142133
cpu0_DTLB LOAD         ACCESS:   27790782 HIT:   27648649 MISS:     142133
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 3.359 cycles
cpu0_ITLB TOTAL        ACCESS:       6898 HIT:       6434 MISS:        464
cpu0_ITLB LOAD         ACCESS:       6898 HIT:       6434 MISS:        464
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 1.256 cycles
cpu0_STLB TOTAL        ACCESS:      76890 HIT:      76874 MISS:         16
cpu0_STLB LOAD         ACCESS:      76890 HIT:      76874 MISS:         16
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 282.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        284
  ROW_BUFFER_MISS:         70
 AVG DBUS CONGESTED CYCLE: 3.971
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0
