library ieee;
use ieee.std_logic_1164.all;
use IEEE.std_logic_arith.all;
use IEEE.std_logic_unsigned.all;

entity Counter_point0 is port (
	HexSeq: in std_logic_vector(3 downto 0);
	R1: in std_logic;
	OverF1: in std_logic;
	User: in std_logic;
	E3: in std_logic;
	clock: in std_logic;
	win: in std_logic;
	Point: 
	);
end Counter_point0;