#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1be3090 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1be3220 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x1bf1d00 .functor NOT 1, L_0x1c1e560, C4<0>, C4<0>, C4<0>;
L_0x1c1e2f0 .functor XOR 1, L_0x1c1e1b0, L_0x1c1e250, C4<0>, C4<0>;
L_0x1c1e450 .functor XOR 1, L_0x1c1e2f0, L_0x1c1e3b0, C4<0>, C4<0>;
v0x1c198b0_0 .net *"_ivl_10", 0 0, L_0x1c1e3b0;  1 drivers
v0x1c199b0_0 .net *"_ivl_12", 0 0, L_0x1c1e450;  1 drivers
v0x1c19a90_0 .net *"_ivl_2", 0 0, L_0x1c1e110;  1 drivers
v0x1c19b50_0 .net *"_ivl_4", 0 0, L_0x1c1e1b0;  1 drivers
v0x1c19c30_0 .net *"_ivl_6", 0 0, L_0x1c1e250;  1 drivers
v0x1c19d60_0 .net *"_ivl_8", 0 0, L_0x1c1e2f0;  1 drivers
v0x1c19e40_0 .net "a", 0 0, v0x1c16270_0;  1 drivers
v0x1c19ee0_0 .net "b", 0 0, v0x1c16310_0;  1 drivers
v0x1c19f80_0 .net "c", 0 0, v0x1c163b0_0;  1 drivers
v0x1c1a020_0 .var "clk", 0 0;
v0x1c1a0c0_0 .net "d", 0 0, v0x1c16520_0;  1 drivers
v0x1c1a160_0 .net "out_dut", 0 0, L_0x1c1dfb0;  1 drivers
v0x1c1a200_0 .net "out_ref", 0 0, L_0x1c1b0c0;  1 drivers
v0x1c1a2a0_0 .var/2u "stats1", 159 0;
v0x1c1a340_0 .var/2u "strobe", 0 0;
v0x1c1a3e0_0 .net "tb_match", 0 0, L_0x1c1e560;  1 drivers
v0x1c1a4a0_0 .net "tb_mismatch", 0 0, L_0x1bf1d00;  1 drivers
v0x1c1a560_0 .net "wavedrom_enable", 0 0, v0x1c16610_0;  1 drivers
v0x1c1a600_0 .net "wavedrom_title", 511 0, v0x1c166b0_0;  1 drivers
L_0x1c1e110 .concat [ 1 0 0 0], L_0x1c1b0c0;
L_0x1c1e1b0 .concat [ 1 0 0 0], L_0x1c1b0c0;
L_0x1c1e250 .concat [ 1 0 0 0], L_0x1c1dfb0;
L_0x1c1e3b0 .concat [ 1 0 0 0], L_0x1c1b0c0;
L_0x1c1e560 .cmp/eeq 1, L_0x1c1e110, L_0x1c1e450;
S_0x1be33b0 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x1be3220;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1be3b30 .functor NOT 1, v0x1c163b0_0, C4<0>, C4<0>, C4<0>;
L_0x1bf25c0 .functor NOT 1, v0x1c16310_0, C4<0>, C4<0>, C4<0>;
L_0x1c1a810 .functor AND 1, L_0x1be3b30, L_0x1bf25c0, C4<1>, C4<1>;
L_0x1c1a8b0 .functor NOT 1, v0x1c16520_0, C4<0>, C4<0>, C4<0>;
L_0x1c1a9e0 .functor NOT 1, v0x1c16270_0, C4<0>, C4<0>, C4<0>;
L_0x1c1aae0 .functor AND 1, L_0x1c1a8b0, L_0x1c1a9e0, C4<1>, C4<1>;
L_0x1c1abc0 .functor OR 1, L_0x1c1a810, L_0x1c1aae0, C4<0>, C4<0>;
L_0x1c1ac80 .functor AND 1, v0x1c16270_0, v0x1c163b0_0, C4<1>, C4<1>;
L_0x1c1ad40 .functor AND 1, L_0x1c1ac80, v0x1c16520_0, C4<1>, C4<1>;
L_0x1c1ae00 .functor OR 1, L_0x1c1abc0, L_0x1c1ad40, C4<0>, C4<0>;
L_0x1c1af70 .functor AND 1, v0x1c16310_0, v0x1c163b0_0, C4<1>, C4<1>;
L_0x1c1afe0 .functor AND 1, L_0x1c1af70, v0x1c16520_0, C4<1>, C4<1>;
L_0x1c1b0c0 .functor OR 1, L_0x1c1ae00, L_0x1c1afe0, C4<0>, C4<0>;
v0x1bf1f70_0 .net *"_ivl_0", 0 0, L_0x1be3b30;  1 drivers
v0x1bf2010_0 .net *"_ivl_10", 0 0, L_0x1c1aae0;  1 drivers
v0x1c14a60_0 .net *"_ivl_12", 0 0, L_0x1c1abc0;  1 drivers
v0x1c14b20_0 .net *"_ivl_14", 0 0, L_0x1c1ac80;  1 drivers
v0x1c14c00_0 .net *"_ivl_16", 0 0, L_0x1c1ad40;  1 drivers
v0x1c14d30_0 .net *"_ivl_18", 0 0, L_0x1c1ae00;  1 drivers
v0x1c14e10_0 .net *"_ivl_2", 0 0, L_0x1bf25c0;  1 drivers
v0x1c14ef0_0 .net *"_ivl_20", 0 0, L_0x1c1af70;  1 drivers
v0x1c14fd0_0 .net *"_ivl_22", 0 0, L_0x1c1afe0;  1 drivers
v0x1c150b0_0 .net *"_ivl_4", 0 0, L_0x1c1a810;  1 drivers
v0x1c15190_0 .net *"_ivl_6", 0 0, L_0x1c1a8b0;  1 drivers
v0x1c15270_0 .net *"_ivl_8", 0 0, L_0x1c1a9e0;  1 drivers
v0x1c15350_0 .net "a", 0 0, v0x1c16270_0;  alias, 1 drivers
v0x1c15410_0 .net "b", 0 0, v0x1c16310_0;  alias, 1 drivers
v0x1c154d0_0 .net "c", 0 0, v0x1c163b0_0;  alias, 1 drivers
v0x1c15590_0 .net "d", 0 0, v0x1c16520_0;  alias, 1 drivers
v0x1c15650_0 .net "out", 0 0, L_0x1c1b0c0;  alias, 1 drivers
S_0x1c157b0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x1be3220;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1c16270_0 .var "a", 0 0;
v0x1c16310_0 .var "b", 0 0;
v0x1c163b0_0 .var "c", 0 0;
v0x1c16480_0 .net "clk", 0 0, v0x1c1a020_0;  1 drivers
v0x1c16520_0 .var "d", 0 0;
v0x1c16610_0 .var "wavedrom_enable", 0 0;
v0x1c166b0_0 .var "wavedrom_title", 511 0;
S_0x1c15a50 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x1c157b0;
 .timescale -12 -12;
v0x1c15cb0_0 .var/2s "count", 31 0;
E_0x1bddf70/0 .event negedge, v0x1c16480_0;
E_0x1bddf70/1 .event posedge, v0x1c16480_0;
E_0x1bddf70 .event/or E_0x1bddf70/0, E_0x1bddf70/1;
E_0x1bde1c0 .event negedge, v0x1c16480_0;
E_0x1bc79f0 .event posedge, v0x1c16480_0;
S_0x1c15db0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1c157b0;
 .timescale -12 -12;
v0x1c15fb0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1c16090 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1c157b0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1c16810 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1be3220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1c1b360 .functor AND 1, L_0x1c1b220, L_0x1c1b2c0, C4<1>, C4<1>;
L_0x1c1b510 .functor AND 1, L_0x1c1b360, L_0x1c1b470, C4<1>, C4<1>;
L_0x1c1b620 .functor AND 1, L_0x1c1b510, v0x1c16520_0, C4<1>, C4<1>;
L_0x1c1b7b0 .functor AND 1, L_0x1c1b6e0, v0x1c16310_0, C4<1>, C4<1>;
L_0x1c1ba50 .functor AND 1, L_0x1c1b7b0, L_0x1c1b8a0, C4<1>, C4<1>;
L_0x1c1bd50 .functor AND 1, L_0x1c1ba50, L_0x1c1bb60, C4<1>, C4<1>;
L_0x1c1bea0 .functor OR 1, L_0x1c1b620, L_0x1c1bd50, C4<0>, C4<0>;
L_0x1c1c160 .functor AND 1, L_0x1c1bfb0, v0x1c16310_0, C4<1>, C4<1>;
L_0x1c1c380 .functor AND 1, L_0x1c1c160, v0x1c163b0_0, C4<1>, C4<1>;
L_0x1c1c440 .functor AND 1, L_0x1c1c380, v0x1c16520_0, C4<1>, C4<1>;
L_0x1c1c560 .functor OR 1, L_0x1c1bea0, L_0x1c1c440, C4<0>, C4<0>;
L_0x1c1c710 .functor AND 1, v0x1c16270_0, L_0x1c1c620, C4<1>, C4<1>;
L_0x1c1c840 .functor AND 1, L_0x1c1c710, v0x1c163b0_0, C4<1>, C4<1>;
L_0x1c1c9a0 .functor AND 1, L_0x1c1c840, L_0x1c1c900, C4<1>, C4<1>;
L_0x1c1c7d0 .functor OR 1, L_0x1c1c560, L_0x1c1c9a0, C4<0>, C4<0>;
L_0x1c1ccd0 .functor AND 1, v0x1c16270_0, L_0x1c1cbd0, C4<1>, C4<1>;
L_0x1c1cdd0 .functor AND 1, L_0x1c1ccd0, v0x1c163b0_0, C4<1>, C4<1>;
L_0x1c1ce90 .functor AND 1, L_0x1c1cdd0, v0x1c16520_0, C4<1>, C4<1>;
L_0x1c1cff0 .functor OR 1, L_0x1c1c7d0, L_0x1c1ce90, C4<0>, C4<0>;
L_0x1c1d100 .functor AND 1, v0x1c16270_0, v0x1c16310_0, C4<1>, C4<1>;
L_0x1c1d220 .functor AND 1, L_0x1c1d100, L_0x1c1cf50, C4<1>, C4<1>;
L_0x1c1d330 .functor AND 1, L_0x1c1d220, v0x1c16520_0, C4<1>, C4<1>;
L_0x1c1d4b0 .functor OR 1, L_0x1c1cff0, L_0x1c1d330, C4<0>, C4<0>;
L_0x1c1d5c0 .functor AND 1, v0x1c16270_0, v0x1c16310_0, C4<1>, C4<1>;
L_0x1c1d700 .functor AND 1, L_0x1c1d5c0, v0x1c163b0_0, C4<1>, C4<1>;
L_0x1c1d8d0 .functor AND 1, L_0x1c1d700, L_0x1c1d7c0, C4<1>, C4<1>;
L_0x1c1dac0 .functor OR 1, L_0x1c1d4b0, L_0x1c1d8d0, C4<0>, C4<0>;
L_0x1c1dbd0 .functor AND 1, v0x1c16270_0, v0x1c16310_0, C4<1>, C4<1>;
L_0x1c1dd30 .functor AND 1, L_0x1c1dbd0, v0x1c163b0_0, C4<1>, C4<1>;
L_0x1c1ddf0 .functor AND 1, L_0x1c1dd30, v0x1c16520_0, C4<1>, C4<1>;
L_0x1c1dfb0 .functor OR 1, L_0x1c1dac0, L_0x1c1ddf0, C4<0>, C4<0>;
v0x1c16b00_0 .net *"_ivl_1", 0 0, L_0x1c1b220;  1 drivers
v0x1c16bc0_0 .net *"_ivl_10", 0 0, L_0x1c1b620;  1 drivers
v0x1c16ca0_0 .net *"_ivl_13", 0 0, L_0x1c1b6e0;  1 drivers
v0x1c16d70_0 .net *"_ivl_14", 0 0, L_0x1c1b7b0;  1 drivers
v0x1c16e50_0 .net *"_ivl_17", 0 0, L_0x1c1b8a0;  1 drivers
v0x1c16f60_0 .net *"_ivl_18", 0 0, L_0x1c1ba50;  1 drivers
v0x1c17040_0 .net *"_ivl_21", 0 0, L_0x1c1bb60;  1 drivers
v0x1c17100_0 .net *"_ivl_22", 0 0, L_0x1c1bd50;  1 drivers
v0x1c171e0_0 .net *"_ivl_24", 0 0, L_0x1c1bea0;  1 drivers
v0x1c172c0_0 .net *"_ivl_27", 0 0, L_0x1c1bfb0;  1 drivers
v0x1c17380_0 .net *"_ivl_28", 0 0, L_0x1c1c160;  1 drivers
v0x1c17460_0 .net *"_ivl_3", 0 0, L_0x1c1b2c0;  1 drivers
v0x1c17520_0 .net *"_ivl_30", 0 0, L_0x1c1c380;  1 drivers
v0x1c17600_0 .net *"_ivl_32", 0 0, L_0x1c1c440;  1 drivers
v0x1c176e0_0 .net *"_ivl_34", 0 0, L_0x1c1c560;  1 drivers
v0x1c177c0_0 .net *"_ivl_37", 0 0, L_0x1c1c620;  1 drivers
v0x1c17880_0 .net *"_ivl_38", 0 0, L_0x1c1c710;  1 drivers
v0x1c17a70_0 .net *"_ivl_4", 0 0, L_0x1c1b360;  1 drivers
v0x1c17b50_0 .net *"_ivl_40", 0 0, L_0x1c1c840;  1 drivers
v0x1c17c30_0 .net *"_ivl_43", 0 0, L_0x1c1c900;  1 drivers
v0x1c17cf0_0 .net *"_ivl_44", 0 0, L_0x1c1c9a0;  1 drivers
v0x1c17dd0_0 .net *"_ivl_46", 0 0, L_0x1c1c7d0;  1 drivers
v0x1c17eb0_0 .net *"_ivl_49", 0 0, L_0x1c1cbd0;  1 drivers
v0x1c17f70_0 .net *"_ivl_50", 0 0, L_0x1c1ccd0;  1 drivers
v0x1c18050_0 .net *"_ivl_52", 0 0, L_0x1c1cdd0;  1 drivers
v0x1c18130_0 .net *"_ivl_54", 0 0, L_0x1c1ce90;  1 drivers
v0x1c18210_0 .net *"_ivl_56", 0 0, L_0x1c1cff0;  1 drivers
v0x1c182f0_0 .net *"_ivl_58", 0 0, L_0x1c1d100;  1 drivers
v0x1c183d0_0 .net *"_ivl_61", 0 0, L_0x1c1cf50;  1 drivers
v0x1c18490_0 .net *"_ivl_62", 0 0, L_0x1c1d220;  1 drivers
v0x1c18570_0 .net *"_ivl_64", 0 0, L_0x1c1d330;  1 drivers
v0x1c18650_0 .net *"_ivl_66", 0 0, L_0x1c1d4b0;  1 drivers
v0x1c18730_0 .net *"_ivl_68", 0 0, L_0x1c1d5c0;  1 drivers
v0x1c18a20_0 .net *"_ivl_7", 0 0, L_0x1c1b470;  1 drivers
v0x1c18ae0_0 .net *"_ivl_70", 0 0, L_0x1c1d700;  1 drivers
v0x1c18bc0_0 .net *"_ivl_73", 0 0, L_0x1c1d7c0;  1 drivers
v0x1c18c80_0 .net *"_ivl_74", 0 0, L_0x1c1d8d0;  1 drivers
v0x1c18d60_0 .net *"_ivl_76", 0 0, L_0x1c1dac0;  1 drivers
v0x1c18e40_0 .net *"_ivl_78", 0 0, L_0x1c1dbd0;  1 drivers
v0x1c18f20_0 .net *"_ivl_8", 0 0, L_0x1c1b510;  1 drivers
v0x1c19000_0 .net *"_ivl_80", 0 0, L_0x1c1dd30;  1 drivers
v0x1c190e0_0 .net *"_ivl_82", 0 0, L_0x1c1ddf0;  1 drivers
v0x1c191c0_0 .net "a", 0 0, v0x1c16270_0;  alias, 1 drivers
v0x1c19260_0 .net "b", 0 0, v0x1c16310_0;  alias, 1 drivers
v0x1c19350_0 .net "c", 0 0, v0x1c163b0_0;  alias, 1 drivers
v0x1c19440_0 .net "d", 0 0, v0x1c16520_0;  alias, 1 drivers
v0x1c19530_0 .net "out", 0 0, L_0x1c1dfb0;  alias, 1 drivers
L_0x1c1b220 .reduce/nor v0x1c16270_0;
L_0x1c1b2c0 .reduce/nor v0x1c16310_0;
L_0x1c1b470 .reduce/nor v0x1c163b0_0;
L_0x1c1b6e0 .reduce/nor v0x1c16270_0;
L_0x1c1b8a0 .reduce/nor v0x1c163b0_0;
L_0x1c1bb60 .reduce/nor v0x1c16520_0;
L_0x1c1bfb0 .reduce/nor v0x1c16270_0;
L_0x1c1c620 .reduce/nor v0x1c16310_0;
L_0x1c1c900 .reduce/nor v0x1c16520_0;
L_0x1c1cbd0 .reduce/nor v0x1c16310_0;
L_0x1c1cf50 .reduce/nor v0x1c163b0_0;
L_0x1c1d7c0 .reduce/nor v0x1c16520_0;
S_0x1c19690 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x1be3220;
 .timescale -12 -12;
E_0x1bddd10 .event anyedge, v0x1c1a340_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1c1a340_0;
    %nor/r;
    %assign/vec4 v0x1c1a340_0, 0;
    %wait E_0x1bddd10;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1c157b0;
T_3 ;
    %fork t_1, S_0x1c15a50;
    %jmp t_0;
    .scope S_0x1c15a50;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1c15cb0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c16520_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c163b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c16310_0, 0;
    %assign/vec4 v0x1c16270_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1bc79f0;
    %load/vec4 v0x1c15cb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1c15cb0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1c16520_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c163b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c16310_0, 0;
    %assign/vec4 v0x1c16270_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1bde1c0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1c16090;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1bddf70;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1c16270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c16310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c163b0_0, 0;
    %assign/vec4 v0x1c16520_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x1c157b0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1be3220;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c1a020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c1a340_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1be3220;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1c1a020_0;
    %inv;
    %store/vec4 v0x1c1a020_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1be3220;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1c16480_0, v0x1c1a4a0_0, v0x1c19e40_0, v0x1c19ee0_0, v0x1c19f80_0, v0x1c1a0c0_0, v0x1c1a200_0, v0x1c1a160_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1be3220;
T_7 ;
    %load/vec4 v0x1c1a2a0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1c1a2a0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1c1a2a0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1c1a2a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c1a2a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1c1a2a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c1a2a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1be3220;
T_8 ;
    %wait E_0x1bddf70;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c1a2a0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c1a2a0_0, 4, 32;
    %load/vec4 v0x1c1a3e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1c1a2a0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c1a2a0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c1a2a0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c1a2a0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1c1a200_0;
    %load/vec4 v0x1c1a200_0;
    %load/vec4 v0x1c1a160_0;
    %xor;
    %load/vec4 v0x1c1a200_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1c1a2a0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c1a2a0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1c1a2a0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c1a2a0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/kmap2/iter4/response3/top_module.sv";
