X86_64 W+RR+mfence-po-po001
"Rfe MFencedRR PodRW PodWR Fre"
Cycle=Rfe MFencedRR PodRW PodWR Fre
Relax=PodWR
Safe=Rfe Fre PodRW MFencedRR
Generator=diy7 (version 7.55+01(dev))
Com=Rf Fr
Orig=Rfe MFencedRR PodRW PodWR Fre
Align=
{
uint64_t z; uint64_t y; uint64_t x; uint64_t 1:rcx; uint64_t 1:rax;

}
 P0          | P1            ;
 movq $1,(x) | movq (x),%rax ;
             | mfence        ;
             | movq (y),%rbx ;
             | movq $1,(z)   ;
             | movq (x),%rcx ;
exists (1:rax=1 /\ 1:rcx=0)
