// Seed: 267419088
module module_0 (
    output tri   id_0,
    input  tri0  id_1,
    input  tri1  id_2,
    output tri   id_3,
    input  uwire id_4,
    input  uwire id_5,
    output wire  id_6
);
  wire id_8;
  wire id_9;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    input supply1 id_2,
    input tri0 id_3,
    input wire id_4,
    input wire id_5,
    output wor id_6
);
  reg id_8;
  module_0(
      id_6, id_5, id_5, id_6, id_3, id_4, id_6
  );
  always id_8 = #1 1'd0;
endmodule
