// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_s.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_s::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_s::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<2> zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_s::ap_ST_fsm_state1 = "1";
const sc_lv<2> zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_s::ap_ST_fsm_state2 = "10";
const sc_lv<32> zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_s::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<32> zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_s::ap_const_lv32_1 = "1";
const sc_lv<1> zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_s::ap_const_lv1_0 = "0";
const sc_lv<1> zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_s::ap_const_lv1_1 = "1";
const sc_lv<7> zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_s::ap_const_lv7_0 = "0000000";
const sc_lv<16> zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_s::ap_const_lv16_0 = "0000000000000000";
const sc_lv<7> zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_s::ap_const_lv7_40 = "1000000";
const sc_lv<7> zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_s::ap_const_lv7_1 = "1";
const bool zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_s::ap_const_boolean_1 = true;

zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_s::zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_s(sc_module_name name) : sc_module(name), mVcdFile(0) {
    regslice_both_data_V_data_V_U = new regslice_both<16>("regslice_both_data_V_data_V_U");
    regslice_both_data_V_data_V_U->ap_clk(ap_clk);
    regslice_both_data_V_data_V_U->ap_rst(ap_rst);
    regslice_both_data_V_data_V_U->data_in(data_V_data_V_TDATA);
    regslice_both_data_V_data_V_U->vld_in(data_V_data_V_TVALID);
    regslice_both_data_V_data_V_U->ack_in(regslice_both_data_V_data_V_U_ack_in);
    regslice_both_data_V_data_V_U->data_out(data_V_data_V_TDATA_int);
    regslice_both_data_V_data_V_U->vld_out(data_V_data_V_TVALID_int);
    regslice_both_data_V_data_V_U->ack_out(data_V_data_V_TREADY_int);
    regslice_both_data_V_data_V_U->apdone_blk(regslice_both_data_V_data_V_U_apdone_blk);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state2);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_state1);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( res_V_data_V_full_n );

    SC_METHOD(thread_ap_block_state2);
    sensitive << ( res_V_data_V_full_n );
    sensitive << ( icmp_ln37_fu_84_p2 );
    sensitive << ( data_V_data_V_TVALID_int );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_done_reg );
    sensitive << ( res_V_data_V_full_n );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln37_fu_84_p2 );
    sensitive << ( data_V_data_V_TVALID_int );

    SC_METHOD(thread_ap_idle);
    sensitive << ( real_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( internal_ap_ready );

    SC_METHOD(thread_data_V_data_V_TDATA_blk_n);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln37_fu_84_p2 );
    sensitive << ( data_V_data_V_TVALID_int );

    SC_METHOD(thread_data_V_data_V_TREADY);
    sensitive << ( data_V_data_V_TVALID );
    sensitive << ( regslice_both_data_V_data_V_U_ack_in );

    SC_METHOD(thread_data_V_data_V_TREADY_int);
    sensitive << ( res_V_data_V_full_n );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln37_fu_84_p2 );
    sensitive << ( data_V_data_V_TVALID_int );

    SC_METHOD(thread_i_fu_90_p2);
    sensitive << ( i1_0_reg_73 );

    SC_METHOD(thread_icmp_ln37_fu_84_p2);
    sensitive << ( res_V_data_V_full_n );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln37_fu_84_p2 );
    sensitive << ( i1_0_reg_73 );
    sensitive << ( data_V_data_V_TVALID_int );

    SC_METHOD(thread_internal_ap_ready);
    sensitive << ( res_V_data_V_full_n );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln37_fu_84_p2 );
    sensitive << ( data_V_data_V_TVALID_int );

    SC_METHOD(thread_real_start);
    sensitive << ( ap_start );
    sensitive << ( start_full_n );
    sensitive << ( start_once_reg );

    SC_METHOD(thread_res_V_data_V_blk_n);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( res_V_data_V_full_n );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln37_fu_84_p2 );

    SC_METHOD(thread_res_V_data_V_din);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( res_V_data_V_full_n );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln37_fu_84_p2 );
    sensitive << ( data_V_data_V_TDATA_int );
    sensitive << ( data_V_data_V_TVALID_int );

    SC_METHOD(thread_res_V_data_V_write);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( res_V_data_V_full_n );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln37_fu_84_p2 );
    sensitive << ( data_V_data_V_TVALID_int );

    SC_METHOD(thread_start_out);
    sensitive << ( real_start );

    SC_METHOD(thread_start_write);
    sensitive << ( real_start );
    sensitive << ( start_once_reg );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( res_V_data_V_full_n );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln37_fu_84_p2 );
    sensitive << ( data_V_data_V_TVALID_int );

    start_once_reg = SC_LOGIC_0;
    ap_done_reg = SC_LOGIC_0;
    ap_CS_fsm = "01";
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_s_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, start_full_n, "(port)start_full_n");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_continue, "(port)ap_continue");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, start_out, "(port)start_out");
    sc_trace(mVcdFile, start_write, "(port)start_write");
    sc_trace(mVcdFile, data_V_data_V_TDATA, "(port)data_V_data_V_TDATA");
    sc_trace(mVcdFile, data_V_data_V_TVALID, "(port)data_V_data_V_TVALID");
    sc_trace(mVcdFile, data_V_data_V_TREADY, "(port)data_V_data_V_TREADY");
    sc_trace(mVcdFile, res_V_data_V_din, "(port)res_V_data_V_din");
    sc_trace(mVcdFile, res_V_data_V_full_n, "(port)res_V_data_V_full_n");
    sc_trace(mVcdFile, res_V_data_V_write, "(port)res_V_data_V_write");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, real_start, "real_start");
    sc_trace(mVcdFile, start_once_reg, "start_once_reg");
    sc_trace(mVcdFile, ap_done_reg, "ap_done_reg");
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, internal_ap_ready, "internal_ap_ready");
    sc_trace(mVcdFile, data_V_data_V_TDATA_blk_n, "data_V_data_V_TDATA_blk_n");
    sc_trace(mVcdFile, ap_CS_fsm_state2, "ap_CS_fsm_state2");
    sc_trace(mVcdFile, icmp_ln37_fu_84_p2, "icmp_ln37_fu_84_p2");
    sc_trace(mVcdFile, res_V_data_V_blk_n, "res_V_data_V_blk_n");
    sc_trace(mVcdFile, i_fu_90_p2, "i_fu_90_p2");
    sc_trace(mVcdFile, ap_block_state2, "ap_block_state2");
    sc_trace(mVcdFile, i1_0_reg_73, "i1_0_reg_73");
    sc_trace(mVcdFile, ap_block_state1, "ap_block_state1");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, regslice_both_data_V_data_V_U_apdone_blk, "regslice_both_data_V_data_V_U_apdone_blk");
    sc_trace(mVcdFile, data_V_data_V_TDATA_int, "data_V_data_V_TDATA_int");
    sc_trace(mVcdFile, data_V_data_V_TVALID_int, "data_V_data_V_TVALID_int");
    sc_trace(mVcdFile, data_V_data_V_TREADY_int, "data_V_data_V_TREADY_int");
    sc_trace(mVcdFile, regslice_both_data_V_data_V_U_ack_in, "regslice_both_data_V_data_V_U_ack_in");
#endif

    }
}

zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_s::~zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_s() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete regslice_both_data_V_data_V_U;
}

void zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_s::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_done_reg = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, ap_continue.read())) {
            ap_done_reg = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
                    esl_seteq<1,1,1>(icmp_ln37_fu_84_p2.read(), ap_const_lv1_1) && 
                    !((esl_seteq<1,1,1>(icmp_ln37_fu_84_p2.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, res_V_data_V_full_n.read())) || (esl_seteq<1,1,1>(icmp_ln37_fu_84_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, res_V_data_V_full_n.read())) || (esl_seteq<1,1,1>(icmp_ln37_fu_84_p2.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, data_V_data_V_TVALID_int.read()))))) {
            ap_done_reg = ap_const_logic_1;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1) || esl_seteq<1,1,1>(ap_const_logic_0, res_V_data_V_full_n.read())))) {
        i1_0_reg_73 = ap_const_lv7_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
                esl_seteq<1,1,1>(icmp_ln37_fu_84_p2.read(), ap_const_lv1_0) && 
                !((esl_seteq<1,1,1>(icmp_ln37_fu_84_p2.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, res_V_data_V_full_n.read())) || (esl_seteq<1,1,1>(icmp_ln37_fu_84_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, res_V_data_V_full_n.read())) || (esl_seteq<1,1,1>(icmp_ln37_fu_84_p2.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, data_V_data_V_TVALID_int.read()))))) {
        i1_0_reg_73 = i_fu_90_p2.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        start_once_reg = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, real_start.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_0, internal_ap_ready.read()))) {
            start_once_reg = ap_const_logic_1;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, internal_ap_ready.read())) {
            start_once_reg = ap_const_logic_0;
        }
    }
}

void zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_s::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_s::thread_ap_CS_fsm_state2() {
    ap_CS_fsm_state2 = ap_CS_fsm.read()[1];
}

void zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_s::thread_ap_block_state1() {
    ap_block_state1 = (esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1) || esl_seteq<1,1,1>(ap_const_logic_0, res_V_data_V_full_n.read()));
}

void zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_s::thread_ap_block_state2() {
    ap_block_state2 = ((esl_seteq<1,1,1>(icmp_ln37_fu_84_p2.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, res_V_data_V_full_n.read())) || (esl_seteq<1,1,1>(icmp_ln37_fu_84_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, res_V_data_V_full_n.read())) || (esl_seteq<1,1,1>(icmp_ln37_fu_84_p2.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, data_V_data_V_TVALID_int.read())));
}

void zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_s::thread_ap_done() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         esl_seteq<1,1,1>(icmp_ln37_fu_84_p2.read(), ap_const_lv1_1) && 
         !((esl_seteq<1,1,1>(icmp_ln37_fu_84_p2.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, res_V_data_V_full_n.read())) || (esl_seteq<1,1,1>(icmp_ln37_fu_84_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, res_V_data_V_full_n.read())) || (esl_seteq<1,1,1>(icmp_ln37_fu_84_p2.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, data_V_data_V_TVALID_int.read()))))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_done_reg.read();
    }
}

void zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_s::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_s::thread_ap_ready() {
    ap_ready = internal_ap_ready.read();
}

void zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_s::thread_data_V_data_V_TDATA_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         esl_seteq<1,1,1>(icmp_ln37_fu_84_p2.read(), ap_const_lv1_0))) {
        data_V_data_V_TDATA_blk_n = data_V_data_V_TVALID_int.read();
    } else {
        data_V_data_V_TDATA_blk_n = ap_const_logic_1;
    }
}

void zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_s::thread_data_V_data_V_TREADY() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, data_V_data_V_TVALID.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, regslice_both_data_V_data_V_U_ack_in.read()))) {
        data_V_data_V_TREADY = ap_const_logic_1;
    } else {
        data_V_data_V_TREADY = ap_const_logic_0;
    }
}

void zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_s::thread_data_V_data_V_TREADY_int() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         esl_seteq<1,1,1>(icmp_ln37_fu_84_p2.read(), ap_const_lv1_0) && 
         !((esl_seteq<1,1,1>(icmp_ln37_fu_84_p2.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, res_V_data_V_full_n.read())) || (esl_seteq<1,1,1>(icmp_ln37_fu_84_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, res_V_data_V_full_n.read())) || (esl_seteq<1,1,1>(icmp_ln37_fu_84_p2.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, data_V_data_V_TVALID_int.read()))))) {
        data_V_data_V_TREADY_int = ap_const_logic_1;
    } else {
        data_V_data_V_TREADY_int = ap_const_logic_0;
    }
}

void zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_s::thread_i_fu_90_p2() {
    i_fu_90_p2 = (!i1_0_reg_73.read().is_01() || !ap_const_lv7_1.is_01())? sc_lv<7>(): (sc_biguint<7>(i1_0_reg_73.read()) + sc_biguint<7>(ap_const_lv7_1));
}

void zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_s::thread_icmp_ln37_fu_84_p2() {
    icmp_ln37_fu_84_p2 = (!i1_0_reg_73.read().is_01() || !ap_const_lv7_40.is_01())? sc_lv<1>(): sc_lv<1>(i1_0_reg_73.read() == ap_const_lv7_40);
}

void zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_s::thread_internal_ap_ready() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         esl_seteq<1,1,1>(icmp_ln37_fu_84_p2.read(), ap_const_lv1_1) && 
         !((esl_seteq<1,1,1>(icmp_ln37_fu_84_p2.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, res_V_data_V_full_n.read())) || (esl_seteq<1,1,1>(icmp_ln37_fu_84_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, res_V_data_V_full_n.read())) || (esl_seteq<1,1,1>(icmp_ln37_fu_84_p2.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, data_V_data_V_TVALID_int.read()))))) {
        internal_ap_ready = ap_const_logic_1;
    } else {
        internal_ap_ready = ap_const_logic_0;
    }
}

void zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_s::thread_real_start() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, start_full_n.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, start_once_reg.read()))) {
        real_start = ap_const_logic_0;
    } else {
        real_start = ap_start.read();
    }
}

void zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_s::thread_res_V_data_V_blk_n() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
          esl_seteq<1,1,1>(icmp_ln37_fu_84_p2.read(), ap_const_lv1_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
          esl_seteq<1,1,1>(icmp_ln37_fu_84_p2.read(), ap_const_lv1_1)))) {
        res_V_data_V_blk_n = res_V_data_V_full_n.read();
    } else {
        res_V_data_V_blk_n = ap_const_logic_1;
    }
}

void zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_s::thread_res_V_data_V_din() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         esl_seteq<1,1,1>(icmp_ln37_fu_84_p2.read(), ap_const_lv1_0) && 
         !((esl_seteq<1,1,1>(icmp_ln37_fu_84_p2.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, res_V_data_V_full_n.read())) || (esl_seteq<1,1,1>(icmp_ln37_fu_84_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, res_V_data_V_full_n.read())) || (esl_seteq<1,1,1>(icmp_ln37_fu_84_p2.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, data_V_data_V_TVALID_int.read()))))) {
        res_V_data_V_din = data_V_data_V_TDATA_int.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                 !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1) || esl_seteq<1,1,1>(ap_const_logic_0, res_V_data_V_full_n.read()))) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
                 esl_seteq<1,1,1>(icmp_ln37_fu_84_p2.read(), ap_const_lv1_1) && 
                 !((esl_seteq<1,1,1>(icmp_ln37_fu_84_p2.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, res_V_data_V_full_n.read())) || (esl_seteq<1,1,1>(icmp_ln37_fu_84_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, res_V_data_V_full_n.read())) || (esl_seteq<1,1,1>(icmp_ln37_fu_84_p2.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, data_V_data_V_TVALID_int.read())))))) {
        res_V_data_V_din = ap_const_lv16_0;
    } else {
        res_V_data_V_din = "XXXXXXXXXXXXXXXX";
    }
}

void zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_s::thread_res_V_data_V_write() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1) || esl_seteq<1,1,1>(ap_const_logic_0, res_V_data_V_full_n.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
          esl_seteq<1,1,1>(icmp_ln37_fu_84_p2.read(), ap_const_lv1_0) && 
          !((esl_seteq<1,1,1>(icmp_ln37_fu_84_p2.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, res_V_data_V_full_n.read())) || (esl_seteq<1,1,1>(icmp_ln37_fu_84_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, res_V_data_V_full_n.read())) || (esl_seteq<1,1,1>(icmp_ln37_fu_84_p2.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, data_V_data_V_TVALID_int.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
          esl_seteq<1,1,1>(icmp_ln37_fu_84_p2.read(), ap_const_lv1_1) && 
          !((esl_seteq<1,1,1>(icmp_ln37_fu_84_p2.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, res_V_data_V_full_n.read())) || (esl_seteq<1,1,1>(icmp_ln37_fu_84_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, res_V_data_V_full_n.read())) || (esl_seteq<1,1,1>(icmp_ln37_fu_84_p2.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, data_V_data_V_TVALID_int.read())))))) {
        res_V_data_V_write = ap_const_logic_1;
    } else {
        res_V_data_V_write = ap_const_logic_0;
    }
}

void zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_s::thread_start_out() {
    start_out = real_start.read();
}

void zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_s::thread_start_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, start_once_reg.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, real_start.read()))) {
        start_write = ap_const_logic_1;
    } else {
        start_write = ap_const_logic_0;
    }
}

void zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_s::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1) || esl_seteq<1,1,1>(ap_const_logic_0, res_V_data_V_full_n.read())))) {
                ap_NS_fsm = ap_ST_fsm_state2;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(icmp_ln37_fu_84_p2.read(), ap_const_lv1_1) && !((esl_seteq<1,1,1>(icmp_ln37_fu_84_p2.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, res_V_data_V_full_n.read())) || (esl_seteq<1,1,1>(icmp_ln37_fu_84_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, res_V_data_V_full_n.read())) || (esl_seteq<1,1,1>(icmp_ln37_fu_84_p2.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, data_V_data_V_TVALID_int.read()))))) {
                ap_NS_fsm = ap_ST_fsm_state1;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(icmp_ln37_fu_84_p2.read(), ap_const_lv1_0) && !((esl_seteq<1,1,1>(icmp_ln37_fu_84_p2.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, res_V_data_V_full_n.read())) || (esl_seteq<1,1,1>(icmp_ln37_fu_84_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, res_V_data_V_full_n.read())) || (esl_seteq<1,1,1>(icmp_ln37_fu_84_p2.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, data_V_data_V_TVALID_int.read()))))) {
                ap_NS_fsm = ap_ST_fsm_state2;
            } else {
                ap_NS_fsm = ap_ST_fsm_state2;
            }
            break;
        default : 
            ap_NS_fsm =  (sc_lv<2>) ("XX");
            break;
    }
}

}

