
2021RoboTrace_1.5.1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001b4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001991c  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000009e4  08019ae0  08019ae0  00029ae0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801a4c4  0801a4c4  000301dc  2**0
                  CONTENTS
  4 .ARM          00000008  0801a4c4  0801a4c4  0002a4c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801a4cc  0801a4cc  000301dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0801a4cc  0801a4cc  0002a4cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801a4d4  0801a4d4  0002a4d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0801a4d8  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00028e50  200001e0  0801a6b4  000301e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000c00  20029030  0801a6b4  00039030  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000301dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0003aef0  00000000  00000000  0003020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00007bf0  00000000  00000000  0006b0fc  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00002318  00000000  00000000  00072cf0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00002048  00000000  00000000  00075008  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000354a8  00000000  00000000  00077050  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000264f5  00000000  00000000  000ac4f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00110f84  00000000  00000000  000d29ed  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001e3971  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a694  00000000  00000000  001e39ec  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200001e0 	.word	0x200001e0
 80001dc:	00000000 	.word	0x00000000
 80001e0:	08019ac4 	.word	0x08019ac4

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200001e4 	.word	0x200001e4
 80001fc:	08019ac4 	.word	0x08019ac4

08000200 <strlen>:
 8000200:	4603      	mov	r3, r0
 8000202:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000206:	2a00      	cmp	r2, #0
 8000208:	d1fb      	bne.n	8000202 <strlen+0x2>
 800020a:	1a18      	subs	r0, r3, r0
 800020c:	3801      	subs	r0, #1
 800020e:	4770      	bx	lr

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ee:	f1a4 0401 	sub.w	r4, r4, #1
 80003f2:	d1e9      	bne.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_uldivmod>:
 8000cb8:	b953      	cbnz	r3, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cba:	b94a      	cbnz	r2, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	bf08      	it	eq
 8000cc0:	2800      	cmpeq	r0, #0
 8000cc2:	bf1c      	itt	ne
 8000cc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000ccc:	f000 b972 	b.w	8000fb4 <__aeabi_idiv0>
 8000cd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cd8:	f000 f806 	bl	8000ce8 <__udivmoddi4>
 8000cdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce4:	b004      	add	sp, #16
 8000ce6:	4770      	bx	lr

08000ce8 <__udivmoddi4>:
 8000ce8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cec:	9e08      	ldr	r6, [sp, #32]
 8000cee:	4604      	mov	r4, r0
 8000cf0:	4688      	mov	r8, r1
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d14b      	bne.n	8000d8e <__udivmoddi4+0xa6>
 8000cf6:	428a      	cmp	r2, r1
 8000cf8:	4615      	mov	r5, r2
 8000cfa:	d967      	bls.n	8000dcc <__udivmoddi4+0xe4>
 8000cfc:	fab2 f282 	clz	r2, r2
 8000d00:	b14a      	cbz	r2, 8000d16 <__udivmoddi4+0x2e>
 8000d02:	f1c2 0720 	rsb	r7, r2, #32
 8000d06:	fa01 f302 	lsl.w	r3, r1, r2
 8000d0a:	fa20 f707 	lsr.w	r7, r0, r7
 8000d0e:	4095      	lsls	r5, r2
 8000d10:	ea47 0803 	orr.w	r8, r7, r3
 8000d14:	4094      	lsls	r4, r2
 8000d16:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d1a:	0c23      	lsrs	r3, r4, #16
 8000d1c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000d20:	fa1f fc85 	uxth.w	ip, r5
 8000d24:	fb0e 8817 	mls	r8, lr, r7, r8
 8000d28:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d2c:	fb07 f10c 	mul.w	r1, r7, ip
 8000d30:	4299      	cmp	r1, r3
 8000d32:	d909      	bls.n	8000d48 <__udivmoddi4+0x60>
 8000d34:	18eb      	adds	r3, r5, r3
 8000d36:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d3a:	f080 811b 	bcs.w	8000f74 <__udivmoddi4+0x28c>
 8000d3e:	4299      	cmp	r1, r3
 8000d40:	f240 8118 	bls.w	8000f74 <__udivmoddi4+0x28c>
 8000d44:	3f02      	subs	r7, #2
 8000d46:	442b      	add	r3, r5
 8000d48:	1a5b      	subs	r3, r3, r1
 8000d4a:	b2a4      	uxth	r4, r4
 8000d4c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d50:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d54:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d58:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d5c:	45a4      	cmp	ip, r4
 8000d5e:	d909      	bls.n	8000d74 <__udivmoddi4+0x8c>
 8000d60:	192c      	adds	r4, r5, r4
 8000d62:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d66:	f080 8107 	bcs.w	8000f78 <__udivmoddi4+0x290>
 8000d6a:	45a4      	cmp	ip, r4
 8000d6c:	f240 8104 	bls.w	8000f78 <__udivmoddi4+0x290>
 8000d70:	3802      	subs	r0, #2
 8000d72:	442c      	add	r4, r5
 8000d74:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d78:	eba4 040c 	sub.w	r4, r4, ip
 8000d7c:	2700      	movs	r7, #0
 8000d7e:	b11e      	cbz	r6, 8000d88 <__udivmoddi4+0xa0>
 8000d80:	40d4      	lsrs	r4, r2
 8000d82:	2300      	movs	r3, #0
 8000d84:	e9c6 4300 	strd	r4, r3, [r6]
 8000d88:	4639      	mov	r1, r7
 8000d8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d8e:	428b      	cmp	r3, r1
 8000d90:	d909      	bls.n	8000da6 <__udivmoddi4+0xbe>
 8000d92:	2e00      	cmp	r6, #0
 8000d94:	f000 80eb 	beq.w	8000f6e <__udivmoddi4+0x286>
 8000d98:	2700      	movs	r7, #0
 8000d9a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d9e:	4638      	mov	r0, r7
 8000da0:	4639      	mov	r1, r7
 8000da2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000da6:	fab3 f783 	clz	r7, r3
 8000daa:	2f00      	cmp	r7, #0
 8000dac:	d147      	bne.n	8000e3e <__udivmoddi4+0x156>
 8000dae:	428b      	cmp	r3, r1
 8000db0:	d302      	bcc.n	8000db8 <__udivmoddi4+0xd0>
 8000db2:	4282      	cmp	r2, r0
 8000db4:	f200 80fa 	bhi.w	8000fac <__udivmoddi4+0x2c4>
 8000db8:	1a84      	subs	r4, r0, r2
 8000dba:	eb61 0303 	sbc.w	r3, r1, r3
 8000dbe:	2001      	movs	r0, #1
 8000dc0:	4698      	mov	r8, r3
 8000dc2:	2e00      	cmp	r6, #0
 8000dc4:	d0e0      	beq.n	8000d88 <__udivmoddi4+0xa0>
 8000dc6:	e9c6 4800 	strd	r4, r8, [r6]
 8000dca:	e7dd      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000dcc:	b902      	cbnz	r2, 8000dd0 <__udivmoddi4+0xe8>
 8000dce:	deff      	udf	#255	; 0xff
 8000dd0:	fab2 f282 	clz	r2, r2
 8000dd4:	2a00      	cmp	r2, #0
 8000dd6:	f040 808f 	bne.w	8000ef8 <__udivmoddi4+0x210>
 8000dda:	1b49      	subs	r1, r1, r5
 8000ddc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000de0:	fa1f f885 	uxth.w	r8, r5
 8000de4:	2701      	movs	r7, #1
 8000de6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dea:	0c23      	lsrs	r3, r4, #16
 8000dec:	fb0e 111c 	mls	r1, lr, ip, r1
 8000df0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000df4:	fb08 f10c 	mul.w	r1, r8, ip
 8000df8:	4299      	cmp	r1, r3
 8000dfa:	d907      	bls.n	8000e0c <__udivmoddi4+0x124>
 8000dfc:	18eb      	adds	r3, r5, r3
 8000dfe:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e02:	d202      	bcs.n	8000e0a <__udivmoddi4+0x122>
 8000e04:	4299      	cmp	r1, r3
 8000e06:	f200 80cd 	bhi.w	8000fa4 <__udivmoddi4+0x2bc>
 8000e0a:	4684      	mov	ip, r0
 8000e0c:	1a59      	subs	r1, r3, r1
 8000e0e:	b2a3      	uxth	r3, r4
 8000e10:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e14:	fb0e 1410 	mls	r4, lr, r0, r1
 8000e18:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000e1c:	fb08 f800 	mul.w	r8, r8, r0
 8000e20:	45a0      	cmp	r8, r4
 8000e22:	d907      	bls.n	8000e34 <__udivmoddi4+0x14c>
 8000e24:	192c      	adds	r4, r5, r4
 8000e26:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e2a:	d202      	bcs.n	8000e32 <__udivmoddi4+0x14a>
 8000e2c:	45a0      	cmp	r8, r4
 8000e2e:	f200 80b6 	bhi.w	8000f9e <__udivmoddi4+0x2b6>
 8000e32:	4618      	mov	r0, r3
 8000e34:	eba4 0408 	sub.w	r4, r4, r8
 8000e38:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e3c:	e79f      	b.n	8000d7e <__udivmoddi4+0x96>
 8000e3e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e42:	40bb      	lsls	r3, r7
 8000e44:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e48:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e4c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e50:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e54:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e58:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e5c:	4325      	orrs	r5, r4
 8000e5e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e62:	0c2c      	lsrs	r4, r5, #16
 8000e64:	fb08 3319 	mls	r3, r8, r9, r3
 8000e68:	fa1f fa8e 	uxth.w	sl, lr
 8000e6c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e70:	fb09 f40a 	mul.w	r4, r9, sl
 8000e74:	429c      	cmp	r4, r3
 8000e76:	fa02 f207 	lsl.w	r2, r2, r7
 8000e7a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e7e:	d90b      	bls.n	8000e98 <__udivmoddi4+0x1b0>
 8000e80:	eb1e 0303 	adds.w	r3, lr, r3
 8000e84:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e88:	f080 8087 	bcs.w	8000f9a <__udivmoddi4+0x2b2>
 8000e8c:	429c      	cmp	r4, r3
 8000e8e:	f240 8084 	bls.w	8000f9a <__udivmoddi4+0x2b2>
 8000e92:	f1a9 0902 	sub.w	r9, r9, #2
 8000e96:	4473      	add	r3, lr
 8000e98:	1b1b      	subs	r3, r3, r4
 8000e9a:	b2ad      	uxth	r5, r5
 8000e9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ea0:	fb08 3310 	mls	r3, r8, r0, r3
 8000ea4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000ea8:	fb00 fa0a 	mul.w	sl, r0, sl
 8000eac:	45a2      	cmp	sl, r4
 8000eae:	d908      	bls.n	8000ec2 <__udivmoddi4+0x1da>
 8000eb0:	eb1e 0404 	adds.w	r4, lr, r4
 8000eb4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000eb8:	d26b      	bcs.n	8000f92 <__udivmoddi4+0x2aa>
 8000eba:	45a2      	cmp	sl, r4
 8000ebc:	d969      	bls.n	8000f92 <__udivmoddi4+0x2aa>
 8000ebe:	3802      	subs	r0, #2
 8000ec0:	4474      	add	r4, lr
 8000ec2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ec6:	fba0 8902 	umull	r8, r9, r0, r2
 8000eca:	eba4 040a 	sub.w	r4, r4, sl
 8000ece:	454c      	cmp	r4, r9
 8000ed0:	46c2      	mov	sl, r8
 8000ed2:	464b      	mov	r3, r9
 8000ed4:	d354      	bcc.n	8000f80 <__udivmoddi4+0x298>
 8000ed6:	d051      	beq.n	8000f7c <__udivmoddi4+0x294>
 8000ed8:	2e00      	cmp	r6, #0
 8000eda:	d069      	beq.n	8000fb0 <__udivmoddi4+0x2c8>
 8000edc:	ebb1 050a 	subs.w	r5, r1, sl
 8000ee0:	eb64 0403 	sbc.w	r4, r4, r3
 8000ee4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000ee8:	40fd      	lsrs	r5, r7
 8000eea:	40fc      	lsrs	r4, r7
 8000eec:	ea4c 0505 	orr.w	r5, ip, r5
 8000ef0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ef4:	2700      	movs	r7, #0
 8000ef6:	e747      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000ef8:	f1c2 0320 	rsb	r3, r2, #32
 8000efc:	fa20 f703 	lsr.w	r7, r0, r3
 8000f00:	4095      	lsls	r5, r2
 8000f02:	fa01 f002 	lsl.w	r0, r1, r2
 8000f06:	fa21 f303 	lsr.w	r3, r1, r3
 8000f0a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000f0e:	4338      	orrs	r0, r7
 8000f10:	0c01      	lsrs	r1, r0, #16
 8000f12:	fbb3 f7fe 	udiv	r7, r3, lr
 8000f16:	fa1f f885 	uxth.w	r8, r5
 8000f1a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000f1e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f22:	fb07 f308 	mul.w	r3, r7, r8
 8000f26:	428b      	cmp	r3, r1
 8000f28:	fa04 f402 	lsl.w	r4, r4, r2
 8000f2c:	d907      	bls.n	8000f3e <__udivmoddi4+0x256>
 8000f2e:	1869      	adds	r1, r5, r1
 8000f30:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f34:	d22f      	bcs.n	8000f96 <__udivmoddi4+0x2ae>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	d92d      	bls.n	8000f96 <__udivmoddi4+0x2ae>
 8000f3a:	3f02      	subs	r7, #2
 8000f3c:	4429      	add	r1, r5
 8000f3e:	1acb      	subs	r3, r1, r3
 8000f40:	b281      	uxth	r1, r0
 8000f42:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f46:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f4a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f4e:	fb00 f308 	mul.w	r3, r0, r8
 8000f52:	428b      	cmp	r3, r1
 8000f54:	d907      	bls.n	8000f66 <__udivmoddi4+0x27e>
 8000f56:	1869      	adds	r1, r5, r1
 8000f58:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f5c:	d217      	bcs.n	8000f8e <__udivmoddi4+0x2a6>
 8000f5e:	428b      	cmp	r3, r1
 8000f60:	d915      	bls.n	8000f8e <__udivmoddi4+0x2a6>
 8000f62:	3802      	subs	r0, #2
 8000f64:	4429      	add	r1, r5
 8000f66:	1ac9      	subs	r1, r1, r3
 8000f68:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f6c:	e73b      	b.n	8000de6 <__udivmoddi4+0xfe>
 8000f6e:	4637      	mov	r7, r6
 8000f70:	4630      	mov	r0, r6
 8000f72:	e709      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000f74:	4607      	mov	r7, r0
 8000f76:	e6e7      	b.n	8000d48 <__udivmoddi4+0x60>
 8000f78:	4618      	mov	r0, r3
 8000f7a:	e6fb      	b.n	8000d74 <__udivmoddi4+0x8c>
 8000f7c:	4541      	cmp	r1, r8
 8000f7e:	d2ab      	bcs.n	8000ed8 <__udivmoddi4+0x1f0>
 8000f80:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f84:	eb69 020e 	sbc.w	r2, r9, lr
 8000f88:	3801      	subs	r0, #1
 8000f8a:	4613      	mov	r3, r2
 8000f8c:	e7a4      	b.n	8000ed8 <__udivmoddi4+0x1f0>
 8000f8e:	4660      	mov	r0, ip
 8000f90:	e7e9      	b.n	8000f66 <__udivmoddi4+0x27e>
 8000f92:	4618      	mov	r0, r3
 8000f94:	e795      	b.n	8000ec2 <__udivmoddi4+0x1da>
 8000f96:	4667      	mov	r7, ip
 8000f98:	e7d1      	b.n	8000f3e <__udivmoddi4+0x256>
 8000f9a:	4681      	mov	r9, r0
 8000f9c:	e77c      	b.n	8000e98 <__udivmoddi4+0x1b0>
 8000f9e:	3802      	subs	r0, #2
 8000fa0:	442c      	add	r4, r5
 8000fa2:	e747      	b.n	8000e34 <__udivmoddi4+0x14c>
 8000fa4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fa8:	442b      	add	r3, r5
 8000faa:	e72f      	b.n	8000e0c <__udivmoddi4+0x124>
 8000fac:	4638      	mov	r0, r7
 8000fae:	e708      	b.n	8000dc2 <__udivmoddi4+0xda>
 8000fb0:	4637      	mov	r7, r6
 8000fb2:	e6e9      	b.n	8000d88 <__udivmoddi4+0xa0>

08000fb4 <__aeabi_idiv0>:
 8000fb4:	4770      	bx	lr
 8000fb6:	bf00      	nop

08000fb8 <lcd_cmd>:

extern I2C_HandleTypeDef hi2c1;

#define SLAVEADRESS (0x3E<<1)

void lcd_cmd(uint8_t cmd) {
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b086      	sub	sp, #24
 8000fbc:	af02      	add	r7, sp, #8
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	71fb      	strb	r3, [r7, #7]
	uint8_t Txcmd[2] = { 0x00 , cmd };
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	733b      	strb	r3, [r7, #12]
 8000fc6:	79fb      	ldrb	r3, [r7, #7]
 8000fc8:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1,SLAVEADRESS,Txcmd,2,100);
 8000fca:	f107 020c 	add.w	r2, r7, #12
 8000fce:	2364      	movs	r3, #100	; 0x64
 8000fd0:	9300      	str	r3, [sp, #0]
 8000fd2:	2302      	movs	r3, #2
 8000fd4:	217c      	movs	r1, #124	; 0x7c
 8000fd6:	4803      	ldr	r0, [pc, #12]	; (8000fe4 <lcd_cmd+0x2c>)
 8000fd8:	f00a fa18 	bl	800b40c <HAL_I2C_Master_Transmit>
}
 8000fdc:	bf00      	nop
 8000fde:	3710      	adds	r7, #16
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}
 8000fe4:	20026b24 	.word	0x20026b24

08000fe8 <lcd_data>:

void lcd_data(uint8_t data) {
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b086      	sub	sp, #24
 8000fec:	af02      	add	r7, sp, #8
 8000fee:	4603      	mov	r3, r0
 8000ff0:	71fb      	strb	r3, [r7, #7]
	uint8_t Txdata[2] = { 0x40 , data };
 8000ff2:	2340      	movs	r3, #64	; 0x40
 8000ff4:	733b      	strb	r3, [r7, #12]
 8000ff6:	79fb      	ldrb	r3, [r7, #7]
 8000ff8:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1,SLAVEADRESS,Txdata,2,100);
 8000ffa:	f107 020c 	add.w	r2, r7, #12
 8000ffe:	2364      	movs	r3, #100	; 0x64
 8001000:	9300      	str	r3, [sp, #0]
 8001002:	2302      	movs	r3, #2
 8001004:	217c      	movs	r1, #124	; 0x7c
 8001006:	4803      	ldr	r0, [pc, #12]	; (8001014 <lcd_data+0x2c>)
 8001008:	f00a fa00 	bl	800b40c <HAL_I2C_Master_Transmit>
}
 800100c:	bf00      	nop
 800100e:	3710      	adds	r7, #16
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}
 8001014:	20026b24 	.word	0x20026b24

08001018 <lcd_init>:

void lcd_init(){
 8001018:	b580      	push	{r7, lr}
 800101a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);//lcd_reset_pin
 800101c:	2201      	movs	r2, #1
 800101e:	2110      	movs	r1, #16
 8001020:	481e      	ldr	r0, [pc, #120]	; (800109c <lcd_init+0x84>)
 8001022:	f00a f8a1 	bl	800b168 <HAL_GPIO_WritePin>
	HAL_Delay(40);
 8001026:	2028      	movs	r0, #40	; 0x28
 8001028:	f008 fe08 	bl	8009c3c <HAL_Delay>
	lcd_cmd(0x38);
 800102c:	2038      	movs	r0, #56	; 0x38
 800102e:	f7ff ffc3 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001032:	2001      	movs	r0, #1
 8001034:	f008 fe02 	bl	8009c3c <HAL_Delay>
	lcd_cmd(0x39);
 8001038:	2039      	movs	r0, #57	; 0x39
 800103a:	f7ff ffbd 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 800103e:	2001      	movs	r0, #1
 8001040:	f008 fdfc 	bl	8009c3c <HAL_Delay>
	lcd_cmd(0x14);
 8001044:	2014      	movs	r0, #20
 8001046:	f7ff ffb7 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 800104a:	2001      	movs	r0, #1
 800104c:	f008 fdf6 	bl	8009c3c <HAL_Delay>
	lcd_cmd(0x70);
 8001050:	2070      	movs	r0, #112	; 0x70
 8001052:	f7ff ffb1 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001056:	2001      	movs	r0, #1
 8001058:	f008 fdf0 	bl	8009c3c <HAL_Delay>
	lcd_cmd(0x56);
 800105c:	2056      	movs	r0, #86	; 0x56
 800105e:	f7ff ffab 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001062:	2001      	movs	r0, #1
 8001064:	f008 fdea 	bl	8009c3c <HAL_Delay>
	lcd_cmd(0x6C);
 8001068:	206c      	movs	r0, #108	; 0x6c
 800106a:	f7ff ffa5 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(200);
 800106e:	20c8      	movs	r0, #200	; 0xc8
 8001070:	f008 fde4 	bl	8009c3c <HAL_Delay>
	lcd_cmd(0x38);
 8001074:	2038      	movs	r0, #56	; 0x38
 8001076:	f7ff ff9f 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 800107a:	2001      	movs	r0, #1
 800107c:	f008 fdde 	bl	8009c3c <HAL_Delay>
	lcd_cmd(0x0C);
 8001080:	200c      	movs	r0, #12
 8001082:	f7ff ff99 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001086:	2001      	movs	r0, #1
 8001088:	f008 fdd8 	bl	8009c3c <HAL_Delay>
	lcd_cmd(0x01);
 800108c:	2001      	movs	r0, #1
 800108e:	f7ff ff93 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001092:	2001      	movs	r0, #1
 8001094:	f008 fdd2 	bl	8009c3c <HAL_Delay>
}
 8001098:	bf00      	nop
 800109a:	bd80      	pop	{r7, pc}
 800109c:	40020000 	.word	0x40020000

080010a0 <lcd_clear>:

void lcd_clear(){
 80010a0:	b580      	push	{r7, lr}
 80010a2:	af00      	add	r7, sp, #0
	lcd_cmd(0x01);
 80010a4:	2001      	movs	r0, #1
 80010a6:	f7ff ff87 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 80010aa:	2001      	movs	r0, #1
 80010ac:	f008 fdc6 	bl	8009c3c <HAL_Delay>
	lcd_cmd(0x02);
 80010b0:	2002      	movs	r0, #2
 80010b2:	f7ff ff81 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 80010b6:	2001      	movs	r0, #1
 80010b8:	f008 fdc0 	bl	8009c3c <HAL_Delay>
}
 80010bc:	bf00      	nop
 80010be:	bd80      	pop	{r7, pc}

080010c0 <lcd_locate>:

void lcd_locate(int x, int y) {
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b082      	sub	sp, #8
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
 80010c8:	6039      	str	r1, [r7, #0]
	lcd_cmd(0x80 + y*0x40 + x);
 80010ca:	683b      	ldr	r3, [r7, #0]
 80010cc:	3302      	adds	r3, #2
 80010ce:	b2db      	uxtb	r3, r3
 80010d0:	019b      	lsls	r3, r3, #6
 80010d2:	b2da      	uxtb	r2, r3
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	b2db      	uxtb	r3, r3
 80010d8:	4413      	add	r3, r2
 80010da:	b2db      	uxtb	r3, r3
 80010dc:	4618      	mov	r0, r3
 80010de:	f7ff ff6b 	bl	8000fb8 <lcd_cmd>
}
 80010e2:	bf00      	nop
 80010e4:	3708      	adds	r7, #8
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}

080010ea <lcd_print>:

void lcd_print(const char *str) {
 80010ea:	b580      	push	{r7, lr}
 80010ec:	b082      	sub	sp, #8
 80010ee:	af00      	add	r7, sp, #0
 80010f0:	6078      	str	r0, [r7, #4]
	while(*str != '\0')
 80010f2:	e007      	b.n	8001104 <lcd_print+0x1a>
	{
			lcd_data(*str);
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	781b      	ldrb	r3, [r3, #0]
 80010f8:	4618      	mov	r0, r3
 80010fa:	f7ff ff75 	bl	8000fe8 <lcd_data>
			str++;
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	3301      	adds	r3, #1
 8001102:	607b      	str	r3, [r7, #4]
	while(*str != '\0')
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	781b      	ldrb	r3, [r3, #0]
 8001108:	2b00      	cmp	r3, #0
 800110a:	d1f3      	bne.n	80010f4 <lcd_print+0xa>
	}
}
 800110c:	bf00      	nop
 800110e:	3708      	adds	r7, #8
 8001110:	46bd      	mov	sp, r7
 8001112:	bd80      	pop	{r7, pc}

08001114 <lcd_printf>:

short lcd_printf(const char *format, ...) {
 8001114:	b40f      	push	{r0, r1, r2, r3}
 8001116:	b580      	push	{r7, lr}
 8001118:	b088      	sub	sp, #32
 800111a:	af00      	add	r7, sp, #0
	va_list argptr;
	char lcd_bff[20];
	short ret;

  va_start(argptr, format);
 800111c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001120:	61bb      	str	r3, [r7, #24]
  ret = vsprintf(lcd_bff, format, argptr);
 8001122:	1d3b      	adds	r3, r7, #4
 8001124:	69ba      	ldr	r2, [r7, #24]
 8001126:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001128:	4618      	mov	r0, r3
 800112a:	f016 f895 	bl	8017258 <vsiprintf>
 800112e:	4603      	mov	r3, r0
 8001130:	83fb      	strh	r3, [r7, #30]
	va_end(argptr);

	if(ret>0) {
 8001132:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001136:	2b00      	cmp	r3, #0
 8001138:	dd03      	ble.n	8001142 <lcd_printf+0x2e>
		lcd_print(lcd_bff);
 800113a:	1d3b      	adds	r3, r7, #4
 800113c:	4618      	mov	r0, r3
 800113e:	f7ff ffd4 	bl	80010ea <lcd_print>
	}

	return ret;
 8001142:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
}
 8001146:	4618      	mov	r0, r3
 8001148:	3720      	adds	r7, #32
 800114a:	46bd      	mov	sp, r7
 800114c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001150:	b004      	add	sp, #16
 8001152:	4770      	bx	lr

08001154 <_ZN3ESC20getCounterPeriodTIM3Ef>:
#define ESC_MAX_TIM10_11 7559

//---private---//

uint16_t ESC::getCounterPeriodTIM3(float ratio)
{
 8001154:	b480      	push	{r7}
 8001156:	b083      	sub	sp, #12
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
 800115c:	ed87 0a00 	vstr	s0, [r7]
	return int((ESC_MAX_TIM3 - ESC_MIN_TIM3) * ratio + ESC_MIN_TIM3);
 8001160:	edd7 7a00 	vldr	s15, [r7]
 8001164:	ed9f 7a09 	vldr	s14, [pc, #36]	; 800118c <_ZN3ESC20getCounterPeriodTIM3Ef+0x38>
 8001168:	ee67 7a87 	vmul.f32	s15, s15, s14
 800116c:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8001190 <_ZN3ESC20getCounterPeriodTIM3Ef+0x3c>
 8001170:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001174:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001178:	ee17 3a90 	vmov	r3, s15
 800117c:	b29b      	uxth	r3, r3
}
 800117e:	4618      	mov	r0, r3
 8001180:	370c      	adds	r7, #12
 8001182:	46bd      	mov	sp, r7
 8001184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001188:	4770      	bx	lr
 800118a:	bf00      	nop
 800118c:	44ec4000 	.word	0x44ec4000
 8001190:	44ec2000 	.word	0x44ec2000

08001194 <_ZN3ESC24getCounterPeriodTIM10_11Ef>:

uint16_t ESC::getCounterPeriodTIM10_11(float ratio)
{
 8001194:	b480      	push	{r7}
 8001196:	b083      	sub	sp, #12
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
 800119c:	ed87 0a00 	vstr	s0, [r7]
	return int((ESC_MAX_TIM10_11 - ESC_MIN_TIM10_11) * ratio + ESC_MIN_TIM10_11);
 80011a0:	edd7 7a00 	vldr	s15, [r7]
 80011a4:	ed9f 7a09 	vldr	s14, [pc, #36]	; 80011cc <_ZN3ESC24getCounterPeriodTIM10_11Ef+0x38>
 80011a8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011ac:	ed9f 7a08 	vldr	s14, [pc, #32]	; 80011d0 <_ZN3ESC24getCounterPeriodTIM10_11Ef+0x3c>
 80011b0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80011b4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80011b8:	ee17 3a90 	vmov	r3, s15
 80011bc:	b29b      	uxth	r3, r3
}
 80011be:	4618      	mov	r0, r3
 80011c0:	370c      	adds	r7, #12
 80011c2:	46bd      	mov	sp, r7
 80011c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c8:	4770      	bx	lr
 80011ca:	bf00      	nop
 80011cc:	456cd000 	.word	0x456cd000
 80011d0:	456ba000 	.word	0x456ba000

080011d4 <_ZN3ESCC1Ev>:

//---public---//
ESC::ESC()
 80011d4:	b480      	push	{r7}
 80011d6:	b083      	sub	sp, #12
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
{

}
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	4618      	mov	r0, r3
 80011e0:	370c      	adds	r7, #12
 80011e2:	46bd      	mov	sp, r7
 80011e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e8:	4770      	bx	lr
	...

080011ec <_ZN3ESC4initEv>:

void ESC::init()
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b082      	sub	sp, #8
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80011f4:	2100      	movs	r1, #0
 80011f6:	4813      	ldr	r0, [pc, #76]	; (8001244 <_ZN3ESC4initEv+0x58>)
 80011f8:	f00d fed0 	bl	800ef9c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 80011fc:	2104      	movs	r1, #4
 80011fe:	4811      	ldr	r0, [pc, #68]	; (8001244 <_ZN3ESC4initEv+0x58>)
 8001200:	f00d fecc 	bl	800ef9c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim10, TIM_CHANNEL_1);
 8001204:	2100      	movs	r1, #0
 8001206:	4810      	ldr	r0, [pc, #64]	; (8001248 <_ZN3ESC4initEv+0x5c>)
 8001208:	f00d fec8 	bl	800ef9c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim11, TIM_CHANNEL_1);
 800120c:	2100      	movs	r1, #0
 800120e:	480f      	ldr	r0, [pc, #60]	; (800124c <_ZN3ESC4initEv+0x60>)
 8001210:	f00d fec4 	bl	800ef9c <HAL_TIM_PWM_Start>
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, ESC_MIN_TIM3);
 8001214:	4b0b      	ldr	r3, [pc, #44]	; (8001244 <_ZN3ESC4initEv+0x58>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	f240 7261 	movw	r2, #1889	; 0x761
 800121c:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, ESC_MIN_TIM3);
 800121e:	4b09      	ldr	r3, [pc, #36]	; (8001244 <_ZN3ESC4initEv+0x58>)
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	f240 7261 	movw	r2, #1889	; 0x761
 8001226:	639a      	str	r2, [r3, #56]	; 0x38
	__HAL_TIM_SET_COMPARE(&htim10, TIM_CHANNEL_1, ESC_MIN_TIM10_11);
 8001228:	4b07      	ldr	r3, [pc, #28]	; (8001248 <_ZN3ESC4initEv+0x5c>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	f640 62ba 	movw	r2, #3770	; 0xeba
 8001230:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim11, TIM_CHANNEL_1, ESC_MIN_TIM10_11);
 8001232:	4b06      	ldr	r3, [pc, #24]	; (800124c <_ZN3ESC4initEv+0x60>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	f640 62ba 	movw	r2, #3770	; 0xeba
 800123a:	635a      	str	r2, [r3, #52]	; 0x34
}
 800123c:	bf00      	nop
 800123e:	3708      	adds	r7, #8
 8001240:	46bd      	mov	sp, r7
 8001242:	bd80      	pop	{r7, pc}
 8001244:	20026c10 	.word	0x20026c10
 8001248:	20026b78 	.word	0x20026b78
 800124c:	20026c98 	.word	0x20026c98

08001250 <_ZN3ESC2onEffff>:

void ESC::on(float FL, float FR, float RL, float RR)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b086      	sub	sp, #24
 8001254:	af00      	add	r7, sp, #0
 8001256:	6178      	str	r0, [r7, #20]
 8001258:	ed87 0a04 	vstr	s0, [r7, #16]
 800125c:	edc7 0a03 	vstr	s1, [r7, #12]
 8001260:	ed87 1a02 	vstr	s2, [r7, #8]
 8001264:	edc7 1a01 	vstr	s3, [r7, #4]
	if(FL > 1.0) FL = 1.0;
 8001268:	edd7 7a04 	vldr	s15, [r7, #16]
 800126c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001270:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001274:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001278:	dd03      	ble.n	8001282 <_ZN3ESC2onEffff+0x32>
 800127a:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800127e:	613b      	str	r3, [r7, #16]
 8001280:	e009      	b.n	8001296 <_ZN3ESC2onEffff+0x46>
	else if(FL < 0) FL = 0;
 8001282:	edd7 7a04 	vldr	s15, [r7, #16]
 8001286:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800128a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800128e:	d502      	bpl.n	8001296 <_ZN3ESC2onEffff+0x46>
 8001290:	f04f 0300 	mov.w	r3, #0
 8001294:	613b      	str	r3, [r7, #16]

	if(FR > 1.0) FR = 1.0;
 8001296:	edd7 7a03 	vldr	s15, [r7, #12]
 800129a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800129e:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012a6:	dd03      	ble.n	80012b0 <_ZN3ESC2onEffff+0x60>
 80012a8:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80012ac:	60fb      	str	r3, [r7, #12]
 80012ae:	e009      	b.n	80012c4 <_ZN3ESC2onEffff+0x74>
	else if(FR < 0) FR = 0;
 80012b0:	edd7 7a03 	vldr	s15, [r7, #12]
 80012b4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80012b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012bc:	d502      	bpl.n	80012c4 <_ZN3ESC2onEffff+0x74>
 80012be:	f04f 0300 	mov.w	r3, #0
 80012c2:	60fb      	str	r3, [r7, #12]

	if(RL > 1.0) RL = 1.0;
 80012c4:	edd7 7a02 	vldr	s15, [r7, #8]
 80012c8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80012cc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012d4:	dd03      	ble.n	80012de <_ZN3ESC2onEffff+0x8e>
 80012d6:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80012da:	60bb      	str	r3, [r7, #8]
 80012dc:	e009      	b.n	80012f2 <_ZN3ESC2onEffff+0xa2>
	else if(RL < 0) RL = 0;
 80012de:	edd7 7a02 	vldr	s15, [r7, #8]
 80012e2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80012e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012ea:	d502      	bpl.n	80012f2 <_ZN3ESC2onEffff+0xa2>
 80012ec:	f04f 0300 	mov.w	r3, #0
 80012f0:	60bb      	str	r3, [r7, #8]

	if(RR > 1.0) RR = 1.0;
 80012f2:	edd7 7a01 	vldr	s15, [r7, #4]
 80012f6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80012fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001302:	dd03      	ble.n	800130c <_ZN3ESC2onEffff+0xbc>
 8001304:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001308:	607b      	str	r3, [r7, #4]
 800130a:	e009      	b.n	8001320 <_ZN3ESC2onEffff+0xd0>
	else if(RR < 0) RR = 0;
 800130c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001310:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001314:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001318:	d502      	bpl.n	8001320 <_ZN3ESC2onEffff+0xd0>
 800131a:	f04f 0300 	mov.w	r3, #0
 800131e:	607b      	str	r3, [r7, #4]

	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, getCounterPeriodTIM3(FL));
 8001320:	ed97 0a04 	vldr	s0, [r7, #16]
 8001324:	6978      	ldr	r0, [r7, #20]
 8001326:	f7ff ff15 	bl	8001154 <_ZN3ESC20getCounterPeriodTIM3Ef>
 800132a:	4603      	mov	r3, r0
 800132c:	461a      	mov	r2, r3
 800132e:	4b12      	ldr	r3, [pc, #72]	; (8001378 <_ZN3ESC2onEffff+0x128>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	639a      	str	r2, [r3, #56]	; 0x38
	__HAL_TIM_SET_COMPARE(&htim11, TIM_CHANNEL_1, getCounterPeriodTIM10_11(FR));
 8001334:	ed97 0a03 	vldr	s0, [r7, #12]
 8001338:	6978      	ldr	r0, [r7, #20]
 800133a:	f7ff ff2b 	bl	8001194 <_ZN3ESC24getCounterPeriodTIM10_11Ef>
 800133e:	4603      	mov	r3, r0
 8001340:	461a      	mov	r2, r3
 8001342:	4b0e      	ldr	r3, [pc, #56]	; (800137c <_ZN3ESC2onEffff+0x12c>)
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, getCounterPeriodTIM3(RL));
 8001348:	ed97 0a02 	vldr	s0, [r7, #8]
 800134c:	6978      	ldr	r0, [r7, #20]
 800134e:	f7ff ff01 	bl	8001154 <_ZN3ESC20getCounterPeriodTIM3Ef>
 8001352:	4603      	mov	r3, r0
 8001354:	461a      	mov	r2, r3
 8001356:	4b08      	ldr	r3, [pc, #32]	; (8001378 <_ZN3ESC2onEffff+0x128>)
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim10, TIM_CHANNEL_1, getCounterPeriodTIM10_11(RR));
 800135c:	ed97 0a01 	vldr	s0, [r7, #4]
 8001360:	6978      	ldr	r0, [r7, #20]
 8001362:	f7ff ff17 	bl	8001194 <_ZN3ESC24getCounterPeriodTIM10_11Ef>
 8001366:	4603      	mov	r3, r0
 8001368:	461a      	mov	r2, r3
 800136a:	4b05      	ldr	r3, [pc, #20]	; (8001380 <_ZN3ESC2onEffff+0x130>)
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001370:	bf00      	nop
 8001372:	3718      	adds	r7, #24
 8001374:	46bd      	mov	sp, r7
 8001376:	bd80      	pop	{r7, pc}
 8001378:	20026c10 	.word	0x20026c10
 800137c:	20026c98 	.word	0x20026c98
 8001380:	20026b78 	.word	0x20026b78

08001384 <_ZN3ESC3offEv>:

void ESC::off()
{
 8001384:	b480      	push	{r7}
 8001386:	b083      	sub	sp, #12
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, ESC_MIN_TIM3);
 800138c:	4b0c      	ldr	r3, [pc, #48]	; (80013c0 <_ZN3ESC3offEv+0x3c>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	f240 7261 	movw	r2, #1889	; 0x761
 8001394:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, ESC_MIN_TIM3);
 8001396:	4b0a      	ldr	r3, [pc, #40]	; (80013c0 <_ZN3ESC3offEv+0x3c>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	f240 7261 	movw	r2, #1889	; 0x761
 800139e:	639a      	str	r2, [r3, #56]	; 0x38
	__HAL_TIM_SET_COMPARE(&htim10, TIM_CHANNEL_1, ESC_MIN_TIM10_11);
 80013a0:	4b08      	ldr	r3, [pc, #32]	; (80013c4 <_ZN3ESC3offEv+0x40>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	f640 62ba 	movw	r2, #3770	; 0xeba
 80013a8:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim11, TIM_CHANNEL_1, ESC_MIN_TIM10_11);
 80013aa:	4b07      	ldr	r3, [pc, #28]	; (80013c8 <_ZN3ESC3offEv+0x44>)
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	f640 62ba 	movw	r2, #3770	; 0xeba
 80013b2:	635a      	str	r2, [r3, #52]	; 0x34
}
 80013b4:	bf00      	nop
 80013b6:	370c      	adds	r7, #12
 80013b8:	46bd      	mov	sp, r7
 80013ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013be:	4770      	bx	lr
 80013c0:	20026c10 	.word	0x20026c10
 80013c4:	20026b78 	.word	0x20026b78
 80013c8:	20026c98 	.word	0x20026c98

080013cc <_ZN7EncoderC1Ev>:

float monitor_distance;
float monitor_cnt_l;
float monitor_cnt_l_lpf;

Encoder::Encoder() : cnt_l_(0), cnt_r_(0), distance_(0), total_cnt_l_(0), total_cnt_r_(0), distance_10mm_(0), total_distance_(0), cross_line_ignore_distance_(0){}
 80013cc:	b480      	push	{r7}
 80013ce:	b083      	sub	sp, #12
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	f04f 0200 	mov.w	r2, #0
 80013da:	601a      	str	r2, [r3, #0]
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	f04f 0200 	mov.w	r2, #0
 80013e2:	605a      	str	r2, [r3, #4]
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	f04f 0200 	mov.w	r2, #0
 80013ea:	609a      	str	r2, [r3, #8]
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	f04f 0200 	mov.w	r2, #0
 80013f2:	60da      	str	r2, [r3, #12]
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	f04f 0200 	mov.w	r2, #0
 80013fa:	611a      	str	r2, [r3, #16]
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	f04f 0200 	mov.w	r2, #0
 8001402:	615a      	str	r2, [r3, #20]
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	f04f 0200 	mov.w	r2, #0
 800140a:	619a      	str	r2, [r3, #24]
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	f04f 0200 	mov.w	r2, #0
 8001412:	61da      	str	r2, [r3, #28]
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	4618      	mov	r0, r3
 8001418:	370c      	adds	r7, #12
 800141a:	46bd      	mov	sp, r7
 800141c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001420:	4770      	bx	lr
	...

08001424 <_ZN7Encoder4initEv>:

void Encoder::init()
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b082      	sub	sp, #8
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
	HAL_TIM_Encoder_Start(&htim1,TIM_CHANNEL_ALL);
 800142c:	213c      	movs	r1, #60	; 0x3c
 800142e:	4809      	ldr	r0, [pc, #36]	; (8001454 <_ZN7Encoder4initEv+0x30>)
 8001430:	f00d fe84 	bl	800f13c <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim8,TIM_CHANNEL_ALL);
 8001434:	213c      	movs	r1, #60	; 0x3c
 8001436:	4808      	ldr	r0, [pc, #32]	; (8001458 <_ZN7Encoder4initEv+0x34>)
 8001438:	f00d fe80 	bl	800f13c <HAL_TIM_Encoder_Start>
	TIM1 -> CNT = CNT_OFFSET;
 800143c:	4b07      	ldr	r3, [pc, #28]	; (800145c <_ZN7Encoder4initEv+0x38>)
 800143e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001442:	625a      	str	r2, [r3, #36]	; 0x24
	TIM8 -> CNT = CNT_OFFSET;
 8001444:	4b06      	ldr	r3, [pc, #24]	; (8001460 <_ZN7Encoder4initEv+0x3c>)
 8001446:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800144a:	625a      	str	r2, [r3, #36]	; 0x24
}
 800144c:	bf00      	nop
 800144e:	3708      	adds	r7, #8
 8001450:	46bd      	mov	sp, r7
 8001452:	bd80      	pop	{r7, pc}
 8001454:	20026d78 	.word	0x20026d78
 8001458:	20026a5c 	.word	0x20026a5c
 800145c:	40010000 	.word	0x40010000
 8001460:	40010400 	.word	0x40010400
 8001464:	00000000 	.word	0x00000000

08001468 <_ZN7Encoder6updateEv>:

void Encoder::update()
{
 8001468:	b5b0      	push	{r4, r5, r7, lr}
 800146a:	b084      	sub	sp, #16
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
	static float pre_cnt_l, pre_cnt_r;
	float cnt_l = (float(CNT_OFFSET) - float(TIM1 -> CNT)) * CORRECTION_COEFFICIENT;
 8001470:	4b69      	ldr	r3, [pc, #420]	; (8001618 <_ZN7Encoder6updateEv+0x1b0>)
 8001472:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001474:	ee07 3a90 	vmov	s15, r3
 8001478:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800147c:	ed9f 7a67 	vldr	s14, [pc, #412]	; 800161c <_ZN7Encoder6updateEv+0x1b4>
 8001480:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001484:	ed9f 7a66 	vldr	s14, [pc, #408]	; 8001620 <_ZN7Encoder6updateEv+0x1b8>
 8001488:	ee67 7a87 	vmul.f32	s15, s15, s14
 800148c:	edc7 7a03 	vstr	s15, [r7, #12]
	float cnt_r = (float(TIM8 -> CNT) - float(CNT_OFFSET)) * CORRECTION_COEFFICIENT;
 8001490:	4b64      	ldr	r3, [pc, #400]	; (8001624 <_ZN7Encoder6updateEv+0x1bc>)
 8001492:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001494:	ee07 3a90 	vmov	s15, r3
 8001498:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800149c:	ed9f 7a5f 	vldr	s14, [pc, #380]	; 800161c <_ZN7Encoder6updateEv+0x1b4>
 80014a0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80014a4:	ed9f 7a5e 	vldr	s14, [pc, #376]	; 8001620 <_ZN7Encoder6updateEv+0x1b8>
 80014a8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014ac:	edc7 7a02 	vstr	s15, [r7, #8]
	monitor_cnt_l = cnt_l;
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	4a5d      	ldr	r2, [pc, #372]	; (8001628 <_ZN7Encoder6updateEv+0x1c0>)
 80014b4:	6013      	str	r3, [r2, #0]

	cnt_l_ = ((R_ENC)*(cnt_l) + (1.0 - (R_ENC))* (pre_cnt_l)); // lowpath filter
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	4618      	mov	r0, r3
 80014ba:	f7ff f85d 	bl	8000578 <__aeabi_f2d>
 80014be:	a350      	add	r3, pc, #320	; (adr r3, 8001600 <_ZN7Encoder6updateEv+0x198>)
 80014c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014c4:	f7ff f8b0 	bl	8000628 <__aeabi_dmul>
 80014c8:	4603      	mov	r3, r0
 80014ca:	460c      	mov	r4, r1
 80014cc:	4625      	mov	r5, r4
 80014ce:	461c      	mov	r4, r3
 80014d0:	4b56      	ldr	r3, [pc, #344]	; (800162c <_ZN7Encoder6updateEv+0x1c4>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	4618      	mov	r0, r3
 80014d6:	f7ff f84f 	bl	8000578 <__aeabi_f2d>
 80014da:	a34b      	add	r3, pc, #300	; (adr r3, 8001608 <_ZN7Encoder6updateEv+0x1a0>)
 80014dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014e0:	f7ff f8a2 	bl	8000628 <__aeabi_dmul>
 80014e4:	4602      	mov	r2, r0
 80014e6:	460b      	mov	r3, r1
 80014e8:	4620      	mov	r0, r4
 80014ea:	4629      	mov	r1, r5
 80014ec:	f7fe fee6 	bl	80002bc <__adddf3>
 80014f0:	4603      	mov	r3, r0
 80014f2:	460c      	mov	r4, r1
 80014f4:	4618      	mov	r0, r3
 80014f6:	4621      	mov	r1, r4
 80014f8:	f7ff fb8e 	bl	8000c18 <__aeabi_d2f>
 80014fc:	4602      	mov	r2, r0
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	601a      	str	r2, [r3, #0]
	cnt_r_ = ((R_ENC)*(cnt_r) + (1.0 - (R_ENC))* (pre_cnt_r)); // lowpath filter
 8001502:	68bb      	ldr	r3, [r7, #8]
 8001504:	4618      	mov	r0, r3
 8001506:	f7ff f837 	bl	8000578 <__aeabi_f2d>
 800150a:	a33d      	add	r3, pc, #244	; (adr r3, 8001600 <_ZN7Encoder6updateEv+0x198>)
 800150c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001510:	f7ff f88a 	bl	8000628 <__aeabi_dmul>
 8001514:	4603      	mov	r3, r0
 8001516:	460c      	mov	r4, r1
 8001518:	4625      	mov	r5, r4
 800151a:	461c      	mov	r4, r3
 800151c:	4b44      	ldr	r3, [pc, #272]	; (8001630 <_ZN7Encoder6updateEv+0x1c8>)
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	4618      	mov	r0, r3
 8001522:	f7ff f829 	bl	8000578 <__aeabi_f2d>
 8001526:	a338      	add	r3, pc, #224	; (adr r3, 8001608 <_ZN7Encoder6updateEv+0x1a0>)
 8001528:	e9d3 2300 	ldrd	r2, r3, [r3]
 800152c:	f7ff f87c 	bl	8000628 <__aeabi_dmul>
 8001530:	4602      	mov	r2, r0
 8001532:	460b      	mov	r3, r1
 8001534:	4620      	mov	r0, r4
 8001536:	4629      	mov	r1, r5
 8001538:	f7fe fec0 	bl	80002bc <__adddf3>
 800153c:	4603      	mov	r3, r0
 800153e:	460c      	mov	r4, r1
 8001540:	4618      	mov	r0, r3
 8001542:	4621      	mov	r1, r4
 8001544:	f7ff fb68 	bl	8000c18 <__aeabi_d2f>
 8001548:	4602      	mov	r2, r0
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	605a      	str	r2, [r3, #4]
	monitor_cnt_l_lpf = cnt_l_;
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	4a38      	ldr	r2, [pc, #224]	; (8001634 <_ZN7Encoder6updateEv+0x1cc>)
 8001554:	6013      	str	r3, [r2, #0]

	pre_cnt_l = cnt_l_;
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	4a34      	ldr	r2, [pc, #208]	; (800162c <_ZN7Encoder6updateEv+0x1c4>)
 800155c:	6013      	str	r3, [r2, #0]
	pre_cnt_r = cnt_r_;
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	685b      	ldr	r3, [r3, #4]
 8001562:	4a33      	ldr	r2, [pc, #204]	; (8001630 <_ZN7Encoder6updateEv+0x1c8>)
 8001564:	6013      	str	r3, [r2, #0]

	//total_cnt_l_ += cnt_l_;
	//total_cnt_r_ += cnt_r_;

	//distance_ = distance_ + DISTANCE_PER_CNT * (cnt_l_ + cnt_r_) / 2;
	distance_ = DISTANCE_PER_CNT * (cnt_l_ + cnt_r_) / 2;
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	ed93 7a00 	vldr	s14, [r3]
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	edd3 7a01 	vldr	s15, [r3, #4]
 8001572:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001576:	ee17 0a90 	vmov	r0, s15
 800157a:	f7fe fffd 	bl	8000578 <__aeabi_f2d>
 800157e:	a324      	add	r3, pc, #144	; (adr r3, 8001610 <_ZN7Encoder6updateEv+0x1a8>)
 8001580:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001584:	f7ff f850 	bl	8000628 <__aeabi_dmul>
 8001588:	4603      	mov	r3, r0
 800158a:	460c      	mov	r4, r1
 800158c:	4618      	mov	r0, r3
 800158e:	4621      	mov	r1, r4
 8001590:	f04f 0200 	mov.w	r2, #0
 8001594:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001598:	f7ff f970 	bl	800087c <__aeabi_ddiv>
 800159c:	4603      	mov	r3, r0
 800159e:	460c      	mov	r4, r1
 80015a0:	4618      	mov	r0, r3
 80015a2:	4621      	mov	r1, r4
 80015a4:	f7ff fb38 	bl	8000c18 <__aeabi_d2f>
 80015a8:	4602      	mov	r2, r0
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	609a      	str	r2, [r3, #8]
	distance_10mm_ += distance_;
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	ed93 7a05 	vldr	s14, [r3, #20]
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	edd3 7a02 	vldr	s15, [r3, #8]
 80015ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	edc3 7a05 	vstr	s15, [r3, #20]
	total_distance_ += distance_;
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	ed93 7a06 	vldr	s14, [r3, #24]
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	edd3 7a02 	vldr	s15, [r3, #8]
 80015d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	edc3 7a06 	vstr	s15, [r3, #24]
	cross_line_ignore_distance_ += distance_;
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	ed93 7a07 	vldr	s14, [r3, #28]
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	edd3 7a02 	vldr	s15, [r3, #8]
 80015e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	edc3 7a07 	vstr	s15, [r3, #28]
	monitor_distance = distance_10mm_;
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	695b      	ldr	r3, [r3, #20]
 80015f4:	4a10      	ldr	r2, [pc, #64]	; (8001638 <_ZN7Encoder6updateEv+0x1d0>)
 80015f6:	6013      	str	r3, [r2, #0]
}
 80015f8:	bf00      	nop
 80015fa:	3710      	adds	r7, #16
 80015fc:	46bd      	mov	sp, r7
 80015fe:	bdb0      	pop	{r4, r5, r7, pc}
 8001600:	9999999a 	.word	0x9999999a
 8001604:	3fa99999 	.word	0x3fa99999
 8001608:	66666666 	.word	0x66666666
 800160c:	3fee6666 	.word	0x3fee6666
 8001610:	ce73a049 	.word	0xce73a049
 8001614:	3f77a3f6 	.word	0x3f77a3f6
 8001618:	40010000 	.word	0x40010000
 800161c:	47000000 	.word	0x47000000
 8001620:	3f912547 	.word	0x3f912547
 8001624:	40010400 	.word	0x40010400
 8001628:	20000200 	.word	0x20000200
 800162c:	20000208 	.word	0x20000208
 8001630:	2000020c 	.word	0x2000020c
 8001634:	20000204 	.word	0x20000204
 8001638:	200001fc 	.word	0x200001fc

0800163c <_ZN7Encoder5clearEv>:

void Encoder::clear()
{
 800163c:	b480      	push	{r7}
 800163e:	b083      	sub	sp, #12
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
	cnt_l_ = 0;
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	f04f 0200 	mov.w	r2, #0
 800164a:	601a      	str	r2, [r3, #0]
	cnt_r_ = 0;
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	f04f 0200 	mov.w	r2, #0
 8001652:	605a      	str	r2, [r3, #4]
	TIM1 -> CNT = CNT_OFFSET;
 8001654:	4b08      	ldr	r3, [pc, #32]	; (8001678 <_ZN7Encoder5clearEv+0x3c>)
 8001656:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800165a:	625a      	str	r2, [r3, #36]	; 0x24
	TIM8 -> CNT = CNT_OFFSET;
 800165c:	4b07      	ldr	r3, [pc, #28]	; (800167c <_ZN7Encoder5clearEv+0x40>)
 800165e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001662:	625a      	str	r2, [r3, #36]	; 0x24
	distance_ = 0;
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	f04f 0200 	mov.w	r2, #0
 800166a:	609a      	str	r2, [r3, #8]
}
 800166c:	bf00      	nop
 800166e:	370c      	adds	r7, #12
 8001670:	46bd      	mov	sp, r7
 8001672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001676:	4770      	bx	lr
 8001678:	40010000 	.word	0x40010000
 800167c:	40010400 	.word	0x40010400

08001680 <_ZN7Encoder6getCntERfS0_>:

void Encoder::getCnt(float &cnt_l, float &cnt_r)
{
 8001680:	b480      	push	{r7}
 8001682:	b085      	sub	sp, #20
 8001684:	af00      	add	r7, sp, #0
 8001686:	60f8      	str	r0, [r7, #12]
 8001688:	60b9      	str	r1, [r7, #8]
 800168a:	607a      	str	r2, [r7, #4]
	cnt_l = cnt_l_;
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	681a      	ldr	r2, [r3, #0]
 8001690:	68bb      	ldr	r3, [r7, #8]
 8001692:	601a      	str	r2, [r3, #0]
	cnt_r = cnt_r_;
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	685a      	ldr	r2, [r3, #4]
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	601a      	str	r2, [r3, #0]
}
 800169c:	bf00      	nop
 800169e:	3714      	adds	r7, #20
 80016a0:	46bd      	mov	sp, r7
 80016a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a6:	4770      	bx	lr

080016a8 <_ZN7Encoder11getDistanceEv>:

float Encoder::getDistance()
{
 80016a8:	b480      	push	{r7}
 80016aa:	b083      	sub	sp, #12
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
	return distance_;
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	689b      	ldr	r3, [r3, #8]
 80016b4:	ee07 3a90 	vmov	s15, r3
}
 80016b8:	eeb0 0a67 	vmov.f32	s0, s15
 80016bc:	370c      	adds	r7, #12
 80016be:	46bd      	mov	sp, r7
 80016c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c4:	4770      	bx	lr

080016c6 <_ZN7Encoder15getDistance10mmEv>:

float Encoder::getDistance10mm()
{
 80016c6:	b480      	push	{r7}
 80016c8:	b083      	sub	sp, #12
 80016ca:	af00      	add	r7, sp, #0
 80016cc:	6078      	str	r0, [r7, #4]
	return distance_10mm_;
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	695b      	ldr	r3, [r3, #20]
 80016d2:	ee07 3a90 	vmov	s15, r3
}
 80016d6:	eeb0 0a67 	vmov.f32	s0, s15
 80016da:	370c      	adds	r7, #12
 80016dc:	46bd      	mov	sp, r7
 80016de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e2:	4770      	bx	lr

080016e4 <_ZN7Encoder16getTotalDistanceEv>:

float Encoder::getTotalDistance()
{
 80016e4:	b480      	push	{r7}
 80016e6:	b083      	sub	sp, #12
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
	return total_distance_;
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	699b      	ldr	r3, [r3, #24]
 80016f0:	ee07 3a90 	vmov	s15, r3
}
 80016f4:	eeb0 0a67 	vmov.f32	s0, s15
 80016f8:	370c      	adds	r7, #12
 80016fa:	46bd      	mov	sp, r7
 80016fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001700:	4770      	bx	lr

08001702 <_ZN7Encoder16setTotalDistanceEf>:

void Encoder::setTotalDistance(float true_distance){
 8001702:	b480      	push	{r7}
 8001704:	b083      	sub	sp, #12
 8001706:	af00      	add	r7, sp, #0
 8001708:	6078      	str	r0, [r7, #4]
 800170a:	ed87 0a00 	vstr	s0, [r7]
	total_distance_ = true_distance;
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	683a      	ldr	r2, [r7, #0]
 8001712:	619a      	str	r2, [r3, #24]
}
 8001714:	bf00      	nop
 8001716:	370c      	adds	r7, #12
 8001718:	46bd      	mov	sp, r7
 800171a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171e:	4770      	bx	lr

08001720 <_ZN7Encoder17clearDistance10mmEv>:
	return (total_cnt_l_ + total_cnt_r_) / 2;
}
*/

void Encoder::clearDistance10mm()
{
 8001720:	b480      	push	{r7}
 8001722:	b083      	sub	sp, #12
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
	//total_cnt_l_ = 0;
	//total_cnt_r_ = 0;
	distance_10mm_ = 0;
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	f04f 0200 	mov.w	r2, #0
 800172e:	615a      	str	r2, [r3, #20]
}
 8001730:	bf00      	nop
 8001732:	370c      	adds	r7, #12
 8001734:	46bd      	mov	sp, r7
 8001736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173a:	4770      	bx	lr

0800173c <_ZN7Encoder18clearTotalDistanceEv>:

void Encoder::clearTotalDistance()
{
 800173c:	b480      	push	{r7}
 800173e:	b083      	sub	sp, #12
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
	total_distance_ = 0;
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	f04f 0200 	mov.w	r2, #0
 800174a:	619a      	str	r2, [r3, #24]
}
 800174c:	bf00      	nop
 800174e:	370c      	adds	r7, #12
 8001750:	46bd      	mov	sp, r7
 8001752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001756:	4770      	bx	lr

08001758 <_ZN7Encoder26getCrossLineIgnoreDistanceEv>:

float Encoder::getCrossLineIgnoreDistance()
{
 8001758:	b480      	push	{r7}
 800175a:	b083      	sub	sp, #12
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
	return cross_line_ignore_distance_;
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	69db      	ldr	r3, [r3, #28]
 8001764:	ee07 3a90 	vmov	s15, r3
}
 8001768:	eeb0 0a67 	vmov.f32	s0, s15
 800176c:	370c      	adds	r7, #12
 800176e:	46bd      	mov	sp, r7
 8001770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001774:	4770      	bx	lr

08001776 <_ZN7Encoder28clearCrossLineIgnoreDistanceEv>:

void Encoder::clearCrossLineIgnoreDistance()
{
 8001776:	b480      	push	{r7}
 8001778:	b083      	sub	sp, #12
 800177a:	af00      	add	r7, sp, #0
 800177c:	6078      	str	r0, [r7, #4]
	cross_line_ignore_distance_ = 0;
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	f04f 0200 	mov.w	r2, #0
 8001784:	61da      	str	r2, [r3, #28]
}
 8001786:	bf00      	nop
 8001788:	370c      	adds	r7, #12
 800178a:	46bd      	mov	sp, r7
 800178c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001790:	4770      	bx	lr

08001792 <user_fopen>:
//* fopen
//* char, float *: short: 
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT user_fopen(const char *p_folder_name, const char *p_file_name){
 8001792:	b580      	push	{r7, lr}
 8001794:	b084      	sub	sp, #16
 8001796:	af00      	add	r7, sp, #0
 8001798:	6078      	str	r0, [r7, #4]
 800179a:	6039      	str	r1, [r7, #0]

	FRESULT ret = 0;
 800179c:	2300      	movs	r3, #0
 800179e:	73fb      	strb	r3, [r7, #15]

	create_path(p_folder_name, p_file_name);
 80017a0:	6839      	ldr	r1, [r7, #0]
 80017a2:	6878      	ldr	r0, [r7, #4]
 80017a4:	f000 f9d8 	bl	8001b58 <create_path>

	fopen_folder_and_file();	//
 80017a8:	f000 f9ec 	bl	8001b84 <fopen_folder_and_file>

	return ret;
 80017ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80017ae:	4618      	mov	r0, r3
 80017b0:	3710      	adds	r7, #16
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bd80      	pop	{r7, pc}
	...

080017b8 <user_fclose>:
//* fclose
//* void
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT user_fclose(){
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b082      	sub	sp, #8
 80017bc:	af00      	add	r7, sp, #0
	FRESULT ret = 0;
 80017be:	2300      	movs	r3, #0
 80017c0:	71fb      	strb	r3, [r7, #7]

	f_close(&fil);	//
 80017c2:	4804      	ldr	r0, [pc, #16]	; (80017d4 <user_fclose+0x1c>)
 80017c4:	f012 fa14 	bl	8013bf0 <f_close>

	return ret;
 80017c8:	79fb      	ldrb	r3, [r7, #7]
}
 80017ca:	4618      	mov	r0, r3
 80017cc:	3708      	adds	r7, #8
 80017ce:	46bd      	mov	sp, r7
 80017d0:	bd80      	pop	{r7, pc}
 80017d2:	bf00      	nop
 80017d4:	20025968 	.word	0x20025968

080017d8 <sd_write_float>:
//* SD
//* short, float *, char : 
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT sd_write_float(short size, float *data, char state){
 80017d8:	b590      	push	{r4, r7, lr}
 80017da:	b087      	sub	sp, #28
 80017dc:	af02      	add	r7, sp, #8
 80017de:	4603      	mov	r3, r0
 80017e0:	6039      	str	r1, [r7, #0]
 80017e2:	80fb      	strh	r3, [r7, #6]
 80017e4:	4613      	mov	r3, r2
 80017e6:	717b      	strb	r3, [r7, #5]
	FRESULT ret = 0;
 80017e8:	2300      	movs	r3, #0
 80017ea:	737b      	strb	r3, [r7, #13]

	for(short i = 0 ; i < size; i++){
 80017ec:	2300      	movs	r3, #0
 80017ee:	81fb      	strh	r3, [r7, #14]
 80017f0:	e030      	b.n	8001854 <sd_write_float+0x7c>
		snprintf(buffer, BUFF_SIZE, "%f\n", *(data + i));	//floatstring
 80017f2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80017f6:	009b      	lsls	r3, r3, #2
 80017f8:	683a      	ldr	r2, [r7, #0]
 80017fa:	4413      	add	r3, r2
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	4618      	mov	r0, r3
 8001800:	f7fe feba 	bl	8000578 <__aeabi_f2d>
 8001804:	4603      	mov	r3, r0
 8001806:	460c      	mov	r4, r1
 8001808:	e9cd 3400 	strd	r3, r4, [sp]
 800180c:	4a17      	ldr	r2, [pc, #92]	; (800186c <sd_write_float+0x94>)
 800180e:	2180      	movs	r1, #128	; 0x80
 8001810:	4817      	ldr	r0, [pc, #92]	; (8001870 <sd_write_float+0x98>)
 8001812:	f014 fdd5 	bl	80163c0 <sniprintf>

		if(state == ADD_WRITE){
 8001816:	797b      	ldrb	r3, [r7, #5]
 8001818:	2b01      	cmp	r3, #1
 800181a:	d106      	bne.n	800182a <sd_write_float+0x52>
			f_lseek(&fil, f_size(&fil));	//
 800181c:	4b15      	ldr	r3, [pc, #84]	; (8001874 <sd_write_float+0x9c>)
 800181e:	68db      	ldr	r3, [r3, #12]
 8001820:	4619      	mov	r1, r3
 8001822:	4814      	ldr	r0, [pc, #80]	; (8001874 <sd_write_float+0x9c>)
 8001824:	f012 fa58 	bl	8013cd8 <f_lseek>
 8001828:	e003      	b.n	8001832 <sd_write_float+0x5a>
		}
		else{
			f_lseek(&fil, 0);	//
 800182a:	2100      	movs	r1, #0
 800182c:	4811      	ldr	r0, [pc, #68]	; (8001874 <sd_write_float+0x9c>)
 800182e:	f012 fa53 	bl	8013cd8 <f_lseek>
		}

		f_write(&fil, buffer, strlen(buffer), &bw);	//
 8001832:	480f      	ldr	r0, [pc, #60]	; (8001870 <sd_write_float+0x98>)
 8001834:	f7fe fce4 	bl	8000200 <strlen>
 8001838:	4602      	mov	r2, r0
 800183a:	4b0f      	ldr	r3, [pc, #60]	; (8001878 <sd_write_float+0xa0>)
 800183c:	490c      	ldr	r1, [pc, #48]	; (8001870 <sd_write_float+0x98>)
 800183e:	480d      	ldr	r0, [pc, #52]	; (8001874 <sd_write_float+0x9c>)
 8001840:	f011 ffc1 	bl	80137c6 <f_write>

		bufclear();	//
 8001844:	f000 f9b8 	bl	8001bb8 <bufclear>
	for(short i = 0 ; i < size; i++){
 8001848:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800184c:	b29b      	uxth	r3, r3
 800184e:	3301      	adds	r3, #1
 8001850:	b29b      	uxth	r3, r3
 8001852:	81fb      	strh	r3, [r7, #14]
 8001854:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8001858:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800185c:	429a      	cmp	r2, r3
 800185e:	dbc8      	blt.n	80017f2 <sd_write_float+0x1a>
	}
	return ret;
 8001860:	7b7b      	ldrb	r3, [r7, #13]
}
 8001862:	4618      	mov	r0, r3
 8001864:	3714      	adds	r7, #20
 8001866:	46bd      	mov	sp, r7
 8001868:	bd90      	pop	{r4, r7, pc}
 800186a:	bf00      	nop
 800186c:	08019ae0 	.word	0x08019ae0
 8001870:	200258d8 	.word	0x200258d8
 8001874:	20025968 	.word	0x20025968
 8001878:	20025958 	.word	0x20025958

0800187c <sd_write_array_float>:
//* SD
//* char *, char *, short, float *, char: 
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT sd_write_array_float(const char *p_folder_name, const char *p_file_name, short size, float *data, char state){
 800187c:	b590      	push	{r4, r7, lr}
 800187e:	b089      	sub	sp, #36	; 0x24
 8001880:	af02      	add	r7, sp, #8
 8001882:	60f8      	str	r0, [r7, #12]
 8001884:	60b9      	str	r1, [r7, #8]
 8001886:	603b      	str	r3, [r7, #0]
 8001888:	4613      	mov	r3, r2
 800188a:	80fb      	strh	r3, [r7, #6]
	FRESULT ret = 0;
 800188c:	2300      	movs	r3, #0
 800188e:	757b      	strb	r3, [r7, #21]

	create_path(p_folder_name, p_file_name);
 8001890:	68b9      	ldr	r1, [r7, #8]
 8001892:	68f8      	ldr	r0, [r7, #12]
 8001894:	f000 f960 	bl	8001b58 <create_path>

	if(state == OVER_WRITE){
 8001898:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800189c:	2b00      	cmp	r3, #0
 800189e:	d108      	bne.n	80018b2 <sd_write_array_float+0x36>
		f_chdir(dirpath);
 80018a0:	4822      	ldr	r0, [pc, #136]	; (800192c <sd_write_array_float+0xb0>)
 80018a2:	f012 f9cf 	bl	8013c44 <f_chdir>
		f_unlink(filepath);	//	
 80018a6:	4822      	ldr	r0, [pc, #136]	; (8001930 <sd_write_array_float+0xb4>)
 80018a8:	f012 fc3a 	bl	8014120 <f_unlink>
		f_chdir("..");
 80018ac:	4821      	ldr	r0, [pc, #132]	; (8001934 <sd_write_array_float+0xb8>)
 80018ae:	f012 f9c9 	bl	8013c44 <f_chdir>
	}

	fopen_folder_and_file();	//	
 80018b2:	f000 f967 	bl	8001b84 <fopen_folder_and_file>

	for(short i = 0 ; i < size; i++){
 80018b6:	2300      	movs	r3, #0
 80018b8:	82fb      	strh	r3, [r7, #22]
 80018ba:	e028      	b.n	800190e <sd_write_array_float+0x92>
		snprintf(buffer, BUFF_SIZE, "%f\n", *(data + i));	//floatstring
 80018bc:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80018c0:	009b      	lsls	r3, r3, #2
 80018c2:	683a      	ldr	r2, [r7, #0]
 80018c4:	4413      	add	r3, r2
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	4618      	mov	r0, r3
 80018ca:	f7fe fe55 	bl	8000578 <__aeabi_f2d>
 80018ce:	4603      	mov	r3, r0
 80018d0:	460c      	mov	r4, r1
 80018d2:	e9cd 3400 	strd	r3, r4, [sp]
 80018d6:	4a18      	ldr	r2, [pc, #96]	; (8001938 <sd_write_array_float+0xbc>)
 80018d8:	2180      	movs	r1, #128	; 0x80
 80018da:	4818      	ldr	r0, [pc, #96]	; (800193c <sd_write_array_float+0xc0>)
 80018dc:	f014 fd70 	bl	80163c0 <sniprintf>

		f_lseek(&fil, f_size(&fil));	//	
 80018e0:	4b17      	ldr	r3, [pc, #92]	; (8001940 <sd_write_array_float+0xc4>)
 80018e2:	68db      	ldr	r3, [r3, #12]
 80018e4:	4619      	mov	r1, r3
 80018e6:	4816      	ldr	r0, [pc, #88]	; (8001940 <sd_write_array_float+0xc4>)
 80018e8:	f012 f9f6 	bl	8013cd8 <f_lseek>
		f_write(&fil, buffer, strlen(buffer), &bw);	//	
 80018ec:	4813      	ldr	r0, [pc, #76]	; (800193c <sd_write_array_float+0xc0>)
 80018ee:	f7fe fc87 	bl	8000200 <strlen>
 80018f2:	4602      	mov	r2, r0
 80018f4:	4b13      	ldr	r3, [pc, #76]	; (8001944 <sd_write_array_float+0xc8>)
 80018f6:	4911      	ldr	r1, [pc, #68]	; (800193c <sd_write_array_float+0xc0>)
 80018f8:	4811      	ldr	r0, [pc, #68]	; (8001940 <sd_write_array_float+0xc4>)
 80018fa:	f011 ff64 	bl	80137c6 <f_write>

		bufclear();	//	
 80018fe:	f000 f95b 	bl	8001bb8 <bufclear>
	for(short i = 0 ; i < size; i++){
 8001902:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001906:	b29b      	uxth	r3, r3
 8001908:	3301      	adds	r3, #1
 800190a:	b29b      	uxth	r3, r3
 800190c:	82fb      	strh	r3, [r7, #22]
 800190e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8001912:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001916:	429a      	cmp	r2, r3
 8001918:	dbd0      	blt.n	80018bc <sd_write_array_float+0x40>
	}

	f_close(&fil);	//	
 800191a:	4809      	ldr	r0, [pc, #36]	; (8001940 <sd_write_array_float+0xc4>)
 800191c:	f012 f968 	bl	8013bf0 <f_close>

	return ret;
 8001920:	7d7b      	ldrb	r3, [r7, #21]
}
 8001922:	4618      	mov	r0, r3
 8001924:	371c      	adds	r7, #28
 8001926:	46bd      	mov	sp, r7
 8001928:	bd90      	pop	{r4, r7, pc}
 800192a:	bf00      	nop
 800192c:	200257d8 	.word	0x200257d8
 8001930:	20024698 	.word	0x20024698
 8001934:	08019afc 	.word	0x08019afc
 8001938:	08019ae0 	.word	0x08019ae0
 800193c:	200258d8 	.word	0x200258d8
 8001940:	20025968 	.word	0x20025968
 8001944:	20025958 	.word	0x20025958

08001948 <sd_read_array_float>:
//* SD
//* char *, char *, short, float *: 
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT sd_read_array_float(const char *p_folder_name, const char *p_file_name, short size, float *data){
 8001948:	b580      	push	{r7, lr}
 800194a:	b086      	sub	sp, #24
 800194c:	af00      	add	r7, sp, #0
 800194e:	60f8      	str	r0, [r7, #12]
 8001950:	60b9      	str	r1, [r7, #8]
 8001952:	603b      	str	r3, [r7, #0]
 8001954:	4613      	mov	r3, r2
 8001956:	80fb      	strh	r3, [r7, #6]
	FRESULT ret = 0;
 8001958:	2300      	movs	r3, #0
 800195a:	757b      	strb	r3, [r7, #21]
	short i = 0;
 800195c:	2300      	movs	r3, #0
 800195e:	82fb      	strh	r3, [r7, #22]

	create_path(p_folder_name, p_file_name);
 8001960:	68b9      	ldr	r1, [r7, #8]
 8001962:	68f8      	ldr	r0, [r7, #12]
 8001964:	f000 f8f8 	bl	8001b58 <create_path>
	fopen_folder_and_file();	//
 8001968:	f000 f90c 	bl	8001b84 <fopen_folder_and_file>

	while(f_gets(buffer, sizeof(buffer), &fil) != NULL){
 800196c:	e019      	b.n	80019a2 <sd_read_array_float+0x5a>
		sscanf(buffer, "%f", data + i);
 800196e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001972:	009b      	lsls	r3, r3, #2
 8001974:	683a      	ldr	r2, [r7, #0]
 8001976:	4413      	add	r3, r2
 8001978:	461a      	mov	r2, r3
 800197a:	4913      	ldr	r1, [pc, #76]	; (80019c8 <sd_read_array_float+0x80>)
 800197c:	4813      	ldr	r0, [pc, #76]	; (80019cc <sd_read_array_float+0x84>)
 800197e:	f014 fd73 	bl	8016468 <siscanf>
		i++;
 8001982:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001986:	b29b      	uxth	r3, r3
 8001988:	3301      	adds	r3, #1
 800198a:	b29b      	uxth	r3, r3
 800198c:	82fb      	strh	r3, [r7, #22]
		if(i >= size) i = size - 1;
 800198e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8001992:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001996:	429a      	cmp	r2, r3
 8001998:	db03      	blt.n	80019a2 <sd_read_array_float+0x5a>
 800199a:	88fb      	ldrh	r3, [r7, #6]
 800199c:	3b01      	subs	r3, #1
 800199e:	b29b      	uxth	r3, r3
 80019a0:	82fb      	strh	r3, [r7, #22]
	while(f_gets(buffer, sizeof(buffer), &fil) != NULL){
 80019a2:	4a0b      	ldr	r2, [pc, #44]	; (80019d0 <sd_read_array_float+0x88>)
 80019a4:	2180      	movs	r1, #128	; 0x80
 80019a6:	4809      	ldr	r0, [pc, #36]	; (80019cc <sd_read_array_float+0x84>)
 80019a8:	f012 fd98 	bl	80144dc <f_gets>
 80019ac:	4603      	mov	r3, r0
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d1dd      	bne.n	800196e <sd_read_array_float+0x26>

	}

	bufclear();	//
 80019b2:	f000 f901 	bl	8001bb8 <bufclear>

	f_close(&fil);	//
 80019b6:	4806      	ldr	r0, [pc, #24]	; (80019d0 <sd_read_array_float+0x88>)
 80019b8:	f012 f91a 	bl	8013bf0 <f_close>

	return ret;
 80019bc:	7d7b      	ldrb	r3, [r7, #21]
}
 80019be:	4618      	mov	r0, r3
 80019c0:	3718      	adds	r7, #24
 80019c2:	46bd      	mov	sp, r7
 80019c4:	bd80      	pop	{r7, pc}
 80019c6:	bf00      	nop
 80019c8:	08019aec 	.word	0x08019aec
 80019cc:	200258d8 	.word	0x200258d8
 80019d0:	20025968 	.word	0x20025968

080019d4 <sd_read_array_double>:
//* SD
//* char *, char *, short, double *: 
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT sd_read_array_double(const char *p_folder_name, const char *p_file_name, short size, double *data){
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b086      	sub	sp, #24
 80019d8:	af00      	add	r7, sp, #0
 80019da:	60f8      	str	r0, [r7, #12]
 80019dc:	60b9      	str	r1, [r7, #8]
 80019de:	603b      	str	r3, [r7, #0]
 80019e0:	4613      	mov	r3, r2
 80019e2:	80fb      	strh	r3, [r7, #6]
	FRESULT ret = 0;
 80019e4:	2300      	movs	r3, #0
 80019e6:	757b      	strb	r3, [r7, #21]
	short i = 0;
 80019e8:	2300      	movs	r3, #0
 80019ea:	82fb      	strh	r3, [r7, #22]

	create_path(p_folder_name, p_file_name);
 80019ec:	68b9      	ldr	r1, [r7, #8]
 80019ee:	68f8      	ldr	r0, [r7, #12]
 80019f0:	f000 f8b2 	bl	8001b58 <create_path>
	fopen_folder_and_file();	//
 80019f4:	f000 f8c6 	bl	8001b84 <fopen_folder_and_file>

	while(f_gets(buffer, sizeof(buffer), &fil) != NULL){
 80019f8:	e019      	b.n	8001a2e <sd_read_array_double+0x5a>
		sscanf(buffer, "%lf", data + i);
 80019fa:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80019fe:	00db      	lsls	r3, r3, #3
 8001a00:	683a      	ldr	r2, [r7, #0]
 8001a02:	4413      	add	r3, r2
 8001a04:	461a      	mov	r2, r3
 8001a06:	4913      	ldr	r1, [pc, #76]	; (8001a54 <sd_read_array_double+0x80>)
 8001a08:	4813      	ldr	r0, [pc, #76]	; (8001a58 <sd_read_array_double+0x84>)
 8001a0a:	f014 fd2d 	bl	8016468 <siscanf>
		i++;
 8001a0e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001a12:	b29b      	uxth	r3, r3
 8001a14:	3301      	adds	r3, #1
 8001a16:	b29b      	uxth	r3, r3
 8001a18:	82fb      	strh	r3, [r7, #22]
		if(i >= size) i = size - 1;
 8001a1a:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8001a1e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001a22:	429a      	cmp	r2, r3
 8001a24:	db03      	blt.n	8001a2e <sd_read_array_double+0x5a>
 8001a26:	88fb      	ldrh	r3, [r7, #6]
 8001a28:	3b01      	subs	r3, #1
 8001a2a:	b29b      	uxth	r3, r3
 8001a2c:	82fb      	strh	r3, [r7, #22]
	while(f_gets(buffer, sizeof(buffer), &fil) != NULL){
 8001a2e:	4a0b      	ldr	r2, [pc, #44]	; (8001a5c <sd_read_array_double+0x88>)
 8001a30:	2180      	movs	r1, #128	; 0x80
 8001a32:	4809      	ldr	r0, [pc, #36]	; (8001a58 <sd_read_array_double+0x84>)
 8001a34:	f012 fd52 	bl	80144dc <f_gets>
 8001a38:	4603      	mov	r3, r0
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d1dd      	bne.n	80019fa <sd_read_array_double+0x26>

	}

	bufclear();	//
 8001a3e:	f000 f8bb 	bl	8001bb8 <bufclear>

	f_close(&fil);	//
 8001a42:	4806      	ldr	r0, [pc, #24]	; (8001a5c <sd_read_array_double+0x88>)
 8001a44:	f012 f8d4 	bl	8013bf0 <f_close>

	return ret;
 8001a48:	7d7b      	ldrb	r3, [r7, #21]
}
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	3718      	adds	r7, #24
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bd80      	pop	{r7, pc}
 8001a52:	bf00      	nop
 8001a54:	08019af8 	.word	0x08019af8
 8001a58:	200258d8 	.word	0x200258d8
 8001a5c:	20025968 	.word	0x20025968

08001a60 <sd_write_array_int>:
//* SD
//* char *, char *, short, float *, char: 
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT sd_write_array_int(const char *p_folder_name, const char *p_file_name, short size, int16_t *data, char state){
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b086      	sub	sp, #24
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	60f8      	str	r0, [r7, #12]
 8001a68:	60b9      	str	r1, [r7, #8]
 8001a6a:	603b      	str	r3, [r7, #0]
 8001a6c:	4613      	mov	r3, r2
 8001a6e:	80fb      	strh	r3, [r7, #6]
	FRESULT ret = 0;
 8001a70:	2300      	movs	r3, #0
 8001a72:	757b      	strb	r3, [r7, #21]

	create_path(p_folder_name, p_file_name);
 8001a74:	68b9      	ldr	r1, [r7, #8]
 8001a76:	68f8      	ldr	r0, [r7, #12]
 8001a78:	f000 f86e 	bl	8001b58 <create_path>

	if(state == OVER_WRITE){
 8001a7c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d108      	bne.n	8001a96 <sd_write_array_int+0x36>
		f_chdir(dirpath);
 8001a84:	481f      	ldr	r0, [pc, #124]	; (8001b04 <sd_write_array_int+0xa4>)
 8001a86:	f012 f8dd 	bl	8013c44 <f_chdir>
		f_unlink(filepath);	//
 8001a8a:	481f      	ldr	r0, [pc, #124]	; (8001b08 <sd_write_array_int+0xa8>)
 8001a8c:	f012 fb48 	bl	8014120 <f_unlink>
		f_chdir("..");
 8001a90:	481e      	ldr	r0, [pc, #120]	; (8001b0c <sd_write_array_int+0xac>)
 8001a92:	f012 f8d7 	bl	8013c44 <f_chdir>
	}

	fopen_folder_and_file();	//
 8001a96:	f000 f875 	bl	8001b84 <fopen_folder_and_file>

	for(short i = 0 ; i < size; i++){
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	82fb      	strh	r3, [r7, #22]
 8001a9e:	e022      	b.n	8001ae6 <sd_write_array_int+0x86>
		snprintf(buffer, BUFF_SIZE, "%d\n", *(data + i));	//floatstring
 8001aa0:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001aa4:	005b      	lsls	r3, r3, #1
 8001aa6:	683a      	ldr	r2, [r7, #0]
 8001aa8:	4413      	add	r3, r2
 8001aaa:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001aae:	4a18      	ldr	r2, [pc, #96]	; (8001b10 <sd_write_array_int+0xb0>)
 8001ab0:	2180      	movs	r1, #128	; 0x80
 8001ab2:	4818      	ldr	r0, [pc, #96]	; (8001b14 <sd_write_array_int+0xb4>)
 8001ab4:	f014 fc84 	bl	80163c0 <sniprintf>
		}
		else{
			f_lseek(&fil, 0);	//
		}
*/
		f_lseek(&fil, f_size(&fil));	//
 8001ab8:	4b17      	ldr	r3, [pc, #92]	; (8001b18 <sd_write_array_int+0xb8>)
 8001aba:	68db      	ldr	r3, [r3, #12]
 8001abc:	4619      	mov	r1, r3
 8001abe:	4816      	ldr	r0, [pc, #88]	; (8001b18 <sd_write_array_int+0xb8>)
 8001ac0:	f012 f90a 	bl	8013cd8 <f_lseek>
		f_write(&fil, buffer, strlen(buffer), &bw);	//
 8001ac4:	4813      	ldr	r0, [pc, #76]	; (8001b14 <sd_write_array_int+0xb4>)
 8001ac6:	f7fe fb9b 	bl	8000200 <strlen>
 8001aca:	4602      	mov	r2, r0
 8001acc:	4b13      	ldr	r3, [pc, #76]	; (8001b1c <sd_write_array_int+0xbc>)
 8001ace:	4911      	ldr	r1, [pc, #68]	; (8001b14 <sd_write_array_int+0xb4>)
 8001ad0:	4811      	ldr	r0, [pc, #68]	; (8001b18 <sd_write_array_int+0xb8>)
 8001ad2:	f011 fe78 	bl	80137c6 <f_write>

		bufclear();	//
 8001ad6:	f000 f86f 	bl	8001bb8 <bufclear>
	for(short i = 0 ; i < size; i++){
 8001ada:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001ade:	b29b      	uxth	r3, r3
 8001ae0:	3301      	adds	r3, #1
 8001ae2:	b29b      	uxth	r3, r3
 8001ae4:	82fb      	strh	r3, [r7, #22]
 8001ae6:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8001aea:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001aee:	429a      	cmp	r2, r3
 8001af0:	dbd6      	blt.n	8001aa0 <sd_write_array_int+0x40>
	}

	f_close(&fil);	//
 8001af2:	4809      	ldr	r0, [pc, #36]	; (8001b18 <sd_write_array_int+0xb8>)
 8001af4:	f012 f87c 	bl	8013bf0 <f_close>

	return ret;
 8001af8:	7d7b      	ldrb	r3, [r7, #21]
}
 8001afa:	4618      	mov	r0, r3
 8001afc:	3718      	adds	r7, #24
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bd80      	pop	{r7, pc}
 8001b02:	bf00      	nop
 8001b04:	200257d8 	.word	0x200257d8
 8001b08:	20024698 	.word	0x20024698
 8001b0c:	08019afc 	.word	0x08019afc
 8001b10:	08019b00 	.word	0x08019b00
 8001b14:	200258d8 	.word	0x200258d8
 8001b18:	20025968 	.word	0x20025968
 8001b1c:	20025958 	.word	0x20025958

08001b20 <sd_mount>:
//* SD
//* void:
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT sd_mount(){
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b082      	sub	sp, #8
 8001b24:	af00      	add	r7, sp, #0
	FRESULT ret = 0;
 8001b26:	2300      	movs	r3, #0
 8001b28:	71fb      	strb	r3, [r7, #7]

	if(f_mount(&fs, "", 1) == FR_OK) ret = 1;
 8001b2a:	2201      	movs	r2, #1
 8001b2c:	4908      	ldr	r1, [pc, #32]	; (8001b50 <sd_mount+0x30>)
 8001b2e:	4809      	ldr	r0, [pc, #36]	; (8001b54 <sd_mount+0x34>)
 8001b30:	f011 fad6 	bl	80130e0 <f_mount>
 8001b34:	4603      	mov	r3, r0
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d102      	bne.n	8001b40 <sd_mount+0x20>
 8001b3a:	2301      	movs	r3, #1
 8001b3c:	71fb      	strb	r3, [r7, #7]
 8001b3e:	e001      	b.n	8001b44 <sd_mount+0x24>
	else ret = 0;
 8001b40:	2300      	movs	r3, #0
 8001b42:	71fb      	strb	r3, [r7, #7]

	return ret;
 8001b44:	79fb      	ldrb	r3, [r7, #7]
}
 8001b46:	4618      	mov	r0, r3
 8001b48:	3708      	adds	r7, #8
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	bd80      	pop	{r7, pc}
 8001b4e:	bf00      	nop
 8001b50:	08019b08 	.word	0x08019b08
 8001b54:	20024798 	.word	0x20024798

08001b58 <create_path>:
//* 
//* char, char: , 
//* void:
//*  : 
//************************************************************************/
void create_path(char const *p_folder_name, char const *p_file_name){
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b082      	sub	sp, #8
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
 8001b60:	6039      	str	r1, [r7, #0]

	sprintf(dirpath, "%s", p_folder_name);
 8001b62:	6879      	ldr	r1, [r7, #4]
 8001b64:	4805      	ldr	r0, [pc, #20]	; (8001b7c <create_path+0x24>)
 8001b66:	f014 fcab 	bl	80164c0 <strcpy>

	sprintf(filepath, "%s", p_file_name);
 8001b6a:	6839      	ldr	r1, [r7, #0]
 8001b6c:	4804      	ldr	r0, [pc, #16]	; (8001b80 <create_path+0x28>)
 8001b6e:	f014 fca7 	bl	80164c0 <strcpy>

}
 8001b72:	bf00      	nop
 8001b74:	3708      	adds	r7, #8
 8001b76:	46bd      	mov	sp, r7
 8001b78:	bd80      	pop	{r7, pc}
 8001b7a:	bf00      	nop
 8001b7c:	200257d8 	.word	0x200257d8
 8001b80:	20024698 	.word	0x20024698

08001b84 <fopen_folder_and_file>:
//* _
//* char: 
//* char: 	0() or 1()
//*  : 
//************************************************************************/
void fopen_folder_and_file(){	//mkdir
 8001b84:	b580      	push	{r7, lr}
 8001b86:	af00      	add	r7, sp, #0

	f_mkdir(dirpath);
 8001b88:	4807      	ldr	r0, [pc, #28]	; (8001ba8 <fopen_folder_and_file+0x24>)
 8001b8a:	f012 fb8b 	bl	80142a4 <f_mkdir>

	f_chdir(dirpath);
 8001b8e:	4806      	ldr	r0, [pc, #24]	; (8001ba8 <fopen_folder_and_file+0x24>)
 8001b90:	f012 f858 	bl	8013c44 <f_chdir>

	f_open(&fil, filepath, FA_OPEN_ALWAYS | FA_READ | FA_WRITE);
 8001b94:	2213      	movs	r2, #19
 8001b96:	4905      	ldr	r1, [pc, #20]	; (8001bac <fopen_folder_and_file+0x28>)
 8001b98:	4805      	ldr	r0, [pc, #20]	; (8001bb0 <fopen_folder_and_file+0x2c>)
 8001b9a:	f011 fae7 	bl	801316c <f_open>

	f_chdir("..");
 8001b9e:	4805      	ldr	r0, [pc, #20]	; (8001bb4 <fopen_folder_and_file+0x30>)
 8001ba0:	f012 f850 	bl	8013c44 <f_chdir>


}
 8001ba4:	bf00      	nop
 8001ba6:	bd80      	pop	{r7, pc}
 8001ba8:	200257d8 	.word	0x200257d8
 8001bac:	20024698 	.word	0x20024698
 8001bb0:	20025968 	.word	0x20025968
 8001bb4:	08019afc 	.word	0x08019afc

08001bb8 <bufclear>:
//* 
//* void:
//* void:
//*  : 
//************************************************************************/
void bufclear(void){
 8001bb8:	b480      	push	{r7}
 8001bba:	b083      	sub	sp, #12
 8001bbc:	af00      	add	r7, sp, #0
	for(int i = 0; i < BUFF_SIZE; i++){
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	607b      	str	r3, [r7, #4]
 8001bc2:	e007      	b.n	8001bd4 <bufclear+0x1c>
		buffer[i] = '\0';
 8001bc4:	4a08      	ldr	r2, [pc, #32]	; (8001be8 <bufclear+0x30>)
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	4413      	add	r3, r2
 8001bca:	2200      	movs	r2, #0
 8001bcc:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < BUFF_SIZE; i++){
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	3301      	adds	r3, #1
 8001bd2:	607b      	str	r3, [r7, #4]
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	2b7f      	cmp	r3, #127	; 0x7f
 8001bd8:	ddf4      	ble.n	8001bc4 <bufclear+0xc>
	}
}
 8001bda:	bf00      	nop
 8001bdc:	370c      	adds	r7, #12
 8001bde:	46bd      	mov	sp, r7
 8001be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be4:	4770      	bx	lr
 8001be6:	bf00      	nop
 8001be8:	200258d8 	.word	0x200258d8

08001bec <read_byte>:
#include "ICM_20648.h"

volatile int16_t xa, ya, za; // (16bit)
volatile int16_t xg, yg, zg;	// (16bit)

uint8_t read_byte( uint8_t reg ) {
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b084      	sub	sp, #16
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	71fb      	strb	r3, [r7, #7]
	uint8_t ret,val;

	ret = reg | 0x80;
 8001bf6:	79fb      	ldrb	r3, [r7, #7]
 8001bf8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001bfc:	b2db      	uxtb	r3, r3
 8001bfe:	73fb      	strb	r3, [r7, #15]
	CS_RESET;
 8001c00:	2200      	movs	r2, #0
 8001c02:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001c06:	480e      	ldr	r0, [pc, #56]	; (8001c40 <read_byte+0x54>)
 8001c08:	f009 faae 	bl	800b168 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,&ret,1,100);
 8001c0c:	f107 010f 	add.w	r1, r7, #15
 8001c10:	2364      	movs	r3, #100	; 0x64
 8001c12:	2201      	movs	r2, #1
 8001c14:	480b      	ldr	r0, [pc, #44]	; (8001c44 <read_byte+0x58>)
 8001c16:	f00c fc57 	bl	800e4c8 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi2,&val,1,100);
 8001c1a:	f107 010e 	add.w	r1, r7, #14
 8001c1e:	2364      	movs	r3, #100	; 0x64
 8001c20:	2201      	movs	r2, #1
 8001c22:	4808      	ldr	r0, [pc, #32]	; (8001c44 <read_byte+0x58>)
 8001c24:	f00c fd84 	bl	800e730 <HAL_SPI_Receive>
	CS_SET;
 8001c28:	2201      	movs	r2, #1
 8001c2a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001c2e:	4804      	ldr	r0, [pc, #16]	; (8001c40 <read_byte+0x54>)
 8001c30:	f009 fa9a 	bl	800b168 <HAL_GPIO_WritePin>

	return val;
 8001c34:	7bbb      	ldrb	r3, [r7, #14]
}
 8001c36:	4618      	mov	r0, r3
 8001c38:	3710      	adds	r7, #16
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bd80      	pop	{r7, pc}
 8001c3e:	bf00      	nop
 8001c40:	40020400 	.word	0x40020400
 8001c44:	20026a04 	.word	0x20026a04

08001c48 <write_byte>:

void write_byte( uint8_t reg, uint8_t val )  {
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b084      	sub	sp, #16
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	4603      	mov	r3, r0
 8001c50:	460a      	mov	r2, r1
 8001c52:	71fb      	strb	r3, [r7, #7]
 8001c54:	4613      	mov	r3, r2
 8001c56:	71bb      	strb	r3, [r7, #6]
	uint8_t ret;

	ret = reg & 0x7F;
 8001c58:	79fb      	ldrb	r3, [r7, #7]
 8001c5a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001c5e:	b2db      	uxtb	r3, r3
 8001c60:	73fb      	strb	r3, [r7, #15]
	CS_RESET;
 8001c62:	2200      	movs	r2, #0
 8001c64:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001c68:	480c      	ldr	r0, [pc, #48]	; (8001c9c <write_byte+0x54>)
 8001c6a:	f009 fa7d 	bl	800b168 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,&ret,1,100);
 8001c6e:	f107 010f 	add.w	r1, r7, #15
 8001c72:	2364      	movs	r3, #100	; 0x64
 8001c74:	2201      	movs	r2, #1
 8001c76:	480a      	ldr	r0, [pc, #40]	; (8001ca0 <write_byte+0x58>)
 8001c78:	f00c fc26 	bl	800e4c8 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi2,&val,1,100);
 8001c7c:	1db9      	adds	r1, r7, #6
 8001c7e:	2364      	movs	r3, #100	; 0x64
 8001c80:	2201      	movs	r2, #1
 8001c82:	4807      	ldr	r0, [pc, #28]	; (8001ca0 <write_byte+0x58>)
 8001c84:	f00c fc20 	bl	800e4c8 <HAL_SPI_Transmit>
	CS_SET;
 8001c88:	2201      	movs	r2, #1
 8001c8a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001c8e:	4803      	ldr	r0, [pc, #12]	; (8001c9c <write_byte+0x54>)
 8001c90:	f009 fa6a 	bl	800b168 <HAL_GPIO_WritePin>
}
 8001c94:	bf00      	nop
 8001c96:	3710      	adds	r7, #16
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	bd80      	pop	{r7, pc}
 8001c9c:	40020400 	.word	0x40020400
 8001ca0:	20026a04 	.word	0x20026a04

08001ca4 <IMU_init>:

uint16_t IMU_init() {
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b082      	sub	sp, #8
 8001ca8:	af00      	add	r7, sp, #0
	uint8_t who_am_i;
	uint16_t ret = 0;
 8001caa:	2300      	movs	r3, #0
 8001cac:	80fb      	strh	r3, [r7, #6]

	who_am_i = read_byte(0x00);	//IMU0xE0
 8001cae:	2000      	movs	r0, #0
 8001cb0:	f7ff ff9c 	bl	8001bec <read_byte>
 8001cb4:	4603      	mov	r3, r0
 8001cb6:	717b      	strb	r3, [r7, #5]
	if ( who_am_i == 0xE0 ) {
 8001cb8:	797b      	ldrb	r3, [r7, #5]
 8001cba:	2be0      	cmp	r3, #224	; 0xe0
 8001cbc:	d119      	bne.n	8001cf2 <IMU_init+0x4e>
		ret = 1;
 8001cbe:	2301      	movs	r3, #1
 8001cc0:	80fb      	strh	r3, [r7, #6]
		write_byte(0x06,0x01);	//PWR_MGMT_1	
 8001cc2:	2101      	movs	r1, #1
 8001cc4:	2006      	movs	r0, #6
 8001cc6:	f7ff ffbf 	bl	8001c48 <write_byte>
		write_byte(0x03,0x10);	//USER_CTRL	SPIonly
 8001cca:	2110      	movs	r1, #16
 8001ccc:	2003      	movs	r0, #3
 8001cce:	f7ff ffbb 	bl	8001c48 <write_byte>
		write_byte(0x7F,0x20);	//USER_BANK2
 8001cd2:	2120      	movs	r1, #32
 8001cd4:	207f      	movs	r0, #127	; 0x7f
 8001cd6:	f7ff ffb7 	bl	8001c48 <write_byte>
		write_byte(0x01,0x06);	//2000dps
 8001cda:	2106      	movs	r1, #6
 8001cdc:	2001      	movs	r0, #1
 8001cde:	f7ff ffb3 	bl	8001c48 <write_byte>
		//2:1 GYRO_FS_SEL[1:0] 00:250	01:500 10:1000 11:2000
		write_byte(0x14,0x06);	//16g
 8001ce2:	2106      	movs	r1, #6
 8001ce4:	2014      	movs	r0, #20
 8001ce6:	f7ff ffaf 	bl	8001c48 <write_byte>
		//2:1 ACCEL_FS_SEL[1:0] 00:2	01:4 10:8 11:16
		write_byte(0x7F,0x00);	//USER_BANK0
 8001cea:	2100      	movs	r1, #0
 8001cec:	207f      	movs	r0, #127	; 0x7f
 8001cee:	f7ff ffab 	bl	8001c48 <write_byte>
	}
	return ret;
 8001cf2:	88fb      	ldrh	r3, [r7, #6]
}
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	3708      	adds	r7, #8
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	bd80      	pop	{r7, pc}

08001cfc <read_gyro_data>:

void read_gyro_data() {
 8001cfc:	b598      	push	{r3, r4, r7, lr}
 8001cfe:	af00      	add	r7, sp, #0
	xg = ((uint16_t)read_byte(0x33) << 8) | ((uint16_t)read_byte(0x34));
 8001d00:	2033      	movs	r0, #51	; 0x33
 8001d02:	f7ff ff73 	bl	8001bec <read_byte>
 8001d06:	4603      	mov	r3, r0
 8001d08:	021b      	lsls	r3, r3, #8
 8001d0a:	b21c      	sxth	r4, r3
 8001d0c:	2034      	movs	r0, #52	; 0x34
 8001d0e:	f7ff ff6d 	bl	8001bec <read_byte>
 8001d12:	4603      	mov	r3, r0
 8001d14:	b21b      	sxth	r3, r3
 8001d16:	4323      	orrs	r3, r4
 8001d18:	b21a      	sxth	r2, r3
 8001d1a:	4b11      	ldr	r3, [pc, #68]	; (8001d60 <read_gyro_data+0x64>)
 8001d1c:	801a      	strh	r2, [r3, #0]
	yg = ((uint16_t)read_byte(0x35) << 8) | ((uint16_t)read_byte(0x36));
 8001d1e:	2035      	movs	r0, #53	; 0x35
 8001d20:	f7ff ff64 	bl	8001bec <read_byte>
 8001d24:	4603      	mov	r3, r0
 8001d26:	021b      	lsls	r3, r3, #8
 8001d28:	b21c      	sxth	r4, r3
 8001d2a:	2036      	movs	r0, #54	; 0x36
 8001d2c:	f7ff ff5e 	bl	8001bec <read_byte>
 8001d30:	4603      	mov	r3, r0
 8001d32:	b21b      	sxth	r3, r3
 8001d34:	4323      	orrs	r3, r4
 8001d36:	b21a      	sxth	r2, r3
 8001d38:	4b0a      	ldr	r3, [pc, #40]	; (8001d64 <read_gyro_data+0x68>)
 8001d3a:	801a      	strh	r2, [r3, #0]
	zg = ((uint16_t)read_byte(0x37) << 8) | ((uint16_t)read_byte(0x38));
 8001d3c:	2037      	movs	r0, #55	; 0x37
 8001d3e:	f7ff ff55 	bl	8001bec <read_byte>
 8001d42:	4603      	mov	r3, r0
 8001d44:	021b      	lsls	r3, r3, #8
 8001d46:	b21c      	sxth	r4, r3
 8001d48:	2038      	movs	r0, #56	; 0x38
 8001d4a:	f7ff ff4f 	bl	8001bec <read_byte>
 8001d4e:	4603      	mov	r3, r0
 8001d50:	b21b      	sxth	r3, r3
 8001d52:	4323      	orrs	r3, r4
 8001d54:	b21a      	sxth	r2, r3
 8001d56:	4b04      	ldr	r3, [pc, #16]	; (8001d68 <read_gyro_data+0x6c>)
 8001d58:	801a      	strh	r2, [r3, #0]
}
 8001d5a:	bf00      	nop
 8001d5c:	bd98      	pop	{r3, r4, r7, pc}
 8001d5e:	bf00      	nop
 8001d60:	200269a0 	.word	0x200269a0
 8001d64:	2002699e 	.word	0x2002699e
 8001d68:	20026998 	.word	0x20026998

08001d6c <_ZN3IMUC1Ev>:

#define PI 3.1415926535

//int16_t mon_zg_;

IMU::IMU() : xa_(0), ya_(0), za_(0), xg_(0), yg_(0), zg_(0), offset_(0)
 8001d6c:	b480      	push	{r7}
 8001d6e:	b083      	sub	sp, #12
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	2200      	movs	r2, #0
 8001d78:	801a      	strh	r2, [r3, #0]
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	805a      	strh	r2, [r3, #2]
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	2200      	movs	r2, #0
 8001d84:	809a      	strh	r2, [r3, #4]
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	2200      	movs	r2, #0
 8001d8a:	80da      	strh	r2, [r3, #6]
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	2200      	movs	r2, #0
 8001d90:	811a      	strh	r2, [r3, #8]
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	2200      	movs	r2, #0
 8001d96:	815a      	strh	r2, [r3, #10]
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	f04f 0200 	mov.w	r2, #0
 8001d9e:	60da      	str	r2, [r3, #12]
{

}
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	4618      	mov	r0, r3
 8001da4:	370c      	adds	r7, #12
 8001da6:	46bd      	mov	sp, r7
 8001da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dac:	4770      	bx	lr
	...

08001db0 <_ZN3IMU4initEv>:

void IMU::init()
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b084      	sub	sp, #16
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
	uint16_t who_i_am;
	who_i_am = IMU_init();
 8001db8:	f7ff ff74 	bl	8001ca4 <IMU_init>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	81fb      	strh	r3, [r7, #14]
	//printf("who i am: %d\n", who_i_am);

	lcd_clear();
 8001dc0:	f7ff f96e 	bl	80010a0 <lcd_clear>
	lcd_locate(0,0);
 8001dc4:	2100      	movs	r1, #0
 8001dc6:	2000      	movs	r0, #0
 8001dc8:	f7ff f97a 	bl	80010c0 <lcd_locate>
	lcd_printf("IMUstatus");
 8001dcc:	4809      	ldr	r0, [pc, #36]	; (8001df4 <_ZN3IMU4initEv+0x44>)
 8001dce:	f7ff f9a1 	bl	8001114 <lcd_printf>
	lcd_locate(0,1);
 8001dd2:	2101      	movs	r1, #1
 8001dd4:	2000      	movs	r0, #0
 8001dd6:	f7ff f973 	bl	80010c0 <lcd_locate>
	lcd_printf("%d", who_i_am);
 8001dda:	89fb      	ldrh	r3, [r7, #14]
 8001ddc:	4619      	mov	r1, r3
 8001dde:	4806      	ldr	r0, [pc, #24]	; (8001df8 <_ZN3IMU4initEv+0x48>)
 8001de0:	f7ff f998 	bl	8001114 <lcd_printf>

	HAL_Delay(500);
 8001de4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001de8:	f007 ff28 	bl	8009c3c <HAL_Delay>

}
 8001dec:	bf00      	nop
 8001dee:	3710      	adds	r7, #16
 8001df0:	46bd      	mov	sp, r7
 8001df2:	bd80      	pop	{r7, pc}
 8001df4:	08019b0c 	.word	0x08019b0c
 8001df8:	08019b18 	.word	0x08019b18
 8001dfc:	00000000 	.word	0x00000000

08001e00 <_ZN3IMU12updateValuesEv>:
	if(array_idx >= STORE_NUM) array_idx = 0;

}
*/
void IMU::updateValues()
{
 8001e00:	b5b0      	push	{r4, r5, r7, lr}
 8001e02:	b082      	sub	sp, #8
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
	read_gyro_data();
 8001e08:	f7ff ff78 	bl	8001cfc <read_gyro_data>
	//read_accel_data();

	//xa_ = xa;
	//ya_ = ya;
	//za_ = za;
	xg_ = xg;
 8001e0c:	4b24      	ldr	r3, [pc, #144]	; (8001ea0 <_ZN3IMU12updateValuesEv+0xa0>)
 8001e0e:	881b      	ldrh	r3, [r3, #0]
 8001e10:	b21a      	sxth	r2, r3
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	80da      	strh	r2, [r3, #6]
	yg_ = yg;
 8001e16:	4b23      	ldr	r3, [pc, #140]	; (8001ea4 <_ZN3IMU12updateValuesEv+0xa4>)
 8001e18:	881b      	ldrh	r3, [r3, #0]
 8001e1a:	b21a      	sxth	r2, r3
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	811a      	strh	r2, [r3, #8]
	zg_ = zg;
 8001e20:	4b21      	ldr	r3, [pc, #132]	; (8001ea8 <_ZN3IMU12updateValuesEv+0xa8>)
 8001e22:	881b      	ldrh	r3, [r3, #0]
 8001e24:	b21a      	sxth	r2, r3
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	815a      	strh	r2, [r3, #10]

	static int16_t pre_zg;
	zg_ = ((R_IMU)*(zg_) + (1.0 - (R_IMU))* (pre_zg)); // lowpath filter
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001e30:	4618      	mov	r0, r3
 8001e32:	f7fe fb8f 	bl	8000554 <__aeabi_i2d>
 8001e36:	a316      	add	r3, pc, #88	; (adr r3, 8001e90 <_ZN3IMU12updateValuesEv+0x90>)
 8001e38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e3c:	f7fe fbf4 	bl	8000628 <__aeabi_dmul>
 8001e40:	4603      	mov	r3, r0
 8001e42:	460c      	mov	r4, r1
 8001e44:	4625      	mov	r5, r4
 8001e46:	461c      	mov	r4, r3
 8001e48:	4b18      	ldr	r3, [pc, #96]	; (8001eac <_ZN3IMU12updateValuesEv+0xac>)
 8001e4a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e4e:	4618      	mov	r0, r3
 8001e50:	f7fe fb80 	bl	8000554 <__aeabi_i2d>
 8001e54:	a310      	add	r3, pc, #64	; (adr r3, 8001e98 <_ZN3IMU12updateValuesEv+0x98>)
 8001e56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e5a:	f7fe fbe5 	bl	8000628 <__aeabi_dmul>
 8001e5e:	4602      	mov	r2, r0
 8001e60:	460b      	mov	r3, r1
 8001e62:	4620      	mov	r0, r4
 8001e64:	4629      	mov	r1, r5
 8001e66:	f7fe fa29 	bl	80002bc <__adddf3>
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	460c      	mov	r4, r1
 8001e6e:	4618      	mov	r0, r3
 8001e70:	4621      	mov	r1, r4
 8001e72:	f7fe fe89 	bl	8000b88 <__aeabi_d2iz>
 8001e76:	4603      	mov	r3, r0
 8001e78:	b21a      	sxth	r2, r3
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	815a      	strh	r2, [r3, #10]

	pre_zg = zg_;
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	f9b3 200a 	ldrsh.w	r2, [r3, #10]
 8001e84:	4b09      	ldr	r3, [pc, #36]	; (8001eac <_ZN3IMU12updateValuesEv+0xac>)
 8001e86:	801a      	strh	r2, [r3, #0]
	zg_ = temp_val[2];
	mon_zg_ = zg_;
	*/


}
 8001e88:	bf00      	nop
 8001e8a:	3708      	adds	r7, #8
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	bdb0      	pop	{r4, r5, r7, pc}
 8001e90:	eb851eb8 	.word	0xeb851eb8
 8001e94:	3f9eb851 	.word	0x3f9eb851
 8001e98:	70a3d70a 	.word	0x70a3d70a
 8001e9c:	3fef0a3d 	.word	0x3fef0a3d
 8001ea0:	200269a0 	.word	0x200269a0
 8001ea4:	2002699e 	.word	0x2002699e
 8001ea8:	20026998 	.word	0x20026998
 8001eac:	20000210 	.word	0x20000210

08001eb0 <_ZN3IMU8getOmegaEv>:

float IMU::getOmega()
{
 8001eb0:	b5b0      	push	{r4, r5, r7, lr}
 8001eb2:	b084      	sub	sp, #16
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]
	float corrected_zg = float(zg_) - offset_;
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001ebe:	ee07 3a90 	vmov	s15, r3
 8001ec2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	edd3 7a03 	vldr	s15, [r3, #12]
 8001ecc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ed0:	edc7 7a03 	vstr	s15, [r7, #12]
	return -(corrected_zg / 16.4) * PI / 180;
 8001ed4:	68f8      	ldr	r0, [r7, #12]
 8001ed6:	f7fe fb4f 	bl	8000578 <__aeabi_f2d>
 8001eda:	a316      	add	r3, pc, #88	; (adr r3, 8001f34 <_ZN3IMU8getOmegaEv+0x84>)
 8001edc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ee0:	f7fe fccc 	bl	800087c <__aeabi_ddiv>
 8001ee4:	4602      	mov	r2, r0
 8001ee6:	460b      	mov	r3, r1
 8001ee8:	4614      	mov	r4, r2
 8001eea:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8001eee:	a313      	add	r3, pc, #76	; (adr r3, 8001f3c <_ZN3IMU8getOmegaEv+0x8c>)
 8001ef0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ef4:	4620      	mov	r0, r4
 8001ef6:	4629      	mov	r1, r5
 8001ef8:	f7fe fb96 	bl	8000628 <__aeabi_dmul>
 8001efc:	4603      	mov	r3, r0
 8001efe:	460c      	mov	r4, r1
 8001f00:	4618      	mov	r0, r3
 8001f02:	4621      	mov	r1, r4
 8001f04:	f04f 0200 	mov.w	r2, #0
 8001f08:	4b09      	ldr	r3, [pc, #36]	; (8001f30 <_ZN3IMU8getOmegaEv+0x80>)
 8001f0a:	f7fe fcb7 	bl	800087c <__aeabi_ddiv>
 8001f0e:	4603      	mov	r3, r0
 8001f10:	460c      	mov	r4, r1
 8001f12:	4618      	mov	r0, r3
 8001f14:	4621      	mov	r1, r4
 8001f16:	f7fe fe7f 	bl	8000c18 <__aeabi_d2f>
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	ee07 3a90 	vmov	s15, r3
}
 8001f20:	eeb0 0a67 	vmov.f32	s0, s15
 8001f24:	3710      	adds	r7, #16
 8001f26:	46bd      	mov	sp, r7
 8001f28:	bdb0      	pop	{r4, r5, r7, pc}
 8001f2a:	bf00      	nop
 8001f2c:	f3af 8000 	nop.w
 8001f30:	40668000 	.word	0x40668000
 8001f34:	66666666 	.word	0x66666666
 8001f38:	40306666 	.word	0x40306666
 8001f3c:	54411744 	.word	0x54411744
 8001f40:	400921fb 	.word	0x400921fb

08001f44 <_ZN3IMU11calibrationEv>:

void IMU::calibration()
{
 8001f44:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f46:	b08b      	sub	sp, #44	; 0x2c
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
	float sum;
	for(const auto &v : zg_vals){
		sum += v;
	}

	offset_ = sum / num;
 8001f4c:	466b      	mov	r3, sp
 8001f4e:	461e      	mov	r6, r3
	HAL_Delay(1000);
 8001f50:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001f54:	f007 fe72 	bl	8009c3c <HAL_Delay>
	lcd_clear();
 8001f58:	f7ff f8a2 	bl	80010a0 <lcd_clear>
	lcd_locate(0,0);
 8001f5c:	2100      	movs	r1, #0
 8001f5e:	2000      	movs	r0, #0
 8001f60:	f7ff f8ae 	bl	80010c0 <lcd_locate>
	lcd_printf("IMU     ");
 8001f64:	4840      	ldr	r0, [pc, #256]	; (8002068 <_ZN3IMU11calibrationEv+0x124>)
 8001f66:	f7ff f8d5 	bl	8001114 <lcd_printf>
	lcd_locate(0,1);
 8001f6a:	2101      	movs	r1, #1
 8001f6c:	2000      	movs	r0, #0
 8001f6e:	f7ff f8a7 	bl	80010c0 <lcd_locate>
	lcd_printf("Calib   ");
 8001f72:	483e      	ldr	r0, [pc, #248]	; (800206c <_ZN3IMU11calibrationEv+0x128>)
 8001f74:	f7ff f8ce 	bl	8001114 <lcd_printf>
	int16_t num = 2000;
 8001f78:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8001f7c:	83bb      	strh	r3, [r7, #28]
	float zg_vals[num];
 8001f7e:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001f82:	1e5d      	subs	r5, r3, #1
 8001f84:	61bd      	str	r5, [r7, #24]
 8001f86:	462b      	mov	r3, r5
 8001f88:	3301      	adds	r3, #1
 8001f8a:	4619      	mov	r1, r3
 8001f8c:	f04f 0200 	mov.w	r2, #0
 8001f90:	f04f 0300 	mov.w	r3, #0
 8001f94:	f04f 0400 	mov.w	r4, #0
 8001f98:	0154      	lsls	r4, r2, #5
 8001f9a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001f9e:	014b      	lsls	r3, r1, #5
 8001fa0:	462b      	mov	r3, r5
 8001fa2:	3301      	adds	r3, #1
 8001fa4:	4619      	mov	r1, r3
 8001fa6:	f04f 0200 	mov.w	r2, #0
 8001faa:	f04f 0300 	mov.w	r3, #0
 8001fae:	f04f 0400 	mov.w	r4, #0
 8001fb2:	0154      	lsls	r4, r2, #5
 8001fb4:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001fb8:	014b      	lsls	r3, r1, #5
 8001fba:	462b      	mov	r3, r5
 8001fbc:	3301      	adds	r3, #1
 8001fbe:	009b      	lsls	r3, r3, #2
 8001fc0:	3303      	adds	r3, #3
 8001fc2:	3307      	adds	r3, #7
 8001fc4:	08db      	lsrs	r3, r3, #3
 8001fc6:	00db      	lsls	r3, r3, #3
 8001fc8:	ebad 0d03 	sub.w	sp, sp, r3
 8001fcc:	466b      	mov	r3, sp
 8001fce:	3303      	adds	r3, #3
 8001fd0:	089b      	lsrs	r3, r3, #2
 8001fd2:	009b      	lsls	r3, r3, #2
 8001fd4:	617b      	str	r3, [r7, #20]
	for(uint16_t i = 0; i < num; i++){
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	83fb      	strh	r3, [r7, #30]
 8001fda:	8bfa      	ldrh	r2, [r7, #30]
 8001fdc:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001fe0:	429a      	cmp	r2, r3
 8001fe2:	da13      	bge.n	800200c <_ZN3IMU11calibrationEv+0xc8>
		zg_vals[i] = float(zg_);
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	f9b3 200a 	ldrsh.w	r2, [r3, #10]
 8001fea:	8bfb      	ldrh	r3, [r7, #30]
 8001fec:	ee07 2a90 	vmov	s15, r2
 8001ff0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ff4:	697a      	ldr	r2, [r7, #20]
 8001ff6:	009b      	lsls	r3, r3, #2
 8001ff8:	4413      	add	r3, r2
 8001ffa:	edc3 7a00 	vstr	s15, [r3]
		HAL_Delay(2);
 8001ffe:	2002      	movs	r0, #2
 8002000:	f007 fe1c 	bl	8009c3c <HAL_Delay>
	for(uint16_t i = 0; i < num; i++){
 8002004:	8bfb      	ldrh	r3, [r7, #30]
 8002006:	3301      	adds	r3, #1
 8002008:	83fb      	strh	r3, [r7, #30]
 800200a:	e7e6      	b.n	8001fda <_ZN3IMU11calibrationEv+0x96>
	for(const auto &v : zg_vals){
 800200c:	697b      	ldr	r3, [r7, #20]
 800200e:	627b      	str	r3, [r7, #36]	; 0x24
 8002010:	697a      	ldr	r2, [r7, #20]
 8002012:	462b      	mov	r3, r5
 8002014:	3301      	adds	r3, #1
 8002016:	009b      	lsls	r3, r3, #2
 8002018:	4413      	add	r3, r2
 800201a:	613b      	str	r3, [r7, #16]
 800201c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800201e:	693b      	ldr	r3, [r7, #16]
 8002020:	429a      	cmp	r2, r3
 8002022:	d00e      	beq.n	8002042 <_ZN3IMU11calibrationEv+0xfe>
 8002024:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002026:	60fb      	str	r3, [r7, #12]
		sum += v;
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	edd3 7a00 	vldr	s15, [r3]
 800202e:	ed97 7a08 	vldr	s14, [r7, #32]
 8002032:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002036:	edc7 7a08 	vstr	s15, [r7, #32]
	for(const auto &v : zg_vals){
 800203a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800203c:	3304      	adds	r3, #4
 800203e:	627b      	str	r3, [r7, #36]	; 0x24
 8002040:	e7ec      	b.n	800201c <_ZN3IMU11calibrationEv+0xd8>
	offset_ = sum / num;
 8002042:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8002046:	ee07 3a90 	vmov	s15, r3
 800204a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800204e:	edd7 6a08 	vldr	s13, [r7, #32]
 8002052:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	edc3 7a03 	vstr	s15, [r3, #12]
 800205c:	46b5      	mov	sp, r6
}
 800205e:	bf00      	nop
 8002060:	372c      	adds	r7, #44	; 0x2c
 8002062:	46bd      	mov	sp, r7
 8002064:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002066:	bf00      	nop
 8002068:	08019b1c 	.word	0x08019b1c
 800206c:	08019b28 	.word	0x08019b28

08002070 <INA260_read>:

#include "INA260.h"

//#define SLAVEADRESS1 (0x44<<1)

unsigned short INA260_read(uint8_t pointer_byte, uint8_t slave_adress) {
 8002070:	b580      	push	{r7, lr}
 8002072:	b086      	sub	sp, #24
 8002074:	af02      	add	r7, sp, #8
 8002076:	4603      	mov	r3, r0
 8002078:	460a      	mov	r2, r1
 800207a:	71fb      	strb	r3, [r7, #7]
 800207c:	4613      	mov	r3, r2
 800207e:	71bb      	strb	r3, [r7, #6]
	uint8_t Rxdata[2];
	unsigned short val;
	HAL_I2C_Master_Transmit(&hi2c2, slave_adress, &pointer_byte, 1, 100);
 8002080:	79bb      	ldrb	r3, [r7, #6]
 8002082:	b299      	uxth	r1, r3
 8002084:	1dfa      	adds	r2, r7, #7
 8002086:	2364      	movs	r3, #100	; 0x64
 8002088:	9300      	str	r3, [sp, #0]
 800208a:	2301      	movs	r3, #1
 800208c:	480c      	ldr	r0, [pc, #48]	; (80020c0 <INA260_read+0x50>)
 800208e:	f009 f9bd 	bl	800b40c <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c2, slave_adress, Rxdata, 2, 100);
 8002092:	79bb      	ldrb	r3, [r7, #6]
 8002094:	b299      	uxth	r1, r3
 8002096:	f107 020c 	add.w	r2, r7, #12
 800209a:	2364      	movs	r3, #100	; 0x64
 800209c:	9300      	str	r3, [sp, #0]
 800209e:	2302      	movs	r3, #2
 80020a0:	4807      	ldr	r0, [pc, #28]	; (80020c0 <INA260_read+0x50>)
 80020a2:	f009 fab1 	bl	800b608 <HAL_I2C_Master_Receive>
	val = ((unsigned short)Rxdata[0] << 8) | (unsigned short)Rxdata[1];
 80020a6:	7b3b      	ldrb	r3, [r7, #12]
 80020a8:	021b      	lsls	r3, r3, #8
 80020aa:	b21a      	sxth	r2, r3
 80020ac:	7b7b      	ldrb	r3, [r7, #13]
 80020ae:	b21b      	sxth	r3, r3
 80020b0:	4313      	orrs	r3, r2
 80020b2:	b21b      	sxth	r3, r3
 80020b4:	81fb      	strh	r3, [r7, #14]
	return val;
 80020b6:	89fb      	ldrh	r3, [r7, #14]
}
 80020b8:	4618      	mov	r0, r3
 80020ba:	3710      	adds	r7, #16
 80020bc:	46bd      	mov	sp, r7
 80020be:	bd80      	pop	{r7, pc}
 80020c0:	20026bb8 	.word	0x20026bb8

080020c4 <INA260_write>:

void INA260_write(uint8_t pointer_byte , uint8_t data_msbyte , uint8_t data_lsbyte, uint8_t slave_adress) {
 80020c4:	b590      	push	{r4, r7, lr}
 80020c6:	b087      	sub	sp, #28
 80020c8:	af02      	add	r7, sp, #8
 80020ca:	4604      	mov	r4, r0
 80020cc:	4608      	mov	r0, r1
 80020ce:	4611      	mov	r1, r2
 80020d0:	461a      	mov	r2, r3
 80020d2:	4623      	mov	r3, r4
 80020d4:	71fb      	strb	r3, [r7, #7]
 80020d6:	4603      	mov	r3, r0
 80020d8:	71bb      	strb	r3, [r7, #6]
 80020da:	460b      	mov	r3, r1
 80020dc:	717b      	strb	r3, [r7, #5]
 80020de:	4613      	mov	r3, r2
 80020e0:	713b      	strb	r3, [r7, #4]
	uint8_t Txcmd[3] = { pointer_byte , data_msbyte , data_lsbyte };
 80020e2:	79fb      	ldrb	r3, [r7, #7]
 80020e4:	733b      	strb	r3, [r7, #12]
 80020e6:	79bb      	ldrb	r3, [r7, #6]
 80020e8:	737b      	strb	r3, [r7, #13]
 80020ea:	797b      	ldrb	r3, [r7, #5]
 80020ec:	73bb      	strb	r3, [r7, #14]
	HAL_I2C_Master_Transmit(&hi2c2, slave_adress, Txcmd, 3, 100);
 80020ee:	793b      	ldrb	r3, [r7, #4]
 80020f0:	b299      	uxth	r1, r3
 80020f2:	f107 020c 	add.w	r2, r7, #12
 80020f6:	2364      	movs	r3, #100	; 0x64
 80020f8:	9300      	str	r3, [sp, #0]
 80020fa:	2303      	movs	r3, #3
 80020fc:	4803      	ldr	r0, [pc, #12]	; (800210c <INA260_write+0x48>)
 80020fe:	f009 f985 	bl	800b40c <HAL_I2C_Master_Transmit>
}
 8002102:	bf00      	nop
 8002104:	3714      	adds	r7, #20
 8002106:	46bd      	mov	sp, r7
 8002108:	bd90      	pop	{r4, r7, pc}
 800210a:	bf00      	nop
 800210c:	20026bb8 	.word	0x20026bb8

08002110 <setConfig>:

void setConfig(uint8_t msbyte , uint8_t lsbyte, uint8_t slave_adress) {
 8002110:	b580      	push	{r7, lr}
 8002112:	b082      	sub	sp, #8
 8002114:	af00      	add	r7, sp, #0
 8002116:	4603      	mov	r3, r0
 8002118:	71fb      	strb	r3, [r7, #7]
 800211a:	460b      	mov	r3, r1
 800211c:	71bb      	strb	r3, [r7, #6]
 800211e:	4613      	mov	r3, r2
 8002120:	717b      	strb	r3, [r7, #5]
	INA260_write(0x00 , msbyte , lsbyte, slave_adress);
 8002122:	797b      	ldrb	r3, [r7, #5]
 8002124:	79ba      	ldrb	r2, [r7, #6]
 8002126:	79f9      	ldrb	r1, [r7, #7]
 8002128:	2000      	movs	r0, #0
 800212a:	f7ff ffcb 	bl	80020c4 <INA260_write>
}
 800212e:	bf00      	nop
 8002130:	3708      	adds	r7, #8
 8002132:	46bd      	mov	sp, r7
 8002134:	bd80      	pop	{r7, pc}

08002136 <INA260_init>:

void INA260_init(uint8_t slave_adress) {
 8002136:	b580      	push	{r7, lr}
 8002138:	b082      	sub	sp, #8
 800213a:	af00      	add	r7, sp, #0
 800213c:	4603      	mov	r3, r0
 800213e:	71fb      	strb	r3, [r7, #7]
	setConfig(0x00,0xDF, slave_adress);//AVG=1,BusVoltageConversionTime=588u,ShuntCurrentConversionTime=588u,mode=BusVoltageContinuous
 8002140:	79fb      	ldrb	r3, [r7, #7]
 8002142:	461a      	mov	r2, r3
 8002144:	21df      	movs	r1, #223	; 0xdf
 8002146:	2000      	movs	r0, #0
 8002148:	f7ff ffe2 	bl	8002110 <setConfig>
}
 800214c:	bf00      	nop
 800214e:	3708      	adds	r7, #8
 8002150:	46bd      	mov	sp, r7
 8002152:	bd80      	pop	{r7, pc}

08002154 <_ZN8JoyStickC1Ev>:
 */

#include "Joystick.hpp"
//#include "stm32f4xx_hal.h"

JoyStick::JoyStick()
 8002154:	b480      	push	{r7}
 8002156:	b083      	sub	sp, #12
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
{

}
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	4618      	mov	r0, r3
 8002160:	370c      	adds	r7, #12
 8002162:	46bd      	mov	sp, r7
 8002164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002168:	4770      	bx	lr
	...

0800216c <_ZN8JoyStick8getValueEv>:

uint16_t JoyStick::getValue()
{
 800216c:	b580      	push	{r7, lr}
 800216e:	b084      	sub	sp, #16
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
	uint16_t ret_value = 0;
 8002174:	2300      	movs	r3, #0
 8002176:	81fb      	strh	r3, [r7, #14]

	if(!HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_10)) ret_value |= 0x01;
 8002178:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800217c:	482a      	ldr	r0, [pc, #168]	; (8002228 <_ZN8JoyStick8getValueEv+0xbc>)
 800217e:	f008 ffdb 	bl	800b138 <HAL_GPIO_ReadPin>
 8002182:	4603      	mov	r3, r0
 8002184:	2b00      	cmp	r3, #0
 8002186:	bf0c      	ite	eq
 8002188:	2301      	moveq	r3, #1
 800218a:	2300      	movne	r3, #0
 800218c:	b2db      	uxtb	r3, r3
 800218e:	2b00      	cmp	r3, #0
 8002190:	d003      	beq.n	800219a <_ZN8JoyStick8getValueEv+0x2e>
 8002192:	89fb      	ldrh	r3, [r7, #14]
 8002194:	f043 0301 	orr.w	r3, r3, #1
 8002198:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_0)) ret_value |= 0x02;
 800219a:	2101      	movs	r1, #1
 800219c:	4823      	ldr	r0, [pc, #140]	; (800222c <_ZN8JoyStick8getValueEv+0xc0>)
 800219e:	f008 ffcb 	bl	800b138 <HAL_GPIO_ReadPin>
 80021a2:	4603      	mov	r3, r0
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	bf0c      	ite	eq
 80021a8:	2301      	moveq	r3, #1
 80021aa:	2300      	movne	r3, #0
 80021ac:	b2db      	uxtb	r3, r3
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d003      	beq.n	80021ba <_ZN8JoyStick8getValueEv+0x4e>
 80021b2:	89fb      	ldrh	r3, [r7, #14]
 80021b4:	f043 0302 	orr.w	r3, r3, #2
 80021b8:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_8)) ret_value |= 0x04;
 80021ba:	f44f 7180 	mov.w	r1, #256	; 0x100
 80021be:	481a      	ldr	r0, [pc, #104]	; (8002228 <_ZN8JoyStick8getValueEv+0xbc>)
 80021c0:	f008 ffba 	bl	800b138 <HAL_GPIO_ReadPin>
 80021c4:	4603      	mov	r3, r0
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	bf0c      	ite	eq
 80021ca:	2301      	moveq	r3, #1
 80021cc:	2300      	movne	r3, #0
 80021ce:	b2db      	uxtb	r3, r3
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d003      	beq.n	80021dc <_ZN8JoyStick8getValueEv+0x70>
 80021d4:	89fb      	ldrh	r3, [r7, #14]
 80021d6:	f043 0304 	orr.w	r3, r3, #4
 80021da:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_2)) ret_value |= 0x08;
 80021dc:	2104      	movs	r1, #4
 80021de:	4814      	ldr	r0, [pc, #80]	; (8002230 <_ZN8JoyStick8getValueEv+0xc4>)
 80021e0:	f008 ffaa 	bl	800b138 <HAL_GPIO_ReadPin>
 80021e4:	4603      	mov	r3, r0
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	bf0c      	ite	eq
 80021ea:	2301      	moveq	r3, #1
 80021ec:	2300      	movne	r3, #0
 80021ee:	b2db      	uxtb	r3, r3
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d003      	beq.n	80021fc <_ZN8JoyStick8getValueEv+0x90>
 80021f4:	89fb      	ldrh	r3, [r7, #14]
 80021f6:	f043 0308 	orr.w	r3, r3, #8
 80021fa:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_7)) ret_value |= 0x10;
 80021fc:	2180      	movs	r1, #128	; 0x80
 80021fe:	480a      	ldr	r0, [pc, #40]	; (8002228 <_ZN8JoyStick8getValueEv+0xbc>)
 8002200:	f008 ff9a 	bl	800b138 <HAL_GPIO_ReadPin>
 8002204:	4603      	mov	r3, r0
 8002206:	2b00      	cmp	r3, #0
 8002208:	bf0c      	ite	eq
 800220a:	2301      	moveq	r3, #1
 800220c:	2300      	movne	r3, #0
 800220e:	b2db      	uxtb	r3, r3
 8002210:	2b00      	cmp	r3, #0
 8002212:	d003      	beq.n	800221c <_ZN8JoyStick8getValueEv+0xb0>
 8002214:	89fb      	ldrh	r3, [r7, #14]
 8002216:	f043 0310 	orr.w	r3, r3, #16
 800221a:	81fb      	strh	r3, [r7, #14]

	return ret_value;
 800221c:	89fb      	ldrh	r3, [r7, #14]
}
 800221e:	4618      	mov	r0, r3
 8002220:	3710      	adds	r7, #16
 8002222:	46bd      	mov	sp, r7
 8002224:	bd80      	pop	{r7, pc}
 8002226:	bf00      	nop
 8002228:	40021000 	.word	0x40021000
 800222c:	40020c00 	.word	0x40020c00
 8002230:	40020400 	.word	0x40020400

08002234 <_ZN3LED9fullColorEc>:
 */

#include "LED.hpp"

void LED::fullColor(char color)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b082      	sub	sp, #8
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
 800223c:	460b      	mov	r3, r1
 800223e:	70fb      	strb	r3, [r7, #3]
	if(color == 'R'){
 8002240:	78fb      	ldrb	r3, [r7, #3]
 8002242:	2b52      	cmp	r3, #82	; 0x52
 8002244:	d112      	bne.n	800226c <_ZN3LED9fullColorEc+0x38>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8002246:	2200      	movs	r2, #0
 8002248:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800224c:	4856      	ldr	r0, [pc, #344]	; (80023a8 <_ZN3LED9fullColorEc+0x174>)
 800224e:	f008 ff8b 	bl	800b168 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 8002252:	2201      	movs	r2, #1
 8002254:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002258:	4853      	ldr	r0, [pc, #332]	; (80023a8 <_ZN3LED9fullColorEc+0x174>)
 800225a:	f008 ff85 	bl	800b168 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 800225e:	2201      	movs	r2, #1
 8002260:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002264:	4850      	ldr	r0, [pc, #320]	; (80023a8 <_ZN3LED9fullColorEc+0x174>)
 8002266:	f008 ff7f 	bl	800b168 <HAL_GPIO_WritePin>
	else if(color == '~'){
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
	}
}
 800226a:	e098      	b.n	800239e <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'G'){
 800226c:	78fb      	ldrb	r3, [r7, #3]
 800226e:	2b47      	cmp	r3, #71	; 0x47
 8002270:	d112      	bne.n	8002298 <_ZN3LED9fullColorEc+0x64>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 8002272:	2201      	movs	r2, #1
 8002274:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002278:	484b      	ldr	r0, [pc, #300]	; (80023a8 <_ZN3LED9fullColorEc+0x174>)
 800227a:	f008 ff75 	bl	800b168 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 800227e:	2200      	movs	r2, #0
 8002280:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002284:	4848      	ldr	r0, [pc, #288]	; (80023a8 <_ZN3LED9fullColorEc+0x174>)
 8002286:	f008 ff6f 	bl	800b168 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 800228a:	2201      	movs	r2, #1
 800228c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002290:	4845      	ldr	r0, [pc, #276]	; (80023a8 <_ZN3LED9fullColorEc+0x174>)
 8002292:	f008 ff69 	bl	800b168 <HAL_GPIO_WritePin>
}
 8002296:	e082      	b.n	800239e <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'B'){
 8002298:	78fb      	ldrb	r3, [r7, #3]
 800229a:	2b42      	cmp	r3, #66	; 0x42
 800229c:	d112      	bne.n	80022c4 <_ZN3LED9fullColorEc+0x90>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 800229e:	2201      	movs	r2, #1
 80022a0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80022a4:	4840      	ldr	r0, [pc, #256]	; (80023a8 <_ZN3LED9fullColorEc+0x174>)
 80022a6:	f008 ff5f 	bl	800b168 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 80022aa:	2201      	movs	r2, #1
 80022ac:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80022b0:	483d      	ldr	r0, [pc, #244]	; (80023a8 <_ZN3LED9fullColorEc+0x174>)
 80022b2:	f008 ff59 	bl	800b168 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 80022b6:	2200      	movs	r2, #0
 80022b8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80022bc:	483a      	ldr	r0, [pc, #232]	; (80023a8 <_ZN3LED9fullColorEc+0x174>)
 80022be:	f008 ff53 	bl	800b168 <HAL_GPIO_WritePin>
}
 80022c2:	e06c      	b.n	800239e <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'C'){
 80022c4:	78fb      	ldrb	r3, [r7, #3]
 80022c6:	2b43      	cmp	r3, #67	; 0x43
 80022c8:	d112      	bne.n	80022f0 <_ZN3LED9fullColorEc+0xbc>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 80022ca:	2201      	movs	r2, #1
 80022cc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80022d0:	4835      	ldr	r0, [pc, #212]	; (80023a8 <_ZN3LED9fullColorEc+0x174>)
 80022d2:	f008 ff49 	bl	800b168 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 80022d6:	2200      	movs	r2, #0
 80022d8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80022dc:	4832      	ldr	r0, [pc, #200]	; (80023a8 <_ZN3LED9fullColorEc+0x174>)
 80022de:	f008 ff43 	bl	800b168 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 80022e2:	2200      	movs	r2, #0
 80022e4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80022e8:	482f      	ldr	r0, [pc, #188]	; (80023a8 <_ZN3LED9fullColorEc+0x174>)
 80022ea:	f008 ff3d 	bl	800b168 <HAL_GPIO_WritePin>
}
 80022ee:	e056      	b.n	800239e <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'M'){
 80022f0:	78fb      	ldrb	r3, [r7, #3]
 80022f2:	2b4d      	cmp	r3, #77	; 0x4d
 80022f4:	d112      	bne.n	800231c <_ZN3LED9fullColorEc+0xe8>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 80022f6:	2200      	movs	r2, #0
 80022f8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80022fc:	482a      	ldr	r0, [pc, #168]	; (80023a8 <_ZN3LED9fullColorEc+0x174>)
 80022fe:	f008 ff33 	bl	800b168 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 8002302:	2201      	movs	r2, #1
 8002304:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002308:	4827      	ldr	r0, [pc, #156]	; (80023a8 <_ZN3LED9fullColorEc+0x174>)
 800230a:	f008 ff2d 	bl	800b168 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 800230e:	2200      	movs	r2, #0
 8002310:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002314:	4824      	ldr	r0, [pc, #144]	; (80023a8 <_ZN3LED9fullColorEc+0x174>)
 8002316:	f008 ff27 	bl	800b168 <HAL_GPIO_WritePin>
}
 800231a:	e040      	b.n	800239e <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'Y'){
 800231c:	78fb      	ldrb	r3, [r7, #3]
 800231e:	2b59      	cmp	r3, #89	; 0x59
 8002320:	d112      	bne.n	8002348 <_ZN3LED9fullColorEc+0x114>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8002322:	2200      	movs	r2, #0
 8002324:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002328:	481f      	ldr	r0, [pc, #124]	; (80023a8 <_ZN3LED9fullColorEc+0x174>)
 800232a:	f008 ff1d 	bl	800b168 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 800232e:	2200      	movs	r2, #0
 8002330:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002334:	481c      	ldr	r0, [pc, #112]	; (80023a8 <_ZN3LED9fullColorEc+0x174>)
 8002336:	f008 ff17 	bl	800b168 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 800233a:	2201      	movs	r2, #1
 800233c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002340:	4819      	ldr	r0, [pc, #100]	; (80023a8 <_ZN3LED9fullColorEc+0x174>)
 8002342:	f008 ff11 	bl	800b168 <HAL_GPIO_WritePin>
}
 8002346:	e02a      	b.n	800239e <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'W'){
 8002348:	78fb      	ldrb	r3, [r7, #3]
 800234a:	2b57      	cmp	r3, #87	; 0x57
 800234c:	d112      	bne.n	8002374 <_ZN3LED9fullColorEc+0x140>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 800234e:	2200      	movs	r2, #0
 8002350:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002354:	4814      	ldr	r0, [pc, #80]	; (80023a8 <_ZN3LED9fullColorEc+0x174>)
 8002356:	f008 ff07 	bl	800b168 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 800235a:	2200      	movs	r2, #0
 800235c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002360:	4811      	ldr	r0, [pc, #68]	; (80023a8 <_ZN3LED9fullColorEc+0x174>)
 8002362:	f008 ff01 	bl	800b168 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8002366:	2200      	movs	r2, #0
 8002368:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800236c:	480e      	ldr	r0, [pc, #56]	; (80023a8 <_ZN3LED9fullColorEc+0x174>)
 800236e:	f008 fefb 	bl	800b168 <HAL_GPIO_WritePin>
}
 8002372:	e014      	b.n	800239e <_ZN3LED9fullColorEc+0x16a>
	else if(color == '~'){
 8002374:	78fb      	ldrb	r3, [r7, #3]
 8002376:	2b7e      	cmp	r3, #126	; 0x7e
 8002378:	d111      	bne.n	800239e <_ZN3LED9fullColorEc+0x16a>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 800237a:	2201      	movs	r2, #1
 800237c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002380:	4809      	ldr	r0, [pc, #36]	; (80023a8 <_ZN3LED9fullColorEc+0x174>)
 8002382:	f008 fef1 	bl	800b168 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 8002386:	2201      	movs	r2, #1
 8002388:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800238c:	4806      	ldr	r0, [pc, #24]	; (80023a8 <_ZN3LED9fullColorEc+0x174>)
 800238e:	f008 feeb 	bl	800b168 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 8002392:	2201      	movs	r2, #1
 8002394:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002398:	4803      	ldr	r0, [pc, #12]	; (80023a8 <_ZN3LED9fullColorEc+0x174>)
 800239a:	f008 fee5 	bl	800b168 <HAL_GPIO_WritePin>
}
 800239e:	bf00      	nop
 80023a0:	3708      	adds	r7, #8
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bd80      	pop	{r7, pc}
 80023a6:	bf00      	nop
 80023a8:	40020000 	.word	0x40020000

080023ac <_ZN3LED2LREaa>:

void LED::LR(int8_t l_status, int8_t r_status)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b082      	sub	sp, #8
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
 80023b4:	460b      	mov	r3, r1
 80023b6:	70fb      	strb	r3, [r7, #3]
 80023b8:	4613      	mov	r3, r2
 80023ba:	70bb      	strb	r3, [r7, #2]
	if(l_status == 1)
 80023bc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80023c0:	2b01      	cmp	r3, #1
 80023c2:	d106      	bne.n	80023d2 <_ZN3LED2LREaa+0x26>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 80023c4:	2201      	movs	r2, #1
 80023c6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80023ca:	4813      	ldr	r0, [pc, #76]	; (8002418 <_ZN3LED2LREaa+0x6c>)
 80023cc:	f008 fecc 	bl	800b168 <HAL_GPIO_WritePin>
 80023d0:	e009      	b.n	80023e6 <_ZN3LED2LREaa+0x3a>
	else if(l_status == 0)
 80023d2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d105      	bne.n	80023e6 <_ZN3LED2LREaa+0x3a>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 80023da:	2200      	movs	r2, #0
 80023dc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80023e0:	480d      	ldr	r0, [pc, #52]	; (8002418 <_ZN3LED2LREaa+0x6c>)
 80023e2:	f008 fec1 	bl	800b168 <HAL_GPIO_WritePin>

	if(r_status == 1)
 80023e6:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80023ea:	2b01      	cmp	r3, #1
 80023ec:	d106      	bne.n	80023fc <_ZN3LED2LREaa+0x50>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
 80023ee:	2201      	movs	r2, #1
 80023f0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80023f4:	4808      	ldr	r0, [pc, #32]	; (8002418 <_ZN3LED2LREaa+0x6c>)
 80023f6:	f008 feb7 	bl	800b168 <HAL_GPIO_WritePin>
	else if(r_status == 0)
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);

}
 80023fa:	e009      	b.n	8002410 <_ZN3LED2LREaa+0x64>
	else if(r_status == 0)
 80023fc:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8002400:	2b00      	cmp	r3, #0
 8002402:	d105      	bne.n	8002410 <_ZN3LED2LREaa+0x64>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 8002404:	2200      	movs	r2, #0
 8002406:	f44f 7100 	mov.w	r1, #512	; 0x200
 800240a:	4803      	ldr	r0, [pc, #12]	; (8002418 <_ZN3LED2LREaa+0x6c>)
 800240c:	f008 feac 	bl	800b168 <HAL_GPIO_WritePin>
}
 8002410:	bf00      	nop
 8002412:	3708      	adds	r7, #8
 8002414:	46bd      	mov	sp, r7
 8002416:	bd80      	pop	{r7, pc}
 8002418:	40020000 	.word	0x40020000

0800241c <_ZN10LineSensorC1Ev>:
float mon_sens9;
float mon_sens10;
float mon_sens11;
float mon_sens12;

LineSensor::LineSensor()
 800241c:	b580      	push	{r7, lr}
 800241e:	b092      	sub	sp, #72	; 0x48
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	f203 23bd 	addw	r3, r3, #701	; 0x2bd
 800242a:	4618      	mov	r0, r3
 800242c:	f7ff fe92 	bl	8002154 <_ZN8JoyStickC1Ev>
{
	for(auto &av : analog_val_){
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	637b      	str	r3, [r7, #52]	; 0x34
 8002434:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002436:	647b      	str	r3, [r7, #68]	; 0x44
 8002438:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800243a:	331c      	adds	r3, #28
 800243c:	633b      	str	r3, [r7, #48]	; 0x30
 800243e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002440:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002442:	429a      	cmp	r2, r3
 8002444:	d008      	beq.n	8002458 <_ZN10LineSensorC1Ev+0x3c>
 8002446:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002448:	62fb      	str	r3, [r7, #44]	; 0x2c
		av = 0;
 800244a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800244c:	2200      	movs	r2, #0
 800244e:	801a      	strh	r2, [r3, #0]
	for(auto &av : analog_val_){
 8002450:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002452:	3302      	adds	r3, #2
 8002454:	647b      	str	r3, [r7, #68]	; 0x44
 8002456:	e7f2      	b.n	800243e <_ZN10LineSensorC1Ev+0x22>
	}

	for(auto &s : sensor){
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	f503 7330 	add.w	r3, r3, #704	; 0x2c0
 800245e:	62bb      	str	r3, [r7, #40]	; 0x28
 8002460:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002462:	643b      	str	r3, [r7, #64]	; 0x40
 8002464:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002466:	3338      	adds	r3, #56	; 0x38
 8002468:	627b      	str	r3, [r7, #36]	; 0x24
 800246a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800246c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800246e:	429a      	cmp	r2, r3
 8002470:	d009      	beq.n	8002486 <_ZN10LineSensorC1Ev+0x6a>
 8002472:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002474:	623b      	str	r3, [r7, #32]
		s = 0;
 8002476:	6a3b      	ldr	r3, [r7, #32]
 8002478:	f04f 0200 	mov.w	r2, #0
 800247c:	601a      	str	r2, [r3, #0]
	for(auto &s : sensor){
 800247e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002480:	3304      	adds	r3, #4
 8002482:	643b      	str	r3, [r7, #64]	; 0x40
 8002484:	e7f1      	b.n	800246a <_ZN10LineSensorC1Ev+0x4e>
	}

	for(auto &m : offset_values_){
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	f503 7321 	add.w	r3, r3, #644	; 0x284
 800248c:	61fb      	str	r3, [r7, #28]
 800248e:	69fb      	ldr	r3, [r7, #28]
 8002490:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002492:	69fb      	ldr	r3, [r7, #28]
 8002494:	3338      	adds	r3, #56	; 0x38
 8002496:	61bb      	str	r3, [r7, #24]
 8002498:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800249a:	69bb      	ldr	r3, [r7, #24]
 800249c:	429a      	cmp	r2, r3
 800249e:	d009      	beq.n	80024b4 <_ZN10LineSensorC1Ev+0x98>
 80024a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80024a2:	617b      	str	r3, [r7, #20]
		m = 0;
 80024a4:	697b      	ldr	r3, [r7, #20]
 80024a6:	f04f 0200 	mov.w	r2, #0
 80024aa:	601a      	str	r2, [r3, #0]
	for(auto &m : offset_values_){
 80024ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80024ae:	3304      	adds	r3, #4
 80024b0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80024b2:	e7f1      	b.n	8002498 <_ZN10LineSensorC1Ev+0x7c>
	}
	for(auto &s : sensor_coefficient_){
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	f503 7313 	add.w	r3, r3, #588	; 0x24c
 80024ba:	613b      	str	r3, [r7, #16]
 80024bc:	693b      	ldr	r3, [r7, #16]
 80024be:	63bb      	str	r3, [r7, #56]	; 0x38
 80024c0:	693b      	ldr	r3, [r7, #16]
 80024c2:	3338      	adds	r3, #56	; 0x38
 80024c4:	60fb      	str	r3, [r7, #12]
 80024c6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	429a      	cmp	r2, r3
 80024cc:	d009      	beq.n	80024e2 <_ZN10LineSensorC1Ev+0xc6>
 80024ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80024d0:	60bb      	str	r3, [r7, #8]
		s = 1;
 80024d2:	68bb      	ldr	r3, [r7, #8]
 80024d4:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80024d8:	601a      	str	r2, [r3, #0]
	for(auto &s : sensor_coefficient_){
 80024da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80024dc:	3304      	adds	r3, #4
 80024de:	63bb      	str	r3, [r7, #56]	; 0x38
 80024e0:	e7f1      	b.n	80024c6 <_ZN10LineSensorC1Ev+0xaa>
	}

}
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	4618      	mov	r0, r3
 80024e6:	3748      	adds	r7, #72	; 0x48
 80024e8:	46bd      	mov	sp, r7
 80024ea:	bd80      	pop	{r7, pc}

080024ec <_ZN10LineSensor8ADCStartEv>:

void LineSensor::ADCStart()
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	b082      	sub	sp, #8
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]
	HAL_ADC_Start_DMA(&hadc2, (uint32_t *) analog_val_, 14);
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	220e      	movs	r2, #14
 80024f8:	4619      	mov	r1, r3
 80024fa:	4803      	ldr	r0, [pc, #12]	; (8002508 <_ZN10LineSensor8ADCStartEv+0x1c>)
 80024fc:	f007 fc04 	bl	8009d08 <HAL_ADC_Start_DMA>
}
 8002500:	bf00      	nop
 8002502:	3708      	adds	r7, #8
 8002504:	46bd      	mov	sp, r7
 8002506:	bd80      	pop	{r7, pc}
 8002508:	20026adc 	.word	0x20026adc

0800250c <_ZN10LineSensor17storeSensorValuesEv>:

void LineSensor::storeSensorValues()
{
 800250c:	b480      	push	{r7}
 800250e:	b085      	sub	sp, #20
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
	static uint8_t cnt = 0;

	for(int i = 0; i < AD_DATA_SIZE; i++){
 8002514:	2300      	movs	r3, #0
 8002516:	60fb      	str	r3, [r7, #12]
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	2b0d      	cmp	r3, #13
 800251c:	dc2f      	bgt.n	800257e <_ZN10LineSensor17storeSensorValuesEv+0x72>
		store_vals_[cnt][i] = sensor_coefficient_[i] * (analog_val_[i] - offset_values_[i]) ;
 800251e:	687a      	ldr	r2, [r7, #4]
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	3392      	adds	r3, #146	; 0x92
 8002524:	009b      	lsls	r3, r3, #2
 8002526:	4413      	add	r3, r2
 8002528:	3304      	adds	r3, #4
 800252a:	ed93 7a00 	vldr	s14, [r3]
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	68fa      	ldr	r2, [r7, #12]
 8002532:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002536:	ee07 3a90 	vmov	s15, r3
 800253a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800253e:	687a      	ldr	r2, [r7, #4]
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	33a0      	adds	r3, #160	; 0xa0
 8002544:	009b      	lsls	r3, r3, #2
 8002546:	4413      	add	r3, r2
 8002548:	3304      	adds	r3, #4
 800254a:	edd3 7a00 	vldr	s15, [r3]
 800254e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002552:	4b14      	ldr	r3, [pc, #80]	; (80025a4 <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 8002554:	781b      	ldrb	r3, [r3, #0]
 8002556:	4619      	mov	r1, r3
 8002558:	ee67 7a27 	vmul.f32	s15, s14, s15
 800255c:	687a      	ldr	r2, [r7, #4]
 800255e:	460b      	mov	r3, r1
 8002560:	00db      	lsls	r3, r3, #3
 8002562:	1a5b      	subs	r3, r3, r1
 8002564:	005b      	lsls	r3, r3, #1
 8002566:	68f9      	ldr	r1, [r7, #12]
 8002568:	440b      	add	r3, r1
 800256a:	3306      	adds	r3, #6
 800256c:	009b      	lsls	r3, r3, #2
 800256e:	4413      	add	r3, r2
 8002570:	3304      	adds	r3, #4
 8002572:	edc3 7a00 	vstr	s15, [r3]
	for(int i = 0; i < AD_DATA_SIZE; i++){
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	3301      	adds	r3, #1
 800257a:	60fb      	str	r3, [r7, #12]
 800257c:	e7cc      	b.n	8002518 <_ZN10LineSensor17storeSensorValuesEv+0xc>
		//store_vals_[cnt][i] = float(analog_val_[i]) ;
	}

	cnt++;
 800257e:	4b09      	ldr	r3, [pc, #36]	; (80025a4 <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 8002580:	781b      	ldrb	r3, [r3, #0]
 8002582:	3301      	adds	r3, #1
 8002584:	b2da      	uxtb	r2, r3
 8002586:	4b07      	ldr	r3, [pc, #28]	; (80025a4 <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 8002588:	701a      	strb	r2, [r3, #0]
	if(cnt >= 10) cnt = 0;
 800258a:	4b06      	ldr	r3, [pc, #24]	; (80025a4 <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 800258c:	781b      	ldrb	r3, [r3, #0]
 800258e:	2b09      	cmp	r3, #9
 8002590:	d902      	bls.n	8002598 <_ZN10LineSensor17storeSensorValuesEv+0x8c>
 8002592:	4b04      	ldr	r3, [pc, #16]	; (80025a4 <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 8002594:	2200      	movs	r2, #0
 8002596:	701a      	strb	r2, [r3, #0]


}
 8002598:	bf00      	nop
 800259a:	3714      	adds	r7, #20
 800259c:	46bd      	mov	sp, r7
 800259e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a2:	4770      	bx	lr
 80025a4:	20000250 	.word	0x20000250

080025a8 <_ZN10LineSensor18updateSensorValuesEv>:
void LineSensor::updateSensorValues()
{
 80025a8:	b490      	push	{r4, r7}
 80025aa:	b08e      	sub	sp, #56	; 0x38
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
	float temp_val[10];
	static float pre_sensor[AD_DATA_SIZE];

	for(uint8_t ad_cnt = 0; ad_cnt < AD_DATA_SIZE; ad_cnt++){
 80025b0:	2300      	movs	r3, #0
 80025b2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80025b6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80025ba:	2b0d      	cmp	r3, #13
 80025bc:	f200 808e 	bhi.w	80026dc <_ZN10LineSensor18updateSensorValuesEv+0x134>
		for(uint8_t store_cnt = 0; store_cnt < 10; store_cnt++){
 80025c0:	2300      	movs	r3, #0
 80025c2:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 80025c6:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80025ca:	2b09      	cmp	r3, #9
 80025cc:	d81c      	bhi.n	8002608 <_ZN10LineSensor18updateSensorValuesEv+0x60>
			temp_val[store_cnt] = store_vals_[store_cnt][ad_cnt];
 80025ce:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 80025d2:	f897 4037 	ldrb.w	r4, [r7, #55]	; 0x37
 80025d6:	f897 1036 	ldrb.w	r1, [r7, #54]	; 0x36
 80025da:	6878      	ldr	r0, [r7, #4]
 80025dc:	4613      	mov	r3, r2
 80025de:	00db      	lsls	r3, r3, #3
 80025e0:	1a9b      	subs	r3, r3, r2
 80025e2:	005b      	lsls	r3, r3, #1
 80025e4:	4423      	add	r3, r4
 80025e6:	3306      	adds	r3, #6
 80025e8:	009b      	lsls	r3, r3, #2
 80025ea:	4403      	add	r3, r0
 80025ec:	3304      	adds	r3, #4
 80025ee:	681a      	ldr	r2, [r3, #0]
 80025f0:	008b      	lsls	r3, r1, #2
 80025f2:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80025f6:	440b      	add	r3, r1
 80025f8:	3b30      	subs	r3, #48	; 0x30
 80025fa:	601a      	str	r2, [r3, #0]
		for(uint8_t store_cnt = 0; store_cnt < 10; store_cnt++){
 80025fc:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8002600:	3301      	adds	r3, #1
 8002602:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 8002606:	e7de      	b.n	80025c6 <_ZN10LineSensor18updateSensorValuesEv+0x1e>
		}

		// sort
		for(uint8_t i = 0; i < 10; i++){
 8002608:	2300      	movs	r3, #0
 800260a:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
 800260e:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8002612:	2b09      	cmp	r3, #9
 8002614:	d84d      	bhi.n	80026b2 <_ZN10LineSensor18updateSensorValuesEv+0x10a>
			for (uint8_t j = i+1; j < 10; j++) {
 8002616:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 800261a:	3301      	adds	r3, #1
 800261c:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
 8002620:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002624:	2b09      	cmp	r3, #9
 8002626:	d83e      	bhi.n	80026a6 <_ZN10LineSensor18updateSensorValuesEv+0xfe>
				if(temp_val[i] < temp_val[j]){
 8002628:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 800262c:	009b      	lsls	r3, r3, #2
 800262e:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002632:	4413      	add	r3, r2
 8002634:	3b30      	subs	r3, #48	; 0x30
 8002636:	ed93 7a00 	vldr	s14, [r3]
 800263a:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800263e:	009b      	lsls	r3, r3, #2
 8002640:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002644:	4413      	add	r3, r2
 8002646:	3b30      	subs	r3, #48	; 0x30
 8002648:	edd3 7a00 	vldr	s15, [r3]
 800264c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002650:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002654:	d521      	bpl.n	800269a <_ZN10LineSensor18updateSensorValuesEv+0xf2>
					float tmp = temp_val[j];
 8002656:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800265a:	009b      	lsls	r3, r3, #2
 800265c:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002660:	4413      	add	r3, r2
 8002662:	3b30      	subs	r3, #48	; 0x30
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	633b      	str	r3, [r7, #48]	; 0x30
					temp_val[j] = temp_val[i];
 8002668:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
 800266c:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002670:	0092      	lsls	r2, r2, #2
 8002672:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8002676:	440a      	add	r2, r1
 8002678:	3a30      	subs	r2, #48	; 0x30
 800267a:	6812      	ldr	r2, [r2, #0]
 800267c:	009b      	lsls	r3, r3, #2
 800267e:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8002682:	440b      	add	r3, r1
 8002684:	3b30      	subs	r3, #48	; 0x30
 8002686:	601a      	str	r2, [r3, #0]
					temp_val[i] = tmp;
 8002688:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 800268c:	009b      	lsls	r3, r3, #2
 800268e:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002692:	4413      	add	r3, r2
 8002694:	3b30      	subs	r3, #48	; 0x30
 8002696:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002698:	601a      	str	r2, [r3, #0]
			for (uint8_t j = i+1; j < 10; j++) {
 800269a:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800269e:	3301      	adds	r3, #1
 80026a0:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
 80026a4:	e7bc      	b.n	8002620 <_ZN10LineSensor18updateSensorValuesEv+0x78>
		for(uint8_t i = 0; i < 10; i++){
 80026a6:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 80026aa:	3301      	adds	r3, #1
 80026ac:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
 80026b0:	e7ad      	b.n	800260e <_ZN10LineSensor18updateSensorValuesEv+0x66>
				}
			}
		}

		//sensor[ad_cnt] = ((R_LINESENSE)*(temp_val[5]) + (1.0 - (R_LINESENSE))* (pre_sensor[ad_cnt]));
		sensor[ad_cnt] = temp_val[5];
 80026b2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80026b6:	69fa      	ldr	r2, [r7, #28]
 80026b8:	6879      	ldr	r1, [r7, #4]
 80026ba:	33b0      	adds	r3, #176	; 0xb0
 80026bc:	009b      	lsls	r3, r3, #2
 80026be:	440b      	add	r3, r1
 80026c0:	601a      	str	r2, [r3, #0]
		pre_sensor[ad_cnt] = temp_val[5];
 80026c2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80026c6:	69fa      	ldr	r2, [r7, #28]
 80026c8:	492c      	ldr	r1, [pc, #176]	; (800277c <_ZN10LineSensor18updateSensorValuesEv+0x1d4>)
 80026ca:	009b      	lsls	r3, r3, #2
 80026cc:	440b      	add	r3, r1
 80026ce:	601a      	str	r2, [r3, #0]
	for(uint8_t ad_cnt = 0; ad_cnt < AD_DATA_SIZE; ad_cnt++){
 80026d0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80026d4:	3301      	adds	r3, #1
 80026d6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80026da:	e76c      	b.n	80025b6 <_ZN10LineSensor18updateSensorValuesEv+0xe>
	}

	mon_sens = store_vals_[5][5];
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 80026e2:	4a27      	ldr	r2, [pc, #156]	; (8002780 <_ZN10LineSensor18updateSensorValuesEv+0x1d8>)
 80026e4:	6013      	str	r3, [r2, #0]
	mon_sens_lpf = sensor[5];
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80026ec:	4a25      	ldr	r2, [pc, #148]	; (8002784 <_ZN10LineSensor18updateSensorValuesEv+0x1dc>)
 80026ee:	6013      	str	r3, [r2, #0]

	mon_sens0 = sensor[0];
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80026f6:	4a24      	ldr	r2, [pc, #144]	; (8002788 <_ZN10LineSensor18updateSensorValuesEv+0x1e0>)
 80026f8:	6013      	str	r3, [r2, #0]
	mon_sens1 = sensor[1];
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8002700:	4a22      	ldr	r2, [pc, #136]	; (800278c <_ZN10LineSensor18updateSensorValuesEv+0x1e4>)
 8002702:	6013      	str	r3, [r2, #0]
	mon_sens2 = sensor[2];
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800270a:	4a21      	ldr	r2, [pc, #132]	; (8002790 <_ZN10LineSensor18updateSensorValuesEv+0x1e8>)
 800270c:	6013      	str	r3, [r2, #0]
	mon_sens3 = sensor[3];
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	f8d3 32cc 	ldr.w	r3, [r3, #716]	; 0x2cc
 8002714:	4a1f      	ldr	r2, [pc, #124]	; (8002794 <_ZN10LineSensor18updateSensorValuesEv+0x1ec>)
 8002716:	6013      	str	r3, [r2, #0]
	mon_sens4 = sensor[4];
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	f8d3 32d0 	ldr.w	r3, [r3, #720]	; 0x2d0
 800271e:	4a1e      	ldr	r2, [pc, #120]	; (8002798 <_ZN10LineSensor18updateSensorValuesEv+0x1f0>)
 8002720:	6013      	str	r3, [r2, #0]
	mon_sens5 = sensor[5];
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8002728:	4a1c      	ldr	r2, [pc, #112]	; (800279c <_ZN10LineSensor18updateSensorValuesEv+0x1f4>)
 800272a:	6013      	str	r3, [r2, #0]
	mon_sens6 = sensor[6];
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 8002732:	4a1b      	ldr	r2, [pc, #108]	; (80027a0 <_ZN10LineSensor18updateSensorValuesEv+0x1f8>)
 8002734:	6013      	str	r3, [r2, #0]
	mon_sens7 = sensor[7];
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	f8d3 32dc 	ldr.w	r3, [r3, #732]	; 0x2dc
 800273c:	4a19      	ldr	r2, [pc, #100]	; (80027a4 <_ZN10LineSensor18updateSensorValuesEv+0x1fc>)
 800273e:	6013      	str	r3, [r2, #0]
	mon_sens8 = sensor[8];
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	f8d3 32e0 	ldr.w	r3, [r3, #736]	; 0x2e0
 8002746:	4a18      	ldr	r2, [pc, #96]	; (80027a8 <_ZN10LineSensor18updateSensorValuesEv+0x200>)
 8002748:	6013      	str	r3, [r2, #0]
	mon_sens9 = sensor[9];
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	f8d3 32e4 	ldr.w	r3, [r3, #740]	; 0x2e4
 8002750:	4a16      	ldr	r2, [pc, #88]	; (80027ac <_ZN10LineSensor18updateSensorValuesEv+0x204>)
 8002752:	6013      	str	r3, [r2, #0]
	mon_sens10 = sensor[10];
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800275a:	4a15      	ldr	r2, [pc, #84]	; (80027b0 <_ZN10LineSensor18updateSensorValuesEv+0x208>)
 800275c:	6013      	str	r3, [r2, #0]
	mon_sens11 = sensor[11];
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	f8d3 32ec 	ldr.w	r3, [r3, #748]	; 0x2ec
 8002764:	4a13      	ldr	r2, [pc, #76]	; (80027b4 <_ZN10LineSensor18updateSensorValuesEv+0x20c>)
 8002766:	6013      	str	r3, [r2, #0]
	mon_sens12 = sensor[12];
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	f8d3 32f0 	ldr.w	r3, [r3, #752]	; 0x2f0
 800276e:	4a12      	ldr	r2, [pc, #72]	; (80027b8 <_ZN10LineSensor18updateSensorValuesEv+0x210>)
 8002770:	6013      	str	r3, [r2, #0]
}
 8002772:	bf00      	nop
 8002774:	3738      	adds	r7, #56	; 0x38
 8002776:	46bd      	mov	sp, r7
 8002778:	bc90      	pop	{r4, r7}
 800277a:	4770      	bx	lr
 800277c:	20000254 	.word	0x20000254
 8002780:	20000214 	.word	0x20000214
 8002784:	20000218 	.word	0x20000218
 8002788:	2000021c 	.word	0x2000021c
 800278c:	20000220 	.word	0x20000220
 8002790:	20000224 	.word	0x20000224
 8002794:	20000228 	.word	0x20000228
 8002798:	2000022c 	.word	0x2000022c
 800279c:	20000230 	.word	0x20000230
 80027a0:	20000234 	.word	0x20000234
 80027a4:	20000238 	.word	0x20000238
 80027a8:	2000023c 	.word	0x2000023c
 80027ac:	20000240 	.word	0x20000240
 80027b0:	20000244 	.word	0x20000244
 80027b4:	20000248 	.word	0x20000248
 80027b8:	2000024c 	.word	0x2000024c

080027bc <_ZN10LineSensor11calibrationEv>:

void LineSensor::calibration()
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	b0a0      	sub	sp, #128	; 0x80
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
	HAL_Delay(100);
 80027c4:	2064      	movs	r0, #100	; 0x64
 80027c6:	f007 fa39 	bl	8009c3c <HAL_Delay>

	lcd_clear();
 80027ca:	f7fe fc69 	bl	80010a0 <lcd_clear>
	lcd_locate(0,0);
 80027ce:	2100      	movs	r1, #0
 80027d0:	2000      	movs	r0, #0
 80027d2:	f7fe fc75 	bl	80010c0 <lcd_locate>
	lcd_printf("LineSens");
 80027d6:	4886      	ldr	r0, [pc, #536]	; (80029f0 <_ZN10LineSensor11calibrationEv+0x234>)
 80027d8:	f7fe fc9c 	bl	8001114 <lcd_printf>
	lcd_locate(0,1);
 80027dc:	2101      	movs	r1, #1
 80027de:	2000      	movs	r0, #0
 80027e0:	f7fe fc6e 	bl	80010c0 <lcd_locate>
	lcd_printf("Calib   ");
 80027e4:	4883      	ldr	r0, [pc, #524]	; (80029f4 <_ZN10LineSensor11calibrationEv+0x238>)
 80027e6:	f7fe fc95 	bl	8001114 <lcd_printf>


	float max_values[AD_DATA_SIZE];
	float min_values[AD_DATA_SIZE];

	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 80027ea:	2300      	movs	r3, #0
 80027ec:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
 80027f0:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 80027f4:	2b0d      	cmp	r3, #13
 80027f6:	d823      	bhi.n	8002840 <_ZN10LineSensor11calibrationEv+0x84>
		max_values[i] = sensor[i];
 80027f8:	f8b7 207e 	ldrh.w	r2, [r7, #126]	; 0x7e
 80027fc:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 8002800:	6879      	ldr	r1, [r7, #4]
 8002802:	32b0      	adds	r2, #176	; 0xb0
 8002804:	0092      	lsls	r2, r2, #2
 8002806:	440a      	add	r2, r1
 8002808:	6812      	ldr	r2, [r2, #0]
 800280a:	009b      	lsls	r3, r3, #2
 800280c:	f107 0180 	add.w	r1, r7, #128	; 0x80
 8002810:	440b      	add	r3, r1
 8002812:	3b40      	subs	r3, #64	; 0x40
 8002814:	601a      	str	r2, [r3, #0]
		min_values[i] = sensor[i];
 8002816:	f8b7 207e 	ldrh.w	r2, [r7, #126]	; 0x7e
 800281a:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 800281e:	6879      	ldr	r1, [r7, #4]
 8002820:	32b0      	adds	r2, #176	; 0xb0
 8002822:	0092      	lsls	r2, r2, #2
 8002824:	440a      	add	r2, r1
 8002826:	6812      	ldr	r2, [r2, #0]
 8002828:	009b      	lsls	r3, r3, #2
 800282a:	f107 0180 	add.w	r1, r7, #128	; 0x80
 800282e:	440b      	add	r3, r1
 8002830:	3b78      	subs	r3, #120	; 0x78
 8002832:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 8002834:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 8002838:	3301      	adds	r3, #1
 800283a:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
 800283e:	e7d7      	b.n	80027f0 <_ZN10LineSensor11calibrationEv+0x34>
	}

	while(joy_stick_.getValue() != JOY_C){
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	f203 23bd 	addw	r3, r3, #701	; 0x2bd
 8002846:	4618      	mov	r0, r3
 8002848:	f7ff fc90 	bl	800216c <_ZN8JoyStick8getValueEv>
 800284c:	4603      	mov	r3, r0
 800284e:	2b02      	cmp	r3, #2
 8002850:	bf14      	ite	ne
 8002852:	2301      	movne	r3, #1
 8002854:	2300      	moveq	r3, #0
 8002856:	b2db      	uxtb	r3, r3
 8002858:	2b00      	cmp	r3, #0
 800285a:	d079      	beq.n	8002950 <_ZN10LineSensor11calibrationEv+0x194>

		for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 800285c:	2300      	movs	r3, #0
 800285e:	f8a7 307c 	strh.w	r3, [r7, #124]	; 0x7c
 8002862:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 8002866:	2b0d      	cmp	r3, #13
 8002868:	d850      	bhi.n	800290c <_ZN10LineSensor11calibrationEv+0x150>
			if(max_values[i] < sensor[i]){
 800286a:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 800286e:	009b      	lsls	r3, r3, #2
 8002870:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002874:	4413      	add	r3, r2
 8002876:	3b40      	subs	r3, #64	; 0x40
 8002878:	ed93 7a00 	vldr	s14, [r3]
 800287c:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 8002880:	687a      	ldr	r2, [r7, #4]
 8002882:	33b0      	adds	r3, #176	; 0xb0
 8002884:	009b      	lsls	r3, r3, #2
 8002886:	4413      	add	r3, r2
 8002888:	edd3 7a00 	vldr	s15, [r3]
 800288c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002890:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002894:	d50f      	bpl.n	80028b6 <_ZN10LineSensor11calibrationEv+0xfa>
				max_values[i] = sensor[i];
 8002896:	f8b7 207c 	ldrh.w	r2, [r7, #124]	; 0x7c
 800289a:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 800289e:	6879      	ldr	r1, [r7, #4]
 80028a0:	32b0      	adds	r2, #176	; 0xb0
 80028a2:	0092      	lsls	r2, r2, #2
 80028a4:	440a      	add	r2, r1
 80028a6:	6812      	ldr	r2, [r2, #0]
 80028a8:	009b      	lsls	r3, r3, #2
 80028aa:	f107 0180 	add.w	r1, r7, #128	; 0x80
 80028ae:	440b      	add	r3, r1
 80028b0:	3b40      	subs	r3, #64	; 0x40
 80028b2:	601a      	str	r2, [r3, #0]
 80028b4:	e024      	b.n	8002900 <_ZN10LineSensor11calibrationEv+0x144>
			}
			else if(min_values[i] > sensor[i]){
 80028b6:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 80028ba:	009b      	lsls	r3, r3, #2
 80028bc:	f107 0280 	add.w	r2, r7, #128	; 0x80
 80028c0:	4413      	add	r3, r2
 80028c2:	3b78      	subs	r3, #120	; 0x78
 80028c4:	ed93 7a00 	vldr	s14, [r3]
 80028c8:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 80028cc:	687a      	ldr	r2, [r7, #4]
 80028ce:	33b0      	adds	r3, #176	; 0xb0
 80028d0:	009b      	lsls	r3, r3, #2
 80028d2:	4413      	add	r3, r2
 80028d4:	edd3 7a00 	vldr	s15, [r3]
 80028d8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80028dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028e0:	dd0e      	ble.n	8002900 <_ZN10LineSensor11calibrationEv+0x144>
				min_values[i] = sensor[i];
 80028e2:	f8b7 207c 	ldrh.w	r2, [r7, #124]	; 0x7c
 80028e6:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 80028ea:	6879      	ldr	r1, [r7, #4]
 80028ec:	32b0      	adds	r2, #176	; 0xb0
 80028ee:	0092      	lsls	r2, r2, #2
 80028f0:	440a      	add	r2, r1
 80028f2:	6812      	ldr	r2, [r2, #0]
 80028f4:	009b      	lsls	r3, r3, #2
 80028f6:	f107 0180 	add.w	r1, r7, #128	; 0x80
 80028fa:	440b      	add	r3, r1
 80028fc:	3b78      	subs	r3, #120	; 0x78
 80028fe:	601a      	str	r2, [r3, #0]
		for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 8002900:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 8002904:	3301      	adds	r3, #1
 8002906:	f8a7 307c 	strh.w	r3, [r7, #124]	; 0x7c
 800290a:	e7aa      	b.n	8002862 <_ZN10LineSensor11calibrationEv+0xa6>
			}
		}

		if(rotary_switch_.getValue() == 0){
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	f203 23be 	addw	r3, r3, #702	; 0x2be
 8002912:	4618      	mov	r0, r3
 8002914:	f002 fd92 	bl	800543c <_ZN12RotarySwitch8getValueEv>
 8002918:	4603      	mov	r3, r0
 800291a:	2b00      	cmp	r3, #0
 800291c:	bf0c      	ite	eq
 800291e:	2301      	moveq	r3, #1
 8002920:	2300      	movne	r3, #0
 8002922:	b2db      	uxtb	r3, r3
 8002924:	2b00      	cmp	r3, #0
 8002926:	d009      	beq.n	800293c <_ZN10LineSensor11calibrationEv+0x180>
			led_.LR(-1, 1);
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	f503 732f 	add.w	r3, r3, #700	; 0x2bc
 800292e:	2201      	movs	r2, #1
 8002930:	f04f 31ff 	mov.w	r1, #4294967295
 8002934:	4618      	mov	r0, r3
 8002936:	f7ff fd39 	bl	80023ac <_ZN3LED2LREaa>
 800293a:	e781      	b.n	8002840 <_ZN10LineSensor11calibrationEv+0x84>

		}
		else{
			led_.LR(-1, 0);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	f503 732f 	add.w	r3, r3, #700	; 0x2bc
 8002942:	2200      	movs	r2, #0
 8002944:	f04f 31ff 	mov.w	r1, #4294967295
 8002948:	4618      	mov	r0, r3
 800294a:	f7ff fd2f 	bl	80023ac <_ZN3LED2LREaa>
	while(joy_stick_.getValue() != JOY_C){
 800294e:	e777      	b.n	8002840 <_ZN10LineSensor11calibrationEv+0x84>
		printf("%f, ", m);
	}
		printf("\n");
	*/

	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 8002950:	2300      	movs	r3, #0
 8002952:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
 8002956:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800295a:	2b0d      	cmp	r3, #13
 800295c:	d826      	bhi.n	80029ac <_ZN10LineSensor11calibrationEv+0x1f0>
		sensor_coefficient_[i] = 1000 / (max_values[i] - min_values[i]);
 800295e:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8002962:	009b      	lsls	r3, r3, #2
 8002964:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002968:	4413      	add	r3, r2
 800296a:	3b40      	subs	r3, #64	; 0x40
 800296c:	ed93 7a00 	vldr	s14, [r3]
 8002970:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8002974:	009b      	lsls	r3, r3, #2
 8002976:	f107 0280 	add.w	r2, r7, #128	; 0x80
 800297a:	4413      	add	r3, r2
 800297c:	3b78      	subs	r3, #120	; 0x78
 800297e:	edd3 7a00 	vldr	s15, [r3]
 8002982:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002986:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800298a:	eddf 6a1b 	vldr	s13, [pc, #108]	; 80029f8 <_ZN10LineSensor11calibrationEv+0x23c>
 800298e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002992:	687a      	ldr	r2, [r7, #4]
 8002994:	3392      	adds	r3, #146	; 0x92
 8002996:	009b      	lsls	r3, r3, #2
 8002998:	4413      	add	r3, r2
 800299a:	3304      	adds	r3, #4
 800299c:	edc3 7a00 	vstr	s15, [r3]
	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 80029a0:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 80029a4:	3301      	adds	r3, #1
 80029a6:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
 80029aa:	e7d4      	b.n	8002956 <_ZN10LineSensor11calibrationEv+0x19a>
	}
	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 80029ac:	2300      	movs	r3, #0
 80029ae:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
 80029b2:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 80029b6:	2b0d      	cmp	r3, #13
 80029b8:	d815      	bhi.n	80029e6 <_ZN10LineSensor11calibrationEv+0x22a>
		offset_values_[i] = min_values[i];
 80029ba:	f8b7 2078 	ldrh.w	r2, [r7, #120]	; 0x78
 80029be:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 80029c2:	0092      	lsls	r2, r2, #2
 80029c4:	f107 0180 	add.w	r1, r7, #128	; 0x80
 80029c8:	440a      	add	r2, r1
 80029ca:	3a78      	subs	r2, #120	; 0x78
 80029cc:	6812      	ldr	r2, [r2, #0]
 80029ce:	6879      	ldr	r1, [r7, #4]
 80029d0:	33a0      	adds	r3, #160	; 0xa0
 80029d2:	009b      	lsls	r3, r3, #2
 80029d4:	440b      	add	r3, r1
 80029d6:	3304      	adds	r3, #4
 80029d8:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 80029da:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 80029de:	3301      	adds	r3, #1
 80029e0:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
 80029e4:	e7e5      	b.n	80029b2 <_ZN10LineSensor11calibrationEv+0x1f6>
	}


}
 80029e6:	bf00      	nop
 80029e8:	3780      	adds	r7, #128	; 0x80
 80029ea:	46bd      	mov	sp, r7
 80029ec:	bd80      	pop	{r7, pc}
 80029ee:	bf00      	nop
 80029f0:	08019b34 	.word	0x08019b34
 80029f4:	08019b40 	.word	0x08019b40
 80029f8:	447a0000 	.word	0x447a0000

080029fc <_ZN10LineSensor13emergencyStopEv>:
{
	//printf("%f, %f, %f, %f, %f, %f, %f, %f, %f, %f, %f, %f, %f, %f\n", sensor[0], sensor[1], sensor[2], sensor[3], sensor[4], sensor[5], sensor[6], sensor[7], sensor[8], sensor[9], sensor[10], sensor[11], sensor[12], sensor[13]);
}

bool LineSensor::emergencyStop()
{
 80029fc:	b480      	push	{r7}
 80029fe:	b085      	sub	sp, #20
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	6078      	str	r0, [r7, #4]
	uint16_t out_cnt = 0;
 8002a04:	2300      	movs	r3, #0
 8002a06:	81fb      	strh	r3, [r7, #14]
	/*
	for(const auto & s : sensor){
		if(s >= 550) out_cnt++;
	}
	*/
	for(uint16_t i = 3; i <= 10; i++){
 8002a08:	2303      	movs	r3, #3
 8002a0a:	81bb      	strh	r3, [r7, #12]
 8002a0c:	89bb      	ldrh	r3, [r7, #12]
 8002a0e:	2b0a      	cmp	r3, #10
 8002a10:	d814      	bhi.n	8002a3c <_ZN10LineSensor13emergencyStopEv+0x40>
		if(sensor[i] >= 550) out_cnt++;
 8002a12:	89bb      	ldrh	r3, [r7, #12]
 8002a14:	687a      	ldr	r2, [r7, #4]
 8002a16:	33b0      	adds	r3, #176	; 0xb0
 8002a18:	009b      	lsls	r3, r3, #2
 8002a1a:	4413      	add	r3, r2
 8002a1c:	edd3 7a00 	vldr	s15, [r3]
 8002a20:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 8002a90 <_ZN10LineSensor13emergencyStopEv+0x94>
 8002a24:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002a28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a2c:	db02      	blt.n	8002a34 <_ZN10LineSensor13emergencyStopEv+0x38>
 8002a2e:	89fb      	ldrh	r3, [r7, #14]
 8002a30:	3301      	adds	r3, #1
 8002a32:	81fb      	strh	r3, [r7, #14]
	for(uint16_t i = 3; i <= 10; i++){
 8002a34:	89bb      	ldrh	r3, [r7, #12]
 8002a36:	3301      	adds	r3, #1
 8002a38:	81bb      	strh	r3, [r7, #12]
 8002a3a:	e7e7      	b.n	8002a0c <_ZN10LineSensor13emergencyStopEv+0x10>
	}

	if(out_cnt >= 8){
 8002a3c:	89fb      	ldrh	r3, [r7, #14]
 8002a3e:	2b07      	cmp	r3, #7
 8002a40:	d906      	bls.n	8002a50 <_ZN10LineSensor13emergencyStopEv+0x54>
		cnt++;
 8002a42:	4b14      	ldr	r3, [pc, #80]	; (8002a94 <_ZN10LineSensor13emergencyStopEv+0x98>)
 8002a44:	881b      	ldrh	r3, [r3, #0]
 8002a46:	3301      	adds	r3, #1
 8002a48:	b29a      	uxth	r2, r3
 8002a4a:	4b12      	ldr	r3, [pc, #72]	; (8002a94 <_ZN10LineSensor13emergencyStopEv+0x98>)
 8002a4c:	801a      	strh	r2, [r3, #0]
 8002a4e:	e002      	b.n	8002a56 <_ZN10LineSensor13emergencyStopEv+0x5a>
	}
	else{
		cnt = 0;
 8002a50:	4b10      	ldr	r3, [pc, #64]	; (8002a94 <_ZN10LineSensor13emergencyStopEv+0x98>)
 8002a52:	2200      	movs	r2, #0
 8002a54:	801a      	strh	r2, [r3, #0]
	}

	if(cnt >= 100){
 8002a56:	4b0f      	ldr	r3, [pc, #60]	; (8002a94 <_ZN10LineSensor13emergencyStopEv+0x98>)
 8002a58:	881b      	ldrh	r3, [r3, #0]
 8002a5a:	2b63      	cmp	r3, #99	; 0x63
 8002a5c:	d903      	bls.n	8002a66 <_ZN10LineSensor13emergencyStopEv+0x6a>
		flag = true;
 8002a5e:	4b0e      	ldr	r3, [pc, #56]	; (8002a98 <_ZN10LineSensor13emergencyStopEv+0x9c>)
 8002a60:	2201      	movs	r2, #1
 8002a62:	701a      	strb	r2, [r3, #0]
 8002a64:	e002      	b.n	8002a6c <_ZN10LineSensor13emergencyStopEv+0x70>
	}
	else flag = false;
 8002a66:	4b0c      	ldr	r3, [pc, #48]	; (8002a98 <_ZN10LineSensor13emergencyStopEv+0x9c>)
 8002a68:	2200      	movs	r2, #0
 8002a6a:	701a      	strb	r2, [r3, #0]

	if(cnt >= 10000) cnt = 10000;
 8002a6c:	4b09      	ldr	r3, [pc, #36]	; (8002a94 <_ZN10LineSensor13emergencyStopEv+0x98>)
 8002a6e:	881b      	ldrh	r3, [r3, #0]
 8002a70:	f242 720f 	movw	r2, #9999	; 0x270f
 8002a74:	4293      	cmp	r3, r2
 8002a76:	d903      	bls.n	8002a80 <_ZN10LineSensor13emergencyStopEv+0x84>
 8002a78:	4b06      	ldr	r3, [pc, #24]	; (8002a94 <_ZN10LineSensor13emergencyStopEv+0x98>)
 8002a7a:	f242 7210 	movw	r2, #10000	; 0x2710
 8002a7e:	801a      	strh	r2, [r3, #0]

	return flag;
 8002a80:	4b05      	ldr	r3, [pc, #20]	; (8002a98 <_ZN10LineSensor13emergencyStopEv+0x9c>)
 8002a82:	781b      	ldrb	r3, [r3, #0]

}
 8002a84:	4618      	mov	r0, r3
 8002a86:	3714      	adds	r7, #20
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8e:	4770      	bx	lr
 8002a90:	44098000 	.word	0x44098000
 8002a94:	2000028c 	.word	0x2000028c
 8002a98:	2000028e 	.word	0x2000028e

08002a9c <_ZSt3absf>:
  abs(double __x)
  { return __builtin_fabs(__x); }

  inline _GLIBCXX_CONSTEXPR float
  abs(float __x)
  { return __builtin_fabsf(__x); }
 8002a9c:	b480      	push	{r7}
 8002a9e:	b083      	sub	sp, #12
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	ed87 0a01 	vstr	s0, [r7, #4]
 8002aa6:	edd7 7a01 	vldr	s15, [r7, #4]
 8002aaa:	eef0 7ae7 	vabs.f32	s15, s15
 8002aae:	eeb0 0a67 	vmov.f32	s0, s15
 8002ab2:	370c      	adds	r7, #12
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aba:	4770      	bx	lr

08002abc <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMUP3ESC>:
float mon_ref_dis, mon_current_dis;
uint16_t mon_vel_idx, mon_i;
float mon_tar_vel;


LineTrace::LineTrace(Motor *motor, LineSensor *line_sensor, VelocityCtrl *velocity_ctrl, SideSensor *side_sensor, Encoder *encoder, Odometry *odometry, Logger *logger, IMU *imu, ESC *esc) :
 8002abc:	b480      	push	{r7}
 8002abe:	b087      	sub	sp, #28
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	60f8      	str	r0, [r7, #12]
 8002ac4:	60b9      	str	r1, [r7, #8]
 8002ac6:	607a      	str	r2, [r7, #4]
 8002ac8:	603b      	str	r3, [r7, #0]
				kp_(0), kd_(0), ki_(0),
				excution_flag_(false), i_reset_flag_(false), normal_ratio_(0),
				target_velocity_(0), max_velocity_(0), max_velocity2_(0), min_velocity_(0), min_velocity2_(0), logging_flag_(false),
				ref_distance_(0), velocity_play_flag_(false), velocity_table_idx_(0), mode_selector_(0), crossline_idx_(0), sideline_idx_(0), all_sideline_idx_(0),
				ignore_crossline_flag_(false), stable_flag_(false), stable_cnt_reset_flag_(false), max_acc_(0), max_dec_(0), max_acc2_(0), max_dec2_(0), correction_check_cnt_(0), all_sideline_flag_(false)
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	f04f 0200 	mov.w	r2, #0
 8002ad0:	629a      	str	r2, [r3, #40]	; 0x28
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	f04f 0200 	mov.w	r2, #0
 8002ad8:	62da      	str	r2, [r3, #44]	; 0x2c
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	f04f 0200 	mov.w	r2, #0
 8002ae0:	631a      	str	r2, [r3, #48]	; 0x30
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	2200      	movs	r2, #0
 8002aee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	f04f 0200 	mov.w	r2, #0
 8002af8:	639a      	str	r2, [r3, #56]	; 0x38
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	f04f 0200 	mov.w	r2, #0
 8002b00:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	f04f 0200 	mov.w	r2, #0
 8002b0a:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	f04f 0200 	mov.w	r2, #0
 8002b14:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	f04f 0200 	mov.w	r2, #0
 8002b1e:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	f04f 0200 	mov.w	r2, #0
 8002b28:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	2200      	movs	r2, #0
 8002b30:	f883 20bc 	strb.w	r2, [r3, #188]	; 0xbc
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	f503 5383 	add.w	r3, r3, #4192	; 0x1060
 8002b3a:	f04f 0200 	mov.w	r2, #0
 8002b3e:	601a      	str	r2, [r3, #0]
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8002b46:	3304      	adds	r3, #4
 8002b48:	2200      	movs	r2, #0
 8002b4a:	701a      	strb	r2, [r3, #0]
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8002b52:	3306      	adds	r3, #6
 8002b54:	2200      	movs	r2, #0
 8002b56:	801a      	strh	r2, [r3, #0]
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8002b5e:	3308      	adds	r3, #8
 8002b60:	2200      	movs	r2, #0
 8002b62:	801a      	strh	r2, [r3, #0]
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	f503 5344 	add.w	r3, r3, #12544	; 0x3100
 8002b6a:	333c      	adds	r3, #60	; 0x3c
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	801a      	strh	r2, [r3, #0]
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	f503 5344 	add.w	r3, r3, #12544	; 0x3100
 8002b76:	333e      	adds	r3, #62	; 0x3e
 8002b78:	2200      	movs	r2, #0
 8002b7a:	801a      	strh	r2, [r3, #0]
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	f503 5345 	add.w	r3, r3, #12608	; 0x3140
 8002b82:	2200      	movs	r2, #0
 8002b84:	801a      	strh	r2, [r3, #0]
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	f503 5345 	add.w	r3, r3, #12608	; 0x3140
 8002b8c:	3302      	adds	r3, #2
 8002b8e:	2200      	movs	r2, #0
 8002b90:	701a      	strb	r2, [r3, #0]
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	f503 5345 	add.w	r3, r3, #12608	; 0x3140
 8002b98:	3303      	adds	r3, #3
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	701a      	strb	r2, [r3, #0]
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	f503 5345 	add.w	r3, r3, #12608	; 0x3140
 8002ba4:	3304      	adds	r3, #4
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	701a      	strb	r2, [r3, #0]
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	f503 5345 	add.w	r3, r3, #12608	; 0x3140
 8002bb0:	3308      	adds	r3, #8
 8002bb2:	f04f 0200 	mov.w	r2, #0
 8002bb6:	601a      	str	r2, [r3, #0]
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	f503 5345 	add.w	r3, r3, #12608	; 0x3140
 8002bbe:	330c      	adds	r3, #12
 8002bc0:	f04f 0200 	mov.w	r2, #0
 8002bc4:	601a      	str	r2, [r3, #0]
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	f503 5345 	add.w	r3, r3, #12608	; 0x3140
 8002bcc:	3310      	adds	r3, #16
 8002bce:	f04f 0200 	mov.w	r2, #0
 8002bd2:	601a      	str	r2, [r3, #0]
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	f503 5345 	add.w	r3, r3, #12608	; 0x3140
 8002bda:	3314      	adds	r3, #20
 8002bdc:	f04f 0200 	mov.w	r2, #0
 8002be0:	601a      	str	r2, [r3, #0]
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	f503 5345 	add.w	r3, r3, #12608	; 0x3140
 8002be8:	3318      	adds	r3, #24
 8002bea:	2200      	movs	r2, #0
 8002bec:	801a      	strh	r2, [r3, #0]
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	f503 5345 	add.w	r3, r3, #12608	; 0x3140
 8002bf4:	331a      	adds	r3, #26
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	701a      	strb	r2, [r3, #0]

{
	motor_ = motor;
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	68ba      	ldr	r2, [r7, #8]
 8002bfe:	601a      	str	r2, [r3, #0]
	line_sensor_ = line_sensor;
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	687a      	ldr	r2, [r7, #4]
 8002c04:	605a      	str	r2, [r3, #4]
	velocity_ctrl_ = velocity_ctrl;
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	683a      	ldr	r2, [r7, #0]
 8002c0a:	609a      	str	r2, [r3, #8]
	side_sensor_ = side_sensor;
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	6a3a      	ldr	r2, [r7, #32]
 8002c10:	611a      	str	r2, [r3, #16]
	encoder_ = encoder;
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002c16:	615a      	str	r2, [r3, #20]
	odometry_ = odometry;
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002c1c:	619a      	str	r2, [r3, #24]
	logger_ = logger;
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002c22:	61da      	str	r2, [r3, #28]
	imu_ = imu;
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002c28:	621a      	str	r2, [r3, #32]
	esc_ = esc;
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002c2e:	625a      	str	r2, [r3, #36]	; 0x24

	for(uint16_t i = 0; i < LOG_DATA_SIZE_DIS; i++){
 8002c30:	2300      	movs	r3, #0
 8002c32:	82fb      	strh	r3, [r7, #22]
 8002c34:	8afb      	ldrh	r3, [r7, #22]
 8002c36:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002c3a:	d20d      	bcs.n	8002c58 <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMUP3ESC+0x19c>
		velocity_table_[i] = 0;
 8002c3c:	8afb      	ldrh	r3, [r7, #22]
 8002c3e:	68fa      	ldr	r2, [r7, #12]
 8002c40:	f503 6383 	add.w	r3, r3, #1048	; 0x418
 8002c44:	009b      	lsls	r3, r3, #2
 8002c46:	4413      	add	r3, r2
 8002c48:	3304      	adds	r3, #4
 8002c4a:	f04f 0200 	mov.w	r2, #0
 8002c4e:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < LOG_DATA_SIZE_DIS; i++){
 8002c50:	8afb      	ldrh	r3, [r7, #22]
 8002c52:	3301      	adds	r3, #1
 8002c54:	82fb      	strh	r3, [r7, #22]
 8002c56:	e7ed      	b.n	8002c34 <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMUP3ESC+0x178>
	}
	for(uint16_t i = 0; i < CROSSLINE_SIZE; i++){
 8002c58:	2300      	movs	r3, #0
 8002c5a:	82bb      	strh	r3, [r7, #20]
 8002c5c:	8abb      	ldrh	r3, [r7, #20]
 8002c5e:	2b63      	cmp	r3, #99	; 0x63
 8002c60:	d80d      	bhi.n	8002c7e <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMUP3ESC+0x1c2>
		crossline_distance_[i] = 0;
 8002c62:	8abb      	ldrh	r3, [r7, #20]
 8002c64:	68fa      	ldr	r2, [r7, #12]
 8002c66:	f603 0302 	addw	r3, r3, #2050	; 0x802
 8002c6a:	009b      	lsls	r3, r3, #2
 8002c6c:	4413      	add	r3, r2
 8002c6e:	3304      	adds	r3, #4
 8002c70:	f04f 0200 	mov.w	r2, #0
 8002c74:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < CROSSLINE_SIZE; i++){
 8002c76:	8abb      	ldrh	r3, [r7, #20]
 8002c78:	3301      	adds	r3, #1
 8002c7a:	82bb      	strh	r3, [r7, #20]
 8002c7c:	e7ee      	b.n	8002c5c <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMUP3ESC+0x1a0>
	}
	for(uint16_t i = 0; i < SIDELINE_SIZE; i++){
 8002c7e:	2300      	movs	r3, #0
 8002c80:	827b      	strh	r3, [r7, #18]
 8002c82:	8a7b      	ldrh	r3, [r7, #18]
 8002c84:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002c88:	d20d      	bcs.n	8002ca6 <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMUP3ESC+0x1ea>
		sideline_distance_[i] = 0;
 8002c8a:	8a7b      	ldrh	r3, [r7, #18]
 8002c8c:	68fa      	ldr	r2, [r7, #12]
 8002c8e:	f603 0366 	addw	r3, r3, #2150	; 0x866
 8002c92:	009b      	lsls	r3, r3, #2
 8002c94:	4413      	add	r3, r2
 8002c96:	3304      	adds	r3, #4
 8002c98:	f04f 0200 	mov.w	r2, #0
 8002c9c:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < SIDELINE_SIZE; i++){
 8002c9e:	8a7b      	ldrh	r3, [r7, #18]
 8002ca0:	3301      	adds	r3, #1
 8002ca2:	827b      	strh	r3, [r7, #18]
 8002ca4:	e7ed      	b.n	8002c82 <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMUP3ESC+0x1c6>
	}
	for(uint16_t i = 0; i < SIDELINE_SIZE; i++){
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	823b      	strh	r3, [r7, #16]
 8002caa:	8a3b      	ldrh	r3, [r7, #16]
 8002cac:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002cb0:	d20d      	bcs.n	8002cce <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMUP3ESC+0x212>
		all_sideline_distance_[i] = 0;
 8002cb2:	8a3b      	ldrh	r3, [r7, #16]
 8002cb4:	68fa      	ldr	r2, [r7, #12]
 8002cb6:	f603 235a 	addw	r3, r3, #2650	; 0xa5a
 8002cba:	009b      	lsls	r3, r3, #2
 8002cbc:	4413      	add	r3, r2
 8002cbe:	3304      	adds	r3, #4
 8002cc0:	f04f 0200 	mov.w	r2, #0
 8002cc4:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < SIDELINE_SIZE; i++){
 8002cc6:	8a3b      	ldrh	r3, [r7, #16]
 8002cc8:	3301      	adds	r3, #1
 8002cca:	823b      	strh	r3, [r7, #16]
 8002ccc:	e7ed      	b.n	8002caa <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMUP3ESC+0x1ee>
	}
}
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	371c      	adds	r7, #28
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cda:	4770      	bx	lr
 8002cdc:	0000      	movs	r0, r0
	...

08002ce0 <_ZN9LineTrace9calcErrorEv>:

// ---------------------------------------------------------------------------------------------------//
// -------------------------------------Sensor angle based line following --------------------------//
// ---------------------------------------------------------------------------------------------------//
float LineTrace::calcError()
{
 8002ce0:	b5b0      	push	{r4, r5, r7, lr}
 8002ce2:	b084      	sub	sp, #16
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	6078      	str	r0, [r7, #4]
	/*
	float diff = (line_sensor_->sensor[0] + line_sensor_->sensor[1] + line_sensor_->sensor[2] + line_sensor_->sensor[3] + line_sensor_->sensor[4] + line_sensor_->sensor[5] + line_sensor_->sensor[6])
			- (line_sensor_->sensor[7] + line_sensor_->sensor[8] + line_sensor_->sensor[9] + line_sensor_->sensor[10] + line_sensor_->sensor[11] + line_sensor_->sensor[12] + line_sensor_->sensor[13]);
	*/

	float diff = (line_sensor_->sensor[3] + line_sensor_->sensor[4] + line_sensor_->sensor[5])
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	685b      	ldr	r3, [r3, #4]
 8002cec:	ed93 7ab3 	vldr	s14, [r3, #716]	; 0x2cc
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	685b      	ldr	r3, [r3, #4]
 8002cf4:	edd3 7ab4 	vldr	s15, [r3, #720]	; 0x2d0
 8002cf8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	685b      	ldr	r3, [r3, #4]
 8002d00:	edd3 7ab5 	vldr	s15, [r3, #724]	; 0x2d4
 8002d04:	ee37 7a27 	vadd.f32	s14, s14, s15
			- (line_sensor_->sensor[8] + line_sensor_->sensor[9] + line_sensor_->sensor[10]);
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	685b      	ldr	r3, [r3, #4]
 8002d0c:	edd3 6ab8 	vldr	s13, [r3, #736]	; 0x2e0
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	685b      	ldr	r3, [r3, #4]
 8002d14:	edd3 7ab9 	vldr	s15, [r3, #740]	; 0x2e4
 8002d18:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	685b      	ldr	r3, [r3, #4]
 8002d20:	edd3 7aba 	vldr	s15, [r3, #744]	; 0x2e8
 8002d24:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002d28:	ee77 7a67 	vsub.f32	s15, s14, s15
	float diff = (line_sensor_->sensor[3] + line_sensor_->sensor[4] + line_sensor_->sensor[5])
 8002d2c:	edc7 7a03 	vstr	s15, [r7, #12]
	mon_diff = diff;
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	4a1d      	ldr	r2, [pc, #116]	; (8002da8 <_ZN9LineTrace9calcErrorEv+0xc8>)
 8002d34:	6013      	str	r3, [r2, #0]

	diff = ((R_DIFF)*(diff) + (1.0 - (R_DIFF))* (pre_diff));
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	4618      	mov	r0, r3
 8002d3a:	f7fd fc1d 	bl	8000578 <__aeabi_f2d>
 8002d3e:	a316      	add	r3, pc, #88	; (adr r3, 8002d98 <_ZN9LineTrace9calcErrorEv+0xb8>)
 8002d40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d44:	f7fd fc70 	bl	8000628 <__aeabi_dmul>
 8002d48:	4603      	mov	r3, r0
 8002d4a:	460c      	mov	r4, r1
 8002d4c:	4625      	mov	r5, r4
 8002d4e:	461c      	mov	r4, r3
 8002d50:	4b16      	ldr	r3, [pc, #88]	; (8002dac <_ZN9LineTrace9calcErrorEv+0xcc>)
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	4618      	mov	r0, r3
 8002d56:	f7fd fc0f 	bl	8000578 <__aeabi_f2d>
 8002d5a:	a311      	add	r3, pc, #68	; (adr r3, 8002da0 <_ZN9LineTrace9calcErrorEv+0xc0>)
 8002d5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d60:	f7fd fc62 	bl	8000628 <__aeabi_dmul>
 8002d64:	4602      	mov	r2, r0
 8002d66:	460b      	mov	r3, r1
 8002d68:	4620      	mov	r0, r4
 8002d6a:	4629      	mov	r1, r5
 8002d6c:	f7fd faa6 	bl	80002bc <__adddf3>
 8002d70:	4603      	mov	r3, r0
 8002d72:	460c      	mov	r4, r1
 8002d74:	4618      	mov	r0, r3
 8002d76:	4621      	mov	r1, r4
 8002d78:	f7fd ff4e 	bl	8000c18 <__aeabi_d2f>
 8002d7c:	4603      	mov	r3, r0
 8002d7e:	60fb      	str	r3, [r7, #12]
	//mon_diff_lpf = diff;

	pre_diff = diff;
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	4a0a      	ldr	r2, [pc, #40]	; (8002dac <_ZN9LineTrace9calcErrorEv+0xcc>)
 8002d84:	6013      	str	r3, [r2, #0]

	return diff;
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	ee07 3a90 	vmov	s15, r3

}
 8002d8c:	eeb0 0a67 	vmov.f32	s0, s15
 8002d90:	3710      	adds	r7, #16
 8002d92:	46bd      	mov	sp, r7
 8002d94:	bdb0      	pop	{r4, r5, r7, pc}
 8002d96:	bf00      	nop
 8002d98:	47ae147b 	.word	0x47ae147b
 8002d9c:	3fb47ae1 	.word	0x3fb47ae1
 8002da0:	d70a3d71 	.word	0xd70a3d71
 8002da4:	3fed70a3 	.word	0x3fed70a3
 8002da8:	20000290 	.word	0x20000290
 8002dac:	200002b0 	.word	0x200002b0

08002db0 <_ZN9LineTrace8pidTraceEv>:
}
// ---------------------------------------------------------------------------------------------------//
// ----------------------------------Standar line following ------------------------------------------//
// ---------------------------------------------------------------------------------------------------//
void LineTrace::pidTrace()
{
 8002db0:	b5b0      	push	{r4, r5, r7, lr}
 8002db2:	b086      	sub	sp, #24
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	6078      	str	r0, [r7, #4]
	float diff = calcError();
 8002db8:	6878      	ldr	r0, [r7, #4]
 8002dba:	f7ff ff91 	bl	8002ce0 <_ZN9LineTrace9calcErrorEv>
 8002dbe:	ed87 0a05 	vstr	s0, [r7, #20]
	static float pre_diff = 0;
	float p, d;
	static float i;

	if(i_reset_flag_ == true){
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d007      	beq.n	8002ddc <_ZN9LineTrace8pidTraceEv+0x2c>
		i = 0;
 8002dcc:	4b3c      	ldr	r3, [pc, #240]	; (8002ec0 <_ZN9LineTrace8pidTraceEv+0x110>)
 8002dce:	f04f 0200 	mov.w	r2, #0
 8002dd2:	601a      	str	r2, [r3, #0]
		i_reset_flag_ = false;
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
	}

	p = kp_ * diff;
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8002de2:	ed97 7a05 	vldr	s14, [r7, #20]
 8002de6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002dea:	edc7 7a04 	vstr	s15, [r7, #16]
	d = kd_ * (diff - pre_diff) / DELTA_T;
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 8002df4:	4b33      	ldr	r3, [pc, #204]	; (8002ec4 <_ZN9LineTrace8pidTraceEv+0x114>)
 8002df6:	edd3 7a00 	vldr	s15, [r3]
 8002dfa:	edd7 6a05 	vldr	s13, [r7, #20]
 8002dfe:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002e02:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e06:	ee17 0a90 	vmov	r0, s15
 8002e0a:	f7fd fbb5 	bl	8000578 <__aeabi_f2d>
 8002e0e:	a32a      	add	r3, pc, #168	; (adr r3, 8002eb8 <_ZN9LineTrace8pidTraceEv+0x108>)
 8002e10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e14:	f7fd fd32 	bl	800087c <__aeabi_ddiv>
 8002e18:	4603      	mov	r3, r0
 8002e1a:	460c      	mov	r4, r1
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	4621      	mov	r1, r4
 8002e20:	f7fd fefa 	bl	8000c18 <__aeabi_d2f>
 8002e24:	4603      	mov	r3, r0
 8002e26:	60fb      	str	r3, [r7, #12]
	i += ki_ * diff * DELTA_T;
 8002e28:	4b25      	ldr	r3, [pc, #148]	; (8002ec0 <_ZN9LineTrace8pidTraceEv+0x110>)
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	4618      	mov	r0, r3
 8002e2e:	f7fd fba3 	bl	8000578 <__aeabi_f2d>
 8002e32:	4604      	mov	r4, r0
 8002e34:	460d      	mov	r5, r1
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 8002e3c:	edd7 7a05 	vldr	s15, [r7, #20]
 8002e40:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e44:	ee17 0a90 	vmov	r0, s15
 8002e48:	f7fd fb96 	bl	8000578 <__aeabi_f2d>
 8002e4c:	a31a      	add	r3, pc, #104	; (adr r3, 8002eb8 <_ZN9LineTrace8pidTraceEv+0x108>)
 8002e4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e52:	f7fd fbe9 	bl	8000628 <__aeabi_dmul>
 8002e56:	4602      	mov	r2, r0
 8002e58:	460b      	mov	r3, r1
 8002e5a:	4620      	mov	r0, r4
 8002e5c:	4629      	mov	r1, r5
 8002e5e:	f7fd fa2d 	bl	80002bc <__adddf3>
 8002e62:	4603      	mov	r3, r0
 8002e64:	460c      	mov	r4, r1
 8002e66:	4618      	mov	r0, r3
 8002e68:	4621      	mov	r1, r4
 8002e6a:	f7fd fed5 	bl	8000c18 <__aeabi_d2f>
 8002e6e:	4602      	mov	r2, r0
 8002e70:	4b13      	ldr	r3, [pc, #76]	; (8002ec0 <_ZN9LineTrace8pidTraceEv+0x110>)
 8002e72:	601a      	str	r2, [r3, #0]

	float rotation_ratio = p + d + i;
 8002e74:	ed97 7a04 	vldr	s14, [r7, #16]
 8002e78:	edd7 7a03 	vldr	s15, [r7, #12]
 8002e7c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002e80:	4b0f      	ldr	r3, [pc, #60]	; (8002ec0 <_ZN9LineTrace8pidTraceEv+0x110>)
 8002e82:	edd3 7a00 	vldr	s15, [r3]
 8002e86:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e8a:	edc7 7a02 	vstr	s15, [r7, #8]

	velocity_ctrl_->setTranslationVelocityOnly(target_velocity_, rotation_ratio);
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	689a      	ldr	r2, [r3, #8]
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	edd3 7a29 	vldr	s15, [r3, #164]	; 0xa4
 8002e98:	edd7 0a02 	vldr	s1, [r7, #8]
 8002e9c:	eeb0 0a67 	vmov.f32	s0, s15
 8002ea0:	4610      	mov	r0, r2
 8002ea2:	f003 f86d 	bl	8005f80 <_ZN12VelocityCtrl26setTranslationVelocityOnlyEff>

	pre_diff = diff;
 8002ea6:	4a07      	ldr	r2, [pc, #28]	; (8002ec4 <_ZN9LineTrace8pidTraceEv+0x114>)
 8002ea8:	697b      	ldr	r3, [r7, #20]
 8002eaa:	6013      	str	r3, [r2, #0]

}
 8002eac:	bf00      	nop
 8002eae:	3718      	adds	r7, #24
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	bdb0      	pop	{r4, r5, r7, pc}
 8002eb4:	f3af 8000 	nop.w
 8002eb8:	d2f1a9fc 	.word	0xd2f1a9fc
 8002ebc:	3f50624d 	.word	0x3f50624d
 8002ec0:	200002b8 	.word	0x200002b8
 8002ec4:	200002b4 	.word	0x200002b4

08002ec8 <_ZN9LineTrace11loggerStartEv>:

// ---------------------------------------------------------------------------------------//
// -------------------------------------Logging-------------------------------------------//
// ---------------------------------------------------------------------------------------//
void LineTrace::loggerStart()
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	b082      	sub	sp, #8
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	6078      	str	r0, [r7, #4]
	encoder_->clearDistance10mm();
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	695b      	ldr	r3, [r3, #20]
 8002ed4:	4618      	mov	r0, r3
 8002ed6:	f7fe fc23 	bl	8001720 <_ZN7Encoder17clearDistance10mmEv>
	odometry_->clearPotition();
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	699b      	ldr	r3, [r3, #24]
 8002ede:	4618      	mov	r0, r3
 8002ee0:	f002 f96e 	bl	80051c0 <_ZN8Odometry13clearPotitionEv>
	logger_->resetLogs2();
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	69db      	ldr	r3, [r3, #28]
 8002ee8:	4618      	mov	r0, r3
 8002eea:	f001 fe86 	bl	8004bfa <_ZN6Logger10resetLogs2Ev>

	logging_flag_ = true;
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	2201      	movs	r2, #1
 8002ef2:	f883 20bc 	strb.w	r2, [r3, #188]	; 0xbc
}
 8002ef6:	bf00      	nop
 8002ef8:	3708      	adds	r7, #8
 8002efa:	46bd      	mov	sp, r7
 8002efc:	bd80      	pop	{r7, pc}

08002efe <_ZN9LineTrace10loggerStopEv>:

void LineTrace::loggerStop()
{
 8002efe:	b580      	push	{r7, lr}
 8002f00:	b082      	sub	sp, #8
 8002f02:	af00      	add	r7, sp, #0
 8002f04:	6078      	str	r0, [r7, #4]
	logger_->stop();
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	69db      	ldr	r3, [r3, #28]
 8002f0a:	4618      	mov	r0, r3
 8002f0c:	f001 fee5 	bl	8004cda <_ZN6Logger4stopEv>
	logging_flag_ = false;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	2200      	movs	r2, #0
 8002f14:	f883 20bc 	strb.w	r2, [r3, #188]	; 0xbc
}
 8002f18:	bf00      	nop
 8002f1a:	3708      	adds	r7, #8
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	bd80      	pop	{r7, pc}

08002f20 <_ZN9LineTrace22storeCrossLineDistanceEv>:

void LineTrace::storeCrossLineDistance()
{
 8002f20:	b590      	push	{r4, r7, lr}
 8002f22:	b083      	sub	sp, #12
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]
	crossline_distance_[crossline_idx_] = encoder_->getTotalDistance();
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	695a      	ldr	r2, [r3, #20]
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	f503 5344 	add.w	r3, r3, #12544	; 0x3100
 8002f32:	333c      	adds	r3, #60	; 0x3c
 8002f34:	881b      	ldrh	r3, [r3, #0]
 8002f36:	461c      	mov	r4, r3
 8002f38:	4610      	mov	r0, r2
 8002f3a:	f7fe fbd3 	bl	80016e4 <_ZN7Encoder16getTotalDistanceEv>
 8002f3e:	eef0 7a40 	vmov.f32	s15, s0
 8002f42:	687a      	ldr	r2, [r7, #4]
 8002f44:	f604 0302 	addw	r3, r4, #2050	; 0x802
 8002f48:	009b      	lsls	r3, r3, #2
 8002f4a:	4413      	add	r3, r2
 8002f4c:	3304      	adds	r3, #4
 8002f4e:	edc3 7a00 	vstr	s15, [r3]
	crossline_idx_++;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	f503 5344 	add.w	r3, r3, #12544	; 0x3100
 8002f58:	333c      	adds	r3, #60	; 0x3c
 8002f5a:	881b      	ldrh	r3, [r3, #0]
 8002f5c:	3301      	adds	r3, #1
 8002f5e:	b29a      	uxth	r2, r3
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	f503 5344 	add.w	r3, r3, #12544	; 0x3100
 8002f66:	333c      	adds	r3, #60	; 0x3c
 8002f68:	801a      	strh	r2, [r3, #0]

	if(crossline_idx_ >= CROSSLINE_SIZE) crossline_idx_ = CROSSLINE_SIZE - 1;
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	f503 5344 	add.w	r3, r3, #12544	; 0x3100
 8002f70:	333c      	adds	r3, #60	; 0x3c
 8002f72:	881b      	ldrh	r3, [r3, #0]
 8002f74:	2b63      	cmp	r3, #99	; 0x63
 8002f76:	d905      	bls.n	8002f84 <_ZN9LineTrace22storeCrossLineDistanceEv+0x64>
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	f503 5344 	add.w	r3, r3, #12544	; 0x3100
 8002f7e:	333c      	adds	r3, #60	; 0x3c
 8002f80:	2263      	movs	r2, #99	; 0x63
 8002f82:	801a      	strh	r2, [r3, #0]
}
 8002f84:	bf00      	nop
 8002f86:	370c      	adds	r7, #12
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	bd90      	pop	{r4, r7, pc}

08002f8c <_ZN9LineTrace21storeSideLineDistanceEv>:

void LineTrace::storeSideLineDistance()
{
 8002f8c:	b590      	push	{r4, r7, lr}
 8002f8e:	b083      	sub	sp, #12
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	6078      	str	r0, [r7, #4]
	sideline_distance_[sideline_idx_] = encoder_->getTotalDistance();
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	695a      	ldr	r2, [r3, #20]
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	f503 5344 	add.w	r3, r3, #12544	; 0x3100
 8002f9e:	333e      	adds	r3, #62	; 0x3e
 8002fa0:	881b      	ldrh	r3, [r3, #0]
 8002fa2:	461c      	mov	r4, r3
 8002fa4:	4610      	mov	r0, r2
 8002fa6:	f7fe fb9d 	bl	80016e4 <_ZN7Encoder16getTotalDistanceEv>
 8002faa:	eef0 7a40 	vmov.f32	s15, s0
 8002fae:	687a      	ldr	r2, [r7, #4]
 8002fb0:	f604 0366 	addw	r3, r4, #2150	; 0x866
 8002fb4:	009b      	lsls	r3, r3, #2
 8002fb6:	4413      	add	r3, r2
 8002fb8:	3304      	adds	r3, #4
 8002fba:	edc3 7a00 	vstr	s15, [r3]
	sideline_idx_++;
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	f503 5344 	add.w	r3, r3, #12544	; 0x3100
 8002fc4:	333e      	adds	r3, #62	; 0x3e
 8002fc6:	881b      	ldrh	r3, [r3, #0]
 8002fc8:	3301      	adds	r3, #1
 8002fca:	b29a      	uxth	r2, r3
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	f503 5344 	add.w	r3, r3, #12544	; 0x3100
 8002fd2:	333e      	adds	r3, #62	; 0x3e
 8002fd4:	801a      	strh	r2, [r3, #0]

	if(sideline_idx_ >= SIDELINE_SIZE) sideline_idx_ = SIDELINE_SIZE - 1;
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	f503 5344 	add.w	r3, r3, #12544	; 0x3100
 8002fdc:	333e      	adds	r3, #62	; 0x3e
 8002fde:	881b      	ldrh	r3, [r3, #0]
 8002fe0:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002fe4:	d306      	bcc.n	8002ff4 <_ZN9LineTrace21storeSideLineDistanceEv+0x68>
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	f503 5344 	add.w	r3, r3, #12544	; 0x3100
 8002fec:	333e      	adds	r3, #62	; 0x3e
 8002fee:	f240 12f3 	movw	r2, #499	; 0x1f3
 8002ff2:	801a      	strh	r2, [r3, #0]
}
 8002ff4:	bf00      	nop
 8002ff6:	370c      	adds	r7, #12
 8002ff8:	46bd      	mov	sp, r7
 8002ffa:	bd90      	pop	{r4, r7, pc}

08002ffc <_ZN9LineTrace9storeLogsEv>:

	if(all_sideline_idx_ >= SIDELINE_SIZE) all_sideline_idx_ = SIDELINE_SIZE - 1;
}

void LineTrace::storeLogs()
{
 8002ffc:	b590      	push	{r4, r7, lr}
 8002ffe:	ed2d 8b02 	vpush	{d8}
 8003002:	b083      	sub	sp, #12
 8003004:	af00      	add	r7, sp, #0
 8003006:	6078      	str	r0, [r7, #4]
	if(logging_flag_ == true){
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	f893 30bc 	ldrb.w	r3, [r3, #188]	; 0xbc
 800300e:	2b00      	cmp	r3, #0
 8003010:	d046      	beq.n	80030a0 <_ZN9LineTrace9storeLogsEv+0xa4>
		if(mode_selector_ == FIRST_RUNNING)
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8003018:	3308      	adds	r3, #8
 800301a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800301e:	2b00      	cmp	r3, #0
 8003020:	d11c      	bne.n	800305c <_ZN9LineTrace9storeLogsEv+0x60>
			logger_->storeDistanceAndTheta(encoder_->getDistance10mm(), odometry_->getTheta());
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	69dc      	ldr	r4, [r3, #28]
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	695b      	ldr	r3, [r3, #20]
 800302a:	4618      	mov	r0, r3
 800302c:	f7fe fb4b 	bl	80016c6 <_ZN7Encoder15getDistance10mmEv>
 8003030:	eeb0 8a40 	vmov.f32	s16, s0
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	699b      	ldr	r3, [r3, #24]
 8003038:	4618      	mov	r0, r3
 800303a:	f002 f8b0 	bl	800519e <_ZN8Odometry8getThetaEv>
 800303e:	ec53 2b10 	vmov	r2, r3, d0
 8003042:	4610      	mov	r0, r2
 8003044:	4619      	mov	r1, r3
 8003046:	f7fd fde7 	bl	8000c18 <__aeabi_d2f>
 800304a:	4603      	mov	r3, r0
 800304c:	ee00 3a90 	vmov	s1, r3
 8003050:	eeb0 0a48 	vmov.f32	s0, s16
 8003054:	4620      	mov	r0, r4
 8003056:	f001 fc72 	bl	800493e <_ZN6Logger21storeDistanceAndThetaEff>
 800305a:	e01b      	b.n	8003094 <_ZN9LineTrace9storeLogsEv+0x98>
		else
			//logger_->storeDistanceAndTheta2(encoder_->getDistance10mm(), odometry_->getTheta());
			//logger_->storeDistanceAndTheta2(encoder_->getTotalDistance(), odometry_->getTheta());
			logger_->storeDistanceAndTheta2(velocity_ctrl_->getCurrentVelocity(), odometry_->getTheta());
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	69dc      	ldr	r4, [r3, #28]
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	689b      	ldr	r3, [r3, #8]
 8003064:	4618      	mov	r0, r3
 8003066:	f003 f813 	bl	8006090 <_ZN12VelocityCtrl18getCurrentVelocityEv>
 800306a:	eeb0 8a40 	vmov.f32	s16, s0
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	699b      	ldr	r3, [r3, #24]
 8003072:	4618      	mov	r0, r3
 8003074:	f002 f893 	bl	800519e <_ZN8Odometry8getThetaEv>
 8003078:	ec53 2b10 	vmov	r2, r3, d0
 800307c:	4610      	mov	r0, r2
 800307e:	4619      	mov	r1, r3
 8003080:	f7fd fdca 	bl	8000c18 <__aeabi_d2f>
 8003084:	4603      	mov	r3, r0
 8003086:	ee00 3a90 	vmov	s1, r3
 800308a:	eeb0 0a48 	vmov.f32	s0, s16
 800308e:	4620      	mov	r0, r4
 8003090:	f001 fc97 	bl	80049c2 <_ZN6Logger22storeDistanceAndTheta2Eff>

		mon_store_cnt++;
 8003094:	4b05      	ldr	r3, [pc, #20]	; (80030ac <_ZN9LineTrace9storeLogsEv+0xb0>)
 8003096:	881b      	ldrh	r3, [r3, #0]
 8003098:	3301      	adds	r3, #1
 800309a:	b29a      	uxth	r2, r3
 800309c:	4b03      	ldr	r3, [pc, #12]	; (80030ac <_ZN9LineTrace9storeLogsEv+0xb0>)
 800309e:	801a      	strh	r2, [r3, #0]
	}
}
 80030a0:	bf00      	nop
 80030a2:	370c      	adds	r7, #12
 80030a4:	46bd      	mov	sp, r7
 80030a6:	ecbd 8b02 	vpop	{d8}
 80030aa:	bd90      	pop	{r4, r7, pc}
 80030ac:	20000294 	.word	0x20000294

080030b0 <_ZN9LineTrace36correctionTotalDistanceFromCrossLineEv>:

// ---------------------------------------------------------------------------------------------------//
// ----------------------------------Position correction----------------------------------------------//
// ---------------------------------------------------------------------------------------------------//
void LineTrace::correctionTotalDistanceFromCrossLine()
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b082      	sub	sp, #8
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
	encoder_->setTotalDistance(crossline_distance_[crossline_idx_]);
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	6959      	ldr	r1, [r3, #20]
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	f503 5344 	add.w	r3, r3, #12544	; 0x3100
 80030c2:	333c      	adds	r3, #60	; 0x3c
 80030c4:	881b      	ldrh	r3, [r3, #0]
 80030c6:	687a      	ldr	r2, [r7, #4]
 80030c8:	f603 0302 	addw	r3, r3, #2050	; 0x802
 80030cc:	009b      	lsls	r3, r3, #2
 80030ce:	4413      	add	r3, r2
 80030d0:	3304      	adds	r3, #4
 80030d2:	edd3 7a00 	vldr	s15, [r3]
 80030d6:	eeb0 0a67 	vmov.f32	s0, s15
 80030da:	4608      	mov	r0, r1
 80030dc:	f7fe fb11 	bl	8001702 <_ZN7Encoder16setTotalDistanceEf>
	crossline_idx_++;
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	f503 5344 	add.w	r3, r3, #12544	; 0x3100
 80030e6:	333c      	adds	r3, #60	; 0x3c
 80030e8:	881b      	ldrh	r3, [r3, #0]
 80030ea:	3301      	adds	r3, #1
 80030ec:	b29a      	uxth	r2, r3
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	f503 5344 	add.w	r3, r3, #12544	; 0x3100
 80030f4:	333c      	adds	r3, #60	; 0x3c
 80030f6:	801a      	strh	r2, [r3, #0]

	if(crossline_idx_ >= CROSSLINE_SIZE) crossline_idx_ = CROSSLINE_SIZE - 1;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	f503 5344 	add.w	r3, r3, #12544	; 0x3100
 80030fe:	333c      	adds	r3, #60	; 0x3c
 8003100:	881b      	ldrh	r3, [r3, #0]
 8003102:	2b63      	cmp	r3, #99	; 0x63
 8003104:	d905      	bls.n	8003112 <_ZN9LineTrace36correctionTotalDistanceFromCrossLineEv+0x62>
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	f503 5344 	add.w	r3, r3, #12544	; 0x3100
 800310c:	333c      	adds	r3, #60	; 0x3c
 800310e:	2263      	movs	r2, #99	; 0x63
 8003110:	801a      	strh	r2, [r3, #0]

}
 8003112:	bf00      	nop
 8003114:	3708      	adds	r7, #8
 8003116:	46bd      	mov	sp, r7
 8003118:	bd80      	pop	{r7, pc}
	...

0800311c <_ZN9LineTrace37correctionTotalDistanceFromSideMarkerEv>:

void LineTrace::correctionTotalDistanceFromSideMarker()
{
 800311c:	b580      	push	{r7, lr}
 800311e:	b086      	sub	sp, #24
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]
	for(uint16_t i = 0; i < SIDELINE_SIZE; i++){
 8003124:	2300      	movs	r3, #0
 8003126:	82fb      	strh	r3, [r7, #22]
 8003128:	8afb      	ldrh	r3, [r7, #22]
 800312a:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800312e:	d237      	bcs.n	80031a0 <_ZN9LineTrace37correctionTotalDistanceFromSideMarkerEv+0x84>
		float temp_sideline_distance = sideline_distance_[i];
 8003130:	8afb      	ldrh	r3, [r7, #22]
 8003132:	687a      	ldr	r2, [r7, #4]
 8003134:	f603 0366 	addw	r3, r3, #2150	; 0x866
 8003138:	009b      	lsls	r3, r3, #2
 800313a:	4413      	add	r3, r2
 800313c:	3304      	adds	r3, #4
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	613b      	str	r3, [r7, #16]
		float diff = abs(temp_sideline_distance - encoder_->getTotalDistance());
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	695b      	ldr	r3, [r3, #20]
 8003146:	4618      	mov	r0, r3
 8003148:	f7fe facc 	bl	80016e4 <_ZN7Encoder16getTotalDistanceEv>
 800314c:	eeb0 7a40 	vmov.f32	s14, s0
 8003150:	edd7 7a04 	vldr	s15, [r7, #16]
 8003154:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003158:	eeb0 0a67 	vmov.f32	s0, s15
 800315c:	f7ff fc9e 	bl	8002a9c <_ZSt3absf>
 8003160:	ed87 0a03 	vstr	s0, [r7, #12]
		if(diff <= 80){
 8003164:	edd7 7a03 	vldr	s15, [r7, #12]
 8003168:	ed9f 7a17 	vldr	s14, [pc, #92]	; 80031c8 <_ZN9LineTrace37correctionTotalDistanceFromSideMarkerEv+0xac>
 800316c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003170:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003174:	d810      	bhi.n	8003198 <_ZN9LineTrace37correctionTotalDistanceFromSideMarkerEv+0x7c>
			encoder_->setTotalDistance(sideline_distance_[i]);
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	6959      	ldr	r1, [r3, #20]
 800317a:	8afb      	ldrh	r3, [r7, #22]
 800317c:	687a      	ldr	r2, [r7, #4]
 800317e:	f603 0366 	addw	r3, r3, #2150	; 0x866
 8003182:	009b      	lsls	r3, r3, #2
 8003184:	4413      	add	r3, r2
 8003186:	3304      	adds	r3, #4
 8003188:	edd3 7a00 	vldr	s15, [r3]
 800318c:	eeb0 0a67 	vmov.f32	s0, s15
 8003190:	4608      	mov	r0, r1
 8003192:	f7fe fab6 	bl	8001702 <_ZN7Encoder16setTotalDistanceEf>
			break;
 8003196:	e003      	b.n	80031a0 <_ZN9LineTrace37correctionTotalDistanceFromSideMarkerEv+0x84>
	for(uint16_t i = 0; i < SIDELINE_SIZE; i++){
 8003198:	8afb      	ldrh	r3, [r7, #22]
 800319a:	3301      	adds	r3, #1
 800319c:	82fb      	strh	r3, [r7, #22]
 800319e:	e7c3      	b.n	8003128 <_ZN9LineTrace37correctionTotalDistanceFromSideMarkerEv+0xc>
		}
	}

	if(sideline_idx_ >= SIDELINE_SIZE) sideline_idx_ = SIDELINE_SIZE - 1;
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	f503 5344 	add.w	r3, r3, #12544	; 0x3100
 80031a6:	333e      	adds	r3, #62	; 0x3e
 80031a8:	881b      	ldrh	r3, [r3, #0]
 80031aa:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80031ae:	d306      	bcc.n	80031be <_ZN9LineTrace37correctionTotalDistanceFromSideMarkerEv+0xa2>
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	f503 5344 	add.w	r3, r3, #12544	; 0x3100
 80031b6:	333e      	adds	r3, #62	; 0x3e
 80031b8:	f240 12f3 	movw	r2, #499	; 0x1f3
 80031bc:	801a      	strh	r2, [r3, #0]

}
 80031be:	bf00      	nop
 80031c0:	3718      	adds	r7, #24
 80031c2:	46bd      	mov	sp, r7
 80031c4:	bd80      	pop	{r7, pc}
 80031c6:	bf00      	nop
 80031c8:	42a00000 	.word	0x42a00000

080031cc <_ZN9LineTrace15radius2VelocityEf>:

// ---------------------------------------------------------------------------------------------------//
// ------------------------ Acceleration / deceleration processing------------------------------------//
// ---------------------------------------------------------------------------------------------------//
float LineTrace::radius2Velocity(float radius)
{
 80031cc:	b480      	push	{r7}
 80031ce:	b085      	sub	sp, #20
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
 80031d4:	ed87 0a00 	vstr	s0, [r7]
	float velocity;

	if(mode_selector_ == SECOND_RUNNING){
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 80031de:	3308      	adds	r3, #8
 80031e0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80031e4:	2b01      	cmp	r3, #1
 80031e6:	d143      	bne.n	8003270 <_ZN9LineTrace15radius2VelocityEf+0xa4>
		if(radius < 300) velocity = min_velocity_;
 80031e8:	edd7 7a00 	vldr	s15, [r7]
 80031ec:	ed9f 7a46 	vldr	s14, [pc, #280]	; 8003308 <_ZN9LineTrace15radius2VelocityEf+0x13c>
 80031f0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80031f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031f8:	d504      	bpl.n	8003204 <_ZN9LineTrace15radius2VelocityEf+0x38>
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8003200:	60fb      	str	r3, [r7, #12]
 8003202:	e076      	b.n	80032f2 <_ZN9LineTrace15radius2VelocityEf+0x126>
		else if(radius < 800) velocity = 1.7;
 8003204:	edd7 7a00 	vldr	s15, [r7]
 8003208:	ed9f 7a40 	vldr	s14, [pc, #256]	; 800330c <_ZN9LineTrace15radius2VelocityEf+0x140>
 800320c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003210:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003214:	d502      	bpl.n	800321c <_ZN9LineTrace15radius2VelocityEf+0x50>
 8003216:	4b3e      	ldr	r3, [pc, #248]	; (8003310 <_ZN9LineTrace15radius2VelocityEf+0x144>)
 8003218:	60fb      	str	r3, [r7, #12]
 800321a:	e06a      	b.n	80032f2 <_ZN9LineTrace15radius2VelocityEf+0x126>
		else if(radius < 1000) velocity = 2.0;
 800321c:	edd7 7a00 	vldr	s15, [r7]
 8003220:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 8003314 <_ZN9LineTrace15radius2VelocityEf+0x148>
 8003224:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003228:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800322c:	d503      	bpl.n	8003236 <_ZN9LineTrace15radius2VelocityEf+0x6a>
 800322e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003232:	60fb      	str	r3, [r7, #12]
 8003234:	e05d      	b.n	80032f2 <_ZN9LineTrace15radius2VelocityEf+0x126>
		else if(radius < 1500) velocity = 2.3;
 8003236:	edd7 7a00 	vldr	s15, [r7]
 800323a:	ed9f 7a37 	vldr	s14, [pc, #220]	; 8003318 <_ZN9LineTrace15radius2VelocityEf+0x14c>
 800323e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003242:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003246:	d502      	bpl.n	800324e <_ZN9LineTrace15radius2VelocityEf+0x82>
 8003248:	4b34      	ldr	r3, [pc, #208]	; (800331c <_ZN9LineTrace15radius2VelocityEf+0x150>)
 800324a:	60fb      	str	r3, [r7, #12]
 800324c:	e051      	b.n	80032f2 <_ZN9LineTrace15radius2VelocityEf+0x126>
		else if(radius < 2000) velocity = 2.5;
 800324e:	edd7 7a00 	vldr	s15, [r7]
 8003252:	ed9f 7a33 	vldr	s14, [pc, #204]	; 8003320 <_ZN9LineTrace15radius2VelocityEf+0x154>
 8003256:	eef4 7ac7 	vcmpe.f32	s15, s14
 800325a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800325e:	d502      	bpl.n	8003266 <_ZN9LineTrace15radius2VelocityEf+0x9a>
 8003260:	4b30      	ldr	r3, [pc, #192]	; (8003324 <_ZN9LineTrace15radius2VelocityEf+0x158>)
 8003262:	60fb      	str	r3, [r7, #12]
 8003264:	e045      	b.n	80032f2 <_ZN9LineTrace15radius2VelocityEf+0x126>
		else velocity = max_velocity_;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800326c:	60fb      	str	r3, [r7, #12]
 800326e:	e040      	b.n	80032f2 <_ZN9LineTrace15radius2VelocityEf+0x126>
	}

	else if(mode_selector_ == THIRD_RUNNING){
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8003276:	3308      	adds	r3, #8
 8003278:	f9b3 3000 	ldrsh.w	r3, [r3]
 800327c:	2b02      	cmp	r3, #2
 800327e:	d136      	bne.n	80032ee <_ZN9LineTrace15radius2VelocityEf+0x122>
		if(radius < 300) velocity = min_velocity2_;
 8003280:	edd7 7a00 	vldr	s15, [r7]
 8003284:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8003308 <_ZN9LineTrace15radius2VelocityEf+0x13c>
 8003288:	eef4 7ac7 	vcmpe.f32	s15, s14
 800328c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003290:	d504      	bpl.n	800329c <_ZN9LineTrace15radius2VelocityEf+0xd0>
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8003298:	60fb      	str	r3, [r7, #12]
 800329a:	e02a      	b.n	80032f2 <_ZN9LineTrace15radius2VelocityEf+0x126>
		else if(radius < 1500) velocity = 2.1;
 800329c:	edd7 7a00 	vldr	s15, [r7]
 80032a0:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8003318 <_ZN9LineTrace15radius2VelocityEf+0x14c>
 80032a4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80032a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032ac:	d502      	bpl.n	80032b4 <_ZN9LineTrace15radius2VelocityEf+0xe8>
 80032ae:	4b1e      	ldr	r3, [pc, #120]	; (8003328 <_ZN9LineTrace15radius2VelocityEf+0x15c>)
 80032b0:	60fb      	str	r3, [r7, #12]
 80032b2:	e01e      	b.n	80032f2 <_ZN9LineTrace15radius2VelocityEf+0x126>
		else if(radius < 2000) velocity = 2.5;
 80032b4:	edd7 7a00 	vldr	s15, [r7]
 80032b8:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8003320 <_ZN9LineTrace15radius2VelocityEf+0x154>
 80032bc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80032c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032c4:	d502      	bpl.n	80032cc <_ZN9LineTrace15radius2VelocityEf+0x100>
 80032c6:	4b17      	ldr	r3, [pc, #92]	; (8003324 <_ZN9LineTrace15radius2VelocityEf+0x158>)
 80032c8:	60fb      	str	r3, [r7, #12]
 80032ca:	e012      	b.n	80032f2 <_ZN9LineTrace15radius2VelocityEf+0x126>
		else if(radius < 2500) velocity = 3.0;
 80032cc:	edd7 7a00 	vldr	s15, [r7]
 80032d0:	ed9f 7a16 	vldr	s14, [pc, #88]	; 800332c <_ZN9LineTrace15radius2VelocityEf+0x160>
 80032d4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80032d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032dc:	d502      	bpl.n	80032e4 <_ZN9LineTrace15radius2VelocityEf+0x118>
 80032de:	4b14      	ldr	r3, [pc, #80]	; (8003330 <_ZN9LineTrace15radius2VelocityEf+0x164>)
 80032e0:	60fb      	str	r3, [r7, #12]
 80032e2:	e006      	b.n	80032f2 <_ZN9LineTrace15radius2VelocityEf+0x126>
		else velocity = max_velocity2_;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80032ea:	60fb      	str	r3, [r7, #12]
 80032ec:	e001      	b.n	80032f2 <_ZN9LineTrace15radius2VelocityEf+0x126>
	}
	else velocity = 1.3;
 80032ee:	4b11      	ldr	r3, [pc, #68]	; (8003334 <_ZN9LineTrace15radius2VelocityEf+0x168>)
 80032f0:	60fb      	str	r3, [r7, #12]

	return velocity;
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	ee07 3a90 	vmov	s15, r3
}
 80032f8:	eeb0 0a67 	vmov.f32	s0, s15
 80032fc:	3714      	adds	r7, #20
 80032fe:	46bd      	mov	sp, r7
 8003300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003304:	4770      	bx	lr
 8003306:	bf00      	nop
 8003308:	43960000 	.word	0x43960000
 800330c:	44480000 	.word	0x44480000
 8003310:	3fd9999a 	.word	0x3fd9999a
 8003314:	447a0000 	.word	0x447a0000
 8003318:	44bb8000 	.word	0x44bb8000
 800331c:	40133333 	.word	0x40133333
 8003320:	44fa0000 	.word	0x44fa0000
 8003324:	40200000 	.word	0x40200000
 8003328:	40066666 	.word	0x40066666
 800332c:	451c4000 	.word	0x451c4000
 8003330:	40400000 	.word	0x40400000
 8003334:	3fa66666 	.word	0x3fa66666

08003338 <_ZN9LineTrace20decelerateProcessingEfPKf>:

	return a * exp(b * radius) + c * exp(d * radius);
}

void LineTrace::decelerateProcessing(const float am, const float *p_distance)
{
 8003338:	b5b0      	push	{r4, r5, r7, lr}
 800333a:	b088      	sub	sp, #32
 800333c:	af00      	add	r7, sp, #0
 800333e:	60f8      	str	r0, [r7, #12]
 8003340:	ed87 0a02 	vstr	s0, [r7, #8]
 8003344:	6079      	str	r1, [r7, #4]
	for(uint16_t i = LOG_DATA_SIZE_DIS - 1; i >= 1; i--){
 8003346:	f240 33e7 	movw	r3, #999	; 0x3e7
 800334a:	83fb      	strh	r3, [r7, #30]
 800334c:	8bfb      	ldrh	r3, [r7, #30]
 800334e:	2b00      	cmp	r3, #0
 8003350:	f000 808d 	beq.w	800346e <_ZN9LineTrace20decelerateProcessingEfPKf+0x136>
		float v_diff = velocity_table_[i-1] - velocity_table_[i];
 8003354:	8bfb      	ldrh	r3, [r7, #30]
 8003356:	3b01      	subs	r3, #1
 8003358:	68fa      	ldr	r2, [r7, #12]
 800335a:	f503 6383 	add.w	r3, r3, #1048	; 0x418
 800335e:	009b      	lsls	r3, r3, #2
 8003360:	4413      	add	r3, r2
 8003362:	3304      	adds	r3, #4
 8003364:	ed93 7a00 	vldr	s14, [r3]
 8003368:	8bfb      	ldrh	r3, [r7, #30]
 800336a:	68fa      	ldr	r2, [r7, #12]
 800336c:	f503 6383 	add.w	r3, r3, #1048	; 0x418
 8003370:	009b      	lsls	r3, r3, #2
 8003372:	4413      	add	r3, r2
 8003374:	3304      	adds	r3, #4
 8003376:	edd3 7a00 	vldr	s15, [r3]
 800337a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800337e:	edc7 7a06 	vstr	s15, [r7, #24]

		if(v_diff > 0){
 8003382:	edd7 7a06 	vldr	s15, [r7, #24]
 8003386:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800338a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800338e:	dd6a      	ble.n	8003466 <_ZN9LineTrace20decelerateProcessingEfPKf+0x12e>
			float t = p_distance[i]*1e-3 / v_diff;
 8003390:	8bfb      	ldrh	r3, [r7, #30]
 8003392:	009b      	lsls	r3, r3, #2
 8003394:	687a      	ldr	r2, [r7, #4]
 8003396:	4413      	add	r3, r2
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	4618      	mov	r0, r3
 800339c:	f7fd f8ec 	bl	8000578 <__aeabi_f2d>
 80033a0:	a335      	add	r3, pc, #212	; (adr r3, 8003478 <_ZN9LineTrace20decelerateProcessingEfPKf+0x140>)
 80033a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033a6:	f7fd f93f 	bl	8000628 <__aeabi_dmul>
 80033aa:	4603      	mov	r3, r0
 80033ac:	460c      	mov	r4, r1
 80033ae:	4625      	mov	r5, r4
 80033b0:	461c      	mov	r4, r3
 80033b2:	69b8      	ldr	r0, [r7, #24]
 80033b4:	f7fd f8e0 	bl	8000578 <__aeabi_f2d>
 80033b8:	4602      	mov	r2, r0
 80033ba:	460b      	mov	r3, r1
 80033bc:	4620      	mov	r0, r4
 80033be:	4629      	mov	r1, r5
 80033c0:	f7fd fa5c 	bl	800087c <__aeabi_ddiv>
 80033c4:	4603      	mov	r3, r0
 80033c6:	460c      	mov	r4, r1
 80033c8:	4618      	mov	r0, r3
 80033ca:	4621      	mov	r1, r4
 80033cc:	f7fd fc24 	bl	8000c18 <__aeabi_d2f>
 80033d0:	4603      	mov	r3, r0
 80033d2:	617b      	str	r3, [r7, #20]
			float a = v_diff / t;
 80033d4:	edd7 6a06 	vldr	s13, [r7, #24]
 80033d8:	ed97 7a05 	vldr	s14, [r7, #20]
 80033dc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80033e0:	edc7 7a04 	vstr	s15, [r7, #16]
			if(a > am){
 80033e4:	ed97 7a04 	vldr	s14, [r7, #16]
 80033e8:	edd7 7a02 	vldr	s15, [r7, #8]
 80033ec:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80033f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033f4:	dd37      	ble.n	8003466 <_ZN9LineTrace20decelerateProcessingEfPKf+0x12e>
				velocity_table_[i-1] = velocity_table_[i] + am * p_distance[i]*1e-3;
 80033f6:	8bfb      	ldrh	r3, [r7, #30]
 80033f8:	68fa      	ldr	r2, [r7, #12]
 80033fa:	f503 6383 	add.w	r3, r3, #1048	; 0x418
 80033fe:	009b      	lsls	r3, r3, #2
 8003400:	4413      	add	r3, r2
 8003402:	3304      	adds	r3, #4
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	4618      	mov	r0, r3
 8003408:	f7fd f8b6 	bl	8000578 <__aeabi_f2d>
 800340c:	4604      	mov	r4, r0
 800340e:	460d      	mov	r5, r1
 8003410:	8bfb      	ldrh	r3, [r7, #30]
 8003412:	009b      	lsls	r3, r3, #2
 8003414:	687a      	ldr	r2, [r7, #4]
 8003416:	4413      	add	r3, r2
 8003418:	ed93 7a00 	vldr	s14, [r3]
 800341c:	edd7 7a02 	vldr	s15, [r7, #8]
 8003420:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003424:	ee17 0a90 	vmov	r0, s15
 8003428:	f7fd f8a6 	bl	8000578 <__aeabi_f2d>
 800342c:	a312      	add	r3, pc, #72	; (adr r3, 8003478 <_ZN9LineTrace20decelerateProcessingEfPKf+0x140>)
 800342e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003432:	f7fd f8f9 	bl	8000628 <__aeabi_dmul>
 8003436:	4602      	mov	r2, r0
 8003438:	460b      	mov	r3, r1
 800343a:	4620      	mov	r0, r4
 800343c:	4629      	mov	r1, r5
 800343e:	f7fc ff3d 	bl	80002bc <__adddf3>
 8003442:	4603      	mov	r3, r0
 8003444:	460c      	mov	r4, r1
 8003446:	4619      	mov	r1, r3
 8003448:	4622      	mov	r2, r4
 800344a:	8bfb      	ldrh	r3, [r7, #30]
 800344c:	1e5c      	subs	r4, r3, #1
 800344e:	4608      	mov	r0, r1
 8003450:	4611      	mov	r1, r2
 8003452:	f7fd fbe1 	bl	8000c18 <__aeabi_d2f>
 8003456:	4601      	mov	r1, r0
 8003458:	68fa      	ldr	r2, [r7, #12]
 800345a:	f504 6383 	add.w	r3, r4, #1048	; 0x418
 800345e:	009b      	lsls	r3, r3, #2
 8003460:	4413      	add	r3, r2
 8003462:	3304      	adds	r3, #4
 8003464:	6019      	str	r1, [r3, #0]
	for(uint16_t i = LOG_DATA_SIZE_DIS - 1; i >= 1; i--){
 8003466:	8bfb      	ldrh	r3, [r7, #30]
 8003468:	3b01      	subs	r3, #1
 800346a:	83fb      	strh	r3, [r7, #30]
 800346c:	e76e      	b.n	800334c <_ZN9LineTrace20decelerateProcessingEfPKf+0x14>
			}

		}
	}

}
 800346e:	bf00      	nop
 8003470:	3720      	adds	r7, #32
 8003472:	46bd      	mov	sp, r7
 8003474:	bdb0      	pop	{r4, r5, r7, pc}
 8003476:	bf00      	nop
 8003478:	d2f1a9fc 	.word	0xd2f1a9fc
 800347c:	3f50624d 	.word	0x3f50624d

08003480 <_ZN9LineTrace20accelerateProcessingEfPKf>:

void LineTrace::accelerateProcessing(const float am, const float *p_distance)
{
 8003480:	b5b0      	push	{r4, r5, r7, lr}
 8003482:	b088      	sub	sp, #32
 8003484:	af00      	add	r7, sp, #0
 8003486:	60f8      	str	r0, [r7, #12]
 8003488:	ed87 0a02 	vstr	s0, [r7, #8]
 800348c:	6079      	str	r1, [r7, #4]
	for(uint16_t i = 0; i <= LOG_DATA_SIZE_DIS - 1; i++){
 800348e:	2300      	movs	r3, #0
 8003490:	83fb      	strh	r3, [r7, #30]
 8003492:	8bfb      	ldrh	r3, [r7, #30]
 8003494:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003498:	f080 808d 	bcs.w	80035b6 <_ZN9LineTrace20accelerateProcessingEfPKf+0x136>
		float v_diff = velocity_table_[i+1] - velocity_table_[i];
 800349c:	8bfb      	ldrh	r3, [r7, #30]
 800349e:	3301      	adds	r3, #1
 80034a0:	68fa      	ldr	r2, [r7, #12]
 80034a2:	f503 6383 	add.w	r3, r3, #1048	; 0x418
 80034a6:	009b      	lsls	r3, r3, #2
 80034a8:	4413      	add	r3, r2
 80034aa:	3304      	adds	r3, #4
 80034ac:	ed93 7a00 	vldr	s14, [r3]
 80034b0:	8bfb      	ldrh	r3, [r7, #30]
 80034b2:	68fa      	ldr	r2, [r7, #12]
 80034b4:	f503 6383 	add.w	r3, r3, #1048	; 0x418
 80034b8:	009b      	lsls	r3, r3, #2
 80034ba:	4413      	add	r3, r2
 80034bc:	3304      	adds	r3, #4
 80034be:	edd3 7a00 	vldr	s15, [r3]
 80034c2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80034c6:	edc7 7a06 	vstr	s15, [r7, #24]

		if(v_diff > 0){
 80034ca:	edd7 7a06 	vldr	s15, [r7, #24]
 80034ce:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80034d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034d6:	dd6a      	ble.n	80035ae <_ZN9LineTrace20accelerateProcessingEfPKf+0x12e>
			float t = p_distance[i]*1e-3 / v_diff;
 80034d8:	8bfb      	ldrh	r3, [r7, #30]
 80034da:	009b      	lsls	r3, r3, #2
 80034dc:	687a      	ldr	r2, [r7, #4]
 80034de:	4413      	add	r3, r2
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	4618      	mov	r0, r3
 80034e4:	f7fd f848 	bl	8000578 <__aeabi_f2d>
 80034e8:	a335      	add	r3, pc, #212	; (adr r3, 80035c0 <_ZN9LineTrace20accelerateProcessingEfPKf+0x140>)
 80034ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034ee:	f7fd f89b 	bl	8000628 <__aeabi_dmul>
 80034f2:	4603      	mov	r3, r0
 80034f4:	460c      	mov	r4, r1
 80034f6:	4625      	mov	r5, r4
 80034f8:	461c      	mov	r4, r3
 80034fa:	69b8      	ldr	r0, [r7, #24]
 80034fc:	f7fd f83c 	bl	8000578 <__aeabi_f2d>
 8003500:	4602      	mov	r2, r0
 8003502:	460b      	mov	r3, r1
 8003504:	4620      	mov	r0, r4
 8003506:	4629      	mov	r1, r5
 8003508:	f7fd f9b8 	bl	800087c <__aeabi_ddiv>
 800350c:	4603      	mov	r3, r0
 800350e:	460c      	mov	r4, r1
 8003510:	4618      	mov	r0, r3
 8003512:	4621      	mov	r1, r4
 8003514:	f7fd fb80 	bl	8000c18 <__aeabi_d2f>
 8003518:	4603      	mov	r3, r0
 800351a:	617b      	str	r3, [r7, #20]
			float a = v_diff / t;
 800351c:	edd7 6a06 	vldr	s13, [r7, #24]
 8003520:	ed97 7a05 	vldr	s14, [r7, #20]
 8003524:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003528:	edc7 7a04 	vstr	s15, [r7, #16]
			if(a > am){
 800352c:	ed97 7a04 	vldr	s14, [r7, #16]
 8003530:	edd7 7a02 	vldr	s15, [r7, #8]
 8003534:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003538:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800353c:	dd37      	ble.n	80035ae <_ZN9LineTrace20accelerateProcessingEfPKf+0x12e>
				velocity_table_[i+1] = velocity_table_[i] + am * p_distance[i]*1e-3;
 800353e:	8bfb      	ldrh	r3, [r7, #30]
 8003540:	68fa      	ldr	r2, [r7, #12]
 8003542:	f503 6383 	add.w	r3, r3, #1048	; 0x418
 8003546:	009b      	lsls	r3, r3, #2
 8003548:	4413      	add	r3, r2
 800354a:	3304      	adds	r3, #4
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	4618      	mov	r0, r3
 8003550:	f7fd f812 	bl	8000578 <__aeabi_f2d>
 8003554:	4604      	mov	r4, r0
 8003556:	460d      	mov	r5, r1
 8003558:	8bfb      	ldrh	r3, [r7, #30]
 800355a:	009b      	lsls	r3, r3, #2
 800355c:	687a      	ldr	r2, [r7, #4]
 800355e:	4413      	add	r3, r2
 8003560:	ed93 7a00 	vldr	s14, [r3]
 8003564:	edd7 7a02 	vldr	s15, [r7, #8]
 8003568:	ee67 7a27 	vmul.f32	s15, s14, s15
 800356c:	ee17 0a90 	vmov	r0, s15
 8003570:	f7fd f802 	bl	8000578 <__aeabi_f2d>
 8003574:	a312      	add	r3, pc, #72	; (adr r3, 80035c0 <_ZN9LineTrace20accelerateProcessingEfPKf+0x140>)
 8003576:	e9d3 2300 	ldrd	r2, r3, [r3]
 800357a:	f7fd f855 	bl	8000628 <__aeabi_dmul>
 800357e:	4602      	mov	r2, r0
 8003580:	460b      	mov	r3, r1
 8003582:	4620      	mov	r0, r4
 8003584:	4629      	mov	r1, r5
 8003586:	f7fc fe99 	bl	80002bc <__adddf3>
 800358a:	4603      	mov	r3, r0
 800358c:	460c      	mov	r4, r1
 800358e:	4619      	mov	r1, r3
 8003590:	4622      	mov	r2, r4
 8003592:	8bfb      	ldrh	r3, [r7, #30]
 8003594:	1c5c      	adds	r4, r3, #1
 8003596:	4608      	mov	r0, r1
 8003598:	4611      	mov	r1, r2
 800359a:	f7fd fb3d 	bl	8000c18 <__aeabi_d2f>
 800359e:	4601      	mov	r1, r0
 80035a0:	68fa      	ldr	r2, [r7, #12]
 80035a2:	f504 6383 	add.w	r3, r4, #1048	; 0x418
 80035a6:	009b      	lsls	r3, r3, #2
 80035a8:	4413      	add	r3, r2
 80035aa:	3304      	adds	r3, #4
 80035ac:	6019      	str	r1, [r3, #0]
	for(uint16_t i = 0; i <= LOG_DATA_SIZE_DIS - 1; i++){
 80035ae:	8bfb      	ldrh	r3, [r7, #30]
 80035b0:	3301      	adds	r3, #1
 80035b2:	83fb      	strh	r3, [r7, #30]
 80035b4:	e76d      	b.n	8003492 <_ZN9LineTrace20accelerateProcessingEfPKf+0x12>
			}

		}
	}

}
 80035b6:	bf00      	nop
 80035b8:	3720      	adds	r7, #32
 80035ba:	46bd      	mov	sp, r7
 80035bc:	bdb0      	pop	{r4, r5, r7, pc}
 80035be:	bf00      	nop
 80035c0:	d2f1a9fc 	.word	0xd2f1a9fc
 80035c4:	3f50624d 	.word	0x3f50624d

080035c8 <_ZN9LineTrace17startVelocityPlayEv>:

void LineTrace::startVelocityPlay()
{
 80035c8:	b580      	push	{r7, lr}
 80035ca:	b082      	sub	sp, #8
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	6078      	str	r0, [r7, #4]
	encoder_->clearTotalDistance();
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	695b      	ldr	r3, [r3, #20]
 80035d4:	4618      	mov	r0, r3
 80035d6:	f7fe f8b1 	bl	800173c <_ZN7Encoder18clearTotalDistanceEv>
	velocity_play_flag_ = true;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 80035e0:	3304      	adds	r3, #4
 80035e2:	2201      	movs	r2, #1
 80035e4:	701a      	strb	r2, [r3, #0]
}
 80035e6:	bf00      	nop
 80035e8:	3708      	adds	r7, #8
 80035ea:	46bd      	mov	sp, r7
 80035ec:	bd80      	pop	{r7, pc}

080035ee <_ZN9LineTrace16stopVelocityPlayEv>:

void LineTrace::stopVelocityPlay()
{
 80035ee:	b480      	push	{r7}
 80035f0:	b083      	sub	sp, #12
 80035f2:	af00      	add	r7, sp, #0
 80035f4:	6078      	str	r0, [r7, #4]
	velocity_play_flag_ = false;
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 80035fc:	3304      	adds	r3, #4
 80035fe:	2200      	movs	r2, #0
 8003600:	701a      	strb	r2, [r3, #0]
	velocity_table_idx_ = 0;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8003608:	3306      	adds	r3, #6
 800360a:	2200      	movs	r2, #0
 800360c:	801a      	strh	r2, [r3, #0]
	ref_distance_ = 0;
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	f503 5383 	add.w	r3, r3, #4192	; 0x1060
 8003614:	f04f 0200 	mov.w	r2, #0
 8003618:	601a      	str	r2, [r3, #0]
}
 800361a:	bf00      	nop
 800361c:	370c      	adds	r7, #12
 800361e:	46bd      	mov	sp, r7
 8003620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003624:	4770      	bx	lr
	...

08003628 <_ZN9LineTrace20updateTargetVelocityEv>:

void LineTrace::updateTargetVelocity()
{
 8003628:	b580      	push	{r7, lr}
 800362a:	b082      	sub	sp, #8
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
	if(velocity_play_flag_ == true){
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8003636:	3304      	adds	r3, #4
 8003638:	781b      	ldrb	r3, [r3, #0]
 800363a:	2b00      	cmp	r3, #0
 800363c:	d07f      	beq.n	800373e <_ZN9LineTrace20updateTargetVelocityEv+0x116>
		//if(encoder_->getTotalDistance() >= ref_distance_){
			while(encoder_->getTotalDistance() >= ref_distance_){
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	695b      	ldr	r3, [r3, #20]
 8003642:	4618      	mov	r0, r3
 8003644:	f7fe f84e 	bl	80016e4 <_ZN7Encoder16getTotalDistanceEv>
 8003648:	eeb0 7a40 	vmov.f32	s14, s0
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	f503 5383 	add.w	r3, r3, #4192	; 0x1060
 8003652:	edd3 7a00 	vldr	s15, [r3]
 8003656:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800365a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800365e:	bfac      	ite	ge
 8003660:	2301      	movge	r3, #1
 8003662:	2300      	movlt	r3, #0
 8003664:	b2db      	uxtb	r3, r3
 8003666:	2b00      	cmp	r3, #0
 8003668:	d023      	beq.n	80036b2 <_ZN9LineTrace20updateTargetVelocityEv+0x8a>
				ref_distance_ += ref_delta_distances_[velocity_table_idx_];
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	f503 5383 	add.w	r3, r3, #4192	; 0x1060
 8003670:	ed93 7a00 	vldr	s14, [r3]
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 800367a:	3306      	adds	r3, #6
 800367c:	881b      	ldrh	r3, [r3, #0]
 800367e:	687a      	ldr	r2, [r7, #4]
 8003680:	3330      	adds	r3, #48	; 0x30
 8003682:	009b      	lsls	r3, r3, #2
 8003684:	4413      	add	r3, r2
 8003686:	edd3 7a00 	vldr	s15, [r3]
 800368a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	f503 5383 	add.w	r3, r3, #4192	; 0x1060
 8003694:	edc3 7a00 	vstr	s15, [r3]
				velocity_table_idx_++;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 800369e:	3306      	adds	r3, #6
 80036a0:	881b      	ldrh	r3, [r3, #0]
 80036a2:	3301      	adds	r3, #1
 80036a4:	b29a      	uxth	r2, r3
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 80036ac:	3306      	adds	r3, #6
 80036ae:	801a      	strh	r2, [r3, #0]
			while(encoder_->getTotalDistance() >= ref_distance_){
 80036b0:	e7c5      	b.n	800363e <_ZN9LineTrace20updateTargetVelocityEv+0x16>
			}
		//}

		if(velocity_table_idx_ >= LOG_DATA_SIZE_DIS) velocity_table_idx_ = LOG_DATA_SIZE_DIS - 1;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 80036b8:	3306      	adds	r3, #6
 80036ba:	881b      	ldrh	r3, [r3, #0]
 80036bc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80036c0:	d306      	bcc.n	80036d0 <_ZN9LineTrace20updateTargetVelocityEv+0xa8>
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 80036c8:	3306      	adds	r3, #6
 80036ca:	f240 32e7 	movw	r2, #999	; 0x3e7
 80036ce:	801a      	strh	r2, [r3, #0]

		mon_ref_dis = ref_distance_;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	f503 5383 	add.w	r3, r3, #4192	; 0x1060
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	4a1b      	ldr	r2, [pc, #108]	; (8003748 <_ZN9LineTrace20updateTargetVelocityEv+0x120>)
 80036da:	6013      	str	r3, [r2, #0]
		mon_current_dis = encoder_->getTotalDistance();
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	695b      	ldr	r3, [r3, #20]
 80036e0:	4618      	mov	r0, r3
 80036e2:	f7fd ffff 	bl	80016e4 <_ZN7Encoder16getTotalDistanceEv>
 80036e6:	eef0 7a40 	vmov.f32	s15, s0
 80036ea:	4b18      	ldr	r3, [pc, #96]	; (800374c <_ZN9LineTrace20updateTargetVelocityEv+0x124>)
 80036ec:	edc3 7a00 	vstr	s15, [r3]
		mon_vel_idx = velocity_table_idx_;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 80036f6:	3306      	adds	r3, #6
 80036f8:	881a      	ldrh	r2, [r3, #0]
 80036fa:	4b15      	ldr	r3, [pc, #84]	; (8003750 <_ZN9LineTrace20updateTargetVelocityEv+0x128>)
 80036fc:	801a      	strh	r2, [r3, #0]

		setTargetVelocity(velocity_table_[velocity_table_idx_]);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8003704:	3306      	adds	r3, #6
 8003706:	881b      	ldrh	r3, [r3, #0]
 8003708:	687a      	ldr	r2, [r7, #4]
 800370a:	f503 6383 	add.w	r3, r3, #1048	; 0x418
 800370e:	009b      	lsls	r3, r3, #2
 8003710:	4413      	add	r3, r2
 8003712:	3304      	adds	r3, #4
 8003714:	edd3 7a00 	vldr	s15, [r3]
 8003718:	eeb0 0a67 	vmov.f32	s0, s15
 800371c:	6878      	ldr	r0, [r7, #4]
 800371e:	f000 fa88 	bl	8003c32 <_ZN9LineTrace17setTargetVelocityEf>

		mon_tar_vel = velocity_table_[velocity_table_idx_];
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8003728:	3306      	adds	r3, #6
 800372a:	881b      	ldrh	r3, [r3, #0]
 800372c:	687a      	ldr	r2, [r7, #4]
 800372e:	f503 6383 	add.w	r3, r3, #1048	; 0x418
 8003732:	009b      	lsls	r3, r3, #2
 8003734:	4413      	add	r3, r2
 8003736:	3304      	adds	r3, #4
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	4a06      	ldr	r2, [pc, #24]	; (8003754 <_ZN9LineTrace20updateTargetVelocityEv+0x12c>)
 800373c:	6013      	str	r3, [r2, #0]

	}
}
 800373e:	bf00      	nop
 8003740:	3708      	adds	r7, #8
 8003742:	46bd      	mov	sp, r7
 8003744:	bd80      	pop	{r7, pc}
 8003746:	bf00      	nop
 8003748:	200002a0 	.word	0x200002a0
 800374c:	200002a4 	.word	0x200002a4
 8003750:	200002a8 	.word	0x200002a8
 8003754:	200002ac 	.word	0x200002ac

08003758 <_ZN9LineTrace16isTargetDistanceEf>:

bool LineTrace::isTargetDistance(float target_distance)
{
 8003758:	b580      	push	{r7, lr}
 800375a:	b084      	sub	sp, #16
 800375c:	af00      	add	r7, sp, #0
 800375e:	6078      	str	r0, [r7, #4]
 8003760:	ed87 0a00 	vstr	s0, [r7]
	bool ret = false;
 8003764:	2300      	movs	r3, #0
 8003766:	73fb      	strb	r3, [r7, #15]
	if(encoder_->getDistance10mm() >= target_distance){
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	695b      	ldr	r3, [r3, #20]
 800376c:	4618      	mov	r0, r3
 800376e:	f7fd ffaa 	bl	80016c6 <_ZN7Encoder15getDistance10mmEv>
 8003772:	eeb0 7a40 	vmov.f32	s14, s0
 8003776:	edd7 7a00 	vldr	s15, [r7]
 800377a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800377e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003782:	bf94      	ite	ls
 8003784:	2301      	movls	r3, #1
 8003786:	2300      	movhi	r3, #0
 8003788:	b2db      	uxtb	r3, r3
 800378a:	2b00      	cmp	r3, #0
 800378c:	d001      	beq.n	8003792 <_ZN9LineTrace16isTargetDistanceEf+0x3a>
		ret = true;
 800378e:	2301      	movs	r3, #1
 8003790:	73fb      	strb	r3, [r7, #15]
	}

	return ret;
 8003792:	7bfb      	ldrb	r3, [r7, #15]
}
 8003794:	4618      	mov	r0, r3
 8003796:	3710      	adds	r7, #16
 8003798:	46bd      	mov	sp, r7
 800379a:	bd80      	pop	{r7, pc}

0800379c <_ZN9LineTrace11isCrossLineEv>:

bool LineTrace::isCrossLine()
{
 800379c:	b580      	push	{r7, lr}
 800379e:	b084      	sub	sp, #16
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	6078      	str	r0, [r7, #4]
	static uint16_t cnt = 0;
	float sensor_edge_val_l = (line_sensor_->sensor[0] + line_sensor_->sensor[1] + line_sensor_->sensor[2]) / 3;
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	685b      	ldr	r3, [r3, #4]
 80037a8:	ed93 7ab0 	vldr	s14, [r3, #704]	; 0x2c0
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	685b      	ldr	r3, [r3, #4]
 80037b0:	edd3 7ab1 	vldr	s15, [r3, #708]	; 0x2c4
 80037b4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	685b      	ldr	r3, [r3, #4]
 80037bc:	edd3 7ab2 	vldr	s15, [r3, #712]	; 0x2c8
 80037c0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80037c4:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 80037c8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80037cc:	edc7 7a03 	vstr	s15, [r7, #12]
	float sensor_edge_val_r = (line_sensor_->sensor[11] + line_sensor_->sensor[12] + line_sensor_->sensor[13]) / 3;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	685b      	ldr	r3, [r3, #4]
 80037d4:	ed93 7abb 	vldr	s14, [r3, #748]	; 0x2ec
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	685b      	ldr	r3, [r3, #4]
 80037dc:	edd3 7abc 	vldr	s15, [r3, #752]	; 0x2f0
 80037e0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	685b      	ldr	r3, [r3, #4]
 80037e8:	edd3 7abd 	vldr	s15, [r3, #756]	; 0x2f4
 80037ec:	ee37 7a27 	vadd.f32	s14, s14, s15
 80037f0:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 80037f4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80037f8:	edc7 7a02 	vstr	s15, [r7, #8]
	static bool flag = false;
	static bool white_flag = false;
	mon_ave_l = sensor_edge_val_l;
 80037fc:	4a40      	ldr	r2, [pc, #256]	; (8003900 <_ZN9LineTrace11isCrossLineEv+0x164>)
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	6013      	str	r3, [r2, #0]
	mon_ave_r = sensor_edge_val_r;
 8003802:	4a40      	ldr	r2, [pc, #256]	; (8003904 <_ZN9LineTrace11isCrossLineEv+0x168>)
 8003804:	68bb      	ldr	r3, [r7, #8]
 8003806:	6013      	str	r3, [r2, #0]

	if(white_flag == false){
 8003808:	4b3f      	ldr	r3, [pc, #252]	; (8003908 <_ZN9LineTrace11isCrossLineEv+0x16c>)
 800380a:	781b      	ldrb	r3, [r3, #0]
 800380c:	f083 0301 	eor.w	r3, r3, #1
 8003810:	b2db      	uxtb	r3, r3
 8003812:	2b00      	cmp	r3, #0
 8003814:	d044      	beq.n	80038a0 <_ZN9LineTrace11isCrossLineEv+0x104>
		if(sensor_edge_val_l < 600 && sensor_edge_val_r < 600){
 8003816:	edd7 7a03 	vldr	s15, [r7, #12]
 800381a:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 800390c <_ZN9LineTrace11isCrossLineEv+0x170>
 800381e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003822:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003826:	d50f      	bpl.n	8003848 <_ZN9LineTrace11isCrossLineEv+0xac>
 8003828:	edd7 7a02 	vldr	s15, [r7, #8]
 800382c:	ed9f 7a37 	vldr	s14, [pc, #220]	; 800390c <_ZN9LineTrace11isCrossLineEv+0x170>
 8003830:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003834:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003838:	d506      	bpl.n	8003848 <_ZN9LineTrace11isCrossLineEv+0xac>
			cnt++;
 800383a:	4b35      	ldr	r3, [pc, #212]	; (8003910 <_ZN9LineTrace11isCrossLineEv+0x174>)
 800383c:	881b      	ldrh	r3, [r3, #0]
 800383e:	3301      	adds	r3, #1
 8003840:	b29a      	uxth	r2, r3
 8003842:	4b33      	ldr	r3, [pc, #204]	; (8003910 <_ZN9LineTrace11isCrossLineEv+0x174>)
 8003844:	801a      	strh	r2, [r3, #0]
 8003846:	e002      	b.n	800384e <_ZN9LineTrace11isCrossLineEv+0xb2>
		}
		else{
			cnt = 0;
 8003848:	4b31      	ldr	r3, [pc, #196]	; (8003910 <_ZN9LineTrace11isCrossLineEv+0x174>)
 800384a:	2200      	movs	r2, #0
 800384c:	801a      	strh	r2, [r3, #0]
		}

		if(cnt >= 3){
 800384e:	4b30      	ldr	r3, [pc, #192]	; (8003910 <_ZN9LineTrace11isCrossLineEv+0x174>)
 8003850:	881b      	ldrh	r3, [r3, #0]
 8003852:	2b02      	cmp	r3, #2
 8003854:	d94d      	bls.n	80038f2 <_ZN9LineTrace11isCrossLineEv+0x156>
			flag = true;
 8003856:	4b2f      	ldr	r3, [pc, #188]	; (8003914 <_ZN9LineTrace11isCrossLineEv+0x178>)
 8003858:	2201      	movs	r2, #1
 800385a:	701a      	strb	r2, [r3, #0]
			white_flag = true;
 800385c:	4b2a      	ldr	r3, [pc, #168]	; (8003908 <_ZN9LineTrace11isCrossLineEv+0x16c>)
 800385e:	2201      	movs	r2, #1
 8003860:	701a      	strb	r2, [r3, #0]
			cnt = 0;
 8003862:	4b2b      	ldr	r3, [pc, #172]	; (8003910 <_ZN9LineTrace11isCrossLineEv+0x174>)
 8003864:	2200      	movs	r2, #0
 8003866:	801a      	strh	r2, [r3, #0]

			stable_cnt_reset_flag_ = true; //Because the conditions do not differ between when you tremble and when you do not tremble
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	f503 5345 	add.w	r3, r3, #12608	; 0x3140
 800386e:	3304      	adds	r3, #4
 8003870:	2201      	movs	r2, #1
 8003872:	701a      	strb	r2, [r3, #0]
			if(mode_selector_ == FIRST_RUNNING){
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 800387a:	3308      	adds	r3, #8
 800387c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003880:	2b00      	cmp	r3, #0
 8003882:	d103      	bne.n	800388c <_ZN9LineTrace11isCrossLineEv+0xf0>
				storeCrossLineDistance();
 8003884:	6878      	ldr	r0, [r7, #4]
 8003886:	f7ff fb4b 	bl	8002f20 <_ZN9LineTrace22storeCrossLineDistanceEv>
 800388a:	e032      	b.n	80038f2 <_ZN9LineTrace11isCrossLineEv+0x156>
			}
			else{
				correctionTotalDistanceFromCrossLine();
 800388c:	6878      	ldr	r0, [r7, #4]
 800388e:	f7ff fc0f 	bl	80030b0 <_ZN9LineTrace36correctionTotalDistanceFromCrossLineEv>
				correction_check_cnt_ = 0;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	f503 5345 	add.w	r3, r3, #12608	; 0x3140
 8003898:	3318      	adds	r3, #24
 800389a:	2200      	movs	r2, #0
 800389c:	801a      	strh	r2, [r3, #0]
 800389e:	e028      	b.n	80038f2 <_ZN9LineTrace11isCrossLineEv+0x156>
			}
		}
	}
	else{
		if(sensor_edge_val_l > 500 && sensor_edge_val_r > 500){
 80038a0:	edd7 7a03 	vldr	s15, [r7, #12]
 80038a4:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 8003918 <_ZN9LineTrace11isCrossLineEv+0x17c>
 80038a8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80038ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038b0:	dd0f      	ble.n	80038d2 <_ZN9LineTrace11isCrossLineEv+0x136>
 80038b2:	edd7 7a02 	vldr	s15, [r7, #8]
 80038b6:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8003918 <_ZN9LineTrace11isCrossLineEv+0x17c>
 80038ba:	eef4 7ac7 	vcmpe.f32	s15, s14
 80038be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038c2:	dd06      	ble.n	80038d2 <_ZN9LineTrace11isCrossLineEv+0x136>
			cnt++;
 80038c4:	4b12      	ldr	r3, [pc, #72]	; (8003910 <_ZN9LineTrace11isCrossLineEv+0x174>)
 80038c6:	881b      	ldrh	r3, [r3, #0]
 80038c8:	3301      	adds	r3, #1
 80038ca:	b29a      	uxth	r2, r3
 80038cc:	4b10      	ldr	r3, [pc, #64]	; (8003910 <_ZN9LineTrace11isCrossLineEv+0x174>)
 80038ce:	801a      	strh	r2, [r3, #0]
 80038d0:	e002      	b.n	80038d8 <_ZN9LineTrace11isCrossLineEv+0x13c>
		}
		else{
			cnt = 0;
 80038d2:	4b0f      	ldr	r3, [pc, #60]	; (8003910 <_ZN9LineTrace11isCrossLineEv+0x174>)
 80038d4:	2200      	movs	r2, #0
 80038d6:	801a      	strh	r2, [r3, #0]
		}

		if(cnt >= 10){
 80038d8:	4b0d      	ldr	r3, [pc, #52]	; (8003910 <_ZN9LineTrace11isCrossLineEv+0x174>)
 80038da:	881b      	ldrh	r3, [r3, #0]
 80038dc:	2b09      	cmp	r3, #9
 80038de:	d908      	bls.n	80038f2 <_ZN9LineTrace11isCrossLineEv+0x156>
			flag = false;
 80038e0:	4b0c      	ldr	r3, [pc, #48]	; (8003914 <_ZN9LineTrace11isCrossLineEv+0x178>)
 80038e2:	2200      	movs	r2, #0
 80038e4:	701a      	strb	r2, [r3, #0]
			white_flag = false;
 80038e6:	4b08      	ldr	r3, [pc, #32]	; (8003908 <_ZN9LineTrace11isCrossLineEv+0x16c>)
 80038e8:	2200      	movs	r2, #0
 80038ea:	701a      	strb	r2, [r3, #0]
			cnt = 0;
 80038ec:	4b08      	ldr	r3, [pc, #32]	; (8003910 <_ZN9LineTrace11isCrossLineEv+0x174>)
 80038ee:	2200      	movs	r2, #0
 80038f0:	801a      	strh	r2, [r3, #0]
		}

	}

	return flag;
 80038f2:	4b08      	ldr	r3, [pc, #32]	; (8003914 <_ZN9LineTrace11isCrossLineEv+0x178>)
 80038f4:	781b      	ldrb	r3, [r3, #0]
}
 80038f6:	4618      	mov	r0, r3
 80038f8:	3710      	adds	r7, #16
 80038fa:	46bd      	mov	sp, r7
 80038fc:	bd80      	pop	{r7, pc}
 80038fe:	bf00      	nop
 8003900:	20000298 	.word	0x20000298
 8003904:	2000029c 	.word	0x2000029c
 8003908:	200002bf 	.word	0x200002bf
 800390c:	44160000 	.word	0x44160000
 8003910:	200002bc 	.word	0x200002bc
 8003914:	200002be 	.word	0x200002be
 8003918:	43fa0000 	.word	0x43fa0000

0800391c <_ZN9LineTrace8isStableEv>:

bool LineTrace::isStable()
{
 800391c:	b590      	push	{r4, r7, lr}
 800391e:	b087      	sub	sp, #28
 8003920:	af00      	add	r7, sp, #0
 8003922:	6078      	str	r0, [r7, #4]
	bool ret = false;
 8003924:	2300      	movs	r3, #0
 8003926:	75fb      	strb	r3, [r7, #23]
	static uint16_t stable_cnt = 0;
	float temp_distance = encoder_->getDistance10mm();
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	695b      	ldr	r3, [r3, #20]
 800392c:	4618      	mov	r0, r3
 800392e:	f7fd feca 	bl	80016c6 <_ZN7Encoder15getDistance10mmEv>
 8003932:	ed87 0a02 	vstr	s0, [r7, #8]
	float temp_theta = odometry_->getTheta();;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	699b      	ldr	r3, [r3, #24]
 800393a:	4618      	mov	r0, r3
 800393c:	f001 fc2f 	bl	800519e <_ZN8Odometry8getThetaEv>
 8003940:	ec54 3b10 	vmov	r3, r4, d0
 8003944:	4618      	mov	r0, r3
 8003946:	4621      	mov	r1, r4
 8003948:	f7fd f966 	bl	8000c18 <__aeabi_d2f>
 800394c:	4603      	mov	r3, r0
 800394e:	613b      	str	r3, [r7, #16]

	if(temp_theta == 0) temp_theta = 0.00001;
 8003950:	edd7 7a04 	vldr	s15, [r7, #16]
 8003954:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003958:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800395c:	d101      	bne.n	8003962 <_ZN9LineTrace8isStableEv+0x46>
 800395e:	4b23      	ldr	r3, [pc, #140]	; (80039ec <_ZN9LineTrace8isStableEv+0xd0>)
 8003960:	613b      	str	r3, [r7, #16]
	float radius = abs(temp_distance / temp_theta);
 8003962:	ed97 7a02 	vldr	s14, [r7, #8]
 8003966:	edd7 7a04 	vldr	s15, [r7, #16]
 800396a:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800396e:	eeb0 0a66 	vmov.f32	s0, s13
 8003972:	f7ff f893 	bl	8002a9c <_ZSt3absf>
 8003976:	ed87 0a03 	vstr	s0, [r7, #12]
	if(radius >= 5000) radius = 5000;
 800397a:	edd7 7a03 	vldr	s15, [r7, #12]
 800397e:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 80039f0 <_ZN9LineTrace8isStableEv+0xd4>
 8003982:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003986:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800398a:	db01      	blt.n	8003990 <_ZN9LineTrace8isStableEv+0x74>
 800398c:	4b19      	ldr	r3, [pc, #100]	; (80039f4 <_ZN9LineTrace8isStableEv+0xd8>)
 800398e:	60fb      	str	r3, [r7, #12]

	if(stable_cnt_reset_flag_ == true){
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	f503 5345 	add.w	r3, r3, #12608	; 0x3140
 8003996:	3304      	adds	r3, #4
 8003998:	781b      	ldrb	r3, [r3, #0]
 800399a:	2b00      	cmp	r3, #0
 800399c:	d008      	beq.n	80039b0 <_ZN9LineTrace8isStableEv+0x94>
		stable_cnt = 0;
 800399e:	4b16      	ldr	r3, [pc, #88]	; (80039f8 <_ZN9LineTrace8isStableEv+0xdc>)
 80039a0:	2200      	movs	r2, #0
 80039a2:	801a      	strh	r2, [r3, #0]
		stable_cnt_reset_flag_ = false;
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	f503 5345 	add.w	r3, r3, #12608	; 0x3140
 80039aa:	3304      	adds	r3, #4
 80039ac:	2200      	movs	r2, #0
 80039ae:	701a      	strb	r2, [r3, #0]
	}

	if(radius >= 2000){
 80039b0:	edd7 7a03 	vldr	s15, [r7, #12]
 80039b4:	ed9f 7a11 	vldr	s14, [pc, #68]	; 80039fc <_ZN9LineTrace8isStableEv+0xe0>
 80039b8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80039bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039c0:	db06      	blt.n	80039d0 <_ZN9LineTrace8isStableEv+0xb4>
		stable_cnt++;
 80039c2:	4b0d      	ldr	r3, [pc, #52]	; (80039f8 <_ZN9LineTrace8isStableEv+0xdc>)
 80039c4:	881b      	ldrh	r3, [r3, #0]
 80039c6:	3301      	adds	r3, #1
 80039c8:	b29a      	uxth	r2, r3
 80039ca:	4b0b      	ldr	r3, [pc, #44]	; (80039f8 <_ZN9LineTrace8isStableEv+0xdc>)
 80039cc:	801a      	strh	r2, [r3, #0]
 80039ce:	e002      	b.n	80039d6 <_ZN9LineTrace8isStableEv+0xba>
	}
	else{
		stable_cnt = 0;
 80039d0:	4b09      	ldr	r3, [pc, #36]	; (80039f8 <_ZN9LineTrace8isStableEv+0xdc>)
 80039d2:	2200      	movs	r2, #0
 80039d4:	801a      	strh	r2, [r3, #0]
	}

	if(stable_cnt >= 23){ //230mm
 80039d6:	4b08      	ldr	r3, [pc, #32]	; (80039f8 <_ZN9LineTrace8isStableEv+0xdc>)
 80039d8:	881b      	ldrh	r3, [r3, #0]
 80039da:	2b16      	cmp	r3, #22
 80039dc:	d901      	bls.n	80039e2 <_ZN9LineTrace8isStableEv+0xc6>
		ret = true;
 80039de:	2301      	movs	r3, #1
 80039e0:	75fb      	strb	r3, [r7, #23]
	}

	return ret;
 80039e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80039e4:	4618      	mov	r0, r3
 80039e6:	371c      	adds	r7, #28
 80039e8:	46bd      	mov	sp, r7
 80039ea:	bd90      	pop	{r4, r7, pc}
 80039ec:	3727c5ac 	.word	0x3727c5ac
 80039f0:	459c4000 	.word	0x459c4000
 80039f4:	459c4000 	.word	0x459c4000
 80039f8:	200002c0 	.word	0x200002c0
 80039fc:	44fa0000 	.word	0x44fa0000

08003a00 <_ZN9LineTrace4initEv>:
// -------public---------- //
// ---------------------------------------------------------------------------------------------------//
// ------------------------------------ Initialize----------------------------------------------------//
// ---------------------------------------------------------------------------------------------------//
void LineTrace::init()
{
 8003a00:	b580      	push	{r7, lr}
 8003a02:	b08e      	sub	sp, #56	; 0x38
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	6078      	str	r0, [r7, #4]
	float temp_kp, temp_ki, temp_kd;
	sd_read_array_float("PARAMS", "KP.TXT", 1, &temp_kp);
 8003a08:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003a0c:	2201      	movs	r2, #1
 8003a0e:	4951      	ldr	r1, [pc, #324]	; (8003b54 <_ZN9LineTrace4initEv+0x154>)
 8003a10:	4851      	ldr	r0, [pc, #324]	; (8003b58 <_ZN9LineTrace4initEv+0x158>)
 8003a12:	f7fd ff99 	bl	8001948 <sd_read_array_float>
	sd_read_array_float("PARAMS", "KI.TXT", 1, &temp_ki);
 8003a16:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003a1a:	2201      	movs	r2, #1
 8003a1c:	494f      	ldr	r1, [pc, #316]	; (8003b5c <_ZN9LineTrace4initEv+0x15c>)
 8003a1e:	484e      	ldr	r0, [pc, #312]	; (8003b58 <_ZN9LineTrace4initEv+0x158>)
 8003a20:	f7fd ff92 	bl	8001948 <sd_read_array_float>
	sd_read_array_float("PARAMS", "KD.TXT", 1, &temp_kd);
 8003a24:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003a28:	2201      	movs	r2, #1
 8003a2a:	494d      	ldr	r1, [pc, #308]	; (8003b60 <_ZN9LineTrace4initEv+0x160>)
 8003a2c:	484a      	ldr	r0, [pc, #296]	; (8003b58 <_ZN9LineTrace4initEv+0x158>)
 8003a2e:	f7fd ff8b 	bl	8001948 <sd_read_array_float>
	setGain(temp_kp, temp_ki, temp_kd);
 8003a32:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8003a36:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8003a3a:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 8003a3e:	eeb0 1a66 	vmov.f32	s2, s13
 8003a42:	eef0 0a47 	vmov.f32	s1, s14
 8003a46:	eeb0 0a67 	vmov.f32	s0, s15
 8003a4a:	6878      	ldr	r0, [r7, #4]
 8003a4c:	f000 f89c 	bl	8003b88 <_ZN9LineTrace7setGainEfff>

	float temp_velocity, temp_max_velocity, temp_max_velocity2, temp_min_velocity, temp_min_velocity2;
	sd_read_array_float("PARAMS", "TARVEL1.TXT", 1, &temp_velocity);
 8003a50:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003a54:	2201      	movs	r2, #1
 8003a56:	4943      	ldr	r1, [pc, #268]	; (8003b64 <_ZN9LineTrace4initEv+0x164>)
 8003a58:	483f      	ldr	r0, [pc, #252]	; (8003b58 <_ZN9LineTrace4initEv+0x158>)
 8003a5a:	f7fd ff75 	bl	8001948 <sd_read_array_float>
	sd_read_array_float("PARAMS", "TARVEL2.TXT", 1, &temp_max_velocity);
 8003a5e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003a62:	2201      	movs	r2, #1
 8003a64:	4940      	ldr	r1, [pc, #256]	; (8003b68 <_ZN9LineTrace4initEv+0x168>)
 8003a66:	483c      	ldr	r0, [pc, #240]	; (8003b58 <_ZN9LineTrace4initEv+0x158>)
 8003a68:	f7fd ff6e 	bl	8001948 <sd_read_array_float>
	sd_read_array_float("PARAMS", "TARVEL3.TXT", 1, &temp_max_velocity2);
 8003a6c:	f107 0320 	add.w	r3, r7, #32
 8003a70:	2201      	movs	r2, #1
 8003a72:	493e      	ldr	r1, [pc, #248]	; (8003b6c <_ZN9LineTrace4initEv+0x16c>)
 8003a74:	4838      	ldr	r0, [pc, #224]	; (8003b58 <_ZN9LineTrace4initEv+0x158>)
 8003a76:	f7fd ff67 	bl	8001948 <sd_read_array_float>
	sd_read_array_float("PARAMS", "MINVEL.TXT", 1, &temp_min_velocity);
 8003a7a:	f107 031c 	add.w	r3, r7, #28
 8003a7e:	2201      	movs	r2, #1
 8003a80:	493b      	ldr	r1, [pc, #236]	; (8003b70 <_ZN9LineTrace4initEv+0x170>)
 8003a82:	4835      	ldr	r0, [pc, #212]	; (8003b58 <_ZN9LineTrace4initEv+0x158>)
 8003a84:	f7fd ff60 	bl	8001948 <sd_read_array_float>
	sd_read_array_float("PARAMS", "MINVEL2.TXT", 1, &temp_min_velocity2);
 8003a88:	f107 0318 	add.w	r3, r7, #24
 8003a8c:	2201      	movs	r2, #1
 8003a8e:	4939      	ldr	r1, [pc, #228]	; (8003b74 <_ZN9LineTrace4initEv+0x174>)
 8003a90:	4831      	ldr	r0, [pc, #196]	; (8003b58 <_ZN9LineTrace4initEv+0x158>)
 8003a92:	f7fd ff59 	bl	8001948 <sd_read_array_float>
	setTargetVelocity(temp_velocity);
 8003a96:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8003a9a:	eeb0 0a67 	vmov.f32	s0, s15
 8003a9e:	6878      	ldr	r0, [r7, #4]
 8003aa0:	f000 f8c7 	bl	8003c32 <_ZN9LineTrace17setTargetVelocityEf>
	setMaxVelocity(temp_max_velocity);
 8003aa4:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8003aa8:	eeb0 0a67 	vmov.f32	s0, s15
 8003aac:	6878      	ldr	r0, [r7, #4]
 8003aae:	f000 f8d0 	bl	8003c52 <_ZN9LineTrace14setMaxVelocityEf>
	setMaxVelocity2(temp_max_velocity2);
 8003ab2:	edd7 7a08 	vldr	s15, [r7, #32]
 8003ab6:	eeb0 0a67 	vmov.f32	s0, s15
 8003aba:	6878      	ldr	r0, [r7, #4]
 8003abc:	f000 f8d9 	bl	8003c72 <_ZN9LineTrace15setMaxVelocity2Ef>
	setMinVelocity(temp_min_velocity);
 8003ac0:	edd7 7a07 	vldr	s15, [r7, #28]
 8003ac4:	eeb0 0a67 	vmov.f32	s0, s15
 8003ac8:	6878      	ldr	r0, [r7, #4]
 8003aca:	f000 f8e2 	bl	8003c92 <_ZN9LineTrace14setMinVelocityEf>
	setMinVelocity2(temp_min_velocity2);
 8003ace:	edd7 7a06 	vldr	s15, [r7, #24]
 8003ad2:	eeb0 0a67 	vmov.f32	s0, s15
 8003ad6:	6878      	ldr	r0, [r7, #4]
 8003ad8:	f000 f8eb 	bl	8003cb2 <_ZN9LineTrace15setMinVelocity2Ef>

	float temp_acc, temp_dec;
	sd_read_array_float("PARAMS", "ACC.TXT", 1, &temp_acc);
 8003adc:	f107 0314 	add.w	r3, r7, #20
 8003ae0:	2201      	movs	r2, #1
 8003ae2:	4925      	ldr	r1, [pc, #148]	; (8003b78 <_ZN9LineTrace4initEv+0x178>)
 8003ae4:	481c      	ldr	r0, [pc, #112]	; (8003b58 <_ZN9LineTrace4initEv+0x158>)
 8003ae6:	f7fd ff2f 	bl	8001948 <sd_read_array_float>
	sd_read_array_float("PARAMS", "DEC.TXT", 1, &temp_dec);
 8003aea:	f107 0310 	add.w	r3, r7, #16
 8003aee:	2201      	movs	r2, #1
 8003af0:	4922      	ldr	r1, [pc, #136]	; (8003b7c <_ZN9LineTrace4initEv+0x17c>)
 8003af2:	4819      	ldr	r0, [pc, #100]	; (8003b58 <_ZN9LineTrace4initEv+0x158>)
 8003af4:	f7fd ff28 	bl	8001948 <sd_read_array_float>
	setMaxAccDec(temp_acc, temp_dec);
 8003af8:	edd7 7a05 	vldr	s15, [r7, #20]
 8003afc:	ed97 7a04 	vldr	s14, [r7, #16]
 8003b00:	eef0 0a47 	vmov.f32	s1, s14
 8003b04:	eeb0 0a67 	vmov.f32	s0, s15
 8003b08:	6878      	ldr	r0, [r7, #4]
 8003b0a:	f000 f932 	bl	8003d72 <_ZN9LineTrace12setMaxAccDecEff>

	float temp_acc2 = 0, temp_dec2 = 0;
 8003b0e:	f04f 0300 	mov.w	r3, #0
 8003b12:	60fb      	str	r3, [r7, #12]
 8003b14:	f04f 0300 	mov.w	r3, #0
 8003b18:	60bb      	str	r3, [r7, #8]
	sd_read_array_float("PARAMS", "ACC2.TXT", 1, &temp_acc2);
 8003b1a:	f107 030c 	add.w	r3, r7, #12
 8003b1e:	2201      	movs	r2, #1
 8003b20:	4917      	ldr	r1, [pc, #92]	; (8003b80 <_ZN9LineTrace4initEv+0x180>)
 8003b22:	480d      	ldr	r0, [pc, #52]	; (8003b58 <_ZN9LineTrace4initEv+0x158>)
 8003b24:	f7fd ff10 	bl	8001948 <sd_read_array_float>
	sd_read_array_float("PARAMS", "DEC2.TXT", 1, &temp_dec2);
 8003b28:	f107 0308 	add.w	r3, r7, #8
 8003b2c:	2201      	movs	r2, #1
 8003b2e:	4915      	ldr	r1, [pc, #84]	; (8003b84 <_ZN9LineTrace4initEv+0x184>)
 8003b30:	4809      	ldr	r0, [pc, #36]	; (8003b58 <_ZN9LineTrace4initEv+0x158>)
 8003b32:	f7fd ff09 	bl	8001948 <sd_read_array_float>
	setMaxAccDec2(temp_acc2, temp_dec2);
 8003b36:	edd7 7a03 	vldr	s15, [r7, #12]
 8003b3a:	ed97 7a02 	vldr	s14, [r7, #8]
 8003b3e:	eef0 0a47 	vmov.f32	s1, s14
 8003b42:	eeb0 0a67 	vmov.f32	s0, s15
 8003b46:	6878      	ldr	r0, [r7, #4]
 8003b48:	f000 f92d 	bl	8003da6 <_ZN9LineTrace13setMaxAccDec2Eff>
}
 8003b4c:	bf00      	nop
 8003b4e:	3738      	adds	r7, #56	; 0x38
 8003b50:	46bd      	mov	sp, r7
 8003b52:	bd80      	pop	{r7, pc}
 8003b54:	08019b80 	.word	0x08019b80
 8003b58:	08019b88 	.word	0x08019b88
 8003b5c:	08019b90 	.word	0x08019b90
 8003b60:	08019b98 	.word	0x08019b98
 8003b64:	08019ba0 	.word	0x08019ba0
 8003b68:	08019bac 	.word	0x08019bac
 8003b6c:	08019bb8 	.word	0x08019bb8
 8003b70:	08019bc4 	.word	0x08019bc4
 8003b74:	08019bd0 	.word	0x08019bd0
 8003b78:	08019bdc 	.word	0x08019bdc
 8003b7c:	08019be4 	.word	0x08019be4
 8003b80:	08019bec 	.word	0x08019bec
 8003b84:	08019bf8 	.word	0x08019bf8

08003b88 <_ZN9LineTrace7setGainEfff>:

// ---------------------------------------------------------------------------------------------------//
// ------------------------------- Line following gain------------------------------------------------//
// ---------------------------------------------------------------------------------------------------//
void LineTrace::setGain(float kp, float ki, float kd)
{
 8003b88:	b480      	push	{r7}
 8003b8a:	b085      	sub	sp, #20
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	60f8      	str	r0, [r7, #12]
 8003b90:	ed87 0a02 	vstr	s0, [r7, #8]
 8003b94:	edc7 0a01 	vstr	s1, [r7, #4]
 8003b98:	ed87 1a00 	vstr	s2, [r7]
	kp_ = kp;
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	68ba      	ldr	r2, [r7, #8]
 8003ba0:	629a      	str	r2, [r3, #40]	; 0x28
	ki_ = ki;
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	687a      	ldr	r2, [r7, #4]
 8003ba6:	631a      	str	r2, [r3, #48]	; 0x30
	kd_ = kd;
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	683a      	ldr	r2, [r7, #0]
 8003bac:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8003bae:	bf00      	nop
 8003bb0:	3714      	adds	r7, #20
 8003bb2:	46bd      	mov	sp, r7
 8003bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb8:	4770      	bx	lr

08003bba <_ZN9LineTrace5getKpEv>:

float LineTrace::getKp()
{
 8003bba:	b480      	push	{r7}
 8003bbc:	b083      	sub	sp, #12
 8003bbe:	af00      	add	r7, sp, #0
 8003bc0:	6078      	str	r0, [r7, #4]
	return kp_;
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bc6:	ee07 3a90 	vmov	s15, r3
}
 8003bca:	eeb0 0a67 	vmov.f32	s0, s15
 8003bce:	370c      	adds	r7, #12
 8003bd0:	46bd      	mov	sp, r7
 8003bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd6:	4770      	bx	lr

08003bd8 <_ZN9LineTrace5getKiEv>:

float LineTrace::getKi()
{
 8003bd8:	b480      	push	{r7}
 8003bda:	b083      	sub	sp, #12
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	6078      	str	r0, [r7, #4]
	return ki_;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003be4:	ee07 3a90 	vmov	s15, r3
}
 8003be8:	eeb0 0a67 	vmov.f32	s0, s15
 8003bec:	370c      	adds	r7, #12
 8003bee:	46bd      	mov	sp, r7
 8003bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf4:	4770      	bx	lr

08003bf6 <_ZN9LineTrace5getKdEv>:

float LineTrace::getKd()
{
 8003bf6:	b480      	push	{r7}
 8003bf8:	b083      	sub	sp, #12
 8003bfa:	af00      	add	r7, sp, #0
 8003bfc:	6078      	str	r0, [r7, #4]
	return kd_;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c02:	ee07 3a90 	vmov	s15, r3
}
 8003c06:	eeb0 0a67 	vmov.f32	s0, s15
 8003c0a:	370c      	adds	r7, #12
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c12:	4770      	bx	lr

08003c14 <_ZN9LineTrace14setNormalRatioEf>:
// ---------------------------------------------------------------------------------------------------//
// ------------------------------ Velocity setting----------------------------------------------------//
// ---------------------------------------------------------------------------------------------------//

void LineTrace::setNormalRatio(float ratio)
{
 8003c14:	b480      	push	{r7}
 8003c16:	b083      	sub	sp, #12
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]
 8003c1c:	ed87 0a00 	vstr	s0, [r7]
	normal_ratio_ = ratio;
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	683a      	ldr	r2, [r7, #0]
 8003c24:	639a      	str	r2, [r3, #56]	; 0x38
}
 8003c26:	bf00      	nop
 8003c28:	370c      	adds	r7, #12
 8003c2a:	46bd      	mov	sp, r7
 8003c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c30:	4770      	bx	lr

08003c32 <_ZN9LineTrace17setTargetVelocityEf>:

void LineTrace::setTargetVelocity(float velocity)
{
 8003c32:	b480      	push	{r7}
 8003c34:	b083      	sub	sp, #12
 8003c36:	af00      	add	r7, sp, #0
 8003c38:	6078      	str	r0, [r7, #4]
 8003c3a:	ed87 0a00 	vstr	s0, [r7]
	target_velocity_ = velocity;
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	683a      	ldr	r2, [r7, #0]
 8003c42:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
}
 8003c46:	bf00      	nop
 8003c48:	370c      	adds	r7, #12
 8003c4a:	46bd      	mov	sp, r7
 8003c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c50:	4770      	bx	lr

08003c52 <_ZN9LineTrace14setMaxVelocityEf>:

void LineTrace::setMaxVelocity(float velocity)
{
 8003c52:	b480      	push	{r7}
 8003c54:	b083      	sub	sp, #12
 8003c56:	af00      	add	r7, sp, #0
 8003c58:	6078      	str	r0, [r7, #4]
 8003c5a:	ed87 0a00 	vstr	s0, [r7]
	max_velocity_ = velocity;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	683a      	ldr	r2, [r7, #0]
 8003c62:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
}
 8003c66:	bf00      	nop
 8003c68:	370c      	adds	r7, #12
 8003c6a:	46bd      	mov	sp, r7
 8003c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c70:	4770      	bx	lr

08003c72 <_ZN9LineTrace15setMaxVelocity2Ef>:

void LineTrace::setMaxVelocity2(float velocity)
{
 8003c72:	b480      	push	{r7}
 8003c74:	b083      	sub	sp, #12
 8003c76:	af00      	add	r7, sp, #0
 8003c78:	6078      	str	r0, [r7, #4]
 8003c7a:	ed87 0a00 	vstr	s0, [r7]
	max_velocity2_ = velocity;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	683a      	ldr	r2, [r7, #0]
 8003c82:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8003c86:	bf00      	nop
 8003c88:	370c      	adds	r7, #12
 8003c8a:	46bd      	mov	sp, r7
 8003c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c90:	4770      	bx	lr

08003c92 <_ZN9LineTrace14setMinVelocityEf>:

void LineTrace::setMinVelocity(float velocity)
{
 8003c92:	b480      	push	{r7}
 8003c94:	b083      	sub	sp, #12
 8003c96:	af00      	add	r7, sp, #0
 8003c98:	6078      	str	r0, [r7, #4]
 8003c9a:	ed87 0a00 	vstr	s0, [r7]
	min_velocity_ = velocity;
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	683a      	ldr	r2, [r7, #0]
 8003ca2:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
}
 8003ca6:	bf00      	nop
 8003ca8:	370c      	adds	r7, #12
 8003caa:	46bd      	mov	sp, r7
 8003cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb0:	4770      	bx	lr

08003cb2 <_ZN9LineTrace15setMinVelocity2Ef>:

void LineTrace::setMinVelocity2(float velocity)
{
 8003cb2:	b480      	push	{r7}
 8003cb4:	b083      	sub	sp, #12
 8003cb6:	af00      	add	r7, sp, #0
 8003cb8:	6078      	str	r0, [r7, #4]
 8003cba:	ed87 0a00 	vstr	s0, [r7]
	min_velocity2_ = velocity;
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	683a      	ldr	r2, [r7, #0]
 8003cc2:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
}
 8003cc6:	bf00      	nop
 8003cc8:	370c      	adds	r7, #12
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd0:	4770      	bx	lr

08003cd2 <_ZN9LineTrace17getTargetVelocityEv>:

float LineTrace::getTargetVelocity()
{
 8003cd2:	b480      	push	{r7}
 8003cd4:	b083      	sub	sp, #12
 8003cd6:	af00      	add	r7, sp, #0
 8003cd8:	6078      	str	r0, [r7, #4]
	return target_velocity_;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8003ce0:	ee07 3a90 	vmov	s15, r3
}
 8003ce4:	eeb0 0a67 	vmov.f32	s0, s15
 8003ce8:	370c      	adds	r7, #12
 8003cea:	46bd      	mov	sp, r7
 8003cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf0:	4770      	bx	lr

08003cf2 <_ZN9LineTrace14getMaxVelocityEv>:

float LineTrace::getMaxVelocity()
{
 8003cf2:	b480      	push	{r7}
 8003cf4:	b083      	sub	sp, #12
 8003cf6:	af00      	add	r7, sp, #0
 8003cf8:	6078      	str	r0, [r7, #4]
	return max_velocity_;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8003d00:	ee07 3a90 	vmov	s15, r3
}
 8003d04:	eeb0 0a67 	vmov.f32	s0, s15
 8003d08:	370c      	adds	r7, #12
 8003d0a:	46bd      	mov	sp, r7
 8003d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d10:	4770      	bx	lr

08003d12 <_ZN9LineTrace15getMaxVelocity2Ev>:

float LineTrace::getMaxVelocity2()
{
 8003d12:	b480      	push	{r7}
 8003d14:	b083      	sub	sp, #12
 8003d16:	af00      	add	r7, sp, #0
 8003d18:	6078      	str	r0, [r7, #4]
	return max_velocity2_;
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003d20:	ee07 3a90 	vmov	s15, r3
}
 8003d24:	eeb0 0a67 	vmov.f32	s0, s15
 8003d28:	370c      	adds	r7, #12
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d30:	4770      	bx	lr

08003d32 <_ZN9LineTrace14getMinVelocityEv>:

float LineTrace::getMinVelocity()
{
 8003d32:	b480      	push	{r7}
 8003d34:	b083      	sub	sp, #12
 8003d36:	af00      	add	r7, sp, #0
 8003d38:	6078      	str	r0, [r7, #4]
	return min_velocity_;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8003d40:	ee07 3a90 	vmov	s15, r3
}
 8003d44:	eeb0 0a67 	vmov.f32	s0, s15
 8003d48:	370c      	adds	r7, #12
 8003d4a:	46bd      	mov	sp, r7
 8003d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d50:	4770      	bx	lr

08003d52 <_ZN9LineTrace15getMinVelocity2Ev>:

float LineTrace::getMinVelocity2()
{
 8003d52:	b480      	push	{r7}
 8003d54:	b083      	sub	sp, #12
 8003d56:	af00      	add	r7, sp, #0
 8003d58:	6078      	str	r0, [r7, #4]
	return min_velocity2_;
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8003d60:	ee07 3a90 	vmov	s15, r3
}
 8003d64:	eeb0 0a67 	vmov.f32	s0, s15
 8003d68:	370c      	adds	r7, #12
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d70:	4770      	bx	lr

08003d72 <_ZN9LineTrace12setMaxAccDecEff>:

// ---------------------------------------------------------------------------------------------------//
// ------------------------------ Acceleration setting------------------------------------------------//
// ---------------------------------------------------------------------------------------------------//
void LineTrace::setMaxAccDec(const float acc, const float dec)
{
 8003d72:	b480      	push	{r7}
 8003d74:	b085      	sub	sp, #20
 8003d76:	af00      	add	r7, sp, #0
 8003d78:	60f8      	str	r0, [r7, #12]
 8003d7a:	ed87 0a02 	vstr	s0, [r7, #8]
 8003d7e:	edc7 0a01 	vstr	s1, [r7, #4]
	max_acc_ = acc;
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	f503 5345 	add.w	r3, r3, #12608	; 0x3140
 8003d88:	3308      	adds	r3, #8
 8003d8a:	68ba      	ldr	r2, [r7, #8]
 8003d8c:	601a      	str	r2, [r3, #0]
	max_dec_ = dec;
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	f503 5345 	add.w	r3, r3, #12608	; 0x3140
 8003d94:	330c      	adds	r3, #12
 8003d96:	687a      	ldr	r2, [r7, #4]
 8003d98:	601a      	str	r2, [r3, #0]
}
 8003d9a:	bf00      	nop
 8003d9c:	3714      	adds	r7, #20
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da4:	4770      	bx	lr

08003da6 <_ZN9LineTrace13setMaxAccDec2Eff>:

void LineTrace::setMaxAccDec2(const float acc, const float dec)
{
 8003da6:	b480      	push	{r7}
 8003da8:	b085      	sub	sp, #20
 8003daa:	af00      	add	r7, sp, #0
 8003dac:	60f8      	str	r0, [r7, #12]
 8003dae:	ed87 0a02 	vstr	s0, [r7, #8]
 8003db2:	edc7 0a01 	vstr	s1, [r7, #4]
	max_acc2_ = acc;
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	f503 5345 	add.w	r3, r3, #12608	; 0x3140
 8003dbc:	3310      	adds	r3, #16
 8003dbe:	68ba      	ldr	r2, [r7, #8]
 8003dc0:	601a      	str	r2, [r3, #0]
	max_dec2_ = dec;
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	f503 5345 	add.w	r3, r3, #12608	; 0x3140
 8003dc8:	3314      	adds	r3, #20
 8003dca:	687a      	ldr	r2, [r7, #4]
 8003dcc:	601a      	str	r2, [r3, #0]
}
 8003dce:	bf00      	nop
 8003dd0:	3714      	adds	r7, #20
 8003dd2:	46bd      	mov	sp, r7
 8003dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd8:	4770      	bx	lr

08003dda <_ZN9LineTrace9getMaxAccEv>:

float LineTrace::getMaxAcc()
{
 8003dda:	b480      	push	{r7}
 8003ddc:	b083      	sub	sp, #12
 8003dde:	af00      	add	r7, sp, #0
 8003de0:	6078      	str	r0, [r7, #4]
	return max_acc_;
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	f503 5345 	add.w	r3, r3, #12608	; 0x3140
 8003de8:	3308      	adds	r3, #8
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	ee07 3a90 	vmov	s15, r3
}
 8003df0:	eeb0 0a67 	vmov.f32	s0, s15
 8003df4:	370c      	adds	r7, #12
 8003df6:	46bd      	mov	sp, r7
 8003df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dfc:	4770      	bx	lr

08003dfe <_ZN9LineTrace10getMaxDec2Ev>:

float LineTrace::getMaxDec2()
{
 8003dfe:	b480      	push	{r7}
 8003e00:	b083      	sub	sp, #12
 8003e02:	af00      	add	r7, sp, #0
 8003e04:	6078      	str	r0, [r7, #4]
	return max_dec2_;
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	f503 5345 	add.w	r3, r3, #12608	; 0x3140
 8003e0c:	3314      	adds	r3, #20
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	ee07 3a90 	vmov	s15, r3
}
 8003e14:	eeb0 0a67 	vmov.f32	s0, s15
 8003e18:	370c      	adds	r7, #12
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e20:	4770      	bx	lr

08003e22 <_ZN9LineTrace10getMaxAcc2Ev>:

float LineTrace::getMaxAcc2()
{
 8003e22:	b480      	push	{r7}
 8003e24:	b083      	sub	sp, #12
 8003e26:	af00      	add	r7, sp, #0
 8003e28:	6078      	str	r0, [r7, #4]
	return max_acc2_;
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	f503 5345 	add.w	r3, r3, #12608	; 0x3140
 8003e30:	3310      	adds	r3, #16
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	ee07 3a90 	vmov	s15, r3
}
 8003e38:	eeb0 0a67 	vmov.f32	s0, s15
 8003e3c:	370c      	adds	r7, #12
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e44:	4770      	bx	lr

08003e46 <_ZN9LineTrace9getMaxDecEv>:

float LineTrace::getMaxDec()
{
 8003e46:	b480      	push	{r7}
 8003e48:	b083      	sub	sp, #12
 8003e4a:	af00      	add	r7, sp, #0
 8003e4c:	6078      	str	r0, [r7, #4]
	return max_dec_;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	f503 5345 	add.w	r3, r3, #12608	; 0x3140
 8003e54:	330c      	adds	r3, #12
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	ee07 3a90 	vmov	s15, r3
}
 8003e5c:	eeb0 0a67 	vmov.f32	s0, s15
 8003e60:	370c      	adds	r7, #12
 8003e62:	46bd      	mov	sp, r7
 8003e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e68:	4770      	bx	lr
	...

08003e6c <_ZN9LineTrace4flipEv>:

// ---------------------------------------------------------------------------------------------------//
// ---------------------------------------- Flip -----------------------------------------------------//
// ---------------------------------------------------------------------------------------------------//
void LineTrace::flip()
{
 8003e6c:	b590      	push	{r4, r7, lr}
 8003e6e:	b083      	sub	sp, #12
 8003e70:	af00      	add	r7, sp, #0
 8003e72:	6078      	str	r0, [r7, #4]
	if(excution_flag_ == true){
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	f000 8116 	beq.w	80040ac <_ZN9LineTrace4flipEv+0x240>
		// ---- line following processing -----//
		pidTrace();
 8003e80:	6878      	ldr	r0, [r7, #4]
 8003e82:	f7fe ff95 	bl	8002db0 <_ZN9LineTrace8pidTraceEv>
		//steeringAngleTrace();


		// ---- Target Velocity Updata ------//
		updateTargetVelocity();
 8003e86:	6878      	ldr	r0, [r7, #4]
 8003e88:	f7ff fbce 	bl	8003628 <_ZN9LineTrace20updateTargetVelocityEv>


		// ----- Processing at regular distances -----//
		if(isTargetDistance(10) == true){
 8003e8c:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 8003e90:	6878      	ldr	r0, [r7, #4]
 8003e92:	f7ff fc61 	bl	8003758 <_ZN9LineTrace16isTargetDistanceEf>
 8003e96:	4603      	mov	r3, r0
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d040      	beq.n	8003f1e <_ZN9LineTrace4flipEv+0xb2>
			// ---- Store Logs ------//
			storeLogs();
 8003e9c:	6878      	ldr	r0, [r7, #4]
 8003e9e:	f7ff f8ad 	bl	8002ffc <_ZN9LineTrace9storeLogsEv>
			logger_->storeLog(imu_->getOmega());
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	69dc      	ldr	r4, [r3, #28]
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	6a1b      	ldr	r3, [r3, #32]
 8003eaa:	4618      	mov	r0, r3
 8003eac:	f7fe f800 	bl	8001eb0 <_ZN3IMU8getOmegaEv>
 8003eb0:	eef0 7a40 	vmov.f32	s15, s0
 8003eb4:	eeb0 0a67 	vmov.f32	s0, s15
 8003eb8:	4620      	mov	r0, r4
 8003eba:	f000 fc59 	bl	8004770 <_ZN6Logger8storeLogEf>
			logger_->storeLog2(target_omega_);
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	69da      	ldr	r2, [r3, #28]
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	edd3 7a2a 	vldr	s15, [r3, #168]	; 0xa8
 8003ec8:	eeb0 0a67 	vmov.f32	s0, s15
 8003ecc:	4610      	mov	r0, r2
 8003ece:	f000 fc87 	bl	80047e0 <_ZN6Logger9storeLog2Ef>

			// -------- Detect Robot stabilization ------//
			if(isStable() == true && side_sensor_->getStatusL() == false){ // Stabilizing and side sensor is black
 8003ed2:	6878      	ldr	r0, [r7, #4]
 8003ed4:	f7ff fd22 	bl	800391c <_ZN9LineTrace8isStableEv>
 8003ed8:	4603      	mov	r3, r0
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d00c      	beq.n	8003ef8 <_ZN9LineTrace4flipEv+0x8c>
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	691b      	ldr	r3, [r3, #16]
 8003ee2:	4618      	mov	r0, r3
 8003ee4:	f001 fc18 	bl	8005718 <_ZN10SideSensor10getStatusLEv>
 8003ee8:	4603      	mov	r3, r0
 8003eea:	f083 0301 	eor.w	r3, r3, #1
 8003eee:	b2db      	uxtb	r3, r3
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d001      	beq.n	8003ef8 <_ZN9LineTrace4flipEv+0x8c>
 8003ef4:	2301      	movs	r3, #1
 8003ef6:	e000      	b.n	8003efa <_ZN9LineTrace4flipEv+0x8e>
 8003ef8:	2300      	movs	r3, #0
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d005      	beq.n	8003f0a <_ZN9LineTrace4flipEv+0x9e>
				stable_flag_ = true;
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	f503 5345 	add.w	r3, r3, #12608	; 0x3140
 8003f04:	3303      	adds	r3, #3
 8003f06:	2201      	movs	r2, #1
 8003f08:	701a      	strb	r2, [r3, #0]
			}

			// ---reset total cnt ---//
			encoder_->clearDistance10mm();
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	695b      	ldr	r3, [r3, #20]
 8003f0e:	4618      	mov	r0, r3
 8003f10:	f7fd fc06 	bl	8001720 <_ZN7Encoder17clearDistance10mmEv>
			odometry_->clearPotition();
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	699b      	ldr	r3, [r3, #24]
 8003f18:	4618      	mov	r0, r3
 8003f1a:	f001 f951 	bl	80051c0 <_ZN8Odometry13clearPotitionEv>
		}

		// ------- Store side line distance or correction distance------//
		if(stable_flag_ == true && side_sensor_->getStatusL() == true){ //Stabilizing and side sensor is white
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	f503 5345 	add.w	r3, r3, #12608	; 0x3140
 8003f24:	3303      	adds	r3, #3
 8003f26:	781b      	ldrb	r3, [r3, #0]
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d009      	beq.n	8003f40 <_ZN9LineTrace4flipEv+0xd4>
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	691b      	ldr	r3, [r3, #16]
 8003f30:	4618      	mov	r0, r3
 8003f32:	f001 fbf1 	bl	8005718 <_ZN10SideSensor10getStatusLEv>
 8003f36:	4603      	mov	r3, r0
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d001      	beq.n	8003f40 <_ZN9LineTrace4flipEv+0xd4>
 8003f3c:	2301      	movs	r3, #1
 8003f3e:	e000      	b.n	8003f42 <_ZN9LineTrace4flipEv+0xd6>
 8003f40:	2300      	movs	r3, #0
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d020      	beq.n	8003f88 <_ZN9LineTrace4flipEv+0x11c>
			if(mode_selector_ == FIRST_RUNNING){
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8003f4c:	3308      	adds	r3, #8
 8003f4e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d103      	bne.n	8003f5e <_ZN9LineTrace4flipEv+0xf2>
				storeSideLineDistance();
 8003f56:	6878      	ldr	r0, [r7, #4]
 8003f58:	f7ff f818 	bl	8002f8c <_ZN9LineTrace21storeSideLineDistanceEv>
 8003f5c:	e008      	b.n	8003f70 <_ZN9LineTrace4flipEv+0x104>
			}
			else{
				correctionTotalDistanceFromSideMarker();
 8003f5e:	6878      	ldr	r0, [r7, #4]
 8003f60:	f7ff f8dc 	bl	800311c <_ZN9LineTrace37correctionTotalDistanceFromSideMarkerEv>
				correction_check_cnt_ = 0;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	f503 5345 	add.w	r3, r3, #12608	; 0x3140
 8003f6a:	3318      	adds	r3, #24
 8003f6c:	2200      	movs	r2, #0
 8003f6e:	801a      	strh	r2, [r3, #0]
			}

			stable_flag_ = false;
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	f503 5345 	add.w	r3, r3, #12608	; 0x3140
 8003f76:	3303      	adds	r3, #3
 8003f78:	2200      	movs	r2, #0
 8003f7a:	701a      	strb	r2, [r3, #0]
			stable_cnt_reset_flag_ = true;
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	f503 5345 	add.w	r3, r3, #12608	; 0x3140
 8003f82:	3304      	adds	r3, #4
 8003f84:	2201      	movs	r2, #1
 8003f86:	701a      	strb	r2, [r3, #0]
		}

		// ----- cross line ignore processing ------//
		if(isCrossLine() == true){ //detect cross line
 8003f88:	6878      	ldr	r0, [r7, #4]
 8003f8a:	f7ff fc07 	bl	800379c <_ZN9LineTrace11isCrossLineEv>
 8003f8e:	4603      	mov	r3, r0
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d009      	beq.n	8003fa8 <_ZN9LineTrace4flipEv+0x13c>
			side_sensor_->enableIgnore();
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	691b      	ldr	r3, [r3, #16]
 8003f98:	4618      	mov	r0, r3
 8003f9a:	f001 fbe5 	bl	8005768 <_ZN10SideSensor12enableIgnoreEv>
			encoder_->clearCrossLineIgnoreDistance();
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	695b      	ldr	r3, [r3, #20]
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	f7fd fbe7 	bl	8001776 <_ZN7Encoder28clearCrossLineIgnoreDistanceEv>
			// Note: Store cross line distance here.
		}

		if(side_sensor_->getIgnoreFlag() == true && encoder_->getCrossLineIgnoreDistance() >= 90){
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	691b      	ldr	r3, [r3, #16]
 8003fac:	4618      	mov	r0, r3
 8003fae:	f001 fbf5 	bl	800579c <_ZN10SideSensor13getIgnoreFlagEv>
 8003fb2:	4603      	mov	r3, r0
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d00f      	beq.n	8003fd8 <_ZN9LineTrace4flipEv+0x16c>
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	695b      	ldr	r3, [r3, #20]
 8003fbc:	4618      	mov	r0, r3
 8003fbe:	f7fd fbcb 	bl	8001758 <_ZN7Encoder26getCrossLineIgnoreDistanceEv>
 8003fc2:	eeb0 7a40 	vmov.f32	s14, s0
 8003fc6:	eddf 7a3b 	vldr	s15, [pc, #236]	; 80040b4 <_ZN9LineTrace4flipEv+0x248>
 8003fca:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003fce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003fd2:	db01      	blt.n	8003fd8 <_ZN9LineTrace4flipEv+0x16c>
 8003fd4:	2301      	movs	r3, #1
 8003fd6:	e000      	b.n	8003fda <_ZN9LineTrace4flipEv+0x16e>
 8003fd8:	2300      	movs	r3, #0
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d004      	beq.n	8003fe8 <_ZN9LineTrace4flipEv+0x17c>
			side_sensor_->disableIgnore();
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	691b      	ldr	r3, [r3, #16]
 8003fe2:	4618      	mov	r0, r3
 8003fe4:	f001 fbcd 	bl	8005782 <_ZN10SideSensor13disableIgnoreEv>
		}


		if(stable_flag_ == true) led_.LR(-1, 1);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	f503 5345 	add.w	r3, r3, #12608	; 0x3140
 8003fee:	3303      	adds	r3, #3
 8003ff0:	781b      	ldrb	r3, [r3, #0]
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d008      	beq.n	8004008 <_ZN9LineTrace4flipEv+0x19c>
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	330c      	adds	r3, #12
 8003ffa:	2201      	movs	r2, #1
 8003ffc:	f04f 31ff 	mov.w	r1, #4294967295
 8004000:	4618      	mov	r0, r3
 8004002:	f7fe f9d3 	bl	80023ac <_ZN3LED2LREaa>
 8004006:	e007      	b.n	8004018 <_ZN9LineTrace4flipEv+0x1ac>
		else led_.LR(-1, 0);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	330c      	adds	r3, #12
 800400c:	2200      	movs	r2, #0
 800400e:	f04f 31ff 	mov.w	r1, #4294967295
 8004012:	4618      	mov	r0, r3
 8004014:	f7fe f9ca 	bl	80023ac <_ZN3LED2LREaa>
			all_sideline_flag_ = false;
		}
		*/

		// ----- Emergency stop processing------//
		if(line_sensor_->emergencyStop() == true){
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	685b      	ldr	r3, [r3, #4]
 800401c:	4618      	mov	r0, r3
 800401e:	f7fe fced 	bl	80029fc <_ZN10LineSensor13emergencyStopEv>
 8004022:	4603      	mov	r3, r0
 8004024:	2b00      	cmp	r3, #0
 8004026:	d00d      	beq.n	8004044 <_ZN9LineTrace4flipEv+0x1d8>
			velocity_ctrl_->setTranslationVelocityOnly(0, 0);
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	689b      	ldr	r3, [r3, #8]
 800402c:	eddf 0a22 	vldr	s1, [pc, #136]	; 80040b8 <_ZN9LineTrace4flipEv+0x24c>
 8004030:	ed9f 0a21 	vldr	s0, [pc, #132]	; 80040b8 <_ZN9LineTrace4flipEv+0x24c>
 8004034:	4618      	mov	r0, r3
 8004036:	f001 ffa3 	bl	8005f80 <_ZN12VelocityCtrl26setTranslationVelocityOnlyEff>
			esc_->off();
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800403e:	4618      	mov	r0, r3
 8004040:	f7fd f9a0 	bl	8001384 <_ZN3ESC3offEv>
		else{
			//led_.LR(0, -1);
		}

		// ---------Confirmation when corrected ------------//
		correction_check_cnt_++;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	f503 5345 	add.w	r3, r3, #12608	; 0x3140
 800404a:	3318      	adds	r3, #24
 800404c:	881b      	ldrh	r3, [r3, #0]
 800404e:	3301      	adds	r3, #1
 8004050:	b29a      	uxth	r2, r3
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	f503 5345 	add.w	r3, r3, #12608	; 0x3140
 8004058:	3318      	adds	r3, #24
 800405a:	801a      	strh	r2, [r3, #0]
		if(correction_check_cnt_ >= 10000) correction_check_cnt_ = 10000;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	f503 5345 	add.w	r3, r3, #12608	; 0x3140
 8004062:	3318      	adds	r3, #24
 8004064:	881b      	ldrh	r3, [r3, #0]
 8004066:	f242 720f 	movw	r2, #9999	; 0x270f
 800406a:	4293      	cmp	r3, r2
 800406c:	d906      	bls.n	800407c <_ZN9LineTrace4flipEv+0x210>
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	f503 5345 	add.w	r3, r3, #12608	; 0x3140
 8004074:	3318      	adds	r3, #24
 8004076:	f242 7210 	movw	r2, #10000	; 0x2710
 800407a:	801a      	strh	r2, [r3, #0]

		if(correction_check_cnt_ <= 80) led_.LR(-1, 1);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	f503 5345 	add.w	r3, r3, #12608	; 0x3140
 8004082:	3318      	adds	r3, #24
 8004084:	881b      	ldrh	r3, [r3, #0]
 8004086:	2b50      	cmp	r3, #80	; 0x50
 8004088:	d808      	bhi.n	800409c <_ZN9LineTrace4flipEv+0x230>
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	330c      	adds	r3, #12
 800408e:	2201      	movs	r2, #1
 8004090:	f04f 31ff 	mov.w	r1, #4294967295
 8004094:	4618      	mov	r0, r3
 8004096:	f7fe f989 	bl	80023ac <_ZN3LED2LREaa>
		else led_.LR(-1, 0);
	}
}
 800409a:	e007      	b.n	80040ac <_ZN9LineTrace4flipEv+0x240>
		else led_.LR(-1, 0);
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	330c      	adds	r3, #12
 80040a0:	2200      	movs	r2, #0
 80040a2:	f04f 31ff 	mov.w	r1, #4294967295
 80040a6:	4618      	mov	r0, r3
 80040a8:	f7fe f980 	bl	80023ac <_ZN3LED2LREaa>
}
 80040ac:	bf00      	nop
 80040ae:	370c      	adds	r7, #12
 80040b0:	46bd      	mov	sp, r7
 80040b2:	bd90      	pop	{r4, r7, pc}
 80040b4:	42b40000 	.word	0x42b40000
 80040b8:	00000000 	.word	0x00000000

080040bc <_ZN9LineTrace7setModeEs>:

// ---------------------------------------------------------------------------------------------------//
// ---------------------------------- Mode set to stop------------------------------------------------//
// ---------------------------------------------------------------------------------------------------//
void LineTrace::setMode(int16_t mode)
{
 80040bc:	b480      	push	{r7}
 80040be:	b083      	sub	sp, #12
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	6078      	str	r0, [r7, #4]
 80040c4:	460b      	mov	r3, r1
 80040c6:	807b      	strh	r3, [r7, #2]
	mode_selector_ = mode;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 80040ce:	3308      	adds	r3, #8
 80040d0:	887a      	ldrh	r2, [r7, #2]
 80040d2:	801a      	strh	r2, [r3, #0]
}
 80040d4:	bf00      	nop
 80040d6:	370c      	adds	r7, #12
 80040d8:	46bd      	mov	sp, r7
 80040da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040de:	4770      	bx	lr

080040e0 <_ZN9LineTrace5startEv>:

void LineTrace::start()
{
 80040e0:	b580      	push	{r7, lr}
 80040e2:	b082      	sub	sp, #8
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	6078      	str	r0, [r7, #4]
	excution_flag_ = true;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	2201      	movs	r2, #1
 80040ec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	i_reset_flag_ = true;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	2201      	movs	r2, #1
 80040f4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
	velocity_ctrl_->start();
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	689b      	ldr	r3, [r3, #8]
 80040fc:	4618      	mov	r0, r3
 80040fe:	f001 ff98 	bl	8006032 <_ZN12VelocityCtrl5startEv>
	side_sensor_->resetWhiteLineCnt();
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	691b      	ldr	r3, [r3, #16]
 8004106:	4618      	mov	r0, r3
 8004108:	f001 fb1e 	bl	8005748 <_ZN10SideSensor17resetWhiteLineCntEv>
	crossline_idx_ = 0;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	f503 5344 	add.w	r3, r3, #12544	; 0x3100
 8004112:	333c      	adds	r3, #60	; 0x3c
 8004114:	2200      	movs	r2, #0
 8004116:	801a      	strh	r2, [r3, #0]
	sideline_idx_ = 0;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	f503 5344 	add.w	r3, r3, #12544	; 0x3100
 800411e:	333e      	adds	r3, #62	; 0x3e
 8004120:	2200      	movs	r2, #0
 8004122:	801a      	strh	r2, [r3, #0]
	all_sideline_idx_ = 0;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	f503 5345 	add.w	r3, r3, #12608	; 0x3140
 800412a:	2200      	movs	r2, #0
 800412c:	801a      	strh	r2, [r3, #0]
}
 800412e:	bf00      	nop
 8004130:	3708      	adds	r7, #8
 8004132:	46bd      	mov	sp, r7
 8004134:	bd80      	pop	{r7, pc}
	...

08004138 <_ZN9LineTrace7runningEv>:


void LineTrace::running()
{
 8004138:	b580      	push	{r7, lr}
 800413a:	b084      	sub	sp, #16
 800413c:	af00      	add	r7, sp, #0
 800413e:	6078      	str	r0, [r7, #4]
	uint16_t stage = 0;
 8004140:	2300      	movs	r3, #0
 8004142:	81fb      	strh	r3, [r7, #14]
	bool goal_flag = false;
 8004144:	2300      	movs	r3, #0
 8004146:	737b      	strb	r3, [r7, #13]
	start();
 8004148:	6878      	ldr	r0, [r7, #4]
 800414a:	f7ff ffc9 	bl	80040e0 <_ZN9LineTrace5startEv>

	while(goal_flag == false){
 800414e:	7b7b      	ldrb	r3, [r7, #13]
 8004150:	2b00      	cmp	r3, #0
 8004152:	d15b      	bne.n	800420c <_ZN9LineTrace7runningEv+0xd4>
		switch(stage){
 8004154:	89fb      	ldrh	r3, [r7, #14]
 8004156:	2b00      	cmp	r3, #0
 8004158:	d002      	beq.n	8004160 <_ZN9LineTrace7runningEv+0x28>
 800415a:	2b0a      	cmp	r3, #10
 800415c:	d030      	beq.n	80041c0 <_ZN9LineTrace7runningEv+0x88>
 800415e:	e054      	b.n	800420a <_ZN9LineTrace7runningEv+0xd2>
		case 0:
			if(side_sensor_->getWhiteLineCntR() == 1){
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	691b      	ldr	r3, [r3, #16]
 8004164:	4618      	mov	r0, r3
 8004166:	f001 fae3 	bl	8005730 <_ZN10SideSensor16getWhiteLineCntREv>
 800416a:	4603      	mov	r3, r0
 800416c:	2b01      	cmp	r3, #1
 800416e:	bf0c      	ite	eq
 8004170:	2301      	moveq	r3, #1
 8004172:	2300      	movne	r3, #0
 8004174:	b2db      	uxtb	r3, r3
 8004176:	2b00      	cmp	r3, #0
 8004178:	d044      	beq.n	8004204 <_ZN9LineTrace7runningEv+0xcc>
				loggerStart();
 800417a:	6878      	ldr	r0, [r7, #4]
 800417c:	f7fe fea4 	bl	8002ec8 <_ZN9LineTrace11loggerStartEv>
				if(mode_selector_ != FIRST_RUNNING){ // Other than first running
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8004186:	3308      	adds	r3, #8
 8004188:	f9b3 3000 	ldrsh.w	r3, [r3]
 800418c:	2b00      	cmp	r3, #0
 800418e:	d002      	beq.n	8004196 <_ZN9LineTrace7runningEv+0x5e>
					startVelocityPlay();
 8004190:	6878      	ldr	r0, [r7, #4]
 8004192:	f7ff fa19 	bl	80035c8 <_ZN9LineTrace17startVelocityPlayEv>
				}

				encoder_->clearCrossLineIgnoreDistance();
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	695b      	ldr	r3, [r3, #20]
 800419a:	4618      	mov	r0, r3
 800419c:	f7fd faeb 	bl	8001776 <_ZN7Encoder28clearCrossLineIgnoreDistanceEv>
				encoder_->clearTotalDistance();
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	695b      	ldr	r3, [r3, #20]
 80041a4:	4618      	mov	r0, r3
 80041a6:	f7fd fac9 	bl	800173c <_ZN7Encoder18clearTotalDistanceEv>
				led_.LR(0, -1);
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	330c      	adds	r3, #12
 80041ae:	f04f 32ff 	mov.w	r2, #4294967295
 80041b2:	2100      	movs	r1, #0
 80041b4:	4618      	mov	r0, r3
 80041b6:	f7fe f8f9 	bl	80023ac <_ZN3LED2LREaa>
				stage = 10;
 80041ba:	230a      	movs	r3, #10
 80041bc:	81fb      	strh	r3, [r7, #14]
			}

			break;
 80041be:	e021      	b.n	8004204 <_ZN9LineTrace7runningEv+0xcc>

		case 10:
			if(side_sensor_->getWhiteLineCntR() == 2){
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	691b      	ldr	r3, [r3, #16]
 80041c4:	4618      	mov	r0, r3
 80041c6:	f001 fab3 	bl	8005730 <_ZN10SideSensor16getWhiteLineCntREv>
 80041ca:	4603      	mov	r3, r0
 80041cc:	2b02      	cmp	r3, #2
 80041ce:	bf0c      	ite	eq
 80041d0:	2301      	moveq	r3, #1
 80041d2:	2300      	movne	r3, #0
 80041d4:	b2db      	uxtb	r3, r3
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d016      	beq.n	8004208 <_ZN9LineTrace7runningEv+0xd0>
				loggerStop();
 80041da:	6878      	ldr	r0, [r7, #4]
 80041dc:	f7fe fe8f 	bl	8002efe <_ZN9LineTrace10loggerStopEv>
				stopVelocityPlay();
 80041e0:	6878      	ldr	r0, [r7, #4]
 80041e2:	f7ff fa04 	bl	80035ee <_ZN9LineTrace16stopVelocityPlayEv>
				HAL_Delay(100); //Run through after the goal
 80041e6:	2064      	movs	r0, #100	; 0x64
 80041e8:	f005 fd28 	bl	8009c3c <HAL_Delay>

				setTargetVelocity(0);
 80041ec:	ed9f 0a0b 	vldr	s0, [pc, #44]	; 800421c <_ZN9LineTrace7runningEv+0xe4>
 80041f0:	6878      	ldr	r0, [r7, #4]
 80041f2:	f7ff fd1e 	bl	8003c32 <_ZN9LineTrace17setTargetVelocityEf>
				HAL_Delay(500); //Stop for a while on the spot
 80041f6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80041fa:	f005 fd1f 	bl	8009c3c <HAL_Delay>

				goal_flag = true;
 80041fe:	2301      	movs	r3, #1
 8004200:	737b      	strb	r3, [r7, #13]

			}

			break;
 8004202:	e001      	b.n	8004208 <_ZN9LineTrace7runningEv+0xd0>
			break;
 8004204:	bf00      	nop
 8004206:	e7a2      	b.n	800414e <_ZN9LineTrace7runningEv+0x16>
			break;
 8004208:	bf00      	nop
	while(goal_flag == false){
 800420a:	e7a0      	b.n	800414e <_ZN9LineTrace7runningEv+0x16>
		}
	}

	stop();
 800420c:	6878      	ldr	r0, [r7, #4]
 800420e:	f000 f807 	bl	8004220 <_ZN9LineTrace4stopEv>
}
 8004212:	bf00      	nop
 8004214:	3710      	adds	r7, #16
 8004216:	46bd      	mov	sp, r7
 8004218:	bd80      	pop	{r7, pc}
 800421a:	bf00      	nop
 800421c:	00000000 	.word	0x00000000

08004220 <_ZN9LineTrace4stopEv>:

void LineTrace::stop()
{
 8004220:	b580      	push	{r7, lr}
 8004222:	b084      	sub	sp, #16
 8004224:	af02      	add	r7, sp, #8
 8004226:	6078      	str	r0, [r7, #4]
	excution_flag_ = false;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	2200      	movs	r2, #0
 800422c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	velocity_ctrl_->stop();
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	689b      	ldr	r3, [r3, #8]
 8004234:	4618      	mov	r0, r3
 8004236:	f001 ff0f 	bl	8006058 <_ZN12VelocityCtrl4stopEv>

	led_.LR(-1, 1);
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	330c      	adds	r3, #12
 800423e:	2201      	movs	r2, #1
 8004240:	f04f 31ff 	mov.w	r1, #4294967295
 8004244:	4618      	mov	r0, r3
 8004246:	f7fe f8b1 	bl	80023ac <_ZN3LED2LREaa>
	if(mode_selector_ == FIRST_RUNNING){ //First running
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8004250:	3308      	adds	r3, #8
 8004252:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004256:	2b00      	cmp	r3, #0
 8004258:	d107      	bne.n	800426a <_ZN9LineTrace4stopEv+0x4a>
		logger_->saveDistanceAndTheta("COURSLOG", "DISTANCE.TXT", "THETA.TXT");
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	69d8      	ldr	r0, [r3, #28]
 800425e:	4b23      	ldr	r3, [pc, #140]	; (80042ec <_ZN9LineTrace4stopEv+0xcc>)
 8004260:	4a23      	ldr	r2, [pc, #140]	; (80042f0 <_ZN9LineTrace4stopEv+0xd0>)
 8004262:	4924      	ldr	r1, [pc, #144]	; (80042f4 <_ZN9LineTrace4stopEv+0xd4>)
 8004264:	f000 fc62 	bl	8004b2c <_ZN6Logger20saveDistanceAndThetaEPKcS1_S1_>
 8004268:	e006      	b.n	8004278 <_ZN9LineTrace4stopEv+0x58>
	}
	else{//Secondary run
		logger_->saveDistanceAndTheta2("COURSLOG", "DISTANC2.TXT", "THETA2.TXT");
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	69d8      	ldr	r0, [r3, #28]
 800426e:	4b22      	ldr	r3, [pc, #136]	; (80042f8 <_ZN9LineTrace4stopEv+0xd8>)
 8004270:	4a22      	ldr	r2, [pc, #136]	; (80042fc <_ZN9LineTrace4stopEv+0xdc>)
 8004272:	4920      	ldr	r1, [pc, #128]	; (80042f4 <_ZN9LineTrace4stopEv+0xd4>)
 8004274:	f000 fc7d 	bl	8004b72 <_ZN6Logger21saveDistanceAndTheta2EPKcS1_S1_>
	}
	sd_write_array_float("COURSLOG", "CROSSDIS.TXT", CROSSLINE_SIZE, crossline_distance_, OVER_WRITE);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 800427e:	330c      	adds	r3, #12
 8004280:	2200      	movs	r2, #0
 8004282:	9200      	str	r2, [sp, #0]
 8004284:	2264      	movs	r2, #100	; 0x64
 8004286:	491e      	ldr	r1, [pc, #120]	; (8004300 <_ZN9LineTrace4stopEv+0xe0>)
 8004288:	481a      	ldr	r0, [pc, #104]	; (80042f4 <_ZN9LineTrace4stopEv+0xd4>)
 800428a:	f7fd faf7 	bl	800187c <sd_write_array_float>
	sd_write_array_float("COURSLOG", "SIDEDIS.TXT", SIDELINE_SIZE, sideline_distance_, OVER_WRITE);
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	f503 5306 	add.w	r3, r3, #8576	; 0x2180
 8004294:	331c      	adds	r3, #28
 8004296:	2200      	movs	r2, #0
 8004298:	9200      	str	r2, [sp, #0]
 800429a:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800429e:	4919      	ldr	r1, [pc, #100]	; (8004304 <_ZN9LineTrace4stopEv+0xe4>)
 80042a0:	4814      	ldr	r0, [pc, #80]	; (80042f4 <_ZN9LineTrace4stopEv+0xd4>)
 80042a2:	f7fd faeb 	bl	800187c <sd_write_array_float>
	sd_write_array_float("COURSLOG", "ASIDEDIS.TXT", SIDELINE_SIZE, all_sideline_distance_, OVER_WRITE);
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	f503 5325 	add.w	r3, r3, #10560	; 0x2940
 80042ac:	332c      	adds	r3, #44	; 0x2c
 80042ae:	2200      	movs	r2, #0
 80042b0:	9200      	str	r2, [sp, #0]
 80042b2:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80042b6:	4914      	ldr	r1, [pc, #80]	; (8004308 <_ZN9LineTrace4stopEv+0xe8>)
 80042b8:	480e      	ldr	r0, [pc, #56]	; (80042f4 <_ZN9LineTrace4stopEv+0xd4>)
 80042ba:	f7fd fadf 	bl	800187c <sd_write_array_float>

	led_.LR(-1, 0);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	330c      	adds	r3, #12
 80042c2:	2200      	movs	r2, #0
 80042c4:	f04f 31ff 	mov.w	r1, #4294967295
 80042c8:	4618      	mov	r0, r3
 80042ca:	f7fe f86f 	bl	80023ac <_ZN3LED2LREaa>

	logger_->resetIdx();
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	69db      	ldr	r3, [r3, #28]
 80042d2:	4618      	mov	r0, r3
 80042d4:	f000 fcdb 	bl	8004c8e <_ZN6Logger8resetIdxEv>
	logger_->resetLogs2();
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	69db      	ldr	r3, [r3, #28]
 80042dc:	4618      	mov	r0, r3
 80042de:	f000 fc8c 	bl	8004bfa <_ZN6Logger10resetLogs2Ev>
}
 80042e2:	bf00      	nop
 80042e4:	3708      	adds	r7, #8
 80042e6:	46bd      	mov	sp, r7
 80042e8:	bd80      	pop	{r7, pc}
 80042ea:	bf00      	nop
 80042ec:	08019c04 	.word	0x08019c04
 80042f0:	08019c10 	.word	0x08019c10
 80042f4:	08019c20 	.word	0x08019c20
 80042f8:	08019c2c 	.word	0x08019c2c
 80042fc:	08019c38 	.word	0x08019c38
 8004300:	08019c48 	.word	0x08019c48
 8004304:	08019c58 	.word	0x08019c58
 8004308:	08019c64 	.word	0x08019c64

0800430c <_ZN9LineTrace20createVelocityTabeleEv>:

// ---------------------------------------------------------------------------------------------------//
// ------------------------------ Create velocity table-----------------------------------------------//
// ---------------------------------------------------------------------------------------------------//
void LineTrace::createVelocityTabele()
{
 800430c:	b590      	push	{r4, r7, lr}
 800430e:	b08b      	sub	sp, #44	; 0x2c
 8004310:	af02      	add	r7, sp, #8
 8004312:	6078      	str	r0, [r7, #4]
	const float *p_distance, *p_theta;
	p_distance = logger_->getDistanceArrayPointer();
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	69db      	ldr	r3, [r3, #28]
 8004318:	4618      	mov	r0, r3
 800431a:	f000 fb94 	bl	8004a46 <_ZN6Logger23getDistanceArrayPointerEv>
 800431e:	6138      	str	r0, [r7, #16]
	p_theta= logger_->getThetaArrayPointer();
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	69db      	ldr	r3, [r3, #28]
 8004324:	4618      	mov	r0, r3
 8004326:	f000 fb9c 	bl	8004a62 <_ZN6Logger20getThetaArrayPointerEv>
 800432a:	60f8      	str	r0, [r7, #12]

	float temp_distance, temp_theta;
	for(uint16_t i = 0; i < LOG_DATA_SIZE_DIS; i++){
 800432c:	2300      	movs	r3, #0
 800432e:	837b      	strh	r3, [r7, #26]
 8004330:	8b7b      	ldrh	r3, [r7, #26]
 8004332:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004336:	d24a      	bcs.n	80043ce <_ZN9LineTrace20createVelocityTabeleEv+0xc2>
		temp_distance = p_distance[i];
 8004338:	8b7b      	ldrh	r3, [r7, #26]
 800433a:	009b      	lsls	r3, r3, #2
 800433c:	693a      	ldr	r2, [r7, #16]
 800433e:	4413      	add	r3, r2
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	60bb      	str	r3, [r7, #8]
		temp_theta = p_theta[i];
 8004344:	8b7b      	ldrh	r3, [r7, #26]
 8004346:	009b      	lsls	r3, r3, #2
 8004348:	68fa      	ldr	r2, [r7, #12]
 800434a:	4413      	add	r3, r2
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	61fb      	str	r3, [r7, #28]

		if(temp_theta == 0) temp_theta = 0.00001;
 8004350:	edd7 7a07 	vldr	s15, [r7, #28]
 8004354:	eef5 7a40 	vcmp.f32	s15, #0.0
 8004358:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800435c:	d101      	bne.n	8004362 <_ZN9LineTrace20createVelocityTabeleEv+0x56>
 800435e:	4b4c      	ldr	r3, [pc, #304]	; (8004490 <_ZN9LineTrace20createVelocityTabeleEv+0x184>)
 8004360:	61fb      	str	r3, [r7, #28]
		float radius = abs(temp_distance / temp_theta);
 8004362:	ed97 7a02 	vldr	s14, [r7, #8]
 8004366:	edd7 7a07 	vldr	s15, [r7, #28]
 800436a:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800436e:	eeb0 0a66 	vmov.f32	s0, s13
 8004372:	f7fe fb93 	bl	8002a9c <_ZSt3absf>
 8004376:	ed87 0a05 	vstr	s0, [r7, #20]
		if(radius >= 5000) radius = 5000;
 800437a:	edd7 7a05 	vldr	s15, [r7, #20]
 800437e:	ed9f 7a45 	vldr	s14, [pc, #276]	; 8004494 <_ZN9LineTrace20createVelocityTabeleEv+0x188>
 8004382:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004386:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800438a:	db01      	blt.n	8004390 <_ZN9LineTrace20createVelocityTabeleEv+0x84>
 800438c:	4b42      	ldr	r3, [pc, #264]	; (8004498 <_ZN9LineTrace20createVelocityTabeleEv+0x18c>)
 800438e:	617b      	str	r3, [r7, #20]

		velocity_table_[i] = radius2Velocity(radius);
 8004390:	8b7c      	ldrh	r4, [r7, #26]
 8004392:	ed97 0a05 	vldr	s0, [r7, #20]
 8004396:	6878      	ldr	r0, [r7, #4]
 8004398:	f7fe ff18 	bl	80031cc <_ZN9LineTrace15radius2VelocityEf>
 800439c:	eef0 7a40 	vmov.f32	s15, s0
 80043a0:	687a      	ldr	r2, [r7, #4]
 80043a2:	f504 6383 	add.w	r3, r4, #1048	; 0x418
 80043a6:	009b      	lsls	r3, r3, #2
 80043a8:	4413      	add	r3, r2
 80043aa:	3304      	adds	r3, #4
 80043ac:	edc3 7a00 	vstr	s15, [r3]

		ref_delta_distances_[i] = p_distance[i]; //copy
 80043b0:	8b7b      	ldrh	r3, [r7, #26]
 80043b2:	009b      	lsls	r3, r3, #2
 80043b4:	693a      	ldr	r2, [r7, #16]
 80043b6:	441a      	add	r2, r3
 80043b8:	8b7b      	ldrh	r3, [r7, #26]
 80043ba:	6812      	ldr	r2, [r2, #0]
 80043bc:	6879      	ldr	r1, [r7, #4]
 80043be:	3330      	adds	r3, #48	; 0x30
 80043c0:	009b      	lsls	r3, r3, #2
 80043c2:	440b      	add	r3, r1
 80043c4:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < LOG_DATA_SIZE_DIS; i++){
 80043c6:	8b7b      	ldrh	r3, [r7, #26]
 80043c8:	3301      	adds	r3, #1
 80043ca:	837b      	strh	r3, [r7, #26]
 80043cc:	e7b0      	b.n	8004330 <_ZN9LineTrace20createVelocityTabeleEv+0x24>
	}


	if(mode_selector_ == SECOND_RUNNING){
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 80043d4:	3308      	adds	r3, #8
 80043d6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80043da:	2b01      	cmp	r3, #1
 80043dc:	d120      	bne.n	8004420 <_ZN9LineTrace20createVelocityTabeleEv+0x114>
		velocity_table_[0] = min_velocity_;
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	f503 5383 	add.w	r3, r3, #4192	; 0x1060
 80043ea:	3304      	adds	r3, #4
 80043ec:	601a      	str	r2, [r3, #0]
		// ----- Decelerate processing -----//
		decelerateProcessing(max_dec_, p_distance);
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	f503 5345 	add.w	r3, r3, #12608	; 0x3140
 80043f4:	330c      	adds	r3, #12
 80043f6:	edd3 7a00 	vldr	s15, [r3]
 80043fa:	6939      	ldr	r1, [r7, #16]
 80043fc:	eeb0 0a67 	vmov.f32	s0, s15
 8004400:	6878      	ldr	r0, [r7, #4]
 8004402:	f7fe ff99 	bl	8003338 <_ZN9LineTrace20decelerateProcessingEfPKf>
		// ----- Accelerate processing -----//
		accelerateProcessing(max_acc_, p_distance);
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	f503 5345 	add.w	r3, r3, #12608	; 0x3140
 800440c:	3308      	adds	r3, #8
 800440e:	edd3 7a00 	vldr	s15, [r3]
 8004412:	6939      	ldr	r1, [r7, #16]
 8004414:	eeb0 0a67 	vmov.f32	s0, s15
 8004418:	6878      	ldr	r0, [r7, #4]
 800441a:	f7ff f831 	bl	8003480 <_ZN9LineTrace20accelerateProcessingEfPKf>
 800441e:	e027      	b.n	8004470 <_ZN9LineTrace20createVelocityTabeleEv+0x164>
	}
	else if(mode_selector_ == THIRD_RUNNING){
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8004426:	3308      	adds	r3, #8
 8004428:	f9b3 3000 	ldrsh.w	r3, [r3]
 800442c:	2b02      	cmp	r3, #2
 800442e:	d11f      	bne.n	8004470 <_ZN9LineTrace20createVelocityTabeleEv+0x164>
		velocity_table_[0] = min_velocity2_;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	f8d3 20b8 	ldr.w	r2, [r3, #184]	; 0xb8
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	f503 5383 	add.w	r3, r3, #4192	; 0x1060
 800443c:	3304      	adds	r3, #4
 800443e:	601a      	str	r2, [r3, #0]
		// ----- Decelerate processing -----//
		decelerateProcessing(max_dec2_, p_distance);
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	f503 5345 	add.w	r3, r3, #12608	; 0x3140
 8004446:	3314      	adds	r3, #20
 8004448:	edd3 7a00 	vldr	s15, [r3]
 800444c:	6939      	ldr	r1, [r7, #16]
 800444e:	eeb0 0a67 	vmov.f32	s0, s15
 8004452:	6878      	ldr	r0, [r7, #4]
 8004454:	f7fe ff70 	bl	8003338 <_ZN9LineTrace20decelerateProcessingEfPKf>
		// ----- Accelerate processing -----//
		accelerateProcessing(max_acc2_, p_distance);
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	f503 5345 	add.w	r3, r3, #12608	; 0x3140
 800445e:	3310      	adds	r3, #16
 8004460:	edd3 7a00 	vldr	s15, [r3]
 8004464:	6939      	ldr	r1, [r7, #16]
 8004466:	eeb0 0a67 	vmov.f32	s0, s15
 800446a:	6878      	ldr	r0, [r7, #4]
 800446c:	f7ff f808 	bl	8003480 <_ZN9LineTrace20accelerateProcessingEfPKf>
	}

	sd_write_array_float("COURSLOG", "VELTABLE.TXT", LOG_DATA_SIZE_DIS, velocity_table_, OVER_WRITE);
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	f503 5383 	add.w	r3, r3, #4192	; 0x1060
 8004476:	3304      	adds	r3, #4
 8004478:	2200      	movs	r2, #0
 800447a:	9200      	str	r2, [sp, #0]
 800447c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004480:	4906      	ldr	r1, [pc, #24]	; (800449c <_ZN9LineTrace20createVelocityTabeleEv+0x190>)
 8004482:	4807      	ldr	r0, [pc, #28]	; (80044a0 <_ZN9LineTrace20createVelocityTabeleEv+0x194>)
 8004484:	f7fd f9fa 	bl	800187c <sd_write_array_float>

}
 8004488:	bf00      	nop
 800448a:	3724      	adds	r7, #36	; 0x24
 800448c:	46bd      	mov	sp, r7
 800448e:	bd90      	pop	{r4, r7, pc}
 8004490:	3727c5ac 	.word	0x3727c5ac
 8004494:	459c4000 	.word	0x459c4000
 8004498:	459c4000 	.word	0x459c4000
 800449c:	08019c74 	.word	0x08019c74
 80044a0:	08019c20 	.word	0x08019c20

080044a4 <_ZN9LineTrace26createVelocityTabeleFromSDEv>:

void LineTrace::createVelocityTabeleFromSD()
{
 80044a4:	b590      	push	{r4, r7, lr}
 80044a6:	b08b      	sub	sp, #44	; 0x2c
 80044a8:	af02      	add	r7, sp, #8
 80044aa:	6078      	str	r0, [r7, #4]
	logger_->importDistanceAndTheta("COURSLOG", "DISTANCE.TXT", "THETA.TXT");
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	69d8      	ldr	r0, [r3, #28]
 80044b0:	4b6a      	ldr	r3, [pc, #424]	; (800465c <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1b8>)
 80044b2:	4a6b      	ldr	r2, [pc, #428]	; (8004660 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1bc>)
 80044b4:	496b      	ldr	r1, [pc, #428]	; (8004664 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1c0>)
 80044b6:	f000 fb81 	bl	8004bbc <_ZN6Logger22importDistanceAndThetaEPKcS1_S1_>
	sd_read_array_float("COURSLOG", "CROSSDIS.TXT", CROSSLINE_SIZE, crossline_distance_);
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 80044c0:	330c      	adds	r3, #12
 80044c2:	2264      	movs	r2, #100	; 0x64
 80044c4:	4968      	ldr	r1, [pc, #416]	; (8004668 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1c4>)
 80044c6:	4867      	ldr	r0, [pc, #412]	; (8004664 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1c0>)
 80044c8:	f7fd fa3e 	bl	8001948 <sd_read_array_float>
	sd_read_array_float("COURSLOG", "SIDEDIS.TXT", SIDELINE_SIZE, sideline_distance_);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	f503 5306 	add.w	r3, r3, #8576	; 0x2180
 80044d2:	331c      	adds	r3, #28
 80044d4:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80044d8:	4964      	ldr	r1, [pc, #400]	; (800466c <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1c8>)
 80044da:	4862      	ldr	r0, [pc, #392]	; (8004664 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1c0>)
 80044dc:	f7fd fa34 	bl	8001948 <sd_read_array_float>

	const float *p_distance, *p_theta;
	p_distance = logger_->getDistanceArrayPointer();
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	69db      	ldr	r3, [r3, #28]
 80044e4:	4618      	mov	r0, r3
 80044e6:	f000 faae 	bl	8004a46 <_ZN6Logger23getDistanceArrayPointerEv>
 80044ea:	6138      	str	r0, [r7, #16]
	p_theta= logger_->getThetaArrayPointer();
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	69db      	ldr	r3, [r3, #28]
 80044f0:	4618      	mov	r0, r3
 80044f2:	f000 fab6 	bl	8004a62 <_ZN6Logger20getThetaArrayPointerEv>
 80044f6:	60f8      	str	r0, [r7, #12]

	float temp_distance, temp_theta;
	//float pre_radius = 0;;
	for(uint16_t i = 0; i < LOG_DATA_SIZE_DIS; i++){
 80044f8:	2300      	movs	r3, #0
 80044fa:	837b      	strh	r3, [r7, #26]
 80044fc:	8b7b      	ldrh	r3, [r7, #26]
 80044fe:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004502:	d24a      	bcs.n	800459a <_ZN9LineTrace26createVelocityTabeleFromSDEv+0xf6>

		temp_distance = p_distance[i];
 8004504:	8b7b      	ldrh	r3, [r7, #26]
 8004506:	009b      	lsls	r3, r3, #2
 8004508:	693a      	ldr	r2, [r7, #16]
 800450a:	4413      	add	r3, r2
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	60bb      	str	r3, [r7, #8]
		temp_theta = p_theta[i];
 8004510:	8b7b      	ldrh	r3, [r7, #26]
 8004512:	009b      	lsls	r3, r3, #2
 8004514:	68fa      	ldr	r2, [r7, #12]
 8004516:	4413      	add	r3, r2
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	61fb      	str	r3, [r7, #28]

		if(temp_theta == 0) temp_theta = 0.00001;
 800451c:	edd7 7a07 	vldr	s15, [r7, #28]
 8004520:	eef5 7a40 	vcmp.f32	s15, #0.0
 8004524:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004528:	d101      	bne.n	800452e <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x8a>
 800452a:	4b51      	ldr	r3, [pc, #324]	; (8004670 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1cc>)
 800452c:	61fb      	str	r3, [r7, #28]
		float radius_origin = abs(temp_distance / temp_theta);
 800452e:	ed97 7a02 	vldr	s14, [r7, #8]
 8004532:	edd7 7a07 	vldr	s15, [r7, #28]
 8004536:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800453a:	eeb0 0a66 	vmov.f32	s0, s13
 800453e:	f7fe faad 	bl	8002a9c <_ZSt3absf>
 8004542:	ed87 0a05 	vstr	s0, [r7, #20]
		if(radius_origin >= 5000) radius_origin = 5000;
 8004546:	edd7 7a05 	vldr	s15, [r7, #20]
 800454a:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 8004674 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1d0>
 800454e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004552:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004556:	db01      	blt.n	800455c <_ZN9LineTrace26createVelocityTabeleFromSDEv+0xb8>
 8004558:	4b47      	ldr	r3, [pc, #284]	; (8004678 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1d4>)
 800455a:	617b      	str	r3, [r7, #20]

		//float radius_lpf = ((R_RADIUS)*(radius_origin) + (1.0 - (R_RADIUS))* (pre_radius));
		//velocity_table_[i] = radius_lpf;
		velocity_table_[i] = radius2Velocity(radius_origin);
 800455c:	8b7c      	ldrh	r4, [r7, #26]
 800455e:	ed97 0a05 	vldr	s0, [r7, #20]
 8004562:	6878      	ldr	r0, [r7, #4]
 8004564:	f7fe fe32 	bl	80031cc <_ZN9LineTrace15radius2VelocityEf>
 8004568:	eef0 7a40 	vmov.f32	s15, s0
 800456c:	687a      	ldr	r2, [r7, #4]
 800456e:	f504 6383 	add.w	r3, r4, #1048	; 0x418
 8004572:	009b      	lsls	r3, r3, #2
 8004574:	4413      	add	r3, r2
 8004576:	3304      	adds	r3, #4
 8004578:	edc3 7a00 	vstr	s15, [r3]
		//pre_radius = radius_origin;

		ref_delta_distances_[i] = p_distance[i]; //copy
 800457c:	8b7b      	ldrh	r3, [r7, #26]
 800457e:	009b      	lsls	r3, r3, #2
 8004580:	693a      	ldr	r2, [r7, #16]
 8004582:	441a      	add	r2, r3
 8004584:	8b7b      	ldrh	r3, [r7, #26]
 8004586:	6812      	ldr	r2, [r2, #0]
 8004588:	6879      	ldr	r1, [r7, #4]
 800458a:	3330      	adds	r3, #48	; 0x30
 800458c:	009b      	lsls	r3, r3, #2
 800458e:	440b      	add	r3, r1
 8004590:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < LOG_DATA_SIZE_DIS; i++){
 8004592:	8b7b      	ldrh	r3, [r7, #26]
 8004594:	3301      	adds	r3, #1
 8004596:	837b      	strh	r3, [r7, #26]
 8004598:	e7b0      	b.n	80044fc <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x58>
	}

	if(mode_selector_ == SECOND_RUNNING){
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 80045a0:	3308      	adds	r3, #8
 80045a2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80045a6:	2b01      	cmp	r3, #1
 80045a8:	d120      	bne.n	80045ec <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x148>
		velocity_table_[0] = min_velocity_;
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	f503 5383 	add.w	r3, r3, #4192	; 0x1060
 80045b6:	3304      	adds	r3, #4
 80045b8:	601a      	str	r2, [r3, #0]
		// ----- Decelerate processing -----//
		decelerateProcessing(max_dec_, p_distance);
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	f503 5345 	add.w	r3, r3, #12608	; 0x3140
 80045c0:	330c      	adds	r3, #12
 80045c2:	edd3 7a00 	vldr	s15, [r3]
 80045c6:	6939      	ldr	r1, [r7, #16]
 80045c8:	eeb0 0a67 	vmov.f32	s0, s15
 80045cc:	6878      	ldr	r0, [r7, #4]
 80045ce:	f7fe feb3 	bl	8003338 <_ZN9LineTrace20decelerateProcessingEfPKf>
		// ----- Accelerate processing -----//
		accelerateProcessing(max_acc_, p_distance);
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	f503 5345 	add.w	r3, r3, #12608	; 0x3140
 80045d8:	3308      	adds	r3, #8
 80045da:	edd3 7a00 	vldr	s15, [r3]
 80045de:	6939      	ldr	r1, [r7, #16]
 80045e0:	eeb0 0a67 	vmov.f32	s0, s15
 80045e4:	6878      	ldr	r0, [r7, #4]
 80045e6:	f7fe ff4b 	bl	8003480 <_ZN9LineTrace20accelerateProcessingEfPKf>
 80045ea:	e027      	b.n	800463c <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x198>
	}
	else if(mode_selector_ == THIRD_RUNNING){
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 80045f2:	3308      	adds	r3, #8
 80045f4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80045f8:	2b02      	cmp	r3, #2
 80045fa:	d11f      	bne.n	800463c <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x198>
		velocity_table_[0] = min_velocity2_;
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	f8d3 20b8 	ldr.w	r2, [r3, #184]	; 0xb8
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	f503 5383 	add.w	r3, r3, #4192	; 0x1060
 8004608:	3304      	adds	r3, #4
 800460a:	601a      	str	r2, [r3, #0]
		// ----- Decelerate processing -----//
		decelerateProcessing(max_dec2_, p_distance);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	f503 5345 	add.w	r3, r3, #12608	; 0x3140
 8004612:	3314      	adds	r3, #20
 8004614:	edd3 7a00 	vldr	s15, [r3]
 8004618:	6939      	ldr	r1, [r7, #16]
 800461a:	eeb0 0a67 	vmov.f32	s0, s15
 800461e:	6878      	ldr	r0, [r7, #4]
 8004620:	f7fe fe8a 	bl	8003338 <_ZN9LineTrace20decelerateProcessingEfPKf>
		// ----- Accelerate processing -----//
		accelerateProcessing(max_acc2_, p_distance);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	f503 5345 	add.w	r3, r3, #12608	; 0x3140
 800462a:	3310      	adds	r3, #16
 800462c:	edd3 7a00 	vldr	s15, [r3]
 8004630:	6939      	ldr	r1, [r7, #16]
 8004632:	eeb0 0a67 	vmov.f32	s0, s15
 8004636:	6878      	ldr	r0, [r7, #4]
 8004638:	f7fe ff22 	bl	8003480 <_ZN9LineTrace20accelerateProcessingEfPKf>
	}


	sd_write_array_float("COURSLOG", "VELTABLE.TXT", LOG_DATA_SIZE_DIS, velocity_table_, OVER_WRITE);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	f503 5383 	add.w	r3, r3, #4192	; 0x1060
 8004642:	3304      	adds	r3, #4
 8004644:	2200      	movs	r2, #0
 8004646:	9200      	str	r2, [sp, #0]
 8004648:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800464c:	490b      	ldr	r1, [pc, #44]	; (800467c <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1d8>)
 800464e:	4805      	ldr	r0, [pc, #20]	; (8004664 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1c0>)
 8004650:	f7fd f914 	bl	800187c <sd_write_array_float>

}
 8004654:	bf00      	nop
 8004656:	3724      	adds	r7, #36	; 0x24
 8004658:	46bd      	mov	sp, r7
 800465a:	bd90      	pop	{r4, r7, pc}
 800465c:	08019c04 	.word	0x08019c04
 8004660:	08019c10 	.word	0x08019c10
 8004664:	08019c20 	.word	0x08019c20
 8004668:	08019c48 	.word	0x08019c48
 800466c:	08019c58 	.word	0x08019c58
 8004670:	3727c5ac 	.word	0x3727c5ac
 8004674:	459c4000 	.word	0x459c4000
 8004678:	459c4000 	.word	0x459c4000
 800467c:	08019c74 	.word	0x08019c74

08004680 <_ZN6LoggerC1Ev>:
#include "HAL_SDcard_lib.h"
#include <stdio.h>
#include "Macro.h"
#include "AQM0802.h"

Logger::Logger() : recording_flag_(false), log_index_tim_(0), log_index_tim2_(0), log_index_tim_int_(0), log_index_tim2_int_(0), log_index_dis_(0){}
 8004680:	b480      	push	{r7}
 8004682:	b083      	sub	sp, #12
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 800468e:	33f0      	adds	r3, #240	; 0xf0
 8004690:	2200      	movs	r2, #0
 8004692:	701a      	strb	r2, [r3, #0]
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 800469a:	33f2      	adds	r3, #242	; 0xf2
 800469c:	2200      	movs	r2, #0
 800469e:	801a      	strh	r2, [r3, #0]
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 80046a6:	33f4      	adds	r3, #244	; 0xf4
 80046a8:	2200      	movs	r2, #0
 80046aa:	801a      	strh	r2, [r3, #0]
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 80046b2:	33f6      	adds	r3, #246	; 0xf6
 80046b4:	2200      	movs	r2, #0
 80046b6:	801a      	strh	r2, [r3, #0]
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 80046be:	33f8      	adds	r3, #248	; 0xf8
 80046c0:	2200      	movs	r2, #0
 80046c2:	801a      	strh	r2, [r3, #0]
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 80046ca:	33fa      	adds	r3, #250	; 0xfa
 80046cc:	2200      	movs	r2, #0
 80046ce:	801a      	strh	r2, [r3, #0]
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	4618      	mov	r0, r3
 80046d4:	370c      	adds	r7, #12
 80046d6:	46bd      	mov	sp, r7
 80046d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046dc:	4770      	bx	lr
	...

080046e0 <_ZN6Logger10sdCardInitEv>:

bool Logger::sdCardInit()
{
 80046e0:	b580      	push	{r7, lr}
 80046e2:	b084      	sub	sp, #16
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	6078      	str	r0, [r7, #4]
	bool ret = false;
 80046e8:	2300      	movs	r3, #0
 80046ea:	73fb      	strb	r3, [r7, #15]

	if(sd_mount() == 1){
 80046ec:	f7fd fa18 	bl	8001b20 <sd_mount>
 80046f0:	4603      	mov	r3, r0
 80046f2:	2b01      	cmp	r3, #1
 80046f4:	bf0c      	ite	eq
 80046f6:	2301      	moveq	r3, #1
 80046f8:	2300      	movne	r3, #0
 80046fa:	b2db      	uxtb	r3, r3
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d016      	beq.n	800472e <_ZN6Logger10sdCardInitEv+0x4e>
	  //printf("mount success\r\n");

	  lcd_clear();
 8004700:	f7fc fcce 	bl	80010a0 <lcd_clear>
	  lcd_locate(0,0);
 8004704:	2100      	movs	r1, #0
 8004706:	2000      	movs	r0, #0
 8004708:	f7fc fcda 	bl	80010c0 <lcd_locate>
	  lcd_printf("SD mount");
 800470c:	4815      	ldr	r0, [pc, #84]	; (8004764 <_ZN6Logger10sdCardInitEv+0x84>)
 800470e:	f7fc fd01 	bl	8001114 <lcd_printf>
	  lcd_locate(0,1);
 8004712:	2101      	movs	r1, #1
 8004714:	2000      	movs	r0, #0
 8004716:	f7fc fcd3 	bl	80010c0 <lcd_locate>
	  lcd_printf("success");
 800471a:	4813      	ldr	r0, [pc, #76]	; (8004768 <_ZN6Logger10sdCardInitEv+0x88>)
 800471c:	f7fc fcfa 	bl	8001114 <lcd_printf>
	  HAL_Delay(500);
 8004720:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8004724:	f005 fa8a 	bl	8009c3c <HAL_Delay>

	  ret = true;
 8004728:	2301      	movs	r3, #1
 800472a:	73fb      	strb	r3, [r7, #15]
 800472c:	e015      	b.n	800475a <_ZN6Logger10sdCardInitEv+0x7a>
	}
	else{
	  //printf("mount error\r\n");

	  lcd_clear();
 800472e:	f7fc fcb7 	bl	80010a0 <lcd_clear>
	  lcd_locate(0,0);
 8004732:	2100      	movs	r1, #0
 8004734:	2000      	movs	r0, #0
 8004736:	f7fc fcc3 	bl	80010c0 <lcd_locate>
	  lcd_printf("SD mount");
 800473a:	480a      	ldr	r0, [pc, #40]	; (8004764 <_ZN6Logger10sdCardInitEv+0x84>)
 800473c:	f7fc fcea 	bl	8001114 <lcd_printf>
	  lcd_locate(0,1);
 8004740:	2101      	movs	r1, #1
 8004742:	2000      	movs	r0, #0
 8004744:	f7fc fcbc 	bl	80010c0 <lcd_locate>
	  lcd_printf("fail");
 8004748:	4808      	ldr	r0, [pc, #32]	; (800476c <_ZN6Logger10sdCardInitEv+0x8c>)
 800474a:	f7fc fce3 	bl	8001114 <lcd_printf>
	  HAL_Delay(1000);
 800474e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004752:	f005 fa73 	bl	8009c3c <HAL_Delay>

	  ret = false;
 8004756:	2300      	movs	r3, #0
 8004758:	73fb      	strb	r3, [r7, #15]
	//data[0] = 100;
	//sd_write_array_int("sdio", "write1.txt", DATA_SIZE, data, ADD_WRITE); //write
	//sd_read_array_int("sdio", "write1.txt", DATA_SIZE, temp); //read
	//sd_write_array_int("sdio", "write2.txt", DATA_SIZE, temp, ADD_WRITE); //write

	return ret;
 800475a:	7bfb      	ldrb	r3, [r7, #15]
}
 800475c:	4618      	mov	r0, r3
 800475e:	3710      	adds	r7, #16
 8004760:	46bd      	mov	sp, r7
 8004762:	bd80      	pop	{r7, pc}
 8004764:	08019c84 	.word	0x08019c84
 8004768:	08019c90 	.word	0x08019c90
 800476c:	08019c98 	.word	0x08019c98

08004770 <_ZN6Logger8storeLogEf>:
void Logger::storeLog(float data)
{
 8004770:	b480      	push	{r7}
 8004772:	b083      	sub	sp, #12
 8004774:	af00      	add	r7, sp, #0
 8004776:	6078      	str	r0, [r7, #4]
 8004778:	ed87 0a00 	vstr	s0, [r7]
	if(recording_flag_ == true){
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 8004782:	33f0      	adds	r3, #240	; 0xf0
 8004784:	781b      	ldrb	r3, [r3, #0]
 8004786:	2b00      	cmp	r3, #0
 8004788:	d024      	beq.n	80047d4 <_ZN6Logger8storeLogEf+0x64>
		store_data_float_[log_index_tim_] = data;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 8004790:	33f2      	adds	r3, #242	; 0xf2
 8004792:	881b      	ldrh	r3, [r3, #0]
 8004794:	687a      	ldr	r2, [r7, #4]
 8004796:	009b      	lsls	r3, r3, #2
 8004798:	4413      	add	r3, r2
 800479a:	683a      	ldr	r2, [r7, #0]
 800479c:	601a      	str	r2, [r3, #0]

		log_index_tim_++;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 80047a4:	33f2      	adds	r3, #242	; 0xf2
 80047a6:	881b      	ldrh	r3, [r3, #0]
 80047a8:	3301      	adds	r3, #1
 80047aa:	b29a      	uxth	r2, r3
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 80047b2:	33f2      	adds	r3, #242	; 0xf2
 80047b4:	801a      	strh	r2, [r3, #0]

		if(log_index_tim_ >= LOG_DATA_SIZE_TIM) log_index_tim_ = 0;
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 80047bc:	33f2      	adds	r3, #242	; 0xf2
 80047be:	881b      	ldrh	r3, [r3, #0]
 80047c0:	f242 1233 	movw	r2, #8499	; 0x2133
 80047c4:	4293      	cmp	r3, r2
 80047c6:	d905      	bls.n	80047d4 <_ZN6Logger8storeLogEf+0x64>
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 80047ce:	33f2      	adds	r3, #242	; 0xf2
 80047d0:	2200      	movs	r2, #0
 80047d2:	801a      	strh	r2, [r3, #0]
	}
}
 80047d4:	bf00      	nop
 80047d6:	370c      	adds	r7, #12
 80047d8:	46bd      	mov	sp, r7
 80047da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047de:	4770      	bx	lr

080047e0 <_ZN6Logger9storeLog2Ef>:

void Logger::storeLog2(float data)
{
 80047e0:	b480      	push	{r7}
 80047e2:	b083      	sub	sp, #12
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	6078      	str	r0, [r7, #4]
 80047e8:	ed87 0a00 	vstr	s0, [r7]
	if(recording_flag_ == true){
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 80047f2:	33f0      	adds	r3, #240	; 0xf0
 80047f4:	781b      	ldrb	r3, [r3, #0]
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d027      	beq.n	800484a <_ZN6Logger9storeLog2Ef+0x6a>
		store_data_float2_[log_index_tim2_] = data;
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 8004800:	33f4      	adds	r3, #244	; 0xf4
 8004802:	881b      	ldrh	r3, [r3, #0]
 8004804:	687a      	ldr	r2, [r7, #4]
 8004806:	f503 5304 	add.w	r3, r3, #8448	; 0x2100
 800480a:	3334      	adds	r3, #52	; 0x34
 800480c:	009b      	lsls	r3, r3, #2
 800480e:	4413      	add	r3, r2
 8004810:	683a      	ldr	r2, [r7, #0]
 8004812:	601a      	str	r2, [r3, #0]

		log_index_tim2_++;
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 800481a:	33f4      	adds	r3, #244	; 0xf4
 800481c:	881b      	ldrh	r3, [r3, #0]
 800481e:	3301      	adds	r3, #1
 8004820:	b29a      	uxth	r2, r3
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 8004828:	33f4      	adds	r3, #244	; 0xf4
 800482a:	801a      	strh	r2, [r3, #0]

		if(log_index_tim2_ >= LOG_DATA_SIZE_TIM2) log_index_tim2_ = 0;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 8004832:	33f4      	adds	r3, #244	; 0xf4
 8004834:	881b      	ldrh	r3, [r3, #0]
 8004836:	f242 1233 	movw	r2, #8499	; 0x2133
 800483a:	4293      	cmp	r3, r2
 800483c:	d905      	bls.n	800484a <_ZN6Logger9storeLog2Ef+0x6a>
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 8004844:	33f4      	adds	r3, #244	; 0xf4
 8004846:	2200      	movs	r2, #0
 8004848:	801a      	strh	r2, [r3, #0]
	}
}
 800484a:	bf00      	nop
 800484c:	370c      	adds	r7, #12
 800484e:	46bd      	mov	sp, r7
 8004850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004854:	4770      	bx	lr

08004856 <_ZN6Logger11storeLogIntEs>:

void Logger::storeLogInt(int16_t data)
{
 8004856:	b480      	push	{r7}
 8004858:	b083      	sub	sp, #12
 800485a:	af00      	add	r7, sp, #0
 800485c:	6078      	str	r0, [r7, #4]
 800485e:	460b      	mov	r3, r1
 8004860:	807b      	strh	r3, [r7, #2]
	if(recording_flag_ == true){
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 8004868:	33f0      	adds	r3, #240	; 0xf0
 800486a:	781b      	ldrb	r3, [r3, #0]
 800486c:	2b00      	cmp	r3, #0
 800486e:	d026      	beq.n	80048be <_ZN6Logger11storeLogIntEs+0x68>
		store_data_int_[log_index_tim_int_] = data;
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 8004876:	33f6      	adds	r3, #246	; 0xf6
 8004878:	881b      	ldrh	r3, [r3, #0]
 800487a:	687a      	ldr	r2, [r7, #4]
 800487c:	f503 4304 	add.w	r3, r3, #33792	; 0x8400
 8004880:	33d0      	adds	r3, #208	; 0xd0
 8004882:	8879      	ldrh	r1, [r7, #2]
 8004884:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

		log_index_tim_int_++;
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 800488e:	33f6      	adds	r3, #246	; 0xf6
 8004890:	881b      	ldrh	r3, [r3, #0]
 8004892:	3301      	adds	r3, #1
 8004894:	b29a      	uxth	r2, r3
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 800489c:	33f6      	adds	r3, #246	; 0xf6
 800489e:	801a      	strh	r2, [r3, #0]

		if(log_index_tim_int_ >= LOG_DATA_SIZE_TIM) log_index_tim_int_ = 0;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 80048a6:	33f6      	adds	r3, #246	; 0xf6
 80048a8:	881b      	ldrh	r3, [r3, #0]
 80048aa:	f242 1233 	movw	r2, #8499	; 0x2133
 80048ae:	4293      	cmp	r3, r2
 80048b0:	d905      	bls.n	80048be <_ZN6Logger11storeLogIntEs+0x68>
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 80048b8:	33f6      	adds	r3, #246	; 0xf6
 80048ba:	2200      	movs	r2, #0
 80048bc:	801a      	strh	r2, [r3, #0]
	}

}
 80048be:	bf00      	nop
 80048c0:	370c      	adds	r7, #12
 80048c2:	46bd      	mov	sp, r7
 80048c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c8:	4770      	bx	lr

080048ca <_ZN6Logger12storeLog2IntEs>:
void Logger::storeLog2Int(int16_t data)
{
 80048ca:	b480      	push	{r7}
 80048cc:	b083      	sub	sp, #12
 80048ce:	af00      	add	r7, sp, #0
 80048d0:	6078      	str	r0, [r7, #4]
 80048d2:	460b      	mov	r3, r1
 80048d4:	807b      	strh	r3, [r7, #2]
	if(recording_flag_ == true){
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 80048dc:	33f0      	adds	r3, #240	; 0xf0
 80048de:	781b      	ldrb	r3, [r3, #0]
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d026      	beq.n	8004932 <_ZN6Logger12storeLog2IntEs+0x68>
		store_data_int2_[log_index_tim2_int_] = data;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 80048ea:	33f8      	adds	r3, #248	; 0xf8
 80048ec:	881b      	ldrh	r3, [r3, #0]
 80048ee:	687a      	ldr	r2, [r7, #4]
 80048f0:	f503 4326 	add.w	r3, r3, #42496	; 0xa600
 80048f4:	3304      	adds	r3, #4
 80048f6:	8879      	ldrh	r1, [r7, #2]
 80048f8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

		log_index_tim2_int_++;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 8004902:	33f8      	adds	r3, #248	; 0xf8
 8004904:	881b      	ldrh	r3, [r3, #0]
 8004906:	3301      	adds	r3, #1
 8004908:	b29a      	uxth	r2, r3
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 8004910:	33f8      	adds	r3, #248	; 0xf8
 8004912:	801a      	strh	r2, [r3, #0]

		if(log_index_tim2_int_ >= LOG_DATA_SIZE_TIM2) log_index_tim2_int_ = 0;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 800491a:	33f8      	adds	r3, #248	; 0xf8
 800491c:	881b      	ldrh	r3, [r3, #0]
 800491e:	f242 1233 	movw	r2, #8499	; 0x2133
 8004922:	4293      	cmp	r3, r2
 8004924:	d905      	bls.n	8004932 <_ZN6Logger12storeLog2IntEs+0x68>
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 800492c:	33f8      	adds	r3, #248	; 0xf8
 800492e:	2200      	movs	r2, #0
 8004930:	801a      	strh	r2, [r3, #0]
	}

}
 8004932:	bf00      	nop
 8004934:	370c      	adds	r7, #12
 8004936:	46bd      	mov	sp, r7
 8004938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800493c:	4770      	bx	lr

0800493e <_ZN6Logger21storeDistanceAndThetaEff>:

void Logger::storeDistanceAndTheta(float distance, float theta)
{
 800493e:	b480      	push	{r7}
 8004940:	b085      	sub	sp, #20
 8004942:	af00      	add	r7, sp, #0
 8004944:	60f8      	str	r0, [r7, #12]
 8004946:	ed87 0a02 	vstr	s0, [r7, #8]
 800494a:	edc7 0a01 	vstr	s1, [r7, #4]
	//if(recording_flag_ == true){
		store_distance_[log_index_dis_] = distance;
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 8004954:	33fa      	adds	r3, #250	; 0xfa
 8004956:	881b      	ldrh	r3, [r3, #0]
 8004958:	68fa      	ldr	r2, [r7, #12]
 800495a:	f503 43c7 	add.w	r3, r3, #25472	; 0x6380
 800495e:	331c      	adds	r3, #28
 8004960:	009b      	lsls	r3, r3, #2
 8004962:	4413      	add	r3, r2
 8004964:	68ba      	ldr	r2, [r7, #8]
 8004966:	601a      	str	r2, [r3, #0]
		store_theta_[log_index_dis_] = theta;
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 800496e:	33fa      	adds	r3, #250	; 0xfa
 8004970:	881b      	ldrh	r3, [r3, #0]
 8004972:	68fa      	ldr	r2, [r7, #12]
 8004974:	f503 43cf 	add.w	r3, r3, #26496	; 0x6780
 8004978:	3304      	adds	r3, #4
 800497a:	009b      	lsls	r3, r3, #2
 800497c:	4413      	add	r3, r2
 800497e:	687a      	ldr	r2, [r7, #4]
 8004980:	601a      	str	r2, [r3, #0]

		log_index_dis_++;
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 8004988:	33fa      	adds	r3, #250	; 0xfa
 800498a:	881b      	ldrh	r3, [r3, #0]
 800498c:	3301      	adds	r3, #1
 800498e:	b29a      	uxth	r2, r3
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 8004996:	33fa      	adds	r3, #250	; 0xfa
 8004998:	801a      	strh	r2, [r3, #0]

		if(log_index_dis_ >= LOG_DATA_SIZE_DIS) log_index_dis_ = 0;
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 80049a0:	33fa      	adds	r3, #250	; 0xfa
 80049a2:	881b      	ldrh	r3, [r3, #0]
 80049a4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80049a8:	d305      	bcc.n	80049b6 <_ZN6Logger21storeDistanceAndThetaEff+0x78>
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 80049b0:	33fa      	adds	r3, #250	; 0xfa
 80049b2:	2200      	movs	r2, #0
 80049b4:	801a      	strh	r2, [r3, #0]
	//}
}
 80049b6:	bf00      	nop
 80049b8:	3714      	adds	r7, #20
 80049ba:	46bd      	mov	sp, r7
 80049bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c0:	4770      	bx	lr

080049c2 <_ZN6Logger22storeDistanceAndTheta2Eff>:

void Logger::storeDistanceAndTheta2(float distance, float theta)
{
 80049c2:	b480      	push	{r7}
 80049c4:	b085      	sub	sp, #20
 80049c6:	af00      	add	r7, sp, #0
 80049c8:	60f8      	str	r0, [r7, #12]
 80049ca:	ed87 0a02 	vstr	s0, [r7, #8]
 80049ce:	edc7 0a01 	vstr	s1, [r7, #4]
	//if(recording_flag_ == true){
		store_distance2_[log_index_dis_] = distance;
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 80049d8:	33fa      	adds	r3, #250	; 0xfa
 80049da:	881b      	ldrh	r3, [r3, #0]
 80049dc:	68fa      	ldr	r2, [r7, #12]
 80049de:	f503 43d6 	add.w	r3, r3, #27392	; 0x6b00
 80049e2:	336c      	adds	r3, #108	; 0x6c
 80049e4:	009b      	lsls	r3, r3, #2
 80049e6:	4413      	add	r3, r2
 80049e8:	68ba      	ldr	r2, [r7, #8]
 80049ea:	601a      	str	r2, [r3, #0]
		store_theta2_[log_index_dis_] = theta;
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 80049f2:	33fa      	adds	r3, #250	; 0xfa
 80049f4:	881b      	ldrh	r3, [r3, #0]
 80049f6:	68fa      	ldr	r2, [r7, #12]
 80049f8:	f503 43de 	add.w	r3, r3, #28416	; 0x6f00
 80049fc:	3354      	adds	r3, #84	; 0x54
 80049fe:	009b      	lsls	r3, r3, #2
 8004a00:	4413      	add	r3, r2
 8004a02:	687a      	ldr	r2, [r7, #4]
 8004a04:	601a      	str	r2, [r3, #0]

		log_index_dis_++;
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 8004a0c:	33fa      	adds	r3, #250	; 0xfa
 8004a0e:	881b      	ldrh	r3, [r3, #0]
 8004a10:	3301      	adds	r3, #1
 8004a12:	b29a      	uxth	r2, r3
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 8004a1a:	33fa      	adds	r3, #250	; 0xfa
 8004a1c:	801a      	strh	r2, [r3, #0]

		if(log_index_dis_ >= LOG_DATA_SIZE_DIS) log_index_dis_ = 0;
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 8004a24:	33fa      	adds	r3, #250	; 0xfa
 8004a26:	881b      	ldrh	r3, [r3, #0]
 8004a28:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004a2c:	d305      	bcc.n	8004a3a <_ZN6Logger22storeDistanceAndTheta2Eff+0x78>
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 8004a34:	33fa      	adds	r3, #250	; 0xfa
 8004a36:	2200      	movs	r2, #0
 8004a38:	801a      	strh	r2, [r3, #0]
	//}
}
 8004a3a:	bf00      	nop
 8004a3c:	3714      	adds	r7, #20
 8004a3e:	46bd      	mov	sp, r7
 8004a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a44:	4770      	bx	lr

08004a46 <_ZN6Logger23getDistanceArrayPointerEv>:
const float *Logger::getDistanceArrayPointer()
{
 8004a46:	b480      	push	{r7}
 8004a48:	b083      	sub	sp, #12
 8004a4a:	af00      	add	r7, sp, #0
 8004a4c:	6078      	str	r0, [r7, #4]
	return store_distance_;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	f503 33c7 	add.w	r3, r3, #101888	; 0x18e00
 8004a54:	3370      	adds	r3, #112	; 0x70
}
 8004a56:	4618      	mov	r0, r3
 8004a58:	370c      	adds	r7, #12
 8004a5a:	46bd      	mov	sp, r7
 8004a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a60:	4770      	bx	lr

08004a62 <_ZN6Logger20getThetaArrayPointerEv>:

const float *Logger::getThetaArrayPointer()
{
 8004a62:	b480      	push	{r7}
 8004a64:	b083      	sub	sp, #12
 8004a66:	af00      	add	r7, sp, #0
 8004a68:	6078      	str	r0, [r7, #4]
	return store_theta_;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	f503 33cf 	add.w	r3, r3, #105984	; 0x19e00
 8004a70:	3310      	adds	r3, #16
}
 8004a72:	4618      	mov	r0, r3
 8004a74:	370c      	adds	r7, #12
 8004a76:	46bd      	mov	sp, r7
 8004a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a7c:	4770      	bx	lr

08004a7e <_ZN6Logger8saveLogsEPKcS1_>:

void Logger::saveLogs(const char *folder_name, const char *file_name)
{
 8004a7e:	b580      	push	{r7, lr}
 8004a80:	b086      	sub	sp, #24
 8004a82:	af02      	add	r7, sp, #8
 8004a84:	60f8      	str	r0, [r7, #12]
 8004a86:	60b9      	str	r1, [r7, #8]
 8004a88:	607a      	str	r2, [r7, #4]
	sd_write_array_float(folder_name, file_name, LOG_DATA_SIZE_TIM, store_data_float_, OVER_WRITE); //write
 8004a8a:	68fa      	ldr	r2, [r7, #12]
 8004a8c:	2300      	movs	r3, #0
 8004a8e:	9300      	str	r3, [sp, #0]
 8004a90:	4613      	mov	r3, r2
 8004a92:	f242 1234 	movw	r2, #8500	; 0x2134
 8004a96:	6879      	ldr	r1, [r7, #4]
 8004a98:	68b8      	ldr	r0, [r7, #8]
 8004a9a:	f7fc feef 	bl	800187c <sd_write_array_float>
}
 8004a9e:	bf00      	nop
 8004aa0:	3710      	adds	r7, #16
 8004aa2:	46bd      	mov	sp, r7
 8004aa4:	bd80      	pop	{r7, pc}

08004aa6 <_ZN6Logger9saveLogs2EPKcS1_>:
void Logger::saveLogs2(const char *folder_name, const char *file_name)
{
 8004aa6:	b580      	push	{r7, lr}
 8004aa8:	b086      	sub	sp, #24
 8004aaa:	af02      	add	r7, sp, #8
 8004aac:	60f8      	str	r0, [r7, #12]
 8004aae:	60b9      	str	r1, [r7, #8]
 8004ab0:	607a      	str	r2, [r7, #4]
	sd_write_array_float(folder_name, file_name, LOG_DATA_SIZE_TIM2, store_data_float2_, OVER_WRITE); //write
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	f503 4304 	add.w	r3, r3, #33792	; 0x8400
 8004ab8:	33d0      	adds	r3, #208	; 0xd0
 8004aba:	2200      	movs	r2, #0
 8004abc:	9200      	str	r2, [sp, #0]
 8004abe:	f242 1234 	movw	r2, #8500	; 0x2134
 8004ac2:	6879      	ldr	r1, [r7, #4]
 8004ac4:	68b8      	ldr	r0, [r7, #8]
 8004ac6:	f7fc fed9 	bl	800187c <sd_write_array_float>
}
 8004aca:	bf00      	nop
 8004acc:	3710      	adds	r7, #16
 8004ace:	46bd      	mov	sp, r7
 8004ad0:	bd80      	pop	{r7, pc}

08004ad2 <_ZN6Logger11saveLogsIntEPKcS1_>:

void Logger::saveLogsInt(const char *folder_name, const char *file_name)
{
 8004ad2:	b580      	push	{r7, lr}
 8004ad4:	b086      	sub	sp, #24
 8004ad6:	af02      	add	r7, sp, #8
 8004ad8:	60f8      	str	r0, [r7, #12]
 8004ada:	60b9      	str	r1, [r7, #8]
 8004adc:	607a      	str	r2, [r7, #4]
	sd_write_array_int(folder_name, file_name, LOG_DATA_SIZE_TIM, store_data_int_, OVER_WRITE); //write
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	f503 3384 	add.w	r3, r3, #67584	; 0x10800
 8004ae4:	f503 73d0 	add.w	r3, r3, #416	; 0x1a0
 8004ae8:	2200      	movs	r2, #0
 8004aea:	9200      	str	r2, [sp, #0]
 8004aec:	f242 1234 	movw	r2, #8500	; 0x2134
 8004af0:	6879      	ldr	r1, [r7, #4]
 8004af2:	68b8      	ldr	r0, [r7, #8]
 8004af4:	f7fc ffb4 	bl	8001a60 <sd_write_array_int>
}
 8004af8:	bf00      	nop
 8004afa:	3710      	adds	r7, #16
 8004afc:	46bd      	mov	sp, r7
 8004afe:	bd80      	pop	{r7, pc}

08004b00 <_ZN6Logger12saveLogs2IntEPKcS1_>:
void Logger::saveLogs2Int(const char *folder_name, const char *file_name)
{
 8004b00:	b580      	push	{r7, lr}
 8004b02:	b086      	sub	sp, #24
 8004b04:	af02      	add	r7, sp, #8
 8004b06:	60f8      	str	r0, [r7, #12]
 8004b08:	60b9      	str	r1, [r7, #8]
 8004b0a:	607a      	str	r2, [r7, #4]
	sd_write_array_int(folder_name, file_name, LOG_DATA_SIZE_TIM2, store_data_int2_, OVER_WRITE); //write
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	f503 33a6 	add.w	r3, r3, #84992	; 0x14c00
 8004b12:	3308      	adds	r3, #8
 8004b14:	2200      	movs	r2, #0
 8004b16:	9200      	str	r2, [sp, #0]
 8004b18:	f242 1234 	movw	r2, #8500	; 0x2134
 8004b1c:	6879      	ldr	r1, [r7, #4]
 8004b1e:	68b8      	ldr	r0, [r7, #8]
 8004b20:	f7fc ff9e 	bl	8001a60 <sd_write_array_int>
}
 8004b24:	bf00      	nop
 8004b26:	3710      	adds	r7, #16
 8004b28:	46bd      	mov	sp, r7
 8004b2a:	bd80      	pop	{r7, pc}

08004b2c <_ZN6Logger20saveDistanceAndThetaEPKcS1_S1_>:
void Logger::saveDistanceAndTheta(const char *folder_name, const char *file_name1, const char *file_name2)
{
 8004b2c:	b580      	push	{r7, lr}
 8004b2e:	b086      	sub	sp, #24
 8004b30:	af02      	add	r7, sp, #8
 8004b32:	60f8      	str	r0, [r7, #12]
 8004b34:	60b9      	str	r1, [r7, #8]
 8004b36:	607a      	str	r2, [r7, #4]
 8004b38:	603b      	str	r3, [r7, #0]
	sd_write_array_float(folder_name, file_name1, LOG_DATA_SIZE_DIS, store_distance_, OVER_WRITE); //write
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	f503 33c7 	add.w	r3, r3, #101888	; 0x18e00
 8004b40:	3370      	adds	r3, #112	; 0x70
 8004b42:	2200      	movs	r2, #0
 8004b44:	9200      	str	r2, [sp, #0]
 8004b46:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004b4a:	6879      	ldr	r1, [r7, #4]
 8004b4c:	68b8      	ldr	r0, [r7, #8]
 8004b4e:	f7fc fe95 	bl	800187c <sd_write_array_float>
	sd_write_array_float(folder_name, file_name2, LOG_DATA_SIZE_DIS, store_theta_, OVER_WRITE); //write
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	f503 33cf 	add.w	r3, r3, #105984	; 0x19e00
 8004b58:	3310      	adds	r3, #16
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	9200      	str	r2, [sp, #0]
 8004b5e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004b62:	6839      	ldr	r1, [r7, #0]
 8004b64:	68b8      	ldr	r0, [r7, #8]
 8004b66:	f7fc fe89 	bl	800187c <sd_write_array_float>
}
 8004b6a:	bf00      	nop
 8004b6c:	3710      	adds	r7, #16
 8004b6e:	46bd      	mov	sp, r7
 8004b70:	bd80      	pop	{r7, pc}

08004b72 <_ZN6Logger21saveDistanceAndTheta2EPKcS1_S1_>:

void Logger::saveDistanceAndTheta2(const char *folder_name, const char *file_name1, const char *file_name2)
{
 8004b72:	b580      	push	{r7, lr}
 8004b74:	b086      	sub	sp, #24
 8004b76:	af02      	add	r7, sp, #8
 8004b78:	60f8      	str	r0, [r7, #12]
 8004b7a:	60b9      	str	r1, [r7, #8]
 8004b7c:	607a      	str	r2, [r7, #4]
 8004b7e:	603b      	str	r3, [r7, #0]
	sd_write_array_float(folder_name, file_name1, LOG_DATA_SIZE_DIS, store_distance2_, OVER_WRITE); //write
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	f503 33d6 	add.w	r3, r3, #109568	; 0x1ac00
 8004b86:	f503 73d8 	add.w	r3, r3, #432	; 0x1b0
 8004b8a:	2200      	movs	r2, #0
 8004b8c:	9200      	str	r2, [sp, #0]
 8004b8e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004b92:	6879      	ldr	r1, [r7, #4]
 8004b94:	68b8      	ldr	r0, [r7, #8]
 8004b96:	f7fc fe71 	bl	800187c <sd_write_array_float>
	sd_write_array_float(folder_name, file_name2, LOG_DATA_SIZE_DIS, store_theta2_, OVER_WRITE); //write
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	f503 33de 	add.w	r3, r3, #113664	; 0x1bc00
 8004ba0:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8004ba4:	2200      	movs	r2, #0
 8004ba6:	9200      	str	r2, [sp, #0]
 8004ba8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004bac:	6839      	ldr	r1, [r7, #0]
 8004bae:	68b8      	ldr	r0, [r7, #8]
 8004bb0:	f7fc fe64 	bl	800187c <sd_write_array_float>
}
 8004bb4:	bf00      	nop
 8004bb6:	3710      	adds	r7, #16
 8004bb8:	46bd      	mov	sp, r7
 8004bba:	bd80      	pop	{r7, pc}

08004bbc <_ZN6Logger22importDistanceAndThetaEPKcS1_S1_>:

void Logger::importDistanceAndTheta(const char *folder_name, const char *file_name1, const char *file_name2)
{
 8004bbc:	b580      	push	{r7, lr}
 8004bbe:	b084      	sub	sp, #16
 8004bc0:	af00      	add	r7, sp, #0
 8004bc2:	60f8      	str	r0, [r7, #12]
 8004bc4:	60b9      	str	r1, [r7, #8]
 8004bc6:	607a      	str	r2, [r7, #4]
 8004bc8:	603b      	str	r3, [r7, #0]
	sd_read_array_float(folder_name, file_name1, LOG_DATA_SIZE_DIS, store_distance_); //read
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	f503 33c7 	add.w	r3, r3, #101888	; 0x18e00
 8004bd0:	3370      	adds	r3, #112	; 0x70
 8004bd2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004bd6:	6879      	ldr	r1, [r7, #4]
 8004bd8:	68b8      	ldr	r0, [r7, #8]
 8004bda:	f7fc feb5 	bl	8001948 <sd_read_array_float>
	sd_read_array_float(folder_name, file_name2, LOG_DATA_SIZE_DIS, store_theta_); //read
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	f503 33cf 	add.w	r3, r3, #105984	; 0x19e00
 8004be4:	3310      	adds	r3, #16
 8004be6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004bea:	6839      	ldr	r1, [r7, #0]
 8004bec:	68b8      	ldr	r0, [r7, #8]
 8004bee:	f7fc feab 	bl	8001948 <sd_read_array_float>
}
 8004bf2:	bf00      	nop
 8004bf4:	3710      	adds	r7, #16
 8004bf6:	46bd      	mov	sp, r7
 8004bf8:	bd80      	pop	{r7, pc}

08004bfa <_ZN6Logger10resetLogs2Ev>:
	log_index_tim_ = 0;
	log_index_dis_ = 0;
}

void Logger::resetLogs2()
{
 8004bfa:	b480      	push	{r7}
 8004bfc:	b08b      	sub	sp, #44	; 0x2c
 8004bfe:	af00      	add	r7, sp, #0
 8004c00:	6078      	str	r0, [r7, #4]
	for(auto &log : store_distance2_){
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	f503 33d6 	add.w	r3, r3, #109568	; 0x1ac00
 8004c08:	f503 73d8 	add.w	r3, r3, #432	; 0x1b0
 8004c0c:	61fb      	str	r3, [r7, #28]
 8004c0e:	69fb      	ldr	r3, [r7, #28]
 8004c10:	627b      	str	r3, [r7, #36]	; 0x24
 8004c12:	69fb      	ldr	r3, [r7, #28]
 8004c14:	f503 637a 	add.w	r3, r3, #4000	; 0xfa0
 8004c18:	61bb      	str	r3, [r7, #24]
 8004c1a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c1c:	69bb      	ldr	r3, [r7, #24]
 8004c1e:	429a      	cmp	r2, r3
 8004c20:	d009      	beq.n	8004c36 <_ZN6Logger10resetLogs2Ev+0x3c>
 8004c22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c24:	617b      	str	r3, [r7, #20]
		log = 0;
 8004c26:	697b      	ldr	r3, [r7, #20]
 8004c28:	f04f 0200 	mov.w	r2, #0
 8004c2c:	601a      	str	r2, [r3, #0]
	for(auto &log : store_distance2_){
 8004c2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c30:	3304      	adds	r3, #4
 8004c32:	627b      	str	r3, [r7, #36]	; 0x24
 8004c34:	e7f1      	b.n	8004c1a <_ZN6Logger10resetLogs2Ev+0x20>
	}
	for(auto &log : store_theta2_){
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	f503 33de 	add.w	r3, r3, #113664	; 0x1bc00
 8004c3c:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8004c40:	613b      	str	r3, [r7, #16]
 8004c42:	693b      	ldr	r3, [r7, #16]
 8004c44:	623b      	str	r3, [r7, #32]
 8004c46:	693b      	ldr	r3, [r7, #16]
 8004c48:	f503 637a 	add.w	r3, r3, #4000	; 0xfa0
 8004c4c:	60fb      	str	r3, [r7, #12]
 8004c4e:	6a3a      	ldr	r2, [r7, #32]
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	429a      	cmp	r2, r3
 8004c54:	d009      	beq.n	8004c6a <_ZN6Logger10resetLogs2Ev+0x70>
 8004c56:	6a3b      	ldr	r3, [r7, #32]
 8004c58:	60bb      	str	r3, [r7, #8]
		log = 0;
 8004c5a:	68bb      	ldr	r3, [r7, #8]
 8004c5c:	f04f 0200 	mov.w	r2, #0
 8004c60:	601a      	str	r2, [r3, #0]
	for(auto &log : store_theta2_){
 8004c62:	6a3b      	ldr	r3, [r7, #32]
 8004c64:	3304      	adds	r3, #4
 8004c66:	623b      	str	r3, [r7, #32]
 8004c68:	e7f1      	b.n	8004c4e <_ZN6Logger10resetLogs2Ev+0x54>
	}

	log_index_tim_ = 0;
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 8004c70:	33f2      	adds	r3, #242	; 0xf2
 8004c72:	2200      	movs	r2, #0
 8004c74:	801a      	strh	r2, [r3, #0]
	log_index_dis_ = 0;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 8004c7c:	33fa      	adds	r3, #250	; 0xfa
 8004c7e:	2200      	movs	r2, #0
 8004c80:	801a      	strh	r2, [r3, #0]
}
 8004c82:	bf00      	nop
 8004c84:	372c      	adds	r7, #44	; 0x2c
 8004c86:	46bd      	mov	sp, r7
 8004c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c8c:	4770      	bx	lr

08004c8e <_ZN6Logger8resetIdxEv>:
void Logger::resetIdx()
{
 8004c8e:	b480      	push	{r7}
 8004c90:	b083      	sub	sp, #12
 8004c92:	af00      	add	r7, sp, #0
 8004c94:	6078      	str	r0, [r7, #4]
	log_index_tim_ = 0;
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 8004c9c:	33f2      	adds	r3, #242	; 0xf2
 8004c9e:	2200      	movs	r2, #0
 8004ca0:	801a      	strh	r2, [r3, #0]
	log_index_dis_ = 0;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 8004ca8:	33fa      	adds	r3, #250	; 0xfa
 8004caa:	2200      	movs	r2, #0
 8004cac:	801a      	strh	r2, [r3, #0]
}
 8004cae:	bf00      	nop
 8004cb0:	370c      	adds	r7, #12
 8004cb2:	46bd      	mov	sp, r7
 8004cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb8:	4770      	bx	lr

08004cba <_ZN6Logger5startEv>:

void Logger::start()
{
 8004cba:	b480      	push	{r7}
 8004cbc:	b083      	sub	sp, #12
 8004cbe:	af00      	add	r7, sp, #0
 8004cc0:	6078      	str	r0, [r7, #4]
	recording_flag_ = true;
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 8004cc8:	33f0      	adds	r3, #240	; 0xf0
 8004cca:	2201      	movs	r2, #1
 8004ccc:	701a      	strb	r2, [r3, #0]
}
 8004cce:	bf00      	nop
 8004cd0:	370c      	adds	r7, #12
 8004cd2:	46bd      	mov	sp, r7
 8004cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd8:	4770      	bx	lr

08004cda <_ZN6Logger4stopEv>:

void Logger::stop()
{
 8004cda:	b480      	push	{r7}
 8004cdc:	b083      	sub	sp, #12
 8004cde:	af00      	add	r7, sp, #0
 8004ce0:	6078      	str	r0, [r7, #4]
	recording_flag_ = false;
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 8004ce8:	33f0      	adds	r3, #240	; 0xf0
 8004cea:	2200      	movs	r2, #0
 8004cec:	701a      	strb	r2, [r3, #0]
}
 8004cee:	bf00      	nop
 8004cf0:	370c      	adds	r7, #12
 8004cf2:	46bd      	mov	sp, r7
 8004cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf8:	4770      	bx	lr

08004cfa <_ZN5MotorC1Ev>:

#include "Motor.hpp"
#include "G_variables.h"


Motor::Motor() : temp_left_counter_period_(0), temp_right_counter_period_(0){}
 8004cfa:	b480      	push	{r7}
 8004cfc:	b083      	sub	sp, #12
 8004cfe:	af00      	add	r7, sp, #0
 8004d00:	6078      	str	r0, [r7, #4]
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	2200      	movs	r2, #0
 8004d06:	801a      	strh	r2, [r3, #0]
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	805a      	strh	r2, [r3, #2]
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	4618      	mov	r0, r3
 8004d12:	370c      	adds	r7, #12
 8004d14:	46bd      	mov	sp, r7
 8004d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d1a:	4770      	bx	lr

08004d1c <_ZN5Motor4initEv>:

void Motor::init()
{
 8004d1c:	b580      	push	{r7, lr}
 8004d1e:	b082      	sub	sp, #8
 8004d20:	af00      	add	r7, sp, #0
 8004d22:	6078      	str	r0, [r7, #4]
	//PWM start
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8004d24:	2108      	movs	r1, #8
 8004d26:	4805      	ldr	r0, [pc, #20]	; (8004d3c <_ZN5Motor4initEv+0x20>)
 8004d28:	f00a f938 	bl	800ef9c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 8004d2c:	210c      	movs	r1, #12
 8004d2e:	4803      	ldr	r0, [pc, #12]	; (8004d3c <_ZN5Motor4initEv+0x20>)
 8004d30:	f00a f934 	bl	800ef9c <HAL_TIM_PWM_Start>

}
 8004d34:	bf00      	nop
 8004d36:	3708      	adds	r7, #8
 8004d38:	46bd      	mov	sp, r7
 8004d3a:	bd80      	pop	{r7, pc}
 8004d3c:	20026a9c 	.word	0x20026a9c

08004d40 <_ZN5Motor9motorCtrlEv>:

void Motor::motorCtrl()
{
 8004d40:	b580      	push	{r7, lr}
 8004d42:	b084      	sub	sp, #16
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	6078      	str	r0, [r7, #4]
	uint16_t left_counter_period, right_counter_period;

	if(temp_left_counter_period_ < 0) {
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	da0d      	bge.n	8004d6e <_ZN5Motor9motorCtrlEv+0x2e>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9, GPIO_PIN_RESET);
 8004d52:	2200      	movs	r2, #0
 8004d54:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004d58:	481f      	ldr	r0, [pc, #124]	; (8004dd8 <_ZN5Motor9motorCtrlEv+0x98>)
 8004d5a:	f006 fa05 	bl	800b168 <HAL_GPIO_WritePin>
		left_counter_period = -1 * temp_left_counter_period_;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004d64:	b29b      	uxth	r3, r3
 8004d66:	425b      	negs	r3, r3
 8004d68:	b29b      	uxth	r3, r3
 8004d6a:	81fb      	strh	r3, [r7, #14]
 8004d6c:	e00a      	b.n	8004d84 <_ZN5Motor9motorCtrlEv+0x44>
	}
	else{
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9, GPIO_PIN_SET);
 8004d6e:	2201      	movs	r2, #1
 8004d70:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004d74:	4818      	ldr	r0, [pc, #96]	; (8004dd8 <_ZN5Motor9motorCtrlEv+0x98>)
 8004d76:	f006 f9f7 	bl	800b168 <HAL_GPIO_WritePin>
		left_counter_period = temp_left_counter_period_;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004d80:	b29b      	uxth	r3, r3
 8004d82:	81fb      	strh	r3, [r7, #14]
	}

	if(temp_right_counter_period_ < 0) {
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	da0d      	bge.n	8004daa <_ZN5Motor9motorCtrlEv+0x6a>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10, GPIO_PIN_SET);
 8004d8e:	2201      	movs	r2, #1
 8004d90:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004d94:	4810      	ldr	r0, [pc, #64]	; (8004dd8 <_ZN5Motor9motorCtrlEv+0x98>)
 8004d96:	f006 f9e7 	bl	800b168 <HAL_GPIO_WritePin>
		right_counter_period = -1 * temp_right_counter_period_;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8004da0:	b29b      	uxth	r3, r3
 8004da2:	425b      	negs	r3, r3
 8004da4:	b29b      	uxth	r3, r3
 8004da6:	81bb      	strh	r3, [r7, #12]
 8004da8:	e00a      	b.n	8004dc0 <_ZN5Motor9motorCtrlEv+0x80>
	}
	else{
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10, GPIO_PIN_RESET);
 8004daa:	2200      	movs	r2, #0
 8004dac:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004db0:	4809      	ldr	r0, [pc, #36]	; (8004dd8 <_ZN5Motor9motorCtrlEv+0x98>)
 8004db2:	f006 f9d9 	bl	800b168 <HAL_GPIO_WritePin>
		right_counter_period = temp_right_counter_period_;
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8004dbc:	b29b      	uxth	r3, r3
 8004dbe:	81bb      	strh	r3, [r7, #12]
	}

	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, left_counter_period);
 8004dc0:	89fa      	ldrh	r2, [r7, #14]
 8004dc2:	4b06      	ldr	r3, [pc, #24]	; (8004ddc <_ZN5Motor9motorCtrlEv+0x9c>)
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	63da      	str	r2, [r3, #60]	; 0x3c
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, right_counter_period);
 8004dc8:	89ba      	ldrh	r2, [r7, #12]
 8004dca:	4b04      	ldr	r3, [pc, #16]	; (8004ddc <_ZN5Motor9motorCtrlEv+0x9c>)
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	641a      	str	r2, [r3, #64]	; 0x40
}
 8004dd0:	bf00      	nop
 8004dd2:	3710      	adds	r7, #16
 8004dd4:	46bd      	mov	sp, r7
 8004dd6:	bd80      	pop	{r7, pc}
 8004dd8:	40020c00 	.word	0x40020c00
 8004ddc:	20026a9c 	.word	0x20026a9c

08004de0 <_ZN5Motor8setRatioEdd>:

void Motor::setRatio(double left_ratio, double right_ratio)
{
 8004de0:	b590      	push	{r4, r7, lr}
 8004de2:	b087      	sub	sp, #28
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	6178      	str	r0, [r7, #20]
 8004de8:	ed87 0b02 	vstr	d0, [r7, #8]
 8004dec:	ed87 1b00 	vstr	d1, [r7]
	if(left_ratio > 1) left_ratio = 1;
 8004df0:	f04f 0200 	mov.w	r2, #0
 8004df4:	4b30      	ldr	r3, [pc, #192]	; (8004eb8 <_ZN5Motor8setRatioEdd+0xd8>)
 8004df6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004dfa:	f7fb fea5 	bl	8000b48 <__aeabi_dcmpgt>
 8004dfe:	4603      	mov	r3, r0
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d005      	beq.n	8004e10 <_ZN5Motor8setRatioEdd+0x30>
 8004e04:	f04f 0300 	mov.w	r3, #0
 8004e08:	4c2b      	ldr	r4, [pc, #172]	; (8004eb8 <_ZN5Motor8setRatioEdd+0xd8>)
 8004e0a:	e9c7 3402 	strd	r3, r4, [r7, #8]
 8004e0e:	e00e      	b.n	8004e2e <_ZN5Motor8setRatioEdd+0x4e>
	else if(left_ratio < -1) left_ratio = -1;
 8004e10:	f04f 0200 	mov.w	r2, #0
 8004e14:	4b29      	ldr	r3, [pc, #164]	; (8004ebc <_ZN5Motor8setRatioEdd+0xdc>)
 8004e16:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004e1a:	f7fb fe77 	bl	8000b0c <__aeabi_dcmplt>
 8004e1e:	4603      	mov	r3, r0
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d004      	beq.n	8004e2e <_ZN5Motor8setRatioEdd+0x4e>
 8004e24:	f04f 0300 	mov.w	r3, #0
 8004e28:	4c24      	ldr	r4, [pc, #144]	; (8004ebc <_ZN5Motor8setRatioEdd+0xdc>)
 8004e2a:	e9c7 3402 	strd	r3, r4, [r7, #8]
	if(right_ratio > 1) right_ratio = 1;
 8004e2e:	f04f 0200 	mov.w	r2, #0
 8004e32:	4b21      	ldr	r3, [pc, #132]	; (8004eb8 <_ZN5Motor8setRatioEdd+0xd8>)
 8004e34:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004e38:	f7fb fe86 	bl	8000b48 <__aeabi_dcmpgt>
 8004e3c:	4603      	mov	r3, r0
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d005      	beq.n	8004e4e <_ZN5Motor8setRatioEdd+0x6e>
 8004e42:	f04f 0300 	mov.w	r3, #0
 8004e46:	4c1c      	ldr	r4, [pc, #112]	; (8004eb8 <_ZN5Motor8setRatioEdd+0xd8>)
 8004e48:	e9c7 3400 	strd	r3, r4, [r7]
 8004e4c:	e00e      	b.n	8004e6c <_ZN5Motor8setRatioEdd+0x8c>
	else if(right_ratio < -1) right_ratio = -1;
 8004e4e:	f04f 0200 	mov.w	r2, #0
 8004e52:	4b1a      	ldr	r3, [pc, #104]	; (8004ebc <_ZN5Motor8setRatioEdd+0xdc>)
 8004e54:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004e58:	f7fb fe58 	bl	8000b0c <__aeabi_dcmplt>
 8004e5c:	4603      	mov	r3, r0
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d004      	beq.n	8004e6c <_ZN5Motor8setRatioEdd+0x8c>
 8004e62:	f04f 0300 	mov.w	r3, #0
 8004e66:	4c15      	ldr	r4, [pc, #84]	; (8004ebc <_ZN5Motor8setRatioEdd+0xdc>)
 8004e68:	e9c7 3400 	strd	r3, r4, [r7]

	temp_left_counter_period_ = (int)((double)MAX_COUNTER_PERIOD * left_ratio);
 8004e6c:	f04f 0200 	mov.w	r2, #0
 8004e70:	4b13      	ldr	r3, [pc, #76]	; (8004ec0 <_ZN5Motor8setRatioEdd+0xe0>)
 8004e72:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004e76:	f7fb fbd7 	bl	8000628 <__aeabi_dmul>
 8004e7a:	4603      	mov	r3, r0
 8004e7c:	460c      	mov	r4, r1
 8004e7e:	4618      	mov	r0, r3
 8004e80:	4621      	mov	r1, r4
 8004e82:	f7fb fe81 	bl	8000b88 <__aeabi_d2iz>
 8004e86:	4603      	mov	r3, r0
 8004e88:	b21a      	sxth	r2, r3
 8004e8a:	697b      	ldr	r3, [r7, #20]
 8004e8c:	801a      	strh	r2, [r3, #0]
	temp_right_counter_period_ = (int)((double)MAX_COUNTER_PERIOD * right_ratio);
 8004e8e:	f04f 0200 	mov.w	r2, #0
 8004e92:	4b0b      	ldr	r3, [pc, #44]	; (8004ec0 <_ZN5Motor8setRatioEdd+0xe0>)
 8004e94:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004e98:	f7fb fbc6 	bl	8000628 <__aeabi_dmul>
 8004e9c:	4603      	mov	r3, r0
 8004e9e:	460c      	mov	r4, r1
 8004ea0:	4618      	mov	r0, r3
 8004ea2:	4621      	mov	r1, r4
 8004ea4:	f7fb fe70 	bl	8000b88 <__aeabi_d2iz>
 8004ea8:	4603      	mov	r3, r0
 8004eaa:	b21a      	sxth	r2, r3
 8004eac:	697b      	ldr	r3, [r7, #20]
 8004eae:	805a      	strh	r2, [r3, #2]

}
 8004eb0:	bf00      	nop
 8004eb2:	371c      	adds	r7, #28
 8004eb4:	46bd      	mov	sp, r7
 8004eb6:	bd90      	pop	{r4, r7, pc}
 8004eb8:	3ff00000 	.word	0x3ff00000
 8004ebc:	bff00000 	.word	0xbff00000
 8004ec0:	409c2000 	.word	0x409c2000

08004ec4 <_ZN5Motor20getLeftCounterPeriodEv>:

int16_t Motor::getLeftCounterPeriod()
{
 8004ec4:	b480      	push	{r7}
 8004ec6:	b083      	sub	sp, #12
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	6078      	str	r0, [r7, #4]
	return temp_left_counter_period_;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	f9b3 3000 	ldrsh.w	r3, [r3]
}
 8004ed2:	4618      	mov	r0, r3
 8004ed4:	370c      	adds	r7, #12
 8004ed6:	46bd      	mov	sp, r7
 8004ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004edc:	4770      	bx	lr

08004ede <_ZN5Motor21getRightCounterPeriodEv>:

int16_t Motor::getRightCounterPeriod()
{
 8004ede:	b480      	push	{r7}
 8004ee0:	b083      	sub	sp, #12
 8004ee2:	af00      	add	r7, sp, #0
 8004ee4:	6078      	str	r0, [r7, #4]
	return temp_right_counter_period_;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
}
 8004eec:	4618      	mov	r0, r3
 8004eee:	370c      	adds	r7, #12
 8004ef0:	46bd      	mov	sp, r7
 8004ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef6:	4770      	bx	lr

08004ef8 <_ZN8OdometryC1EP7EncoderP3IMUP12VelocityCtrl>:

#define DELTA_T 0.001

float monitor_x, monitor_y, monitor_theta;

Odometry::Odometry(Encoder *encoder, IMU *imu, VelocityCtrl *velocity_ctrl) : x_robot_(0), y_robot_(0), theta_(0), x_sens_(0), y_sens_(0)
 8004ef8:	b490      	push	{r4, r7}
 8004efa:	b084      	sub	sp, #16
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	60f8      	str	r0, [r7, #12]
 8004f00:	60b9      	str	r1, [r7, #8]
 8004f02:	607a      	str	r2, [r7, #4]
 8004f04:	603b      	str	r3, [r7, #0]
 8004f06:	68fa      	ldr	r2, [r7, #12]
 8004f08:	f04f 0300 	mov.w	r3, #0
 8004f0c:	f04f 0400 	mov.w	r4, #0
 8004f10:	e9c2 3404 	strd	r3, r4, [r2, #16]
 8004f14:	68fa      	ldr	r2, [r7, #12]
 8004f16:	f04f 0300 	mov.w	r3, #0
 8004f1a:	f04f 0400 	mov.w	r4, #0
 8004f1e:	e9c2 3406 	strd	r3, r4, [r2, #24]
 8004f22:	68fa      	ldr	r2, [r7, #12]
 8004f24:	f04f 0300 	mov.w	r3, #0
 8004f28:	f04f 0400 	mov.w	r4, #0
 8004f2c:	e9c2 3408 	strd	r3, r4, [r2, #32]
 8004f30:	68fa      	ldr	r2, [r7, #12]
 8004f32:	f04f 0300 	mov.w	r3, #0
 8004f36:	f04f 0400 	mov.w	r4, #0
 8004f3a:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
 8004f3e:	68fa      	ldr	r2, [r7, #12]
 8004f40:	f04f 0300 	mov.w	r3, #0
 8004f44:	f04f 0400 	mov.w	r4, #0
 8004f48:	e9c2 340c 	strd	r3, r4, [r2, #48]	; 0x30
{
	encoder_ = encoder;
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	68ba      	ldr	r2, [r7, #8]
 8004f50:	601a      	str	r2, [r3, #0]
	imu_ = imu;
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	687a      	ldr	r2, [r7, #4]
 8004f56:	605a      	str	r2, [r3, #4]
	velocity_ctrl_ = velocity_ctrl;
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	683a      	ldr	r2, [r7, #0]
 8004f5c:	609a      	str	r2, [r3, #8]
}
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	4618      	mov	r0, r3
 8004f62:	3710      	adds	r7, #16
 8004f64:	46bd      	mov	sp, r7
 8004f66:	bc90      	pop	{r4, r7}
 8004f68:	4770      	bx	lr
 8004f6a:	0000      	movs	r0, r0
 8004f6c:	0000      	movs	r0, r0
	...

08004f70 <_ZN8Odometry12calcPotitionEv>:


void Odometry::calcPotition()
{
 8004f70:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004f74:	b086      	sub	sp, #24
 8004f76:	af00      	add	r7, sp, #0
 8004f78:	6078      	str	r0, [r7, #4]
	//float current_velocity = velocity_ctrl_->getCurrentVelocity();
	double current_omega = imu_->getOmega();
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	685b      	ldr	r3, [r3, #4]
 8004f7e:	4618      	mov	r0, r3
 8004f80:	f7fc ff96 	bl	8001eb0 <_ZN3IMU8getOmegaEv>
 8004f84:	ee10 3a10 	vmov	r3, s0
 8004f88:	4618      	mov	r0, r3
 8004f8a:	f7fb faf5 	bl	8000578 <__aeabi_f2d>
 8004f8e:	4603      	mov	r3, r0
 8004f90:	460c      	mov	r4, r1
 8004f92:	e9c7 3404 	strd	r3, r4, [r7, #16]
	float distance = encoder_->getDistance();
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	4618      	mov	r0, r3
 8004f9c:	f7fc fb84 	bl	80016a8 <_ZN7Encoder11getDistanceEv>
 8004fa0:	ed87 0a03 	vstr	s0, [r7, #12]

	delta_theta_ = current_omega * DELTA_T;
 8004fa4:	a376      	add	r3, pc, #472	; (adr r3, 8005180 <_ZN8Odometry12calcPotitionEv+0x210>)
 8004fa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004faa:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004fae:	f7fb fb3b 	bl	8000628 <__aeabi_dmul>
 8004fb2:	4603      	mov	r3, r0
 8004fb4:	460c      	mov	r4, r1
 8004fb6:	687a      	ldr	r2, [r7, #4]
 8004fb8:	e9c2 340e 	strd	r3, r4, [r2, #56]	; 0x38

	x_robot_ = x_robot_ + distance * cos(theta_ + delta_theta_ / 2);
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 8004fc2:	68f8      	ldr	r0, [r7, #12]
 8004fc4:	f7fb fad8 	bl	8000578 <__aeabi_f2d>
 8004fc8:	4682      	mov	sl, r0
 8004fca:	468b      	mov	fp, r1
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	e9d3 8908 	ldrd	r8, r9, [r3, #32]
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8004fd8:	f04f 0200 	mov.w	r2, #0
 8004fdc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004fe0:	f7fb fc4c 	bl	800087c <__aeabi_ddiv>
 8004fe4:	4602      	mov	r2, r0
 8004fe6:	460b      	mov	r3, r1
 8004fe8:	4640      	mov	r0, r8
 8004fea:	4649      	mov	r1, r9
 8004fec:	f7fb f966 	bl	80002bc <__adddf3>
 8004ff0:	4602      	mov	r2, r0
 8004ff2:	460b      	mov	r3, r1
 8004ff4:	ec43 2b17 	vmov	d7, r2, r3
 8004ff8:	eeb0 0a47 	vmov.f32	s0, s14
 8004ffc:	eef0 0a67 	vmov.f32	s1, s15
 8005000:	f00f fb12 	bl	8014628 <cos>
 8005004:	ec53 2b10 	vmov	r2, r3, d0
 8005008:	4650      	mov	r0, sl
 800500a:	4659      	mov	r1, fp
 800500c:	f7fb fb0c 	bl	8000628 <__aeabi_dmul>
 8005010:	4602      	mov	r2, r0
 8005012:	460b      	mov	r3, r1
 8005014:	4620      	mov	r0, r4
 8005016:	4629      	mov	r1, r5
 8005018:	f7fb f950 	bl	80002bc <__adddf3>
 800501c:	4603      	mov	r3, r0
 800501e:	460c      	mov	r4, r1
 8005020:	687a      	ldr	r2, [r7, #4]
 8005022:	e9c2 3404 	strd	r3, r4, [r2, #16]
	y_robot_ = y_robot_ + distance * sin(theta_ + delta_theta_ / 2);
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 800502c:	68f8      	ldr	r0, [r7, #12]
 800502e:	f7fb faa3 	bl	8000578 <__aeabi_f2d>
 8005032:	4682      	mov	sl, r0
 8005034:	468b      	mov	fp, r1
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	e9d3 8908 	ldrd	r8, r9, [r3, #32]
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8005042:	f04f 0200 	mov.w	r2, #0
 8005046:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800504a:	f7fb fc17 	bl	800087c <__aeabi_ddiv>
 800504e:	4602      	mov	r2, r0
 8005050:	460b      	mov	r3, r1
 8005052:	4640      	mov	r0, r8
 8005054:	4649      	mov	r1, r9
 8005056:	f7fb f931 	bl	80002bc <__adddf3>
 800505a:	4602      	mov	r2, r0
 800505c:	460b      	mov	r3, r1
 800505e:	ec43 2b17 	vmov	d7, r2, r3
 8005062:	eeb0 0a47 	vmov.f32	s0, s14
 8005066:	eef0 0a67 	vmov.f32	s1, s15
 800506a:	f00f fb21 	bl	80146b0 <sin>
 800506e:	ec53 2b10 	vmov	r2, r3, d0
 8005072:	4650      	mov	r0, sl
 8005074:	4659      	mov	r1, fp
 8005076:	f7fb fad7 	bl	8000628 <__aeabi_dmul>
 800507a:	4602      	mov	r2, r0
 800507c:	460b      	mov	r3, r1
 800507e:	4620      	mov	r0, r4
 8005080:	4629      	mov	r1, r5
 8005082:	f7fb f91b 	bl	80002bc <__adddf3>
 8005086:	4603      	mov	r3, r0
 8005088:	460c      	mov	r4, r1
 800508a:	687a      	ldr	r2, [r7, #4]
 800508c:	e9c2 3406 	strd	r3, r4, [r2, #24]
	theta_= theta_ + delta_theta_;
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	e9d3 340e 	ldrd	r3, r4, [r3, #56]	; 0x38
 800509c:	461a      	mov	r2, r3
 800509e:	4623      	mov	r3, r4
 80050a0:	f7fb f90c 	bl	80002bc <__adddf3>
 80050a4:	4603      	mov	r3, r0
 80050a6:	460c      	mov	r4, r1
 80050a8:	687a      	ldr	r2, [r7, #4]
 80050aa:	e9c2 3408 	strd	r3, r4, [r2, #32]

	x_sens_ = x_robot_ + SENSOR_LENGTH * cos(theta_); //calculate a sensor position from robot's center position
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	ed93 7b08 	vldr	d7, [r3, #32]
 80050ba:	eeb0 0a47 	vmov.f32	s0, s14
 80050be:	eef0 0a67 	vmov.f32	s1, s15
 80050c2:	f00f fab1 	bl	8014628 <cos>
 80050c6:	ec51 0b10 	vmov	r0, r1, d0
 80050ca:	f04f 0200 	mov.w	r2, #0
 80050ce:	4b28      	ldr	r3, [pc, #160]	; (8005170 <_ZN8Odometry12calcPotitionEv+0x200>)
 80050d0:	f7fb faaa 	bl	8000628 <__aeabi_dmul>
 80050d4:	4602      	mov	r2, r0
 80050d6:	460b      	mov	r3, r1
 80050d8:	4620      	mov	r0, r4
 80050da:	4629      	mov	r1, r5
 80050dc:	f7fb f8ee 	bl	80002bc <__adddf3>
 80050e0:	4603      	mov	r3, r0
 80050e2:	460c      	mov	r4, r1
 80050e4:	687a      	ldr	r2, [r7, #4]
 80050e6:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
	y_sens_ = y_robot_ + SENSOR_LENGTH * sin(theta_);
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	ed93 7b08 	vldr	d7, [r3, #32]
 80050f6:	eeb0 0a47 	vmov.f32	s0, s14
 80050fa:	eef0 0a67 	vmov.f32	s1, s15
 80050fe:	f00f fad7 	bl	80146b0 <sin>
 8005102:	ec51 0b10 	vmov	r0, r1, d0
 8005106:	f04f 0200 	mov.w	r2, #0
 800510a:	4b19      	ldr	r3, [pc, #100]	; (8005170 <_ZN8Odometry12calcPotitionEv+0x200>)
 800510c:	f7fb fa8c 	bl	8000628 <__aeabi_dmul>
 8005110:	4602      	mov	r2, r0
 8005112:	460b      	mov	r3, r1
 8005114:	4620      	mov	r0, r4
 8005116:	4629      	mov	r1, r5
 8005118:	f7fb f8d0 	bl	80002bc <__adddf3>
 800511c:	4603      	mov	r3, r0
 800511e:	460c      	mov	r4, r1
 8005120:	687a      	ldr	r2, [r7, #4]
 8005122:	e9c2 340c 	strd	r3, r4, [r2, #48]	; 0x30

	monitor_x = x_sens_;
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	e9d3 340a 	ldrd	r3, r4, [r3, #40]	; 0x28
 800512c:	4618      	mov	r0, r3
 800512e:	4621      	mov	r1, r4
 8005130:	f7fb fd72 	bl	8000c18 <__aeabi_d2f>
 8005134:	4602      	mov	r2, r0
 8005136:	4b0f      	ldr	r3, [pc, #60]	; (8005174 <_ZN8Odometry12calcPotitionEv+0x204>)
 8005138:	601a      	str	r2, [r3, #0]
	monitor_y = y_sens_;
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	e9d3 340c 	ldrd	r3, r4, [r3, #48]	; 0x30
 8005140:	4618      	mov	r0, r3
 8005142:	4621      	mov	r1, r4
 8005144:	f7fb fd68 	bl	8000c18 <__aeabi_d2f>
 8005148:	4602      	mov	r2, r0
 800514a:	4b0b      	ldr	r3, [pc, #44]	; (8005178 <_ZN8Odometry12calcPotitionEv+0x208>)
 800514c:	601a      	str	r2, [r3, #0]
	monitor_theta = theta_;
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	e9d3 3408 	ldrd	r3, r4, [r3, #32]
 8005154:	4618      	mov	r0, r3
 8005156:	4621      	mov	r1, r4
 8005158:	f7fb fd5e 	bl	8000c18 <__aeabi_d2f>
 800515c:	4602      	mov	r2, r0
 800515e:	4b07      	ldr	r3, [pc, #28]	; (800517c <_ZN8Odometry12calcPotitionEv+0x20c>)
 8005160:	601a      	str	r2, [r3, #0]
}
 8005162:	bf00      	nop
 8005164:	3718      	adds	r7, #24
 8005166:	46bd      	mov	sp, r7
 8005168:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800516c:	f3af 8000 	nop.w
 8005170:	405b8000 	.word	0x405b8000
 8005174:	200002c4 	.word	0x200002c4
 8005178:	200002c8 	.word	0x200002c8
 800517c:	200002cc 	.word	0x200002cc
 8005180:	d2f1a9fc 	.word	0xd2f1a9fc
 8005184:	3f50624d 	.word	0x3f50624d

08005188 <_ZN8Odometry4flipEv>:

void Odometry::flip()
{
 8005188:	b580      	push	{r7, lr}
 800518a:	b082      	sub	sp, #8
 800518c:	af00      	add	r7, sp, #0
 800518e:	6078      	str	r0, [r7, #4]
	calcPotition();
 8005190:	6878      	ldr	r0, [r7, #4]
 8005192:	f7ff feed 	bl	8004f70 <_ZN8Odometry12calcPotitionEv>
}
 8005196:	bf00      	nop
 8005198:	3708      	adds	r7, #8
 800519a:	46bd      	mov	sp, r7
 800519c:	bd80      	pop	{r7, pc}

0800519e <_ZN8Odometry8getThetaEv>:
{
	return y_sens_;
}

double Odometry::getTheta()
{
 800519e:	b490      	push	{r4, r7}
 80051a0:	b082      	sub	sp, #8
 80051a2:	af00      	add	r7, sp, #0
 80051a4:	6078      	str	r0, [r7, #4]
	return theta_;
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	e9d3 3408 	ldrd	r3, r4, [r3, #32]
 80051ac:	ec44 3b17 	vmov	d7, r3, r4
}
 80051b0:	eeb0 0a47 	vmov.f32	s0, s14
 80051b4:	eef0 0a67 	vmov.f32	s1, s15
 80051b8:	3708      	adds	r7, #8
 80051ba:	46bd      	mov	sp, r7
 80051bc:	bc90      	pop	{r4, r7}
 80051be:	4770      	bx	lr

080051c0 <_ZN8Odometry13clearPotitionEv>:
{
	return delta_theta_;
}

void Odometry::clearPotition()
{
 80051c0:	b490      	push	{r4, r7}
 80051c2:	b082      	sub	sp, #8
 80051c4:	af00      	add	r7, sp, #0
 80051c6:	6078      	str	r0, [r7, #4]
	x_sens_ = 0;
 80051c8:	687a      	ldr	r2, [r7, #4]
 80051ca:	f04f 0300 	mov.w	r3, #0
 80051ce:	f04f 0400 	mov.w	r4, #0
 80051d2:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
	y_sens_ = 0;
 80051d6:	687a      	ldr	r2, [r7, #4]
 80051d8:	f04f 0300 	mov.w	r3, #0
 80051dc:	f04f 0400 	mov.w	r4, #0
 80051e0:	e9c2 340c 	strd	r3, r4, [r2, #48]	; 0x30
	theta_ = 0;
 80051e4:	687a      	ldr	r2, [r7, #4]
 80051e6:	f04f 0300 	mov.w	r3, #0
 80051ea:	f04f 0400 	mov.w	r4, #0
 80051ee:	e9c2 3408 	strd	r3, r4, [r2, #32]
}
 80051f2:	bf00      	nop
 80051f4:	3708      	adds	r7, #8
 80051f6:	46bd      	mov	sp, r7
 80051f8:	bc90      	pop	{r4, r7}
 80051fa:	4770      	bx	lr

080051fc <_ZN13PathFollowingC1Ev>:

uint16_t mon_ref_num;
double mon_x, mon_y, mon_th;
double mon_log_dis, mon_log_th;

PathFollowing::PathFollowing() : execute_flag_(false), x_tar_(0), y_tar_(0), th_tar_(0), ref_num(0)
 80051fc:	b490      	push	{r4, r7}
 80051fe:	b082      	sub	sp, #8
 8005200:	af00      	add	r7, sp, #0
 8005202:	6078      	str	r0, [r7, #4]
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	2200      	movs	r2, #0
 8005208:	701a      	strb	r2, [r3, #0]
 800520a:	687a      	ldr	r2, [r7, #4]
 800520c:	f04f 0300 	mov.w	r3, #0
 8005210:	f04f 0400 	mov.w	r4, #0
 8005214:	e9c2 3402 	strd	r3, r4, [r2, #8]
 8005218:	687a      	ldr	r2, [r7, #4]
 800521a:	f04f 0300 	mov.w	r3, #0
 800521e:	f04f 0400 	mov.w	r4, #0
 8005222:	e9c2 3404 	strd	r3, r4, [r2, #16]
 8005226:	687a      	ldr	r2, [r7, #4]
 8005228:	f04f 0300 	mov.w	r3, #0
 800522c:	f04f 0400 	mov.w	r4, #0
 8005230:	e9c2 3406 	strd	r3, r4, [r2, #24]
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	f503 537a 	add.w	r3, r3, #16000	; 0x3e80
 800523a:	3320      	adds	r3, #32
 800523c:	2200      	movs	r2, #0
 800523e:	801a      	strh	r2, [r3, #0]
{
	rtParam.kx = 0;
 8005240:	4a29      	ldr	r2, [pc, #164]	; (80052e8 <_ZN13PathFollowingC1Ev+0xec>)
 8005242:	f04f 0300 	mov.w	r3, #0
 8005246:	f04f 0400 	mov.w	r4, #0
 800524a:	e9c2 3400 	strd	r3, r4, [r2]
	rtParam.ky = 0;
 800524e:	4a26      	ldr	r2, [pc, #152]	; (80052e8 <_ZN13PathFollowingC1Ev+0xec>)
 8005250:	f04f 0300 	mov.w	r3, #0
 8005254:	f04f 0400 	mov.w	r4, #0
 8005258:	e9c2 3402 	strd	r3, r4, [r2, #8]
	rtParam.kt = 0;
 800525c:	4a22      	ldr	r2, [pc, #136]	; (80052e8 <_ZN13PathFollowingC1Ev+0xec>)
 800525e:	f04f 0300 	mov.w	r3, #0
 8005262:	f04f 0400 	mov.w	r4, #0
 8005266:	e9c2 3404 	strd	r3, r4, [r2, #16]
	rtU.target_x = 0;
 800526a:	4a20      	ldr	r2, [pc, #128]	; (80052ec <_ZN13PathFollowingC1Ev+0xf0>)
 800526c:	f04f 0300 	mov.w	r3, #0
 8005270:	f04f 0400 	mov.w	r4, #0
 8005274:	e9c2 3400 	strd	r3, r4, [r2]
	rtU.target_y = 0;
 8005278:	4a1c      	ldr	r2, [pc, #112]	; (80052ec <_ZN13PathFollowingC1Ev+0xf0>)
 800527a:	f04f 0300 	mov.w	r3, #0
 800527e:	f04f 0400 	mov.w	r4, #0
 8005282:	e9c2 3402 	strd	r3, r4, [r2, #8]
	rtU.th = 0;
 8005286:	4a19      	ldr	r2, [pc, #100]	; (80052ec <_ZN13PathFollowingC1Ev+0xf0>)
 8005288:	f04f 0300 	mov.w	r3, #0
 800528c:	f04f 0400 	mov.w	r4, #0
 8005290:	e9c2 3404 	strd	r3, r4, [r2, #16]
	rtU.x = 0;
 8005294:	4a15      	ldr	r2, [pc, #84]	; (80052ec <_ZN13PathFollowingC1Ev+0xf0>)
 8005296:	f04f 0300 	mov.w	r3, #0
 800529a:	f04f 0400 	mov.w	r4, #0
 800529e:	e9c2 3406 	strd	r3, r4, [r2, #24]
	rtU.y = 0;
 80052a2:	4a12      	ldr	r2, [pc, #72]	; (80052ec <_ZN13PathFollowingC1Ev+0xf0>)
 80052a4:	f04f 0300 	mov.w	r3, #0
 80052a8:	f04f 0400 	mov.w	r4, #0
 80052ac:	e9c2 3408 	strd	r3, r4, [r2, #32]
	rtU.th_cur = 0;
 80052b0:	4a0e      	ldr	r2, [pc, #56]	; (80052ec <_ZN13PathFollowingC1Ev+0xf0>)
 80052b2:	f04f 0300 	mov.w	r3, #0
 80052b6:	f04f 0400 	mov.w	r4, #0
 80052ba:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
	rtY.V_tar = 0;
 80052be:	4a0c      	ldr	r2, [pc, #48]	; (80052f0 <_ZN13PathFollowingC1Ev+0xf4>)
 80052c0:	f04f 0300 	mov.w	r3, #0
 80052c4:	f04f 0400 	mov.w	r4, #0
 80052c8:	e9c2 3400 	strd	r3, r4, [r2]
	rtY.tar = 0;
 80052cc:	4a08      	ldr	r2, [pc, #32]	; (80052f0 <_ZN13PathFollowingC1Ev+0xf4>)
 80052ce:	f04f 0300 	mov.w	r3, #0
 80052d2:	f04f 0400 	mov.w	r4, #0
 80052d6:	e9c2 3402 	strd	r3, r4, [r2, #8]

}
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	4618      	mov	r0, r3
 80052de:	3708      	adds	r7, #8
 80052e0:	46bd      	mov	sp, r7
 80052e2:	bc90      	pop	{r4, r7}
 80052e4:	4770      	bx	lr
 80052e6:	bf00      	nop
 80052e8:	20026fa0 	.word	0x20026fa0
 80052ec:	20026f30 	.word	0x20026f30
 80052f0:	20026f90 	.word	0x20026f90

080052f4 <_ZN13PathFollowing4initEv>:
	}

}

void PathFollowing::init()
{
 80052f4:	b580      	push	{r7, lr}
 80052f6:	b088      	sub	sp, #32
 80052f8:	af00      	add	r7, sp, #0
 80052fa:	6078      	str	r0, [r7, #4]
	path_following_initialize();
 80052fc:	f001 fe52 	bl	8006fa4 <path_following_initialize>

	double temp_kx, temp_ky, temp_kt;
	sd_read_array_double("PARAMS", "KX.TXT", 1, &temp_kx);
 8005300:	f107 0318 	add.w	r3, r7, #24
 8005304:	2201      	movs	r2, #1
 8005306:	4915      	ldr	r1, [pc, #84]	; (800535c <_ZN13PathFollowing4initEv+0x68>)
 8005308:	4815      	ldr	r0, [pc, #84]	; (8005360 <_ZN13PathFollowing4initEv+0x6c>)
 800530a:	f7fc fb63 	bl	80019d4 <sd_read_array_double>
	sd_read_array_double("PARAMS", "KY.TXT", 1, &temp_ky);
 800530e:	f107 0310 	add.w	r3, r7, #16
 8005312:	2201      	movs	r2, #1
 8005314:	4913      	ldr	r1, [pc, #76]	; (8005364 <_ZN13PathFollowing4initEv+0x70>)
 8005316:	4812      	ldr	r0, [pc, #72]	; (8005360 <_ZN13PathFollowing4initEv+0x6c>)
 8005318:	f7fc fb5c 	bl	80019d4 <sd_read_array_double>
	sd_read_array_double("PARAMS", "KT.TXT", 1, &temp_kt);
 800531c:	f107 0308 	add.w	r3, r7, #8
 8005320:	2201      	movs	r2, #1
 8005322:	4911      	ldr	r1, [pc, #68]	; (8005368 <_ZN13PathFollowing4initEv+0x74>)
 8005324:	480e      	ldr	r0, [pc, #56]	; (8005360 <_ZN13PathFollowing4initEv+0x6c>)
 8005326:	f7fc fb55 	bl	80019d4 <sd_read_array_double>
	setGain(temp_kx, temp_ky, temp_kt);
 800532a:	ed97 7b06 	vldr	d7, [r7, #24]
 800532e:	ed97 6b04 	vldr	d6, [r7, #16]
 8005332:	ed97 5b02 	vldr	d5, [r7, #8]
 8005336:	eeb0 2a45 	vmov.f32	s4, s10
 800533a:	eef0 2a65 	vmov.f32	s5, s11
 800533e:	eeb0 1a46 	vmov.f32	s2, s12
 8005342:	eef0 1a66 	vmov.f32	s3, s13
 8005346:	eeb0 0a47 	vmov.f32	s0, s14
 800534a:	eef0 0a67 	vmov.f32	s1, s15
 800534e:	6878      	ldr	r0, [r7, #4]
 8005350:	f000 f80c 	bl	800536c <_ZN13PathFollowing7setGainEddd>
}
 8005354:	bf00      	nop
 8005356:	3720      	adds	r7, #32
 8005358:	46bd      	mov	sp, r7
 800535a:	bd80      	pop	{r7, pc}
 800535c:	08019ca0 	.word	0x08019ca0
 8005360:	08019ca8 	.word	0x08019ca8
 8005364:	08019cb0 	.word	0x08019cb0
 8005368:	08019cb8 	.word	0x08019cb8

0800536c <_ZN13PathFollowing7setGainEddd>:

void PathFollowing::setGain(double kx, double ky, double kt)
{
 800536c:	b490      	push	{r4, r7}
 800536e:	b088      	sub	sp, #32
 8005370:	af00      	add	r7, sp, #0
 8005372:	61f8      	str	r0, [r7, #28]
 8005374:	ed87 0b04 	vstr	d0, [r7, #16]
 8005378:	ed87 1b02 	vstr	d1, [r7, #8]
 800537c:	ed87 2b00 	vstr	d2, [r7]
	rtParam.kx = kx;
 8005380:	4a09      	ldr	r2, [pc, #36]	; (80053a8 <_ZN13PathFollowing7setGainEddd+0x3c>)
 8005382:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8005386:	e9c2 3400 	strd	r3, r4, [r2]
	rtParam.ky = ky;
 800538a:	4a07      	ldr	r2, [pc, #28]	; (80053a8 <_ZN13PathFollowing7setGainEddd+0x3c>)
 800538c:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8005390:	e9c2 3402 	strd	r3, r4, [r2, #8]
	rtParam.kt = kt;
 8005394:	4a04      	ldr	r2, [pc, #16]	; (80053a8 <_ZN13PathFollowing7setGainEddd+0x3c>)
 8005396:	e9d7 3400 	ldrd	r3, r4, [r7]
 800539a:	e9c2 3404 	strd	r3, r4, [r2, #16]
}
 800539e:	bf00      	nop
 80053a0:	3720      	adds	r7, #32
 80053a2:	46bd      	mov	sp, r7
 80053a4:	bc90      	pop	{r4, r7}
 80053a6:	4770      	bx	lr
 80053a8:	20026fa0 	.word	0x20026fa0

080053ac <_ZN11PowerSensor4initEv>:
#define LOW_VOLTAGE_THRESHOLD 7.4

float monitor_voltage;

void PowerSensor::init()
{
 80053ac:	b580      	push	{r7, lr}
 80053ae:	b082      	sub	sp, #8
 80053b0:	af00      	add	r7, sp, #0
 80053b2:	6078      	str	r0, [r7, #4]
	INA260_init(CURRENT_VOLTAGE_SENSOR_ADRESS_LEFT);
 80053b4:	2088      	movs	r0, #136	; 0x88
 80053b6:	f7fc febe 	bl	8002136 <INA260_init>
	INA260_init(CURRENT_VOLTAGE_SENSOR_ADRESS_RIGHT);
 80053ba:	2080      	movs	r0, #128	; 0x80
 80053bc:	f7fc febb 	bl	8002136 <INA260_init>
}
 80053c0:	bf00      	nop
 80053c2:	3708      	adds	r7, #8
 80053c4:	46bd      	mov	sp, r7
 80053c6:	bd80      	pop	{r7, pc}

080053c8 <_ZN11PowerSensor12updateValuesEv>:

void PowerSensor::updateValues()
{
 80053c8:	b590      	push	{r4, r7, lr}
 80053ca:	b083      	sub	sp, #12
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	6078      	str	r0, [r7, #4]
	//current_l_ = INA260_read(0x01, CURRENT_VOLTAGE_SENSOR_ADRESS_LEFT) * 0.00125;
	//current_r_ = INA260_read(0x01, CURRENT_VOLTAGE_SENSOR_ADRESS_RIGHT) * 0.00125;
	buttery_voltage_ = INA260_read(0x02, CURRENT_VOLTAGE_SENSOR_ADRESS_LEFT) * 0.00125;
 80053d0:	2188      	movs	r1, #136	; 0x88
 80053d2:	2002      	movs	r0, #2
 80053d4:	f7fc fe4c 	bl	8002070 <INA260_read>
 80053d8:	4603      	mov	r3, r0
 80053da:	4618      	mov	r0, r3
 80053dc:	f7fb f8ba 	bl	8000554 <__aeabi_i2d>
 80053e0:	a30c      	add	r3, pc, #48	; (adr r3, 8005414 <_ZN11PowerSensor12updateValuesEv+0x4c>)
 80053e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053e6:	f7fb f91f 	bl	8000628 <__aeabi_dmul>
 80053ea:	4603      	mov	r3, r0
 80053ec:	460c      	mov	r4, r1
 80053ee:	4618      	mov	r0, r3
 80053f0:	4621      	mov	r1, r4
 80053f2:	f7fb fc11 	bl	8000c18 <__aeabi_d2f>
 80053f6:	4602      	mov	r2, r0
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	609a      	str	r2, [r3, #8]

	monitor_voltage = buttery_voltage_;
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	689b      	ldr	r3, [r3, #8]
 8005400:	4a03      	ldr	r2, [pc, #12]	; (8005410 <_ZN11PowerSensor12updateValuesEv+0x48>)
 8005402:	6013      	str	r3, [r2, #0]
}
 8005404:	bf00      	nop
 8005406:	370c      	adds	r7, #12
 8005408:	46bd      	mov	sp, r7
 800540a:	bd90      	pop	{r4, r7, pc}
 800540c:	f3af 8000 	nop.w
 8005410:	200002d0 	.word	0x200002d0
 8005414:	47ae147b 	.word	0x47ae147b
 8005418:	3f547ae1 	.word	0x3f547ae1

0800541c <_ZN11PowerSensor17getButteryVoltageEv>:
	left = current_l_;
	right = current_r_;
}

float PowerSensor::getButteryVoltage()
{
 800541c:	b480      	push	{r7}
 800541e:	b083      	sub	sp, #12
 8005420:	af00      	add	r7, sp, #0
 8005422:	6078      	str	r0, [r7, #4]
	return buttery_voltage_;
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	689b      	ldr	r3, [r3, #8]
 8005428:	ee07 3a90 	vmov	s15, r3

}
 800542c:	eeb0 0a67 	vmov.f32	s0, s15
 8005430:	370c      	adds	r7, #12
 8005432:	46bd      	mov	sp, r7
 8005434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005438:	4770      	bx	lr
	...

0800543c <_ZN12RotarySwitch8getValueEv>:

#include "RotarySwitch.hpp"


uint16_t RotarySwitch::getValue()
{
 800543c:	b580      	push	{r7, lr}
 800543e:	b084      	sub	sp, #16
 8005440:	af00      	add	r7, sp, #0
 8005442:	6078      	str	r0, [r7, #4]
	uint16_t ret_value = 0;
 8005444:	2300      	movs	r3, #0
 8005446:	81fb      	strh	r3, [r7, #14]

	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_1))	ret_value |= 0x01;
 8005448:	2102      	movs	r1, #2
 800544a:	4822      	ldr	r0, [pc, #136]	; (80054d4 <_ZN12RotarySwitch8getValueEv+0x98>)
 800544c:	f005 fe74 	bl	800b138 <HAL_GPIO_ReadPin>
 8005450:	4603      	mov	r3, r0
 8005452:	2b00      	cmp	r3, #0
 8005454:	bf0c      	ite	eq
 8005456:	2301      	moveq	r3, #1
 8005458:	2300      	movne	r3, #0
 800545a:	b2db      	uxtb	r3, r3
 800545c:	2b00      	cmp	r3, #0
 800545e:	d003      	beq.n	8005468 <_ZN12RotarySwitch8getValueEv+0x2c>
 8005460:	89fb      	ldrh	r3, [r7, #14]
 8005462:	f043 0301 	orr.w	r3, r3, #1
 8005466:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_3))	ret_value |= 0x02;
 8005468:	2108      	movs	r1, #8
 800546a:	481a      	ldr	r0, [pc, #104]	; (80054d4 <_ZN12RotarySwitch8getValueEv+0x98>)
 800546c:	f005 fe64 	bl	800b138 <HAL_GPIO_ReadPin>
 8005470:	4603      	mov	r3, r0
 8005472:	2b00      	cmp	r3, #0
 8005474:	bf0c      	ite	eq
 8005476:	2301      	moveq	r3, #1
 8005478:	2300      	movne	r3, #0
 800547a:	b2db      	uxtb	r3, r3
 800547c:	2b00      	cmp	r3, #0
 800547e:	d003      	beq.n	8005488 <_ZN12RotarySwitch8getValueEv+0x4c>
 8005480:	89fb      	ldrh	r3, [r7, #14]
 8005482:	f043 0302 	orr.w	r3, r3, #2
 8005486:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_4))	ret_value |= 0x04;
 8005488:	2110      	movs	r1, #16
 800548a:	4812      	ldr	r0, [pc, #72]	; (80054d4 <_ZN12RotarySwitch8getValueEv+0x98>)
 800548c:	f005 fe54 	bl	800b138 <HAL_GPIO_ReadPin>
 8005490:	4603      	mov	r3, r0
 8005492:	2b00      	cmp	r3, #0
 8005494:	bf0c      	ite	eq
 8005496:	2301      	moveq	r3, #1
 8005498:	2300      	movne	r3, #0
 800549a:	b2db      	uxtb	r3, r3
 800549c:	2b00      	cmp	r3, #0
 800549e:	d003      	beq.n	80054a8 <_ZN12RotarySwitch8getValueEv+0x6c>
 80054a0:	89fb      	ldrh	r3, [r7, #14]
 80054a2:	f043 0304 	orr.w	r3, r3, #4
 80054a6:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_7))	ret_value |= 0x08;
 80054a8:	2180      	movs	r1, #128	; 0x80
 80054aa:	480a      	ldr	r0, [pc, #40]	; (80054d4 <_ZN12RotarySwitch8getValueEv+0x98>)
 80054ac:	f005 fe44 	bl	800b138 <HAL_GPIO_ReadPin>
 80054b0:	4603      	mov	r3, r0
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	bf0c      	ite	eq
 80054b6:	2301      	moveq	r3, #1
 80054b8:	2300      	movne	r3, #0
 80054ba:	b2db      	uxtb	r3, r3
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d003      	beq.n	80054c8 <_ZN12RotarySwitch8getValueEv+0x8c>
 80054c0:	89fb      	ldrh	r3, [r7, #14]
 80054c2:	f043 0308 	orr.w	r3, r3, #8
 80054c6:	81fb      	strh	r3, [r7, #14]

	return ret_value;
 80054c8:	89fb      	ldrh	r3, [r7, #14]

}
 80054ca:	4618      	mov	r0, r3
 80054cc:	3710      	adds	r7, #16
 80054ce:	46bd      	mov	sp, r7
 80054d0:	bd80      	pop	{r7, pc}
 80054d2:	bf00      	nop
 80054d4:	40020c00 	.word	0x40020c00

080054d8 <_ZN10SideSensorC1Ev>:

uint16_t mon_status;
bool mon_status_L, mon_status_R;
uint16_t mon_cnt_l, mon_cnt_r;

SideSensor::SideSensor() : status_(0), status_L_(false), status_R_(false), white_line_cnt_l_(0), white_line_cnt_r_(0), ignore_flag_(false)
 80054d8:	b480      	push	{r7}
 80054da:	b083      	sub	sp, #12
 80054dc:	af00      	add	r7, sp, #0
 80054de:	6078      	str	r0, [r7, #4]
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	2200      	movs	r2, #0
 80054e4:	801a      	strh	r2, [r3, #0]
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	2200      	movs	r2, #0
 80054ea:	709a      	strb	r2, [r3, #2]
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	2200      	movs	r2, #0
 80054f0:	70da      	strb	r2, [r3, #3]
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	2200      	movs	r2, #0
 80054f6:	809a      	strh	r2, [r3, #4]
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	2200      	movs	r2, #0
 80054fc:	80da      	strh	r2, [r3, #6]
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	2200      	movs	r2, #0
 8005502:	721a      	strb	r2, [r3, #8]
{

}
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	4618      	mov	r0, r3
 8005508:	370c      	adds	r7, #12
 800550a:	46bd      	mov	sp, r7
 800550c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005510:	4770      	bx	lr
	...

08005514 <_ZN10SideSensor12updateStatusEv>:

}
*/

void SideSensor::updateStatus()
{
 8005514:	b580      	push	{r7, lr}
 8005516:	b082      	sub	sp, #8
 8005518:	af00      	add	r7, sp, #0
 800551a:	6078      	str	r0, [r7, #4]
	static bool white_flag1 = false;
	static bool white_flag2 = false;
	static uint16_t cnt_l, cnt_r;

	if(ignore_flag_ == false){
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	7a1b      	ldrb	r3, [r3, #8]
 8005520:	f083 0301 	eor.w	r3, r3, #1
 8005524:	b2db      	uxtb	r3, r3
 8005526:	2b00      	cmp	r3, #0
 8005528:	f000 80db 	beq.w	80056e2 <_ZN10SideSensor12updateStatusEv+0x1ce>

		if(white_flag1 == false){
 800552c:	4b6f      	ldr	r3, [pc, #444]	; (80056ec <_ZN10SideSensor12updateStatusEv+0x1d8>)
 800552e:	781b      	ldrb	r3, [r3, #0]
 8005530:	f083 0301 	eor.w	r3, r3, #1
 8005534:	b2db      	uxtb	r3, r3
 8005536:	2b00      	cmp	r3, #0
 8005538:	d02a      	beq.n	8005590 <_ZN10SideSensor12updateStatusEv+0x7c>
			if(!HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_2)){
 800553a:	2104      	movs	r1, #4
 800553c:	486c      	ldr	r0, [pc, #432]	; (80056f0 <_ZN10SideSensor12updateStatusEv+0x1dc>)
 800553e:	f005 fdfb 	bl	800b138 <HAL_GPIO_ReadPin>
 8005542:	4603      	mov	r3, r0
 8005544:	2b00      	cmp	r3, #0
 8005546:	bf0c      	ite	eq
 8005548:	2301      	moveq	r3, #1
 800554a:	2300      	movne	r3, #0
 800554c:	b2db      	uxtb	r3, r3
 800554e:	2b00      	cmp	r3, #0
 8005550:	d006      	beq.n	8005560 <_ZN10SideSensor12updateStatusEv+0x4c>
				cnt_r++;
 8005552:	4b68      	ldr	r3, [pc, #416]	; (80056f4 <_ZN10SideSensor12updateStatusEv+0x1e0>)
 8005554:	881b      	ldrh	r3, [r3, #0]
 8005556:	3301      	adds	r3, #1
 8005558:	b29a      	uxth	r2, r3
 800555a:	4b66      	ldr	r3, [pc, #408]	; (80056f4 <_ZN10SideSensor12updateStatusEv+0x1e0>)
 800555c:	801a      	strh	r2, [r3, #0]
 800555e:	e002      	b.n	8005566 <_ZN10SideSensor12updateStatusEv+0x52>
			}
			else{
				cnt_r = 0;
 8005560:	4b64      	ldr	r3, [pc, #400]	; (80056f4 <_ZN10SideSensor12updateStatusEv+0x1e0>)
 8005562:	2200      	movs	r2, #0
 8005564:	801a      	strh	r2, [r3, #0]
			}
			if(cnt_r >= 5){
 8005566:	4b63      	ldr	r3, [pc, #396]	; (80056f4 <_ZN10SideSensor12updateStatusEv+0x1e0>)
 8005568:	881b      	ldrh	r3, [r3, #0]
 800556a:	2b04      	cmp	r3, #4
 800556c:	d945      	bls.n	80055fa <_ZN10SideSensor12updateStatusEv+0xe6>
				status_ |= 0x01;
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	881b      	ldrh	r3, [r3, #0]
 8005572:	f043 0301 	orr.w	r3, r3, #1
 8005576:	b29a      	uxth	r2, r3
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	801a      	strh	r2, [r3, #0]
				status_R_ = true;
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	2201      	movs	r2, #1
 8005580:	70da      	strb	r2, [r3, #3]
				white_flag1 = true;
 8005582:	4b5a      	ldr	r3, [pc, #360]	; (80056ec <_ZN10SideSensor12updateStatusEv+0x1d8>)
 8005584:	2201      	movs	r2, #1
 8005586:	701a      	strb	r2, [r3, #0]
				cnt_r = 0;
 8005588:	4b5a      	ldr	r3, [pc, #360]	; (80056f4 <_ZN10SideSensor12updateStatusEv+0x1e0>)
 800558a:	2200      	movs	r2, #0
 800558c:	801a      	strh	r2, [r3, #0]
 800558e:	e034      	b.n	80055fa <_ZN10SideSensor12updateStatusEv+0xe6>
			}

		}
		else if(white_flag1 == true){
 8005590:	4b56      	ldr	r3, [pc, #344]	; (80056ec <_ZN10SideSensor12updateStatusEv+0x1d8>)
 8005592:	781b      	ldrb	r3, [r3, #0]
 8005594:	2b00      	cmp	r3, #0
 8005596:	d030      	beq.n	80055fa <_ZN10SideSensor12updateStatusEv+0xe6>
			if(HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_2)){
 8005598:	2104      	movs	r1, #4
 800559a:	4855      	ldr	r0, [pc, #340]	; (80056f0 <_ZN10SideSensor12updateStatusEv+0x1dc>)
 800559c:	f005 fdcc 	bl	800b138 <HAL_GPIO_ReadPin>
 80055a0:	4603      	mov	r3, r0
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	bf14      	ite	ne
 80055a6:	2301      	movne	r3, #1
 80055a8:	2300      	moveq	r3, #0
 80055aa:	b2db      	uxtb	r3, r3
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d006      	beq.n	80055be <_ZN10SideSensor12updateStatusEv+0xaa>
				cnt_r++;
 80055b0:	4b50      	ldr	r3, [pc, #320]	; (80056f4 <_ZN10SideSensor12updateStatusEv+0x1e0>)
 80055b2:	881b      	ldrh	r3, [r3, #0]
 80055b4:	3301      	adds	r3, #1
 80055b6:	b29a      	uxth	r2, r3
 80055b8:	4b4e      	ldr	r3, [pc, #312]	; (80056f4 <_ZN10SideSensor12updateStatusEv+0x1e0>)
 80055ba:	801a      	strh	r2, [r3, #0]
 80055bc:	e002      	b.n	80055c4 <_ZN10SideSensor12updateStatusEv+0xb0>
			}
			else{
				cnt_r = 0;
 80055be:	4b4d      	ldr	r3, [pc, #308]	; (80056f4 <_ZN10SideSensor12updateStatusEv+0x1e0>)
 80055c0:	2200      	movs	r2, #0
 80055c2:	801a      	strh	r2, [r3, #0]
			}
			if(cnt_r >= 5){
 80055c4:	4b4b      	ldr	r3, [pc, #300]	; (80056f4 <_ZN10SideSensor12updateStatusEv+0x1e0>)
 80055c6:	881b      	ldrh	r3, [r3, #0]
 80055c8:	2b04      	cmp	r3, #4
 80055ca:	d916      	bls.n	80055fa <_ZN10SideSensor12updateStatusEv+0xe6>
				status_ ^= 0x01;
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	881b      	ldrh	r3, [r3, #0]
 80055d0:	f083 0301 	eor.w	r3, r3, #1
 80055d4:	b29a      	uxth	r2, r3
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	801a      	strh	r2, [r3, #0]
				status_R_ = false;
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	2200      	movs	r2, #0
 80055de:	70da      	strb	r2, [r3, #3]
				white_flag1 = false;
 80055e0:	4b42      	ldr	r3, [pc, #264]	; (80056ec <_ZN10SideSensor12updateStatusEv+0x1d8>)
 80055e2:	2200      	movs	r2, #0
 80055e4:	701a      	strb	r2, [r3, #0]

				white_line_cnt_r_++;
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	88db      	ldrh	r3, [r3, #6]
 80055ea:	3301      	adds	r3, #1
 80055ec:	b29a      	uxth	r2, r3
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	80da      	strh	r2, [r3, #6]
				mon_cnt_r = white_line_cnt_r_;
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	88da      	ldrh	r2, [r3, #6]
 80055f6:	4b40      	ldr	r3, [pc, #256]	; (80056f8 <_ZN10SideSensor12updateStatusEv+0x1e4>)
 80055f8:	801a      	strh	r2, [r3, #0]
			}
		}


		if(white_flag2 == false){
 80055fa:	4b40      	ldr	r3, [pc, #256]	; (80056fc <_ZN10SideSensor12updateStatusEv+0x1e8>)
 80055fc:	781b      	ldrb	r3, [r3, #0]
 80055fe:	f083 0301 	eor.w	r3, r3, #1
 8005602:	b2db      	uxtb	r3, r3
 8005604:	2b00      	cmp	r3, #0
 8005606:	d02a      	beq.n	800565e <_ZN10SideSensor12updateStatusEv+0x14a>
			if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_8)){
 8005608:	f44f 7180 	mov.w	r1, #256	; 0x100
 800560c:	483c      	ldr	r0, [pc, #240]	; (8005700 <_ZN10SideSensor12updateStatusEv+0x1ec>)
 800560e:	f005 fd93 	bl	800b138 <HAL_GPIO_ReadPin>
 8005612:	4603      	mov	r3, r0
 8005614:	2b00      	cmp	r3, #0
 8005616:	bf0c      	ite	eq
 8005618:	2301      	moveq	r3, #1
 800561a:	2300      	movne	r3, #0
 800561c:	b2db      	uxtb	r3, r3
 800561e:	2b00      	cmp	r3, #0
 8005620:	d006      	beq.n	8005630 <_ZN10SideSensor12updateStatusEv+0x11c>
				cnt_l++;
 8005622:	4b38      	ldr	r3, [pc, #224]	; (8005704 <_ZN10SideSensor12updateStatusEv+0x1f0>)
 8005624:	881b      	ldrh	r3, [r3, #0]
 8005626:	3301      	adds	r3, #1
 8005628:	b29a      	uxth	r2, r3
 800562a:	4b36      	ldr	r3, [pc, #216]	; (8005704 <_ZN10SideSensor12updateStatusEv+0x1f0>)
 800562c:	801a      	strh	r2, [r3, #0]
 800562e:	e002      	b.n	8005636 <_ZN10SideSensor12updateStatusEv+0x122>
			}
			else{
				cnt_l = 0;
 8005630:	4b34      	ldr	r3, [pc, #208]	; (8005704 <_ZN10SideSensor12updateStatusEv+0x1f0>)
 8005632:	2200      	movs	r2, #0
 8005634:	801a      	strh	r2, [r3, #0]
			}
			if(cnt_l >= 5){
 8005636:	4b33      	ldr	r3, [pc, #204]	; (8005704 <_ZN10SideSensor12updateStatusEv+0x1f0>)
 8005638:	881b      	ldrh	r3, [r3, #0]
 800563a:	2b04      	cmp	r3, #4
 800563c:	d90f      	bls.n	800565e <_ZN10SideSensor12updateStatusEv+0x14a>
				status_ |= 0x02;
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	881b      	ldrh	r3, [r3, #0]
 8005642:	f043 0302 	orr.w	r3, r3, #2
 8005646:	b29a      	uxth	r2, r3
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	801a      	strh	r2, [r3, #0]
				status_L_ = true;
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	2201      	movs	r2, #1
 8005650:	709a      	strb	r2, [r3, #2]
				white_flag2 = true;
 8005652:	4b2a      	ldr	r3, [pc, #168]	; (80056fc <_ZN10SideSensor12updateStatusEv+0x1e8>)
 8005654:	2201      	movs	r2, #1
 8005656:	701a      	strb	r2, [r3, #0]
				cnt_l = 0;
 8005658:	4b2a      	ldr	r3, [pc, #168]	; (8005704 <_ZN10SideSensor12updateStatusEv+0x1f0>)
 800565a:	2200      	movs	r2, #0
 800565c:	801a      	strh	r2, [r3, #0]
			}

		}
		if(white_flag2 == true){
 800565e:	4b27      	ldr	r3, [pc, #156]	; (80056fc <_ZN10SideSensor12updateStatusEv+0x1e8>)
 8005660:	781b      	ldrb	r3, [r3, #0]
 8005662:	2b00      	cmp	r3, #0
 8005664:	d031      	beq.n	80056ca <_ZN10SideSensor12updateStatusEv+0x1b6>
			if(HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_8)){
 8005666:	f44f 7180 	mov.w	r1, #256	; 0x100
 800566a:	4825      	ldr	r0, [pc, #148]	; (8005700 <_ZN10SideSensor12updateStatusEv+0x1ec>)
 800566c:	f005 fd64 	bl	800b138 <HAL_GPIO_ReadPin>
 8005670:	4603      	mov	r3, r0
 8005672:	2b00      	cmp	r3, #0
 8005674:	bf14      	ite	ne
 8005676:	2301      	movne	r3, #1
 8005678:	2300      	moveq	r3, #0
 800567a:	b2db      	uxtb	r3, r3
 800567c:	2b00      	cmp	r3, #0
 800567e:	d006      	beq.n	800568e <_ZN10SideSensor12updateStatusEv+0x17a>
				cnt_l++;
 8005680:	4b20      	ldr	r3, [pc, #128]	; (8005704 <_ZN10SideSensor12updateStatusEv+0x1f0>)
 8005682:	881b      	ldrh	r3, [r3, #0]
 8005684:	3301      	adds	r3, #1
 8005686:	b29a      	uxth	r2, r3
 8005688:	4b1e      	ldr	r3, [pc, #120]	; (8005704 <_ZN10SideSensor12updateStatusEv+0x1f0>)
 800568a:	801a      	strh	r2, [r3, #0]
 800568c:	e002      	b.n	8005694 <_ZN10SideSensor12updateStatusEv+0x180>
			}
			else{
				cnt_l = 0;
 800568e:	4b1d      	ldr	r3, [pc, #116]	; (8005704 <_ZN10SideSensor12updateStatusEv+0x1f0>)
 8005690:	2200      	movs	r2, #0
 8005692:	801a      	strh	r2, [r3, #0]
			}
			if(cnt_l >= 5){
 8005694:	4b1b      	ldr	r3, [pc, #108]	; (8005704 <_ZN10SideSensor12updateStatusEv+0x1f0>)
 8005696:	881b      	ldrh	r3, [r3, #0]
 8005698:	2b04      	cmp	r3, #4
 800569a:	d916      	bls.n	80056ca <_ZN10SideSensor12updateStatusEv+0x1b6>
				status_ ^= 0x02;
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	881b      	ldrh	r3, [r3, #0]
 80056a0:	f083 0302 	eor.w	r3, r3, #2
 80056a4:	b29a      	uxth	r2, r3
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	801a      	strh	r2, [r3, #0]
				status_L_ = false;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	2200      	movs	r2, #0
 80056ae:	709a      	strb	r2, [r3, #2]
				white_flag2 = false;
 80056b0:	4b12      	ldr	r3, [pc, #72]	; (80056fc <_ZN10SideSensor12updateStatusEv+0x1e8>)
 80056b2:	2200      	movs	r2, #0
 80056b4:	701a      	strb	r2, [r3, #0]

				white_line_cnt_l_++;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	889b      	ldrh	r3, [r3, #4]
 80056ba:	3301      	adds	r3, #1
 80056bc:	b29a      	uxth	r2, r3
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	809a      	strh	r2, [r3, #4]
				mon_cnt_l = white_line_cnt_l_;
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	889a      	ldrh	r2, [r3, #4]
 80056c6:	4b10      	ldr	r3, [pc, #64]	; (8005708 <_ZN10SideSensor12updateStatusEv+0x1f4>)
 80056c8:	801a      	strh	r2, [r3, #0]
			}

		}

		mon_status = status_;
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	881a      	ldrh	r2, [r3, #0]
 80056ce:	4b0f      	ldr	r3, [pc, #60]	; (800570c <_ZN10SideSensor12updateStatusEv+0x1f8>)
 80056d0:	801a      	strh	r2, [r3, #0]
		mon_status_L = status_L_;
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	789a      	ldrb	r2, [r3, #2]
 80056d6:	4b0e      	ldr	r3, [pc, #56]	; (8005710 <_ZN10SideSensor12updateStatusEv+0x1fc>)
 80056d8:	701a      	strb	r2, [r3, #0]
		mon_status_R = status_R_;
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	78da      	ldrb	r2, [r3, #3]
 80056de:	4b0d      	ldr	r3, [pc, #52]	; (8005714 <_ZN10SideSensor12updateStatusEv+0x200>)
 80056e0:	701a      	strb	r2, [r3, #0]
	}

}
 80056e2:	bf00      	nop
 80056e4:	3708      	adds	r7, #8
 80056e6:	46bd      	mov	sp, r7
 80056e8:	bd80      	pop	{r7, pc}
 80056ea:	bf00      	nop
 80056ec:	200002dc 	.word	0x200002dc
 80056f0:	40021000 	.word	0x40021000
 80056f4:	200002e0 	.word	0x200002e0
 80056f8:	200002da 	.word	0x200002da
 80056fc:	200002dd 	.word	0x200002dd
 8005700:	40020c00 	.word	0x40020c00
 8005704:	200002de 	.word	0x200002de
 8005708:	200002d8 	.word	0x200002d8
 800570c:	200002d4 	.word	0x200002d4
 8005710:	200002d6 	.word	0x200002d6
 8005714:	200002d7 	.word	0x200002d7

08005718 <_ZN10SideSensor10getStatusLEv>:
{
	return status_;
}

bool SideSensor::getStatusL()
{
 8005718:	b480      	push	{r7}
 800571a:	b083      	sub	sp, #12
 800571c:	af00      	add	r7, sp, #0
 800571e:	6078      	str	r0, [r7, #4]
	return status_L_;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	789b      	ldrb	r3, [r3, #2]
}
 8005724:	4618      	mov	r0, r3
 8005726:	370c      	adds	r7, #12
 8005728:	46bd      	mov	sp, r7
 800572a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800572e:	4770      	bx	lr

08005730 <_ZN10SideSensor16getWhiteLineCntREv>:
{
	return white_line_cnt_l_;
}

uint16_t SideSensor::getWhiteLineCntR()
{
 8005730:	b480      	push	{r7}
 8005732:	b083      	sub	sp, #12
 8005734:	af00      	add	r7, sp, #0
 8005736:	6078      	str	r0, [r7, #4]
	return white_line_cnt_r_;
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	88db      	ldrh	r3, [r3, #6]
}
 800573c:	4618      	mov	r0, r3
 800573e:	370c      	adds	r7, #12
 8005740:	46bd      	mov	sp, r7
 8005742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005746:	4770      	bx	lr

08005748 <_ZN10SideSensor17resetWhiteLineCntEv>:

void SideSensor::resetWhiteLineCnt()
{
 8005748:	b480      	push	{r7}
 800574a:	b083      	sub	sp, #12
 800574c:	af00      	add	r7, sp, #0
 800574e:	6078      	str	r0, [r7, #4]
	white_line_cnt_l_ = 0;
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	2200      	movs	r2, #0
 8005754:	809a      	strh	r2, [r3, #4]
	white_line_cnt_r_ = 0;
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	2200      	movs	r2, #0
 800575a:	80da      	strh	r2, [r3, #6]
}
 800575c:	bf00      	nop
 800575e:	370c      	adds	r7, #12
 8005760:	46bd      	mov	sp, r7
 8005762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005766:	4770      	bx	lr

08005768 <_ZN10SideSensor12enableIgnoreEv>:

void SideSensor::enableIgnore()
{
 8005768:	b480      	push	{r7}
 800576a:	b083      	sub	sp, #12
 800576c:	af00      	add	r7, sp, #0
 800576e:	6078      	str	r0, [r7, #4]
	ignore_flag_ = true;
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	2201      	movs	r2, #1
 8005774:	721a      	strb	r2, [r3, #8]
}
 8005776:	bf00      	nop
 8005778:	370c      	adds	r7, #12
 800577a:	46bd      	mov	sp, r7
 800577c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005780:	4770      	bx	lr

08005782 <_ZN10SideSensor13disableIgnoreEv>:

void SideSensor::disableIgnore()
{
 8005782:	b480      	push	{r7}
 8005784:	b083      	sub	sp, #12
 8005786:	af00      	add	r7, sp, #0
 8005788:	6078      	str	r0, [r7, #4]
	ignore_flag_ = false;
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	2200      	movs	r2, #0
 800578e:	721a      	strb	r2, [r3, #8]
}
 8005790:	bf00      	nop
 8005792:	370c      	adds	r7, #12
 8005794:	46bd      	mov	sp, r7
 8005796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800579a:	4770      	bx	lr

0800579c <_ZN10SideSensor13getIgnoreFlagEv>:

bool SideSensor::getIgnoreFlag()
{
 800579c:	b480      	push	{r7}
 800579e:	b083      	sub	sp, #12
 80057a0:	af00      	add	r7, sp, #0
 80057a2:	6078      	str	r0, [r7, #4]
	return ignore_flag_;
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	7a1b      	ldrb	r3, [r3, #8]
}
 80057a8:	4618      	mov	r0, r3
 80057aa:	370c      	adds	r7, #12
 80057ac:	46bd      	mov	sp, r7
 80057ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b2:	4770      	bx	lr

080057b4 <_ZN20SystemIdentificationC1EP6LoggerP5Motor>:

#include "SystemIdentification.hpp"

float mon_msig;

SystemIdentification::SystemIdentification(Logger *logger, Motor *motor) : msigArrayIdx_(0), inputVal_(0), processing_flag_(false)
 80057b4:	b580      	push	{r7, lr}
 80057b6:	b084      	sub	sp, #16
 80057b8:	af00      	add	r7, sp, #0
 80057ba:	60f8      	str	r0, [r7, #12]
 80057bc:	60b9      	str	r1, [r7, #8]
 80057be:	607a      	str	r2, [r7, #4]
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	3308      	adds	r3, #8
 80057c4:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80057c8:	2100      	movs	r1, #0
 80057ca:	4618      	mov	r0, r3
 80057cc:	f00f ffac 	bl	8015728 <memset>
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80057d6:	811a      	strh	r2, [r3, #8]
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80057de:	815a      	strh	r2, [r3, #10]
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80057e6:	819a      	strh	r2, [r3, #12]
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80057ee:	81da      	strh	r2, [r3, #14]
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80057f6:	821a      	strh	r2, [r3, #16]
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80057fe:	825a      	strh	r2, [r3, #18]
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	2201      	movs	r2, #1
 8005804:	829a      	strh	r2, [r3, #20]
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	2201      	movs	r2, #1
 800580a:	82da      	strh	r2, [r3, #22]
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	2201      	movs	r2, #1
 8005810:	831a      	strh	r2, [r3, #24]
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	2201      	movs	r2, #1
 8005816:	835a      	strh	r2, [r3, #26]
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	2201      	movs	r2, #1
 800581c:	839a      	strh	r2, [r3, #28]
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	2201      	movs	r2, #1
 8005822:	83da      	strh	r2, [r3, #30]
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	2201      	movs	r2, #1
 8005828:	841a      	strh	r2, [r3, #32]
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005830:	845a      	strh	r2, [r3, #34]	; 0x22
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	2201      	movs	r2, #1
 8005836:	849a      	strh	r2, [r3, #36]	; 0x24
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800583e:	84da      	strh	r2, [r3, #38]	; 0x26
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	2201      	movs	r2, #1
 8005844:	851a      	strh	r2, [r3, #40]	; 0x28
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800584c:	855a      	strh	r2, [r3, #42]	; 0x2a
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	2201      	movs	r2, #1
 8005852:	859a      	strh	r2, [r3, #44]	; 0x2c
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800585a:	85da      	strh	r2, [r3, #46]	; 0x2e
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005862:	861a      	strh	r2, [r3, #48]	; 0x30
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	2201      	movs	r2, #1
 8005868:	865a      	strh	r2, [r3, #50]	; 0x32
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	2201      	movs	r2, #1
 800586e:	869a      	strh	r2, [r3, #52]	; 0x34
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005876:	86da      	strh	r2, [r3, #54]	; 0x36
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800587e:	871a      	strh	r2, [r3, #56]	; 0x38
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	2201      	movs	r2, #1
 8005884:	875a      	strh	r2, [r3, #58]	; 0x3a
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	2201      	movs	r2, #1
 800588a:	879a      	strh	r2, [r3, #60]	; 0x3c
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	2201      	movs	r2, #1
 8005890:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005898:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	2201      	movs	r2, #1
 80058a0:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	2201      	movs	r2, #1
 80058a8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	2201      	movs	r2, #1
 80058b0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80058ba:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	2201      	movs	r2, #1
 80058c2:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80058cc:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80058d6:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	2201      	movs	r2, #1
 80058de:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80058e8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	2201      	movs	r2, #1
 80058f0:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	2201      	movs	r2, #1
 80058f8:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005902:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800590c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005916:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	2201      	movs	r2, #1
 800591e:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	2201      	movs	r2, #1
 8005926:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005930:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	2201      	movs	r2, #1
 8005938:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	2201      	movs	r2, #1
 8005940:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	2201      	movs	r2, #1
 8005948:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	2201      	movs	r2, #1
 8005950:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800595a:	f8a3 206c 	strh.w	r2, [r3, #108]	; 0x6c
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	2201      	movs	r2, #1
 8005962:	f8a3 206e 	strh.w	r2, [r3, #110]	; 0x6e
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	2201      	movs	r2, #1
 800596a:	f8a3 2070 	strh.w	r2, [r3, #112]	; 0x70
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005974:	f8a3 2072 	strh.w	r2, [r3, #114]	; 0x72
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	2201      	movs	r2, #1
 800597c:	f8a3 2074 	strh.w	r2, [r3, #116]	; 0x74
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005986:	f8a3 2076 	strh.w	r2, [r3, #118]	; 0x76
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	2201      	movs	r2, #1
 800598e:	f8a3 2078 	strh.w	r2, [r3, #120]	; 0x78
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	2201      	movs	r2, #1
 8005996:	f8a3 207a 	strh.w	r2, [r3, #122]	; 0x7a
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80059a0:	f8a3 207c 	strh.w	r2, [r3, #124]	; 0x7c
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	2201      	movs	r2, #1
 80059a8:	f8a3 207e 	strh.w	r2, [r3, #126]	; 0x7e
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	2201      	movs	r2, #1
 80059b0:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80059ba:	f8a3 2082 	strh.w	r2, [r3, #130]	; 0x82
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80059c4:	f8a3 2084 	strh.w	r2, [r3, #132]	; 0x84
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	2201      	movs	r2, #1
 80059cc:	f8a3 2086 	strh.w	r2, [r3, #134]	; 0x86
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80059d6:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80059e0:	f8a3 208a 	strh.w	r2, [r3, #138]	; 0x8a
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	2201      	movs	r2, #1
 80059e8:	f8a3 208c 	strh.w	r2, [r3, #140]	; 0x8c
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80059f2:	f8a3 208e 	strh.w	r2, [r3, #142]	; 0x8e
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80059fc:	f8a3 2090 	strh.w	r2, [r3, #144]	; 0x90
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005a06:	f8a3 2092 	strh.w	r2, [r3, #146]	; 0x92
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	2201      	movs	r2, #1
 8005a0e:	f8a3 2094 	strh.w	r2, [r3, #148]	; 0x94
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	2201      	movs	r2, #1
 8005a16:	f8a3 2096 	strh.w	r2, [r3, #150]	; 0x96
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	2201      	movs	r2, #1
 8005a1e:	f8a3 2098 	strh.w	r2, [r3, #152]	; 0x98
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005a28:	f8a3 209a 	strh.w	r2, [r3, #154]	; 0x9a
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005a32:	f8a3 209c 	strh.w	r2, [r3, #156]	; 0x9c
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005a3c:	f8a3 209e 	strh.w	r2, [r3, #158]	; 0x9e
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005a46:	f8a3 20a0 	strh.w	r2, [r3, #160]	; 0xa0
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	2201      	movs	r2, #1
 8005a4e:	f8a3 20a2 	strh.w	r2, [r3, #162]	; 0xa2
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005a58:	f8a3 20a4 	strh.w	r2, [r3, #164]	; 0xa4
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	2201      	movs	r2, #1
 8005a60:	f8a3 20a6 	strh.w	r2, [r3, #166]	; 0xa6
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	2201      	movs	r2, #1
 8005a68:	f8a3 20a8 	strh.w	r2, [r3, #168]	; 0xa8
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	2201      	movs	r2, #1
 8005a70:	f8a3 20aa 	strh.w	r2, [r3, #170]	; 0xaa
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	2201      	movs	r2, #1
 8005a78:	f8a3 20ac 	strh.w	r2, [r3, #172]	; 0xac
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	2201      	movs	r2, #1
 8005a80:	f8a3 20ae 	strh.w	r2, [r3, #174]	; 0xae
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005a8a:	f8a3 20b0 	strh.w	r2, [r3, #176]	; 0xb0
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005a94:	f8a3 20b2 	strh.w	r2, [r3, #178]	; 0xb2
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	2201      	movs	r2, #1
 8005a9c:	f8a3 20b4 	strh.w	r2, [r3, #180]	; 0xb4
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005aa6:	f8a3 20b6 	strh.w	r2, [r3, #182]	; 0xb6
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	2201      	movs	r2, #1
 8005aae:	f8a3 20b8 	strh.w	r2, [r3, #184]	; 0xb8
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005ab8:	f8a3 20ba 	strh.w	r2, [r3, #186]	; 0xba
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	2201      	movs	r2, #1
 8005ac0:	f8a3 20bc 	strh.w	r2, [r3, #188]	; 0xbc
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	2201      	movs	r2, #1
 8005ac8:	f8a3 20be 	strh.w	r2, [r3, #190]	; 0xbe
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	2201      	movs	r2, #1
 8005ad0:	f8a3 20c0 	strh.w	r2, [r3, #192]	; 0xc0
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005ada:	f8a3 20c2 	strh.w	r2, [r3, #194]	; 0xc2
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005ae4:	f8a3 20c4 	strh.w	r2, [r3, #196]	; 0xc4
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	2201      	movs	r2, #1
 8005aec:	f8a3 20c6 	strh.w	r2, [r3, #198]	; 0xc6
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	2201      	movs	r2, #1
 8005af4:	f8a3 20c8 	strh.w	r2, [r3, #200]	; 0xc8
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005afe:	f8a3 20ca 	strh.w	r2, [r3, #202]	; 0xca
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	2201      	movs	r2, #1
 8005b06:	f8a3 20cc 	strh.w	r2, [r3, #204]	; 0xcc
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005b10:	f8a3 20ce 	strh.w	r2, [r3, #206]	; 0xce
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	2200      	movs	r2, #0
 8005b18:	f8a3 21fc 	strh.w	r2, [r3, #508]	; 0x1fc
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	f04f 0200 	mov.w	r2, #0
 8005b22:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	2200      	movs	r2, #0
 8005b2a:	f883 2208 	strb.w	r2, [r3, #520]	; 0x208
{
	logger_ = logger;
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	68ba      	ldr	r2, [r7, #8]
 8005b32:	601a      	str	r2, [r3, #0]
	motor_ = motor;
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	687a      	ldr	r2, [r7, #4]
 8005b38:	605a      	str	r2, [r3, #4]
	//msigItr_ = msigArray_.begin();
}
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	4618      	mov	r0, r3
 8005b3e:	3710      	adds	r7, #16
 8005b40:	46bd      	mov	sp, r7
 8005b42:	bd80      	pop	{r7, pc}

08005b44 <_ZN20SystemIdentification13inOutputStoreEf>:
{

}

void SystemIdentification::inOutputStore(float output)
{
 8005b44:	b580      	push	{r7, lr}
 8005b46:	b082      	sub	sp, #8
 8005b48:	af00      	add	r7, sp, #0
 8005b4a:	6078      	str	r0, [r7, #4]
 8005b4c:	ed87 0a00 	vstr	s0, [r7]
	if(processing_flag_ == true){
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d010      	beq.n	8005b7c <_ZN20SystemIdentification13inOutputStoreEf+0x38>
		logger_->storeLog(output);
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	ed97 0a00 	vldr	s0, [r7]
 8005b62:	4618      	mov	r0, r3
 8005b64:	f7fe fe04 	bl	8004770 <_ZN6Logger8storeLogEf>
		logger_->storeLog2(inputVal_);
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681a      	ldr	r2, [r3, #0]
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	edd3 7a80 	vldr	s15, [r3, #512]	; 0x200
 8005b72:	eeb0 0a67 	vmov.f32	s0, s15
 8005b76:	4610      	mov	r0, r2
 8005b78:	f7fe fe32 	bl	80047e0 <_ZN6Logger9storeLog2Ef>
	}

}
 8005b7c:	bf00      	nop
 8005b7e:	3708      	adds	r7, #8
 8005b80:	46bd      	mov	sp, r7
 8005b82:	bd80      	pop	{r7, pc}

08005b84 <_ZN20SystemIdentification12inOutputSaveEv>:

void SystemIdentification::inOutputSave()
{
 8005b84:	b580      	push	{r7, lr}
 8005b86:	b082      	sub	sp, #8
 8005b88:	af00      	add	r7, sp, #0
 8005b8a:	6078      	str	r0, [r7, #4]
	logger_->saveLogs("sysident", "MSIGRES.txt");
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	4a07      	ldr	r2, [pc, #28]	; (8005bb0 <_ZN20SystemIdentification12inOutputSaveEv+0x2c>)
 8005b92:	4908      	ldr	r1, [pc, #32]	; (8005bb4 <_ZN20SystemIdentification12inOutputSaveEv+0x30>)
 8005b94:	4618      	mov	r0, r3
 8005b96:	f7fe ff72 	bl	8004a7e <_ZN6Logger8saveLogsEPKcS1_>
	logger_->saveLogs2("sysident", "INPUT.txt");
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	4a06      	ldr	r2, [pc, #24]	; (8005bb8 <_ZN20SystemIdentification12inOutputSaveEv+0x34>)
 8005ba0:	4904      	ldr	r1, [pc, #16]	; (8005bb4 <_ZN20SystemIdentification12inOutputSaveEv+0x30>)
 8005ba2:	4618      	mov	r0, r3
 8005ba4:	f7fe ff7f 	bl	8004aa6 <_ZN6Logger9saveLogs2EPKcS1_>
}
 8005ba8:	bf00      	nop
 8005baa:	3708      	adds	r7, #8
 8005bac:	46bd      	mov	sp, r7
 8005bae:	bd80      	pop	{r7, pc}
 8005bb0:	08019cdc 	.word	0x08019cdc
 8005bb4:	08019ce8 	.word	0x08019ce8
 8005bb8:	08019cf4 	.word	0x08019cf4

08005bbc <_ZN20SystemIdentification10updateMsigEv>:

void SystemIdentification::updateMsig()
{
 8005bbc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005bbe:	b083      	sub	sp, #12
 8005bc0:	af00      	add	r7, sp, #0
 8005bc2:	6078      	str	r0, [r7, #4]
	if(processing_flag_ == true){
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d042      	beq.n	8005c54 <_ZN20SystemIdentification10updateMsigEv+0x98>
		inputVal_ = inputRatio_ * msigArray_[msigArrayIdx_];
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	ed93 7a81 	vldr	s14, [r3, #516]	; 0x204
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	f8b3 31fc 	ldrh.w	r3, [r3, #508]	; 0x1fc
 8005bda:	461a      	mov	r2, r3
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	3204      	adds	r2, #4
 8005be0:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 8005be4:	ee07 3a90 	vmov	s15, r3
 8005be8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005bec:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	edc3 7a80 	vstr	s15, [r3, #512]	; 0x200
		msigArrayIdx_++;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	f8b3 31fc 	ldrh.w	r3, [r3, #508]	; 0x1fc
 8005bfc:	3301      	adds	r3, #1
 8005bfe:	b29a      	uxth	r2, r3
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	f8a3 21fc 	strh.w	r2, [r3, #508]	; 0x1fc
		mon_msig = inputVal_;
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005c0c:	4a13      	ldr	r2, [pc, #76]	; (8005c5c <_ZN20SystemIdentification10updateMsigEv+0xa0>)
 8005c0e:	6013      	str	r3, [r2, #0]

		if(msigArrayIdx_ >= MSIG_SIZE) msigArrayIdx_ = MSIG_SIZE;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	f8b3 31fc 	ldrh.w	r3, [r3, #508]	; 0x1fc
 8005c16:	2bf9      	cmp	r3, #249	; 0xf9
 8005c18:	d903      	bls.n	8005c22 <_ZN20SystemIdentification10updateMsigEv+0x66>
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	22fa      	movs	r2, #250	; 0xfa
 8005c1e:	f8a3 21fc 	strh.w	r2, [r3, #508]	; 0x1fc

		motor_->setRatio(inputVal_, inputVal_);
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	685c      	ldr	r4, [r3, #4]
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005c2c:	4618      	mov	r0, r3
 8005c2e:	f7fa fca3 	bl	8000578 <__aeabi_f2d>
 8005c32:	4605      	mov	r5, r0
 8005c34:	460e      	mov	r6, r1
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005c3c:	4618      	mov	r0, r3
 8005c3e:	f7fa fc9b 	bl	8000578 <__aeabi_f2d>
 8005c42:	4602      	mov	r2, r0
 8005c44:	460b      	mov	r3, r1
 8005c46:	ec43 2b11 	vmov	d1, r2, r3
 8005c4a:	ec46 5b10 	vmov	d0, r5, r6
 8005c4e:	4620      	mov	r0, r4
 8005c50:	f7ff f8c6 	bl	8004de0 <_ZN5Motor8setRatioEdd>

	}

}
 8005c54:	bf00      	nop
 8005c56:	370c      	adds	r7, #12
 8005c58:	46bd      	mov	sp, r7
 8005c5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005c5c:	200002e4 	.word	0x200002e4

08005c60 <_ZN20SystemIdentification13setInputRatioEf>:
void SystemIdentification::setInputRatio(float ratio)
{
 8005c60:	b480      	push	{r7}
 8005c62:	b083      	sub	sp, #12
 8005c64:	af00      	add	r7, sp, #0
 8005c66:	6078      	str	r0, [r7, #4]
 8005c68:	ed87 0a00 	vstr	s0, [r7]
	inputRatio_ = ratio;
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	683a      	ldr	r2, [r7, #0]
 8005c70:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
}
 8005c74:	bf00      	nop
 8005c76:	370c      	adds	r7, #12
 8005c78:	46bd      	mov	sp, r7
 8005c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c7e:	4770      	bx	lr

08005c80 <_ZN20SystemIdentification5startEv>:

void SystemIdentification::start()
{
 8005c80:	b580      	push	{r7, lr}
 8005c82:	b082      	sub	sp, #8
 8005c84:	af00      	add	r7, sp, #0
 8005c86:	6078      	str	r0, [r7, #4]
	//logger_->resetLogs();
	logger_->start();
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	4618      	mov	r0, r3
 8005c8e:	f7ff f814 	bl	8004cba <_ZN6Logger5startEv>
	processing_flag_ = true;
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	2201      	movs	r2, #1
 8005c96:	f883 2208 	strb.w	r2, [r3, #520]	; 0x208
}
 8005c9a:	bf00      	nop
 8005c9c:	3708      	adds	r7, #8
 8005c9e:	46bd      	mov	sp, r7
 8005ca0:	bd80      	pop	{r7, pc}
 8005ca2:	0000      	movs	r0, r0
 8005ca4:	0000      	movs	r0, r0
	...

08005ca8 <_ZN20SystemIdentification4stopEv>:

void SystemIdentification::stop()
{
 8005ca8:	b580      	push	{r7, lr}
 8005caa:	b082      	sub	sp, #8
 8005cac:	af00      	add	r7, sp, #0
 8005cae:	6078      	str	r0, [r7, #4]
	logger_->stop();
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	4618      	mov	r0, r3
 8005cb6:	f7ff f810 	bl	8004cda <_ZN6Logger4stopEv>
	processing_flag_ = false;
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	2200      	movs	r2, #0
 8005cbe:	f883 2208 	strb.w	r2, [r3, #520]	; 0x208
	msigArrayIdx_ = 0;
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	2200      	movs	r2, #0
 8005cc6:	f8a3 21fc 	strh.w	r2, [r3, #508]	; 0x1fc
	motor_->setRatio(0, 0);
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	685b      	ldr	r3, [r3, #4]
 8005cce:	ed9f 1b06 	vldr	d1, [pc, #24]	; 8005ce8 <_ZN20SystemIdentification4stopEv+0x40>
 8005cd2:	ed9f 0b05 	vldr	d0, [pc, #20]	; 8005ce8 <_ZN20SystemIdentification4stopEv+0x40>
 8005cd6:	4618      	mov	r0, r3
 8005cd8:	f7ff f882 	bl	8004de0 <_ZN5Motor8setRatioEdd>
}
 8005cdc:	bf00      	nop
 8005cde:	3708      	adds	r7, #8
 8005ce0:	46bd      	mov	sp, r7
 8005ce2:	bd80      	pop	{r7, pc}
 8005ce4:	f3af 8000 	nop.w
	...

08005cf0 <_ZN12VelocityCtrlC1EP5MotorP7EncoderP3IMU>:
//#include "ICM_20648.h"
#include <stdio.h>

float mon_current_velocity;

VelocityCtrl::VelocityCtrl(Motor *motor, Encoder *encoder, IMU *imu) :
 8005cf0:	b480      	push	{r7}
 8005cf2:	b085      	sub	sp, #20
 8005cf4:	af00      	add	r7, sp, #0
 8005cf6:	60f8      	str	r0, [r7, #12]
 8005cf8:	60b9      	str	r1, [r7, #8]
 8005cfa:	607a      	str	r2, [r7, #4]
 8005cfc:	603b      	str	r3, [r7, #0]
target_velocity_(0), target_omega_(0), current_velocity_(0), current_omega_(0), v_kp_(0), v_kd_(0), v_ki_(0),
	o_kp_(0), o_kd_(0), o_ki_(0), excution_flag_(false), i_reset_flag_(false), rotation_ratio_(0)
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	f04f 0200 	mov.w	r2, #0
 8005d04:	601a      	str	r2, [r3, #0]
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	f04f 0200 	mov.w	r2, #0
 8005d0c:	605a      	str	r2, [r3, #4]
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	f04f 0200 	mov.w	r2, #0
 8005d14:	609a      	str	r2, [r3, #8]
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	f04f 0200 	mov.w	r2, #0
 8005d1c:	60da      	str	r2, [r3, #12]
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	f04f 0200 	mov.w	r2, #0
 8005d24:	611a      	str	r2, [r3, #16]
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	f04f 0200 	mov.w	r2, #0
 8005d2c:	615a      	str	r2, [r3, #20]
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	f04f 0200 	mov.w	r2, #0
 8005d34:	619a      	str	r2, [r3, #24]
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	f04f 0200 	mov.w	r2, #0
 8005d3c:	61da      	str	r2, [r3, #28]
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	f04f 0200 	mov.w	r2, #0
 8005d44:	621a      	str	r2, [r3, #32]
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	f04f 0200 	mov.w	r2, #0
 8005d4c:	625a      	str	r2, [r3, #36]	; 0x24
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	2200      	movs	r2, #0
 8005d52:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	2200      	movs	r2, #0
 8005d5a:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	f04f 0200 	mov.w	r2, #0
 8005d64:	62da      	str	r2, [r3, #44]	; 0x2c
{
	motor_ = motor;
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	68ba      	ldr	r2, [r7, #8]
 8005d6a:	631a      	str	r2, [r3, #48]	; 0x30
	encoder_ = encoder;
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	687a      	ldr	r2, [r7, #4]
 8005d70:	635a      	str	r2, [r3, #52]	; 0x34
	imu_ = imu;
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	683a      	ldr	r2, [r7, #0]
 8005d76:	639a      	str	r2, [r3, #56]	; 0x38

}
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	4618      	mov	r0, r3
 8005d7c:	3714      	adds	r7, #20
 8005d7e:	46bd      	mov	sp, r7
 8005d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d84:	4770      	bx	lr
	...

08005d88 <_ZN12VelocityCtrl12calcVelocityEv>:

// ---------private ---------//

float VelocityCtrl::calcVelocity()
{
 8005d88:	b590      	push	{r4, r7, lr}
 8005d8a:	b087      	sub	sp, #28
 8005d8c:	af00      	add	r7, sp, #0
 8005d8e:	6078      	str	r0, [r7, #4]
	float enc_l, enc_r;
	encoder_->getCnt(enc_l, enc_r);
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d94:	f107 020c 	add.w	r2, r7, #12
 8005d98:	f107 0110 	add.w	r1, r7, #16
 8005d9c:	4618      	mov	r0, r3
 8005d9e:	f7fb fc6f 	bl	8001680 <_ZN7Encoder6getCntERfS0_>
	float enc_cnt = (enc_l + enc_r) / 2;
 8005da2:	ed97 7a04 	vldr	s14, [r7, #16]
 8005da6:	edd7 7a03 	vldr	s15, [r7, #12]
 8005daa:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005dae:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8005db2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005db6:	edc7 7a05 	vstr	s15, [r7, #20]

	current_velocity_ = VELOCITY_PER_CNT * enc_cnt;
 8005dba:	6978      	ldr	r0, [r7, #20]
 8005dbc:	f7fa fbdc 	bl	8000578 <__aeabi_f2d>
 8005dc0:	a30e      	add	r3, pc, #56	; (adr r3, 8005dfc <_ZN12VelocityCtrl12calcVelocityEv+0x74>)
 8005dc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dc6:	f7fa fc2f 	bl	8000628 <__aeabi_dmul>
 8005dca:	4603      	mov	r3, r0
 8005dcc:	460c      	mov	r4, r1
 8005dce:	4618      	mov	r0, r3
 8005dd0:	4621      	mov	r1, r4
 8005dd2:	f7fa ff21 	bl	8000c18 <__aeabi_d2f>
 8005dd6:	4602      	mov	r2, r0
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	609a      	str	r2, [r3, #8]
	mon_current_velocity = current_velocity_;
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	689b      	ldr	r3, [r3, #8]
 8005de0:	4a05      	ldr	r2, [pc, #20]	; (8005df8 <_ZN12VelocityCtrl12calcVelocityEv+0x70>)
 8005de2:	6013      	str	r3, [r2, #0]

	return current_velocity_;
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	689b      	ldr	r3, [r3, #8]
 8005de8:	ee07 3a90 	vmov	s15, r3
}
 8005dec:	eeb0 0a67 	vmov.f32	s0, s15
 8005df0:	371c      	adds	r7, #28
 8005df2:	46bd      	mov	sp, r7
 8005df4:	bd90      	pop	{r4, r7, pc}
 8005df6:	bf00      	nop
 8005df8:	200002e8 	.word	0x200002e8
 8005dfc:	1ab1d998 	.word	0x1ab1d998
 8005e00:	3f7830b5 	.word	0x3f7830b5
 8005e04:	00000000 	.word	0x00000000

08005e08 <_ZN12VelocityCtrl18pidTranslationOnlyEv>:
	v_pre_diff = v_diff;
	o_pre_diff = o_diff;
}

void VelocityCtrl::pidTranslationOnly()
{
 8005e08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005e0a:	b087      	sub	sp, #28
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	6078      	str	r0, [r7, #4]
	float static v_pre_diff;
	float v_diff = target_velocity_ - current_velocity_;
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	ed93 7a00 	vldr	s14, [r3]
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	edd3 7a02 	vldr	s15, [r3, #8]
 8005e1c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005e20:	edc7 7a05 	vstr	s15, [r7, #20]

	float v_p, v_d ;
	static float v_i;

	if(i_reset_flag_ == true){
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d007      	beq.n	8005e3e <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x36>
		v_i = 0;
 8005e2e:	4b48      	ldr	r3, [pc, #288]	; (8005f50 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x148>)
 8005e30:	f04f 0200 	mov.w	r2, #0
 8005e34:	601a      	str	r2, [r3, #0]
		i_reset_flag_ = false;
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	2200      	movs	r2, #0
 8005e3a:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
	}

	v_p = v_kp_ * v_diff;
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	edd3 7a04 	vldr	s15, [r3, #16]
 8005e44:	ed97 7a05 	vldr	s14, [r7, #20]
 8005e48:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005e4c:	edc7 7a04 	vstr	s15, [r7, #16]
	v_i += v_ki_ * v_diff * DELTA_T;
 8005e50:	4b3f      	ldr	r3, [pc, #252]	; (8005f50 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x148>)
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	4618      	mov	r0, r3
 8005e56:	f7fa fb8f 	bl	8000578 <__aeabi_f2d>
 8005e5a:	4604      	mov	r4, r0
 8005e5c:	460d      	mov	r5, r1
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	ed93 7a06 	vldr	s14, [r3, #24]
 8005e64:	edd7 7a05 	vldr	s15, [r7, #20]
 8005e68:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005e6c:	ee17 0a90 	vmov	r0, s15
 8005e70:	f7fa fb82 	bl	8000578 <__aeabi_f2d>
 8005e74:	a334      	add	r3, pc, #208	; (adr r3, 8005f48 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x140>)
 8005e76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e7a:	f7fa fbd5 	bl	8000628 <__aeabi_dmul>
 8005e7e:	4602      	mov	r2, r0
 8005e80:	460b      	mov	r3, r1
 8005e82:	4620      	mov	r0, r4
 8005e84:	4629      	mov	r1, r5
 8005e86:	f7fa fa19 	bl	80002bc <__adddf3>
 8005e8a:	4603      	mov	r3, r0
 8005e8c:	460c      	mov	r4, r1
 8005e8e:	4618      	mov	r0, r3
 8005e90:	4621      	mov	r1, r4
 8005e92:	f7fa fec1 	bl	8000c18 <__aeabi_d2f>
 8005e96:	4602      	mov	r2, r0
 8005e98:	4b2d      	ldr	r3, [pc, #180]	; (8005f50 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x148>)
 8005e9a:	601a      	str	r2, [r3, #0]
	v_d = v_kd_ * (v_diff - v_pre_diff) / DELTA_T;
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	ed93 7a05 	vldr	s14, [r3, #20]
 8005ea2:	4b2c      	ldr	r3, [pc, #176]	; (8005f54 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x14c>)
 8005ea4:	edd3 7a00 	vldr	s15, [r3]
 8005ea8:	edd7 6a05 	vldr	s13, [r7, #20]
 8005eac:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8005eb0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005eb4:	ee17 0a90 	vmov	r0, s15
 8005eb8:	f7fa fb5e 	bl	8000578 <__aeabi_f2d>
 8005ebc:	a322      	add	r3, pc, #136	; (adr r3, 8005f48 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x140>)
 8005ebe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ec2:	f7fa fcdb 	bl	800087c <__aeabi_ddiv>
 8005ec6:	4603      	mov	r3, r0
 8005ec8:	460c      	mov	r4, r1
 8005eca:	4618      	mov	r0, r3
 8005ecc:	4621      	mov	r1, r4
 8005ece:	f7fa fea3 	bl	8000c18 <__aeabi_d2f>
 8005ed2:	4603      	mov	r3, r0
 8005ed4:	60fb      	str	r3, [r7, #12]

	float translation_ratio;

	translation_ratio =  v_p + v_d + v_i;
 8005ed6:	ed97 7a04 	vldr	s14, [r7, #16]
 8005eda:	edd7 7a03 	vldr	s15, [r7, #12]
 8005ede:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005ee2:	4b1b      	ldr	r3, [pc, #108]	; (8005f50 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x148>)
 8005ee4:	edd3 7a00 	vldr	s15, [r3]
 8005ee8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005eec:	edc7 7a02 	vstr	s15, [r7, #8]

	motor_->setRatio(translation_ratio + rotation_ratio_, translation_ratio - rotation_ratio_);
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	6b1c      	ldr	r4, [r3, #48]	; 0x30
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 8005efa:	edd7 7a02 	vldr	s15, [r7, #8]
 8005efe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005f02:	ee17 0a90 	vmov	r0, s15
 8005f06:	f7fa fb37 	bl	8000578 <__aeabi_f2d>
 8005f0a:	4605      	mov	r5, r0
 8005f0c:	460e      	mov	r6, r1
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8005f14:	ed97 7a02 	vldr	s14, [r7, #8]
 8005f18:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005f1c:	ee17 0a90 	vmov	r0, s15
 8005f20:	f7fa fb2a 	bl	8000578 <__aeabi_f2d>
 8005f24:	4602      	mov	r2, r0
 8005f26:	460b      	mov	r3, r1
 8005f28:	ec43 2b11 	vmov	d1, r2, r3
 8005f2c:	ec46 5b10 	vmov	d0, r5, r6
 8005f30:	4620      	mov	r0, r4
 8005f32:	f7fe ff55 	bl	8004de0 <_ZN5Motor8setRatioEdd>

	v_pre_diff = v_diff;
 8005f36:	4a07      	ldr	r2, [pc, #28]	; (8005f54 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x14c>)
 8005f38:	697b      	ldr	r3, [r7, #20]
 8005f3a:	6013      	str	r3, [r2, #0]
}
 8005f3c:	bf00      	nop
 8005f3e:	371c      	adds	r7, #28
 8005f40:	46bd      	mov	sp, r7
 8005f42:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005f44:	f3af 8000 	nop.w
 8005f48:	d2f1a9fc 	.word	0xd2f1a9fc
 8005f4c:	3f50624d 	.word	0x3f50624d
 8005f50:	200002f0 	.word	0x200002f0
 8005f54:	200002ec 	.word	0x200002ec

08005f58 <_ZN12VelocityCtrl11setVelocityEff>:
{

}

void VelocityCtrl::setVelocity(float velocity, float omega)
{
 8005f58:	b480      	push	{r7}
 8005f5a:	b085      	sub	sp, #20
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	60f8      	str	r0, [r7, #12]
 8005f60:	ed87 0a02 	vstr	s0, [r7, #8]
 8005f64:	edc7 0a01 	vstr	s1, [r7, #4]
	target_velocity_ = velocity;
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	68ba      	ldr	r2, [r7, #8]
 8005f6c:	601a      	str	r2, [r3, #0]
	target_omega_= omega;
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	687a      	ldr	r2, [r7, #4]
 8005f72:	605a      	str	r2, [r3, #4]
}
 8005f74:	bf00      	nop
 8005f76:	3714      	adds	r7, #20
 8005f78:	46bd      	mov	sp, r7
 8005f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f7e:	4770      	bx	lr

08005f80 <_ZN12VelocityCtrl26setTranslationVelocityOnlyEff>:

void VelocityCtrl::setTranslationVelocityOnly(float velocity, float rotation_ratio)
{
 8005f80:	b480      	push	{r7}
 8005f82:	b085      	sub	sp, #20
 8005f84:	af00      	add	r7, sp, #0
 8005f86:	60f8      	str	r0, [r7, #12]
 8005f88:	ed87 0a02 	vstr	s0, [r7, #8]
 8005f8c:	edc7 0a01 	vstr	s1, [r7, #4]
	target_velocity_ = velocity;
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	68ba      	ldr	r2, [r7, #8]
 8005f94:	601a      	str	r2, [r3, #0]
	rotation_ratio_ = rotation_ratio;
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	687a      	ldr	r2, [r7, #4]
 8005f9a:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8005f9c:	bf00      	nop
 8005f9e:	3714      	adds	r7, #20
 8005fa0:	46bd      	mov	sp, r7
 8005fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa6:	4770      	bx	lr

08005fa8 <_ZN12VelocityCtrl15setVelocityGainEfff>:

void VelocityCtrl::setVelocityGain(float kp, float ki, float kd)
{
 8005fa8:	b480      	push	{r7}
 8005faa:	b085      	sub	sp, #20
 8005fac:	af00      	add	r7, sp, #0
 8005fae:	60f8      	str	r0, [r7, #12]
 8005fb0:	ed87 0a02 	vstr	s0, [r7, #8]
 8005fb4:	edc7 0a01 	vstr	s1, [r7, #4]
 8005fb8:	ed87 1a00 	vstr	s2, [r7]
	v_kp_ = kp;
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	68ba      	ldr	r2, [r7, #8]
 8005fc0:	611a      	str	r2, [r3, #16]
	v_ki_ = ki;
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	687a      	ldr	r2, [r7, #4]
 8005fc6:	619a      	str	r2, [r3, #24]
	v_kd_ = kd;
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	683a      	ldr	r2, [r7, #0]
 8005fcc:	615a      	str	r2, [r3, #20]
}
 8005fce:	bf00      	nop
 8005fd0:	3714      	adds	r7, #20
 8005fd2:	46bd      	mov	sp, r7
 8005fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd8:	4770      	bx	lr

08005fda <_ZN12VelocityCtrl12setOmegaGainEfff>:

void VelocityCtrl::setOmegaGain(float kp, float ki, float kd)
{
 8005fda:	b480      	push	{r7}
 8005fdc:	b085      	sub	sp, #20
 8005fde:	af00      	add	r7, sp, #0
 8005fe0:	60f8      	str	r0, [r7, #12]
 8005fe2:	ed87 0a02 	vstr	s0, [r7, #8]
 8005fe6:	edc7 0a01 	vstr	s1, [r7, #4]
 8005fea:	ed87 1a00 	vstr	s2, [r7]
	o_kp_ = kp;
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	68ba      	ldr	r2, [r7, #8]
 8005ff2:	61da      	str	r2, [r3, #28]
	o_ki_ = ki;
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	687a      	ldr	r2, [r7, #4]
 8005ff8:	625a      	str	r2, [r3, #36]	; 0x24
	o_kd_ = kd;
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	683a      	ldr	r2, [r7, #0]
 8005ffe:	621a      	str	r2, [r3, #32]
}
 8006000:	bf00      	nop
 8006002:	3714      	adds	r7, #20
 8006004:	46bd      	mov	sp, r7
 8006006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800600a:	4770      	bx	lr

0800600c <_ZN12VelocityCtrl4flipEv>:

void VelocityCtrl::flip()
{
 800600c:	b580      	push	{r7, lr}
 800600e:	b082      	sub	sp, #8
 8006010:	af00      	add	r7, sp, #0
 8006012:	6078      	str	r0, [r7, #4]
    calcVelocity();
 8006014:	6878      	ldr	r0, [r7, #4]
 8006016:	f7ff feb7 	bl	8005d88 <_ZN12VelocityCtrl12calcVelocityEv>
	//calcOmega();

	if(excution_flag_ == true){
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006020:	2b00      	cmp	r3, #0
 8006022:	d002      	beq.n	800602a <_ZN12VelocityCtrl4flipEv+0x1e>
		//pid();
		pidTranslationOnly();
 8006024:	6878      	ldr	r0, [r7, #4]
 8006026:	f7ff feef 	bl	8005e08 <_ZN12VelocityCtrl18pidTranslationOnlyEv>
	}


}
 800602a:	bf00      	nop
 800602c:	3708      	adds	r7, #8
 800602e:	46bd      	mov	sp, r7
 8006030:	bd80      	pop	{r7, pc}

08006032 <_ZN12VelocityCtrl5startEv>:

void VelocityCtrl::start()
{
 8006032:	b480      	push	{r7}
 8006034:	b083      	sub	sp, #12
 8006036:	af00      	add	r7, sp, #0
 8006038:	6078      	str	r0, [r7, #4]
	excution_flag_ = true;
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	2201      	movs	r2, #1
 800603e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	i_reset_flag_ = true;
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	2201      	movs	r2, #1
 8006046:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
	//calcOmega();
}
 800604a:	bf00      	nop
 800604c:	370c      	adds	r7, #12
 800604e:	46bd      	mov	sp, r7
 8006050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006054:	4770      	bx	lr
	...

08006058 <_ZN12VelocityCtrl4stopEv>:

void VelocityCtrl::stop()
{
 8006058:	b580      	push	{r7, lr}
 800605a:	b082      	sub	sp, #8
 800605c:	af00      	add	r7, sp, #0
 800605e:	6078      	str	r0, [r7, #4]
	excution_flag_ = false;
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	2200      	movs	r2, #0
 8006064:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	motor_->setRatio(0, 0);
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800606c:	ed9f 1b06 	vldr	d1, [pc, #24]	; 8006088 <_ZN12VelocityCtrl4stopEv+0x30>
 8006070:	ed9f 0b05 	vldr	d0, [pc, #20]	; 8006088 <_ZN12VelocityCtrl4stopEv+0x30>
 8006074:	4618      	mov	r0, r3
 8006076:	f7fe feb3 	bl	8004de0 <_ZN5Motor8setRatioEdd>

}
 800607a:	bf00      	nop
 800607c:	3708      	adds	r7, #8
 800607e:	46bd      	mov	sp, r7
 8006080:	bd80      	pop	{r7, pc}
 8006082:	bf00      	nop
 8006084:	f3af 8000 	nop.w
	...

08006090 <_ZN12VelocityCtrl18getCurrentVelocityEv>:

float VelocityCtrl::getCurrentVelocity()
{
 8006090:	b480      	push	{r7}
 8006092:	b083      	sub	sp, #12
 8006094:	af00      	add	r7, sp, #0
 8006096:	6078      	str	r0, [r7, #4]
	return current_velocity_;
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	689b      	ldr	r3, [r3, #8]
 800609c:	ee07 3a90 	vmov	s15, r3
}
 80060a0:	eeb0 0a67 	vmov.f32	s0, s15
 80060a4:	370c      	adds	r7, #12
 80060a6:	46bd      	mov	sp, r7
 80060a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ac:	4770      	bx	lr
	...

080060b0 <HAL_TIM_PeriodElapsedCallback>:
	cppExit(GPIO_Pin);
}


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80060b0:	b580      	push	{r7, lr}
 80060b2:	b082      	sub	sp, #8
 80060b4:	af00      	add	r7, sp, #0
 80060b6:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM7){
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	4a1e      	ldr	r2, [pc, #120]	; (8006138 <HAL_TIM_PeriodElapsedCallback+0x88>)
 80060be:	4293      	cmp	r3, r2
 80060c0:	d10e      	bne.n	80060e0 <HAL_TIM_PeriodElapsedCallback+0x30>
		cppFlip100ns();
 80060c2:	f001 fe37 	bl	8007d34 <cppFlip100ns>

		tim7_timer++;
 80060c6:	4b1d      	ldr	r3, [pc, #116]	; (800613c <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	3301      	adds	r3, #1
 80060cc:	4a1b      	ldr	r2, [pc, #108]	; (800613c <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80060ce:	6013      	str	r3, [r2, #0]
		if(tim7_timer >= 100000) tim7_timer = 0;
 80060d0:	4b1a      	ldr	r3, [pc, #104]	; (800613c <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	4a1a      	ldr	r2, [pc, #104]	; (8006140 <HAL_TIM_PeriodElapsedCallback+0x90>)
 80060d6:	4293      	cmp	r3, r2
 80060d8:	d902      	bls.n	80060e0 <HAL_TIM_PeriodElapsedCallback+0x30>
 80060da:	4b18      	ldr	r3, [pc, #96]	; (800613c <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80060dc:	2200      	movs	r2, #0
 80060de:	601a      	str	r2, [r3, #0]
	}

	if(htim->Instance == TIM6){
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	4a17      	ldr	r2, [pc, #92]	; (8006144 <HAL_TIM_PeriodElapsedCallback+0x94>)
 80060e6:	4293      	cmp	r3, r2
 80060e8:	d10e      	bne.n	8006108 <HAL_TIM_PeriodElapsedCallback+0x58>
		cppFlip1ms();
 80060ea:	f001 fdcd 	bl	8007c88 <cppFlip1ms>

		tim6_timer++;
 80060ee:	4b16      	ldr	r3, [pc, #88]	; (8006148 <HAL_TIM_PeriodElapsedCallback+0x98>)
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	3301      	adds	r3, #1
 80060f4:	4a14      	ldr	r2, [pc, #80]	; (8006148 <HAL_TIM_PeriodElapsedCallback+0x98>)
 80060f6:	6013      	str	r3, [r2, #0]
		if(tim6_timer >= 100000) tim6_timer = 0;
 80060f8:	4b13      	ldr	r3, [pc, #76]	; (8006148 <HAL_TIM_PeriodElapsedCallback+0x98>)
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	4a10      	ldr	r2, [pc, #64]	; (8006140 <HAL_TIM_PeriodElapsedCallback+0x90>)
 80060fe:	4293      	cmp	r3, r2
 8006100:	d902      	bls.n	8006108 <HAL_TIM_PeriodElapsedCallback+0x58>
 8006102:	4b11      	ldr	r3, [pc, #68]	; (8006148 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8006104:	2200      	movs	r2, #0
 8006106:	601a      	str	r2, [r3, #0]
	}

	if(htim->Instance == TIM13){
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	4a0f      	ldr	r2, [pc, #60]	; (800614c <HAL_TIM_PeriodElapsedCallback+0x9c>)
 800610e:	4293      	cmp	r3, r2
 8006110:	d10e      	bne.n	8006130 <HAL_TIM_PeriodElapsedCallback+0x80>
		cppFlip10ms();
 8006112:	f001 fe19 	bl	8007d48 <cppFlip10ms>

		tim13_timer++;
 8006116:	4b0e      	ldr	r3, [pc, #56]	; (8006150 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	3301      	adds	r3, #1
 800611c:	4a0c      	ldr	r2, [pc, #48]	; (8006150 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 800611e:	6013      	str	r3, [r2, #0]
		if(tim13_timer >= 100000) tim13_timer = 0;
 8006120:	4b0b      	ldr	r3, [pc, #44]	; (8006150 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	4a06      	ldr	r2, [pc, #24]	; (8006140 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8006126:	4293      	cmp	r3, r2
 8006128:	d902      	bls.n	8006130 <HAL_TIM_PeriodElapsedCallback+0x80>
 800612a:	4b09      	ldr	r3, [pc, #36]	; (8006150 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 800612c:	2200      	movs	r2, #0
 800612e:	601a      	str	r2, [r3, #0]
	}

}
 8006130:	bf00      	nop
 8006132:	3708      	adds	r7, #8
 8006134:	46bd      	mov	sp, r7
 8006136:	bd80      	pop	{r7, pc}
 8006138:	40001400 	.word	0x40001400
 800613c:	20026c50 	.word	0x20026c50
 8006140:	0001869f 	.word	0x0001869f
 8006144:	40001000 	.word	0x40001000
 8006148:	20026c0c 	.word	0x20026c0c
 800614c:	40001c00 	.word	0x40001c00
 8006150:	20026c54 	.word	0x20026c54

08006154 <init>:

void init()
{
 8006154:	b580      	push	{r7, lr}
 8006156:	af00      	add	r7, sp, #0
	// ------initialize------//
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_14, GPIO_PIN_SET); // sensor led ON
 8006158:	2201      	movs	r2, #1
 800615a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800615e:	4808      	ldr	r0, [pc, #32]	; (8006180 <init+0x2c>)
 8006160:	f005 f802 	bl	800b168 <HAL_GPIO_WritePin>

	// timer interrpt in start
	HAL_TIM_Base_Start_IT(&htim6);
 8006164:	4807      	ldr	r0, [pc, #28]	; (8006184 <init+0x30>)
 8006166:	f008 feca 	bl	800eefe <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim7);
 800616a:	4807      	ldr	r0, [pc, #28]	; (8006188 <init+0x34>)
 800616c:	f008 fec7 	bl	800eefe <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim13);
 8006170:	4806      	ldr	r0, [pc, #24]	; (800618c <init+0x38>)
 8006172:	f008 fec4 	bl	800eefe <HAL_TIM_Base_Start_IT>

	cppInit();
 8006176:	f001 fce3 	bl	8007b40 <cppInit>

	//path_following_initialize();

}
 800617a:	bf00      	nop
 800617c:	bd80      	pop	{r7, pc}
 800617e:	bf00      	nop
 8006180:	40021000 	.word	0x40021000
 8006184:	20026d38 	.word	0x20026d38
 8006188:	20026edc 	.word	0x20026edc
 800618c:	20026c58 	.word	0x20026c58

08006190 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8006190:	b580      	push	{r7, lr}
 8006192:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8006194:	f003 fce0 	bl	8009b58 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8006198:	f000 f82a 	bl	80061f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800619c:	f000 fdbc 	bl	8006d18 <MX_GPIO_Init>
  MX_DMA_Init();
 80061a0:	f000 fd8a 	bl	8006cb8 <MX_DMA_Init>
  MX_I2C2_Init();
 80061a4:	f000 f9e8 	bl	8006578 <MX_I2C2_Init>
  MX_SDIO_SD_Init();
 80061a8:	f000 fa14 	bl	80065d4 <MX_SDIO_SD_Init>
  MX_SPI2_Init();
 80061ac:	f000 fa32 	bl	8006614 <MX_SPI2_Init>
  MX_TIM1_Init();
 80061b0:	f000 fa66 	bl	8006680 <MX_TIM1_Init>
  MX_TIM4_Init();
 80061b4:	f000 fb70 	bl	8006898 <MX_TIM4_Init>
  MX_TIM8_Init();
 80061b8:	f000 fc3c 	bl	8006a34 <MX_TIM8_Init>
  MX_USART2_UART_Init();
 80061bc:	f000 fd52 	bl	8006c64 <MX_USART2_UART_Init>
  MX_FATFS_Init();
 80061c0:	f00a fe70 	bl	8010ea4 <MX_FATFS_Init>
  MX_TIM6_Init();
 80061c4:	f000 fbcc 	bl	8006960 <MX_TIM6_Init>
  MX_I2C1_Init();
 80061c8:	f000 f9a8 	bl	800651c <MX_I2C1_Init>
  MX_TIM3_Init();
 80061cc:	f000 fb00 	bl	80067d0 <MX_TIM3_Init>
  MX_TIM10_Init();
 80061d0:	f000 fc88 	bl	8006ae4 <MX_TIM10_Init>
  MX_TIM11_Init();
 80061d4:	f000 fcd4 	bl	8006b80 <MX_TIM11_Init>
  MX_ADC2_Init();
 80061d8:	f000 f898 	bl	800630c <MX_ADC2_Init>
  MX_TIM7_Init();
 80061dc:	f000 fbf6 	bl	80069cc <MX_TIM7_Init>
  MX_TIM13_Init();
 80061e0:	f000 fd1c 	bl	8006c1c <MX_TIM13_Init>
  /* USER CODE BEGIN 2 */

  init();
 80061e4:	f7ff ffb6 	bl	8006154 <init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
  {
	  cppLoop();
 80061e8:	f001 fdda 	bl	8007da0 <cppLoop>
 80061ec:	e7fc      	b.n	80061e8 <main+0x58>
	...

080061f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80061f0:	b580      	push	{r7, lr}
 80061f2:	b0a4      	sub	sp, #144	; 0x90
 80061f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80061f6:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80061fa:	2234      	movs	r2, #52	; 0x34
 80061fc:	2100      	movs	r1, #0
 80061fe:	4618      	mov	r0, r3
 8006200:	f00f fa92 	bl	8015728 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8006204:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8006208:	2200      	movs	r2, #0
 800620a:	601a      	str	r2, [r3, #0]
 800620c:	605a      	str	r2, [r3, #4]
 800620e:	609a      	str	r2, [r3, #8]
 8006210:	60da      	str	r2, [r3, #12]
 8006212:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8006214:	f107 030c 	add.w	r3, r7, #12
 8006218:	223c      	movs	r2, #60	; 0x3c
 800621a:	2100      	movs	r1, #0
 800621c:	4618      	mov	r0, r3
 800621e:	f00f fa83 	bl	8015728 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8006222:	2300      	movs	r3, #0
 8006224:	60bb      	str	r3, [r7, #8]
 8006226:	4b37      	ldr	r3, [pc, #220]	; (8006304 <SystemClock_Config+0x114>)
 8006228:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800622a:	4a36      	ldr	r2, [pc, #216]	; (8006304 <SystemClock_Config+0x114>)
 800622c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006230:	6413      	str	r3, [r2, #64]	; 0x40
 8006232:	4b34      	ldr	r3, [pc, #208]	; (8006304 <SystemClock_Config+0x114>)
 8006234:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006236:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800623a:	60bb      	str	r3, [r7, #8]
 800623c:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800623e:	2300      	movs	r3, #0
 8006240:	607b      	str	r3, [r7, #4]
 8006242:	4b31      	ldr	r3, [pc, #196]	; (8006308 <SystemClock_Config+0x118>)
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	4a30      	ldr	r2, [pc, #192]	; (8006308 <SystemClock_Config+0x118>)
 8006248:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800624c:	6013      	str	r3, [r2, #0]
 800624e:	4b2e      	ldr	r3, [pc, #184]	; (8006308 <SystemClock_Config+0x118>)
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8006256:	607b      	str	r3, [r7, #4]
 8006258:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800625a:	2301      	movs	r3, #1
 800625c:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800625e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006262:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8006264:	2302      	movs	r3, #2
 8006266:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8006268:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800626c:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLM = 8;
 800626e:	2308      	movs	r3, #8
 8006270:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8006272:	23b4      	movs	r3, #180	; 0xb4
 8006274:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8006278:	2302      	movs	r3, #2
 800627a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLQ = 8;
 800627e:	2308      	movs	r3, #8
 8006280:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLR = 2;
 8006284:	2302      	movs	r3, #2
 8006286:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800628a:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800628e:	4618      	mov	r0, r3
 8006290:	f006 fb8c 	bl	800c9ac <HAL_RCC_OscConfig>
 8006294:	4603      	mov	r3, r0
 8006296:	2b00      	cmp	r3, #0
 8006298:	d001      	beq.n	800629e <SystemClock_Config+0xae>
  {
    Error_Handler();
 800629a:	f000 fe7f 	bl	8006f9c <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800629e:	f005 ff07 	bl	800c0b0 <HAL_PWREx_EnableOverDrive>
 80062a2:	4603      	mov	r3, r0
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d001      	beq.n	80062ac <SystemClock_Config+0xbc>
  {
    Error_Handler();
 80062a8:	f000 fe78 	bl	8006f9c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80062ac:	230f      	movs	r3, #15
 80062ae:	64bb      	str	r3, [r7, #72]	; 0x48
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80062b0:	2302      	movs	r3, #2
 80062b2:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80062b4:	2300      	movs	r3, #0
 80062b6:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80062b8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80062bc:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80062be:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80062c2:	65bb      	str	r3, [r7, #88]	; 0x58

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80062c4:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80062c8:	2105      	movs	r1, #5
 80062ca:	4618      	mov	r0, r3
 80062cc:	f005 ff40 	bl	800c150 <HAL_RCC_ClockConfig>
 80062d0:	4603      	mov	r3, r0
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d001      	beq.n	80062da <SystemClock_Config+0xea>
  {
    Error_Handler();
 80062d6:	f000 fe61 	bl	8006f9c <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDIO|RCC_PERIPHCLK_CLK48;
 80062da:	f44f 73c0 	mov.w	r3, #384	; 0x180
 80062de:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 80062e0:	2300      	movs	r3, #0
 80062e2:	643b      	str	r3, [r7, #64]	; 0x40
  PeriphClkInitStruct.SdioClockSelection = RCC_SDIOCLKSOURCE_CLK48;
 80062e4:	2300      	movs	r3, #0
 80062e6:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80062e8:	f107 030c 	add.w	r3, r7, #12
 80062ec:	4618      	mov	r0, r3
 80062ee:	f006 f91f 	bl	800c530 <HAL_RCCEx_PeriphCLKConfig>
 80062f2:	4603      	mov	r3, r0
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d001      	beq.n	80062fc <SystemClock_Config+0x10c>
  {
    Error_Handler();
 80062f8:	f000 fe50 	bl	8006f9c <Error_Handler>
  }
}
 80062fc:	bf00      	nop
 80062fe:	3790      	adds	r7, #144	; 0x90
 8006300:	46bd      	mov	sp, r7
 8006302:	bd80      	pop	{r7, pc}
 8006304:	40023800 	.word	0x40023800
 8006308:	40007000 	.word	0x40007000

0800630c <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 800630c:	b580      	push	{r7, lr}
 800630e:	b084      	sub	sp, #16
 8006310:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8006312:	463b      	mov	r3, r7
 8006314:	2200      	movs	r2, #0
 8006316:	601a      	str	r2, [r3, #0]
 8006318:	605a      	str	r2, [r3, #4]
 800631a:	609a      	str	r2, [r3, #8]
 800631c:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 800631e:	4b7c      	ldr	r3, [pc, #496]	; (8006510 <MX_ADC2_Init+0x204>)
 8006320:	4a7c      	ldr	r2, [pc, #496]	; (8006514 <MX_ADC2_Init+0x208>)
 8006322:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8006324:	4b7a      	ldr	r3, [pc, #488]	; (8006510 <MX_ADC2_Init+0x204>)
 8006326:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800632a:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800632c:	4b78      	ldr	r3, [pc, #480]	; (8006510 <MX_ADC2_Init+0x204>)
 800632e:	2200      	movs	r2, #0
 8006330:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ENABLE;
 8006332:	4b77      	ldr	r3, [pc, #476]	; (8006510 <MX_ADC2_Init+0x204>)
 8006334:	2201      	movs	r2, #1
 8006336:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8006338:	4b75      	ldr	r3, [pc, #468]	; (8006510 <MX_ADC2_Init+0x204>)
 800633a:	2201      	movs	r2, #1
 800633c:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800633e:	4b74      	ldr	r3, [pc, #464]	; (8006510 <MX_ADC2_Init+0x204>)
 8006340:	2200      	movs	r2, #0
 8006342:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8006346:	4b72      	ldr	r3, [pc, #456]	; (8006510 <MX_ADC2_Init+0x204>)
 8006348:	2200      	movs	r2, #0
 800634a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800634c:	4b70      	ldr	r3, [pc, #448]	; (8006510 <MX_ADC2_Init+0x204>)
 800634e:	4a72      	ldr	r2, [pc, #456]	; (8006518 <MX_ADC2_Init+0x20c>)
 8006350:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8006352:	4b6f      	ldr	r3, [pc, #444]	; (8006510 <MX_ADC2_Init+0x204>)
 8006354:	2200      	movs	r2, #0
 8006356:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 14;
 8006358:	4b6d      	ldr	r3, [pc, #436]	; (8006510 <MX_ADC2_Init+0x204>)
 800635a:	220e      	movs	r2, #14
 800635c:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 800635e:	4b6c      	ldr	r3, [pc, #432]	; (8006510 <MX_ADC2_Init+0x204>)
 8006360:	2201      	movs	r2, #1
 8006362:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8006366:	4b6a      	ldr	r3, [pc, #424]	; (8006510 <MX_ADC2_Init+0x204>)
 8006368:	2201      	movs	r2, #1
 800636a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800636c:	4868      	ldr	r0, [pc, #416]	; (8006510 <MX_ADC2_Init+0x204>)
 800636e:	f003 fc87 	bl	8009c80 <HAL_ADC_Init>
 8006372:	4603      	mov	r3, r0
 8006374:	2b00      	cmp	r3, #0
 8006376:	d001      	beq.n	800637c <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 8006378:	f000 fe10 	bl	8006f9c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 800637c:	230a      	movs	r3, #10
 800637e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8006380:	2301      	movs	r3, #1
 8006382:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 8006384:	2306      	movs	r3, #6
 8006386:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8006388:	463b      	mov	r3, r7
 800638a:	4619      	mov	r1, r3
 800638c:	4860      	ldr	r0, [pc, #384]	; (8006510 <MX_ADC2_Init+0x204>)
 800638e:	f003 fdcb 	bl	8009f28 <HAL_ADC_ConfigChannel>
 8006392:	4603      	mov	r3, r0
 8006394:	2b00      	cmp	r3, #0
 8006396:	d001      	beq.n	800639c <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 8006398:	f000 fe00 	bl	8006f9c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 800639c:	230b      	movs	r3, #11
 800639e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 80063a0:	2302      	movs	r3, #2
 80063a2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80063a4:	463b      	mov	r3, r7
 80063a6:	4619      	mov	r1, r3
 80063a8:	4859      	ldr	r0, [pc, #356]	; (8006510 <MX_ADC2_Init+0x204>)
 80063aa:	f003 fdbd 	bl	8009f28 <HAL_ADC_ConfigChannel>
 80063ae:	4603      	mov	r3, r0
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d001      	beq.n	80063b8 <MX_ADC2_Init+0xac>
  {
    Error_Handler();
 80063b4:	f000 fdf2 	bl	8006f9c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 80063b8:	230c      	movs	r3, #12
 80063ba:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 80063bc:	2303      	movs	r3, #3
 80063be:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80063c0:	463b      	mov	r3, r7
 80063c2:	4619      	mov	r1, r3
 80063c4:	4852      	ldr	r0, [pc, #328]	; (8006510 <MX_ADC2_Init+0x204>)
 80063c6:	f003 fdaf 	bl	8009f28 <HAL_ADC_ConfigChannel>
 80063ca:	4603      	mov	r3, r0
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d001      	beq.n	80063d4 <MX_ADC2_Init+0xc8>
  {
    Error_Handler();
 80063d0:	f000 fde4 	bl	8006f9c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 80063d4:	230d      	movs	r3, #13
 80063d6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 80063d8:	2304      	movs	r3, #4
 80063da:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80063dc:	463b      	mov	r3, r7
 80063de:	4619      	mov	r1, r3
 80063e0:	484b      	ldr	r0, [pc, #300]	; (8006510 <MX_ADC2_Init+0x204>)
 80063e2:	f003 fda1 	bl	8009f28 <HAL_ADC_ConfigChannel>
 80063e6:	4603      	mov	r3, r0
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d001      	beq.n	80063f0 <MX_ADC2_Init+0xe4>
  {
    Error_Handler();
 80063ec:	f000 fdd6 	bl	8006f9c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80063f0:	2300      	movs	r3, #0
 80063f2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 80063f4:	2305      	movs	r3, #5
 80063f6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80063f8:	463b      	mov	r3, r7
 80063fa:	4619      	mov	r1, r3
 80063fc:	4844      	ldr	r0, [pc, #272]	; (8006510 <MX_ADC2_Init+0x204>)
 80063fe:	f003 fd93 	bl	8009f28 <HAL_ADC_ConfigChannel>
 8006402:	4603      	mov	r3, r0
 8006404:	2b00      	cmp	r3, #0
 8006406:	d001      	beq.n	800640c <MX_ADC2_Init+0x100>
  {
    Error_Handler();
 8006408:	f000 fdc8 	bl	8006f9c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800640c:	2301      	movs	r3, #1
 800640e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 8006410:	2306      	movs	r3, #6
 8006412:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8006414:	463b      	mov	r3, r7
 8006416:	4619      	mov	r1, r3
 8006418:	483d      	ldr	r0, [pc, #244]	; (8006510 <MX_ADC2_Init+0x204>)
 800641a:	f003 fd85 	bl	8009f28 <HAL_ADC_ConfigChannel>
 800641e:	4603      	mov	r3, r0
 8006420:	2b00      	cmp	r3, #0
 8006422:	d001      	beq.n	8006428 <MX_ADC2_Init+0x11c>
  {
    Error_Handler();
 8006424:	f000 fdba 	bl	8006f9c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8006428:	2302      	movs	r3, #2
 800642a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 800642c:	2307      	movs	r3, #7
 800642e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8006430:	463b      	mov	r3, r7
 8006432:	4619      	mov	r1, r3
 8006434:	4836      	ldr	r0, [pc, #216]	; (8006510 <MX_ADC2_Init+0x204>)
 8006436:	f003 fd77 	bl	8009f28 <HAL_ADC_ConfigChannel>
 800643a:	4603      	mov	r3, r0
 800643c:	2b00      	cmp	r3, #0
 800643e:	d001      	beq.n	8006444 <MX_ADC2_Init+0x138>
  {
    Error_Handler();
 8006440:	f000 fdac 	bl	8006f9c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8006444:	2303      	movs	r3, #3
 8006446:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 8006448:	2308      	movs	r3, #8
 800644a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800644c:	463b      	mov	r3, r7
 800644e:	4619      	mov	r1, r3
 8006450:	482f      	ldr	r0, [pc, #188]	; (8006510 <MX_ADC2_Init+0x204>)
 8006452:	f003 fd69 	bl	8009f28 <HAL_ADC_ConfigChannel>
 8006456:	4603      	mov	r3, r0
 8006458:	2b00      	cmp	r3, #0
 800645a:	d001      	beq.n	8006460 <MX_ADC2_Init+0x154>
  {
    Error_Handler();
 800645c:	f000 fd9e 	bl	8006f9c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8006460:	2304      	movs	r3, #4
 8006462:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 9;
 8006464:	2309      	movs	r3, #9
 8006466:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8006468:	463b      	mov	r3, r7
 800646a:	4619      	mov	r1, r3
 800646c:	4828      	ldr	r0, [pc, #160]	; (8006510 <MX_ADC2_Init+0x204>)
 800646e:	f003 fd5b 	bl	8009f28 <HAL_ADC_ConfigChannel>
 8006472:	4603      	mov	r3, r0
 8006474:	2b00      	cmp	r3, #0
 8006476:	d001      	beq.n	800647c <MX_ADC2_Init+0x170>
  {
    Error_Handler();
 8006478:	f000 fd90 	bl	8006f9c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 800647c:	2305      	movs	r3, #5
 800647e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 10;
 8006480:	230a      	movs	r3, #10
 8006482:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8006484:	463b      	mov	r3, r7
 8006486:	4619      	mov	r1, r3
 8006488:	4821      	ldr	r0, [pc, #132]	; (8006510 <MX_ADC2_Init+0x204>)
 800648a:	f003 fd4d 	bl	8009f28 <HAL_ADC_ConfigChannel>
 800648e:	4603      	mov	r3, r0
 8006490:	2b00      	cmp	r3, #0
 8006492:	d001      	beq.n	8006498 <MX_ADC2_Init+0x18c>
  {
    Error_Handler();
 8006494:	f000 fd82 	bl	8006f9c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8006498:	2306      	movs	r3, #6
 800649a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 11;
 800649c:	230b      	movs	r3, #11
 800649e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80064a0:	463b      	mov	r3, r7
 80064a2:	4619      	mov	r1, r3
 80064a4:	481a      	ldr	r0, [pc, #104]	; (8006510 <MX_ADC2_Init+0x204>)
 80064a6:	f003 fd3f 	bl	8009f28 <HAL_ADC_ConfigChannel>
 80064aa:	4603      	mov	r3, r0
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d001      	beq.n	80064b4 <MX_ADC2_Init+0x1a8>
  {
    Error_Handler();
 80064b0:	f000 fd74 	bl	8006f9c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80064b4:	2307      	movs	r3, #7
 80064b6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 12;
 80064b8:	230c      	movs	r3, #12
 80064ba:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80064bc:	463b      	mov	r3, r7
 80064be:	4619      	mov	r1, r3
 80064c0:	4813      	ldr	r0, [pc, #76]	; (8006510 <MX_ADC2_Init+0x204>)
 80064c2:	f003 fd31 	bl	8009f28 <HAL_ADC_ConfigChannel>
 80064c6:	4603      	mov	r3, r0
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d001      	beq.n	80064d0 <MX_ADC2_Init+0x1c4>
  {
    Error_Handler();
 80064cc:	f000 fd66 	bl	8006f9c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80064d0:	2308      	movs	r3, #8
 80064d2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 13;
 80064d4:	230d      	movs	r3, #13
 80064d6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80064d8:	463b      	mov	r3, r7
 80064da:	4619      	mov	r1, r3
 80064dc:	480c      	ldr	r0, [pc, #48]	; (8006510 <MX_ADC2_Init+0x204>)
 80064de:	f003 fd23 	bl	8009f28 <HAL_ADC_ConfigChannel>
 80064e2:	4603      	mov	r3, r0
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d001      	beq.n	80064ec <MX_ADC2_Init+0x1e0>
  {
    Error_Handler();
 80064e8:	f000 fd58 	bl	8006f9c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80064ec:	2309      	movs	r3, #9
 80064ee:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 14;
 80064f0:	230e      	movs	r3, #14
 80064f2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80064f4:	463b      	mov	r3, r7
 80064f6:	4619      	mov	r1, r3
 80064f8:	4805      	ldr	r0, [pc, #20]	; (8006510 <MX_ADC2_Init+0x204>)
 80064fa:	f003 fd15 	bl	8009f28 <HAL_ADC_ConfigChannel>
 80064fe:	4603      	mov	r3, r0
 8006500:	2b00      	cmp	r3, #0
 8006502:	d001      	beq.n	8006508 <MX_ADC2_Init+0x1fc>
  {
    Error_Handler();
 8006504:	f000 fd4a 	bl	8006f9c <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8006508:	bf00      	nop
 800650a:	3710      	adds	r7, #16
 800650c:	46bd      	mov	sp, r7
 800650e:	bd80      	pop	{r7, pc}
 8006510:	20026adc 	.word	0x20026adc
 8006514:	40012100 	.word	0x40012100
 8006518:	0f000001 	.word	0x0f000001

0800651c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800651c:	b580      	push	{r7, lr}
 800651e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8006520:	4b12      	ldr	r3, [pc, #72]	; (800656c <MX_I2C1_Init+0x50>)
 8006522:	4a13      	ldr	r2, [pc, #76]	; (8006570 <MX_I2C1_Init+0x54>)
 8006524:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8006526:	4b11      	ldr	r3, [pc, #68]	; (800656c <MX_I2C1_Init+0x50>)
 8006528:	4a12      	ldr	r2, [pc, #72]	; (8006574 <MX_I2C1_Init+0x58>)
 800652a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800652c:	4b0f      	ldr	r3, [pc, #60]	; (800656c <MX_I2C1_Init+0x50>)
 800652e:	2200      	movs	r2, #0
 8006530:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8006532:	4b0e      	ldr	r3, [pc, #56]	; (800656c <MX_I2C1_Init+0x50>)
 8006534:	2200      	movs	r2, #0
 8006536:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8006538:	4b0c      	ldr	r3, [pc, #48]	; (800656c <MX_I2C1_Init+0x50>)
 800653a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800653e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8006540:	4b0a      	ldr	r3, [pc, #40]	; (800656c <MX_I2C1_Init+0x50>)
 8006542:	2200      	movs	r2, #0
 8006544:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8006546:	4b09      	ldr	r3, [pc, #36]	; (800656c <MX_I2C1_Init+0x50>)
 8006548:	2200      	movs	r2, #0
 800654a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800654c:	4b07      	ldr	r3, [pc, #28]	; (800656c <MX_I2C1_Init+0x50>)
 800654e:	2200      	movs	r2, #0
 8006550:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_ENABLE;
 8006552:	4b06      	ldr	r3, [pc, #24]	; (800656c <MX_I2C1_Init+0x50>)
 8006554:	2280      	movs	r2, #128	; 0x80
 8006556:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8006558:	4804      	ldr	r0, [pc, #16]	; (800656c <MX_I2C1_Init+0x50>)
 800655a:	f004 fe1f 	bl	800b19c <HAL_I2C_Init>
 800655e:	4603      	mov	r3, r0
 8006560:	2b00      	cmp	r3, #0
 8006562:	d001      	beq.n	8006568 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8006564:	f000 fd1a 	bl	8006f9c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8006568:	bf00      	nop
 800656a:	bd80      	pop	{r7, pc}
 800656c:	20026b24 	.word	0x20026b24
 8006570:	40005400 	.word	0x40005400
 8006574:	000186a0 	.word	0x000186a0

08006578 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8006578:	b580      	push	{r7, lr}
 800657a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800657c:	4b12      	ldr	r3, [pc, #72]	; (80065c8 <MX_I2C2_Init+0x50>)
 800657e:	4a13      	ldr	r2, [pc, #76]	; (80065cc <MX_I2C2_Init+0x54>)
 8006580:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8006582:	4b11      	ldr	r3, [pc, #68]	; (80065c8 <MX_I2C2_Init+0x50>)
 8006584:	4a12      	ldr	r2, [pc, #72]	; (80065d0 <MX_I2C2_Init+0x58>)
 8006586:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8006588:	4b0f      	ldr	r3, [pc, #60]	; (80065c8 <MX_I2C2_Init+0x50>)
 800658a:	2200      	movs	r2, #0
 800658c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800658e:	4b0e      	ldr	r3, [pc, #56]	; (80065c8 <MX_I2C2_Init+0x50>)
 8006590:	2200      	movs	r2, #0
 8006592:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8006594:	4b0c      	ldr	r3, [pc, #48]	; (80065c8 <MX_I2C2_Init+0x50>)
 8006596:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800659a:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800659c:	4b0a      	ldr	r3, [pc, #40]	; (80065c8 <MX_I2C2_Init+0x50>)
 800659e:	2200      	movs	r2, #0
 80065a0:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80065a2:	4b09      	ldr	r3, [pc, #36]	; (80065c8 <MX_I2C2_Init+0x50>)
 80065a4:	2200      	movs	r2, #0
 80065a6:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80065a8:	4b07      	ldr	r3, [pc, #28]	; (80065c8 <MX_I2C2_Init+0x50>)
 80065aa:	2200      	movs	r2, #0
 80065ac:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_ENABLE;
 80065ae:	4b06      	ldr	r3, [pc, #24]	; (80065c8 <MX_I2C2_Init+0x50>)
 80065b0:	2280      	movs	r2, #128	; 0x80
 80065b2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80065b4:	4804      	ldr	r0, [pc, #16]	; (80065c8 <MX_I2C2_Init+0x50>)
 80065b6:	f004 fdf1 	bl	800b19c <HAL_I2C_Init>
 80065ba:	4603      	mov	r3, r0
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d001      	beq.n	80065c4 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80065c0:	f000 fcec 	bl	8006f9c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80065c4:	bf00      	nop
 80065c6:	bd80      	pop	{r7, pc}
 80065c8:	20026bb8 	.word	0x20026bb8
 80065cc:	40005800 	.word	0x40005800
 80065d0:	000186a0 	.word	0x000186a0

080065d4 <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 80065d4:	b480      	push	{r7}
 80065d6:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 80065d8:	4b0c      	ldr	r3, [pc, #48]	; (800660c <MX_SDIO_SD_Init+0x38>)
 80065da:	4a0d      	ldr	r2, [pc, #52]	; (8006610 <MX_SDIO_SD_Init+0x3c>)
 80065dc:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 80065de:	4b0b      	ldr	r3, [pc, #44]	; (800660c <MX_SDIO_SD_Init+0x38>)
 80065e0:	2200      	movs	r2, #0
 80065e2:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 80065e4:	4b09      	ldr	r3, [pc, #36]	; (800660c <MX_SDIO_SD_Init+0x38>)
 80065e6:	2200      	movs	r2, #0
 80065e8:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 80065ea:	4b08      	ldr	r3, [pc, #32]	; (800660c <MX_SDIO_SD_Init+0x38>)
 80065ec:	2200      	movs	r2, #0
 80065ee:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 80065f0:	4b06      	ldr	r3, [pc, #24]	; (800660c <MX_SDIO_SD_Init+0x38>)
 80065f2:	2200      	movs	r2, #0
 80065f4:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 80065f6:	4b05      	ldr	r3, [pc, #20]	; (800660c <MX_SDIO_SD_Init+0x38>)
 80065f8:	2200      	movs	r2, #0
 80065fa:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 2;
 80065fc:	4b03      	ldr	r3, [pc, #12]	; (800660c <MX_SDIO_SD_Init+0x38>)
 80065fe:	2202      	movs	r2, #2
 8006600:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 8006602:	bf00      	nop
 8006604:	46bd      	mov	sp, r7
 8006606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800660a:	4770      	bx	lr
 800660c:	20026db8 	.word	0x20026db8
 8006610:	40012c00 	.word	0x40012c00

08006614 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8006614:	b580      	push	{r7, lr}
 8006616:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8006618:	4b17      	ldr	r3, [pc, #92]	; (8006678 <MX_SPI2_Init+0x64>)
 800661a:	4a18      	ldr	r2, [pc, #96]	; (800667c <MX_SPI2_Init+0x68>)
 800661c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800661e:	4b16      	ldr	r3, [pc, #88]	; (8006678 <MX_SPI2_Init+0x64>)
 8006620:	f44f 7282 	mov.w	r2, #260	; 0x104
 8006624:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8006626:	4b14      	ldr	r3, [pc, #80]	; (8006678 <MX_SPI2_Init+0x64>)
 8006628:	2200      	movs	r2, #0
 800662a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800662c:	4b12      	ldr	r3, [pc, #72]	; (8006678 <MX_SPI2_Init+0x64>)
 800662e:	2200      	movs	r2, #0
 8006630:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8006632:	4b11      	ldr	r3, [pc, #68]	; (8006678 <MX_SPI2_Init+0x64>)
 8006634:	2202      	movs	r2, #2
 8006636:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8006638:	4b0f      	ldr	r3, [pc, #60]	; (8006678 <MX_SPI2_Init+0x64>)
 800663a:	2201      	movs	r2, #1
 800663c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800663e:	4b0e      	ldr	r3, [pc, #56]	; (8006678 <MX_SPI2_Init+0x64>)
 8006640:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006644:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8006646:	4b0c      	ldr	r3, [pc, #48]	; (8006678 <MX_SPI2_Init+0x64>)
 8006648:	2228      	movs	r2, #40	; 0x28
 800664a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800664c:	4b0a      	ldr	r3, [pc, #40]	; (8006678 <MX_SPI2_Init+0x64>)
 800664e:	2200      	movs	r2, #0
 8006650:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8006652:	4b09      	ldr	r3, [pc, #36]	; (8006678 <MX_SPI2_Init+0x64>)
 8006654:	2200      	movs	r2, #0
 8006656:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006658:	4b07      	ldr	r3, [pc, #28]	; (8006678 <MX_SPI2_Init+0x64>)
 800665a:	2200      	movs	r2, #0
 800665c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 800665e:	4b06      	ldr	r3, [pc, #24]	; (8006678 <MX_SPI2_Init+0x64>)
 8006660:	220a      	movs	r2, #10
 8006662:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8006664:	4804      	ldr	r0, [pc, #16]	; (8006678 <MX_SPI2_Init+0x64>)
 8006666:	f007 fecb 	bl	800e400 <HAL_SPI_Init>
 800666a:	4603      	mov	r3, r0
 800666c:	2b00      	cmp	r3, #0
 800666e:	d001      	beq.n	8006674 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8006670:	f000 fc94 	bl	8006f9c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8006674:	bf00      	nop
 8006676:	bd80      	pop	{r7, pc}
 8006678:	20026a04 	.word	0x20026a04
 800667c:	40003800 	.word	0x40003800

08006680 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8006680:	b580      	push	{r7, lr}
 8006682:	b09a      	sub	sp, #104	; 0x68
 8006684:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8006686:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800668a:	2224      	movs	r2, #36	; 0x24
 800668c:	2100      	movs	r1, #0
 800668e:	4618      	mov	r0, r3
 8006690:	f00f f84a 	bl	8015728 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006694:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8006698:	2200      	movs	r2, #0
 800669a:	601a      	str	r2, [r3, #0]
 800669c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800669e:	f107 0320 	add.w	r3, r7, #32
 80066a2:	2200      	movs	r2, #0
 80066a4:	601a      	str	r2, [r3, #0]
 80066a6:	605a      	str	r2, [r3, #4]
 80066a8:	609a      	str	r2, [r3, #8]
 80066aa:	60da      	str	r2, [r3, #12]
 80066ac:	611a      	str	r2, [r3, #16]
 80066ae:	615a      	str	r2, [r3, #20]
 80066b0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80066b2:	463b      	mov	r3, r7
 80066b4:	2220      	movs	r2, #32
 80066b6:	2100      	movs	r1, #0
 80066b8:	4618      	mov	r0, r3
 80066ba:	f00f f835 	bl	8015728 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80066be:	4b42      	ldr	r3, [pc, #264]	; (80067c8 <MX_TIM1_Init+0x148>)
 80066c0:	4a42      	ldr	r2, [pc, #264]	; (80067cc <MX_TIM1_Init+0x14c>)
 80066c2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80066c4:	4b40      	ldr	r3, [pc, #256]	; (80067c8 <MX_TIM1_Init+0x148>)
 80066c6:	2200      	movs	r2, #0
 80066c8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80066ca:	4b3f      	ldr	r3, [pc, #252]	; (80067c8 <MX_TIM1_Init+0x148>)
 80066cc:	2200      	movs	r2, #0
 80066ce:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80066d0:	4b3d      	ldr	r3, [pc, #244]	; (80067c8 <MX_TIM1_Init+0x148>)
 80066d2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80066d6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80066d8:	4b3b      	ldr	r3, [pc, #236]	; (80067c8 <MX_TIM1_Init+0x148>)
 80066da:	2200      	movs	r2, #0
 80066dc:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80066de:	4b3a      	ldr	r3, [pc, #232]	; (80067c8 <MX_TIM1_Init+0x148>)
 80066e0:	2200      	movs	r2, #0
 80066e2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80066e4:	4b38      	ldr	r3, [pc, #224]	; (80067c8 <MX_TIM1_Init+0x148>)
 80066e6:	2200      	movs	r2, #0
 80066e8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80066ea:	4837      	ldr	r0, [pc, #220]	; (80067c8 <MX_TIM1_Init+0x148>)
 80066ec:	f008 fc2b 	bl	800ef46 <HAL_TIM_PWM_Init>
 80066f0:	4603      	mov	r3, r0
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d001      	beq.n	80066fa <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80066f6:	f000 fc51 	bl	8006f9c <Error_Handler>
  }
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80066fa:	2303      	movs	r3, #3
 80066fc:	647b      	str	r3, [r7, #68]	; 0x44
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80066fe:	2300      	movs	r3, #0
 8006700:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8006702:	2301      	movs	r3, #1
 8006704:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8006706:	2300      	movs	r3, #0
 8006708:	653b      	str	r3, [r7, #80]	; 0x50
  sConfig.IC1Filter = 0;
 800670a:	2300      	movs	r3, #0
 800670c:	657b      	str	r3, [r7, #84]	; 0x54
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800670e:	2300      	movs	r3, #0
 8006710:	65bb      	str	r3, [r7, #88]	; 0x58
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8006712:	2301      	movs	r3, #1
 8006714:	65fb      	str	r3, [r7, #92]	; 0x5c
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8006716:	2300      	movs	r3, #0
 8006718:	663b      	str	r3, [r7, #96]	; 0x60
  sConfig.IC2Filter = 0;
 800671a:	2300      	movs	r3, #0
 800671c:	667b      	str	r3, [r7, #100]	; 0x64
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 800671e:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8006722:	4619      	mov	r1, r3
 8006724:	4828      	ldr	r0, [pc, #160]	; (80067c8 <MX_TIM1_Init+0x148>)
 8006726:	f008 fc77 	bl	800f018 <HAL_TIM_Encoder_Init>
 800672a:	4603      	mov	r3, r0
 800672c:	2b00      	cmp	r3, #0
 800672e:	d001      	beq.n	8006734 <MX_TIM1_Init+0xb4>
  {
    Error_Handler();
 8006730:	f000 fc34 	bl	8006f9c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006734:	2300      	movs	r3, #0
 8006736:	63fb      	str	r3, [r7, #60]	; 0x3c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006738:	2300      	movs	r3, #0
 800673a:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800673c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8006740:	4619      	mov	r1, r3
 8006742:	4821      	ldr	r0, [pc, #132]	; (80067c8 <MX_TIM1_Init+0x148>)
 8006744:	f009 f99e 	bl	800fa84 <HAL_TIMEx_MasterConfigSynchronization>
 8006748:	4603      	mov	r3, r0
 800674a:	2b00      	cmp	r3, #0
 800674c:	d001      	beq.n	8006752 <MX_TIM1_Init+0xd2>
  {
    Error_Handler();
 800674e:	f000 fc25 	bl	8006f9c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006752:	2360      	movs	r3, #96	; 0x60
 8006754:	623b      	str	r3, [r7, #32]
  sConfigOC.Pulse = 0;
 8006756:	2300      	movs	r3, #0
 8006758:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800675a:	2300      	movs	r3, #0
 800675c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800675e:	2300      	movs	r3, #0
 8006760:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006762:	2300      	movs	r3, #0
 8006764:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8006766:	2300      	movs	r3, #0
 8006768:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800676a:	2300      	movs	r3, #0
 800676c:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800676e:	f107 0320 	add.w	r3, r7, #32
 8006772:	2208      	movs	r2, #8
 8006774:	4619      	mov	r1, r3
 8006776:	4814      	ldr	r0, [pc, #80]	; (80067c8 <MX_TIM1_Init+0x148>)
 8006778:	f008 fe20 	bl	800f3bc <HAL_TIM_PWM_ConfigChannel>
 800677c:	4603      	mov	r3, r0
 800677e:	2b00      	cmp	r3, #0
 8006780:	d001      	beq.n	8006786 <MX_TIM1_Init+0x106>
  {
    Error_Handler();
 8006782:	f000 fc0b 	bl	8006f9c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8006786:	2300      	movs	r3, #0
 8006788:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800678a:	2300      	movs	r3, #0
 800678c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800678e:	2300      	movs	r3, #0
 8006790:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8006792:	2300      	movs	r3, #0
 8006794:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8006796:	2300      	movs	r3, #0
 8006798:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800679a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800679e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80067a0:	2300      	movs	r3, #0
 80067a2:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80067a4:	463b      	mov	r3, r7
 80067a6:	4619      	mov	r1, r3
 80067a8:	4807      	ldr	r0, [pc, #28]	; (80067c8 <MX_TIM1_Init+0x148>)
 80067aa:	f009 f9e7 	bl	800fb7c <HAL_TIMEx_ConfigBreakDeadTime>
 80067ae:	4603      	mov	r3, r0
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d001      	beq.n	80067b8 <MX_TIM1_Init+0x138>
  {
    Error_Handler();
 80067b4:	f000 fbf2 	bl	8006f9c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80067b8:	4803      	ldr	r0, [pc, #12]	; (80067c8 <MX_TIM1_Init+0x148>)
 80067ba:	f000 ffdf 	bl	800777c <HAL_TIM_MspPostInit>

}
 80067be:	bf00      	nop
 80067c0:	3768      	adds	r7, #104	; 0x68
 80067c2:	46bd      	mov	sp, r7
 80067c4:	bd80      	pop	{r7, pc}
 80067c6:	bf00      	nop
 80067c8:	20026d78 	.word	0x20026d78
 80067cc:	40010000 	.word	0x40010000

080067d0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80067d0:	b580      	push	{r7, lr}
 80067d2:	b08a      	sub	sp, #40	; 0x28
 80067d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80067d6:	f107 0320 	add.w	r3, r7, #32
 80067da:	2200      	movs	r2, #0
 80067dc:	601a      	str	r2, [r3, #0]
 80067de:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80067e0:	1d3b      	adds	r3, r7, #4
 80067e2:	2200      	movs	r2, #0
 80067e4:	601a      	str	r2, [r3, #0]
 80067e6:	605a      	str	r2, [r3, #4]
 80067e8:	609a      	str	r2, [r3, #8]
 80067ea:	60da      	str	r2, [r3, #12]
 80067ec:	611a      	str	r2, [r3, #16]
 80067ee:	615a      	str	r2, [r3, #20]
 80067f0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80067f2:	4b27      	ldr	r3, [pc, #156]	; (8006890 <MX_TIM3_Init+0xc0>)
 80067f4:	4a27      	ldr	r2, [pc, #156]	; (8006894 <MX_TIM3_Init+0xc4>)
 80067f6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1;
 80067f8:	4b25      	ldr	r3, [pc, #148]	; (8006890 <MX_TIM3_Init+0xc0>)
 80067fa:	2201      	movs	r2, #1
 80067fc:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80067fe:	4b24      	ldr	r3, [pc, #144]	; (8006890 <MX_TIM3_Init+0xc0>)
 8006800:	2200      	movs	r2, #0
 8006802:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 4499;
 8006804:	4b22      	ldr	r3, [pc, #136]	; (8006890 <MX_TIM3_Init+0xc0>)
 8006806:	f241 1293 	movw	r2, #4499	; 0x1193
 800680a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800680c:	4b20      	ldr	r3, [pc, #128]	; (8006890 <MX_TIM3_Init+0xc0>)
 800680e:	2200      	movs	r2, #0
 8006810:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006812:	4b1f      	ldr	r3, [pc, #124]	; (8006890 <MX_TIM3_Init+0xc0>)
 8006814:	2200      	movs	r2, #0
 8006816:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8006818:	481d      	ldr	r0, [pc, #116]	; (8006890 <MX_TIM3_Init+0xc0>)
 800681a:	f008 fb94 	bl	800ef46 <HAL_TIM_PWM_Init>
 800681e:	4603      	mov	r3, r0
 8006820:	2b00      	cmp	r3, #0
 8006822:	d001      	beq.n	8006828 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8006824:	f000 fbba 	bl	8006f9c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006828:	2300      	movs	r3, #0
 800682a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800682c:	2300      	movs	r3, #0
 800682e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8006830:	f107 0320 	add.w	r3, r7, #32
 8006834:	4619      	mov	r1, r3
 8006836:	4816      	ldr	r0, [pc, #88]	; (8006890 <MX_TIM3_Init+0xc0>)
 8006838:	f009 f924 	bl	800fa84 <HAL_TIMEx_MasterConfigSynchronization>
 800683c:	4603      	mov	r3, r0
 800683e:	2b00      	cmp	r3, #0
 8006840:	d001      	beq.n	8006846 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8006842:	f000 fbab 	bl	8006f9c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006846:	2360      	movs	r3, #96	; 0x60
 8006848:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800684a:	2300      	movs	r3, #0
 800684c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800684e:	2300      	movs	r3, #0
 8006850:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006852:	2300      	movs	r3, #0
 8006854:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006856:	1d3b      	adds	r3, r7, #4
 8006858:	2200      	movs	r2, #0
 800685a:	4619      	mov	r1, r3
 800685c:	480c      	ldr	r0, [pc, #48]	; (8006890 <MX_TIM3_Init+0xc0>)
 800685e:	f008 fdad 	bl	800f3bc <HAL_TIM_PWM_ConfigChannel>
 8006862:	4603      	mov	r3, r0
 8006864:	2b00      	cmp	r3, #0
 8006866:	d001      	beq.n	800686c <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8006868:	f000 fb98 	bl	8006f9c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800686c:	1d3b      	adds	r3, r7, #4
 800686e:	2204      	movs	r2, #4
 8006870:	4619      	mov	r1, r3
 8006872:	4807      	ldr	r0, [pc, #28]	; (8006890 <MX_TIM3_Init+0xc0>)
 8006874:	f008 fda2 	bl	800f3bc <HAL_TIM_PWM_ConfigChannel>
 8006878:	4603      	mov	r3, r0
 800687a:	2b00      	cmp	r3, #0
 800687c:	d001      	beq.n	8006882 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 800687e:	f000 fb8d 	bl	8006f9c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8006882:	4803      	ldr	r0, [pc, #12]	; (8006890 <MX_TIM3_Init+0xc0>)
 8006884:	f000 ff7a 	bl	800777c <HAL_TIM_MspPostInit>

}
 8006888:	bf00      	nop
 800688a:	3728      	adds	r7, #40	; 0x28
 800688c:	46bd      	mov	sp, r7
 800688e:	bd80      	pop	{r7, pc}
 8006890:	20026c10 	.word	0x20026c10
 8006894:	40000400 	.word	0x40000400

08006898 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8006898:	b580      	push	{r7, lr}
 800689a:	b08a      	sub	sp, #40	; 0x28
 800689c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800689e:	f107 0320 	add.w	r3, r7, #32
 80068a2:	2200      	movs	r2, #0
 80068a4:	601a      	str	r2, [r3, #0]
 80068a6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80068a8:	1d3b      	adds	r3, r7, #4
 80068aa:	2200      	movs	r2, #0
 80068ac:	601a      	str	r2, [r3, #0]
 80068ae:	605a      	str	r2, [r3, #4]
 80068b0:	609a      	str	r2, [r3, #8]
 80068b2:	60da      	str	r2, [r3, #12]
 80068b4:	611a      	str	r2, [r3, #16]
 80068b6:	615a      	str	r2, [r3, #20]
 80068b8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80068ba:	4b27      	ldr	r3, [pc, #156]	; (8006958 <MX_TIM4_Init+0xc0>)
 80068bc:	4a27      	ldr	r2, [pc, #156]	; (800695c <MX_TIM4_Init+0xc4>)
 80068be:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80068c0:	4b25      	ldr	r3, [pc, #148]	; (8006958 <MX_TIM4_Init+0xc0>)
 80068c2:	2200      	movs	r2, #0
 80068c4:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80068c6:	4b24      	ldr	r3, [pc, #144]	; (8006958 <MX_TIM4_Init+0xc0>)
 80068c8:	2200      	movs	r2, #0
 80068ca:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1800;
 80068cc:	4b22      	ldr	r3, [pc, #136]	; (8006958 <MX_TIM4_Init+0xc0>)
 80068ce:	f44f 62e1 	mov.w	r2, #1800	; 0x708
 80068d2:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80068d4:	4b20      	ldr	r3, [pc, #128]	; (8006958 <MX_TIM4_Init+0xc0>)
 80068d6:	2200      	movs	r2, #0
 80068d8:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80068da:	4b1f      	ldr	r3, [pc, #124]	; (8006958 <MX_TIM4_Init+0xc0>)
 80068dc:	2200      	movs	r2, #0
 80068de:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80068e0:	481d      	ldr	r0, [pc, #116]	; (8006958 <MX_TIM4_Init+0xc0>)
 80068e2:	f008 fb30 	bl	800ef46 <HAL_TIM_PWM_Init>
 80068e6:	4603      	mov	r3, r0
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d001      	beq.n	80068f0 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 80068ec:	f000 fb56 	bl	8006f9c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80068f0:	2300      	movs	r3, #0
 80068f2:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80068f4:	2300      	movs	r3, #0
 80068f6:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80068f8:	f107 0320 	add.w	r3, r7, #32
 80068fc:	4619      	mov	r1, r3
 80068fe:	4816      	ldr	r0, [pc, #88]	; (8006958 <MX_TIM4_Init+0xc0>)
 8006900:	f009 f8c0 	bl	800fa84 <HAL_TIMEx_MasterConfigSynchronization>
 8006904:	4603      	mov	r3, r0
 8006906:	2b00      	cmp	r3, #0
 8006908:	d001      	beq.n	800690e <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 800690a:	f000 fb47 	bl	8006f9c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800690e:	2360      	movs	r3, #96	; 0x60
 8006910:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8006912:	2300      	movs	r3, #0
 8006914:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006916:	2300      	movs	r3, #0
 8006918:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800691a:	2300      	movs	r3, #0
 800691c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800691e:	1d3b      	adds	r3, r7, #4
 8006920:	2208      	movs	r2, #8
 8006922:	4619      	mov	r1, r3
 8006924:	480c      	ldr	r0, [pc, #48]	; (8006958 <MX_TIM4_Init+0xc0>)
 8006926:	f008 fd49 	bl	800f3bc <HAL_TIM_PWM_ConfigChannel>
 800692a:	4603      	mov	r3, r0
 800692c:	2b00      	cmp	r3, #0
 800692e:	d001      	beq.n	8006934 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 8006930:	f000 fb34 	bl	8006f9c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8006934:	1d3b      	adds	r3, r7, #4
 8006936:	220c      	movs	r2, #12
 8006938:	4619      	mov	r1, r3
 800693a:	4807      	ldr	r0, [pc, #28]	; (8006958 <MX_TIM4_Init+0xc0>)
 800693c:	f008 fd3e 	bl	800f3bc <HAL_TIM_PWM_ConfigChannel>
 8006940:	4603      	mov	r3, r0
 8006942:	2b00      	cmp	r3, #0
 8006944:	d001      	beq.n	800694a <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 8006946:	f000 fb29 	bl	8006f9c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 800694a:	4803      	ldr	r0, [pc, #12]	; (8006958 <MX_TIM4_Init+0xc0>)
 800694c:	f000 ff16 	bl	800777c <HAL_TIM_MspPostInit>

}
 8006950:	bf00      	nop
 8006952:	3728      	adds	r7, #40	; 0x28
 8006954:	46bd      	mov	sp, r7
 8006956:	bd80      	pop	{r7, pc}
 8006958:	20026a9c 	.word	0x20026a9c
 800695c:	40000800 	.word	0x40000800

08006960 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8006960:	b580      	push	{r7, lr}
 8006962:	b082      	sub	sp, #8
 8006964:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006966:	463b      	mov	r3, r7
 8006968:	2200      	movs	r2, #0
 800696a:	601a      	str	r2, [r3, #0]
 800696c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800696e:	4b15      	ldr	r3, [pc, #84]	; (80069c4 <MX_TIM6_Init+0x64>)
 8006970:	4a15      	ldr	r2, [pc, #84]	; (80069c8 <MX_TIM6_Init+0x68>)
 8006972:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 89;
 8006974:	4b13      	ldr	r3, [pc, #76]	; (80069c4 <MX_TIM6_Init+0x64>)
 8006976:	2259      	movs	r2, #89	; 0x59
 8006978:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800697a:	4b12      	ldr	r3, [pc, #72]	; (80069c4 <MX_TIM6_Init+0x64>)
 800697c:	2200      	movs	r2, #0
 800697e:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 999;
 8006980:	4b10      	ldr	r3, [pc, #64]	; (80069c4 <MX_TIM6_Init+0x64>)
 8006982:	f240 32e7 	movw	r2, #999	; 0x3e7
 8006986:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8006988:	4b0e      	ldr	r3, [pc, #56]	; (80069c4 <MX_TIM6_Init+0x64>)
 800698a:	2280      	movs	r2, #128	; 0x80
 800698c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800698e:	480d      	ldr	r0, [pc, #52]	; (80069c4 <MX_TIM6_Init+0x64>)
 8006990:	f008 fa8a 	bl	800eea8 <HAL_TIM_Base_Init>
 8006994:	4603      	mov	r3, r0
 8006996:	2b00      	cmp	r3, #0
 8006998:	d001      	beq.n	800699e <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 800699a:	f000 faff 	bl	8006f9c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800699e:	2300      	movs	r3, #0
 80069a0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80069a2:	2300      	movs	r3, #0
 80069a4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80069a6:	463b      	mov	r3, r7
 80069a8:	4619      	mov	r1, r3
 80069aa:	4806      	ldr	r0, [pc, #24]	; (80069c4 <MX_TIM6_Init+0x64>)
 80069ac:	f009 f86a 	bl	800fa84 <HAL_TIMEx_MasterConfigSynchronization>
 80069b0:	4603      	mov	r3, r0
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d001      	beq.n	80069ba <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 80069b6:	f000 faf1 	bl	8006f9c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80069ba:	bf00      	nop
 80069bc:	3708      	adds	r7, #8
 80069be:	46bd      	mov	sp, r7
 80069c0:	bd80      	pop	{r7, pc}
 80069c2:	bf00      	nop
 80069c4:	20026d38 	.word	0x20026d38
 80069c8:	40001000 	.word	0x40001000

080069cc <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 80069cc:	b580      	push	{r7, lr}
 80069ce:	b082      	sub	sp, #8
 80069d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80069d2:	463b      	mov	r3, r7
 80069d4:	2200      	movs	r2, #0
 80069d6:	601a      	str	r2, [r3, #0]
 80069d8:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80069da:	4b14      	ldr	r3, [pc, #80]	; (8006a2c <MX_TIM7_Init+0x60>)
 80069dc:	4a14      	ldr	r2, [pc, #80]	; (8006a30 <MX_TIM7_Init+0x64>)
 80069de:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 179;
 80069e0:	4b12      	ldr	r3, [pc, #72]	; (8006a2c <MX_TIM7_Init+0x60>)
 80069e2:	22b3      	movs	r2, #179	; 0xb3
 80069e4:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80069e6:	4b11      	ldr	r3, [pc, #68]	; (8006a2c <MX_TIM7_Init+0x60>)
 80069e8:	2200      	movs	r2, #0
 80069ea:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 49;
 80069ec:	4b0f      	ldr	r3, [pc, #60]	; (8006a2c <MX_TIM7_Init+0x60>)
 80069ee:	2231      	movs	r2, #49	; 0x31
 80069f0:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80069f2:	4b0e      	ldr	r3, [pc, #56]	; (8006a2c <MX_TIM7_Init+0x60>)
 80069f4:	2280      	movs	r2, #128	; 0x80
 80069f6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80069f8:	480c      	ldr	r0, [pc, #48]	; (8006a2c <MX_TIM7_Init+0x60>)
 80069fa:	f008 fa55 	bl	800eea8 <HAL_TIM_Base_Init>
 80069fe:	4603      	mov	r3, r0
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d001      	beq.n	8006a08 <MX_TIM7_Init+0x3c>
  {
    Error_Handler();
 8006a04:	f000 faca 	bl	8006f9c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006a08:	2300      	movs	r3, #0
 8006a0a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006a0c:	2300      	movs	r3, #0
 8006a0e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8006a10:	463b      	mov	r3, r7
 8006a12:	4619      	mov	r1, r3
 8006a14:	4805      	ldr	r0, [pc, #20]	; (8006a2c <MX_TIM7_Init+0x60>)
 8006a16:	f009 f835 	bl	800fa84 <HAL_TIMEx_MasterConfigSynchronization>
 8006a1a:	4603      	mov	r3, r0
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d001      	beq.n	8006a24 <MX_TIM7_Init+0x58>
  {
    Error_Handler();
 8006a20:	f000 fabc 	bl	8006f9c <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8006a24:	bf00      	nop
 8006a26:	3708      	adds	r7, #8
 8006a28:	46bd      	mov	sp, r7
 8006a2a:	bd80      	pop	{r7, pc}
 8006a2c:	20026edc 	.word	0x20026edc
 8006a30:	40001400 	.word	0x40001400

08006a34 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8006a34:	b580      	push	{r7, lr}
 8006a36:	b08c      	sub	sp, #48	; 0x30
 8006a38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8006a3a:	f107 030c 	add.w	r3, r7, #12
 8006a3e:	2224      	movs	r2, #36	; 0x24
 8006a40:	2100      	movs	r1, #0
 8006a42:	4618      	mov	r0, r3
 8006a44:	f00e fe70 	bl	8015728 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006a48:	1d3b      	adds	r3, r7, #4
 8006a4a:	2200      	movs	r2, #0
 8006a4c:	601a      	str	r2, [r3, #0]
 8006a4e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8006a50:	4b22      	ldr	r3, [pc, #136]	; (8006adc <MX_TIM8_Init+0xa8>)
 8006a52:	4a23      	ldr	r2, [pc, #140]	; (8006ae0 <MX_TIM8_Init+0xac>)
 8006a54:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8006a56:	4b21      	ldr	r3, [pc, #132]	; (8006adc <MX_TIM8_Init+0xa8>)
 8006a58:	2200      	movs	r2, #0
 8006a5a:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 8006a5c:	4b1f      	ldr	r3, [pc, #124]	; (8006adc <MX_TIM8_Init+0xa8>)
 8006a5e:	2210      	movs	r2, #16
 8006a60:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8006a62:	4b1e      	ldr	r3, [pc, #120]	; (8006adc <MX_TIM8_Init+0xa8>)
 8006a64:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006a68:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006a6a:	4b1c      	ldr	r3, [pc, #112]	; (8006adc <MX_TIM8_Init+0xa8>)
 8006a6c:	2200      	movs	r2, #0
 8006a6e:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8006a70:	4b1a      	ldr	r3, [pc, #104]	; (8006adc <MX_TIM8_Init+0xa8>)
 8006a72:	2200      	movs	r2, #0
 8006a74:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006a76:	4b19      	ldr	r3, [pc, #100]	; (8006adc <MX_TIM8_Init+0xa8>)
 8006a78:	2200      	movs	r2, #0
 8006a7a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8006a7c:	2303      	movs	r3, #3
 8006a7e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8006a80:	2300      	movs	r3, #0
 8006a82:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8006a84:	2301      	movs	r3, #1
 8006a86:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8006a88:	2300      	movs	r3, #0
 8006a8a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8006a8c:	2300      	movs	r3, #0
 8006a8e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8006a90:	2300      	movs	r3, #0
 8006a92:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8006a94:	2301      	movs	r3, #1
 8006a96:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8006a98:	2300      	movs	r3, #0
 8006a9a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8006a9c:	2300      	movs	r3, #0
 8006a9e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8006aa0:	f107 030c 	add.w	r3, r7, #12
 8006aa4:	4619      	mov	r1, r3
 8006aa6:	480d      	ldr	r0, [pc, #52]	; (8006adc <MX_TIM8_Init+0xa8>)
 8006aa8:	f008 fab6 	bl	800f018 <HAL_TIM_Encoder_Init>
 8006aac:	4603      	mov	r3, r0
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d001      	beq.n	8006ab6 <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 8006ab2:	f000 fa73 	bl	8006f9c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006ab6:	2300      	movs	r3, #0
 8006ab8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006aba:	2300      	movs	r3, #0
 8006abc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8006abe:	1d3b      	adds	r3, r7, #4
 8006ac0:	4619      	mov	r1, r3
 8006ac2:	4806      	ldr	r0, [pc, #24]	; (8006adc <MX_TIM8_Init+0xa8>)
 8006ac4:	f008 ffde 	bl	800fa84 <HAL_TIMEx_MasterConfigSynchronization>
 8006ac8:	4603      	mov	r3, r0
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d001      	beq.n	8006ad2 <MX_TIM8_Init+0x9e>
  {
    Error_Handler();
 8006ace:	f000 fa65 	bl	8006f9c <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8006ad2:	bf00      	nop
 8006ad4:	3730      	adds	r7, #48	; 0x30
 8006ad6:	46bd      	mov	sp, r7
 8006ad8:	bd80      	pop	{r7, pc}
 8006ada:	bf00      	nop
 8006adc:	20026a5c 	.word	0x20026a5c
 8006ae0:	40010400 	.word	0x40010400

08006ae4 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8006ae4:	b580      	push	{r7, lr}
 8006ae6:	b088      	sub	sp, #32
 8006ae8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM10_Init 0 */

  /* USER CODE END TIM10_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8006aea:	1d3b      	adds	r3, r7, #4
 8006aec:	2200      	movs	r2, #0
 8006aee:	601a      	str	r2, [r3, #0]
 8006af0:	605a      	str	r2, [r3, #4]
 8006af2:	609a      	str	r2, [r3, #8]
 8006af4:	60da      	str	r2, [r3, #12]
 8006af6:	611a      	str	r2, [r3, #16]
 8006af8:	615a      	str	r2, [r3, #20]
 8006afa:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8006afc:	4b1e      	ldr	r3, [pc, #120]	; (8006b78 <MX_TIM10_Init+0x94>)
 8006afe:	4a1f      	ldr	r2, [pc, #124]	; (8006b7c <MX_TIM10_Init+0x98>)
 8006b00:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 1;
 8006b02:	4b1d      	ldr	r3, [pc, #116]	; (8006b78 <MX_TIM10_Init+0x94>)
 8006b04:	2201      	movs	r2, #1
 8006b06:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006b08:	4b1b      	ldr	r3, [pc, #108]	; (8006b78 <MX_TIM10_Init+0x94>)
 8006b0a:	2200      	movs	r2, #0
 8006b0c:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 8999;
 8006b0e:	4b1a      	ldr	r3, [pc, #104]	; (8006b78 <MX_TIM10_Init+0x94>)
 8006b10:	f242 3227 	movw	r2, #8999	; 0x2327
 8006b14:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006b16:	4b18      	ldr	r3, [pc, #96]	; (8006b78 <MX_TIM10_Init+0x94>)
 8006b18:	2200      	movs	r2, #0
 8006b1a:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006b1c:	4b16      	ldr	r3, [pc, #88]	; (8006b78 <MX_TIM10_Init+0x94>)
 8006b1e:	2200      	movs	r2, #0
 8006b20:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8006b22:	4815      	ldr	r0, [pc, #84]	; (8006b78 <MX_TIM10_Init+0x94>)
 8006b24:	f008 f9c0 	bl	800eea8 <HAL_TIM_Base_Init>
 8006b28:	4603      	mov	r3, r0
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d001      	beq.n	8006b32 <MX_TIM10_Init+0x4e>
  {
    Error_Handler();
 8006b2e:	f000 fa35 	bl	8006f9c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 8006b32:	4811      	ldr	r0, [pc, #68]	; (8006b78 <MX_TIM10_Init+0x94>)
 8006b34:	f008 fa07 	bl	800ef46 <HAL_TIM_PWM_Init>
 8006b38:	4603      	mov	r3, r0
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d001      	beq.n	8006b42 <MX_TIM10_Init+0x5e>
  {
    Error_Handler();
 8006b3e:	f000 fa2d 	bl	8006f9c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006b42:	2360      	movs	r3, #96	; 0x60
 8006b44:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8006b46:	2300      	movs	r3, #0
 8006b48:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006b4a:	2300      	movs	r3, #0
 8006b4c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006b4e:	2300      	movs	r3, #0
 8006b50:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006b52:	1d3b      	adds	r3, r7, #4
 8006b54:	2200      	movs	r2, #0
 8006b56:	4619      	mov	r1, r3
 8006b58:	4807      	ldr	r0, [pc, #28]	; (8006b78 <MX_TIM10_Init+0x94>)
 8006b5a:	f008 fc2f 	bl	800f3bc <HAL_TIM_PWM_ConfigChannel>
 8006b5e:	4603      	mov	r3, r0
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d001      	beq.n	8006b68 <MX_TIM10_Init+0x84>
  {
    Error_Handler();
 8006b64:	f000 fa1a 	bl	8006f9c <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */
  HAL_TIM_MspPostInit(&htim10);
 8006b68:	4803      	ldr	r0, [pc, #12]	; (8006b78 <MX_TIM10_Init+0x94>)
 8006b6a:	f000 fe07 	bl	800777c <HAL_TIM_MspPostInit>

}
 8006b6e:	bf00      	nop
 8006b70:	3720      	adds	r7, #32
 8006b72:	46bd      	mov	sp, r7
 8006b74:	bd80      	pop	{r7, pc}
 8006b76:	bf00      	nop
 8006b78:	20026b78 	.word	0x20026b78
 8006b7c:	40014400 	.word	0x40014400

08006b80 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8006b80:	b580      	push	{r7, lr}
 8006b82:	b088      	sub	sp, #32
 8006b84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8006b86:	1d3b      	adds	r3, r7, #4
 8006b88:	2200      	movs	r2, #0
 8006b8a:	601a      	str	r2, [r3, #0]
 8006b8c:	605a      	str	r2, [r3, #4]
 8006b8e:	609a      	str	r2, [r3, #8]
 8006b90:	60da      	str	r2, [r3, #12]
 8006b92:	611a      	str	r2, [r3, #16]
 8006b94:	615a      	str	r2, [r3, #20]
 8006b96:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8006b98:	4b1e      	ldr	r3, [pc, #120]	; (8006c14 <MX_TIM11_Init+0x94>)
 8006b9a:	4a1f      	ldr	r2, [pc, #124]	; (8006c18 <MX_TIM11_Init+0x98>)
 8006b9c:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 1;
 8006b9e:	4b1d      	ldr	r3, [pc, #116]	; (8006c14 <MX_TIM11_Init+0x94>)
 8006ba0:	2201      	movs	r2, #1
 8006ba2:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006ba4:	4b1b      	ldr	r3, [pc, #108]	; (8006c14 <MX_TIM11_Init+0x94>)
 8006ba6:	2200      	movs	r2, #0
 8006ba8:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 8999;
 8006baa:	4b1a      	ldr	r3, [pc, #104]	; (8006c14 <MX_TIM11_Init+0x94>)
 8006bac:	f242 3227 	movw	r2, #8999	; 0x2327
 8006bb0:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006bb2:	4b18      	ldr	r3, [pc, #96]	; (8006c14 <MX_TIM11_Init+0x94>)
 8006bb4:	2200      	movs	r2, #0
 8006bb6:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006bb8:	4b16      	ldr	r3, [pc, #88]	; (8006c14 <MX_TIM11_Init+0x94>)
 8006bba:	2200      	movs	r2, #0
 8006bbc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8006bbe:	4815      	ldr	r0, [pc, #84]	; (8006c14 <MX_TIM11_Init+0x94>)
 8006bc0:	f008 f972 	bl	800eea8 <HAL_TIM_Base_Init>
 8006bc4:	4603      	mov	r3, r0
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d001      	beq.n	8006bce <MX_TIM11_Init+0x4e>
  {
    Error_Handler();
 8006bca:	f000 f9e7 	bl	8006f9c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 8006bce:	4811      	ldr	r0, [pc, #68]	; (8006c14 <MX_TIM11_Init+0x94>)
 8006bd0:	f008 f9b9 	bl	800ef46 <HAL_TIM_PWM_Init>
 8006bd4:	4603      	mov	r3, r0
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d001      	beq.n	8006bde <MX_TIM11_Init+0x5e>
  {
    Error_Handler();
 8006bda:	f000 f9df 	bl	8006f9c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006bde:	2360      	movs	r3, #96	; 0x60
 8006be0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8006be2:	2300      	movs	r3, #0
 8006be4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006be6:	2300      	movs	r3, #0
 8006be8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006bea:	2300      	movs	r3, #0
 8006bec:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006bee:	1d3b      	adds	r3, r7, #4
 8006bf0:	2200      	movs	r2, #0
 8006bf2:	4619      	mov	r1, r3
 8006bf4:	4807      	ldr	r0, [pc, #28]	; (8006c14 <MX_TIM11_Init+0x94>)
 8006bf6:	f008 fbe1 	bl	800f3bc <HAL_TIM_PWM_ConfigChannel>
 8006bfa:	4603      	mov	r3, r0
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d001      	beq.n	8006c04 <MX_TIM11_Init+0x84>
  {
    Error_Handler();
 8006c00:	f000 f9cc 	bl	8006f9c <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */
  HAL_TIM_MspPostInit(&htim11);
 8006c04:	4803      	ldr	r0, [pc, #12]	; (8006c14 <MX_TIM11_Init+0x94>)
 8006c06:	f000 fdb9 	bl	800777c <HAL_TIM_MspPostInit>

}
 8006c0a:	bf00      	nop
 8006c0c:	3720      	adds	r7, #32
 8006c0e:	46bd      	mov	sp, r7
 8006c10:	bd80      	pop	{r7, pc}
 8006c12:	bf00      	nop
 8006c14:	20026c98 	.word	0x20026c98
 8006c18:	40014800 	.word	0x40014800

08006c1c <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 8006c1c:	b580      	push	{r7, lr}
 8006c1e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM13_Init 0 */

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8006c20:	4b0e      	ldr	r3, [pc, #56]	; (8006c5c <MX_TIM13_Init+0x40>)
 8006c22:	4a0f      	ldr	r2, [pc, #60]	; (8006c60 <MX_TIM13_Init+0x44>)
 8006c24:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 89;
 8006c26:	4b0d      	ldr	r3, [pc, #52]	; (8006c5c <MX_TIM13_Init+0x40>)
 8006c28:	2259      	movs	r2, #89	; 0x59
 8006c2a:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006c2c:	4b0b      	ldr	r3, [pc, #44]	; (8006c5c <MX_TIM13_Init+0x40>)
 8006c2e:	2200      	movs	r2, #0
 8006c30:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 9999;
 8006c32:	4b0a      	ldr	r3, [pc, #40]	; (8006c5c <MX_TIM13_Init+0x40>)
 8006c34:	f242 720f 	movw	r2, #9999	; 0x270f
 8006c38:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006c3a:	4b08      	ldr	r3, [pc, #32]	; (8006c5c <MX_TIM13_Init+0x40>)
 8006c3c:	2200      	movs	r2, #0
 8006c3e:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8006c40:	4b06      	ldr	r3, [pc, #24]	; (8006c5c <MX_TIM13_Init+0x40>)
 8006c42:	2280      	movs	r2, #128	; 0x80
 8006c44:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8006c46:	4805      	ldr	r0, [pc, #20]	; (8006c5c <MX_TIM13_Init+0x40>)
 8006c48:	f008 f92e 	bl	800eea8 <HAL_TIM_Base_Init>
 8006c4c:	4603      	mov	r3, r0
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d001      	beq.n	8006c56 <MX_TIM13_Init+0x3a>
  {
    Error_Handler();
 8006c52:	f000 f9a3 	bl	8006f9c <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */

}
 8006c56:	bf00      	nop
 8006c58:	bd80      	pop	{r7, pc}
 8006c5a:	bf00      	nop
 8006c5c:	20026c58 	.word	0x20026c58
 8006c60:	40001c00 	.word	0x40001c00

08006c64 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8006c64:	b580      	push	{r7, lr}
 8006c66:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8006c68:	4b11      	ldr	r3, [pc, #68]	; (8006cb0 <MX_USART2_UART_Init+0x4c>)
 8006c6a:	4a12      	ldr	r2, [pc, #72]	; (8006cb4 <MX_USART2_UART_Init+0x50>)
 8006c6c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8006c6e:	4b10      	ldr	r3, [pc, #64]	; (8006cb0 <MX_USART2_UART_Init+0x4c>)
 8006c70:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8006c74:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8006c76:	4b0e      	ldr	r3, [pc, #56]	; (8006cb0 <MX_USART2_UART_Init+0x4c>)
 8006c78:	2200      	movs	r2, #0
 8006c7a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8006c7c:	4b0c      	ldr	r3, [pc, #48]	; (8006cb0 <MX_USART2_UART_Init+0x4c>)
 8006c7e:	2200      	movs	r2, #0
 8006c80:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8006c82:	4b0b      	ldr	r3, [pc, #44]	; (8006cb0 <MX_USART2_UART_Init+0x4c>)
 8006c84:	2200      	movs	r2, #0
 8006c86:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8006c88:	4b09      	ldr	r3, [pc, #36]	; (8006cb0 <MX_USART2_UART_Init+0x4c>)
 8006c8a:	220c      	movs	r2, #12
 8006c8c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006c8e:	4b08      	ldr	r3, [pc, #32]	; (8006cb0 <MX_USART2_UART_Init+0x4c>)
 8006c90:	2200      	movs	r2, #0
 8006c92:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8006c94:	4b06      	ldr	r3, [pc, #24]	; (8006cb0 <MX_USART2_UART_Init+0x4c>)
 8006c96:	2200      	movs	r2, #0
 8006c98:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8006c9a:	4805      	ldr	r0, [pc, #20]	; (8006cb0 <MX_USART2_UART_Init+0x4c>)
 8006c9c:	f008 ffd4 	bl	800fc48 <HAL_UART_Init>
 8006ca0:	4603      	mov	r3, r0
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d001      	beq.n	8006caa <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8006ca6:	f000 f979 	bl	8006f9c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8006caa:	bf00      	nop
 8006cac:	bd80      	pop	{r7, pc}
 8006cae:	bf00      	nop
 8006cb0:	20026e3c 	.word	0x20026e3c
 8006cb4:	40004400 	.word	0x40004400

08006cb8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8006cb8:	b580      	push	{r7, lr}
 8006cba:	b082      	sub	sp, #8
 8006cbc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8006cbe:	2300      	movs	r3, #0
 8006cc0:	607b      	str	r3, [r7, #4]
 8006cc2:	4b14      	ldr	r3, [pc, #80]	; (8006d14 <MX_DMA_Init+0x5c>)
 8006cc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006cc6:	4a13      	ldr	r2, [pc, #76]	; (8006d14 <MX_DMA_Init+0x5c>)
 8006cc8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8006ccc:	6313      	str	r3, [r2, #48]	; 0x30
 8006cce:	4b11      	ldr	r3, [pc, #68]	; (8006d14 <MX_DMA_Init+0x5c>)
 8006cd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006cd2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006cd6:	607b      	str	r3, [r7, #4]
 8006cd8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8006cda:	2200      	movs	r2, #0
 8006cdc:	2100      	movs	r1, #0
 8006cde:	203a      	movs	r0, #58	; 0x3a
 8006ce0:	f003 fcad 	bl	800a63e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8006ce4:	203a      	movs	r0, #58	; 0x3a
 8006ce6:	f003 fcc6 	bl	800a676 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 8006cea:	2200      	movs	r2, #0
 8006cec:	2100      	movs	r1, #0
 8006cee:	203b      	movs	r0, #59	; 0x3b
 8006cf0:	f003 fca5 	bl	800a63e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8006cf4:	203b      	movs	r0, #59	; 0x3b
 8006cf6:	f003 fcbe 	bl	800a676 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 8006cfa:	2200      	movs	r2, #0
 8006cfc:	2100      	movs	r1, #0
 8006cfe:	2045      	movs	r0, #69	; 0x45
 8006d00:	f003 fc9d 	bl	800a63e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8006d04:	2045      	movs	r0, #69	; 0x45
 8006d06:	f003 fcb6 	bl	800a676 <HAL_NVIC_EnableIRQ>

}
 8006d0a:	bf00      	nop
 8006d0c:	3708      	adds	r7, #8
 8006d0e:	46bd      	mov	sp, r7
 8006d10:	bd80      	pop	{r7, pc}
 8006d12:	bf00      	nop
 8006d14:	40023800 	.word	0x40023800

08006d18 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8006d18:	b580      	push	{r7, lr}
 8006d1a:	b08c      	sub	sp, #48	; 0x30
 8006d1c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006d1e:	f107 031c 	add.w	r3, r7, #28
 8006d22:	2200      	movs	r2, #0
 8006d24:	601a      	str	r2, [r3, #0]
 8006d26:	605a      	str	r2, [r3, #4]
 8006d28:	609a      	str	r2, [r3, #8]
 8006d2a:	60da      	str	r2, [r3, #12]
 8006d2c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8006d2e:	2300      	movs	r3, #0
 8006d30:	61bb      	str	r3, [r7, #24]
 8006d32:	4b94      	ldr	r3, [pc, #592]	; (8006f84 <MX_GPIO_Init+0x26c>)
 8006d34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d36:	4a93      	ldr	r2, [pc, #588]	; (8006f84 <MX_GPIO_Init+0x26c>)
 8006d38:	f043 0310 	orr.w	r3, r3, #16
 8006d3c:	6313      	str	r3, [r2, #48]	; 0x30
 8006d3e:	4b91      	ldr	r3, [pc, #580]	; (8006f84 <MX_GPIO_Init+0x26c>)
 8006d40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d42:	f003 0310 	and.w	r3, r3, #16
 8006d46:	61bb      	str	r3, [r7, #24]
 8006d48:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8006d4a:	2300      	movs	r3, #0
 8006d4c:	617b      	str	r3, [r7, #20]
 8006d4e:	4b8d      	ldr	r3, [pc, #564]	; (8006f84 <MX_GPIO_Init+0x26c>)
 8006d50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d52:	4a8c      	ldr	r2, [pc, #560]	; (8006f84 <MX_GPIO_Init+0x26c>)
 8006d54:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006d58:	6313      	str	r3, [r2, #48]	; 0x30
 8006d5a:	4b8a      	ldr	r3, [pc, #552]	; (8006f84 <MX_GPIO_Init+0x26c>)
 8006d5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d62:	617b      	str	r3, [r7, #20]
 8006d64:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8006d66:	2300      	movs	r3, #0
 8006d68:	613b      	str	r3, [r7, #16]
 8006d6a:	4b86      	ldr	r3, [pc, #536]	; (8006f84 <MX_GPIO_Init+0x26c>)
 8006d6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d6e:	4a85      	ldr	r2, [pc, #532]	; (8006f84 <MX_GPIO_Init+0x26c>)
 8006d70:	f043 0304 	orr.w	r3, r3, #4
 8006d74:	6313      	str	r3, [r2, #48]	; 0x30
 8006d76:	4b83      	ldr	r3, [pc, #524]	; (8006f84 <MX_GPIO_Init+0x26c>)
 8006d78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d7a:	f003 0304 	and.w	r3, r3, #4
 8006d7e:	613b      	str	r3, [r7, #16]
 8006d80:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8006d82:	2300      	movs	r3, #0
 8006d84:	60fb      	str	r3, [r7, #12]
 8006d86:	4b7f      	ldr	r3, [pc, #508]	; (8006f84 <MX_GPIO_Init+0x26c>)
 8006d88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d8a:	4a7e      	ldr	r2, [pc, #504]	; (8006f84 <MX_GPIO_Init+0x26c>)
 8006d8c:	f043 0301 	orr.w	r3, r3, #1
 8006d90:	6313      	str	r3, [r2, #48]	; 0x30
 8006d92:	4b7c      	ldr	r3, [pc, #496]	; (8006f84 <MX_GPIO_Init+0x26c>)
 8006d94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d96:	f003 0301 	and.w	r3, r3, #1
 8006d9a:	60fb      	str	r3, [r7, #12]
 8006d9c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8006d9e:	2300      	movs	r3, #0
 8006da0:	60bb      	str	r3, [r7, #8]
 8006da2:	4b78      	ldr	r3, [pc, #480]	; (8006f84 <MX_GPIO_Init+0x26c>)
 8006da4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006da6:	4a77      	ldr	r2, [pc, #476]	; (8006f84 <MX_GPIO_Init+0x26c>)
 8006da8:	f043 0302 	orr.w	r3, r3, #2
 8006dac:	6313      	str	r3, [r2, #48]	; 0x30
 8006dae:	4b75      	ldr	r3, [pc, #468]	; (8006f84 <MX_GPIO_Init+0x26c>)
 8006db0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006db2:	f003 0302 	and.w	r3, r3, #2
 8006db6:	60bb      	str	r3, [r7, #8]
 8006db8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8006dba:	2300      	movs	r3, #0
 8006dbc:	607b      	str	r3, [r7, #4]
 8006dbe:	4b71      	ldr	r3, [pc, #452]	; (8006f84 <MX_GPIO_Init+0x26c>)
 8006dc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006dc2:	4a70      	ldr	r2, [pc, #448]	; (8006f84 <MX_GPIO_Init+0x26c>)
 8006dc4:	f043 0308 	orr.w	r3, r3, #8
 8006dc8:	6313      	str	r3, [r2, #48]	; 0x30
 8006dca:	4b6e      	ldr	r3, [pc, #440]	; (8006f84 <MX_GPIO_Init+0x26c>)
 8006dcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006dce:	f003 0308 	and.w	r3, r3, #8
 8006dd2:	607b      	str	r3, [r7, #4]
 8006dd4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_14, GPIO_PIN_RESET);
 8006dd6:	2200      	movs	r2, #0
 8006dd8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8006ddc:	486a      	ldr	r0, [pc, #424]	; (8006f88 <MX_GPIO_Init+0x270>)
 8006dde:	f004 f9c3 	bl	800b168 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8006de2:	2200      	movs	r2, #0
 8006de4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8006de8:	4868      	ldr	r0, [pc, #416]	; (8006f8c <MX_GPIO_Init+0x274>)
 8006dea:	f004 f9bd 	bl	800b168 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);
 8006dee:	2200      	movs	r2, #0
 8006df0:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8006df4:	4866      	ldr	r0, [pc, #408]	; (8006f90 <MX_GPIO_Init+0x278>)
 8006df6:	f004 f9b7 	bl	800b168 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8006dfa:	2200      	movs	r2, #0
 8006dfc:	f44f 51f8 	mov.w	r1, #7936	; 0x1f00
 8006e00:	4864      	ldr	r0, [pc, #400]	; (8006f94 <MX_GPIO_Init+0x27c>)
 8006e02:	f004 f9b1 	bl	800b168 <HAL_GPIO_WritePin>
                          |GPIO_PIN_12, GPIO_PIN_RESET);

  /*Configure GPIO pin : PE2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8006e06:	2304      	movs	r3, #4
 8006e08:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006e0a:	2300      	movs	r3, #0
 8006e0c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006e0e:	2300      	movs	r3, #0
 8006e10:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006e12:	f107 031c 	add.w	r3, r7, #28
 8006e16:	4619      	mov	r1, r3
 8006e18:	485b      	ldr	r0, [pc, #364]	; (8006f88 <MX_GPIO_Init+0x270>)
 8006e1a:	f003 ffe3 	bl	800ade4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8006e1e:	230f      	movs	r3, #15
 8006e20:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006e22:	2303      	movs	r3, #3
 8006e24:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006e26:	2300      	movs	r3, #0
 8006e28:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006e2a:	f107 031c 	add.w	r3, r7, #28
 8006e2e:	4619      	mov	r1, r3
 8006e30:	4859      	ldr	r0, [pc, #356]	; (8006f98 <MX_GPIO_Init+0x280>)
 8006e32:	f003 ffd7 	bl	800ade4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8006e36:	23e1      	movs	r3, #225	; 0xe1
 8006e38:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006e3a:	2303      	movs	r3, #3
 8006e3c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006e3e:	2300      	movs	r3, #0
 8006e40:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006e42:	f107 031c 	add.w	r3, r7, #28
 8006e46:	4619      	mov	r1, r3
 8006e48:	4852      	ldr	r0, [pc, #328]	; (8006f94 <MX_GPIO_Init+0x27c>)
 8006e4a:	f003 ffcb 	bl	800ade4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8006e4e:	2303      	movs	r3, #3
 8006e50:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006e52:	2303      	movs	r3, #3
 8006e54:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006e56:	2300      	movs	r3, #0
 8006e58:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006e5a:	f107 031c 	add.w	r3, r7, #28
 8006e5e:	4619      	mov	r1, r3
 8006e60:	484a      	ldr	r0, [pc, #296]	; (8006f8c <MX_GPIO_Init+0x274>)
 8006e62:	f003 ffbf 	bl	800ade4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8006e66:	2304      	movs	r3, #4
 8006e68:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006e6a:	2300      	movs	r3, #0
 8006e6c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006e6e:	2301      	movs	r3, #1
 8006e70:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006e72:	f107 031c 	add.w	r3, r7, #28
 8006e76:	4619      	mov	r1, r3
 8006e78:	4844      	ldr	r0, [pc, #272]	; (8006f8c <MX_GPIO_Init+0x274>)
 8006e7a:	f003 ffb3 	bl	800ade4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE10 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_10;
 8006e7e:	f44f 63b0 	mov.w	r3, #1408	; 0x580
 8006e82:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006e84:	2300      	movs	r3, #0
 8006e86:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006e88:	2301      	movs	r3, #1
 8006e8a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006e8c:	f107 031c 	add.w	r3, r7, #28
 8006e90:	4619      	mov	r1, r3
 8006e92:	483d      	ldr	r0, [pc, #244]	; (8006f88 <MX_GPIO_Init+0x270>)
 8006e94:	f003 ffa6 	bl	800ade4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8006e98:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006e9c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006e9e:	2301      	movs	r3, #1
 8006ea0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006ea2:	2300      	movs	r3, #0
 8006ea4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006ea6:	2300      	movs	r3, #0
 8006ea8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006eaa:	f107 031c 	add.w	r3, r7, #28
 8006eae:	4619      	mov	r1, r3
 8006eb0:	4835      	ldr	r0, [pc, #212]	; (8006f88 <MX_GPIO_Init+0x270>)
 8006eb2:	f003 ff97 	bl	800ade4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8006eb6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006eba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006ebc:	2301      	movs	r3, #1
 8006ebe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006ec0:	2300      	movs	r3, #0
 8006ec2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006ec4:	2300      	movs	r3, #0
 8006ec6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006ec8:	f107 031c 	add.w	r3, r7, #28
 8006ecc:	4619      	mov	r1, r3
 8006ece:	482f      	ldr	r0, [pc, #188]	; (8006f8c <MX_GPIO_Init+0x274>)
 8006ed0:	f003 ff88 	bl	800ade4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8006ed4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006ed8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006eda:	2300      	movs	r3, #0
 8006edc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006ede:	2300      	movs	r3, #0
 8006ee0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006ee2:	f107 031c 	add.w	r3, r7, #28
 8006ee6:	4619      	mov	r1, r3
 8006ee8:	4829      	ldr	r0, [pc, #164]	; (8006f90 <MX_GPIO_Init+0x278>)
 8006eea:	f003 ff7b 	bl	800ade4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8006eee:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006ef2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006ef4:	2301      	movs	r3, #1
 8006ef6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006ef8:	2300      	movs	r3, #0
 8006efa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006efc:	2300      	movs	r3, #0
 8006efe:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006f00:	f107 031c 	add.w	r3, r7, #28
 8006f04:	4619      	mov	r1, r3
 8006f06:	4822      	ldr	r0, [pc, #136]	; (8006f90 <MX_GPIO_Init+0x278>)
 8006f08:	f003 ff6c 	bl	800ade4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8006f0c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006f10:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006f12:	2301      	movs	r3, #1
 8006f14:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006f16:	2301      	movs	r3, #1
 8006f18:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006f1a:	2300      	movs	r3, #0
 8006f1c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006f1e:	f107 031c 	add.w	r3, r7, #28
 8006f22:	4619      	mov	r1, r3
 8006f24:	481a      	ldr	r0, [pc, #104]	; (8006f90 <MX_GPIO_Init+0x278>)
 8006f26:	f003 ff5d 	bl	800ade4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 PA10 PA11
                           PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8006f2a:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8006f2e:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006f30:	2301      	movs	r3, #1
 8006f32:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006f34:	2300      	movs	r3, #0
 8006f36:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006f38:	2300      	movs	r3, #0
 8006f3a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006f3c:	f107 031c 	add.w	r3, r7, #28
 8006f40:	4619      	mov	r1, r3
 8006f42:	4814      	ldr	r0, [pc, #80]	; (8006f94 <MX_GPIO_Init+0x27c>)
 8006f44:	f003 ff4e 	bl	800ade4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8006f48:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006f4c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006f4e:	2300      	movs	r3, #0
 8006f50:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006f52:	2300      	movs	r3, #0
 8006f54:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006f56:	f107 031c 	add.w	r3, r7, #28
 8006f5a:	4619      	mov	r1, r3
 8006f5c:	480d      	ldr	r0, [pc, #52]	; (8006f94 <MX_GPIO_Init+0x27c>)
 8006f5e:	f003 ff41 	bl	800ade4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD0 PD1 PD3 PD4
                           PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4
 8006f62:	239b      	movs	r3, #155	; 0x9b
 8006f64:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006f66:	2300      	movs	r3, #0
 8006f68:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006f6a:	2301      	movs	r3, #1
 8006f6c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006f6e:	f107 031c 	add.w	r3, r7, #28
 8006f72:	4619      	mov	r1, r3
 8006f74:	4806      	ldr	r0, [pc, #24]	; (8006f90 <MX_GPIO_Init+0x278>)
 8006f76:	f003 ff35 	bl	800ade4 <HAL_GPIO_Init>

}
 8006f7a:	bf00      	nop
 8006f7c:	3730      	adds	r7, #48	; 0x30
 8006f7e:	46bd      	mov	sp, r7
 8006f80:	bd80      	pop	{r7, pc}
 8006f82:	bf00      	nop
 8006f84:	40023800 	.word	0x40023800
 8006f88:	40021000 	.word	0x40021000
 8006f8c:	40020400 	.word	0x40020400
 8006f90:	40020c00 	.word	0x40020c00
 8006f94:	40020000 	.word	0x40020000
 8006f98:	40020800 	.word	0x40020800

08006f9c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8006f9c:	b480      	push	{r7}
 8006f9e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8006fa0:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8006fa2:	e7fe      	b.n	8006fa2 <Error_Handler+0x6>

08006fa4 <path_following_initialize>:
  /* End of Outputs for SubSystem: '<Root>/path_following' */
}

/* Model initialize function */
void path_following_initialize(void)
{
 8006fa4:	b480      	push	{r7}
 8006fa6:	af00      	add	r7, sp, #0
  /* (no initialization code required) */
}
 8006fa8:	bf00      	nop
 8006faa:	46bd      	mov	sp, r7
 8006fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fb0:	4770      	bx	lr
	...

08006fb4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8006fb4:	b480      	push	{r7}
 8006fb6:	b083      	sub	sp, #12
 8006fb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006fba:	2300      	movs	r3, #0
 8006fbc:	607b      	str	r3, [r7, #4]
 8006fbe:	4b10      	ldr	r3, [pc, #64]	; (8007000 <HAL_MspInit+0x4c>)
 8006fc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006fc2:	4a0f      	ldr	r2, [pc, #60]	; (8007000 <HAL_MspInit+0x4c>)
 8006fc4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006fc8:	6453      	str	r3, [r2, #68]	; 0x44
 8006fca:	4b0d      	ldr	r3, [pc, #52]	; (8007000 <HAL_MspInit+0x4c>)
 8006fcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006fce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006fd2:	607b      	str	r3, [r7, #4]
 8006fd4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8006fd6:	2300      	movs	r3, #0
 8006fd8:	603b      	str	r3, [r7, #0]
 8006fda:	4b09      	ldr	r3, [pc, #36]	; (8007000 <HAL_MspInit+0x4c>)
 8006fdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fde:	4a08      	ldr	r2, [pc, #32]	; (8007000 <HAL_MspInit+0x4c>)
 8006fe0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006fe4:	6413      	str	r3, [r2, #64]	; 0x40
 8006fe6:	4b06      	ldr	r3, [pc, #24]	; (8007000 <HAL_MspInit+0x4c>)
 8006fe8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006fee:	603b      	str	r3, [r7, #0]
 8006ff0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006ff2:	bf00      	nop
 8006ff4:	370c      	adds	r7, #12
 8006ff6:	46bd      	mov	sp, r7
 8006ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ffc:	4770      	bx	lr
 8006ffe:	bf00      	nop
 8007000:	40023800 	.word	0x40023800

08007004 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8007004:	b580      	push	{r7, lr}
 8007006:	b08c      	sub	sp, #48	; 0x30
 8007008:	af00      	add	r7, sp, #0
 800700a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800700c:	f107 031c 	add.w	r3, r7, #28
 8007010:	2200      	movs	r2, #0
 8007012:	601a      	str	r2, [r3, #0]
 8007014:	605a      	str	r2, [r3, #4]
 8007016:	609a      	str	r2, [r3, #8]
 8007018:	60da      	str	r2, [r3, #12]
 800701a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC2)
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	4a4a      	ldr	r2, [pc, #296]	; (800714c <HAL_ADC_MspInit+0x148>)
 8007022:	4293      	cmp	r3, r2
 8007024:	f040 808e 	bne.w	8007144 <HAL_ADC_MspInit+0x140>
  {
  /* USER CODE BEGIN ADC2_MspInit 0 */

  /* USER CODE END ADC2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC2_CLK_ENABLE();
 8007028:	2300      	movs	r3, #0
 800702a:	61bb      	str	r3, [r7, #24]
 800702c:	4b48      	ldr	r3, [pc, #288]	; (8007150 <HAL_ADC_MspInit+0x14c>)
 800702e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007030:	4a47      	ldr	r2, [pc, #284]	; (8007150 <HAL_ADC_MspInit+0x14c>)
 8007032:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007036:	6453      	str	r3, [r2, #68]	; 0x44
 8007038:	4b45      	ldr	r3, [pc, #276]	; (8007150 <HAL_ADC_MspInit+0x14c>)
 800703a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800703c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007040:	61bb      	str	r3, [r7, #24]
 8007042:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007044:	2300      	movs	r3, #0
 8007046:	617b      	str	r3, [r7, #20]
 8007048:	4b41      	ldr	r3, [pc, #260]	; (8007150 <HAL_ADC_MspInit+0x14c>)
 800704a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800704c:	4a40      	ldr	r2, [pc, #256]	; (8007150 <HAL_ADC_MspInit+0x14c>)
 800704e:	f043 0304 	orr.w	r3, r3, #4
 8007052:	6313      	str	r3, [r2, #48]	; 0x30
 8007054:	4b3e      	ldr	r3, [pc, #248]	; (8007150 <HAL_ADC_MspInit+0x14c>)
 8007056:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007058:	f003 0304 	and.w	r3, r3, #4
 800705c:	617b      	str	r3, [r7, #20]
 800705e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007060:	2300      	movs	r3, #0
 8007062:	613b      	str	r3, [r7, #16]
 8007064:	4b3a      	ldr	r3, [pc, #232]	; (8007150 <HAL_ADC_MspInit+0x14c>)
 8007066:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007068:	4a39      	ldr	r2, [pc, #228]	; (8007150 <HAL_ADC_MspInit+0x14c>)
 800706a:	f043 0301 	orr.w	r3, r3, #1
 800706e:	6313      	str	r3, [r2, #48]	; 0x30
 8007070:	4b37      	ldr	r3, [pc, #220]	; (8007150 <HAL_ADC_MspInit+0x14c>)
 8007072:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007074:	f003 0301 	and.w	r3, r3, #1
 8007078:	613b      	str	r3, [r7, #16]
 800707a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800707c:	2300      	movs	r3, #0
 800707e:	60fb      	str	r3, [r7, #12]
 8007080:	4b33      	ldr	r3, [pc, #204]	; (8007150 <HAL_ADC_MspInit+0x14c>)
 8007082:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007084:	4a32      	ldr	r2, [pc, #200]	; (8007150 <HAL_ADC_MspInit+0x14c>)
 8007086:	f043 0302 	orr.w	r3, r3, #2
 800708a:	6313      	str	r3, [r2, #48]	; 0x30
 800708c:	4b30      	ldr	r3, [pc, #192]	; (8007150 <HAL_ADC_MspInit+0x14c>)
 800708e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007090:	f003 0302 	and.w	r3, r3, #2
 8007094:	60fb      	str	r3, [r7, #12]
 8007096:	68fb      	ldr	r3, [r7, #12]
    PA6     ------> ADC2_IN6
    PA7     ------> ADC2_IN7
    PB0     ------> ADC2_IN8
    PB1     ------> ADC2_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8007098:	230f      	movs	r3, #15
 800709a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800709c:	2303      	movs	r3, #3
 800709e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80070a0:	2300      	movs	r3, #0
 80070a2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80070a4:	f107 031c 	add.w	r3, r7, #28
 80070a8:	4619      	mov	r1, r3
 80070aa:	482a      	ldr	r0, [pc, #168]	; (8007154 <HAL_ADC_MspInit+0x150>)
 80070ac:	f003 fe9a 	bl	800ade4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80070b0:	23ff      	movs	r3, #255	; 0xff
 80070b2:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80070b4:	2303      	movs	r3, #3
 80070b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80070b8:	2300      	movs	r3, #0
 80070ba:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80070bc:	f107 031c 	add.w	r3, r7, #28
 80070c0:	4619      	mov	r1, r3
 80070c2:	4825      	ldr	r0, [pc, #148]	; (8007158 <HAL_ADC_MspInit+0x154>)
 80070c4:	f003 fe8e 	bl	800ade4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80070c8:	2303      	movs	r3, #3
 80070ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80070cc:	2303      	movs	r3, #3
 80070ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80070d0:	2300      	movs	r3, #0
 80070d2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80070d4:	f107 031c 	add.w	r3, r7, #28
 80070d8:	4619      	mov	r1, r3
 80070da:	4820      	ldr	r0, [pc, #128]	; (800715c <HAL_ADC_MspInit+0x158>)
 80070dc:	f003 fe82 	bl	800ade4 <HAL_GPIO_Init>

    /* ADC2 DMA Init */
    /* ADC2 Init */
    hdma_adc2.Instance = DMA2_Stream2;
 80070e0:	4b1f      	ldr	r3, [pc, #124]	; (8007160 <HAL_ADC_MspInit+0x15c>)
 80070e2:	4a20      	ldr	r2, [pc, #128]	; (8007164 <HAL_ADC_MspInit+0x160>)
 80070e4:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 80070e6:	4b1e      	ldr	r3, [pc, #120]	; (8007160 <HAL_ADC_MspInit+0x15c>)
 80070e8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80070ec:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80070ee:	4b1c      	ldr	r3, [pc, #112]	; (8007160 <HAL_ADC_MspInit+0x15c>)
 80070f0:	2200      	movs	r2, #0
 80070f2:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 80070f4:	4b1a      	ldr	r3, [pc, #104]	; (8007160 <HAL_ADC_MspInit+0x15c>)
 80070f6:	2200      	movs	r2, #0
 80070f8:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 80070fa:	4b19      	ldr	r3, [pc, #100]	; (8007160 <HAL_ADC_MspInit+0x15c>)
 80070fc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007100:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8007102:	4b17      	ldr	r3, [pc, #92]	; (8007160 <HAL_ADC_MspInit+0x15c>)
 8007104:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007108:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800710a:	4b15      	ldr	r3, [pc, #84]	; (8007160 <HAL_ADC_MspInit+0x15c>)
 800710c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8007110:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8007112:	4b13      	ldr	r3, [pc, #76]	; (8007160 <HAL_ADC_MspInit+0x15c>)
 8007114:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007118:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_MEDIUM;
 800711a:	4b11      	ldr	r3, [pc, #68]	; (8007160 <HAL_ADC_MspInit+0x15c>)
 800711c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8007120:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8007122:	4b0f      	ldr	r3, [pc, #60]	; (8007160 <HAL_ADC_MspInit+0x15c>)
 8007124:	2200      	movs	r2, #0
 8007126:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8007128:	480d      	ldr	r0, [pc, #52]	; (8007160 <HAL_ADC_MspInit+0x15c>)
 800712a:	f003 fabf 	bl	800a6ac <HAL_DMA_Init>
 800712e:	4603      	mov	r3, r0
 8007130:	2b00      	cmp	r3, #0
 8007132:	d001      	beq.n	8007138 <HAL_ADC_MspInit+0x134>
    {
      Error_Handler();
 8007134:	f7ff ff32 	bl	8006f9c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	4a09      	ldr	r2, [pc, #36]	; (8007160 <HAL_ADC_MspInit+0x15c>)
 800713c:	639a      	str	r2, [r3, #56]	; 0x38
 800713e:	4a08      	ldr	r2, [pc, #32]	; (8007160 <HAL_ADC_MspInit+0x15c>)
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8007144:	bf00      	nop
 8007146:	3730      	adds	r7, #48	; 0x30
 8007148:	46bd      	mov	sp, r7
 800714a:	bd80      	pop	{r7, pc}
 800714c:	40012100 	.word	0x40012100
 8007150:	40023800 	.word	0x40023800
 8007154:	40020800 	.word	0x40020800
 8007158:	40020000 	.word	0x40020000
 800715c:	40020400 	.word	0x40020400
 8007160:	20026e7c 	.word	0x20026e7c
 8007164:	40026440 	.word	0x40026440

08007168 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8007168:	b580      	push	{r7, lr}
 800716a:	b08c      	sub	sp, #48	; 0x30
 800716c:	af00      	add	r7, sp, #0
 800716e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007170:	f107 031c 	add.w	r3, r7, #28
 8007174:	2200      	movs	r2, #0
 8007176:	601a      	str	r2, [r3, #0]
 8007178:	605a      	str	r2, [r3, #4]
 800717a:	609a      	str	r2, [r3, #8]
 800717c:	60da      	str	r2, [r3, #12]
 800717e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	4a32      	ldr	r2, [pc, #200]	; (8007250 <HAL_I2C_MspInit+0xe8>)
 8007186:	4293      	cmp	r3, r2
 8007188:	d12c      	bne.n	80071e4 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800718a:	2300      	movs	r3, #0
 800718c:	61bb      	str	r3, [r7, #24]
 800718e:	4b31      	ldr	r3, [pc, #196]	; (8007254 <HAL_I2C_MspInit+0xec>)
 8007190:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007192:	4a30      	ldr	r2, [pc, #192]	; (8007254 <HAL_I2C_MspInit+0xec>)
 8007194:	f043 0302 	orr.w	r3, r3, #2
 8007198:	6313      	str	r3, [r2, #48]	; 0x30
 800719a:	4b2e      	ldr	r3, [pc, #184]	; (8007254 <HAL_I2C_MspInit+0xec>)
 800719c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800719e:	f003 0302 	and.w	r3, r3, #2
 80071a2:	61bb      	str	r3, [r7, #24]
 80071a4:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80071a6:	23c0      	movs	r3, #192	; 0xc0
 80071a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80071aa:	2312      	movs	r3, #18
 80071ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80071ae:	2301      	movs	r3, #1
 80071b0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80071b2:	2303      	movs	r3, #3
 80071b4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80071b6:	2304      	movs	r3, #4
 80071b8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80071ba:	f107 031c 	add.w	r3, r7, #28
 80071be:	4619      	mov	r1, r3
 80071c0:	4825      	ldr	r0, [pc, #148]	; (8007258 <HAL_I2C_MspInit+0xf0>)
 80071c2:	f003 fe0f 	bl	800ade4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80071c6:	2300      	movs	r3, #0
 80071c8:	617b      	str	r3, [r7, #20]
 80071ca:	4b22      	ldr	r3, [pc, #136]	; (8007254 <HAL_I2C_MspInit+0xec>)
 80071cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071ce:	4a21      	ldr	r2, [pc, #132]	; (8007254 <HAL_I2C_MspInit+0xec>)
 80071d0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80071d4:	6413      	str	r3, [r2, #64]	; 0x40
 80071d6:	4b1f      	ldr	r3, [pc, #124]	; (8007254 <HAL_I2C_MspInit+0xec>)
 80071d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071da:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80071de:	617b      	str	r3, [r7, #20]
 80071e0:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 80071e2:	e031      	b.n	8007248 <HAL_I2C_MspInit+0xe0>
  else if(hi2c->Instance==I2C2)
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	4a1c      	ldr	r2, [pc, #112]	; (800725c <HAL_I2C_MspInit+0xf4>)
 80071ea:	4293      	cmp	r3, r2
 80071ec:	d12c      	bne.n	8007248 <HAL_I2C_MspInit+0xe0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80071ee:	2300      	movs	r3, #0
 80071f0:	613b      	str	r3, [r7, #16]
 80071f2:	4b18      	ldr	r3, [pc, #96]	; (8007254 <HAL_I2C_MspInit+0xec>)
 80071f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071f6:	4a17      	ldr	r2, [pc, #92]	; (8007254 <HAL_I2C_MspInit+0xec>)
 80071f8:	f043 0302 	orr.w	r3, r3, #2
 80071fc:	6313      	str	r3, [r2, #48]	; 0x30
 80071fe:	4b15      	ldr	r3, [pc, #84]	; (8007254 <HAL_I2C_MspInit+0xec>)
 8007200:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007202:	f003 0302 	and.w	r3, r3, #2
 8007206:	613b      	str	r3, [r7, #16]
 8007208:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800720a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800720e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8007210:	2312      	movs	r3, #18
 8007212:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8007214:	2301      	movs	r3, #1
 8007216:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007218:	2303      	movs	r3, #3
 800721a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800721c:	2304      	movs	r3, #4
 800721e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007220:	f107 031c 	add.w	r3, r7, #28
 8007224:	4619      	mov	r1, r3
 8007226:	480c      	ldr	r0, [pc, #48]	; (8007258 <HAL_I2C_MspInit+0xf0>)
 8007228:	f003 fddc 	bl	800ade4 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 800722c:	2300      	movs	r3, #0
 800722e:	60fb      	str	r3, [r7, #12]
 8007230:	4b08      	ldr	r3, [pc, #32]	; (8007254 <HAL_I2C_MspInit+0xec>)
 8007232:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007234:	4a07      	ldr	r2, [pc, #28]	; (8007254 <HAL_I2C_MspInit+0xec>)
 8007236:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800723a:	6413      	str	r3, [r2, #64]	; 0x40
 800723c:	4b05      	ldr	r3, [pc, #20]	; (8007254 <HAL_I2C_MspInit+0xec>)
 800723e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007240:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007244:	60fb      	str	r3, [r7, #12]
 8007246:	68fb      	ldr	r3, [r7, #12]
}
 8007248:	bf00      	nop
 800724a:	3730      	adds	r7, #48	; 0x30
 800724c:	46bd      	mov	sp, r7
 800724e:	bd80      	pop	{r7, pc}
 8007250:	40005400 	.word	0x40005400
 8007254:	40023800 	.word	0x40023800
 8007258:	40020400 	.word	0x40020400
 800725c:	40005800 	.word	0x40005800

08007260 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8007260:	b580      	push	{r7, lr}
 8007262:	b08a      	sub	sp, #40	; 0x28
 8007264:	af00      	add	r7, sp, #0
 8007266:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007268:	f107 0314 	add.w	r3, r7, #20
 800726c:	2200      	movs	r2, #0
 800726e:	601a      	str	r2, [r3, #0]
 8007270:	605a      	str	r2, [r3, #4]
 8007272:	609a      	str	r2, [r3, #8]
 8007274:	60da      	str	r2, [r3, #12]
 8007276:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	4a69      	ldr	r2, [pc, #420]	; (8007424 <HAL_SD_MspInit+0x1c4>)
 800727e:	4293      	cmp	r3, r2
 8007280:	f040 80cb 	bne.w	800741a <HAL_SD_MspInit+0x1ba>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8007284:	2300      	movs	r3, #0
 8007286:	613b      	str	r3, [r7, #16]
 8007288:	4b67      	ldr	r3, [pc, #412]	; (8007428 <HAL_SD_MspInit+0x1c8>)
 800728a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800728c:	4a66      	ldr	r2, [pc, #408]	; (8007428 <HAL_SD_MspInit+0x1c8>)
 800728e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8007292:	6453      	str	r3, [r2, #68]	; 0x44
 8007294:	4b64      	ldr	r3, [pc, #400]	; (8007428 <HAL_SD_MspInit+0x1c8>)
 8007296:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007298:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800729c:	613b      	str	r3, [r7, #16]
 800729e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80072a0:	2300      	movs	r3, #0
 80072a2:	60fb      	str	r3, [r7, #12]
 80072a4:	4b60      	ldr	r3, [pc, #384]	; (8007428 <HAL_SD_MspInit+0x1c8>)
 80072a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072a8:	4a5f      	ldr	r2, [pc, #380]	; (8007428 <HAL_SD_MspInit+0x1c8>)
 80072aa:	f043 0304 	orr.w	r3, r3, #4
 80072ae:	6313      	str	r3, [r2, #48]	; 0x30
 80072b0:	4b5d      	ldr	r3, [pc, #372]	; (8007428 <HAL_SD_MspInit+0x1c8>)
 80072b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072b4:	f003 0304 	and.w	r3, r3, #4
 80072b8:	60fb      	str	r3, [r7, #12]
 80072ba:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80072bc:	2300      	movs	r3, #0
 80072be:	60bb      	str	r3, [r7, #8]
 80072c0:	4b59      	ldr	r3, [pc, #356]	; (8007428 <HAL_SD_MspInit+0x1c8>)
 80072c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072c4:	4a58      	ldr	r2, [pc, #352]	; (8007428 <HAL_SD_MspInit+0x1c8>)
 80072c6:	f043 0308 	orr.w	r3, r3, #8
 80072ca:	6313      	str	r3, [r2, #48]	; 0x30
 80072cc:	4b56      	ldr	r3, [pc, #344]	; (8007428 <HAL_SD_MspInit+0x1c8>)
 80072ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072d0:	f003 0308 	and.w	r3, r3, #8
 80072d4:	60bb      	str	r3, [r7, #8]
 80072d6:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 80072d8:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 80072dc:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80072de:	2302      	movs	r3, #2
 80072e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80072e2:	2300      	movs	r3, #0
 80072e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80072e6:	2303      	movs	r3, #3
 80072e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 80072ea:	230c      	movs	r3, #12
 80072ec:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80072ee:	f107 0314 	add.w	r3, r7, #20
 80072f2:	4619      	mov	r1, r3
 80072f4:	484d      	ldr	r0, [pc, #308]	; (800742c <HAL_SD_MspInit+0x1cc>)
 80072f6:	f003 fd75 	bl	800ade4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80072fa:	2304      	movs	r3, #4
 80072fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80072fe:	2302      	movs	r3, #2
 8007300:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007302:	2300      	movs	r3, #0
 8007304:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007306:	2303      	movs	r3, #3
 8007308:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800730a:	230c      	movs	r3, #12
 800730c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800730e:	f107 0314 	add.w	r3, r7, #20
 8007312:	4619      	mov	r1, r3
 8007314:	4846      	ldr	r0, [pc, #280]	; (8007430 <HAL_SD_MspInit+0x1d0>)
 8007316:	f003 fd65 	bl	800ade4 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 800731a:	4b46      	ldr	r3, [pc, #280]	; (8007434 <HAL_SD_MspInit+0x1d4>)
 800731c:	4a46      	ldr	r2, [pc, #280]	; (8007438 <HAL_SD_MspInit+0x1d8>)
 800731e:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 8007320:	4b44      	ldr	r3, [pc, #272]	; (8007434 <HAL_SD_MspInit+0x1d4>)
 8007322:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8007326:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8007328:	4b42      	ldr	r3, [pc, #264]	; (8007434 <HAL_SD_MspInit+0x1d4>)
 800732a:	2200      	movs	r2, #0
 800732c:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800732e:	4b41      	ldr	r3, [pc, #260]	; (8007434 <HAL_SD_MspInit+0x1d4>)
 8007330:	2200      	movs	r2, #0
 8007332:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 8007334:	4b3f      	ldr	r3, [pc, #252]	; (8007434 <HAL_SD_MspInit+0x1d4>)
 8007336:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800733a:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800733c:	4b3d      	ldr	r3, [pc, #244]	; (8007434 <HAL_SD_MspInit+0x1d4>)
 800733e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8007342:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8007344:	4b3b      	ldr	r3, [pc, #236]	; (8007434 <HAL_SD_MspInit+0x1d4>)
 8007346:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800734a:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 800734c:	4b39      	ldr	r3, [pc, #228]	; (8007434 <HAL_SD_MspInit+0x1d4>)
 800734e:	2220      	movs	r2, #32
 8007350:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8007352:	4b38      	ldr	r3, [pc, #224]	; (8007434 <HAL_SD_MspInit+0x1d4>)
 8007354:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8007358:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800735a:	4b36      	ldr	r3, [pc, #216]	; (8007434 <HAL_SD_MspInit+0x1d4>)
 800735c:	2204      	movs	r2, #4
 800735e:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8007360:	4b34      	ldr	r3, [pc, #208]	; (8007434 <HAL_SD_MspInit+0x1d4>)
 8007362:	2203      	movs	r2, #3
 8007364:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 8007366:	4b33      	ldr	r3, [pc, #204]	; (8007434 <HAL_SD_MspInit+0x1d4>)
 8007368:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800736c:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 800736e:	4b31      	ldr	r3, [pc, #196]	; (8007434 <HAL_SD_MspInit+0x1d4>)
 8007370:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8007374:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 8007376:	482f      	ldr	r0, [pc, #188]	; (8007434 <HAL_SD_MspInit+0x1d4>)
 8007378:	f003 f998 	bl	800a6ac <HAL_DMA_Init>
 800737c:	4603      	mov	r3, r0
 800737e:	2b00      	cmp	r3, #0
 8007380:	d001      	beq.n	8007386 <HAL_SD_MspInit+0x126>
    {
      Error_Handler();
 8007382:	f7ff fe0b 	bl	8006f9c <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	4a2a      	ldr	r2, [pc, #168]	; (8007434 <HAL_SD_MspInit+0x1d4>)
 800738a:	641a      	str	r2, [r3, #64]	; 0x40
 800738c:	4a29      	ldr	r2, [pc, #164]	; (8007434 <HAL_SD_MspInit+0x1d4>)
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 8007392:	4b2a      	ldr	r3, [pc, #168]	; (800743c <HAL_SD_MspInit+0x1dc>)
 8007394:	4a2a      	ldr	r2, [pc, #168]	; (8007440 <HAL_SD_MspInit+0x1e0>)
 8007396:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 8007398:	4b28      	ldr	r3, [pc, #160]	; (800743c <HAL_SD_MspInit+0x1dc>)
 800739a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800739e:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80073a0:	4b26      	ldr	r3, [pc, #152]	; (800743c <HAL_SD_MspInit+0x1dc>)
 80073a2:	2240      	movs	r2, #64	; 0x40
 80073a4:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80073a6:	4b25      	ldr	r3, [pc, #148]	; (800743c <HAL_SD_MspInit+0x1dc>)
 80073a8:	2200      	movs	r2, #0
 80073aa:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 80073ac:	4b23      	ldr	r3, [pc, #140]	; (800743c <HAL_SD_MspInit+0x1dc>)
 80073ae:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80073b2:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80073b4:	4b21      	ldr	r3, [pc, #132]	; (800743c <HAL_SD_MspInit+0x1dc>)
 80073b6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80073ba:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80073bc:	4b1f      	ldr	r3, [pc, #124]	; (800743c <HAL_SD_MspInit+0x1dc>)
 80073be:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80073c2:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 80073c4:	4b1d      	ldr	r3, [pc, #116]	; (800743c <HAL_SD_MspInit+0x1dc>)
 80073c6:	2220      	movs	r2, #32
 80073c8:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80073ca:	4b1c      	ldr	r3, [pc, #112]	; (800743c <HAL_SD_MspInit+0x1dc>)
 80073cc:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80073d0:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80073d2:	4b1a      	ldr	r3, [pc, #104]	; (800743c <HAL_SD_MspInit+0x1dc>)
 80073d4:	2204      	movs	r2, #4
 80073d6:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80073d8:	4b18      	ldr	r3, [pc, #96]	; (800743c <HAL_SD_MspInit+0x1dc>)
 80073da:	2203      	movs	r2, #3
 80073dc:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 80073de:	4b17      	ldr	r3, [pc, #92]	; (800743c <HAL_SD_MspInit+0x1dc>)
 80073e0:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80073e4:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 80073e6:	4b15      	ldr	r3, [pc, #84]	; (800743c <HAL_SD_MspInit+0x1dc>)
 80073e8:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80073ec:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 80073ee:	4813      	ldr	r0, [pc, #76]	; (800743c <HAL_SD_MspInit+0x1dc>)
 80073f0:	f003 f95c 	bl	800a6ac <HAL_DMA_Init>
 80073f4:	4603      	mov	r3, r0
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d001      	beq.n	80073fe <HAL_SD_MspInit+0x19e>
    {
      Error_Handler();
 80073fa:	f7ff fdcf 	bl	8006f9c <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	4a0e      	ldr	r2, [pc, #56]	; (800743c <HAL_SD_MspInit+0x1dc>)
 8007402:	63da      	str	r2, [r3, #60]	; 0x3c
 8007404:	4a0d      	ldr	r2, [pc, #52]	; (800743c <HAL_SD_MspInit+0x1dc>)
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 800740a:	2200      	movs	r2, #0
 800740c:	2100      	movs	r1, #0
 800740e:	2031      	movs	r0, #49	; 0x31
 8007410:	f003 f915 	bl	800a63e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 8007414:	2031      	movs	r0, #49	; 0x31
 8007416:	f003 f92e 	bl	800a676 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 800741a:	bf00      	nop
 800741c:	3728      	adds	r7, #40	; 0x28
 800741e:	46bd      	mov	sp, r7
 8007420:	bd80      	pop	{r7, pc}
 8007422:	bf00      	nop
 8007424:	40012c00 	.word	0x40012c00
 8007428:	40023800 	.word	0x40023800
 800742c:	40020800 	.word	0x40020800
 8007430:	40020c00 	.word	0x40020c00
 8007434:	200269a4 	.word	0x200269a4
 8007438:	40026458 	.word	0x40026458
 800743c:	20026cd8 	.word	0x20026cd8
 8007440:	400264a0 	.word	0x400264a0

08007444 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8007444:	b580      	push	{r7, lr}
 8007446:	b08a      	sub	sp, #40	; 0x28
 8007448:	af00      	add	r7, sp, #0
 800744a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800744c:	f107 0314 	add.w	r3, r7, #20
 8007450:	2200      	movs	r2, #0
 8007452:	601a      	str	r2, [r3, #0]
 8007454:	605a      	str	r2, [r3, #4]
 8007456:	609a      	str	r2, [r3, #8]
 8007458:	60da      	str	r2, [r3, #12]
 800745a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	4a19      	ldr	r2, [pc, #100]	; (80074c8 <HAL_SPI_MspInit+0x84>)
 8007462:	4293      	cmp	r3, r2
 8007464:	d12c      	bne.n	80074c0 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8007466:	2300      	movs	r3, #0
 8007468:	613b      	str	r3, [r7, #16]
 800746a:	4b18      	ldr	r3, [pc, #96]	; (80074cc <HAL_SPI_MspInit+0x88>)
 800746c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800746e:	4a17      	ldr	r2, [pc, #92]	; (80074cc <HAL_SPI_MspInit+0x88>)
 8007470:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007474:	6413      	str	r3, [r2, #64]	; 0x40
 8007476:	4b15      	ldr	r3, [pc, #84]	; (80074cc <HAL_SPI_MspInit+0x88>)
 8007478:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800747a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800747e:	613b      	str	r3, [r7, #16]
 8007480:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007482:	2300      	movs	r3, #0
 8007484:	60fb      	str	r3, [r7, #12]
 8007486:	4b11      	ldr	r3, [pc, #68]	; (80074cc <HAL_SPI_MspInit+0x88>)
 8007488:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800748a:	4a10      	ldr	r2, [pc, #64]	; (80074cc <HAL_SPI_MspInit+0x88>)
 800748c:	f043 0302 	orr.w	r3, r3, #2
 8007490:	6313      	str	r3, [r2, #48]	; 0x30
 8007492:	4b0e      	ldr	r3, [pc, #56]	; (80074cc <HAL_SPI_MspInit+0x88>)
 8007494:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007496:	f003 0302 	and.w	r3, r3, #2
 800749a:	60fb      	str	r3, [r7, #12]
 800749c:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800749e:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80074a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80074a4:	2302      	movs	r3, #2
 80074a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80074a8:	2300      	movs	r3, #0
 80074aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80074ac:	2303      	movs	r3, #3
 80074ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80074b0:	2305      	movs	r3, #5
 80074b2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80074b4:	f107 0314 	add.w	r3, r7, #20
 80074b8:	4619      	mov	r1, r3
 80074ba:	4805      	ldr	r0, [pc, #20]	; (80074d0 <HAL_SPI_MspInit+0x8c>)
 80074bc:	f003 fc92 	bl	800ade4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80074c0:	bf00      	nop
 80074c2:	3728      	adds	r7, #40	; 0x28
 80074c4:	46bd      	mov	sp, r7
 80074c6:	bd80      	pop	{r7, pc}
 80074c8:	40003800 	.word	0x40003800
 80074cc:	40023800 	.word	0x40023800
 80074d0:	40020400 	.word	0x40020400

080074d4 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80074d4:	b580      	push	{r7, lr}
 80074d6:	b08c      	sub	sp, #48	; 0x30
 80074d8:	af00      	add	r7, sp, #0
 80074da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80074dc:	f107 031c 	add.w	r3, r7, #28
 80074e0:	2200      	movs	r2, #0
 80074e2:	601a      	str	r2, [r3, #0]
 80074e4:	605a      	str	r2, [r3, #4]
 80074e6:	609a      	str	r2, [r3, #8]
 80074e8:	60da      	str	r2, [r3, #12]
 80074ea:	611a      	str	r2, [r3, #16]
  if(htim_pwm->Instance==TIM1)
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	4a2d      	ldr	r2, [pc, #180]	; (80075a8 <HAL_TIM_PWM_MspInit+0xd4>)
 80074f2:	4293      	cmp	r3, r2
 80074f4:	d12d      	bne.n	8007552 <HAL_TIM_PWM_MspInit+0x7e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80074f6:	2300      	movs	r3, #0
 80074f8:	61bb      	str	r3, [r7, #24]
 80074fa:	4b2c      	ldr	r3, [pc, #176]	; (80075ac <HAL_TIM_PWM_MspInit+0xd8>)
 80074fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80074fe:	4a2b      	ldr	r2, [pc, #172]	; (80075ac <HAL_TIM_PWM_MspInit+0xd8>)
 8007500:	f043 0301 	orr.w	r3, r3, #1
 8007504:	6453      	str	r3, [r2, #68]	; 0x44
 8007506:	4b29      	ldr	r3, [pc, #164]	; (80075ac <HAL_TIM_PWM_MspInit+0xd8>)
 8007508:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800750a:	f003 0301 	and.w	r3, r3, #1
 800750e:	61bb      	str	r3, [r7, #24]
 8007510:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8007512:	2300      	movs	r3, #0
 8007514:	617b      	str	r3, [r7, #20]
 8007516:	4b25      	ldr	r3, [pc, #148]	; (80075ac <HAL_TIM_PWM_MspInit+0xd8>)
 8007518:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800751a:	4a24      	ldr	r2, [pc, #144]	; (80075ac <HAL_TIM_PWM_MspInit+0xd8>)
 800751c:	f043 0310 	orr.w	r3, r3, #16
 8007520:	6313      	str	r3, [r2, #48]	; 0x30
 8007522:	4b22      	ldr	r3, [pc, #136]	; (80075ac <HAL_TIM_PWM_MspInit+0xd8>)
 8007524:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007526:	f003 0310 	and.w	r3, r3, #16
 800752a:	617b      	str	r3, [r7, #20]
 800752c:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 800752e:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8007532:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007534:	2302      	movs	r3, #2
 8007536:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007538:	2300      	movs	r3, #0
 800753a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800753c:	2300      	movs	r3, #0
 800753e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8007540:	2301      	movs	r3, #1
 8007542:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8007544:	f107 031c 	add.w	r3, r7, #28
 8007548:	4619      	mov	r1, r3
 800754a:	4819      	ldr	r0, [pc, #100]	; (80075b0 <HAL_TIM_PWM_MspInit+0xdc>)
 800754c:	f003 fc4a 	bl	800ade4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8007550:	e026      	b.n	80075a0 <HAL_TIM_PWM_MspInit+0xcc>
  else if(htim_pwm->Instance==TIM3)
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	4a17      	ldr	r2, [pc, #92]	; (80075b4 <HAL_TIM_PWM_MspInit+0xe0>)
 8007558:	4293      	cmp	r3, r2
 800755a:	d10e      	bne.n	800757a <HAL_TIM_PWM_MspInit+0xa6>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800755c:	2300      	movs	r3, #0
 800755e:	613b      	str	r3, [r7, #16]
 8007560:	4b12      	ldr	r3, [pc, #72]	; (80075ac <HAL_TIM_PWM_MspInit+0xd8>)
 8007562:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007564:	4a11      	ldr	r2, [pc, #68]	; (80075ac <HAL_TIM_PWM_MspInit+0xd8>)
 8007566:	f043 0302 	orr.w	r3, r3, #2
 800756a:	6413      	str	r3, [r2, #64]	; 0x40
 800756c:	4b0f      	ldr	r3, [pc, #60]	; (80075ac <HAL_TIM_PWM_MspInit+0xd8>)
 800756e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007570:	f003 0302 	and.w	r3, r3, #2
 8007574:	613b      	str	r3, [r7, #16]
 8007576:	693b      	ldr	r3, [r7, #16]
}
 8007578:	e012      	b.n	80075a0 <HAL_TIM_PWM_MspInit+0xcc>
  else if(htim_pwm->Instance==TIM4)
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	4a0e      	ldr	r2, [pc, #56]	; (80075b8 <HAL_TIM_PWM_MspInit+0xe4>)
 8007580:	4293      	cmp	r3, r2
 8007582:	d10d      	bne.n	80075a0 <HAL_TIM_PWM_MspInit+0xcc>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8007584:	2300      	movs	r3, #0
 8007586:	60fb      	str	r3, [r7, #12]
 8007588:	4b08      	ldr	r3, [pc, #32]	; (80075ac <HAL_TIM_PWM_MspInit+0xd8>)
 800758a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800758c:	4a07      	ldr	r2, [pc, #28]	; (80075ac <HAL_TIM_PWM_MspInit+0xd8>)
 800758e:	f043 0304 	orr.w	r3, r3, #4
 8007592:	6413      	str	r3, [r2, #64]	; 0x40
 8007594:	4b05      	ldr	r3, [pc, #20]	; (80075ac <HAL_TIM_PWM_MspInit+0xd8>)
 8007596:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007598:	f003 0304 	and.w	r3, r3, #4
 800759c:	60fb      	str	r3, [r7, #12]
 800759e:	68fb      	ldr	r3, [r7, #12]
}
 80075a0:	bf00      	nop
 80075a2:	3730      	adds	r7, #48	; 0x30
 80075a4:	46bd      	mov	sp, r7
 80075a6:	bd80      	pop	{r7, pc}
 80075a8:	40010000 	.word	0x40010000
 80075ac:	40023800 	.word	0x40023800
 80075b0:	40021000 	.word	0x40021000
 80075b4:	40000400 	.word	0x40000400
 80075b8:	40000800 	.word	0x40000800

080075bc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80075bc:	b580      	push	{r7, lr}
 80075be:	b088      	sub	sp, #32
 80075c0:	af00      	add	r7, sp, #0
 80075c2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	4a3e      	ldr	r2, [pc, #248]	; (80076c4 <HAL_TIM_Base_MspInit+0x108>)
 80075ca:	4293      	cmp	r3, r2
 80075cc:	d116      	bne.n	80075fc <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80075ce:	2300      	movs	r3, #0
 80075d0:	61fb      	str	r3, [r7, #28]
 80075d2:	4b3d      	ldr	r3, [pc, #244]	; (80076c8 <HAL_TIM_Base_MspInit+0x10c>)
 80075d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075d6:	4a3c      	ldr	r2, [pc, #240]	; (80076c8 <HAL_TIM_Base_MspInit+0x10c>)
 80075d8:	f043 0310 	orr.w	r3, r3, #16
 80075dc:	6413      	str	r3, [r2, #64]	; 0x40
 80075de:	4b3a      	ldr	r3, [pc, #232]	; (80076c8 <HAL_TIM_Base_MspInit+0x10c>)
 80075e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075e2:	f003 0310 	and.w	r3, r3, #16
 80075e6:	61fb      	str	r3, [r7, #28]
 80075e8:	69fb      	ldr	r3, [r7, #28]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 80075ea:	2200      	movs	r2, #0
 80075ec:	2101      	movs	r1, #1
 80075ee:	2036      	movs	r0, #54	; 0x36
 80075f0:	f003 f825 	bl	800a63e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80075f4:	2036      	movs	r0, #54	; 0x36
 80075f6:	f003 f83e 	bl	800a676 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }

}
 80075fa:	e05e      	b.n	80076ba <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM7)
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	4a32      	ldr	r2, [pc, #200]	; (80076cc <HAL_TIM_Base_MspInit+0x110>)
 8007602:	4293      	cmp	r3, r2
 8007604:	d116      	bne.n	8007634 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8007606:	2300      	movs	r3, #0
 8007608:	61bb      	str	r3, [r7, #24]
 800760a:	4b2f      	ldr	r3, [pc, #188]	; (80076c8 <HAL_TIM_Base_MspInit+0x10c>)
 800760c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800760e:	4a2e      	ldr	r2, [pc, #184]	; (80076c8 <HAL_TIM_Base_MspInit+0x10c>)
 8007610:	f043 0320 	orr.w	r3, r3, #32
 8007614:	6413      	str	r3, [r2, #64]	; 0x40
 8007616:	4b2c      	ldr	r3, [pc, #176]	; (80076c8 <HAL_TIM_Base_MspInit+0x10c>)
 8007618:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800761a:	f003 0320 	and.w	r3, r3, #32
 800761e:	61bb      	str	r3, [r7, #24]
 8007620:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8007622:	2200      	movs	r2, #0
 8007624:	2100      	movs	r1, #0
 8007626:	2037      	movs	r0, #55	; 0x37
 8007628:	f003 f809 	bl	800a63e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 800762c:	2037      	movs	r0, #55	; 0x37
 800762e:	f003 f822 	bl	800a676 <HAL_NVIC_EnableIRQ>
}
 8007632:	e042      	b.n	80076ba <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM10)
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	4a25      	ldr	r2, [pc, #148]	; (80076d0 <HAL_TIM_Base_MspInit+0x114>)
 800763a:	4293      	cmp	r3, r2
 800763c:	d10e      	bne.n	800765c <HAL_TIM_Base_MspInit+0xa0>
    __HAL_RCC_TIM10_CLK_ENABLE();
 800763e:	2300      	movs	r3, #0
 8007640:	617b      	str	r3, [r7, #20]
 8007642:	4b21      	ldr	r3, [pc, #132]	; (80076c8 <HAL_TIM_Base_MspInit+0x10c>)
 8007644:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007646:	4a20      	ldr	r2, [pc, #128]	; (80076c8 <HAL_TIM_Base_MspInit+0x10c>)
 8007648:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800764c:	6453      	str	r3, [r2, #68]	; 0x44
 800764e:	4b1e      	ldr	r3, [pc, #120]	; (80076c8 <HAL_TIM_Base_MspInit+0x10c>)
 8007650:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007652:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007656:	617b      	str	r3, [r7, #20]
 8007658:	697b      	ldr	r3, [r7, #20]
}
 800765a:	e02e      	b.n	80076ba <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM11)
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	4a1c      	ldr	r2, [pc, #112]	; (80076d4 <HAL_TIM_Base_MspInit+0x118>)
 8007662:	4293      	cmp	r3, r2
 8007664:	d10e      	bne.n	8007684 <HAL_TIM_Base_MspInit+0xc8>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8007666:	2300      	movs	r3, #0
 8007668:	613b      	str	r3, [r7, #16]
 800766a:	4b17      	ldr	r3, [pc, #92]	; (80076c8 <HAL_TIM_Base_MspInit+0x10c>)
 800766c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800766e:	4a16      	ldr	r2, [pc, #88]	; (80076c8 <HAL_TIM_Base_MspInit+0x10c>)
 8007670:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007674:	6453      	str	r3, [r2, #68]	; 0x44
 8007676:	4b14      	ldr	r3, [pc, #80]	; (80076c8 <HAL_TIM_Base_MspInit+0x10c>)
 8007678:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800767a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800767e:	613b      	str	r3, [r7, #16]
 8007680:	693b      	ldr	r3, [r7, #16]
}
 8007682:	e01a      	b.n	80076ba <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM13)
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	4a13      	ldr	r2, [pc, #76]	; (80076d8 <HAL_TIM_Base_MspInit+0x11c>)
 800768a:	4293      	cmp	r3, r2
 800768c:	d115      	bne.n	80076ba <HAL_TIM_Base_MspInit+0xfe>
    __HAL_RCC_TIM13_CLK_ENABLE();
 800768e:	2300      	movs	r3, #0
 8007690:	60fb      	str	r3, [r7, #12]
 8007692:	4b0d      	ldr	r3, [pc, #52]	; (80076c8 <HAL_TIM_Base_MspInit+0x10c>)
 8007694:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007696:	4a0c      	ldr	r2, [pc, #48]	; (80076c8 <HAL_TIM_Base_MspInit+0x10c>)
 8007698:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800769c:	6413      	str	r3, [r2, #64]	; 0x40
 800769e:	4b0a      	ldr	r3, [pc, #40]	; (80076c8 <HAL_TIM_Base_MspInit+0x10c>)
 80076a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80076a6:	60fb      	str	r3, [r7, #12]
 80076a8:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 80076aa:	2200      	movs	r2, #0
 80076ac:	2100      	movs	r1, #0
 80076ae:	202c      	movs	r0, #44	; 0x2c
 80076b0:	f002 ffc5 	bl	800a63e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 80076b4:	202c      	movs	r0, #44	; 0x2c
 80076b6:	f002 ffde 	bl	800a676 <HAL_NVIC_EnableIRQ>
}
 80076ba:	bf00      	nop
 80076bc:	3720      	adds	r7, #32
 80076be:	46bd      	mov	sp, r7
 80076c0:	bd80      	pop	{r7, pc}
 80076c2:	bf00      	nop
 80076c4:	40001000 	.word	0x40001000
 80076c8:	40023800 	.word	0x40023800
 80076cc:	40001400 	.word	0x40001400
 80076d0:	40014400 	.word	0x40014400
 80076d4:	40014800 	.word	0x40014800
 80076d8:	40001c00 	.word	0x40001c00

080076dc <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80076dc:	b580      	push	{r7, lr}
 80076de:	b08a      	sub	sp, #40	; 0x28
 80076e0:	af00      	add	r7, sp, #0
 80076e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80076e4:	f107 0314 	add.w	r3, r7, #20
 80076e8:	2200      	movs	r2, #0
 80076ea:	601a      	str	r2, [r3, #0]
 80076ec:	605a      	str	r2, [r3, #4]
 80076ee:	609a      	str	r2, [r3, #8]
 80076f0:	60da      	str	r2, [r3, #12]
 80076f2:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM8)
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	4a1d      	ldr	r2, [pc, #116]	; (8007770 <HAL_TIM_Encoder_MspInit+0x94>)
 80076fa:	4293      	cmp	r3, r2
 80076fc:	d133      	bne.n	8007766 <HAL_TIM_Encoder_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 80076fe:	2300      	movs	r3, #0
 8007700:	613b      	str	r3, [r7, #16]
 8007702:	4b1c      	ldr	r3, [pc, #112]	; (8007774 <HAL_TIM_Encoder_MspInit+0x98>)
 8007704:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007706:	4a1b      	ldr	r2, [pc, #108]	; (8007774 <HAL_TIM_Encoder_MspInit+0x98>)
 8007708:	f043 0302 	orr.w	r3, r3, #2
 800770c:	6453      	str	r3, [r2, #68]	; 0x44
 800770e:	4b19      	ldr	r3, [pc, #100]	; (8007774 <HAL_TIM_Encoder_MspInit+0x98>)
 8007710:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007712:	f003 0302 	and.w	r3, r3, #2
 8007716:	613b      	str	r3, [r7, #16]
 8007718:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800771a:	2300      	movs	r3, #0
 800771c:	60fb      	str	r3, [r7, #12]
 800771e:	4b15      	ldr	r3, [pc, #84]	; (8007774 <HAL_TIM_Encoder_MspInit+0x98>)
 8007720:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007722:	4a14      	ldr	r2, [pc, #80]	; (8007774 <HAL_TIM_Encoder_MspInit+0x98>)
 8007724:	f043 0304 	orr.w	r3, r3, #4
 8007728:	6313      	str	r3, [r2, #48]	; 0x30
 800772a:	4b12      	ldr	r3, [pc, #72]	; (8007774 <HAL_TIM_Encoder_MspInit+0x98>)
 800772c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800772e:	f003 0304 	and.w	r3, r3, #4
 8007732:	60fb      	str	r3, [r7, #12]
 8007734:	68fb      	ldr	r3, [r7, #12]
    /**TIM8 GPIO Configuration
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8007736:	23c0      	movs	r3, #192	; 0xc0
 8007738:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800773a:	2302      	movs	r3, #2
 800773c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800773e:	2300      	movs	r3, #0
 8007740:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007742:	2300      	movs	r3, #0
 8007744:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8007746:	2303      	movs	r3, #3
 8007748:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800774a:	f107 0314 	add.w	r3, r7, #20
 800774e:	4619      	mov	r1, r3
 8007750:	4809      	ldr	r0, [pc, #36]	; (8007778 <HAL_TIM_Encoder_MspInit+0x9c>)
 8007752:	f003 fb47 	bl	800ade4 <HAL_GPIO_Init>

    /* TIM8 interrupt Init */
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 8007756:	2200      	movs	r2, #0
 8007758:	2100      	movs	r1, #0
 800775a:	202c      	movs	r0, #44	; 0x2c
 800775c:	f002 ff6f 	bl	800a63e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8007760:	202c      	movs	r0, #44	; 0x2c
 8007762:	f002 ff88 	bl	800a676 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8007766:	bf00      	nop
 8007768:	3728      	adds	r7, #40	; 0x28
 800776a:	46bd      	mov	sp, r7
 800776c:	bd80      	pop	{r7, pc}
 800776e:	bf00      	nop
 8007770:	40010400 	.word	0x40010400
 8007774:	40023800 	.word	0x40023800
 8007778:	40020800 	.word	0x40020800

0800777c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800777c:	b580      	push	{r7, lr}
 800777e:	b08c      	sub	sp, #48	; 0x30
 8007780:	af00      	add	r7, sp, #0
 8007782:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007784:	f107 031c 	add.w	r3, r7, #28
 8007788:	2200      	movs	r2, #0
 800778a:	601a      	str	r2, [r3, #0]
 800778c:	605a      	str	r2, [r3, #4]
 800778e:	609a      	str	r2, [r3, #8]
 8007790:	60da      	str	r2, [r3, #12]
 8007792:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	4a5c      	ldr	r2, [pc, #368]	; (800790c <HAL_TIM_MspPostInit+0x190>)
 800779a:	4293      	cmp	r3, r2
 800779c:	d11f      	bne.n	80077de <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800779e:	2300      	movs	r3, #0
 80077a0:	61bb      	str	r3, [r7, #24]
 80077a2:	4b5b      	ldr	r3, [pc, #364]	; (8007910 <HAL_TIM_MspPostInit+0x194>)
 80077a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077a6:	4a5a      	ldr	r2, [pc, #360]	; (8007910 <HAL_TIM_MspPostInit+0x194>)
 80077a8:	f043 0310 	orr.w	r3, r3, #16
 80077ac:	6313      	str	r3, [r2, #48]	; 0x30
 80077ae:	4b58      	ldr	r3, [pc, #352]	; (8007910 <HAL_TIM_MspPostInit+0x194>)
 80077b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077b2:	f003 0310 	and.w	r3, r3, #16
 80077b6:	61bb      	str	r3, [r7, #24]
 80077b8:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PE13     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 80077ba:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80077be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80077c0:	2302      	movs	r3, #2
 80077c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80077c4:	2300      	movs	r3, #0
 80077c6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80077c8:	2300      	movs	r3, #0
 80077ca:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80077cc:	2301      	movs	r3, #1
 80077ce:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80077d0:	f107 031c 	add.w	r3, r7, #28
 80077d4:	4619      	mov	r1, r3
 80077d6:	484f      	ldr	r0, [pc, #316]	; (8007914 <HAL_TIM_MspPostInit+0x198>)
 80077d8:	f003 fb04 	bl	800ade4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM11_MspPostInit 1 */

  /* USER CODE END TIM11_MspPostInit 1 */
  }

}
 80077dc:	e091      	b.n	8007902 <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM3)
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	4a4d      	ldr	r2, [pc, #308]	; (8007918 <HAL_TIM_MspPostInit+0x19c>)
 80077e4:	4293      	cmp	r3, r2
 80077e6:	d11e      	bne.n	8007826 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80077e8:	2300      	movs	r3, #0
 80077ea:	617b      	str	r3, [r7, #20]
 80077ec:	4b48      	ldr	r3, [pc, #288]	; (8007910 <HAL_TIM_MspPostInit+0x194>)
 80077ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077f0:	4a47      	ldr	r2, [pc, #284]	; (8007910 <HAL_TIM_MspPostInit+0x194>)
 80077f2:	f043 0302 	orr.w	r3, r3, #2
 80077f6:	6313      	str	r3, [r2, #48]	; 0x30
 80077f8:	4b45      	ldr	r3, [pc, #276]	; (8007910 <HAL_TIM_MspPostInit+0x194>)
 80077fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077fc:	f003 0302 	and.w	r3, r3, #2
 8007800:	617b      	str	r3, [r7, #20]
 8007802:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8007804:	2330      	movs	r3, #48	; 0x30
 8007806:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007808:	2302      	movs	r3, #2
 800780a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800780c:	2300      	movs	r3, #0
 800780e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007810:	2300      	movs	r3, #0
 8007812:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8007814:	2302      	movs	r3, #2
 8007816:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007818:	f107 031c 	add.w	r3, r7, #28
 800781c:	4619      	mov	r1, r3
 800781e:	483f      	ldr	r0, [pc, #252]	; (800791c <HAL_TIM_MspPostInit+0x1a0>)
 8007820:	f003 fae0 	bl	800ade4 <HAL_GPIO_Init>
}
 8007824:	e06d      	b.n	8007902 <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM4)
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	4a3d      	ldr	r2, [pc, #244]	; (8007920 <HAL_TIM_MspPostInit+0x1a4>)
 800782c:	4293      	cmp	r3, r2
 800782e:	d11f      	bne.n	8007870 <HAL_TIM_MspPostInit+0xf4>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8007830:	2300      	movs	r3, #0
 8007832:	613b      	str	r3, [r7, #16]
 8007834:	4b36      	ldr	r3, [pc, #216]	; (8007910 <HAL_TIM_MspPostInit+0x194>)
 8007836:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007838:	4a35      	ldr	r2, [pc, #212]	; (8007910 <HAL_TIM_MspPostInit+0x194>)
 800783a:	f043 0308 	orr.w	r3, r3, #8
 800783e:	6313      	str	r3, [r2, #48]	; 0x30
 8007840:	4b33      	ldr	r3, [pc, #204]	; (8007910 <HAL_TIM_MspPostInit+0x194>)
 8007842:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007844:	f003 0308 	and.w	r3, r3, #8
 8007848:	613b      	str	r3, [r7, #16]
 800784a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 800784c:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8007850:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007852:	2302      	movs	r3, #2
 8007854:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007856:	2300      	movs	r3, #0
 8007858:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800785a:	2300      	movs	r3, #0
 800785c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800785e:	2302      	movs	r3, #2
 8007860:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8007862:	f107 031c 	add.w	r3, r7, #28
 8007866:	4619      	mov	r1, r3
 8007868:	482e      	ldr	r0, [pc, #184]	; (8007924 <HAL_TIM_MspPostInit+0x1a8>)
 800786a:	f003 fabb 	bl	800ade4 <HAL_GPIO_Init>
}
 800786e:	e048      	b.n	8007902 <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM10)
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	4a2c      	ldr	r2, [pc, #176]	; (8007928 <HAL_TIM_MspPostInit+0x1ac>)
 8007876:	4293      	cmp	r3, r2
 8007878:	d11f      	bne.n	80078ba <HAL_TIM_MspPostInit+0x13e>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800787a:	2300      	movs	r3, #0
 800787c:	60fb      	str	r3, [r7, #12]
 800787e:	4b24      	ldr	r3, [pc, #144]	; (8007910 <HAL_TIM_MspPostInit+0x194>)
 8007880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007882:	4a23      	ldr	r2, [pc, #140]	; (8007910 <HAL_TIM_MspPostInit+0x194>)
 8007884:	f043 0302 	orr.w	r3, r3, #2
 8007888:	6313      	str	r3, [r2, #48]	; 0x30
 800788a:	4b21      	ldr	r3, [pc, #132]	; (8007910 <HAL_TIM_MspPostInit+0x194>)
 800788c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800788e:	f003 0302 	and.w	r3, r3, #2
 8007892:	60fb      	str	r3, [r7, #12]
 8007894:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8007896:	f44f 7380 	mov.w	r3, #256	; 0x100
 800789a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800789c:	2302      	movs	r3, #2
 800789e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80078a0:	2300      	movs	r3, #0
 80078a2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80078a4:	2300      	movs	r3, #0
 80078a6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 80078a8:	2303      	movs	r3, #3
 80078aa:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80078ac:	f107 031c 	add.w	r3, r7, #28
 80078b0:	4619      	mov	r1, r3
 80078b2:	481a      	ldr	r0, [pc, #104]	; (800791c <HAL_TIM_MspPostInit+0x1a0>)
 80078b4:	f003 fa96 	bl	800ade4 <HAL_GPIO_Init>
}
 80078b8:	e023      	b.n	8007902 <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM11)
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	4a1b      	ldr	r2, [pc, #108]	; (800792c <HAL_TIM_MspPostInit+0x1b0>)
 80078c0:	4293      	cmp	r3, r2
 80078c2:	d11e      	bne.n	8007902 <HAL_TIM_MspPostInit+0x186>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80078c4:	2300      	movs	r3, #0
 80078c6:	60bb      	str	r3, [r7, #8]
 80078c8:	4b11      	ldr	r3, [pc, #68]	; (8007910 <HAL_TIM_MspPostInit+0x194>)
 80078ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078cc:	4a10      	ldr	r2, [pc, #64]	; (8007910 <HAL_TIM_MspPostInit+0x194>)
 80078ce:	f043 0302 	orr.w	r3, r3, #2
 80078d2:	6313      	str	r3, [r2, #48]	; 0x30
 80078d4:	4b0e      	ldr	r3, [pc, #56]	; (8007910 <HAL_TIM_MspPostInit+0x194>)
 80078d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078d8:	f003 0302 	and.w	r3, r3, #2
 80078dc:	60bb      	str	r3, [r7, #8]
 80078de:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80078e0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80078e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80078e6:	2302      	movs	r3, #2
 80078e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80078ea:	2300      	movs	r3, #0
 80078ec:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80078ee:	2300      	movs	r3, #0
 80078f0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 80078f2:	2303      	movs	r3, #3
 80078f4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80078f6:	f107 031c 	add.w	r3, r7, #28
 80078fa:	4619      	mov	r1, r3
 80078fc:	4807      	ldr	r0, [pc, #28]	; (800791c <HAL_TIM_MspPostInit+0x1a0>)
 80078fe:	f003 fa71 	bl	800ade4 <HAL_GPIO_Init>
}
 8007902:	bf00      	nop
 8007904:	3730      	adds	r7, #48	; 0x30
 8007906:	46bd      	mov	sp, r7
 8007908:	bd80      	pop	{r7, pc}
 800790a:	bf00      	nop
 800790c:	40010000 	.word	0x40010000
 8007910:	40023800 	.word	0x40023800
 8007914:	40021000 	.word	0x40021000
 8007918:	40000400 	.word	0x40000400
 800791c:	40020400 	.word	0x40020400
 8007920:	40000800 	.word	0x40000800
 8007924:	40020c00 	.word	0x40020c00
 8007928:	40014400 	.word	0x40014400
 800792c:	40014800 	.word	0x40014800

08007930 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8007930:	b580      	push	{r7, lr}
 8007932:	b08a      	sub	sp, #40	; 0x28
 8007934:	af00      	add	r7, sp, #0
 8007936:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007938:	f107 0314 	add.w	r3, r7, #20
 800793c:	2200      	movs	r2, #0
 800793e:	601a      	str	r2, [r3, #0]
 8007940:	605a      	str	r2, [r3, #4]
 8007942:	609a      	str	r2, [r3, #8]
 8007944:	60da      	str	r2, [r3, #12]
 8007946:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	4a19      	ldr	r2, [pc, #100]	; (80079b4 <HAL_UART_MspInit+0x84>)
 800794e:	4293      	cmp	r3, r2
 8007950:	d12b      	bne.n	80079aa <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8007952:	2300      	movs	r3, #0
 8007954:	613b      	str	r3, [r7, #16]
 8007956:	4b18      	ldr	r3, [pc, #96]	; (80079b8 <HAL_UART_MspInit+0x88>)
 8007958:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800795a:	4a17      	ldr	r2, [pc, #92]	; (80079b8 <HAL_UART_MspInit+0x88>)
 800795c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007960:	6413      	str	r3, [r2, #64]	; 0x40
 8007962:	4b15      	ldr	r3, [pc, #84]	; (80079b8 <HAL_UART_MspInit+0x88>)
 8007964:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007966:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800796a:	613b      	str	r3, [r7, #16]
 800796c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800796e:	2300      	movs	r3, #0
 8007970:	60fb      	str	r3, [r7, #12]
 8007972:	4b11      	ldr	r3, [pc, #68]	; (80079b8 <HAL_UART_MspInit+0x88>)
 8007974:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007976:	4a10      	ldr	r2, [pc, #64]	; (80079b8 <HAL_UART_MspInit+0x88>)
 8007978:	f043 0308 	orr.w	r3, r3, #8
 800797c:	6313      	str	r3, [r2, #48]	; 0x30
 800797e:	4b0e      	ldr	r3, [pc, #56]	; (80079b8 <HAL_UART_MspInit+0x88>)
 8007980:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007982:	f003 0308 	and.w	r3, r3, #8
 8007986:	60fb      	str	r3, [r7, #12]
 8007988:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 800798a:	2360      	movs	r3, #96	; 0x60
 800798c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800798e:	2302      	movs	r3, #2
 8007990:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007992:	2300      	movs	r3, #0
 8007994:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007996:	2303      	movs	r3, #3
 8007998:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800799a:	2307      	movs	r3, #7
 800799c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800799e:	f107 0314 	add.w	r3, r7, #20
 80079a2:	4619      	mov	r1, r3
 80079a4:	4805      	ldr	r0, [pc, #20]	; (80079bc <HAL_UART_MspInit+0x8c>)
 80079a6:	f003 fa1d 	bl	800ade4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80079aa:	bf00      	nop
 80079ac:	3728      	adds	r7, #40	; 0x28
 80079ae:	46bd      	mov	sp, r7
 80079b0:	bd80      	pop	{r7, pc}
 80079b2:	bf00      	nop
 80079b4:	40004400 	.word	0x40004400
 80079b8:	40023800 	.word	0x40023800
 80079bc:	40020c00 	.word	0x40020c00

080079c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80079c0:	b480      	push	{r7}
 80079c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80079c4:	e7fe      	b.n	80079c4 <NMI_Handler+0x4>

080079c6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80079c6:	b480      	push	{r7}
 80079c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80079ca:	e7fe      	b.n	80079ca <HardFault_Handler+0x4>

080079cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80079cc:	b480      	push	{r7}
 80079ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80079d0:	e7fe      	b.n	80079d0 <MemManage_Handler+0x4>

080079d2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80079d2:	b480      	push	{r7}
 80079d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80079d6:	e7fe      	b.n	80079d6 <BusFault_Handler+0x4>

080079d8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80079d8:	b480      	push	{r7}
 80079da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80079dc:	e7fe      	b.n	80079dc <UsageFault_Handler+0x4>

080079de <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80079de:	b480      	push	{r7}
 80079e0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80079e2:	bf00      	nop
 80079e4:	46bd      	mov	sp, r7
 80079e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ea:	4770      	bx	lr

080079ec <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80079ec:	b480      	push	{r7}
 80079ee:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80079f0:	bf00      	nop
 80079f2:	46bd      	mov	sp, r7
 80079f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079f8:	4770      	bx	lr

080079fa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80079fa:	b480      	push	{r7}
 80079fc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80079fe:	bf00      	nop
 8007a00:	46bd      	mov	sp, r7
 8007a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a06:	4770      	bx	lr

08007a08 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8007a08:	b580      	push	{r7, lr}
 8007a0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8007a0c:	f002 f8f6 	bl	8009bfc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8007a10:	bf00      	nop
 8007a12:	bd80      	pop	{r7, pc}

08007a14 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8007a14:	b580      	push	{r7, lr}
 8007a16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8007a18:	4803      	ldr	r0, [pc, #12]	; (8007a28 <TIM8_UP_TIM13_IRQHandler+0x14>)
 8007a1a:	f007 fbc6 	bl	800f1aa <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim13);
 8007a1e:	4803      	ldr	r0, [pc, #12]	; (8007a2c <TIM8_UP_TIM13_IRQHandler+0x18>)
 8007a20:	f007 fbc3 	bl	800f1aa <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 8007a24:	bf00      	nop
 8007a26:	bd80      	pop	{r7, pc}
 8007a28:	20026a5c 	.word	0x20026a5c
 8007a2c:	20026c58 	.word	0x20026c58

08007a30 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 8007a30:	b580      	push	{r7, lr}
 8007a32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 8007a34:	4802      	ldr	r0, [pc, #8]	; (8007a40 <SDIO_IRQHandler+0x10>)
 8007a36:	f005 fc5f 	bl	800d2f8 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 8007a3a:	bf00      	nop
 8007a3c:	bd80      	pop	{r7, pc}
 8007a3e:	bf00      	nop
 8007a40:	20026db8 	.word	0x20026db8

08007a44 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8007a44:	b580      	push	{r7, lr}
 8007a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8007a48:	4802      	ldr	r0, [pc, #8]	; (8007a54 <TIM6_DAC_IRQHandler+0x10>)
 8007a4a:	f007 fbae 	bl	800f1aa <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8007a4e:	bf00      	nop
 8007a50:	bd80      	pop	{r7, pc}
 8007a52:	bf00      	nop
 8007a54:	20026d38 	.word	0x20026d38

08007a58 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8007a58:	b580      	push	{r7, lr}
 8007a5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8007a5c:	4802      	ldr	r0, [pc, #8]	; (8007a68 <TIM7_IRQHandler+0x10>)
 8007a5e:	f007 fba4 	bl	800f1aa <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8007a62:	bf00      	nop
 8007a64:	bd80      	pop	{r7, pc}
 8007a66:	bf00      	nop
 8007a68:	20026edc 	.word	0x20026edc

08007a6c <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8007a6c:	b580      	push	{r7, lr}
 8007a6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8007a70:	4802      	ldr	r0, [pc, #8]	; (8007a7c <DMA2_Stream2_IRQHandler+0x10>)
 8007a72:	f002 ff43 	bl	800a8fc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8007a76:	bf00      	nop
 8007a78:	bd80      	pop	{r7, pc}
 8007a7a:	bf00      	nop
 8007a7c:	20026e7c 	.word	0x20026e7c

08007a80 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8007a80:	b580      	push	{r7, lr}
 8007a82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 8007a84:	4802      	ldr	r0, [pc, #8]	; (8007a90 <DMA2_Stream3_IRQHandler+0x10>)
 8007a86:	f002 ff39 	bl	800a8fc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8007a8a:	bf00      	nop
 8007a8c:	bd80      	pop	{r7, pc}
 8007a8e:	bf00      	nop
 8007a90:	200269a4 	.word	0x200269a4

08007a94 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8007a94:	b580      	push	{r7, lr}
 8007a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 8007a98:	4802      	ldr	r0, [pc, #8]	; (8007aa4 <DMA2_Stream6_IRQHandler+0x10>)
 8007a9a:	f002 ff2f 	bl	800a8fc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8007a9e:	bf00      	nop
 8007aa0:	bd80      	pop	{r7, pc}
 8007aa2:	bf00      	nop
 8007aa4:	20026cd8 	.word	0x20026cd8

08007aa8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8007aa8:	b580      	push	{r7, lr}
 8007aaa:	b086      	sub	sp, #24
 8007aac:	af00      	add	r7, sp, #0
 8007aae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8007ab0:	4a14      	ldr	r2, [pc, #80]	; (8007b04 <_sbrk+0x5c>)
 8007ab2:	4b15      	ldr	r3, [pc, #84]	; (8007b08 <_sbrk+0x60>)
 8007ab4:	1ad3      	subs	r3, r2, r3
 8007ab6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8007ab8:	697b      	ldr	r3, [r7, #20]
 8007aba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8007abc:	4b13      	ldr	r3, [pc, #76]	; (8007b0c <_sbrk+0x64>)
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d102      	bne.n	8007aca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8007ac4:	4b11      	ldr	r3, [pc, #68]	; (8007b0c <_sbrk+0x64>)
 8007ac6:	4a12      	ldr	r2, [pc, #72]	; (8007b10 <_sbrk+0x68>)
 8007ac8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8007aca:	4b10      	ldr	r3, [pc, #64]	; (8007b0c <_sbrk+0x64>)
 8007acc:	681a      	ldr	r2, [r3, #0]
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	4413      	add	r3, r2
 8007ad2:	693a      	ldr	r2, [r7, #16]
 8007ad4:	429a      	cmp	r2, r3
 8007ad6:	d207      	bcs.n	8007ae8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8007ad8:	f00d fdfc 	bl	80156d4 <__errno>
 8007adc:	4602      	mov	r2, r0
 8007ade:	230c      	movs	r3, #12
 8007ae0:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8007ae2:	f04f 33ff 	mov.w	r3, #4294967295
 8007ae6:	e009      	b.n	8007afc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8007ae8:	4b08      	ldr	r3, [pc, #32]	; (8007b0c <_sbrk+0x64>)
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8007aee:	4b07      	ldr	r3, [pc, #28]	; (8007b0c <_sbrk+0x64>)
 8007af0:	681a      	ldr	r2, [r3, #0]
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	4413      	add	r3, r2
 8007af6:	4a05      	ldr	r2, [pc, #20]	; (8007b0c <_sbrk+0x64>)
 8007af8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8007afa:	68fb      	ldr	r3, [r7, #12]
}
 8007afc:	4618      	mov	r0, r3
 8007afe:	3718      	adds	r7, #24
 8007b00:	46bd      	mov	sp, r7
 8007b02:	bd80      	pop	{r7, pc}
 8007b04:	20050000 	.word	0x20050000
 8007b08:	00000800 	.word	0x00000800
 8007b0c:	200002f4 	.word	0x200002f4
 8007b10:	20029030 	.word	0x20029030

08007b14 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8007b14:	b480      	push	{r7}
 8007b16:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8007b18:	4b08      	ldr	r3, [pc, #32]	; (8007b3c <SystemInit+0x28>)
 8007b1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007b1e:	4a07      	ldr	r2, [pc, #28]	; (8007b3c <SystemInit+0x28>)
 8007b20:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007b24:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8007b28:	4b04      	ldr	r3, [pc, #16]	; (8007b3c <SystemInit+0x28>)
 8007b2a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8007b2e:	609a      	str	r2, [r3, #8]
#endif
}
 8007b30:	bf00      	nop
 8007b32:	46bd      	mov	sp, r7
 8007b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b38:	4770      	bx	lr
 8007b3a:	bf00      	nop
 8007b3c:	e000ed00 	.word	0xe000ed00

08007b40 <cppInit>:
		}
	}
}

void cppInit(void)
{
 8007b40:	b598      	push	{r3, r4, r7, lr}
 8007b42:	af00      	add	r7, sp, #0
	lcd_init();
 8007b44:	f7f9 fa68 	bl	8001018 <lcd_init>

	//---------- Buttery Check ----------//
	power_sensor.init();
 8007b48:	483b      	ldr	r0, [pc, #236]	; (8007c38 <cppInit+0xf8>)
 8007b4a:	f7fd fc2f 	bl	80053ac <_ZN11PowerSensor4initEv>
	HAL_Delay(100);
 8007b4e:	2064      	movs	r0, #100	; 0x64
 8007b50:	f002 f874 	bl	8009c3c <HAL_Delay>
	power_sensor.updateValues();
 8007b54:	4838      	ldr	r0, [pc, #224]	; (8007c38 <cppInit+0xf8>)
 8007b56:	f7fd fc37 	bl	80053c8 <_ZN11PowerSensor12updateValuesEv>

	lcd_clear();
 8007b5a:	f7f9 faa1 	bl	80010a0 <lcd_clear>
	lcd_locate(0,0);
 8007b5e:	2100      	movs	r1, #0
 8007b60:	2000      	movs	r0, #0
 8007b62:	f7f9 faad 	bl	80010c0 <lcd_locate>
	lcd_printf("Voltage");
 8007b66:	4835      	ldr	r0, [pc, #212]	; (8007c3c <cppInit+0xfc>)
 8007b68:	f7f9 fad4 	bl	8001114 <lcd_printf>
	lcd_locate(0,1);
 8007b6c:	2101      	movs	r1, #1
 8007b6e:	2000      	movs	r0, #0
 8007b70:	f7f9 faa6 	bl	80010c0 <lcd_locate>
	lcd_printf("%f", power_sensor.getButteryVoltage());
 8007b74:	4830      	ldr	r0, [pc, #192]	; (8007c38 <cppInit+0xf8>)
 8007b76:	f7fd fc51 	bl	800541c <_ZN11PowerSensor17getButteryVoltageEv>
 8007b7a:	ee10 3a10 	vmov	r3, s0
 8007b7e:	4618      	mov	r0, r3
 8007b80:	f7f8 fcfa 	bl	8000578 <__aeabi_f2d>
 8007b84:	4603      	mov	r3, r0
 8007b86:	460c      	mov	r4, r1
 8007b88:	461a      	mov	r2, r3
 8007b8a:	4623      	mov	r3, r4
 8007b8c:	482c      	ldr	r0, [pc, #176]	; (8007c40 <cppInit+0x100>)
 8007b8e:	f7f9 fac1 	bl	8001114 <lcd_printf>
	HAL_Delay(1000);
 8007b92:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8007b96:	f002 f851 	bl	8009c3c <HAL_Delay>

	//if(power_sensor.butteryCheck() == true) batteryLowMode(); //if battery low, informed

	// -----------initialize-------//
	if(logger.sdCardInit() == true){ //sd mount successfull
 8007b9a:	482a      	ldr	r0, [pc, #168]	; (8007c44 <cppInit+0x104>)
 8007b9c:	f7fc fda0 	bl	80046e0 <_ZN6Logger10sdCardInitEv>
 8007ba0:	4603      	mov	r3, r0
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d007      	beq.n	8007bb6 <cppInit+0x76>
		led.fullColor('G');
 8007ba6:	2147      	movs	r1, #71	; 0x47
 8007ba8:	4827      	ldr	r0, [pc, #156]	; (8007c48 <cppInit+0x108>)
 8007baa:	f7fa fb43 	bl	8002234 <_ZN3LED9fullColorEc>
		HAL_Delay(100);
 8007bae:	2064      	movs	r0, #100	; 0x64
 8007bb0:	f002 f844 	bl	8009c3c <HAL_Delay>
 8007bb4:	e006      	b.n	8007bc4 <cppInit+0x84>
	}
	else{ //sd mount fali
		led.fullColor('R');
 8007bb6:	2152      	movs	r1, #82	; 0x52
 8007bb8:	4823      	ldr	r0, [pc, #140]	; (8007c48 <cppInit+0x108>)
 8007bba:	f7fa fb3b 	bl	8002234 <_ZN3LED9fullColorEc>
		HAL_Delay(100);
 8007bbe:	2064      	movs	r0, #100	; 0x64
 8007bc0:	f002 f83c 	bl	8009c3c <HAL_Delay>
	}

	line_sensor.ADCStart();
 8007bc4:	4821      	ldr	r0, [pc, #132]	; (8007c4c <cppInit+0x10c>)
 8007bc6:	f7fa fc91 	bl	80024ec <_ZN10LineSensor8ADCStartEv>
	motor.init();
 8007bca:	4821      	ldr	r0, [pc, #132]	; (8007c50 <cppInit+0x110>)
 8007bcc:	f7fd f8a6 	bl	8004d1c <_ZN5Motor4initEv>
	encoder.init();
 8007bd0:	4820      	ldr	r0, [pc, #128]	; (8007c54 <cppInit+0x114>)
 8007bd2:	f7f9 fc27 	bl	8001424 <_ZN7Encoder4initEv>
	imu.init();
 8007bd6:	4820      	ldr	r0, [pc, #128]	; (8007c58 <cppInit+0x118>)
 8007bd8:	f7fa f8ea 	bl	8001db0 <_ZN3IMU4initEv>
	line_trace.init();
 8007bdc:	481f      	ldr	r0, [pc, #124]	; (8007c5c <cppInit+0x11c>)
 8007bde:	f7fb ff0f 	bl	8003a00 <_ZN9LineTrace4initEv>

	line_sensor.calibration();
 8007be2:	481a      	ldr	r0, [pc, #104]	; (8007c4c <cppInit+0x10c>)
 8007be4:	f7fa fdea 	bl	80027bc <_ZN10LineSensor11calibrationEv>
	HAL_Delay(1000);
 8007be8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8007bec:	f002 f826 	bl	8009c3c <HAL_Delay>

	led.fullColor('M');
 8007bf0:	214d      	movs	r1, #77	; 0x4d
 8007bf2:	4815      	ldr	r0, [pc, #84]	; (8007c48 <cppInit+0x108>)
 8007bf4:	f7fa fb1e 	bl	8002234 <_ZN3LED9fullColorEc>
	imu.calibration();
 8007bf8:	4817      	ldr	r0, [pc, #92]	; (8007c58 <cppInit+0x118>)
 8007bfa:	f7fa f9a3 	bl	8001f44 <_ZN3IMU11calibrationEv>

	//line_trace.setGain(0.0005, 0.000003, 0);
	//line_trace.setGain(0.0005, 0.000002, 0);

	//velocity_ctrl.setVelocityGain(1.8295, 16.1174, 0.025243); //2s
	velocity_ctrl.setVelocityGain(1.0154, 6.5511, 0.0010088); //3s
 8007bfe:	ed9f 1a18 	vldr	s2, [pc, #96]	; 8007c60 <cppInit+0x120>
 8007c02:	eddf 0a18 	vldr	s1, [pc, #96]	; 8007c64 <cppInit+0x124>
 8007c06:	ed9f 0a18 	vldr	s0, [pc, #96]	; 8007c68 <cppInit+0x128>
 8007c0a:	4818      	ldr	r0, [pc, #96]	; (8007c6c <cppInit+0x12c>)
 8007c0c:	f7fe f9cc 	bl	8005fa8 <_ZN12VelocityCtrl15setVelocityGainEfff>

	velocity_ctrl.setOmegaGain(0.060, 0.86816, 0.000); //2s
 8007c10:	ed9f 1a17 	vldr	s2, [pc, #92]	; 8007c70 <cppInit+0x130>
 8007c14:	eddf 0a17 	vldr	s1, [pc, #92]	; 8007c74 <cppInit+0x134>
 8007c18:	ed9f 0a17 	vldr	s0, [pc, #92]	; 8007c78 <cppInit+0x138>
 8007c1c:	4813      	ldr	r0, [pc, #76]	; (8007c6c <cppInit+0x12c>)
 8007c1e:	f7fe f9dc 	bl	8005fda <_ZN12VelocityCtrl12setOmegaGainEfff>


	//encoder.clearDistance();
	odometry.clearPotition();
 8007c22:	4816      	ldr	r0, [pc, #88]	; (8007c7c <cppInit+0x13c>)
 8007c24:	f7fd facc 	bl	80051c0 <_ZN8Odometry13clearPotitionEv>

	path_following.init();
 8007c28:	4815      	ldr	r0, [pc, #84]	; (8007c80 <cppInit+0x140>)
 8007c2a:	f7fd fb63 	bl	80052f4 <_ZN13PathFollowing4initEv>

	esc.init();
 8007c2e:	4815      	ldr	r0, [pc, #84]	; (8007c84 <cppInit+0x144>)
 8007c30:	f7f9 fadc 	bl	80011ec <_ZN3ESC4initEv>

}
 8007c34:	bf00      	nop
 8007c36:	bd98      	pop	{r3, r4, r7, pc}
 8007c38:	2000060c 	.word	0x2000060c
 8007c3c:	08019d0c 	.word	0x08019d0c
 8007c40:	08019d14 	.word	0x08019d14
 8007c44:	2000062c 	.word	0x2000062c
 8007c48:	20000608 	.word	0x20000608
 8007c4c:	200002f8 	.word	0x200002f8
 8007c50:	20000604 	.word	0x20000604
 8007c54:	2001d328 	.word	0x2001d328
 8007c58:	20000618 	.word	0x20000618
 8007c5c:	2001d3cc 	.word	0x2001d3cc
 8007c60:	3a8439b6 	.word	0x3a8439b6
 8007c64:	40d1a29c 	.word	0x40d1a29c
 8007c68:	3f81f8a1 	.word	0x3f81f8a1
 8007c6c:	2001d348 	.word	0x2001d348
 8007c70:	00000000 	.word	0x00000000
 8007c74:	3f5e3fbc 	.word	0x3f5e3fbc
 8007c78:	3d75c28f 	.word	0x3d75c28f
 8007c7c:	2001d388 	.word	0x2001d388
 8007c80:	20020738 	.word	0x20020738
 8007c84:	2001d3c8 	.word	0x2001d3c8

08007c88 <cppFlip1ms>:

void cppFlip1ms(void)
{
 8007c88:	b580      	push	{r7, lr}
 8007c8a:	af00      	add	r7, sp, #0
	line_sensor.updateSensorValues();
 8007c8c:	481e      	ldr	r0, [pc, #120]	; (8007d08 <cppFlip1ms+0x80>)
 8007c8e:	f7fa fc8b 	bl	80025a8 <_ZN10LineSensor18updateSensorValuesEv>
	imu.updateValues();
 8007c92:	481e      	ldr	r0, [pc, #120]	; (8007d0c <cppFlip1ms+0x84>)
 8007c94:	f7fa f8b4 	bl	8001e00 <_ZN3IMU12updateValuesEv>
	encoder.update();
 8007c98:	481d      	ldr	r0, [pc, #116]	; (8007d10 <cppFlip1ms+0x88>)
 8007c9a:	f7f9 fbe5 	bl	8001468 <_ZN7Encoder6updateEv>
	line_trace.flip();
 8007c9e:	481d      	ldr	r0, [pc, #116]	; (8007d14 <cppFlip1ms+0x8c>)
 8007ca0:	f7fc f8e4 	bl	8003e6c <_ZN9LineTrace4flipEv>
	velocity_ctrl.flip();
 8007ca4:	481c      	ldr	r0, [pc, #112]	; (8007d18 <cppFlip1ms+0x90>)
 8007ca6:	f7fe f9b1 	bl	800600c <_ZN12VelocityCtrl4flipEv>
	odometry.flip();
 8007caa:	481c      	ldr	r0, [pc, #112]	; (8007d1c <cppFlip1ms+0x94>)
 8007cac:	f7fd fa6c 	bl	8005188 <_ZN8Odometry4flipEv>
	side_sensor.updateStatus();
 8007cb0:	481b      	ldr	r0, [pc, #108]	; (8007d20 <cppFlip1ms+0x98>)
 8007cb2:	f7fd fc2f 	bl	8005514 <_ZN10SideSensor12updateStatusEv>

	motor.motorCtrl();
 8007cb6:	481b      	ldr	r0, [pc, #108]	; (8007d24 <cppFlip1ms+0x9c>)
 8007cb8:	f7fd f842 	bl	8004d40 <_ZN5Motor9motorCtrlEv>

	logger.storeLog(velocity_ctrl.getCurrentVelocity());
 8007cbc:	4816      	ldr	r0, [pc, #88]	; (8007d18 <cppFlip1ms+0x90>)
 8007cbe:	f7fe f9e7 	bl	8006090 <_ZN12VelocityCtrl18getCurrentVelocityEv>
 8007cc2:	eef0 7a40 	vmov.f32	s15, s0
 8007cc6:	eeb0 0a67 	vmov.f32	s0, s15
 8007cca:	4817      	ldr	r0, [pc, #92]	; (8007d28 <cppFlip1ms+0xa0>)
 8007ccc:	f7fc fd50 	bl	8004770 <_ZN6Logger8storeLogEf>
	//logger.storeLog(imu.getOmega());

	static uint16_t twice_cnt;
	twice_cnt++;
 8007cd0:	4b16      	ldr	r3, [pc, #88]	; (8007d2c <cppFlip1ms+0xa4>)
 8007cd2:	881b      	ldrh	r3, [r3, #0]
 8007cd4:	3301      	adds	r3, #1
 8007cd6:	b29a      	uxth	r2, r3
 8007cd8:	4b14      	ldr	r3, [pc, #80]	; (8007d2c <cppFlip1ms+0xa4>)
 8007cda:	801a      	strh	r2, [r3, #0]
	if(twice_cnt >= 2){ //2ms
 8007cdc:	4b13      	ldr	r3, [pc, #76]	; (8007d2c <cppFlip1ms+0xa4>)
 8007cde:	881b      	ldrh	r3, [r3, #0]
 8007ce0:	2b01      	cmp	r3, #1
 8007ce2:	d90c      	bls.n	8007cfe <cppFlip1ms+0x76>
		sys_ident.inOutputStore(velocity_ctrl.getCurrentVelocity());
 8007ce4:	480c      	ldr	r0, [pc, #48]	; (8007d18 <cppFlip1ms+0x90>)
 8007ce6:	f7fe f9d3 	bl	8006090 <_ZN12VelocityCtrl18getCurrentVelocityEv>
 8007cea:	eef0 7a40 	vmov.f32	s15, s0
 8007cee:	eeb0 0a67 	vmov.f32	s0, s15
 8007cf2:	480f      	ldr	r0, [pc, #60]	; (8007d30 <cppFlip1ms+0xa8>)
 8007cf4:	f7fd ff26 	bl	8005b44 <_ZN20SystemIdentification13inOutputStoreEf>
		twice_cnt = 0;
 8007cf8:	4b0c      	ldr	r3, [pc, #48]	; (8007d2c <cppFlip1ms+0xa4>)
 8007cfa:	2200      	movs	r2, #0
 8007cfc:	801a      	strh	r2, [r3, #0]

	//mon_cnt = twice_cnt;
	/*
	*/

	encoder.clear();
 8007cfe:	4804      	ldr	r0, [pc, #16]	; (8007d10 <cppFlip1ms+0x88>)
 8007d00:	f7f9 fc9c 	bl	800163c <_ZN7Encoder5clearEv>

	//Buttery Check
	//power_sensor.updateValues();
	//if(power_sensor.butteryCheck() == true) led.fullColor('R');

}
 8007d04:	bf00      	nop
 8007d06:	bd80      	pop	{r7, pc}
 8007d08:	200002f8 	.word	0x200002f8
 8007d0c:	20000618 	.word	0x20000618
 8007d10:	2001d328 	.word	0x2001d328
 8007d14:	2001d3cc 	.word	0x2001d3cc
 8007d18:	2001d348 	.word	0x2001d348
 8007d1c:	2001d388 	.word	0x2001d388
 8007d20:	200005f0 	.word	0x200005f0
 8007d24:	20000604 	.word	0x20000604
 8007d28:	2000062c 	.word	0x2000062c
 8007d2c:	200245e0 	.word	0x200245e0
 8007d30:	20020528 	.word	0x20020528

08007d34 <cppFlip100ns>:

void cppFlip100ns(void)
{
 8007d34:	b580      	push	{r7, lr}
 8007d36:	af00      	add	r7, sp, #0
	line_sensor.storeSensorValues();
 8007d38:	4802      	ldr	r0, [pc, #8]	; (8007d44 <cppFlip100ns+0x10>)
 8007d3a:	f7fa fbe7 	bl	800250c <_ZN10LineSensor17storeSensorValuesEv>
}
 8007d3e:	bf00      	nop
 8007d40:	bd80      	pop	{r7, pc}
 8007d42:	bf00      	nop
 8007d44:	200002f8 	.word	0x200002f8

08007d48 <cppFlip10ms>:

void cppFlip10ms(void)
{
 8007d48:	b580      	push	{r7, lr}
 8007d4a:	af00      	add	r7, sp, #0
	static uint16_t twice_cnt;
	twice_cnt++;
 8007d4c:	4b10      	ldr	r3, [pc, #64]	; (8007d90 <cppFlip10ms+0x48>)
 8007d4e:	881b      	ldrh	r3, [r3, #0]
 8007d50:	3301      	adds	r3, #1
 8007d52:	b29a      	uxth	r2, r3
 8007d54:	4b0e      	ldr	r3, [pc, #56]	; (8007d90 <cppFlip10ms+0x48>)
 8007d56:	801a      	strh	r2, [r3, #0]
	if(twice_cnt >= 17){ //170ms
 8007d58:	4b0d      	ldr	r3, [pc, #52]	; (8007d90 <cppFlip10ms+0x48>)
 8007d5a:	881b      	ldrh	r3, [r3, #0]
 8007d5c:	2b10      	cmp	r3, #16
 8007d5e:	d905      	bls.n	8007d6c <cppFlip10ms+0x24>
		sys_ident.updateMsig();
 8007d60:	480c      	ldr	r0, [pc, #48]	; (8007d94 <cppFlip10ms+0x4c>)
 8007d62:	f7fd ff2b 	bl	8005bbc <_ZN20SystemIdentification10updateMsigEv>
		twice_cnt = 0;
 8007d66:	4b0a      	ldr	r3, [pc, #40]	; (8007d90 <cppFlip10ms+0x48>)
 8007d68:	2200      	movs	r2, #0
 8007d6a:	801a      	strh	r2, [r3, #0]
	}

	logger.storeLogInt(motor.getLeftCounterPeriod());
 8007d6c:	480a      	ldr	r0, [pc, #40]	; (8007d98 <cppFlip10ms+0x50>)
 8007d6e:	f7fd f8a9 	bl	8004ec4 <_ZN5Motor20getLeftCounterPeriodEv>
 8007d72:	4603      	mov	r3, r0
 8007d74:	4619      	mov	r1, r3
 8007d76:	4809      	ldr	r0, [pc, #36]	; (8007d9c <cppFlip10ms+0x54>)
 8007d78:	f7fc fd6d 	bl	8004856 <_ZN6Logger11storeLogIntEs>
	logger.storeLog2Int(motor.getRightCounterPeriod());
 8007d7c:	4806      	ldr	r0, [pc, #24]	; (8007d98 <cppFlip10ms+0x50>)
 8007d7e:	f7fd f8ae 	bl	8004ede <_ZN5Motor21getRightCounterPeriodEv>
 8007d82:	4603      	mov	r3, r0
 8007d84:	4619      	mov	r1, r3
 8007d86:	4805      	ldr	r0, [pc, #20]	; (8007d9c <cppFlip10ms+0x54>)
 8007d88:	f7fc fd9f 	bl	80048ca <_ZN6Logger12storeLog2IntEs>
		path_following.flip();
	}
	velocity_ctrl.setVelocity(path_following.getV(), path_following.getW());
	*/

}
 8007d8c:	bf00      	nop
 8007d8e:	bd80      	pop	{r7, pc}
 8007d90:	200245e2 	.word	0x200245e2
 8007d94:	20020528 	.word	0x20020528
 8007d98:	20000604 	.word	0x20000604
 8007d9c:	2000062c 	.word	0x2000062c

08007da0 <cppLoop>:
{
	//side_sensor.updateStatus(gpio_pin);
}

void cppLoop(void)
{
 8007da0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007da2:	b085      	sub	sp, #20
 8007da4:	af02      	add	r7, sp, #8
	static int16_t selector;
	static int16_t selector_acc, selector_acc2;
	static int16_t selector_vel, selector_vel2;

	static float adj_kp = line_trace.getKp();
 8007da6:	4baf      	ldr	r3, [pc, #700]	; (8008064 <cppLoop+0x2c4>)
 8007da8:	781b      	ldrb	r3, [r3, #0]
 8007daa:	f3bf 8f5b 	dmb	ish
 8007dae:	b2db      	uxtb	r3, r3
 8007db0:	f003 0301 	and.w	r3, r3, #1
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	bf0c      	ite	eq
 8007db8:	2301      	moveq	r3, #1
 8007dba:	2300      	movne	r3, #0
 8007dbc:	b2db      	uxtb	r3, r3
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d015      	beq.n	8007dee <cppLoop+0x4e>
 8007dc2:	48a8      	ldr	r0, [pc, #672]	; (8008064 <cppLoop+0x2c4>)
 8007dc4:	f00c fc1f 	bl	8014606 <__cxa_guard_acquire>
 8007dc8:	4603      	mov	r3, r0
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	bf14      	ite	ne
 8007dce:	2301      	movne	r3, #1
 8007dd0:	2300      	moveq	r3, #0
 8007dd2:	b2db      	uxtb	r3, r3
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d00a      	beq.n	8007dee <cppLoop+0x4e>
 8007dd8:	48a3      	ldr	r0, [pc, #652]	; (8008068 <cppLoop+0x2c8>)
 8007dda:	f7fb feee 	bl	8003bba <_ZN9LineTrace5getKpEv>
 8007dde:	eef0 7a40 	vmov.f32	s15, s0
 8007de2:	4ba2      	ldr	r3, [pc, #648]	; (800806c <cppLoop+0x2cc>)
 8007de4:	edc3 7a00 	vstr	s15, [r3]
 8007de8:	489e      	ldr	r0, [pc, #632]	; (8008064 <cppLoop+0x2c4>)
 8007dea:	f00c fc18 	bl	801461e <__cxa_guard_release>
	static float adj_ki= line_trace.getKi();
 8007dee:	4ba0      	ldr	r3, [pc, #640]	; (8008070 <cppLoop+0x2d0>)
 8007df0:	781b      	ldrb	r3, [r3, #0]
 8007df2:	f3bf 8f5b 	dmb	ish
 8007df6:	b2db      	uxtb	r3, r3
 8007df8:	f003 0301 	and.w	r3, r3, #1
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	bf0c      	ite	eq
 8007e00:	2301      	moveq	r3, #1
 8007e02:	2300      	movne	r3, #0
 8007e04:	b2db      	uxtb	r3, r3
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d015      	beq.n	8007e36 <cppLoop+0x96>
 8007e0a:	4899      	ldr	r0, [pc, #612]	; (8008070 <cppLoop+0x2d0>)
 8007e0c:	f00c fbfb 	bl	8014606 <__cxa_guard_acquire>
 8007e10:	4603      	mov	r3, r0
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	bf14      	ite	ne
 8007e16:	2301      	movne	r3, #1
 8007e18:	2300      	moveq	r3, #0
 8007e1a:	b2db      	uxtb	r3, r3
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d00a      	beq.n	8007e36 <cppLoop+0x96>
 8007e20:	4891      	ldr	r0, [pc, #580]	; (8008068 <cppLoop+0x2c8>)
 8007e22:	f7fb fed9 	bl	8003bd8 <_ZN9LineTrace5getKiEv>
 8007e26:	eef0 7a40 	vmov.f32	s15, s0
 8007e2a:	4b92      	ldr	r3, [pc, #584]	; (8008074 <cppLoop+0x2d4>)
 8007e2c:	edc3 7a00 	vstr	s15, [r3]
 8007e30:	488f      	ldr	r0, [pc, #572]	; (8008070 <cppLoop+0x2d0>)
 8007e32:	f00c fbf4 	bl	801461e <__cxa_guard_release>
	static float adj_kd = line_trace.getKd();
 8007e36:	4b90      	ldr	r3, [pc, #576]	; (8008078 <cppLoop+0x2d8>)
 8007e38:	781b      	ldrb	r3, [r3, #0]
 8007e3a:	f3bf 8f5b 	dmb	ish
 8007e3e:	b2db      	uxtb	r3, r3
 8007e40:	f003 0301 	and.w	r3, r3, #1
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	bf0c      	ite	eq
 8007e48:	2301      	moveq	r3, #1
 8007e4a:	2300      	movne	r3, #0
 8007e4c:	b2db      	uxtb	r3, r3
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d015      	beq.n	8007e7e <cppLoop+0xde>
 8007e52:	4889      	ldr	r0, [pc, #548]	; (8008078 <cppLoop+0x2d8>)
 8007e54:	f00c fbd7 	bl	8014606 <__cxa_guard_acquire>
 8007e58:	4603      	mov	r3, r0
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	bf14      	ite	ne
 8007e5e:	2301      	movne	r3, #1
 8007e60:	2300      	moveq	r3, #0
 8007e62:	b2db      	uxtb	r3, r3
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d00a      	beq.n	8007e7e <cppLoop+0xde>
 8007e68:	487f      	ldr	r0, [pc, #508]	; (8008068 <cppLoop+0x2c8>)
 8007e6a:	f7fb fec4 	bl	8003bf6 <_ZN9LineTrace5getKdEv>
 8007e6e:	eef0 7a40 	vmov.f32	s15, s0
 8007e72:	4b82      	ldr	r3, [pc, #520]	; (800807c <cppLoop+0x2dc>)
 8007e74:	edc3 7a00 	vstr	s15, [r3]
 8007e78:	487f      	ldr	r0, [pc, #508]	; (8008078 <cppLoop+0x2d8>)
 8007e7a:	f00c fbd0 	bl	801461e <__cxa_guard_release>

	static float adj_velocity = line_trace.getTargetVelocity();
 8007e7e:	4b80      	ldr	r3, [pc, #512]	; (8008080 <cppLoop+0x2e0>)
 8007e80:	781b      	ldrb	r3, [r3, #0]
 8007e82:	f3bf 8f5b 	dmb	ish
 8007e86:	b2db      	uxtb	r3, r3
 8007e88:	f003 0301 	and.w	r3, r3, #1
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	bf0c      	ite	eq
 8007e90:	2301      	moveq	r3, #1
 8007e92:	2300      	movne	r3, #0
 8007e94:	b2db      	uxtb	r3, r3
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d015      	beq.n	8007ec6 <cppLoop+0x126>
 8007e9a:	4879      	ldr	r0, [pc, #484]	; (8008080 <cppLoop+0x2e0>)
 8007e9c:	f00c fbb3 	bl	8014606 <__cxa_guard_acquire>
 8007ea0:	4603      	mov	r3, r0
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	bf14      	ite	ne
 8007ea6:	2301      	movne	r3, #1
 8007ea8:	2300      	moveq	r3, #0
 8007eaa:	b2db      	uxtb	r3, r3
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d00a      	beq.n	8007ec6 <cppLoop+0x126>
 8007eb0:	486d      	ldr	r0, [pc, #436]	; (8008068 <cppLoop+0x2c8>)
 8007eb2:	f7fb ff0e 	bl	8003cd2 <_ZN9LineTrace17getTargetVelocityEv>
 8007eb6:	eef0 7a40 	vmov.f32	s15, s0
 8007eba:	4b72      	ldr	r3, [pc, #456]	; (8008084 <cppLoop+0x2e4>)
 8007ebc:	edc3 7a00 	vstr	s15, [r3]
 8007ec0:	486f      	ldr	r0, [pc, #444]	; (8008080 <cppLoop+0x2e0>)
 8007ec2:	f00c fbac 	bl	801461e <__cxa_guard_release>
	static float adj_max_velocity = line_trace.getMaxVelocity();
 8007ec6:	4b70      	ldr	r3, [pc, #448]	; (8008088 <cppLoop+0x2e8>)
 8007ec8:	781b      	ldrb	r3, [r3, #0]
 8007eca:	f3bf 8f5b 	dmb	ish
 8007ece:	b2db      	uxtb	r3, r3
 8007ed0:	f003 0301 	and.w	r3, r3, #1
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	bf0c      	ite	eq
 8007ed8:	2301      	moveq	r3, #1
 8007eda:	2300      	movne	r3, #0
 8007edc:	b2db      	uxtb	r3, r3
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d015      	beq.n	8007f0e <cppLoop+0x16e>
 8007ee2:	4869      	ldr	r0, [pc, #420]	; (8008088 <cppLoop+0x2e8>)
 8007ee4:	f00c fb8f 	bl	8014606 <__cxa_guard_acquire>
 8007ee8:	4603      	mov	r3, r0
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	bf14      	ite	ne
 8007eee:	2301      	movne	r3, #1
 8007ef0:	2300      	moveq	r3, #0
 8007ef2:	b2db      	uxtb	r3, r3
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d00a      	beq.n	8007f0e <cppLoop+0x16e>
 8007ef8:	485b      	ldr	r0, [pc, #364]	; (8008068 <cppLoop+0x2c8>)
 8007efa:	f7fb fefa 	bl	8003cf2 <_ZN9LineTrace14getMaxVelocityEv>
 8007efe:	eef0 7a40 	vmov.f32	s15, s0
 8007f02:	4b62      	ldr	r3, [pc, #392]	; (800808c <cppLoop+0x2ec>)
 8007f04:	edc3 7a00 	vstr	s15, [r3]
 8007f08:	485f      	ldr	r0, [pc, #380]	; (8008088 <cppLoop+0x2e8>)
 8007f0a:	f00c fb88 	bl	801461e <__cxa_guard_release>
	static float adj_max_velocity2 = line_trace.getMaxVelocity2();
 8007f0e:	4b60      	ldr	r3, [pc, #384]	; (8008090 <cppLoop+0x2f0>)
 8007f10:	781b      	ldrb	r3, [r3, #0]
 8007f12:	f3bf 8f5b 	dmb	ish
 8007f16:	b2db      	uxtb	r3, r3
 8007f18:	f003 0301 	and.w	r3, r3, #1
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	bf0c      	ite	eq
 8007f20:	2301      	moveq	r3, #1
 8007f22:	2300      	movne	r3, #0
 8007f24:	b2db      	uxtb	r3, r3
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	d015      	beq.n	8007f56 <cppLoop+0x1b6>
 8007f2a:	4859      	ldr	r0, [pc, #356]	; (8008090 <cppLoop+0x2f0>)
 8007f2c:	f00c fb6b 	bl	8014606 <__cxa_guard_acquire>
 8007f30:	4603      	mov	r3, r0
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	bf14      	ite	ne
 8007f36:	2301      	movne	r3, #1
 8007f38:	2300      	moveq	r3, #0
 8007f3a:	b2db      	uxtb	r3, r3
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d00a      	beq.n	8007f56 <cppLoop+0x1b6>
 8007f40:	4849      	ldr	r0, [pc, #292]	; (8008068 <cppLoop+0x2c8>)
 8007f42:	f7fb fee6 	bl	8003d12 <_ZN9LineTrace15getMaxVelocity2Ev>
 8007f46:	eef0 7a40 	vmov.f32	s15, s0
 8007f4a:	4b52      	ldr	r3, [pc, #328]	; (8008094 <cppLoop+0x2f4>)
 8007f4c:	edc3 7a00 	vstr	s15, [r3]
 8007f50:	484f      	ldr	r0, [pc, #316]	; (8008090 <cppLoop+0x2f0>)
 8007f52:	f00c fb64 	bl	801461e <__cxa_guard_release>
	static float adj_min_velocity = line_trace.getMinVelocity();
 8007f56:	4b50      	ldr	r3, [pc, #320]	; (8008098 <cppLoop+0x2f8>)
 8007f58:	781b      	ldrb	r3, [r3, #0]
 8007f5a:	f3bf 8f5b 	dmb	ish
 8007f5e:	b2db      	uxtb	r3, r3
 8007f60:	f003 0301 	and.w	r3, r3, #1
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	bf0c      	ite	eq
 8007f68:	2301      	moveq	r3, #1
 8007f6a:	2300      	movne	r3, #0
 8007f6c:	b2db      	uxtb	r3, r3
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	d015      	beq.n	8007f9e <cppLoop+0x1fe>
 8007f72:	4849      	ldr	r0, [pc, #292]	; (8008098 <cppLoop+0x2f8>)
 8007f74:	f00c fb47 	bl	8014606 <__cxa_guard_acquire>
 8007f78:	4603      	mov	r3, r0
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	bf14      	ite	ne
 8007f7e:	2301      	movne	r3, #1
 8007f80:	2300      	moveq	r3, #0
 8007f82:	b2db      	uxtb	r3, r3
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d00a      	beq.n	8007f9e <cppLoop+0x1fe>
 8007f88:	4837      	ldr	r0, [pc, #220]	; (8008068 <cppLoop+0x2c8>)
 8007f8a:	f7fb fed2 	bl	8003d32 <_ZN9LineTrace14getMinVelocityEv>
 8007f8e:	eef0 7a40 	vmov.f32	s15, s0
 8007f92:	4b42      	ldr	r3, [pc, #264]	; (800809c <cppLoop+0x2fc>)
 8007f94:	edc3 7a00 	vstr	s15, [r3]
 8007f98:	483f      	ldr	r0, [pc, #252]	; (8008098 <cppLoop+0x2f8>)
 8007f9a:	f00c fb40 	bl	801461e <__cxa_guard_release>
	static float adj_min_velocity2 = line_trace.getMinVelocity2();
 8007f9e:	4b40      	ldr	r3, [pc, #256]	; (80080a0 <cppLoop+0x300>)
 8007fa0:	781b      	ldrb	r3, [r3, #0]
 8007fa2:	f3bf 8f5b 	dmb	ish
 8007fa6:	b2db      	uxtb	r3, r3
 8007fa8:	f003 0301 	and.w	r3, r3, #1
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	bf0c      	ite	eq
 8007fb0:	2301      	moveq	r3, #1
 8007fb2:	2300      	movne	r3, #0
 8007fb4:	b2db      	uxtb	r3, r3
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d015      	beq.n	8007fe6 <cppLoop+0x246>
 8007fba:	4839      	ldr	r0, [pc, #228]	; (80080a0 <cppLoop+0x300>)
 8007fbc:	f00c fb23 	bl	8014606 <__cxa_guard_acquire>
 8007fc0:	4603      	mov	r3, r0
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	bf14      	ite	ne
 8007fc6:	2301      	movne	r3, #1
 8007fc8:	2300      	moveq	r3, #0
 8007fca:	b2db      	uxtb	r3, r3
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	d00a      	beq.n	8007fe6 <cppLoop+0x246>
 8007fd0:	4825      	ldr	r0, [pc, #148]	; (8008068 <cppLoop+0x2c8>)
 8007fd2:	f7fb febe 	bl	8003d52 <_ZN9LineTrace15getMinVelocity2Ev>
 8007fd6:	eef0 7a40 	vmov.f32	s15, s0
 8007fda:	4b32      	ldr	r3, [pc, #200]	; (80080a4 <cppLoop+0x304>)
 8007fdc:	edc3 7a00 	vstr	s15, [r3]
 8007fe0:	482f      	ldr	r0, [pc, #188]	; (80080a0 <cppLoop+0x300>)
 8007fe2:	f00c fb1c 	bl	801461e <__cxa_guard_release>

	static float adj_acc = line_trace.getMaxAcc();
 8007fe6:	4b30      	ldr	r3, [pc, #192]	; (80080a8 <cppLoop+0x308>)
 8007fe8:	781b      	ldrb	r3, [r3, #0]
 8007fea:	f3bf 8f5b 	dmb	ish
 8007fee:	b2db      	uxtb	r3, r3
 8007ff0:	f003 0301 	and.w	r3, r3, #1
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	bf0c      	ite	eq
 8007ff8:	2301      	moveq	r3, #1
 8007ffa:	2300      	movne	r3, #0
 8007ffc:	b2db      	uxtb	r3, r3
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d015      	beq.n	800802e <cppLoop+0x28e>
 8008002:	4829      	ldr	r0, [pc, #164]	; (80080a8 <cppLoop+0x308>)
 8008004:	f00c faff 	bl	8014606 <__cxa_guard_acquire>
 8008008:	4603      	mov	r3, r0
 800800a:	2b00      	cmp	r3, #0
 800800c:	bf14      	ite	ne
 800800e:	2301      	movne	r3, #1
 8008010:	2300      	moveq	r3, #0
 8008012:	b2db      	uxtb	r3, r3
 8008014:	2b00      	cmp	r3, #0
 8008016:	d00a      	beq.n	800802e <cppLoop+0x28e>
 8008018:	4813      	ldr	r0, [pc, #76]	; (8008068 <cppLoop+0x2c8>)
 800801a:	f7fb fede 	bl	8003dda <_ZN9LineTrace9getMaxAccEv>
 800801e:	eef0 7a40 	vmov.f32	s15, s0
 8008022:	4b22      	ldr	r3, [pc, #136]	; (80080ac <cppLoop+0x30c>)
 8008024:	edc3 7a00 	vstr	s15, [r3]
 8008028:	481f      	ldr	r0, [pc, #124]	; (80080a8 <cppLoop+0x308>)
 800802a:	f00c faf8 	bl	801461e <__cxa_guard_release>
	static float adj_dec = line_trace.getMaxDec();
 800802e:	4b20      	ldr	r3, [pc, #128]	; (80080b0 <cppLoop+0x310>)
 8008030:	781b      	ldrb	r3, [r3, #0]
 8008032:	f3bf 8f5b 	dmb	ish
 8008036:	b2db      	uxtb	r3, r3
 8008038:	f003 0301 	and.w	r3, r3, #1
 800803c:	2b00      	cmp	r3, #0
 800803e:	bf0c      	ite	eq
 8008040:	2301      	moveq	r3, #1
 8008042:	2300      	movne	r3, #0
 8008044:	b2db      	uxtb	r3, r3
 8008046:	2b00      	cmp	r3, #0
 8008048:	d03f      	beq.n	80080ca <cppLoop+0x32a>
 800804a:	4819      	ldr	r0, [pc, #100]	; (80080b0 <cppLoop+0x310>)
 800804c:	f00c fadb 	bl	8014606 <__cxa_guard_acquire>
 8008050:	4603      	mov	r3, r0
 8008052:	2b00      	cmp	r3, #0
 8008054:	bf14      	ite	ne
 8008056:	2301      	movne	r3, #1
 8008058:	2300      	moveq	r3, #0
 800805a:	b2db      	uxtb	r3, r3
 800805c:	2b00      	cmp	r3, #0
 800805e:	d034      	beq.n	80080ca <cppLoop+0x32a>
 8008060:	e028      	b.n	80080b4 <cppLoop+0x314>
 8008062:	bf00      	nop
 8008064:	200245f4 	.word	0x200245f4
 8008068:	2001d3cc 	.word	0x2001d3cc
 800806c:	200245f0 	.word	0x200245f0
 8008070:	200245fc 	.word	0x200245fc
 8008074:	200245f8 	.word	0x200245f8
 8008078:	20024604 	.word	0x20024604
 800807c:	20024600 	.word	0x20024600
 8008080:	2002460c 	.word	0x2002460c
 8008084:	20024608 	.word	0x20024608
 8008088:	20024614 	.word	0x20024614
 800808c:	20024610 	.word	0x20024610
 8008090:	2002461c 	.word	0x2002461c
 8008094:	20024618 	.word	0x20024618
 8008098:	20024624 	.word	0x20024624
 800809c:	20024620 	.word	0x20024620
 80080a0:	2002462c 	.word	0x2002462c
 80080a4:	20024628 	.word	0x20024628
 80080a8:	20024634 	.word	0x20024634
 80080ac:	20024630 	.word	0x20024630
 80080b0:	2002463c 	.word	0x2002463c
 80080b4:	48b2      	ldr	r0, [pc, #712]	; (8008380 <cppLoop+0x5e0>)
 80080b6:	f7fb fec6 	bl	8003e46 <_ZN9LineTrace9getMaxDecEv>
 80080ba:	eef0 7a40 	vmov.f32	s15, s0
 80080be:	4bb1      	ldr	r3, [pc, #708]	; (8008384 <cppLoop+0x5e4>)
 80080c0:	edc3 7a00 	vstr	s15, [r3]
 80080c4:	48b0      	ldr	r0, [pc, #704]	; (8008388 <cppLoop+0x5e8>)
 80080c6:	f00c faaa 	bl	801461e <__cxa_guard_release>
	static float adj_acc2 = line_trace.getMaxAcc2();
 80080ca:	4bb0      	ldr	r3, [pc, #704]	; (800838c <cppLoop+0x5ec>)
 80080cc:	781b      	ldrb	r3, [r3, #0]
 80080ce:	f3bf 8f5b 	dmb	ish
 80080d2:	b2db      	uxtb	r3, r3
 80080d4:	f003 0301 	and.w	r3, r3, #1
 80080d8:	2b00      	cmp	r3, #0
 80080da:	bf0c      	ite	eq
 80080dc:	2301      	moveq	r3, #1
 80080de:	2300      	movne	r3, #0
 80080e0:	b2db      	uxtb	r3, r3
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d015      	beq.n	8008112 <cppLoop+0x372>
 80080e6:	48a9      	ldr	r0, [pc, #676]	; (800838c <cppLoop+0x5ec>)
 80080e8:	f00c fa8d 	bl	8014606 <__cxa_guard_acquire>
 80080ec:	4603      	mov	r3, r0
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	bf14      	ite	ne
 80080f2:	2301      	movne	r3, #1
 80080f4:	2300      	moveq	r3, #0
 80080f6:	b2db      	uxtb	r3, r3
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	d00a      	beq.n	8008112 <cppLoop+0x372>
 80080fc:	48a0      	ldr	r0, [pc, #640]	; (8008380 <cppLoop+0x5e0>)
 80080fe:	f7fb fe90 	bl	8003e22 <_ZN9LineTrace10getMaxAcc2Ev>
 8008102:	eef0 7a40 	vmov.f32	s15, s0
 8008106:	4ba2      	ldr	r3, [pc, #648]	; (8008390 <cppLoop+0x5f0>)
 8008108:	edc3 7a00 	vstr	s15, [r3]
 800810c:	489f      	ldr	r0, [pc, #636]	; (800838c <cppLoop+0x5ec>)
 800810e:	f00c fa86 	bl	801461e <__cxa_guard_release>
	static float adj_dec2 = line_trace.getMaxDec2();
 8008112:	4ba0      	ldr	r3, [pc, #640]	; (8008394 <cppLoop+0x5f4>)
 8008114:	781b      	ldrb	r3, [r3, #0]
 8008116:	f3bf 8f5b 	dmb	ish
 800811a:	b2db      	uxtb	r3, r3
 800811c:	f003 0301 	and.w	r3, r3, #1
 8008120:	2b00      	cmp	r3, #0
 8008122:	bf0c      	ite	eq
 8008124:	2301      	moveq	r3, #1
 8008126:	2300      	movne	r3, #0
 8008128:	b2db      	uxtb	r3, r3
 800812a:	2b00      	cmp	r3, #0
 800812c:	d015      	beq.n	800815a <cppLoop+0x3ba>
 800812e:	4899      	ldr	r0, [pc, #612]	; (8008394 <cppLoop+0x5f4>)
 8008130:	f00c fa69 	bl	8014606 <__cxa_guard_acquire>
 8008134:	4603      	mov	r3, r0
 8008136:	2b00      	cmp	r3, #0
 8008138:	bf14      	ite	ne
 800813a:	2301      	movne	r3, #1
 800813c:	2300      	moveq	r3, #0
 800813e:	b2db      	uxtb	r3, r3
 8008140:	2b00      	cmp	r3, #0
 8008142:	d00a      	beq.n	800815a <cppLoop+0x3ba>
 8008144:	488e      	ldr	r0, [pc, #568]	; (8008380 <cppLoop+0x5e0>)
 8008146:	f7fb fe5a 	bl	8003dfe <_ZN9LineTrace10getMaxDec2Ev>
 800814a:	eef0 7a40 	vmov.f32	s15, s0
 800814e:	4b92      	ldr	r3, [pc, #584]	; (8008398 <cppLoop+0x5f8>)
 8008150:	edc3 7a00 	vstr	s15, [r3]
 8008154:	488f      	ldr	r0, [pc, #572]	; (8008394 <cppLoop+0x5f4>)
 8008156:	f00c fa62 	bl	801461e <__cxa_guard_release>

	switch(rotary_switch.getValue()){
 800815a:	4890      	ldr	r0, [pc, #576]	; (800839c <cppLoop+0x5fc>)
 800815c:	f7fd f96e 	bl	800543c <_ZN12RotarySwitch8getValueEv>
 8008160:	4603      	mov	r3, r0
 8008162:	2b0f      	cmp	r3, #15
 8008164:	f201 8425 	bhi.w	80099b2 <cppLoop+0x1c12>
 8008168:	a201      	add	r2, pc, #4	; (adr r2, 8008170 <cppLoop+0x3d0>)
 800816a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800816e:	bf00      	nop
 8008170:	080081b1 	.word	0x080081b1
 8008174:	08008561 	.word	0x08008561
 8008178:	080086a9 	.word	0x080086a9
 800817c:	080087fb 	.word	0x080087fb
 8008180:	080088f3 	.word	0x080088f3
 8008184:	08008b89 	.word	0x08008b89
 8008188:	08008c95 	.word	0x08008c95
 800818c:	08008f1d 	.word	0x08008f1d
 8008190:	08009167 	.word	0x08009167
 8008194:	080093e9 	.word	0x080093e9
 8008198:	080094a5 	.word	0x080094a5
 800819c:	08009599 	.word	0x08009599
 80081a0:	08009661 	.word	0x08009661
 80081a4:	08009727 	.word	0x08009727
 80081a8:	080097d9 	.word	0x080097d9
 80081ac:	080098fd 	.word	0x080098fd
	case 0:
		led.fullColor('W');
 80081b0:	2157      	movs	r1, #87	; 0x57
 80081b2:	487b      	ldr	r0, [pc, #492]	; (80083a0 <cppLoop+0x600>)
 80081b4:	f7fa f83e 	bl	8002234 <_ZN3LED9fullColorEc>

		lcd_clear();
 80081b8:	f7f8 ff72 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 80081bc:	2100      	movs	r1, #0
 80081be:	2000      	movs	r0, #0
 80081c0:	f7f8 ff7e 	bl	80010c0 <lcd_locate>
		lcd_printf("%4.2lf    ", line_trace.getKp()*1000);
 80081c4:	486e      	ldr	r0, [pc, #440]	; (8008380 <cppLoop+0x5e0>)
 80081c6:	f7fb fcf8 	bl	8003bba <_ZN9LineTrace5getKpEv>
 80081ca:	eeb0 7a40 	vmov.f32	s14, s0
 80081ce:	eddf 7a75 	vldr	s15, [pc, #468]	; 80083a4 <cppLoop+0x604>
 80081d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80081d6:	ee17 0a90 	vmov	r0, s15
 80081da:	f7f8 f9cd 	bl	8000578 <__aeabi_f2d>
 80081de:	4603      	mov	r3, r0
 80081e0:	460c      	mov	r4, r1
 80081e2:	461a      	mov	r2, r3
 80081e4:	4623      	mov	r3, r4
 80081e6:	4870      	ldr	r0, [pc, #448]	; (80083a8 <cppLoop+0x608>)
 80081e8:	f7f8 ff94 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 80081ec:	2101      	movs	r1, #1
 80081ee:	2000      	movs	r0, #0
 80081f0:	f7f8 ff66 	bl	80010c0 <lcd_locate>
		lcd_printf("%4.2lf%4.2lf", line_trace.getKi()*100, line_trace.getKd()*10000);
 80081f4:	4862      	ldr	r0, [pc, #392]	; (8008380 <cppLoop+0x5e0>)
 80081f6:	f7fb fcef 	bl	8003bd8 <_ZN9LineTrace5getKiEv>
 80081fa:	eeb0 7a40 	vmov.f32	s14, s0
 80081fe:	eddf 7a6b 	vldr	s15, [pc, #428]	; 80083ac <cppLoop+0x60c>
 8008202:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008206:	ee17 0a90 	vmov	r0, s15
 800820a:	f7f8 f9b5 	bl	8000578 <__aeabi_f2d>
 800820e:	4605      	mov	r5, r0
 8008210:	460e      	mov	r6, r1
 8008212:	485b      	ldr	r0, [pc, #364]	; (8008380 <cppLoop+0x5e0>)
 8008214:	f7fb fcef 	bl	8003bf6 <_ZN9LineTrace5getKdEv>
 8008218:	eeb0 7a40 	vmov.f32	s14, s0
 800821c:	eddf 7a64 	vldr	s15, [pc, #400]	; 80083b0 <cppLoop+0x610>
 8008220:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008224:	ee17 0a90 	vmov	r0, s15
 8008228:	f7f8 f9a6 	bl	8000578 <__aeabi_f2d>
 800822c:	4603      	mov	r3, r0
 800822e:	460c      	mov	r4, r1
 8008230:	e9cd 3400 	strd	r3, r4, [sp]
 8008234:	462a      	mov	r2, r5
 8008236:	4633      	mov	r3, r6
 8008238:	485e      	ldr	r0, [pc, #376]	; (80083b4 <cppLoop+0x614>)
 800823a:	f7f8 ff6b 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_U){
 800823e:	485e      	ldr	r0, [pc, #376]	; (80083b8 <cppLoop+0x618>)
 8008240:	f7f9 ff94 	bl	800216c <_ZN8JoyStick8getValueEv>
 8008244:	4603      	mov	r3, r0
 8008246:	2b08      	cmp	r3, #8
 8008248:	bf0c      	ite	eq
 800824a:	2301      	moveq	r3, #1
 800824c:	2300      	movne	r3, #0
 800824e:	b2db      	uxtb	r3, r3
 8008250:	2b00      	cmp	r3, #0
 8008252:	d022      	beq.n	800829a <cppLoop+0x4fa>
			led.LR(-1, 1);
 8008254:	2201      	movs	r2, #1
 8008256:	f04f 31ff 	mov.w	r1, #4294967295
 800825a:	4851      	ldr	r0, [pc, #324]	; (80083a0 <cppLoop+0x600>)
 800825c:	f7fa f8a6 	bl	80023ac <_ZN3LED2LREaa>
			HAL_Delay(300);
 8008260:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8008264:	f001 fcea 	bl	8009c3c <HAL_Delay>

			selector++;
 8008268:	4b54      	ldr	r3, [pc, #336]	; (80083bc <cppLoop+0x61c>)
 800826a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800826e:	b29b      	uxth	r3, r3
 8008270:	3301      	adds	r3, #1
 8008272:	b29b      	uxth	r3, r3
 8008274:	b21a      	sxth	r2, r3
 8008276:	4b51      	ldr	r3, [pc, #324]	; (80083bc <cppLoop+0x61c>)
 8008278:	801a      	strh	r2, [r3, #0]
			if(selector >= 3) selector = 0;
 800827a:	4b50      	ldr	r3, [pc, #320]	; (80083bc <cppLoop+0x61c>)
 800827c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008280:	2b02      	cmp	r3, #2
 8008282:	dd02      	ble.n	800828a <cppLoop+0x4ea>
 8008284:	4b4d      	ldr	r3, [pc, #308]	; (80083bc <cppLoop+0x61c>)
 8008286:	2200      	movs	r2, #0
 8008288:	801a      	strh	r2, [r3, #0]

			led.LR(-1, 0);
 800828a:	2200      	movs	r2, #0
 800828c:	f04f 31ff 	mov.w	r1, #4294967295
 8008290:	4843      	ldr	r0, [pc, #268]	; (80083a0 <cppLoop+0x600>)
 8008292:	f7fa f88b 	bl	80023ac <_ZN3LED2LREaa>
			sd_write_array_float("PARAMS", "KD.TXT", 1, &adj_kd, OVER_WRITE);
			line_trace.setGain(adj_kp, adj_ki, adj_kd);

			led.LR(-1, 0);
		}
		break;
 8008296:	f001 bb8e 	b.w	80099b6 <cppLoop+0x1c16>
		else if(joy_stick.getValue() == JOY_R){
 800829a:	4847      	ldr	r0, [pc, #284]	; (80083b8 <cppLoop+0x618>)
 800829c:	f7f9 ff66 	bl	800216c <_ZN8JoyStick8getValueEv>
 80082a0:	4603      	mov	r3, r0
 80082a2:	2b10      	cmp	r3, #16
 80082a4:	bf0c      	ite	eq
 80082a6:	2301      	moveq	r3, #1
 80082a8:	2300      	movne	r3, #0
 80082aa:	b2db      	uxtb	r3, r3
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	f000 808d 	beq.w	80083cc <cppLoop+0x62c>
			led.LR(-1, 1);
 80082b2:	2201      	movs	r2, #1
 80082b4:	f04f 31ff 	mov.w	r1, #4294967295
 80082b8:	4839      	ldr	r0, [pc, #228]	; (80083a0 <cppLoop+0x600>)
 80082ba:	f7fa f877 	bl	80023ac <_ZN3LED2LREaa>
			HAL_Delay(100);
 80082be:	2064      	movs	r0, #100	; 0x64
 80082c0:	f001 fcbc 	bl	8009c3c <HAL_Delay>
			if(selector == 0){
 80082c4:	4b3d      	ldr	r3, [pc, #244]	; (80083bc <cppLoop+0x61c>)
 80082c6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d113      	bne.n	80082f6 <cppLoop+0x556>
				adj_kp = adj_kp + 0.00001;
 80082ce:	4b3c      	ldr	r3, [pc, #240]	; (80083c0 <cppLoop+0x620>)
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	4618      	mov	r0, r3
 80082d4:	f7f8 f950 	bl	8000578 <__aeabi_f2d>
 80082d8:	a323      	add	r3, pc, #140	; (adr r3, 8008368 <cppLoop+0x5c8>)
 80082da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082de:	f7f7 ffed 	bl	80002bc <__adddf3>
 80082e2:	4603      	mov	r3, r0
 80082e4:	460c      	mov	r4, r1
 80082e6:	4618      	mov	r0, r3
 80082e8:	4621      	mov	r1, r4
 80082ea:	f7f8 fc95 	bl	8000c18 <__aeabi_d2f>
 80082ee:	4602      	mov	r2, r0
 80082f0:	4b33      	ldr	r3, [pc, #204]	; (80083c0 <cppLoop+0x620>)
 80082f2:	601a      	str	r2, [r3, #0]
 80082f4:	e02b      	b.n	800834e <cppLoop+0x5ae>
			else if(selector == 1){
 80082f6:	4b31      	ldr	r3, [pc, #196]	; (80083bc <cppLoop+0x61c>)
 80082f8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80082fc:	2b01      	cmp	r3, #1
 80082fe:	d113      	bne.n	8008328 <cppLoop+0x588>
				adj_ki = adj_ki + 0.0001;
 8008300:	4b30      	ldr	r3, [pc, #192]	; (80083c4 <cppLoop+0x624>)
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	4618      	mov	r0, r3
 8008306:	f7f8 f937 	bl	8000578 <__aeabi_f2d>
 800830a:	a319      	add	r3, pc, #100	; (adr r3, 8008370 <cppLoop+0x5d0>)
 800830c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008310:	f7f7 ffd4 	bl	80002bc <__adddf3>
 8008314:	4603      	mov	r3, r0
 8008316:	460c      	mov	r4, r1
 8008318:	4618      	mov	r0, r3
 800831a:	4621      	mov	r1, r4
 800831c:	f7f8 fc7c 	bl	8000c18 <__aeabi_d2f>
 8008320:	4602      	mov	r2, r0
 8008322:	4b28      	ldr	r3, [pc, #160]	; (80083c4 <cppLoop+0x624>)
 8008324:	601a      	str	r2, [r3, #0]
 8008326:	e012      	b.n	800834e <cppLoop+0x5ae>
				adj_kd = adj_kd + 0.000001;
 8008328:	4b27      	ldr	r3, [pc, #156]	; (80083c8 <cppLoop+0x628>)
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	4618      	mov	r0, r3
 800832e:	f7f8 f923 	bl	8000578 <__aeabi_f2d>
 8008332:	a311      	add	r3, pc, #68	; (adr r3, 8008378 <cppLoop+0x5d8>)
 8008334:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008338:	f7f7 ffc0 	bl	80002bc <__adddf3>
 800833c:	4603      	mov	r3, r0
 800833e:	460c      	mov	r4, r1
 8008340:	4618      	mov	r0, r3
 8008342:	4621      	mov	r1, r4
 8008344:	f7f8 fc68 	bl	8000c18 <__aeabi_d2f>
 8008348:	4602      	mov	r2, r0
 800834a:	4b1f      	ldr	r3, [pc, #124]	; (80083c8 <cppLoop+0x628>)
 800834c:	601a      	str	r2, [r3, #0]
			led.fullColor('R');
 800834e:	2152      	movs	r1, #82	; 0x52
 8008350:	4813      	ldr	r0, [pc, #76]	; (80083a0 <cppLoop+0x600>)
 8008352:	f7f9 ff6f 	bl	8002234 <_ZN3LED9fullColorEc>
			led.LR(-1, 0);
 8008356:	2200      	movs	r2, #0
 8008358:	f04f 31ff 	mov.w	r1, #4294967295
 800835c:	4810      	ldr	r0, [pc, #64]	; (80083a0 <cppLoop+0x600>)
 800835e:	f7fa f825 	bl	80023ac <_ZN3LED2LREaa>
		break;
 8008362:	f001 bb28 	b.w	80099b6 <cppLoop+0x1c16>
 8008366:	bf00      	nop
 8008368:	88e368f1 	.word	0x88e368f1
 800836c:	3ee4f8b5 	.word	0x3ee4f8b5
 8008370:	eb1c432d 	.word	0xeb1c432d
 8008374:	3f1a36e2 	.word	0x3f1a36e2
 8008378:	a0b5ed8d 	.word	0xa0b5ed8d
 800837c:	3eb0c6f7 	.word	0x3eb0c6f7
 8008380:	2001d3cc 	.word	0x2001d3cc
 8008384:	20024638 	.word	0x20024638
 8008388:	2002463c 	.word	0x2002463c
 800838c:	20024644 	.word	0x20024644
 8008390:	20024640 	.word	0x20024640
 8008394:	2002464c 	.word	0x2002464c
 8008398:	20024648 	.word	0x20024648
 800839c:	20000600 	.word	0x20000600
 80083a0:	20000608 	.word	0x20000608
 80083a4:	447a0000 	.word	0x447a0000
 80083a8:	08019d18 	.word	0x08019d18
 80083ac:	42c80000 	.word	0x42c80000
 80083b0:	461c4000 	.word	0x461c4000
 80083b4:	08019d24 	.word	0x08019d24
 80083b8:	200005fc 	.word	0x200005fc
 80083bc:	200245e4 	.word	0x200245e4
 80083c0:	200245f0 	.word	0x200245f0
 80083c4:	200245f8 	.word	0x200245f8
 80083c8:	20024600 	.word	0x20024600
		else if(joy_stick.getValue() == JOY_L){
 80083cc:	48a2      	ldr	r0, [pc, #648]	; (8008658 <cppLoop+0x8b8>)
 80083ce:	f7f9 fecd 	bl	800216c <_ZN8JoyStick8getValueEv>
 80083d2:	4603      	mov	r3, r0
 80083d4:	2b01      	cmp	r3, #1
 80083d6:	bf0c      	ite	eq
 80083d8:	2301      	moveq	r3, #1
 80083da:	2300      	movne	r3, #0
 80083dc:	b2db      	uxtb	r3, r3
 80083de:	2b00      	cmp	r3, #0
 80083e0:	d059      	beq.n	8008496 <cppLoop+0x6f6>
			led.LR(-1, 1);
 80083e2:	2201      	movs	r2, #1
 80083e4:	f04f 31ff 	mov.w	r1, #4294967295
 80083e8:	489c      	ldr	r0, [pc, #624]	; (800865c <cppLoop+0x8bc>)
 80083ea:	f7f9 ffdf 	bl	80023ac <_ZN3LED2LREaa>
			HAL_Delay(100);
 80083ee:	2064      	movs	r0, #100	; 0x64
 80083f0:	f001 fc24 	bl	8009c3c <HAL_Delay>
			if(selector == 0){
 80083f4:	4b9a      	ldr	r3, [pc, #616]	; (8008660 <cppLoop+0x8c0>)
 80083f6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d113      	bne.n	8008426 <cppLoop+0x686>
				adj_kp = adj_kp - 0.00001;
 80083fe:	4b99      	ldr	r3, [pc, #612]	; (8008664 <cppLoop+0x8c4>)
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	4618      	mov	r0, r3
 8008404:	f7f8 f8b8 	bl	8000578 <__aeabi_f2d>
 8008408:	a38d      	add	r3, pc, #564	; (adr r3, 8008640 <cppLoop+0x8a0>)
 800840a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800840e:	f7f7 ff53 	bl	80002b8 <__aeabi_dsub>
 8008412:	4603      	mov	r3, r0
 8008414:	460c      	mov	r4, r1
 8008416:	4618      	mov	r0, r3
 8008418:	4621      	mov	r1, r4
 800841a:	f7f8 fbfd 	bl	8000c18 <__aeabi_d2f>
 800841e:	4602      	mov	r2, r0
 8008420:	4b90      	ldr	r3, [pc, #576]	; (8008664 <cppLoop+0x8c4>)
 8008422:	601a      	str	r2, [r3, #0]
 8008424:	e02b      	b.n	800847e <cppLoop+0x6de>
			else if(selector == 1){
 8008426:	4b8e      	ldr	r3, [pc, #568]	; (8008660 <cppLoop+0x8c0>)
 8008428:	f9b3 3000 	ldrsh.w	r3, [r3]
 800842c:	2b01      	cmp	r3, #1
 800842e:	d113      	bne.n	8008458 <cppLoop+0x6b8>
				adj_ki = adj_ki - 0.0001;
 8008430:	4b8d      	ldr	r3, [pc, #564]	; (8008668 <cppLoop+0x8c8>)
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	4618      	mov	r0, r3
 8008436:	f7f8 f89f 	bl	8000578 <__aeabi_f2d>
 800843a:	a383      	add	r3, pc, #524	; (adr r3, 8008648 <cppLoop+0x8a8>)
 800843c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008440:	f7f7 ff3a 	bl	80002b8 <__aeabi_dsub>
 8008444:	4603      	mov	r3, r0
 8008446:	460c      	mov	r4, r1
 8008448:	4618      	mov	r0, r3
 800844a:	4621      	mov	r1, r4
 800844c:	f7f8 fbe4 	bl	8000c18 <__aeabi_d2f>
 8008450:	4602      	mov	r2, r0
 8008452:	4b85      	ldr	r3, [pc, #532]	; (8008668 <cppLoop+0x8c8>)
 8008454:	601a      	str	r2, [r3, #0]
 8008456:	e012      	b.n	800847e <cppLoop+0x6de>
				adj_kd = adj_kd - 0.000001;
 8008458:	4b84      	ldr	r3, [pc, #528]	; (800866c <cppLoop+0x8cc>)
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	4618      	mov	r0, r3
 800845e:	f7f8 f88b 	bl	8000578 <__aeabi_f2d>
 8008462:	a37b      	add	r3, pc, #492	; (adr r3, 8008650 <cppLoop+0x8b0>)
 8008464:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008468:	f7f7 ff26 	bl	80002b8 <__aeabi_dsub>
 800846c:	4603      	mov	r3, r0
 800846e:	460c      	mov	r4, r1
 8008470:	4618      	mov	r0, r3
 8008472:	4621      	mov	r1, r4
 8008474:	f7f8 fbd0 	bl	8000c18 <__aeabi_d2f>
 8008478:	4602      	mov	r2, r0
 800847a:	4b7c      	ldr	r3, [pc, #496]	; (800866c <cppLoop+0x8cc>)
 800847c:	601a      	str	r2, [r3, #0]
			led.fullColor('R');
 800847e:	2152      	movs	r1, #82	; 0x52
 8008480:	4876      	ldr	r0, [pc, #472]	; (800865c <cppLoop+0x8bc>)
 8008482:	f7f9 fed7 	bl	8002234 <_ZN3LED9fullColorEc>
			led.LR(-1, 0);
 8008486:	2200      	movs	r2, #0
 8008488:	f04f 31ff 	mov.w	r1, #4294967295
 800848c:	4873      	ldr	r0, [pc, #460]	; (800865c <cppLoop+0x8bc>)
 800848e:	f7f9 ff8d 	bl	80023ac <_ZN3LED2LREaa>
		break;
 8008492:	f001 ba90 	b.w	80099b6 <cppLoop+0x1c16>
		else if(joy_stick.getValue() == JOY_D){
 8008496:	4870      	ldr	r0, [pc, #448]	; (8008658 <cppLoop+0x8b8>)
 8008498:	f7f9 fe68 	bl	800216c <_ZN8JoyStick8getValueEv>
 800849c:	4603      	mov	r3, r0
 800849e:	2b04      	cmp	r3, #4
 80084a0:	bf0c      	ite	eq
 80084a2:	2301      	moveq	r3, #1
 80084a4:	2300      	movne	r3, #0
 80084a6:	b2db      	uxtb	r3, r3
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d011      	beq.n	80084d0 <cppLoop+0x730>
			led.LR(-1, 1);
 80084ac:	2201      	movs	r2, #1
 80084ae:	f04f 31ff 	mov.w	r1, #4294967295
 80084b2:	486a      	ldr	r0, [pc, #424]	; (800865c <cppLoop+0x8bc>)
 80084b4:	f7f9 ff7a 	bl	80023ac <_ZN3LED2LREaa>
			HAL_Delay(300);
 80084b8:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80084bc:	f001 fbbe 	bl	8009c3c <HAL_Delay>
			led.LR(-1, 0);
 80084c0:	2200      	movs	r2, #0
 80084c2:	f04f 31ff 	mov.w	r1, #4294967295
 80084c6:	4865      	ldr	r0, [pc, #404]	; (800865c <cppLoop+0x8bc>)
 80084c8:	f7f9 ff70 	bl	80023ac <_ZN3LED2LREaa>
		break;
 80084cc:	f001 ba73 	b.w	80099b6 <cppLoop+0x1c16>
		else if(joy_stick.getValue() == JOY_C){
 80084d0:	4861      	ldr	r0, [pc, #388]	; (8008658 <cppLoop+0x8b8>)
 80084d2:	f7f9 fe4b 	bl	800216c <_ZN8JoyStick8getValueEv>
 80084d6:	4603      	mov	r3, r0
 80084d8:	2b02      	cmp	r3, #2
 80084da:	bf0c      	ite	eq
 80084dc:	2301      	moveq	r3, #1
 80084de:	2300      	movne	r3, #0
 80084e0:	b2db      	uxtb	r3, r3
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	f001 8267 	beq.w	80099b6 <cppLoop+0x1c16>
			led.LR(-1, 1);
 80084e8:	2201      	movs	r2, #1
 80084ea:	f04f 31ff 	mov.w	r1, #4294967295
 80084ee:	485b      	ldr	r0, [pc, #364]	; (800865c <cppLoop+0x8bc>)
 80084f0:	f7f9 ff5c 	bl	80023ac <_ZN3LED2LREaa>
			HAL_Delay(300);
 80084f4:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80084f8:	f001 fba0 	bl	8009c3c <HAL_Delay>
			sd_write_array_float("PARAMS", "KP.TXT", 1, &adj_kp, OVER_WRITE);
 80084fc:	2300      	movs	r3, #0
 80084fe:	9300      	str	r3, [sp, #0]
 8008500:	4b58      	ldr	r3, [pc, #352]	; (8008664 <cppLoop+0x8c4>)
 8008502:	2201      	movs	r2, #1
 8008504:	495a      	ldr	r1, [pc, #360]	; (8008670 <cppLoop+0x8d0>)
 8008506:	485b      	ldr	r0, [pc, #364]	; (8008674 <cppLoop+0x8d4>)
 8008508:	f7f9 f9b8 	bl	800187c <sd_write_array_float>
			sd_write_array_float("PARAMS", "KI.TXT", 1, &adj_ki, OVER_WRITE);
 800850c:	2300      	movs	r3, #0
 800850e:	9300      	str	r3, [sp, #0]
 8008510:	4b55      	ldr	r3, [pc, #340]	; (8008668 <cppLoop+0x8c8>)
 8008512:	2201      	movs	r2, #1
 8008514:	4958      	ldr	r1, [pc, #352]	; (8008678 <cppLoop+0x8d8>)
 8008516:	4857      	ldr	r0, [pc, #348]	; (8008674 <cppLoop+0x8d4>)
 8008518:	f7f9 f9b0 	bl	800187c <sd_write_array_float>
			sd_write_array_float("PARAMS", "KD.TXT", 1, &adj_kd, OVER_WRITE);
 800851c:	2300      	movs	r3, #0
 800851e:	9300      	str	r3, [sp, #0]
 8008520:	4b52      	ldr	r3, [pc, #328]	; (800866c <cppLoop+0x8cc>)
 8008522:	2201      	movs	r2, #1
 8008524:	4955      	ldr	r1, [pc, #340]	; (800867c <cppLoop+0x8dc>)
 8008526:	4853      	ldr	r0, [pc, #332]	; (8008674 <cppLoop+0x8d4>)
 8008528:	f7f9 f9a8 	bl	800187c <sd_write_array_float>
			line_trace.setGain(adj_kp, adj_ki, adj_kd);
 800852c:	4b4d      	ldr	r3, [pc, #308]	; (8008664 <cppLoop+0x8c4>)
 800852e:	edd3 7a00 	vldr	s15, [r3]
 8008532:	4b4d      	ldr	r3, [pc, #308]	; (8008668 <cppLoop+0x8c8>)
 8008534:	ed93 7a00 	vldr	s14, [r3]
 8008538:	4b4c      	ldr	r3, [pc, #304]	; (800866c <cppLoop+0x8cc>)
 800853a:	edd3 6a00 	vldr	s13, [r3]
 800853e:	eeb0 1a66 	vmov.f32	s2, s13
 8008542:	eef0 0a47 	vmov.f32	s1, s14
 8008546:	eeb0 0a67 	vmov.f32	s0, s15
 800854a:	484d      	ldr	r0, [pc, #308]	; (8008680 <cppLoop+0x8e0>)
 800854c:	f7fb fb1c 	bl	8003b88 <_ZN9LineTrace7setGainEfff>
			led.LR(-1, 0);
 8008550:	2200      	movs	r2, #0
 8008552:	f04f 31ff 	mov.w	r1, #4294967295
 8008556:	4841      	ldr	r0, [pc, #260]	; (800865c <cppLoop+0x8bc>)
 8008558:	f7f9 ff28 	bl	80023ac <_ZN3LED2LREaa>
		break;
 800855c:	f001 ba2b 	b.w	80099b6 <cppLoop+0x1c16>

	case 1:
		led.fullColor('C');
 8008560:	2143      	movs	r1, #67	; 0x43
 8008562:	483e      	ldr	r0, [pc, #248]	; (800865c <cppLoop+0x8bc>)
 8008564:	f7f9 fe66 	bl	8002234 <_ZN3LED9fullColorEc>

		lcd_clear();
 8008568:	f7f8 fd9a 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 800856c:	2100      	movs	r1, #0
 800856e:	2000      	movs	r0, #0
 8008570:	f7f8 fda6 	bl	80010c0 <lcd_locate>
		lcd_printf("FirstRun");
 8008574:	4843      	ldr	r0, [pc, #268]	; (8008684 <cppLoop+0x8e4>)
 8008576:	f7f8 fdcd 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 800857a:	2101      	movs	r1, #1
 800857c:	2000      	movs	r0, #0
 800857e:	f7f8 fd9f 	bl	80010c0 <lcd_locate>
		lcd_printf("Start%3.1f", adj_velocity);
 8008582:	4b41      	ldr	r3, [pc, #260]	; (8008688 <cppLoop+0x8e8>)
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	4618      	mov	r0, r3
 8008588:	f7f7 fff6 	bl	8000578 <__aeabi_f2d>
 800858c:	4603      	mov	r3, r0
 800858e:	460c      	mov	r4, r1
 8008590:	461a      	mov	r2, r3
 8008592:	4623      	mov	r3, r4
 8008594:	483d      	ldr	r0, [pc, #244]	; (800868c <cppLoop+0x8ec>)
 8008596:	f7f8 fdbd 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 800859a:	482f      	ldr	r0, [pc, #188]	; (8008658 <cppLoop+0x8b8>)
 800859c:	f7f9 fde6 	bl	800216c <_ZN8JoyStick8getValueEv>
 80085a0:	4603      	mov	r3, r0
 80085a2:	2b02      	cmp	r3, #2
 80085a4:	bf0c      	ite	eq
 80085a6:	2301      	moveq	r3, #1
 80085a8:	2300      	movne	r3, #0
 80085aa:	b2db      	uxtb	r3, r3
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	f001 8204 	beq.w	80099ba <cppLoop+0x1c1a>
			HAL_Delay(500);
 80085b2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80085b6:	f001 fb41 	bl	8009c3c <HAL_Delay>

			line_trace.setTargetVelocity(adj_velocity);
 80085ba:	4b33      	ldr	r3, [pc, #204]	; (8008688 <cppLoop+0x8e8>)
 80085bc:	edd3 7a00 	vldr	s15, [r3]
 80085c0:	eeb0 0a67 	vmov.f32	s0, s15
 80085c4:	482e      	ldr	r0, [pc, #184]	; (8008680 <cppLoop+0x8e0>)
 80085c6:	f7fb fb34 	bl	8003c32 <_ZN9LineTrace17setTargetVelocityEf>
			led.LR(1, -1);
 80085ca:	f04f 32ff 	mov.w	r2, #4294967295
 80085ce:	2101      	movs	r1, #1
 80085d0:	4822      	ldr	r0, [pc, #136]	; (800865c <cppLoop+0x8bc>)
 80085d2:	f7f9 feeb 	bl	80023ac <_ZN3LED2LREaa>

			// BLDC on
			HAL_Delay(3000);
 80085d6:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80085da:	f001 fb2f 	bl	8009c3c <HAL_Delay>
			esc.on(0.35, 0.35, 0.35, 0.35);
 80085de:	eddf 1a2c 	vldr	s3, [pc, #176]	; 8008690 <cppLoop+0x8f0>
 80085e2:	ed9f 1a2b 	vldr	s2, [pc, #172]	; 8008690 <cppLoop+0x8f0>
 80085e6:	eddf 0a2a 	vldr	s1, [pc, #168]	; 8008690 <cppLoop+0x8f0>
 80085ea:	ed9f 0a29 	vldr	s0, [pc, #164]	; 8008690 <cppLoop+0x8f0>
 80085ee:	4829      	ldr	r0, [pc, #164]	; (8008694 <cppLoop+0x8f4>)
 80085f0:	f7f8 fe2e 	bl	8001250 <_ZN3ESC2onEffff>
			HAL_Delay(1000);
 80085f4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80085f8:	f001 fb20 	bl	8009c3c <HAL_Delay>

			// Record start
			logger.start();
 80085fc:	4826      	ldr	r0, [pc, #152]	; (8008698 <cppLoop+0x8f8>)
 80085fe:	f7fc fb5c 	bl	8004cba <_ZN6Logger5startEv>

			// Run
			line_trace.setMode(FIRST_RUNNING);
 8008602:	2100      	movs	r1, #0
 8008604:	481e      	ldr	r0, [pc, #120]	; (8008680 <cppLoop+0x8e0>)
 8008606:	f7fb fd59 	bl	80040bc <_ZN9LineTrace7setModeEs>
			line_trace.running();
 800860a:	481d      	ldr	r0, [pc, #116]	; (8008680 <cppLoop+0x8e0>)
 800860c:	f7fb fd94 	bl	8004138 <_ZN9LineTrace7runningEv>

			// BLDC off
			esc.off();
 8008610:	4820      	ldr	r0, [pc, #128]	; (8008694 <cppLoop+0x8f4>)
 8008612:	f7f8 feb7 	bl	8001384 <_ZN3ESC3offEv>

			// Record stop and save
			logger.stop();
 8008616:	4820      	ldr	r0, [pc, #128]	; (8008698 <cppLoop+0x8f8>)
 8008618:	f7fc fb5f 	bl	8004cda <_ZN6Logger4stopEv>
			logger.saveLogsInt("STATELOG", "LPERIOD.txt");
 800861c:	4a1f      	ldr	r2, [pc, #124]	; (800869c <cppLoop+0x8fc>)
 800861e:	4920      	ldr	r1, [pc, #128]	; (80086a0 <cppLoop+0x900>)
 8008620:	481d      	ldr	r0, [pc, #116]	; (8008698 <cppLoop+0x8f8>)
 8008622:	f7fc fa56 	bl	8004ad2 <_ZN6Logger11saveLogsIntEPKcS1_>
			logger.saveLogs2Int("STATELOG", "RPERIOD.txt");
 8008626:	4a1f      	ldr	r2, [pc, #124]	; (80086a4 <cppLoop+0x904>)
 8008628:	491d      	ldr	r1, [pc, #116]	; (80086a0 <cppLoop+0x900>)
 800862a:	481b      	ldr	r0, [pc, #108]	; (8008698 <cppLoop+0x8f8>)
 800862c:	f7fc fa68 	bl	8004b00 <_ZN6Logger12saveLogs2IntEPKcS1_>

			led.LR(0, -1);
 8008630:	f04f 32ff 	mov.w	r2, #4294967295
 8008634:	2100      	movs	r1, #0
 8008636:	4809      	ldr	r0, [pc, #36]	; (800865c <cppLoop+0x8bc>)
 8008638:	f7f9 feb8 	bl	80023ac <_ZN3LED2LREaa>
		}

		break;
 800863c:	f001 b9bd 	b.w	80099ba <cppLoop+0x1c1a>
 8008640:	88e368f1 	.word	0x88e368f1
 8008644:	3ee4f8b5 	.word	0x3ee4f8b5
 8008648:	eb1c432d 	.word	0xeb1c432d
 800864c:	3f1a36e2 	.word	0x3f1a36e2
 8008650:	a0b5ed8d 	.word	0xa0b5ed8d
 8008654:	3eb0c6f7 	.word	0x3eb0c6f7
 8008658:	200005fc 	.word	0x200005fc
 800865c:	20000608 	.word	0x20000608
 8008660:	200245e4 	.word	0x200245e4
 8008664:	200245f0 	.word	0x200245f0
 8008668:	200245f8 	.word	0x200245f8
 800866c:	20024600 	.word	0x20024600
 8008670:	08019d34 	.word	0x08019d34
 8008674:	08019d3c 	.word	0x08019d3c
 8008678:	08019d44 	.word	0x08019d44
 800867c:	08019d4c 	.word	0x08019d4c
 8008680:	2001d3cc 	.word	0x2001d3cc
 8008684:	08019d54 	.word	0x08019d54
 8008688:	20024608 	.word	0x20024608
 800868c:	08019d60 	.word	0x08019d60
 8008690:	3eb33333 	.word	0x3eb33333
 8008694:	2001d3c8 	.word	0x2001d3c8
 8008698:	2000062c 	.word	0x2000062c
 800869c:	08019d6c 	.word	0x08019d6c
 80086a0:	08019d78 	.word	0x08019d78
 80086a4:	08019d84 	.word	0x08019d84

	case 2:
		led.fullColor('B');
 80086a8:	2142      	movs	r1, #66	; 0x42
 80086aa:	48c1      	ldr	r0, [pc, #772]	; (80089b0 <cppLoop+0xc10>)
 80086ac:	f7f9 fdc2 	bl	8002234 <_ZN3LED9fullColorEc>

		lcd_clear();
 80086b0:	f7f8 fcf6 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 80086b4:	2100      	movs	r1, #0
 80086b6:	2000      	movs	r0, #0
 80086b8:	f7f8 fd02 	bl	80010c0 <lcd_locate>
		lcd_printf("FirstRun");
 80086bc:	48bd      	ldr	r0, [pc, #756]	; (80089b4 <cppLoop+0xc14>)
 80086be:	f7f8 fd29 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 80086c2:	2101      	movs	r1, #1
 80086c4:	2000      	movs	r0, #0
 80086c6:	f7f8 fcfb 	bl	80010c0 <lcd_locate>
		lcd_printf("%Vel: %3.1f", adj_velocity);
 80086ca:	4bbb      	ldr	r3, [pc, #748]	; (80089b8 <cppLoop+0xc18>)
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	4618      	mov	r0, r3
 80086d0:	f7f7 ff52 	bl	8000578 <__aeabi_f2d>
 80086d4:	4603      	mov	r3, r0
 80086d6:	460c      	mov	r4, r1
 80086d8:	461a      	mov	r2, r3
 80086da:	4623      	mov	r3, r4
 80086dc:	48b7      	ldr	r0, [pc, #732]	; (80089bc <cppLoop+0xc1c>)
 80086de:	f7f8 fd19 	bl	8001114 <lcd_printf>


		if(joy_stick.getValue() == JOY_R){
 80086e2:	48b7      	ldr	r0, [pc, #732]	; (80089c0 <cppLoop+0xc20>)
 80086e4:	f7f9 fd42 	bl	800216c <_ZN8JoyStick8getValueEv>
 80086e8:	4603      	mov	r3, r0
 80086ea:	2b10      	cmp	r3, #16
 80086ec:	bf0c      	ite	eq
 80086ee:	2301      	moveq	r3, #1
 80086f0:	2300      	movne	r3, #0
 80086f2:	b2db      	uxtb	r3, r3
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	d023      	beq.n	8008740 <cppLoop+0x9a0>
			led.LR(-1, 1);
 80086f8:	2201      	movs	r2, #1
 80086fa:	f04f 31ff 	mov.w	r1, #4294967295
 80086fe:	48ac      	ldr	r0, [pc, #688]	; (80089b0 <cppLoop+0xc10>)
 8008700:	f7f9 fe54 	bl	80023ac <_ZN3LED2LREaa>
			HAL_Delay(100);
 8008704:	2064      	movs	r0, #100	; 0x64
 8008706:	f001 fa99 	bl	8009c3c <HAL_Delay>

			adj_velocity = adj_velocity + 0.1;
 800870a:	4bab      	ldr	r3, [pc, #684]	; (80089b8 <cppLoop+0xc18>)
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	4618      	mov	r0, r3
 8008710:	f7f7 ff32 	bl	8000578 <__aeabi_f2d>
 8008714:	a3a4      	add	r3, pc, #656	; (adr r3, 80089a8 <cppLoop+0xc08>)
 8008716:	e9d3 2300 	ldrd	r2, r3, [r3]
 800871a:	f7f7 fdcf 	bl	80002bc <__adddf3>
 800871e:	4603      	mov	r3, r0
 8008720:	460c      	mov	r4, r1
 8008722:	4618      	mov	r0, r3
 8008724:	4621      	mov	r1, r4
 8008726:	f7f8 fa77 	bl	8000c18 <__aeabi_d2f>
 800872a:	4602      	mov	r2, r0
 800872c:	4ba2      	ldr	r3, [pc, #648]	; (80089b8 <cppLoop+0xc18>)
 800872e:	601a      	str	r2, [r3, #0]

			led.LR(-1, 0);
 8008730:	2200      	movs	r2, #0
 8008732:	f04f 31ff 	mov.w	r1, #4294967295
 8008736:	489e      	ldr	r0, [pc, #632]	; (80089b0 <cppLoop+0xc10>)
 8008738:	f7f9 fe38 	bl	80023ac <_ZN3LED2LREaa>
			sd_write_array_float("PARAMS", "TARVEL1.TXT", 1, &adj_velocity, OVER_WRITE);
			line_trace.setTargetVelocity(adj_velocity);

			led.LR(-1, 0);
		}
		break;
 800873c:	f001 b93f 	b.w	80099be <cppLoop+0x1c1e>
		else if(joy_stick.getValue() == JOY_L){
 8008740:	489f      	ldr	r0, [pc, #636]	; (80089c0 <cppLoop+0xc20>)
 8008742:	f7f9 fd13 	bl	800216c <_ZN8JoyStick8getValueEv>
 8008746:	4603      	mov	r3, r0
 8008748:	2b01      	cmp	r3, #1
 800874a:	bf0c      	ite	eq
 800874c:	2301      	moveq	r3, #1
 800874e:	2300      	movne	r3, #0
 8008750:	b2db      	uxtb	r3, r3
 8008752:	2b00      	cmp	r3, #0
 8008754:	d023      	beq.n	800879e <cppLoop+0x9fe>
			led.LR(-1, 1);
 8008756:	2201      	movs	r2, #1
 8008758:	f04f 31ff 	mov.w	r1, #4294967295
 800875c:	4894      	ldr	r0, [pc, #592]	; (80089b0 <cppLoop+0xc10>)
 800875e:	f7f9 fe25 	bl	80023ac <_ZN3LED2LREaa>
			HAL_Delay(100);
 8008762:	2064      	movs	r0, #100	; 0x64
 8008764:	f001 fa6a 	bl	8009c3c <HAL_Delay>
			adj_velocity = adj_velocity - 0.1;
 8008768:	4b93      	ldr	r3, [pc, #588]	; (80089b8 <cppLoop+0xc18>)
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	4618      	mov	r0, r3
 800876e:	f7f7 ff03 	bl	8000578 <__aeabi_f2d>
 8008772:	a38d      	add	r3, pc, #564	; (adr r3, 80089a8 <cppLoop+0xc08>)
 8008774:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008778:	f7f7 fd9e 	bl	80002b8 <__aeabi_dsub>
 800877c:	4603      	mov	r3, r0
 800877e:	460c      	mov	r4, r1
 8008780:	4618      	mov	r0, r3
 8008782:	4621      	mov	r1, r4
 8008784:	f7f8 fa48 	bl	8000c18 <__aeabi_d2f>
 8008788:	4602      	mov	r2, r0
 800878a:	4b8b      	ldr	r3, [pc, #556]	; (80089b8 <cppLoop+0xc18>)
 800878c:	601a      	str	r2, [r3, #0]
			led.LR(-1, 0);
 800878e:	2200      	movs	r2, #0
 8008790:	f04f 31ff 	mov.w	r1, #4294967295
 8008794:	4886      	ldr	r0, [pc, #536]	; (80089b0 <cppLoop+0xc10>)
 8008796:	f7f9 fe09 	bl	80023ac <_ZN3LED2LREaa>
		break;
 800879a:	f001 b910 	b.w	80099be <cppLoop+0x1c1e>
		else if(joy_stick.getValue() == JOY_C){
 800879e:	4888      	ldr	r0, [pc, #544]	; (80089c0 <cppLoop+0xc20>)
 80087a0:	f7f9 fce4 	bl	800216c <_ZN8JoyStick8getValueEv>
 80087a4:	4603      	mov	r3, r0
 80087a6:	2b02      	cmp	r3, #2
 80087a8:	bf0c      	ite	eq
 80087aa:	2301      	moveq	r3, #1
 80087ac:	2300      	movne	r3, #0
 80087ae:	b2db      	uxtb	r3, r3
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	f001 8104 	beq.w	80099be <cppLoop+0x1c1e>
			led.LR(-1, 1);
 80087b6:	2201      	movs	r2, #1
 80087b8:	f04f 31ff 	mov.w	r1, #4294967295
 80087bc:	487c      	ldr	r0, [pc, #496]	; (80089b0 <cppLoop+0xc10>)
 80087be:	f7f9 fdf5 	bl	80023ac <_ZN3LED2LREaa>
			HAL_Delay(300);
 80087c2:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80087c6:	f001 fa39 	bl	8009c3c <HAL_Delay>
			sd_write_array_float("PARAMS", "TARVEL1.TXT", 1, &adj_velocity, OVER_WRITE);
 80087ca:	2300      	movs	r3, #0
 80087cc:	9300      	str	r3, [sp, #0]
 80087ce:	4b7a      	ldr	r3, [pc, #488]	; (80089b8 <cppLoop+0xc18>)
 80087d0:	2201      	movs	r2, #1
 80087d2:	497c      	ldr	r1, [pc, #496]	; (80089c4 <cppLoop+0xc24>)
 80087d4:	487c      	ldr	r0, [pc, #496]	; (80089c8 <cppLoop+0xc28>)
 80087d6:	f7f9 f851 	bl	800187c <sd_write_array_float>
			line_trace.setTargetVelocity(adj_velocity);
 80087da:	4b77      	ldr	r3, [pc, #476]	; (80089b8 <cppLoop+0xc18>)
 80087dc:	edd3 7a00 	vldr	s15, [r3]
 80087e0:	eeb0 0a67 	vmov.f32	s0, s15
 80087e4:	4879      	ldr	r0, [pc, #484]	; (80089cc <cppLoop+0xc2c>)
 80087e6:	f7fb fa24 	bl	8003c32 <_ZN9LineTrace17setTargetVelocityEf>
			led.LR(-1, 0);
 80087ea:	2200      	movs	r2, #0
 80087ec:	f04f 31ff 	mov.w	r1, #4294967295
 80087f0:	486f      	ldr	r0, [pc, #444]	; (80089b0 <cppLoop+0xc10>)
 80087f2:	f7f9 fddb 	bl	80023ac <_ZN3LED2LREaa>
		break;
 80087f6:	f001 b8e2 	b.w	80099be <cppLoop+0x1c1e>

	case 3:
		led.fullColor('Y');
 80087fa:	2159      	movs	r1, #89	; 0x59
 80087fc:	486c      	ldr	r0, [pc, #432]	; (80089b0 <cppLoop+0xc10>)
 80087fe:	f7f9 fd19 	bl	8002234 <_ZN3LED9fullColorEc>

		lcd_clear();
 8008802:	f7f8 fc4d 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8008806:	2100      	movs	r1, #0
 8008808:	2000      	movs	r0, #0
 800880a:	f7f8 fc59 	bl	80010c0 <lcd_locate>
		lcd_printf("2:   %3.1f", adj_max_velocity);
 800880e:	4b70      	ldr	r3, [pc, #448]	; (80089d0 <cppLoop+0xc30>)
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	4618      	mov	r0, r3
 8008814:	f7f7 feb0 	bl	8000578 <__aeabi_f2d>
 8008818:	4603      	mov	r3, r0
 800881a:	460c      	mov	r4, r1
 800881c:	461a      	mov	r2, r3
 800881e:	4623      	mov	r3, r4
 8008820:	486c      	ldr	r0, [pc, #432]	; (80089d4 <cppLoop+0xc34>)
 8008822:	f7f8 fc77 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8008826:	2101      	movs	r1, #1
 8008828:	2000      	movs	r0, #0
 800882a:	f7f8 fc49 	bl	80010c0 <lcd_locate>
		lcd_printf("Start%3.1f", adj_min_velocity);
 800882e:	4b6a      	ldr	r3, [pc, #424]	; (80089d8 <cppLoop+0xc38>)
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	4618      	mov	r0, r3
 8008834:	f7f7 fea0 	bl	8000578 <__aeabi_f2d>
 8008838:	4603      	mov	r3, r0
 800883a:	460c      	mov	r4, r1
 800883c:	461a      	mov	r2, r3
 800883e:	4623      	mov	r3, r4
 8008840:	4866      	ldr	r0, [pc, #408]	; (80089dc <cppLoop+0xc3c>)
 8008842:	f7f8 fc67 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 8008846:	485e      	ldr	r0, [pc, #376]	; (80089c0 <cppLoop+0xc20>)
 8008848:	f7f9 fc90 	bl	800216c <_ZN8JoyStick8getValueEv>
 800884c:	4603      	mov	r3, r0
 800884e:	2b02      	cmp	r3, #2
 8008850:	bf0c      	ite	eq
 8008852:	2301      	moveq	r3, #1
 8008854:	2300      	movne	r3, #0
 8008856:	b2db      	uxtb	r3, r3
 8008858:	2b00      	cmp	r3, #0
 800885a:	f001 80b2 	beq.w	80099c2 <cppLoop+0x1c22>
			HAL_Delay(500);
 800885e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8008862:	f001 f9eb 	bl	8009c3c <HAL_Delay>

			led.LR(1, -1);
 8008866:	f04f 32ff 	mov.w	r2, #4294967295
 800886a:	2101      	movs	r1, #1
 800886c:	4850      	ldr	r0, [pc, #320]	; (80089b0 <cppLoop+0xc10>)
 800886e:	f7f9 fd9d 	bl	80023ac <_ZN3LED2LREaa>
			line_trace.setMode(SECOND_RUNNING);
 8008872:	2101      	movs	r1, #1
 8008874:	4855      	ldr	r0, [pc, #340]	; (80089cc <cppLoop+0xc2c>)
 8008876:	f7fb fc21 	bl	80040bc <_ZN9LineTrace7setModeEs>
			line_trace.setTargetVelocity(adj_min_velocity);
 800887a:	4b57      	ldr	r3, [pc, #348]	; (80089d8 <cppLoop+0xc38>)
 800887c:	edd3 7a00 	vldr	s15, [r3]
 8008880:	eeb0 0a67 	vmov.f32	s0, s15
 8008884:	4851      	ldr	r0, [pc, #324]	; (80089cc <cppLoop+0xc2c>)
 8008886:	f7fb f9d4 	bl	8003c32 <_ZN9LineTrace17setTargetVelocityEf>
			line_trace.setMaxVelocity(adj_max_velocity);
 800888a:	4b51      	ldr	r3, [pc, #324]	; (80089d0 <cppLoop+0xc30>)
 800888c:	edd3 7a00 	vldr	s15, [r3]
 8008890:	eeb0 0a67 	vmov.f32	s0, s15
 8008894:	484d      	ldr	r0, [pc, #308]	; (80089cc <cppLoop+0xc2c>)
 8008896:	f7fb f9dc 	bl	8003c52 <_ZN9LineTrace14setMaxVelocityEf>
			line_trace.setMinVelocity(adj_min_velocity);
 800889a:	4b4f      	ldr	r3, [pc, #316]	; (80089d8 <cppLoop+0xc38>)
 800889c:	edd3 7a00 	vldr	s15, [r3]
 80088a0:	eeb0 0a67 	vmov.f32	s0, s15
 80088a4:	4849      	ldr	r0, [pc, #292]	; (80089cc <cppLoop+0xc2c>)
 80088a6:	f7fb f9f4 	bl	8003c92 <_ZN9LineTrace14setMinVelocityEf>
			line_trace.createVelocityTabele();
 80088aa:	4848      	ldr	r0, [pc, #288]	; (80089cc <cppLoop+0xc2c>)
 80088ac:	f7fb fd2e 	bl	800430c <_ZN9LineTrace20createVelocityTabeleEv>

			HAL_Delay(3000);
 80088b0:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80088b4:	f001 f9c2 	bl	8009c3c <HAL_Delay>
			esc.on(0.35, 0.35, 0.35, 0.35);
 80088b8:	eddf 1a49 	vldr	s3, [pc, #292]	; 80089e0 <cppLoop+0xc40>
 80088bc:	ed9f 1a48 	vldr	s2, [pc, #288]	; 80089e0 <cppLoop+0xc40>
 80088c0:	eddf 0a47 	vldr	s1, [pc, #284]	; 80089e0 <cppLoop+0xc40>
 80088c4:	ed9f 0a46 	vldr	s0, [pc, #280]	; 80089e0 <cppLoop+0xc40>
 80088c8:	4846      	ldr	r0, [pc, #280]	; (80089e4 <cppLoop+0xc44>)
 80088ca:	f7f8 fcc1 	bl	8001250 <_ZN3ESC2onEffff>
			HAL_Delay(1000);
 80088ce:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80088d2:	f001 f9b3 	bl	8009c3c <HAL_Delay>

			line_trace.running();
 80088d6:	483d      	ldr	r0, [pc, #244]	; (80089cc <cppLoop+0xc2c>)
 80088d8:	f7fb fc2e 	bl	8004138 <_ZN9LineTrace7runningEv>

			// BLDC off
			esc.off();
 80088dc:	4841      	ldr	r0, [pc, #260]	; (80089e4 <cppLoop+0xc44>)
 80088de:	f7f8 fd51 	bl	8001384 <_ZN3ESC3offEv>

			led.LR(0, -1);
 80088e2:	f04f 32ff 	mov.w	r2, #4294967295
 80088e6:	2100      	movs	r1, #0
 80088e8:	4831      	ldr	r0, [pc, #196]	; (80089b0 <cppLoop+0xc10>)
 80088ea:	f7f9 fd5f 	bl	80023ac <_ZN3LED2LREaa>
		}

		break;
 80088ee:	f001 b868 	b.w	80099c2 <cppLoop+0x1c22>

	case 4:
		led.fullColor('G');
 80088f2:	2147      	movs	r1, #71	; 0x47
 80088f4:	482e      	ldr	r0, [pc, #184]	; (80089b0 <cppLoop+0xc10>)
 80088f6:	f7f9 fc9d 	bl	8002234 <_ZN3LED9fullColorEc>

		lcd_clear();
 80088fa:	f7f8 fbd1 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 80088fe:	2100      	movs	r1, #0
 8008900:	2000      	movs	r0, #0
 8008902:	f7f8 fbdd 	bl	80010c0 <lcd_locate>
		lcd_printf("2:   %3.1f", line_trace.getMaxVelocity());
 8008906:	4831      	ldr	r0, [pc, #196]	; (80089cc <cppLoop+0xc2c>)
 8008908:	f7fb f9f3 	bl	8003cf2 <_ZN9LineTrace14getMaxVelocityEv>
 800890c:	ee10 3a10 	vmov	r3, s0
 8008910:	4618      	mov	r0, r3
 8008912:	f7f7 fe31 	bl	8000578 <__aeabi_f2d>
 8008916:	4603      	mov	r3, r0
 8008918:	460c      	mov	r4, r1
 800891a:	461a      	mov	r2, r3
 800891c:	4623      	mov	r3, r4
 800891e:	482d      	ldr	r0, [pc, #180]	; (80089d4 <cppLoop+0xc34>)
 8008920:	f7f8 fbf8 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8008924:	2101      	movs	r1, #1
 8008926:	2000      	movs	r0, #0
 8008928:	f7f8 fbca 	bl	80010c0 <lcd_locate>
		lcd_printf("%Vel: %3.1f", line_trace.getMinVelocity());
 800892c:	4827      	ldr	r0, [pc, #156]	; (80089cc <cppLoop+0xc2c>)
 800892e:	f7fb fa00 	bl	8003d32 <_ZN9LineTrace14getMinVelocityEv>
 8008932:	ee10 3a10 	vmov	r3, s0
 8008936:	4618      	mov	r0, r3
 8008938:	f7f7 fe1e 	bl	8000578 <__aeabi_f2d>
 800893c:	4603      	mov	r3, r0
 800893e:	460c      	mov	r4, r1
 8008940:	461a      	mov	r2, r3
 8008942:	4623      	mov	r3, r4
 8008944:	481d      	ldr	r0, [pc, #116]	; (80089bc <cppLoop+0xc1c>)
 8008946:	f7f8 fbe5 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_U){
 800894a:	481d      	ldr	r0, [pc, #116]	; (80089c0 <cppLoop+0xc20>)
 800894c:	f7f9 fc0e 	bl	800216c <_ZN8JoyStick8getValueEv>
 8008950:	4603      	mov	r3, r0
 8008952:	2b08      	cmp	r3, #8
 8008954:	bf0c      	ite	eq
 8008956:	2301      	moveq	r3, #1
 8008958:	2300      	movne	r3, #0
 800895a:	b2db      	uxtb	r3, r3
 800895c:	2b00      	cmp	r3, #0
 800895e:	d045      	beq.n	80089ec <cppLoop+0xc4c>
			led.LR(-1, 1);
 8008960:	2201      	movs	r2, #1
 8008962:	f04f 31ff 	mov.w	r1, #4294967295
 8008966:	4812      	ldr	r0, [pc, #72]	; (80089b0 <cppLoop+0xc10>)
 8008968:	f7f9 fd20 	bl	80023ac <_ZN3LED2LREaa>
			HAL_Delay(300);
 800896c:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8008970:	f001 f964 	bl	8009c3c <HAL_Delay>

			selector_vel++;
 8008974:	4b1c      	ldr	r3, [pc, #112]	; (80089e8 <cppLoop+0xc48>)
 8008976:	f9b3 3000 	ldrsh.w	r3, [r3]
 800897a:	b29b      	uxth	r3, r3
 800897c:	3301      	adds	r3, #1
 800897e:	b29b      	uxth	r3, r3
 8008980:	b21a      	sxth	r2, r3
 8008982:	4b19      	ldr	r3, [pc, #100]	; (80089e8 <cppLoop+0xc48>)
 8008984:	801a      	strh	r2, [r3, #0]
			if(selector_vel >= 2) selector_vel = 0;
 8008986:	4b18      	ldr	r3, [pc, #96]	; (80089e8 <cppLoop+0xc48>)
 8008988:	f9b3 3000 	ldrsh.w	r3, [r3]
 800898c:	2b01      	cmp	r3, #1
 800898e:	dd02      	ble.n	8008996 <cppLoop+0xbf6>
 8008990:	4b15      	ldr	r3, [pc, #84]	; (80089e8 <cppLoop+0xc48>)
 8008992:	2200      	movs	r2, #0
 8008994:	801a      	strh	r2, [r3, #0]

			led.LR(-1, 0);
 8008996:	2200      	movs	r2, #0
 8008998:	f04f 31ff 	mov.w	r1, #4294967295
 800899c:	4804      	ldr	r0, [pc, #16]	; (80089b0 <cppLoop+0xc10>)
 800899e:	f7f9 fd05 	bl	80023ac <_ZN3LED2LREaa>
			line_trace.setMaxVelocity(adj_max_velocity);
			line_trace.setMinVelocity(adj_min_velocity);

			led.LR(-1, 0);
		}
		break;
 80089a2:	f001 b810 	b.w	80099c6 <cppLoop+0x1c26>
 80089a6:	bf00      	nop
 80089a8:	9999999a 	.word	0x9999999a
 80089ac:	3fb99999 	.word	0x3fb99999
 80089b0:	20000608 	.word	0x20000608
 80089b4:	08019d54 	.word	0x08019d54
 80089b8:	20024608 	.word	0x20024608
 80089bc:	08019d90 	.word	0x08019d90
 80089c0:	200005fc 	.word	0x200005fc
 80089c4:	08019d9c 	.word	0x08019d9c
 80089c8:	08019d3c 	.word	0x08019d3c
 80089cc:	2001d3cc 	.word	0x2001d3cc
 80089d0:	20024610 	.word	0x20024610
 80089d4:	08019da8 	.word	0x08019da8
 80089d8:	20024620 	.word	0x20024620
 80089dc:	08019d60 	.word	0x08019d60
 80089e0:	3eb33333 	.word	0x3eb33333
 80089e4:	2001d3c8 	.word	0x2001d3c8
 80089e8:	200245ea 	.word	0x200245ea
		else if(joy_stick.getValue() == JOY_R){
 80089ec:	489c      	ldr	r0, [pc, #624]	; (8008c60 <cppLoop+0xec0>)
 80089ee:	f7f9 fbbd 	bl	800216c <_ZN8JoyStick8getValueEv>
 80089f2:	4603      	mov	r3, r0
 80089f4:	2b10      	cmp	r3, #16
 80089f6:	bf0c      	ite	eq
 80089f8:	2301      	moveq	r3, #1
 80089fa:	2300      	movne	r3, #0
 80089fc:	b2db      	uxtb	r3, r3
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d03c      	beq.n	8008a7c <cppLoop+0xcdc>
			led.LR(-1, 1);
 8008a02:	2201      	movs	r2, #1
 8008a04:	f04f 31ff 	mov.w	r1, #4294967295
 8008a08:	4896      	ldr	r0, [pc, #600]	; (8008c64 <cppLoop+0xec4>)
 8008a0a:	f7f9 fccf 	bl	80023ac <_ZN3LED2LREaa>
			HAL_Delay(100);
 8008a0e:	2064      	movs	r0, #100	; 0x64
 8008a10:	f001 f914 	bl	8009c3c <HAL_Delay>
			if(selector_vel == 0)
 8008a14:	4b94      	ldr	r3, [pc, #592]	; (8008c68 <cppLoop+0xec8>)
 8008a16:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d113      	bne.n	8008a46 <cppLoop+0xca6>
				adj_max_velocity = adj_max_velocity + 0.1;
 8008a1e:	4b93      	ldr	r3, [pc, #588]	; (8008c6c <cppLoop+0xecc>)
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	4618      	mov	r0, r3
 8008a24:	f7f7 fda8 	bl	8000578 <__aeabi_f2d>
 8008a28:	a38b      	add	r3, pc, #556	; (adr r3, 8008c58 <cppLoop+0xeb8>)
 8008a2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a2e:	f7f7 fc45 	bl	80002bc <__adddf3>
 8008a32:	4603      	mov	r3, r0
 8008a34:	460c      	mov	r4, r1
 8008a36:	4618      	mov	r0, r3
 8008a38:	4621      	mov	r1, r4
 8008a3a:	f7f8 f8ed 	bl	8000c18 <__aeabi_d2f>
 8008a3e:	4602      	mov	r2, r0
 8008a40:	4b8a      	ldr	r3, [pc, #552]	; (8008c6c <cppLoop+0xecc>)
 8008a42:	601a      	str	r2, [r3, #0]
 8008a44:	e012      	b.n	8008a6c <cppLoop+0xccc>
				adj_min_velocity = adj_min_velocity + 0.1;
 8008a46:	4b8a      	ldr	r3, [pc, #552]	; (8008c70 <cppLoop+0xed0>)
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	4618      	mov	r0, r3
 8008a4c:	f7f7 fd94 	bl	8000578 <__aeabi_f2d>
 8008a50:	a381      	add	r3, pc, #516	; (adr r3, 8008c58 <cppLoop+0xeb8>)
 8008a52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a56:	f7f7 fc31 	bl	80002bc <__adddf3>
 8008a5a:	4603      	mov	r3, r0
 8008a5c:	460c      	mov	r4, r1
 8008a5e:	4618      	mov	r0, r3
 8008a60:	4621      	mov	r1, r4
 8008a62:	f7f8 f8d9 	bl	8000c18 <__aeabi_d2f>
 8008a66:	4602      	mov	r2, r0
 8008a68:	4b81      	ldr	r3, [pc, #516]	; (8008c70 <cppLoop+0xed0>)
 8008a6a:	601a      	str	r2, [r3, #0]
			led.LR(-1, 0);
 8008a6c:	2200      	movs	r2, #0
 8008a6e:	f04f 31ff 	mov.w	r1, #4294967295
 8008a72:	487c      	ldr	r0, [pc, #496]	; (8008c64 <cppLoop+0xec4>)
 8008a74:	f7f9 fc9a 	bl	80023ac <_ZN3LED2LREaa>
		break;
 8008a78:	f000 bfa5 	b.w	80099c6 <cppLoop+0x1c26>
		else if(joy_stick.getValue() == JOY_L){
 8008a7c:	4878      	ldr	r0, [pc, #480]	; (8008c60 <cppLoop+0xec0>)
 8008a7e:	f7f9 fb75 	bl	800216c <_ZN8JoyStick8getValueEv>
 8008a82:	4603      	mov	r3, r0
 8008a84:	2b01      	cmp	r3, #1
 8008a86:	bf0c      	ite	eq
 8008a88:	2301      	moveq	r3, #1
 8008a8a:	2300      	movne	r3, #0
 8008a8c:	b2db      	uxtb	r3, r3
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	d03c      	beq.n	8008b0c <cppLoop+0xd6c>
			led.LR(-1, 1);
 8008a92:	2201      	movs	r2, #1
 8008a94:	f04f 31ff 	mov.w	r1, #4294967295
 8008a98:	4872      	ldr	r0, [pc, #456]	; (8008c64 <cppLoop+0xec4>)
 8008a9a:	f7f9 fc87 	bl	80023ac <_ZN3LED2LREaa>
			HAL_Delay(100);
 8008a9e:	2064      	movs	r0, #100	; 0x64
 8008aa0:	f001 f8cc 	bl	8009c3c <HAL_Delay>
			if(selector_vel == 0)
 8008aa4:	4b70      	ldr	r3, [pc, #448]	; (8008c68 <cppLoop+0xec8>)
 8008aa6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d113      	bne.n	8008ad6 <cppLoop+0xd36>
				adj_max_velocity = adj_max_velocity - 0.1;
 8008aae:	4b6f      	ldr	r3, [pc, #444]	; (8008c6c <cppLoop+0xecc>)
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	4618      	mov	r0, r3
 8008ab4:	f7f7 fd60 	bl	8000578 <__aeabi_f2d>
 8008ab8:	a367      	add	r3, pc, #412	; (adr r3, 8008c58 <cppLoop+0xeb8>)
 8008aba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008abe:	f7f7 fbfb 	bl	80002b8 <__aeabi_dsub>
 8008ac2:	4603      	mov	r3, r0
 8008ac4:	460c      	mov	r4, r1
 8008ac6:	4618      	mov	r0, r3
 8008ac8:	4621      	mov	r1, r4
 8008aca:	f7f8 f8a5 	bl	8000c18 <__aeabi_d2f>
 8008ace:	4602      	mov	r2, r0
 8008ad0:	4b66      	ldr	r3, [pc, #408]	; (8008c6c <cppLoop+0xecc>)
 8008ad2:	601a      	str	r2, [r3, #0]
 8008ad4:	e012      	b.n	8008afc <cppLoop+0xd5c>
				adj_min_velocity = adj_min_velocity - 0.1;
 8008ad6:	4b66      	ldr	r3, [pc, #408]	; (8008c70 <cppLoop+0xed0>)
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	4618      	mov	r0, r3
 8008adc:	f7f7 fd4c 	bl	8000578 <__aeabi_f2d>
 8008ae0:	a35d      	add	r3, pc, #372	; (adr r3, 8008c58 <cppLoop+0xeb8>)
 8008ae2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ae6:	f7f7 fbe7 	bl	80002b8 <__aeabi_dsub>
 8008aea:	4603      	mov	r3, r0
 8008aec:	460c      	mov	r4, r1
 8008aee:	4618      	mov	r0, r3
 8008af0:	4621      	mov	r1, r4
 8008af2:	f7f8 f891 	bl	8000c18 <__aeabi_d2f>
 8008af6:	4602      	mov	r2, r0
 8008af8:	4b5d      	ldr	r3, [pc, #372]	; (8008c70 <cppLoop+0xed0>)
 8008afa:	601a      	str	r2, [r3, #0]
			led.LR(-1, 0);
 8008afc:	2200      	movs	r2, #0
 8008afe:	f04f 31ff 	mov.w	r1, #4294967295
 8008b02:	4858      	ldr	r0, [pc, #352]	; (8008c64 <cppLoop+0xec4>)
 8008b04:	f7f9 fc52 	bl	80023ac <_ZN3LED2LREaa>
		break;
 8008b08:	f000 bf5d 	b.w	80099c6 <cppLoop+0x1c26>
		else if(joy_stick.getValue() == JOY_C){
 8008b0c:	4854      	ldr	r0, [pc, #336]	; (8008c60 <cppLoop+0xec0>)
 8008b0e:	f7f9 fb2d 	bl	800216c <_ZN8JoyStick8getValueEv>
 8008b12:	4603      	mov	r3, r0
 8008b14:	2b02      	cmp	r3, #2
 8008b16:	bf0c      	ite	eq
 8008b18:	2301      	moveq	r3, #1
 8008b1a:	2300      	movne	r3, #0
 8008b1c:	b2db      	uxtb	r3, r3
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	f000 8751 	beq.w	80099c6 <cppLoop+0x1c26>
			led.LR(-1, 1);
 8008b24:	2201      	movs	r2, #1
 8008b26:	f04f 31ff 	mov.w	r1, #4294967295
 8008b2a:	484e      	ldr	r0, [pc, #312]	; (8008c64 <cppLoop+0xec4>)
 8008b2c:	f7f9 fc3e 	bl	80023ac <_ZN3LED2LREaa>
			HAL_Delay(300);
 8008b30:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8008b34:	f001 f882 	bl	8009c3c <HAL_Delay>
			sd_write_array_float("PARAMS", "TARVEL2.TXT", 1, &adj_max_velocity, OVER_WRITE);
 8008b38:	2300      	movs	r3, #0
 8008b3a:	9300      	str	r3, [sp, #0]
 8008b3c:	4b4b      	ldr	r3, [pc, #300]	; (8008c6c <cppLoop+0xecc>)
 8008b3e:	2201      	movs	r2, #1
 8008b40:	494c      	ldr	r1, [pc, #304]	; (8008c74 <cppLoop+0xed4>)
 8008b42:	484d      	ldr	r0, [pc, #308]	; (8008c78 <cppLoop+0xed8>)
 8008b44:	f7f8 fe9a 	bl	800187c <sd_write_array_float>
			sd_write_array_float("PARAMS", "MINVEL.TXT", 1, &adj_min_velocity, OVER_WRITE);
 8008b48:	2300      	movs	r3, #0
 8008b4a:	9300      	str	r3, [sp, #0]
 8008b4c:	4b48      	ldr	r3, [pc, #288]	; (8008c70 <cppLoop+0xed0>)
 8008b4e:	2201      	movs	r2, #1
 8008b50:	494a      	ldr	r1, [pc, #296]	; (8008c7c <cppLoop+0xedc>)
 8008b52:	4849      	ldr	r0, [pc, #292]	; (8008c78 <cppLoop+0xed8>)
 8008b54:	f7f8 fe92 	bl	800187c <sd_write_array_float>
			line_trace.setMaxVelocity(adj_max_velocity);
 8008b58:	4b44      	ldr	r3, [pc, #272]	; (8008c6c <cppLoop+0xecc>)
 8008b5a:	edd3 7a00 	vldr	s15, [r3]
 8008b5e:	eeb0 0a67 	vmov.f32	s0, s15
 8008b62:	4847      	ldr	r0, [pc, #284]	; (8008c80 <cppLoop+0xee0>)
 8008b64:	f7fb f875 	bl	8003c52 <_ZN9LineTrace14setMaxVelocityEf>
			line_trace.setMinVelocity(adj_min_velocity);
 8008b68:	4b41      	ldr	r3, [pc, #260]	; (8008c70 <cppLoop+0xed0>)
 8008b6a:	edd3 7a00 	vldr	s15, [r3]
 8008b6e:	eeb0 0a67 	vmov.f32	s0, s15
 8008b72:	4843      	ldr	r0, [pc, #268]	; (8008c80 <cppLoop+0xee0>)
 8008b74:	f7fb f88d 	bl	8003c92 <_ZN9LineTrace14setMinVelocityEf>
			led.LR(-1, 0);
 8008b78:	2200      	movs	r2, #0
 8008b7a:	f04f 31ff 	mov.w	r1, #4294967295
 8008b7e:	4839      	ldr	r0, [pc, #228]	; (8008c64 <cppLoop+0xec4>)
 8008b80:	f7f9 fc14 	bl	80023ac <_ZN3LED2LREaa>
		break;
 8008b84:	f000 bf1f 	b.w	80099c6 <cppLoop+0x1c26>

	case 5:
		led.fullColor('M');
 8008b88:	214d      	movs	r1, #77	; 0x4d
 8008b8a:	4836      	ldr	r0, [pc, #216]	; (8008c64 <cppLoop+0xec4>)
 8008b8c:	f7f9 fb52 	bl	8002234 <_ZN3LED9fullColorEc>

		lcd_clear();
 8008b90:	f7f8 fa86 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8008b94:	2100      	movs	r1, #0
 8008b96:	2000      	movs	r0, #0
 8008b98:	f7f8 fa92 	bl	80010c0 <lcd_locate>
		lcd_printf("3:   %3.1f", adj_max_velocity2);
 8008b9c:	4b39      	ldr	r3, [pc, #228]	; (8008c84 <cppLoop+0xee4>)
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	4618      	mov	r0, r3
 8008ba2:	f7f7 fce9 	bl	8000578 <__aeabi_f2d>
 8008ba6:	4603      	mov	r3, r0
 8008ba8:	460c      	mov	r4, r1
 8008baa:	461a      	mov	r2, r3
 8008bac:	4623      	mov	r3, r4
 8008bae:	4836      	ldr	r0, [pc, #216]	; (8008c88 <cppLoop+0xee8>)
 8008bb0:	f7f8 fab0 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8008bb4:	2101      	movs	r1, #1
 8008bb6:	2000      	movs	r0, #0
 8008bb8:	f7f8 fa82 	bl	80010c0 <lcd_locate>
		lcd_printf("Start%3.1f", adj_min_velocity2);
 8008bbc:	4b33      	ldr	r3, [pc, #204]	; (8008c8c <cppLoop+0xeec>)
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	4618      	mov	r0, r3
 8008bc2:	f7f7 fcd9 	bl	8000578 <__aeabi_f2d>
 8008bc6:	4603      	mov	r3, r0
 8008bc8:	460c      	mov	r4, r1
 8008bca:	461a      	mov	r2, r3
 8008bcc:	4623      	mov	r3, r4
 8008bce:	4830      	ldr	r0, [pc, #192]	; (8008c90 <cppLoop+0xef0>)
 8008bd0:	f7f8 faa0 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 8008bd4:	4822      	ldr	r0, [pc, #136]	; (8008c60 <cppLoop+0xec0>)
 8008bd6:	f7f9 fac9 	bl	800216c <_ZN8JoyStick8getValueEv>
 8008bda:	4603      	mov	r3, r0
 8008bdc:	2b02      	cmp	r3, #2
 8008bde:	bf0c      	ite	eq
 8008be0:	2301      	moveq	r3, #1
 8008be2:	2300      	movne	r3, #0
 8008be4:	b2db      	uxtb	r3, r3
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	f000 86ef 	beq.w	80099ca <cppLoop+0x1c2a>
			HAL_Delay(500);
 8008bec:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8008bf0:	f001 f824 	bl	8009c3c <HAL_Delay>

			led.LR(1, -1);
 8008bf4:	f04f 32ff 	mov.w	r2, #4294967295
 8008bf8:	2101      	movs	r1, #1
 8008bfa:	481a      	ldr	r0, [pc, #104]	; (8008c64 <cppLoop+0xec4>)
 8008bfc:	f7f9 fbd6 	bl	80023ac <_ZN3LED2LREaa>
			line_trace.setMode(THIRD_RUNNING);
 8008c00:	2102      	movs	r1, #2
 8008c02:	481f      	ldr	r0, [pc, #124]	; (8008c80 <cppLoop+0xee0>)
 8008c04:	f7fb fa5a 	bl	80040bc <_ZN9LineTrace7setModeEs>
			line_trace.setTargetVelocity(adj_min_velocity2);
 8008c08:	4b20      	ldr	r3, [pc, #128]	; (8008c8c <cppLoop+0xeec>)
 8008c0a:	edd3 7a00 	vldr	s15, [r3]
 8008c0e:	eeb0 0a67 	vmov.f32	s0, s15
 8008c12:	481b      	ldr	r0, [pc, #108]	; (8008c80 <cppLoop+0xee0>)
 8008c14:	f7fb f80d 	bl	8003c32 <_ZN9LineTrace17setTargetVelocityEf>
			line_trace.setMaxVelocity2(adj_max_velocity2);
 8008c18:	4b1a      	ldr	r3, [pc, #104]	; (8008c84 <cppLoop+0xee4>)
 8008c1a:	edd3 7a00 	vldr	s15, [r3]
 8008c1e:	eeb0 0a67 	vmov.f32	s0, s15
 8008c22:	4817      	ldr	r0, [pc, #92]	; (8008c80 <cppLoop+0xee0>)
 8008c24:	f7fb f825 	bl	8003c72 <_ZN9LineTrace15setMaxVelocity2Ef>
			line_trace.setMinVelocity2(adj_min_velocity2);
 8008c28:	4b18      	ldr	r3, [pc, #96]	; (8008c8c <cppLoop+0xeec>)
 8008c2a:	edd3 7a00 	vldr	s15, [r3]
 8008c2e:	eeb0 0a67 	vmov.f32	s0, s15
 8008c32:	4813      	ldr	r0, [pc, #76]	; (8008c80 <cppLoop+0xee0>)
 8008c34:	f7fb f83d 	bl	8003cb2 <_ZN9LineTrace15setMinVelocity2Ef>
			line_trace.createVelocityTabele();
 8008c38:	4811      	ldr	r0, [pc, #68]	; (8008c80 <cppLoop+0xee0>)
 8008c3a:	f7fb fb67 	bl	800430c <_ZN9LineTrace20createVelocityTabeleEv>

			line_trace.running();
 8008c3e:	4810      	ldr	r0, [pc, #64]	; (8008c80 <cppLoop+0xee0>)
 8008c40:	f7fb fa7a 	bl	8004138 <_ZN9LineTrace7runningEv>

			led.LR(0, -1);
 8008c44:	f04f 32ff 	mov.w	r2, #4294967295
 8008c48:	2100      	movs	r1, #0
 8008c4a:	4806      	ldr	r0, [pc, #24]	; (8008c64 <cppLoop+0xec4>)
 8008c4c:	f7f9 fbae 	bl	80023ac <_ZN3LED2LREaa>
		}

		break;
 8008c50:	f000 bebb 	b.w	80099ca <cppLoop+0x1c2a>
 8008c54:	f3af 8000 	nop.w
 8008c58:	9999999a 	.word	0x9999999a
 8008c5c:	3fb99999 	.word	0x3fb99999
 8008c60:	200005fc 	.word	0x200005fc
 8008c64:	20000608 	.word	0x20000608
 8008c68:	200245ea 	.word	0x200245ea
 8008c6c:	20024610 	.word	0x20024610
 8008c70:	20024620 	.word	0x20024620
 8008c74:	08019db4 	.word	0x08019db4
 8008c78:	08019d3c 	.word	0x08019d3c
 8008c7c:	08019dc0 	.word	0x08019dc0
 8008c80:	2001d3cc 	.word	0x2001d3cc
 8008c84:	20024618 	.word	0x20024618
 8008c88:	08019dcc 	.word	0x08019dcc
 8008c8c:	20024628 	.word	0x20024628
 8008c90:	08019d60 	.word	0x08019d60

	case 6:
		led.fullColor('R');
 8008c94:	2152      	movs	r1, #82	; 0x52
 8008c96:	4896      	ldr	r0, [pc, #600]	; (8008ef0 <cppLoop+0x1150>)
 8008c98:	f7f9 facc 	bl	8002234 <_ZN3LED9fullColorEc>

		lcd_clear();
 8008c9c:	f7f8 fa00 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8008ca0:	2100      	movs	r1, #0
 8008ca2:	2000      	movs	r0, #0
 8008ca4:	f7f8 fa0c 	bl	80010c0 <lcd_locate>
		lcd_printf("3:   %3.1f", line_trace.getMaxVelocity2());
 8008ca8:	4892      	ldr	r0, [pc, #584]	; (8008ef4 <cppLoop+0x1154>)
 8008caa:	f7fb f832 	bl	8003d12 <_ZN9LineTrace15getMaxVelocity2Ev>
 8008cae:	ee10 3a10 	vmov	r3, s0
 8008cb2:	4618      	mov	r0, r3
 8008cb4:	f7f7 fc60 	bl	8000578 <__aeabi_f2d>
 8008cb8:	4603      	mov	r3, r0
 8008cba:	460c      	mov	r4, r1
 8008cbc:	461a      	mov	r2, r3
 8008cbe:	4623      	mov	r3, r4
 8008cc0:	488d      	ldr	r0, [pc, #564]	; (8008ef8 <cppLoop+0x1158>)
 8008cc2:	f7f8 fa27 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8008cc6:	2101      	movs	r1, #1
 8008cc8:	2000      	movs	r0, #0
 8008cca:	f7f8 f9f9 	bl	80010c0 <lcd_locate>
		lcd_printf("%Vel: %3.1f", line_trace.getMinVelocity2());
 8008cce:	4889      	ldr	r0, [pc, #548]	; (8008ef4 <cppLoop+0x1154>)
 8008cd0:	f7fb f83f 	bl	8003d52 <_ZN9LineTrace15getMinVelocity2Ev>
 8008cd4:	ee10 3a10 	vmov	r3, s0
 8008cd8:	4618      	mov	r0, r3
 8008cda:	f7f7 fc4d 	bl	8000578 <__aeabi_f2d>
 8008cde:	4603      	mov	r3, r0
 8008ce0:	460c      	mov	r4, r1
 8008ce2:	461a      	mov	r2, r3
 8008ce4:	4623      	mov	r3, r4
 8008ce6:	4885      	ldr	r0, [pc, #532]	; (8008efc <cppLoop+0x115c>)
 8008ce8:	f7f8 fa14 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_U){
 8008cec:	4884      	ldr	r0, [pc, #528]	; (8008f00 <cppLoop+0x1160>)
 8008cee:	f7f9 fa3d 	bl	800216c <_ZN8JoyStick8getValueEv>
 8008cf2:	4603      	mov	r3, r0
 8008cf4:	2b08      	cmp	r3, #8
 8008cf6:	bf0c      	ite	eq
 8008cf8:	2301      	moveq	r3, #1
 8008cfa:	2300      	movne	r3, #0
 8008cfc:	b2db      	uxtb	r3, r3
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d022      	beq.n	8008d48 <cppLoop+0xfa8>
			led.LR(-1, 1);
 8008d02:	2201      	movs	r2, #1
 8008d04:	f04f 31ff 	mov.w	r1, #4294967295
 8008d08:	4879      	ldr	r0, [pc, #484]	; (8008ef0 <cppLoop+0x1150>)
 8008d0a:	f7f9 fb4f 	bl	80023ac <_ZN3LED2LREaa>
			HAL_Delay(300);
 8008d0e:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8008d12:	f000 ff93 	bl	8009c3c <HAL_Delay>

			selector_vel2++;
 8008d16:	4b7b      	ldr	r3, [pc, #492]	; (8008f04 <cppLoop+0x1164>)
 8008d18:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008d1c:	b29b      	uxth	r3, r3
 8008d1e:	3301      	adds	r3, #1
 8008d20:	b29b      	uxth	r3, r3
 8008d22:	b21a      	sxth	r2, r3
 8008d24:	4b77      	ldr	r3, [pc, #476]	; (8008f04 <cppLoop+0x1164>)
 8008d26:	801a      	strh	r2, [r3, #0]
			if(selector_vel2 >= 2) selector_vel2 = 0;
 8008d28:	4b76      	ldr	r3, [pc, #472]	; (8008f04 <cppLoop+0x1164>)
 8008d2a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008d2e:	2b01      	cmp	r3, #1
 8008d30:	dd02      	ble.n	8008d38 <cppLoop+0xf98>
 8008d32:	4b74      	ldr	r3, [pc, #464]	; (8008f04 <cppLoop+0x1164>)
 8008d34:	2200      	movs	r2, #0
 8008d36:	801a      	strh	r2, [r3, #0]

			led.LR(-1, 0);
 8008d38:	2200      	movs	r2, #0
 8008d3a:	f04f 31ff 	mov.w	r1, #4294967295
 8008d3e:	486c      	ldr	r0, [pc, #432]	; (8008ef0 <cppLoop+0x1150>)
 8008d40:	f7f9 fb34 	bl	80023ac <_ZN3LED2LREaa>
			line_trace.setMinVelocity2(adj_min_velocity2);

			led.LR(-1, 0);
		}

		break;
 8008d44:	f000 be43 	b.w	80099ce <cppLoop+0x1c2e>
		else if(joy_stick.getValue() == JOY_R){
 8008d48:	486d      	ldr	r0, [pc, #436]	; (8008f00 <cppLoop+0x1160>)
 8008d4a:	f7f9 fa0f 	bl	800216c <_ZN8JoyStick8getValueEv>
 8008d4e:	4603      	mov	r3, r0
 8008d50:	2b10      	cmp	r3, #16
 8008d52:	bf0c      	ite	eq
 8008d54:	2301      	moveq	r3, #1
 8008d56:	2300      	movne	r3, #0
 8008d58:	b2db      	uxtb	r3, r3
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	d03c      	beq.n	8008dd8 <cppLoop+0x1038>
			led.LR(-1, 1);
 8008d5e:	2201      	movs	r2, #1
 8008d60:	f04f 31ff 	mov.w	r1, #4294967295
 8008d64:	4862      	ldr	r0, [pc, #392]	; (8008ef0 <cppLoop+0x1150>)
 8008d66:	f7f9 fb21 	bl	80023ac <_ZN3LED2LREaa>
			HAL_Delay(100);
 8008d6a:	2064      	movs	r0, #100	; 0x64
 8008d6c:	f000 ff66 	bl	8009c3c <HAL_Delay>
			if(selector_vel2 == 0)
 8008d70:	4b64      	ldr	r3, [pc, #400]	; (8008f04 <cppLoop+0x1164>)
 8008d72:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008d76:	2b00      	cmp	r3, #0
 8008d78:	d113      	bne.n	8008da2 <cppLoop+0x1002>
				adj_max_velocity2 = adj_max_velocity2 + 0.1;
 8008d7a:	4b63      	ldr	r3, [pc, #396]	; (8008f08 <cppLoop+0x1168>)
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	4618      	mov	r0, r3
 8008d80:	f7f7 fbfa 	bl	8000578 <__aeabi_f2d>
 8008d84:	a358      	add	r3, pc, #352	; (adr r3, 8008ee8 <cppLoop+0x1148>)
 8008d86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d8a:	f7f7 fa97 	bl	80002bc <__adddf3>
 8008d8e:	4603      	mov	r3, r0
 8008d90:	460c      	mov	r4, r1
 8008d92:	4618      	mov	r0, r3
 8008d94:	4621      	mov	r1, r4
 8008d96:	f7f7 ff3f 	bl	8000c18 <__aeabi_d2f>
 8008d9a:	4602      	mov	r2, r0
 8008d9c:	4b5a      	ldr	r3, [pc, #360]	; (8008f08 <cppLoop+0x1168>)
 8008d9e:	601a      	str	r2, [r3, #0]
 8008da0:	e012      	b.n	8008dc8 <cppLoop+0x1028>
				adj_min_velocity2 = adj_min_velocity2 + 0.1;
 8008da2:	4b5a      	ldr	r3, [pc, #360]	; (8008f0c <cppLoop+0x116c>)
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	4618      	mov	r0, r3
 8008da8:	f7f7 fbe6 	bl	8000578 <__aeabi_f2d>
 8008dac:	a34e      	add	r3, pc, #312	; (adr r3, 8008ee8 <cppLoop+0x1148>)
 8008dae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008db2:	f7f7 fa83 	bl	80002bc <__adddf3>
 8008db6:	4603      	mov	r3, r0
 8008db8:	460c      	mov	r4, r1
 8008dba:	4618      	mov	r0, r3
 8008dbc:	4621      	mov	r1, r4
 8008dbe:	f7f7 ff2b 	bl	8000c18 <__aeabi_d2f>
 8008dc2:	4602      	mov	r2, r0
 8008dc4:	4b51      	ldr	r3, [pc, #324]	; (8008f0c <cppLoop+0x116c>)
 8008dc6:	601a      	str	r2, [r3, #0]
			led.LR(-1, 0);
 8008dc8:	2200      	movs	r2, #0
 8008dca:	f04f 31ff 	mov.w	r1, #4294967295
 8008dce:	4848      	ldr	r0, [pc, #288]	; (8008ef0 <cppLoop+0x1150>)
 8008dd0:	f7f9 faec 	bl	80023ac <_ZN3LED2LREaa>
		break;
 8008dd4:	f000 bdfb 	b.w	80099ce <cppLoop+0x1c2e>
		else if(joy_stick.getValue() == JOY_L){
 8008dd8:	4849      	ldr	r0, [pc, #292]	; (8008f00 <cppLoop+0x1160>)
 8008dda:	f7f9 f9c7 	bl	800216c <_ZN8JoyStick8getValueEv>
 8008dde:	4603      	mov	r3, r0
 8008de0:	2b01      	cmp	r3, #1
 8008de2:	bf0c      	ite	eq
 8008de4:	2301      	moveq	r3, #1
 8008de6:	2300      	movne	r3, #0
 8008de8:	b2db      	uxtb	r3, r3
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	d03c      	beq.n	8008e68 <cppLoop+0x10c8>
			led.LR(-1, 1);
 8008dee:	2201      	movs	r2, #1
 8008df0:	f04f 31ff 	mov.w	r1, #4294967295
 8008df4:	483e      	ldr	r0, [pc, #248]	; (8008ef0 <cppLoop+0x1150>)
 8008df6:	f7f9 fad9 	bl	80023ac <_ZN3LED2LREaa>
			HAL_Delay(100);
 8008dfa:	2064      	movs	r0, #100	; 0x64
 8008dfc:	f000 ff1e 	bl	8009c3c <HAL_Delay>
			if(selector_vel2 == 0)
 8008e00:	4b40      	ldr	r3, [pc, #256]	; (8008f04 <cppLoop+0x1164>)
 8008e02:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d113      	bne.n	8008e32 <cppLoop+0x1092>
				adj_max_velocity2 = adj_max_velocity2 - 0.1;
 8008e0a:	4b3f      	ldr	r3, [pc, #252]	; (8008f08 <cppLoop+0x1168>)
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	4618      	mov	r0, r3
 8008e10:	f7f7 fbb2 	bl	8000578 <__aeabi_f2d>
 8008e14:	a334      	add	r3, pc, #208	; (adr r3, 8008ee8 <cppLoop+0x1148>)
 8008e16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e1a:	f7f7 fa4d 	bl	80002b8 <__aeabi_dsub>
 8008e1e:	4603      	mov	r3, r0
 8008e20:	460c      	mov	r4, r1
 8008e22:	4618      	mov	r0, r3
 8008e24:	4621      	mov	r1, r4
 8008e26:	f7f7 fef7 	bl	8000c18 <__aeabi_d2f>
 8008e2a:	4602      	mov	r2, r0
 8008e2c:	4b36      	ldr	r3, [pc, #216]	; (8008f08 <cppLoop+0x1168>)
 8008e2e:	601a      	str	r2, [r3, #0]
 8008e30:	e012      	b.n	8008e58 <cppLoop+0x10b8>
				adj_min_velocity2 = adj_min_velocity2 - 0.1;
 8008e32:	4b36      	ldr	r3, [pc, #216]	; (8008f0c <cppLoop+0x116c>)
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	4618      	mov	r0, r3
 8008e38:	f7f7 fb9e 	bl	8000578 <__aeabi_f2d>
 8008e3c:	a32a      	add	r3, pc, #168	; (adr r3, 8008ee8 <cppLoop+0x1148>)
 8008e3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e42:	f7f7 fa39 	bl	80002b8 <__aeabi_dsub>
 8008e46:	4603      	mov	r3, r0
 8008e48:	460c      	mov	r4, r1
 8008e4a:	4618      	mov	r0, r3
 8008e4c:	4621      	mov	r1, r4
 8008e4e:	f7f7 fee3 	bl	8000c18 <__aeabi_d2f>
 8008e52:	4602      	mov	r2, r0
 8008e54:	4b2d      	ldr	r3, [pc, #180]	; (8008f0c <cppLoop+0x116c>)
 8008e56:	601a      	str	r2, [r3, #0]
			led.LR(-1, 0);
 8008e58:	2200      	movs	r2, #0
 8008e5a:	f04f 31ff 	mov.w	r1, #4294967295
 8008e5e:	4824      	ldr	r0, [pc, #144]	; (8008ef0 <cppLoop+0x1150>)
 8008e60:	f7f9 faa4 	bl	80023ac <_ZN3LED2LREaa>
		break;
 8008e64:	f000 bdb3 	b.w	80099ce <cppLoop+0x1c2e>
		else if(joy_stick.getValue() == JOY_C){
 8008e68:	4825      	ldr	r0, [pc, #148]	; (8008f00 <cppLoop+0x1160>)
 8008e6a:	f7f9 f97f 	bl	800216c <_ZN8JoyStick8getValueEv>
 8008e6e:	4603      	mov	r3, r0
 8008e70:	2b02      	cmp	r3, #2
 8008e72:	bf0c      	ite	eq
 8008e74:	2301      	moveq	r3, #1
 8008e76:	2300      	movne	r3, #0
 8008e78:	b2db      	uxtb	r3, r3
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	f000 85a7 	beq.w	80099ce <cppLoop+0x1c2e>
			led.LR(-1, 1);
 8008e80:	2201      	movs	r2, #1
 8008e82:	f04f 31ff 	mov.w	r1, #4294967295
 8008e86:	481a      	ldr	r0, [pc, #104]	; (8008ef0 <cppLoop+0x1150>)
 8008e88:	f7f9 fa90 	bl	80023ac <_ZN3LED2LREaa>
			HAL_Delay(300);
 8008e8c:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8008e90:	f000 fed4 	bl	8009c3c <HAL_Delay>
			sd_write_array_float("PARAMS", "TARVEL3.TXT", 1, &adj_max_velocity2, OVER_WRITE);
 8008e94:	2300      	movs	r3, #0
 8008e96:	9300      	str	r3, [sp, #0]
 8008e98:	4b1b      	ldr	r3, [pc, #108]	; (8008f08 <cppLoop+0x1168>)
 8008e9a:	2201      	movs	r2, #1
 8008e9c:	491c      	ldr	r1, [pc, #112]	; (8008f10 <cppLoop+0x1170>)
 8008e9e:	481d      	ldr	r0, [pc, #116]	; (8008f14 <cppLoop+0x1174>)
 8008ea0:	f7f8 fcec 	bl	800187c <sd_write_array_float>
			sd_write_array_float("PARAMS", "MINVEL2.TXT", 1, &adj_min_velocity2, OVER_WRITE);
 8008ea4:	2300      	movs	r3, #0
 8008ea6:	9300      	str	r3, [sp, #0]
 8008ea8:	4b18      	ldr	r3, [pc, #96]	; (8008f0c <cppLoop+0x116c>)
 8008eaa:	2201      	movs	r2, #1
 8008eac:	491a      	ldr	r1, [pc, #104]	; (8008f18 <cppLoop+0x1178>)
 8008eae:	4819      	ldr	r0, [pc, #100]	; (8008f14 <cppLoop+0x1174>)
 8008eb0:	f7f8 fce4 	bl	800187c <sd_write_array_float>
			line_trace.setMaxVelocity2(adj_max_velocity2);
 8008eb4:	4b14      	ldr	r3, [pc, #80]	; (8008f08 <cppLoop+0x1168>)
 8008eb6:	edd3 7a00 	vldr	s15, [r3]
 8008eba:	eeb0 0a67 	vmov.f32	s0, s15
 8008ebe:	480d      	ldr	r0, [pc, #52]	; (8008ef4 <cppLoop+0x1154>)
 8008ec0:	f7fa fed7 	bl	8003c72 <_ZN9LineTrace15setMaxVelocity2Ef>
			line_trace.setMinVelocity2(adj_min_velocity2);
 8008ec4:	4b11      	ldr	r3, [pc, #68]	; (8008f0c <cppLoop+0x116c>)
 8008ec6:	edd3 7a00 	vldr	s15, [r3]
 8008eca:	eeb0 0a67 	vmov.f32	s0, s15
 8008ece:	4809      	ldr	r0, [pc, #36]	; (8008ef4 <cppLoop+0x1154>)
 8008ed0:	f7fa feef 	bl	8003cb2 <_ZN9LineTrace15setMinVelocity2Ef>
			led.LR(-1, 0);
 8008ed4:	2200      	movs	r2, #0
 8008ed6:	f04f 31ff 	mov.w	r1, #4294967295
 8008eda:	4805      	ldr	r0, [pc, #20]	; (8008ef0 <cppLoop+0x1150>)
 8008edc:	f7f9 fa66 	bl	80023ac <_ZN3LED2LREaa>
		break;
 8008ee0:	f000 bd75 	b.w	80099ce <cppLoop+0x1c2e>
 8008ee4:	f3af 8000 	nop.w
 8008ee8:	9999999a 	.word	0x9999999a
 8008eec:	3fb99999 	.word	0x3fb99999
 8008ef0:	20000608 	.word	0x20000608
 8008ef4:	2001d3cc 	.word	0x2001d3cc
 8008ef8:	08019dcc 	.word	0x08019dcc
 8008efc:	08019d90 	.word	0x08019d90
 8008f00:	200005fc 	.word	0x200005fc
 8008f04:	200245ec 	.word	0x200245ec
 8008f08:	20024618 	.word	0x20024618
 8008f0c:	20024628 	.word	0x20024628
 8008f10:	08019dd8 	.word	0x08019dd8
 8008f14:	08019d3c 	.word	0x08019d3c
 8008f18:	08019de4 	.word	0x08019de4

	case 7:
		led.fullColor('W');
 8008f1c:	2157      	movs	r1, #87	; 0x57
 8008f1e:	48c0      	ldr	r0, [pc, #768]	; (8009220 <cppLoop+0x1480>)
 8008f20:	f7f9 f988 	bl	8002234 <_ZN3LED9fullColorEc>

		lcd_clear();
 8008f24:	f7f8 f8bc 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8008f28:	2100      	movs	r1, #0
 8008f2a:	2000      	movs	r0, #0
 8008f2c:	f7f8 f8c8 	bl	80010c0 <lcd_locate>
		lcd_printf("ACC:%4.1f", line_trace.getMaxAcc());
 8008f30:	48bc      	ldr	r0, [pc, #752]	; (8009224 <cppLoop+0x1484>)
 8008f32:	f7fa ff52 	bl	8003dda <_ZN9LineTrace9getMaxAccEv>
 8008f36:	ee10 3a10 	vmov	r3, s0
 8008f3a:	4618      	mov	r0, r3
 8008f3c:	f7f7 fb1c 	bl	8000578 <__aeabi_f2d>
 8008f40:	4603      	mov	r3, r0
 8008f42:	460c      	mov	r4, r1
 8008f44:	461a      	mov	r2, r3
 8008f46:	4623      	mov	r3, r4
 8008f48:	48b7      	ldr	r0, [pc, #732]	; (8009228 <cppLoop+0x1488>)
 8008f4a:	f7f8 f8e3 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8008f4e:	2101      	movs	r1, #1
 8008f50:	2000      	movs	r0, #0
 8008f52:	f7f8 f8b5 	bl	80010c0 <lcd_locate>
		lcd_printf("DEC:%4.1f", line_trace.getMaxDec());
 8008f56:	48b3      	ldr	r0, [pc, #716]	; (8009224 <cppLoop+0x1484>)
 8008f58:	f7fa ff75 	bl	8003e46 <_ZN9LineTrace9getMaxDecEv>
 8008f5c:	ee10 3a10 	vmov	r3, s0
 8008f60:	4618      	mov	r0, r3
 8008f62:	f7f7 fb09 	bl	8000578 <__aeabi_f2d>
 8008f66:	4603      	mov	r3, r0
 8008f68:	460c      	mov	r4, r1
 8008f6a:	461a      	mov	r2, r3
 8008f6c:	4623      	mov	r3, r4
 8008f6e:	48af      	ldr	r0, [pc, #700]	; (800922c <cppLoop+0x148c>)
 8008f70:	f7f8 f8d0 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_U){
 8008f74:	48ae      	ldr	r0, [pc, #696]	; (8009230 <cppLoop+0x1490>)
 8008f76:	f7f9 f8f9 	bl	800216c <_ZN8JoyStick8getValueEv>
 8008f7a:	4603      	mov	r3, r0
 8008f7c:	2b08      	cmp	r3, #8
 8008f7e:	bf0c      	ite	eq
 8008f80:	2301      	moveq	r3, #1
 8008f82:	2300      	movne	r3, #0
 8008f84:	b2db      	uxtb	r3, r3
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d022      	beq.n	8008fd0 <cppLoop+0x1230>
			led.LR(-1, 1);
 8008f8a:	2201      	movs	r2, #1
 8008f8c:	f04f 31ff 	mov.w	r1, #4294967295
 8008f90:	48a3      	ldr	r0, [pc, #652]	; (8009220 <cppLoop+0x1480>)
 8008f92:	f7f9 fa0b 	bl	80023ac <_ZN3LED2LREaa>
			HAL_Delay(300);
 8008f96:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8008f9a:	f000 fe4f 	bl	8009c3c <HAL_Delay>

			selector_acc++;
 8008f9e:	4ba5      	ldr	r3, [pc, #660]	; (8009234 <cppLoop+0x1494>)
 8008fa0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008fa4:	b29b      	uxth	r3, r3
 8008fa6:	3301      	adds	r3, #1
 8008fa8:	b29b      	uxth	r3, r3
 8008faa:	b21a      	sxth	r2, r3
 8008fac:	4ba1      	ldr	r3, [pc, #644]	; (8009234 <cppLoop+0x1494>)
 8008fae:	801a      	strh	r2, [r3, #0]
			if(selector_acc >= 2) selector_acc = 0;
 8008fb0:	4ba0      	ldr	r3, [pc, #640]	; (8009234 <cppLoop+0x1494>)
 8008fb2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008fb6:	2b01      	cmp	r3, #1
 8008fb8:	dd02      	ble.n	8008fc0 <cppLoop+0x1220>
 8008fba:	4b9e      	ldr	r3, [pc, #632]	; (8009234 <cppLoop+0x1494>)
 8008fbc:	2200      	movs	r2, #0
 8008fbe:	801a      	strh	r2, [r3, #0]

			led.LR(-1, 0);
 8008fc0:	2200      	movs	r2, #0
 8008fc2:	f04f 31ff 	mov.w	r1, #4294967295
 8008fc6:	4896      	ldr	r0, [pc, #600]	; (8009220 <cppLoop+0x1480>)
 8008fc8:	f7f9 f9f0 	bl	80023ac <_ZN3LED2LREaa>
			sd_write_array_float("PARAMS", "DEC.TXT", 1, &adj_dec, OVER_WRITE);
			line_trace.setMaxAccDec(adj_acc, adj_dec);

			led.LR(-1, 0);
		}
		break;
 8008fcc:	f000 bd01 	b.w	80099d2 <cppLoop+0x1c32>
		else if(joy_stick.getValue() == JOY_R){
 8008fd0:	4897      	ldr	r0, [pc, #604]	; (8009230 <cppLoop+0x1490>)
 8008fd2:	f7f9 f8cb 	bl	800216c <_ZN8JoyStick8getValueEv>
 8008fd6:	4603      	mov	r3, r0
 8008fd8:	2b10      	cmp	r3, #16
 8008fda:	bf0c      	ite	eq
 8008fdc:	2301      	moveq	r3, #1
 8008fde:	2300      	movne	r3, #0
 8008fe0:	b2db      	uxtb	r3, r3
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	d03c      	beq.n	8009060 <cppLoop+0x12c0>
			led.LR(-1, 1);
 8008fe6:	2201      	movs	r2, #1
 8008fe8:	f04f 31ff 	mov.w	r1, #4294967295
 8008fec:	488c      	ldr	r0, [pc, #560]	; (8009220 <cppLoop+0x1480>)
 8008fee:	f7f9 f9dd 	bl	80023ac <_ZN3LED2LREaa>
			HAL_Delay(100);
 8008ff2:	2064      	movs	r0, #100	; 0x64
 8008ff4:	f000 fe22 	bl	8009c3c <HAL_Delay>
			if(selector_acc == 0){
 8008ff8:	4b8e      	ldr	r3, [pc, #568]	; (8009234 <cppLoop+0x1494>)
 8008ffa:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	d113      	bne.n	800902a <cppLoop+0x128a>
				adj_acc = adj_acc + 0.1;
 8009002:	4b8d      	ldr	r3, [pc, #564]	; (8009238 <cppLoop+0x1498>)
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	4618      	mov	r0, r3
 8009008:	f7f7 fab6 	bl	8000578 <__aeabi_f2d>
 800900c:	a382      	add	r3, pc, #520	; (adr r3, 8009218 <cppLoop+0x1478>)
 800900e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009012:	f7f7 f953 	bl	80002bc <__adddf3>
 8009016:	4603      	mov	r3, r0
 8009018:	460c      	mov	r4, r1
 800901a:	4618      	mov	r0, r3
 800901c:	4621      	mov	r1, r4
 800901e:	f7f7 fdfb 	bl	8000c18 <__aeabi_d2f>
 8009022:	4602      	mov	r2, r0
 8009024:	4b84      	ldr	r3, [pc, #528]	; (8009238 <cppLoop+0x1498>)
 8009026:	601a      	str	r2, [r3, #0]
 8009028:	e012      	b.n	8009050 <cppLoop+0x12b0>
				adj_dec = adj_dec + 0.1;
 800902a:	4b84      	ldr	r3, [pc, #528]	; (800923c <cppLoop+0x149c>)
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	4618      	mov	r0, r3
 8009030:	f7f7 faa2 	bl	8000578 <__aeabi_f2d>
 8009034:	a378      	add	r3, pc, #480	; (adr r3, 8009218 <cppLoop+0x1478>)
 8009036:	e9d3 2300 	ldrd	r2, r3, [r3]
 800903a:	f7f7 f93f 	bl	80002bc <__adddf3>
 800903e:	4603      	mov	r3, r0
 8009040:	460c      	mov	r4, r1
 8009042:	4618      	mov	r0, r3
 8009044:	4621      	mov	r1, r4
 8009046:	f7f7 fde7 	bl	8000c18 <__aeabi_d2f>
 800904a:	4602      	mov	r2, r0
 800904c:	4b7b      	ldr	r3, [pc, #492]	; (800923c <cppLoop+0x149c>)
 800904e:	601a      	str	r2, [r3, #0]
			led.LR(-1, 0);
 8009050:	2200      	movs	r2, #0
 8009052:	f04f 31ff 	mov.w	r1, #4294967295
 8009056:	4872      	ldr	r0, [pc, #456]	; (8009220 <cppLoop+0x1480>)
 8009058:	f7f9 f9a8 	bl	80023ac <_ZN3LED2LREaa>
		break;
 800905c:	f000 bcb9 	b.w	80099d2 <cppLoop+0x1c32>
		else if(joy_stick.getValue() == JOY_L){
 8009060:	4873      	ldr	r0, [pc, #460]	; (8009230 <cppLoop+0x1490>)
 8009062:	f7f9 f883 	bl	800216c <_ZN8JoyStick8getValueEv>
 8009066:	4603      	mov	r3, r0
 8009068:	2b01      	cmp	r3, #1
 800906a:	bf0c      	ite	eq
 800906c:	2301      	moveq	r3, #1
 800906e:	2300      	movne	r3, #0
 8009070:	b2db      	uxtb	r3, r3
 8009072:	2b00      	cmp	r3, #0
 8009074:	d03c      	beq.n	80090f0 <cppLoop+0x1350>
			led.LR(-1, 1);
 8009076:	2201      	movs	r2, #1
 8009078:	f04f 31ff 	mov.w	r1, #4294967295
 800907c:	4868      	ldr	r0, [pc, #416]	; (8009220 <cppLoop+0x1480>)
 800907e:	f7f9 f995 	bl	80023ac <_ZN3LED2LREaa>
			HAL_Delay(100);
 8009082:	2064      	movs	r0, #100	; 0x64
 8009084:	f000 fdda 	bl	8009c3c <HAL_Delay>
			if(selector_acc == 0){
 8009088:	4b6a      	ldr	r3, [pc, #424]	; (8009234 <cppLoop+0x1494>)
 800908a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800908e:	2b00      	cmp	r3, #0
 8009090:	d113      	bne.n	80090ba <cppLoop+0x131a>
				adj_acc = adj_acc - 0.1;
 8009092:	4b69      	ldr	r3, [pc, #420]	; (8009238 <cppLoop+0x1498>)
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	4618      	mov	r0, r3
 8009098:	f7f7 fa6e 	bl	8000578 <__aeabi_f2d>
 800909c:	a35e      	add	r3, pc, #376	; (adr r3, 8009218 <cppLoop+0x1478>)
 800909e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090a2:	f7f7 f909 	bl	80002b8 <__aeabi_dsub>
 80090a6:	4603      	mov	r3, r0
 80090a8:	460c      	mov	r4, r1
 80090aa:	4618      	mov	r0, r3
 80090ac:	4621      	mov	r1, r4
 80090ae:	f7f7 fdb3 	bl	8000c18 <__aeabi_d2f>
 80090b2:	4602      	mov	r2, r0
 80090b4:	4b60      	ldr	r3, [pc, #384]	; (8009238 <cppLoop+0x1498>)
 80090b6:	601a      	str	r2, [r3, #0]
 80090b8:	e012      	b.n	80090e0 <cppLoop+0x1340>
				adj_dec = adj_dec - 0.1;
 80090ba:	4b60      	ldr	r3, [pc, #384]	; (800923c <cppLoop+0x149c>)
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	4618      	mov	r0, r3
 80090c0:	f7f7 fa5a 	bl	8000578 <__aeabi_f2d>
 80090c4:	a354      	add	r3, pc, #336	; (adr r3, 8009218 <cppLoop+0x1478>)
 80090c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090ca:	f7f7 f8f5 	bl	80002b8 <__aeabi_dsub>
 80090ce:	4603      	mov	r3, r0
 80090d0:	460c      	mov	r4, r1
 80090d2:	4618      	mov	r0, r3
 80090d4:	4621      	mov	r1, r4
 80090d6:	f7f7 fd9f 	bl	8000c18 <__aeabi_d2f>
 80090da:	4602      	mov	r2, r0
 80090dc:	4b57      	ldr	r3, [pc, #348]	; (800923c <cppLoop+0x149c>)
 80090de:	601a      	str	r2, [r3, #0]
			led.LR(-1, 0);
 80090e0:	2200      	movs	r2, #0
 80090e2:	f04f 31ff 	mov.w	r1, #4294967295
 80090e6:	484e      	ldr	r0, [pc, #312]	; (8009220 <cppLoop+0x1480>)
 80090e8:	f7f9 f960 	bl	80023ac <_ZN3LED2LREaa>
		break;
 80090ec:	f000 bc71 	b.w	80099d2 <cppLoop+0x1c32>
		else if(joy_stick.getValue() == JOY_C){
 80090f0:	484f      	ldr	r0, [pc, #316]	; (8009230 <cppLoop+0x1490>)
 80090f2:	f7f9 f83b 	bl	800216c <_ZN8JoyStick8getValueEv>
 80090f6:	4603      	mov	r3, r0
 80090f8:	2b02      	cmp	r3, #2
 80090fa:	bf0c      	ite	eq
 80090fc:	2301      	moveq	r3, #1
 80090fe:	2300      	movne	r3, #0
 8009100:	b2db      	uxtb	r3, r3
 8009102:	2b00      	cmp	r3, #0
 8009104:	f000 8465 	beq.w	80099d2 <cppLoop+0x1c32>
			led.LR(-1, 1);
 8009108:	2201      	movs	r2, #1
 800910a:	f04f 31ff 	mov.w	r1, #4294967295
 800910e:	4844      	ldr	r0, [pc, #272]	; (8009220 <cppLoop+0x1480>)
 8009110:	f7f9 f94c 	bl	80023ac <_ZN3LED2LREaa>
			HAL_Delay(300);
 8009114:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8009118:	f000 fd90 	bl	8009c3c <HAL_Delay>
			sd_write_array_float("PARAMS", "ACC.TXT", 1, &adj_acc, OVER_WRITE);
 800911c:	2300      	movs	r3, #0
 800911e:	9300      	str	r3, [sp, #0]
 8009120:	4b45      	ldr	r3, [pc, #276]	; (8009238 <cppLoop+0x1498>)
 8009122:	2201      	movs	r2, #1
 8009124:	4946      	ldr	r1, [pc, #280]	; (8009240 <cppLoop+0x14a0>)
 8009126:	4847      	ldr	r0, [pc, #284]	; (8009244 <cppLoop+0x14a4>)
 8009128:	f7f8 fba8 	bl	800187c <sd_write_array_float>
			sd_write_array_float("PARAMS", "DEC.TXT", 1, &adj_dec, OVER_WRITE);
 800912c:	2300      	movs	r3, #0
 800912e:	9300      	str	r3, [sp, #0]
 8009130:	4b42      	ldr	r3, [pc, #264]	; (800923c <cppLoop+0x149c>)
 8009132:	2201      	movs	r2, #1
 8009134:	4944      	ldr	r1, [pc, #272]	; (8009248 <cppLoop+0x14a8>)
 8009136:	4843      	ldr	r0, [pc, #268]	; (8009244 <cppLoop+0x14a4>)
 8009138:	f7f8 fba0 	bl	800187c <sd_write_array_float>
			line_trace.setMaxAccDec(adj_acc, adj_dec);
 800913c:	4b3e      	ldr	r3, [pc, #248]	; (8009238 <cppLoop+0x1498>)
 800913e:	edd3 7a00 	vldr	s15, [r3]
 8009142:	4b3e      	ldr	r3, [pc, #248]	; (800923c <cppLoop+0x149c>)
 8009144:	ed93 7a00 	vldr	s14, [r3]
 8009148:	eef0 0a47 	vmov.f32	s1, s14
 800914c:	eeb0 0a67 	vmov.f32	s0, s15
 8009150:	4834      	ldr	r0, [pc, #208]	; (8009224 <cppLoop+0x1484>)
 8009152:	f7fa fe0e 	bl	8003d72 <_ZN9LineTrace12setMaxAccDecEff>
			led.LR(-1, 0);
 8009156:	2200      	movs	r2, #0
 8009158:	f04f 31ff 	mov.w	r1, #4294967295
 800915c:	4830      	ldr	r0, [pc, #192]	; (8009220 <cppLoop+0x1480>)
 800915e:	f7f9 f925 	bl	80023ac <_ZN3LED2LREaa>
		break;
 8009162:	f000 bc36 	b.w	80099d2 <cppLoop+0x1c32>

	case 8:
		led.fullColor('W');
 8009166:	2157      	movs	r1, #87	; 0x57
 8009168:	482d      	ldr	r0, [pc, #180]	; (8009220 <cppLoop+0x1480>)
 800916a:	f7f9 f863 	bl	8002234 <_ZN3LED9fullColorEc>

		lcd_clear();
 800916e:	f7f7 ff97 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8009172:	2100      	movs	r1, #0
 8009174:	2000      	movs	r0, #0
 8009176:	f7f7 ffa3 	bl	80010c0 <lcd_locate>
		lcd_printf("ACC2:%3.1f", line_trace.getMaxAcc2());
 800917a:	482a      	ldr	r0, [pc, #168]	; (8009224 <cppLoop+0x1484>)
 800917c:	f7fa fe51 	bl	8003e22 <_ZN9LineTrace10getMaxAcc2Ev>
 8009180:	ee10 3a10 	vmov	r3, s0
 8009184:	4618      	mov	r0, r3
 8009186:	f7f7 f9f7 	bl	8000578 <__aeabi_f2d>
 800918a:	4603      	mov	r3, r0
 800918c:	460c      	mov	r4, r1
 800918e:	461a      	mov	r2, r3
 8009190:	4623      	mov	r3, r4
 8009192:	482e      	ldr	r0, [pc, #184]	; (800924c <cppLoop+0x14ac>)
 8009194:	f7f7 ffbe 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8009198:	2101      	movs	r1, #1
 800919a:	2000      	movs	r0, #0
 800919c:	f7f7 ff90 	bl	80010c0 <lcd_locate>
		lcd_printf("DEC2:%3.1f", line_trace.getMaxDec2());
 80091a0:	4820      	ldr	r0, [pc, #128]	; (8009224 <cppLoop+0x1484>)
 80091a2:	f7fa fe2c 	bl	8003dfe <_ZN9LineTrace10getMaxDec2Ev>
 80091a6:	ee10 3a10 	vmov	r3, s0
 80091aa:	4618      	mov	r0, r3
 80091ac:	f7f7 f9e4 	bl	8000578 <__aeabi_f2d>
 80091b0:	4603      	mov	r3, r0
 80091b2:	460c      	mov	r4, r1
 80091b4:	461a      	mov	r2, r3
 80091b6:	4623      	mov	r3, r4
 80091b8:	4825      	ldr	r0, [pc, #148]	; (8009250 <cppLoop+0x14b0>)
 80091ba:	f7f7 ffab 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_U){
 80091be:	481c      	ldr	r0, [pc, #112]	; (8009230 <cppLoop+0x1490>)
 80091c0:	f7f8 ffd4 	bl	800216c <_ZN8JoyStick8getValueEv>
 80091c4:	4603      	mov	r3, r0
 80091c6:	2b08      	cmp	r3, #8
 80091c8:	bf0c      	ite	eq
 80091ca:	2301      	moveq	r3, #1
 80091cc:	2300      	movne	r3, #0
 80091ce:	b2db      	uxtb	r3, r3
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	d041      	beq.n	8009258 <cppLoop+0x14b8>
			led.LR(-1, 1);
 80091d4:	2201      	movs	r2, #1
 80091d6:	f04f 31ff 	mov.w	r1, #4294967295
 80091da:	4811      	ldr	r0, [pc, #68]	; (8009220 <cppLoop+0x1480>)
 80091dc:	f7f9 f8e6 	bl	80023ac <_ZN3LED2LREaa>
			HAL_Delay(300);
 80091e0:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80091e4:	f000 fd2a 	bl	8009c3c <HAL_Delay>

			selector_acc2++;
 80091e8:	4b1a      	ldr	r3, [pc, #104]	; (8009254 <cppLoop+0x14b4>)
 80091ea:	f9b3 3000 	ldrsh.w	r3, [r3]
 80091ee:	b29b      	uxth	r3, r3
 80091f0:	3301      	adds	r3, #1
 80091f2:	b29b      	uxth	r3, r3
 80091f4:	b21a      	sxth	r2, r3
 80091f6:	4b17      	ldr	r3, [pc, #92]	; (8009254 <cppLoop+0x14b4>)
 80091f8:	801a      	strh	r2, [r3, #0]
			if(selector_acc2 >= 2) selector_acc2 = 0;
 80091fa:	4b16      	ldr	r3, [pc, #88]	; (8009254 <cppLoop+0x14b4>)
 80091fc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8009200:	2b01      	cmp	r3, #1
 8009202:	dd02      	ble.n	800920a <cppLoop+0x146a>
 8009204:	4b13      	ldr	r3, [pc, #76]	; (8009254 <cppLoop+0x14b4>)
 8009206:	2200      	movs	r2, #0
 8009208:	801a      	strh	r2, [r3, #0]

			led.LR(-1, 0);
 800920a:	2200      	movs	r2, #0
 800920c:	f04f 31ff 	mov.w	r1, #4294967295
 8009210:	4803      	ldr	r0, [pc, #12]	; (8009220 <cppLoop+0x1480>)
 8009212:	f7f9 f8cb 	bl	80023ac <_ZN3LED2LREaa>
			sd_write_array_float("PARAMS", "DEC2.TXT", 1, &adj_dec2, OVER_WRITE);
			line_trace.setMaxAccDec2(adj_acc2, adj_dec2);

			led.LR(-1, 0);
		}
		break;
 8009216:	e3de      	b.n	80099d6 <cppLoop+0x1c36>
 8009218:	9999999a 	.word	0x9999999a
 800921c:	3fb99999 	.word	0x3fb99999
 8009220:	20000608 	.word	0x20000608
 8009224:	2001d3cc 	.word	0x2001d3cc
 8009228:	08019df0 	.word	0x08019df0
 800922c:	08019dfc 	.word	0x08019dfc
 8009230:	200005fc 	.word	0x200005fc
 8009234:	200245e6 	.word	0x200245e6
 8009238:	20024630 	.word	0x20024630
 800923c:	20024638 	.word	0x20024638
 8009240:	08019e08 	.word	0x08019e08
 8009244:	08019d3c 	.word	0x08019d3c
 8009248:	08019e10 	.word	0x08019e10
 800924c:	08019e18 	.word	0x08019e18
 8009250:	08019e24 	.word	0x08019e24
 8009254:	200245e8 	.word	0x200245e8
		else if(joy_stick.getValue() == JOY_R){
 8009258:	48bd      	ldr	r0, [pc, #756]	; (8009550 <cppLoop+0x17b0>)
 800925a:	f7f8 ff87 	bl	800216c <_ZN8JoyStick8getValueEv>
 800925e:	4603      	mov	r3, r0
 8009260:	2b10      	cmp	r3, #16
 8009262:	bf0c      	ite	eq
 8009264:	2301      	moveq	r3, #1
 8009266:	2300      	movne	r3, #0
 8009268:	b2db      	uxtb	r3, r3
 800926a:	2b00      	cmp	r3, #0
 800926c:	d03b      	beq.n	80092e6 <cppLoop+0x1546>
			led.LR(-1, 1);
 800926e:	2201      	movs	r2, #1
 8009270:	f04f 31ff 	mov.w	r1, #4294967295
 8009274:	48b7      	ldr	r0, [pc, #732]	; (8009554 <cppLoop+0x17b4>)
 8009276:	f7f9 f899 	bl	80023ac <_ZN3LED2LREaa>
			HAL_Delay(100);
 800927a:	2064      	movs	r0, #100	; 0x64
 800927c:	f000 fcde 	bl	8009c3c <HAL_Delay>
			if(selector_acc2 == 0){
 8009280:	4bb5      	ldr	r3, [pc, #724]	; (8009558 <cppLoop+0x17b8>)
 8009282:	f9b3 3000 	ldrsh.w	r3, [r3]
 8009286:	2b00      	cmp	r3, #0
 8009288:	d113      	bne.n	80092b2 <cppLoop+0x1512>
				adj_acc2 = adj_acc2 + 0.1;
 800928a:	4bb4      	ldr	r3, [pc, #720]	; (800955c <cppLoop+0x17bc>)
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	4618      	mov	r0, r3
 8009290:	f7f7 f972 	bl	8000578 <__aeabi_f2d>
 8009294:	a3ac      	add	r3, pc, #688	; (adr r3, 8009548 <cppLoop+0x17a8>)
 8009296:	e9d3 2300 	ldrd	r2, r3, [r3]
 800929a:	f7f7 f80f 	bl	80002bc <__adddf3>
 800929e:	4603      	mov	r3, r0
 80092a0:	460c      	mov	r4, r1
 80092a2:	4618      	mov	r0, r3
 80092a4:	4621      	mov	r1, r4
 80092a6:	f7f7 fcb7 	bl	8000c18 <__aeabi_d2f>
 80092aa:	4602      	mov	r2, r0
 80092ac:	4bab      	ldr	r3, [pc, #684]	; (800955c <cppLoop+0x17bc>)
 80092ae:	601a      	str	r2, [r3, #0]
 80092b0:	e012      	b.n	80092d8 <cppLoop+0x1538>
				adj_dec2 = adj_dec2 + 0.1;
 80092b2:	4bab      	ldr	r3, [pc, #684]	; (8009560 <cppLoop+0x17c0>)
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	4618      	mov	r0, r3
 80092b8:	f7f7 f95e 	bl	8000578 <__aeabi_f2d>
 80092bc:	a3a2      	add	r3, pc, #648	; (adr r3, 8009548 <cppLoop+0x17a8>)
 80092be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092c2:	f7f6 fffb 	bl	80002bc <__adddf3>
 80092c6:	4603      	mov	r3, r0
 80092c8:	460c      	mov	r4, r1
 80092ca:	4618      	mov	r0, r3
 80092cc:	4621      	mov	r1, r4
 80092ce:	f7f7 fca3 	bl	8000c18 <__aeabi_d2f>
 80092d2:	4602      	mov	r2, r0
 80092d4:	4ba2      	ldr	r3, [pc, #648]	; (8009560 <cppLoop+0x17c0>)
 80092d6:	601a      	str	r2, [r3, #0]
			led.LR(-1, 0);
 80092d8:	2200      	movs	r2, #0
 80092da:	f04f 31ff 	mov.w	r1, #4294967295
 80092de:	489d      	ldr	r0, [pc, #628]	; (8009554 <cppLoop+0x17b4>)
 80092e0:	f7f9 f864 	bl	80023ac <_ZN3LED2LREaa>
		break;
 80092e4:	e377      	b.n	80099d6 <cppLoop+0x1c36>
		else if(joy_stick.getValue() == JOY_L){
 80092e6:	489a      	ldr	r0, [pc, #616]	; (8009550 <cppLoop+0x17b0>)
 80092e8:	f7f8 ff40 	bl	800216c <_ZN8JoyStick8getValueEv>
 80092ec:	4603      	mov	r3, r0
 80092ee:	2b01      	cmp	r3, #1
 80092f0:	bf0c      	ite	eq
 80092f2:	2301      	moveq	r3, #1
 80092f4:	2300      	movne	r3, #0
 80092f6:	b2db      	uxtb	r3, r3
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	d03b      	beq.n	8009374 <cppLoop+0x15d4>
			led.LR(-1, 1);
 80092fc:	2201      	movs	r2, #1
 80092fe:	f04f 31ff 	mov.w	r1, #4294967295
 8009302:	4894      	ldr	r0, [pc, #592]	; (8009554 <cppLoop+0x17b4>)
 8009304:	f7f9 f852 	bl	80023ac <_ZN3LED2LREaa>
			HAL_Delay(100);
 8009308:	2064      	movs	r0, #100	; 0x64
 800930a:	f000 fc97 	bl	8009c3c <HAL_Delay>
			if(selector_acc2 == 0){
 800930e:	4b92      	ldr	r3, [pc, #584]	; (8009558 <cppLoop+0x17b8>)
 8009310:	f9b3 3000 	ldrsh.w	r3, [r3]
 8009314:	2b00      	cmp	r3, #0
 8009316:	d113      	bne.n	8009340 <cppLoop+0x15a0>
				adj_acc2 = adj_acc2 - 0.1;
 8009318:	4b90      	ldr	r3, [pc, #576]	; (800955c <cppLoop+0x17bc>)
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	4618      	mov	r0, r3
 800931e:	f7f7 f92b 	bl	8000578 <__aeabi_f2d>
 8009322:	a389      	add	r3, pc, #548	; (adr r3, 8009548 <cppLoop+0x17a8>)
 8009324:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009328:	f7f6 ffc6 	bl	80002b8 <__aeabi_dsub>
 800932c:	4603      	mov	r3, r0
 800932e:	460c      	mov	r4, r1
 8009330:	4618      	mov	r0, r3
 8009332:	4621      	mov	r1, r4
 8009334:	f7f7 fc70 	bl	8000c18 <__aeabi_d2f>
 8009338:	4602      	mov	r2, r0
 800933a:	4b88      	ldr	r3, [pc, #544]	; (800955c <cppLoop+0x17bc>)
 800933c:	601a      	str	r2, [r3, #0]
 800933e:	e012      	b.n	8009366 <cppLoop+0x15c6>
				adj_dec2 = adj_dec2 - 0.1;
 8009340:	4b87      	ldr	r3, [pc, #540]	; (8009560 <cppLoop+0x17c0>)
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	4618      	mov	r0, r3
 8009346:	f7f7 f917 	bl	8000578 <__aeabi_f2d>
 800934a:	a37f      	add	r3, pc, #508	; (adr r3, 8009548 <cppLoop+0x17a8>)
 800934c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009350:	f7f6 ffb2 	bl	80002b8 <__aeabi_dsub>
 8009354:	4603      	mov	r3, r0
 8009356:	460c      	mov	r4, r1
 8009358:	4618      	mov	r0, r3
 800935a:	4621      	mov	r1, r4
 800935c:	f7f7 fc5c 	bl	8000c18 <__aeabi_d2f>
 8009360:	4602      	mov	r2, r0
 8009362:	4b7f      	ldr	r3, [pc, #508]	; (8009560 <cppLoop+0x17c0>)
 8009364:	601a      	str	r2, [r3, #0]
			led.LR(-1, 0);
 8009366:	2200      	movs	r2, #0
 8009368:	f04f 31ff 	mov.w	r1, #4294967295
 800936c:	4879      	ldr	r0, [pc, #484]	; (8009554 <cppLoop+0x17b4>)
 800936e:	f7f9 f81d 	bl	80023ac <_ZN3LED2LREaa>
		break;
 8009372:	e330      	b.n	80099d6 <cppLoop+0x1c36>
		else if(joy_stick.getValue() == JOY_C){
 8009374:	4876      	ldr	r0, [pc, #472]	; (8009550 <cppLoop+0x17b0>)
 8009376:	f7f8 fef9 	bl	800216c <_ZN8JoyStick8getValueEv>
 800937a:	4603      	mov	r3, r0
 800937c:	2b02      	cmp	r3, #2
 800937e:	bf0c      	ite	eq
 8009380:	2301      	moveq	r3, #1
 8009382:	2300      	movne	r3, #0
 8009384:	b2db      	uxtb	r3, r3
 8009386:	2b00      	cmp	r3, #0
 8009388:	f000 8325 	beq.w	80099d6 <cppLoop+0x1c36>
			led.LR(-1, 1);
 800938c:	2201      	movs	r2, #1
 800938e:	f04f 31ff 	mov.w	r1, #4294967295
 8009392:	4870      	ldr	r0, [pc, #448]	; (8009554 <cppLoop+0x17b4>)
 8009394:	f7f9 f80a 	bl	80023ac <_ZN3LED2LREaa>
			HAL_Delay(300);
 8009398:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800939c:	f000 fc4e 	bl	8009c3c <HAL_Delay>
			sd_write_array_float("PARAMS", "ACC2.TXT", 1, &adj_acc2, OVER_WRITE);
 80093a0:	2300      	movs	r3, #0
 80093a2:	9300      	str	r3, [sp, #0]
 80093a4:	4b6d      	ldr	r3, [pc, #436]	; (800955c <cppLoop+0x17bc>)
 80093a6:	2201      	movs	r2, #1
 80093a8:	496e      	ldr	r1, [pc, #440]	; (8009564 <cppLoop+0x17c4>)
 80093aa:	486f      	ldr	r0, [pc, #444]	; (8009568 <cppLoop+0x17c8>)
 80093ac:	f7f8 fa66 	bl	800187c <sd_write_array_float>
			sd_write_array_float("PARAMS", "DEC2.TXT", 1, &adj_dec2, OVER_WRITE);
 80093b0:	2300      	movs	r3, #0
 80093b2:	9300      	str	r3, [sp, #0]
 80093b4:	4b6a      	ldr	r3, [pc, #424]	; (8009560 <cppLoop+0x17c0>)
 80093b6:	2201      	movs	r2, #1
 80093b8:	496c      	ldr	r1, [pc, #432]	; (800956c <cppLoop+0x17cc>)
 80093ba:	486b      	ldr	r0, [pc, #428]	; (8009568 <cppLoop+0x17c8>)
 80093bc:	f7f8 fa5e 	bl	800187c <sd_write_array_float>
			line_trace.setMaxAccDec2(adj_acc2, adj_dec2);
 80093c0:	4b66      	ldr	r3, [pc, #408]	; (800955c <cppLoop+0x17bc>)
 80093c2:	edd3 7a00 	vldr	s15, [r3]
 80093c6:	4b66      	ldr	r3, [pc, #408]	; (8009560 <cppLoop+0x17c0>)
 80093c8:	ed93 7a00 	vldr	s14, [r3]
 80093cc:	eef0 0a47 	vmov.f32	s1, s14
 80093d0:	eeb0 0a67 	vmov.f32	s0, s15
 80093d4:	4866      	ldr	r0, [pc, #408]	; (8009570 <cppLoop+0x17d0>)
 80093d6:	f7fa fce6 	bl	8003da6 <_ZN9LineTrace13setMaxAccDec2Eff>
			led.LR(-1, 0);
 80093da:	2200      	movs	r2, #0
 80093dc:	f04f 31ff 	mov.w	r1, #4294967295
 80093e0:	485c      	ldr	r0, [pc, #368]	; (8009554 <cppLoop+0x17b4>)
 80093e2:	f7f8 ffe3 	bl	80023ac <_ZN3LED2LREaa>
		break;
 80093e6:	e2f6      	b.n	80099d6 <cppLoop+0x1c36>

	case 9:
		led.fullColor('~');
 80093e8:	217e      	movs	r1, #126	; 0x7e
 80093ea:	485a      	ldr	r0, [pc, #360]	; (8009554 <cppLoop+0x17b4>)
 80093ec:	f7f8 ff22 	bl	8002234 <_ZN3LED9fullColorEc>

		lcd_clear();
 80093f0:	f7f7 fe56 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 80093f4:	2100      	movs	r1, #0
 80093f6:	2000      	movs	r0, #0
 80093f8:	f7f7 fe62 	bl	80010c0 <lcd_locate>
		lcd_printf("Teoshi");
 80093fc:	485d      	ldr	r0, [pc, #372]	; (8009574 <cppLoop+0x17d4>)
 80093fe:	f7f7 fe89 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8009402:	2101      	movs	r1, #1
 8009404:	2000      	movs	r0, #0
 8009406:	f7f7 fe5b 	bl	80010c0 <lcd_locate>
		lcd_printf("Following");
 800940a:	485b      	ldr	r0, [pc, #364]	; (8009578 <cppLoop+0x17d8>)
 800940c:	f7f7 fe82 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 8009410:	484f      	ldr	r0, [pc, #316]	; (8009550 <cppLoop+0x17b0>)
 8009412:	f7f8 feab 	bl	800216c <_ZN8JoyStick8getValueEv>
 8009416:	4603      	mov	r3, r0
 8009418:	2b02      	cmp	r3, #2
 800941a:	bf0c      	ite	eq
 800941c:	2301      	moveq	r3, #1
 800941e:	2300      	movne	r3, #0
 8009420:	b2db      	uxtb	r3, r3
 8009422:	2b00      	cmp	r3, #0
 8009424:	f000 82d9 	beq.w	80099da <cppLoop+0x1c3a>
			led.LR(-1, 1);
 8009428:	2201      	movs	r2, #1
 800942a:	f04f 31ff 	mov.w	r1, #4294967295
 800942e:	4849      	ldr	r0, [pc, #292]	; (8009554 <cppLoop+0x17b4>)
 8009430:	f7f8 ffbc 	bl	80023ac <_ZN3LED2LREaa>
			HAL_Delay(500);
 8009434:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8009438:	f000 fc00 	bl	8009c3c <HAL_Delay>

			line_trace.setNormalRatio(0.0);
 800943c:	ed9f 0a4f 	vldr	s0, [pc, #316]	; 800957c <cppLoop+0x17dc>
 8009440:	484b      	ldr	r0, [pc, #300]	; (8009570 <cppLoop+0x17d0>)
 8009442:	f7fa fbe7 	bl	8003c14 <_ZN9LineTrace14setNormalRatioEf>
			line_trace.start();
 8009446:	484a      	ldr	r0, [pc, #296]	; (8009570 <cppLoop+0x17d0>)
 8009448:	f7fa fe4a 	bl	80040e0 <_ZN9LineTrace5startEv>
			HAL_Delay(500);
 800944c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8009450:	f000 fbf4 	bl	8009c3c <HAL_Delay>

			led.fullColor('R');
 8009454:	2152      	movs	r1, #82	; 0x52
 8009456:	483f      	ldr	r0, [pc, #252]	; (8009554 <cppLoop+0x17b4>)
 8009458:	f7f8 feec 	bl	8002234 <_ZN3LED9fullColorEc>
			encoder.clearDistance10mm();
 800945c:	4848      	ldr	r0, [pc, #288]	; (8009580 <cppLoop+0x17e0>)
 800945e:	f7f8 f95f 	bl	8001720 <_ZN7Encoder17clearDistance10mmEv>
			//encoder.clearDistance();

			HAL_Delay(10000);
 8009462:	f242 7010 	movw	r0, #10000	; 0x2710
 8009466:	f000 fbe9 	bl	8009c3c <HAL_Delay>

			line_trace.stop();
 800946a:	4841      	ldr	r0, [pc, #260]	; (8009570 <cppLoop+0x17d0>)
 800946c:	f7fa fed8 	bl	8004220 <_ZN9LineTrace4stopEv>
			//long total = encoder.getTotalCnt();

			//user_fopen("total_cnts", "cnts.txt");
			user_fopen("distance", "1m.txt");
 8009470:	4944      	ldr	r1, [pc, #272]	; (8009584 <cppLoop+0x17e4>)
 8009472:	4845      	ldr	r0, [pc, #276]	; (8009588 <cppLoop+0x17e8>)
 8009474:	f7f8 f98d 	bl	8001792 <user_fopen>
			float d = encoder.getDistance();
 8009478:	4841      	ldr	r0, [pc, #260]	; (8009580 <cppLoop+0x17e0>)
 800947a:	f7f8 f915 	bl	80016a8 <_ZN7Encoder11getDistanceEv>
 800947e:	eef0 7a40 	vmov.f32	s15, s0
 8009482:	edc7 7a01 	vstr	s15, [r7, #4]
			sd_write_float(1, &d, ADD_WRITE);
 8009486:	1d3b      	adds	r3, r7, #4
 8009488:	2201      	movs	r2, #1
 800948a:	4619      	mov	r1, r3
 800948c:	2001      	movs	r0, #1
 800948e:	f7f8 f9a3 	bl	80017d8 <sd_write_float>
			user_fclose();
 8009492:	f7f8 f991 	bl	80017b8 <user_fclose>

			led.LR(-1, 0);
 8009496:	2200      	movs	r2, #0
 8009498:	f04f 31ff 	mov.w	r1, #4294967295
 800949c:	482d      	ldr	r0, [pc, #180]	; (8009554 <cppLoop+0x17b4>)
 800949e:	f7f8 ff85 	bl	80023ac <_ZN3LED2LREaa>
		}
		break;
 80094a2:	e29a      	b.n	80099da <cppLoop+0x1c3a>

	case 10:
		led.fullColor('~');
 80094a4:	217e      	movs	r1, #126	; 0x7e
 80094a6:	482b      	ldr	r0, [pc, #172]	; (8009554 <cppLoop+0x17b4>)
 80094a8:	f7f8 fec4 	bl	8002234 <_ZN3LED9fullColorEc>

		lcd_clear();
 80094ac:	f7f7 fdf8 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 80094b0:	2100      	movs	r1, #0
 80094b2:	2000      	movs	r0, #0
 80094b4:	f7f7 fe04 	bl	80010c0 <lcd_locate>
		lcd_printf("Create  ");
 80094b8:	4834      	ldr	r0, [pc, #208]	; (800958c <cppLoop+0x17ec>)
 80094ba:	f7f7 fe2b 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 80094be:	2101      	movs	r1, #1
 80094c0:	2000      	movs	r0, #0
 80094c2:	f7f7 fdfd 	bl	80010c0 <lcd_locate>
		lcd_printf("VelTable");
 80094c6:	4832      	ldr	r0, [pc, #200]	; (8009590 <cppLoop+0x17f0>)
 80094c8:	f7f7 fe24 	bl	8001114 <lcd_printf>
		if(joy_stick.getValue() == JOY_C){
 80094cc:	4820      	ldr	r0, [pc, #128]	; (8009550 <cppLoop+0x17b0>)
 80094ce:	f7f8 fe4d 	bl	800216c <_ZN8JoyStick8getValueEv>
 80094d2:	4603      	mov	r3, r0
 80094d4:	2b02      	cmp	r3, #2
 80094d6:	bf0c      	ite	eq
 80094d8:	2301      	moveq	r3, #1
 80094da:	2300      	movne	r3, #0
 80094dc:	b2db      	uxtb	r3, r3
 80094de:	2b00      	cmp	r3, #0
 80094e0:	f000 827d 	beq.w	80099de <cppLoop+0x1c3e>
			HAL_Delay(500);
 80094e4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80094e8:	f000 fba8 	bl	8009c3c <HAL_Delay>
			led.LR(-1, 1);
 80094ec:	2201      	movs	r2, #1
 80094ee:	f04f 31ff 	mov.w	r1, #4294967295
 80094f2:	4818      	ldr	r0, [pc, #96]	; (8009554 <cppLoop+0x17b4>)
 80094f4:	f7f8 ff5a 	bl	80023ac <_ZN3LED2LREaa>

			line_trace.setMode(THIRD_RUNNING);
 80094f8:	2102      	movs	r1, #2
 80094fa:	481d      	ldr	r0, [pc, #116]	; (8009570 <cppLoop+0x17d0>)
 80094fc:	f7fa fdde 	bl	80040bc <_ZN9LineTrace7setModeEs>
			line_trace.setTargetVelocity(adj_max_velocity2);
 8009500:	4b24      	ldr	r3, [pc, #144]	; (8009594 <cppLoop+0x17f4>)
 8009502:	edd3 7a00 	vldr	s15, [r3]
 8009506:	eeb0 0a67 	vmov.f32	s0, s15
 800950a:	4819      	ldr	r0, [pc, #100]	; (8009570 <cppLoop+0x17d0>)
 800950c:	f7fa fb91 	bl	8003c32 <_ZN9LineTrace17setTargetVelocityEf>
			line_trace.setMaxVelocity(adj_max_velocity2);
 8009510:	4b20      	ldr	r3, [pc, #128]	; (8009594 <cppLoop+0x17f4>)
 8009512:	edd3 7a00 	vldr	s15, [r3]
 8009516:	eeb0 0a67 	vmov.f32	s0, s15
 800951a:	4815      	ldr	r0, [pc, #84]	; (8009570 <cppLoop+0x17d0>)
 800951c:	f7fa fb99 	bl	8003c52 <_ZN9LineTrace14setMaxVelocityEf>
			line_trace.setMinVelocity(adj_max_velocity2);
 8009520:	4b1c      	ldr	r3, [pc, #112]	; (8009594 <cppLoop+0x17f4>)
 8009522:	edd3 7a00 	vldr	s15, [r3]
 8009526:	eeb0 0a67 	vmov.f32	s0, s15
 800952a:	4811      	ldr	r0, [pc, #68]	; (8009570 <cppLoop+0x17d0>)
 800952c:	f7fa fbb1 	bl	8003c92 <_ZN9LineTrace14setMinVelocityEf>
			line_trace.createVelocityTabeleFromSD();
 8009530:	480f      	ldr	r0, [pc, #60]	; (8009570 <cppLoop+0x17d0>)
 8009532:	f7fa ffb7 	bl	80044a4 <_ZN9LineTrace26createVelocityTabeleFromSDEv>

			led.LR(-1, 0);
 8009536:	2200      	movs	r2, #0
 8009538:	f04f 31ff 	mov.w	r1, #4294967295
 800953c:	4805      	ldr	r0, [pc, #20]	; (8009554 <cppLoop+0x17b4>)
 800953e:	f7f8 ff35 	bl	80023ac <_ZN3LED2LREaa>
		}

		break;
 8009542:	e24c      	b.n	80099de <cppLoop+0x1c3e>
 8009544:	f3af 8000 	nop.w
 8009548:	9999999a 	.word	0x9999999a
 800954c:	3fb99999 	.word	0x3fb99999
 8009550:	200005fc 	.word	0x200005fc
 8009554:	20000608 	.word	0x20000608
 8009558:	200245e8 	.word	0x200245e8
 800955c:	20024640 	.word	0x20024640
 8009560:	20024648 	.word	0x20024648
 8009564:	08019e30 	.word	0x08019e30
 8009568:	08019d3c 	.word	0x08019d3c
 800956c:	08019e3c 	.word	0x08019e3c
 8009570:	2001d3cc 	.word	0x2001d3cc
 8009574:	08019e48 	.word	0x08019e48
 8009578:	08019e50 	.word	0x08019e50
 800957c:	00000000 	.word	0x00000000
 8009580:	2001d328 	.word	0x2001d328
 8009584:	08019e5c 	.word	0x08019e5c
 8009588:	08019e64 	.word	0x08019e64
 800958c:	08019e70 	.word	0x08019e70
 8009590:	08019e7c 	.word	0x08019e7c
 8009594:	20024618 	.word	0x20024618

	case 11:
		led.fullColor('~');
 8009598:	217e      	movs	r1, #126	; 0x7e
 800959a:	48c1      	ldr	r0, [pc, #772]	; (80098a0 <cppLoop+0x1b00>)
 800959c:	f7f8 fe4a 	bl	8002234 <_ZN3LED9fullColorEc>

			led.LR(-1, 0);
		}
		*/

		lcd_clear();
 80095a0:	f7f7 fd7e 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 80095a4:	2100      	movs	r1, #0
 80095a6:	2000      	movs	r0, #0
 80095a8:	f7f7 fd8a 	bl	80010c0 <lcd_locate>
		lcd_printf("Step");
 80095ac:	48bd      	ldr	r0, [pc, #756]	; (80098a4 <cppLoop+0x1b04>)
 80095ae:	f7f7 fdb1 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 80095b2:	2101      	movs	r1, #1
 80095b4:	2000      	movs	r0, #0
 80095b6:	f7f7 fd83 	bl	80010c0 <lcd_locate>
		lcd_printf("Record");
 80095ba:	48bb      	ldr	r0, [pc, #748]	; (80098a8 <cppLoop+0x1b08>)
 80095bc:	f7f7 fdaa 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 80095c0:	48ba      	ldr	r0, [pc, #744]	; (80098ac <cppLoop+0x1b0c>)
 80095c2:	f7f8 fdd3 	bl	800216c <_ZN8JoyStick8getValueEv>
 80095c6:	4603      	mov	r3, r0
 80095c8:	2b02      	cmp	r3, #2
 80095ca:	bf0c      	ite	eq
 80095cc:	2301      	moveq	r3, #1
 80095ce:	2300      	movne	r3, #0
 80095d0:	b2db      	uxtb	r3, r3
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	f000 8205 	beq.w	80099e2 <cppLoop+0x1c42>
			HAL_Delay(1500);
 80095d8:	f240 50dc 	movw	r0, #1500	; 0x5dc
 80095dc:	f000 fb2e 	bl	8009c3c <HAL_Delay>
			led.LR(-1, 1);
 80095e0:	2201      	movs	r2, #1
 80095e2:	f04f 31ff 	mov.w	r1, #4294967295
 80095e6:	48ae      	ldr	r0, [pc, #696]	; (80098a0 <cppLoop+0x1b00>)
 80095e8:	f7f8 fee0 	bl	80023ac <_ZN3LED2LREaa>

			HAL_Delay(3000);
 80095ec:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80095f0:	f000 fb24 	bl	8009c3c <HAL_Delay>
			esc.on(0.35, 0.35, 0.35, 0.35);
 80095f4:	eddf 1aae 	vldr	s3, [pc, #696]	; 80098b0 <cppLoop+0x1b10>
 80095f8:	ed9f 1aad 	vldr	s2, [pc, #692]	; 80098b0 <cppLoop+0x1b10>
 80095fc:	eddf 0aac 	vldr	s1, [pc, #688]	; 80098b0 <cppLoop+0x1b10>
 8009600:	ed9f 0aab 	vldr	s0, [pc, #684]	; 80098b0 <cppLoop+0x1b10>
 8009604:	48ab      	ldr	r0, [pc, #684]	; (80098b4 <cppLoop+0x1b14>)
 8009606:	f7f7 fe23 	bl	8001250 <_ZN3ESC2onEffff>
			HAL_Delay(1000);
 800960a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800960e:	f000 fb15 	bl	8009c3c <HAL_Delay>

			logger.start();
 8009612:	48a9      	ldr	r0, [pc, #676]	; (80098b8 <cppLoop+0x1b18>)
 8009614:	f7fb fb51 	bl	8004cba <_ZN6Logger5startEv>
			motor.setRatio(0.4, 0.4);
 8009618:	ed9f 1b9d 	vldr	d1, [pc, #628]	; 8009890 <cppLoop+0x1af0>
 800961c:	ed9f 0b9c 	vldr	d0, [pc, #624]	; 8009890 <cppLoop+0x1af0>
 8009620:	48a6      	ldr	r0, [pc, #664]	; (80098bc <cppLoop+0x1b1c>)
 8009622:	f7fb fbdd 	bl	8004de0 <_ZN5Motor8setRatioEdd>

			HAL_Delay(1000);
 8009626:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800962a:	f000 fb07 	bl	8009c3c <HAL_Delay>

			logger.stop();
 800962e:	48a2      	ldr	r0, [pc, #648]	; (80098b8 <cppLoop+0x1b18>)
 8009630:	f7fb fb53 	bl	8004cda <_ZN6Logger4stopEv>
			motor.setRatio(0.0, 0.0);
 8009634:	ed9f 1b98 	vldr	d1, [pc, #608]	; 8009898 <cppLoop+0x1af8>
 8009638:	ed9f 0b97 	vldr	d0, [pc, #604]	; 8009898 <cppLoop+0x1af8>
 800963c:	489f      	ldr	r0, [pc, #636]	; (80098bc <cppLoop+0x1b1c>)
 800963e:	f7fb fbcf 	bl	8004de0 <_ZN5Motor8setRatioEdd>
			esc.off();
 8009642:	489c      	ldr	r0, [pc, #624]	; (80098b4 <cppLoop+0x1b14>)
 8009644:	f7f7 fe9e 	bl	8001384 <_ZN3ESC3offEv>

			logger.saveLogs("SYSIDENT", "STEPRES.txt");
 8009648:	4a9d      	ldr	r2, [pc, #628]	; (80098c0 <cppLoop+0x1b20>)
 800964a:	499e      	ldr	r1, [pc, #632]	; (80098c4 <cppLoop+0x1b24>)
 800964c:	489a      	ldr	r0, [pc, #616]	; (80098b8 <cppLoop+0x1b18>)
 800964e:	f7fb fa16 	bl	8004a7e <_ZN6Logger8saveLogsEPKcS1_>

			led.LR(-1, 0);
 8009652:	2200      	movs	r2, #0
 8009654:	f04f 31ff 	mov.w	r1, #4294967295
 8009658:	4891      	ldr	r0, [pc, #580]	; (80098a0 <cppLoop+0x1b00>)
 800965a:	f7f8 fea7 	bl	80023ac <_ZN3LED2LREaa>
		}

		break;
 800965e:	e1c0      	b.n	80099e2 <cppLoop+0x1c42>

	case 12:
		led.fullColor('~');
 8009660:	217e      	movs	r1, #126	; 0x7e
 8009662:	488f      	ldr	r0, [pc, #572]	; (80098a0 <cppLoop+0x1b00>)
 8009664:	f7f8 fde6 	bl	8002234 <_ZN3LED9fullColorEc>

		lcd_clear();
 8009668:	f7f7 fd1a 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 800966c:	2100      	movs	r1, #0
 800966e:	2000      	movs	r0, #0
 8009670:	f7f7 fd26 	bl	80010c0 <lcd_locate>
		lcd_printf("PID");
 8009674:	4894      	ldr	r0, [pc, #592]	; (80098c8 <cppLoop+0x1b28>)
 8009676:	f7f7 fd4d 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 800967a:	2101      	movs	r1, #1
 800967c:	2000      	movs	r0, #0
 800967e:	f7f7 fd1f 	bl	80010c0 <lcd_locate>
		lcd_printf("Response");
 8009682:	4892      	ldr	r0, [pc, #584]	; (80098cc <cppLoop+0x1b2c>)
 8009684:	f7f7 fd46 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 8009688:	4888      	ldr	r0, [pc, #544]	; (80098ac <cppLoop+0x1b0c>)
 800968a:	f7f8 fd6f 	bl	800216c <_ZN8JoyStick8getValueEv>
 800968e:	4603      	mov	r3, r0
 8009690:	2b02      	cmp	r3, #2
 8009692:	bf0c      	ite	eq
 8009694:	2301      	moveq	r3, #1
 8009696:	2300      	movne	r3, #0
 8009698:	b2db      	uxtb	r3, r3
 800969a:	2b00      	cmp	r3, #0
 800969c:	f000 81a3 	beq.w	80099e6 <cppLoop+0x1c46>
			HAL_Delay(1500);
 80096a0:	f240 50dc 	movw	r0, #1500	; 0x5dc
 80096a4:	f000 faca 	bl	8009c3c <HAL_Delay>
			led.LR(-1, 1);
 80096a8:	2201      	movs	r2, #1
 80096aa:	f04f 31ff 	mov.w	r1, #4294967295
 80096ae:	487c      	ldr	r0, [pc, #496]	; (80098a0 <cppLoop+0x1b00>)
 80096b0:	f7f8 fe7c 	bl	80023ac <_ZN3LED2LREaa>

			HAL_Delay(3000);
 80096b4:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80096b8:	f000 fac0 	bl	8009c3c <HAL_Delay>
			esc.on(0.35, 0.35, 0.35, 0.35);
 80096bc:	eddf 1a7c 	vldr	s3, [pc, #496]	; 80098b0 <cppLoop+0x1b10>
 80096c0:	ed9f 1a7b 	vldr	s2, [pc, #492]	; 80098b0 <cppLoop+0x1b10>
 80096c4:	eddf 0a7a 	vldr	s1, [pc, #488]	; 80098b0 <cppLoop+0x1b10>
 80096c8:	ed9f 0a79 	vldr	s0, [pc, #484]	; 80098b0 <cppLoop+0x1b10>
 80096cc:	4879      	ldr	r0, [pc, #484]	; (80098b4 <cppLoop+0x1b14>)
 80096ce:	f7f7 fdbf 	bl	8001250 <_ZN3ESC2onEffff>
			HAL_Delay(1000);
 80096d2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80096d6:	f000 fab1 	bl	8009c3c <HAL_Delay>

			logger.start();
 80096da:	4877      	ldr	r0, [pc, #476]	; (80098b8 <cppLoop+0x1b18>)
 80096dc:	f7fb faed 	bl	8004cba <_ZN6Logger5startEv>
			velocity_ctrl.start();
 80096e0:	487b      	ldr	r0, [pc, #492]	; (80098d0 <cppLoop+0x1b30>)
 80096e2:	f7fc fca6 	bl	8006032 <_ZN12VelocityCtrl5startEv>
			velocity_ctrl.setVelocity(1, 0);
 80096e6:	eddf 0a7b 	vldr	s1, [pc, #492]	; 80098d4 <cppLoop+0x1b34>
 80096ea:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80096ee:	4878      	ldr	r0, [pc, #480]	; (80098d0 <cppLoop+0x1b30>)
 80096f0:	f7fc fc32 	bl	8005f58 <_ZN12VelocityCtrl11setVelocityEff>

			HAL_Delay(1000);
 80096f4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80096f8:	f000 faa0 	bl	8009c3c <HAL_Delay>

			logger.stop();
 80096fc:	486e      	ldr	r0, [pc, #440]	; (80098b8 <cppLoop+0x1b18>)
 80096fe:	f7fb faec 	bl	8004cda <_ZN6Logger4stopEv>
			velocity_ctrl.stop();
 8009702:	4873      	ldr	r0, [pc, #460]	; (80098d0 <cppLoop+0x1b30>)
 8009704:	f7fc fca8 	bl	8006058 <_ZN12VelocityCtrl4stopEv>
			esc.off();
 8009708:	486a      	ldr	r0, [pc, #424]	; (80098b4 <cppLoop+0x1b14>)
 800970a:	f7f7 fe3b 	bl	8001384 <_ZN3ESC3offEv>

			logger.saveLogs("SYSIDENT", "PIDRES.txt");
 800970e:	4a72      	ldr	r2, [pc, #456]	; (80098d8 <cppLoop+0x1b38>)
 8009710:	496c      	ldr	r1, [pc, #432]	; (80098c4 <cppLoop+0x1b24>)
 8009712:	4869      	ldr	r0, [pc, #420]	; (80098b8 <cppLoop+0x1b18>)
 8009714:	f7fb f9b3 	bl	8004a7e <_ZN6Logger8saveLogsEPKcS1_>

			led.LR(-1, 0);
 8009718:	2200      	movs	r2, #0
 800971a:	f04f 31ff 	mov.w	r1, #4294967295
 800971e:	4860      	ldr	r0, [pc, #384]	; (80098a0 <cppLoop+0x1b00>)
 8009720:	f7f8 fe44 	bl	80023ac <_ZN3LED2LREaa>
		}
		break;
 8009724:	e15f      	b.n	80099e6 <cppLoop+0x1c46>

	case 13:

		led.fullColor('~');
 8009726:	217e      	movs	r1, #126	; 0x7e
 8009728:	485d      	ldr	r0, [pc, #372]	; (80098a0 <cppLoop+0x1b00>)
 800972a:	f7f8 fd83 	bl	8002234 <_ZN3LED9fullColorEc>

			led.LR(0, -1);
		}
		*/

		lcd_clear();
 800972e:	f7f7 fcb7 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8009732:	2100      	movs	r1, #0
 8009734:	2000      	movs	r0, #0
 8009736:	f7f7 fcc3 	bl	80010c0 <lcd_locate>
		lcd_printf("Msig");
 800973a:	4868      	ldr	r0, [pc, #416]	; (80098dc <cppLoop+0x1b3c>)
 800973c:	f7f7 fcea 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8009740:	2101      	movs	r1, #1
 8009742:	2000      	movs	r0, #0
 8009744:	f7f7 fcbc 	bl	80010c0 <lcd_locate>
		lcd_printf("Response");
 8009748:	4860      	ldr	r0, [pc, #384]	; (80098cc <cppLoop+0x1b2c>)
 800974a:	f7f7 fce3 	bl	8001114 <lcd_printf>
		if(joy_stick.getValue() == JOY_C){
 800974e:	4857      	ldr	r0, [pc, #348]	; (80098ac <cppLoop+0x1b0c>)
 8009750:	f7f8 fd0c 	bl	800216c <_ZN8JoyStick8getValueEv>
 8009754:	4603      	mov	r3, r0
 8009756:	2b02      	cmp	r3, #2
 8009758:	bf0c      	ite	eq
 800975a:	2301      	moveq	r3, #1
 800975c:	2300      	movne	r3, #0
 800975e:	b2db      	uxtb	r3, r3
 8009760:	2b00      	cmp	r3, #0
 8009762:	f000 8142 	beq.w	80099ea <cppLoop+0x1c4a>
			led.LR(-1, 1);
 8009766:	2201      	movs	r2, #1
 8009768:	f04f 31ff 	mov.w	r1, #4294967295
 800976c:	484c      	ldr	r0, [pc, #304]	; (80098a0 <cppLoop+0x1b00>)
 800976e:	f7f8 fe1d 	bl	80023ac <_ZN3LED2LREaa>
			HAL_Delay(1500);
 8009772:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8009776:	f000 fa61 	bl	8009c3c <HAL_Delay>

			HAL_Delay(3000);
 800977a:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800977e:	f000 fa5d 	bl	8009c3c <HAL_Delay>
			esc.on(0.35, 0.35, 0.35, 0.35);
 8009782:	eddf 1a4b 	vldr	s3, [pc, #300]	; 80098b0 <cppLoop+0x1b10>
 8009786:	ed9f 1a4a 	vldr	s2, [pc, #296]	; 80098b0 <cppLoop+0x1b10>
 800978a:	eddf 0a49 	vldr	s1, [pc, #292]	; 80098b0 <cppLoop+0x1b10>
 800978e:	ed9f 0a48 	vldr	s0, [pc, #288]	; 80098b0 <cppLoop+0x1b10>
 8009792:	4848      	ldr	r0, [pc, #288]	; (80098b4 <cppLoop+0x1b14>)
 8009794:	f7f7 fd5c 	bl	8001250 <_ZN3ESC2onEffff>
			HAL_Delay(1000);
 8009798:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800979c:	f000 fa4e 	bl	8009c3c <HAL_Delay>

			sys_ident.setInputRatio(0.3);
 80097a0:	ed9f 0a4f 	vldr	s0, [pc, #316]	; 80098e0 <cppLoop+0x1b40>
 80097a4:	484f      	ldr	r0, [pc, #316]	; (80098e4 <cppLoop+0x1b44>)
 80097a6:	f7fc fa5b 	bl	8005c60 <_ZN20SystemIdentification13setInputRatioEf>
			sys_ident.start();
 80097aa:	484e      	ldr	r0, [pc, #312]	; (80098e4 <cppLoop+0x1b44>)
 80097ac:	f7fc fa68 	bl	8005c80 <_ZN20SystemIdentification5startEv>
			HAL_Delay(17000);
 80097b0:	f244 2068 	movw	r0, #17000	; 0x4268
 80097b4:	f000 fa42 	bl	8009c3c <HAL_Delay>
			sys_ident.stop();
 80097b8:	484a      	ldr	r0, [pc, #296]	; (80098e4 <cppLoop+0x1b44>)
 80097ba:	f7fc fa75 	bl	8005ca8 <_ZN20SystemIdentification4stopEv>

			esc.off();
 80097be:	483d      	ldr	r0, [pc, #244]	; (80098b4 <cppLoop+0x1b14>)
 80097c0:	f7f7 fde0 	bl	8001384 <_ZN3ESC3offEv>
			sys_ident.inOutputSave();
 80097c4:	4847      	ldr	r0, [pc, #284]	; (80098e4 <cppLoop+0x1b44>)
 80097c6:	f7fc f9dd 	bl	8005b84 <_ZN20SystemIdentification12inOutputSaveEv>

			led.LR(-1, 0);
 80097ca:	2200      	movs	r2, #0
 80097cc:	f04f 31ff 	mov.w	r1, #4294967295
 80097d0:	4833      	ldr	r0, [pc, #204]	; (80098a0 <cppLoop+0x1b00>)
 80097d2:	f7f8 fdeb 	bl	80023ac <_ZN3LED2LREaa>
		}
		break;
 80097d6:	e108      	b.n	80099ea <cppLoop+0x1c4a>

	case 14:
		led.fullColor('W');
 80097d8:	2157      	movs	r1, #87	; 0x57
 80097da:	4831      	ldr	r0, [pc, #196]	; (80098a0 <cppLoop+0x1b00>)
 80097dc:	f7f8 fd2a 	bl	8002234 <_ZN3LED9fullColorEc>

		lcd_clear();
 80097e0:	f7f7 fc5e 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 80097e4:	2100      	movs	r1, #0
 80097e6:	2000      	movs	r0, #0
 80097e8:	f7f7 fc6a 	bl	80010c0 <lcd_locate>
		lcd_printf("LogRun2    ");
 80097ec:	483e      	ldr	r0, [pc, #248]	; (80098e8 <cppLoop+0x1b48>)
 80097ee:	f7f7 fc91 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 80097f2:	2101      	movs	r1, #1
 80097f4:	2000      	movs	r0, #0
 80097f6:	f7f7 fc63 	bl	80010c0 <lcd_locate>
		lcd_printf("Start%3.1f", adj_max_velocity2);
 80097fa:	4b3c      	ldr	r3, [pc, #240]	; (80098ec <cppLoop+0x1b4c>)
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	4618      	mov	r0, r3
 8009800:	f7f6 feba 	bl	8000578 <__aeabi_f2d>
 8009804:	4603      	mov	r3, r0
 8009806:	460c      	mov	r4, r1
 8009808:	461a      	mov	r2, r3
 800980a:	4623      	mov	r3, r4
 800980c:	4838      	ldr	r0, [pc, #224]	; (80098f0 <cppLoop+0x1b50>)
 800980e:	f7f7 fc81 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 8009812:	4826      	ldr	r0, [pc, #152]	; (80098ac <cppLoop+0x1b0c>)
 8009814:	f7f8 fcaa 	bl	800216c <_ZN8JoyStick8getValueEv>
 8009818:	4603      	mov	r3, r0
 800981a:	2b02      	cmp	r3, #2
 800981c:	bf0c      	ite	eq
 800981e:	2301      	moveq	r3, #1
 8009820:	2300      	movne	r3, #0
 8009822:	b2db      	uxtb	r3, r3
 8009824:	2b00      	cmp	r3, #0
 8009826:	f000 80e2 	beq.w	80099ee <cppLoop+0x1c4e>
			HAL_Delay(500);
 800982a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800982e:	f000 fa05 	bl	8009c3c <HAL_Delay>

			led.LR(1, -1);
 8009832:	f04f 32ff 	mov.w	r2, #4294967295
 8009836:	2101      	movs	r1, #1
 8009838:	4819      	ldr	r0, [pc, #100]	; (80098a0 <cppLoop+0x1b00>)
 800983a:	f7f8 fdb7 	bl	80023ac <_ZN3LED2LREaa>
			line_trace.setMode(THIRD_RUNNING);
 800983e:	2102      	movs	r1, #2
 8009840:	482c      	ldr	r0, [pc, #176]	; (80098f4 <cppLoop+0x1b54>)
 8009842:	f7fa fc3b 	bl	80040bc <_ZN9LineTrace7setModeEs>
			line_trace.setTargetVelocity(adj_min_velocity2);
 8009846:	4b2c      	ldr	r3, [pc, #176]	; (80098f8 <cppLoop+0x1b58>)
 8009848:	edd3 7a00 	vldr	s15, [r3]
 800984c:	eeb0 0a67 	vmov.f32	s0, s15
 8009850:	4828      	ldr	r0, [pc, #160]	; (80098f4 <cppLoop+0x1b54>)
 8009852:	f7fa f9ee 	bl	8003c32 <_ZN9LineTrace17setTargetVelocityEf>
			line_trace.setMaxVelocity(adj_max_velocity2);
 8009856:	4b25      	ldr	r3, [pc, #148]	; (80098ec <cppLoop+0x1b4c>)
 8009858:	edd3 7a00 	vldr	s15, [r3]
 800985c:	eeb0 0a67 	vmov.f32	s0, s15
 8009860:	4824      	ldr	r0, [pc, #144]	; (80098f4 <cppLoop+0x1b54>)
 8009862:	f7fa f9f6 	bl	8003c52 <_ZN9LineTrace14setMaxVelocityEf>
			line_trace.setMinVelocity(adj_max_velocity2);
 8009866:	4b21      	ldr	r3, [pc, #132]	; (80098ec <cppLoop+0x1b4c>)
 8009868:	edd3 7a00 	vldr	s15, [r3]
 800986c:	eeb0 0a67 	vmov.f32	s0, s15
 8009870:	4820      	ldr	r0, [pc, #128]	; (80098f4 <cppLoop+0x1b54>)
 8009872:	f7fa fa0e 	bl	8003c92 <_ZN9LineTrace14setMinVelocityEf>
			line_trace.createVelocityTabeleFromSD();
 8009876:	481f      	ldr	r0, [pc, #124]	; (80098f4 <cppLoop+0x1b54>)
 8009878:	f7fa fe14 	bl	80044a4 <_ZN9LineTrace26createVelocityTabeleFromSDEv>

			line_trace.running();
 800987c:	481d      	ldr	r0, [pc, #116]	; (80098f4 <cppLoop+0x1b54>)
 800987e:	f7fa fc5b 	bl	8004138 <_ZN9LineTrace7runningEv>

			led.LR(0, -1);
 8009882:	f04f 32ff 	mov.w	r2, #4294967295
 8009886:	2100      	movs	r1, #0
 8009888:	4805      	ldr	r0, [pc, #20]	; (80098a0 <cppLoop+0x1b00>)
 800988a:	f7f8 fd8f 	bl	80023ac <_ZN3LED2LREaa>
		}

		break;
 800988e:	e0ae      	b.n	80099ee <cppLoop+0x1c4e>
 8009890:	9999999a 	.word	0x9999999a
 8009894:	3fd99999 	.word	0x3fd99999
	...
 80098a0:	20000608 	.word	0x20000608
 80098a4:	08019e88 	.word	0x08019e88
 80098a8:	08019e90 	.word	0x08019e90
 80098ac:	200005fc 	.word	0x200005fc
 80098b0:	3eb33333 	.word	0x3eb33333
 80098b4:	2001d3c8 	.word	0x2001d3c8
 80098b8:	2000062c 	.word	0x2000062c
 80098bc:	20000604 	.word	0x20000604
 80098c0:	08019e98 	.word	0x08019e98
 80098c4:	08019ea4 	.word	0x08019ea4
 80098c8:	08019eb0 	.word	0x08019eb0
 80098cc:	08019eb4 	.word	0x08019eb4
 80098d0:	2001d348 	.word	0x2001d348
 80098d4:	00000000 	.word	0x00000000
 80098d8:	08019ec0 	.word	0x08019ec0
 80098dc:	08019ecc 	.word	0x08019ecc
 80098e0:	3e99999a 	.word	0x3e99999a
 80098e4:	20020528 	.word	0x20020528
 80098e8:	08019ed4 	.word	0x08019ed4
 80098ec:	20024618 	.word	0x20024618
 80098f0:	08019d60 	.word	0x08019d60
 80098f4:	2001d3cc 	.word	0x2001d3cc
 80098f8:	20024628 	.word	0x20024628

	case 15:
		led.fullColor('W');
 80098fc:	2157      	movs	r1, #87	; 0x57
 80098fe:	4841      	ldr	r0, [pc, #260]	; (8009a04 <cppLoop+0x1c64>)
 8009900:	f7f8 fc98 	bl	8002234 <_ZN3LED9fullColorEc>

		lcd_clear();
 8009904:	f7f7 fbcc 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8009908:	2100      	movs	r1, #0
 800990a:	2000      	movs	r0, #0
 800990c:	f7f7 fbd8 	bl	80010c0 <lcd_locate>
		lcd_printf("LogRun1    ");
 8009910:	483d      	ldr	r0, [pc, #244]	; (8009a08 <cppLoop+0x1c68>)
 8009912:	f7f7 fbff 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8009916:	2101      	movs	r1, #1
 8009918:	2000      	movs	r0, #0
 800991a:	f7f7 fbd1 	bl	80010c0 <lcd_locate>
		lcd_printf("Start%3.1f", adj_max_velocity);
 800991e:	4b3b      	ldr	r3, [pc, #236]	; (8009a0c <cppLoop+0x1c6c>)
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	4618      	mov	r0, r3
 8009924:	f7f6 fe28 	bl	8000578 <__aeabi_f2d>
 8009928:	4603      	mov	r3, r0
 800992a:	460c      	mov	r4, r1
 800992c:	461a      	mov	r2, r3
 800992e:	4623      	mov	r3, r4
 8009930:	4837      	ldr	r0, [pc, #220]	; (8009a10 <cppLoop+0x1c70>)
 8009932:	f7f7 fbef 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 8009936:	4837      	ldr	r0, [pc, #220]	; (8009a14 <cppLoop+0x1c74>)
 8009938:	f7f8 fc18 	bl	800216c <_ZN8JoyStick8getValueEv>
 800993c:	4603      	mov	r3, r0
 800993e:	2b02      	cmp	r3, #2
 8009940:	bf0c      	ite	eq
 8009942:	2301      	moveq	r3, #1
 8009944:	2300      	movne	r3, #0
 8009946:	b2db      	uxtb	r3, r3
 8009948:	2b00      	cmp	r3, #0
 800994a:	d052      	beq.n	80099f2 <cppLoop+0x1c52>
			HAL_Delay(500);
 800994c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8009950:	f000 f974 	bl	8009c3c <HAL_Delay>

			led.LR(1, -1);
 8009954:	f04f 32ff 	mov.w	r2, #4294967295
 8009958:	2101      	movs	r1, #1
 800995a:	482a      	ldr	r0, [pc, #168]	; (8009a04 <cppLoop+0x1c64>)
 800995c:	f7f8 fd26 	bl	80023ac <_ZN3LED2LREaa>
			line_trace.setMode(SECOND_RUNNING);
 8009960:	2101      	movs	r1, #1
 8009962:	482d      	ldr	r0, [pc, #180]	; (8009a18 <cppLoop+0x1c78>)
 8009964:	f7fa fbaa 	bl	80040bc <_ZN9LineTrace7setModeEs>
			line_trace.setTargetVelocity(adj_min_velocity);
 8009968:	4b2c      	ldr	r3, [pc, #176]	; (8009a1c <cppLoop+0x1c7c>)
 800996a:	edd3 7a00 	vldr	s15, [r3]
 800996e:	eeb0 0a67 	vmov.f32	s0, s15
 8009972:	4829      	ldr	r0, [pc, #164]	; (8009a18 <cppLoop+0x1c78>)
 8009974:	f7fa f95d 	bl	8003c32 <_ZN9LineTrace17setTargetVelocityEf>
			line_trace.setMaxVelocity(adj_max_velocity);
 8009978:	4b24      	ldr	r3, [pc, #144]	; (8009a0c <cppLoop+0x1c6c>)
 800997a:	edd3 7a00 	vldr	s15, [r3]
 800997e:	eeb0 0a67 	vmov.f32	s0, s15
 8009982:	4825      	ldr	r0, [pc, #148]	; (8009a18 <cppLoop+0x1c78>)
 8009984:	f7fa f965 	bl	8003c52 <_ZN9LineTrace14setMaxVelocityEf>
			line_trace.setMinVelocity(adj_min_velocity);
 8009988:	4b24      	ldr	r3, [pc, #144]	; (8009a1c <cppLoop+0x1c7c>)
 800998a:	edd3 7a00 	vldr	s15, [r3]
 800998e:	eeb0 0a67 	vmov.f32	s0, s15
 8009992:	4821      	ldr	r0, [pc, #132]	; (8009a18 <cppLoop+0x1c78>)
 8009994:	f7fa f97d 	bl	8003c92 <_ZN9LineTrace14setMinVelocityEf>
			line_trace.createVelocityTabeleFromSD();
 8009998:	481f      	ldr	r0, [pc, #124]	; (8009a18 <cppLoop+0x1c78>)
 800999a:	f7fa fd83 	bl	80044a4 <_ZN9LineTrace26createVelocityTabeleFromSDEv>

			line_trace.running();
 800999e:	481e      	ldr	r0, [pc, #120]	; (8009a18 <cppLoop+0x1c78>)
 80099a0:	f7fa fbca 	bl	8004138 <_ZN9LineTrace7runningEv>

			led.LR(0, -1);
 80099a4:	f04f 32ff 	mov.w	r2, #4294967295
 80099a8:	2100      	movs	r1, #0
 80099aa:	4816      	ldr	r0, [pc, #88]	; (8009a04 <cppLoop+0x1c64>)
 80099ac:	f7f8 fcfe 	bl	80023ac <_ZN3LED2LREaa>
		}
		break;
 80099b0:	e01f      	b.n	80099f2 <cppLoop+0x1c52>

	default:
		break;
 80099b2:	bf00      	nop
 80099b4:	e01e      	b.n	80099f4 <cppLoop+0x1c54>
		break;
 80099b6:	bf00      	nop
 80099b8:	e01c      	b.n	80099f4 <cppLoop+0x1c54>
		break;
 80099ba:	bf00      	nop
 80099bc:	e01a      	b.n	80099f4 <cppLoop+0x1c54>
		break;
 80099be:	bf00      	nop
 80099c0:	e018      	b.n	80099f4 <cppLoop+0x1c54>
		break;
 80099c2:	bf00      	nop
 80099c4:	e016      	b.n	80099f4 <cppLoop+0x1c54>
		break;
 80099c6:	bf00      	nop
 80099c8:	e014      	b.n	80099f4 <cppLoop+0x1c54>
		break;
 80099ca:	bf00      	nop
 80099cc:	e012      	b.n	80099f4 <cppLoop+0x1c54>
		break;
 80099ce:	bf00      	nop
 80099d0:	e010      	b.n	80099f4 <cppLoop+0x1c54>
		break;
 80099d2:	bf00      	nop
 80099d4:	e00e      	b.n	80099f4 <cppLoop+0x1c54>
		break;
 80099d6:	bf00      	nop
 80099d8:	e00c      	b.n	80099f4 <cppLoop+0x1c54>
		break;
 80099da:	bf00      	nop
 80099dc:	e00a      	b.n	80099f4 <cppLoop+0x1c54>
		break;
 80099de:	bf00      	nop
 80099e0:	e008      	b.n	80099f4 <cppLoop+0x1c54>
		break;
 80099e2:	bf00      	nop
 80099e4:	e006      	b.n	80099f4 <cppLoop+0x1c54>
		break;
 80099e6:	bf00      	nop
 80099e8:	e004      	b.n	80099f4 <cppLoop+0x1c54>
		break;
 80099ea:	bf00      	nop
 80099ec:	e002      	b.n	80099f4 <cppLoop+0x1c54>
		break;
 80099ee:	bf00      	nop
 80099f0:	e000      	b.n	80099f4 <cppLoop+0x1c54>
		break;
 80099f2:	bf00      	nop

	}

	HAL_Delay(30);
 80099f4:	201e      	movs	r0, #30
 80099f6:	f000 f921 	bl	8009c3c <HAL_Delay>

}
 80099fa:	bf00      	nop
 80099fc:	370c      	adds	r7, #12
 80099fe:	46bd      	mov	sp, r7
 8009a00:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009a02:	bf00      	nop
 8009a04:	20000608 	.word	0x20000608
 8009a08:	08019ee0 	.word	0x08019ee0
 8009a0c:	20024610 	.word	0x20024610
 8009a10:	08019d60 	.word	0x08019d60
 8009a14:	200005fc 	.word	0x200005fc
 8009a18:	2001d3cc 	.word	0x2001d3cc
 8009a1c:	20024620 	.word	0x20024620

08009a20 <_Z41__static_initialization_and_destruction_0ii>:

void prameterSttingMode()
{

}
 8009a20:	b580      	push	{r7, lr}
 8009a22:	b088      	sub	sp, #32
 8009a24:	af06      	add	r7, sp, #24
 8009a26:	6078      	str	r0, [r7, #4]
 8009a28:	6039      	str	r1, [r7, #0]
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	2b01      	cmp	r3, #1
 8009a2e:	d142      	bne.n	8009ab6 <_Z41__static_initialization_and_destruction_0ii+0x96>
 8009a30:	683b      	ldr	r3, [r7, #0]
 8009a32:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8009a36:	4293      	cmp	r3, r2
 8009a38:	d13d      	bne.n	8009ab6 <_Z41__static_initialization_and_destruction_0ii+0x96>
LineSensor line_sensor;
 8009a3a:	4821      	ldr	r0, [pc, #132]	; (8009ac0 <_Z41__static_initialization_and_destruction_0ii+0xa0>)
 8009a3c:	f7f8 fcee 	bl	800241c <_ZN10LineSensorC1Ev>
SideSensor side_sensor;
 8009a40:	4820      	ldr	r0, [pc, #128]	; (8009ac4 <_Z41__static_initialization_and_destruction_0ii+0xa4>)
 8009a42:	f7fb fd49 	bl	80054d8 <_ZN10SideSensorC1Ev>
JoyStick joy_stick;
 8009a46:	4820      	ldr	r0, [pc, #128]	; (8009ac8 <_Z41__static_initialization_and_destruction_0ii+0xa8>)
 8009a48:	f7f8 fb84 	bl	8002154 <_ZN8JoyStickC1Ev>
Motor motor;
 8009a4c:	481f      	ldr	r0, [pc, #124]	; (8009acc <_Z41__static_initialization_and_destruction_0ii+0xac>)
 8009a4e:	f7fb f954 	bl	8004cfa <_ZN5MotorC1Ev>
IMU imu;
 8009a52:	481f      	ldr	r0, [pc, #124]	; (8009ad0 <_Z41__static_initialization_and_destruction_0ii+0xb0>)
 8009a54:	f7f8 f98a 	bl	8001d6c <_ZN3IMUC1Ev>
Logger logger;
 8009a58:	481e      	ldr	r0, [pc, #120]	; (8009ad4 <_Z41__static_initialization_and_destruction_0ii+0xb4>)
 8009a5a:	f7fa fe11 	bl	8004680 <_ZN6LoggerC1Ev>
Encoder encoder;
 8009a5e:	481e      	ldr	r0, [pc, #120]	; (8009ad8 <_Z41__static_initialization_and_destruction_0ii+0xb8>)
 8009a60:	f7f7 fcb4 	bl	80013cc <_ZN7EncoderC1Ev>
VelocityCtrl velocity_ctrl(&motor, &encoder, &imu);
 8009a64:	4b1a      	ldr	r3, [pc, #104]	; (8009ad0 <_Z41__static_initialization_and_destruction_0ii+0xb0>)
 8009a66:	4a1c      	ldr	r2, [pc, #112]	; (8009ad8 <_Z41__static_initialization_and_destruction_0ii+0xb8>)
 8009a68:	4918      	ldr	r1, [pc, #96]	; (8009acc <_Z41__static_initialization_and_destruction_0ii+0xac>)
 8009a6a:	481c      	ldr	r0, [pc, #112]	; (8009adc <_Z41__static_initialization_and_destruction_0ii+0xbc>)
 8009a6c:	f7fc f940 	bl	8005cf0 <_ZN12VelocityCtrlC1EP5MotorP7EncoderP3IMU>
Odometry odometry(&encoder, &imu, &velocity_ctrl);
 8009a70:	4b1a      	ldr	r3, [pc, #104]	; (8009adc <_Z41__static_initialization_and_destruction_0ii+0xbc>)
 8009a72:	4a17      	ldr	r2, [pc, #92]	; (8009ad0 <_Z41__static_initialization_and_destruction_0ii+0xb0>)
 8009a74:	4918      	ldr	r1, [pc, #96]	; (8009ad8 <_Z41__static_initialization_and_destruction_0ii+0xb8>)
 8009a76:	481a      	ldr	r0, [pc, #104]	; (8009ae0 <_Z41__static_initialization_and_destruction_0ii+0xc0>)
 8009a78:	f7fb fa3e 	bl	8004ef8 <_ZN8OdometryC1EP7EncoderP3IMUP12VelocityCtrl>
ESC esc;
 8009a7c:	4819      	ldr	r0, [pc, #100]	; (8009ae4 <_Z41__static_initialization_and_destruction_0ii+0xc4>)
 8009a7e:	f7f7 fba9 	bl	80011d4 <_ZN3ESCC1Ev>
LineTrace line_trace(&motor, &line_sensor, &velocity_ctrl, &side_sensor, &encoder, &odometry, &logger, &imu, &esc);
 8009a82:	4b18      	ldr	r3, [pc, #96]	; (8009ae4 <_Z41__static_initialization_and_destruction_0ii+0xc4>)
 8009a84:	9305      	str	r3, [sp, #20]
 8009a86:	4b12      	ldr	r3, [pc, #72]	; (8009ad0 <_Z41__static_initialization_and_destruction_0ii+0xb0>)
 8009a88:	9304      	str	r3, [sp, #16]
 8009a8a:	4b12      	ldr	r3, [pc, #72]	; (8009ad4 <_Z41__static_initialization_and_destruction_0ii+0xb4>)
 8009a8c:	9303      	str	r3, [sp, #12]
 8009a8e:	4b14      	ldr	r3, [pc, #80]	; (8009ae0 <_Z41__static_initialization_and_destruction_0ii+0xc0>)
 8009a90:	9302      	str	r3, [sp, #8]
 8009a92:	4b11      	ldr	r3, [pc, #68]	; (8009ad8 <_Z41__static_initialization_and_destruction_0ii+0xb8>)
 8009a94:	9301      	str	r3, [sp, #4]
 8009a96:	4b0b      	ldr	r3, [pc, #44]	; (8009ac4 <_Z41__static_initialization_and_destruction_0ii+0xa4>)
 8009a98:	9300      	str	r3, [sp, #0]
 8009a9a:	4b10      	ldr	r3, [pc, #64]	; (8009adc <_Z41__static_initialization_and_destruction_0ii+0xbc>)
 8009a9c:	4a08      	ldr	r2, [pc, #32]	; (8009ac0 <_Z41__static_initialization_and_destruction_0ii+0xa0>)
 8009a9e:	490b      	ldr	r1, [pc, #44]	; (8009acc <_Z41__static_initialization_and_destruction_0ii+0xac>)
 8009aa0:	4811      	ldr	r0, [pc, #68]	; (8009ae8 <_Z41__static_initialization_and_destruction_0ii+0xc8>)
 8009aa2:	f7f9 f80b 	bl	8002abc <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMUP3ESC>
SystemIdentification sys_ident(&logger, &motor);
 8009aa6:	4a09      	ldr	r2, [pc, #36]	; (8009acc <_Z41__static_initialization_and_destruction_0ii+0xac>)
 8009aa8:	490a      	ldr	r1, [pc, #40]	; (8009ad4 <_Z41__static_initialization_and_destruction_0ii+0xb4>)
 8009aaa:	4810      	ldr	r0, [pc, #64]	; (8009aec <_Z41__static_initialization_and_destruction_0ii+0xcc>)
 8009aac:	f7fb fe82 	bl	80057b4 <_ZN20SystemIdentificationC1EP6LoggerP5Motor>
PathFollowing path_following;
 8009ab0:	480f      	ldr	r0, [pc, #60]	; (8009af0 <_Z41__static_initialization_and_destruction_0ii+0xd0>)
 8009ab2:	f7fb fba3 	bl	80051fc <_ZN13PathFollowingC1Ev>
}
 8009ab6:	bf00      	nop
 8009ab8:	3708      	adds	r7, #8
 8009aba:	46bd      	mov	sp, r7
 8009abc:	bd80      	pop	{r7, pc}
 8009abe:	bf00      	nop
 8009ac0:	200002f8 	.word	0x200002f8
 8009ac4:	200005f0 	.word	0x200005f0
 8009ac8:	200005fc 	.word	0x200005fc
 8009acc:	20000604 	.word	0x20000604
 8009ad0:	20000618 	.word	0x20000618
 8009ad4:	2000062c 	.word	0x2000062c
 8009ad8:	2001d328 	.word	0x2001d328
 8009adc:	2001d348 	.word	0x2001d348
 8009ae0:	2001d388 	.word	0x2001d388
 8009ae4:	2001d3c8 	.word	0x2001d3c8
 8009ae8:	2001d3cc 	.word	0x2001d3cc
 8009aec:	20020528 	.word	0x20020528
 8009af0:	20020738 	.word	0x20020738

08009af4 <_GLOBAL__sub_I_line_sensor>:
 8009af4:	b580      	push	{r7, lr}
 8009af6:	af00      	add	r7, sp, #0
 8009af8:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8009afc:	2001      	movs	r0, #1
 8009afe:	f7ff ff8f 	bl	8009a20 <_Z41__static_initialization_and_destruction_0ii>
 8009b02:	bd80      	pop	{r7, pc}

08009b04 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8009b04:	f8df d034 	ldr.w	sp, [pc, #52]	; 8009b3c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8009b08:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8009b0a:	e003      	b.n	8009b14 <LoopCopyDataInit>

08009b0c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8009b0c:	4b0c      	ldr	r3, [pc, #48]	; (8009b40 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8009b0e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8009b10:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8009b12:	3104      	adds	r1, #4

08009b14 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8009b14:	480b      	ldr	r0, [pc, #44]	; (8009b44 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8009b16:	4b0c      	ldr	r3, [pc, #48]	; (8009b48 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8009b18:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8009b1a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8009b1c:	d3f6      	bcc.n	8009b0c <CopyDataInit>
  ldr  r2, =_sbss
 8009b1e:	4a0b      	ldr	r2, [pc, #44]	; (8009b4c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8009b20:	e002      	b.n	8009b28 <LoopFillZerobss>

08009b22 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8009b22:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8009b24:	f842 3b04 	str.w	r3, [r2], #4

08009b28 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8009b28:	4b09      	ldr	r3, [pc, #36]	; (8009b50 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8009b2a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8009b2c:	d3f9      	bcc.n	8009b22 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8009b2e:	f7fd fff1 	bl	8007b14 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8009b32:	f00b fdd5 	bl	80156e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8009b36:	f7fc fb2b 	bl	8006190 <main>
  bx  lr    
 8009b3a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8009b3c:	20050000 	.word	0x20050000
  ldr  r3, =_sidata
 8009b40:	0801a4d8 	.word	0x0801a4d8
  ldr  r0, =_sdata
 8009b44:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8009b48:	200001dc 	.word	0x200001dc
  ldr  r2, =_sbss
 8009b4c:	200001e0 	.word	0x200001e0
  ldr  r3, = _ebss
 8009b50:	20029030 	.word	0x20029030

08009b54 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8009b54:	e7fe      	b.n	8009b54 <ADC_IRQHandler>
	...

08009b58 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8009b58:	b580      	push	{r7, lr}
 8009b5a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8009b5c:	4b0e      	ldr	r3, [pc, #56]	; (8009b98 <HAL_Init+0x40>)
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	4a0d      	ldr	r2, [pc, #52]	; (8009b98 <HAL_Init+0x40>)
 8009b62:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8009b66:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8009b68:	4b0b      	ldr	r3, [pc, #44]	; (8009b98 <HAL_Init+0x40>)
 8009b6a:	681b      	ldr	r3, [r3, #0]
 8009b6c:	4a0a      	ldr	r2, [pc, #40]	; (8009b98 <HAL_Init+0x40>)
 8009b6e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8009b72:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8009b74:	4b08      	ldr	r3, [pc, #32]	; (8009b98 <HAL_Init+0x40>)
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	4a07      	ldr	r2, [pc, #28]	; (8009b98 <HAL_Init+0x40>)
 8009b7a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009b7e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8009b80:	2003      	movs	r0, #3
 8009b82:	f000 fd51 	bl	800a628 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8009b86:	2000      	movs	r0, #0
 8009b88:	f000 f808 	bl	8009b9c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8009b8c:	f7fd fa12 	bl	8006fb4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8009b90:	2300      	movs	r3, #0
}
 8009b92:	4618      	mov	r0, r3
 8009b94:	bd80      	pop	{r7, pc}
 8009b96:	bf00      	nop
 8009b98:	40023c00 	.word	0x40023c00

08009b9c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8009b9c:	b580      	push	{r7, lr}
 8009b9e:	b082      	sub	sp, #8
 8009ba0:	af00      	add	r7, sp, #0
 8009ba2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8009ba4:	4b12      	ldr	r3, [pc, #72]	; (8009bf0 <HAL_InitTick+0x54>)
 8009ba6:	681a      	ldr	r2, [r3, #0]
 8009ba8:	4b12      	ldr	r3, [pc, #72]	; (8009bf4 <HAL_InitTick+0x58>)
 8009baa:	781b      	ldrb	r3, [r3, #0]
 8009bac:	4619      	mov	r1, r3
 8009bae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8009bb2:	fbb3 f3f1 	udiv	r3, r3, r1
 8009bb6:	fbb2 f3f3 	udiv	r3, r2, r3
 8009bba:	4618      	mov	r0, r3
 8009bbc:	f000 fd69 	bl	800a692 <HAL_SYSTICK_Config>
 8009bc0:	4603      	mov	r3, r0
 8009bc2:	2b00      	cmp	r3, #0
 8009bc4:	d001      	beq.n	8009bca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8009bc6:	2301      	movs	r3, #1
 8009bc8:	e00e      	b.n	8009be8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	2b0f      	cmp	r3, #15
 8009bce:	d80a      	bhi.n	8009be6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8009bd0:	2200      	movs	r2, #0
 8009bd2:	6879      	ldr	r1, [r7, #4]
 8009bd4:	f04f 30ff 	mov.w	r0, #4294967295
 8009bd8:	f000 fd31 	bl	800a63e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8009bdc:	4a06      	ldr	r2, [pc, #24]	; (8009bf8 <HAL_InitTick+0x5c>)
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8009be2:	2300      	movs	r3, #0
 8009be4:	e000      	b.n	8009be8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8009be6:	2301      	movs	r3, #1
}
 8009be8:	4618      	mov	r0, r3
 8009bea:	3708      	adds	r7, #8
 8009bec:	46bd      	mov	sp, r7
 8009bee:	bd80      	pop	{r7, pc}
 8009bf0:	20000000 	.word	0x20000000
 8009bf4:	20000008 	.word	0x20000008
 8009bf8:	20000004 	.word	0x20000004

08009bfc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8009bfc:	b480      	push	{r7}
 8009bfe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8009c00:	4b06      	ldr	r3, [pc, #24]	; (8009c1c <HAL_IncTick+0x20>)
 8009c02:	781b      	ldrb	r3, [r3, #0]
 8009c04:	461a      	mov	r2, r3
 8009c06:	4b06      	ldr	r3, [pc, #24]	; (8009c20 <HAL_IncTick+0x24>)
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	4413      	add	r3, r2
 8009c0c:	4a04      	ldr	r2, [pc, #16]	; (8009c20 <HAL_IncTick+0x24>)
 8009c0e:	6013      	str	r3, [r2, #0]
}
 8009c10:	bf00      	nop
 8009c12:	46bd      	mov	sp, r7
 8009c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c18:	4770      	bx	lr
 8009c1a:	bf00      	nop
 8009c1c:	20000008 	.word	0x20000008
 8009c20:	20026fb8 	.word	0x20026fb8

08009c24 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8009c24:	b480      	push	{r7}
 8009c26:	af00      	add	r7, sp, #0
  return uwTick;
 8009c28:	4b03      	ldr	r3, [pc, #12]	; (8009c38 <HAL_GetTick+0x14>)
 8009c2a:	681b      	ldr	r3, [r3, #0]
}
 8009c2c:	4618      	mov	r0, r3
 8009c2e:	46bd      	mov	sp, r7
 8009c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c34:	4770      	bx	lr
 8009c36:	bf00      	nop
 8009c38:	20026fb8 	.word	0x20026fb8

08009c3c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8009c3c:	b580      	push	{r7, lr}
 8009c3e:	b084      	sub	sp, #16
 8009c40:	af00      	add	r7, sp, #0
 8009c42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8009c44:	f7ff ffee 	bl	8009c24 <HAL_GetTick>
 8009c48:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8009c4e:	68fb      	ldr	r3, [r7, #12]
 8009c50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c54:	d005      	beq.n	8009c62 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8009c56:	4b09      	ldr	r3, [pc, #36]	; (8009c7c <HAL_Delay+0x40>)
 8009c58:	781b      	ldrb	r3, [r3, #0]
 8009c5a:	461a      	mov	r2, r3
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	4413      	add	r3, r2
 8009c60:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8009c62:	bf00      	nop
 8009c64:	f7ff ffde 	bl	8009c24 <HAL_GetTick>
 8009c68:	4602      	mov	r2, r0
 8009c6a:	68bb      	ldr	r3, [r7, #8]
 8009c6c:	1ad3      	subs	r3, r2, r3
 8009c6e:	68fa      	ldr	r2, [r7, #12]
 8009c70:	429a      	cmp	r2, r3
 8009c72:	d8f7      	bhi.n	8009c64 <HAL_Delay+0x28>
  {
  }
}
 8009c74:	bf00      	nop
 8009c76:	3710      	adds	r7, #16
 8009c78:	46bd      	mov	sp, r7
 8009c7a:	bd80      	pop	{r7, pc}
 8009c7c:	20000008 	.word	0x20000008

08009c80 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8009c80:	b580      	push	{r7, lr}
 8009c82:	b084      	sub	sp, #16
 8009c84:	af00      	add	r7, sp, #0
 8009c86:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8009c88:	2300      	movs	r3, #0
 8009c8a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	2b00      	cmp	r3, #0
 8009c90:	d101      	bne.n	8009c96 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8009c92:	2301      	movs	r3, #1
 8009c94:	e033      	b.n	8009cfe <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c9a:	2b00      	cmp	r3, #0
 8009c9c:	d109      	bne.n	8009cb2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8009c9e:	6878      	ldr	r0, [r7, #4]
 8009ca0:	f7fd f9b0 	bl	8007004 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	2200      	movs	r2, #0
 8009ca8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	2200      	movs	r2, #0
 8009cae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009cb6:	f003 0310 	and.w	r3, r3, #16
 8009cba:	2b00      	cmp	r3, #0
 8009cbc:	d118      	bne.n	8009cf0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009cc2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8009cc6:	f023 0302 	bic.w	r3, r3, #2
 8009cca:	f043 0202 	orr.w	r2, r3, #2
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8009cd2:	6878      	ldr	r0, [r7, #4]
 8009cd4:	f000 fa5a 	bl	800a18c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	2200      	movs	r2, #0
 8009cdc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ce2:	f023 0303 	bic.w	r3, r3, #3
 8009ce6:	f043 0201 	orr.w	r2, r3, #1
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	641a      	str	r2, [r3, #64]	; 0x40
 8009cee:	e001      	b.n	8009cf4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8009cf0:	2301      	movs	r3, #1
 8009cf2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	2200      	movs	r2, #0
 8009cf8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8009cfc:	7bfb      	ldrb	r3, [r7, #15]
}
 8009cfe:	4618      	mov	r0, r3
 8009d00:	3710      	adds	r7, #16
 8009d02:	46bd      	mov	sp, r7
 8009d04:	bd80      	pop	{r7, pc}
	...

08009d08 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8009d08:	b580      	push	{r7, lr}
 8009d0a:	b086      	sub	sp, #24
 8009d0c:	af00      	add	r7, sp, #0
 8009d0e:	60f8      	str	r0, [r7, #12]
 8009d10:	60b9      	str	r1, [r7, #8]
 8009d12:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8009d14:	2300      	movs	r3, #0
 8009d16:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8009d18:	68fb      	ldr	r3, [r7, #12]
 8009d1a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009d1e:	2b01      	cmp	r3, #1
 8009d20:	d101      	bne.n	8009d26 <HAL_ADC_Start_DMA+0x1e>
 8009d22:	2302      	movs	r3, #2
 8009d24:	e0cc      	b.n	8009ec0 <HAL_ADC_Start_DMA+0x1b8>
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	2201      	movs	r2, #1
 8009d2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	681b      	ldr	r3, [r3, #0]
 8009d32:	689b      	ldr	r3, [r3, #8]
 8009d34:	f003 0301 	and.w	r3, r3, #1
 8009d38:	2b01      	cmp	r3, #1
 8009d3a:	d018      	beq.n	8009d6e <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8009d3c:	68fb      	ldr	r3, [r7, #12]
 8009d3e:	681b      	ldr	r3, [r3, #0]
 8009d40:	689a      	ldr	r2, [r3, #8]
 8009d42:	68fb      	ldr	r3, [r7, #12]
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	f042 0201 	orr.w	r2, r2, #1
 8009d4a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8009d4c:	4b5e      	ldr	r3, [pc, #376]	; (8009ec8 <HAL_ADC_Start_DMA+0x1c0>)
 8009d4e:	681b      	ldr	r3, [r3, #0]
 8009d50:	4a5e      	ldr	r2, [pc, #376]	; (8009ecc <HAL_ADC_Start_DMA+0x1c4>)
 8009d52:	fba2 2303 	umull	r2, r3, r2, r3
 8009d56:	0c9a      	lsrs	r2, r3, #18
 8009d58:	4613      	mov	r3, r2
 8009d5a:	005b      	lsls	r3, r3, #1
 8009d5c:	4413      	add	r3, r2
 8009d5e:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8009d60:	e002      	b.n	8009d68 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8009d62:	693b      	ldr	r3, [r7, #16]
 8009d64:	3b01      	subs	r3, #1
 8009d66:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8009d68:	693b      	ldr	r3, [r7, #16]
 8009d6a:	2b00      	cmp	r3, #0
 8009d6c:	d1f9      	bne.n	8009d62 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8009d6e:	68fb      	ldr	r3, [r7, #12]
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	689b      	ldr	r3, [r3, #8]
 8009d74:	f003 0301 	and.w	r3, r3, #1
 8009d78:	2b01      	cmp	r3, #1
 8009d7a:	f040 80a0 	bne.w	8009ebe <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8009d7e:	68fb      	ldr	r3, [r7, #12]
 8009d80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d82:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8009d86:	f023 0301 	bic.w	r3, r3, #1
 8009d8a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8009d92:	68fb      	ldr	r3, [r7, #12]
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	685b      	ldr	r3, [r3, #4]
 8009d98:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	d007      	beq.n	8009db0 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009da4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8009da8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8009dac:	68fb      	ldr	r3, [r7, #12]
 8009dae:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8009db0:	68fb      	ldr	r3, [r7, #12]
 8009db2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009db4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009db8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009dbc:	d106      	bne.n	8009dcc <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8009dbe:	68fb      	ldr	r3, [r7, #12]
 8009dc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009dc2:	f023 0206 	bic.w	r2, r3, #6
 8009dc6:	68fb      	ldr	r3, [r7, #12]
 8009dc8:	645a      	str	r2, [r3, #68]	; 0x44
 8009dca:	e002      	b.n	8009dd2 <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8009dcc:	68fb      	ldr	r3, [r7, #12]
 8009dce:	2200      	movs	r2, #0
 8009dd0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8009dd2:	68fb      	ldr	r3, [r7, #12]
 8009dd4:	2200      	movs	r2, #0
 8009dd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8009dda:	4b3d      	ldr	r3, [pc, #244]	; (8009ed0 <HAL_ADC_Start_DMA+0x1c8>)
 8009ddc:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8009dde:	68fb      	ldr	r3, [r7, #12]
 8009de0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009de2:	4a3c      	ldr	r2, [pc, #240]	; (8009ed4 <HAL_ADC_Start_DMA+0x1cc>)
 8009de4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009dea:	4a3b      	ldr	r2, [pc, #236]	; (8009ed8 <HAL_ADC_Start_DMA+0x1d0>)
 8009dec:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009df2:	4a3a      	ldr	r2, [pc, #232]	; (8009edc <HAL_ADC_Start_DMA+0x1d4>)
 8009df4:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8009df6:	68fb      	ldr	r3, [r7, #12]
 8009df8:	681b      	ldr	r3, [r3, #0]
 8009dfa:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8009dfe:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8009e00:	68fb      	ldr	r3, [r7, #12]
 8009e02:	681b      	ldr	r3, [r3, #0]
 8009e04:	685a      	ldr	r2, [r3, #4]
 8009e06:	68fb      	ldr	r3, [r7, #12]
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8009e0e:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8009e10:	68fb      	ldr	r3, [r7, #12]
 8009e12:	681b      	ldr	r3, [r3, #0]
 8009e14:	689a      	ldr	r2, [r3, #8]
 8009e16:	68fb      	ldr	r3, [r7, #12]
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009e1e:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8009e20:	68fb      	ldr	r3, [r7, #12]
 8009e22:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8009e24:	68fb      	ldr	r3, [r7, #12]
 8009e26:	681b      	ldr	r3, [r3, #0]
 8009e28:	334c      	adds	r3, #76	; 0x4c
 8009e2a:	4619      	mov	r1, r3
 8009e2c:	68ba      	ldr	r2, [r7, #8]
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	f000 fcea 	bl	800a808 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8009e34:	697b      	ldr	r3, [r7, #20]
 8009e36:	685b      	ldr	r3, [r3, #4]
 8009e38:	f003 031f 	and.w	r3, r3, #31
 8009e3c:	2b00      	cmp	r3, #0
 8009e3e:	d12a      	bne.n	8009e96 <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8009e40:	68fb      	ldr	r3, [r7, #12]
 8009e42:	681b      	ldr	r3, [r3, #0]
 8009e44:	4a26      	ldr	r2, [pc, #152]	; (8009ee0 <HAL_ADC_Start_DMA+0x1d8>)
 8009e46:	4293      	cmp	r3, r2
 8009e48:	d015      	beq.n	8009e76 <HAL_ADC_Start_DMA+0x16e>
 8009e4a:	68fb      	ldr	r3, [r7, #12]
 8009e4c:	681b      	ldr	r3, [r3, #0]
 8009e4e:	4a25      	ldr	r2, [pc, #148]	; (8009ee4 <HAL_ADC_Start_DMA+0x1dc>)
 8009e50:	4293      	cmp	r3, r2
 8009e52:	d105      	bne.n	8009e60 <HAL_ADC_Start_DMA+0x158>
 8009e54:	4b1e      	ldr	r3, [pc, #120]	; (8009ed0 <HAL_ADC_Start_DMA+0x1c8>)
 8009e56:	685b      	ldr	r3, [r3, #4]
 8009e58:	f003 031f 	and.w	r3, r3, #31
 8009e5c:	2b00      	cmp	r3, #0
 8009e5e:	d00a      	beq.n	8009e76 <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8009e60:	68fb      	ldr	r3, [r7, #12]
 8009e62:	681b      	ldr	r3, [r3, #0]
 8009e64:	4a20      	ldr	r2, [pc, #128]	; (8009ee8 <HAL_ADC_Start_DMA+0x1e0>)
 8009e66:	4293      	cmp	r3, r2
 8009e68:	d129      	bne.n	8009ebe <HAL_ADC_Start_DMA+0x1b6>
 8009e6a:	4b19      	ldr	r3, [pc, #100]	; (8009ed0 <HAL_ADC_Start_DMA+0x1c8>)
 8009e6c:	685b      	ldr	r3, [r3, #4]
 8009e6e:	f003 031f 	and.w	r3, r3, #31
 8009e72:	2b0f      	cmp	r3, #15
 8009e74:	d823      	bhi.n	8009ebe <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8009e76:	68fb      	ldr	r3, [r7, #12]
 8009e78:	681b      	ldr	r3, [r3, #0]
 8009e7a:	689b      	ldr	r3, [r3, #8]
 8009e7c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	d11c      	bne.n	8009ebe <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8009e84:	68fb      	ldr	r3, [r7, #12]
 8009e86:	681b      	ldr	r3, [r3, #0]
 8009e88:	689a      	ldr	r2, [r3, #8]
 8009e8a:	68fb      	ldr	r3, [r7, #12]
 8009e8c:	681b      	ldr	r3, [r3, #0]
 8009e8e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8009e92:	609a      	str	r2, [r3, #8]
 8009e94:	e013      	b.n	8009ebe <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8009e96:	68fb      	ldr	r3, [r7, #12]
 8009e98:	681b      	ldr	r3, [r3, #0]
 8009e9a:	4a11      	ldr	r2, [pc, #68]	; (8009ee0 <HAL_ADC_Start_DMA+0x1d8>)
 8009e9c:	4293      	cmp	r3, r2
 8009e9e:	d10e      	bne.n	8009ebe <HAL_ADC_Start_DMA+0x1b6>
 8009ea0:	68fb      	ldr	r3, [r7, #12]
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	689b      	ldr	r3, [r3, #8]
 8009ea6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8009eaa:	2b00      	cmp	r3, #0
 8009eac:	d107      	bne.n	8009ebe <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8009eae:	68fb      	ldr	r3, [r7, #12]
 8009eb0:	681b      	ldr	r3, [r3, #0]
 8009eb2:	689a      	ldr	r2, [r3, #8]
 8009eb4:	68fb      	ldr	r3, [r7, #12]
 8009eb6:	681b      	ldr	r3, [r3, #0]
 8009eb8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8009ebc:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8009ebe:	2300      	movs	r3, #0
}
 8009ec0:	4618      	mov	r0, r3
 8009ec2:	3718      	adds	r7, #24
 8009ec4:	46bd      	mov	sp, r7
 8009ec6:	bd80      	pop	{r7, pc}
 8009ec8:	20000000 	.word	0x20000000
 8009ecc:	431bde83 	.word	0x431bde83
 8009ed0:	40012300 	.word	0x40012300
 8009ed4:	0800a385 	.word	0x0800a385
 8009ed8:	0800a43f 	.word	0x0800a43f
 8009edc:	0800a45b 	.word	0x0800a45b
 8009ee0:	40012000 	.word	0x40012000
 8009ee4:	40012100 	.word	0x40012100
 8009ee8:	40012200 	.word	0x40012200

08009eec <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8009eec:	b480      	push	{r7}
 8009eee:	b083      	sub	sp, #12
 8009ef0:	af00      	add	r7, sp, #0
 8009ef2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8009ef4:	bf00      	nop
 8009ef6:	370c      	adds	r7, #12
 8009ef8:	46bd      	mov	sp, r7
 8009efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009efe:	4770      	bx	lr

08009f00 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8009f00:	b480      	push	{r7}
 8009f02:	b083      	sub	sp, #12
 8009f04:	af00      	add	r7, sp, #0
 8009f06:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8009f08:	bf00      	nop
 8009f0a:	370c      	adds	r7, #12
 8009f0c:	46bd      	mov	sp, r7
 8009f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f12:	4770      	bx	lr

08009f14 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8009f14:	b480      	push	{r7}
 8009f16:	b083      	sub	sp, #12
 8009f18:	af00      	add	r7, sp, #0
 8009f1a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8009f1c:	bf00      	nop
 8009f1e:	370c      	adds	r7, #12
 8009f20:	46bd      	mov	sp, r7
 8009f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f26:	4770      	bx	lr

08009f28 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8009f28:	b480      	push	{r7}
 8009f2a:	b085      	sub	sp, #20
 8009f2c:	af00      	add	r7, sp, #0
 8009f2e:	6078      	str	r0, [r7, #4]
 8009f30:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8009f32:	2300      	movs	r3, #0
 8009f34:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009f3c:	2b01      	cmp	r3, #1
 8009f3e:	d101      	bne.n	8009f44 <HAL_ADC_ConfigChannel+0x1c>
 8009f40:	2302      	movs	r3, #2
 8009f42:	e113      	b.n	800a16c <HAL_ADC_ConfigChannel+0x244>
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	2201      	movs	r2, #1
 8009f48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8009f4c:	683b      	ldr	r3, [r7, #0]
 8009f4e:	681b      	ldr	r3, [r3, #0]
 8009f50:	2b09      	cmp	r3, #9
 8009f52:	d925      	bls.n	8009fa0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	681b      	ldr	r3, [r3, #0]
 8009f58:	68d9      	ldr	r1, [r3, #12]
 8009f5a:	683b      	ldr	r3, [r7, #0]
 8009f5c:	681b      	ldr	r3, [r3, #0]
 8009f5e:	b29b      	uxth	r3, r3
 8009f60:	461a      	mov	r2, r3
 8009f62:	4613      	mov	r3, r2
 8009f64:	005b      	lsls	r3, r3, #1
 8009f66:	4413      	add	r3, r2
 8009f68:	3b1e      	subs	r3, #30
 8009f6a:	2207      	movs	r2, #7
 8009f6c:	fa02 f303 	lsl.w	r3, r2, r3
 8009f70:	43da      	mvns	r2, r3
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	681b      	ldr	r3, [r3, #0]
 8009f76:	400a      	ands	r2, r1
 8009f78:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	681b      	ldr	r3, [r3, #0]
 8009f7e:	68d9      	ldr	r1, [r3, #12]
 8009f80:	683b      	ldr	r3, [r7, #0]
 8009f82:	689a      	ldr	r2, [r3, #8]
 8009f84:	683b      	ldr	r3, [r7, #0]
 8009f86:	681b      	ldr	r3, [r3, #0]
 8009f88:	b29b      	uxth	r3, r3
 8009f8a:	4618      	mov	r0, r3
 8009f8c:	4603      	mov	r3, r0
 8009f8e:	005b      	lsls	r3, r3, #1
 8009f90:	4403      	add	r3, r0
 8009f92:	3b1e      	subs	r3, #30
 8009f94:	409a      	lsls	r2, r3
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	681b      	ldr	r3, [r3, #0]
 8009f9a:	430a      	orrs	r2, r1
 8009f9c:	60da      	str	r2, [r3, #12]
 8009f9e:	e022      	b.n	8009fe6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	681b      	ldr	r3, [r3, #0]
 8009fa4:	6919      	ldr	r1, [r3, #16]
 8009fa6:	683b      	ldr	r3, [r7, #0]
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	b29b      	uxth	r3, r3
 8009fac:	461a      	mov	r2, r3
 8009fae:	4613      	mov	r3, r2
 8009fb0:	005b      	lsls	r3, r3, #1
 8009fb2:	4413      	add	r3, r2
 8009fb4:	2207      	movs	r2, #7
 8009fb6:	fa02 f303 	lsl.w	r3, r2, r3
 8009fba:	43da      	mvns	r2, r3
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	681b      	ldr	r3, [r3, #0]
 8009fc0:	400a      	ands	r2, r1
 8009fc2:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	6919      	ldr	r1, [r3, #16]
 8009fca:	683b      	ldr	r3, [r7, #0]
 8009fcc:	689a      	ldr	r2, [r3, #8]
 8009fce:	683b      	ldr	r3, [r7, #0]
 8009fd0:	681b      	ldr	r3, [r3, #0]
 8009fd2:	b29b      	uxth	r3, r3
 8009fd4:	4618      	mov	r0, r3
 8009fd6:	4603      	mov	r3, r0
 8009fd8:	005b      	lsls	r3, r3, #1
 8009fda:	4403      	add	r3, r0
 8009fdc:	409a      	lsls	r2, r3
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	681b      	ldr	r3, [r3, #0]
 8009fe2:	430a      	orrs	r2, r1
 8009fe4:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8009fe6:	683b      	ldr	r3, [r7, #0]
 8009fe8:	685b      	ldr	r3, [r3, #4]
 8009fea:	2b06      	cmp	r3, #6
 8009fec:	d824      	bhi.n	800a038 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	681b      	ldr	r3, [r3, #0]
 8009ff2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8009ff4:	683b      	ldr	r3, [r7, #0]
 8009ff6:	685a      	ldr	r2, [r3, #4]
 8009ff8:	4613      	mov	r3, r2
 8009ffa:	009b      	lsls	r3, r3, #2
 8009ffc:	4413      	add	r3, r2
 8009ffe:	3b05      	subs	r3, #5
 800a000:	221f      	movs	r2, #31
 800a002:	fa02 f303 	lsl.w	r3, r2, r3
 800a006:	43da      	mvns	r2, r3
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	400a      	ands	r2, r1
 800a00e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	681b      	ldr	r3, [r3, #0]
 800a014:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800a016:	683b      	ldr	r3, [r7, #0]
 800a018:	681b      	ldr	r3, [r3, #0]
 800a01a:	b29b      	uxth	r3, r3
 800a01c:	4618      	mov	r0, r3
 800a01e:	683b      	ldr	r3, [r7, #0]
 800a020:	685a      	ldr	r2, [r3, #4]
 800a022:	4613      	mov	r3, r2
 800a024:	009b      	lsls	r3, r3, #2
 800a026:	4413      	add	r3, r2
 800a028:	3b05      	subs	r3, #5
 800a02a:	fa00 f203 	lsl.w	r2, r0, r3
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	681b      	ldr	r3, [r3, #0]
 800a032:	430a      	orrs	r2, r1
 800a034:	635a      	str	r2, [r3, #52]	; 0x34
 800a036:	e04c      	b.n	800a0d2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800a038:	683b      	ldr	r3, [r7, #0]
 800a03a:	685b      	ldr	r3, [r3, #4]
 800a03c:	2b0c      	cmp	r3, #12
 800a03e:	d824      	bhi.n	800a08a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	681b      	ldr	r3, [r3, #0]
 800a044:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800a046:	683b      	ldr	r3, [r7, #0]
 800a048:	685a      	ldr	r2, [r3, #4]
 800a04a:	4613      	mov	r3, r2
 800a04c:	009b      	lsls	r3, r3, #2
 800a04e:	4413      	add	r3, r2
 800a050:	3b23      	subs	r3, #35	; 0x23
 800a052:	221f      	movs	r2, #31
 800a054:	fa02 f303 	lsl.w	r3, r2, r3
 800a058:	43da      	mvns	r2, r3
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	681b      	ldr	r3, [r3, #0]
 800a05e:	400a      	ands	r2, r1
 800a060:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	681b      	ldr	r3, [r3, #0]
 800a066:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800a068:	683b      	ldr	r3, [r7, #0]
 800a06a:	681b      	ldr	r3, [r3, #0]
 800a06c:	b29b      	uxth	r3, r3
 800a06e:	4618      	mov	r0, r3
 800a070:	683b      	ldr	r3, [r7, #0]
 800a072:	685a      	ldr	r2, [r3, #4]
 800a074:	4613      	mov	r3, r2
 800a076:	009b      	lsls	r3, r3, #2
 800a078:	4413      	add	r3, r2
 800a07a:	3b23      	subs	r3, #35	; 0x23
 800a07c:	fa00 f203 	lsl.w	r2, r0, r3
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	681b      	ldr	r3, [r3, #0]
 800a084:	430a      	orrs	r2, r1
 800a086:	631a      	str	r2, [r3, #48]	; 0x30
 800a088:	e023      	b.n	800a0d2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	681b      	ldr	r3, [r3, #0]
 800a08e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800a090:	683b      	ldr	r3, [r7, #0]
 800a092:	685a      	ldr	r2, [r3, #4]
 800a094:	4613      	mov	r3, r2
 800a096:	009b      	lsls	r3, r3, #2
 800a098:	4413      	add	r3, r2
 800a09a:	3b41      	subs	r3, #65	; 0x41
 800a09c:	221f      	movs	r2, #31
 800a09e:	fa02 f303 	lsl.w	r3, r2, r3
 800a0a2:	43da      	mvns	r2, r3
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	681b      	ldr	r3, [r3, #0]
 800a0a8:	400a      	ands	r2, r1
 800a0aa:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	681b      	ldr	r3, [r3, #0]
 800a0b0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800a0b2:	683b      	ldr	r3, [r7, #0]
 800a0b4:	681b      	ldr	r3, [r3, #0]
 800a0b6:	b29b      	uxth	r3, r3
 800a0b8:	4618      	mov	r0, r3
 800a0ba:	683b      	ldr	r3, [r7, #0]
 800a0bc:	685a      	ldr	r2, [r3, #4]
 800a0be:	4613      	mov	r3, r2
 800a0c0:	009b      	lsls	r3, r3, #2
 800a0c2:	4413      	add	r3, r2
 800a0c4:	3b41      	subs	r3, #65	; 0x41
 800a0c6:	fa00 f203 	lsl.w	r2, r0, r3
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	681b      	ldr	r3, [r3, #0]
 800a0ce:	430a      	orrs	r2, r1
 800a0d0:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800a0d2:	4b29      	ldr	r3, [pc, #164]	; (800a178 <HAL_ADC_ConfigChannel+0x250>)
 800a0d4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	4a28      	ldr	r2, [pc, #160]	; (800a17c <HAL_ADC_ConfigChannel+0x254>)
 800a0dc:	4293      	cmp	r3, r2
 800a0de:	d10f      	bne.n	800a100 <HAL_ADC_ConfigChannel+0x1d8>
 800a0e0:	683b      	ldr	r3, [r7, #0]
 800a0e2:	681b      	ldr	r3, [r3, #0]
 800a0e4:	2b12      	cmp	r3, #18
 800a0e6:	d10b      	bne.n	800a100 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 800a0e8:	68fb      	ldr	r3, [r7, #12]
 800a0ea:	685b      	ldr	r3, [r3, #4]
 800a0ec:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 800a0f0:	68fb      	ldr	r3, [r7, #12]
 800a0f2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800a0f4:	68fb      	ldr	r3, [r7, #12]
 800a0f6:	685b      	ldr	r3, [r3, #4]
 800a0f8:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800a0fc:	68fb      	ldr	r3, [r7, #12]
 800a0fe:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	681b      	ldr	r3, [r3, #0]
 800a104:	4a1d      	ldr	r2, [pc, #116]	; (800a17c <HAL_ADC_ConfigChannel+0x254>)
 800a106:	4293      	cmp	r3, r2
 800a108:	d12b      	bne.n	800a162 <HAL_ADC_ConfigChannel+0x23a>
 800a10a:	683b      	ldr	r3, [r7, #0]
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	4a1c      	ldr	r2, [pc, #112]	; (800a180 <HAL_ADC_ConfigChannel+0x258>)
 800a110:	4293      	cmp	r3, r2
 800a112:	d003      	beq.n	800a11c <HAL_ADC_ConfigChannel+0x1f4>
 800a114:	683b      	ldr	r3, [r7, #0]
 800a116:	681b      	ldr	r3, [r3, #0]
 800a118:	2b11      	cmp	r3, #17
 800a11a:	d122      	bne.n	800a162 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	685b      	ldr	r3, [r3, #4]
 800a120:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800a124:	68fb      	ldr	r3, [r7, #12]
 800a126:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800a128:	68fb      	ldr	r3, [r7, #12]
 800a12a:	685b      	ldr	r3, [r3, #4]
 800a12c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800a130:	68fb      	ldr	r3, [r7, #12]
 800a132:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800a134:	683b      	ldr	r3, [r7, #0]
 800a136:	681b      	ldr	r3, [r3, #0]
 800a138:	4a11      	ldr	r2, [pc, #68]	; (800a180 <HAL_ADC_ConfigChannel+0x258>)
 800a13a:	4293      	cmp	r3, r2
 800a13c:	d111      	bne.n	800a162 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800a13e:	4b11      	ldr	r3, [pc, #68]	; (800a184 <HAL_ADC_ConfigChannel+0x25c>)
 800a140:	681b      	ldr	r3, [r3, #0]
 800a142:	4a11      	ldr	r2, [pc, #68]	; (800a188 <HAL_ADC_ConfigChannel+0x260>)
 800a144:	fba2 2303 	umull	r2, r3, r2, r3
 800a148:	0c9a      	lsrs	r2, r3, #18
 800a14a:	4613      	mov	r3, r2
 800a14c:	009b      	lsls	r3, r3, #2
 800a14e:	4413      	add	r3, r2
 800a150:	005b      	lsls	r3, r3, #1
 800a152:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800a154:	e002      	b.n	800a15c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800a156:	68bb      	ldr	r3, [r7, #8]
 800a158:	3b01      	subs	r3, #1
 800a15a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800a15c:	68bb      	ldr	r3, [r7, #8]
 800a15e:	2b00      	cmp	r3, #0
 800a160:	d1f9      	bne.n	800a156 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	2200      	movs	r2, #0
 800a166:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800a16a:	2300      	movs	r3, #0
}
 800a16c:	4618      	mov	r0, r3
 800a16e:	3714      	adds	r7, #20
 800a170:	46bd      	mov	sp, r7
 800a172:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a176:	4770      	bx	lr
 800a178:	40012300 	.word	0x40012300
 800a17c:	40012000 	.word	0x40012000
 800a180:	10000012 	.word	0x10000012
 800a184:	20000000 	.word	0x20000000
 800a188:	431bde83 	.word	0x431bde83

0800a18c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800a18c:	b480      	push	{r7}
 800a18e:	b085      	sub	sp, #20
 800a190:	af00      	add	r7, sp, #0
 800a192:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800a194:	4b79      	ldr	r3, [pc, #484]	; (800a37c <ADC_Init+0x1f0>)
 800a196:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800a198:	68fb      	ldr	r3, [r7, #12]
 800a19a:	685b      	ldr	r3, [r3, #4]
 800a19c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800a1a0:	68fb      	ldr	r3, [r7, #12]
 800a1a2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800a1a4:	68fb      	ldr	r3, [r7, #12]
 800a1a6:	685a      	ldr	r2, [r3, #4]
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	685b      	ldr	r3, [r3, #4]
 800a1ac:	431a      	orrs	r2, r3
 800a1ae:	68fb      	ldr	r3, [r7, #12]
 800a1b0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	681b      	ldr	r3, [r3, #0]
 800a1b6:	685a      	ldr	r2, [r3, #4]
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	681b      	ldr	r3, [r3, #0]
 800a1bc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a1c0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	681b      	ldr	r3, [r3, #0]
 800a1c6:	6859      	ldr	r1, [r3, #4]
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	691b      	ldr	r3, [r3, #16]
 800a1cc:	021a      	lsls	r2, r3, #8
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	430a      	orrs	r2, r1
 800a1d4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	681b      	ldr	r3, [r3, #0]
 800a1da:	685a      	ldr	r2, [r3, #4]
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800a1e4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	681b      	ldr	r3, [r3, #0]
 800a1ea:	6859      	ldr	r1, [r3, #4]
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	689a      	ldr	r2, [r3, #8]
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	681b      	ldr	r3, [r3, #0]
 800a1f4:	430a      	orrs	r2, r1
 800a1f6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	681b      	ldr	r3, [r3, #0]
 800a1fc:	689a      	ldr	r2, [r3, #8]
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800a206:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	681b      	ldr	r3, [r3, #0]
 800a20c:	6899      	ldr	r1, [r3, #8]
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	68da      	ldr	r2, [r3, #12]
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	681b      	ldr	r3, [r3, #0]
 800a216:	430a      	orrs	r2, r1
 800a218:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a21e:	4a58      	ldr	r2, [pc, #352]	; (800a380 <ADC_Init+0x1f4>)
 800a220:	4293      	cmp	r3, r2
 800a222:	d022      	beq.n	800a26a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	681b      	ldr	r3, [r3, #0]
 800a228:	689a      	ldr	r2, [r3, #8]
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	681b      	ldr	r3, [r3, #0]
 800a22e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800a232:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	681b      	ldr	r3, [r3, #0]
 800a238:	6899      	ldr	r1, [r3, #8]
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	430a      	orrs	r2, r1
 800a244:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	681b      	ldr	r3, [r3, #0]
 800a24a:	689a      	ldr	r2, [r3, #8]
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800a254:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	681b      	ldr	r3, [r3, #0]
 800a25a:	6899      	ldr	r1, [r3, #8]
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	430a      	orrs	r2, r1
 800a266:	609a      	str	r2, [r3, #8]
 800a268:	e00f      	b.n	800a28a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	681b      	ldr	r3, [r3, #0]
 800a26e:	689a      	ldr	r2, [r3, #8]
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	681b      	ldr	r3, [r3, #0]
 800a274:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800a278:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	681b      	ldr	r3, [r3, #0]
 800a27e:	689a      	ldr	r2, [r3, #8]
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	681b      	ldr	r3, [r3, #0]
 800a284:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800a288:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	681b      	ldr	r3, [r3, #0]
 800a28e:	689a      	ldr	r2, [r3, #8]
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	681b      	ldr	r3, [r3, #0]
 800a294:	f022 0202 	bic.w	r2, r2, #2
 800a298:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	681b      	ldr	r3, [r3, #0]
 800a29e:	6899      	ldr	r1, [r3, #8]
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	7e1b      	ldrb	r3, [r3, #24]
 800a2a4:	005a      	lsls	r2, r3, #1
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	681b      	ldr	r3, [r3, #0]
 800a2aa:	430a      	orrs	r2, r1
 800a2ac:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	f893 3020 	ldrb.w	r3, [r3, #32]
 800a2b4:	2b00      	cmp	r3, #0
 800a2b6:	d01b      	beq.n	800a2f0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	681b      	ldr	r3, [r3, #0]
 800a2bc:	685a      	ldr	r2, [r3, #4]
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	681b      	ldr	r3, [r3, #0]
 800a2c2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a2c6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	681b      	ldr	r3, [r3, #0]
 800a2cc:	685a      	ldr	r2, [r3, #4]
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	681b      	ldr	r3, [r3, #0]
 800a2d2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800a2d6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	681b      	ldr	r3, [r3, #0]
 800a2dc:	6859      	ldr	r1, [r3, #4]
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a2e2:	3b01      	subs	r3, #1
 800a2e4:	035a      	lsls	r2, r3, #13
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	681b      	ldr	r3, [r3, #0]
 800a2ea:	430a      	orrs	r2, r1
 800a2ec:	605a      	str	r2, [r3, #4]
 800a2ee:	e007      	b.n	800a300 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	681b      	ldr	r3, [r3, #0]
 800a2f4:	685a      	ldr	r2, [r3, #4]
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	681b      	ldr	r3, [r3, #0]
 800a2fa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800a2fe:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	681b      	ldr	r3, [r3, #0]
 800a304:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	681b      	ldr	r3, [r3, #0]
 800a30a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800a30e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	681b      	ldr	r3, [r3, #0]
 800a314:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	69db      	ldr	r3, [r3, #28]
 800a31a:	3b01      	subs	r3, #1
 800a31c:	051a      	lsls	r2, r3, #20
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	681b      	ldr	r3, [r3, #0]
 800a322:	430a      	orrs	r2, r1
 800a324:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	681b      	ldr	r3, [r3, #0]
 800a32a:	689a      	ldr	r2, [r3, #8]
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	681b      	ldr	r3, [r3, #0]
 800a330:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800a334:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	681b      	ldr	r3, [r3, #0]
 800a33a:	6899      	ldr	r1, [r3, #8]
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800a342:	025a      	lsls	r2, r3, #9
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	681b      	ldr	r3, [r3, #0]
 800a348:	430a      	orrs	r2, r1
 800a34a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	681b      	ldr	r3, [r3, #0]
 800a350:	689a      	ldr	r2, [r3, #8]
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	681b      	ldr	r3, [r3, #0]
 800a356:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a35a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	681b      	ldr	r3, [r3, #0]
 800a360:	6899      	ldr	r1, [r3, #8]
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	695b      	ldr	r3, [r3, #20]
 800a366:	029a      	lsls	r2, r3, #10
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	681b      	ldr	r3, [r3, #0]
 800a36c:	430a      	orrs	r2, r1
 800a36e:	609a      	str	r2, [r3, #8]
}
 800a370:	bf00      	nop
 800a372:	3714      	adds	r7, #20
 800a374:	46bd      	mov	sp, r7
 800a376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a37a:	4770      	bx	lr
 800a37c:	40012300 	.word	0x40012300
 800a380:	0f000001 	.word	0x0f000001

0800a384 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 800a384:	b580      	push	{r7, lr}
 800a386:	b084      	sub	sp, #16
 800a388:	af00      	add	r7, sp, #0
 800a38a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a390:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800a392:	68fb      	ldr	r3, [r7, #12]
 800a394:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a396:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800a39a:	2b00      	cmp	r3, #0
 800a39c:	d13c      	bne.n	800a418 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800a39e:	68fb      	ldr	r3, [r7, #12]
 800a3a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a3a2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800a3a6:	68fb      	ldr	r3, [r7, #12]
 800a3a8:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800a3aa:	68fb      	ldr	r3, [r7, #12]
 800a3ac:	681b      	ldr	r3, [r3, #0]
 800a3ae:	689b      	ldr	r3, [r3, #8]
 800a3b0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800a3b4:	2b00      	cmp	r3, #0
 800a3b6:	d12b      	bne.n	800a410 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800a3b8:	68fb      	ldr	r3, [r7, #12]
 800a3ba:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800a3bc:	2b00      	cmp	r3, #0
 800a3be:	d127      	bne.n	800a410 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800a3c0:	68fb      	ldr	r3, [r7, #12]
 800a3c2:	681b      	ldr	r3, [r3, #0]
 800a3c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a3c6:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800a3ca:	2b00      	cmp	r3, #0
 800a3cc:	d006      	beq.n	800a3dc <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800a3ce:	68fb      	ldr	r3, [r7, #12]
 800a3d0:	681b      	ldr	r3, [r3, #0]
 800a3d2:	689b      	ldr	r3, [r3, #8]
 800a3d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800a3d8:	2b00      	cmp	r3, #0
 800a3da:	d119      	bne.n	800a410 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800a3dc:	68fb      	ldr	r3, [r7, #12]
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	685a      	ldr	r2, [r3, #4]
 800a3e2:	68fb      	ldr	r3, [r7, #12]
 800a3e4:	681b      	ldr	r3, [r3, #0]
 800a3e6:	f022 0220 	bic.w	r2, r2, #32
 800a3ea:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800a3ec:	68fb      	ldr	r3, [r7, #12]
 800a3ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a3f0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800a3f4:	68fb      	ldr	r3, [r7, #12]
 800a3f6:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800a3f8:	68fb      	ldr	r3, [r7, #12]
 800a3fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a3fc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a400:	2b00      	cmp	r3, #0
 800a402:	d105      	bne.n	800a410 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800a404:	68fb      	ldr	r3, [r7, #12]
 800a406:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a408:	f043 0201 	orr.w	r2, r3, #1
 800a40c:	68fb      	ldr	r3, [r7, #12]
 800a40e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800a410:	68f8      	ldr	r0, [r7, #12]
 800a412:	f7ff fd6b 	bl	8009eec <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800a416:	e00e      	b.n	800a436 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800a418:	68fb      	ldr	r3, [r7, #12]
 800a41a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a41c:	f003 0310 	and.w	r3, r3, #16
 800a420:	2b00      	cmp	r3, #0
 800a422:	d003      	beq.n	800a42c <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 800a424:	68f8      	ldr	r0, [r7, #12]
 800a426:	f7ff fd75 	bl	8009f14 <HAL_ADC_ErrorCallback>
}
 800a42a:	e004      	b.n	800a436 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800a42c:	68fb      	ldr	r3, [r7, #12]
 800a42e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a430:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a432:	6878      	ldr	r0, [r7, #4]
 800a434:	4798      	blx	r3
}
 800a436:	bf00      	nop
 800a438:	3710      	adds	r7, #16
 800a43a:	46bd      	mov	sp, r7
 800a43c:	bd80      	pop	{r7, pc}

0800a43e <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800a43e:	b580      	push	{r7, lr}
 800a440:	b084      	sub	sp, #16
 800a442:	af00      	add	r7, sp, #0
 800a444:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a44a:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800a44c:	68f8      	ldr	r0, [r7, #12]
 800a44e:	f7ff fd57 	bl	8009f00 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800a452:	bf00      	nop
 800a454:	3710      	adds	r7, #16
 800a456:	46bd      	mov	sp, r7
 800a458:	bd80      	pop	{r7, pc}

0800a45a <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800a45a:	b580      	push	{r7, lr}
 800a45c:	b084      	sub	sp, #16
 800a45e:	af00      	add	r7, sp, #0
 800a460:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a466:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 800a468:	68fb      	ldr	r3, [r7, #12]
 800a46a:	2240      	movs	r2, #64	; 0x40
 800a46c:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800a46e:	68fb      	ldr	r3, [r7, #12]
 800a470:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a472:	f043 0204 	orr.w	r2, r3, #4
 800a476:	68fb      	ldr	r3, [r7, #12]
 800a478:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800a47a:	68f8      	ldr	r0, [r7, #12]
 800a47c:	f7ff fd4a 	bl	8009f14 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800a480:	bf00      	nop
 800a482:	3710      	adds	r7, #16
 800a484:	46bd      	mov	sp, r7
 800a486:	bd80      	pop	{r7, pc}

0800a488 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800a488:	b480      	push	{r7}
 800a48a:	b085      	sub	sp, #20
 800a48c:	af00      	add	r7, sp, #0
 800a48e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	f003 0307 	and.w	r3, r3, #7
 800a496:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800a498:	4b0c      	ldr	r3, [pc, #48]	; (800a4cc <__NVIC_SetPriorityGrouping+0x44>)
 800a49a:	68db      	ldr	r3, [r3, #12]
 800a49c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800a49e:	68ba      	ldr	r2, [r7, #8]
 800a4a0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800a4a4:	4013      	ands	r3, r2
 800a4a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800a4a8:	68fb      	ldr	r3, [r7, #12]
 800a4aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800a4ac:	68bb      	ldr	r3, [r7, #8]
 800a4ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800a4b0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800a4b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a4b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800a4ba:	4a04      	ldr	r2, [pc, #16]	; (800a4cc <__NVIC_SetPriorityGrouping+0x44>)
 800a4bc:	68bb      	ldr	r3, [r7, #8]
 800a4be:	60d3      	str	r3, [r2, #12]
}
 800a4c0:	bf00      	nop
 800a4c2:	3714      	adds	r7, #20
 800a4c4:	46bd      	mov	sp, r7
 800a4c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4ca:	4770      	bx	lr
 800a4cc:	e000ed00 	.word	0xe000ed00

0800a4d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800a4d0:	b480      	push	{r7}
 800a4d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800a4d4:	4b04      	ldr	r3, [pc, #16]	; (800a4e8 <__NVIC_GetPriorityGrouping+0x18>)
 800a4d6:	68db      	ldr	r3, [r3, #12]
 800a4d8:	0a1b      	lsrs	r3, r3, #8
 800a4da:	f003 0307 	and.w	r3, r3, #7
}
 800a4de:	4618      	mov	r0, r3
 800a4e0:	46bd      	mov	sp, r7
 800a4e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4e6:	4770      	bx	lr
 800a4e8:	e000ed00 	.word	0xe000ed00

0800a4ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a4ec:	b480      	push	{r7}
 800a4ee:	b083      	sub	sp, #12
 800a4f0:	af00      	add	r7, sp, #0
 800a4f2:	4603      	mov	r3, r0
 800a4f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a4f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a4fa:	2b00      	cmp	r3, #0
 800a4fc:	db0b      	blt.n	800a516 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800a4fe:	79fb      	ldrb	r3, [r7, #7]
 800a500:	f003 021f 	and.w	r2, r3, #31
 800a504:	4907      	ldr	r1, [pc, #28]	; (800a524 <__NVIC_EnableIRQ+0x38>)
 800a506:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a50a:	095b      	lsrs	r3, r3, #5
 800a50c:	2001      	movs	r0, #1
 800a50e:	fa00 f202 	lsl.w	r2, r0, r2
 800a512:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800a516:	bf00      	nop
 800a518:	370c      	adds	r7, #12
 800a51a:	46bd      	mov	sp, r7
 800a51c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a520:	4770      	bx	lr
 800a522:	bf00      	nop
 800a524:	e000e100 	.word	0xe000e100

0800a528 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800a528:	b480      	push	{r7}
 800a52a:	b083      	sub	sp, #12
 800a52c:	af00      	add	r7, sp, #0
 800a52e:	4603      	mov	r3, r0
 800a530:	6039      	str	r1, [r7, #0]
 800a532:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a534:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a538:	2b00      	cmp	r3, #0
 800a53a:	db0a      	blt.n	800a552 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a53c:	683b      	ldr	r3, [r7, #0]
 800a53e:	b2da      	uxtb	r2, r3
 800a540:	490c      	ldr	r1, [pc, #48]	; (800a574 <__NVIC_SetPriority+0x4c>)
 800a542:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a546:	0112      	lsls	r2, r2, #4
 800a548:	b2d2      	uxtb	r2, r2
 800a54a:	440b      	add	r3, r1
 800a54c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800a550:	e00a      	b.n	800a568 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a552:	683b      	ldr	r3, [r7, #0]
 800a554:	b2da      	uxtb	r2, r3
 800a556:	4908      	ldr	r1, [pc, #32]	; (800a578 <__NVIC_SetPriority+0x50>)
 800a558:	79fb      	ldrb	r3, [r7, #7]
 800a55a:	f003 030f 	and.w	r3, r3, #15
 800a55e:	3b04      	subs	r3, #4
 800a560:	0112      	lsls	r2, r2, #4
 800a562:	b2d2      	uxtb	r2, r2
 800a564:	440b      	add	r3, r1
 800a566:	761a      	strb	r2, [r3, #24]
}
 800a568:	bf00      	nop
 800a56a:	370c      	adds	r7, #12
 800a56c:	46bd      	mov	sp, r7
 800a56e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a572:	4770      	bx	lr
 800a574:	e000e100 	.word	0xe000e100
 800a578:	e000ed00 	.word	0xe000ed00

0800a57c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800a57c:	b480      	push	{r7}
 800a57e:	b089      	sub	sp, #36	; 0x24
 800a580:	af00      	add	r7, sp, #0
 800a582:	60f8      	str	r0, [r7, #12]
 800a584:	60b9      	str	r1, [r7, #8]
 800a586:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800a588:	68fb      	ldr	r3, [r7, #12]
 800a58a:	f003 0307 	and.w	r3, r3, #7
 800a58e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800a590:	69fb      	ldr	r3, [r7, #28]
 800a592:	f1c3 0307 	rsb	r3, r3, #7
 800a596:	2b04      	cmp	r3, #4
 800a598:	bf28      	it	cs
 800a59a:	2304      	movcs	r3, #4
 800a59c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800a59e:	69fb      	ldr	r3, [r7, #28]
 800a5a0:	3304      	adds	r3, #4
 800a5a2:	2b06      	cmp	r3, #6
 800a5a4:	d902      	bls.n	800a5ac <NVIC_EncodePriority+0x30>
 800a5a6:	69fb      	ldr	r3, [r7, #28]
 800a5a8:	3b03      	subs	r3, #3
 800a5aa:	e000      	b.n	800a5ae <NVIC_EncodePriority+0x32>
 800a5ac:	2300      	movs	r3, #0
 800a5ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a5b0:	f04f 32ff 	mov.w	r2, #4294967295
 800a5b4:	69bb      	ldr	r3, [r7, #24]
 800a5b6:	fa02 f303 	lsl.w	r3, r2, r3
 800a5ba:	43da      	mvns	r2, r3
 800a5bc:	68bb      	ldr	r3, [r7, #8]
 800a5be:	401a      	ands	r2, r3
 800a5c0:	697b      	ldr	r3, [r7, #20]
 800a5c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800a5c4:	f04f 31ff 	mov.w	r1, #4294967295
 800a5c8:	697b      	ldr	r3, [r7, #20]
 800a5ca:	fa01 f303 	lsl.w	r3, r1, r3
 800a5ce:	43d9      	mvns	r1, r3
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a5d4:	4313      	orrs	r3, r2
         );
}
 800a5d6:	4618      	mov	r0, r3
 800a5d8:	3724      	adds	r7, #36	; 0x24
 800a5da:	46bd      	mov	sp, r7
 800a5dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5e0:	4770      	bx	lr
	...

0800a5e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800a5e4:	b580      	push	{r7, lr}
 800a5e6:	b082      	sub	sp, #8
 800a5e8:	af00      	add	r7, sp, #0
 800a5ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	3b01      	subs	r3, #1
 800a5f0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800a5f4:	d301      	bcc.n	800a5fa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800a5f6:	2301      	movs	r3, #1
 800a5f8:	e00f      	b.n	800a61a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800a5fa:	4a0a      	ldr	r2, [pc, #40]	; (800a624 <SysTick_Config+0x40>)
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	3b01      	subs	r3, #1
 800a600:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800a602:	210f      	movs	r1, #15
 800a604:	f04f 30ff 	mov.w	r0, #4294967295
 800a608:	f7ff ff8e 	bl	800a528 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800a60c:	4b05      	ldr	r3, [pc, #20]	; (800a624 <SysTick_Config+0x40>)
 800a60e:	2200      	movs	r2, #0
 800a610:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800a612:	4b04      	ldr	r3, [pc, #16]	; (800a624 <SysTick_Config+0x40>)
 800a614:	2207      	movs	r2, #7
 800a616:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800a618:	2300      	movs	r3, #0
}
 800a61a:	4618      	mov	r0, r3
 800a61c:	3708      	adds	r7, #8
 800a61e:	46bd      	mov	sp, r7
 800a620:	bd80      	pop	{r7, pc}
 800a622:	bf00      	nop
 800a624:	e000e010 	.word	0xe000e010

0800a628 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800a628:	b580      	push	{r7, lr}
 800a62a:	b082      	sub	sp, #8
 800a62c:	af00      	add	r7, sp, #0
 800a62e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800a630:	6878      	ldr	r0, [r7, #4]
 800a632:	f7ff ff29 	bl	800a488 <__NVIC_SetPriorityGrouping>
}
 800a636:	bf00      	nop
 800a638:	3708      	adds	r7, #8
 800a63a:	46bd      	mov	sp, r7
 800a63c:	bd80      	pop	{r7, pc}

0800a63e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800a63e:	b580      	push	{r7, lr}
 800a640:	b086      	sub	sp, #24
 800a642:	af00      	add	r7, sp, #0
 800a644:	4603      	mov	r3, r0
 800a646:	60b9      	str	r1, [r7, #8]
 800a648:	607a      	str	r2, [r7, #4]
 800a64a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800a64c:	2300      	movs	r3, #0
 800a64e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800a650:	f7ff ff3e 	bl	800a4d0 <__NVIC_GetPriorityGrouping>
 800a654:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800a656:	687a      	ldr	r2, [r7, #4]
 800a658:	68b9      	ldr	r1, [r7, #8]
 800a65a:	6978      	ldr	r0, [r7, #20]
 800a65c:	f7ff ff8e 	bl	800a57c <NVIC_EncodePriority>
 800a660:	4602      	mov	r2, r0
 800a662:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a666:	4611      	mov	r1, r2
 800a668:	4618      	mov	r0, r3
 800a66a:	f7ff ff5d 	bl	800a528 <__NVIC_SetPriority>
}
 800a66e:	bf00      	nop
 800a670:	3718      	adds	r7, #24
 800a672:	46bd      	mov	sp, r7
 800a674:	bd80      	pop	{r7, pc}

0800a676 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a676:	b580      	push	{r7, lr}
 800a678:	b082      	sub	sp, #8
 800a67a:	af00      	add	r7, sp, #0
 800a67c:	4603      	mov	r3, r0
 800a67e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800a680:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a684:	4618      	mov	r0, r3
 800a686:	f7ff ff31 	bl	800a4ec <__NVIC_EnableIRQ>
}
 800a68a:	bf00      	nop
 800a68c:	3708      	adds	r7, #8
 800a68e:	46bd      	mov	sp, r7
 800a690:	bd80      	pop	{r7, pc}

0800a692 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800a692:	b580      	push	{r7, lr}
 800a694:	b082      	sub	sp, #8
 800a696:	af00      	add	r7, sp, #0
 800a698:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800a69a:	6878      	ldr	r0, [r7, #4]
 800a69c:	f7ff ffa2 	bl	800a5e4 <SysTick_Config>
 800a6a0:	4603      	mov	r3, r0
}
 800a6a2:	4618      	mov	r0, r3
 800a6a4:	3708      	adds	r7, #8
 800a6a6:	46bd      	mov	sp, r7
 800a6a8:	bd80      	pop	{r7, pc}
	...

0800a6ac <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800a6ac:	b580      	push	{r7, lr}
 800a6ae:	b086      	sub	sp, #24
 800a6b0:	af00      	add	r7, sp, #0
 800a6b2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800a6b4:	2300      	movs	r3, #0
 800a6b6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800a6b8:	f7ff fab4 	bl	8009c24 <HAL_GetTick>
 800a6bc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	2b00      	cmp	r3, #0
 800a6c2:	d101      	bne.n	800a6c8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800a6c4:	2301      	movs	r3, #1
 800a6c6:	e099      	b.n	800a7fc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	2200      	movs	r2, #0
 800a6cc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	2202      	movs	r2, #2
 800a6d4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	681b      	ldr	r3, [r3, #0]
 800a6dc:	681a      	ldr	r2, [r3, #0]
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	681b      	ldr	r3, [r3, #0]
 800a6e2:	f022 0201 	bic.w	r2, r2, #1
 800a6e6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800a6e8:	e00f      	b.n	800a70a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800a6ea:	f7ff fa9b 	bl	8009c24 <HAL_GetTick>
 800a6ee:	4602      	mov	r2, r0
 800a6f0:	693b      	ldr	r3, [r7, #16]
 800a6f2:	1ad3      	subs	r3, r2, r3
 800a6f4:	2b05      	cmp	r3, #5
 800a6f6:	d908      	bls.n	800a70a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	2220      	movs	r2, #32
 800a6fc:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	2203      	movs	r2, #3
 800a702:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800a706:	2303      	movs	r3, #3
 800a708:	e078      	b.n	800a7fc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	681b      	ldr	r3, [r3, #0]
 800a70e:	681b      	ldr	r3, [r3, #0]
 800a710:	f003 0301 	and.w	r3, r3, #1
 800a714:	2b00      	cmp	r3, #0
 800a716:	d1e8      	bne.n	800a6ea <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	681b      	ldr	r3, [r3, #0]
 800a71c:	681b      	ldr	r3, [r3, #0]
 800a71e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800a720:	697a      	ldr	r2, [r7, #20]
 800a722:	4b38      	ldr	r3, [pc, #224]	; (800a804 <HAL_DMA_Init+0x158>)
 800a724:	4013      	ands	r3, r2
 800a726:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	685a      	ldr	r2, [r3, #4]
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	689b      	ldr	r3, [r3, #8]
 800a730:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800a736:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	691b      	ldr	r3, [r3, #16]
 800a73c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a742:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	699b      	ldr	r3, [r3, #24]
 800a748:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a74e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	6a1b      	ldr	r3, [r3, #32]
 800a754:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800a756:	697a      	ldr	r2, [r7, #20]
 800a758:	4313      	orrs	r3, r2
 800a75a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a760:	2b04      	cmp	r3, #4
 800a762:	d107      	bne.n	800a774 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a76c:	4313      	orrs	r3, r2
 800a76e:	697a      	ldr	r2, [r7, #20]
 800a770:	4313      	orrs	r3, r2
 800a772:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	681b      	ldr	r3, [r3, #0]
 800a778:	697a      	ldr	r2, [r7, #20]
 800a77a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	681b      	ldr	r3, [r3, #0]
 800a780:	695b      	ldr	r3, [r3, #20]
 800a782:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800a784:	697b      	ldr	r3, [r7, #20]
 800a786:	f023 0307 	bic.w	r3, r3, #7
 800a78a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a790:	697a      	ldr	r2, [r7, #20]
 800a792:	4313      	orrs	r3, r2
 800a794:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a79a:	2b04      	cmp	r3, #4
 800a79c:	d117      	bne.n	800a7ce <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a7a2:	697a      	ldr	r2, [r7, #20]
 800a7a4:	4313      	orrs	r3, r2
 800a7a6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a7ac:	2b00      	cmp	r3, #0
 800a7ae:	d00e      	beq.n	800a7ce <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800a7b0:	6878      	ldr	r0, [r7, #4]
 800a7b2:	f000 fa9d 	bl	800acf0 <DMA_CheckFifoParam>
 800a7b6:	4603      	mov	r3, r0
 800a7b8:	2b00      	cmp	r3, #0
 800a7ba:	d008      	beq.n	800a7ce <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	2240      	movs	r2, #64	; 0x40
 800a7c0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	2201      	movs	r2, #1
 800a7c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800a7ca:	2301      	movs	r3, #1
 800a7cc:	e016      	b.n	800a7fc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	681b      	ldr	r3, [r3, #0]
 800a7d2:	697a      	ldr	r2, [r7, #20]
 800a7d4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800a7d6:	6878      	ldr	r0, [r7, #4]
 800a7d8:	f000 fa54 	bl	800ac84 <DMA_CalcBaseAndBitshift>
 800a7dc:	4603      	mov	r3, r0
 800a7de:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a7e4:	223f      	movs	r2, #63	; 0x3f
 800a7e6:	409a      	lsls	r2, r3
 800a7e8:	68fb      	ldr	r3, [r7, #12]
 800a7ea:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	2200      	movs	r2, #0
 800a7f0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	2201      	movs	r2, #1
 800a7f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800a7fa:	2300      	movs	r3, #0
}
 800a7fc:	4618      	mov	r0, r3
 800a7fe:	3718      	adds	r7, #24
 800a800:	46bd      	mov	sp, r7
 800a802:	bd80      	pop	{r7, pc}
 800a804:	f010803f 	.word	0xf010803f

0800a808 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800a808:	b580      	push	{r7, lr}
 800a80a:	b086      	sub	sp, #24
 800a80c:	af00      	add	r7, sp, #0
 800a80e:	60f8      	str	r0, [r7, #12]
 800a810:	60b9      	str	r1, [r7, #8]
 800a812:	607a      	str	r2, [r7, #4]
 800a814:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a816:	2300      	movs	r3, #0
 800a818:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800a81a:	68fb      	ldr	r3, [r7, #12]
 800a81c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a81e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800a820:	68fb      	ldr	r3, [r7, #12]
 800a822:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800a826:	2b01      	cmp	r3, #1
 800a828:	d101      	bne.n	800a82e <HAL_DMA_Start_IT+0x26>
 800a82a:	2302      	movs	r3, #2
 800a82c:	e040      	b.n	800a8b0 <HAL_DMA_Start_IT+0xa8>
 800a82e:	68fb      	ldr	r3, [r7, #12]
 800a830:	2201      	movs	r2, #1
 800a832:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800a836:	68fb      	ldr	r3, [r7, #12]
 800a838:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800a83c:	b2db      	uxtb	r3, r3
 800a83e:	2b01      	cmp	r3, #1
 800a840:	d12f      	bne.n	800a8a2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800a842:	68fb      	ldr	r3, [r7, #12]
 800a844:	2202      	movs	r2, #2
 800a846:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800a84a:	68fb      	ldr	r3, [r7, #12]
 800a84c:	2200      	movs	r2, #0
 800a84e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800a850:	683b      	ldr	r3, [r7, #0]
 800a852:	687a      	ldr	r2, [r7, #4]
 800a854:	68b9      	ldr	r1, [r7, #8]
 800a856:	68f8      	ldr	r0, [r7, #12]
 800a858:	f000 f9e6 	bl	800ac28 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800a85c:	68fb      	ldr	r3, [r7, #12]
 800a85e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a860:	223f      	movs	r2, #63	; 0x3f
 800a862:	409a      	lsls	r2, r3
 800a864:	693b      	ldr	r3, [r7, #16]
 800a866:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800a868:	68fb      	ldr	r3, [r7, #12]
 800a86a:	681b      	ldr	r3, [r3, #0]
 800a86c:	681a      	ldr	r2, [r3, #0]
 800a86e:	68fb      	ldr	r3, [r7, #12]
 800a870:	681b      	ldr	r3, [r3, #0]
 800a872:	f042 0216 	orr.w	r2, r2, #22
 800a876:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800a878:	68fb      	ldr	r3, [r7, #12]
 800a87a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a87c:	2b00      	cmp	r3, #0
 800a87e:	d007      	beq.n	800a890 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800a880:	68fb      	ldr	r3, [r7, #12]
 800a882:	681b      	ldr	r3, [r3, #0]
 800a884:	681a      	ldr	r2, [r3, #0]
 800a886:	68fb      	ldr	r3, [r7, #12]
 800a888:	681b      	ldr	r3, [r3, #0]
 800a88a:	f042 0208 	orr.w	r2, r2, #8
 800a88e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800a890:	68fb      	ldr	r3, [r7, #12]
 800a892:	681b      	ldr	r3, [r3, #0]
 800a894:	681a      	ldr	r2, [r3, #0]
 800a896:	68fb      	ldr	r3, [r7, #12]
 800a898:	681b      	ldr	r3, [r3, #0]
 800a89a:	f042 0201 	orr.w	r2, r2, #1
 800a89e:	601a      	str	r2, [r3, #0]
 800a8a0:	e005      	b.n	800a8ae <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800a8a2:	68fb      	ldr	r3, [r7, #12]
 800a8a4:	2200      	movs	r2, #0
 800a8a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800a8aa:	2302      	movs	r3, #2
 800a8ac:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800a8ae:	7dfb      	ldrb	r3, [r7, #23]
}
 800a8b0:	4618      	mov	r0, r3
 800a8b2:	3718      	adds	r7, #24
 800a8b4:	46bd      	mov	sp, r7
 800a8b6:	bd80      	pop	{r7, pc}

0800a8b8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800a8b8:	b480      	push	{r7}
 800a8ba:	b083      	sub	sp, #12
 800a8bc:	af00      	add	r7, sp, #0
 800a8be:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800a8c6:	b2db      	uxtb	r3, r3
 800a8c8:	2b02      	cmp	r3, #2
 800a8ca:	d004      	beq.n	800a8d6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	2280      	movs	r2, #128	; 0x80
 800a8d0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800a8d2:	2301      	movs	r3, #1
 800a8d4:	e00c      	b.n	800a8f0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	2205      	movs	r2, #5
 800a8da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	681b      	ldr	r3, [r3, #0]
 800a8e2:	681a      	ldr	r2, [r3, #0]
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	681b      	ldr	r3, [r3, #0]
 800a8e8:	f022 0201 	bic.w	r2, r2, #1
 800a8ec:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800a8ee:	2300      	movs	r3, #0
}
 800a8f0:	4618      	mov	r0, r3
 800a8f2:	370c      	adds	r7, #12
 800a8f4:	46bd      	mov	sp, r7
 800a8f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8fa:	4770      	bx	lr

0800a8fc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800a8fc:	b580      	push	{r7, lr}
 800a8fe:	b086      	sub	sp, #24
 800a900:	af00      	add	r7, sp, #0
 800a902:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800a904:	2300      	movs	r3, #0
 800a906:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800a908:	4b92      	ldr	r3, [pc, #584]	; (800ab54 <HAL_DMA_IRQHandler+0x258>)
 800a90a:	681b      	ldr	r3, [r3, #0]
 800a90c:	4a92      	ldr	r2, [pc, #584]	; (800ab58 <HAL_DMA_IRQHandler+0x25c>)
 800a90e:	fba2 2303 	umull	r2, r3, r2, r3
 800a912:	0a9b      	lsrs	r3, r3, #10
 800a914:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a91a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800a91c:	693b      	ldr	r3, [r7, #16]
 800a91e:	681b      	ldr	r3, [r3, #0]
 800a920:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a926:	2208      	movs	r2, #8
 800a928:	409a      	lsls	r2, r3
 800a92a:	68fb      	ldr	r3, [r7, #12]
 800a92c:	4013      	ands	r3, r2
 800a92e:	2b00      	cmp	r3, #0
 800a930:	d01a      	beq.n	800a968 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	681b      	ldr	r3, [r3, #0]
 800a936:	681b      	ldr	r3, [r3, #0]
 800a938:	f003 0304 	and.w	r3, r3, #4
 800a93c:	2b00      	cmp	r3, #0
 800a93e:	d013      	beq.n	800a968 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	681b      	ldr	r3, [r3, #0]
 800a944:	681a      	ldr	r2, [r3, #0]
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	681b      	ldr	r3, [r3, #0]
 800a94a:	f022 0204 	bic.w	r2, r2, #4
 800a94e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a954:	2208      	movs	r2, #8
 800a956:	409a      	lsls	r2, r3
 800a958:	693b      	ldr	r3, [r7, #16]
 800a95a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a960:	f043 0201 	orr.w	r2, r3, #1
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a96c:	2201      	movs	r2, #1
 800a96e:	409a      	lsls	r2, r3
 800a970:	68fb      	ldr	r3, [r7, #12]
 800a972:	4013      	ands	r3, r2
 800a974:	2b00      	cmp	r3, #0
 800a976:	d012      	beq.n	800a99e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	681b      	ldr	r3, [r3, #0]
 800a97c:	695b      	ldr	r3, [r3, #20]
 800a97e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a982:	2b00      	cmp	r3, #0
 800a984:	d00b      	beq.n	800a99e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a98a:	2201      	movs	r2, #1
 800a98c:	409a      	lsls	r2, r3
 800a98e:	693b      	ldr	r3, [r7, #16]
 800a990:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a996:	f043 0202 	orr.w	r2, r3, #2
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a9a2:	2204      	movs	r2, #4
 800a9a4:	409a      	lsls	r2, r3
 800a9a6:	68fb      	ldr	r3, [r7, #12]
 800a9a8:	4013      	ands	r3, r2
 800a9aa:	2b00      	cmp	r3, #0
 800a9ac:	d012      	beq.n	800a9d4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	681b      	ldr	r3, [r3, #0]
 800a9b2:	681b      	ldr	r3, [r3, #0]
 800a9b4:	f003 0302 	and.w	r3, r3, #2
 800a9b8:	2b00      	cmp	r3, #0
 800a9ba:	d00b      	beq.n	800a9d4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a9c0:	2204      	movs	r2, #4
 800a9c2:	409a      	lsls	r2, r3
 800a9c4:	693b      	ldr	r3, [r7, #16]
 800a9c6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a9cc:	f043 0204 	orr.w	r2, r3, #4
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a9d8:	2210      	movs	r2, #16
 800a9da:	409a      	lsls	r2, r3
 800a9dc:	68fb      	ldr	r3, [r7, #12]
 800a9de:	4013      	ands	r3, r2
 800a9e0:	2b00      	cmp	r3, #0
 800a9e2:	d043      	beq.n	800aa6c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	681b      	ldr	r3, [r3, #0]
 800a9e8:	681b      	ldr	r3, [r3, #0]
 800a9ea:	f003 0308 	and.w	r3, r3, #8
 800a9ee:	2b00      	cmp	r3, #0
 800a9f0:	d03c      	beq.n	800aa6c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a9f6:	2210      	movs	r2, #16
 800a9f8:	409a      	lsls	r2, r3
 800a9fa:	693b      	ldr	r3, [r7, #16]
 800a9fc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	681b      	ldr	r3, [r3, #0]
 800aa02:	681b      	ldr	r3, [r3, #0]
 800aa04:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800aa08:	2b00      	cmp	r3, #0
 800aa0a:	d018      	beq.n	800aa3e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	681b      	ldr	r3, [r3, #0]
 800aa10:	681b      	ldr	r3, [r3, #0]
 800aa12:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800aa16:	2b00      	cmp	r3, #0
 800aa18:	d108      	bne.n	800aa2c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aa1e:	2b00      	cmp	r3, #0
 800aa20:	d024      	beq.n	800aa6c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aa26:	6878      	ldr	r0, [r7, #4]
 800aa28:	4798      	blx	r3
 800aa2a:	e01f      	b.n	800aa6c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800aa30:	2b00      	cmp	r3, #0
 800aa32:	d01b      	beq.n	800aa6c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800aa38:	6878      	ldr	r0, [r7, #4]
 800aa3a:	4798      	blx	r3
 800aa3c:	e016      	b.n	800aa6c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	681b      	ldr	r3, [r3, #0]
 800aa42:	681b      	ldr	r3, [r3, #0]
 800aa44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800aa48:	2b00      	cmp	r3, #0
 800aa4a:	d107      	bne.n	800aa5c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	681b      	ldr	r3, [r3, #0]
 800aa50:	681a      	ldr	r2, [r3, #0]
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	681b      	ldr	r3, [r3, #0]
 800aa56:	f022 0208 	bic.w	r2, r2, #8
 800aa5a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aa60:	2b00      	cmp	r3, #0
 800aa62:	d003      	beq.n	800aa6c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aa68:	6878      	ldr	r0, [r7, #4]
 800aa6a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800aa70:	2220      	movs	r2, #32
 800aa72:	409a      	lsls	r2, r3
 800aa74:	68fb      	ldr	r3, [r7, #12]
 800aa76:	4013      	ands	r3, r2
 800aa78:	2b00      	cmp	r3, #0
 800aa7a:	f000 808e 	beq.w	800ab9a <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	681b      	ldr	r3, [r3, #0]
 800aa82:	681b      	ldr	r3, [r3, #0]
 800aa84:	f003 0310 	and.w	r3, r3, #16
 800aa88:	2b00      	cmp	r3, #0
 800aa8a:	f000 8086 	beq.w	800ab9a <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800aa92:	2220      	movs	r2, #32
 800aa94:	409a      	lsls	r2, r3
 800aa96:	693b      	ldr	r3, [r7, #16]
 800aa98:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800aaa0:	b2db      	uxtb	r3, r3
 800aaa2:	2b05      	cmp	r3, #5
 800aaa4:	d136      	bne.n	800ab14 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	681b      	ldr	r3, [r3, #0]
 800aaaa:	681a      	ldr	r2, [r3, #0]
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	681b      	ldr	r3, [r3, #0]
 800aab0:	f022 0216 	bic.w	r2, r2, #22
 800aab4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	681b      	ldr	r3, [r3, #0]
 800aaba:	695a      	ldr	r2, [r3, #20]
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	681b      	ldr	r3, [r3, #0]
 800aac0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800aac4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	d103      	bne.n	800aad6 <HAL_DMA_IRQHandler+0x1da>
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800aad2:	2b00      	cmp	r3, #0
 800aad4:	d007      	beq.n	800aae6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	681b      	ldr	r3, [r3, #0]
 800aada:	681a      	ldr	r2, [r3, #0]
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	681b      	ldr	r3, [r3, #0]
 800aae0:	f022 0208 	bic.w	r2, r2, #8
 800aae4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800aaea:	223f      	movs	r2, #63	; 0x3f
 800aaec:	409a      	lsls	r2, r3
 800aaee:	693b      	ldr	r3, [r7, #16]
 800aaf0:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	2200      	movs	r2, #0
 800aaf6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	2201      	movs	r2, #1
 800aafe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800ab02:	687b      	ldr	r3, [r7, #4]
 800ab04:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ab06:	2b00      	cmp	r3, #0
 800ab08:	d07d      	beq.n	800ac06 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ab0e:	6878      	ldr	r0, [r7, #4]
 800ab10:	4798      	blx	r3
        }
        return;
 800ab12:	e078      	b.n	800ac06 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	681b      	ldr	r3, [r3, #0]
 800ab18:	681b      	ldr	r3, [r3, #0]
 800ab1a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800ab1e:	2b00      	cmp	r3, #0
 800ab20:	d01c      	beq.n	800ab5c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	681b      	ldr	r3, [r3, #0]
 800ab26:	681b      	ldr	r3, [r3, #0]
 800ab28:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800ab2c:	2b00      	cmp	r3, #0
 800ab2e:	d108      	bne.n	800ab42 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ab34:	2b00      	cmp	r3, #0
 800ab36:	d030      	beq.n	800ab9a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ab3c:	6878      	ldr	r0, [r7, #4]
 800ab3e:	4798      	blx	r3
 800ab40:	e02b      	b.n	800ab9a <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ab46:	2b00      	cmp	r3, #0
 800ab48:	d027      	beq.n	800ab9a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ab4e:	6878      	ldr	r0, [r7, #4]
 800ab50:	4798      	blx	r3
 800ab52:	e022      	b.n	800ab9a <HAL_DMA_IRQHandler+0x29e>
 800ab54:	20000000 	.word	0x20000000
 800ab58:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	681b      	ldr	r3, [r3, #0]
 800ab60:	681b      	ldr	r3, [r3, #0]
 800ab62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ab66:	2b00      	cmp	r3, #0
 800ab68:	d10f      	bne.n	800ab8a <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	681b      	ldr	r3, [r3, #0]
 800ab6e:	681a      	ldr	r2, [r3, #0]
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	681b      	ldr	r3, [r3, #0]
 800ab74:	f022 0210 	bic.w	r2, r2, #16
 800ab78:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	2200      	movs	r2, #0
 800ab7e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	2201      	movs	r2, #1
 800ab86:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ab8e:	2b00      	cmp	r3, #0
 800ab90:	d003      	beq.n	800ab9a <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ab96:	6878      	ldr	r0, [r7, #4]
 800ab98:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ab9e:	2b00      	cmp	r3, #0
 800aba0:	d032      	beq.n	800ac08 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aba6:	f003 0301 	and.w	r3, r3, #1
 800abaa:	2b00      	cmp	r3, #0
 800abac:	d022      	beq.n	800abf4 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	2205      	movs	r2, #5
 800abb2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	681b      	ldr	r3, [r3, #0]
 800abba:	681a      	ldr	r2, [r3, #0]
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	681b      	ldr	r3, [r3, #0]
 800abc0:	f022 0201 	bic.w	r2, r2, #1
 800abc4:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800abc6:	68bb      	ldr	r3, [r7, #8]
 800abc8:	3301      	adds	r3, #1
 800abca:	60bb      	str	r3, [r7, #8]
 800abcc:	697a      	ldr	r2, [r7, #20]
 800abce:	429a      	cmp	r2, r3
 800abd0:	d307      	bcc.n	800abe2 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	681b      	ldr	r3, [r3, #0]
 800abd6:	681b      	ldr	r3, [r3, #0]
 800abd8:	f003 0301 	and.w	r3, r3, #1
 800abdc:	2b00      	cmp	r3, #0
 800abde:	d1f2      	bne.n	800abc6 <HAL_DMA_IRQHandler+0x2ca>
 800abe0:	e000      	b.n	800abe4 <HAL_DMA_IRQHandler+0x2e8>
          break;
 800abe2:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	2200      	movs	r2, #0
 800abe8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	2201      	movs	r2, #1
 800abf0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800abf8:	2b00      	cmp	r3, #0
 800abfa:	d005      	beq.n	800ac08 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ac00:	6878      	ldr	r0, [r7, #4]
 800ac02:	4798      	blx	r3
 800ac04:	e000      	b.n	800ac08 <HAL_DMA_IRQHandler+0x30c>
        return;
 800ac06:	bf00      	nop
    }
  }
}
 800ac08:	3718      	adds	r7, #24
 800ac0a:	46bd      	mov	sp, r7
 800ac0c:	bd80      	pop	{r7, pc}
 800ac0e:	bf00      	nop

0800ac10 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 800ac10:	b480      	push	{r7}
 800ac12:	b083      	sub	sp, #12
 800ac14:	af00      	add	r7, sp, #0
 800ac16:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 800ac1c:	4618      	mov	r0, r3
 800ac1e:	370c      	adds	r7, #12
 800ac20:	46bd      	mov	sp, r7
 800ac22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac26:	4770      	bx	lr

0800ac28 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800ac28:	b480      	push	{r7}
 800ac2a:	b085      	sub	sp, #20
 800ac2c:	af00      	add	r7, sp, #0
 800ac2e:	60f8      	str	r0, [r7, #12]
 800ac30:	60b9      	str	r1, [r7, #8]
 800ac32:	607a      	str	r2, [r7, #4]
 800ac34:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800ac36:	68fb      	ldr	r3, [r7, #12]
 800ac38:	681b      	ldr	r3, [r3, #0]
 800ac3a:	681a      	ldr	r2, [r3, #0]
 800ac3c:	68fb      	ldr	r3, [r7, #12]
 800ac3e:	681b      	ldr	r3, [r3, #0]
 800ac40:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800ac44:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800ac46:	68fb      	ldr	r3, [r7, #12]
 800ac48:	681b      	ldr	r3, [r3, #0]
 800ac4a:	683a      	ldr	r2, [r7, #0]
 800ac4c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800ac4e:	68fb      	ldr	r3, [r7, #12]
 800ac50:	689b      	ldr	r3, [r3, #8]
 800ac52:	2b40      	cmp	r3, #64	; 0x40
 800ac54:	d108      	bne.n	800ac68 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800ac56:	68fb      	ldr	r3, [r7, #12]
 800ac58:	681b      	ldr	r3, [r3, #0]
 800ac5a:	687a      	ldr	r2, [r7, #4]
 800ac5c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800ac5e:	68fb      	ldr	r3, [r7, #12]
 800ac60:	681b      	ldr	r3, [r3, #0]
 800ac62:	68ba      	ldr	r2, [r7, #8]
 800ac64:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800ac66:	e007      	b.n	800ac78 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800ac68:	68fb      	ldr	r3, [r7, #12]
 800ac6a:	681b      	ldr	r3, [r3, #0]
 800ac6c:	68ba      	ldr	r2, [r7, #8]
 800ac6e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800ac70:	68fb      	ldr	r3, [r7, #12]
 800ac72:	681b      	ldr	r3, [r3, #0]
 800ac74:	687a      	ldr	r2, [r7, #4]
 800ac76:	60da      	str	r2, [r3, #12]
}
 800ac78:	bf00      	nop
 800ac7a:	3714      	adds	r7, #20
 800ac7c:	46bd      	mov	sp, r7
 800ac7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac82:	4770      	bx	lr

0800ac84 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800ac84:	b480      	push	{r7}
 800ac86:	b085      	sub	sp, #20
 800ac88:	af00      	add	r7, sp, #0
 800ac8a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	681b      	ldr	r3, [r3, #0]
 800ac90:	b2db      	uxtb	r3, r3
 800ac92:	3b10      	subs	r3, #16
 800ac94:	4a14      	ldr	r2, [pc, #80]	; (800ace8 <DMA_CalcBaseAndBitshift+0x64>)
 800ac96:	fba2 2303 	umull	r2, r3, r2, r3
 800ac9a:	091b      	lsrs	r3, r3, #4
 800ac9c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800ac9e:	4a13      	ldr	r2, [pc, #76]	; (800acec <DMA_CalcBaseAndBitshift+0x68>)
 800aca0:	68fb      	ldr	r3, [r7, #12]
 800aca2:	4413      	add	r3, r2
 800aca4:	781b      	ldrb	r3, [r3, #0]
 800aca6:	461a      	mov	r2, r3
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800acac:	68fb      	ldr	r3, [r7, #12]
 800acae:	2b03      	cmp	r3, #3
 800acb0:	d909      	bls.n	800acc6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	681b      	ldr	r3, [r3, #0]
 800acb6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800acba:	f023 0303 	bic.w	r3, r3, #3
 800acbe:	1d1a      	adds	r2, r3, #4
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	659a      	str	r2, [r3, #88]	; 0x58
 800acc4:	e007      	b.n	800acd6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	681b      	ldr	r3, [r3, #0]
 800acca:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800acce:	f023 0303 	bic.w	r3, r3, #3
 800acd2:	687a      	ldr	r2, [r7, #4]
 800acd4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800acda:	4618      	mov	r0, r3
 800acdc:	3714      	adds	r7, #20
 800acde:	46bd      	mov	sp, r7
 800ace0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ace4:	4770      	bx	lr
 800ace6:	bf00      	nop
 800ace8:	aaaaaaab 	.word	0xaaaaaaab
 800acec:	08019f20 	.word	0x08019f20

0800acf0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800acf0:	b480      	push	{r7}
 800acf2:	b085      	sub	sp, #20
 800acf4:	af00      	add	r7, sp, #0
 800acf6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800acf8:	2300      	movs	r3, #0
 800acfa:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ad00:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	699b      	ldr	r3, [r3, #24]
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	d11f      	bne.n	800ad4a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800ad0a:	68bb      	ldr	r3, [r7, #8]
 800ad0c:	2b03      	cmp	r3, #3
 800ad0e:	d855      	bhi.n	800adbc <DMA_CheckFifoParam+0xcc>
 800ad10:	a201      	add	r2, pc, #4	; (adr r2, 800ad18 <DMA_CheckFifoParam+0x28>)
 800ad12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad16:	bf00      	nop
 800ad18:	0800ad29 	.word	0x0800ad29
 800ad1c:	0800ad3b 	.word	0x0800ad3b
 800ad20:	0800ad29 	.word	0x0800ad29
 800ad24:	0800adbd 	.word	0x0800adbd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad2c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800ad30:	2b00      	cmp	r3, #0
 800ad32:	d045      	beq.n	800adc0 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 800ad34:	2301      	movs	r3, #1
 800ad36:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800ad38:	e042      	b.n	800adc0 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad3e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800ad42:	d13f      	bne.n	800adc4 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 800ad44:	2301      	movs	r3, #1
 800ad46:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800ad48:	e03c      	b.n	800adc4 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	699b      	ldr	r3, [r3, #24]
 800ad4e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ad52:	d121      	bne.n	800ad98 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800ad54:	68bb      	ldr	r3, [r7, #8]
 800ad56:	2b03      	cmp	r3, #3
 800ad58:	d836      	bhi.n	800adc8 <DMA_CheckFifoParam+0xd8>
 800ad5a:	a201      	add	r2, pc, #4	; (adr r2, 800ad60 <DMA_CheckFifoParam+0x70>)
 800ad5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad60:	0800ad71 	.word	0x0800ad71
 800ad64:	0800ad77 	.word	0x0800ad77
 800ad68:	0800ad71 	.word	0x0800ad71
 800ad6c:	0800ad89 	.word	0x0800ad89
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800ad70:	2301      	movs	r3, #1
 800ad72:	73fb      	strb	r3, [r7, #15]
      break;
 800ad74:	e02f      	b.n	800add6 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad7a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800ad7e:	2b00      	cmp	r3, #0
 800ad80:	d024      	beq.n	800adcc <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 800ad82:	2301      	movs	r3, #1
 800ad84:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800ad86:	e021      	b.n	800adcc <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad8c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800ad90:	d11e      	bne.n	800add0 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800ad92:	2301      	movs	r3, #1
 800ad94:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800ad96:	e01b      	b.n	800add0 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800ad98:	68bb      	ldr	r3, [r7, #8]
 800ad9a:	2b02      	cmp	r3, #2
 800ad9c:	d902      	bls.n	800ada4 <DMA_CheckFifoParam+0xb4>
 800ad9e:	2b03      	cmp	r3, #3
 800ada0:	d003      	beq.n	800adaa <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800ada2:	e018      	b.n	800add6 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 800ada4:	2301      	movs	r3, #1
 800ada6:	73fb      	strb	r3, [r7, #15]
      break;
 800ada8:	e015      	b.n	800add6 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800adae:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800adb2:	2b00      	cmp	r3, #0
 800adb4:	d00e      	beq.n	800add4 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 800adb6:	2301      	movs	r3, #1
 800adb8:	73fb      	strb	r3, [r7, #15]
      break;
 800adba:	e00b      	b.n	800add4 <DMA_CheckFifoParam+0xe4>
      break;
 800adbc:	bf00      	nop
 800adbe:	e00a      	b.n	800add6 <DMA_CheckFifoParam+0xe6>
      break;
 800adc0:	bf00      	nop
 800adc2:	e008      	b.n	800add6 <DMA_CheckFifoParam+0xe6>
      break;
 800adc4:	bf00      	nop
 800adc6:	e006      	b.n	800add6 <DMA_CheckFifoParam+0xe6>
      break;
 800adc8:	bf00      	nop
 800adca:	e004      	b.n	800add6 <DMA_CheckFifoParam+0xe6>
      break;
 800adcc:	bf00      	nop
 800adce:	e002      	b.n	800add6 <DMA_CheckFifoParam+0xe6>
      break;   
 800add0:	bf00      	nop
 800add2:	e000      	b.n	800add6 <DMA_CheckFifoParam+0xe6>
      break;
 800add4:	bf00      	nop
    }
  } 
  
  return status; 
 800add6:	7bfb      	ldrb	r3, [r7, #15]
}
 800add8:	4618      	mov	r0, r3
 800adda:	3714      	adds	r7, #20
 800addc:	46bd      	mov	sp, r7
 800adde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ade2:	4770      	bx	lr

0800ade4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800ade4:	b480      	push	{r7}
 800ade6:	b089      	sub	sp, #36	; 0x24
 800ade8:	af00      	add	r7, sp, #0
 800adea:	6078      	str	r0, [r7, #4]
 800adec:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800adee:	2300      	movs	r3, #0
 800adf0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800adf2:	2300      	movs	r3, #0
 800adf4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800adf6:	2300      	movs	r3, #0
 800adf8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800adfa:	2300      	movs	r3, #0
 800adfc:	61fb      	str	r3, [r7, #28]
 800adfe:	e177      	b.n	800b0f0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800ae00:	2201      	movs	r2, #1
 800ae02:	69fb      	ldr	r3, [r7, #28]
 800ae04:	fa02 f303 	lsl.w	r3, r2, r3
 800ae08:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800ae0a:	683b      	ldr	r3, [r7, #0]
 800ae0c:	681b      	ldr	r3, [r3, #0]
 800ae0e:	697a      	ldr	r2, [r7, #20]
 800ae10:	4013      	ands	r3, r2
 800ae12:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800ae14:	693a      	ldr	r2, [r7, #16]
 800ae16:	697b      	ldr	r3, [r7, #20]
 800ae18:	429a      	cmp	r2, r3
 800ae1a:	f040 8166 	bne.w	800b0ea <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800ae1e:	683b      	ldr	r3, [r7, #0]
 800ae20:	685b      	ldr	r3, [r3, #4]
 800ae22:	2b01      	cmp	r3, #1
 800ae24:	d00b      	beq.n	800ae3e <HAL_GPIO_Init+0x5a>
 800ae26:	683b      	ldr	r3, [r7, #0]
 800ae28:	685b      	ldr	r3, [r3, #4]
 800ae2a:	2b02      	cmp	r3, #2
 800ae2c:	d007      	beq.n	800ae3e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800ae2e:	683b      	ldr	r3, [r7, #0]
 800ae30:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800ae32:	2b11      	cmp	r3, #17
 800ae34:	d003      	beq.n	800ae3e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800ae36:	683b      	ldr	r3, [r7, #0]
 800ae38:	685b      	ldr	r3, [r3, #4]
 800ae3a:	2b12      	cmp	r3, #18
 800ae3c:	d130      	bne.n	800aea0 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	689b      	ldr	r3, [r3, #8]
 800ae42:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800ae44:	69fb      	ldr	r3, [r7, #28]
 800ae46:	005b      	lsls	r3, r3, #1
 800ae48:	2203      	movs	r2, #3
 800ae4a:	fa02 f303 	lsl.w	r3, r2, r3
 800ae4e:	43db      	mvns	r3, r3
 800ae50:	69ba      	ldr	r2, [r7, #24]
 800ae52:	4013      	ands	r3, r2
 800ae54:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800ae56:	683b      	ldr	r3, [r7, #0]
 800ae58:	68da      	ldr	r2, [r3, #12]
 800ae5a:	69fb      	ldr	r3, [r7, #28]
 800ae5c:	005b      	lsls	r3, r3, #1
 800ae5e:	fa02 f303 	lsl.w	r3, r2, r3
 800ae62:	69ba      	ldr	r2, [r7, #24]
 800ae64:	4313      	orrs	r3, r2
 800ae66:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	69ba      	ldr	r2, [r7, #24]
 800ae6c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	685b      	ldr	r3, [r3, #4]
 800ae72:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800ae74:	2201      	movs	r2, #1
 800ae76:	69fb      	ldr	r3, [r7, #28]
 800ae78:	fa02 f303 	lsl.w	r3, r2, r3
 800ae7c:	43db      	mvns	r3, r3
 800ae7e:	69ba      	ldr	r2, [r7, #24]
 800ae80:	4013      	ands	r3, r2
 800ae82:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800ae84:	683b      	ldr	r3, [r7, #0]
 800ae86:	685b      	ldr	r3, [r3, #4]
 800ae88:	091b      	lsrs	r3, r3, #4
 800ae8a:	f003 0201 	and.w	r2, r3, #1
 800ae8e:	69fb      	ldr	r3, [r7, #28]
 800ae90:	fa02 f303 	lsl.w	r3, r2, r3
 800ae94:	69ba      	ldr	r2, [r7, #24]
 800ae96:	4313      	orrs	r3, r2
 800ae98:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	69ba      	ldr	r2, [r7, #24]
 800ae9e:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	68db      	ldr	r3, [r3, #12]
 800aea4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800aea6:	69fb      	ldr	r3, [r7, #28]
 800aea8:	005b      	lsls	r3, r3, #1
 800aeaa:	2203      	movs	r2, #3
 800aeac:	fa02 f303 	lsl.w	r3, r2, r3
 800aeb0:	43db      	mvns	r3, r3
 800aeb2:	69ba      	ldr	r2, [r7, #24]
 800aeb4:	4013      	ands	r3, r2
 800aeb6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800aeb8:	683b      	ldr	r3, [r7, #0]
 800aeba:	689a      	ldr	r2, [r3, #8]
 800aebc:	69fb      	ldr	r3, [r7, #28]
 800aebe:	005b      	lsls	r3, r3, #1
 800aec0:	fa02 f303 	lsl.w	r3, r2, r3
 800aec4:	69ba      	ldr	r2, [r7, #24]
 800aec6:	4313      	orrs	r3, r2
 800aec8:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	69ba      	ldr	r2, [r7, #24]
 800aece:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800aed0:	683b      	ldr	r3, [r7, #0]
 800aed2:	685b      	ldr	r3, [r3, #4]
 800aed4:	2b02      	cmp	r3, #2
 800aed6:	d003      	beq.n	800aee0 <HAL_GPIO_Init+0xfc>
 800aed8:	683b      	ldr	r3, [r7, #0]
 800aeda:	685b      	ldr	r3, [r3, #4]
 800aedc:	2b12      	cmp	r3, #18
 800aede:	d123      	bne.n	800af28 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800aee0:	69fb      	ldr	r3, [r7, #28]
 800aee2:	08da      	lsrs	r2, r3, #3
 800aee4:	687b      	ldr	r3, [r7, #4]
 800aee6:	3208      	adds	r2, #8
 800aee8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aeec:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800aeee:	69fb      	ldr	r3, [r7, #28]
 800aef0:	f003 0307 	and.w	r3, r3, #7
 800aef4:	009b      	lsls	r3, r3, #2
 800aef6:	220f      	movs	r2, #15
 800aef8:	fa02 f303 	lsl.w	r3, r2, r3
 800aefc:	43db      	mvns	r3, r3
 800aefe:	69ba      	ldr	r2, [r7, #24]
 800af00:	4013      	ands	r3, r2
 800af02:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800af04:	683b      	ldr	r3, [r7, #0]
 800af06:	691a      	ldr	r2, [r3, #16]
 800af08:	69fb      	ldr	r3, [r7, #28]
 800af0a:	f003 0307 	and.w	r3, r3, #7
 800af0e:	009b      	lsls	r3, r3, #2
 800af10:	fa02 f303 	lsl.w	r3, r2, r3
 800af14:	69ba      	ldr	r2, [r7, #24]
 800af16:	4313      	orrs	r3, r2
 800af18:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800af1a:	69fb      	ldr	r3, [r7, #28]
 800af1c:	08da      	lsrs	r2, r3, #3
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	3208      	adds	r2, #8
 800af22:	69b9      	ldr	r1, [r7, #24]
 800af24:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	681b      	ldr	r3, [r3, #0]
 800af2c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800af2e:	69fb      	ldr	r3, [r7, #28]
 800af30:	005b      	lsls	r3, r3, #1
 800af32:	2203      	movs	r2, #3
 800af34:	fa02 f303 	lsl.w	r3, r2, r3
 800af38:	43db      	mvns	r3, r3
 800af3a:	69ba      	ldr	r2, [r7, #24]
 800af3c:	4013      	ands	r3, r2
 800af3e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800af40:	683b      	ldr	r3, [r7, #0]
 800af42:	685b      	ldr	r3, [r3, #4]
 800af44:	f003 0203 	and.w	r2, r3, #3
 800af48:	69fb      	ldr	r3, [r7, #28]
 800af4a:	005b      	lsls	r3, r3, #1
 800af4c:	fa02 f303 	lsl.w	r3, r2, r3
 800af50:	69ba      	ldr	r2, [r7, #24]
 800af52:	4313      	orrs	r3, r2
 800af54:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	69ba      	ldr	r2, [r7, #24]
 800af5a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800af5c:	683b      	ldr	r3, [r7, #0]
 800af5e:	685b      	ldr	r3, [r3, #4]
 800af60:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800af64:	2b00      	cmp	r3, #0
 800af66:	f000 80c0 	beq.w	800b0ea <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800af6a:	2300      	movs	r3, #0
 800af6c:	60fb      	str	r3, [r7, #12]
 800af6e:	4b65      	ldr	r3, [pc, #404]	; (800b104 <HAL_GPIO_Init+0x320>)
 800af70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800af72:	4a64      	ldr	r2, [pc, #400]	; (800b104 <HAL_GPIO_Init+0x320>)
 800af74:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800af78:	6453      	str	r3, [r2, #68]	; 0x44
 800af7a:	4b62      	ldr	r3, [pc, #392]	; (800b104 <HAL_GPIO_Init+0x320>)
 800af7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800af7e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800af82:	60fb      	str	r3, [r7, #12]
 800af84:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800af86:	4a60      	ldr	r2, [pc, #384]	; (800b108 <HAL_GPIO_Init+0x324>)
 800af88:	69fb      	ldr	r3, [r7, #28]
 800af8a:	089b      	lsrs	r3, r3, #2
 800af8c:	3302      	adds	r3, #2
 800af8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800af92:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800af94:	69fb      	ldr	r3, [r7, #28]
 800af96:	f003 0303 	and.w	r3, r3, #3
 800af9a:	009b      	lsls	r3, r3, #2
 800af9c:	220f      	movs	r2, #15
 800af9e:	fa02 f303 	lsl.w	r3, r2, r3
 800afa2:	43db      	mvns	r3, r3
 800afa4:	69ba      	ldr	r2, [r7, #24]
 800afa6:	4013      	ands	r3, r2
 800afa8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	4a57      	ldr	r2, [pc, #348]	; (800b10c <HAL_GPIO_Init+0x328>)
 800afae:	4293      	cmp	r3, r2
 800afb0:	d037      	beq.n	800b022 <HAL_GPIO_Init+0x23e>
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	4a56      	ldr	r2, [pc, #344]	; (800b110 <HAL_GPIO_Init+0x32c>)
 800afb6:	4293      	cmp	r3, r2
 800afb8:	d031      	beq.n	800b01e <HAL_GPIO_Init+0x23a>
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	4a55      	ldr	r2, [pc, #340]	; (800b114 <HAL_GPIO_Init+0x330>)
 800afbe:	4293      	cmp	r3, r2
 800afc0:	d02b      	beq.n	800b01a <HAL_GPIO_Init+0x236>
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	4a54      	ldr	r2, [pc, #336]	; (800b118 <HAL_GPIO_Init+0x334>)
 800afc6:	4293      	cmp	r3, r2
 800afc8:	d025      	beq.n	800b016 <HAL_GPIO_Init+0x232>
 800afca:	687b      	ldr	r3, [r7, #4]
 800afcc:	4a53      	ldr	r2, [pc, #332]	; (800b11c <HAL_GPIO_Init+0x338>)
 800afce:	4293      	cmp	r3, r2
 800afd0:	d01f      	beq.n	800b012 <HAL_GPIO_Init+0x22e>
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	4a52      	ldr	r2, [pc, #328]	; (800b120 <HAL_GPIO_Init+0x33c>)
 800afd6:	4293      	cmp	r3, r2
 800afd8:	d019      	beq.n	800b00e <HAL_GPIO_Init+0x22a>
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	4a51      	ldr	r2, [pc, #324]	; (800b124 <HAL_GPIO_Init+0x340>)
 800afde:	4293      	cmp	r3, r2
 800afe0:	d013      	beq.n	800b00a <HAL_GPIO_Init+0x226>
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	4a50      	ldr	r2, [pc, #320]	; (800b128 <HAL_GPIO_Init+0x344>)
 800afe6:	4293      	cmp	r3, r2
 800afe8:	d00d      	beq.n	800b006 <HAL_GPIO_Init+0x222>
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	4a4f      	ldr	r2, [pc, #316]	; (800b12c <HAL_GPIO_Init+0x348>)
 800afee:	4293      	cmp	r3, r2
 800aff0:	d007      	beq.n	800b002 <HAL_GPIO_Init+0x21e>
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	4a4e      	ldr	r2, [pc, #312]	; (800b130 <HAL_GPIO_Init+0x34c>)
 800aff6:	4293      	cmp	r3, r2
 800aff8:	d101      	bne.n	800affe <HAL_GPIO_Init+0x21a>
 800affa:	2309      	movs	r3, #9
 800affc:	e012      	b.n	800b024 <HAL_GPIO_Init+0x240>
 800affe:	230a      	movs	r3, #10
 800b000:	e010      	b.n	800b024 <HAL_GPIO_Init+0x240>
 800b002:	2308      	movs	r3, #8
 800b004:	e00e      	b.n	800b024 <HAL_GPIO_Init+0x240>
 800b006:	2307      	movs	r3, #7
 800b008:	e00c      	b.n	800b024 <HAL_GPIO_Init+0x240>
 800b00a:	2306      	movs	r3, #6
 800b00c:	e00a      	b.n	800b024 <HAL_GPIO_Init+0x240>
 800b00e:	2305      	movs	r3, #5
 800b010:	e008      	b.n	800b024 <HAL_GPIO_Init+0x240>
 800b012:	2304      	movs	r3, #4
 800b014:	e006      	b.n	800b024 <HAL_GPIO_Init+0x240>
 800b016:	2303      	movs	r3, #3
 800b018:	e004      	b.n	800b024 <HAL_GPIO_Init+0x240>
 800b01a:	2302      	movs	r3, #2
 800b01c:	e002      	b.n	800b024 <HAL_GPIO_Init+0x240>
 800b01e:	2301      	movs	r3, #1
 800b020:	e000      	b.n	800b024 <HAL_GPIO_Init+0x240>
 800b022:	2300      	movs	r3, #0
 800b024:	69fa      	ldr	r2, [r7, #28]
 800b026:	f002 0203 	and.w	r2, r2, #3
 800b02a:	0092      	lsls	r2, r2, #2
 800b02c:	4093      	lsls	r3, r2
 800b02e:	69ba      	ldr	r2, [r7, #24]
 800b030:	4313      	orrs	r3, r2
 800b032:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800b034:	4934      	ldr	r1, [pc, #208]	; (800b108 <HAL_GPIO_Init+0x324>)
 800b036:	69fb      	ldr	r3, [r7, #28]
 800b038:	089b      	lsrs	r3, r3, #2
 800b03a:	3302      	adds	r3, #2
 800b03c:	69ba      	ldr	r2, [r7, #24]
 800b03e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800b042:	4b3c      	ldr	r3, [pc, #240]	; (800b134 <HAL_GPIO_Init+0x350>)
 800b044:	681b      	ldr	r3, [r3, #0]
 800b046:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800b048:	693b      	ldr	r3, [r7, #16]
 800b04a:	43db      	mvns	r3, r3
 800b04c:	69ba      	ldr	r2, [r7, #24]
 800b04e:	4013      	ands	r3, r2
 800b050:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800b052:	683b      	ldr	r3, [r7, #0]
 800b054:	685b      	ldr	r3, [r3, #4]
 800b056:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b05a:	2b00      	cmp	r3, #0
 800b05c:	d003      	beq.n	800b066 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800b05e:	69ba      	ldr	r2, [r7, #24]
 800b060:	693b      	ldr	r3, [r7, #16]
 800b062:	4313      	orrs	r3, r2
 800b064:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800b066:	4a33      	ldr	r2, [pc, #204]	; (800b134 <HAL_GPIO_Init+0x350>)
 800b068:	69bb      	ldr	r3, [r7, #24]
 800b06a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800b06c:	4b31      	ldr	r3, [pc, #196]	; (800b134 <HAL_GPIO_Init+0x350>)
 800b06e:	685b      	ldr	r3, [r3, #4]
 800b070:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800b072:	693b      	ldr	r3, [r7, #16]
 800b074:	43db      	mvns	r3, r3
 800b076:	69ba      	ldr	r2, [r7, #24]
 800b078:	4013      	ands	r3, r2
 800b07a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800b07c:	683b      	ldr	r3, [r7, #0]
 800b07e:	685b      	ldr	r3, [r3, #4]
 800b080:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b084:	2b00      	cmp	r3, #0
 800b086:	d003      	beq.n	800b090 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800b088:	69ba      	ldr	r2, [r7, #24]
 800b08a:	693b      	ldr	r3, [r7, #16]
 800b08c:	4313      	orrs	r3, r2
 800b08e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800b090:	4a28      	ldr	r2, [pc, #160]	; (800b134 <HAL_GPIO_Init+0x350>)
 800b092:	69bb      	ldr	r3, [r7, #24]
 800b094:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800b096:	4b27      	ldr	r3, [pc, #156]	; (800b134 <HAL_GPIO_Init+0x350>)
 800b098:	689b      	ldr	r3, [r3, #8]
 800b09a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800b09c:	693b      	ldr	r3, [r7, #16]
 800b09e:	43db      	mvns	r3, r3
 800b0a0:	69ba      	ldr	r2, [r7, #24]
 800b0a2:	4013      	ands	r3, r2
 800b0a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800b0a6:	683b      	ldr	r3, [r7, #0]
 800b0a8:	685b      	ldr	r3, [r3, #4]
 800b0aa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800b0ae:	2b00      	cmp	r3, #0
 800b0b0:	d003      	beq.n	800b0ba <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800b0b2:	69ba      	ldr	r2, [r7, #24]
 800b0b4:	693b      	ldr	r3, [r7, #16]
 800b0b6:	4313      	orrs	r3, r2
 800b0b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800b0ba:	4a1e      	ldr	r2, [pc, #120]	; (800b134 <HAL_GPIO_Init+0x350>)
 800b0bc:	69bb      	ldr	r3, [r7, #24]
 800b0be:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800b0c0:	4b1c      	ldr	r3, [pc, #112]	; (800b134 <HAL_GPIO_Init+0x350>)
 800b0c2:	68db      	ldr	r3, [r3, #12]
 800b0c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800b0c6:	693b      	ldr	r3, [r7, #16]
 800b0c8:	43db      	mvns	r3, r3
 800b0ca:	69ba      	ldr	r2, [r7, #24]
 800b0cc:	4013      	ands	r3, r2
 800b0ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800b0d0:	683b      	ldr	r3, [r7, #0]
 800b0d2:	685b      	ldr	r3, [r3, #4]
 800b0d4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800b0d8:	2b00      	cmp	r3, #0
 800b0da:	d003      	beq.n	800b0e4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800b0dc:	69ba      	ldr	r2, [r7, #24]
 800b0de:	693b      	ldr	r3, [r7, #16]
 800b0e0:	4313      	orrs	r3, r2
 800b0e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800b0e4:	4a13      	ldr	r2, [pc, #76]	; (800b134 <HAL_GPIO_Init+0x350>)
 800b0e6:	69bb      	ldr	r3, [r7, #24]
 800b0e8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800b0ea:	69fb      	ldr	r3, [r7, #28]
 800b0ec:	3301      	adds	r3, #1
 800b0ee:	61fb      	str	r3, [r7, #28]
 800b0f0:	69fb      	ldr	r3, [r7, #28]
 800b0f2:	2b0f      	cmp	r3, #15
 800b0f4:	f67f ae84 	bls.w	800ae00 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800b0f8:	bf00      	nop
 800b0fa:	3724      	adds	r7, #36	; 0x24
 800b0fc:	46bd      	mov	sp, r7
 800b0fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b102:	4770      	bx	lr
 800b104:	40023800 	.word	0x40023800
 800b108:	40013800 	.word	0x40013800
 800b10c:	40020000 	.word	0x40020000
 800b110:	40020400 	.word	0x40020400
 800b114:	40020800 	.word	0x40020800
 800b118:	40020c00 	.word	0x40020c00
 800b11c:	40021000 	.word	0x40021000
 800b120:	40021400 	.word	0x40021400
 800b124:	40021800 	.word	0x40021800
 800b128:	40021c00 	.word	0x40021c00
 800b12c:	40022000 	.word	0x40022000
 800b130:	40022400 	.word	0x40022400
 800b134:	40013c00 	.word	0x40013c00

0800b138 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800b138:	b480      	push	{r7}
 800b13a:	b085      	sub	sp, #20
 800b13c:	af00      	add	r7, sp, #0
 800b13e:	6078      	str	r0, [r7, #4]
 800b140:	460b      	mov	r3, r1
 800b142:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	691a      	ldr	r2, [r3, #16]
 800b148:	887b      	ldrh	r3, [r7, #2]
 800b14a:	4013      	ands	r3, r2
 800b14c:	2b00      	cmp	r3, #0
 800b14e:	d002      	beq.n	800b156 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800b150:	2301      	movs	r3, #1
 800b152:	73fb      	strb	r3, [r7, #15]
 800b154:	e001      	b.n	800b15a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800b156:	2300      	movs	r3, #0
 800b158:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800b15a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b15c:	4618      	mov	r0, r3
 800b15e:	3714      	adds	r7, #20
 800b160:	46bd      	mov	sp, r7
 800b162:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b166:	4770      	bx	lr

0800b168 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800b168:	b480      	push	{r7}
 800b16a:	b083      	sub	sp, #12
 800b16c:	af00      	add	r7, sp, #0
 800b16e:	6078      	str	r0, [r7, #4]
 800b170:	460b      	mov	r3, r1
 800b172:	807b      	strh	r3, [r7, #2]
 800b174:	4613      	mov	r3, r2
 800b176:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800b178:	787b      	ldrb	r3, [r7, #1]
 800b17a:	2b00      	cmp	r3, #0
 800b17c:	d003      	beq.n	800b186 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800b17e:	887a      	ldrh	r2, [r7, #2]
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800b184:	e003      	b.n	800b18e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800b186:	887b      	ldrh	r3, [r7, #2]
 800b188:	041a      	lsls	r2, r3, #16
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	619a      	str	r2, [r3, #24]
}
 800b18e:	bf00      	nop
 800b190:	370c      	adds	r7, #12
 800b192:	46bd      	mov	sp, r7
 800b194:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b198:	4770      	bx	lr
	...

0800b19c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800b19c:	b580      	push	{r7, lr}
 800b19e:	b084      	sub	sp, #16
 800b1a0:	af00      	add	r7, sp, #0
 800b1a2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	2b00      	cmp	r3, #0
 800b1a8:	d101      	bne.n	800b1ae <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800b1aa:	2301      	movs	r3, #1
 800b1ac:	e11f      	b.n	800b3ee <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b1b4:	b2db      	uxtb	r3, r3
 800b1b6:	2b00      	cmp	r3, #0
 800b1b8:	d106      	bne.n	800b1c8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	2200      	movs	r2, #0
 800b1be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800b1c2:	6878      	ldr	r0, [r7, #4]
 800b1c4:	f7fb ffd0 	bl	8007168 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	2224      	movs	r2, #36	; 0x24
 800b1cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800b1d0:	687b      	ldr	r3, [r7, #4]
 800b1d2:	681b      	ldr	r3, [r3, #0]
 800b1d4:	681a      	ldr	r2, [r3, #0]
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	681b      	ldr	r3, [r3, #0]
 800b1da:	f022 0201 	bic.w	r2, r2, #1
 800b1de:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	681b      	ldr	r3, [r3, #0]
 800b1e4:	681a      	ldr	r2, [r3, #0]
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	681b      	ldr	r3, [r3, #0]
 800b1ea:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800b1ee:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	681b      	ldr	r3, [r3, #0]
 800b1f4:	681a      	ldr	r2, [r3, #0]
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	681b      	ldr	r3, [r3, #0]
 800b1fa:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800b1fe:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800b200:	f001 f96e 	bl	800c4e0 <HAL_RCC_GetPCLK1Freq>
 800b204:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800b206:	687b      	ldr	r3, [r7, #4]
 800b208:	685b      	ldr	r3, [r3, #4]
 800b20a:	4a7b      	ldr	r2, [pc, #492]	; (800b3f8 <HAL_I2C_Init+0x25c>)
 800b20c:	4293      	cmp	r3, r2
 800b20e:	d807      	bhi.n	800b220 <HAL_I2C_Init+0x84>
 800b210:	68fb      	ldr	r3, [r7, #12]
 800b212:	4a7a      	ldr	r2, [pc, #488]	; (800b3fc <HAL_I2C_Init+0x260>)
 800b214:	4293      	cmp	r3, r2
 800b216:	bf94      	ite	ls
 800b218:	2301      	movls	r3, #1
 800b21a:	2300      	movhi	r3, #0
 800b21c:	b2db      	uxtb	r3, r3
 800b21e:	e006      	b.n	800b22e <HAL_I2C_Init+0x92>
 800b220:	68fb      	ldr	r3, [r7, #12]
 800b222:	4a77      	ldr	r2, [pc, #476]	; (800b400 <HAL_I2C_Init+0x264>)
 800b224:	4293      	cmp	r3, r2
 800b226:	bf94      	ite	ls
 800b228:	2301      	movls	r3, #1
 800b22a:	2300      	movhi	r3, #0
 800b22c:	b2db      	uxtb	r3, r3
 800b22e:	2b00      	cmp	r3, #0
 800b230:	d001      	beq.n	800b236 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800b232:	2301      	movs	r3, #1
 800b234:	e0db      	b.n	800b3ee <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800b236:	68fb      	ldr	r3, [r7, #12]
 800b238:	4a72      	ldr	r2, [pc, #456]	; (800b404 <HAL_I2C_Init+0x268>)
 800b23a:	fba2 2303 	umull	r2, r3, r2, r3
 800b23e:	0c9b      	lsrs	r3, r3, #18
 800b240:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800b242:	687b      	ldr	r3, [r7, #4]
 800b244:	681b      	ldr	r3, [r3, #0]
 800b246:	685b      	ldr	r3, [r3, #4]
 800b248:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	681b      	ldr	r3, [r3, #0]
 800b250:	68ba      	ldr	r2, [r7, #8]
 800b252:	430a      	orrs	r2, r1
 800b254:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	681b      	ldr	r3, [r3, #0]
 800b25a:	6a1b      	ldr	r3, [r3, #32]
 800b25c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	685b      	ldr	r3, [r3, #4]
 800b264:	4a64      	ldr	r2, [pc, #400]	; (800b3f8 <HAL_I2C_Init+0x25c>)
 800b266:	4293      	cmp	r3, r2
 800b268:	d802      	bhi.n	800b270 <HAL_I2C_Init+0xd4>
 800b26a:	68bb      	ldr	r3, [r7, #8]
 800b26c:	3301      	adds	r3, #1
 800b26e:	e009      	b.n	800b284 <HAL_I2C_Init+0xe8>
 800b270:	68bb      	ldr	r3, [r7, #8]
 800b272:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800b276:	fb02 f303 	mul.w	r3, r2, r3
 800b27a:	4a63      	ldr	r2, [pc, #396]	; (800b408 <HAL_I2C_Init+0x26c>)
 800b27c:	fba2 2303 	umull	r2, r3, r2, r3
 800b280:	099b      	lsrs	r3, r3, #6
 800b282:	3301      	adds	r3, #1
 800b284:	687a      	ldr	r2, [r7, #4]
 800b286:	6812      	ldr	r2, [r2, #0]
 800b288:	430b      	orrs	r3, r1
 800b28a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	681b      	ldr	r3, [r3, #0]
 800b290:	69db      	ldr	r3, [r3, #28]
 800b292:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800b296:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	685b      	ldr	r3, [r3, #4]
 800b29e:	4956      	ldr	r1, [pc, #344]	; (800b3f8 <HAL_I2C_Init+0x25c>)
 800b2a0:	428b      	cmp	r3, r1
 800b2a2:	d80d      	bhi.n	800b2c0 <HAL_I2C_Init+0x124>
 800b2a4:	68fb      	ldr	r3, [r7, #12]
 800b2a6:	1e59      	subs	r1, r3, #1
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	685b      	ldr	r3, [r3, #4]
 800b2ac:	005b      	lsls	r3, r3, #1
 800b2ae:	fbb1 f3f3 	udiv	r3, r1, r3
 800b2b2:	3301      	adds	r3, #1
 800b2b4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b2b8:	2b04      	cmp	r3, #4
 800b2ba:	bf38      	it	cc
 800b2bc:	2304      	movcc	r3, #4
 800b2be:	e04f      	b.n	800b360 <HAL_I2C_Init+0x1c4>
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	689b      	ldr	r3, [r3, #8]
 800b2c4:	2b00      	cmp	r3, #0
 800b2c6:	d111      	bne.n	800b2ec <HAL_I2C_Init+0x150>
 800b2c8:	68fb      	ldr	r3, [r7, #12]
 800b2ca:	1e58      	subs	r0, r3, #1
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	6859      	ldr	r1, [r3, #4]
 800b2d0:	460b      	mov	r3, r1
 800b2d2:	005b      	lsls	r3, r3, #1
 800b2d4:	440b      	add	r3, r1
 800b2d6:	fbb0 f3f3 	udiv	r3, r0, r3
 800b2da:	3301      	adds	r3, #1
 800b2dc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b2e0:	2b00      	cmp	r3, #0
 800b2e2:	bf0c      	ite	eq
 800b2e4:	2301      	moveq	r3, #1
 800b2e6:	2300      	movne	r3, #0
 800b2e8:	b2db      	uxtb	r3, r3
 800b2ea:	e012      	b.n	800b312 <HAL_I2C_Init+0x176>
 800b2ec:	68fb      	ldr	r3, [r7, #12]
 800b2ee:	1e58      	subs	r0, r3, #1
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	6859      	ldr	r1, [r3, #4]
 800b2f4:	460b      	mov	r3, r1
 800b2f6:	009b      	lsls	r3, r3, #2
 800b2f8:	440b      	add	r3, r1
 800b2fa:	0099      	lsls	r1, r3, #2
 800b2fc:	440b      	add	r3, r1
 800b2fe:	fbb0 f3f3 	udiv	r3, r0, r3
 800b302:	3301      	adds	r3, #1
 800b304:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b308:	2b00      	cmp	r3, #0
 800b30a:	bf0c      	ite	eq
 800b30c:	2301      	moveq	r3, #1
 800b30e:	2300      	movne	r3, #0
 800b310:	b2db      	uxtb	r3, r3
 800b312:	2b00      	cmp	r3, #0
 800b314:	d001      	beq.n	800b31a <HAL_I2C_Init+0x17e>
 800b316:	2301      	movs	r3, #1
 800b318:	e022      	b.n	800b360 <HAL_I2C_Init+0x1c4>
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	689b      	ldr	r3, [r3, #8]
 800b31e:	2b00      	cmp	r3, #0
 800b320:	d10e      	bne.n	800b340 <HAL_I2C_Init+0x1a4>
 800b322:	68fb      	ldr	r3, [r7, #12]
 800b324:	1e58      	subs	r0, r3, #1
 800b326:	687b      	ldr	r3, [r7, #4]
 800b328:	6859      	ldr	r1, [r3, #4]
 800b32a:	460b      	mov	r3, r1
 800b32c:	005b      	lsls	r3, r3, #1
 800b32e:	440b      	add	r3, r1
 800b330:	fbb0 f3f3 	udiv	r3, r0, r3
 800b334:	3301      	adds	r3, #1
 800b336:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b33a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b33e:	e00f      	b.n	800b360 <HAL_I2C_Init+0x1c4>
 800b340:	68fb      	ldr	r3, [r7, #12]
 800b342:	1e58      	subs	r0, r3, #1
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	6859      	ldr	r1, [r3, #4]
 800b348:	460b      	mov	r3, r1
 800b34a:	009b      	lsls	r3, r3, #2
 800b34c:	440b      	add	r3, r1
 800b34e:	0099      	lsls	r1, r3, #2
 800b350:	440b      	add	r3, r1
 800b352:	fbb0 f3f3 	udiv	r3, r0, r3
 800b356:	3301      	adds	r3, #1
 800b358:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b35c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800b360:	6879      	ldr	r1, [r7, #4]
 800b362:	6809      	ldr	r1, [r1, #0]
 800b364:	4313      	orrs	r3, r2
 800b366:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	681b      	ldr	r3, [r3, #0]
 800b36c:	681b      	ldr	r3, [r3, #0]
 800b36e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800b372:	687b      	ldr	r3, [r7, #4]
 800b374:	69da      	ldr	r2, [r3, #28]
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	6a1b      	ldr	r3, [r3, #32]
 800b37a:	431a      	orrs	r2, r3
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	681b      	ldr	r3, [r3, #0]
 800b380:	430a      	orrs	r2, r1
 800b382:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	681b      	ldr	r3, [r3, #0]
 800b388:	689b      	ldr	r3, [r3, #8]
 800b38a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800b38e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800b392:	687a      	ldr	r2, [r7, #4]
 800b394:	6911      	ldr	r1, [r2, #16]
 800b396:	687a      	ldr	r2, [r7, #4]
 800b398:	68d2      	ldr	r2, [r2, #12]
 800b39a:	4311      	orrs	r1, r2
 800b39c:	687a      	ldr	r2, [r7, #4]
 800b39e:	6812      	ldr	r2, [r2, #0]
 800b3a0:	430b      	orrs	r3, r1
 800b3a2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800b3a4:	687b      	ldr	r3, [r7, #4]
 800b3a6:	681b      	ldr	r3, [r3, #0]
 800b3a8:	68db      	ldr	r3, [r3, #12]
 800b3aa:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800b3ae:	687b      	ldr	r3, [r7, #4]
 800b3b0:	695a      	ldr	r2, [r3, #20]
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	699b      	ldr	r3, [r3, #24]
 800b3b6:	431a      	orrs	r2, r3
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	681b      	ldr	r3, [r3, #0]
 800b3bc:	430a      	orrs	r2, r1
 800b3be:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	681b      	ldr	r3, [r3, #0]
 800b3c4:	681a      	ldr	r2, [r3, #0]
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	681b      	ldr	r3, [r3, #0]
 800b3ca:	f042 0201 	orr.w	r2, r2, #1
 800b3ce:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b3d0:	687b      	ldr	r3, [r7, #4]
 800b3d2:	2200      	movs	r2, #0
 800b3d4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800b3d6:	687b      	ldr	r3, [r7, #4]
 800b3d8:	2220      	movs	r2, #32
 800b3da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	2200      	movs	r2, #0
 800b3e2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	2200      	movs	r2, #0
 800b3e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800b3ec:	2300      	movs	r3, #0
}
 800b3ee:	4618      	mov	r0, r3
 800b3f0:	3710      	adds	r7, #16
 800b3f2:	46bd      	mov	sp, r7
 800b3f4:	bd80      	pop	{r7, pc}
 800b3f6:	bf00      	nop
 800b3f8:	000186a0 	.word	0x000186a0
 800b3fc:	001e847f 	.word	0x001e847f
 800b400:	003d08ff 	.word	0x003d08ff
 800b404:	431bde83 	.word	0x431bde83
 800b408:	10624dd3 	.word	0x10624dd3

0800b40c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b40c:	b580      	push	{r7, lr}
 800b40e:	b088      	sub	sp, #32
 800b410:	af02      	add	r7, sp, #8
 800b412:	60f8      	str	r0, [r7, #12]
 800b414:	607a      	str	r2, [r7, #4]
 800b416:	461a      	mov	r2, r3
 800b418:	460b      	mov	r3, r1
 800b41a:	817b      	strh	r3, [r7, #10]
 800b41c:	4613      	mov	r3, r2
 800b41e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800b420:	f7fe fc00 	bl	8009c24 <HAL_GetTick>
 800b424:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b426:	68fb      	ldr	r3, [r7, #12]
 800b428:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b42c:	b2db      	uxtb	r3, r3
 800b42e:	2b20      	cmp	r3, #32
 800b430:	f040 80e0 	bne.w	800b5f4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800b434:	697b      	ldr	r3, [r7, #20]
 800b436:	9300      	str	r3, [sp, #0]
 800b438:	2319      	movs	r3, #25
 800b43a:	2201      	movs	r2, #1
 800b43c:	4970      	ldr	r1, [pc, #448]	; (800b600 <HAL_I2C_Master_Transmit+0x1f4>)
 800b43e:	68f8      	ldr	r0, [r7, #12]
 800b440:	f000 fc58 	bl	800bcf4 <I2C_WaitOnFlagUntilTimeout>
 800b444:	4603      	mov	r3, r0
 800b446:	2b00      	cmp	r3, #0
 800b448:	d001      	beq.n	800b44e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800b44a:	2302      	movs	r3, #2
 800b44c:	e0d3      	b.n	800b5f6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b44e:	68fb      	ldr	r3, [r7, #12]
 800b450:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b454:	2b01      	cmp	r3, #1
 800b456:	d101      	bne.n	800b45c <HAL_I2C_Master_Transmit+0x50>
 800b458:	2302      	movs	r3, #2
 800b45a:	e0cc      	b.n	800b5f6 <HAL_I2C_Master_Transmit+0x1ea>
 800b45c:	68fb      	ldr	r3, [r7, #12]
 800b45e:	2201      	movs	r2, #1
 800b460:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800b464:	68fb      	ldr	r3, [r7, #12]
 800b466:	681b      	ldr	r3, [r3, #0]
 800b468:	681b      	ldr	r3, [r3, #0]
 800b46a:	f003 0301 	and.w	r3, r3, #1
 800b46e:	2b01      	cmp	r3, #1
 800b470:	d007      	beq.n	800b482 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800b472:	68fb      	ldr	r3, [r7, #12]
 800b474:	681b      	ldr	r3, [r3, #0]
 800b476:	681a      	ldr	r2, [r3, #0]
 800b478:	68fb      	ldr	r3, [r7, #12]
 800b47a:	681b      	ldr	r3, [r3, #0]
 800b47c:	f042 0201 	orr.w	r2, r2, #1
 800b480:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800b482:	68fb      	ldr	r3, [r7, #12]
 800b484:	681b      	ldr	r3, [r3, #0]
 800b486:	681a      	ldr	r2, [r3, #0]
 800b488:	68fb      	ldr	r3, [r7, #12]
 800b48a:	681b      	ldr	r3, [r3, #0]
 800b48c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800b490:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800b492:	68fb      	ldr	r3, [r7, #12]
 800b494:	2221      	movs	r2, #33	; 0x21
 800b496:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800b49a:	68fb      	ldr	r3, [r7, #12]
 800b49c:	2210      	movs	r2, #16
 800b49e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800b4a2:	68fb      	ldr	r3, [r7, #12]
 800b4a4:	2200      	movs	r2, #0
 800b4a6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800b4a8:	68fb      	ldr	r3, [r7, #12]
 800b4aa:	687a      	ldr	r2, [r7, #4]
 800b4ac:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800b4ae:	68fb      	ldr	r3, [r7, #12]
 800b4b0:	893a      	ldrh	r2, [r7, #8]
 800b4b2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800b4b4:	68fb      	ldr	r3, [r7, #12]
 800b4b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b4b8:	b29a      	uxth	r2, r3
 800b4ba:	68fb      	ldr	r3, [r7, #12]
 800b4bc:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800b4be:	68fb      	ldr	r3, [r7, #12]
 800b4c0:	4a50      	ldr	r2, [pc, #320]	; (800b604 <HAL_I2C_Master_Transmit+0x1f8>)
 800b4c2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800b4c4:	8979      	ldrh	r1, [r7, #10]
 800b4c6:	697b      	ldr	r3, [r7, #20]
 800b4c8:	6a3a      	ldr	r2, [r7, #32]
 800b4ca:	68f8      	ldr	r0, [r7, #12]
 800b4cc:	f000 fac2 	bl	800ba54 <I2C_MasterRequestWrite>
 800b4d0:	4603      	mov	r3, r0
 800b4d2:	2b00      	cmp	r3, #0
 800b4d4:	d001      	beq.n	800b4da <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800b4d6:	2301      	movs	r3, #1
 800b4d8:	e08d      	b.n	800b5f6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b4da:	2300      	movs	r3, #0
 800b4dc:	613b      	str	r3, [r7, #16]
 800b4de:	68fb      	ldr	r3, [r7, #12]
 800b4e0:	681b      	ldr	r3, [r3, #0]
 800b4e2:	695b      	ldr	r3, [r3, #20]
 800b4e4:	613b      	str	r3, [r7, #16]
 800b4e6:	68fb      	ldr	r3, [r7, #12]
 800b4e8:	681b      	ldr	r3, [r3, #0]
 800b4ea:	699b      	ldr	r3, [r3, #24]
 800b4ec:	613b      	str	r3, [r7, #16]
 800b4ee:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800b4f0:	e066      	b.n	800b5c0 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b4f2:	697a      	ldr	r2, [r7, #20]
 800b4f4:	6a39      	ldr	r1, [r7, #32]
 800b4f6:	68f8      	ldr	r0, [r7, #12]
 800b4f8:	f000 fcd2 	bl	800bea0 <I2C_WaitOnTXEFlagUntilTimeout>
 800b4fc:	4603      	mov	r3, r0
 800b4fe:	2b00      	cmp	r3, #0
 800b500:	d00d      	beq.n	800b51e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800b502:	68fb      	ldr	r3, [r7, #12]
 800b504:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b506:	2b04      	cmp	r3, #4
 800b508:	d107      	bne.n	800b51a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b50a:	68fb      	ldr	r3, [r7, #12]
 800b50c:	681b      	ldr	r3, [r3, #0]
 800b50e:	681a      	ldr	r2, [r3, #0]
 800b510:	68fb      	ldr	r3, [r7, #12]
 800b512:	681b      	ldr	r3, [r3, #0]
 800b514:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b518:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800b51a:	2301      	movs	r3, #1
 800b51c:	e06b      	b.n	800b5f6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800b51e:	68fb      	ldr	r3, [r7, #12]
 800b520:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b522:	781a      	ldrb	r2, [r3, #0]
 800b524:	68fb      	ldr	r3, [r7, #12]
 800b526:	681b      	ldr	r3, [r3, #0]
 800b528:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b52a:	68fb      	ldr	r3, [r7, #12]
 800b52c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b52e:	1c5a      	adds	r2, r3, #1
 800b530:	68fb      	ldr	r3, [r7, #12]
 800b532:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800b534:	68fb      	ldr	r3, [r7, #12]
 800b536:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b538:	b29b      	uxth	r3, r3
 800b53a:	3b01      	subs	r3, #1
 800b53c:	b29a      	uxth	r2, r3
 800b53e:	68fb      	ldr	r3, [r7, #12]
 800b540:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800b542:	68fb      	ldr	r3, [r7, #12]
 800b544:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b546:	3b01      	subs	r3, #1
 800b548:	b29a      	uxth	r2, r3
 800b54a:	68fb      	ldr	r3, [r7, #12]
 800b54c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800b54e:	68fb      	ldr	r3, [r7, #12]
 800b550:	681b      	ldr	r3, [r3, #0]
 800b552:	695b      	ldr	r3, [r3, #20]
 800b554:	f003 0304 	and.w	r3, r3, #4
 800b558:	2b04      	cmp	r3, #4
 800b55a:	d11b      	bne.n	800b594 <HAL_I2C_Master_Transmit+0x188>
 800b55c:	68fb      	ldr	r3, [r7, #12]
 800b55e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b560:	2b00      	cmp	r3, #0
 800b562:	d017      	beq.n	800b594 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800b564:	68fb      	ldr	r3, [r7, #12]
 800b566:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b568:	781a      	ldrb	r2, [r3, #0]
 800b56a:	68fb      	ldr	r3, [r7, #12]
 800b56c:	681b      	ldr	r3, [r3, #0]
 800b56e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800b570:	68fb      	ldr	r3, [r7, #12]
 800b572:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b574:	1c5a      	adds	r2, r3, #1
 800b576:	68fb      	ldr	r3, [r7, #12]
 800b578:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800b57a:	68fb      	ldr	r3, [r7, #12]
 800b57c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b57e:	b29b      	uxth	r3, r3
 800b580:	3b01      	subs	r3, #1
 800b582:	b29a      	uxth	r2, r3
 800b584:	68fb      	ldr	r3, [r7, #12]
 800b586:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 800b588:	68fb      	ldr	r3, [r7, #12]
 800b58a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b58c:	3b01      	subs	r3, #1
 800b58e:	b29a      	uxth	r2, r3
 800b590:	68fb      	ldr	r3, [r7, #12]
 800b592:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b594:	697a      	ldr	r2, [r7, #20]
 800b596:	6a39      	ldr	r1, [r7, #32]
 800b598:	68f8      	ldr	r0, [r7, #12]
 800b59a:	f000 fcc2 	bl	800bf22 <I2C_WaitOnBTFFlagUntilTimeout>
 800b59e:	4603      	mov	r3, r0
 800b5a0:	2b00      	cmp	r3, #0
 800b5a2:	d00d      	beq.n	800b5c0 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800b5a4:	68fb      	ldr	r3, [r7, #12]
 800b5a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b5a8:	2b04      	cmp	r3, #4
 800b5aa:	d107      	bne.n	800b5bc <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b5ac:	68fb      	ldr	r3, [r7, #12]
 800b5ae:	681b      	ldr	r3, [r3, #0]
 800b5b0:	681a      	ldr	r2, [r3, #0]
 800b5b2:	68fb      	ldr	r3, [r7, #12]
 800b5b4:	681b      	ldr	r3, [r3, #0]
 800b5b6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b5ba:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800b5bc:	2301      	movs	r3, #1
 800b5be:	e01a      	b.n	800b5f6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800b5c0:	68fb      	ldr	r3, [r7, #12]
 800b5c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b5c4:	2b00      	cmp	r3, #0
 800b5c6:	d194      	bne.n	800b4f2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b5c8:	68fb      	ldr	r3, [r7, #12]
 800b5ca:	681b      	ldr	r3, [r3, #0]
 800b5cc:	681a      	ldr	r2, [r3, #0]
 800b5ce:	68fb      	ldr	r3, [r7, #12]
 800b5d0:	681b      	ldr	r3, [r3, #0]
 800b5d2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b5d6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800b5d8:	68fb      	ldr	r3, [r7, #12]
 800b5da:	2220      	movs	r2, #32
 800b5dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800b5e0:	68fb      	ldr	r3, [r7, #12]
 800b5e2:	2200      	movs	r2, #0
 800b5e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b5e8:	68fb      	ldr	r3, [r7, #12]
 800b5ea:	2200      	movs	r2, #0
 800b5ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800b5f0:	2300      	movs	r3, #0
 800b5f2:	e000      	b.n	800b5f6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800b5f4:	2302      	movs	r3, #2
  }
}
 800b5f6:	4618      	mov	r0, r3
 800b5f8:	3718      	adds	r7, #24
 800b5fa:	46bd      	mov	sp, r7
 800b5fc:	bd80      	pop	{r7, pc}
 800b5fe:	bf00      	nop
 800b600:	00100002 	.word	0x00100002
 800b604:	ffff0000 	.word	0xffff0000

0800b608 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b608:	b580      	push	{r7, lr}
 800b60a:	b08c      	sub	sp, #48	; 0x30
 800b60c:	af02      	add	r7, sp, #8
 800b60e:	60f8      	str	r0, [r7, #12]
 800b610:	607a      	str	r2, [r7, #4]
 800b612:	461a      	mov	r2, r3
 800b614:	460b      	mov	r3, r1
 800b616:	817b      	strh	r3, [r7, #10]
 800b618:	4613      	mov	r3, r2
 800b61a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800b61c:	f7fe fb02 	bl	8009c24 <HAL_GetTick>
 800b620:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b622:	68fb      	ldr	r3, [r7, #12]
 800b624:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b628:	b2db      	uxtb	r3, r3
 800b62a:	2b20      	cmp	r3, #32
 800b62c:	f040 820b 	bne.w	800ba46 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800b630:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b632:	9300      	str	r3, [sp, #0]
 800b634:	2319      	movs	r3, #25
 800b636:	2201      	movs	r2, #1
 800b638:	497c      	ldr	r1, [pc, #496]	; (800b82c <HAL_I2C_Master_Receive+0x224>)
 800b63a:	68f8      	ldr	r0, [r7, #12]
 800b63c:	f000 fb5a 	bl	800bcf4 <I2C_WaitOnFlagUntilTimeout>
 800b640:	4603      	mov	r3, r0
 800b642:	2b00      	cmp	r3, #0
 800b644:	d001      	beq.n	800b64a <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 800b646:	2302      	movs	r3, #2
 800b648:	e1fe      	b.n	800ba48 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b64a:	68fb      	ldr	r3, [r7, #12]
 800b64c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b650:	2b01      	cmp	r3, #1
 800b652:	d101      	bne.n	800b658 <HAL_I2C_Master_Receive+0x50>
 800b654:	2302      	movs	r3, #2
 800b656:	e1f7      	b.n	800ba48 <HAL_I2C_Master_Receive+0x440>
 800b658:	68fb      	ldr	r3, [r7, #12]
 800b65a:	2201      	movs	r2, #1
 800b65c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800b660:	68fb      	ldr	r3, [r7, #12]
 800b662:	681b      	ldr	r3, [r3, #0]
 800b664:	681b      	ldr	r3, [r3, #0]
 800b666:	f003 0301 	and.w	r3, r3, #1
 800b66a:	2b01      	cmp	r3, #1
 800b66c:	d007      	beq.n	800b67e <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800b66e:	68fb      	ldr	r3, [r7, #12]
 800b670:	681b      	ldr	r3, [r3, #0]
 800b672:	681a      	ldr	r2, [r3, #0]
 800b674:	68fb      	ldr	r3, [r7, #12]
 800b676:	681b      	ldr	r3, [r3, #0]
 800b678:	f042 0201 	orr.w	r2, r2, #1
 800b67c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800b67e:	68fb      	ldr	r3, [r7, #12]
 800b680:	681b      	ldr	r3, [r3, #0]
 800b682:	681a      	ldr	r2, [r3, #0]
 800b684:	68fb      	ldr	r3, [r7, #12]
 800b686:	681b      	ldr	r3, [r3, #0]
 800b688:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800b68c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800b68e:	68fb      	ldr	r3, [r7, #12]
 800b690:	2222      	movs	r2, #34	; 0x22
 800b692:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800b696:	68fb      	ldr	r3, [r7, #12]
 800b698:	2210      	movs	r2, #16
 800b69a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800b69e:	68fb      	ldr	r3, [r7, #12]
 800b6a0:	2200      	movs	r2, #0
 800b6a2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800b6a4:	68fb      	ldr	r3, [r7, #12]
 800b6a6:	687a      	ldr	r2, [r7, #4]
 800b6a8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800b6aa:	68fb      	ldr	r3, [r7, #12]
 800b6ac:	893a      	ldrh	r2, [r7, #8]
 800b6ae:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800b6b0:	68fb      	ldr	r3, [r7, #12]
 800b6b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b6b4:	b29a      	uxth	r2, r3
 800b6b6:	68fb      	ldr	r3, [r7, #12]
 800b6b8:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800b6ba:	68fb      	ldr	r3, [r7, #12]
 800b6bc:	4a5c      	ldr	r2, [pc, #368]	; (800b830 <HAL_I2C_Master_Receive+0x228>)
 800b6be:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800b6c0:	8979      	ldrh	r1, [r7, #10]
 800b6c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b6c4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b6c6:	68f8      	ldr	r0, [r7, #12]
 800b6c8:	f000 fa46 	bl	800bb58 <I2C_MasterRequestRead>
 800b6cc:	4603      	mov	r3, r0
 800b6ce:	2b00      	cmp	r3, #0
 800b6d0:	d001      	beq.n	800b6d6 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 800b6d2:	2301      	movs	r3, #1
 800b6d4:	e1b8      	b.n	800ba48 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 800b6d6:	68fb      	ldr	r3, [r7, #12]
 800b6d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b6da:	2b00      	cmp	r3, #0
 800b6dc:	d113      	bne.n	800b706 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b6de:	2300      	movs	r3, #0
 800b6e0:	623b      	str	r3, [r7, #32]
 800b6e2:	68fb      	ldr	r3, [r7, #12]
 800b6e4:	681b      	ldr	r3, [r3, #0]
 800b6e6:	695b      	ldr	r3, [r3, #20]
 800b6e8:	623b      	str	r3, [r7, #32]
 800b6ea:	68fb      	ldr	r3, [r7, #12]
 800b6ec:	681b      	ldr	r3, [r3, #0]
 800b6ee:	699b      	ldr	r3, [r3, #24]
 800b6f0:	623b      	str	r3, [r7, #32]
 800b6f2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b6f4:	68fb      	ldr	r3, [r7, #12]
 800b6f6:	681b      	ldr	r3, [r3, #0]
 800b6f8:	681a      	ldr	r2, [r3, #0]
 800b6fa:	68fb      	ldr	r3, [r7, #12]
 800b6fc:	681b      	ldr	r3, [r3, #0]
 800b6fe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b702:	601a      	str	r2, [r3, #0]
 800b704:	e18c      	b.n	800ba20 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800b706:	68fb      	ldr	r3, [r7, #12]
 800b708:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b70a:	2b01      	cmp	r3, #1
 800b70c:	d11b      	bne.n	800b746 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b70e:	68fb      	ldr	r3, [r7, #12]
 800b710:	681b      	ldr	r3, [r3, #0]
 800b712:	681a      	ldr	r2, [r3, #0]
 800b714:	68fb      	ldr	r3, [r7, #12]
 800b716:	681b      	ldr	r3, [r3, #0]
 800b718:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800b71c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b71e:	2300      	movs	r3, #0
 800b720:	61fb      	str	r3, [r7, #28]
 800b722:	68fb      	ldr	r3, [r7, #12]
 800b724:	681b      	ldr	r3, [r3, #0]
 800b726:	695b      	ldr	r3, [r3, #20]
 800b728:	61fb      	str	r3, [r7, #28]
 800b72a:	68fb      	ldr	r3, [r7, #12]
 800b72c:	681b      	ldr	r3, [r3, #0]
 800b72e:	699b      	ldr	r3, [r3, #24]
 800b730:	61fb      	str	r3, [r7, #28]
 800b732:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b734:	68fb      	ldr	r3, [r7, #12]
 800b736:	681b      	ldr	r3, [r3, #0]
 800b738:	681a      	ldr	r2, [r3, #0]
 800b73a:	68fb      	ldr	r3, [r7, #12]
 800b73c:	681b      	ldr	r3, [r3, #0]
 800b73e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b742:	601a      	str	r2, [r3, #0]
 800b744:	e16c      	b.n	800ba20 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800b746:	68fb      	ldr	r3, [r7, #12]
 800b748:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b74a:	2b02      	cmp	r3, #2
 800b74c:	d11b      	bne.n	800b786 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b74e:	68fb      	ldr	r3, [r7, #12]
 800b750:	681b      	ldr	r3, [r3, #0]
 800b752:	681a      	ldr	r2, [r3, #0]
 800b754:	68fb      	ldr	r3, [r7, #12]
 800b756:	681b      	ldr	r3, [r3, #0]
 800b758:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800b75c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800b75e:	68fb      	ldr	r3, [r7, #12]
 800b760:	681b      	ldr	r3, [r3, #0]
 800b762:	681a      	ldr	r2, [r3, #0]
 800b764:	68fb      	ldr	r3, [r7, #12]
 800b766:	681b      	ldr	r3, [r3, #0]
 800b768:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800b76c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b76e:	2300      	movs	r3, #0
 800b770:	61bb      	str	r3, [r7, #24]
 800b772:	68fb      	ldr	r3, [r7, #12]
 800b774:	681b      	ldr	r3, [r3, #0]
 800b776:	695b      	ldr	r3, [r3, #20]
 800b778:	61bb      	str	r3, [r7, #24]
 800b77a:	68fb      	ldr	r3, [r7, #12]
 800b77c:	681b      	ldr	r3, [r3, #0]
 800b77e:	699b      	ldr	r3, [r3, #24]
 800b780:	61bb      	str	r3, [r7, #24]
 800b782:	69bb      	ldr	r3, [r7, #24]
 800b784:	e14c      	b.n	800ba20 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b786:	68fb      	ldr	r3, [r7, #12]
 800b788:	681b      	ldr	r3, [r3, #0]
 800b78a:	681a      	ldr	r2, [r3, #0]
 800b78c:	68fb      	ldr	r3, [r7, #12]
 800b78e:	681b      	ldr	r3, [r3, #0]
 800b790:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800b794:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b796:	2300      	movs	r3, #0
 800b798:	617b      	str	r3, [r7, #20]
 800b79a:	68fb      	ldr	r3, [r7, #12]
 800b79c:	681b      	ldr	r3, [r3, #0]
 800b79e:	695b      	ldr	r3, [r3, #20]
 800b7a0:	617b      	str	r3, [r7, #20]
 800b7a2:	68fb      	ldr	r3, [r7, #12]
 800b7a4:	681b      	ldr	r3, [r3, #0]
 800b7a6:	699b      	ldr	r3, [r3, #24]
 800b7a8:	617b      	str	r3, [r7, #20]
 800b7aa:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800b7ac:	e138      	b.n	800ba20 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800b7ae:	68fb      	ldr	r3, [r7, #12]
 800b7b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b7b2:	2b03      	cmp	r3, #3
 800b7b4:	f200 80f1 	bhi.w	800b99a <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800b7b8:	68fb      	ldr	r3, [r7, #12]
 800b7ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b7bc:	2b01      	cmp	r3, #1
 800b7be:	d123      	bne.n	800b808 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b7c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b7c2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800b7c4:	68f8      	ldr	r0, [r7, #12]
 800b7c6:	f000 fbed 	bl	800bfa4 <I2C_WaitOnRXNEFlagUntilTimeout>
 800b7ca:	4603      	mov	r3, r0
 800b7cc:	2b00      	cmp	r3, #0
 800b7ce:	d001      	beq.n	800b7d4 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 800b7d0:	2301      	movs	r3, #1
 800b7d2:	e139      	b.n	800ba48 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b7d4:	68fb      	ldr	r3, [r7, #12]
 800b7d6:	681b      	ldr	r3, [r3, #0]
 800b7d8:	691a      	ldr	r2, [r3, #16]
 800b7da:	68fb      	ldr	r3, [r7, #12]
 800b7dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b7de:	b2d2      	uxtb	r2, r2
 800b7e0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800b7e2:	68fb      	ldr	r3, [r7, #12]
 800b7e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b7e6:	1c5a      	adds	r2, r3, #1
 800b7e8:	68fb      	ldr	r3, [r7, #12]
 800b7ea:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800b7ec:	68fb      	ldr	r3, [r7, #12]
 800b7ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b7f0:	3b01      	subs	r3, #1
 800b7f2:	b29a      	uxth	r2, r3
 800b7f4:	68fb      	ldr	r3, [r7, #12]
 800b7f6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800b7f8:	68fb      	ldr	r3, [r7, #12]
 800b7fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b7fc:	b29b      	uxth	r3, r3
 800b7fe:	3b01      	subs	r3, #1
 800b800:	b29a      	uxth	r2, r3
 800b802:	68fb      	ldr	r3, [r7, #12]
 800b804:	855a      	strh	r2, [r3, #42]	; 0x2a
 800b806:	e10b      	b.n	800ba20 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800b808:	68fb      	ldr	r3, [r7, #12]
 800b80a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b80c:	2b02      	cmp	r3, #2
 800b80e:	d14e      	bne.n	800b8ae <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800b810:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b812:	9300      	str	r3, [sp, #0]
 800b814:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b816:	2200      	movs	r2, #0
 800b818:	4906      	ldr	r1, [pc, #24]	; (800b834 <HAL_I2C_Master_Receive+0x22c>)
 800b81a:	68f8      	ldr	r0, [r7, #12]
 800b81c:	f000 fa6a 	bl	800bcf4 <I2C_WaitOnFlagUntilTimeout>
 800b820:	4603      	mov	r3, r0
 800b822:	2b00      	cmp	r3, #0
 800b824:	d008      	beq.n	800b838 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 800b826:	2301      	movs	r3, #1
 800b828:	e10e      	b.n	800ba48 <HAL_I2C_Master_Receive+0x440>
 800b82a:	bf00      	nop
 800b82c:	00100002 	.word	0x00100002
 800b830:	ffff0000 	.word	0xffff0000
 800b834:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b838:	68fb      	ldr	r3, [r7, #12]
 800b83a:	681b      	ldr	r3, [r3, #0]
 800b83c:	681a      	ldr	r2, [r3, #0]
 800b83e:	68fb      	ldr	r3, [r7, #12]
 800b840:	681b      	ldr	r3, [r3, #0]
 800b842:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b846:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b848:	68fb      	ldr	r3, [r7, #12]
 800b84a:	681b      	ldr	r3, [r3, #0]
 800b84c:	691a      	ldr	r2, [r3, #16]
 800b84e:	68fb      	ldr	r3, [r7, #12]
 800b850:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b852:	b2d2      	uxtb	r2, r2
 800b854:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800b856:	68fb      	ldr	r3, [r7, #12]
 800b858:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b85a:	1c5a      	adds	r2, r3, #1
 800b85c:	68fb      	ldr	r3, [r7, #12]
 800b85e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800b860:	68fb      	ldr	r3, [r7, #12]
 800b862:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b864:	3b01      	subs	r3, #1
 800b866:	b29a      	uxth	r2, r3
 800b868:	68fb      	ldr	r3, [r7, #12]
 800b86a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800b86c:	68fb      	ldr	r3, [r7, #12]
 800b86e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b870:	b29b      	uxth	r3, r3
 800b872:	3b01      	subs	r3, #1
 800b874:	b29a      	uxth	r2, r3
 800b876:	68fb      	ldr	r3, [r7, #12]
 800b878:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b87a:	68fb      	ldr	r3, [r7, #12]
 800b87c:	681b      	ldr	r3, [r3, #0]
 800b87e:	691a      	ldr	r2, [r3, #16]
 800b880:	68fb      	ldr	r3, [r7, #12]
 800b882:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b884:	b2d2      	uxtb	r2, r2
 800b886:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800b888:	68fb      	ldr	r3, [r7, #12]
 800b88a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b88c:	1c5a      	adds	r2, r3, #1
 800b88e:	68fb      	ldr	r3, [r7, #12]
 800b890:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800b892:	68fb      	ldr	r3, [r7, #12]
 800b894:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b896:	3b01      	subs	r3, #1
 800b898:	b29a      	uxth	r2, r3
 800b89a:	68fb      	ldr	r3, [r7, #12]
 800b89c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800b89e:	68fb      	ldr	r3, [r7, #12]
 800b8a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b8a2:	b29b      	uxth	r3, r3
 800b8a4:	3b01      	subs	r3, #1
 800b8a6:	b29a      	uxth	r2, r3
 800b8a8:	68fb      	ldr	r3, [r7, #12]
 800b8aa:	855a      	strh	r2, [r3, #42]	; 0x2a
 800b8ac:	e0b8      	b.n	800ba20 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800b8ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b8b0:	9300      	str	r3, [sp, #0]
 800b8b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b8b4:	2200      	movs	r2, #0
 800b8b6:	4966      	ldr	r1, [pc, #408]	; (800ba50 <HAL_I2C_Master_Receive+0x448>)
 800b8b8:	68f8      	ldr	r0, [r7, #12]
 800b8ba:	f000 fa1b 	bl	800bcf4 <I2C_WaitOnFlagUntilTimeout>
 800b8be:	4603      	mov	r3, r0
 800b8c0:	2b00      	cmp	r3, #0
 800b8c2:	d001      	beq.n	800b8c8 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 800b8c4:	2301      	movs	r3, #1
 800b8c6:	e0bf      	b.n	800ba48 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b8c8:	68fb      	ldr	r3, [r7, #12]
 800b8ca:	681b      	ldr	r3, [r3, #0]
 800b8cc:	681a      	ldr	r2, [r3, #0]
 800b8ce:	68fb      	ldr	r3, [r7, #12]
 800b8d0:	681b      	ldr	r3, [r3, #0]
 800b8d2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800b8d6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b8d8:	68fb      	ldr	r3, [r7, #12]
 800b8da:	681b      	ldr	r3, [r3, #0]
 800b8dc:	691a      	ldr	r2, [r3, #16]
 800b8de:	68fb      	ldr	r3, [r7, #12]
 800b8e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b8e2:	b2d2      	uxtb	r2, r2
 800b8e4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800b8e6:	68fb      	ldr	r3, [r7, #12]
 800b8e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b8ea:	1c5a      	adds	r2, r3, #1
 800b8ec:	68fb      	ldr	r3, [r7, #12]
 800b8ee:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800b8f0:	68fb      	ldr	r3, [r7, #12]
 800b8f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b8f4:	3b01      	subs	r3, #1
 800b8f6:	b29a      	uxth	r2, r3
 800b8f8:	68fb      	ldr	r3, [r7, #12]
 800b8fa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800b8fc:	68fb      	ldr	r3, [r7, #12]
 800b8fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b900:	b29b      	uxth	r3, r3
 800b902:	3b01      	subs	r3, #1
 800b904:	b29a      	uxth	r2, r3
 800b906:	68fb      	ldr	r3, [r7, #12]
 800b908:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800b90a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b90c:	9300      	str	r3, [sp, #0]
 800b90e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b910:	2200      	movs	r2, #0
 800b912:	494f      	ldr	r1, [pc, #316]	; (800ba50 <HAL_I2C_Master_Receive+0x448>)
 800b914:	68f8      	ldr	r0, [r7, #12]
 800b916:	f000 f9ed 	bl	800bcf4 <I2C_WaitOnFlagUntilTimeout>
 800b91a:	4603      	mov	r3, r0
 800b91c:	2b00      	cmp	r3, #0
 800b91e:	d001      	beq.n	800b924 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 800b920:	2301      	movs	r3, #1
 800b922:	e091      	b.n	800ba48 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b924:	68fb      	ldr	r3, [r7, #12]
 800b926:	681b      	ldr	r3, [r3, #0]
 800b928:	681a      	ldr	r2, [r3, #0]
 800b92a:	68fb      	ldr	r3, [r7, #12]
 800b92c:	681b      	ldr	r3, [r3, #0]
 800b92e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b932:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b934:	68fb      	ldr	r3, [r7, #12]
 800b936:	681b      	ldr	r3, [r3, #0]
 800b938:	691a      	ldr	r2, [r3, #16]
 800b93a:	68fb      	ldr	r3, [r7, #12]
 800b93c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b93e:	b2d2      	uxtb	r2, r2
 800b940:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800b942:	68fb      	ldr	r3, [r7, #12]
 800b944:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b946:	1c5a      	adds	r2, r3, #1
 800b948:	68fb      	ldr	r3, [r7, #12]
 800b94a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800b94c:	68fb      	ldr	r3, [r7, #12]
 800b94e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b950:	3b01      	subs	r3, #1
 800b952:	b29a      	uxth	r2, r3
 800b954:	68fb      	ldr	r3, [r7, #12]
 800b956:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800b958:	68fb      	ldr	r3, [r7, #12]
 800b95a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b95c:	b29b      	uxth	r3, r3
 800b95e:	3b01      	subs	r3, #1
 800b960:	b29a      	uxth	r2, r3
 800b962:	68fb      	ldr	r3, [r7, #12]
 800b964:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b966:	68fb      	ldr	r3, [r7, #12]
 800b968:	681b      	ldr	r3, [r3, #0]
 800b96a:	691a      	ldr	r2, [r3, #16]
 800b96c:	68fb      	ldr	r3, [r7, #12]
 800b96e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b970:	b2d2      	uxtb	r2, r2
 800b972:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800b974:	68fb      	ldr	r3, [r7, #12]
 800b976:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b978:	1c5a      	adds	r2, r3, #1
 800b97a:	68fb      	ldr	r3, [r7, #12]
 800b97c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800b97e:	68fb      	ldr	r3, [r7, #12]
 800b980:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b982:	3b01      	subs	r3, #1
 800b984:	b29a      	uxth	r2, r3
 800b986:	68fb      	ldr	r3, [r7, #12]
 800b988:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800b98a:	68fb      	ldr	r3, [r7, #12]
 800b98c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b98e:	b29b      	uxth	r3, r3
 800b990:	3b01      	subs	r3, #1
 800b992:	b29a      	uxth	r2, r3
 800b994:	68fb      	ldr	r3, [r7, #12]
 800b996:	855a      	strh	r2, [r3, #42]	; 0x2a
 800b998:	e042      	b.n	800ba20 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b99a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b99c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800b99e:	68f8      	ldr	r0, [r7, #12]
 800b9a0:	f000 fb00 	bl	800bfa4 <I2C_WaitOnRXNEFlagUntilTimeout>
 800b9a4:	4603      	mov	r3, r0
 800b9a6:	2b00      	cmp	r3, #0
 800b9a8:	d001      	beq.n	800b9ae <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 800b9aa:	2301      	movs	r3, #1
 800b9ac:	e04c      	b.n	800ba48 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b9ae:	68fb      	ldr	r3, [r7, #12]
 800b9b0:	681b      	ldr	r3, [r3, #0]
 800b9b2:	691a      	ldr	r2, [r3, #16]
 800b9b4:	68fb      	ldr	r3, [r7, #12]
 800b9b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b9b8:	b2d2      	uxtb	r2, r2
 800b9ba:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800b9bc:	68fb      	ldr	r3, [r7, #12]
 800b9be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b9c0:	1c5a      	adds	r2, r3, #1
 800b9c2:	68fb      	ldr	r3, [r7, #12]
 800b9c4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800b9c6:	68fb      	ldr	r3, [r7, #12]
 800b9c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b9ca:	3b01      	subs	r3, #1
 800b9cc:	b29a      	uxth	r2, r3
 800b9ce:	68fb      	ldr	r3, [r7, #12]
 800b9d0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800b9d2:	68fb      	ldr	r3, [r7, #12]
 800b9d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b9d6:	b29b      	uxth	r3, r3
 800b9d8:	3b01      	subs	r3, #1
 800b9da:	b29a      	uxth	r2, r3
 800b9dc:	68fb      	ldr	r3, [r7, #12]
 800b9de:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800b9e0:	68fb      	ldr	r3, [r7, #12]
 800b9e2:	681b      	ldr	r3, [r3, #0]
 800b9e4:	695b      	ldr	r3, [r3, #20]
 800b9e6:	f003 0304 	and.w	r3, r3, #4
 800b9ea:	2b04      	cmp	r3, #4
 800b9ec:	d118      	bne.n	800ba20 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b9ee:	68fb      	ldr	r3, [r7, #12]
 800b9f0:	681b      	ldr	r3, [r3, #0]
 800b9f2:	691a      	ldr	r2, [r3, #16]
 800b9f4:	68fb      	ldr	r3, [r7, #12]
 800b9f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b9f8:	b2d2      	uxtb	r2, r2
 800b9fa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800b9fc:	68fb      	ldr	r3, [r7, #12]
 800b9fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ba00:	1c5a      	adds	r2, r3, #1
 800ba02:	68fb      	ldr	r3, [r7, #12]
 800ba04:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800ba06:	68fb      	ldr	r3, [r7, #12]
 800ba08:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800ba0a:	3b01      	subs	r3, #1
 800ba0c:	b29a      	uxth	r2, r3
 800ba0e:	68fb      	ldr	r3, [r7, #12]
 800ba10:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800ba12:	68fb      	ldr	r3, [r7, #12]
 800ba14:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800ba16:	b29b      	uxth	r3, r3
 800ba18:	3b01      	subs	r3, #1
 800ba1a:	b29a      	uxth	r2, r3
 800ba1c:	68fb      	ldr	r3, [r7, #12]
 800ba1e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800ba20:	68fb      	ldr	r3, [r7, #12]
 800ba22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800ba24:	2b00      	cmp	r3, #0
 800ba26:	f47f aec2 	bne.w	800b7ae <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800ba2a:	68fb      	ldr	r3, [r7, #12]
 800ba2c:	2220      	movs	r2, #32
 800ba2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800ba32:	68fb      	ldr	r3, [r7, #12]
 800ba34:	2200      	movs	r2, #0
 800ba36:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800ba3a:	68fb      	ldr	r3, [r7, #12]
 800ba3c:	2200      	movs	r2, #0
 800ba3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800ba42:	2300      	movs	r3, #0
 800ba44:	e000      	b.n	800ba48 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 800ba46:	2302      	movs	r3, #2
  }
}
 800ba48:	4618      	mov	r0, r3
 800ba4a:	3728      	adds	r7, #40	; 0x28
 800ba4c:	46bd      	mov	sp, r7
 800ba4e:	bd80      	pop	{r7, pc}
 800ba50:	00010004 	.word	0x00010004

0800ba54 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800ba54:	b580      	push	{r7, lr}
 800ba56:	b088      	sub	sp, #32
 800ba58:	af02      	add	r7, sp, #8
 800ba5a:	60f8      	str	r0, [r7, #12]
 800ba5c:	607a      	str	r2, [r7, #4]
 800ba5e:	603b      	str	r3, [r7, #0]
 800ba60:	460b      	mov	r3, r1
 800ba62:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800ba64:	68fb      	ldr	r3, [r7, #12]
 800ba66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ba68:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800ba6a:	697b      	ldr	r3, [r7, #20]
 800ba6c:	2b08      	cmp	r3, #8
 800ba6e:	d006      	beq.n	800ba7e <I2C_MasterRequestWrite+0x2a>
 800ba70:	697b      	ldr	r3, [r7, #20]
 800ba72:	2b01      	cmp	r3, #1
 800ba74:	d003      	beq.n	800ba7e <I2C_MasterRequestWrite+0x2a>
 800ba76:	697b      	ldr	r3, [r7, #20]
 800ba78:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800ba7c:	d108      	bne.n	800ba90 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800ba7e:	68fb      	ldr	r3, [r7, #12]
 800ba80:	681b      	ldr	r3, [r3, #0]
 800ba82:	681a      	ldr	r2, [r3, #0]
 800ba84:	68fb      	ldr	r3, [r7, #12]
 800ba86:	681b      	ldr	r3, [r3, #0]
 800ba88:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800ba8c:	601a      	str	r2, [r3, #0]
 800ba8e:	e00b      	b.n	800baa8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800ba90:	68fb      	ldr	r3, [r7, #12]
 800ba92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ba94:	2b12      	cmp	r3, #18
 800ba96:	d107      	bne.n	800baa8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800ba98:	68fb      	ldr	r3, [r7, #12]
 800ba9a:	681b      	ldr	r3, [r3, #0]
 800ba9c:	681a      	ldr	r2, [r3, #0]
 800ba9e:	68fb      	ldr	r3, [r7, #12]
 800baa0:	681b      	ldr	r3, [r3, #0]
 800baa2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800baa6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800baa8:	683b      	ldr	r3, [r7, #0]
 800baaa:	9300      	str	r3, [sp, #0]
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	2200      	movs	r2, #0
 800bab0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800bab4:	68f8      	ldr	r0, [r7, #12]
 800bab6:	f000 f91d 	bl	800bcf4 <I2C_WaitOnFlagUntilTimeout>
 800baba:	4603      	mov	r3, r0
 800babc:	2b00      	cmp	r3, #0
 800babe:	d00d      	beq.n	800badc <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800bac0:	68fb      	ldr	r3, [r7, #12]
 800bac2:	681b      	ldr	r3, [r3, #0]
 800bac4:	681b      	ldr	r3, [r3, #0]
 800bac6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800baca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bace:	d103      	bne.n	800bad8 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800bad0:	68fb      	ldr	r3, [r7, #12]
 800bad2:	f44f 7200 	mov.w	r2, #512	; 0x200
 800bad6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800bad8:	2303      	movs	r3, #3
 800bada:	e035      	b.n	800bb48 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800badc:	68fb      	ldr	r3, [r7, #12]
 800bade:	691b      	ldr	r3, [r3, #16]
 800bae0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800bae4:	d108      	bne.n	800baf8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800bae6:	897b      	ldrh	r3, [r7, #10]
 800bae8:	b2db      	uxtb	r3, r3
 800baea:	461a      	mov	r2, r3
 800baec:	68fb      	ldr	r3, [r7, #12]
 800baee:	681b      	ldr	r3, [r3, #0]
 800baf0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800baf4:	611a      	str	r2, [r3, #16]
 800baf6:	e01b      	b.n	800bb30 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800baf8:	897b      	ldrh	r3, [r7, #10]
 800bafa:	11db      	asrs	r3, r3, #7
 800bafc:	b2db      	uxtb	r3, r3
 800bafe:	f003 0306 	and.w	r3, r3, #6
 800bb02:	b2db      	uxtb	r3, r3
 800bb04:	f063 030f 	orn	r3, r3, #15
 800bb08:	b2da      	uxtb	r2, r3
 800bb0a:	68fb      	ldr	r3, [r7, #12]
 800bb0c:	681b      	ldr	r3, [r3, #0]
 800bb0e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800bb10:	683b      	ldr	r3, [r7, #0]
 800bb12:	687a      	ldr	r2, [r7, #4]
 800bb14:	490e      	ldr	r1, [pc, #56]	; (800bb50 <I2C_MasterRequestWrite+0xfc>)
 800bb16:	68f8      	ldr	r0, [r7, #12]
 800bb18:	f000 f943 	bl	800bda2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800bb1c:	4603      	mov	r3, r0
 800bb1e:	2b00      	cmp	r3, #0
 800bb20:	d001      	beq.n	800bb26 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800bb22:	2301      	movs	r3, #1
 800bb24:	e010      	b.n	800bb48 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800bb26:	897b      	ldrh	r3, [r7, #10]
 800bb28:	b2da      	uxtb	r2, r3
 800bb2a:	68fb      	ldr	r3, [r7, #12]
 800bb2c:	681b      	ldr	r3, [r3, #0]
 800bb2e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800bb30:	683b      	ldr	r3, [r7, #0]
 800bb32:	687a      	ldr	r2, [r7, #4]
 800bb34:	4907      	ldr	r1, [pc, #28]	; (800bb54 <I2C_MasterRequestWrite+0x100>)
 800bb36:	68f8      	ldr	r0, [r7, #12]
 800bb38:	f000 f933 	bl	800bda2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800bb3c:	4603      	mov	r3, r0
 800bb3e:	2b00      	cmp	r3, #0
 800bb40:	d001      	beq.n	800bb46 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800bb42:	2301      	movs	r3, #1
 800bb44:	e000      	b.n	800bb48 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800bb46:	2300      	movs	r3, #0
}
 800bb48:	4618      	mov	r0, r3
 800bb4a:	3718      	adds	r7, #24
 800bb4c:	46bd      	mov	sp, r7
 800bb4e:	bd80      	pop	{r7, pc}
 800bb50:	00010008 	.word	0x00010008
 800bb54:	00010002 	.word	0x00010002

0800bb58 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800bb58:	b580      	push	{r7, lr}
 800bb5a:	b088      	sub	sp, #32
 800bb5c:	af02      	add	r7, sp, #8
 800bb5e:	60f8      	str	r0, [r7, #12]
 800bb60:	607a      	str	r2, [r7, #4]
 800bb62:	603b      	str	r3, [r7, #0]
 800bb64:	460b      	mov	r3, r1
 800bb66:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800bb68:	68fb      	ldr	r3, [r7, #12]
 800bb6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bb6c:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800bb6e:	68fb      	ldr	r3, [r7, #12]
 800bb70:	681b      	ldr	r3, [r3, #0]
 800bb72:	681a      	ldr	r2, [r3, #0]
 800bb74:	68fb      	ldr	r3, [r7, #12]
 800bb76:	681b      	ldr	r3, [r3, #0]
 800bb78:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800bb7c:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800bb7e:	697b      	ldr	r3, [r7, #20]
 800bb80:	2b08      	cmp	r3, #8
 800bb82:	d006      	beq.n	800bb92 <I2C_MasterRequestRead+0x3a>
 800bb84:	697b      	ldr	r3, [r7, #20]
 800bb86:	2b01      	cmp	r3, #1
 800bb88:	d003      	beq.n	800bb92 <I2C_MasterRequestRead+0x3a>
 800bb8a:	697b      	ldr	r3, [r7, #20]
 800bb8c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800bb90:	d108      	bne.n	800bba4 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800bb92:	68fb      	ldr	r3, [r7, #12]
 800bb94:	681b      	ldr	r3, [r3, #0]
 800bb96:	681a      	ldr	r2, [r3, #0]
 800bb98:	68fb      	ldr	r3, [r7, #12]
 800bb9a:	681b      	ldr	r3, [r3, #0]
 800bb9c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800bba0:	601a      	str	r2, [r3, #0]
 800bba2:	e00b      	b.n	800bbbc <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 800bba4:	68fb      	ldr	r3, [r7, #12]
 800bba6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bba8:	2b11      	cmp	r3, #17
 800bbaa:	d107      	bne.n	800bbbc <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800bbac:	68fb      	ldr	r3, [r7, #12]
 800bbae:	681b      	ldr	r3, [r3, #0]
 800bbb0:	681a      	ldr	r2, [r3, #0]
 800bbb2:	68fb      	ldr	r3, [r7, #12]
 800bbb4:	681b      	ldr	r3, [r3, #0]
 800bbb6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800bbba:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800bbbc:	683b      	ldr	r3, [r7, #0]
 800bbbe:	9300      	str	r3, [sp, #0]
 800bbc0:	687b      	ldr	r3, [r7, #4]
 800bbc2:	2200      	movs	r2, #0
 800bbc4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800bbc8:	68f8      	ldr	r0, [r7, #12]
 800bbca:	f000 f893 	bl	800bcf4 <I2C_WaitOnFlagUntilTimeout>
 800bbce:	4603      	mov	r3, r0
 800bbd0:	2b00      	cmp	r3, #0
 800bbd2:	d00d      	beq.n	800bbf0 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800bbd4:	68fb      	ldr	r3, [r7, #12]
 800bbd6:	681b      	ldr	r3, [r3, #0]
 800bbd8:	681b      	ldr	r3, [r3, #0]
 800bbda:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bbde:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bbe2:	d103      	bne.n	800bbec <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800bbe4:	68fb      	ldr	r3, [r7, #12]
 800bbe6:	f44f 7200 	mov.w	r2, #512	; 0x200
 800bbea:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800bbec:	2303      	movs	r3, #3
 800bbee:	e079      	b.n	800bce4 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800bbf0:	68fb      	ldr	r3, [r7, #12]
 800bbf2:	691b      	ldr	r3, [r3, #16]
 800bbf4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800bbf8:	d108      	bne.n	800bc0c <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800bbfa:	897b      	ldrh	r3, [r7, #10]
 800bbfc:	b2db      	uxtb	r3, r3
 800bbfe:	f043 0301 	orr.w	r3, r3, #1
 800bc02:	b2da      	uxtb	r2, r3
 800bc04:	68fb      	ldr	r3, [r7, #12]
 800bc06:	681b      	ldr	r3, [r3, #0]
 800bc08:	611a      	str	r2, [r3, #16]
 800bc0a:	e05f      	b.n	800bccc <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800bc0c:	897b      	ldrh	r3, [r7, #10]
 800bc0e:	11db      	asrs	r3, r3, #7
 800bc10:	b2db      	uxtb	r3, r3
 800bc12:	f003 0306 	and.w	r3, r3, #6
 800bc16:	b2db      	uxtb	r3, r3
 800bc18:	f063 030f 	orn	r3, r3, #15
 800bc1c:	b2da      	uxtb	r2, r3
 800bc1e:	68fb      	ldr	r3, [r7, #12]
 800bc20:	681b      	ldr	r3, [r3, #0]
 800bc22:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800bc24:	683b      	ldr	r3, [r7, #0]
 800bc26:	687a      	ldr	r2, [r7, #4]
 800bc28:	4930      	ldr	r1, [pc, #192]	; (800bcec <I2C_MasterRequestRead+0x194>)
 800bc2a:	68f8      	ldr	r0, [r7, #12]
 800bc2c:	f000 f8b9 	bl	800bda2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800bc30:	4603      	mov	r3, r0
 800bc32:	2b00      	cmp	r3, #0
 800bc34:	d001      	beq.n	800bc3a <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800bc36:	2301      	movs	r3, #1
 800bc38:	e054      	b.n	800bce4 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800bc3a:	897b      	ldrh	r3, [r7, #10]
 800bc3c:	b2da      	uxtb	r2, r3
 800bc3e:	68fb      	ldr	r3, [r7, #12]
 800bc40:	681b      	ldr	r3, [r3, #0]
 800bc42:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800bc44:	683b      	ldr	r3, [r7, #0]
 800bc46:	687a      	ldr	r2, [r7, #4]
 800bc48:	4929      	ldr	r1, [pc, #164]	; (800bcf0 <I2C_MasterRequestRead+0x198>)
 800bc4a:	68f8      	ldr	r0, [r7, #12]
 800bc4c:	f000 f8a9 	bl	800bda2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800bc50:	4603      	mov	r3, r0
 800bc52:	2b00      	cmp	r3, #0
 800bc54:	d001      	beq.n	800bc5a <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800bc56:	2301      	movs	r3, #1
 800bc58:	e044      	b.n	800bce4 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800bc5a:	2300      	movs	r3, #0
 800bc5c:	613b      	str	r3, [r7, #16]
 800bc5e:	68fb      	ldr	r3, [r7, #12]
 800bc60:	681b      	ldr	r3, [r3, #0]
 800bc62:	695b      	ldr	r3, [r3, #20]
 800bc64:	613b      	str	r3, [r7, #16]
 800bc66:	68fb      	ldr	r3, [r7, #12]
 800bc68:	681b      	ldr	r3, [r3, #0]
 800bc6a:	699b      	ldr	r3, [r3, #24]
 800bc6c:	613b      	str	r3, [r7, #16]
 800bc6e:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800bc70:	68fb      	ldr	r3, [r7, #12]
 800bc72:	681b      	ldr	r3, [r3, #0]
 800bc74:	681a      	ldr	r2, [r3, #0]
 800bc76:	68fb      	ldr	r3, [r7, #12]
 800bc78:	681b      	ldr	r3, [r3, #0]
 800bc7a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800bc7e:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800bc80:	683b      	ldr	r3, [r7, #0]
 800bc82:	9300      	str	r3, [sp, #0]
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	2200      	movs	r2, #0
 800bc88:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800bc8c:	68f8      	ldr	r0, [r7, #12]
 800bc8e:	f000 f831 	bl	800bcf4 <I2C_WaitOnFlagUntilTimeout>
 800bc92:	4603      	mov	r3, r0
 800bc94:	2b00      	cmp	r3, #0
 800bc96:	d00d      	beq.n	800bcb4 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800bc98:	68fb      	ldr	r3, [r7, #12]
 800bc9a:	681b      	ldr	r3, [r3, #0]
 800bc9c:	681b      	ldr	r3, [r3, #0]
 800bc9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bca2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bca6:	d103      	bne.n	800bcb0 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800bca8:	68fb      	ldr	r3, [r7, #12]
 800bcaa:	f44f 7200 	mov.w	r2, #512	; 0x200
 800bcae:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 800bcb0:	2303      	movs	r3, #3
 800bcb2:	e017      	b.n	800bce4 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 800bcb4:	897b      	ldrh	r3, [r7, #10]
 800bcb6:	11db      	asrs	r3, r3, #7
 800bcb8:	b2db      	uxtb	r3, r3
 800bcba:	f003 0306 	and.w	r3, r3, #6
 800bcbe:	b2db      	uxtb	r3, r3
 800bcc0:	f063 030e 	orn	r3, r3, #14
 800bcc4:	b2da      	uxtb	r2, r3
 800bcc6:	68fb      	ldr	r3, [r7, #12]
 800bcc8:	681b      	ldr	r3, [r3, #0]
 800bcca:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800bccc:	683b      	ldr	r3, [r7, #0]
 800bcce:	687a      	ldr	r2, [r7, #4]
 800bcd0:	4907      	ldr	r1, [pc, #28]	; (800bcf0 <I2C_MasterRequestRead+0x198>)
 800bcd2:	68f8      	ldr	r0, [r7, #12]
 800bcd4:	f000 f865 	bl	800bda2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800bcd8:	4603      	mov	r3, r0
 800bcda:	2b00      	cmp	r3, #0
 800bcdc:	d001      	beq.n	800bce2 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800bcde:	2301      	movs	r3, #1
 800bce0:	e000      	b.n	800bce4 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800bce2:	2300      	movs	r3, #0
}
 800bce4:	4618      	mov	r0, r3
 800bce6:	3718      	adds	r7, #24
 800bce8:	46bd      	mov	sp, r7
 800bcea:	bd80      	pop	{r7, pc}
 800bcec:	00010008 	.word	0x00010008
 800bcf0:	00010002 	.word	0x00010002

0800bcf4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800bcf4:	b580      	push	{r7, lr}
 800bcf6:	b084      	sub	sp, #16
 800bcf8:	af00      	add	r7, sp, #0
 800bcfa:	60f8      	str	r0, [r7, #12]
 800bcfc:	60b9      	str	r1, [r7, #8]
 800bcfe:	603b      	str	r3, [r7, #0]
 800bd00:	4613      	mov	r3, r2
 800bd02:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800bd04:	e025      	b.n	800bd52 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800bd06:	683b      	ldr	r3, [r7, #0]
 800bd08:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bd0c:	d021      	beq.n	800bd52 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bd0e:	f7fd ff89 	bl	8009c24 <HAL_GetTick>
 800bd12:	4602      	mov	r2, r0
 800bd14:	69bb      	ldr	r3, [r7, #24]
 800bd16:	1ad3      	subs	r3, r2, r3
 800bd18:	683a      	ldr	r2, [r7, #0]
 800bd1a:	429a      	cmp	r2, r3
 800bd1c:	d302      	bcc.n	800bd24 <I2C_WaitOnFlagUntilTimeout+0x30>
 800bd1e:	683b      	ldr	r3, [r7, #0]
 800bd20:	2b00      	cmp	r3, #0
 800bd22:	d116      	bne.n	800bd52 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 800bd24:	68fb      	ldr	r3, [r7, #12]
 800bd26:	2200      	movs	r2, #0
 800bd28:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800bd2a:	68fb      	ldr	r3, [r7, #12]
 800bd2c:	2220      	movs	r2, #32
 800bd2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800bd32:	68fb      	ldr	r3, [r7, #12]
 800bd34:	2200      	movs	r2, #0
 800bd36:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800bd3a:	68fb      	ldr	r3, [r7, #12]
 800bd3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bd3e:	f043 0220 	orr.w	r2, r3, #32
 800bd42:	68fb      	ldr	r3, [r7, #12]
 800bd44:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800bd46:	68fb      	ldr	r3, [r7, #12]
 800bd48:	2200      	movs	r2, #0
 800bd4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800bd4e:	2301      	movs	r3, #1
 800bd50:	e023      	b.n	800bd9a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800bd52:	68bb      	ldr	r3, [r7, #8]
 800bd54:	0c1b      	lsrs	r3, r3, #16
 800bd56:	b2db      	uxtb	r3, r3
 800bd58:	2b01      	cmp	r3, #1
 800bd5a:	d10d      	bne.n	800bd78 <I2C_WaitOnFlagUntilTimeout+0x84>
 800bd5c:	68fb      	ldr	r3, [r7, #12]
 800bd5e:	681b      	ldr	r3, [r3, #0]
 800bd60:	695b      	ldr	r3, [r3, #20]
 800bd62:	43da      	mvns	r2, r3
 800bd64:	68bb      	ldr	r3, [r7, #8]
 800bd66:	4013      	ands	r3, r2
 800bd68:	b29b      	uxth	r3, r3
 800bd6a:	2b00      	cmp	r3, #0
 800bd6c:	bf0c      	ite	eq
 800bd6e:	2301      	moveq	r3, #1
 800bd70:	2300      	movne	r3, #0
 800bd72:	b2db      	uxtb	r3, r3
 800bd74:	461a      	mov	r2, r3
 800bd76:	e00c      	b.n	800bd92 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800bd78:	68fb      	ldr	r3, [r7, #12]
 800bd7a:	681b      	ldr	r3, [r3, #0]
 800bd7c:	699b      	ldr	r3, [r3, #24]
 800bd7e:	43da      	mvns	r2, r3
 800bd80:	68bb      	ldr	r3, [r7, #8]
 800bd82:	4013      	ands	r3, r2
 800bd84:	b29b      	uxth	r3, r3
 800bd86:	2b00      	cmp	r3, #0
 800bd88:	bf0c      	ite	eq
 800bd8a:	2301      	moveq	r3, #1
 800bd8c:	2300      	movne	r3, #0
 800bd8e:	b2db      	uxtb	r3, r3
 800bd90:	461a      	mov	r2, r3
 800bd92:	79fb      	ldrb	r3, [r7, #7]
 800bd94:	429a      	cmp	r2, r3
 800bd96:	d0b6      	beq.n	800bd06 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800bd98:	2300      	movs	r3, #0
}
 800bd9a:	4618      	mov	r0, r3
 800bd9c:	3710      	adds	r7, #16
 800bd9e:	46bd      	mov	sp, r7
 800bda0:	bd80      	pop	{r7, pc}

0800bda2 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800bda2:	b580      	push	{r7, lr}
 800bda4:	b084      	sub	sp, #16
 800bda6:	af00      	add	r7, sp, #0
 800bda8:	60f8      	str	r0, [r7, #12]
 800bdaa:	60b9      	str	r1, [r7, #8]
 800bdac:	607a      	str	r2, [r7, #4]
 800bdae:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800bdb0:	e051      	b.n	800be56 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800bdb2:	68fb      	ldr	r3, [r7, #12]
 800bdb4:	681b      	ldr	r3, [r3, #0]
 800bdb6:	695b      	ldr	r3, [r3, #20]
 800bdb8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800bdbc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bdc0:	d123      	bne.n	800be0a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800bdc2:	68fb      	ldr	r3, [r7, #12]
 800bdc4:	681b      	ldr	r3, [r3, #0]
 800bdc6:	681a      	ldr	r2, [r3, #0]
 800bdc8:	68fb      	ldr	r3, [r7, #12]
 800bdca:	681b      	ldr	r3, [r3, #0]
 800bdcc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800bdd0:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800bdd2:	68fb      	ldr	r3, [r7, #12]
 800bdd4:	681b      	ldr	r3, [r3, #0]
 800bdd6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800bdda:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800bddc:	68fb      	ldr	r3, [r7, #12]
 800bdde:	2200      	movs	r2, #0
 800bde0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800bde2:	68fb      	ldr	r3, [r7, #12]
 800bde4:	2220      	movs	r2, #32
 800bde6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800bdea:	68fb      	ldr	r3, [r7, #12]
 800bdec:	2200      	movs	r2, #0
 800bdee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800bdf2:	68fb      	ldr	r3, [r7, #12]
 800bdf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bdf6:	f043 0204 	orr.w	r2, r3, #4
 800bdfa:	68fb      	ldr	r3, [r7, #12]
 800bdfc:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800bdfe:	68fb      	ldr	r3, [r7, #12]
 800be00:	2200      	movs	r2, #0
 800be02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800be06:	2301      	movs	r3, #1
 800be08:	e046      	b.n	800be98 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800be0a:	687b      	ldr	r3, [r7, #4]
 800be0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800be10:	d021      	beq.n	800be56 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800be12:	f7fd ff07 	bl	8009c24 <HAL_GetTick>
 800be16:	4602      	mov	r2, r0
 800be18:	683b      	ldr	r3, [r7, #0]
 800be1a:	1ad3      	subs	r3, r2, r3
 800be1c:	687a      	ldr	r2, [r7, #4]
 800be1e:	429a      	cmp	r2, r3
 800be20:	d302      	bcc.n	800be28 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	2b00      	cmp	r3, #0
 800be26:	d116      	bne.n	800be56 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800be28:	68fb      	ldr	r3, [r7, #12]
 800be2a:	2200      	movs	r2, #0
 800be2c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800be2e:	68fb      	ldr	r3, [r7, #12]
 800be30:	2220      	movs	r2, #32
 800be32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800be36:	68fb      	ldr	r3, [r7, #12]
 800be38:	2200      	movs	r2, #0
 800be3a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800be3e:	68fb      	ldr	r3, [r7, #12]
 800be40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800be42:	f043 0220 	orr.w	r2, r3, #32
 800be46:	68fb      	ldr	r3, [r7, #12]
 800be48:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800be4a:	68fb      	ldr	r3, [r7, #12]
 800be4c:	2200      	movs	r2, #0
 800be4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800be52:	2301      	movs	r3, #1
 800be54:	e020      	b.n	800be98 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800be56:	68bb      	ldr	r3, [r7, #8]
 800be58:	0c1b      	lsrs	r3, r3, #16
 800be5a:	b2db      	uxtb	r3, r3
 800be5c:	2b01      	cmp	r3, #1
 800be5e:	d10c      	bne.n	800be7a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800be60:	68fb      	ldr	r3, [r7, #12]
 800be62:	681b      	ldr	r3, [r3, #0]
 800be64:	695b      	ldr	r3, [r3, #20]
 800be66:	43da      	mvns	r2, r3
 800be68:	68bb      	ldr	r3, [r7, #8]
 800be6a:	4013      	ands	r3, r2
 800be6c:	b29b      	uxth	r3, r3
 800be6e:	2b00      	cmp	r3, #0
 800be70:	bf14      	ite	ne
 800be72:	2301      	movne	r3, #1
 800be74:	2300      	moveq	r3, #0
 800be76:	b2db      	uxtb	r3, r3
 800be78:	e00b      	b.n	800be92 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800be7a:	68fb      	ldr	r3, [r7, #12]
 800be7c:	681b      	ldr	r3, [r3, #0]
 800be7e:	699b      	ldr	r3, [r3, #24]
 800be80:	43da      	mvns	r2, r3
 800be82:	68bb      	ldr	r3, [r7, #8]
 800be84:	4013      	ands	r3, r2
 800be86:	b29b      	uxth	r3, r3
 800be88:	2b00      	cmp	r3, #0
 800be8a:	bf14      	ite	ne
 800be8c:	2301      	movne	r3, #1
 800be8e:	2300      	moveq	r3, #0
 800be90:	b2db      	uxtb	r3, r3
 800be92:	2b00      	cmp	r3, #0
 800be94:	d18d      	bne.n	800bdb2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800be96:	2300      	movs	r3, #0
}
 800be98:	4618      	mov	r0, r3
 800be9a:	3710      	adds	r7, #16
 800be9c:	46bd      	mov	sp, r7
 800be9e:	bd80      	pop	{r7, pc}

0800bea0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800bea0:	b580      	push	{r7, lr}
 800bea2:	b084      	sub	sp, #16
 800bea4:	af00      	add	r7, sp, #0
 800bea6:	60f8      	str	r0, [r7, #12]
 800bea8:	60b9      	str	r1, [r7, #8]
 800beaa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800beac:	e02d      	b.n	800bf0a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800beae:	68f8      	ldr	r0, [r7, #12]
 800beb0:	f000 f8ce 	bl	800c050 <I2C_IsAcknowledgeFailed>
 800beb4:	4603      	mov	r3, r0
 800beb6:	2b00      	cmp	r3, #0
 800beb8:	d001      	beq.n	800bebe <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800beba:	2301      	movs	r3, #1
 800bebc:	e02d      	b.n	800bf1a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800bebe:	68bb      	ldr	r3, [r7, #8]
 800bec0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bec4:	d021      	beq.n	800bf0a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bec6:	f7fd fead 	bl	8009c24 <HAL_GetTick>
 800beca:	4602      	mov	r2, r0
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	1ad3      	subs	r3, r2, r3
 800bed0:	68ba      	ldr	r2, [r7, #8]
 800bed2:	429a      	cmp	r2, r3
 800bed4:	d302      	bcc.n	800bedc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800bed6:	68bb      	ldr	r3, [r7, #8]
 800bed8:	2b00      	cmp	r3, #0
 800beda:	d116      	bne.n	800bf0a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800bedc:	68fb      	ldr	r3, [r7, #12]
 800bede:	2200      	movs	r2, #0
 800bee0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800bee2:	68fb      	ldr	r3, [r7, #12]
 800bee4:	2220      	movs	r2, #32
 800bee6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800beea:	68fb      	ldr	r3, [r7, #12]
 800beec:	2200      	movs	r2, #0
 800beee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800bef2:	68fb      	ldr	r3, [r7, #12]
 800bef4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bef6:	f043 0220 	orr.w	r2, r3, #32
 800befa:	68fb      	ldr	r3, [r7, #12]
 800befc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800befe:	68fb      	ldr	r3, [r7, #12]
 800bf00:	2200      	movs	r2, #0
 800bf02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800bf06:	2301      	movs	r3, #1
 800bf08:	e007      	b.n	800bf1a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800bf0a:	68fb      	ldr	r3, [r7, #12]
 800bf0c:	681b      	ldr	r3, [r3, #0]
 800bf0e:	695b      	ldr	r3, [r3, #20]
 800bf10:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bf14:	2b80      	cmp	r3, #128	; 0x80
 800bf16:	d1ca      	bne.n	800beae <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800bf18:	2300      	movs	r3, #0
}
 800bf1a:	4618      	mov	r0, r3
 800bf1c:	3710      	adds	r7, #16
 800bf1e:	46bd      	mov	sp, r7
 800bf20:	bd80      	pop	{r7, pc}

0800bf22 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800bf22:	b580      	push	{r7, lr}
 800bf24:	b084      	sub	sp, #16
 800bf26:	af00      	add	r7, sp, #0
 800bf28:	60f8      	str	r0, [r7, #12]
 800bf2a:	60b9      	str	r1, [r7, #8]
 800bf2c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800bf2e:	e02d      	b.n	800bf8c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800bf30:	68f8      	ldr	r0, [r7, #12]
 800bf32:	f000 f88d 	bl	800c050 <I2C_IsAcknowledgeFailed>
 800bf36:	4603      	mov	r3, r0
 800bf38:	2b00      	cmp	r3, #0
 800bf3a:	d001      	beq.n	800bf40 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800bf3c:	2301      	movs	r3, #1
 800bf3e:	e02d      	b.n	800bf9c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800bf40:	68bb      	ldr	r3, [r7, #8]
 800bf42:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bf46:	d021      	beq.n	800bf8c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bf48:	f7fd fe6c 	bl	8009c24 <HAL_GetTick>
 800bf4c:	4602      	mov	r2, r0
 800bf4e:	687b      	ldr	r3, [r7, #4]
 800bf50:	1ad3      	subs	r3, r2, r3
 800bf52:	68ba      	ldr	r2, [r7, #8]
 800bf54:	429a      	cmp	r2, r3
 800bf56:	d302      	bcc.n	800bf5e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800bf58:	68bb      	ldr	r3, [r7, #8]
 800bf5a:	2b00      	cmp	r3, #0
 800bf5c:	d116      	bne.n	800bf8c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800bf5e:	68fb      	ldr	r3, [r7, #12]
 800bf60:	2200      	movs	r2, #0
 800bf62:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800bf64:	68fb      	ldr	r3, [r7, #12]
 800bf66:	2220      	movs	r2, #32
 800bf68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800bf6c:	68fb      	ldr	r3, [r7, #12]
 800bf6e:	2200      	movs	r2, #0
 800bf70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800bf74:	68fb      	ldr	r3, [r7, #12]
 800bf76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bf78:	f043 0220 	orr.w	r2, r3, #32
 800bf7c:	68fb      	ldr	r3, [r7, #12]
 800bf7e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800bf80:	68fb      	ldr	r3, [r7, #12]
 800bf82:	2200      	movs	r2, #0
 800bf84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800bf88:	2301      	movs	r3, #1
 800bf8a:	e007      	b.n	800bf9c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800bf8c:	68fb      	ldr	r3, [r7, #12]
 800bf8e:	681b      	ldr	r3, [r3, #0]
 800bf90:	695b      	ldr	r3, [r3, #20]
 800bf92:	f003 0304 	and.w	r3, r3, #4
 800bf96:	2b04      	cmp	r3, #4
 800bf98:	d1ca      	bne.n	800bf30 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800bf9a:	2300      	movs	r3, #0
}
 800bf9c:	4618      	mov	r0, r3
 800bf9e:	3710      	adds	r7, #16
 800bfa0:	46bd      	mov	sp, r7
 800bfa2:	bd80      	pop	{r7, pc}

0800bfa4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800bfa4:	b580      	push	{r7, lr}
 800bfa6:	b084      	sub	sp, #16
 800bfa8:	af00      	add	r7, sp, #0
 800bfaa:	60f8      	str	r0, [r7, #12]
 800bfac:	60b9      	str	r1, [r7, #8]
 800bfae:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800bfb0:	e042      	b.n	800c038 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800bfb2:	68fb      	ldr	r3, [r7, #12]
 800bfb4:	681b      	ldr	r3, [r3, #0]
 800bfb6:	695b      	ldr	r3, [r3, #20]
 800bfb8:	f003 0310 	and.w	r3, r3, #16
 800bfbc:	2b10      	cmp	r3, #16
 800bfbe:	d119      	bne.n	800bff4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800bfc0:	68fb      	ldr	r3, [r7, #12]
 800bfc2:	681b      	ldr	r3, [r3, #0]
 800bfc4:	f06f 0210 	mvn.w	r2, #16
 800bfc8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800bfca:	68fb      	ldr	r3, [r7, #12]
 800bfcc:	2200      	movs	r2, #0
 800bfce:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800bfd0:	68fb      	ldr	r3, [r7, #12]
 800bfd2:	2220      	movs	r2, #32
 800bfd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800bfd8:	68fb      	ldr	r3, [r7, #12]
 800bfda:	2200      	movs	r2, #0
 800bfdc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800bfe0:	68fb      	ldr	r3, [r7, #12]
 800bfe2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800bfe4:	68fb      	ldr	r3, [r7, #12]
 800bfe6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800bfe8:	68fb      	ldr	r3, [r7, #12]
 800bfea:	2200      	movs	r2, #0
 800bfec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800bff0:	2301      	movs	r3, #1
 800bff2:	e029      	b.n	800c048 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bff4:	f7fd fe16 	bl	8009c24 <HAL_GetTick>
 800bff8:	4602      	mov	r2, r0
 800bffa:	687b      	ldr	r3, [r7, #4]
 800bffc:	1ad3      	subs	r3, r2, r3
 800bffe:	68ba      	ldr	r2, [r7, #8]
 800c000:	429a      	cmp	r2, r3
 800c002:	d302      	bcc.n	800c00a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800c004:	68bb      	ldr	r3, [r7, #8]
 800c006:	2b00      	cmp	r3, #0
 800c008:	d116      	bne.n	800c038 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800c00a:	68fb      	ldr	r3, [r7, #12]
 800c00c:	2200      	movs	r2, #0
 800c00e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800c010:	68fb      	ldr	r3, [r7, #12]
 800c012:	2220      	movs	r2, #32
 800c014:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800c018:	68fb      	ldr	r3, [r7, #12]
 800c01a:	2200      	movs	r2, #0
 800c01c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800c020:	68fb      	ldr	r3, [r7, #12]
 800c022:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c024:	f043 0220 	orr.w	r2, r3, #32
 800c028:	68fb      	ldr	r3, [r7, #12]
 800c02a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800c02c:	68fb      	ldr	r3, [r7, #12]
 800c02e:	2200      	movs	r2, #0
 800c030:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800c034:	2301      	movs	r3, #1
 800c036:	e007      	b.n	800c048 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800c038:	68fb      	ldr	r3, [r7, #12]
 800c03a:	681b      	ldr	r3, [r3, #0]
 800c03c:	695b      	ldr	r3, [r3, #20]
 800c03e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c042:	2b40      	cmp	r3, #64	; 0x40
 800c044:	d1b5      	bne.n	800bfb2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800c046:	2300      	movs	r3, #0
}
 800c048:	4618      	mov	r0, r3
 800c04a:	3710      	adds	r7, #16
 800c04c:	46bd      	mov	sp, r7
 800c04e:	bd80      	pop	{r7, pc}

0800c050 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800c050:	b480      	push	{r7}
 800c052:	b083      	sub	sp, #12
 800c054:	af00      	add	r7, sp, #0
 800c056:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800c058:	687b      	ldr	r3, [r7, #4]
 800c05a:	681b      	ldr	r3, [r3, #0]
 800c05c:	695b      	ldr	r3, [r3, #20]
 800c05e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c062:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c066:	d11b      	bne.n	800c0a0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c068:	687b      	ldr	r3, [r7, #4]
 800c06a:	681b      	ldr	r3, [r3, #0]
 800c06c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800c070:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800c072:	687b      	ldr	r3, [r7, #4]
 800c074:	2200      	movs	r2, #0
 800c076:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800c078:	687b      	ldr	r3, [r7, #4]
 800c07a:	2220      	movs	r2, #32
 800c07c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800c080:	687b      	ldr	r3, [r7, #4]
 800c082:	2200      	movs	r2, #0
 800c084:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800c088:	687b      	ldr	r3, [r7, #4]
 800c08a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c08c:	f043 0204 	orr.w	r2, r3, #4
 800c090:	687b      	ldr	r3, [r7, #4]
 800c092:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	2200      	movs	r2, #0
 800c098:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800c09c:	2301      	movs	r3, #1
 800c09e:	e000      	b.n	800c0a2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800c0a0:	2300      	movs	r3, #0
}
 800c0a2:	4618      	mov	r0, r3
 800c0a4:	370c      	adds	r7, #12
 800c0a6:	46bd      	mov	sp, r7
 800c0a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0ac:	4770      	bx	lr
	...

0800c0b0 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800c0b0:	b580      	push	{r7, lr}
 800c0b2:	b082      	sub	sp, #8
 800c0b4:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800c0b6:	2300      	movs	r3, #0
 800c0b8:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800c0ba:	2300      	movs	r3, #0
 800c0bc:	603b      	str	r3, [r7, #0]
 800c0be:	4b20      	ldr	r3, [pc, #128]	; (800c140 <HAL_PWREx_EnableOverDrive+0x90>)
 800c0c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c0c2:	4a1f      	ldr	r2, [pc, #124]	; (800c140 <HAL_PWREx_EnableOverDrive+0x90>)
 800c0c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c0c8:	6413      	str	r3, [r2, #64]	; 0x40
 800c0ca:	4b1d      	ldr	r3, [pc, #116]	; (800c140 <HAL_PWREx_EnableOverDrive+0x90>)
 800c0cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c0ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c0d2:	603b      	str	r3, [r7, #0]
 800c0d4:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800c0d6:	4b1b      	ldr	r3, [pc, #108]	; (800c144 <HAL_PWREx_EnableOverDrive+0x94>)
 800c0d8:	2201      	movs	r2, #1
 800c0da:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800c0dc:	f7fd fda2 	bl	8009c24 <HAL_GetTick>
 800c0e0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800c0e2:	e009      	b.n	800c0f8 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800c0e4:	f7fd fd9e 	bl	8009c24 <HAL_GetTick>
 800c0e8:	4602      	mov	r2, r0
 800c0ea:	687b      	ldr	r3, [r7, #4]
 800c0ec:	1ad3      	subs	r3, r2, r3
 800c0ee:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800c0f2:	d901      	bls.n	800c0f8 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 800c0f4:	2303      	movs	r3, #3
 800c0f6:	e01f      	b.n	800c138 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800c0f8:	4b13      	ldr	r3, [pc, #76]	; (800c148 <HAL_PWREx_EnableOverDrive+0x98>)
 800c0fa:	685b      	ldr	r3, [r3, #4]
 800c0fc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800c100:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c104:	d1ee      	bne.n	800c0e4 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800c106:	4b11      	ldr	r3, [pc, #68]	; (800c14c <HAL_PWREx_EnableOverDrive+0x9c>)
 800c108:	2201      	movs	r2, #1
 800c10a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800c10c:	f7fd fd8a 	bl	8009c24 <HAL_GetTick>
 800c110:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800c112:	e009      	b.n	800c128 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800c114:	f7fd fd86 	bl	8009c24 <HAL_GetTick>
 800c118:	4602      	mov	r2, r0
 800c11a:	687b      	ldr	r3, [r7, #4]
 800c11c:	1ad3      	subs	r3, r2, r3
 800c11e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800c122:	d901      	bls.n	800c128 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 800c124:	2303      	movs	r3, #3
 800c126:	e007      	b.n	800c138 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800c128:	4b07      	ldr	r3, [pc, #28]	; (800c148 <HAL_PWREx_EnableOverDrive+0x98>)
 800c12a:	685b      	ldr	r3, [r3, #4]
 800c12c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c130:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c134:	d1ee      	bne.n	800c114 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 800c136:	2300      	movs	r3, #0
}
 800c138:	4618      	mov	r0, r3
 800c13a:	3708      	adds	r7, #8
 800c13c:	46bd      	mov	sp, r7
 800c13e:	bd80      	pop	{r7, pc}
 800c140:	40023800 	.word	0x40023800
 800c144:	420e0040 	.word	0x420e0040
 800c148:	40007000 	.word	0x40007000
 800c14c:	420e0044 	.word	0x420e0044

0800c150 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800c150:	b580      	push	{r7, lr}
 800c152:	b084      	sub	sp, #16
 800c154:	af00      	add	r7, sp, #0
 800c156:	6078      	str	r0, [r7, #4]
 800c158:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800c15a:	687b      	ldr	r3, [r7, #4]
 800c15c:	2b00      	cmp	r3, #0
 800c15e:	d101      	bne.n	800c164 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800c160:	2301      	movs	r3, #1
 800c162:	e0cc      	b.n	800c2fe <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800c164:	4b68      	ldr	r3, [pc, #416]	; (800c308 <HAL_RCC_ClockConfig+0x1b8>)
 800c166:	681b      	ldr	r3, [r3, #0]
 800c168:	f003 030f 	and.w	r3, r3, #15
 800c16c:	683a      	ldr	r2, [r7, #0]
 800c16e:	429a      	cmp	r2, r3
 800c170:	d90c      	bls.n	800c18c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c172:	4b65      	ldr	r3, [pc, #404]	; (800c308 <HAL_RCC_ClockConfig+0x1b8>)
 800c174:	683a      	ldr	r2, [r7, #0]
 800c176:	b2d2      	uxtb	r2, r2
 800c178:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800c17a:	4b63      	ldr	r3, [pc, #396]	; (800c308 <HAL_RCC_ClockConfig+0x1b8>)
 800c17c:	681b      	ldr	r3, [r3, #0]
 800c17e:	f003 030f 	and.w	r3, r3, #15
 800c182:	683a      	ldr	r2, [r7, #0]
 800c184:	429a      	cmp	r2, r3
 800c186:	d001      	beq.n	800c18c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800c188:	2301      	movs	r3, #1
 800c18a:	e0b8      	b.n	800c2fe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800c18c:	687b      	ldr	r3, [r7, #4]
 800c18e:	681b      	ldr	r3, [r3, #0]
 800c190:	f003 0302 	and.w	r3, r3, #2
 800c194:	2b00      	cmp	r3, #0
 800c196:	d020      	beq.n	800c1da <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c198:	687b      	ldr	r3, [r7, #4]
 800c19a:	681b      	ldr	r3, [r3, #0]
 800c19c:	f003 0304 	and.w	r3, r3, #4
 800c1a0:	2b00      	cmp	r3, #0
 800c1a2:	d005      	beq.n	800c1b0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800c1a4:	4b59      	ldr	r3, [pc, #356]	; (800c30c <HAL_RCC_ClockConfig+0x1bc>)
 800c1a6:	689b      	ldr	r3, [r3, #8]
 800c1a8:	4a58      	ldr	r2, [pc, #352]	; (800c30c <HAL_RCC_ClockConfig+0x1bc>)
 800c1aa:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800c1ae:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c1b0:	687b      	ldr	r3, [r7, #4]
 800c1b2:	681b      	ldr	r3, [r3, #0]
 800c1b4:	f003 0308 	and.w	r3, r3, #8
 800c1b8:	2b00      	cmp	r3, #0
 800c1ba:	d005      	beq.n	800c1c8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800c1bc:	4b53      	ldr	r3, [pc, #332]	; (800c30c <HAL_RCC_ClockConfig+0x1bc>)
 800c1be:	689b      	ldr	r3, [r3, #8]
 800c1c0:	4a52      	ldr	r2, [pc, #328]	; (800c30c <HAL_RCC_ClockConfig+0x1bc>)
 800c1c2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800c1c6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800c1c8:	4b50      	ldr	r3, [pc, #320]	; (800c30c <HAL_RCC_ClockConfig+0x1bc>)
 800c1ca:	689b      	ldr	r3, [r3, #8]
 800c1cc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800c1d0:	687b      	ldr	r3, [r7, #4]
 800c1d2:	689b      	ldr	r3, [r3, #8]
 800c1d4:	494d      	ldr	r1, [pc, #308]	; (800c30c <HAL_RCC_ClockConfig+0x1bc>)
 800c1d6:	4313      	orrs	r3, r2
 800c1d8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	681b      	ldr	r3, [r3, #0]
 800c1de:	f003 0301 	and.w	r3, r3, #1
 800c1e2:	2b00      	cmp	r3, #0
 800c1e4:	d044      	beq.n	800c270 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800c1e6:	687b      	ldr	r3, [r7, #4]
 800c1e8:	685b      	ldr	r3, [r3, #4]
 800c1ea:	2b01      	cmp	r3, #1
 800c1ec:	d107      	bne.n	800c1fe <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800c1ee:	4b47      	ldr	r3, [pc, #284]	; (800c30c <HAL_RCC_ClockConfig+0x1bc>)
 800c1f0:	681b      	ldr	r3, [r3, #0]
 800c1f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c1f6:	2b00      	cmp	r3, #0
 800c1f8:	d119      	bne.n	800c22e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800c1fa:	2301      	movs	r3, #1
 800c1fc:	e07f      	b.n	800c2fe <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800c1fe:	687b      	ldr	r3, [r7, #4]
 800c200:	685b      	ldr	r3, [r3, #4]
 800c202:	2b02      	cmp	r3, #2
 800c204:	d003      	beq.n	800c20e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800c206:	687b      	ldr	r3, [r7, #4]
 800c208:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800c20a:	2b03      	cmp	r3, #3
 800c20c:	d107      	bne.n	800c21e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800c20e:	4b3f      	ldr	r3, [pc, #252]	; (800c30c <HAL_RCC_ClockConfig+0x1bc>)
 800c210:	681b      	ldr	r3, [r3, #0]
 800c212:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c216:	2b00      	cmp	r3, #0
 800c218:	d109      	bne.n	800c22e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800c21a:	2301      	movs	r3, #1
 800c21c:	e06f      	b.n	800c2fe <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800c21e:	4b3b      	ldr	r3, [pc, #236]	; (800c30c <HAL_RCC_ClockConfig+0x1bc>)
 800c220:	681b      	ldr	r3, [r3, #0]
 800c222:	f003 0302 	and.w	r3, r3, #2
 800c226:	2b00      	cmp	r3, #0
 800c228:	d101      	bne.n	800c22e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800c22a:	2301      	movs	r3, #1
 800c22c:	e067      	b.n	800c2fe <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800c22e:	4b37      	ldr	r3, [pc, #220]	; (800c30c <HAL_RCC_ClockConfig+0x1bc>)
 800c230:	689b      	ldr	r3, [r3, #8]
 800c232:	f023 0203 	bic.w	r2, r3, #3
 800c236:	687b      	ldr	r3, [r7, #4]
 800c238:	685b      	ldr	r3, [r3, #4]
 800c23a:	4934      	ldr	r1, [pc, #208]	; (800c30c <HAL_RCC_ClockConfig+0x1bc>)
 800c23c:	4313      	orrs	r3, r2
 800c23e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800c240:	f7fd fcf0 	bl	8009c24 <HAL_GetTick>
 800c244:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c246:	e00a      	b.n	800c25e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c248:	f7fd fcec 	bl	8009c24 <HAL_GetTick>
 800c24c:	4602      	mov	r2, r0
 800c24e:	68fb      	ldr	r3, [r7, #12]
 800c250:	1ad3      	subs	r3, r2, r3
 800c252:	f241 3288 	movw	r2, #5000	; 0x1388
 800c256:	4293      	cmp	r3, r2
 800c258:	d901      	bls.n	800c25e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800c25a:	2303      	movs	r3, #3
 800c25c:	e04f      	b.n	800c2fe <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c25e:	4b2b      	ldr	r3, [pc, #172]	; (800c30c <HAL_RCC_ClockConfig+0x1bc>)
 800c260:	689b      	ldr	r3, [r3, #8]
 800c262:	f003 020c 	and.w	r2, r3, #12
 800c266:	687b      	ldr	r3, [r7, #4]
 800c268:	685b      	ldr	r3, [r3, #4]
 800c26a:	009b      	lsls	r3, r3, #2
 800c26c:	429a      	cmp	r2, r3
 800c26e:	d1eb      	bne.n	800c248 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800c270:	4b25      	ldr	r3, [pc, #148]	; (800c308 <HAL_RCC_ClockConfig+0x1b8>)
 800c272:	681b      	ldr	r3, [r3, #0]
 800c274:	f003 030f 	and.w	r3, r3, #15
 800c278:	683a      	ldr	r2, [r7, #0]
 800c27a:	429a      	cmp	r2, r3
 800c27c:	d20c      	bcs.n	800c298 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c27e:	4b22      	ldr	r3, [pc, #136]	; (800c308 <HAL_RCC_ClockConfig+0x1b8>)
 800c280:	683a      	ldr	r2, [r7, #0]
 800c282:	b2d2      	uxtb	r2, r2
 800c284:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800c286:	4b20      	ldr	r3, [pc, #128]	; (800c308 <HAL_RCC_ClockConfig+0x1b8>)
 800c288:	681b      	ldr	r3, [r3, #0]
 800c28a:	f003 030f 	and.w	r3, r3, #15
 800c28e:	683a      	ldr	r2, [r7, #0]
 800c290:	429a      	cmp	r2, r3
 800c292:	d001      	beq.n	800c298 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800c294:	2301      	movs	r3, #1
 800c296:	e032      	b.n	800c2fe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c298:	687b      	ldr	r3, [r7, #4]
 800c29a:	681b      	ldr	r3, [r3, #0]
 800c29c:	f003 0304 	and.w	r3, r3, #4
 800c2a0:	2b00      	cmp	r3, #0
 800c2a2:	d008      	beq.n	800c2b6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800c2a4:	4b19      	ldr	r3, [pc, #100]	; (800c30c <HAL_RCC_ClockConfig+0x1bc>)
 800c2a6:	689b      	ldr	r3, [r3, #8]
 800c2a8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800c2ac:	687b      	ldr	r3, [r7, #4]
 800c2ae:	68db      	ldr	r3, [r3, #12]
 800c2b0:	4916      	ldr	r1, [pc, #88]	; (800c30c <HAL_RCC_ClockConfig+0x1bc>)
 800c2b2:	4313      	orrs	r3, r2
 800c2b4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c2b6:	687b      	ldr	r3, [r7, #4]
 800c2b8:	681b      	ldr	r3, [r3, #0]
 800c2ba:	f003 0308 	and.w	r3, r3, #8
 800c2be:	2b00      	cmp	r3, #0
 800c2c0:	d009      	beq.n	800c2d6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800c2c2:	4b12      	ldr	r3, [pc, #72]	; (800c30c <HAL_RCC_ClockConfig+0x1bc>)
 800c2c4:	689b      	ldr	r3, [r3, #8]
 800c2c6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800c2ca:	687b      	ldr	r3, [r7, #4]
 800c2cc:	691b      	ldr	r3, [r3, #16]
 800c2ce:	00db      	lsls	r3, r3, #3
 800c2d0:	490e      	ldr	r1, [pc, #56]	; (800c30c <HAL_RCC_ClockConfig+0x1bc>)
 800c2d2:	4313      	orrs	r3, r2
 800c2d4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800c2d6:	f000 f821 	bl	800c31c <HAL_RCC_GetSysClockFreq>
 800c2da:	4601      	mov	r1, r0
 800c2dc:	4b0b      	ldr	r3, [pc, #44]	; (800c30c <HAL_RCC_ClockConfig+0x1bc>)
 800c2de:	689b      	ldr	r3, [r3, #8]
 800c2e0:	091b      	lsrs	r3, r3, #4
 800c2e2:	f003 030f 	and.w	r3, r3, #15
 800c2e6:	4a0a      	ldr	r2, [pc, #40]	; (800c310 <HAL_RCC_ClockConfig+0x1c0>)
 800c2e8:	5cd3      	ldrb	r3, [r2, r3]
 800c2ea:	fa21 f303 	lsr.w	r3, r1, r3
 800c2ee:	4a09      	ldr	r2, [pc, #36]	; (800c314 <HAL_RCC_ClockConfig+0x1c4>)
 800c2f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800c2f2:	4b09      	ldr	r3, [pc, #36]	; (800c318 <HAL_RCC_ClockConfig+0x1c8>)
 800c2f4:	681b      	ldr	r3, [r3, #0]
 800c2f6:	4618      	mov	r0, r3
 800c2f8:	f7fd fc50 	bl	8009b9c <HAL_InitTick>

  return HAL_OK;
 800c2fc:	2300      	movs	r3, #0
}
 800c2fe:	4618      	mov	r0, r3
 800c300:	3710      	adds	r7, #16
 800c302:	46bd      	mov	sp, r7
 800c304:	bd80      	pop	{r7, pc}
 800c306:	bf00      	nop
 800c308:	40023c00 	.word	0x40023c00
 800c30c:	40023800 	.word	0x40023800
 800c310:	08019f08 	.word	0x08019f08
 800c314:	20000000 	.word	0x20000000
 800c318:	20000004 	.word	0x20000004

0800c31c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800c31c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c31e:	b085      	sub	sp, #20
 800c320:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800c322:	2300      	movs	r3, #0
 800c324:	607b      	str	r3, [r7, #4]
 800c326:	2300      	movs	r3, #0
 800c328:	60fb      	str	r3, [r7, #12]
 800c32a:	2300      	movs	r3, #0
 800c32c:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800c32e:	2300      	movs	r3, #0
 800c330:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800c332:	4b63      	ldr	r3, [pc, #396]	; (800c4c0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800c334:	689b      	ldr	r3, [r3, #8]
 800c336:	f003 030c 	and.w	r3, r3, #12
 800c33a:	2b04      	cmp	r3, #4
 800c33c:	d007      	beq.n	800c34e <HAL_RCC_GetSysClockFreq+0x32>
 800c33e:	2b08      	cmp	r3, #8
 800c340:	d008      	beq.n	800c354 <HAL_RCC_GetSysClockFreq+0x38>
 800c342:	2b00      	cmp	r3, #0
 800c344:	f040 80b4 	bne.w	800c4b0 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800c348:	4b5e      	ldr	r3, [pc, #376]	; (800c4c4 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800c34a:	60bb      	str	r3, [r7, #8]
       break;
 800c34c:	e0b3      	b.n	800c4b6 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800c34e:	4b5d      	ldr	r3, [pc, #372]	; (800c4c4 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800c350:	60bb      	str	r3, [r7, #8]
      break;
 800c352:	e0b0      	b.n	800c4b6 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800c354:	4b5a      	ldr	r3, [pc, #360]	; (800c4c0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800c356:	685b      	ldr	r3, [r3, #4]
 800c358:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800c35c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800c35e:	4b58      	ldr	r3, [pc, #352]	; (800c4c0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800c360:	685b      	ldr	r3, [r3, #4]
 800c362:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800c366:	2b00      	cmp	r3, #0
 800c368:	d04a      	beq.n	800c400 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800c36a:	4b55      	ldr	r3, [pc, #340]	; (800c4c0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800c36c:	685b      	ldr	r3, [r3, #4]
 800c36e:	099b      	lsrs	r3, r3, #6
 800c370:	f04f 0400 	mov.w	r4, #0
 800c374:	f240 11ff 	movw	r1, #511	; 0x1ff
 800c378:	f04f 0200 	mov.w	r2, #0
 800c37c:	ea03 0501 	and.w	r5, r3, r1
 800c380:	ea04 0602 	and.w	r6, r4, r2
 800c384:	4629      	mov	r1, r5
 800c386:	4632      	mov	r2, r6
 800c388:	f04f 0300 	mov.w	r3, #0
 800c38c:	f04f 0400 	mov.w	r4, #0
 800c390:	0154      	lsls	r4, r2, #5
 800c392:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800c396:	014b      	lsls	r3, r1, #5
 800c398:	4619      	mov	r1, r3
 800c39a:	4622      	mov	r2, r4
 800c39c:	1b49      	subs	r1, r1, r5
 800c39e:	eb62 0206 	sbc.w	r2, r2, r6
 800c3a2:	f04f 0300 	mov.w	r3, #0
 800c3a6:	f04f 0400 	mov.w	r4, #0
 800c3aa:	0194      	lsls	r4, r2, #6
 800c3ac:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800c3b0:	018b      	lsls	r3, r1, #6
 800c3b2:	1a5b      	subs	r3, r3, r1
 800c3b4:	eb64 0402 	sbc.w	r4, r4, r2
 800c3b8:	f04f 0100 	mov.w	r1, #0
 800c3bc:	f04f 0200 	mov.w	r2, #0
 800c3c0:	00e2      	lsls	r2, r4, #3
 800c3c2:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800c3c6:	00d9      	lsls	r1, r3, #3
 800c3c8:	460b      	mov	r3, r1
 800c3ca:	4614      	mov	r4, r2
 800c3cc:	195b      	adds	r3, r3, r5
 800c3ce:	eb44 0406 	adc.w	r4, r4, r6
 800c3d2:	f04f 0100 	mov.w	r1, #0
 800c3d6:	f04f 0200 	mov.w	r2, #0
 800c3da:	02a2      	lsls	r2, r4, #10
 800c3dc:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800c3e0:	0299      	lsls	r1, r3, #10
 800c3e2:	460b      	mov	r3, r1
 800c3e4:	4614      	mov	r4, r2
 800c3e6:	4618      	mov	r0, r3
 800c3e8:	4621      	mov	r1, r4
 800c3ea:	687b      	ldr	r3, [r7, #4]
 800c3ec:	f04f 0400 	mov.w	r4, #0
 800c3f0:	461a      	mov	r2, r3
 800c3f2:	4623      	mov	r3, r4
 800c3f4:	f7f4 fc60 	bl	8000cb8 <__aeabi_uldivmod>
 800c3f8:	4603      	mov	r3, r0
 800c3fa:	460c      	mov	r4, r1
 800c3fc:	60fb      	str	r3, [r7, #12]
 800c3fe:	e049      	b.n	800c494 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800c400:	4b2f      	ldr	r3, [pc, #188]	; (800c4c0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800c402:	685b      	ldr	r3, [r3, #4]
 800c404:	099b      	lsrs	r3, r3, #6
 800c406:	f04f 0400 	mov.w	r4, #0
 800c40a:	f240 11ff 	movw	r1, #511	; 0x1ff
 800c40e:	f04f 0200 	mov.w	r2, #0
 800c412:	ea03 0501 	and.w	r5, r3, r1
 800c416:	ea04 0602 	and.w	r6, r4, r2
 800c41a:	4629      	mov	r1, r5
 800c41c:	4632      	mov	r2, r6
 800c41e:	f04f 0300 	mov.w	r3, #0
 800c422:	f04f 0400 	mov.w	r4, #0
 800c426:	0154      	lsls	r4, r2, #5
 800c428:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800c42c:	014b      	lsls	r3, r1, #5
 800c42e:	4619      	mov	r1, r3
 800c430:	4622      	mov	r2, r4
 800c432:	1b49      	subs	r1, r1, r5
 800c434:	eb62 0206 	sbc.w	r2, r2, r6
 800c438:	f04f 0300 	mov.w	r3, #0
 800c43c:	f04f 0400 	mov.w	r4, #0
 800c440:	0194      	lsls	r4, r2, #6
 800c442:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800c446:	018b      	lsls	r3, r1, #6
 800c448:	1a5b      	subs	r3, r3, r1
 800c44a:	eb64 0402 	sbc.w	r4, r4, r2
 800c44e:	f04f 0100 	mov.w	r1, #0
 800c452:	f04f 0200 	mov.w	r2, #0
 800c456:	00e2      	lsls	r2, r4, #3
 800c458:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800c45c:	00d9      	lsls	r1, r3, #3
 800c45e:	460b      	mov	r3, r1
 800c460:	4614      	mov	r4, r2
 800c462:	195b      	adds	r3, r3, r5
 800c464:	eb44 0406 	adc.w	r4, r4, r6
 800c468:	f04f 0100 	mov.w	r1, #0
 800c46c:	f04f 0200 	mov.w	r2, #0
 800c470:	02a2      	lsls	r2, r4, #10
 800c472:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800c476:	0299      	lsls	r1, r3, #10
 800c478:	460b      	mov	r3, r1
 800c47a:	4614      	mov	r4, r2
 800c47c:	4618      	mov	r0, r3
 800c47e:	4621      	mov	r1, r4
 800c480:	687b      	ldr	r3, [r7, #4]
 800c482:	f04f 0400 	mov.w	r4, #0
 800c486:	461a      	mov	r2, r3
 800c488:	4623      	mov	r3, r4
 800c48a:	f7f4 fc15 	bl	8000cb8 <__aeabi_uldivmod>
 800c48e:	4603      	mov	r3, r0
 800c490:	460c      	mov	r4, r1
 800c492:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800c494:	4b0a      	ldr	r3, [pc, #40]	; (800c4c0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800c496:	685b      	ldr	r3, [r3, #4]
 800c498:	0c1b      	lsrs	r3, r3, #16
 800c49a:	f003 0303 	and.w	r3, r3, #3
 800c49e:	3301      	adds	r3, #1
 800c4a0:	005b      	lsls	r3, r3, #1
 800c4a2:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800c4a4:	68fa      	ldr	r2, [r7, #12]
 800c4a6:	683b      	ldr	r3, [r7, #0]
 800c4a8:	fbb2 f3f3 	udiv	r3, r2, r3
 800c4ac:	60bb      	str	r3, [r7, #8]
      break;
 800c4ae:	e002      	b.n	800c4b6 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800c4b0:	4b04      	ldr	r3, [pc, #16]	; (800c4c4 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800c4b2:	60bb      	str	r3, [r7, #8]
      break;
 800c4b4:	bf00      	nop
    }
  }
  return sysclockfreq;
 800c4b6:	68bb      	ldr	r3, [r7, #8]
}
 800c4b8:	4618      	mov	r0, r3
 800c4ba:	3714      	adds	r7, #20
 800c4bc:	46bd      	mov	sp, r7
 800c4be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c4c0:	40023800 	.word	0x40023800
 800c4c4:	00f42400 	.word	0x00f42400

0800c4c8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800c4c8:	b480      	push	{r7}
 800c4ca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800c4cc:	4b03      	ldr	r3, [pc, #12]	; (800c4dc <HAL_RCC_GetHCLKFreq+0x14>)
 800c4ce:	681b      	ldr	r3, [r3, #0]
}
 800c4d0:	4618      	mov	r0, r3
 800c4d2:	46bd      	mov	sp, r7
 800c4d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4d8:	4770      	bx	lr
 800c4da:	bf00      	nop
 800c4dc:	20000000 	.word	0x20000000

0800c4e0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800c4e0:	b580      	push	{r7, lr}
 800c4e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800c4e4:	f7ff fff0 	bl	800c4c8 <HAL_RCC_GetHCLKFreq>
 800c4e8:	4601      	mov	r1, r0
 800c4ea:	4b05      	ldr	r3, [pc, #20]	; (800c500 <HAL_RCC_GetPCLK1Freq+0x20>)
 800c4ec:	689b      	ldr	r3, [r3, #8]
 800c4ee:	0a9b      	lsrs	r3, r3, #10
 800c4f0:	f003 0307 	and.w	r3, r3, #7
 800c4f4:	4a03      	ldr	r2, [pc, #12]	; (800c504 <HAL_RCC_GetPCLK1Freq+0x24>)
 800c4f6:	5cd3      	ldrb	r3, [r2, r3]
 800c4f8:	fa21 f303 	lsr.w	r3, r1, r3
}
 800c4fc:	4618      	mov	r0, r3
 800c4fe:	bd80      	pop	{r7, pc}
 800c500:	40023800 	.word	0x40023800
 800c504:	08019f18 	.word	0x08019f18

0800c508 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800c508:	b580      	push	{r7, lr}
 800c50a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800c50c:	f7ff ffdc 	bl	800c4c8 <HAL_RCC_GetHCLKFreq>
 800c510:	4601      	mov	r1, r0
 800c512:	4b05      	ldr	r3, [pc, #20]	; (800c528 <HAL_RCC_GetPCLK2Freq+0x20>)
 800c514:	689b      	ldr	r3, [r3, #8]
 800c516:	0b5b      	lsrs	r3, r3, #13
 800c518:	f003 0307 	and.w	r3, r3, #7
 800c51c:	4a03      	ldr	r2, [pc, #12]	; (800c52c <HAL_RCC_GetPCLK2Freq+0x24>)
 800c51e:	5cd3      	ldrb	r3, [r2, r3]
 800c520:	fa21 f303 	lsr.w	r3, r1, r3
}
 800c524:	4618      	mov	r0, r3
 800c526:	bd80      	pop	{r7, pc}
 800c528:	40023800 	.word	0x40023800
 800c52c:	08019f18 	.word	0x08019f18

0800c530 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800c530:	b580      	push	{r7, lr}
 800c532:	b088      	sub	sp, #32
 800c534:	af00      	add	r7, sp, #0
 800c536:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800c538:	2300      	movs	r3, #0
 800c53a:	61fb      	str	r3, [r7, #28]
  uint32_t tmpreg1 = 0U;
 800c53c:	2300      	movs	r3, #0
 800c53e:	61bb      	str	r3, [r7, #24]
  uint32_t pllsaip = 0U;
 800c540:	2300      	movs	r3, #0
 800c542:	617b      	str	r3, [r7, #20]
  uint32_t pllsaiq = 0U;
 800c544:	2300      	movs	r3, #0
 800c546:	613b      	str	r3, [r7, #16]
  uint32_t pllsair = 0U;
 800c548:	2300      	movs	r3, #0
 800c54a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*--------------------------- CLK48 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800c54c:	687b      	ldr	r3, [r7, #4]
 800c54e:	681b      	ldr	r3, [r3, #0]
 800c550:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c554:	2b00      	cmp	r3, #0
 800c556:	d00a      	beq.n	800c56e <HAL_RCCEx_PeriphCLKConfig+0x3e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800c558:	4b66      	ldr	r3, [pc, #408]	; (800c6f4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c55a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c55e:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 800c562:	687b      	ldr	r3, [r7, #4]
 800c564:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c566:	4963      	ldr	r1, [pc, #396]	; (800c6f4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c568:	4313      	orrs	r3, r2
 800c56a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SDIO Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 800c56e:	687b      	ldr	r3, [r7, #4]
 800c570:	681b      	ldr	r3, [r3, #0]
 800c572:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c576:	2b00      	cmp	r3, #0
 800c578:	d00a      	beq.n	800c590 <HAL_RCCEx_PeriphCLKConfig+0x60>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 800c57a:	4b5e      	ldr	r3, [pc, #376]	; (800c6f4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c57c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c580:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800c584:	687b      	ldr	r3, [r7, #4]
 800c586:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c588:	495a      	ldr	r1, [pc, #360]	; (800c6f4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c58a:	4313      	orrs	r3, r2
 800c58c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*------------------- Common configuration SAI/I2S -------------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	681b      	ldr	r3, [r3, #0]
 800c594:	f003 0301 	and.w	r3, r3, #1
 800c598:	2b00      	cmp	r3, #0
 800c59a:	d10b      	bne.n	800c5b4 <HAL_RCCEx_PeriphCLKConfig+0x84>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 800c59c:	687b      	ldr	r3, [r7, #4]
 800c59e:	681b      	ldr	r3, [r3, #0]
 800c5a0:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800c5a4:	2b00      	cmp	r3, #0
 800c5a6:	d105      	bne.n	800c5b4 <HAL_RCCEx_PeriphCLKConfig+0x84>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800c5a8:	687b      	ldr	r3, [r7, #4]
 800c5aa:	681b      	ldr	r3, [r3, #0]
 800c5ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 800c5b0:	2b00      	cmp	r3, #0
 800c5b2:	d075      	beq.n	800c6a0 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800c5b4:	4b50      	ldr	r3, [pc, #320]	; (800c6f8 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 800c5b6:	2200      	movs	r2, #0
 800c5b8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800c5ba:	f7fd fb33 	bl	8009c24 <HAL_GetTick>
 800c5be:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800c5c0:	e008      	b.n	800c5d4 <HAL_RCCEx_PeriphCLKConfig+0xa4>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800c5c2:	f7fd fb2f 	bl	8009c24 <HAL_GetTick>
 800c5c6:	4602      	mov	r2, r0
 800c5c8:	69fb      	ldr	r3, [r7, #28]
 800c5ca:	1ad3      	subs	r3, r2, r3
 800c5cc:	2b02      	cmp	r3, #2
 800c5ce:	d901      	bls.n	800c5d4 <HAL_RCCEx_PeriphCLKConfig+0xa4>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800c5d0:	2303      	movs	r3, #3
 800c5d2:	e1dc      	b.n	800c98e <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800c5d4:	4b47      	ldr	r3, [pc, #284]	; (800c6f4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c5d6:	681b      	ldr	r3, [r3, #0]
 800c5d8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c5dc:	2b00      	cmp	r3, #0
 800c5de:	d1f0      	bne.n	800c5c2 <HAL_RCCEx_PeriphCLKConfig+0x92>
    }

    /*---------------------- I2S configuration -------------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800c5e0:	687b      	ldr	r3, [r7, #4]
 800c5e2:	681b      	ldr	r3, [r3, #0]
 800c5e4:	f003 0301 	and.w	r3, r3, #1
 800c5e8:	2b00      	cmp	r3, #0
 800c5ea:	d009      	beq.n	800c600 <HAL_RCCEx_PeriphCLKConfig+0xd0>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800c5ec:	687b      	ldr	r3, [r7, #4]
 800c5ee:	685b      	ldr	r3, [r3, #4]
 800c5f0:	019a      	lsls	r2, r3, #6
 800c5f2:	687b      	ldr	r3, [r7, #4]
 800c5f4:	689b      	ldr	r3, [r3, #8]
 800c5f6:	071b      	lsls	r3, r3, #28
 800c5f8:	493e      	ldr	r1, [pc, #248]	; (800c6f4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c5fa:	4313      	orrs	r3, r2
 800c5fc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 800c600:	687b      	ldr	r3, [r7, #4]
 800c602:	681b      	ldr	r3, [r3, #0]
 800c604:	f003 0302 	and.w	r3, r3, #2
 800c608:	2b00      	cmp	r3, #0
 800c60a:	d01f      	beq.n	800c64c <HAL_RCCEx_PeriphCLKConfig+0x11c>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800c60c:	4b39      	ldr	r3, [pc, #228]	; (800c6f4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c60e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c612:	0f1b      	lsrs	r3, r3, #28
 800c614:	f003 0307 	and.w	r3, r3, #7
 800c618:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 800c61a:	687b      	ldr	r3, [r7, #4]
 800c61c:	685b      	ldr	r3, [r3, #4]
 800c61e:	019a      	lsls	r2, r3, #6
 800c620:	687b      	ldr	r3, [r7, #4]
 800c622:	68db      	ldr	r3, [r3, #12]
 800c624:	061b      	lsls	r3, r3, #24
 800c626:	431a      	orrs	r2, r3
 800c628:	69bb      	ldr	r3, [r7, #24]
 800c62a:	071b      	lsls	r3, r3, #28
 800c62c:	4931      	ldr	r1, [pc, #196]	; (800c6f4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c62e:	4313      	orrs	r3, r2
 800c630:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800c634:	4b2f      	ldr	r3, [pc, #188]	; (800c6f4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c636:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c63a:	f023 021f 	bic.w	r2, r3, #31
 800c63e:	687b      	ldr	r3, [r7, #4]
 800c640:	6a1b      	ldr	r3, [r3, #32]
 800c642:	3b01      	subs	r3, #1
 800c644:	492b      	ldr	r1, [pc, #172]	; (800c6f4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c646:	4313      	orrs	r3, r2
 800c648:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800c64c:	687b      	ldr	r3, [r7, #4]
 800c64e:	681b      	ldr	r3, [r3, #0]
 800c650:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c654:	2b00      	cmp	r3, #0
 800c656:	d00d      	beq.n	800c674 <HAL_RCCEx_PeriphCLKConfig+0x144>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800c658:	687b      	ldr	r3, [r7, #4]
 800c65a:	685b      	ldr	r3, [r3, #4]
 800c65c:	019a      	lsls	r2, r3, #6
 800c65e:	687b      	ldr	r3, [r7, #4]
 800c660:	68db      	ldr	r3, [r3, #12]
 800c662:	061b      	lsls	r3, r3, #24
 800c664:	431a      	orrs	r2, r3
 800c666:	687b      	ldr	r3, [r7, #4]
 800c668:	689b      	ldr	r3, [r3, #8]
 800c66a:	071b      	lsls	r3, r3, #28
 800c66c:	4921      	ldr	r1, [pc, #132]	; (800c6f4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c66e:	4313      	orrs	r3, r2
 800c670:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800c674:	4b20      	ldr	r3, [pc, #128]	; (800c6f8 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 800c676:	2201      	movs	r2, #1
 800c678:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800c67a:	f7fd fad3 	bl	8009c24 <HAL_GetTick>
 800c67e:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800c680:	e008      	b.n	800c694 <HAL_RCCEx_PeriphCLKConfig+0x164>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800c682:	f7fd facf 	bl	8009c24 <HAL_GetTick>
 800c686:	4602      	mov	r2, r0
 800c688:	69fb      	ldr	r3, [r7, #28]
 800c68a:	1ad3      	subs	r3, r2, r3
 800c68c:	2b02      	cmp	r3, #2
 800c68e:	d901      	bls.n	800c694 <HAL_RCCEx_PeriphCLKConfig+0x164>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800c690:	2303      	movs	r3, #3
 800c692:	e17c      	b.n	800c98e <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800c694:	4b17      	ldr	r3, [pc, #92]	; (800c6f4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c696:	681b      	ldr	r3, [r3, #0]
 800c698:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c69c:	2b00      	cmp	r3, #0
 800c69e:	d0f0      	beq.n	800c682 <HAL_RCCEx_PeriphCLKConfig+0x152>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI, LTDC or CLK48 Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for these peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 800c6a0:	687b      	ldr	r3, [r7, #4]
 800c6a2:	681b      	ldr	r3, [r3, #0]
 800c6a4:	f003 0304 	and.w	r3, r3, #4
 800c6a8:	2b00      	cmp	r3, #0
 800c6aa:	d112      	bne.n	800c6d2 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)             ||
 800c6ac:	687b      	ldr	r3, [r7, #4]
 800c6ae:	681b      	ldr	r3, [r3, #0]
 800c6b0:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 800c6b4:	2b00      	cmp	r3, #0
 800c6b6:	d10c      	bne.n	800c6d2 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
     ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)          &&
 800c6b8:	687b      	ldr	r3, [r7, #4]
 800c6ba:	681b      	ldr	r3, [r3, #0]
 800c6bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)             ||
 800c6c0:	2b00      	cmp	r3, #0
 800c6c2:	f000 80ce 	beq.w	800c862 <HAL_RCCEx_PeriphCLKConfig+0x332>
      (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)))
 800c6c6:	687b      	ldr	r3, [r7, #4]
 800c6c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
     ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)          &&
 800c6ca:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c6ce:	f040 80c8 	bne.w	800c862 <HAL_RCCEx_PeriphCLKConfig+0x332>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800c6d2:	4b0a      	ldr	r3, [pc, #40]	; (800c6fc <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800c6d4:	2200      	movs	r2, #0
 800c6d6:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800c6d8:	f7fd faa4 	bl	8009c24 <HAL_GetTick>
 800c6dc:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800c6de:	e00f      	b.n	800c700 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 800c6e0:	f7fd faa0 	bl	8009c24 <HAL_GetTick>
 800c6e4:	4602      	mov	r2, r0
 800c6e6:	69fb      	ldr	r3, [r7, #28]
 800c6e8:	1ad3      	subs	r3, r2, r3
 800c6ea:	2b02      	cmp	r3, #2
 800c6ec:	d908      	bls.n	800c700 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800c6ee:	2303      	movs	r3, #3
 800c6f0:	e14d      	b.n	800c98e <HAL_RCCEx_PeriphCLKConfig+0x45e>
 800c6f2:	bf00      	nop
 800c6f4:	40023800 	.word	0x40023800
 800c6f8:	42470068 	.word	0x42470068
 800c6fc:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800c700:	4ba5      	ldr	r3, [pc, #660]	; (800c998 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c702:	681b      	ldr	r3, [r3, #0]
 800c704:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c708:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c70c:	d0e8      	beq.n	800c6e0 <HAL_RCCEx_PeriphCLKConfig+0x1b0>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 800c70e:	687b      	ldr	r3, [r7, #4]
 800c710:	681b      	ldr	r3, [r3, #0]
 800c712:	f003 0304 	and.w	r3, r3, #4
 800c716:	2b00      	cmp	r3, #0
 800c718:	d02e      	beq.n	800c778 <HAL_RCCEx_PeriphCLKConfig+0x248>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 800c71a:	4b9f      	ldr	r3, [pc, #636]	; (800c998 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c71c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c720:	0c1b      	lsrs	r3, r3, #16
 800c722:	f003 0303 	and.w	r3, r3, #3
 800c726:	3301      	adds	r3, #1
 800c728:	005b      	lsls	r3, r3, #1
 800c72a:	617b      	str	r3, [r7, #20]
      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsair = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800c72c:	4b9a      	ldr	r3, [pc, #616]	; (800c998 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c72e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c732:	0f1b      	lsrs	r3, r3, #28
 800c734:	f003 0307 	and.w	r3, r3, #7
 800c738:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, pllsair);
 800c73a:	687b      	ldr	r3, [r7, #4]
 800c73c:	691b      	ldr	r3, [r3, #16]
 800c73e:	019a      	lsls	r2, r3, #6
 800c740:	697b      	ldr	r3, [r7, #20]
 800c742:	085b      	lsrs	r3, r3, #1
 800c744:	3b01      	subs	r3, #1
 800c746:	041b      	lsls	r3, r3, #16
 800c748:	431a      	orrs	r2, r3
 800c74a:	687b      	ldr	r3, [r7, #4]
 800c74c:	699b      	ldr	r3, [r3, #24]
 800c74e:	061b      	lsls	r3, r3, #24
 800c750:	431a      	orrs	r2, r3
 800c752:	68fb      	ldr	r3, [r7, #12]
 800c754:	071b      	lsls	r3, r3, #28
 800c756:	4990      	ldr	r1, [pc, #576]	; (800c998 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c758:	4313      	orrs	r3, r2
 800c75a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800c75e:	4b8e      	ldr	r3, [pc, #568]	; (800c998 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c760:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c764:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800c768:	687b      	ldr	r3, [r7, #4]
 800c76a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c76c:	3b01      	subs	r3, #1
 800c76e:	021b      	lsls	r3, r3, #8
 800c770:	4989      	ldr	r1, [pc, #548]	; (800c998 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c772:	4313      	orrs	r3, r2
 800c774:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800c778:	687b      	ldr	r3, [r7, #4]
 800c77a:	681b      	ldr	r3, [r3, #0]
 800c77c:	f003 0308 	and.w	r3, r3, #8
 800c780:	2b00      	cmp	r3, #0
 800c782:	d02c      	beq.n	800c7de <HAL_RCCEx_PeriphCLKConfig+0x2ae>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 800c784:	4b84      	ldr	r3, [pc, #528]	; (800c998 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c786:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c78a:	0c1b      	lsrs	r3, r3, #16
 800c78c:	f003 0303 	and.w	r3, r3, #3
 800c790:	3301      	adds	r3, #1
 800c792:	005b      	lsls	r3, r3, #1
 800c794:	617b      	str	r3, [r7, #20]
      /* Read PLLSAIQ value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800c796:	4b80      	ldr	r3, [pc, #512]	; (800c998 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c798:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c79c:	0e1b      	lsrs	r3, r3, #24
 800c79e:	f003 030f 	and.w	r3, r3, #15
 800c7a2:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, pllsaip, pllsaiq, PeriphClkInit->PLLSAI.PLLSAIR);
 800c7a4:	687b      	ldr	r3, [r7, #4]
 800c7a6:	691b      	ldr	r3, [r3, #16]
 800c7a8:	019a      	lsls	r2, r3, #6
 800c7aa:	697b      	ldr	r3, [r7, #20]
 800c7ac:	085b      	lsrs	r3, r3, #1
 800c7ae:	3b01      	subs	r3, #1
 800c7b0:	041b      	lsls	r3, r3, #16
 800c7b2:	431a      	orrs	r2, r3
 800c7b4:	693b      	ldr	r3, [r7, #16]
 800c7b6:	061b      	lsls	r3, r3, #24
 800c7b8:	431a      	orrs	r2, r3
 800c7ba:	687b      	ldr	r3, [r7, #4]
 800c7bc:	69db      	ldr	r3, [r3, #28]
 800c7be:	071b      	lsls	r3, r3, #28
 800c7c0:	4975      	ldr	r1, [pc, #468]	; (800c998 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c7c2:	4313      	orrs	r3, r2
 800c7c4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800c7c8:	4b73      	ldr	r3, [pc, #460]	; (800c998 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c7ca:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c7ce:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800c7d2:	687b      	ldr	r3, [r7, #4]
 800c7d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c7d6:	4970      	ldr	r1, [pc, #448]	; (800c998 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c7d8:	4313      	orrs	r3, r2
 800c7da:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- CLK48 configuration ------------------------*/
    /* Configure the PLLSAI when it is used as clock source for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == (RCC_PERIPHCLK_CLK48)) &&
 800c7de:	687b      	ldr	r3, [r7, #4]
 800c7e0:	681b      	ldr	r3, [r3, #0]
 800c7e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c7e6:	2b00      	cmp	r3, #0
 800c7e8:	d024      	beq.n	800c834 <HAL_RCCEx_PeriphCLKConfig+0x304>
       (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 800c7ea:	687b      	ldr	r3, [r7, #4]
 800c7ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == (RCC_PERIPHCLK_CLK48)) &&
 800c7ee:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c7f2:	d11f      	bne.n	800c834 <HAL_RCCEx_PeriphCLKConfig+0x304>
    {
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));

      /* Read PLLSAIQ value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800c7f4:	4b68      	ldr	r3, [pc, #416]	; (800c998 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c7f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c7fa:	0e1b      	lsrs	r3, r3, #24
 800c7fc:	f003 030f 	and.w	r3, r3, #15
 800c800:	613b      	str	r3, [r7, #16]
      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsair = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800c802:	4b65      	ldr	r3, [pc, #404]	; (800c998 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c804:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c808:	0f1b      	lsrs	r3, r3, #28
 800c80a:	f003 0307 	and.w	r3, r3, #7
 800c80e:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* CLK48_CLK(first level) = PLLSAI_VCO Output/PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, pllsair);
 800c810:	687b      	ldr	r3, [r7, #4]
 800c812:	691b      	ldr	r3, [r3, #16]
 800c814:	019a      	lsls	r2, r3, #6
 800c816:	687b      	ldr	r3, [r7, #4]
 800c818:	695b      	ldr	r3, [r3, #20]
 800c81a:	085b      	lsrs	r3, r3, #1
 800c81c:	3b01      	subs	r3, #1
 800c81e:	041b      	lsls	r3, r3, #16
 800c820:	431a      	orrs	r2, r3
 800c822:	693b      	ldr	r3, [r7, #16]
 800c824:	061b      	lsls	r3, r3, #24
 800c826:	431a      	orrs	r2, r3
 800c828:	68fb      	ldr	r3, [r7, #12]
 800c82a:	071b      	lsls	r3, r3, #28
 800c82c:	495a      	ldr	r1, [pc, #360]	; (800c998 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c82e:	4313      	orrs	r3, r2
 800c830:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800c834:	4b59      	ldr	r3, [pc, #356]	; (800c99c <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 800c836:	2201      	movs	r2, #1
 800c838:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800c83a:	f7fd f9f3 	bl	8009c24 <HAL_GetTick>
 800c83e:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800c840:	e008      	b.n	800c854 <HAL_RCCEx_PeriphCLKConfig+0x324>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 800c842:	f7fd f9ef 	bl	8009c24 <HAL_GetTick>
 800c846:	4602      	mov	r2, r0
 800c848:	69fb      	ldr	r3, [r7, #28]
 800c84a:	1ad3      	subs	r3, r2, r3
 800c84c:	2b02      	cmp	r3, #2
 800c84e:	d901      	bls.n	800c854 <HAL_RCCEx_PeriphCLKConfig+0x324>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800c850:	2303      	movs	r3, #3
 800c852:	e09c      	b.n	800c98e <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800c854:	4b50      	ldr	r3, [pc, #320]	; (800c998 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c856:	681b      	ldr	r3, [r3, #0]
 800c858:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c85c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c860:	d1ef      	bne.n	800c842 <HAL_RCCEx_PeriphCLKConfig+0x312>
  }

  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800c862:	687b      	ldr	r3, [r7, #4]
 800c864:	681b      	ldr	r3, [r3, #0]
 800c866:	f003 0320 	and.w	r3, r3, #32
 800c86a:	2b00      	cmp	r3, #0
 800c86c:	f000 8083 	beq.w	800c976 <HAL_RCCEx_PeriphCLKConfig+0x446>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800c870:	2300      	movs	r3, #0
 800c872:	60bb      	str	r3, [r7, #8]
 800c874:	4b48      	ldr	r3, [pc, #288]	; (800c998 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c876:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c878:	4a47      	ldr	r2, [pc, #284]	; (800c998 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c87a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c87e:	6413      	str	r3, [r2, #64]	; 0x40
 800c880:	4b45      	ldr	r3, [pc, #276]	; (800c998 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c882:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c884:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c888:	60bb      	str	r3, [r7, #8]
 800c88a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800c88c:	4b44      	ldr	r3, [pc, #272]	; (800c9a0 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 800c88e:	681b      	ldr	r3, [r3, #0]
 800c890:	4a43      	ldr	r2, [pc, #268]	; (800c9a0 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 800c892:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c896:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800c898:	f7fd f9c4 	bl	8009c24 <HAL_GetTick>
 800c89c:	61f8      	str	r0, [r7, #28]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800c89e:	e008      	b.n	800c8b2 <HAL_RCCEx_PeriphCLKConfig+0x382>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800c8a0:	f7fd f9c0 	bl	8009c24 <HAL_GetTick>
 800c8a4:	4602      	mov	r2, r0
 800c8a6:	69fb      	ldr	r3, [r7, #28]
 800c8a8:	1ad3      	subs	r3, r2, r3
 800c8aa:	2b02      	cmp	r3, #2
 800c8ac:	d901      	bls.n	800c8b2 <HAL_RCCEx_PeriphCLKConfig+0x382>
      {
        return HAL_TIMEOUT;
 800c8ae:	2303      	movs	r3, #3
 800c8b0:	e06d      	b.n	800c98e <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800c8b2:	4b3b      	ldr	r3, [pc, #236]	; (800c9a0 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 800c8b4:	681b      	ldr	r3, [r3, #0]
 800c8b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c8ba:	2b00      	cmp	r3, #0
 800c8bc:	d0f0      	beq.n	800c8a0 <HAL_RCCEx_PeriphCLKConfig+0x370>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800c8be:	4b36      	ldr	r3, [pc, #216]	; (800c998 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c8c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c8c2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c8c6:	61bb      	str	r3, [r7, #24]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800c8c8:	69bb      	ldr	r3, [r7, #24]
 800c8ca:	2b00      	cmp	r3, #0
 800c8cc:	d02f      	beq.n	800c92e <HAL_RCCEx_PeriphCLKConfig+0x3fe>
 800c8ce:	687b      	ldr	r3, [r7, #4]
 800c8d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c8d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c8d6:	69ba      	ldr	r2, [r7, #24]
 800c8d8:	429a      	cmp	r2, r3
 800c8da:	d028      	beq.n	800c92e <HAL_RCCEx_PeriphCLKConfig+0x3fe>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800c8dc:	4b2e      	ldr	r3, [pc, #184]	; (800c998 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c8de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c8e0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c8e4:	61bb      	str	r3, [r7, #24]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800c8e6:	4b2f      	ldr	r3, [pc, #188]	; (800c9a4 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800c8e8:	2201      	movs	r2, #1
 800c8ea:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800c8ec:	4b2d      	ldr	r3, [pc, #180]	; (800c9a4 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800c8ee:	2200      	movs	r2, #0
 800c8f0:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800c8f2:	4a29      	ldr	r2, [pc, #164]	; (800c998 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c8f4:	69bb      	ldr	r3, [r7, #24]
 800c8f6:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800c8f8:	4b27      	ldr	r3, [pc, #156]	; (800c998 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c8fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c8fc:	f003 0301 	and.w	r3, r3, #1
 800c900:	2b01      	cmp	r3, #1
 800c902:	d114      	bne.n	800c92e <HAL_RCCEx_PeriphCLKConfig+0x3fe>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800c904:	f7fd f98e 	bl	8009c24 <HAL_GetTick>
 800c908:	61f8      	str	r0, [r7, #28]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800c90a:	e00a      	b.n	800c922 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800c90c:	f7fd f98a 	bl	8009c24 <HAL_GetTick>
 800c910:	4602      	mov	r2, r0
 800c912:	69fb      	ldr	r3, [r7, #28]
 800c914:	1ad3      	subs	r3, r2, r3
 800c916:	f241 3288 	movw	r2, #5000	; 0x1388
 800c91a:	4293      	cmp	r3, r2
 800c91c:	d901      	bls.n	800c922 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
          {
            return HAL_TIMEOUT;
 800c91e:	2303      	movs	r3, #3
 800c920:	e035      	b.n	800c98e <HAL_RCCEx_PeriphCLKConfig+0x45e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800c922:	4b1d      	ldr	r3, [pc, #116]	; (800c998 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c924:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c926:	f003 0302 	and.w	r3, r3, #2
 800c92a:	2b00      	cmp	r3, #0
 800c92c:	d0ee      	beq.n	800c90c <HAL_RCCEx_PeriphCLKConfig+0x3dc>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800c92e:	687b      	ldr	r3, [r7, #4]
 800c930:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c932:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c936:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800c93a:	d10d      	bne.n	800c958 <HAL_RCCEx_PeriphCLKConfig+0x428>
 800c93c:	4b16      	ldr	r3, [pc, #88]	; (800c998 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c93e:	689b      	ldr	r3, [r3, #8]
 800c940:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800c944:	687b      	ldr	r3, [r7, #4]
 800c946:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c948:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800c94c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c950:	4911      	ldr	r1, [pc, #68]	; (800c998 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c952:	4313      	orrs	r3, r2
 800c954:	608b      	str	r3, [r1, #8]
 800c956:	e005      	b.n	800c964 <HAL_RCCEx_PeriphCLKConfig+0x434>
 800c958:	4b0f      	ldr	r3, [pc, #60]	; (800c998 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c95a:	689b      	ldr	r3, [r3, #8]
 800c95c:	4a0e      	ldr	r2, [pc, #56]	; (800c998 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c95e:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800c962:	6093      	str	r3, [r2, #8]
 800c964:	4b0c      	ldr	r3, [pc, #48]	; (800c998 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c966:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800c968:	687b      	ldr	r3, [r7, #4]
 800c96a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c96c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c970:	4909      	ldr	r1, [pc, #36]	; (800c998 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c972:	4313      	orrs	r3, r2
 800c974:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800c976:	687b      	ldr	r3, [r7, #4]
 800c978:	681b      	ldr	r3, [r3, #0]
 800c97a:	f003 0310 	and.w	r3, r3, #16
 800c97e:	2b00      	cmp	r3, #0
 800c980:	d004      	beq.n	800c98c <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800c982:	687b      	ldr	r3, [r7, #4]
 800c984:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 800c988:	4b07      	ldr	r3, [pc, #28]	; (800c9a8 <HAL_RCCEx_PeriphCLKConfig+0x478>)
 800c98a:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 800c98c:	2300      	movs	r3, #0
}
 800c98e:	4618      	mov	r0, r3
 800c990:	3720      	adds	r7, #32
 800c992:	46bd      	mov	sp, r7
 800c994:	bd80      	pop	{r7, pc}
 800c996:	bf00      	nop
 800c998:	40023800 	.word	0x40023800
 800c99c:	42470070 	.word	0x42470070
 800c9a0:	40007000 	.word	0x40007000
 800c9a4:	42470e40 	.word	0x42470e40
 800c9a8:	424711e0 	.word	0x424711e0

0800c9ac <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800c9ac:	b580      	push	{r7, lr}
 800c9ae:	b086      	sub	sp, #24
 800c9b0:	af00      	add	r7, sp, #0
 800c9b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800c9b4:	2300      	movs	r3, #0
 800c9b6:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800c9b8:	687b      	ldr	r3, [r7, #4]
 800c9ba:	681b      	ldr	r3, [r3, #0]
 800c9bc:	f003 0301 	and.w	r3, r3, #1
 800c9c0:	2b00      	cmp	r3, #0
 800c9c2:	d075      	beq.n	800cab0 <HAL_RCC_OscConfig+0x104>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800c9c4:	4ba2      	ldr	r3, [pc, #648]	; (800cc50 <HAL_RCC_OscConfig+0x2a4>)
 800c9c6:	689b      	ldr	r3, [r3, #8]
 800c9c8:	f003 030c 	and.w	r3, r3, #12
 800c9cc:	2b04      	cmp	r3, #4
 800c9ce:	d00c      	beq.n	800c9ea <HAL_RCC_OscConfig+0x3e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800c9d0:	4b9f      	ldr	r3, [pc, #636]	; (800cc50 <HAL_RCC_OscConfig+0x2a4>)
 800c9d2:	689b      	ldr	r3, [r3, #8]
 800c9d4:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800c9d8:	2b08      	cmp	r3, #8
 800c9da:	d112      	bne.n	800ca02 <HAL_RCC_OscConfig+0x56>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800c9dc:	4b9c      	ldr	r3, [pc, #624]	; (800cc50 <HAL_RCC_OscConfig+0x2a4>)
 800c9de:	685b      	ldr	r3, [r3, #4]
 800c9e0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800c9e4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800c9e8:	d10b      	bne.n	800ca02 <HAL_RCC_OscConfig+0x56>
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800c9ea:	4b99      	ldr	r3, [pc, #612]	; (800cc50 <HAL_RCC_OscConfig+0x2a4>)
 800c9ec:	681b      	ldr	r3, [r3, #0]
 800c9ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c9f2:	2b00      	cmp	r3, #0
 800c9f4:	d05b      	beq.n	800caae <HAL_RCC_OscConfig+0x102>
 800c9f6:	687b      	ldr	r3, [r7, #4]
 800c9f8:	685b      	ldr	r3, [r3, #4]
 800c9fa:	2b00      	cmp	r3, #0
 800c9fc:	d157      	bne.n	800caae <HAL_RCC_OscConfig+0x102>
      {
        return HAL_ERROR;
 800c9fe:	2301      	movs	r3, #1
 800ca00:	e20b      	b.n	800ce1a <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800ca02:	687b      	ldr	r3, [r7, #4]
 800ca04:	685b      	ldr	r3, [r3, #4]
 800ca06:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ca0a:	d106      	bne.n	800ca1a <HAL_RCC_OscConfig+0x6e>
 800ca0c:	4b90      	ldr	r3, [pc, #576]	; (800cc50 <HAL_RCC_OscConfig+0x2a4>)
 800ca0e:	681b      	ldr	r3, [r3, #0]
 800ca10:	4a8f      	ldr	r2, [pc, #572]	; (800cc50 <HAL_RCC_OscConfig+0x2a4>)
 800ca12:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800ca16:	6013      	str	r3, [r2, #0]
 800ca18:	e01d      	b.n	800ca56 <HAL_RCC_OscConfig+0xaa>
 800ca1a:	687b      	ldr	r3, [r7, #4]
 800ca1c:	685b      	ldr	r3, [r3, #4]
 800ca1e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800ca22:	d10c      	bne.n	800ca3e <HAL_RCC_OscConfig+0x92>
 800ca24:	4b8a      	ldr	r3, [pc, #552]	; (800cc50 <HAL_RCC_OscConfig+0x2a4>)
 800ca26:	681b      	ldr	r3, [r3, #0]
 800ca28:	4a89      	ldr	r2, [pc, #548]	; (800cc50 <HAL_RCC_OscConfig+0x2a4>)
 800ca2a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800ca2e:	6013      	str	r3, [r2, #0]
 800ca30:	4b87      	ldr	r3, [pc, #540]	; (800cc50 <HAL_RCC_OscConfig+0x2a4>)
 800ca32:	681b      	ldr	r3, [r3, #0]
 800ca34:	4a86      	ldr	r2, [pc, #536]	; (800cc50 <HAL_RCC_OscConfig+0x2a4>)
 800ca36:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800ca3a:	6013      	str	r3, [r2, #0]
 800ca3c:	e00b      	b.n	800ca56 <HAL_RCC_OscConfig+0xaa>
 800ca3e:	4b84      	ldr	r3, [pc, #528]	; (800cc50 <HAL_RCC_OscConfig+0x2a4>)
 800ca40:	681b      	ldr	r3, [r3, #0]
 800ca42:	4a83      	ldr	r2, [pc, #524]	; (800cc50 <HAL_RCC_OscConfig+0x2a4>)
 800ca44:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800ca48:	6013      	str	r3, [r2, #0]
 800ca4a:	4b81      	ldr	r3, [pc, #516]	; (800cc50 <HAL_RCC_OscConfig+0x2a4>)
 800ca4c:	681b      	ldr	r3, [r3, #0]
 800ca4e:	4a80      	ldr	r2, [pc, #512]	; (800cc50 <HAL_RCC_OscConfig+0x2a4>)
 800ca50:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800ca54:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800ca56:	687b      	ldr	r3, [r7, #4]
 800ca58:	685b      	ldr	r3, [r3, #4]
 800ca5a:	2b00      	cmp	r3, #0
 800ca5c:	d013      	beq.n	800ca86 <HAL_RCC_OscConfig+0xda>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ca5e:	f7fd f8e1 	bl	8009c24 <HAL_GetTick>
 800ca62:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800ca64:	e008      	b.n	800ca78 <HAL_RCC_OscConfig+0xcc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800ca66:	f7fd f8dd 	bl	8009c24 <HAL_GetTick>
 800ca6a:	4602      	mov	r2, r0
 800ca6c:	693b      	ldr	r3, [r7, #16]
 800ca6e:	1ad3      	subs	r3, r2, r3
 800ca70:	2b64      	cmp	r3, #100	; 0x64
 800ca72:	d901      	bls.n	800ca78 <HAL_RCC_OscConfig+0xcc>
          {
            return HAL_TIMEOUT;
 800ca74:	2303      	movs	r3, #3
 800ca76:	e1d0      	b.n	800ce1a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800ca78:	4b75      	ldr	r3, [pc, #468]	; (800cc50 <HAL_RCC_OscConfig+0x2a4>)
 800ca7a:	681b      	ldr	r3, [r3, #0]
 800ca7c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ca80:	2b00      	cmp	r3, #0
 800ca82:	d0f0      	beq.n	800ca66 <HAL_RCC_OscConfig+0xba>
 800ca84:	e014      	b.n	800cab0 <HAL_RCC_OscConfig+0x104>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ca86:	f7fd f8cd 	bl	8009c24 <HAL_GetTick>
 800ca8a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800ca8c:	e008      	b.n	800caa0 <HAL_RCC_OscConfig+0xf4>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800ca8e:	f7fd f8c9 	bl	8009c24 <HAL_GetTick>
 800ca92:	4602      	mov	r2, r0
 800ca94:	693b      	ldr	r3, [r7, #16]
 800ca96:	1ad3      	subs	r3, r2, r3
 800ca98:	2b64      	cmp	r3, #100	; 0x64
 800ca9a:	d901      	bls.n	800caa0 <HAL_RCC_OscConfig+0xf4>
          {
            return HAL_TIMEOUT;
 800ca9c:	2303      	movs	r3, #3
 800ca9e:	e1bc      	b.n	800ce1a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800caa0:	4b6b      	ldr	r3, [pc, #428]	; (800cc50 <HAL_RCC_OscConfig+0x2a4>)
 800caa2:	681b      	ldr	r3, [r3, #0]
 800caa4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800caa8:	2b00      	cmp	r3, #0
 800caaa:	d1f0      	bne.n	800ca8e <HAL_RCC_OscConfig+0xe2>
 800caac:	e000      	b.n	800cab0 <HAL_RCC_OscConfig+0x104>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800caae:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800cab0:	687b      	ldr	r3, [r7, #4]
 800cab2:	681b      	ldr	r3, [r3, #0]
 800cab4:	f003 0302 	and.w	r3, r3, #2
 800cab8:	2b00      	cmp	r3, #0
 800caba:	d063      	beq.n	800cb84 <HAL_RCC_OscConfig+0x1d8>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800cabc:	4b64      	ldr	r3, [pc, #400]	; (800cc50 <HAL_RCC_OscConfig+0x2a4>)
 800cabe:	689b      	ldr	r3, [r3, #8]
 800cac0:	f003 030c 	and.w	r3, r3, #12
 800cac4:	2b00      	cmp	r3, #0
 800cac6:	d00b      	beq.n	800cae0 <HAL_RCC_OscConfig+0x134>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800cac8:	4b61      	ldr	r3, [pc, #388]	; (800cc50 <HAL_RCC_OscConfig+0x2a4>)
 800caca:	689b      	ldr	r3, [r3, #8]
 800cacc:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800cad0:	2b08      	cmp	r3, #8
 800cad2:	d11c      	bne.n	800cb0e <HAL_RCC_OscConfig+0x162>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800cad4:	4b5e      	ldr	r3, [pc, #376]	; (800cc50 <HAL_RCC_OscConfig+0x2a4>)
 800cad6:	685b      	ldr	r3, [r3, #4]
 800cad8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800cadc:	2b00      	cmp	r3, #0
 800cade:	d116      	bne.n	800cb0e <HAL_RCC_OscConfig+0x162>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800cae0:	4b5b      	ldr	r3, [pc, #364]	; (800cc50 <HAL_RCC_OscConfig+0x2a4>)
 800cae2:	681b      	ldr	r3, [r3, #0]
 800cae4:	f003 0302 	and.w	r3, r3, #2
 800cae8:	2b00      	cmp	r3, #0
 800caea:	d005      	beq.n	800caf8 <HAL_RCC_OscConfig+0x14c>
 800caec:	687b      	ldr	r3, [r7, #4]
 800caee:	68db      	ldr	r3, [r3, #12]
 800caf0:	2b01      	cmp	r3, #1
 800caf2:	d001      	beq.n	800caf8 <HAL_RCC_OscConfig+0x14c>
      {
        return HAL_ERROR;
 800caf4:	2301      	movs	r3, #1
 800caf6:	e190      	b.n	800ce1a <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800caf8:	4b55      	ldr	r3, [pc, #340]	; (800cc50 <HAL_RCC_OscConfig+0x2a4>)
 800cafa:	681b      	ldr	r3, [r3, #0]
 800cafc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800cb00:	687b      	ldr	r3, [r7, #4]
 800cb02:	691b      	ldr	r3, [r3, #16]
 800cb04:	00db      	lsls	r3, r3, #3
 800cb06:	4952      	ldr	r1, [pc, #328]	; (800cc50 <HAL_RCC_OscConfig+0x2a4>)
 800cb08:	4313      	orrs	r3, r2
 800cb0a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800cb0c:	e03a      	b.n	800cb84 <HAL_RCC_OscConfig+0x1d8>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800cb0e:	687b      	ldr	r3, [r7, #4]
 800cb10:	68db      	ldr	r3, [r3, #12]
 800cb12:	2b00      	cmp	r3, #0
 800cb14:	d020      	beq.n	800cb58 <HAL_RCC_OscConfig+0x1ac>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800cb16:	4b4f      	ldr	r3, [pc, #316]	; (800cc54 <HAL_RCC_OscConfig+0x2a8>)
 800cb18:	2201      	movs	r2, #1
 800cb1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cb1c:	f7fd f882 	bl	8009c24 <HAL_GetTick>
 800cb20:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800cb22:	e008      	b.n	800cb36 <HAL_RCC_OscConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800cb24:	f7fd f87e 	bl	8009c24 <HAL_GetTick>
 800cb28:	4602      	mov	r2, r0
 800cb2a:	693b      	ldr	r3, [r7, #16]
 800cb2c:	1ad3      	subs	r3, r2, r3
 800cb2e:	2b02      	cmp	r3, #2
 800cb30:	d901      	bls.n	800cb36 <HAL_RCC_OscConfig+0x18a>
          {
            return HAL_TIMEOUT;
 800cb32:	2303      	movs	r3, #3
 800cb34:	e171      	b.n	800ce1a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800cb36:	4b46      	ldr	r3, [pc, #280]	; (800cc50 <HAL_RCC_OscConfig+0x2a4>)
 800cb38:	681b      	ldr	r3, [r3, #0]
 800cb3a:	f003 0302 	and.w	r3, r3, #2
 800cb3e:	2b00      	cmp	r3, #0
 800cb40:	d0f0      	beq.n	800cb24 <HAL_RCC_OscConfig+0x178>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800cb42:	4b43      	ldr	r3, [pc, #268]	; (800cc50 <HAL_RCC_OscConfig+0x2a4>)
 800cb44:	681b      	ldr	r3, [r3, #0]
 800cb46:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800cb4a:	687b      	ldr	r3, [r7, #4]
 800cb4c:	691b      	ldr	r3, [r3, #16]
 800cb4e:	00db      	lsls	r3, r3, #3
 800cb50:	493f      	ldr	r1, [pc, #252]	; (800cc50 <HAL_RCC_OscConfig+0x2a4>)
 800cb52:	4313      	orrs	r3, r2
 800cb54:	600b      	str	r3, [r1, #0]
 800cb56:	e015      	b.n	800cb84 <HAL_RCC_OscConfig+0x1d8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800cb58:	4b3e      	ldr	r3, [pc, #248]	; (800cc54 <HAL_RCC_OscConfig+0x2a8>)
 800cb5a:	2200      	movs	r2, #0
 800cb5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cb5e:	f7fd f861 	bl	8009c24 <HAL_GetTick>
 800cb62:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800cb64:	e008      	b.n	800cb78 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800cb66:	f7fd f85d 	bl	8009c24 <HAL_GetTick>
 800cb6a:	4602      	mov	r2, r0
 800cb6c:	693b      	ldr	r3, [r7, #16]
 800cb6e:	1ad3      	subs	r3, r2, r3
 800cb70:	2b02      	cmp	r3, #2
 800cb72:	d901      	bls.n	800cb78 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 800cb74:	2303      	movs	r3, #3
 800cb76:	e150      	b.n	800ce1a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800cb78:	4b35      	ldr	r3, [pc, #212]	; (800cc50 <HAL_RCC_OscConfig+0x2a4>)
 800cb7a:	681b      	ldr	r3, [r3, #0]
 800cb7c:	f003 0302 	and.w	r3, r3, #2
 800cb80:	2b00      	cmp	r3, #0
 800cb82:	d1f0      	bne.n	800cb66 <HAL_RCC_OscConfig+0x1ba>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800cb84:	687b      	ldr	r3, [r7, #4]
 800cb86:	681b      	ldr	r3, [r3, #0]
 800cb88:	f003 0308 	and.w	r3, r3, #8
 800cb8c:	2b00      	cmp	r3, #0
 800cb8e:	d030      	beq.n	800cbf2 <HAL_RCC_OscConfig+0x246>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800cb90:	687b      	ldr	r3, [r7, #4]
 800cb92:	695b      	ldr	r3, [r3, #20]
 800cb94:	2b00      	cmp	r3, #0
 800cb96:	d016      	beq.n	800cbc6 <HAL_RCC_OscConfig+0x21a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800cb98:	4b2f      	ldr	r3, [pc, #188]	; (800cc58 <HAL_RCC_OscConfig+0x2ac>)
 800cb9a:	2201      	movs	r2, #1
 800cb9c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800cb9e:	f7fd f841 	bl	8009c24 <HAL_GetTick>
 800cba2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800cba4:	e008      	b.n	800cbb8 <HAL_RCC_OscConfig+0x20c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800cba6:	f7fd f83d 	bl	8009c24 <HAL_GetTick>
 800cbaa:	4602      	mov	r2, r0
 800cbac:	693b      	ldr	r3, [r7, #16]
 800cbae:	1ad3      	subs	r3, r2, r3
 800cbb0:	2b02      	cmp	r3, #2
 800cbb2:	d901      	bls.n	800cbb8 <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_TIMEOUT;
 800cbb4:	2303      	movs	r3, #3
 800cbb6:	e130      	b.n	800ce1a <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800cbb8:	4b25      	ldr	r3, [pc, #148]	; (800cc50 <HAL_RCC_OscConfig+0x2a4>)
 800cbba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800cbbc:	f003 0302 	and.w	r3, r3, #2
 800cbc0:	2b00      	cmp	r3, #0
 800cbc2:	d0f0      	beq.n	800cba6 <HAL_RCC_OscConfig+0x1fa>
 800cbc4:	e015      	b.n	800cbf2 <HAL_RCC_OscConfig+0x246>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800cbc6:	4b24      	ldr	r3, [pc, #144]	; (800cc58 <HAL_RCC_OscConfig+0x2ac>)
 800cbc8:	2200      	movs	r2, #0
 800cbca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800cbcc:	f7fd f82a 	bl	8009c24 <HAL_GetTick>
 800cbd0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800cbd2:	e008      	b.n	800cbe6 <HAL_RCC_OscConfig+0x23a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800cbd4:	f7fd f826 	bl	8009c24 <HAL_GetTick>
 800cbd8:	4602      	mov	r2, r0
 800cbda:	693b      	ldr	r3, [r7, #16]
 800cbdc:	1ad3      	subs	r3, r2, r3
 800cbde:	2b02      	cmp	r3, #2
 800cbe0:	d901      	bls.n	800cbe6 <HAL_RCC_OscConfig+0x23a>
        {
          return HAL_TIMEOUT;
 800cbe2:	2303      	movs	r3, #3
 800cbe4:	e119      	b.n	800ce1a <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800cbe6:	4b1a      	ldr	r3, [pc, #104]	; (800cc50 <HAL_RCC_OscConfig+0x2a4>)
 800cbe8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800cbea:	f003 0302 	and.w	r3, r3, #2
 800cbee:	2b00      	cmp	r3, #0
 800cbf0:	d1f0      	bne.n	800cbd4 <HAL_RCC_OscConfig+0x228>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800cbf2:	687b      	ldr	r3, [r7, #4]
 800cbf4:	681b      	ldr	r3, [r3, #0]
 800cbf6:	f003 0304 	and.w	r3, r3, #4
 800cbfa:	2b00      	cmp	r3, #0
 800cbfc:	f000 809f 	beq.w	800cd3e <HAL_RCC_OscConfig+0x392>
  {
    FlagStatus       pwrclkchanged = RESET;
 800cc00:	2300      	movs	r3, #0
 800cc02:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800cc04:	4b12      	ldr	r3, [pc, #72]	; (800cc50 <HAL_RCC_OscConfig+0x2a4>)
 800cc06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cc08:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800cc0c:	2b00      	cmp	r3, #0
 800cc0e:	d10f      	bne.n	800cc30 <HAL_RCC_OscConfig+0x284>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800cc10:	2300      	movs	r3, #0
 800cc12:	60fb      	str	r3, [r7, #12]
 800cc14:	4b0e      	ldr	r3, [pc, #56]	; (800cc50 <HAL_RCC_OscConfig+0x2a4>)
 800cc16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cc18:	4a0d      	ldr	r2, [pc, #52]	; (800cc50 <HAL_RCC_OscConfig+0x2a4>)
 800cc1a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800cc1e:	6413      	str	r3, [r2, #64]	; 0x40
 800cc20:	4b0b      	ldr	r3, [pc, #44]	; (800cc50 <HAL_RCC_OscConfig+0x2a4>)
 800cc22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cc24:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800cc28:	60fb      	str	r3, [r7, #12]
 800cc2a:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800cc2c:	2301      	movs	r3, #1
 800cc2e:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800cc30:	4b0a      	ldr	r3, [pc, #40]	; (800cc5c <HAL_RCC_OscConfig+0x2b0>)
 800cc32:	681b      	ldr	r3, [r3, #0]
 800cc34:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cc38:	2b00      	cmp	r3, #0
 800cc3a:	d120      	bne.n	800cc7e <HAL_RCC_OscConfig+0x2d2>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800cc3c:	4b07      	ldr	r3, [pc, #28]	; (800cc5c <HAL_RCC_OscConfig+0x2b0>)
 800cc3e:	681b      	ldr	r3, [r3, #0]
 800cc40:	4a06      	ldr	r2, [pc, #24]	; (800cc5c <HAL_RCC_OscConfig+0x2b0>)
 800cc42:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800cc46:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800cc48:	f7fc ffec 	bl	8009c24 <HAL_GetTick>
 800cc4c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800cc4e:	e010      	b.n	800cc72 <HAL_RCC_OscConfig+0x2c6>
 800cc50:	40023800 	.word	0x40023800
 800cc54:	42470000 	.word	0x42470000
 800cc58:	42470e80 	.word	0x42470e80
 800cc5c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800cc60:	f7fc ffe0 	bl	8009c24 <HAL_GetTick>
 800cc64:	4602      	mov	r2, r0
 800cc66:	693b      	ldr	r3, [r7, #16]
 800cc68:	1ad3      	subs	r3, r2, r3
 800cc6a:	2b02      	cmp	r3, #2
 800cc6c:	d901      	bls.n	800cc72 <HAL_RCC_OscConfig+0x2c6>
        {
          return HAL_TIMEOUT;
 800cc6e:	2303      	movs	r3, #3
 800cc70:	e0d3      	b.n	800ce1a <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800cc72:	4b6c      	ldr	r3, [pc, #432]	; (800ce24 <HAL_RCC_OscConfig+0x478>)
 800cc74:	681b      	ldr	r3, [r3, #0]
 800cc76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cc7a:	2b00      	cmp	r3, #0
 800cc7c:	d0f0      	beq.n	800cc60 <HAL_RCC_OscConfig+0x2b4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800cc7e:	687b      	ldr	r3, [r7, #4]
 800cc80:	689b      	ldr	r3, [r3, #8]
 800cc82:	2b01      	cmp	r3, #1
 800cc84:	d106      	bne.n	800cc94 <HAL_RCC_OscConfig+0x2e8>
 800cc86:	4b68      	ldr	r3, [pc, #416]	; (800ce28 <HAL_RCC_OscConfig+0x47c>)
 800cc88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cc8a:	4a67      	ldr	r2, [pc, #412]	; (800ce28 <HAL_RCC_OscConfig+0x47c>)
 800cc8c:	f043 0301 	orr.w	r3, r3, #1
 800cc90:	6713      	str	r3, [r2, #112]	; 0x70
 800cc92:	e01c      	b.n	800ccce <HAL_RCC_OscConfig+0x322>
 800cc94:	687b      	ldr	r3, [r7, #4]
 800cc96:	689b      	ldr	r3, [r3, #8]
 800cc98:	2b05      	cmp	r3, #5
 800cc9a:	d10c      	bne.n	800ccb6 <HAL_RCC_OscConfig+0x30a>
 800cc9c:	4b62      	ldr	r3, [pc, #392]	; (800ce28 <HAL_RCC_OscConfig+0x47c>)
 800cc9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cca0:	4a61      	ldr	r2, [pc, #388]	; (800ce28 <HAL_RCC_OscConfig+0x47c>)
 800cca2:	f043 0304 	orr.w	r3, r3, #4
 800cca6:	6713      	str	r3, [r2, #112]	; 0x70
 800cca8:	4b5f      	ldr	r3, [pc, #380]	; (800ce28 <HAL_RCC_OscConfig+0x47c>)
 800ccaa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ccac:	4a5e      	ldr	r2, [pc, #376]	; (800ce28 <HAL_RCC_OscConfig+0x47c>)
 800ccae:	f043 0301 	orr.w	r3, r3, #1
 800ccb2:	6713      	str	r3, [r2, #112]	; 0x70
 800ccb4:	e00b      	b.n	800ccce <HAL_RCC_OscConfig+0x322>
 800ccb6:	4b5c      	ldr	r3, [pc, #368]	; (800ce28 <HAL_RCC_OscConfig+0x47c>)
 800ccb8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ccba:	4a5b      	ldr	r2, [pc, #364]	; (800ce28 <HAL_RCC_OscConfig+0x47c>)
 800ccbc:	f023 0301 	bic.w	r3, r3, #1
 800ccc0:	6713      	str	r3, [r2, #112]	; 0x70
 800ccc2:	4b59      	ldr	r3, [pc, #356]	; (800ce28 <HAL_RCC_OscConfig+0x47c>)
 800ccc4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ccc6:	4a58      	ldr	r2, [pc, #352]	; (800ce28 <HAL_RCC_OscConfig+0x47c>)
 800ccc8:	f023 0304 	bic.w	r3, r3, #4
 800cccc:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800ccce:	687b      	ldr	r3, [r7, #4]
 800ccd0:	689b      	ldr	r3, [r3, #8]
 800ccd2:	2b00      	cmp	r3, #0
 800ccd4:	d015      	beq.n	800cd02 <HAL_RCC_OscConfig+0x356>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ccd6:	f7fc ffa5 	bl	8009c24 <HAL_GetTick>
 800ccda:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800ccdc:	e00a      	b.n	800ccf4 <HAL_RCC_OscConfig+0x348>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800ccde:	f7fc ffa1 	bl	8009c24 <HAL_GetTick>
 800cce2:	4602      	mov	r2, r0
 800cce4:	693b      	ldr	r3, [r7, #16]
 800cce6:	1ad3      	subs	r3, r2, r3
 800cce8:	f241 3288 	movw	r2, #5000	; 0x1388
 800ccec:	4293      	cmp	r3, r2
 800ccee:	d901      	bls.n	800ccf4 <HAL_RCC_OscConfig+0x348>
        {
          return HAL_TIMEOUT;
 800ccf0:	2303      	movs	r3, #3
 800ccf2:	e092      	b.n	800ce1a <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800ccf4:	4b4c      	ldr	r3, [pc, #304]	; (800ce28 <HAL_RCC_OscConfig+0x47c>)
 800ccf6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ccf8:	f003 0302 	and.w	r3, r3, #2
 800ccfc:	2b00      	cmp	r3, #0
 800ccfe:	d0ee      	beq.n	800ccde <HAL_RCC_OscConfig+0x332>
 800cd00:	e014      	b.n	800cd2c <HAL_RCC_OscConfig+0x380>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800cd02:	f7fc ff8f 	bl	8009c24 <HAL_GetTick>
 800cd06:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800cd08:	e00a      	b.n	800cd20 <HAL_RCC_OscConfig+0x374>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800cd0a:	f7fc ff8b 	bl	8009c24 <HAL_GetTick>
 800cd0e:	4602      	mov	r2, r0
 800cd10:	693b      	ldr	r3, [r7, #16]
 800cd12:	1ad3      	subs	r3, r2, r3
 800cd14:	f241 3288 	movw	r2, #5000	; 0x1388
 800cd18:	4293      	cmp	r3, r2
 800cd1a:	d901      	bls.n	800cd20 <HAL_RCC_OscConfig+0x374>
        {
          return HAL_TIMEOUT;
 800cd1c:	2303      	movs	r3, #3
 800cd1e:	e07c      	b.n	800ce1a <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800cd20:	4b41      	ldr	r3, [pc, #260]	; (800ce28 <HAL_RCC_OscConfig+0x47c>)
 800cd22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cd24:	f003 0302 	and.w	r3, r3, #2
 800cd28:	2b00      	cmp	r3, #0
 800cd2a:	d1ee      	bne.n	800cd0a <HAL_RCC_OscConfig+0x35e>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800cd2c:	7dfb      	ldrb	r3, [r7, #23]
 800cd2e:	2b01      	cmp	r3, #1
 800cd30:	d105      	bne.n	800cd3e <HAL_RCC_OscConfig+0x392>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800cd32:	4b3d      	ldr	r3, [pc, #244]	; (800ce28 <HAL_RCC_OscConfig+0x47c>)
 800cd34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cd36:	4a3c      	ldr	r2, [pc, #240]	; (800ce28 <HAL_RCC_OscConfig+0x47c>)
 800cd38:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800cd3c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800cd3e:	687b      	ldr	r3, [r7, #4]
 800cd40:	699b      	ldr	r3, [r3, #24]
 800cd42:	2b00      	cmp	r3, #0
 800cd44:	d068      	beq.n	800ce18 <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800cd46:	4b38      	ldr	r3, [pc, #224]	; (800ce28 <HAL_RCC_OscConfig+0x47c>)
 800cd48:	689b      	ldr	r3, [r3, #8]
 800cd4a:	f003 030c 	and.w	r3, r3, #12
 800cd4e:	2b08      	cmp	r3, #8
 800cd50:	d060      	beq.n	800ce14 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800cd52:	687b      	ldr	r3, [r7, #4]
 800cd54:	699b      	ldr	r3, [r3, #24]
 800cd56:	2b02      	cmp	r3, #2
 800cd58:	d145      	bne.n	800cde6 <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800cd5a:	4b34      	ldr	r3, [pc, #208]	; (800ce2c <HAL_RCC_OscConfig+0x480>)
 800cd5c:	2200      	movs	r2, #0
 800cd5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cd60:	f7fc ff60 	bl	8009c24 <HAL_GetTick>
 800cd64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800cd66:	e008      	b.n	800cd7a <HAL_RCC_OscConfig+0x3ce>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800cd68:	f7fc ff5c 	bl	8009c24 <HAL_GetTick>
 800cd6c:	4602      	mov	r2, r0
 800cd6e:	693b      	ldr	r3, [r7, #16]
 800cd70:	1ad3      	subs	r3, r2, r3
 800cd72:	2b02      	cmp	r3, #2
 800cd74:	d901      	bls.n	800cd7a <HAL_RCC_OscConfig+0x3ce>
          {
            return HAL_TIMEOUT;
 800cd76:	2303      	movs	r3, #3
 800cd78:	e04f      	b.n	800ce1a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800cd7a:	4b2b      	ldr	r3, [pc, #172]	; (800ce28 <HAL_RCC_OscConfig+0x47c>)
 800cd7c:	681b      	ldr	r3, [r3, #0]
 800cd7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800cd82:	2b00      	cmp	r3, #0
 800cd84:	d1f0      	bne.n	800cd68 <HAL_RCC_OscConfig+0x3bc>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800cd86:	687b      	ldr	r3, [r7, #4]
 800cd88:	69da      	ldr	r2, [r3, #28]
 800cd8a:	687b      	ldr	r3, [r7, #4]
 800cd8c:	6a1b      	ldr	r3, [r3, #32]
 800cd8e:	431a      	orrs	r2, r3
 800cd90:	687b      	ldr	r3, [r7, #4]
 800cd92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cd94:	019b      	lsls	r3, r3, #6
 800cd96:	431a      	orrs	r2, r3
 800cd98:	687b      	ldr	r3, [r7, #4]
 800cd9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cd9c:	085b      	lsrs	r3, r3, #1
 800cd9e:	3b01      	subs	r3, #1
 800cda0:	041b      	lsls	r3, r3, #16
 800cda2:	431a      	orrs	r2, r3
 800cda4:	687b      	ldr	r3, [r7, #4]
 800cda6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cda8:	061b      	lsls	r3, r3, #24
 800cdaa:	431a      	orrs	r2, r3
 800cdac:	687b      	ldr	r3, [r7, #4]
 800cdae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cdb0:	071b      	lsls	r3, r3, #28
 800cdb2:	491d      	ldr	r1, [pc, #116]	; (800ce28 <HAL_RCC_OscConfig+0x47c>)
 800cdb4:	4313      	orrs	r3, r2
 800cdb6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800cdb8:	4b1c      	ldr	r3, [pc, #112]	; (800ce2c <HAL_RCC_OscConfig+0x480>)
 800cdba:	2201      	movs	r2, #1
 800cdbc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cdbe:	f7fc ff31 	bl	8009c24 <HAL_GetTick>
 800cdc2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800cdc4:	e008      	b.n	800cdd8 <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800cdc6:	f7fc ff2d 	bl	8009c24 <HAL_GetTick>
 800cdca:	4602      	mov	r2, r0
 800cdcc:	693b      	ldr	r3, [r7, #16]
 800cdce:	1ad3      	subs	r3, r2, r3
 800cdd0:	2b02      	cmp	r3, #2
 800cdd2:	d901      	bls.n	800cdd8 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 800cdd4:	2303      	movs	r3, #3
 800cdd6:	e020      	b.n	800ce1a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800cdd8:	4b13      	ldr	r3, [pc, #76]	; (800ce28 <HAL_RCC_OscConfig+0x47c>)
 800cdda:	681b      	ldr	r3, [r3, #0]
 800cddc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800cde0:	2b00      	cmp	r3, #0
 800cde2:	d0f0      	beq.n	800cdc6 <HAL_RCC_OscConfig+0x41a>
 800cde4:	e018      	b.n	800ce18 <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800cde6:	4b11      	ldr	r3, [pc, #68]	; (800ce2c <HAL_RCC_OscConfig+0x480>)
 800cde8:	2200      	movs	r2, #0
 800cdea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cdec:	f7fc ff1a 	bl	8009c24 <HAL_GetTick>
 800cdf0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800cdf2:	e008      	b.n	800ce06 <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800cdf4:	f7fc ff16 	bl	8009c24 <HAL_GetTick>
 800cdf8:	4602      	mov	r2, r0
 800cdfa:	693b      	ldr	r3, [r7, #16]
 800cdfc:	1ad3      	subs	r3, r2, r3
 800cdfe:	2b02      	cmp	r3, #2
 800ce00:	d901      	bls.n	800ce06 <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 800ce02:	2303      	movs	r3, #3
 800ce04:	e009      	b.n	800ce1a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800ce06:	4b08      	ldr	r3, [pc, #32]	; (800ce28 <HAL_RCC_OscConfig+0x47c>)
 800ce08:	681b      	ldr	r3, [r3, #0]
 800ce0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ce0e:	2b00      	cmp	r3, #0
 800ce10:	d1f0      	bne.n	800cdf4 <HAL_RCC_OscConfig+0x448>
 800ce12:	e001      	b.n	800ce18 <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800ce14:	2301      	movs	r3, #1
 800ce16:	e000      	b.n	800ce1a <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 800ce18:	2300      	movs	r3, #0
}
 800ce1a:	4618      	mov	r0, r3
 800ce1c:	3718      	adds	r7, #24
 800ce1e:	46bd      	mov	sp, r7
 800ce20:	bd80      	pop	{r7, pc}
 800ce22:	bf00      	nop
 800ce24:	40007000 	.word	0x40007000
 800ce28:	40023800 	.word	0x40023800
 800ce2c:	42470060 	.word	0x42470060

0800ce30 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800ce30:	b580      	push	{r7, lr}
 800ce32:	b082      	sub	sp, #8
 800ce34:	af00      	add	r7, sp, #0
 800ce36:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 800ce38:	687b      	ldr	r3, [r7, #4]
 800ce3a:	2b00      	cmp	r3, #0
 800ce3c:	d101      	bne.n	800ce42 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800ce3e:	2301      	movs	r3, #1
 800ce40:	e022      	b.n	800ce88 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 800ce42:	687b      	ldr	r3, [r7, #4]
 800ce44:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800ce48:	b2db      	uxtb	r3, r3
 800ce4a:	2b00      	cmp	r3, #0
 800ce4c:	d105      	bne.n	800ce5a <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800ce4e:	687b      	ldr	r3, [r7, #4]
 800ce50:	2200      	movs	r2, #0
 800ce52:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800ce54:	6878      	ldr	r0, [r7, #4]
 800ce56:	f7fa fa03 	bl	8007260 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800ce5a:	687b      	ldr	r3, [r7, #4]
 800ce5c:	2203      	movs	r2, #3
 800ce5e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800ce62:	6878      	ldr	r0, [r7, #4]
 800ce64:	f000 f814 	bl	800ce90 <HAL_SD_InitCard>
 800ce68:	4603      	mov	r3, r0
 800ce6a:	2b00      	cmp	r3, #0
 800ce6c:	d001      	beq.n	800ce72 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800ce6e:	2301      	movs	r3, #1
 800ce70:	e00a      	b.n	800ce88 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800ce72:	687b      	ldr	r3, [r7, #4]
 800ce74:	2200      	movs	r2, #0
 800ce76:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800ce78:	687b      	ldr	r3, [r7, #4]
 800ce7a:	2200      	movs	r2, #0
 800ce7c:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800ce7e:	687b      	ldr	r3, [r7, #4]
 800ce80:	2201      	movs	r2, #1
 800ce82:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800ce86:	2300      	movs	r3, #0
}
 800ce88:	4618      	mov	r0, r3
 800ce8a:	3708      	adds	r7, #8
 800ce8c:	46bd      	mov	sp, r7
 800ce8e:	bd80      	pop	{r7, pc}

0800ce90 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800ce90:	b5b0      	push	{r4, r5, r7, lr}
 800ce92:	b08e      	sub	sp, #56	; 0x38
 800ce94:	af04      	add	r7, sp, #16
 800ce96:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 800ce98:	2300      	movs	r3, #0
 800ce9a:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 800ce9c:	2300      	movs	r3, #0
 800ce9e:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 800cea0:	2300      	movs	r3, #0
 800cea2:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 800cea4:	2300      	movs	r3, #0
 800cea6:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 800cea8:	2300      	movs	r3, #0
 800ceaa:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 800ceac:	2376      	movs	r3, #118	; 0x76
 800ceae:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 800ceb0:	687b      	ldr	r3, [r7, #4]
 800ceb2:	681d      	ldr	r5, [r3, #0]
 800ceb4:	466c      	mov	r4, sp
 800ceb6:	f107 0314 	add.w	r3, r7, #20
 800ceba:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800cebe:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800cec2:	f107 0308 	add.w	r3, r7, #8
 800cec6:	cb0e      	ldmia	r3, {r1, r2, r3}
 800cec8:	4628      	mov	r0, r5
 800ceca:	f003 fa87 	bl	80103dc <SDIO_Init>
 800cece:	4603      	mov	r3, r0
 800ced0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 800ced4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ced8:	2b00      	cmp	r3, #0
 800ceda:	d001      	beq.n	800cee0 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 800cedc:	2301      	movs	r3, #1
 800cede:	e031      	b.n	800cf44 <HAL_SD_InitCard+0xb4>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 800cee0:	4b1a      	ldr	r3, [pc, #104]	; (800cf4c <HAL_SD_InitCard+0xbc>)
 800cee2:	2200      	movs	r2, #0
 800cee4:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 800cee6:	687b      	ldr	r3, [r7, #4]
 800cee8:	681b      	ldr	r3, [r3, #0]
 800ceea:	4618      	mov	r0, r3
 800ceec:	f003 fabf 	bl	801046e <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 800cef0:	4b16      	ldr	r3, [pc, #88]	; (800cf4c <HAL_SD_InitCard+0xbc>)
 800cef2:	2201      	movs	r2, #1
 800cef4:	601a      	str	r2, [r3, #0]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800cef6:	6878      	ldr	r0, [r7, #4]
 800cef8:	f000 ffc6 	bl	800de88 <SD_PowerON>
 800cefc:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800cefe:	6a3b      	ldr	r3, [r7, #32]
 800cf00:	2b00      	cmp	r3, #0
 800cf02:	d00b      	beq.n	800cf1c <HAL_SD_InitCard+0x8c>
  {
    hsd->State = HAL_SD_STATE_READY;
 800cf04:	687b      	ldr	r3, [r7, #4]
 800cf06:	2201      	movs	r2, #1
 800cf08:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800cf0c:	687b      	ldr	r3, [r7, #4]
 800cf0e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800cf10:	6a3b      	ldr	r3, [r7, #32]
 800cf12:	431a      	orrs	r2, r3
 800cf14:	687b      	ldr	r3, [r7, #4]
 800cf16:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800cf18:	2301      	movs	r3, #1
 800cf1a:	e013      	b.n	800cf44 <HAL_SD_InitCard+0xb4>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800cf1c:	6878      	ldr	r0, [r7, #4]
 800cf1e:	f000 fee5 	bl	800dcec <SD_InitCard>
 800cf22:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800cf24:	6a3b      	ldr	r3, [r7, #32]
 800cf26:	2b00      	cmp	r3, #0
 800cf28:	d00b      	beq.n	800cf42 <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 800cf2a:	687b      	ldr	r3, [r7, #4]
 800cf2c:	2201      	movs	r2, #1
 800cf2e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800cf32:	687b      	ldr	r3, [r7, #4]
 800cf34:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800cf36:	6a3b      	ldr	r3, [r7, #32]
 800cf38:	431a      	orrs	r2, r3
 800cf3a:	687b      	ldr	r3, [r7, #4]
 800cf3c:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800cf3e:	2301      	movs	r3, #1
 800cf40:	e000      	b.n	800cf44 <HAL_SD_InitCard+0xb4>
  }

  return HAL_OK;
 800cf42:	2300      	movs	r3, #0
}
 800cf44:	4618      	mov	r0, r3
 800cf46:	3728      	adds	r7, #40	; 0x28
 800cf48:	46bd      	mov	sp, r7
 800cf4a:	bdb0      	pop	{r4, r5, r7, pc}
 800cf4c:	422580a0 	.word	0x422580a0

0800cf50 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800cf50:	b580      	push	{r7, lr}
 800cf52:	b08c      	sub	sp, #48	; 0x30
 800cf54:	af00      	add	r7, sp, #0
 800cf56:	60f8      	str	r0, [r7, #12]
 800cf58:	60b9      	str	r1, [r7, #8]
 800cf5a:	607a      	str	r2, [r7, #4]
 800cf5c:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800cf5e:	687b      	ldr	r3, [r7, #4]
 800cf60:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 800cf62:	68bb      	ldr	r3, [r7, #8]
 800cf64:	2b00      	cmp	r3, #0
 800cf66:	d107      	bne.n	800cf78 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800cf68:	68fb      	ldr	r3, [r7, #12]
 800cf6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cf6c:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800cf70:	68fb      	ldr	r3, [r7, #12]
 800cf72:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800cf74:	2301      	movs	r3, #1
 800cf76:	e0c7      	b.n	800d108 <HAL_SD_ReadBlocks_DMA+0x1b8>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800cf78:	68fb      	ldr	r3, [r7, #12]
 800cf7a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800cf7e:	b2db      	uxtb	r3, r3
 800cf80:	2b01      	cmp	r3, #1
 800cf82:	f040 80c0 	bne.w	800d106 <HAL_SD_ReadBlocks_DMA+0x1b6>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800cf86:	68fb      	ldr	r3, [r7, #12]
 800cf88:	2200      	movs	r2, #0
 800cf8a:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800cf8c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800cf8e:	683b      	ldr	r3, [r7, #0]
 800cf90:	441a      	add	r2, r3
 800cf92:	68fb      	ldr	r3, [r7, #12]
 800cf94:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800cf96:	429a      	cmp	r2, r3
 800cf98:	d907      	bls.n	800cfaa <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800cf9a:	68fb      	ldr	r3, [r7, #12]
 800cf9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cf9e:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800cfa2:	68fb      	ldr	r3, [r7, #12]
 800cfa4:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800cfa6:	2301      	movs	r3, #1
 800cfa8:	e0ae      	b.n	800d108 <HAL_SD_ReadBlocks_DMA+0x1b8>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800cfaa:	68fb      	ldr	r3, [r7, #12]
 800cfac:	2203      	movs	r2, #3
 800cfae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800cfb2:	68fb      	ldr	r3, [r7, #12]
 800cfb4:	681b      	ldr	r3, [r3, #0]
 800cfb6:	2200      	movs	r2, #0
 800cfb8:	62da      	str	r2, [r3, #44]	; 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 800cfba:	68fb      	ldr	r3, [r7, #12]
 800cfbc:	681b      	ldr	r3, [r3, #0]
 800cfbe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800cfc0:	68fb      	ldr	r3, [r7, #12]
 800cfc2:	681b      	ldr	r3, [r3, #0]
 800cfc4:	f442 7295 	orr.w	r2, r2, #298	; 0x12a
 800cfc8:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 800cfca:	68fb      	ldr	r3, [r7, #12]
 800cfcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cfce:	4a50      	ldr	r2, [pc, #320]	; (800d110 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 800cfd0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 800cfd2:	68fb      	ldr	r3, [r7, #12]
 800cfd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cfd6:	4a4f      	ldr	r2, [pc, #316]	; (800d114 <HAL_SD_ReadBlocks_DMA+0x1c4>)
 800cfd8:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 800cfda:	68fb      	ldr	r3, [r7, #12]
 800cfdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cfde:	2200      	movs	r2, #0
 800cfe0:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800cfe2:	68fb      	ldr	r3, [r7, #12]
 800cfe4:	6c18      	ldr	r0, [r3, #64]	; 0x40
 800cfe6:	68fb      	ldr	r3, [r7, #12]
 800cfe8:	681b      	ldr	r3, [r3, #0]
 800cfea:	3380      	adds	r3, #128	; 0x80
 800cfec:	4619      	mov	r1, r3
 800cfee:	68ba      	ldr	r2, [r7, #8]
 800cff0:	683b      	ldr	r3, [r7, #0]
 800cff2:	025b      	lsls	r3, r3, #9
 800cff4:	089b      	lsrs	r3, r3, #2
 800cff6:	f7fd fc07 	bl	800a808 <HAL_DMA_Start_IT>
 800cffa:	4603      	mov	r3, r0
 800cffc:	2b00      	cmp	r3, #0
 800cffe:	d017      	beq.n	800d030 <HAL_SD_ReadBlocks_DMA+0xe0>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 800d000:	68fb      	ldr	r3, [r7, #12]
 800d002:	681b      	ldr	r3, [r3, #0]
 800d004:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800d006:	68fb      	ldr	r3, [r7, #12]
 800d008:	681b      	ldr	r3, [r3, #0]
 800d00a:	f422 7295 	bic.w	r2, r2, #298	; 0x12a
 800d00e:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800d010:	68fb      	ldr	r3, [r7, #12]
 800d012:	681b      	ldr	r3, [r3, #0]
 800d014:	4a40      	ldr	r2, [pc, #256]	; (800d118 <HAL_SD_ReadBlocks_DMA+0x1c8>)
 800d016:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800d018:	68fb      	ldr	r3, [r7, #12]
 800d01a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d01c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800d020:	68fb      	ldr	r3, [r7, #12]
 800d022:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800d024:	68fb      	ldr	r3, [r7, #12]
 800d026:	2201      	movs	r2, #1
 800d028:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800d02c:	2301      	movs	r3, #1
 800d02e:	e06b      	b.n	800d108 <HAL_SD_ReadBlocks_DMA+0x1b8>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 800d030:	4b3a      	ldr	r3, [pc, #232]	; (800d11c <HAL_SD_ReadBlocks_DMA+0x1cc>)
 800d032:	2201      	movs	r2, #1
 800d034:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800d036:	68fb      	ldr	r3, [r7, #12]
 800d038:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d03a:	2b01      	cmp	r3, #1
 800d03c:	d002      	beq.n	800d044 <HAL_SD_ReadBlocks_DMA+0xf4>
      {
        add *= 512U;
 800d03e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d040:	025b      	lsls	r3, r3, #9
 800d042:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      /* Set Block Size for Card */
      errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800d044:	68fb      	ldr	r3, [r7, #12]
 800d046:	681b      	ldr	r3, [r3, #0]
 800d048:	f44f 7100 	mov.w	r1, #512	; 0x200
 800d04c:	4618      	mov	r0, r3
 800d04e:	f003 faa1 	bl	8010594 <SDMMC_CmdBlockLength>
 800d052:	62f8      	str	r0, [r7, #44]	; 0x2c
      if(errorstate != HAL_SD_ERROR_NONE)
 800d054:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d056:	2b00      	cmp	r3, #0
 800d058:	d00f      	beq.n	800d07a <HAL_SD_ReadBlocks_DMA+0x12a>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800d05a:	68fb      	ldr	r3, [r7, #12]
 800d05c:	681b      	ldr	r3, [r3, #0]
 800d05e:	4a2e      	ldr	r2, [pc, #184]	; (800d118 <HAL_SD_ReadBlocks_DMA+0x1c8>)
 800d060:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 800d062:	68fb      	ldr	r3, [r7, #12]
 800d064:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d066:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d068:	431a      	orrs	r2, r3
 800d06a:	68fb      	ldr	r3, [r7, #12]
 800d06c:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800d06e:	68fb      	ldr	r3, [r7, #12]
 800d070:	2201      	movs	r2, #1
 800d072:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        return HAL_ERROR;
 800d076:	2301      	movs	r3, #1
 800d078:	e046      	b.n	800d108 <HAL_SD_ReadBlocks_DMA+0x1b8>
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800d07a:	f04f 33ff 	mov.w	r3, #4294967295
 800d07e:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800d080:	683b      	ldr	r3, [r7, #0]
 800d082:	025b      	lsls	r3, r3, #9
 800d084:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800d086:	2390      	movs	r3, #144	; 0x90
 800d088:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800d08a:	2302      	movs	r3, #2
 800d08c:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800d08e:	2300      	movs	r3, #0
 800d090:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 800d092:	2301      	movs	r3, #1
 800d094:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 800d096:	68fb      	ldr	r3, [r7, #12]
 800d098:	681b      	ldr	r3, [r3, #0]
 800d09a:	f107 0210 	add.w	r2, r7, #16
 800d09e:	4611      	mov	r1, r2
 800d0a0:	4618      	mov	r0, r3
 800d0a2:	f003 fa4b 	bl	801053c <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 800d0a6:	683b      	ldr	r3, [r7, #0]
 800d0a8:	2b01      	cmp	r3, #1
 800d0aa:	d90a      	bls.n	800d0c2 <HAL_SD_ReadBlocks_DMA+0x172>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800d0ac:	68fb      	ldr	r3, [r7, #12]
 800d0ae:	2282      	movs	r2, #130	; 0x82
 800d0b0:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800d0b2:	68fb      	ldr	r3, [r7, #12]
 800d0b4:	681b      	ldr	r3, [r3, #0]
 800d0b6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800d0b8:	4618      	mov	r0, r3
 800d0ba:	f003 faaf 	bl	801061c <SDMMC_CmdReadMultiBlock>
 800d0be:	62f8      	str	r0, [r7, #44]	; 0x2c
 800d0c0:	e009      	b.n	800d0d6 <HAL_SD_ReadBlocks_DMA+0x186>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800d0c2:	68fb      	ldr	r3, [r7, #12]
 800d0c4:	2281      	movs	r2, #129	; 0x81
 800d0c6:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800d0c8:	68fb      	ldr	r3, [r7, #12]
 800d0ca:	681b      	ldr	r3, [r3, #0]
 800d0cc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800d0ce:	4618      	mov	r0, r3
 800d0d0:	f003 fa82 	bl	80105d8 <SDMMC_CmdReadSingleBlock>
 800d0d4:	62f8      	str	r0, [r7, #44]	; 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 800d0d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d0d8:	2b00      	cmp	r3, #0
 800d0da:	d012      	beq.n	800d102 <HAL_SD_ReadBlocks_DMA+0x1b2>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800d0dc:	68fb      	ldr	r3, [r7, #12]
 800d0de:	681b      	ldr	r3, [r3, #0]
 800d0e0:	4a0d      	ldr	r2, [pc, #52]	; (800d118 <HAL_SD_ReadBlocks_DMA+0x1c8>)
 800d0e2:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 800d0e4:	68fb      	ldr	r3, [r7, #12]
 800d0e6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d0e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d0ea:	431a      	orrs	r2, r3
 800d0ec:	68fb      	ldr	r3, [r7, #12]
 800d0ee:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800d0f0:	68fb      	ldr	r3, [r7, #12]
 800d0f2:	2201      	movs	r2, #1
 800d0f4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800d0f8:	68fb      	ldr	r3, [r7, #12]
 800d0fa:	2200      	movs	r2, #0
 800d0fc:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 800d0fe:	2301      	movs	r3, #1
 800d100:	e002      	b.n	800d108 <HAL_SD_ReadBlocks_DMA+0x1b8>
      }

      return HAL_OK;
 800d102:	2300      	movs	r3, #0
 800d104:	e000      	b.n	800d108 <HAL_SD_ReadBlocks_DMA+0x1b8>
    }
  }
  else
  {
    return HAL_BUSY;
 800d106:	2302      	movs	r3, #2
  }
}
 800d108:	4618      	mov	r0, r3
 800d10a:	3730      	adds	r7, #48	; 0x30
 800d10c:	46bd      	mov	sp, r7
 800d10e:	bd80      	pop	{r7, pc}
 800d110:	0800dafb 	.word	0x0800dafb
 800d114:	0800db6d 	.word	0x0800db6d
 800d118:	004005ff 	.word	0x004005ff
 800d11c:	4225858c 	.word	0x4225858c

0800d120 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800d120:	b580      	push	{r7, lr}
 800d122:	b08c      	sub	sp, #48	; 0x30
 800d124:	af00      	add	r7, sp, #0
 800d126:	60f8      	str	r0, [r7, #12]
 800d128:	60b9      	str	r1, [r7, #8]
 800d12a:	607a      	str	r2, [r7, #4]
 800d12c:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800d12e:	687b      	ldr	r3, [r7, #4]
 800d130:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 800d132:	68bb      	ldr	r3, [r7, #8]
 800d134:	2b00      	cmp	r3, #0
 800d136:	d107      	bne.n	800d148 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800d138:	68fb      	ldr	r3, [r7, #12]
 800d13a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d13c:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800d140:	68fb      	ldr	r3, [r7, #12]
 800d142:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800d144:	2301      	movs	r3, #1
 800d146:	e0ca      	b.n	800d2de <HAL_SD_WriteBlocks_DMA+0x1be>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800d148:	68fb      	ldr	r3, [r7, #12]
 800d14a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800d14e:	b2db      	uxtb	r3, r3
 800d150:	2b01      	cmp	r3, #1
 800d152:	f040 80c3 	bne.w	800d2dc <HAL_SD_WriteBlocks_DMA+0x1bc>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800d156:	68fb      	ldr	r3, [r7, #12]
 800d158:	2200      	movs	r2, #0
 800d15a:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800d15c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d15e:	683b      	ldr	r3, [r7, #0]
 800d160:	441a      	add	r2, r3
 800d162:	68fb      	ldr	r3, [r7, #12]
 800d164:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d166:	429a      	cmp	r2, r3
 800d168:	d907      	bls.n	800d17a <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800d16a:	68fb      	ldr	r3, [r7, #12]
 800d16c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d16e:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800d172:	68fb      	ldr	r3, [r7, #12]
 800d174:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800d176:	2301      	movs	r3, #1
 800d178:	e0b1      	b.n	800d2de <HAL_SD_WriteBlocks_DMA+0x1be>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800d17a:	68fb      	ldr	r3, [r7, #12]
 800d17c:	2203      	movs	r2, #3
 800d17e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800d182:	68fb      	ldr	r3, [r7, #12]
 800d184:	681b      	ldr	r3, [r3, #0]
 800d186:	2200      	movs	r2, #0
 800d188:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
 800d18a:	68fb      	ldr	r3, [r7, #12]
 800d18c:	681b      	ldr	r3, [r3, #0]
 800d18e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800d190:	68fb      	ldr	r3, [r7, #12]
 800d192:	681b      	ldr	r3, [r3, #0]
 800d194:	f042 021a 	orr.w	r2, r2, #26
 800d198:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 800d19a:	68fb      	ldr	r3, [r7, #12]
 800d19c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d19e:	4a52      	ldr	r2, [pc, #328]	; (800d2e8 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 800d1a0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 800d1a2:	68fb      	ldr	r3, [r7, #12]
 800d1a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d1a6:	4a51      	ldr	r2, [pc, #324]	; (800d2ec <HAL_SD_WriteBlocks_DMA+0x1cc>)
 800d1a8:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 800d1aa:	68fb      	ldr	r3, [r7, #12]
 800d1ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d1ae:	2200      	movs	r2, #0
 800d1b0:	651a      	str	r2, [r3, #80]	; 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800d1b2:	68fb      	ldr	r3, [r7, #12]
 800d1b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d1b6:	2b01      	cmp	r3, #1
 800d1b8:	d002      	beq.n	800d1c0 <HAL_SD_WriteBlocks_DMA+0xa0>
    {
      add *= 512U;
 800d1ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d1bc:	025b      	lsls	r3, r3, #9
 800d1be:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800d1c0:	68fb      	ldr	r3, [r7, #12]
 800d1c2:	681b      	ldr	r3, [r3, #0]
 800d1c4:	f44f 7100 	mov.w	r1, #512	; 0x200
 800d1c8:	4618      	mov	r0, r3
 800d1ca:	f003 f9e3 	bl	8010594 <SDMMC_CmdBlockLength>
 800d1ce:	62f8      	str	r0, [r7, #44]	; 0x2c
    if(errorstate != HAL_SD_ERROR_NONE)
 800d1d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d1d2:	2b00      	cmp	r3, #0
 800d1d4:	d00f      	beq.n	800d1f6 <HAL_SD_WriteBlocks_DMA+0xd6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800d1d6:	68fb      	ldr	r3, [r7, #12]
 800d1d8:	681b      	ldr	r3, [r3, #0]
 800d1da:	4a45      	ldr	r2, [pc, #276]	; (800d2f0 <HAL_SD_WriteBlocks_DMA+0x1d0>)
 800d1dc:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800d1de:	68fb      	ldr	r3, [r7, #12]
 800d1e0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d1e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d1e4:	431a      	orrs	r2, r3
 800d1e6:	68fb      	ldr	r3, [r7, #12]
 800d1e8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800d1ea:	68fb      	ldr	r3, [r7, #12]
 800d1ec:	2201      	movs	r2, #1
 800d1ee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800d1f2:	2301      	movs	r3, #1
 800d1f4:	e073      	b.n	800d2de <HAL_SD_WriteBlocks_DMA+0x1be>
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 800d1f6:	683b      	ldr	r3, [r7, #0]
 800d1f8:	2b01      	cmp	r3, #1
 800d1fa:	d90a      	bls.n	800d212 <HAL_SD_WriteBlocks_DMA+0xf2>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800d1fc:	68fb      	ldr	r3, [r7, #12]
 800d1fe:	22a0      	movs	r2, #160	; 0xa0
 800d200:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800d202:	68fb      	ldr	r3, [r7, #12]
 800d204:	681b      	ldr	r3, [r3, #0]
 800d206:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800d208:	4618      	mov	r0, r3
 800d20a:	f003 fa4b 	bl	80106a4 <SDMMC_CmdWriteMultiBlock>
 800d20e:	62f8      	str	r0, [r7, #44]	; 0x2c
 800d210:	e009      	b.n	800d226 <HAL_SD_WriteBlocks_DMA+0x106>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800d212:	68fb      	ldr	r3, [r7, #12]
 800d214:	2290      	movs	r2, #144	; 0x90
 800d216:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800d218:	68fb      	ldr	r3, [r7, #12]
 800d21a:	681b      	ldr	r3, [r3, #0]
 800d21c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800d21e:	4618      	mov	r0, r3
 800d220:	f003 fa1e 	bl	8010660 <SDMMC_CmdWriteSingleBlock>
 800d224:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800d226:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d228:	2b00      	cmp	r3, #0
 800d22a:	d012      	beq.n	800d252 <HAL_SD_WriteBlocks_DMA+0x132>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800d22c:	68fb      	ldr	r3, [r7, #12]
 800d22e:	681b      	ldr	r3, [r3, #0]
 800d230:	4a2f      	ldr	r2, [pc, #188]	; (800d2f0 <HAL_SD_WriteBlocks_DMA+0x1d0>)
 800d232:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800d234:	68fb      	ldr	r3, [r7, #12]
 800d236:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d238:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d23a:	431a      	orrs	r2, r3
 800d23c:	68fb      	ldr	r3, [r7, #12]
 800d23e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800d240:	68fb      	ldr	r3, [r7, #12]
 800d242:	2201      	movs	r2, #1
 800d244:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800d248:	68fb      	ldr	r3, [r7, #12]
 800d24a:	2200      	movs	r2, #0
 800d24c:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800d24e:	2301      	movs	r3, #1
 800d250:	e045      	b.n	800d2de <HAL_SD_WriteBlocks_DMA+0x1be>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 800d252:	4b28      	ldr	r3, [pc, #160]	; (800d2f4 <HAL_SD_WriteBlocks_DMA+0x1d4>)
 800d254:	2201      	movs	r2, #1
 800d256:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800d258:	68fb      	ldr	r3, [r7, #12]
 800d25a:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800d25c:	68b9      	ldr	r1, [r7, #8]
 800d25e:	68fb      	ldr	r3, [r7, #12]
 800d260:	681b      	ldr	r3, [r3, #0]
 800d262:	3380      	adds	r3, #128	; 0x80
 800d264:	461a      	mov	r2, r3
 800d266:	683b      	ldr	r3, [r7, #0]
 800d268:	025b      	lsls	r3, r3, #9
 800d26a:	089b      	lsrs	r3, r3, #2
 800d26c:	f7fd facc 	bl	800a808 <HAL_DMA_Start_IT>
 800d270:	4603      	mov	r3, r0
 800d272:	2b00      	cmp	r3, #0
 800d274:	d01a      	beq.n	800d2ac <HAL_SD_WriteBlocks_DMA+0x18c>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
 800d276:	68fb      	ldr	r3, [r7, #12]
 800d278:	681b      	ldr	r3, [r3, #0]
 800d27a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800d27c:	68fb      	ldr	r3, [r7, #12]
 800d27e:	681b      	ldr	r3, [r3, #0]
 800d280:	f022 021a 	bic.w	r2, r2, #26
 800d284:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800d286:	68fb      	ldr	r3, [r7, #12]
 800d288:	681b      	ldr	r3, [r3, #0]
 800d28a:	4a19      	ldr	r2, [pc, #100]	; (800d2f0 <HAL_SD_WriteBlocks_DMA+0x1d0>)
 800d28c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800d28e:	68fb      	ldr	r3, [r7, #12]
 800d290:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d292:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800d296:	68fb      	ldr	r3, [r7, #12]
 800d298:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800d29a:	68fb      	ldr	r3, [r7, #12]
 800d29c:	2201      	movs	r2, #1
 800d29e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800d2a2:	68fb      	ldr	r3, [r7, #12]
 800d2a4:	2200      	movs	r2, #0
 800d2a6:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800d2a8:	2301      	movs	r3, #1
 800d2aa:	e018      	b.n	800d2de <HAL_SD_WriteBlocks_DMA+0x1be>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800d2ac:	f04f 33ff 	mov.w	r3, #4294967295
 800d2b0:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800d2b2:	683b      	ldr	r3, [r7, #0]
 800d2b4:	025b      	lsls	r3, r3, #9
 800d2b6:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800d2b8:	2390      	movs	r3, #144	; 0x90
 800d2ba:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 800d2bc:	2300      	movs	r3, #0
 800d2be:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800d2c0:	2300      	movs	r3, #0
 800d2c2:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 800d2c4:	2301      	movs	r3, #1
 800d2c6:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 800d2c8:	68fb      	ldr	r3, [r7, #12]
 800d2ca:	681b      	ldr	r3, [r3, #0]
 800d2cc:	f107 0210 	add.w	r2, r7, #16
 800d2d0:	4611      	mov	r1, r2
 800d2d2:	4618      	mov	r0, r3
 800d2d4:	f003 f932 	bl	801053c <SDIO_ConfigData>

      return HAL_OK;
 800d2d8:	2300      	movs	r3, #0
 800d2da:	e000      	b.n	800d2de <HAL_SD_WriteBlocks_DMA+0x1be>
    }
  }
  else
  {
    return HAL_BUSY;
 800d2dc:	2302      	movs	r3, #2
  }
}
 800d2de:	4618      	mov	r0, r3
 800d2e0:	3730      	adds	r7, #48	; 0x30
 800d2e2:	46bd      	mov	sp, r7
 800d2e4:	bd80      	pop	{r7, pc}
 800d2e6:	bf00      	nop
 800d2e8:	0800dad1 	.word	0x0800dad1
 800d2ec:	0800db6d 	.word	0x0800db6d
 800d2f0:	004005ff 	.word	0x004005ff
 800d2f4:	4225858c 	.word	0x4225858c

0800d2f8 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 800d2f8:	b580      	push	{r7, lr}
 800d2fa:	b084      	sub	sp, #16
 800d2fc:	af00      	add	r7, sp, #0
 800d2fe:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 800d300:	687b      	ldr	r3, [r7, #4]
 800d302:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d304:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800d306:	687b      	ldr	r3, [r7, #4]
 800d308:	681b      	ldr	r3, [r3, #0]
 800d30a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d30c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800d310:	2b00      	cmp	r3, #0
 800d312:	d008      	beq.n	800d326 <HAL_SD_IRQHandler+0x2e>
 800d314:	68fb      	ldr	r3, [r7, #12]
 800d316:	f003 0308 	and.w	r3, r3, #8
 800d31a:	2b00      	cmp	r3, #0
 800d31c:	d003      	beq.n	800d326 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 800d31e:	6878      	ldr	r0, [r7, #4]
 800d320:	f000 ffc8 	bl	800e2b4 <SD_Read_IT>
 800d324:	e155      	b.n	800d5d2 <HAL_SD_IRQHandler+0x2da>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 800d326:	687b      	ldr	r3, [r7, #4]
 800d328:	681b      	ldr	r3, [r3, #0]
 800d32a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d32c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d330:	2b00      	cmp	r3, #0
 800d332:	f000 808f 	beq.w	800d454 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 800d336:	687b      	ldr	r3, [r7, #4]
 800d338:	681b      	ldr	r3, [r3, #0]
 800d33a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800d33e:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF | SDIO_IT_STBITERR);
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800d340:	687b      	ldr	r3, [r7, #4]
 800d342:	681b      	ldr	r3, [r3, #0]
 800d344:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d346:	687a      	ldr	r2, [r7, #4]
 800d348:	6812      	ldr	r2, [r2, #0]
 800d34a:	f423 4341 	bic.w	r3, r3, #49408	; 0xc100
 800d34e:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 800d352:	63d3      	str	r3, [r2, #60]	; 0x3c
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 800d354:	687b      	ldr	r3, [r7, #4]
 800d356:	681b      	ldr	r3, [r3, #0]
 800d358:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d35a:	687b      	ldr	r3, [r7, #4]
 800d35c:	681b      	ldr	r3, [r3, #0]
 800d35e:	f022 0201 	bic.w	r2, r2, #1
 800d362:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 800d364:	68fb      	ldr	r3, [r7, #12]
 800d366:	f003 0308 	and.w	r3, r3, #8
 800d36a:	2b00      	cmp	r3, #0
 800d36c:	d039      	beq.n	800d3e2 <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800d36e:	68fb      	ldr	r3, [r7, #12]
 800d370:	f003 0302 	and.w	r3, r3, #2
 800d374:	2b00      	cmp	r3, #0
 800d376:	d104      	bne.n	800d382 <HAL_SD_IRQHandler+0x8a>
 800d378:	68fb      	ldr	r3, [r7, #12]
 800d37a:	f003 0320 	and.w	r3, r3, #32
 800d37e:	2b00      	cmp	r3, #0
 800d380:	d011      	beq.n	800d3a6 <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800d382:	687b      	ldr	r3, [r7, #4]
 800d384:	681b      	ldr	r3, [r3, #0]
 800d386:	4618      	mov	r0, r3
 800d388:	f003 f9ae 	bl	80106e8 <SDMMC_CmdStopTransfer>
 800d38c:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800d38e:	68bb      	ldr	r3, [r7, #8]
 800d390:	2b00      	cmp	r3, #0
 800d392:	d008      	beq.n	800d3a6 <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 800d394:	687b      	ldr	r3, [r7, #4]
 800d396:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d398:	68bb      	ldr	r3, [r7, #8]
 800d39a:	431a      	orrs	r2, r3
 800d39c:	687b      	ldr	r3, [r7, #4]
 800d39e:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 800d3a0:	6878      	ldr	r0, [r7, #4]
 800d3a2:	f000 f91f 	bl	800d5e4 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800d3a6:	687b      	ldr	r3, [r7, #4]
 800d3a8:	681b      	ldr	r3, [r3, #0]
 800d3aa:	f240 523a 	movw	r2, #1338	; 0x53a
 800d3ae:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 800d3b0:	687b      	ldr	r3, [r7, #4]
 800d3b2:	2201      	movs	r2, #1
 800d3b4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800d3b8:	687b      	ldr	r3, [r7, #4]
 800d3ba:	2200      	movs	r2, #0
 800d3bc:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800d3be:	68fb      	ldr	r3, [r7, #12]
 800d3c0:	f003 0301 	and.w	r3, r3, #1
 800d3c4:	2b00      	cmp	r3, #0
 800d3c6:	d104      	bne.n	800d3d2 <HAL_SD_IRQHandler+0xda>
 800d3c8:	68fb      	ldr	r3, [r7, #12]
 800d3ca:	f003 0302 	and.w	r3, r3, #2
 800d3ce:	2b00      	cmp	r3, #0
 800d3d0:	d003      	beq.n	800d3da <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 800d3d2:	6878      	ldr	r0, [r7, #4]
 800d3d4:	f003 fe04 	bl	8010fe0 <HAL_SD_RxCpltCallback>
 800d3d8:	e0fb      	b.n	800d5d2 <HAL_SD_IRQHandler+0x2da>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 800d3da:	6878      	ldr	r0, [r7, #4]
 800d3dc:	f003 fdf6 	bl	8010fcc <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800d3e0:	e0f7      	b.n	800d5d2 <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800d3e2:	68fb      	ldr	r3, [r7, #12]
 800d3e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d3e8:	2b00      	cmp	r3, #0
 800d3ea:	f000 80f2 	beq.w	800d5d2 <HAL_SD_IRQHandler+0x2da>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800d3ee:	68fb      	ldr	r3, [r7, #12]
 800d3f0:	f003 0320 	and.w	r3, r3, #32
 800d3f4:	2b00      	cmp	r3, #0
 800d3f6:	d011      	beq.n	800d41c <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800d3f8:	687b      	ldr	r3, [r7, #4]
 800d3fa:	681b      	ldr	r3, [r3, #0]
 800d3fc:	4618      	mov	r0, r3
 800d3fe:	f003 f973 	bl	80106e8 <SDMMC_CmdStopTransfer>
 800d402:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800d404:	68bb      	ldr	r3, [r7, #8]
 800d406:	2b00      	cmp	r3, #0
 800d408:	d008      	beq.n	800d41c <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 800d40a:	687b      	ldr	r3, [r7, #4]
 800d40c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d40e:	68bb      	ldr	r3, [r7, #8]
 800d410:	431a      	orrs	r2, r3
 800d412:	687b      	ldr	r3, [r7, #4]
 800d414:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 800d416:	6878      	ldr	r0, [r7, #4]
 800d418:	f000 f8e4 	bl	800d5e4 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 800d41c:	68fb      	ldr	r3, [r7, #12]
 800d41e:	f003 0301 	and.w	r3, r3, #1
 800d422:	2b00      	cmp	r3, #0
 800d424:	f040 80d5 	bne.w	800d5d2 <HAL_SD_IRQHandler+0x2da>
 800d428:	68fb      	ldr	r3, [r7, #12]
 800d42a:	f003 0302 	and.w	r3, r3, #2
 800d42e:	2b00      	cmp	r3, #0
 800d430:	f040 80cf 	bne.w	800d5d2 <HAL_SD_IRQHandler+0x2da>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 800d434:	687b      	ldr	r3, [r7, #4]
 800d436:	681b      	ldr	r3, [r3, #0]
 800d438:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d43a:	687b      	ldr	r3, [r7, #4]
 800d43c:	681b      	ldr	r3, [r3, #0]
 800d43e:	f022 0208 	bic.w	r2, r2, #8
 800d442:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 800d444:	687b      	ldr	r3, [r7, #4]
 800d446:	2201      	movs	r2, #1
 800d448:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 800d44c:	6878      	ldr	r0, [r7, #4]
 800d44e:	f003 fdbd 	bl	8010fcc <HAL_SD_TxCpltCallback>
}
 800d452:	e0be      	b.n	800d5d2 <HAL_SD_IRQHandler+0x2da>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800d454:	687b      	ldr	r3, [r7, #4]
 800d456:	681b      	ldr	r3, [r3, #0]
 800d458:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d45a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800d45e:	2b00      	cmp	r3, #0
 800d460:	d008      	beq.n	800d474 <HAL_SD_IRQHandler+0x17c>
 800d462:	68fb      	ldr	r3, [r7, #12]
 800d464:	f003 0308 	and.w	r3, r3, #8
 800d468:	2b00      	cmp	r3, #0
 800d46a:	d003      	beq.n	800d474 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 800d46c:	6878      	ldr	r0, [r7, #4]
 800d46e:	f000 ff72 	bl	800e356 <SD_Write_IT>
 800d472:	e0ae      	b.n	800d5d2 <HAL_SD_IRQHandler+0x2da>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR) != RESET)
 800d474:	687b      	ldr	r3, [r7, #4]
 800d476:	681b      	ldr	r3, [r3, #0]
 800d478:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d47a:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 800d47e:	2b00      	cmp	r3, #0
 800d480:	f000 80a7 	beq.w	800d5d2 <HAL_SD_IRQHandler+0x2da>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 800d484:	687b      	ldr	r3, [r7, #4]
 800d486:	681b      	ldr	r3, [r3, #0]
 800d488:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d48a:	f003 0302 	and.w	r3, r3, #2
 800d48e:	2b00      	cmp	r3, #0
 800d490:	d005      	beq.n	800d49e <HAL_SD_IRQHandler+0x1a6>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800d492:	687b      	ldr	r3, [r7, #4]
 800d494:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d496:	f043 0202 	orr.w	r2, r3, #2
 800d49a:	687b      	ldr	r3, [r7, #4]
 800d49c:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 800d49e:	687b      	ldr	r3, [r7, #4]
 800d4a0:	681b      	ldr	r3, [r3, #0]
 800d4a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d4a4:	f003 0308 	and.w	r3, r3, #8
 800d4a8:	2b00      	cmp	r3, #0
 800d4aa:	d005      	beq.n	800d4b8 <HAL_SD_IRQHandler+0x1c0>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800d4ac:	687b      	ldr	r3, [r7, #4]
 800d4ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d4b0:	f043 0208 	orr.w	r2, r3, #8
 800d4b4:	687b      	ldr	r3, [r7, #4]
 800d4b6:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 800d4b8:	687b      	ldr	r3, [r7, #4]
 800d4ba:	681b      	ldr	r3, [r3, #0]
 800d4bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d4be:	f003 0320 	and.w	r3, r3, #32
 800d4c2:	2b00      	cmp	r3, #0
 800d4c4:	d005      	beq.n	800d4d2 <HAL_SD_IRQHandler+0x1da>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800d4c6:	687b      	ldr	r3, [r7, #4]
 800d4c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d4ca:	f043 0220 	orr.w	r2, r3, #32
 800d4ce:	687b      	ldr	r3, [r7, #4]
 800d4d0:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 800d4d2:	687b      	ldr	r3, [r7, #4]
 800d4d4:	681b      	ldr	r3, [r3, #0]
 800d4d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d4d8:	f003 0310 	and.w	r3, r3, #16
 800d4dc:	2b00      	cmp	r3, #0
 800d4de:	d005      	beq.n	800d4ec <HAL_SD_IRQHandler+0x1f4>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800d4e0:	687b      	ldr	r3, [r7, #4]
 800d4e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d4e4:	f043 0210 	orr.w	r2, r3, #16
 800d4e8:	687b      	ldr	r3, [r7, #4]
 800d4ea:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800d4ec:	687b      	ldr	r3, [r7, #4]
 800d4ee:	681b      	ldr	r3, [r3, #0]
 800d4f0:	f240 523a 	movw	r2, #1338	; 0x53a
 800d4f4:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800d4f6:	687b      	ldr	r3, [r7, #4]
 800d4f8:	681b      	ldr	r3, [r3, #0]
 800d4fa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800d4fc:	687b      	ldr	r3, [r7, #4]
 800d4fe:	681b      	ldr	r3, [r3, #0]
 800d500:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 800d504:	63da      	str	r2, [r3, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800d506:	687b      	ldr	r3, [r7, #4]
 800d508:	681b      	ldr	r3, [r3, #0]
 800d50a:	4618      	mov	r0, r3
 800d50c:	f003 f8ec 	bl	80106e8 <SDMMC_CmdStopTransfer>
 800d510:	4602      	mov	r2, r0
 800d512:	687b      	ldr	r3, [r7, #4]
 800d514:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d516:	431a      	orrs	r2, r3
 800d518:	687b      	ldr	r3, [r7, #4]
 800d51a:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 800d51c:	68fb      	ldr	r3, [r7, #12]
 800d51e:	f003 0308 	and.w	r3, r3, #8
 800d522:	2b00      	cmp	r3, #0
 800d524:	d00a      	beq.n	800d53c <HAL_SD_IRQHandler+0x244>
      hsd->State = HAL_SD_STATE_READY;
 800d526:	687b      	ldr	r3, [r7, #4]
 800d528:	2201      	movs	r2, #1
 800d52a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800d52e:	687b      	ldr	r3, [r7, #4]
 800d530:	2200      	movs	r2, #0
 800d532:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 800d534:	6878      	ldr	r0, [r7, #4]
 800d536:	f000 f855 	bl	800d5e4 <HAL_SD_ErrorCallback>
}
 800d53a:	e04a      	b.n	800d5d2 <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800d53c:	68fb      	ldr	r3, [r7, #12]
 800d53e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d542:	2b00      	cmp	r3, #0
 800d544:	d045      	beq.n	800d5d2 <HAL_SD_IRQHandler+0x2da>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800d546:	68fb      	ldr	r3, [r7, #12]
 800d548:	f003 0310 	and.w	r3, r3, #16
 800d54c:	2b00      	cmp	r3, #0
 800d54e:	d104      	bne.n	800d55a <HAL_SD_IRQHandler+0x262>
 800d550:	68fb      	ldr	r3, [r7, #12]
 800d552:	f003 0320 	and.w	r3, r3, #32
 800d556:	2b00      	cmp	r3, #0
 800d558:	d011      	beq.n	800d57e <HAL_SD_IRQHandler+0x286>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 800d55a:	687b      	ldr	r3, [r7, #4]
 800d55c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d55e:	4a1f      	ldr	r2, [pc, #124]	; (800d5dc <HAL_SD_IRQHandler+0x2e4>)
 800d560:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800d562:	687b      	ldr	r3, [r7, #4]
 800d564:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d566:	4618      	mov	r0, r3
 800d568:	f7fd f9a6 	bl	800a8b8 <HAL_DMA_Abort_IT>
 800d56c:	4603      	mov	r3, r0
 800d56e:	2b00      	cmp	r3, #0
 800d570:	d02f      	beq.n	800d5d2 <HAL_SD_IRQHandler+0x2da>
          SD_DMATxAbort(hsd->hdmatx);
 800d572:	687b      	ldr	r3, [r7, #4]
 800d574:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d576:	4618      	mov	r0, r3
 800d578:	f000 fb4a 	bl	800dc10 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800d57c:	e029      	b.n	800d5d2 <HAL_SD_IRQHandler+0x2da>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800d57e:	68fb      	ldr	r3, [r7, #12]
 800d580:	f003 0301 	and.w	r3, r3, #1
 800d584:	2b00      	cmp	r3, #0
 800d586:	d104      	bne.n	800d592 <HAL_SD_IRQHandler+0x29a>
 800d588:	68fb      	ldr	r3, [r7, #12]
 800d58a:	f003 0302 	and.w	r3, r3, #2
 800d58e:	2b00      	cmp	r3, #0
 800d590:	d011      	beq.n	800d5b6 <HAL_SD_IRQHandler+0x2be>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 800d592:	687b      	ldr	r3, [r7, #4]
 800d594:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d596:	4a12      	ldr	r2, [pc, #72]	; (800d5e0 <HAL_SD_IRQHandler+0x2e8>)
 800d598:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800d59a:	687b      	ldr	r3, [r7, #4]
 800d59c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d59e:	4618      	mov	r0, r3
 800d5a0:	f7fd f98a 	bl	800a8b8 <HAL_DMA_Abort_IT>
 800d5a4:	4603      	mov	r3, r0
 800d5a6:	2b00      	cmp	r3, #0
 800d5a8:	d013      	beq.n	800d5d2 <HAL_SD_IRQHandler+0x2da>
          SD_DMARxAbort(hsd->hdmarx);
 800d5aa:	687b      	ldr	r3, [r7, #4]
 800d5ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d5ae:	4618      	mov	r0, r3
 800d5b0:	f000 fb65 	bl	800dc7e <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800d5b4:	e00d      	b.n	800d5d2 <HAL_SD_IRQHandler+0x2da>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800d5b6:	687b      	ldr	r3, [r7, #4]
 800d5b8:	2200      	movs	r2, #0
 800d5ba:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800d5bc:	687b      	ldr	r3, [r7, #4]
 800d5be:	2201      	movs	r2, #1
 800d5c0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800d5c4:	687b      	ldr	r3, [r7, #4]
 800d5c6:	2200      	movs	r2, #0
 800d5c8:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 800d5ca:	6878      	ldr	r0, [r7, #4]
 800d5cc:	f003 fcf4 	bl	8010fb8 <HAL_SD_AbortCallback>
}
 800d5d0:	e7ff      	b.n	800d5d2 <HAL_SD_IRQHandler+0x2da>
 800d5d2:	bf00      	nop
 800d5d4:	3710      	adds	r7, #16
 800d5d6:	46bd      	mov	sp, r7
 800d5d8:	bd80      	pop	{r7, pc}
 800d5da:	bf00      	nop
 800d5dc:	0800dc11 	.word	0x0800dc11
 800d5e0:	0800dc7f 	.word	0x0800dc7f

0800d5e4 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 800d5e4:	b480      	push	{r7}
 800d5e6:	b083      	sub	sp, #12
 800d5e8:	af00      	add	r7, sp, #0
 800d5ea:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 800d5ec:	bf00      	nop
 800d5ee:	370c      	adds	r7, #12
 800d5f0:	46bd      	mov	sp, r7
 800d5f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5f6:	4770      	bx	lr

0800d5f8 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800d5f8:	b480      	push	{r7}
 800d5fa:	b083      	sub	sp, #12
 800d5fc:	af00      	add	r7, sp, #0
 800d5fe:	6078      	str	r0, [r7, #4]
 800d600:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800d602:	687b      	ldr	r3, [r7, #4]
 800d604:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d606:	0f9b      	lsrs	r3, r3, #30
 800d608:	b2da      	uxtb	r2, r3
 800d60a:	683b      	ldr	r3, [r7, #0]
 800d60c:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800d60e:	687b      	ldr	r3, [r7, #4]
 800d610:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d612:	0e9b      	lsrs	r3, r3, #26
 800d614:	b2db      	uxtb	r3, r3
 800d616:	f003 030f 	and.w	r3, r3, #15
 800d61a:	b2da      	uxtb	r2, r3
 800d61c:	683b      	ldr	r3, [r7, #0]
 800d61e:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800d620:	687b      	ldr	r3, [r7, #4]
 800d622:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d624:	0e1b      	lsrs	r3, r3, #24
 800d626:	b2db      	uxtb	r3, r3
 800d628:	f003 0303 	and.w	r3, r3, #3
 800d62c:	b2da      	uxtb	r2, r3
 800d62e:	683b      	ldr	r3, [r7, #0]
 800d630:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800d632:	687b      	ldr	r3, [r7, #4]
 800d634:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d636:	0c1b      	lsrs	r3, r3, #16
 800d638:	b2da      	uxtb	r2, r3
 800d63a:	683b      	ldr	r3, [r7, #0]
 800d63c:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800d63e:	687b      	ldr	r3, [r7, #4]
 800d640:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d642:	0a1b      	lsrs	r3, r3, #8
 800d644:	b2da      	uxtb	r2, r3
 800d646:	683b      	ldr	r3, [r7, #0]
 800d648:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800d64a:	687b      	ldr	r3, [r7, #4]
 800d64c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d64e:	b2da      	uxtb	r2, r3
 800d650:	683b      	ldr	r3, [r7, #0]
 800d652:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800d654:	687b      	ldr	r3, [r7, #4]
 800d656:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d658:	0d1b      	lsrs	r3, r3, #20
 800d65a:	b29a      	uxth	r2, r3
 800d65c:	683b      	ldr	r3, [r7, #0]
 800d65e:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800d660:	687b      	ldr	r3, [r7, #4]
 800d662:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d664:	0c1b      	lsrs	r3, r3, #16
 800d666:	b2db      	uxtb	r3, r3
 800d668:	f003 030f 	and.w	r3, r3, #15
 800d66c:	b2da      	uxtb	r2, r3
 800d66e:	683b      	ldr	r3, [r7, #0]
 800d670:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800d672:	687b      	ldr	r3, [r7, #4]
 800d674:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d676:	0bdb      	lsrs	r3, r3, #15
 800d678:	b2db      	uxtb	r3, r3
 800d67a:	f003 0301 	and.w	r3, r3, #1
 800d67e:	b2da      	uxtb	r2, r3
 800d680:	683b      	ldr	r3, [r7, #0]
 800d682:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800d684:	687b      	ldr	r3, [r7, #4]
 800d686:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d688:	0b9b      	lsrs	r3, r3, #14
 800d68a:	b2db      	uxtb	r3, r3
 800d68c:	f003 0301 	and.w	r3, r3, #1
 800d690:	b2da      	uxtb	r2, r3
 800d692:	683b      	ldr	r3, [r7, #0]
 800d694:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800d696:	687b      	ldr	r3, [r7, #4]
 800d698:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d69a:	0b5b      	lsrs	r3, r3, #13
 800d69c:	b2db      	uxtb	r3, r3
 800d69e:	f003 0301 	and.w	r3, r3, #1
 800d6a2:	b2da      	uxtb	r2, r3
 800d6a4:	683b      	ldr	r3, [r7, #0]
 800d6a6:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800d6a8:	687b      	ldr	r3, [r7, #4]
 800d6aa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d6ac:	0b1b      	lsrs	r3, r3, #12
 800d6ae:	b2db      	uxtb	r3, r3
 800d6b0:	f003 0301 	and.w	r3, r3, #1
 800d6b4:	b2da      	uxtb	r2, r3
 800d6b6:	683b      	ldr	r3, [r7, #0]
 800d6b8:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800d6ba:	683b      	ldr	r3, [r7, #0]
 800d6bc:	2200      	movs	r2, #0
 800d6be:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 800d6c0:	687b      	ldr	r3, [r7, #4]
 800d6c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d6c4:	2b00      	cmp	r3, #0
 800d6c6:	d163      	bne.n	800d790 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800d6c8:	687b      	ldr	r3, [r7, #4]
 800d6ca:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d6cc:	009a      	lsls	r2, r3, #2
 800d6ce:	f640 73fc 	movw	r3, #4092	; 0xffc
 800d6d2:	4013      	ands	r3, r2
 800d6d4:	687a      	ldr	r2, [r7, #4]
 800d6d6:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800d6d8:	0f92      	lsrs	r2, r2, #30
 800d6da:	431a      	orrs	r2, r3
 800d6dc:	683b      	ldr	r3, [r7, #0]
 800d6de:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800d6e0:	687b      	ldr	r3, [r7, #4]
 800d6e2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d6e4:	0edb      	lsrs	r3, r3, #27
 800d6e6:	b2db      	uxtb	r3, r3
 800d6e8:	f003 0307 	and.w	r3, r3, #7
 800d6ec:	b2da      	uxtb	r2, r3
 800d6ee:	683b      	ldr	r3, [r7, #0]
 800d6f0:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800d6f2:	687b      	ldr	r3, [r7, #4]
 800d6f4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d6f6:	0e1b      	lsrs	r3, r3, #24
 800d6f8:	b2db      	uxtb	r3, r3
 800d6fa:	f003 0307 	and.w	r3, r3, #7
 800d6fe:	b2da      	uxtb	r2, r3
 800d700:	683b      	ldr	r3, [r7, #0]
 800d702:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800d704:	687b      	ldr	r3, [r7, #4]
 800d706:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d708:	0d5b      	lsrs	r3, r3, #21
 800d70a:	b2db      	uxtb	r3, r3
 800d70c:	f003 0307 	and.w	r3, r3, #7
 800d710:	b2da      	uxtb	r2, r3
 800d712:	683b      	ldr	r3, [r7, #0]
 800d714:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800d716:	687b      	ldr	r3, [r7, #4]
 800d718:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d71a:	0c9b      	lsrs	r3, r3, #18
 800d71c:	b2db      	uxtb	r3, r3
 800d71e:	f003 0307 	and.w	r3, r3, #7
 800d722:	b2da      	uxtb	r2, r3
 800d724:	683b      	ldr	r3, [r7, #0]
 800d726:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800d728:	687b      	ldr	r3, [r7, #4]
 800d72a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d72c:	0bdb      	lsrs	r3, r3, #15
 800d72e:	b2db      	uxtb	r3, r3
 800d730:	f003 0307 	and.w	r3, r3, #7
 800d734:	b2da      	uxtb	r2, r3
 800d736:	683b      	ldr	r3, [r7, #0]
 800d738:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800d73a:	683b      	ldr	r3, [r7, #0]
 800d73c:	691b      	ldr	r3, [r3, #16]
 800d73e:	1c5a      	adds	r2, r3, #1
 800d740:	687b      	ldr	r3, [r7, #4]
 800d742:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800d744:	683b      	ldr	r3, [r7, #0]
 800d746:	7e1b      	ldrb	r3, [r3, #24]
 800d748:	b2db      	uxtb	r3, r3
 800d74a:	f003 0307 	and.w	r3, r3, #7
 800d74e:	3302      	adds	r3, #2
 800d750:	2201      	movs	r2, #1
 800d752:	fa02 f303 	lsl.w	r3, r2, r3
 800d756:	687a      	ldr	r2, [r7, #4]
 800d758:	6d52      	ldr	r2, [r2, #84]	; 0x54
 800d75a:	fb02 f203 	mul.w	r2, r2, r3
 800d75e:	687b      	ldr	r3, [r7, #4]
 800d760:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800d762:	683b      	ldr	r3, [r7, #0]
 800d764:	7a1b      	ldrb	r3, [r3, #8]
 800d766:	b2db      	uxtb	r3, r3
 800d768:	f003 030f 	and.w	r3, r3, #15
 800d76c:	2201      	movs	r2, #1
 800d76e:	409a      	lsls	r2, r3
 800d770:	687b      	ldr	r3, [r7, #4]
 800d772:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800d774:	687b      	ldr	r3, [r7, #4]
 800d776:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d778:	687a      	ldr	r2, [r7, #4]
 800d77a:	6d92      	ldr	r2, [r2, #88]	; 0x58
 800d77c:	0a52      	lsrs	r2, r2, #9
 800d77e:	fb02 f203 	mul.w	r2, r2, r3
 800d782:	687b      	ldr	r3, [r7, #4]
 800d784:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800d786:	687b      	ldr	r3, [r7, #4]
 800d788:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d78c:	661a      	str	r2, [r3, #96]	; 0x60
 800d78e:	e031      	b.n	800d7f4 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800d790:	687b      	ldr	r3, [r7, #4]
 800d792:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d794:	2b01      	cmp	r3, #1
 800d796:	d11d      	bne.n	800d7d4 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800d798:	687b      	ldr	r3, [r7, #4]
 800d79a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d79c:	041b      	lsls	r3, r3, #16
 800d79e:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 800d7a2:	687b      	ldr	r3, [r7, #4]
 800d7a4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d7a6:	0c1b      	lsrs	r3, r3, #16
 800d7a8:	431a      	orrs	r2, r3
 800d7aa:	683b      	ldr	r3, [r7, #0]
 800d7ac:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800d7ae:	683b      	ldr	r3, [r7, #0]
 800d7b0:	691b      	ldr	r3, [r3, #16]
 800d7b2:	3301      	adds	r3, #1
 800d7b4:	029a      	lsls	r2, r3, #10
 800d7b6:	687b      	ldr	r3, [r7, #4]
 800d7b8:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800d7ba:	687b      	ldr	r3, [r7, #4]
 800d7bc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800d7be:	687b      	ldr	r3, [r7, #4]
 800d7c0:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 800d7c2:	687b      	ldr	r3, [r7, #4]
 800d7c4:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d7c8:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800d7ca:	687b      	ldr	r3, [r7, #4]
 800d7cc:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800d7ce:	687b      	ldr	r3, [r7, #4]
 800d7d0:	661a      	str	r2, [r3, #96]	; 0x60
 800d7d2:	e00f      	b.n	800d7f4 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800d7d4:	687b      	ldr	r3, [r7, #4]
 800d7d6:	681b      	ldr	r3, [r3, #0]
 800d7d8:	4a58      	ldr	r2, [pc, #352]	; (800d93c <HAL_SD_GetCardCSD+0x344>)
 800d7da:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800d7dc:	687b      	ldr	r3, [r7, #4]
 800d7de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d7e0:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800d7e4:	687b      	ldr	r3, [r7, #4]
 800d7e6:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800d7e8:	687b      	ldr	r3, [r7, #4]
 800d7ea:	2201      	movs	r2, #1
 800d7ec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800d7f0:	2301      	movs	r3, #1
 800d7f2:	e09d      	b.n	800d930 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800d7f4:	687b      	ldr	r3, [r7, #4]
 800d7f6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d7f8:	0b9b      	lsrs	r3, r3, #14
 800d7fa:	b2db      	uxtb	r3, r3
 800d7fc:	f003 0301 	and.w	r3, r3, #1
 800d800:	b2da      	uxtb	r2, r3
 800d802:	683b      	ldr	r3, [r7, #0]
 800d804:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800d806:	687b      	ldr	r3, [r7, #4]
 800d808:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d80a:	09db      	lsrs	r3, r3, #7
 800d80c:	b2db      	uxtb	r3, r3
 800d80e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d812:	b2da      	uxtb	r2, r3
 800d814:	683b      	ldr	r3, [r7, #0]
 800d816:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800d818:	687b      	ldr	r3, [r7, #4]
 800d81a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d81c:	b2db      	uxtb	r3, r3
 800d81e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d822:	b2da      	uxtb	r2, r3
 800d824:	683b      	ldr	r3, [r7, #0]
 800d826:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800d828:	687b      	ldr	r3, [r7, #4]
 800d82a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d82c:	0fdb      	lsrs	r3, r3, #31
 800d82e:	b2da      	uxtb	r2, r3
 800d830:	683b      	ldr	r3, [r7, #0]
 800d832:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800d834:	687b      	ldr	r3, [r7, #4]
 800d836:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d838:	0f5b      	lsrs	r3, r3, #29
 800d83a:	b2db      	uxtb	r3, r3
 800d83c:	f003 0303 	and.w	r3, r3, #3
 800d840:	b2da      	uxtb	r2, r3
 800d842:	683b      	ldr	r3, [r7, #0]
 800d844:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800d846:	687b      	ldr	r3, [r7, #4]
 800d848:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d84a:	0e9b      	lsrs	r3, r3, #26
 800d84c:	b2db      	uxtb	r3, r3
 800d84e:	f003 0307 	and.w	r3, r3, #7
 800d852:	b2da      	uxtb	r2, r3
 800d854:	683b      	ldr	r3, [r7, #0]
 800d856:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800d858:	687b      	ldr	r3, [r7, #4]
 800d85a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d85c:	0d9b      	lsrs	r3, r3, #22
 800d85e:	b2db      	uxtb	r3, r3
 800d860:	f003 030f 	and.w	r3, r3, #15
 800d864:	b2da      	uxtb	r2, r3
 800d866:	683b      	ldr	r3, [r7, #0]
 800d868:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800d86a:	687b      	ldr	r3, [r7, #4]
 800d86c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d86e:	0d5b      	lsrs	r3, r3, #21
 800d870:	b2db      	uxtb	r3, r3
 800d872:	f003 0301 	and.w	r3, r3, #1
 800d876:	b2da      	uxtb	r2, r3
 800d878:	683b      	ldr	r3, [r7, #0]
 800d87a:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800d87e:	683b      	ldr	r3, [r7, #0]
 800d880:	2200      	movs	r2, #0
 800d882:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800d886:	687b      	ldr	r3, [r7, #4]
 800d888:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d88a:	0c1b      	lsrs	r3, r3, #16
 800d88c:	b2db      	uxtb	r3, r3
 800d88e:	f003 0301 	and.w	r3, r3, #1
 800d892:	b2da      	uxtb	r2, r3
 800d894:	683b      	ldr	r3, [r7, #0]
 800d896:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800d89a:	687b      	ldr	r3, [r7, #4]
 800d89c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d89e:	0bdb      	lsrs	r3, r3, #15
 800d8a0:	b2db      	uxtb	r3, r3
 800d8a2:	f003 0301 	and.w	r3, r3, #1
 800d8a6:	b2da      	uxtb	r2, r3
 800d8a8:	683b      	ldr	r3, [r7, #0]
 800d8aa:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800d8ae:	687b      	ldr	r3, [r7, #4]
 800d8b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d8b2:	0b9b      	lsrs	r3, r3, #14
 800d8b4:	b2db      	uxtb	r3, r3
 800d8b6:	f003 0301 	and.w	r3, r3, #1
 800d8ba:	b2da      	uxtb	r2, r3
 800d8bc:	683b      	ldr	r3, [r7, #0]
 800d8be:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800d8c2:	687b      	ldr	r3, [r7, #4]
 800d8c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d8c6:	0b5b      	lsrs	r3, r3, #13
 800d8c8:	b2db      	uxtb	r3, r3
 800d8ca:	f003 0301 	and.w	r3, r3, #1
 800d8ce:	b2da      	uxtb	r2, r3
 800d8d0:	683b      	ldr	r3, [r7, #0]
 800d8d2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800d8d6:	687b      	ldr	r3, [r7, #4]
 800d8d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d8da:	0b1b      	lsrs	r3, r3, #12
 800d8dc:	b2db      	uxtb	r3, r3
 800d8de:	f003 0301 	and.w	r3, r3, #1
 800d8e2:	b2da      	uxtb	r2, r3
 800d8e4:	683b      	ldr	r3, [r7, #0]
 800d8e6:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800d8ea:	687b      	ldr	r3, [r7, #4]
 800d8ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d8ee:	0a9b      	lsrs	r3, r3, #10
 800d8f0:	b2db      	uxtb	r3, r3
 800d8f2:	f003 0303 	and.w	r3, r3, #3
 800d8f6:	b2da      	uxtb	r2, r3
 800d8f8:	683b      	ldr	r3, [r7, #0]
 800d8fa:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800d8fe:	687b      	ldr	r3, [r7, #4]
 800d900:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d902:	0a1b      	lsrs	r3, r3, #8
 800d904:	b2db      	uxtb	r3, r3
 800d906:	f003 0303 	and.w	r3, r3, #3
 800d90a:	b2da      	uxtb	r2, r3
 800d90c:	683b      	ldr	r3, [r7, #0]
 800d90e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800d912:	687b      	ldr	r3, [r7, #4]
 800d914:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d916:	085b      	lsrs	r3, r3, #1
 800d918:	b2db      	uxtb	r3, r3
 800d91a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d91e:	b2da      	uxtb	r2, r3
 800d920:	683b      	ldr	r3, [r7, #0]
 800d922:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 800d926:	683b      	ldr	r3, [r7, #0]
 800d928:	2201      	movs	r2, #1
 800d92a:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 800d92e:	2300      	movs	r3, #0
}
 800d930:	4618      	mov	r0, r3
 800d932:	370c      	adds	r7, #12
 800d934:	46bd      	mov	sp, r7
 800d936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d93a:	4770      	bx	lr
 800d93c:	004005ff 	.word	0x004005ff

0800d940 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800d940:	b480      	push	{r7}
 800d942:	b083      	sub	sp, #12
 800d944:	af00      	add	r7, sp, #0
 800d946:	6078      	str	r0, [r7, #4]
 800d948:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800d94a:	687b      	ldr	r3, [r7, #4]
 800d94c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d94e:	683b      	ldr	r3, [r7, #0]
 800d950:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800d952:	687b      	ldr	r3, [r7, #4]
 800d954:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800d956:	683b      	ldr	r3, [r7, #0]
 800d958:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800d95a:	687b      	ldr	r3, [r7, #4]
 800d95c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800d95e:	683b      	ldr	r3, [r7, #0]
 800d960:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800d962:	687b      	ldr	r3, [r7, #4]
 800d964:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800d966:	683b      	ldr	r3, [r7, #0]
 800d968:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800d96a:	687b      	ldr	r3, [r7, #4]
 800d96c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800d96e:	683b      	ldr	r3, [r7, #0]
 800d970:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800d972:	687b      	ldr	r3, [r7, #4]
 800d974:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800d976:	683b      	ldr	r3, [r7, #0]
 800d978:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800d97a:	687b      	ldr	r3, [r7, #4]
 800d97c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800d97e:	683b      	ldr	r3, [r7, #0]
 800d980:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800d982:	687b      	ldr	r3, [r7, #4]
 800d984:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800d986:	683b      	ldr	r3, [r7, #0]
 800d988:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800d98a:	2300      	movs	r3, #0
}
 800d98c:	4618      	mov	r0, r3
 800d98e:	370c      	adds	r7, #12
 800d990:	46bd      	mov	sp, r7
 800d992:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d996:	4770      	bx	lr

0800d998 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800d998:	b5b0      	push	{r4, r5, r7, lr}
 800d99a:	b08e      	sub	sp, #56	; 0x38
 800d99c:	af04      	add	r7, sp, #16
 800d99e:	6078      	str	r0, [r7, #4]
 800d9a0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800d9a2:	687b      	ldr	r3, [r7, #4]
 800d9a4:	2203      	movs	r2, #3
 800d9a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 800d9aa:	687b      	ldr	r3, [r7, #4]
 800d9ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d9ae:	2b03      	cmp	r3, #3
 800d9b0:	d02e      	beq.n	800da10 <HAL_SD_ConfigWideBusOperation+0x78>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 800d9b2:	683b      	ldr	r3, [r7, #0]
 800d9b4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d9b8:	d106      	bne.n	800d9c8 <HAL_SD_ConfigWideBusOperation+0x30>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800d9ba:	687b      	ldr	r3, [r7, #4]
 800d9bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d9be:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800d9c2:	687b      	ldr	r3, [r7, #4]
 800d9c4:	639a      	str	r2, [r3, #56]	; 0x38
 800d9c6:	e029      	b.n	800da1c <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 800d9c8:	683b      	ldr	r3, [r7, #0]
 800d9ca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800d9ce:	d10a      	bne.n	800d9e6 <HAL_SD_ConfigWideBusOperation+0x4e>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800d9d0:	6878      	ldr	r0, [r7, #4]
 800d9d2:	f000 fb0f 	bl	800dff4 <SD_WideBus_Enable>
 800d9d6:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 800d9d8:	687b      	ldr	r3, [r7, #4]
 800d9da:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d9dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d9de:	431a      	orrs	r2, r3
 800d9e0:	687b      	ldr	r3, [r7, #4]
 800d9e2:	639a      	str	r2, [r3, #56]	; 0x38
 800d9e4:	e01a      	b.n	800da1c <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 800d9e6:	683b      	ldr	r3, [r7, #0]
 800d9e8:	2b00      	cmp	r3, #0
 800d9ea:	d10a      	bne.n	800da02 <HAL_SD_ConfigWideBusOperation+0x6a>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800d9ec:	6878      	ldr	r0, [r7, #4]
 800d9ee:	f000 fb4c 	bl	800e08a <SD_WideBus_Disable>
 800d9f2:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 800d9f4:	687b      	ldr	r3, [r7, #4]
 800d9f6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d9f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d9fa:	431a      	orrs	r2, r3
 800d9fc:	687b      	ldr	r3, [r7, #4]
 800d9fe:	639a      	str	r2, [r3, #56]	; 0x38
 800da00:	e00c      	b.n	800da1c <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800da02:	687b      	ldr	r3, [r7, #4]
 800da04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800da06:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800da0a:	687b      	ldr	r3, [r7, #4]
 800da0c:	639a      	str	r2, [r3, #56]	; 0x38
 800da0e:	e005      	b.n	800da1c <HAL_SD_ConfigWideBusOperation+0x84>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800da10:	687b      	ldr	r3, [r7, #4]
 800da12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800da14:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800da18:	687b      	ldr	r3, [r7, #4]
 800da1a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800da1c:	687b      	ldr	r3, [r7, #4]
 800da1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800da20:	2b00      	cmp	r3, #0
 800da22:	d009      	beq.n	800da38 <HAL_SD_ConfigWideBusOperation+0xa0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800da24:	687b      	ldr	r3, [r7, #4]
 800da26:	681b      	ldr	r3, [r3, #0]
 800da28:	4a18      	ldr	r2, [pc, #96]	; (800da8c <HAL_SD_ConfigWideBusOperation+0xf4>)
 800da2a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800da2c:	687b      	ldr	r3, [r7, #4]
 800da2e:	2201      	movs	r2, #1
 800da30:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800da34:	2301      	movs	r3, #1
 800da36:	e024      	b.n	800da82 <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 800da38:	687b      	ldr	r3, [r7, #4]
 800da3a:	685b      	ldr	r3, [r3, #4]
 800da3c:	60fb      	str	r3, [r7, #12]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 800da3e:	687b      	ldr	r3, [r7, #4]
 800da40:	689b      	ldr	r3, [r3, #8]
 800da42:	613b      	str	r3, [r7, #16]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800da44:	687b      	ldr	r3, [r7, #4]
 800da46:	68db      	ldr	r3, [r3, #12]
 800da48:	617b      	str	r3, [r7, #20]
    Init.BusWide             = WideMode;
 800da4a:	683b      	ldr	r3, [r7, #0]
 800da4c:	61bb      	str	r3, [r7, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800da4e:	687b      	ldr	r3, [r7, #4]
 800da50:	695b      	ldr	r3, [r3, #20]
 800da52:	61fb      	str	r3, [r7, #28]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 800da54:	687b      	ldr	r3, [r7, #4]
 800da56:	699b      	ldr	r3, [r3, #24]
 800da58:	623b      	str	r3, [r7, #32]
    (void)SDIO_Init(hsd->Instance, Init);
 800da5a:	687b      	ldr	r3, [r7, #4]
 800da5c:	681d      	ldr	r5, [r3, #0]
 800da5e:	466c      	mov	r4, sp
 800da60:	f107 0318 	add.w	r3, r7, #24
 800da64:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800da68:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800da6c:	f107 030c 	add.w	r3, r7, #12
 800da70:	cb0e      	ldmia	r3, {r1, r2, r3}
 800da72:	4628      	mov	r0, r5
 800da74:	f002 fcb2 	bl	80103dc <SDIO_Init>
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800da78:	687b      	ldr	r3, [r7, #4]
 800da7a:	2201      	movs	r2, #1
 800da7c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800da80:	2300      	movs	r3, #0
}
 800da82:	4618      	mov	r0, r3
 800da84:	3728      	adds	r7, #40	; 0x28
 800da86:	46bd      	mov	sp, r7
 800da88:	bdb0      	pop	{r4, r5, r7, pc}
 800da8a:	bf00      	nop
 800da8c:	004005ff 	.word	0x004005ff

0800da90 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800da90:	b580      	push	{r7, lr}
 800da92:	b086      	sub	sp, #24
 800da94:	af00      	add	r7, sp, #0
 800da96:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800da98:	2300      	movs	r3, #0
 800da9a:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800da9c:	f107 030c 	add.w	r3, r7, #12
 800daa0:	4619      	mov	r1, r3
 800daa2:	6878      	ldr	r0, [r7, #4]
 800daa4:	f000 fa7e 	bl	800dfa4 <SD_SendStatus>
 800daa8:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800daaa:	697b      	ldr	r3, [r7, #20]
 800daac:	2b00      	cmp	r3, #0
 800daae:	d005      	beq.n	800dabc <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800dab0:	687b      	ldr	r3, [r7, #4]
 800dab2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800dab4:	697b      	ldr	r3, [r7, #20]
 800dab6:	431a      	orrs	r2, r3
 800dab8:	687b      	ldr	r3, [r7, #4]
 800daba:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800dabc:	68fb      	ldr	r3, [r7, #12]
 800dabe:	0a5b      	lsrs	r3, r3, #9
 800dac0:	f003 030f 	and.w	r3, r3, #15
 800dac4:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800dac6:	693b      	ldr	r3, [r7, #16]
}
 800dac8:	4618      	mov	r0, r3
 800daca:	3718      	adds	r7, #24
 800dacc:	46bd      	mov	sp, r7
 800dace:	bd80      	pop	{r7, pc}

0800dad0 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800dad0:	b480      	push	{r7}
 800dad2:	b085      	sub	sp, #20
 800dad4:	af00      	add	r7, sp, #0
 800dad6:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800dad8:	687b      	ldr	r3, [r7, #4]
 800dada:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dadc:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 800dade:	68fb      	ldr	r3, [r7, #12]
 800dae0:	681b      	ldr	r3, [r3, #0]
 800dae2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800dae4:	68fb      	ldr	r3, [r7, #12]
 800dae6:	681b      	ldr	r3, [r3, #0]
 800dae8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800daec:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800daee:	bf00      	nop
 800daf0:	3714      	adds	r7, #20
 800daf2:	46bd      	mov	sp, r7
 800daf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800daf8:	4770      	bx	lr

0800dafa <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800dafa:	b580      	push	{r7, lr}
 800dafc:	b084      	sub	sp, #16
 800dafe:	af00      	add	r7, sp, #0
 800db00:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800db02:	687b      	ldr	r3, [r7, #4]
 800db04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800db06:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 800db08:	68fb      	ldr	r3, [r7, #12]
 800db0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800db0c:	2b82      	cmp	r3, #130	; 0x82
 800db0e:	d111      	bne.n	800db34 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800db10:	68fb      	ldr	r3, [r7, #12]
 800db12:	681b      	ldr	r3, [r3, #0]
 800db14:	4618      	mov	r0, r3
 800db16:	f002 fde7 	bl	80106e8 <SDMMC_CmdStopTransfer>
 800db1a:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 800db1c:	68bb      	ldr	r3, [r7, #8]
 800db1e:	2b00      	cmp	r3, #0
 800db20:	d008      	beq.n	800db34 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 800db22:	68fb      	ldr	r3, [r7, #12]
 800db24:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800db26:	68bb      	ldr	r3, [r7, #8]
 800db28:	431a      	orrs	r2, r3
 800db2a:	68fb      	ldr	r3, [r7, #12]
 800db2c:	639a      	str	r2, [r3, #56]	; 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 800db2e:	68f8      	ldr	r0, [r7, #12]
 800db30:	f7ff fd58 	bl	800d5e4 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 800db34:	68fb      	ldr	r3, [r7, #12]
 800db36:	681b      	ldr	r3, [r3, #0]
 800db38:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800db3a:	68fb      	ldr	r3, [r7, #12]
 800db3c:	681b      	ldr	r3, [r3, #0]
 800db3e:	f022 0208 	bic.w	r2, r2, #8
 800db42:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800db44:	68fb      	ldr	r3, [r7, #12]
 800db46:	681b      	ldr	r3, [r3, #0]
 800db48:	f240 523a 	movw	r2, #1338	; 0x53a
 800db4c:	639a      	str	r2, [r3, #56]	; 0x38

  hsd->State = HAL_SD_STATE_READY;
 800db4e:	68fb      	ldr	r3, [r7, #12]
 800db50:	2201      	movs	r2, #1
 800db52:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800db56:	68fb      	ldr	r3, [r7, #12]
 800db58:	2200      	movs	r2, #0
 800db5a:	631a      	str	r2, [r3, #48]	; 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 800db5c:	68f8      	ldr	r0, [r7, #12]
 800db5e:	f003 fa3f 	bl	8010fe0 <HAL_SD_RxCpltCallback>
#endif
}
 800db62:	bf00      	nop
 800db64:	3710      	adds	r7, #16
 800db66:	46bd      	mov	sp, r7
 800db68:	bd80      	pop	{r7, pc}
	...

0800db6c <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 800db6c:	b580      	push	{r7, lr}
 800db6e:	b086      	sub	sp, #24
 800db70:	af00      	add	r7, sp, #0
 800db72:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800db74:	687b      	ldr	r3, [r7, #4]
 800db76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800db78:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800db7a:	6878      	ldr	r0, [r7, #4]
 800db7c:	f7fd f848 	bl	800ac10 <HAL_DMA_GetError>
 800db80:	4603      	mov	r3, r0
 800db82:	2b02      	cmp	r3, #2
 800db84:	d03e      	beq.n	800dc04 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 800db86:	697b      	ldr	r3, [r7, #20]
 800db88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800db8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800db8c:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 800db8e:	697b      	ldr	r3, [r7, #20]
 800db90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800db92:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800db94:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 800db96:	693b      	ldr	r3, [r7, #16]
 800db98:	2b01      	cmp	r3, #1
 800db9a:	d002      	beq.n	800dba2 <SD_DMAError+0x36>
 800db9c:	68fb      	ldr	r3, [r7, #12]
 800db9e:	2b01      	cmp	r3, #1
 800dba0:	d12d      	bne.n	800dbfe <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800dba2:	697b      	ldr	r3, [r7, #20]
 800dba4:	681b      	ldr	r3, [r3, #0]
 800dba6:	4a19      	ldr	r2, [pc, #100]	; (800dc0c <SD_DMAError+0xa0>)
 800dba8:	639a      	str	r2, [r3, #56]	; 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800dbaa:	697b      	ldr	r3, [r7, #20]
 800dbac:	681b      	ldr	r3, [r3, #0]
 800dbae:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800dbb0:	697b      	ldr	r3, [r7, #20]
 800dbb2:	681b      	ldr	r3, [r3, #0]
 800dbb4:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 800dbb8:	63da      	str	r2, [r3, #60]	; 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800dbba:	697b      	ldr	r3, [r7, #20]
 800dbbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dbbe:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800dbc2:	697b      	ldr	r3, [r7, #20]
 800dbc4:	639a      	str	r2, [r3, #56]	; 0x38
      CardState = HAL_SD_GetCardState(hsd);
 800dbc6:	6978      	ldr	r0, [r7, #20]
 800dbc8:	f7ff ff62 	bl	800da90 <HAL_SD_GetCardState>
 800dbcc:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800dbce:	68bb      	ldr	r3, [r7, #8]
 800dbd0:	2b06      	cmp	r3, #6
 800dbd2:	d002      	beq.n	800dbda <SD_DMAError+0x6e>
 800dbd4:	68bb      	ldr	r3, [r7, #8]
 800dbd6:	2b05      	cmp	r3, #5
 800dbd8:	d10a      	bne.n	800dbf0 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800dbda:	697b      	ldr	r3, [r7, #20]
 800dbdc:	681b      	ldr	r3, [r3, #0]
 800dbde:	4618      	mov	r0, r3
 800dbe0:	f002 fd82 	bl	80106e8 <SDMMC_CmdStopTransfer>
 800dbe4:	4602      	mov	r2, r0
 800dbe6:	697b      	ldr	r3, [r7, #20]
 800dbe8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dbea:	431a      	orrs	r2, r3
 800dbec:	697b      	ldr	r3, [r7, #20]
 800dbee:	639a      	str	r2, [r3, #56]	; 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 800dbf0:	697b      	ldr	r3, [r7, #20]
 800dbf2:	2201      	movs	r2, #1
 800dbf4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800dbf8:	697b      	ldr	r3, [r7, #20]
 800dbfa:	2200      	movs	r2, #0
 800dbfc:	631a      	str	r2, [r3, #48]	; 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 800dbfe:	6978      	ldr	r0, [r7, #20]
 800dc00:	f7ff fcf0 	bl	800d5e4 <HAL_SD_ErrorCallback>
#endif
  }
}
 800dc04:	bf00      	nop
 800dc06:	3718      	adds	r7, #24
 800dc08:	46bd      	mov	sp, r7
 800dc0a:	bd80      	pop	{r7, pc}
 800dc0c:	004005ff 	.word	0x004005ff

0800dc10 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 800dc10:	b580      	push	{r7, lr}
 800dc12:	b084      	sub	sp, #16
 800dc14:	af00      	add	r7, sp, #0
 800dc16:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800dc18:	687b      	ldr	r3, [r7, #4]
 800dc1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dc1c:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800dc1e:	68fb      	ldr	r3, [r7, #12]
 800dc20:	681b      	ldr	r3, [r3, #0]
 800dc22:	f240 523a 	movw	r2, #1338	; 0x53a
 800dc26:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800dc28:	68f8      	ldr	r0, [r7, #12]
 800dc2a:	f7ff ff31 	bl	800da90 <HAL_SD_GetCardState>
 800dc2e:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800dc30:	68fb      	ldr	r3, [r7, #12]
 800dc32:	2201      	movs	r2, #1
 800dc34:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800dc38:	68fb      	ldr	r3, [r7, #12]
 800dc3a:	2200      	movs	r2, #0
 800dc3c:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800dc3e:	68bb      	ldr	r3, [r7, #8]
 800dc40:	2b06      	cmp	r3, #6
 800dc42:	d002      	beq.n	800dc4a <SD_DMATxAbort+0x3a>
 800dc44:	68bb      	ldr	r3, [r7, #8]
 800dc46:	2b05      	cmp	r3, #5
 800dc48:	d10a      	bne.n	800dc60 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800dc4a:	68fb      	ldr	r3, [r7, #12]
 800dc4c:	681b      	ldr	r3, [r3, #0]
 800dc4e:	4618      	mov	r0, r3
 800dc50:	f002 fd4a 	bl	80106e8 <SDMMC_CmdStopTransfer>
 800dc54:	4602      	mov	r2, r0
 800dc56:	68fb      	ldr	r3, [r7, #12]
 800dc58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dc5a:	431a      	orrs	r2, r3
 800dc5c:	68fb      	ldr	r3, [r7, #12]
 800dc5e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800dc60:	68fb      	ldr	r3, [r7, #12]
 800dc62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dc64:	2b00      	cmp	r3, #0
 800dc66:	d103      	bne.n	800dc70 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800dc68:	68f8      	ldr	r0, [r7, #12]
 800dc6a:	f003 f9a5 	bl	8010fb8 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800dc6e:	e002      	b.n	800dc76 <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800dc70:	68f8      	ldr	r0, [r7, #12]
 800dc72:	f7ff fcb7 	bl	800d5e4 <HAL_SD_ErrorCallback>
}
 800dc76:	bf00      	nop
 800dc78:	3710      	adds	r7, #16
 800dc7a:	46bd      	mov	sp, r7
 800dc7c:	bd80      	pop	{r7, pc}

0800dc7e <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 800dc7e:	b580      	push	{r7, lr}
 800dc80:	b084      	sub	sp, #16
 800dc82:	af00      	add	r7, sp, #0
 800dc84:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800dc86:	687b      	ldr	r3, [r7, #4]
 800dc88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dc8a:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800dc8c:	68fb      	ldr	r3, [r7, #12]
 800dc8e:	681b      	ldr	r3, [r3, #0]
 800dc90:	f240 523a 	movw	r2, #1338	; 0x53a
 800dc94:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800dc96:	68f8      	ldr	r0, [r7, #12]
 800dc98:	f7ff fefa 	bl	800da90 <HAL_SD_GetCardState>
 800dc9c:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800dc9e:	68fb      	ldr	r3, [r7, #12]
 800dca0:	2201      	movs	r2, #1
 800dca2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800dca6:	68fb      	ldr	r3, [r7, #12]
 800dca8:	2200      	movs	r2, #0
 800dcaa:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800dcac:	68bb      	ldr	r3, [r7, #8]
 800dcae:	2b06      	cmp	r3, #6
 800dcb0:	d002      	beq.n	800dcb8 <SD_DMARxAbort+0x3a>
 800dcb2:	68bb      	ldr	r3, [r7, #8]
 800dcb4:	2b05      	cmp	r3, #5
 800dcb6:	d10a      	bne.n	800dcce <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800dcb8:	68fb      	ldr	r3, [r7, #12]
 800dcba:	681b      	ldr	r3, [r3, #0]
 800dcbc:	4618      	mov	r0, r3
 800dcbe:	f002 fd13 	bl	80106e8 <SDMMC_CmdStopTransfer>
 800dcc2:	4602      	mov	r2, r0
 800dcc4:	68fb      	ldr	r3, [r7, #12]
 800dcc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dcc8:	431a      	orrs	r2, r3
 800dcca:	68fb      	ldr	r3, [r7, #12]
 800dccc:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800dcce:	68fb      	ldr	r3, [r7, #12]
 800dcd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dcd2:	2b00      	cmp	r3, #0
 800dcd4:	d103      	bne.n	800dcde <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800dcd6:	68f8      	ldr	r0, [r7, #12]
 800dcd8:	f003 f96e 	bl	8010fb8 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800dcdc:	e002      	b.n	800dce4 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800dcde:	68f8      	ldr	r0, [r7, #12]
 800dce0:	f7ff fc80 	bl	800d5e4 <HAL_SD_ErrorCallback>
}
 800dce4:	bf00      	nop
 800dce6:	3710      	adds	r7, #16
 800dce8:	46bd      	mov	sp, r7
 800dcea:	bd80      	pop	{r7, pc}

0800dcec <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800dcec:	b5b0      	push	{r4, r5, r7, lr}
 800dcee:	b094      	sub	sp, #80	; 0x50
 800dcf0:	af04      	add	r7, sp, #16
 800dcf2:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 800dcf4:	2301      	movs	r3, #1
 800dcf6:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 800dcf8:	687b      	ldr	r3, [r7, #4]
 800dcfa:	681b      	ldr	r3, [r3, #0]
 800dcfc:	4618      	mov	r0, r3
 800dcfe:	f002 fbc5 	bl	801048c <SDIO_GetPowerState>
 800dd02:	4603      	mov	r3, r0
 800dd04:	2b00      	cmp	r3, #0
 800dd06:	d102      	bne.n	800dd0e <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800dd08:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800dd0c:	e0b7      	b.n	800de7e <SD_InitCard+0x192>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800dd0e:	687b      	ldr	r3, [r7, #4]
 800dd10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800dd12:	2b03      	cmp	r3, #3
 800dd14:	d02f      	beq.n	800dd76 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800dd16:	687b      	ldr	r3, [r7, #4]
 800dd18:	681b      	ldr	r3, [r3, #0]
 800dd1a:	4618      	mov	r0, r3
 800dd1c:	f002 fdee 	bl	80108fc <SDMMC_CmdSendCID>
 800dd20:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800dd22:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dd24:	2b00      	cmp	r3, #0
 800dd26:	d001      	beq.n	800dd2c <SD_InitCard+0x40>
    {
      return errorstate;
 800dd28:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dd2a:	e0a8      	b.n	800de7e <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800dd2c:	687b      	ldr	r3, [r7, #4]
 800dd2e:	681b      	ldr	r3, [r3, #0]
 800dd30:	2100      	movs	r1, #0
 800dd32:	4618      	mov	r0, r3
 800dd34:	f002 fbef 	bl	8010516 <SDIO_GetResponse>
 800dd38:	4602      	mov	r2, r0
 800dd3a:	687b      	ldr	r3, [r7, #4]
 800dd3c:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800dd3e:	687b      	ldr	r3, [r7, #4]
 800dd40:	681b      	ldr	r3, [r3, #0]
 800dd42:	2104      	movs	r1, #4
 800dd44:	4618      	mov	r0, r3
 800dd46:	f002 fbe6 	bl	8010516 <SDIO_GetResponse>
 800dd4a:	4602      	mov	r2, r0
 800dd4c:	687b      	ldr	r3, [r7, #4]
 800dd4e:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800dd50:	687b      	ldr	r3, [r7, #4]
 800dd52:	681b      	ldr	r3, [r3, #0]
 800dd54:	2108      	movs	r1, #8
 800dd56:	4618      	mov	r0, r3
 800dd58:	f002 fbdd 	bl	8010516 <SDIO_GetResponse>
 800dd5c:	4602      	mov	r2, r0
 800dd5e:	687b      	ldr	r3, [r7, #4]
 800dd60:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800dd62:	687b      	ldr	r3, [r7, #4]
 800dd64:	681b      	ldr	r3, [r3, #0]
 800dd66:	210c      	movs	r1, #12
 800dd68:	4618      	mov	r0, r3
 800dd6a:	f002 fbd4 	bl	8010516 <SDIO_GetResponse>
 800dd6e:	4602      	mov	r2, r0
 800dd70:	687b      	ldr	r3, [r7, #4]
 800dd72:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800dd76:	687b      	ldr	r3, [r7, #4]
 800dd78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800dd7a:	2b03      	cmp	r3, #3
 800dd7c:	d00d      	beq.n	800dd9a <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800dd7e:	687b      	ldr	r3, [r7, #4]
 800dd80:	681b      	ldr	r3, [r3, #0]
 800dd82:	f107 020e 	add.w	r2, r7, #14
 800dd86:	4611      	mov	r1, r2
 800dd88:	4618      	mov	r0, r3
 800dd8a:	f002 fdf4 	bl	8010976 <SDMMC_CmdSetRelAdd>
 800dd8e:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800dd90:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dd92:	2b00      	cmp	r3, #0
 800dd94:	d001      	beq.n	800dd9a <SD_InitCard+0xae>
    {
      return errorstate;
 800dd96:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dd98:	e071      	b.n	800de7e <SD_InitCard+0x192>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800dd9a:	687b      	ldr	r3, [r7, #4]
 800dd9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800dd9e:	2b03      	cmp	r3, #3
 800dda0:	d036      	beq.n	800de10 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800dda2:	89fb      	ldrh	r3, [r7, #14]
 800dda4:	461a      	mov	r2, r3
 800dda6:	687b      	ldr	r3, [r7, #4]
 800dda8:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800ddaa:	687b      	ldr	r3, [r7, #4]
 800ddac:	681a      	ldr	r2, [r3, #0]
 800ddae:	687b      	ldr	r3, [r7, #4]
 800ddb0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ddb2:	041b      	lsls	r3, r3, #16
 800ddb4:	4619      	mov	r1, r3
 800ddb6:	4610      	mov	r0, r2
 800ddb8:	f002 fdbe 	bl	8010938 <SDMMC_CmdSendCSD>
 800ddbc:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800ddbe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ddc0:	2b00      	cmp	r3, #0
 800ddc2:	d001      	beq.n	800ddc8 <SD_InitCard+0xdc>
    {
      return errorstate;
 800ddc4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ddc6:	e05a      	b.n	800de7e <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800ddc8:	687b      	ldr	r3, [r7, #4]
 800ddca:	681b      	ldr	r3, [r3, #0]
 800ddcc:	2100      	movs	r1, #0
 800ddce:	4618      	mov	r0, r3
 800ddd0:	f002 fba1 	bl	8010516 <SDIO_GetResponse>
 800ddd4:	4602      	mov	r2, r0
 800ddd6:	687b      	ldr	r3, [r7, #4]
 800ddd8:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800ddda:	687b      	ldr	r3, [r7, #4]
 800dddc:	681b      	ldr	r3, [r3, #0]
 800ddde:	2104      	movs	r1, #4
 800dde0:	4618      	mov	r0, r3
 800dde2:	f002 fb98 	bl	8010516 <SDIO_GetResponse>
 800dde6:	4602      	mov	r2, r0
 800dde8:	687b      	ldr	r3, [r7, #4]
 800ddea:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800ddec:	687b      	ldr	r3, [r7, #4]
 800ddee:	681b      	ldr	r3, [r3, #0]
 800ddf0:	2108      	movs	r1, #8
 800ddf2:	4618      	mov	r0, r3
 800ddf4:	f002 fb8f 	bl	8010516 <SDIO_GetResponse>
 800ddf8:	4602      	mov	r2, r0
 800ddfa:	687b      	ldr	r3, [r7, #4]
 800ddfc:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800ddfe:	687b      	ldr	r3, [r7, #4]
 800de00:	681b      	ldr	r3, [r3, #0]
 800de02:	210c      	movs	r1, #12
 800de04:	4618      	mov	r0, r3
 800de06:	f002 fb86 	bl	8010516 <SDIO_GetResponse>
 800de0a:	4602      	mov	r2, r0
 800de0c:	687b      	ldr	r3, [r7, #4]
 800de0e:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 800de10:	687b      	ldr	r3, [r7, #4]
 800de12:	681b      	ldr	r3, [r3, #0]
 800de14:	2104      	movs	r1, #4
 800de16:	4618      	mov	r0, r3
 800de18:	f002 fb7d 	bl	8010516 <SDIO_GetResponse>
 800de1c:	4603      	mov	r3, r0
 800de1e:	0d1a      	lsrs	r2, r3, #20
 800de20:	687b      	ldr	r3, [r7, #4]
 800de22:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800de24:	f107 0310 	add.w	r3, r7, #16
 800de28:	4619      	mov	r1, r3
 800de2a:	6878      	ldr	r0, [r7, #4]
 800de2c:	f7ff fbe4 	bl	800d5f8 <HAL_SD_GetCardCSD>
 800de30:	4603      	mov	r3, r0
 800de32:	2b00      	cmp	r3, #0
 800de34:	d002      	beq.n	800de3c <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800de36:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800de3a:	e020      	b.n	800de7e <SD_InitCard+0x192>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800de3c:	687b      	ldr	r3, [r7, #4]
 800de3e:	6819      	ldr	r1, [r3, #0]
 800de40:	687b      	ldr	r3, [r7, #4]
 800de42:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800de44:	041b      	lsls	r3, r3, #16
 800de46:	f04f 0400 	mov.w	r4, #0
 800de4a:	461a      	mov	r2, r3
 800de4c:	4623      	mov	r3, r4
 800de4e:	4608      	mov	r0, r1
 800de50:	f002 fc6c 	bl	801072c <SDMMC_CmdSelDesel>
 800de54:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800de56:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800de58:	2b00      	cmp	r3, #0
 800de5a:	d001      	beq.n	800de60 <SD_InitCard+0x174>
  {
    return errorstate;
 800de5c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800de5e:	e00e      	b.n	800de7e <SD_InitCard+0x192>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 800de60:	687b      	ldr	r3, [r7, #4]
 800de62:	681d      	ldr	r5, [r3, #0]
 800de64:	687b      	ldr	r3, [r7, #4]
 800de66:	466c      	mov	r4, sp
 800de68:	f103 0210 	add.w	r2, r3, #16
 800de6c:	ca07      	ldmia	r2, {r0, r1, r2}
 800de6e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800de72:	3304      	adds	r3, #4
 800de74:	cb0e      	ldmia	r3, {r1, r2, r3}
 800de76:	4628      	mov	r0, r5
 800de78:	f002 fab0 	bl	80103dc <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800de7c:	2300      	movs	r3, #0
}
 800de7e:	4618      	mov	r0, r3
 800de80:	3740      	adds	r7, #64	; 0x40
 800de82:	46bd      	mov	sp, r7
 800de84:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800de88 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800de88:	b580      	push	{r7, lr}
 800de8a:	b086      	sub	sp, #24
 800de8c:	af00      	add	r7, sp, #0
 800de8e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800de90:	2300      	movs	r3, #0
 800de92:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 800de94:	2300      	movs	r3, #0
 800de96:	617b      	str	r3, [r7, #20]
 800de98:	2300      	movs	r3, #0
 800de9a:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800de9c:	687b      	ldr	r3, [r7, #4]
 800de9e:	681b      	ldr	r3, [r3, #0]
 800dea0:	4618      	mov	r0, r3
 800dea2:	f002 fc66 	bl	8010772 <SDMMC_CmdGoIdleState>
 800dea6:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800dea8:	68fb      	ldr	r3, [r7, #12]
 800deaa:	2b00      	cmp	r3, #0
 800deac:	d001      	beq.n	800deb2 <SD_PowerON+0x2a>
  {
    return errorstate;
 800deae:	68fb      	ldr	r3, [r7, #12]
 800deb0:	e072      	b.n	800df98 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800deb2:	687b      	ldr	r3, [r7, #4]
 800deb4:	681b      	ldr	r3, [r3, #0]
 800deb6:	4618      	mov	r0, r3
 800deb8:	f002 fc79 	bl	80107ae <SDMMC_CmdOperCond>
 800debc:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800debe:	68fb      	ldr	r3, [r7, #12]
 800dec0:	2b00      	cmp	r3, #0
 800dec2:	d00d      	beq.n	800dee0 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800dec4:	687b      	ldr	r3, [r7, #4]
 800dec6:	2200      	movs	r2, #0
 800dec8:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800deca:	687b      	ldr	r3, [r7, #4]
 800decc:	681b      	ldr	r3, [r3, #0]
 800dece:	4618      	mov	r0, r3
 800ded0:	f002 fc4f 	bl	8010772 <SDMMC_CmdGoIdleState>
 800ded4:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800ded6:	68fb      	ldr	r3, [r7, #12]
 800ded8:	2b00      	cmp	r3, #0
 800deda:	d004      	beq.n	800dee6 <SD_PowerON+0x5e>
    {
      return errorstate;
 800dedc:	68fb      	ldr	r3, [r7, #12]
 800dede:	e05b      	b.n	800df98 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800dee0:	687b      	ldr	r3, [r7, #4]
 800dee2:	2201      	movs	r2, #1
 800dee4:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800dee6:	687b      	ldr	r3, [r7, #4]
 800dee8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800deea:	2b01      	cmp	r3, #1
 800deec:	d137      	bne.n	800df5e <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800deee:	687b      	ldr	r3, [r7, #4]
 800def0:	681b      	ldr	r3, [r3, #0]
 800def2:	2100      	movs	r1, #0
 800def4:	4618      	mov	r0, r3
 800def6:	f002 fc79 	bl	80107ec <SDMMC_CmdAppCommand>
 800defa:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800defc:	68fb      	ldr	r3, [r7, #12]
 800defe:	2b00      	cmp	r3, #0
 800df00:	d02d      	beq.n	800df5e <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800df02:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800df06:	e047      	b.n	800df98 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800df08:	687b      	ldr	r3, [r7, #4]
 800df0a:	681b      	ldr	r3, [r3, #0]
 800df0c:	2100      	movs	r1, #0
 800df0e:	4618      	mov	r0, r3
 800df10:	f002 fc6c 	bl	80107ec <SDMMC_CmdAppCommand>
 800df14:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800df16:	68fb      	ldr	r3, [r7, #12]
 800df18:	2b00      	cmp	r3, #0
 800df1a:	d001      	beq.n	800df20 <SD_PowerON+0x98>
    {
      return errorstate;
 800df1c:	68fb      	ldr	r3, [r7, #12]
 800df1e:	e03b      	b.n	800df98 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800df20:	687b      	ldr	r3, [r7, #4]
 800df22:	681b      	ldr	r3, [r3, #0]
 800df24:	491e      	ldr	r1, [pc, #120]	; (800dfa0 <SD_PowerON+0x118>)
 800df26:	4618      	mov	r0, r3
 800df28:	f002 fc82 	bl	8010830 <SDMMC_CmdAppOperCommand>
 800df2c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800df2e:	68fb      	ldr	r3, [r7, #12]
 800df30:	2b00      	cmp	r3, #0
 800df32:	d002      	beq.n	800df3a <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800df34:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800df38:	e02e      	b.n	800df98 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800df3a:	687b      	ldr	r3, [r7, #4]
 800df3c:	681b      	ldr	r3, [r3, #0]
 800df3e:	2100      	movs	r1, #0
 800df40:	4618      	mov	r0, r3
 800df42:	f002 fae8 	bl	8010516 <SDIO_GetResponse>
 800df46:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800df48:	697b      	ldr	r3, [r7, #20]
 800df4a:	0fdb      	lsrs	r3, r3, #31
 800df4c:	2b01      	cmp	r3, #1
 800df4e:	d101      	bne.n	800df54 <SD_PowerON+0xcc>
 800df50:	2301      	movs	r3, #1
 800df52:	e000      	b.n	800df56 <SD_PowerON+0xce>
 800df54:	2300      	movs	r3, #0
 800df56:	613b      	str	r3, [r7, #16]

    count++;
 800df58:	68bb      	ldr	r3, [r7, #8]
 800df5a:	3301      	adds	r3, #1
 800df5c:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800df5e:	68bb      	ldr	r3, [r7, #8]
 800df60:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800df64:	4293      	cmp	r3, r2
 800df66:	d802      	bhi.n	800df6e <SD_PowerON+0xe6>
 800df68:	693b      	ldr	r3, [r7, #16]
 800df6a:	2b00      	cmp	r3, #0
 800df6c:	d0cc      	beq.n	800df08 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800df6e:	68bb      	ldr	r3, [r7, #8]
 800df70:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800df74:	4293      	cmp	r3, r2
 800df76:	d902      	bls.n	800df7e <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800df78:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800df7c:	e00c      	b.n	800df98 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800df7e:	697b      	ldr	r3, [r7, #20]
 800df80:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800df84:	2b00      	cmp	r3, #0
 800df86:	d003      	beq.n	800df90 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800df88:	687b      	ldr	r3, [r7, #4]
 800df8a:	2201      	movs	r2, #1
 800df8c:	645a      	str	r2, [r3, #68]	; 0x44
 800df8e:	e002      	b.n	800df96 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800df90:	687b      	ldr	r3, [r7, #4]
 800df92:	2200      	movs	r2, #0
 800df94:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 800df96:	2300      	movs	r3, #0
}
 800df98:	4618      	mov	r0, r3
 800df9a:	3718      	adds	r7, #24
 800df9c:	46bd      	mov	sp, r7
 800df9e:	bd80      	pop	{r7, pc}
 800dfa0:	c1100000 	.word	0xc1100000

0800dfa4 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800dfa4:	b580      	push	{r7, lr}
 800dfa6:	b084      	sub	sp, #16
 800dfa8:	af00      	add	r7, sp, #0
 800dfaa:	6078      	str	r0, [r7, #4]
 800dfac:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800dfae:	683b      	ldr	r3, [r7, #0]
 800dfb0:	2b00      	cmp	r3, #0
 800dfb2:	d102      	bne.n	800dfba <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800dfb4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800dfb8:	e018      	b.n	800dfec <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800dfba:	687b      	ldr	r3, [r7, #4]
 800dfbc:	681a      	ldr	r2, [r3, #0]
 800dfbe:	687b      	ldr	r3, [r7, #4]
 800dfc0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800dfc2:	041b      	lsls	r3, r3, #16
 800dfc4:	4619      	mov	r1, r3
 800dfc6:	4610      	mov	r0, r2
 800dfc8:	f002 fcf6 	bl	80109b8 <SDMMC_CmdSendStatus>
 800dfcc:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800dfce:	68fb      	ldr	r3, [r7, #12]
 800dfd0:	2b00      	cmp	r3, #0
 800dfd2:	d001      	beq.n	800dfd8 <SD_SendStatus+0x34>
  {
    return errorstate;
 800dfd4:	68fb      	ldr	r3, [r7, #12]
 800dfd6:	e009      	b.n	800dfec <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800dfd8:	687b      	ldr	r3, [r7, #4]
 800dfda:	681b      	ldr	r3, [r3, #0]
 800dfdc:	2100      	movs	r1, #0
 800dfde:	4618      	mov	r0, r3
 800dfe0:	f002 fa99 	bl	8010516 <SDIO_GetResponse>
 800dfe4:	4602      	mov	r2, r0
 800dfe6:	683b      	ldr	r3, [r7, #0]
 800dfe8:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800dfea:	2300      	movs	r3, #0
}
 800dfec:	4618      	mov	r0, r3
 800dfee:	3710      	adds	r7, #16
 800dff0:	46bd      	mov	sp, r7
 800dff2:	bd80      	pop	{r7, pc}

0800dff4 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800dff4:	b580      	push	{r7, lr}
 800dff6:	b086      	sub	sp, #24
 800dff8:	af00      	add	r7, sp, #0
 800dffa:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800dffc:	2300      	movs	r3, #0
 800dffe:	60fb      	str	r3, [r7, #12]
 800e000:	2300      	movs	r3, #0
 800e002:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800e004:	687b      	ldr	r3, [r7, #4]
 800e006:	681b      	ldr	r3, [r3, #0]
 800e008:	2100      	movs	r1, #0
 800e00a:	4618      	mov	r0, r3
 800e00c:	f002 fa83 	bl	8010516 <SDIO_GetResponse>
 800e010:	4603      	mov	r3, r0
 800e012:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800e016:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800e01a:	d102      	bne.n	800e022 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800e01c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800e020:	e02f      	b.n	800e082 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800e022:	f107 030c 	add.w	r3, r7, #12
 800e026:	4619      	mov	r1, r3
 800e028:	6878      	ldr	r0, [r7, #4]
 800e02a:	f000 f879 	bl	800e120 <SD_FindSCR>
 800e02e:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800e030:	697b      	ldr	r3, [r7, #20]
 800e032:	2b00      	cmp	r3, #0
 800e034:	d001      	beq.n	800e03a <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800e036:	697b      	ldr	r3, [r7, #20]
 800e038:	e023      	b.n	800e082 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800e03a:	693b      	ldr	r3, [r7, #16]
 800e03c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800e040:	2b00      	cmp	r3, #0
 800e042:	d01c      	beq.n	800e07e <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800e044:	687b      	ldr	r3, [r7, #4]
 800e046:	681a      	ldr	r2, [r3, #0]
 800e048:	687b      	ldr	r3, [r7, #4]
 800e04a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e04c:	041b      	lsls	r3, r3, #16
 800e04e:	4619      	mov	r1, r3
 800e050:	4610      	mov	r0, r2
 800e052:	f002 fbcb 	bl	80107ec <SDMMC_CmdAppCommand>
 800e056:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e058:	697b      	ldr	r3, [r7, #20]
 800e05a:	2b00      	cmp	r3, #0
 800e05c:	d001      	beq.n	800e062 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800e05e:	697b      	ldr	r3, [r7, #20]
 800e060:	e00f      	b.n	800e082 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800e062:	687b      	ldr	r3, [r7, #4]
 800e064:	681b      	ldr	r3, [r3, #0]
 800e066:	2102      	movs	r1, #2
 800e068:	4618      	mov	r0, r3
 800e06a:	f002 fc04 	bl	8010876 <SDMMC_CmdBusWidth>
 800e06e:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e070:	697b      	ldr	r3, [r7, #20]
 800e072:	2b00      	cmp	r3, #0
 800e074:	d001      	beq.n	800e07a <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800e076:	697b      	ldr	r3, [r7, #20]
 800e078:	e003      	b.n	800e082 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800e07a:	2300      	movs	r3, #0
 800e07c:	e001      	b.n	800e082 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800e07e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800e082:	4618      	mov	r0, r3
 800e084:	3718      	adds	r7, #24
 800e086:	46bd      	mov	sp, r7
 800e088:	bd80      	pop	{r7, pc}

0800e08a <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800e08a:	b580      	push	{r7, lr}
 800e08c:	b086      	sub	sp, #24
 800e08e:	af00      	add	r7, sp, #0
 800e090:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800e092:	2300      	movs	r3, #0
 800e094:	60fb      	str	r3, [r7, #12]
 800e096:	2300      	movs	r3, #0
 800e098:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800e09a:	687b      	ldr	r3, [r7, #4]
 800e09c:	681b      	ldr	r3, [r3, #0]
 800e09e:	2100      	movs	r1, #0
 800e0a0:	4618      	mov	r0, r3
 800e0a2:	f002 fa38 	bl	8010516 <SDIO_GetResponse>
 800e0a6:	4603      	mov	r3, r0
 800e0a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800e0ac:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800e0b0:	d102      	bne.n	800e0b8 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800e0b2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800e0b6:	e02f      	b.n	800e118 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800e0b8:	f107 030c 	add.w	r3, r7, #12
 800e0bc:	4619      	mov	r1, r3
 800e0be:	6878      	ldr	r0, [r7, #4]
 800e0c0:	f000 f82e 	bl	800e120 <SD_FindSCR>
 800e0c4:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800e0c6:	697b      	ldr	r3, [r7, #20]
 800e0c8:	2b00      	cmp	r3, #0
 800e0ca:	d001      	beq.n	800e0d0 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800e0cc:	697b      	ldr	r3, [r7, #20]
 800e0ce:	e023      	b.n	800e118 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800e0d0:	693b      	ldr	r3, [r7, #16]
 800e0d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800e0d6:	2b00      	cmp	r3, #0
 800e0d8:	d01c      	beq.n	800e114 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800e0da:	687b      	ldr	r3, [r7, #4]
 800e0dc:	681a      	ldr	r2, [r3, #0]
 800e0de:	687b      	ldr	r3, [r7, #4]
 800e0e0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e0e2:	041b      	lsls	r3, r3, #16
 800e0e4:	4619      	mov	r1, r3
 800e0e6:	4610      	mov	r0, r2
 800e0e8:	f002 fb80 	bl	80107ec <SDMMC_CmdAppCommand>
 800e0ec:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e0ee:	697b      	ldr	r3, [r7, #20]
 800e0f0:	2b00      	cmp	r3, #0
 800e0f2:	d001      	beq.n	800e0f8 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800e0f4:	697b      	ldr	r3, [r7, #20]
 800e0f6:	e00f      	b.n	800e118 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800e0f8:	687b      	ldr	r3, [r7, #4]
 800e0fa:	681b      	ldr	r3, [r3, #0]
 800e0fc:	2100      	movs	r1, #0
 800e0fe:	4618      	mov	r0, r3
 800e100:	f002 fbb9 	bl	8010876 <SDMMC_CmdBusWidth>
 800e104:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e106:	697b      	ldr	r3, [r7, #20]
 800e108:	2b00      	cmp	r3, #0
 800e10a:	d001      	beq.n	800e110 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800e10c:	697b      	ldr	r3, [r7, #20]
 800e10e:	e003      	b.n	800e118 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800e110:	2300      	movs	r3, #0
 800e112:	e001      	b.n	800e118 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800e114:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800e118:	4618      	mov	r0, r3
 800e11a:	3718      	adds	r7, #24
 800e11c:	46bd      	mov	sp, r7
 800e11e:	bd80      	pop	{r7, pc}

0800e120 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800e120:	b590      	push	{r4, r7, lr}
 800e122:	b08f      	sub	sp, #60	; 0x3c
 800e124:	af00      	add	r7, sp, #0
 800e126:	6078      	str	r0, [r7, #4]
 800e128:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800e12a:	f7fb fd7b 	bl	8009c24 <HAL_GetTick>
 800e12e:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 800e130:	2300      	movs	r3, #0
 800e132:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 800e134:	2300      	movs	r3, #0
 800e136:	60bb      	str	r3, [r7, #8]
 800e138:	2300      	movs	r3, #0
 800e13a:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800e13c:	683b      	ldr	r3, [r7, #0]
 800e13e:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800e140:	687b      	ldr	r3, [r7, #4]
 800e142:	681b      	ldr	r3, [r3, #0]
 800e144:	2108      	movs	r1, #8
 800e146:	4618      	mov	r0, r3
 800e148:	f002 fa24 	bl	8010594 <SDMMC_CmdBlockLength>
 800e14c:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800e14e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e150:	2b00      	cmp	r3, #0
 800e152:	d001      	beq.n	800e158 <SD_FindSCR+0x38>
  {
    return errorstate;
 800e154:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e156:	e0a9      	b.n	800e2ac <SD_FindSCR+0x18c>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800e158:	687b      	ldr	r3, [r7, #4]
 800e15a:	681a      	ldr	r2, [r3, #0]
 800e15c:	687b      	ldr	r3, [r7, #4]
 800e15e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e160:	041b      	lsls	r3, r3, #16
 800e162:	4619      	mov	r1, r3
 800e164:	4610      	mov	r0, r2
 800e166:	f002 fb41 	bl	80107ec <SDMMC_CmdAppCommand>
 800e16a:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800e16c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e16e:	2b00      	cmp	r3, #0
 800e170:	d001      	beq.n	800e176 <SD_FindSCR+0x56>
  {
    return errorstate;
 800e172:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e174:	e09a      	b.n	800e2ac <SD_FindSCR+0x18c>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800e176:	f04f 33ff 	mov.w	r3, #4294967295
 800e17a:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800e17c:	2308      	movs	r3, #8
 800e17e:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 800e180:	2330      	movs	r3, #48	; 0x30
 800e182:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800e184:	2302      	movs	r3, #2
 800e186:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800e188:	2300      	movs	r3, #0
 800e18a:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 800e18c:	2301      	movs	r3, #1
 800e18e:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 800e190:	687b      	ldr	r3, [r7, #4]
 800e192:	681b      	ldr	r3, [r3, #0]
 800e194:	f107 0210 	add.w	r2, r7, #16
 800e198:	4611      	mov	r1, r2
 800e19a:	4618      	mov	r0, r3
 800e19c:	f002 f9ce 	bl	801053c <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800e1a0:	687b      	ldr	r3, [r7, #4]
 800e1a2:	681b      	ldr	r3, [r3, #0]
 800e1a4:	4618      	mov	r0, r3
 800e1a6:	f002 fb88 	bl	80108ba <SDMMC_CmdSendSCR>
 800e1aa:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800e1ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e1ae:	2b00      	cmp	r3, #0
 800e1b0:	d022      	beq.n	800e1f8 <SD_FindSCR+0xd8>
  {
    return errorstate;
 800e1b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e1b4:	e07a      	b.n	800e2ac <SD_FindSCR+0x18c>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 800e1b6:	687b      	ldr	r3, [r7, #4]
 800e1b8:	681b      	ldr	r3, [r3, #0]
 800e1ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e1bc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800e1c0:	2b00      	cmp	r3, #0
 800e1c2:	d00e      	beq.n	800e1e2 <SD_FindSCR+0xc2>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 800e1c4:	687b      	ldr	r3, [r7, #4]
 800e1c6:	6819      	ldr	r1, [r3, #0]
 800e1c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e1ca:	009b      	lsls	r3, r3, #2
 800e1cc:	f107 0208 	add.w	r2, r7, #8
 800e1d0:	18d4      	adds	r4, r2, r3
 800e1d2:	4608      	mov	r0, r1
 800e1d4:	f002 f92d 	bl	8010432 <SDIO_ReadFIFO>
 800e1d8:	4603      	mov	r3, r0
 800e1da:	6023      	str	r3, [r4, #0]
      index++;
 800e1dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e1de:	3301      	adds	r3, #1
 800e1e0:	637b      	str	r3, [r7, #52]	; 0x34
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800e1e2:	f7fb fd1f 	bl	8009c24 <HAL_GetTick>
 800e1e6:	4602      	mov	r2, r0
 800e1e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e1ea:	1ad3      	subs	r3, r2, r3
 800e1ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e1f0:	d102      	bne.n	800e1f8 <SD_FindSCR+0xd8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800e1f2:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800e1f6:	e059      	b.n	800e2ac <SD_FindSCR+0x18c>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 800e1f8:	687b      	ldr	r3, [r7, #4]
 800e1fa:	681b      	ldr	r3, [r3, #0]
 800e1fc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e1fe:	f240 432a 	movw	r3, #1066	; 0x42a
 800e202:	4013      	ands	r3, r2
 800e204:	2b00      	cmp	r3, #0
 800e206:	d0d6      	beq.n	800e1b6 <SD_FindSCR+0x96>
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 800e208:	687b      	ldr	r3, [r7, #4]
 800e20a:	681b      	ldr	r3, [r3, #0]
 800e20c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e20e:	f003 0308 	and.w	r3, r3, #8
 800e212:	2b00      	cmp	r3, #0
 800e214:	d005      	beq.n	800e222 <SD_FindSCR+0x102>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 800e216:	687b      	ldr	r3, [r7, #4]
 800e218:	681b      	ldr	r3, [r3, #0]
 800e21a:	2208      	movs	r2, #8
 800e21c:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800e21e:	2308      	movs	r3, #8
 800e220:	e044      	b.n	800e2ac <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 800e222:	687b      	ldr	r3, [r7, #4]
 800e224:	681b      	ldr	r3, [r3, #0]
 800e226:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e228:	f003 0302 	and.w	r3, r3, #2
 800e22c:	2b00      	cmp	r3, #0
 800e22e:	d005      	beq.n	800e23c <SD_FindSCR+0x11c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 800e230:	687b      	ldr	r3, [r7, #4]
 800e232:	681b      	ldr	r3, [r3, #0]
 800e234:	2202      	movs	r2, #2
 800e236:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800e238:	2302      	movs	r3, #2
 800e23a:	e037      	b.n	800e2ac <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 800e23c:	687b      	ldr	r3, [r7, #4]
 800e23e:	681b      	ldr	r3, [r3, #0]
 800e240:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e242:	f003 0320 	and.w	r3, r3, #32
 800e246:	2b00      	cmp	r3, #0
 800e248:	d005      	beq.n	800e256 <SD_FindSCR+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 800e24a:	687b      	ldr	r3, [r7, #4]
 800e24c:	681b      	ldr	r3, [r3, #0]
 800e24e:	2220      	movs	r2, #32
 800e250:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800e252:	2320      	movs	r3, #32
 800e254:	e02a      	b.n	800e2ac <SD_FindSCR+0x18c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800e256:	687b      	ldr	r3, [r7, #4]
 800e258:	681b      	ldr	r3, [r3, #0]
 800e25a:	f240 523a 	movw	r2, #1338	; 0x53a
 800e25e:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800e260:	68fb      	ldr	r3, [r7, #12]
 800e262:	061a      	lsls	r2, r3, #24
 800e264:	68fb      	ldr	r3, [r7, #12]
 800e266:	021b      	lsls	r3, r3, #8
 800e268:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800e26c:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800e26e:	68fb      	ldr	r3, [r7, #12]
 800e270:	0a1b      	lsrs	r3, r3, #8
 800e272:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800e276:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800e278:	68fb      	ldr	r3, [r7, #12]
 800e27a:	0e1b      	lsrs	r3, r3, #24
 800e27c:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800e27e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e280:	601a      	str	r2, [r3, #0]
    scr++;
 800e282:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e284:	3304      	adds	r3, #4
 800e286:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800e288:	68bb      	ldr	r3, [r7, #8]
 800e28a:	061a      	lsls	r2, r3, #24
 800e28c:	68bb      	ldr	r3, [r7, #8]
 800e28e:	021b      	lsls	r3, r3, #8
 800e290:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800e294:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800e296:	68bb      	ldr	r3, [r7, #8]
 800e298:	0a1b      	lsrs	r3, r3, #8
 800e29a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800e29e:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800e2a0:	68bb      	ldr	r3, [r7, #8]
 800e2a2:	0e1b      	lsrs	r3, r3, #24
 800e2a4:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800e2a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e2a8:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800e2aa:	2300      	movs	r3, #0
}
 800e2ac:	4618      	mov	r0, r3
 800e2ae:	373c      	adds	r7, #60	; 0x3c
 800e2b0:	46bd      	mov	sp, r7
 800e2b2:	bd90      	pop	{r4, r7, pc}

0800e2b4 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 800e2b4:	b580      	push	{r7, lr}
 800e2b6:	b086      	sub	sp, #24
 800e2b8:	af00      	add	r7, sp, #0
 800e2ba:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 800e2bc:	687b      	ldr	r3, [r7, #4]
 800e2be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e2c0:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 800e2c2:	687b      	ldr	r3, [r7, #4]
 800e2c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e2c6:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800e2c8:	693b      	ldr	r3, [r7, #16]
 800e2ca:	2b00      	cmp	r3, #0
 800e2cc:	d03f      	beq.n	800e34e <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 800e2ce:	2300      	movs	r3, #0
 800e2d0:	617b      	str	r3, [r7, #20]
 800e2d2:	e033      	b.n	800e33c <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 800e2d4:	687b      	ldr	r3, [r7, #4]
 800e2d6:	681b      	ldr	r3, [r3, #0]
 800e2d8:	4618      	mov	r0, r3
 800e2da:	f002 f8aa 	bl	8010432 <SDIO_ReadFIFO>
 800e2de:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 800e2e0:	68bb      	ldr	r3, [r7, #8]
 800e2e2:	b2da      	uxtb	r2, r3
 800e2e4:	68fb      	ldr	r3, [r7, #12]
 800e2e6:	701a      	strb	r2, [r3, #0]
      tmp++;
 800e2e8:	68fb      	ldr	r3, [r7, #12]
 800e2ea:	3301      	adds	r3, #1
 800e2ec:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800e2ee:	693b      	ldr	r3, [r7, #16]
 800e2f0:	3b01      	subs	r3, #1
 800e2f2:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 800e2f4:	68bb      	ldr	r3, [r7, #8]
 800e2f6:	0a1b      	lsrs	r3, r3, #8
 800e2f8:	b2da      	uxtb	r2, r3
 800e2fa:	68fb      	ldr	r3, [r7, #12]
 800e2fc:	701a      	strb	r2, [r3, #0]
      tmp++;
 800e2fe:	68fb      	ldr	r3, [r7, #12]
 800e300:	3301      	adds	r3, #1
 800e302:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800e304:	693b      	ldr	r3, [r7, #16]
 800e306:	3b01      	subs	r3, #1
 800e308:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800e30a:	68bb      	ldr	r3, [r7, #8]
 800e30c:	0c1b      	lsrs	r3, r3, #16
 800e30e:	b2da      	uxtb	r2, r3
 800e310:	68fb      	ldr	r3, [r7, #12]
 800e312:	701a      	strb	r2, [r3, #0]
      tmp++;
 800e314:	68fb      	ldr	r3, [r7, #12]
 800e316:	3301      	adds	r3, #1
 800e318:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800e31a:	693b      	ldr	r3, [r7, #16]
 800e31c:	3b01      	subs	r3, #1
 800e31e:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 800e320:	68bb      	ldr	r3, [r7, #8]
 800e322:	0e1b      	lsrs	r3, r3, #24
 800e324:	b2da      	uxtb	r2, r3
 800e326:	68fb      	ldr	r3, [r7, #12]
 800e328:	701a      	strb	r2, [r3, #0]
      tmp++;
 800e32a:	68fb      	ldr	r3, [r7, #12]
 800e32c:	3301      	adds	r3, #1
 800e32e:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800e330:	693b      	ldr	r3, [r7, #16]
 800e332:	3b01      	subs	r3, #1
 800e334:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 800e336:	697b      	ldr	r3, [r7, #20]
 800e338:	3301      	adds	r3, #1
 800e33a:	617b      	str	r3, [r7, #20]
 800e33c:	697b      	ldr	r3, [r7, #20]
 800e33e:	2b07      	cmp	r3, #7
 800e340:	d9c8      	bls.n	800e2d4 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 800e342:	687b      	ldr	r3, [r7, #4]
 800e344:	68fa      	ldr	r2, [r7, #12]
 800e346:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 800e348:	687b      	ldr	r3, [r7, #4]
 800e34a:	693a      	ldr	r2, [r7, #16]
 800e34c:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 800e34e:	bf00      	nop
 800e350:	3718      	adds	r7, #24
 800e352:	46bd      	mov	sp, r7
 800e354:	bd80      	pop	{r7, pc}

0800e356 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 800e356:	b580      	push	{r7, lr}
 800e358:	b086      	sub	sp, #24
 800e35a:	af00      	add	r7, sp, #0
 800e35c:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 800e35e:	687b      	ldr	r3, [r7, #4]
 800e360:	6a1b      	ldr	r3, [r3, #32]
 800e362:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 800e364:	687b      	ldr	r3, [r7, #4]
 800e366:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e368:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800e36a:	693b      	ldr	r3, [r7, #16]
 800e36c:	2b00      	cmp	r3, #0
 800e36e:	d043      	beq.n	800e3f8 <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 800e370:	2300      	movs	r3, #0
 800e372:	617b      	str	r3, [r7, #20]
 800e374:	e037      	b.n	800e3e6 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 800e376:	68fb      	ldr	r3, [r7, #12]
 800e378:	781b      	ldrb	r3, [r3, #0]
 800e37a:	60bb      	str	r3, [r7, #8]
      tmp++;
 800e37c:	68fb      	ldr	r3, [r7, #12]
 800e37e:	3301      	adds	r3, #1
 800e380:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800e382:	693b      	ldr	r3, [r7, #16]
 800e384:	3b01      	subs	r3, #1
 800e386:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 800e388:	68fb      	ldr	r3, [r7, #12]
 800e38a:	781b      	ldrb	r3, [r3, #0]
 800e38c:	021a      	lsls	r2, r3, #8
 800e38e:	68bb      	ldr	r3, [r7, #8]
 800e390:	4313      	orrs	r3, r2
 800e392:	60bb      	str	r3, [r7, #8]
      tmp++;
 800e394:	68fb      	ldr	r3, [r7, #12]
 800e396:	3301      	adds	r3, #1
 800e398:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800e39a:	693b      	ldr	r3, [r7, #16]
 800e39c:	3b01      	subs	r3, #1
 800e39e:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 800e3a0:	68fb      	ldr	r3, [r7, #12]
 800e3a2:	781b      	ldrb	r3, [r3, #0]
 800e3a4:	041a      	lsls	r2, r3, #16
 800e3a6:	68bb      	ldr	r3, [r7, #8]
 800e3a8:	4313      	orrs	r3, r2
 800e3aa:	60bb      	str	r3, [r7, #8]
      tmp++;
 800e3ac:	68fb      	ldr	r3, [r7, #12]
 800e3ae:	3301      	adds	r3, #1
 800e3b0:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800e3b2:	693b      	ldr	r3, [r7, #16]
 800e3b4:	3b01      	subs	r3, #1
 800e3b6:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 800e3b8:	68fb      	ldr	r3, [r7, #12]
 800e3ba:	781b      	ldrb	r3, [r3, #0]
 800e3bc:	061a      	lsls	r2, r3, #24
 800e3be:	68bb      	ldr	r3, [r7, #8]
 800e3c0:	4313      	orrs	r3, r2
 800e3c2:	60bb      	str	r3, [r7, #8]
      tmp++;
 800e3c4:	68fb      	ldr	r3, [r7, #12]
 800e3c6:	3301      	adds	r3, #1
 800e3c8:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800e3ca:	693b      	ldr	r3, [r7, #16]
 800e3cc:	3b01      	subs	r3, #1
 800e3ce:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 800e3d0:	687b      	ldr	r3, [r7, #4]
 800e3d2:	681b      	ldr	r3, [r3, #0]
 800e3d4:	f107 0208 	add.w	r2, r7, #8
 800e3d8:	4611      	mov	r1, r2
 800e3da:	4618      	mov	r0, r3
 800e3dc:	f002 f836 	bl	801044c <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 800e3e0:	697b      	ldr	r3, [r7, #20]
 800e3e2:	3301      	adds	r3, #1
 800e3e4:	617b      	str	r3, [r7, #20]
 800e3e6:	697b      	ldr	r3, [r7, #20]
 800e3e8:	2b07      	cmp	r3, #7
 800e3ea:	d9c4      	bls.n	800e376 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 800e3ec:	687b      	ldr	r3, [r7, #4]
 800e3ee:	68fa      	ldr	r2, [r7, #12]
 800e3f0:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 800e3f2:	687b      	ldr	r3, [r7, #4]
 800e3f4:	693a      	ldr	r2, [r7, #16]
 800e3f6:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 800e3f8:	bf00      	nop
 800e3fa:	3718      	adds	r7, #24
 800e3fc:	46bd      	mov	sp, r7
 800e3fe:	bd80      	pop	{r7, pc}

0800e400 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800e400:	b580      	push	{r7, lr}
 800e402:	b082      	sub	sp, #8
 800e404:	af00      	add	r7, sp, #0
 800e406:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800e408:	687b      	ldr	r3, [r7, #4]
 800e40a:	2b00      	cmp	r3, #0
 800e40c:	d101      	bne.n	800e412 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800e40e:	2301      	movs	r3, #1
 800e410:	e056      	b.n	800e4c0 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800e412:	687b      	ldr	r3, [r7, #4]
 800e414:	2200      	movs	r2, #0
 800e416:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800e418:	687b      	ldr	r3, [r7, #4]
 800e41a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800e41e:	b2db      	uxtb	r3, r3
 800e420:	2b00      	cmp	r3, #0
 800e422:	d106      	bne.n	800e432 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800e424:	687b      	ldr	r3, [r7, #4]
 800e426:	2200      	movs	r2, #0
 800e428:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800e42c:	6878      	ldr	r0, [r7, #4]
 800e42e:	f7f9 f809 	bl	8007444 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800e432:	687b      	ldr	r3, [r7, #4]
 800e434:	2202      	movs	r2, #2
 800e436:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800e43a:	687b      	ldr	r3, [r7, #4]
 800e43c:	681b      	ldr	r3, [r3, #0]
 800e43e:	681a      	ldr	r2, [r3, #0]
 800e440:	687b      	ldr	r3, [r7, #4]
 800e442:	681b      	ldr	r3, [r3, #0]
 800e444:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800e448:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800e44a:	687b      	ldr	r3, [r7, #4]
 800e44c:	685a      	ldr	r2, [r3, #4]
 800e44e:	687b      	ldr	r3, [r7, #4]
 800e450:	689b      	ldr	r3, [r3, #8]
 800e452:	431a      	orrs	r2, r3
 800e454:	687b      	ldr	r3, [r7, #4]
 800e456:	68db      	ldr	r3, [r3, #12]
 800e458:	431a      	orrs	r2, r3
 800e45a:	687b      	ldr	r3, [r7, #4]
 800e45c:	691b      	ldr	r3, [r3, #16]
 800e45e:	431a      	orrs	r2, r3
 800e460:	687b      	ldr	r3, [r7, #4]
 800e462:	695b      	ldr	r3, [r3, #20]
 800e464:	431a      	orrs	r2, r3
 800e466:	687b      	ldr	r3, [r7, #4]
 800e468:	699b      	ldr	r3, [r3, #24]
 800e46a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800e46e:	431a      	orrs	r2, r3
 800e470:	687b      	ldr	r3, [r7, #4]
 800e472:	69db      	ldr	r3, [r3, #28]
 800e474:	431a      	orrs	r2, r3
 800e476:	687b      	ldr	r3, [r7, #4]
 800e478:	6a1b      	ldr	r3, [r3, #32]
 800e47a:	ea42 0103 	orr.w	r1, r2, r3
 800e47e:	687b      	ldr	r3, [r7, #4]
 800e480:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800e482:	687b      	ldr	r3, [r7, #4]
 800e484:	681b      	ldr	r3, [r3, #0]
 800e486:	430a      	orrs	r2, r1
 800e488:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800e48a:	687b      	ldr	r3, [r7, #4]
 800e48c:	699b      	ldr	r3, [r3, #24]
 800e48e:	0c1b      	lsrs	r3, r3, #16
 800e490:	f003 0104 	and.w	r1, r3, #4
 800e494:	687b      	ldr	r3, [r7, #4]
 800e496:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e498:	687b      	ldr	r3, [r7, #4]
 800e49a:	681b      	ldr	r3, [r3, #0]
 800e49c:	430a      	orrs	r2, r1
 800e49e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800e4a0:	687b      	ldr	r3, [r7, #4]
 800e4a2:	681b      	ldr	r3, [r3, #0]
 800e4a4:	69da      	ldr	r2, [r3, #28]
 800e4a6:	687b      	ldr	r3, [r7, #4]
 800e4a8:	681b      	ldr	r3, [r3, #0]
 800e4aa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800e4ae:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800e4b0:	687b      	ldr	r3, [r7, #4]
 800e4b2:	2200      	movs	r2, #0
 800e4b4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800e4b6:	687b      	ldr	r3, [r7, #4]
 800e4b8:	2201      	movs	r2, #1
 800e4ba:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800e4be:	2300      	movs	r3, #0
}
 800e4c0:	4618      	mov	r0, r3
 800e4c2:	3708      	adds	r7, #8
 800e4c4:	46bd      	mov	sp, r7
 800e4c6:	bd80      	pop	{r7, pc}

0800e4c8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800e4c8:	b580      	push	{r7, lr}
 800e4ca:	b088      	sub	sp, #32
 800e4cc:	af00      	add	r7, sp, #0
 800e4ce:	60f8      	str	r0, [r7, #12]
 800e4d0:	60b9      	str	r1, [r7, #8]
 800e4d2:	603b      	str	r3, [r7, #0]
 800e4d4:	4613      	mov	r3, r2
 800e4d6:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800e4d8:	2300      	movs	r3, #0
 800e4da:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800e4dc:	68fb      	ldr	r3, [r7, #12]
 800e4de:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800e4e2:	2b01      	cmp	r3, #1
 800e4e4:	d101      	bne.n	800e4ea <HAL_SPI_Transmit+0x22>
 800e4e6:	2302      	movs	r3, #2
 800e4e8:	e11e      	b.n	800e728 <HAL_SPI_Transmit+0x260>
 800e4ea:	68fb      	ldr	r3, [r7, #12]
 800e4ec:	2201      	movs	r2, #1
 800e4ee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800e4f2:	f7fb fb97 	bl	8009c24 <HAL_GetTick>
 800e4f6:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800e4f8:	88fb      	ldrh	r3, [r7, #6]
 800e4fa:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800e4fc:	68fb      	ldr	r3, [r7, #12]
 800e4fe:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800e502:	b2db      	uxtb	r3, r3
 800e504:	2b01      	cmp	r3, #1
 800e506:	d002      	beq.n	800e50e <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800e508:	2302      	movs	r3, #2
 800e50a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800e50c:	e103      	b.n	800e716 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 800e50e:	68bb      	ldr	r3, [r7, #8]
 800e510:	2b00      	cmp	r3, #0
 800e512:	d002      	beq.n	800e51a <HAL_SPI_Transmit+0x52>
 800e514:	88fb      	ldrh	r3, [r7, #6]
 800e516:	2b00      	cmp	r3, #0
 800e518:	d102      	bne.n	800e520 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800e51a:	2301      	movs	r3, #1
 800e51c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800e51e:	e0fa      	b.n	800e716 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800e520:	68fb      	ldr	r3, [r7, #12]
 800e522:	2203      	movs	r2, #3
 800e524:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e528:	68fb      	ldr	r3, [r7, #12]
 800e52a:	2200      	movs	r2, #0
 800e52c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800e52e:	68fb      	ldr	r3, [r7, #12]
 800e530:	68ba      	ldr	r2, [r7, #8]
 800e532:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800e534:	68fb      	ldr	r3, [r7, #12]
 800e536:	88fa      	ldrh	r2, [r7, #6]
 800e538:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800e53a:	68fb      	ldr	r3, [r7, #12]
 800e53c:	88fa      	ldrh	r2, [r7, #6]
 800e53e:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800e540:	68fb      	ldr	r3, [r7, #12]
 800e542:	2200      	movs	r2, #0
 800e544:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800e546:	68fb      	ldr	r3, [r7, #12]
 800e548:	2200      	movs	r2, #0
 800e54a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800e54c:	68fb      	ldr	r3, [r7, #12]
 800e54e:	2200      	movs	r2, #0
 800e550:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800e552:	68fb      	ldr	r3, [r7, #12]
 800e554:	2200      	movs	r2, #0
 800e556:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800e558:	68fb      	ldr	r3, [r7, #12]
 800e55a:	2200      	movs	r2, #0
 800e55c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e55e:	68fb      	ldr	r3, [r7, #12]
 800e560:	689b      	ldr	r3, [r3, #8]
 800e562:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e566:	d107      	bne.n	800e578 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 800e568:	68fb      	ldr	r3, [r7, #12]
 800e56a:	681b      	ldr	r3, [r3, #0]
 800e56c:	681a      	ldr	r2, [r3, #0]
 800e56e:	68fb      	ldr	r3, [r7, #12]
 800e570:	681b      	ldr	r3, [r3, #0]
 800e572:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800e576:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800e578:	68fb      	ldr	r3, [r7, #12]
 800e57a:	681b      	ldr	r3, [r3, #0]
 800e57c:	681b      	ldr	r3, [r3, #0]
 800e57e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e582:	2b40      	cmp	r3, #64	; 0x40
 800e584:	d007      	beq.n	800e596 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800e586:	68fb      	ldr	r3, [r7, #12]
 800e588:	681b      	ldr	r3, [r3, #0]
 800e58a:	681a      	ldr	r2, [r3, #0]
 800e58c:	68fb      	ldr	r3, [r7, #12]
 800e58e:	681b      	ldr	r3, [r3, #0]
 800e590:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800e594:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800e596:	68fb      	ldr	r3, [r7, #12]
 800e598:	68db      	ldr	r3, [r3, #12]
 800e59a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e59e:	d14b      	bne.n	800e638 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e5a0:	68fb      	ldr	r3, [r7, #12]
 800e5a2:	685b      	ldr	r3, [r3, #4]
 800e5a4:	2b00      	cmp	r3, #0
 800e5a6:	d002      	beq.n	800e5ae <HAL_SPI_Transmit+0xe6>
 800e5a8:	8afb      	ldrh	r3, [r7, #22]
 800e5aa:	2b01      	cmp	r3, #1
 800e5ac:	d13e      	bne.n	800e62c <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800e5ae:	68fb      	ldr	r3, [r7, #12]
 800e5b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e5b2:	881a      	ldrh	r2, [r3, #0]
 800e5b4:	68fb      	ldr	r3, [r7, #12]
 800e5b6:	681b      	ldr	r3, [r3, #0]
 800e5b8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800e5ba:	68fb      	ldr	r3, [r7, #12]
 800e5bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e5be:	1c9a      	adds	r2, r3, #2
 800e5c0:	68fb      	ldr	r3, [r7, #12]
 800e5c2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800e5c4:	68fb      	ldr	r3, [r7, #12]
 800e5c6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800e5c8:	b29b      	uxth	r3, r3
 800e5ca:	3b01      	subs	r3, #1
 800e5cc:	b29a      	uxth	r2, r3
 800e5ce:	68fb      	ldr	r3, [r7, #12]
 800e5d0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800e5d2:	e02b      	b.n	800e62c <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800e5d4:	68fb      	ldr	r3, [r7, #12]
 800e5d6:	681b      	ldr	r3, [r3, #0]
 800e5d8:	689b      	ldr	r3, [r3, #8]
 800e5da:	f003 0302 	and.w	r3, r3, #2
 800e5de:	2b02      	cmp	r3, #2
 800e5e0:	d112      	bne.n	800e608 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800e5e2:	68fb      	ldr	r3, [r7, #12]
 800e5e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e5e6:	881a      	ldrh	r2, [r3, #0]
 800e5e8:	68fb      	ldr	r3, [r7, #12]
 800e5ea:	681b      	ldr	r3, [r3, #0]
 800e5ec:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800e5ee:	68fb      	ldr	r3, [r7, #12]
 800e5f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e5f2:	1c9a      	adds	r2, r3, #2
 800e5f4:	68fb      	ldr	r3, [r7, #12]
 800e5f6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800e5f8:	68fb      	ldr	r3, [r7, #12]
 800e5fa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800e5fc:	b29b      	uxth	r3, r3
 800e5fe:	3b01      	subs	r3, #1
 800e600:	b29a      	uxth	r2, r3
 800e602:	68fb      	ldr	r3, [r7, #12]
 800e604:	86da      	strh	r2, [r3, #54]	; 0x36
 800e606:	e011      	b.n	800e62c <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e608:	f7fb fb0c 	bl	8009c24 <HAL_GetTick>
 800e60c:	4602      	mov	r2, r0
 800e60e:	69bb      	ldr	r3, [r7, #24]
 800e610:	1ad3      	subs	r3, r2, r3
 800e612:	683a      	ldr	r2, [r7, #0]
 800e614:	429a      	cmp	r2, r3
 800e616:	d803      	bhi.n	800e620 <HAL_SPI_Transmit+0x158>
 800e618:	683b      	ldr	r3, [r7, #0]
 800e61a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e61e:	d102      	bne.n	800e626 <HAL_SPI_Transmit+0x15e>
 800e620:	683b      	ldr	r3, [r7, #0]
 800e622:	2b00      	cmp	r3, #0
 800e624:	d102      	bne.n	800e62c <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 800e626:	2303      	movs	r3, #3
 800e628:	77fb      	strb	r3, [r7, #31]
          goto error;
 800e62a:	e074      	b.n	800e716 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800e62c:	68fb      	ldr	r3, [r7, #12]
 800e62e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800e630:	b29b      	uxth	r3, r3
 800e632:	2b00      	cmp	r3, #0
 800e634:	d1ce      	bne.n	800e5d4 <HAL_SPI_Transmit+0x10c>
 800e636:	e04c      	b.n	800e6d2 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e638:	68fb      	ldr	r3, [r7, #12]
 800e63a:	685b      	ldr	r3, [r3, #4]
 800e63c:	2b00      	cmp	r3, #0
 800e63e:	d002      	beq.n	800e646 <HAL_SPI_Transmit+0x17e>
 800e640:	8afb      	ldrh	r3, [r7, #22]
 800e642:	2b01      	cmp	r3, #1
 800e644:	d140      	bne.n	800e6c8 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800e646:	68fb      	ldr	r3, [r7, #12]
 800e648:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e64a:	68fb      	ldr	r3, [r7, #12]
 800e64c:	681b      	ldr	r3, [r3, #0]
 800e64e:	330c      	adds	r3, #12
 800e650:	7812      	ldrb	r2, [r2, #0]
 800e652:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800e654:	68fb      	ldr	r3, [r7, #12]
 800e656:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e658:	1c5a      	adds	r2, r3, #1
 800e65a:	68fb      	ldr	r3, [r7, #12]
 800e65c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800e65e:	68fb      	ldr	r3, [r7, #12]
 800e660:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800e662:	b29b      	uxth	r3, r3
 800e664:	3b01      	subs	r3, #1
 800e666:	b29a      	uxth	r2, r3
 800e668:	68fb      	ldr	r3, [r7, #12]
 800e66a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800e66c:	e02c      	b.n	800e6c8 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800e66e:	68fb      	ldr	r3, [r7, #12]
 800e670:	681b      	ldr	r3, [r3, #0]
 800e672:	689b      	ldr	r3, [r3, #8]
 800e674:	f003 0302 	and.w	r3, r3, #2
 800e678:	2b02      	cmp	r3, #2
 800e67a:	d113      	bne.n	800e6a4 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800e67c:	68fb      	ldr	r3, [r7, #12]
 800e67e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e680:	68fb      	ldr	r3, [r7, #12]
 800e682:	681b      	ldr	r3, [r3, #0]
 800e684:	330c      	adds	r3, #12
 800e686:	7812      	ldrb	r2, [r2, #0]
 800e688:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800e68a:	68fb      	ldr	r3, [r7, #12]
 800e68c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e68e:	1c5a      	adds	r2, r3, #1
 800e690:	68fb      	ldr	r3, [r7, #12]
 800e692:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800e694:	68fb      	ldr	r3, [r7, #12]
 800e696:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800e698:	b29b      	uxth	r3, r3
 800e69a:	3b01      	subs	r3, #1
 800e69c:	b29a      	uxth	r2, r3
 800e69e:	68fb      	ldr	r3, [r7, #12]
 800e6a0:	86da      	strh	r2, [r3, #54]	; 0x36
 800e6a2:	e011      	b.n	800e6c8 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e6a4:	f7fb fabe 	bl	8009c24 <HAL_GetTick>
 800e6a8:	4602      	mov	r2, r0
 800e6aa:	69bb      	ldr	r3, [r7, #24]
 800e6ac:	1ad3      	subs	r3, r2, r3
 800e6ae:	683a      	ldr	r2, [r7, #0]
 800e6b0:	429a      	cmp	r2, r3
 800e6b2:	d803      	bhi.n	800e6bc <HAL_SPI_Transmit+0x1f4>
 800e6b4:	683b      	ldr	r3, [r7, #0]
 800e6b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e6ba:	d102      	bne.n	800e6c2 <HAL_SPI_Transmit+0x1fa>
 800e6bc:	683b      	ldr	r3, [r7, #0]
 800e6be:	2b00      	cmp	r3, #0
 800e6c0:	d102      	bne.n	800e6c8 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 800e6c2:	2303      	movs	r3, #3
 800e6c4:	77fb      	strb	r3, [r7, #31]
          goto error;
 800e6c6:	e026      	b.n	800e716 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800e6c8:	68fb      	ldr	r3, [r7, #12]
 800e6ca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800e6cc:	b29b      	uxth	r3, r3
 800e6ce:	2b00      	cmp	r3, #0
 800e6d0:	d1cd      	bne.n	800e66e <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800e6d2:	69ba      	ldr	r2, [r7, #24]
 800e6d4:	6839      	ldr	r1, [r7, #0]
 800e6d6:	68f8      	ldr	r0, [r7, #12]
 800e6d8:	f000 fba4 	bl	800ee24 <SPI_EndRxTxTransaction>
 800e6dc:	4603      	mov	r3, r0
 800e6de:	2b00      	cmp	r3, #0
 800e6e0:	d002      	beq.n	800e6e8 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800e6e2:	68fb      	ldr	r3, [r7, #12]
 800e6e4:	2220      	movs	r2, #32
 800e6e6:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800e6e8:	68fb      	ldr	r3, [r7, #12]
 800e6ea:	689b      	ldr	r3, [r3, #8]
 800e6ec:	2b00      	cmp	r3, #0
 800e6ee:	d10a      	bne.n	800e706 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800e6f0:	2300      	movs	r3, #0
 800e6f2:	613b      	str	r3, [r7, #16]
 800e6f4:	68fb      	ldr	r3, [r7, #12]
 800e6f6:	681b      	ldr	r3, [r3, #0]
 800e6f8:	68db      	ldr	r3, [r3, #12]
 800e6fa:	613b      	str	r3, [r7, #16]
 800e6fc:	68fb      	ldr	r3, [r7, #12]
 800e6fe:	681b      	ldr	r3, [r3, #0]
 800e700:	689b      	ldr	r3, [r3, #8]
 800e702:	613b      	str	r3, [r7, #16]
 800e704:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800e706:	68fb      	ldr	r3, [r7, #12]
 800e708:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e70a:	2b00      	cmp	r3, #0
 800e70c:	d002      	beq.n	800e714 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 800e70e:	2301      	movs	r3, #1
 800e710:	77fb      	strb	r3, [r7, #31]
 800e712:	e000      	b.n	800e716 <HAL_SPI_Transmit+0x24e>
  }

error:
 800e714:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800e716:	68fb      	ldr	r3, [r7, #12]
 800e718:	2201      	movs	r2, #1
 800e71a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800e71e:	68fb      	ldr	r3, [r7, #12]
 800e720:	2200      	movs	r2, #0
 800e722:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800e726:	7ffb      	ldrb	r3, [r7, #31]
}
 800e728:	4618      	mov	r0, r3
 800e72a:	3720      	adds	r7, #32
 800e72c:	46bd      	mov	sp, r7
 800e72e:	bd80      	pop	{r7, pc}

0800e730 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800e730:	b580      	push	{r7, lr}
 800e732:	b088      	sub	sp, #32
 800e734:	af02      	add	r7, sp, #8
 800e736:	60f8      	str	r0, [r7, #12]
 800e738:	60b9      	str	r1, [r7, #8]
 800e73a:	603b      	str	r3, [r7, #0]
 800e73c:	4613      	mov	r3, r2
 800e73e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800e740:	2300      	movs	r3, #0
 800e742:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800e744:	68fb      	ldr	r3, [r7, #12]
 800e746:	685b      	ldr	r3, [r3, #4]
 800e748:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800e74c:	d112      	bne.n	800e774 <HAL_SPI_Receive+0x44>
 800e74e:	68fb      	ldr	r3, [r7, #12]
 800e750:	689b      	ldr	r3, [r3, #8]
 800e752:	2b00      	cmp	r3, #0
 800e754:	d10e      	bne.n	800e774 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800e756:	68fb      	ldr	r3, [r7, #12]
 800e758:	2204      	movs	r2, #4
 800e75a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800e75e:	88fa      	ldrh	r2, [r7, #6]
 800e760:	683b      	ldr	r3, [r7, #0]
 800e762:	9300      	str	r3, [sp, #0]
 800e764:	4613      	mov	r3, r2
 800e766:	68ba      	ldr	r2, [r7, #8]
 800e768:	68b9      	ldr	r1, [r7, #8]
 800e76a:	68f8      	ldr	r0, [r7, #12]
 800e76c:	f000 f8e9 	bl	800e942 <HAL_SPI_TransmitReceive>
 800e770:	4603      	mov	r3, r0
 800e772:	e0e2      	b.n	800e93a <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800e774:	68fb      	ldr	r3, [r7, #12]
 800e776:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800e77a:	2b01      	cmp	r3, #1
 800e77c:	d101      	bne.n	800e782 <HAL_SPI_Receive+0x52>
 800e77e:	2302      	movs	r3, #2
 800e780:	e0db      	b.n	800e93a <HAL_SPI_Receive+0x20a>
 800e782:	68fb      	ldr	r3, [r7, #12]
 800e784:	2201      	movs	r2, #1
 800e786:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800e78a:	f7fb fa4b 	bl	8009c24 <HAL_GetTick>
 800e78e:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800e790:	68fb      	ldr	r3, [r7, #12]
 800e792:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800e796:	b2db      	uxtb	r3, r3
 800e798:	2b01      	cmp	r3, #1
 800e79a:	d002      	beq.n	800e7a2 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800e79c:	2302      	movs	r3, #2
 800e79e:	75fb      	strb	r3, [r7, #23]
    goto error;
 800e7a0:	e0c2      	b.n	800e928 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 800e7a2:	68bb      	ldr	r3, [r7, #8]
 800e7a4:	2b00      	cmp	r3, #0
 800e7a6:	d002      	beq.n	800e7ae <HAL_SPI_Receive+0x7e>
 800e7a8:	88fb      	ldrh	r3, [r7, #6]
 800e7aa:	2b00      	cmp	r3, #0
 800e7ac:	d102      	bne.n	800e7b4 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800e7ae:	2301      	movs	r3, #1
 800e7b0:	75fb      	strb	r3, [r7, #23]
    goto error;
 800e7b2:	e0b9      	b.n	800e928 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800e7b4:	68fb      	ldr	r3, [r7, #12]
 800e7b6:	2204      	movs	r2, #4
 800e7b8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e7bc:	68fb      	ldr	r3, [r7, #12]
 800e7be:	2200      	movs	r2, #0
 800e7c0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800e7c2:	68fb      	ldr	r3, [r7, #12]
 800e7c4:	68ba      	ldr	r2, [r7, #8]
 800e7c6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800e7c8:	68fb      	ldr	r3, [r7, #12]
 800e7ca:	88fa      	ldrh	r2, [r7, #6]
 800e7cc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800e7ce:	68fb      	ldr	r3, [r7, #12]
 800e7d0:	88fa      	ldrh	r2, [r7, #6]
 800e7d2:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800e7d4:	68fb      	ldr	r3, [r7, #12]
 800e7d6:	2200      	movs	r2, #0
 800e7d8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800e7da:	68fb      	ldr	r3, [r7, #12]
 800e7dc:	2200      	movs	r2, #0
 800e7de:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800e7e0:	68fb      	ldr	r3, [r7, #12]
 800e7e2:	2200      	movs	r2, #0
 800e7e4:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800e7e6:	68fb      	ldr	r3, [r7, #12]
 800e7e8:	2200      	movs	r2, #0
 800e7ea:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800e7ec:	68fb      	ldr	r3, [r7, #12]
 800e7ee:	2200      	movs	r2, #0
 800e7f0:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e7f2:	68fb      	ldr	r3, [r7, #12]
 800e7f4:	689b      	ldr	r3, [r3, #8]
 800e7f6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e7fa:	d107      	bne.n	800e80c <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 800e7fc:	68fb      	ldr	r3, [r7, #12]
 800e7fe:	681b      	ldr	r3, [r3, #0]
 800e800:	681a      	ldr	r2, [r3, #0]
 800e802:	68fb      	ldr	r3, [r7, #12]
 800e804:	681b      	ldr	r3, [r3, #0]
 800e806:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800e80a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800e80c:	68fb      	ldr	r3, [r7, #12]
 800e80e:	681b      	ldr	r3, [r3, #0]
 800e810:	681b      	ldr	r3, [r3, #0]
 800e812:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e816:	2b40      	cmp	r3, #64	; 0x40
 800e818:	d007      	beq.n	800e82a <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800e81a:	68fb      	ldr	r3, [r7, #12]
 800e81c:	681b      	ldr	r3, [r3, #0]
 800e81e:	681a      	ldr	r2, [r3, #0]
 800e820:	68fb      	ldr	r3, [r7, #12]
 800e822:	681b      	ldr	r3, [r3, #0]
 800e824:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800e828:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800e82a:	68fb      	ldr	r3, [r7, #12]
 800e82c:	68db      	ldr	r3, [r3, #12]
 800e82e:	2b00      	cmp	r3, #0
 800e830:	d162      	bne.n	800e8f8 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800e832:	e02e      	b.n	800e892 <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800e834:	68fb      	ldr	r3, [r7, #12]
 800e836:	681b      	ldr	r3, [r3, #0]
 800e838:	689b      	ldr	r3, [r3, #8]
 800e83a:	f003 0301 	and.w	r3, r3, #1
 800e83e:	2b01      	cmp	r3, #1
 800e840:	d115      	bne.n	800e86e <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800e842:	68fb      	ldr	r3, [r7, #12]
 800e844:	681b      	ldr	r3, [r3, #0]
 800e846:	f103 020c 	add.w	r2, r3, #12
 800e84a:	68fb      	ldr	r3, [r7, #12]
 800e84c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e84e:	7812      	ldrb	r2, [r2, #0]
 800e850:	b2d2      	uxtb	r2, r2
 800e852:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800e854:	68fb      	ldr	r3, [r7, #12]
 800e856:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e858:	1c5a      	adds	r2, r3, #1
 800e85a:	68fb      	ldr	r3, [r7, #12]
 800e85c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800e85e:	68fb      	ldr	r3, [r7, #12]
 800e860:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e862:	b29b      	uxth	r3, r3
 800e864:	3b01      	subs	r3, #1
 800e866:	b29a      	uxth	r2, r3
 800e868:	68fb      	ldr	r3, [r7, #12]
 800e86a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800e86c:	e011      	b.n	800e892 <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e86e:	f7fb f9d9 	bl	8009c24 <HAL_GetTick>
 800e872:	4602      	mov	r2, r0
 800e874:	693b      	ldr	r3, [r7, #16]
 800e876:	1ad3      	subs	r3, r2, r3
 800e878:	683a      	ldr	r2, [r7, #0]
 800e87a:	429a      	cmp	r2, r3
 800e87c:	d803      	bhi.n	800e886 <HAL_SPI_Receive+0x156>
 800e87e:	683b      	ldr	r3, [r7, #0]
 800e880:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e884:	d102      	bne.n	800e88c <HAL_SPI_Receive+0x15c>
 800e886:	683b      	ldr	r3, [r7, #0]
 800e888:	2b00      	cmp	r3, #0
 800e88a:	d102      	bne.n	800e892 <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 800e88c:	2303      	movs	r3, #3
 800e88e:	75fb      	strb	r3, [r7, #23]
          goto error;
 800e890:	e04a      	b.n	800e928 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800e892:	68fb      	ldr	r3, [r7, #12]
 800e894:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e896:	b29b      	uxth	r3, r3
 800e898:	2b00      	cmp	r3, #0
 800e89a:	d1cb      	bne.n	800e834 <HAL_SPI_Receive+0x104>
 800e89c:	e031      	b.n	800e902 <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800e89e:	68fb      	ldr	r3, [r7, #12]
 800e8a0:	681b      	ldr	r3, [r3, #0]
 800e8a2:	689b      	ldr	r3, [r3, #8]
 800e8a4:	f003 0301 	and.w	r3, r3, #1
 800e8a8:	2b01      	cmp	r3, #1
 800e8aa:	d113      	bne.n	800e8d4 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800e8ac:	68fb      	ldr	r3, [r7, #12]
 800e8ae:	681b      	ldr	r3, [r3, #0]
 800e8b0:	68da      	ldr	r2, [r3, #12]
 800e8b2:	68fb      	ldr	r3, [r7, #12]
 800e8b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e8b6:	b292      	uxth	r2, r2
 800e8b8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800e8ba:	68fb      	ldr	r3, [r7, #12]
 800e8bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e8be:	1c9a      	adds	r2, r3, #2
 800e8c0:	68fb      	ldr	r3, [r7, #12]
 800e8c2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800e8c4:	68fb      	ldr	r3, [r7, #12]
 800e8c6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e8c8:	b29b      	uxth	r3, r3
 800e8ca:	3b01      	subs	r3, #1
 800e8cc:	b29a      	uxth	r2, r3
 800e8ce:	68fb      	ldr	r3, [r7, #12]
 800e8d0:	87da      	strh	r2, [r3, #62]	; 0x3e
 800e8d2:	e011      	b.n	800e8f8 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e8d4:	f7fb f9a6 	bl	8009c24 <HAL_GetTick>
 800e8d8:	4602      	mov	r2, r0
 800e8da:	693b      	ldr	r3, [r7, #16]
 800e8dc:	1ad3      	subs	r3, r2, r3
 800e8de:	683a      	ldr	r2, [r7, #0]
 800e8e0:	429a      	cmp	r2, r3
 800e8e2:	d803      	bhi.n	800e8ec <HAL_SPI_Receive+0x1bc>
 800e8e4:	683b      	ldr	r3, [r7, #0]
 800e8e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e8ea:	d102      	bne.n	800e8f2 <HAL_SPI_Receive+0x1c2>
 800e8ec:	683b      	ldr	r3, [r7, #0]
 800e8ee:	2b00      	cmp	r3, #0
 800e8f0:	d102      	bne.n	800e8f8 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 800e8f2:	2303      	movs	r3, #3
 800e8f4:	75fb      	strb	r3, [r7, #23]
          goto error;
 800e8f6:	e017      	b.n	800e928 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800e8f8:	68fb      	ldr	r3, [r7, #12]
 800e8fa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e8fc:	b29b      	uxth	r3, r3
 800e8fe:	2b00      	cmp	r3, #0
 800e900:	d1cd      	bne.n	800e89e <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800e902:	693a      	ldr	r2, [r7, #16]
 800e904:	6839      	ldr	r1, [r7, #0]
 800e906:	68f8      	ldr	r0, [r7, #12]
 800e908:	f000 fa27 	bl	800ed5a <SPI_EndRxTransaction>
 800e90c:	4603      	mov	r3, r0
 800e90e:	2b00      	cmp	r3, #0
 800e910:	d002      	beq.n	800e918 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800e912:	68fb      	ldr	r3, [r7, #12]
 800e914:	2220      	movs	r2, #32
 800e916:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800e918:	68fb      	ldr	r3, [r7, #12]
 800e91a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e91c:	2b00      	cmp	r3, #0
 800e91e:	d002      	beq.n	800e926 <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 800e920:	2301      	movs	r3, #1
 800e922:	75fb      	strb	r3, [r7, #23]
 800e924:	e000      	b.n	800e928 <HAL_SPI_Receive+0x1f8>
  }

error :
 800e926:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800e928:	68fb      	ldr	r3, [r7, #12]
 800e92a:	2201      	movs	r2, #1
 800e92c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800e930:	68fb      	ldr	r3, [r7, #12]
 800e932:	2200      	movs	r2, #0
 800e934:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800e938:	7dfb      	ldrb	r3, [r7, #23]
}
 800e93a:	4618      	mov	r0, r3
 800e93c:	3718      	adds	r7, #24
 800e93e:	46bd      	mov	sp, r7
 800e940:	bd80      	pop	{r7, pc}

0800e942 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800e942:	b580      	push	{r7, lr}
 800e944:	b08c      	sub	sp, #48	; 0x30
 800e946:	af00      	add	r7, sp, #0
 800e948:	60f8      	str	r0, [r7, #12]
 800e94a:	60b9      	str	r1, [r7, #8]
 800e94c:	607a      	str	r2, [r7, #4]
 800e94e:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800e950:	2301      	movs	r3, #1
 800e952:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800e954:	2300      	movs	r3, #0
 800e956:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800e95a:	68fb      	ldr	r3, [r7, #12]
 800e95c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800e960:	2b01      	cmp	r3, #1
 800e962:	d101      	bne.n	800e968 <HAL_SPI_TransmitReceive+0x26>
 800e964:	2302      	movs	r3, #2
 800e966:	e18a      	b.n	800ec7e <HAL_SPI_TransmitReceive+0x33c>
 800e968:	68fb      	ldr	r3, [r7, #12]
 800e96a:	2201      	movs	r2, #1
 800e96c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800e970:	f7fb f958 	bl	8009c24 <HAL_GetTick>
 800e974:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800e976:	68fb      	ldr	r3, [r7, #12]
 800e978:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800e97c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800e980:	68fb      	ldr	r3, [r7, #12]
 800e982:	685b      	ldr	r3, [r3, #4]
 800e984:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800e986:	887b      	ldrh	r3, [r7, #2]
 800e988:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800e98a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800e98e:	2b01      	cmp	r3, #1
 800e990:	d00f      	beq.n	800e9b2 <HAL_SPI_TransmitReceive+0x70>
 800e992:	69fb      	ldr	r3, [r7, #28]
 800e994:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800e998:	d107      	bne.n	800e9aa <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800e99a:	68fb      	ldr	r3, [r7, #12]
 800e99c:	689b      	ldr	r3, [r3, #8]
 800e99e:	2b00      	cmp	r3, #0
 800e9a0:	d103      	bne.n	800e9aa <HAL_SPI_TransmitReceive+0x68>
 800e9a2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800e9a6:	2b04      	cmp	r3, #4
 800e9a8:	d003      	beq.n	800e9b2 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800e9aa:	2302      	movs	r3, #2
 800e9ac:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800e9b0:	e15b      	b.n	800ec6a <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800e9b2:	68bb      	ldr	r3, [r7, #8]
 800e9b4:	2b00      	cmp	r3, #0
 800e9b6:	d005      	beq.n	800e9c4 <HAL_SPI_TransmitReceive+0x82>
 800e9b8:	687b      	ldr	r3, [r7, #4]
 800e9ba:	2b00      	cmp	r3, #0
 800e9bc:	d002      	beq.n	800e9c4 <HAL_SPI_TransmitReceive+0x82>
 800e9be:	887b      	ldrh	r3, [r7, #2]
 800e9c0:	2b00      	cmp	r3, #0
 800e9c2:	d103      	bne.n	800e9cc <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800e9c4:	2301      	movs	r3, #1
 800e9c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800e9ca:	e14e      	b.n	800ec6a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800e9cc:	68fb      	ldr	r3, [r7, #12]
 800e9ce:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800e9d2:	b2db      	uxtb	r3, r3
 800e9d4:	2b04      	cmp	r3, #4
 800e9d6:	d003      	beq.n	800e9e0 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800e9d8:	68fb      	ldr	r3, [r7, #12]
 800e9da:	2205      	movs	r2, #5
 800e9dc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e9e0:	68fb      	ldr	r3, [r7, #12]
 800e9e2:	2200      	movs	r2, #0
 800e9e4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800e9e6:	68fb      	ldr	r3, [r7, #12]
 800e9e8:	687a      	ldr	r2, [r7, #4]
 800e9ea:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800e9ec:	68fb      	ldr	r3, [r7, #12]
 800e9ee:	887a      	ldrh	r2, [r7, #2]
 800e9f0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800e9f2:	68fb      	ldr	r3, [r7, #12]
 800e9f4:	887a      	ldrh	r2, [r7, #2]
 800e9f6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800e9f8:	68fb      	ldr	r3, [r7, #12]
 800e9fa:	68ba      	ldr	r2, [r7, #8]
 800e9fc:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800e9fe:	68fb      	ldr	r3, [r7, #12]
 800ea00:	887a      	ldrh	r2, [r7, #2]
 800ea02:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800ea04:	68fb      	ldr	r3, [r7, #12]
 800ea06:	887a      	ldrh	r2, [r7, #2]
 800ea08:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800ea0a:	68fb      	ldr	r3, [r7, #12]
 800ea0c:	2200      	movs	r2, #0
 800ea0e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800ea10:	68fb      	ldr	r3, [r7, #12]
 800ea12:	2200      	movs	r2, #0
 800ea14:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800ea16:	68fb      	ldr	r3, [r7, #12]
 800ea18:	681b      	ldr	r3, [r3, #0]
 800ea1a:	681b      	ldr	r3, [r3, #0]
 800ea1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ea20:	2b40      	cmp	r3, #64	; 0x40
 800ea22:	d007      	beq.n	800ea34 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800ea24:	68fb      	ldr	r3, [r7, #12]
 800ea26:	681b      	ldr	r3, [r3, #0]
 800ea28:	681a      	ldr	r2, [r3, #0]
 800ea2a:	68fb      	ldr	r3, [r7, #12]
 800ea2c:	681b      	ldr	r3, [r3, #0]
 800ea2e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ea32:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800ea34:	68fb      	ldr	r3, [r7, #12]
 800ea36:	68db      	ldr	r3, [r3, #12]
 800ea38:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ea3c:	d178      	bne.n	800eb30 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ea3e:	68fb      	ldr	r3, [r7, #12]
 800ea40:	685b      	ldr	r3, [r3, #4]
 800ea42:	2b00      	cmp	r3, #0
 800ea44:	d002      	beq.n	800ea4c <HAL_SPI_TransmitReceive+0x10a>
 800ea46:	8b7b      	ldrh	r3, [r7, #26]
 800ea48:	2b01      	cmp	r3, #1
 800ea4a:	d166      	bne.n	800eb1a <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800ea4c:	68fb      	ldr	r3, [r7, #12]
 800ea4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ea50:	881a      	ldrh	r2, [r3, #0]
 800ea52:	68fb      	ldr	r3, [r7, #12]
 800ea54:	681b      	ldr	r3, [r3, #0]
 800ea56:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800ea58:	68fb      	ldr	r3, [r7, #12]
 800ea5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ea5c:	1c9a      	adds	r2, r3, #2
 800ea5e:	68fb      	ldr	r3, [r7, #12]
 800ea60:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800ea62:	68fb      	ldr	r3, [r7, #12]
 800ea64:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ea66:	b29b      	uxth	r3, r3
 800ea68:	3b01      	subs	r3, #1
 800ea6a:	b29a      	uxth	r2, r3
 800ea6c:	68fb      	ldr	r3, [r7, #12]
 800ea6e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800ea70:	e053      	b.n	800eb1a <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800ea72:	68fb      	ldr	r3, [r7, #12]
 800ea74:	681b      	ldr	r3, [r3, #0]
 800ea76:	689b      	ldr	r3, [r3, #8]
 800ea78:	f003 0302 	and.w	r3, r3, #2
 800ea7c:	2b02      	cmp	r3, #2
 800ea7e:	d11b      	bne.n	800eab8 <HAL_SPI_TransmitReceive+0x176>
 800ea80:	68fb      	ldr	r3, [r7, #12]
 800ea82:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ea84:	b29b      	uxth	r3, r3
 800ea86:	2b00      	cmp	r3, #0
 800ea88:	d016      	beq.n	800eab8 <HAL_SPI_TransmitReceive+0x176>
 800ea8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ea8c:	2b01      	cmp	r3, #1
 800ea8e:	d113      	bne.n	800eab8 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800ea90:	68fb      	ldr	r3, [r7, #12]
 800ea92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ea94:	881a      	ldrh	r2, [r3, #0]
 800ea96:	68fb      	ldr	r3, [r7, #12]
 800ea98:	681b      	ldr	r3, [r3, #0]
 800ea9a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800ea9c:	68fb      	ldr	r3, [r7, #12]
 800ea9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800eaa0:	1c9a      	adds	r2, r3, #2
 800eaa2:	68fb      	ldr	r3, [r7, #12]
 800eaa4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800eaa6:	68fb      	ldr	r3, [r7, #12]
 800eaa8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800eaaa:	b29b      	uxth	r3, r3
 800eaac:	3b01      	subs	r3, #1
 800eaae:	b29a      	uxth	r2, r3
 800eab0:	68fb      	ldr	r3, [r7, #12]
 800eab2:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800eab4:	2300      	movs	r3, #0
 800eab6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800eab8:	68fb      	ldr	r3, [r7, #12]
 800eaba:	681b      	ldr	r3, [r3, #0]
 800eabc:	689b      	ldr	r3, [r3, #8]
 800eabe:	f003 0301 	and.w	r3, r3, #1
 800eac2:	2b01      	cmp	r3, #1
 800eac4:	d119      	bne.n	800eafa <HAL_SPI_TransmitReceive+0x1b8>
 800eac6:	68fb      	ldr	r3, [r7, #12]
 800eac8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800eaca:	b29b      	uxth	r3, r3
 800eacc:	2b00      	cmp	r3, #0
 800eace:	d014      	beq.n	800eafa <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800ead0:	68fb      	ldr	r3, [r7, #12]
 800ead2:	681b      	ldr	r3, [r3, #0]
 800ead4:	68da      	ldr	r2, [r3, #12]
 800ead6:	68fb      	ldr	r3, [r7, #12]
 800ead8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800eada:	b292      	uxth	r2, r2
 800eadc:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800eade:	68fb      	ldr	r3, [r7, #12]
 800eae0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800eae2:	1c9a      	adds	r2, r3, #2
 800eae4:	68fb      	ldr	r3, [r7, #12]
 800eae6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800eae8:	68fb      	ldr	r3, [r7, #12]
 800eaea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800eaec:	b29b      	uxth	r3, r3
 800eaee:	3b01      	subs	r3, #1
 800eaf0:	b29a      	uxth	r2, r3
 800eaf2:	68fb      	ldr	r3, [r7, #12]
 800eaf4:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800eaf6:	2301      	movs	r3, #1
 800eaf8:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800eafa:	f7fb f893 	bl	8009c24 <HAL_GetTick>
 800eafe:	4602      	mov	r2, r0
 800eb00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eb02:	1ad3      	subs	r3, r2, r3
 800eb04:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800eb06:	429a      	cmp	r2, r3
 800eb08:	d807      	bhi.n	800eb1a <HAL_SPI_TransmitReceive+0x1d8>
 800eb0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eb0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eb10:	d003      	beq.n	800eb1a <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800eb12:	2303      	movs	r3, #3
 800eb14:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800eb18:	e0a7      	b.n	800ec6a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800eb1a:	68fb      	ldr	r3, [r7, #12]
 800eb1c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800eb1e:	b29b      	uxth	r3, r3
 800eb20:	2b00      	cmp	r3, #0
 800eb22:	d1a6      	bne.n	800ea72 <HAL_SPI_TransmitReceive+0x130>
 800eb24:	68fb      	ldr	r3, [r7, #12]
 800eb26:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800eb28:	b29b      	uxth	r3, r3
 800eb2a:	2b00      	cmp	r3, #0
 800eb2c:	d1a1      	bne.n	800ea72 <HAL_SPI_TransmitReceive+0x130>
 800eb2e:	e07c      	b.n	800ec2a <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800eb30:	68fb      	ldr	r3, [r7, #12]
 800eb32:	685b      	ldr	r3, [r3, #4]
 800eb34:	2b00      	cmp	r3, #0
 800eb36:	d002      	beq.n	800eb3e <HAL_SPI_TransmitReceive+0x1fc>
 800eb38:	8b7b      	ldrh	r3, [r7, #26]
 800eb3a:	2b01      	cmp	r3, #1
 800eb3c:	d16b      	bne.n	800ec16 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800eb3e:	68fb      	ldr	r3, [r7, #12]
 800eb40:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800eb42:	68fb      	ldr	r3, [r7, #12]
 800eb44:	681b      	ldr	r3, [r3, #0]
 800eb46:	330c      	adds	r3, #12
 800eb48:	7812      	ldrb	r2, [r2, #0]
 800eb4a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800eb4c:	68fb      	ldr	r3, [r7, #12]
 800eb4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800eb50:	1c5a      	adds	r2, r3, #1
 800eb52:	68fb      	ldr	r3, [r7, #12]
 800eb54:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800eb56:	68fb      	ldr	r3, [r7, #12]
 800eb58:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800eb5a:	b29b      	uxth	r3, r3
 800eb5c:	3b01      	subs	r3, #1
 800eb5e:	b29a      	uxth	r2, r3
 800eb60:	68fb      	ldr	r3, [r7, #12]
 800eb62:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800eb64:	e057      	b.n	800ec16 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800eb66:	68fb      	ldr	r3, [r7, #12]
 800eb68:	681b      	ldr	r3, [r3, #0]
 800eb6a:	689b      	ldr	r3, [r3, #8]
 800eb6c:	f003 0302 	and.w	r3, r3, #2
 800eb70:	2b02      	cmp	r3, #2
 800eb72:	d11c      	bne.n	800ebae <HAL_SPI_TransmitReceive+0x26c>
 800eb74:	68fb      	ldr	r3, [r7, #12]
 800eb76:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800eb78:	b29b      	uxth	r3, r3
 800eb7a:	2b00      	cmp	r3, #0
 800eb7c:	d017      	beq.n	800ebae <HAL_SPI_TransmitReceive+0x26c>
 800eb7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eb80:	2b01      	cmp	r3, #1
 800eb82:	d114      	bne.n	800ebae <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800eb84:	68fb      	ldr	r3, [r7, #12]
 800eb86:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800eb88:	68fb      	ldr	r3, [r7, #12]
 800eb8a:	681b      	ldr	r3, [r3, #0]
 800eb8c:	330c      	adds	r3, #12
 800eb8e:	7812      	ldrb	r2, [r2, #0]
 800eb90:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800eb92:	68fb      	ldr	r3, [r7, #12]
 800eb94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800eb96:	1c5a      	adds	r2, r3, #1
 800eb98:	68fb      	ldr	r3, [r7, #12]
 800eb9a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800eb9c:	68fb      	ldr	r3, [r7, #12]
 800eb9e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800eba0:	b29b      	uxth	r3, r3
 800eba2:	3b01      	subs	r3, #1
 800eba4:	b29a      	uxth	r2, r3
 800eba6:	68fb      	ldr	r3, [r7, #12]
 800eba8:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800ebaa:	2300      	movs	r3, #0
 800ebac:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800ebae:	68fb      	ldr	r3, [r7, #12]
 800ebb0:	681b      	ldr	r3, [r3, #0]
 800ebb2:	689b      	ldr	r3, [r3, #8]
 800ebb4:	f003 0301 	and.w	r3, r3, #1
 800ebb8:	2b01      	cmp	r3, #1
 800ebba:	d119      	bne.n	800ebf0 <HAL_SPI_TransmitReceive+0x2ae>
 800ebbc:	68fb      	ldr	r3, [r7, #12]
 800ebbe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ebc0:	b29b      	uxth	r3, r3
 800ebc2:	2b00      	cmp	r3, #0
 800ebc4:	d014      	beq.n	800ebf0 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800ebc6:	68fb      	ldr	r3, [r7, #12]
 800ebc8:	681b      	ldr	r3, [r3, #0]
 800ebca:	68da      	ldr	r2, [r3, #12]
 800ebcc:	68fb      	ldr	r3, [r7, #12]
 800ebce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ebd0:	b2d2      	uxtb	r2, r2
 800ebd2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800ebd4:	68fb      	ldr	r3, [r7, #12]
 800ebd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ebd8:	1c5a      	adds	r2, r3, #1
 800ebda:	68fb      	ldr	r3, [r7, #12]
 800ebdc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800ebde:	68fb      	ldr	r3, [r7, #12]
 800ebe0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ebe2:	b29b      	uxth	r3, r3
 800ebe4:	3b01      	subs	r3, #1
 800ebe6:	b29a      	uxth	r2, r3
 800ebe8:	68fb      	ldr	r3, [r7, #12]
 800ebea:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800ebec:	2301      	movs	r3, #1
 800ebee:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800ebf0:	f7fb f818 	bl	8009c24 <HAL_GetTick>
 800ebf4:	4602      	mov	r2, r0
 800ebf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ebf8:	1ad3      	subs	r3, r2, r3
 800ebfa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ebfc:	429a      	cmp	r2, r3
 800ebfe:	d803      	bhi.n	800ec08 <HAL_SPI_TransmitReceive+0x2c6>
 800ec00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ec02:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ec06:	d102      	bne.n	800ec0e <HAL_SPI_TransmitReceive+0x2cc>
 800ec08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ec0a:	2b00      	cmp	r3, #0
 800ec0c:	d103      	bne.n	800ec16 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800ec0e:	2303      	movs	r3, #3
 800ec10:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800ec14:	e029      	b.n	800ec6a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800ec16:	68fb      	ldr	r3, [r7, #12]
 800ec18:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ec1a:	b29b      	uxth	r3, r3
 800ec1c:	2b00      	cmp	r3, #0
 800ec1e:	d1a2      	bne.n	800eb66 <HAL_SPI_TransmitReceive+0x224>
 800ec20:	68fb      	ldr	r3, [r7, #12]
 800ec22:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ec24:	b29b      	uxth	r3, r3
 800ec26:	2b00      	cmp	r3, #0
 800ec28:	d19d      	bne.n	800eb66 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800ec2a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ec2c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800ec2e:	68f8      	ldr	r0, [r7, #12]
 800ec30:	f000 f8f8 	bl	800ee24 <SPI_EndRxTxTransaction>
 800ec34:	4603      	mov	r3, r0
 800ec36:	2b00      	cmp	r3, #0
 800ec38:	d006      	beq.n	800ec48 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800ec3a:	2301      	movs	r3, #1
 800ec3c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800ec40:	68fb      	ldr	r3, [r7, #12]
 800ec42:	2220      	movs	r2, #32
 800ec44:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800ec46:	e010      	b.n	800ec6a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800ec48:	68fb      	ldr	r3, [r7, #12]
 800ec4a:	689b      	ldr	r3, [r3, #8]
 800ec4c:	2b00      	cmp	r3, #0
 800ec4e:	d10b      	bne.n	800ec68 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800ec50:	2300      	movs	r3, #0
 800ec52:	617b      	str	r3, [r7, #20]
 800ec54:	68fb      	ldr	r3, [r7, #12]
 800ec56:	681b      	ldr	r3, [r3, #0]
 800ec58:	68db      	ldr	r3, [r3, #12]
 800ec5a:	617b      	str	r3, [r7, #20]
 800ec5c:	68fb      	ldr	r3, [r7, #12]
 800ec5e:	681b      	ldr	r3, [r3, #0]
 800ec60:	689b      	ldr	r3, [r3, #8]
 800ec62:	617b      	str	r3, [r7, #20]
 800ec64:	697b      	ldr	r3, [r7, #20]
 800ec66:	e000      	b.n	800ec6a <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800ec68:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800ec6a:	68fb      	ldr	r3, [r7, #12]
 800ec6c:	2201      	movs	r2, #1
 800ec6e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800ec72:	68fb      	ldr	r3, [r7, #12]
 800ec74:	2200      	movs	r2, #0
 800ec76:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800ec7a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800ec7e:	4618      	mov	r0, r3
 800ec80:	3730      	adds	r7, #48	; 0x30
 800ec82:	46bd      	mov	sp, r7
 800ec84:	bd80      	pop	{r7, pc}

0800ec86 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800ec86:	b580      	push	{r7, lr}
 800ec88:	b084      	sub	sp, #16
 800ec8a:	af00      	add	r7, sp, #0
 800ec8c:	60f8      	str	r0, [r7, #12]
 800ec8e:	60b9      	str	r1, [r7, #8]
 800ec90:	603b      	str	r3, [r7, #0]
 800ec92:	4613      	mov	r3, r2
 800ec94:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800ec96:	e04c      	b.n	800ed32 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800ec98:	683b      	ldr	r3, [r7, #0]
 800ec9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ec9e:	d048      	beq.n	800ed32 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800eca0:	f7fa ffc0 	bl	8009c24 <HAL_GetTick>
 800eca4:	4602      	mov	r2, r0
 800eca6:	69bb      	ldr	r3, [r7, #24]
 800eca8:	1ad3      	subs	r3, r2, r3
 800ecaa:	683a      	ldr	r2, [r7, #0]
 800ecac:	429a      	cmp	r2, r3
 800ecae:	d902      	bls.n	800ecb6 <SPI_WaitFlagStateUntilTimeout+0x30>
 800ecb0:	683b      	ldr	r3, [r7, #0]
 800ecb2:	2b00      	cmp	r3, #0
 800ecb4:	d13d      	bne.n	800ed32 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800ecb6:	68fb      	ldr	r3, [r7, #12]
 800ecb8:	681b      	ldr	r3, [r3, #0]
 800ecba:	685a      	ldr	r2, [r3, #4]
 800ecbc:	68fb      	ldr	r3, [r7, #12]
 800ecbe:	681b      	ldr	r3, [r3, #0]
 800ecc0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800ecc4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ecc6:	68fb      	ldr	r3, [r7, #12]
 800ecc8:	685b      	ldr	r3, [r3, #4]
 800ecca:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ecce:	d111      	bne.n	800ecf4 <SPI_WaitFlagStateUntilTimeout+0x6e>
 800ecd0:	68fb      	ldr	r3, [r7, #12]
 800ecd2:	689b      	ldr	r3, [r3, #8]
 800ecd4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ecd8:	d004      	beq.n	800ece4 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ecda:	68fb      	ldr	r3, [r7, #12]
 800ecdc:	689b      	ldr	r3, [r3, #8]
 800ecde:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ece2:	d107      	bne.n	800ecf4 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800ece4:	68fb      	ldr	r3, [r7, #12]
 800ece6:	681b      	ldr	r3, [r3, #0]
 800ece8:	681a      	ldr	r2, [r3, #0]
 800ecea:	68fb      	ldr	r3, [r7, #12]
 800ecec:	681b      	ldr	r3, [r3, #0]
 800ecee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ecf2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800ecf4:	68fb      	ldr	r3, [r7, #12]
 800ecf6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ecf8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ecfc:	d10f      	bne.n	800ed1e <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800ecfe:	68fb      	ldr	r3, [r7, #12]
 800ed00:	681b      	ldr	r3, [r3, #0]
 800ed02:	681a      	ldr	r2, [r3, #0]
 800ed04:	68fb      	ldr	r3, [r7, #12]
 800ed06:	681b      	ldr	r3, [r3, #0]
 800ed08:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800ed0c:	601a      	str	r2, [r3, #0]
 800ed0e:	68fb      	ldr	r3, [r7, #12]
 800ed10:	681b      	ldr	r3, [r3, #0]
 800ed12:	681a      	ldr	r2, [r3, #0]
 800ed14:	68fb      	ldr	r3, [r7, #12]
 800ed16:	681b      	ldr	r3, [r3, #0]
 800ed18:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800ed1c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800ed1e:	68fb      	ldr	r3, [r7, #12]
 800ed20:	2201      	movs	r2, #1
 800ed22:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800ed26:	68fb      	ldr	r3, [r7, #12]
 800ed28:	2200      	movs	r2, #0
 800ed2a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800ed2e:	2303      	movs	r3, #3
 800ed30:	e00f      	b.n	800ed52 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800ed32:	68fb      	ldr	r3, [r7, #12]
 800ed34:	681b      	ldr	r3, [r3, #0]
 800ed36:	689a      	ldr	r2, [r3, #8]
 800ed38:	68bb      	ldr	r3, [r7, #8]
 800ed3a:	4013      	ands	r3, r2
 800ed3c:	68ba      	ldr	r2, [r7, #8]
 800ed3e:	429a      	cmp	r2, r3
 800ed40:	bf0c      	ite	eq
 800ed42:	2301      	moveq	r3, #1
 800ed44:	2300      	movne	r3, #0
 800ed46:	b2db      	uxtb	r3, r3
 800ed48:	461a      	mov	r2, r3
 800ed4a:	79fb      	ldrb	r3, [r7, #7]
 800ed4c:	429a      	cmp	r2, r3
 800ed4e:	d1a3      	bne.n	800ec98 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800ed50:	2300      	movs	r3, #0
}
 800ed52:	4618      	mov	r0, r3
 800ed54:	3710      	adds	r7, #16
 800ed56:	46bd      	mov	sp, r7
 800ed58:	bd80      	pop	{r7, pc}

0800ed5a <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800ed5a:	b580      	push	{r7, lr}
 800ed5c:	b086      	sub	sp, #24
 800ed5e:	af02      	add	r7, sp, #8
 800ed60:	60f8      	str	r0, [r7, #12]
 800ed62:	60b9      	str	r1, [r7, #8]
 800ed64:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ed66:	68fb      	ldr	r3, [r7, #12]
 800ed68:	685b      	ldr	r3, [r3, #4]
 800ed6a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ed6e:	d111      	bne.n	800ed94 <SPI_EndRxTransaction+0x3a>
 800ed70:	68fb      	ldr	r3, [r7, #12]
 800ed72:	689b      	ldr	r3, [r3, #8]
 800ed74:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ed78:	d004      	beq.n	800ed84 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ed7a:	68fb      	ldr	r3, [r7, #12]
 800ed7c:	689b      	ldr	r3, [r3, #8]
 800ed7e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ed82:	d107      	bne.n	800ed94 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800ed84:	68fb      	ldr	r3, [r7, #12]
 800ed86:	681b      	ldr	r3, [r3, #0]
 800ed88:	681a      	ldr	r2, [r3, #0]
 800ed8a:	68fb      	ldr	r3, [r7, #12]
 800ed8c:	681b      	ldr	r3, [r3, #0]
 800ed8e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ed92:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800ed94:	68fb      	ldr	r3, [r7, #12]
 800ed96:	685b      	ldr	r3, [r3, #4]
 800ed98:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ed9c:	d12a      	bne.n	800edf4 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800ed9e:	68fb      	ldr	r3, [r7, #12]
 800eda0:	689b      	ldr	r3, [r3, #8]
 800eda2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800eda6:	d012      	beq.n	800edce <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800eda8:	687b      	ldr	r3, [r7, #4]
 800edaa:	9300      	str	r3, [sp, #0]
 800edac:	68bb      	ldr	r3, [r7, #8]
 800edae:	2200      	movs	r2, #0
 800edb0:	2180      	movs	r1, #128	; 0x80
 800edb2:	68f8      	ldr	r0, [r7, #12]
 800edb4:	f7ff ff67 	bl	800ec86 <SPI_WaitFlagStateUntilTimeout>
 800edb8:	4603      	mov	r3, r0
 800edba:	2b00      	cmp	r3, #0
 800edbc:	d02d      	beq.n	800ee1a <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800edbe:	68fb      	ldr	r3, [r7, #12]
 800edc0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800edc2:	f043 0220 	orr.w	r2, r3, #32
 800edc6:	68fb      	ldr	r3, [r7, #12]
 800edc8:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800edca:	2303      	movs	r3, #3
 800edcc:	e026      	b.n	800ee1c <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800edce:	687b      	ldr	r3, [r7, #4]
 800edd0:	9300      	str	r3, [sp, #0]
 800edd2:	68bb      	ldr	r3, [r7, #8]
 800edd4:	2200      	movs	r2, #0
 800edd6:	2101      	movs	r1, #1
 800edd8:	68f8      	ldr	r0, [r7, #12]
 800edda:	f7ff ff54 	bl	800ec86 <SPI_WaitFlagStateUntilTimeout>
 800edde:	4603      	mov	r3, r0
 800ede0:	2b00      	cmp	r3, #0
 800ede2:	d01a      	beq.n	800ee1a <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ede4:	68fb      	ldr	r3, [r7, #12]
 800ede6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ede8:	f043 0220 	orr.w	r2, r3, #32
 800edec:	68fb      	ldr	r3, [r7, #12]
 800edee:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800edf0:	2303      	movs	r3, #3
 800edf2:	e013      	b.n	800ee1c <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800edf4:	687b      	ldr	r3, [r7, #4]
 800edf6:	9300      	str	r3, [sp, #0]
 800edf8:	68bb      	ldr	r3, [r7, #8]
 800edfa:	2200      	movs	r2, #0
 800edfc:	2101      	movs	r1, #1
 800edfe:	68f8      	ldr	r0, [r7, #12]
 800ee00:	f7ff ff41 	bl	800ec86 <SPI_WaitFlagStateUntilTimeout>
 800ee04:	4603      	mov	r3, r0
 800ee06:	2b00      	cmp	r3, #0
 800ee08:	d007      	beq.n	800ee1a <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ee0a:	68fb      	ldr	r3, [r7, #12]
 800ee0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ee0e:	f043 0220 	orr.w	r2, r3, #32
 800ee12:	68fb      	ldr	r3, [r7, #12]
 800ee14:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800ee16:	2303      	movs	r3, #3
 800ee18:	e000      	b.n	800ee1c <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800ee1a:	2300      	movs	r3, #0
}
 800ee1c:	4618      	mov	r0, r3
 800ee1e:	3710      	adds	r7, #16
 800ee20:	46bd      	mov	sp, r7
 800ee22:	bd80      	pop	{r7, pc}

0800ee24 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800ee24:	b580      	push	{r7, lr}
 800ee26:	b088      	sub	sp, #32
 800ee28:	af02      	add	r7, sp, #8
 800ee2a:	60f8      	str	r0, [r7, #12]
 800ee2c:	60b9      	str	r1, [r7, #8]
 800ee2e:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800ee30:	4b1b      	ldr	r3, [pc, #108]	; (800eea0 <SPI_EndRxTxTransaction+0x7c>)
 800ee32:	681b      	ldr	r3, [r3, #0]
 800ee34:	4a1b      	ldr	r2, [pc, #108]	; (800eea4 <SPI_EndRxTxTransaction+0x80>)
 800ee36:	fba2 2303 	umull	r2, r3, r2, r3
 800ee3a:	0d5b      	lsrs	r3, r3, #21
 800ee3c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800ee40:	fb02 f303 	mul.w	r3, r2, r3
 800ee44:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800ee46:	68fb      	ldr	r3, [r7, #12]
 800ee48:	685b      	ldr	r3, [r3, #4]
 800ee4a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ee4e:	d112      	bne.n	800ee76 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800ee50:	687b      	ldr	r3, [r7, #4]
 800ee52:	9300      	str	r3, [sp, #0]
 800ee54:	68bb      	ldr	r3, [r7, #8]
 800ee56:	2200      	movs	r2, #0
 800ee58:	2180      	movs	r1, #128	; 0x80
 800ee5a:	68f8      	ldr	r0, [r7, #12]
 800ee5c:	f7ff ff13 	bl	800ec86 <SPI_WaitFlagStateUntilTimeout>
 800ee60:	4603      	mov	r3, r0
 800ee62:	2b00      	cmp	r3, #0
 800ee64:	d016      	beq.n	800ee94 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ee66:	68fb      	ldr	r3, [r7, #12]
 800ee68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ee6a:	f043 0220 	orr.w	r2, r3, #32
 800ee6e:	68fb      	ldr	r3, [r7, #12]
 800ee70:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800ee72:	2303      	movs	r3, #3
 800ee74:	e00f      	b.n	800ee96 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800ee76:	697b      	ldr	r3, [r7, #20]
 800ee78:	2b00      	cmp	r3, #0
 800ee7a:	d00a      	beq.n	800ee92 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800ee7c:	697b      	ldr	r3, [r7, #20]
 800ee7e:	3b01      	subs	r3, #1
 800ee80:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800ee82:	68fb      	ldr	r3, [r7, #12]
 800ee84:	681b      	ldr	r3, [r3, #0]
 800ee86:	689b      	ldr	r3, [r3, #8]
 800ee88:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ee8c:	2b80      	cmp	r3, #128	; 0x80
 800ee8e:	d0f2      	beq.n	800ee76 <SPI_EndRxTxTransaction+0x52>
 800ee90:	e000      	b.n	800ee94 <SPI_EndRxTxTransaction+0x70>
        break;
 800ee92:	bf00      	nop
  }

  return HAL_OK;
 800ee94:	2300      	movs	r3, #0
}
 800ee96:	4618      	mov	r0, r3
 800ee98:	3718      	adds	r7, #24
 800ee9a:	46bd      	mov	sp, r7
 800ee9c:	bd80      	pop	{r7, pc}
 800ee9e:	bf00      	nop
 800eea0:	20000000 	.word	0x20000000
 800eea4:	165e9f81 	.word	0x165e9f81

0800eea8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800eea8:	b580      	push	{r7, lr}
 800eeaa:	b082      	sub	sp, #8
 800eeac:	af00      	add	r7, sp, #0
 800eeae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800eeb0:	687b      	ldr	r3, [r7, #4]
 800eeb2:	2b00      	cmp	r3, #0
 800eeb4:	d101      	bne.n	800eeba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800eeb6:	2301      	movs	r3, #1
 800eeb8:	e01d      	b.n	800eef6 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800eeba:	687b      	ldr	r3, [r7, #4]
 800eebc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800eec0:	b2db      	uxtb	r3, r3
 800eec2:	2b00      	cmp	r3, #0
 800eec4:	d106      	bne.n	800eed4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800eec6:	687b      	ldr	r3, [r7, #4]
 800eec8:	2200      	movs	r2, #0
 800eeca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800eece:	6878      	ldr	r0, [r7, #4]
 800eed0:	f7f8 fb74 	bl	80075bc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800eed4:	687b      	ldr	r3, [r7, #4]
 800eed6:	2202      	movs	r2, #2
 800eed8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800eedc:	687b      	ldr	r3, [r7, #4]
 800eede:	681a      	ldr	r2, [r3, #0]
 800eee0:	687b      	ldr	r3, [r7, #4]
 800eee2:	3304      	adds	r3, #4
 800eee4:	4619      	mov	r1, r3
 800eee6:	4610      	mov	r0, r2
 800eee8:	f000 fb56 	bl	800f598 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800eeec:	687b      	ldr	r3, [r7, #4]
 800eeee:	2201      	movs	r2, #1
 800eef0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800eef4:	2300      	movs	r3, #0
}
 800eef6:	4618      	mov	r0, r3
 800eef8:	3708      	adds	r7, #8
 800eefa:	46bd      	mov	sp, r7
 800eefc:	bd80      	pop	{r7, pc}

0800eefe <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800eefe:	b480      	push	{r7}
 800ef00:	b085      	sub	sp, #20
 800ef02:	af00      	add	r7, sp, #0
 800ef04:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800ef06:	687b      	ldr	r3, [r7, #4]
 800ef08:	681b      	ldr	r3, [r3, #0]
 800ef0a:	68da      	ldr	r2, [r3, #12]
 800ef0c:	687b      	ldr	r3, [r7, #4]
 800ef0e:	681b      	ldr	r3, [r3, #0]
 800ef10:	f042 0201 	orr.w	r2, r2, #1
 800ef14:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ef16:	687b      	ldr	r3, [r7, #4]
 800ef18:	681b      	ldr	r3, [r3, #0]
 800ef1a:	689b      	ldr	r3, [r3, #8]
 800ef1c:	f003 0307 	and.w	r3, r3, #7
 800ef20:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ef22:	68fb      	ldr	r3, [r7, #12]
 800ef24:	2b06      	cmp	r3, #6
 800ef26:	d007      	beq.n	800ef38 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800ef28:	687b      	ldr	r3, [r7, #4]
 800ef2a:	681b      	ldr	r3, [r3, #0]
 800ef2c:	681a      	ldr	r2, [r3, #0]
 800ef2e:	687b      	ldr	r3, [r7, #4]
 800ef30:	681b      	ldr	r3, [r3, #0]
 800ef32:	f042 0201 	orr.w	r2, r2, #1
 800ef36:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800ef38:	2300      	movs	r3, #0
}
 800ef3a:	4618      	mov	r0, r3
 800ef3c:	3714      	adds	r7, #20
 800ef3e:	46bd      	mov	sp, r7
 800ef40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef44:	4770      	bx	lr

0800ef46 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800ef46:	b580      	push	{r7, lr}
 800ef48:	b082      	sub	sp, #8
 800ef4a:	af00      	add	r7, sp, #0
 800ef4c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ef4e:	687b      	ldr	r3, [r7, #4]
 800ef50:	2b00      	cmp	r3, #0
 800ef52:	d101      	bne.n	800ef58 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800ef54:	2301      	movs	r3, #1
 800ef56:	e01d      	b.n	800ef94 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ef58:	687b      	ldr	r3, [r7, #4]
 800ef5a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ef5e:	b2db      	uxtb	r3, r3
 800ef60:	2b00      	cmp	r3, #0
 800ef62:	d106      	bne.n	800ef72 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ef64:	687b      	ldr	r3, [r7, #4]
 800ef66:	2200      	movs	r2, #0
 800ef68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800ef6c:	6878      	ldr	r0, [r7, #4]
 800ef6e:	f7f8 fab1 	bl	80074d4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ef72:	687b      	ldr	r3, [r7, #4]
 800ef74:	2202      	movs	r2, #2
 800ef76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ef7a:	687b      	ldr	r3, [r7, #4]
 800ef7c:	681a      	ldr	r2, [r3, #0]
 800ef7e:	687b      	ldr	r3, [r7, #4]
 800ef80:	3304      	adds	r3, #4
 800ef82:	4619      	mov	r1, r3
 800ef84:	4610      	mov	r0, r2
 800ef86:	f000 fb07 	bl	800f598 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ef8a:	687b      	ldr	r3, [r7, #4]
 800ef8c:	2201      	movs	r2, #1
 800ef8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800ef92:	2300      	movs	r3, #0
}
 800ef94:	4618      	mov	r0, r3
 800ef96:	3708      	adds	r7, #8
 800ef98:	46bd      	mov	sp, r7
 800ef9a:	bd80      	pop	{r7, pc}

0800ef9c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800ef9c:	b580      	push	{r7, lr}
 800ef9e:	b084      	sub	sp, #16
 800efa0:	af00      	add	r7, sp, #0
 800efa2:	6078      	str	r0, [r7, #4]
 800efa4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800efa6:	687b      	ldr	r3, [r7, #4]
 800efa8:	681b      	ldr	r3, [r3, #0]
 800efaa:	2201      	movs	r2, #1
 800efac:	6839      	ldr	r1, [r7, #0]
 800efae:	4618      	mov	r0, r3
 800efb0:	f000 fd42 	bl	800fa38 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800efb4:	687b      	ldr	r3, [r7, #4]
 800efb6:	681b      	ldr	r3, [r3, #0]
 800efb8:	4a15      	ldr	r2, [pc, #84]	; (800f010 <HAL_TIM_PWM_Start+0x74>)
 800efba:	4293      	cmp	r3, r2
 800efbc:	d004      	beq.n	800efc8 <HAL_TIM_PWM_Start+0x2c>
 800efbe:	687b      	ldr	r3, [r7, #4]
 800efc0:	681b      	ldr	r3, [r3, #0]
 800efc2:	4a14      	ldr	r2, [pc, #80]	; (800f014 <HAL_TIM_PWM_Start+0x78>)
 800efc4:	4293      	cmp	r3, r2
 800efc6:	d101      	bne.n	800efcc <HAL_TIM_PWM_Start+0x30>
 800efc8:	2301      	movs	r3, #1
 800efca:	e000      	b.n	800efce <HAL_TIM_PWM_Start+0x32>
 800efcc:	2300      	movs	r3, #0
 800efce:	2b00      	cmp	r3, #0
 800efd0:	d007      	beq.n	800efe2 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800efd2:	687b      	ldr	r3, [r7, #4]
 800efd4:	681b      	ldr	r3, [r3, #0]
 800efd6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800efd8:	687b      	ldr	r3, [r7, #4]
 800efda:	681b      	ldr	r3, [r3, #0]
 800efdc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800efe0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800efe2:	687b      	ldr	r3, [r7, #4]
 800efe4:	681b      	ldr	r3, [r3, #0]
 800efe6:	689b      	ldr	r3, [r3, #8]
 800efe8:	f003 0307 	and.w	r3, r3, #7
 800efec:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800efee:	68fb      	ldr	r3, [r7, #12]
 800eff0:	2b06      	cmp	r3, #6
 800eff2:	d007      	beq.n	800f004 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 800eff4:	687b      	ldr	r3, [r7, #4]
 800eff6:	681b      	ldr	r3, [r3, #0]
 800eff8:	681a      	ldr	r2, [r3, #0]
 800effa:	687b      	ldr	r3, [r7, #4]
 800effc:	681b      	ldr	r3, [r3, #0]
 800effe:	f042 0201 	orr.w	r2, r2, #1
 800f002:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800f004:	2300      	movs	r3, #0
}
 800f006:	4618      	mov	r0, r3
 800f008:	3710      	adds	r7, #16
 800f00a:	46bd      	mov	sp, r7
 800f00c:	bd80      	pop	{r7, pc}
 800f00e:	bf00      	nop
 800f010:	40010000 	.word	0x40010000
 800f014:	40010400 	.word	0x40010400

0800f018 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800f018:	b580      	push	{r7, lr}
 800f01a:	b086      	sub	sp, #24
 800f01c:	af00      	add	r7, sp, #0
 800f01e:	6078      	str	r0, [r7, #4]
 800f020:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800f022:	687b      	ldr	r3, [r7, #4]
 800f024:	2b00      	cmp	r3, #0
 800f026:	d101      	bne.n	800f02c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800f028:	2301      	movs	r3, #1
 800f02a:	e083      	b.n	800f134 <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800f02c:	687b      	ldr	r3, [r7, #4]
 800f02e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800f032:	b2db      	uxtb	r3, r3
 800f034:	2b00      	cmp	r3, #0
 800f036:	d106      	bne.n	800f046 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800f038:	687b      	ldr	r3, [r7, #4]
 800f03a:	2200      	movs	r2, #0
 800f03c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800f040:	6878      	ldr	r0, [r7, #4]
 800f042:	f7f8 fb4b 	bl	80076dc <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f046:	687b      	ldr	r3, [r7, #4]
 800f048:	2202      	movs	r2, #2
 800f04a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800f04e:	687b      	ldr	r3, [r7, #4]
 800f050:	681b      	ldr	r3, [r3, #0]
 800f052:	689b      	ldr	r3, [r3, #8]
 800f054:	687a      	ldr	r2, [r7, #4]
 800f056:	6812      	ldr	r2, [r2, #0]
 800f058:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800f05c:	f023 0307 	bic.w	r3, r3, #7
 800f060:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800f062:	687b      	ldr	r3, [r7, #4]
 800f064:	681a      	ldr	r2, [r3, #0]
 800f066:	687b      	ldr	r3, [r7, #4]
 800f068:	3304      	adds	r3, #4
 800f06a:	4619      	mov	r1, r3
 800f06c:	4610      	mov	r0, r2
 800f06e:	f000 fa93 	bl	800f598 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800f072:	687b      	ldr	r3, [r7, #4]
 800f074:	681b      	ldr	r3, [r3, #0]
 800f076:	689b      	ldr	r3, [r3, #8]
 800f078:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800f07a:	687b      	ldr	r3, [r7, #4]
 800f07c:	681b      	ldr	r3, [r3, #0]
 800f07e:	699b      	ldr	r3, [r3, #24]
 800f080:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800f082:	687b      	ldr	r3, [r7, #4]
 800f084:	681b      	ldr	r3, [r3, #0]
 800f086:	6a1b      	ldr	r3, [r3, #32]
 800f088:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800f08a:	683b      	ldr	r3, [r7, #0]
 800f08c:	681b      	ldr	r3, [r3, #0]
 800f08e:	697a      	ldr	r2, [r7, #20]
 800f090:	4313      	orrs	r3, r2
 800f092:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800f094:	693b      	ldr	r3, [r7, #16]
 800f096:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800f09a:	f023 0303 	bic.w	r3, r3, #3
 800f09e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800f0a0:	683b      	ldr	r3, [r7, #0]
 800f0a2:	689a      	ldr	r2, [r3, #8]
 800f0a4:	683b      	ldr	r3, [r7, #0]
 800f0a6:	699b      	ldr	r3, [r3, #24]
 800f0a8:	021b      	lsls	r3, r3, #8
 800f0aa:	4313      	orrs	r3, r2
 800f0ac:	693a      	ldr	r2, [r7, #16]
 800f0ae:	4313      	orrs	r3, r2
 800f0b0:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800f0b2:	693b      	ldr	r3, [r7, #16]
 800f0b4:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800f0b8:	f023 030c 	bic.w	r3, r3, #12
 800f0bc:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800f0be:	693b      	ldr	r3, [r7, #16]
 800f0c0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800f0c4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800f0c8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800f0ca:	683b      	ldr	r3, [r7, #0]
 800f0cc:	68da      	ldr	r2, [r3, #12]
 800f0ce:	683b      	ldr	r3, [r7, #0]
 800f0d0:	69db      	ldr	r3, [r3, #28]
 800f0d2:	021b      	lsls	r3, r3, #8
 800f0d4:	4313      	orrs	r3, r2
 800f0d6:	693a      	ldr	r2, [r7, #16]
 800f0d8:	4313      	orrs	r3, r2
 800f0da:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800f0dc:	683b      	ldr	r3, [r7, #0]
 800f0de:	691b      	ldr	r3, [r3, #16]
 800f0e0:	011a      	lsls	r2, r3, #4
 800f0e2:	683b      	ldr	r3, [r7, #0]
 800f0e4:	6a1b      	ldr	r3, [r3, #32]
 800f0e6:	031b      	lsls	r3, r3, #12
 800f0e8:	4313      	orrs	r3, r2
 800f0ea:	693a      	ldr	r2, [r7, #16]
 800f0ec:	4313      	orrs	r3, r2
 800f0ee:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800f0f0:	68fb      	ldr	r3, [r7, #12]
 800f0f2:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800f0f6:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800f0f8:	68fb      	ldr	r3, [r7, #12]
 800f0fa:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800f0fe:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800f100:	683b      	ldr	r3, [r7, #0]
 800f102:	685a      	ldr	r2, [r3, #4]
 800f104:	683b      	ldr	r3, [r7, #0]
 800f106:	695b      	ldr	r3, [r3, #20]
 800f108:	011b      	lsls	r3, r3, #4
 800f10a:	4313      	orrs	r3, r2
 800f10c:	68fa      	ldr	r2, [r7, #12]
 800f10e:	4313      	orrs	r3, r2
 800f110:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800f112:	687b      	ldr	r3, [r7, #4]
 800f114:	681b      	ldr	r3, [r3, #0]
 800f116:	697a      	ldr	r2, [r7, #20]
 800f118:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800f11a:	687b      	ldr	r3, [r7, #4]
 800f11c:	681b      	ldr	r3, [r3, #0]
 800f11e:	693a      	ldr	r2, [r7, #16]
 800f120:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800f122:	687b      	ldr	r3, [r7, #4]
 800f124:	681b      	ldr	r3, [r3, #0]
 800f126:	68fa      	ldr	r2, [r7, #12]
 800f128:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800f12a:	687b      	ldr	r3, [r7, #4]
 800f12c:	2201      	movs	r2, #1
 800f12e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800f132:	2300      	movs	r3, #0
}
 800f134:	4618      	mov	r0, r3
 800f136:	3718      	adds	r7, #24
 800f138:	46bd      	mov	sp, r7
 800f13a:	bd80      	pop	{r7, pc}

0800f13c <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800f13c:	b580      	push	{r7, lr}
 800f13e:	b082      	sub	sp, #8
 800f140:	af00      	add	r7, sp, #0
 800f142:	6078      	str	r0, [r7, #4]
 800f144:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 800f146:	683b      	ldr	r3, [r7, #0]
 800f148:	2b00      	cmp	r3, #0
 800f14a:	d002      	beq.n	800f152 <HAL_TIM_Encoder_Start+0x16>
 800f14c:	2b04      	cmp	r3, #4
 800f14e:	d008      	beq.n	800f162 <HAL_TIM_Encoder_Start+0x26>
 800f150:	e00f      	b.n	800f172 <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800f152:	687b      	ldr	r3, [r7, #4]
 800f154:	681b      	ldr	r3, [r3, #0]
 800f156:	2201      	movs	r2, #1
 800f158:	2100      	movs	r1, #0
 800f15a:	4618      	mov	r0, r3
 800f15c:	f000 fc6c 	bl	800fa38 <TIM_CCxChannelCmd>
      break;
 800f160:	e016      	b.n	800f190 <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800f162:	687b      	ldr	r3, [r7, #4]
 800f164:	681b      	ldr	r3, [r3, #0]
 800f166:	2201      	movs	r2, #1
 800f168:	2104      	movs	r1, #4
 800f16a:	4618      	mov	r0, r3
 800f16c:	f000 fc64 	bl	800fa38 <TIM_CCxChannelCmd>
      break;
 800f170:	e00e      	b.n	800f190 <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800f172:	687b      	ldr	r3, [r7, #4]
 800f174:	681b      	ldr	r3, [r3, #0]
 800f176:	2201      	movs	r2, #1
 800f178:	2100      	movs	r1, #0
 800f17a:	4618      	mov	r0, r3
 800f17c:	f000 fc5c 	bl	800fa38 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800f180:	687b      	ldr	r3, [r7, #4]
 800f182:	681b      	ldr	r3, [r3, #0]
 800f184:	2201      	movs	r2, #1
 800f186:	2104      	movs	r1, #4
 800f188:	4618      	mov	r0, r3
 800f18a:	f000 fc55 	bl	800fa38 <TIM_CCxChannelCmd>
      break;
 800f18e:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800f190:	687b      	ldr	r3, [r7, #4]
 800f192:	681b      	ldr	r3, [r3, #0]
 800f194:	681a      	ldr	r2, [r3, #0]
 800f196:	687b      	ldr	r3, [r7, #4]
 800f198:	681b      	ldr	r3, [r3, #0]
 800f19a:	f042 0201 	orr.w	r2, r2, #1
 800f19e:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800f1a0:	2300      	movs	r3, #0
}
 800f1a2:	4618      	mov	r0, r3
 800f1a4:	3708      	adds	r7, #8
 800f1a6:	46bd      	mov	sp, r7
 800f1a8:	bd80      	pop	{r7, pc}

0800f1aa <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800f1aa:	b580      	push	{r7, lr}
 800f1ac:	b082      	sub	sp, #8
 800f1ae:	af00      	add	r7, sp, #0
 800f1b0:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800f1b2:	687b      	ldr	r3, [r7, #4]
 800f1b4:	681b      	ldr	r3, [r3, #0]
 800f1b6:	691b      	ldr	r3, [r3, #16]
 800f1b8:	f003 0302 	and.w	r3, r3, #2
 800f1bc:	2b02      	cmp	r3, #2
 800f1be:	d122      	bne.n	800f206 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800f1c0:	687b      	ldr	r3, [r7, #4]
 800f1c2:	681b      	ldr	r3, [r3, #0]
 800f1c4:	68db      	ldr	r3, [r3, #12]
 800f1c6:	f003 0302 	and.w	r3, r3, #2
 800f1ca:	2b02      	cmp	r3, #2
 800f1cc:	d11b      	bne.n	800f206 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800f1ce:	687b      	ldr	r3, [r7, #4]
 800f1d0:	681b      	ldr	r3, [r3, #0]
 800f1d2:	f06f 0202 	mvn.w	r2, #2
 800f1d6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800f1d8:	687b      	ldr	r3, [r7, #4]
 800f1da:	2201      	movs	r2, #1
 800f1dc:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800f1de:	687b      	ldr	r3, [r7, #4]
 800f1e0:	681b      	ldr	r3, [r3, #0]
 800f1e2:	699b      	ldr	r3, [r3, #24]
 800f1e4:	f003 0303 	and.w	r3, r3, #3
 800f1e8:	2b00      	cmp	r3, #0
 800f1ea:	d003      	beq.n	800f1f4 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800f1ec:	6878      	ldr	r0, [r7, #4]
 800f1ee:	f000 f9b5 	bl	800f55c <HAL_TIM_IC_CaptureCallback>
 800f1f2:	e005      	b.n	800f200 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800f1f4:	6878      	ldr	r0, [r7, #4]
 800f1f6:	f000 f9a7 	bl	800f548 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f1fa:	6878      	ldr	r0, [r7, #4]
 800f1fc:	f000 f9b8 	bl	800f570 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f200:	687b      	ldr	r3, [r7, #4]
 800f202:	2200      	movs	r2, #0
 800f204:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800f206:	687b      	ldr	r3, [r7, #4]
 800f208:	681b      	ldr	r3, [r3, #0]
 800f20a:	691b      	ldr	r3, [r3, #16]
 800f20c:	f003 0304 	and.w	r3, r3, #4
 800f210:	2b04      	cmp	r3, #4
 800f212:	d122      	bne.n	800f25a <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800f214:	687b      	ldr	r3, [r7, #4]
 800f216:	681b      	ldr	r3, [r3, #0]
 800f218:	68db      	ldr	r3, [r3, #12]
 800f21a:	f003 0304 	and.w	r3, r3, #4
 800f21e:	2b04      	cmp	r3, #4
 800f220:	d11b      	bne.n	800f25a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800f222:	687b      	ldr	r3, [r7, #4]
 800f224:	681b      	ldr	r3, [r3, #0]
 800f226:	f06f 0204 	mvn.w	r2, #4
 800f22a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800f22c:	687b      	ldr	r3, [r7, #4]
 800f22e:	2202      	movs	r2, #2
 800f230:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800f232:	687b      	ldr	r3, [r7, #4]
 800f234:	681b      	ldr	r3, [r3, #0]
 800f236:	699b      	ldr	r3, [r3, #24]
 800f238:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800f23c:	2b00      	cmp	r3, #0
 800f23e:	d003      	beq.n	800f248 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f240:	6878      	ldr	r0, [r7, #4]
 800f242:	f000 f98b 	bl	800f55c <HAL_TIM_IC_CaptureCallback>
 800f246:	e005      	b.n	800f254 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f248:	6878      	ldr	r0, [r7, #4]
 800f24a:	f000 f97d 	bl	800f548 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f24e:	6878      	ldr	r0, [r7, #4]
 800f250:	f000 f98e 	bl	800f570 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f254:	687b      	ldr	r3, [r7, #4]
 800f256:	2200      	movs	r2, #0
 800f258:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800f25a:	687b      	ldr	r3, [r7, #4]
 800f25c:	681b      	ldr	r3, [r3, #0]
 800f25e:	691b      	ldr	r3, [r3, #16]
 800f260:	f003 0308 	and.w	r3, r3, #8
 800f264:	2b08      	cmp	r3, #8
 800f266:	d122      	bne.n	800f2ae <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800f268:	687b      	ldr	r3, [r7, #4]
 800f26a:	681b      	ldr	r3, [r3, #0]
 800f26c:	68db      	ldr	r3, [r3, #12]
 800f26e:	f003 0308 	and.w	r3, r3, #8
 800f272:	2b08      	cmp	r3, #8
 800f274:	d11b      	bne.n	800f2ae <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800f276:	687b      	ldr	r3, [r7, #4]
 800f278:	681b      	ldr	r3, [r3, #0]
 800f27a:	f06f 0208 	mvn.w	r2, #8
 800f27e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800f280:	687b      	ldr	r3, [r7, #4]
 800f282:	2204      	movs	r2, #4
 800f284:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800f286:	687b      	ldr	r3, [r7, #4]
 800f288:	681b      	ldr	r3, [r3, #0]
 800f28a:	69db      	ldr	r3, [r3, #28]
 800f28c:	f003 0303 	and.w	r3, r3, #3
 800f290:	2b00      	cmp	r3, #0
 800f292:	d003      	beq.n	800f29c <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f294:	6878      	ldr	r0, [r7, #4]
 800f296:	f000 f961 	bl	800f55c <HAL_TIM_IC_CaptureCallback>
 800f29a:	e005      	b.n	800f2a8 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f29c:	6878      	ldr	r0, [r7, #4]
 800f29e:	f000 f953 	bl	800f548 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f2a2:	6878      	ldr	r0, [r7, #4]
 800f2a4:	f000 f964 	bl	800f570 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f2a8:	687b      	ldr	r3, [r7, #4]
 800f2aa:	2200      	movs	r2, #0
 800f2ac:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800f2ae:	687b      	ldr	r3, [r7, #4]
 800f2b0:	681b      	ldr	r3, [r3, #0]
 800f2b2:	691b      	ldr	r3, [r3, #16]
 800f2b4:	f003 0310 	and.w	r3, r3, #16
 800f2b8:	2b10      	cmp	r3, #16
 800f2ba:	d122      	bne.n	800f302 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800f2bc:	687b      	ldr	r3, [r7, #4]
 800f2be:	681b      	ldr	r3, [r3, #0]
 800f2c0:	68db      	ldr	r3, [r3, #12]
 800f2c2:	f003 0310 	and.w	r3, r3, #16
 800f2c6:	2b10      	cmp	r3, #16
 800f2c8:	d11b      	bne.n	800f302 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800f2ca:	687b      	ldr	r3, [r7, #4]
 800f2cc:	681b      	ldr	r3, [r3, #0]
 800f2ce:	f06f 0210 	mvn.w	r2, #16
 800f2d2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800f2d4:	687b      	ldr	r3, [r7, #4]
 800f2d6:	2208      	movs	r2, #8
 800f2d8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800f2da:	687b      	ldr	r3, [r7, #4]
 800f2dc:	681b      	ldr	r3, [r3, #0]
 800f2de:	69db      	ldr	r3, [r3, #28]
 800f2e0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800f2e4:	2b00      	cmp	r3, #0
 800f2e6:	d003      	beq.n	800f2f0 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f2e8:	6878      	ldr	r0, [r7, #4]
 800f2ea:	f000 f937 	bl	800f55c <HAL_TIM_IC_CaptureCallback>
 800f2ee:	e005      	b.n	800f2fc <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f2f0:	6878      	ldr	r0, [r7, #4]
 800f2f2:	f000 f929 	bl	800f548 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f2f6:	6878      	ldr	r0, [r7, #4]
 800f2f8:	f000 f93a 	bl	800f570 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f2fc:	687b      	ldr	r3, [r7, #4]
 800f2fe:	2200      	movs	r2, #0
 800f300:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800f302:	687b      	ldr	r3, [r7, #4]
 800f304:	681b      	ldr	r3, [r3, #0]
 800f306:	691b      	ldr	r3, [r3, #16]
 800f308:	f003 0301 	and.w	r3, r3, #1
 800f30c:	2b01      	cmp	r3, #1
 800f30e:	d10e      	bne.n	800f32e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800f310:	687b      	ldr	r3, [r7, #4]
 800f312:	681b      	ldr	r3, [r3, #0]
 800f314:	68db      	ldr	r3, [r3, #12]
 800f316:	f003 0301 	and.w	r3, r3, #1
 800f31a:	2b01      	cmp	r3, #1
 800f31c:	d107      	bne.n	800f32e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800f31e:	687b      	ldr	r3, [r7, #4]
 800f320:	681b      	ldr	r3, [r3, #0]
 800f322:	f06f 0201 	mvn.w	r2, #1
 800f326:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800f328:	6878      	ldr	r0, [r7, #4]
 800f32a:	f7f6 fec1 	bl	80060b0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800f32e:	687b      	ldr	r3, [r7, #4]
 800f330:	681b      	ldr	r3, [r3, #0]
 800f332:	691b      	ldr	r3, [r3, #16]
 800f334:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f338:	2b80      	cmp	r3, #128	; 0x80
 800f33a:	d10e      	bne.n	800f35a <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800f33c:	687b      	ldr	r3, [r7, #4]
 800f33e:	681b      	ldr	r3, [r3, #0]
 800f340:	68db      	ldr	r3, [r3, #12]
 800f342:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f346:	2b80      	cmp	r3, #128	; 0x80
 800f348:	d107      	bne.n	800f35a <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800f34a:	687b      	ldr	r3, [r7, #4]
 800f34c:	681b      	ldr	r3, [r3, #0]
 800f34e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800f352:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800f354:	6878      	ldr	r0, [r7, #4]
 800f356:	f000 fc6d 	bl	800fc34 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800f35a:	687b      	ldr	r3, [r7, #4]
 800f35c:	681b      	ldr	r3, [r3, #0]
 800f35e:	691b      	ldr	r3, [r3, #16]
 800f360:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f364:	2b40      	cmp	r3, #64	; 0x40
 800f366:	d10e      	bne.n	800f386 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800f368:	687b      	ldr	r3, [r7, #4]
 800f36a:	681b      	ldr	r3, [r3, #0]
 800f36c:	68db      	ldr	r3, [r3, #12]
 800f36e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f372:	2b40      	cmp	r3, #64	; 0x40
 800f374:	d107      	bne.n	800f386 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800f376:	687b      	ldr	r3, [r7, #4]
 800f378:	681b      	ldr	r3, [r3, #0]
 800f37a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800f37e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800f380:	6878      	ldr	r0, [r7, #4]
 800f382:	f000 f8ff 	bl	800f584 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800f386:	687b      	ldr	r3, [r7, #4]
 800f388:	681b      	ldr	r3, [r3, #0]
 800f38a:	691b      	ldr	r3, [r3, #16]
 800f38c:	f003 0320 	and.w	r3, r3, #32
 800f390:	2b20      	cmp	r3, #32
 800f392:	d10e      	bne.n	800f3b2 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800f394:	687b      	ldr	r3, [r7, #4]
 800f396:	681b      	ldr	r3, [r3, #0]
 800f398:	68db      	ldr	r3, [r3, #12]
 800f39a:	f003 0320 	and.w	r3, r3, #32
 800f39e:	2b20      	cmp	r3, #32
 800f3a0:	d107      	bne.n	800f3b2 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800f3a2:	687b      	ldr	r3, [r7, #4]
 800f3a4:	681b      	ldr	r3, [r3, #0]
 800f3a6:	f06f 0220 	mvn.w	r2, #32
 800f3aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800f3ac:	6878      	ldr	r0, [r7, #4]
 800f3ae:	f000 fc37 	bl	800fc20 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800f3b2:	bf00      	nop
 800f3b4:	3708      	adds	r7, #8
 800f3b6:	46bd      	mov	sp, r7
 800f3b8:	bd80      	pop	{r7, pc}
	...

0800f3bc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800f3bc:	b580      	push	{r7, lr}
 800f3be:	b084      	sub	sp, #16
 800f3c0:	af00      	add	r7, sp, #0
 800f3c2:	60f8      	str	r0, [r7, #12]
 800f3c4:	60b9      	str	r1, [r7, #8]
 800f3c6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800f3c8:	68fb      	ldr	r3, [r7, #12]
 800f3ca:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800f3ce:	2b01      	cmp	r3, #1
 800f3d0:	d101      	bne.n	800f3d6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800f3d2:	2302      	movs	r3, #2
 800f3d4:	e0b4      	b.n	800f540 <HAL_TIM_PWM_ConfigChannel+0x184>
 800f3d6:	68fb      	ldr	r3, [r7, #12]
 800f3d8:	2201      	movs	r2, #1
 800f3da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800f3de:	68fb      	ldr	r3, [r7, #12]
 800f3e0:	2202      	movs	r2, #2
 800f3e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800f3e6:	687b      	ldr	r3, [r7, #4]
 800f3e8:	2b0c      	cmp	r3, #12
 800f3ea:	f200 809f 	bhi.w	800f52c <HAL_TIM_PWM_ConfigChannel+0x170>
 800f3ee:	a201      	add	r2, pc, #4	; (adr r2, 800f3f4 <HAL_TIM_PWM_ConfigChannel+0x38>)
 800f3f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f3f4:	0800f429 	.word	0x0800f429
 800f3f8:	0800f52d 	.word	0x0800f52d
 800f3fc:	0800f52d 	.word	0x0800f52d
 800f400:	0800f52d 	.word	0x0800f52d
 800f404:	0800f469 	.word	0x0800f469
 800f408:	0800f52d 	.word	0x0800f52d
 800f40c:	0800f52d 	.word	0x0800f52d
 800f410:	0800f52d 	.word	0x0800f52d
 800f414:	0800f4ab 	.word	0x0800f4ab
 800f418:	0800f52d 	.word	0x0800f52d
 800f41c:	0800f52d 	.word	0x0800f52d
 800f420:	0800f52d 	.word	0x0800f52d
 800f424:	0800f4eb 	.word	0x0800f4eb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800f428:	68fb      	ldr	r3, [r7, #12]
 800f42a:	681b      	ldr	r3, [r3, #0]
 800f42c:	68b9      	ldr	r1, [r7, #8]
 800f42e:	4618      	mov	r0, r3
 800f430:	f000 f952 	bl	800f6d8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800f434:	68fb      	ldr	r3, [r7, #12]
 800f436:	681b      	ldr	r3, [r3, #0]
 800f438:	699a      	ldr	r2, [r3, #24]
 800f43a:	68fb      	ldr	r3, [r7, #12]
 800f43c:	681b      	ldr	r3, [r3, #0]
 800f43e:	f042 0208 	orr.w	r2, r2, #8
 800f442:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800f444:	68fb      	ldr	r3, [r7, #12]
 800f446:	681b      	ldr	r3, [r3, #0]
 800f448:	699a      	ldr	r2, [r3, #24]
 800f44a:	68fb      	ldr	r3, [r7, #12]
 800f44c:	681b      	ldr	r3, [r3, #0]
 800f44e:	f022 0204 	bic.w	r2, r2, #4
 800f452:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800f454:	68fb      	ldr	r3, [r7, #12]
 800f456:	681b      	ldr	r3, [r3, #0]
 800f458:	6999      	ldr	r1, [r3, #24]
 800f45a:	68bb      	ldr	r3, [r7, #8]
 800f45c:	691a      	ldr	r2, [r3, #16]
 800f45e:	68fb      	ldr	r3, [r7, #12]
 800f460:	681b      	ldr	r3, [r3, #0]
 800f462:	430a      	orrs	r2, r1
 800f464:	619a      	str	r2, [r3, #24]
      break;
 800f466:	e062      	b.n	800f52e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800f468:	68fb      	ldr	r3, [r7, #12]
 800f46a:	681b      	ldr	r3, [r3, #0]
 800f46c:	68b9      	ldr	r1, [r7, #8]
 800f46e:	4618      	mov	r0, r3
 800f470:	f000 f9a2 	bl	800f7b8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800f474:	68fb      	ldr	r3, [r7, #12]
 800f476:	681b      	ldr	r3, [r3, #0]
 800f478:	699a      	ldr	r2, [r3, #24]
 800f47a:	68fb      	ldr	r3, [r7, #12]
 800f47c:	681b      	ldr	r3, [r3, #0]
 800f47e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800f482:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800f484:	68fb      	ldr	r3, [r7, #12]
 800f486:	681b      	ldr	r3, [r3, #0]
 800f488:	699a      	ldr	r2, [r3, #24]
 800f48a:	68fb      	ldr	r3, [r7, #12]
 800f48c:	681b      	ldr	r3, [r3, #0]
 800f48e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800f492:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800f494:	68fb      	ldr	r3, [r7, #12]
 800f496:	681b      	ldr	r3, [r3, #0]
 800f498:	6999      	ldr	r1, [r3, #24]
 800f49a:	68bb      	ldr	r3, [r7, #8]
 800f49c:	691b      	ldr	r3, [r3, #16]
 800f49e:	021a      	lsls	r2, r3, #8
 800f4a0:	68fb      	ldr	r3, [r7, #12]
 800f4a2:	681b      	ldr	r3, [r3, #0]
 800f4a4:	430a      	orrs	r2, r1
 800f4a6:	619a      	str	r2, [r3, #24]
      break;
 800f4a8:	e041      	b.n	800f52e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800f4aa:	68fb      	ldr	r3, [r7, #12]
 800f4ac:	681b      	ldr	r3, [r3, #0]
 800f4ae:	68b9      	ldr	r1, [r7, #8]
 800f4b0:	4618      	mov	r0, r3
 800f4b2:	f000 f9f7 	bl	800f8a4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800f4b6:	68fb      	ldr	r3, [r7, #12]
 800f4b8:	681b      	ldr	r3, [r3, #0]
 800f4ba:	69da      	ldr	r2, [r3, #28]
 800f4bc:	68fb      	ldr	r3, [r7, #12]
 800f4be:	681b      	ldr	r3, [r3, #0]
 800f4c0:	f042 0208 	orr.w	r2, r2, #8
 800f4c4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800f4c6:	68fb      	ldr	r3, [r7, #12]
 800f4c8:	681b      	ldr	r3, [r3, #0]
 800f4ca:	69da      	ldr	r2, [r3, #28]
 800f4cc:	68fb      	ldr	r3, [r7, #12]
 800f4ce:	681b      	ldr	r3, [r3, #0]
 800f4d0:	f022 0204 	bic.w	r2, r2, #4
 800f4d4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800f4d6:	68fb      	ldr	r3, [r7, #12]
 800f4d8:	681b      	ldr	r3, [r3, #0]
 800f4da:	69d9      	ldr	r1, [r3, #28]
 800f4dc:	68bb      	ldr	r3, [r7, #8]
 800f4de:	691a      	ldr	r2, [r3, #16]
 800f4e0:	68fb      	ldr	r3, [r7, #12]
 800f4e2:	681b      	ldr	r3, [r3, #0]
 800f4e4:	430a      	orrs	r2, r1
 800f4e6:	61da      	str	r2, [r3, #28]
      break;
 800f4e8:	e021      	b.n	800f52e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800f4ea:	68fb      	ldr	r3, [r7, #12]
 800f4ec:	681b      	ldr	r3, [r3, #0]
 800f4ee:	68b9      	ldr	r1, [r7, #8]
 800f4f0:	4618      	mov	r0, r3
 800f4f2:	f000 fa4b 	bl	800f98c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800f4f6:	68fb      	ldr	r3, [r7, #12]
 800f4f8:	681b      	ldr	r3, [r3, #0]
 800f4fa:	69da      	ldr	r2, [r3, #28]
 800f4fc:	68fb      	ldr	r3, [r7, #12]
 800f4fe:	681b      	ldr	r3, [r3, #0]
 800f500:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800f504:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800f506:	68fb      	ldr	r3, [r7, #12]
 800f508:	681b      	ldr	r3, [r3, #0]
 800f50a:	69da      	ldr	r2, [r3, #28]
 800f50c:	68fb      	ldr	r3, [r7, #12]
 800f50e:	681b      	ldr	r3, [r3, #0]
 800f510:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800f514:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800f516:	68fb      	ldr	r3, [r7, #12]
 800f518:	681b      	ldr	r3, [r3, #0]
 800f51a:	69d9      	ldr	r1, [r3, #28]
 800f51c:	68bb      	ldr	r3, [r7, #8]
 800f51e:	691b      	ldr	r3, [r3, #16]
 800f520:	021a      	lsls	r2, r3, #8
 800f522:	68fb      	ldr	r3, [r7, #12]
 800f524:	681b      	ldr	r3, [r3, #0]
 800f526:	430a      	orrs	r2, r1
 800f528:	61da      	str	r2, [r3, #28]
      break;
 800f52a:	e000      	b.n	800f52e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 800f52c:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800f52e:	68fb      	ldr	r3, [r7, #12]
 800f530:	2201      	movs	r2, #1
 800f532:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800f536:	68fb      	ldr	r3, [r7, #12]
 800f538:	2200      	movs	r2, #0
 800f53a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800f53e:	2300      	movs	r3, #0
}
 800f540:	4618      	mov	r0, r3
 800f542:	3710      	adds	r7, #16
 800f544:	46bd      	mov	sp, r7
 800f546:	bd80      	pop	{r7, pc}

0800f548 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800f548:	b480      	push	{r7}
 800f54a:	b083      	sub	sp, #12
 800f54c:	af00      	add	r7, sp, #0
 800f54e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800f550:	bf00      	nop
 800f552:	370c      	adds	r7, #12
 800f554:	46bd      	mov	sp, r7
 800f556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f55a:	4770      	bx	lr

0800f55c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800f55c:	b480      	push	{r7}
 800f55e:	b083      	sub	sp, #12
 800f560:	af00      	add	r7, sp, #0
 800f562:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800f564:	bf00      	nop
 800f566:	370c      	adds	r7, #12
 800f568:	46bd      	mov	sp, r7
 800f56a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f56e:	4770      	bx	lr

0800f570 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800f570:	b480      	push	{r7}
 800f572:	b083      	sub	sp, #12
 800f574:	af00      	add	r7, sp, #0
 800f576:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800f578:	bf00      	nop
 800f57a:	370c      	adds	r7, #12
 800f57c:	46bd      	mov	sp, r7
 800f57e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f582:	4770      	bx	lr

0800f584 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800f584:	b480      	push	{r7}
 800f586:	b083      	sub	sp, #12
 800f588:	af00      	add	r7, sp, #0
 800f58a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800f58c:	bf00      	nop
 800f58e:	370c      	adds	r7, #12
 800f590:	46bd      	mov	sp, r7
 800f592:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f596:	4770      	bx	lr

0800f598 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800f598:	b480      	push	{r7}
 800f59a:	b085      	sub	sp, #20
 800f59c:	af00      	add	r7, sp, #0
 800f59e:	6078      	str	r0, [r7, #4]
 800f5a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800f5a2:	687b      	ldr	r3, [r7, #4]
 800f5a4:	681b      	ldr	r3, [r3, #0]
 800f5a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800f5a8:	687b      	ldr	r3, [r7, #4]
 800f5aa:	4a40      	ldr	r2, [pc, #256]	; (800f6ac <TIM_Base_SetConfig+0x114>)
 800f5ac:	4293      	cmp	r3, r2
 800f5ae:	d013      	beq.n	800f5d8 <TIM_Base_SetConfig+0x40>
 800f5b0:	687b      	ldr	r3, [r7, #4]
 800f5b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f5b6:	d00f      	beq.n	800f5d8 <TIM_Base_SetConfig+0x40>
 800f5b8:	687b      	ldr	r3, [r7, #4]
 800f5ba:	4a3d      	ldr	r2, [pc, #244]	; (800f6b0 <TIM_Base_SetConfig+0x118>)
 800f5bc:	4293      	cmp	r3, r2
 800f5be:	d00b      	beq.n	800f5d8 <TIM_Base_SetConfig+0x40>
 800f5c0:	687b      	ldr	r3, [r7, #4]
 800f5c2:	4a3c      	ldr	r2, [pc, #240]	; (800f6b4 <TIM_Base_SetConfig+0x11c>)
 800f5c4:	4293      	cmp	r3, r2
 800f5c6:	d007      	beq.n	800f5d8 <TIM_Base_SetConfig+0x40>
 800f5c8:	687b      	ldr	r3, [r7, #4]
 800f5ca:	4a3b      	ldr	r2, [pc, #236]	; (800f6b8 <TIM_Base_SetConfig+0x120>)
 800f5cc:	4293      	cmp	r3, r2
 800f5ce:	d003      	beq.n	800f5d8 <TIM_Base_SetConfig+0x40>
 800f5d0:	687b      	ldr	r3, [r7, #4]
 800f5d2:	4a3a      	ldr	r2, [pc, #232]	; (800f6bc <TIM_Base_SetConfig+0x124>)
 800f5d4:	4293      	cmp	r3, r2
 800f5d6:	d108      	bne.n	800f5ea <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800f5d8:	68fb      	ldr	r3, [r7, #12]
 800f5da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f5de:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800f5e0:	683b      	ldr	r3, [r7, #0]
 800f5e2:	685b      	ldr	r3, [r3, #4]
 800f5e4:	68fa      	ldr	r2, [r7, #12]
 800f5e6:	4313      	orrs	r3, r2
 800f5e8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800f5ea:	687b      	ldr	r3, [r7, #4]
 800f5ec:	4a2f      	ldr	r2, [pc, #188]	; (800f6ac <TIM_Base_SetConfig+0x114>)
 800f5ee:	4293      	cmp	r3, r2
 800f5f0:	d02b      	beq.n	800f64a <TIM_Base_SetConfig+0xb2>
 800f5f2:	687b      	ldr	r3, [r7, #4]
 800f5f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f5f8:	d027      	beq.n	800f64a <TIM_Base_SetConfig+0xb2>
 800f5fa:	687b      	ldr	r3, [r7, #4]
 800f5fc:	4a2c      	ldr	r2, [pc, #176]	; (800f6b0 <TIM_Base_SetConfig+0x118>)
 800f5fe:	4293      	cmp	r3, r2
 800f600:	d023      	beq.n	800f64a <TIM_Base_SetConfig+0xb2>
 800f602:	687b      	ldr	r3, [r7, #4]
 800f604:	4a2b      	ldr	r2, [pc, #172]	; (800f6b4 <TIM_Base_SetConfig+0x11c>)
 800f606:	4293      	cmp	r3, r2
 800f608:	d01f      	beq.n	800f64a <TIM_Base_SetConfig+0xb2>
 800f60a:	687b      	ldr	r3, [r7, #4]
 800f60c:	4a2a      	ldr	r2, [pc, #168]	; (800f6b8 <TIM_Base_SetConfig+0x120>)
 800f60e:	4293      	cmp	r3, r2
 800f610:	d01b      	beq.n	800f64a <TIM_Base_SetConfig+0xb2>
 800f612:	687b      	ldr	r3, [r7, #4]
 800f614:	4a29      	ldr	r2, [pc, #164]	; (800f6bc <TIM_Base_SetConfig+0x124>)
 800f616:	4293      	cmp	r3, r2
 800f618:	d017      	beq.n	800f64a <TIM_Base_SetConfig+0xb2>
 800f61a:	687b      	ldr	r3, [r7, #4]
 800f61c:	4a28      	ldr	r2, [pc, #160]	; (800f6c0 <TIM_Base_SetConfig+0x128>)
 800f61e:	4293      	cmp	r3, r2
 800f620:	d013      	beq.n	800f64a <TIM_Base_SetConfig+0xb2>
 800f622:	687b      	ldr	r3, [r7, #4]
 800f624:	4a27      	ldr	r2, [pc, #156]	; (800f6c4 <TIM_Base_SetConfig+0x12c>)
 800f626:	4293      	cmp	r3, r2
 800f628:	d00f      	beq.n	800f64a <TIM_Base_SetConfig+0xb2>
 800f62a:	687b      	ldr	r3, [r7, #4]
 800f62c:	4a26      	ldr	r2, [pc, #152]	; (800f6c8 <TIM_Base_SetConfig+0x130>)
 800f62e:	4293      	cmp	r3, r2
 800f630:	d00b      	beq.n	800f64a <TIM_Base_SetConfig+0xb2>
 800f632:	687b      	ldr	r3, [r7, #4]
 800f634:	4a25      	ldr	r2, [pc, #148]	; (800f6cc <TIM_Base_SetConfig+0x134>)
 800f636:	4293      	cmp	r3, r2
 800f638:	d007      	beq.n	800f64a <TIM_Base_SetConfig+0xb2>
 800f63a:	687b      	ldr	r3, [r7, #4]
 800f63c:	4a24      	ldr	r2, [pc, #144]	; (800f6d0 <TIM_Base_SetConfig+0x138>)
 800f63e:	4293      	cmp	r3, r2
 800f640:	d003      	beq.n	800f64a <TIM_Base_SetConfig+0xb2>
 800f642:	687b      	ldr	r3, [r7, #4]
 800f644:	4a23      	ldr	r2, [pc, #140]	; (800f6d4 <TIM_Base_SetConfig+0x13c>)
 800f646:	4293      	cmp	r3, r2
 800f648:	d108      	bne.n	800f65c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800f64a:	68fb      	ldr	r3, [r7, #12]
 800f64c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800f650:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800f652:	683b      	ldr	r3, [r7, #0]
 800f654:	68db      	ldr	r3, [r3, #12]
 800f656:	68fa      	ldr	r2, [r7, #12]
 800f658:	4313      	orrs	r3, r2
 800f65a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800f65c:	68fb      	ldr	r3, [r7, #12]
 800f65e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800f662:	683b      	ldr	r3, [r7, #0]
 800f664:	695b      	ldr	r3, [r3, #20]
 800f666:	4313      	orrs	r3, r2
 800f668:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800f66a:	687b      	ldr	r3, [r7, #4]
 800f66c:	68fa      	ldr	r2, [r7, #12]
 800f66e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800f670:	683b      	ldr	r3, [r7, #0]
 800f672:	689a      	ldr	r2, [r3, #8]
 800f674:	687b      	ldr	r3, [r7, #4]
 800f676:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800f678:	683b      	ldr	r3, [r7, #0]
 800f67a:	681a      	ldr	r2, [r3, #0]
 800f67c:	687b      	ldr	r3, [r7, #4]
 800f67e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800f680:	687b      	ldr	r3, [r7, #4]
 800f682:	4a0a      	ldr	r2, [pc, #40]	; (800f6ac <TIM_Base_SetConfig+0x114>)
 800f684:	4293      	cmp	r3, r2
 800f686:	d003      	beq.n	800f690 <TIM_Base_SetConfig+0xf8>
 800f688:	687b      	ldr	r3, [r7, #4]
 800f68a:	4a0c      	ldr	r2, [pc, #48]	; (800f6bc <TIM_Base_SetConfig+0x124>)
 800f68c:	4293      	cmp	r3, r2
 800f68e:	d103      	bne.n	800f698 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800f690:	683b      	ldr	r3, [r7, #0]
 800f692:	691a      	ldr	r2, [r3, #16]
 800f694:	687b      	ldr	r3, [r7, #4]
 800f696:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800f698:	687b      	ldr	r3, [r7, #4]
 800f69a:	2201      	movs	r2, #1
 800f69c:	615a      	str	r2, [r3, #20]
}
 800f69e:	bf00      	nop
 800f6a0:	3714      	adds	r7, #20
 800f6a2:	46bd      	mov	sp, r7
 800f6a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6a8:	4770      	bx	lr
 800f6aa:	bf00      	nop
 800f6ac:	40010000 	.word	0x40010000
 800f6b0:	40000400 	.word	0x40000400
 800f6b4:	40000800 	.word	0x40000800
 800f6b8:	40000c00 	.word	0x40000c00
 800f6bc:	40010400 	.word	0x40010400
 800f6c0:	40014000 	.word	0x40014000
 800f6c4:	40014400 	.word	0x40014400
 800f6c8:	40014800 	.word	0x40014800
 800f6cc:	40001800 	.word	0x40001800
 800f6d0:	40001c00 	.word	0x40001c00
 800f6d4:	40002000 	.word	0x40002000

0800f6d8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800f6d8:	b480      	push	{r7}
 800f6da:	b087      	sub	sp, #28
 800f6dc:	af00      	add	r7, sp, #0
 800f6de:	6078      	str	r0, [r7, #4]
 800f6e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800f6e2:	687b      	ldr	r3, [r7, #4]
 800f6e4:	6a1b      	ldr	r3, [r3, #32]
 800f6e6:	f023 0201 	bic.w	r2, r3, #1
 800f6ea:	687b      	ldr	r3, [r7, #4]
 800f6ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f6ee:	687b      	ldr	r3, [r7, #4]
 800f6f0:	6a1b      	ldr	r3, [r3, #32]
 800f6f2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f6f4:	687b      	ldr	r3, [r7, #4]
 800f6f6:	685b      	ldr	r3, [r3, #4]
 800f6f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800f6fa:	687b      	ldr	r3, [r7, #4]
 800f6fc:	699b      	ldr	r3, [r3, #24]
 800f6fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800f700:	68fb      	ldr	r3, [r7, #12]
 800f702:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f706:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800f708:	68fb      	ldr	r3, [r7, #12]
 800f70a:	f023 0303 	bic.w	r3, r3, #3
 800f70e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f710:	683b      	ldr	r3, [r7, #0]
 800f712:	681b      	ldr	r3, [r3, #0]
 800f714:	68fa      	ldr	r2, [r7, #12]
 800f716:	4313      	orrs	r3, r2
 800f718:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800f71a:	697b      	ldr	r3, [r7, #20]
 800f71c:	f023 0302 	bic.w	r3, r3, #2
 800f720:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800f722:	683b      	ldr	r3, [r7, #0]
 800f724:	689b      	ldr	r3, [r3, #8]
 800f726:	697a      	ldr	r2, [r7, #20]
 800f728:	4313      	orrs	r3, r2
 800f72a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800f72c:	687b      	ldr	r3, [r7, #4]
 800f72e:	4a20      	ldr	r2, [pc, #128]	; (800f7b0 <TIM_OC1_SetConfig+0xd8>)
 800f730:	4293      	cmp	r3, r2
 800f732:	d003      	beq.n	800f73c <TIM_OC1_SetConfig+0x64>
 800f734:	687b      	ldr	r3, [r7, #4]
 800f736:	4a1f      	ldr	r2, [pc, #124]	; (800f7b4 <TIM_OC1_SetConfig+0xdc>)
 800f738:	4293      	cmp	r3, r2
 800f73a:	d10c      	bne.n	800f756 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800f73c:	697b      	ldr	r3, [r7, #20]
 800f73e:	f023 0308 	bic.w	r3, r3, #8
 800f742:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800f744:	683b      	ldr	r3, [r7, #0]
 800f746:	68db      	ldr	r3, [r3, #12]
 800f748:	697a      	ldr	r2, [r7, #20]
 800f74a:	4313      	orrs	r3, r2
 800f74c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800f74e:	697b      	ldr	r3, [r7, #20]
 800f750:	f023 0304 	bic.w	r3, r3, #4
 800f754:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f756:	687b      	ldr	r3, [r7, #4]
 800f758:	4a15      	ldr	r2, [pc, #84]	; (800f7b0 <TIM_OC1_SetConfig+0xd8>)
 800f75a:	4293      	cmp	r3, r2
 800f75c:	d003      	beq.n	800f766 <TIM_OC1_SetConfig+0x8e>
 800f75e:	687b      	ldr	r3, [r7, #4]
 800f760:	4a14      	ldr	r2, [pc, #80]	; (800f7b4 <TIM_OC1_SetConfig+0xdc>)
 800f762:	4293      	cmp	r3, r2
 800f764:	d111      	bne.n	800f78a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800f766:	693b      	ldr	r3, [r7, #16]
 800f768:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800f76c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800f76e:	693b      	ldr	r3, [r7, #16]
 800f770:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800f774:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800f776:	683b      	ldr	r3, [r7, #0]
 800f778:	695b      	ldr	r3, [r3, #20]
 800f77a:	693a      	ldr	r2, [r7, #16]
 800f77c:	4313      	orrs	r3, r2
 800f77e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800f780:	683b      	ldr	r3, [r7, #0]
 800f782:	699b      	ldr	r3, [r3, #24]
 800f784:	693a      	ldr	r2, [r7, #16]
 800f786:	4313      	orrs	r3, r2
 800f788:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f78a:	687b      	ldr	r3, [r7, #4]
 800f78c:	693a      	ldr	r2, [r7, #16]
 800f78e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800f790:	687b      	ldr	r3, [r7, #4]
 800f792:	68fa      	ldr	r2, [r7, #12]
 800f794:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800f796:	683b      	ldr	r3, [r7, #0]
 800f798:	685a      	ldr	r2, [r3, #4]
 800f79a:	687b      	ldr	r3, [r7, #4]
 800f79c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f79e:	687b      	ldr	r3, [r7, #4]
 800f7a0:	697a      	ldr	r2, [r7, #20]
 800f7a2:	621a      	str	r2, [r3, #32]
}
 800f7a4:	bf00      	nop
 800f7a6:	371c      	adds	r7, #28
 800f7a8:	46bd      	mov	sp, r7
 800f7aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7ae:	4770      	bx	lr
 800f7b0:	40010000 	.word	0x40010000
 800f7b4:	40010400 	.word	0x40010400

0800f7b8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800f7b8:	b480      	push	{r7}
 800f7ba:	b087      	sub	sp, #28
 800f7bc:	af00      	add	r7, sp, #0
 800f7be:	6078      	str	r0, [r7, #4]
 800f7c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800f7c2:	687b      	ldr	r3, [r7, #4]
 800f7c4:	6a1b      	ldr	r3, [r3, #32]
 800f7c6:	f023 0210 	bic.w	r2, r3, #16
 800f7ca:	687b      	ldr	r3, [r7, #4]
 800f7cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f7ce:	687b      	ldr	r3, [r7, #4]
 800f7d0:	6a1b      	ldr	r3, [r3, #32]
 800f7d2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f7d4:	687b      	ldr	r3, [r7, #4]
 800f7d6:	685b      	ldr	r3, [r3, #4]
 800f7d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800f7da:	687b      	ldr	r3, [r7, #4]
 800f7dc:	699b      	ldr	r3, [r3, #24]
 800f7de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800f7e0:	68fb      	ldr	r3, [r7, #12]
 800f7e2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800f7e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800f7e8:	68fb      	ldr	r3, [r7, #12]
 800f7ea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800f7ee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f7f0:	683b      	ldr	r3, [r7, #0]
 800f7f2:	681b      	ldr	r3, [r3, #0]
 800f7f4:	021b      	lsls	r3, r3, #8
 800f7f6:	68fa      	ldr	r2, [r7, #12]
 800f7f8:	4313      	orrs	r3, r2
 800f7fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800f7fc:	697b      	ldr	r3, [r7, #20]
 800f7fe:	f023 0320 	bic.w	r3, r3, #32
 800f802:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800f804:	683b      	ldr	r3, [r7, #0]
 800f806:	689b      	ldr	r3, [r3, #8]
 800f808:	011b      	lsls	r3, r3, #4
 800f80a:	697a      	ldr	r2, [r7, #20]
 800f80c:	4313      	orrs	r3, r2
 800f80e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800f810:	687b      	ldr	r3, [r7, #4]
 800f812:	4a22      	ldr	r2, [pc, #136]	; (800f89c <TIM_OC2_SetConfig+0xe4>)
 800f814:	4293      	cmp	r3, r2
 800f816:	d003      	beq.n	800f820 <TIM_OC2_SetConfig+0x68>
 800f818:	687b      	ldr	r3, [r7, #4]
 800f81a:	4a21      	ldr	r2, [pc, #132]	; (800f8a0 <TIM_OC2_SetConfig+0xe8>)
 800f81c:	4293      	cmp	r3, r2
 800f81e:	d10d      	bne.n	800f83c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800f820:	697b      	ldr	r3, [r7, #20]
 800f822:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800f826:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800f828:	683b      	ldr	r3, [r7, #0]
 800f82a:	68db      	ldr	r3, [r3, #12]
 800f82c:	011b      	lsls	r3, r3, #4
 800f82e:	697a      	ldr	r2, [r7, #20]
 800f830:	4313      	orrs	r3, r2
 800f832:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800f834:	697b      	ldr	r3, [r7, #20]
 800f836:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f83a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f83c:	687b      	ldr	r3, [r7, #4]
 800f83e:	4a17      	ldr	r2, [pc, #92]	; (800f89c <TIM_OC2_SetConfig+0xe4>)
 800f840:	4293      	cmp	r3, r2
 800f842:	d003      	beq.n	800f84c <TIM_OC2_SetConfig+0x94>
 800f844:	687b      	ldr	r3, [r7, #4]
 800f846:	4a16      	ldr	r2, [pc, #88]	; (800f8a0 <TIM_OC2_SetConfig+0xe8>)
 800f848:	4293      	cmp	r3, r2
 800f84a:	d113      	bne.n	800f874 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800f84c:	693b      	ldr	r3, [r7, #16]
 800f84e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800f852:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800f854:	693b      	ldr	r3, [r7, #16]
 800f856:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800f85a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800f85c:	683b      	ldr	r3, [r7, #0]
 800f85e:	695b      	ldr	r3, [r3, #20]
 800f860:	009b      	lsls	r3, r3, #2
 800f862:	693a      	ldr	r2, [r7, #16]
 800f864:	4313      	orrs	r3, r2
 800f866:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800f868:	683b      	ldr	r3, [r7, #0]
 800f86a:	699b      	ldr	r3, [r3, #24]
 800f86c:	009b      	lsls	r3, r3, #2
 800f86e:	693a      	ldr	r2, [r7, #16]
 800f870:	4313      	orrs	r3, r2
 800f872:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f874:	687b      	ldr	r3, [r7, #4]
 800f876:	693a      	ldr	r2, [r7, #16]
 800f878:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800f87a:	687b      	ldr	r3, [r7, #4]
 800f87c:	68fa      	ldr	r2, [r7, #12]
 800f87e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800f880:	683b      	ldr	r3, [r7, #0]
 800f882:	685a      	ldr	r2, [r3, #4]
 800f884:	687b      	ldr	r3, [r7, #4]
 800f886:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f888:	687b      	ldr	r3, [r7, #4]
 800f88a:	697a      	ldr	r2, [r7, #20]
 800f88c:	621a      	str	r2, [r3, #32]
}
 800f88e:	bf00      	nop
 800f890:	371c      	adds	r7, #28
 800f892:	46bd      	mov	sp, r7
 800f894:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f898:	4770      	bx	lr
 800f89a:	bf00      	nop
 800f89c:	40010000 	.word	0x40010000
 800f8a0:	40010400 	.word	0x40010400

0800f8a4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800f8a4:	b480      	push	{r7}
 800f8a6:	b087      	sub	sp, #28
 800f8a8:	af00      	add	r7, sp, #0
 800f8aa:	6078      	str	r0, [r7, #4]
 800f8ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800f8ae:	687b      	ldr	r3, [r7, #4]
 800f8b0:	6a1b      	ldr	r3, [r3, #32]
 800f8b2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800f8b6:	687b      	ldr	r3, [r7, #4]
 800f8b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f8ba:	687b      	ldr	r3, [r7, #4]
 800f8bc:	6a1b      	ldr	r3, [r3, #32]
 800f8be:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f8c0:	687b      	ldr	r3, [r7, #4]
 800f8c2:	685b      	ldr	r3, [r3, #4]
 800f8c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800f8c6:	687b      	ldr	r3, [r7, #4]
 800f8c8:	69db      	ldr	r3, [r3, #28]
 800f8ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800f8cc:	68fb      	ldr	r3, [r7, #12]
 800f8ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f8d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800f8d4:	68fb      	ldr	r3, [r7, #12]
 800f8d6:	f023 0303 	bic.w	r3, r3, #3
 800f8da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f8dc:	683b      	ldr	r3, [r7, #0]
 800f8de:	681b      	ldr	r3, [r3, #0]
 800f8e0:	68fa      	ldr	r2, [r7, #12]
 800f8e2:	4313      	orrs	r3, r2
 800f8e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800f8e6:	697b      	ldr	r3, [r7, #20]
 800f8e8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800f8ec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800f8ee:	683b      	ldr	r3, [r7, #0]
 800f8f0:	689b      	ldr	r3, [r3, #8]
 800f8f2:	021b      	lsls	r3, r3, #8
 800f8f4:	697a      	ldr	r2, [r7, #20]
 800f8f6:	4313      	orrs	r3, r2
 800f8f8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800f8fa:	687b      	ldr	r3, [r7, #4]
 800f8fc:	4a21      	ldr	r2, [pc, #132]	; (800f984 <TIM_OC3_SetConfig+0xe0>)
 800f8fe:	4293      	cmp	r3, r2
 800f900:	d003      	beq.n	800f90a <TIM_OC3_SetConfig+0x66>
 800f902:	687b      	ldr	r3, [r7, #4]
 800f904:	4a20      	ldr	r2, [pc, #128]	; (800f988 <TIM_OC3_SetConfig+0xe4>)
 800f906:	4293      	cmp	r3, r2
 800f908:	d10d      	bne.n	800f926 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800f90a:	697b      	ldr	r3, [r7, #20]
 800f90c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800f910:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800f912:	683b      	ldr	r3, [r7, #0]
 800f914:	68db      	ldr	r3, [r3, #12]
 800f916:	021b      	lsls	r3, r3, #8
 800f918:	697a      	ldr	r2, [r7, #20]
 800f91a:	4313      	orrs	r3, r2
 800f91c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800f91e:	697b      	ldr	r3, [r7, #20]
 800f920:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800f924:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f926:	687b      	ldr	r3, [r7, #4]
 800f928:	4a16      	ldr	r2, [pc, #88]	; (800f984 <TIM_OC3_SetConfig+0xe0>)
 800f92a:	4293      	cmp	r3, r2
 800f92c:	d003      	beq.n	800f936 <TIM_OC3_SetConfig+0x92>
 800f92e:	687b      	ldr	r3, [r7, #4]
 800f930:	4a15      	ldr	r2, [pc, #84]	; (800f988 <TIM_OC3_SetConfig+0xe4>)
 800f932:	4293      	cmp	r3, r2
 800f934:	d113      	bne.n	800f95e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800f936:	693b      	ldr	r3, [r7, #16]
 800f938:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800f93c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800f93e:	693b      	ldr	r3, [r7, #16]
 800f940:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800f944:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800f946:	683b      	ldr	r3, [r7, #0]
 800f948:	695b      	ldr	r3, [r3, #20]
 800f94a:	011b      	lsls	r3, r3, #4
 800f94c:	693a      	ldr	r2, [r7, #16]
 800f94e:	4313      	orrs	r3, r2
 800f950:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800f952:	683b      	ldr	r3, [r7, #0]
 800f954:	699b      	ldr	r3, [r3, #24]
 800f956:	011b      	lsls	r3, r3, #4
 800f958:	693a      	ldr	r2, [r7, #16]
 800f95a:	4313      	orrs	r3, r2
 800f95c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f95e:	687b      	ldr	r3, [r7, #4]
 800f960:	693a      	ldr	r2, [r7, #16]
 800f962:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800f964:	687b      	ldr	r3, [r7, #4]
 800f966:	68fa      	ldr	r2, [r7, #12]
 800f968:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800f96a:	683b      	ldr	r3, [r7, #0]
 800f96c:	685a      	ldr	r2, [r3, #4]
 800f96e:	687b      	ldr	r3, [r7, #4]
 800f970:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f972:	687b      	ldr	r3, [r7, #4]
 800f974:	697a      	ldr	r2, [r7, #20]
 800f976:	621a      	str	r2, [r3, #32]
}
 800f978:	bf00      	nop
 800f97a:	371c      	adds	r7, #28
 800f97c:	46bd      	mov	sp, r7
 800f97e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f982:	4770      	bx	lr
 800f984:	40010000 	.word	0x40010000
 800f988:	40010400 	.word	0x40010400

0800f98c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800f98c:	b480      	push	{r7}
 800f98e:	b087      	sub	sp, #28
 800f990:	af00      	add	r7, sp, #0
 800f992:	6078      	str	r0, [r7, #4]
 800f994:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800f996:	687b      	ldr	r3, [r7, #4]
 800f998:	6a1b      	ldr	r3, [r3, #32]
 800f99a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800f99e:	687b      	ldr	r3, [r7, #4]
 800f9a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f9a2:	687b      	ldr	r3, [r7, #4]
 800f9a4:	6a1b      	ldr	r3, [r3, #32]
 800f9a6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f9a8:	687b      	ldr	r3, [r7, #4]
 800f9aa:	685b      	ldr	r3, [r3, #4]
 800f9ac:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800f9ae:	687b      	ldr	r3, [r7, #4]
 800f9b0:	69db      	ldr	r3, [r3, #28]
 800f9b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800f9b4:	68fb      	ldr	r3, [r7, #12]
 800f9b6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800f9ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800f9bc:	68fb      	ldr	r3, [r7, #12]
 800f9be:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800f9c2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f9c4:	683b      	ldr	r3, [r7, #0]
 800f9c6:	681b      	ldr	r3, [r3, #0]
 800f9c8:	021b      	lsls	r3, r3, #8
 800f9ca:	68fa      	ldr	r2, [r7, #12]
 800f9cc:	4313      	orrs	r3, r2
 800f9ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800f9d0:	693b      	ldr	r3, [r7, #16]
 800f9d2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800f9d6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800f9d8:	683b      	ldr	r3, [r7, #0]
 800f9da:	689b      	ldr	r3, [r3, #8]
 800f9dc:	031b      	lsls	r3, r3, #12
 800f9de:	693a      	ldr	r2, [r7, #16]
 800f9e0:	4313      	orrs	r3, r2
 800f9e2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f9e4:	687b      	ldr	r3, [r7, #4]
 800f9e6:	4a12      	ldr	r2, [pc, #72]	; (800fa30 <TIM_OC4_SetConfig+0xa4>)
 800f9e8:	4293      	cmp	r3, r2
 800f9ea:	d003      	beq.n	800f9f4 <TIM_OC4_SetConfig+0x68>
 800f9ec:	687b      	ldr	r3, [r7, #4]
 800f9ee:	4a11      	ldr	r2, [pc, #68]	; (800fa34 <TIM_OC4_SetConfig+0xa8>)
 800f9f0:	4293      	cmp	r3, r2
 800f9f2:	d109      	bne.n	800fa08 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800f9f4:	697b      	ldr	r3, [r7, #20]
 800f9f6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800f9fa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800f9fc:	683b      	ldr	r3, [r7, #0]
 800f9fe:	695b      	ldr	r3, [r3, #20]
 800fa00:	019b      	lsls	r3, r3, #6
 800fa02:	697a      	ldr	r2, [r7, #20]
 800fa04:	4313      	orrs	r3, r2
 800fa06:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800fa08:	687b      	ldr	r3, [r7, #4]
 800fa0a:	697a      	ldr	r2, [r7, #20]
 800fa0c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800fa0e:	687b      	ldr	r3, [r7, #4]
 800fa10:	68fa      	ldr	r2, [r7, #12]
 800fa12:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800fa14:	683b      	ldr	r3, [r7, #0]
 800fa16:	685a      	ldr	r2, [r3, #4]
 800fa18:	687b      	ldr	r3, [r7, #4]
 800fa1a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800fa1c:	687b      	ldr	r3, [r7, #4]
 800fa1e:	693a      	ldr	r2, [r7, #16]
 800fa20:	621a      	str	r2, [r3, #32]
}
 800fa22:	bf00      	nop
 800fa24:	371c      	adds	r7, #28
 800fa26:	46bd      	mov	sp, r7
 800fa28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa2c:	4770      	bx	lr
 800fa2e:	bf00      	nop
 800fa30:	40010000 	.word	0x40010000
 800fa34:	40010400 	.word	0x40010400

0800fa38 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800fa38:	b480      	push	{r7}
 800fa3a:	b087      	sub	sp, #28
 800fa3c:	af00      	add	r7, sp, #0
 800fa3e:	60f8      	str	r0, [r7, #12]
 800fa40:	60b9      	str	r1, [r7, #8]
 800fa42:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800fa44:	68bb      	ldr	r3, [r7, #8]
 800fa46:	f003 031f 	and.w	r3, r3, #31
 800fa4a:	2201      	movs	r2, #1
 800fa4c:	fa02 f303 	lsl.w	r3, r2, r3
 800fa50:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800fa52:	68fb      	ldr	r3, [r7, #12]
 800fa54:	6a1a      	ldr	r2, [r3, #32]
 800fa56:	697b      	ldr	r3, [r7, #20]
 800fa58:	43db      	mvns	r3, r3
 800fa5a:	401a      	ands	r2, r3
 800fa5c:	68fb      	ldr	r3, [r7, #12]
 800fa5e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800fa60:	68fb      	ldr	r3, [r7, #12]
 800fa62:	6a1a      	ldr	r2, [r3, #32]
 800fa64:	68bb      	ldr	r3, [r7, #8]
 800fa66:	f003 031f 	and.w	r3, r3, #31
 800fa6a:	6879      	ldr	r1, [r7, #4]
 800fa6c:	fa01 f303 	lsl.w	r3, r1, r3
 800fa70:	431a      	orrs	r2, r3
 800fa72:	68fb      	ldr	r3, [r7, #12]
 800fa74:	621a      	str	r2, [r3, #32]
}
 800fa76:	bf00      	nop
 800fa78:	371c      	adds	r7, #28
 800fa7a:	46bd      	mov	sp, r7
 800fa7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa80:	4770      	bx	lr
	...

0800fa84 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800fa84:	b480      	push	{r7}
 800fa86:	b085      	sub	sp, #20
 800fa88:	af00      	add	r7, sp, #0
 800fa8a:	6078      	str	r0, [r7, #4]
 800fa8c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800fa8e:	687b      	ldr	r3, [r7, #4]
 800fa90:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800fa94:	2b01      	cmp	r3, #1
 800fa96:	d101      	bne.n	800fa9c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800fa98:	2302      	movs	r3, #2
 800fa9a:	e05a      	b.n	800fb52 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800fa9c:	687b      	ldr	r3, [r7, #4]
 800fa9e:	2201      	movs	r2, #1
 800faa0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800faa4:	687b      	ldr	r3, [r7, #4]
 800faa6:	2202      	movs	r2, #2
 800faa8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800faac:	687b      	ldr	r3, [r7, #4]
 800faae:	681b      	ldr	r3, [r3, #0]
 800fab0:	685b      	ldr	r3, [r3, #4]
 800fab2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800fab4:	687b      	ldr	r3, [r7, #4]
 800fab6:	681b      	ldr	r3, [r3, #0]
 800fab8:	689b      	ldr	r3, [r3, #8]
 800faba:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800fabc:	68fb      	ldr	r3, [r7, #12]
 800fabe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800fac2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800fac4:	683b      	ldr	r3, [r7, #0]
 800fac6:	681b      	ldr	r3, [r3, #0]
 800fac8:	68fa      	ldr	r2, [r7, #12]
 800faca:	4313      	orrs	r3, r2
 800facc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800face:	687b      	ldr	r3, [r7, #4]
 800fad0:	681b      	ldr	r3, [r3, #0]
 800fad2:	68fa      	ldr	r2, [r7, #12]
 800fad4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800fad6:	687b      	ldr	r3, [r7, #4]
 800fad8:	681b      	ldr	r3, [r3, #0]
 800fada:	4a21      	ldr	r2, [pc, #132]	; (800fb60 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800fadc:	4293      	cmp	r3, r2
 800fade:	d022      	beq.n	800fb26 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800fae0:	687b      	ldr	r3, [r7, #4]
 800fae2:	681b      	ldr	r3, [r3, #0]
 800fae4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800fae8:	d01d      	beq.n	800fb26 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800faea:	687b      	ldr	r3, [r7, #4]
 800faec:	681b      	ldr	r3, [r3, #0]
 800faee:	4a1d      	ldr	r2, [pc, #116]	; (800fb64 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800faf0:	4293      	cmp	r3, r2
 800faf2:	d018      	beq.n	800fb26 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800faf4:	687b      	ldr	r3, [r7, #4]
 800faf6:	681b      	ldr	r3, [r3, #0]
 800faf8:	4a1b      	ldr	r2, [pc, #108]	; (800fb68 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800fafa:	4293      	cmp	r3, r2
 800fafc:	d013      	beq.n	800fb26 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800fafe:	687b      	ldr	r3, [r7, #4]
 800fb00:	681b      	ldr	r3, [r3, #0]
 800fb02:	4a1a      	ldr	r2, [pc, #104]	; (800fb6c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800fb04:	4293      	cmp	r3, r2
 800fb06:	d00e      	beq.n	800fb26 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800fb08:	687b      	ldr	r3, [r7, #4]
 800fb0a:	681b      	ldr	r3, [r3, #0]
 800fb0c:	4a18      	ldr	r2, [pc, #96]	; (800fb70 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800fb0e:	4293      	cmp	r3, r2
 800fb10:	d009      	beq.n	800fb26 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800fb12:	687b      	ldr	r3, [r7, #4]
 800fb14:	681b      	ldr	r3, [r3, #0]
 800fb16:	4a17      	ldr	r2, [pc, #92]	; (800fb74 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800fb18:	4293      	cmp	r3, r2
 800fb1a:	d004      	beq.n	800fb26 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800fb1c:	687b      	ldr	r3, [r7, #4]
 800fb1e:	681b      	ldr	r3, [r3, #0]
 800fb20:	4a15      	ldr	r2, [pc, #84]	; (800fb78 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800fb22:	4293      	cmp	r3, r2
 800fb24:	d10c      	bne.n	800fb40 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800fb26:	68bb      	ldr	r3, [r7, #8]
 800fb28:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800fb2c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800fb2e:	683b      	ldr	r3, [r7, #0]
 800fb30:	685b      	ldr	r3, [r3, #4]
 800fb32:	68ba      	ldr	r2, [r7, #8]
 800fb34:	4313      	orrs	r3, r2
 800fb36:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800fb38:	687b      	ldr	r3, [r7, #4]
 800fb3a:	681b      	ldr	r3, [r3, #0]
 800fb3c:	68ba      	ldr	r2, [r7, #8]
 800fb3e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800fb40:	687b      	ldr	r3, [r7, #4]
 800fb42:	2201      	movs	r2, #1
 800fb44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800fb48:	687b      	ldr	r3, [r7, #4]
 800fb4a:	2200      	movs	r2, #0
 800fb4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800fb50:	2300      	movs	r3, #0
}
 800fb52:	4618      	mov	r0, r3
 800fb54:	3714      	adds	r7, #20
 800fb56:	46bd      	mov	sp, r7
 800fb58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb5c:	4770      	bx	lr
 800fb5e:	bf00      	nop
 800fb60:	40010000 	.word	0x40010000
 800fb64:	40000400 	.word	0x40000400
 800fb68:	40000800 	.word	0x40000800
 800fb6c:	40000c00 	.word	0x40000c00
 800fb70:	40010400 	.word	0x40010400
 800fb74:	40014000 	.word	0x40014000
 800fb78:	40001800 	.word	0x40001800

0800fb7c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800fb7c:	b480      	push	{r7}
 800fb7e:	b085      	sub	sp, #20
 800fb80:	af00      	add	r7, sp, #0
 800fb82:	6078      	str	r0, [r7, #4]
 800fb84:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800fb86:	2300      	movs	r3, #0
 800fb88:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800fb8a:	687b      	ldr	r3, [r7, #4]
 800fb8c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800fb90:	2b01      	cmp	r3, #1
 800fb92:	d101      	bne.n	800fb98 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800fb94:	2302      	movs	r3, #2
 800fb96:	e03d      	b.n	800fc14 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800fb98:	687b      	ldr	r3, [r7, #4]
 800fb9a:	2201      	movs	r2, #1
 800fb9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800fba0:	68fb      	ldr	r3, [r7, #12]
 800fba2:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800fba6:	683b      	ldr	r3, [r7, #0]
 800fba8:	68db      	ldr	r3, [r3, #12]
 800fbaa:	4313      	orrs	r3, r2
 800fbac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800fbae:	68fb      	ldr	r3, [r7, #12]
 800fbb0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800fbb4:	683b      	ldr	r3, [r7, #0]
 800fbb6:	689b      	ldr	r3, [r3, #8]
 800fbb8:	4313      	orrs	r3, r2
 800fbba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800fbbc:	68fb      	ldr	r3, [r7, #12]
 800fbbe:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800fbc2:	683b      	ldr	r3, [r7, #0]
 800fbc4:	685b      	ldr	r3, [r3, #4]
 800fbc6:	4313      	orrs	r3, r2
 800fbc8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800fbca:	68fb      	ldr	r3, [r7, #12]
 800fbcc:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800fbd0:	683b      	ldr	r3, [r7, #0]
 800fbd2:	681b      	ldr	r3, [r3, #0]
 800fbd4:	4313      	orrs	r3, r2
 800fbd6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800fbd8:	68fb      	ldr	r3, [r7, #12]
 800fbda:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800fbde:	683b      	ldr	r3, [r7, #0]
 800fbe0:	691b      	ldr	r3, [r3, #16]
 800fbe2:	4313      	orrs	r3, r2
 800fbe4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800fbe6:	68fb      	ldr	r3, [r7, #12]
 800fbe8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800fbec:	683b      	ldr	r3, [r7, #0]
 800fbee:	695b      	ldr	r3, [r3, #20]
 800fbf0:	4313      	orrs	r3, r2
 800fbf2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800fbf4:	68fb      	ldr	r3, [r7, #12]
 800fbf6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800fbfa:	683b      	ldr	r3, [r7, #0]
 800fbfc:	69db      	ldr	r3, [r3, #28]
 800fbfe:	4313      	orrs	r3, r2
 800fc00:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800fc02:	687b      	ldr	r3, [r7, #4]
 800fc04:	681b      	ldr	r3, [r3, #0]
 800fc06:	68fa      	ldr	r2, [r7, #12]
 800fc08:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800fc0a:	687b      	ldr	r3, [r7, #4]
 800fc0c:	2200      	movs	r2, #0
 800fc0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800fc12:	2300      	movs	r3, #0
}
 800fc14:	4618      	mov	r0, r3
 800fc16:	3714      	adds	r7, #20
 800fc18:	46bd      	mov	sp, r7
 800fc1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc1e:	4770      	bx	lr

0800fc20 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800fc20:	b480      	push	{r7}
 800fc22:	b083      	sub	sp, #12
 800fc24:	af00      	add	r7, sp, #0
 800fc26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800fc28:	bf00      	nop
 800fc2a:	370c      	adds	r7, #12
 800fc2c:	46bd      	mov	sp, r7
 800fc2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc32:	4770      	bx	lr

0800fc34 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800fc34:	b480      	push	{r7}
 800fc36:	b083      	sub	sp, #12
 800fc38:	af00      	add	r7, sp, #0
 800fc3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800fc3c:	bf00      	nop
 800fc3e:	370c      	adds	r7, #12
 800fc40:	46bd      	mov	sp, r7
 800fc42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc46:	4770      	bx	lr

0800fc48 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800fc48:	b580      	push	{r7, lr}
 800fc4a:	b082      	sub	sp, #8
 800fc4c:	af00      	add	r7, sp, #0
 800fc4e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800fc50:	687b      	ldr	r3, [r7, #4]
 800fc52:	2b00      	cmp	r3, #0
 800fc54:	d101      	bne.n	800fc5a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800fc56:	2301      	movs	r3, #1
 800fc58:	e03f      	b.n	800fcda <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800fc5a:	687b      	ldr	r3, [r7, #4]
 800fc5c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800fc60:	b2db      	uxtb	r3, r3
 800fc62:	2b00      	cmp	r3, #0
 800fc64:	d106      	bne.n	800fc74 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800fc66:	687b      	ldr	r3, [r7, #4]
 800fc68:	2200      	movs	r2, #0
 800fc6a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800fc6e:	6878      	ldr	r0, [r7, #4]
 800fc70:	f7f7 fe5e 	bl	8007930 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800fc74:	687b      	ldr	r3, [r7, #4]
 800fc76:	2224      	movs	r2, #36	; 0x24
 800fc78:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800fc7c:	687b      	ldr	r3, [r7, #4]
 800fc7e:	681b      	ldr	r3, [r3, #0]
 800fc80:	68da      	ldr	r2, [r3, #12]
 800fc82:	687b      	ldr	r3, [r7, #4]
 800fc84:	681b      	ldr	r3, [r3, #0]
 800fc86:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800fc8a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800fc8c:	6878      	ldr	r0, [r7, #4]
 800fc8e:	f000 f829 	bl	800fce4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800fc92:	687b      	ldr	r3, [r7, #4]
 800fc94:	681b      	ldr	r3, [r3, #0]
 800fc96:	691a      	ldr	r2, [r3, #16]
 800fc98:	687b      	ldr	r3, [r7, #4]
 800fc9a:	681b      	ldr	r3, [r3, #0]
 800fc9c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800fca0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800fca2:	687b      	ldr	r3, [r7, #4]
 800fca4:	681b      	ldr	r3, [r3, #0]
 800fca6:	695a      	ldr	r2, [r3, #20]
 800fca8:	687b      	ldr	r3, [r7, #4]
 800fcaa:	681b      	ldr	r3, [r3, #0]
 800fcac:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800fcb0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800fcb2:	687b      	ldr	r3, [r7, #4]
 800fcb4:	681b      	ldr	r3, [r3, #0]
 800fcb6:	68da      	ldr	r2, [r3, #12]
 800fcb8:	687b      	ldr	r3, [r7, #4]
 800fcba:	681b      	ldr	r3, [r3, #0]
 800fcbc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800fcc0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fcc2:	687b      	ldr	r3, [r7, #4]
 800fcc4:	2200      	movs	r2, #0
 800fcc6:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800fcc8:	687b      	ldr	r3, [r7, #4]
 800fcca:	2220      	movs	r2, #32
 800fccc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800fcd0:	687b      	ldr	r3, [r7, #4]
 800fcd2:	2220      	movs	r2, #32
 800fcd4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800fcd8:	2300      	movs	r3, #0
}
 800fcda:	4618      	mov	r0, r3
 800fcdc:	3708      	adds	r7, #8
 800fcde:	46bd      	mov	sp, r7
 800fce0:	bd80      	pop	{r7, pc}
	...

0800fce4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800fce4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fce8:	b085      	sub	sp, #20
 800fcea:	af00      	add	r7, sp, #0
 800fcec:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800fcee:	687b      	ldr	r3, [r7, #4]
 800fcf0:	681b      	ldr	r3, [r3, #0]
 800fcf2:	691b      	ldr	r3, [r3, #16]
 800fcf4:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800fcf8:	687b      	ldr	r3, [r7, #4]
 800fcfa:	68da      	ldr	r2, [r3, #12]
 800fcfc:	687b      	ldr	r3, [r7, #4]
 800fcfe:	681b      	ldr	r3, [r3, #0]
 800fd00:	430a      	orrs	r2, r1
 800fd02:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800fd04:	687b      	ldr	r3, [r7, #4]
 800fd06:	689a      	ldr	r2, [r3, #8]
 800fd08:	687b      	ldr	r3, [r7, #4]
 800fd0a:	691b      	ldr	r3, [r3, #16]
 800fd0c:	431a      	orrs	r2, r3
 800fd0e:	687b      	ldr	r3, [r7, #4]
 800fd10:	695b      	ldr	r3, [r3, #20]
 800fd12:	431a      	orrs	r2, r3
 800fd14:	687b      	ldr	r3, [r7, #4]
 800fd16:	69db      	ldr	r3, [r3, #28]
 800fd18:	4313      	orrs	r3, r2
 800fd1a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800fd1c:	687b      	ldr	r3, [r7, #4]
 800fd1e:	681b      	ldr	r3, [r3, #0]
 800fd20:	68db      	ldr	r3, [r3, #12]
 800fd22:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800fd26:	f023 030c 	bic.w	r3, r3, #12
 800fd2a:	687a      	ldr	r2, [r7, #4]
 800fd2c:	6812      	ldr	r2, [r2, #0]
 800fd2e:	68f9      	ldr	r1, [r7, #12]
 800fd30:	430b      	orrs	r3, r1
 800fd32:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800fd34:	687b      	ldr	r3, [r7, #4]
 800fd36:	681b      	ldr	r3, [r3, #0]
 800fd38:	695b      	ldr	r3, [r3, #20]
 800fd3a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800fd3e:	687b      	ldr	r3, [r7, #4]
 800fd40:	699a      	ldr	r2, [r3, #24]
 800fd42:	687b      	ldr	r3, [r7, #4]
 800fd44:	681b      	ldr	r3, [r3, #0]
 800fd46:	430a      	orrs	r2, r1
 800fd48:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800fd4a:	687b      	ldr	r3, [r7, #4]
 800fd4c:	69db      	ldr	r3, [r3, #28]
 800fd4e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800fd52:	f040 818b 	bne.w	801006c <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800fd56:	687b      	ldr	r3, [r7, #4]
 800fd58:	681b      	ldr	r3, [r3, #0]
 800fd5a:	4ac1      	ldr	r2, [pc, #772]	; (8010060 <UART_SetConfig+0x37c>)
 800fd5c:	4293      	cmp	r3, r2
 800fd5e:	d005      	beq.n	800fd6c <UART_SetConfig+0x88>
 800fd60:	687b      	ldr	r3, [r7, #4]
 800fd62:	681b      	ldr	r3, [r3, #0]
 800fd64:	4abf      	ldr	r2, [pc, #764]	; (8010064 <UART_SetConfig+0x380>)
 800fd66:	4293      	cmp	r3, r2
 800fd68:	f040 80bd 	bne.w	800fee6 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800fd6c:	f7fc fbcc 	bl	800c508 <HAL_RCC_GetPCLK2Freq>
 800fd70:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800fd72:	68bb      	ldr	r3, [r7, #8]
 800fd74:	461d      	mov	r5, r3
 800fd76:	f04f 0600 	mov.w	r6, #0
 800fd7a:	46a8      	mov	r8, r5
 800fd7c:	46b1      	mov	r9, r6
 800fd7e:	eb18 0308 	adds.w	r3, r8, r8
 800fd82:	eb49 0409 	adc.w	r4, r9, r9
 800fd86:	4698      	mov	r8, r3
 800fd88:	46a1      	mov	r9, r4
 800fd8a:	eb18 0805 	adds.w	r8, r8, r5
 800fd8e:	eb49 0906 	adc.w	r9, r9, r6
 800fd92:	f04f 0100 	mov.w	r1, #0
 800fd96:	f04f 0200 	mov.w	r2, #0
 800fd9a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800fd9e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800fda2:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800fda6:	4688      	mov	r8, r1
 800fda8:	4691      	mov	r9, r2
 800fdaa:	eb18 0005 	adds.w	r0, r8, r5
 800fdae:	eb49 0106 	adc.w	r1, r9, r6
 800fdb2:	687b      	ldr	r3, [r7, #4]
 800fdb4:	685b      	ldr	r3, [r3, #4]
 800fdb6:	461d      	mov	r5, r3
 800fdb8:	f04f 0600 	mov.w	r6, #0
 800fdbc:	196b      	adds	r3, r5, r5
 800fdbe:	eb46 0406 	adc.w	r4, r6, r6
 800fdc2:	461a      	mov	r2, r3
 800fdc4:	4623      	mov	r3, r4
 800fdc6:	f7f0 ff77 	bl	8000cb8 <__aeabi_uldivmod>
 800fdca:	4603      	mov	r3, r0
 800fdcc:	460c      	mov	r4, r1
 800fdce:	461a      	mov	r2, r3
 800fdd0:	4ba5      	ldr	r3, [pc, #660]	; (8010068 <UART_SetConfig+0x384>)
 800fdd2:	fba3 2302 	umull	r2, r3, r3, r2
 800fdd6:	095b      	lsrs	r3, r3, #5
 800fdd8:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800fddc:	68bb      	ldr	r3, [r7, #8]
 800fdde:	461d      	mov	r5, r3
 800fde0:	f04f 0600 	mov.w	r6, #0
 800fde4:	46a9      	mov	r9, r5
 800fde6:	46b2      	mov	sl, r6
 800fde8:	eb19 0309 	adds.w	r3, r9, r9
 800fdec:	eb4a 040a 	adc.w	r4, sl, sl
 800fdf0:	4699      	mov	r9, r3
 800fdf2:	46a2      	mov	sl, r4
 800fdf4:	eb19 0905 	adds.w	r9, r9, r5
 800fdf8:	eb4a 0a06 	adc.w	sl, sl, r6
 800fdfc:	f04f 0100 	mov.w	r1, #0
 800fe00:	f04f 0200 	mov.w	r2, #0
 800fe04:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800fe08:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800fe0c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800fe10:	4689      	mov	r9, r1
 800fe12:	4692      	mov	sl, r2
 800fe14:	eb19 0005 	adds.w	r0, r9, r5
 800fe18:	eb4a 0106 	adc.w	r1, sl, r6
 800fe1c:	687b      	ldr	r3, [r7, #4]
 800fe1e:	685b      	ldr	r3, [r3, #4]
 800fe20:	461d      	mov	r5, r3
 800fe22:	f04f 0600 	mov.w	r6, #0
 800fe26:	196b      	adds	r3, r5, r5
 800fe28:	eb46 0406 	adc.w	r4, r6, r6
 800fe2c:	461a      	mov	r2, r3
 800fe2e:	4623      	mov	r3, r4
 800fe30:	f7f0 ff42 	bl	8000cb8 <__aeabi_uldivmod>
 800fe34:	4603      	mov	r3, r0
 800fe36:	460c      	mov	r4, r1
 800fe38:	461a      	mov	r2, r3
 800fe3a:	4b8b      	ldr	r3, [pc, #556]	; (8010068 <UART_SetConfig+0x384>)
 800fe3c:	fba3 1302 	umull	r1, r3, r3, r2
 800fe40:	095b      	lsrs	r3, r3, #5
 800fe42:	2164      	movs	r1, #100	; 0x64
 800fe44:	fb01 f303 	mul.w	r3, r1, r3
 800fe48:	1ad3      	subs	r3, r2, r3
 800fe4a:	00db      	lsls	r3, r3, #3
 800fe4c:	3332      	adds	r3, #50	; 0x32
 800fe4e:	4a86      	ldr	r2, [pc, #536]	; (8010068 <UART_SetConfig+0x384>)
 800fe50:	fba2 2303 	umull	r2, r3, r2, r3
 800fe54:	095b      	lsrs	r3, r3, #5
 800fe56:	005b      	lsls	r3, r3, #1
 800fe58:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800fe5c:	4498      	add	r8, r3
 800fe5e:	68bb      	ldr	r3, [r7, #8]
 800fe60:	461d      	mov	r5, r3
 800fe62:	f04f 0600 	mov.w	r6, #0
 800fe66:	46a9      	mov	r9, r5
 800fe68:	46b2      	mov	sl, r6
 800fe6a:	eb19 0309 	adds.w	r3, r9, r9
 800fe6e:	eb4a 040a 	adc.w	r4, sl, sl
 800fe72:	4699      	mov	r9, r3
 800fe74:	46a2      	mov	sl, r4
 800fe76:	eb19 0905 	adds.w	r9, r9, r5
 800fe7a:	eb4a 0a06 	adc.w	sl, sl, r6
 800fe7e:	f04f 0100 	mov.w	r1, #0
 800fe82:	f04f 0200 	mov.w	r2, #0
 800fe86:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800fe8a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800fe8e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800fe92:	4689      	mov	r9, r1
 800fe94:	4692      	mov	sl, r2
 800fe96:	eb19 0005 	adds.w	r0, r9, r5
 800fe9a:	eb4a 0106 	adc.w	r1, sl, r6
 800fe9e:	687b      	ldr	r3, [r7, #4]
 800fea0:	685b      	ldr	r3, [r3, #4]
 800fea2:	461d      	mov	r5, r3
 800fea4:	f04f 0600 	mov.w	r6, #0
 800fea8:	196b      	adds	r3, r5, r5
 800feaa:	eb46 0406 	adc.w	r4, r6, r6
 800feae:	461a      	mov	r2, r3
 800feb0:	4623      	mov	r3, r4
 800feb2:	f7f0 ff01 	bl	8000cb8 <__aeabi_uldivmod>
 800feb6:	4603      	mov	r3, r0
 800feb8:	460c      	mov	r4, r1
 800feba:	461a      	mov	r2, r3
 800febc:	4b6a      	ldr	r3, [pc, #424]	; (8010068 <UART_SetConfig+0x384>)
 800febe:	fba3 1302 	umull	r1, r3, r3, r2
 800fec2:	095b      	lsrs	r3, r3, #5
 800fec4:	2164      	movs	r1, #100	; 0x64
 800fec6:	fb01 f303 	mul.w	r3, r1, r3
 800feca:	1ad3      	subs	r3, r2, r3
 800fecc:	00db      	lsls	r3, r3, #3
 800fece:	3332      	adds	r3, #50	; 0x32
 800fed0:	4a65      	ldr	r2, [pc, #404]	; (8010068 <UART_SetConfig+0x384>)
 800fed2:	fba2 2303 	umull	r2, r3, r2, r3
 800fed6:	095b      	lsrs	r3, r3, #5
 800fed8:	f003 0207 	and.w	r2, r3, #7
 800fedc:	687b      	ldr	r3, [r7, #4]
 800fede:	681b      	ldr	r3, [r3, #0]
 800fee0:	4442      	add	r2, r8
 800fee2:	609a      	str	r2, [r3, #8]
 800fee4:	e26f      	b.n	80103c6 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800fee6:	f7fc fafb 	bl	800c4e0 <HAL_RCC_GetPCLK1Freq>
 800feea:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800feec:	68bb      	ldr	r3, [r7, #8]
 800feee:	461d      	mov	r5, r3
 800fef0:	f04f 0600 	mov.w	r6, #0
 800fef4:	46a8      	mov	r8, r5
 800fef6:	46b1      	mov	r9, r6
 800fef8:	eb18 0308 	adds.w	r3, r8, r8
 800fefc:	eb49 0409 	adc.w	r4, r9, r9
 800ff00:	4698      	mov	r8, r3
 800ff02:	46a1      	mov	r9, r4
 800ff04:	eb18 0805 	adds.w	r8, r8, r5
 800ff08:	eb49 0906 	adc.w	r9, r9, r6
 800ff0c:	f04f 0100 	mov.w	r1, #0
 800ff10:	f04f 0200 	mov.w	r2, #0
 800ff14:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800ff18:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800ff1c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800ff20:	4688      	mov	r8, r1
 800ff22:	4691      	mov	r9, r2
 800ff24:	eb18 0005 	adds.w	r0, r8, r5
 800ff28:	eb49 0106 	adc.w	r1, r9, r6
 800ff2c:	687b      	ldr	r3, [r7, #4]
 800ff2e:	685b      	ldr	r3, [r3, #4]
 800ff30:	461d      	mov	r5, r3
 800ff32:	f04f 0600 	mov.w	r6, #0
 800ff36:	196b      	adds	r3, r5, r5
 800ff38:	eb46 0406 	adc.w	r4, r6, r6
 800ff3c:	461a      	mov	r2, r3
 800ff3e:	4623      	mov	r3, r4
 800ff40:	f7f0 feba 	bl	8000cb8 <__aeabi_uldivmod>
 800ff44:	4603      	mov	r3, r0
 800ff46:	460c      	mov	r4, r1
 800ff48:	461a      	mov	r2, r3
 800ff4a:	4b47      	ldr	r3, [pc, #284]	; (8010068 <UART_SetConfig+0x384>)
 800ff4c:	fba3 2302 	umull	r2, r3, r3, r2
 800ff50:	095b      	lsrs	r3, r3, #5
 800ff52:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800ff56:	68bb      	ldr	r3, [r7, #8]
 800ff58:	461d      	mov	r5, r3
 800ff5a:	f04f 0600 	mov.w	r6, #0
 800ff5e:	46a9      	mov	r9, r5
 800ff60:	46b2      	mov	sl, r6
 800ff62:	eb19 0309 	adds.w	r3, r9, r9
 800ff66:	eb4a 040a 	adc.w	r4, sl, sl
 800ff6a:	4699      	mov	r9, r3
 800ff6c:	46a2      	mov	sl, r4
 800ff6e:	eb19 0905 	adds.w	r9, r9, r5
 800ff72:	eb4a 0a06 	adc.w	sl, sl, r6
 800ff76:	f04f 0100 	mov.w	r1, #0
 800ff7a:	f04f 0200 	mov.w	r2, #0
 800ff7e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800ff82:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800ff86:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800ff8a:	4689      	mov	r9, r1
 800ff8c:	4692      	mov	sl, r2
 800ff8e:	eb19 0005 	adds.w	r0, r9, r5
 800ff92:	eb4a 0106 	adc.w	r1, sl, r6
 800ff96:	687b      	ldr	r3, [r7, #4]
 800ff98:	685b      	ldr	r3, [r3, #4]
 800ff9a:	461d      	mov	r5, r3
 800ff9c:	f04f 0600 	mov.w	r6, #0
 800ffa0:	196b      	adds	r3, r5, r5
 800ffa2:	eb46 0406 	adc.w	r4, r6, r6
 800ffa6:	461a      	mov	r2, r3
 800ffa8:	4623      	mov	r3, r4
 800ffaa:	f7f0 fe85 	bl	8000cb8 <__aeabi_uldivmod>
 800ffae:	4603      	mov	r3, r0
 800ffb0:	460c      	mov	r4, r1
 800ffb2:	461a      	mov	r2, r3
 800ffb4:	4b2c      	ldr	r3, [pc, #176]	; (8010068 <UART_SetConfig+0x384>)
 800ffb6:	fba3 1302 	umull	r1, r3, r3, r2
 800ffba:	095b      	lsrs	r3, r3, #5
 800ffbc:	2164      	movs	r1, #100	; 0x64
 800ffbe:	fb01 f303 	mul.w	r3, r1, r3
 800ffc2:	1ad3      	subs	r3, r2, r3
 800ffc4:	00db      	lsls	r3, r3, #3
 800ffc6:	3332      	adds	r3, #50	; 0x32
 800ffc8:	4a27      	ldr	r2, [pc, #156]	; (8010068 <UART_SetConfig+0x384>)
 800ffca:	fba2 2303 	umull	r2, r3, r2, r3
 800ffce:	095b      	lsrs	r3, r3, #5
 800ffd0:	005b      	lsls	r3, r3, #1
 800ffd2:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800ffd6:	4498      	add	r8, r3
 800ffd8:	68bb      	ldr	r3, [r7, #8]
 800ffda:	461d      	mov	r5, r3
 800ffdc:	f04f 0600 	mov.w	r6, #0
 800ffe0:	46a9      	mov	r9, r5
 800ffe2:	46b2      	mov	sl, r6
 800ffe4:	eb19 0309 	adds.w	r3, r9, r9
 800ffe8:	eb4a 040a 	adc.w	r4, sl, sl
 800ffec:	4699      	mov	r9, r3
 800ffee:	46a2      	mov	sl, r4
 800fff0:	eb19 0905 	adds.w	r9, r9, r5
 800fff4:	eb4a 0a06 	adc.w	sl, sl, r6
 800fff8:	f04f 0100 	mov.w	r1, #0
 800fffc:	f04f 0200 	mov.w	r2, #0
 8010000:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8010004:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8010008:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 801000c:	4689      	mov	r9, r1
 801000e:	4692      	mov	sl, r2
 8010010:	eb19 0005 	adds.w	r0, r9, r5
 8010014:	eb4a 0106 	adc.w	r1, sl, r6
 8010018:	687b      	ldr	r3, [r7, #4]
 801001a:	685b      	ldr	r3, [r3, #4]
 801001c:	461d      	mov	r5, r3
 801001e:	f04f 0600 	mov.w	r6, #0
 8010022:	196b      	adds	r3, r5, r5
 8010024:	eb46 0406 	adc.w	r4, r6, r6
 8010028:	461a      	mov	r2, r3
 801002a:	4623      	mov	r3, r4
 801002c:	f7f0 fe44 	bl	8000cb8 <__aeabi_uldivmod>
 8010030:	4603      	mov	r3, r0
 8010032:	460c      	mov	r4, r1
 8010034:	461a      	mov	r2, r3
 8010036:	4b0c      	ldr	r3, [pc, #48]	; (8010068 <UART_SetConfig+0x384>)
 8010038:	fba3 1302 	umull	r1, r3, r3, r2
 801003c:	095b      	lsrs	r3, r3, #5
 801003e:	2164      	movs	r1, #100	; 0x64
 8010040:	fb01 f303 	mul.w	r3, r1, r3
 8010044:	1ad3      	subs	r3, r2, r3
 8010046:	00db      	lsls	r3, r3, #3
 8010048:	3332      	adds	r3, #50	; 0x32
 801004a:	4a07      	ldr	r2, [pc, #28]	; (8010068 <UART_SetConfig+0x384>)
 801004c:	fba2 2303 	umull	r2, r3, r2, r3
 8010050:	095b      	lsrs	r3, r3, #5
 8010052:	f003 0207 	and.w	r2, r3, #7
 8010056:	687b      	ldr	r3, [r7, #4]
 8010058:	681b      	ldr	r3, [r3, #0]
 801005a:	4442      	add	r2, r8
 801005c:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 801005e:	e1b2      	b.n	80103c6 <UART_SetConfig+0x6e2>
 8010060:	40011000 	.word	0x40011000
 8010064:	40011400 	.word	0x40011400
 8010068:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 801006c:	687b      	ldr	r3, [r7, #4]
 801006e:	681b      	ldr	r3, [r3, #0]
 8010070:	4ad7      	ldr	r2, [pc, #860]	; (80103d0 <UART_SetConfig+0x6ec>)
 8010072:	4293      	cmp	r3, r2
 8010074:	d005      	beq.n	8010082 <UART_SetConfig+0x39e>
 8010076:	687b      	ldr	r3, [r7, #4]
 8010078:	681b      	ldr	r3, [r3, #0]
 801007a:	4ad6      	ldr	r2, [pc, #856]	; (80103d4 <UART_SetConfig+0x6f0>)
 801007c:	4293      	cmp	r3, r2
 801007e:	f040 80d1 	bne.w	8010224 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8010082:	f7fc fa41 	bl	800c508 <HAL_RCC_GetPCLK2Freq>
 8010086:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8010088:	68bb      	ldr	r3, [r7, #8]
 801008a:	469a      	mov	sl, r3
 801008c:	f04f 0b00 	mov.w	fp, #0
 8010090:	46d0      	mov	r8, sl
 8010092:	46d9      	mov	r9, fp
 8010094:	eb18 0308 	adds.w	r3, r8, r8
 8010098:	eb49 0409 	adc.w	r4, r9, r9
 801009c:	4698      	mov	r8, r3
 801009e:	46a1      	mov	r9, r4
 80100a0:	eb18 080a 	adds.w	r8, r8, sl
 80100a4:	eb49 090b 	adc.w	r9, r9, fp
 80100a8:	f04f 0100 	mov.w	r1, #0
 80100ac:	f04f 0200 	mov.w	r2, #0
 80100b0:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80100b4:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80100b8:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80100bc:	4688      	mov	r8, r1
 80100be:	4691      	mov	r9, r2
 80100c0:	eb1a 0508 	adds.w	r5, sl, r8
 80100c4:	eb4b 0609 	adc.w	r6, fp, r9
 80100c8:	687b      	ldr	r3, [r7, #4]
 80100ca:	685b      	ldr	r3, [r3, #4]
 80100cc:	4619      	mov	r1, r3
 80100ce:	f04f 0200 	mov.w	r2, #0
 80100d2:	f04f 0300 	mov.w	r3, #0
 80100d6:	f04f 0400 	mov.w	r4, #0
 80100da:	0094      	lsls	r4, r2, #2
 80100dc:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80100e0:	008b      	lsls	r3, r1, #2
 80100e2:	461a      	mov	r2, r3
 80100e4:	4623      	mov	r3, r4
 80100e6:	4628      	mov	r0, r5
 80100e8:	4631      	mov	r1, r6
 80100ea:	f7f0 fde5 	bl	8000cb8 <__aeabi_uldivmod>
 80100ee:	4603      	mov	r3, r0
 80100f0:	460c      	mov	r4, r1
 80100f2:	461a      	mov	r2, r3
 80100f4:	4bb8      	ldr	r3, [pc, #736]	; (80103d8 <UART_SetConfig+0x6f4>)
 80100f6:	fba3 2302 	umull	r2, r3, r3, r2
 80100fa:	095b      	lsrs	r3, r3, #5
 80100fc:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8010100:	68bb      	ldr	r3, [r7, #8]
 8010102:	469b      	mov	fp, r3
 8010104:	f04f 0c00 	mov.w	ip, #0
 8010108:	46d9      	mov	r9, fp
 801010a:	46e2      	mov	sl, ip
 801010c:	eb19 0309 	adds.w	r3, r9, r9
 8010110:	eb4a 040a 	adc.w	r4, sl, sl
 8010114:	4699      	mov	r9, r3
 8010116:	46a2      	mov	sl, r4
 8010118:	eb19 090b 	adds.w	r9, r9, fp
 801011c:	eb4a 0a0c 	adc.w	sl, sl, ip
 8010120:	f04f 0100 	mov.w	r1, #0
 8010124:	f04f 0200 	mov.w	r2, #0
 8010128:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 801012c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8010130:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8010134:	4689      	mov	r9, r1
 8010136:	4692      	mov	sl, r2
 8010138:	eb1b 0509 	adds.w	r5, fp, r9
 801013c:	eb4c 060a 	adc.w	r6, ip, sl
 8010140:	687b      	ldr	r3, [r7, #4]
 8010142:	685b      	ldr	r3, [r3, #4]
 8010144:	4619      	mov	r1, r3
 8010146:	f04f 0200 	mov.w	r2, #0
 801014a:	f04f 0300 	mov.w	r3, #0
 801014e:	f04f 0400 	mov.w	r4, #0
 8010152:	0094      	lsls	r4, r2, #2
 8010154:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8010158:	008b      	lsls	r3, r1, #2
 801015a:	461a      	mov	r2, r3
 801015c:	4623      	mov	r3, r4
 801015e:	4628      	mov	r0, r5
 8010160:	4631      	mov	r1, r6
 8010162:	f7f0 fda9 	bl	8000cb8 <__aeabi_uldivmod>
 8010166:	4603      	mov	r3, r0
 8010168:	460c      	mov	r4, r1
 801016a:	461a      	mov	r2, r3
 801016c:	4b9a      	ldr	r3, [pc, #616]	; (80103d8 <UART_SetConfig+0x6f4>)
 801016e:	fba3 1302 	umull	r1, r3, r3, r2
 8010172:	095b      	lsrs	r3, r3, #5
 8010174:	2164      	movs	r1, #100	; 0x64
 8010176:	fb01 f303 	mul.w	r3, r1, r3
 801017a:	1ad3      	subs	r3, r2, r3
 801017c:	011b      	lsls	r3, r3, #4
 801017e:	3332      	adds	r3, #50	; 0x32
 8010180:	4a95      	ldr	r2, [pc, #596]	; (80103d8 <UART_SetConfig+0x6f4>)
 8010182:	fba2 2303 	umull	r2, r3, r2, r3
 8010186:	095b      	lsrs	r3, r3, #5
 8010188:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801018c:	4498      	add	r8, r3
 801018e:	68bb      	ldr	r3, [r7, #8]
 8010190:	469b      	mov	fp, r3
 8010192:	f04f 0c00 	mov.w	ip, #0
 8010196:	46d9      	mov	r9, fp
 8010198:	46e2      	mov	sl, ip
 801019a:	eb19 0309 	adds.w	r3, r9, r9
 801019e:	eb4a 040a 	adc.w	r4, sl, sl
 80101a2:	4699      	mov	r9, r3
 80101a4:	46a2      	mov	sl, r4
 80101a6:	eb19 090b 	adds.w	r9, r9, fp
 80101aa:	eb4a 0a0c 	adc.w	sl, sl, ip
 80101ae:	f04f 0100 	mov.w	r1, #0
 80101b2:	f04f 0200 	mov.w	r2, #0
 80101b6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80101ba:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80101be:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80101c2:	4689      	mov	r9, r1
 80101c4:	4692      	mov	sl, r2
 80101c6:	eb1b 0509 	adds.w	r5, fp, r9
 80101ca:	eb4c 060a 	adc.w	r6, ip, sl
 80101ce:	687b      	ldr	r3, [r7, #4]
 80101d0:	685b      	ldr	r3, [r3, #4]
 80101d2:	4619      	mov	r1, r3
 80101d4:	f04f 0200 	mov.w	r2, #0
 80101d8:	f04f 0300 	mov.w	r3, #0
 80101dc:	f04f 0400 	mov.w	r4, #0
 80101e0:	0094      	lsls	r4, r2, #2
 80101e2:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80101e6:	008b      	lsls	r3, r1, #2
 80101e8:	461a      	mov	r2, r3
 80101ea:	4623      	mov	r3, r4
 80101ec:	4628      	mov	r0, r5
 80101ee:	4631      	mov	r1, r6
 80101f0:	f7f0 fd62 	bl	8000cb8 <__aeabi_uldivmod>
 80101f4:	4603      	mov	r3, r0
 80101f6:	460c      	mov	r4, r1
 80101f8:	461a      	mov	r2, r3
 80101fa:	4b77      	ldr	r3, [pc, #476]	; (80103d8 <UART_SetConfig+0x6f4>)
 80101fc:	fba3 1302 	umull	r1, r3, r3, r2
 8010200:	095b      	lsrs	r3, r3, #5
 8010202:	2164      	movs	r1, #100	; 0x64
 8010204:	fb01 f303 	mul.w	r3, r1, r3
 8010208:	1ad3      	subs	r3, r2, r3
 801020a:	011b      	lsls	r3, r3, #4
 801020c:	3332      	adds	r3, #50	; 0x32
 801020e:	4a72      	ldr	r2, [pc, #456]	; (80103d8 <UART_SetConfig+0x6f4>)
 8010210:	fba2 2303 	umull	r2, r3, r2, r3
 8010214:	095b      	lsrs	r3, r3, #5
 8010216:	f003 020f 	and.w	r2, r3, #15
 801021a:	687b      	ldr	r3, [r7, #4]
 801021c:	681b      	ldr	r3, [r3, #0]
 801021e:	4442      	add	r2, r8
 8010220:	609a      	str	r2, [r3, #8]
 8010222:	e0d0      	b.n	80103c6 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8010224:	f7fc f95c 	bl	800c4e0 <HAL_RCC_GetPCLK1Freq>
 8010228:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 801022a:	68bb      	ldr	r3, [r7, #8]
 801022c:	469a      	mov	sl, r3
 801022e:	f04f 0b00 	mov.w	fp, #0
 8010232:	46d0      	mov	r8, sl
 8010234:	46d9      	mov	r9, fp
 8010236:	eb18 0308 	adds.w	r3, r8, r8
 801023a:	eb49 0409 	adc.w	r4, r9, r9
 801023e:	4698      	mov	r8, r3
 8010240:	46a1      	mov	r9, r4
 8010242:	eb18 080a 	adds.w	r8, r8, sl
 8010246:	eb49 090b 	adc.w	r9, r9, fp
 801024a:	f04f 0100 	mov.w	r1, #0
 801024e:	f04f 0200 	mov.w	r2, #0
 8010252:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8010256:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 801025a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 801025e:	4688      	mov	r8, r1
 8010260:	4691      	mov	r9, r2
 8010262:	eb1a 0508 	adds.w	r5, sl, r8
 8010266:	eb4b 0609 	adc.w	r6, fp, r9
 801026a:	687b      	ldr	r3, [r7, #4]
 801026c:	685b      	ldr	r3, [r3, #4]
 801026e:	4619      	mov	r1, r3
 8010270:	f04f 0200 	mov.w	r2, #0
 8010274:	f04f 0300 	mov.w	r3, #0
 8010278:	f04f 0400 	mov.w	r4, #0
 801027c:	0094      	lsls	r4, r2, #2
 801027e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8010282:	008b      	lsls	r3, r1, #2
 8010284:	461a      	mov	r2, r3
 8010286:	4623      	mov	r3, r4
 8010288:	4628      	mov	r0, r5
 801028a:	4631      	mov	r1, r6
 801028c:	f7f0 fd14 	bl	8000cb8 <__aeabi_uldivmod>
 8010290:	4603      	mov	r3, r0
 8010292:	460c      	mov	r4, r1
 8010294:	461a      	mov	r2, r3
 8010296:	4b50      	ldr	r3, [pc, #320]	; (80103d8 <UART_SetConfig+0x6f4>)
 8010298:	fba3 2302 	umull	r2, r3, r3, r2
 801029c:	095b      	lsrs	r3, r3, #5
 801029e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80102a2:	68bb      	ldr	r3, [r7, #8]
 80102a4:	469b      	mov	fp, r3
 80102a6:	f04f 0c00 	mov.w	ip, #0
 80102aa:	46d9      	mov	r9, fp
 80102ac:	46e2      	mov	sl, ip
 80102ae:	eb19 0309 	adds.w	r3, r9, r9
 80102b2:	eb4a 040a 	adc.w	r4, sl, sl
 80102b6:	4699      	mov	r9, r3
 80102b8:	46a2      	mov	sl, r4
 80102ba:	eb19 090b 	adds.w	r9, r9, fp
 80102be:	eb4a 0a0c 	adc.w	sl, sl, ip
 80102c2:	f04f 0100 	mov.w	r1, #0
 80102c6:	f04f 0200 	mov.w	r2, #0
 80102ca:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80102ce:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80102d2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80102d6:	4689      	mov	r9, r1
 80102d8:	4692      	mov	sl, r2
 80102da:	eb1b 0509 	adds.w	r5, fp, r9
 80102de:	eb4c 060a 	adc.w	r6, ip, sl
 80102e2:	687b      	ldr	r3, [r7, #4]
 80102e4:	685b      	ldr	r3, [r3, #4]
 80102e6:	4619      	mov	r1, r3
 80102e8:	f04f 0200 	mov.w	r2, #0
 80102ec:	f04f 0300 	mov.w	r3, #0
 80102f0:	f04f 0400 	mov.w	r4, #0
 80102f4:	0094      	lsls	r4, r2, #2
 80102f6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80102fa:	008b      	lsls	r3, r1, #2
 80102fc:	461a      	mov	r2, r3
 80102fe:	4623      	mov	r3, r4
 8010300:	4628      	mov	r0, r5
 8010302:	4631      	mov	r1, r6
 8010304:	f7f0 fcd8 	bl	8000cb8 <__aeabi_uldivmod>
 8010308:	4603      	mov	r3, r0
 801030a:	460c      	mov	r4, r1
 801030c:	461a      	mov	r2, r3
 801030e:	4b32      	ldr	r3, [pc, #200]	; (80103d8 <UART_SetConfig+0x6f4>)
 8010310:	fba3 1302 	umull	r1, r3, r3, r2
 8010314:	095b      	lsrs	r3, r3, #5
 8010316:	2164      	movs	r1, #100	; 0x64
 8010318:	fb01 f303 	mul.w	r3, r1, r3
 801031c:	1ad3      	subs	r3, r2, r3
 801031e:	011b      	lsls	r3, r3, #4
 8010320:	3332      	adds	r3, #50	; 0x32
 8010322:	4a2d      	ldr	r2, [pc, #180]	; (80103d8 <UART_SetConfig+0x6f4>)
 8010324:	fba2 2303 	umull	r2, r3, r2, r3
 8010328:	095b      	lsrs	r3, r3, #5
 801032a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801032e:	4498      	add	r8, r3
 8010330:	68bb      	ldr	r3, [r7, #8]
 8010332:	469b      	mov	fp, r3
 8010334:	f04f 0c00 	mov.w	ip, #0
 8010338:	46d9      	mov	r9, fp
 801033a:	46e2      	mov	sl, ip
 801033c:	eb19 0309 	adds.w	r3, r9, r9
 8010340:	eb4a 040a 	adc.w	r4, sl, sl
 8010344:	4699      	mov	r9, r3
 8010346:	46a2      	mov	sl, r4
 8010348:	eb19 090b 	adds.w	r9, r9, fp
 801034c:	eb4a 0a0c 	adc.w	sl, sl, ip
 8010350:	f04f 0100 	mov.w	r1, #0
 8010354:	f04f 0200 	mov.w	r2, #0
 8010358:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 801035c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8010360:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8010364:	4689      	mov	r9, r1
 8010366:	4692      	mov	sl, r2
 8010368:	eb1b 0509 	adds.w	r5, fp, r9
 801036c:	eb4c 060a 	adc.w	r6, ip, sl
 8010370:	687b      	ldr	r3, [r7, #4]
 8010372:	685b      	ldr	r3, [r3, #4]
 8010374:	4619      	mov	r1, r3
 8010376:	f04f 0200 	mov.w	r2, #0
 801037a:	f04f 0300 	mov.w	r3, #0
 801037e:	f04f 0400 	mov.w	r4, #0
 8010382:	0094      	lsls	r4, r2, #2
 8010384:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8010388:	008b      	lsls	r3, r1, #2
 801038a:	461a      	mov	r2, r3
 801038c:	4623      	mov	r3, r4
 801038e:	4628      	mov	r0, r5
 8010390:	4631      	mov	r1, r6
 8010392:	f7f0 fc91 	bl	8000cb8 <__aeabi_uldivmod>
 8010396:	4603      	mov	r3, r0
 8010398:	460c      	mov	r4, r1
 801039a:	461a      	mov	r2, r3
 801039c:	4b0e      	ldr	r3, [pc, #56]	; (80103d8 <UART_SetConfig+0x6f4>)
 801039e:	fba3 1302 	umull	r1, r3, r3, r2
 80103a2:	095b      	lsrs	r3, r3, #5
 80103a4:	2164      	movs	r1, #100	; 0x64
 80103a6:	fb01 f303 	mul.w	r3, r1, r3
 80103aa:	1ad3      	subs	r3, r2, r3
 80103ac:	011b      	lsls	r3, r3, #4
 80103ae:	3332      	adds	r3, #50	; 0x32
 80103b0:	4a09      	ldr	r2, [pc, #36]	; (80103d8 <UART_SetConfig+0x6f4>)
 80103b2:	fba2 2303 	umull	r2, r3, r2, r3
 80103b6:	095b      	lsrs	r3, r3, #5
 80103b8:	f003 020f 	and.w	r2, r3, #15
 80103bc:	687b      	ldr	r3, [r7, #4]
 80103be:	681b      	ldr	r3, [r3, #0]
 80103c0:	4442      	add	r2, r8
 80103c2:	609a      	str	r2, [r3, #8]
}
 80103c4:	e7ff      	b.n	80103c6 <UART_SetConfig+0x6e2>
 80103c6:	bf00      	nop
 80103c8:	3714      	adds	r7, #20
 80103ca:	46bd      	mov	sp, r7
 80103cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80103d0:	40011000 	.word	0x40011000
 80103d4:	40011400 	.word	0x40011400
 80103d8:	51eb851f 	.word	0x51eb851f

080103dc <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 80103dc:	b084      	sub	sp, #16
 80103de:	b480      	push	{r7}
 80103e0:	b085      	sub	sp, #20
 80103e2:	af00      	add	r7, sp, #0
 80103e4:	6078      	str	r0, [r7, #4]
 80103e6:	f107 001c 	add.w	r0, r7, #28
 80103ea:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 80103ee:	2300      	movs	r3, #0
 80103f0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 80103f2:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 80103f4:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 80103f6:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 80103f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 80103fa:	431a      	orrs	r2, r3
             Init.BusWide             |\
 80103fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 80103fe:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8010400:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 8010402:	431a      	orrs	r2, r3
             Init.ClockDiv
 8010404:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 8010406:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8010408:	68fa      	ldr	r2, [r7, #12]
 801040a:	4313      	orrs	r3, r2
 801040c:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 801040e:	687b      	ldr	r3, [r7, #4]
 8010410:	685b      	ldr	r3, [r3, #4]
 8010412:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 8010416:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 801041a:	68fa      	ldr	r2, [r7, #12]
 801041c:	431a      	orrs	r2, r3
 801041e:	687b      	ldr	r3, [r7, #4]
 8010420:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8010422:	2300      	movs	r3, #0
}
 8010424:	4618      	mov	r0, r3
 8010426:	3714      	adds	r7, #20
 8010428:	46bd      	mov	sp, r7
 801042a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801042e:	b004      	add	sp, #16
 8010430:	4770      	bx	lr

08010432 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 8010432:	b480      	push	{r7}
 8010434:	b083      	sub	sp, #12
 8010436:	af00      	add	r7, sp, #0
 8010438:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 801043a:	687b      	ldr	r3, [r7, #4]
 801043c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 8010440:	4618      	mov	r0, r3
 8010442:	370c      	adds	r7, #12
 8010444:	46bd      	mov	sp, r7
 8010446:	f85d 7b04 	ldr.w	r7, [sp], #4
 801044a:	4770      	bx	lr

0801044c <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 801044c:	b480      	push	{r7}
 801044e:	b083      	sub	sp, #12
 8010450:	af00      	add	r7, sp, #0
 8010452:	6078      	str	r0, [r7, #4]
 8010454:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 8010456:	683b      	ldr	r3, [r7, #0]
 8010458:	681a      	ldr	r2, [r3, #0]
 801045a:	687b      	ldr	r3, [r7, #4]
 801045c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8010460:	2300      	movs	r3, #0
}
 8010462:	4618      	mov	r0, r3
 8010464:	370c      	adds	r7, #12
 8010466:	46bd      	mov	sp, r7
 8010468:	f85d 7b04 	ldr.w	r7, [sp], #4
 801046c:	4770      	bx	lr

0801046e <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 801046e:	b580      	push	{r7, lr}
 8010470:	b082      	sub	sp, #8
 8010472:	af00      	add	r7, sp, #0
 8010474:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 8010476:	687b      	ldr	r3, [r7, #4]
 8010478:	2203      	movs	r2, #3
 801047a:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 801047c:	2002      	movs	r0, #2
 801047e:	f7f9 fbdd 	bl	8009c3c <HAL_Delay>
  
  return HAL_OK;
 8010482:	2300      	movs	r3, #0
}
 8010484:	4618      	mov	r0, r3
 8010486:	3708      	adds	r7, #8
 8010488:	46bd      	mov	sp, r7
 801048a:	bd80      	pop	{r7, pc}

0801048c <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 801048c:	b480      	push	{r7}
 801048e:	b083      	sub	sp, #12
 8010490:	af00      	add	r7, sp, #0
 8010492:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8010494:	687b      	ldr	r3, [r7, #4]
 8010496:	681b      	ldr	r3, [r3, #0]
 8010498:	f003 0303 	and.w	r3, r3, #3
}
 801049c:	4618      	mov	r0, r3
 801049e:	370c      	adds	r7, #12
 80104a0:	46bd      	mov	sp, r7
 80104a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104a6:	4770      	bx	lr

080104a8 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 80104a8:	b480      	push	{r7}
 80104aa:	b085      	sub	sp, #20
 80104ac:	af00      	add	r7, sp, #0
 80104ae:	6078      	str	r0, [r7, #4]
 80104b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80104b2:	2300      	movs	r3, #0
 80104b4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 80104b6:	683b      	ldr	r3, [r7, #0]
 80104b8:	681a      	ldr	r2, [r3, #0]
 80104ba:	687b      	ldr	r3, [r7, #4]
 80104bc:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80104be:	683b      	ldr	r3, [r7, #0]
 80104c0:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 80104c2:	683b      	ldr	r3, [r7, #0]
 80104c4:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80104c6:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 80104c8:	683b      	ldr	r3, [r7, #0]
 80104ca:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 80104cc:	431a      	orrs	r2, r3
                       Command->CPSM);
 80104ce:	683b      	ldr	r3, [r7, #0]
 80104d0:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 80104d2:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80104d4:	68fa      	ldr	r2, [r7, #12]
 80104d6:	4313      	orrs	r3, r2
 80104d8:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 80104da:	687b      	ldr	r3, [r7, #4]
 80104dc:	68db      	ldr	r3, [r3, #12]
 80104de:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80104e2:	f023 030f 	bic.w	r3, r3, #15
 80104e6:	68fa      	ldr	r2, [r7, #12]
 80104e8:	431a      	orrs	r2, r3
 80104ea:	687b      	ldr	r3, [r7, #4]
 80104ec:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 80104ee:	2300      	movs	r3, #0
}
 80104f0:	4618      	mov	r0, r3
 80104f2:	3714      	adds	r7, #20
 80104f4:	46bd      	mov	sp, r7
 80104f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104fa:	4770      	bx	lr

080104fc <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 80104fc:	b480      	push	{r7}
 80104fe:	b083      	sub	sp, #12
 8010500:	af00      	add	r7, sp, #0
 8010502:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 8010504:	687b      	ldr	r3, [r7, #4]
 8010506:	691b      	ldr	r3, [r3, #16]
 8010508:	b2db      	uxtb	r3, r3
}
 801050a:	4618      	mov	r0, r3
 801050c:	370c      	adds	r7, #12
 801050e:	46bd      	mov	sp, r7
 8010510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010514:	4770      	bx	lr

08010516 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 8010516:	b480      	push	{r7}
 8010518:	b085      	sub	sp, #20
 801051a:	af00      	add	r7, sp, #0
 801051c:	6078      	str	r0, [r7, #4]
 801051e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 8010520:	687b      	ldr	r3, [r7, #4]
 8010522:	3314      	adds	r3, #20
 8010524:	461a      	mov	r2, r3
 8010526:	683b      	ldr	r3, [r7, #0]
 8010528:	4413      	add	r3, r2
 801052a:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 801052c:	68fb      	ldr	r3, [r7, #12]
 801052e:	681b      	ldr	r3, [r3, #0]
}  
 8010530:	4618      	mov	r0, r3
 8010532:	3714      	adds	r7, #20
 8010534:	46bd      	mov	sp, r7
 8010536:	f85d 7b04 	ldr.w	r7, [sp], #4
 801053a:	4770      	bx	lr

0801053c <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 801053c:	b480      	push	{r7}
 801053e:	b085      	sub	sp, #20
 8010540:	af00      	add	r7, sp, #0
 8010542:	6078      	str	r0, [r7, #4]
 8010544:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8010546:	2300      	movs	r3, #0
 8010548:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 801054a:	683b      	ldr	r3, [r7, #0]
 801054c:	681a      	ldr	r2, [r3, #0]
 801054e:	687b      	ldr	r3, [r7, #4]
 8010550:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 8010552:	683b      	ldr	r3, [r7, #0]
 8010554:	685a      	ldr	r2, [r3, #4]
 8010556:	687b      	ldr	r3, [r7, #4]
 8010558:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 801055a:	683b      	ldr	r3, [r7, #0]
 801055c:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 801055e:	683b      	ldr	r3, [r7, #0]
 8010560:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8010562:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8010564:	683b      	ldr	r3, [r7, #0]
 8010566:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8010568:	431a      	orrs	r2, r3
                       Data->DPSM);
 801056a:	683b      	ldr	r3, [r7, #0]
 801056c:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 801056e:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8010570:	68fa      	ldr	r2, [r7, #12]
 8010572:	4313      	orrs	r3, r2
 8010574:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8010576:	687b      	ldr	r3, [r7, #4]
 8010578:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801057a:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 801057e:	68fb      	ldr	r3, [r7, #12]
 8010580:	431a      	orrs	r2, r3
 8010582:	687b      	ldr	r3, [r7, #4]
 8010584:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8010586:	2300      	movs	r3, #0

}
 8010588:	4618      	mov	r0, r3
 801058a:	3714      	adds	r7, #20
 801058c:	46bd      	mov	sp, r7
 801058e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010592:	4770      	bx	lr

08010594 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 8010594:	b580      	push	{r7, lr}
 8010596:	b088      	sub	sp, #32
 8010598:	af00      	add	r7, sp, #0
 801059a:	6078      	str	r0, [r7, #4]
 801059c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 801059e:	683b      	ldr	r3, [r7, #0]
 80105a0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 80105a2:	2310      	movs	r3, #16
 80105a4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80105a6:	2340      	movs	r3, #64	; 0x40
 80105a8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80105aa:	2300      	movs	r3, #0
 80105ac:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80105ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80105b2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80105b4:	f107 0308 	add.w	r3, r7, #8
 80105b8:	4619      	mov	r1, r3
 80105ba:	6878      	ldr	r0, [r7, #4]
 80105bc:	f7ff ff74 	bl	80104a8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 80105c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80105c4:	2110      	movs	r1, #16
 80105c6:	6878      	ldr	r0, [r7, #4]
 80105c8:	f000 fa40 	bl	8010a4c <SDMMC_GetCmdResp1>
 80105cc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80105ce:	69fb      	ldr	r3, [r7, #28]
}
 80105d0:	4618      	mov	r0, r3
 80105d2:	3720      	adds	r7, #32
 80105d4:	46bd      	mov	sp, r7
 80105d6:	bd80      	pop	{r7, pc}

080105d8 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 80105d8:	b580      	push	{r7, lr}
 80105da:	b088      	sub	sp, #32
 80105dc:	af00      	add	r7, sp, #0
 80105de:	6078      	str	r0, [r7, #4]
 80105e0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80105e2:	683b      	ldr	r3, [r7, #0]
 80105e4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 80105e6:	2311      	movs	r3, #17
 80105e8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80105ea:	2340      	movs	r3, #64	; 0x40
 80105ec:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80105ee:	2300      	movs	r3, #0
 80105f0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80105f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80105f6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80105f8:	f107 0308 	add.w	r3, r7, #8
 80105fc:	4619      	mov	r1, r3
 80105fe:	6878      	ldr	r0, [r7, #4]
 8010600:	f7ff ff52 	bl	80104a8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8010604:	f241 3288 	movw	r2, #5000	; 0x1388
 8010608:	2111      	movs	r1, #17
 801060a:	6878      	ldr	r0, [r7, #4]
 801060c:	f000 fa1e 	bl	8010a4c <SDMMC_GetCmdResp1>
 8010610:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010612:	69fb      	ldr	r3, [r7, #28]
}
 8010614:	4618      	mov	r0, r3
 8010616:	3720      	adds	r7, #32
 8010618:	46bd      	mov	sp, r7
 801061a:	bd80      	pop	{r7, pc}

0801061c <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 801061c:	b580      	push	{r7, lr}
 801061e:	b088      	sub	sp, #32
 8010620:	af00      	add	r7, sp, #0
 8010622:	6078      	str	r0, [r7, #4]
 8010624:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8010626:	683b      	ldr	r3, [r7, #0]
 8010628:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 801062a:	2312      	movs	r3, #18
 801062c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 801062e:	2340      	movs	r3, #64	; 0x40
 8010630:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8010632:	2300      	movs	r3, #0
 8010634:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8010636:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801063a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 801063c:	f107 0308 	add.w	r3, r7, #8
 8010640:	4619      	mov	r1, r3
 8010642:	6878      	ldr	r0, [r7, #4]
 8010644:	f7ff ff30 	bl	80104a8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8010648:	f241 3288 	movw	r2, #5000	; 0x1388
 801064c:	2112      	movs	r1, #18
 801064e:	6878      	ldr	r0, [r7, #4]
 8010650:	f000 f9fc 	bl	8010a4c <SDMMC_GetCmdResp1>
 8010654:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010656:	69fb      	ldr	r3, [r7, #28]
}
 8010658:	4618      	mov	r0, r3
 801065a:	3720      	adds	r7, #32
 801065c:	46bd      	mov	sp, r7
 801065e:	bd80      	pop	{r7, pc}

08010660 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8010660:	b580      	push	{r7, lr}
 8010662:	b088      	sub	sp, #32
 8010664:	af00      	add	r7, sp, #0
 8010666:	6078      	str	r0, [r7, #4]
 8010668:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 801066a:	683b      	ldr	r3, [r7, #0]
 801066c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 801066e:	2318      	movs	r3, #24
 8010670:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8010672:	2340      	movs	r3, #64	; 0x40
 8010674:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8010676:	2300      	movs	r3, #0
 8010678:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 801067a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801067e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8010680:	f107 0308 	add.w	r3, r7, #8
 8010684:	4619      	mov	r1, r3
 8010686:	6878      	ldr	r0, [r7, #4]
 8010688:	f7ff ff0e 	bl	80104a8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 801068c:	f241 3288 	movw	r2, #5000	; 0x1388
 8010690:	2118      	movs	r1, #24
 8010692:	6878      	ldr	r0, [r7, #4]
 8010694:	f000 f9da 	bl	8010a4c <SDMMC_GetCmdResp1>
 8010698:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801069a:	69fb      	ldr	r3, [r7, #28]
}
 801069c:	4618      	mov	r0, r3
 801069e:	3720      	adds	r7, #32
 80106a0:	46bd      	mov	sp, r7
 80106a2:	bd80      	pop	{r7, pc}

080106a4 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 80106a4:	b580      	push	{r7, lr}
 80106a6:	b088      	sub	sp, #32
 80106a8:	af00      	add	r7, sp, #0
 80106aa:	6078      	str	r0, [r7, #4]
 80106ac:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80106ae:	683b      	ldr	r3, [r7, #0]
 80106b0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 80106b2:	2319      	movs	r3, #25
 80106b4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80106b6:	2340      	movs	r3, #64	; 0x40
 80106b8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80106ba:	2300      	movs	r3, #0
 80106bc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80106be:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80106c2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80106c4:	f107 0308 	add.w	r3, r7, #8
 80106c8:	4619      	mov	r1, r3
 80106ca:	6878      	ldr	r0, [r7, #4]
 80106cc:	f7ff feec 	bl	80104a8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 80106d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80106d4:	2119      	movs	r1, #25
 80106d6:	6878      	ldr	r0, [r7, #4]
 80106d8:	f000 f9b8 	bl	8010a4c <SDMMC_GetCmdResp1>
 80106dc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80106de:	69fb      	ldr	r3, [r7, #28]
}
 80106e0:	4618      	mov	r0, r3
 80106e2:	3720      	adds	r7, #32
 80106e4:	46bd      	mov	sp, r7
 80106e6:	bd80      	pop	{r7, pc}

080106e8 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 80106e8:	b580      	push	{r7, lr}
 80106ea:	b088      	sub	sp, #32
 80106ec:	af00      	add	r7, sp, #0
 80106ee:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 80106f0:	2300      	movs	r3, #0
 80106f2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 80106f4:	230c      	movs	r3, #12
 80106f6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80106f8:	2340      	movs	r3, #64	; 0x40
 80106fa:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80106fc:	2300      	movs	r3, #0
 80106fe:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8010700:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010704:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8010706:	f107 0308 	add.w	r3, r7, #8
 801070a:	4619      	mov	r1, r3
 801070c:	6878      	ldr	r0, [r7, #4]
 801070e:	f7ff fecb 	bl	80104a8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 8010712:	4a05      	ldr	r2, [pc, #20]	; (8010728 <SDMMC_CmdStopTransfer+0x40>)
 8010714:	210c      	movs	r1, #12
 8010716:	6878      	ldr	r0, [r7, #4]
 8010718:	f000 f998 	bl	8010a4c <SDMMC_GetCmdResp1>
 801071c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801071e:	69fb      	ldr	r3, [r7, #28]
}
 8010720:	4618      	mov	r0, r3
 8010722:	3720      	adds	r7, #32
 8010724:	46bd      	mov	sp, r7
 8010726:	bd80      	pop	{r7, pc}
 8010728:	05f5e100 	.word	0x05f5e100

0801072c <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 801072c:	b580      	push	{r7, lr}
 801072e:	b08a      	sub	sp, #40	; 0x28
 8010730:	af00      	add	r7, sp, #0
 8010732:	60f8      	str	r0, [r7, #12]
 8010734:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8010738:	683b      	ldr	r3, [r7, #0]
 801073a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 801073c:	2307      	movs	r3, #7
 801073e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8010740:	2340      	movs	r3, #64	; 0x40
 8010742:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8010744:	2300      	movs	r3, #0
 8010746:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8010748:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801074c:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 801074e:	f107 0310 	add.w	r3, r7, #16
 8010752:	4619      	mov	r1, r3
 8010754:	68f8      	ldr	r0, [r7, #12]
 8010756:	f7ff fea7 	bl	80104a8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 801075a:	f241 3288 	movw	r2, #5000	; 0x1388
 801075e:	2107      	movs	r1, #7
 8010760:	68f8      	ldr	r0, [r7, #12]
 8010762:	f000 f973 	bl	8010a4c <SDMMC_GetCmdResp1>
 8010766:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 8010768:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 801076a:	4618      	mov	r0, r3
 801076c:	3728      	adds	r7, #40	; 0x28
 801076e:	46bd      	mov	sp, r7
 8010770:	bd80      	pop	{r7, pc}

08010772 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 8010772:	b580      	push	{r7, lr}
 8010774:	b088      	sub	sp, #32
 8010776:	af00      	add	r7, sp, #0
 8010778:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 801077a:	2300      	movs	r3, #0
 801077c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 801077e:	2300      	movs	r3, #0
 8010780:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 8010782:	2300      	movs	r3, #0
 8010784:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8010786:	2300      	movs	r3, #0
 8010788:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 801078a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801078e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8010790:	f107 0308 	add.w	r3, r7, #8
 8010794:	4619      	mov	r1, r3
 8010796:	6878      	ldr	r0, [r7, #4]
 8010798:	f7ff fe86 	bl	80104a8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 801079c:	6878      	ldr	r0, [r7, #4]
 801079e:	f000 f92d 	bl	80109fc <SDMMC_GetCmdError>
 80107a2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80107a4:	69fb      	ldr	r3, [r7, #28]
}
 80107a6:	4618      	mov	r0, r3
 80107a8:	3720      	adds	r7, #32
 80107aa:	46bd      	mov	sp, r7
 80107ac:	bd80      	pop	{r7, pc}

080107ae <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 80107ae:	b580      	push	{r7, lr}
 80107b0:	b088      	sub	sp, #32
 80107b2:	af00      	add	r7, sp, #0
 80107b4:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 80107b6:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 80107ba:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 80107bc:	2308      	movs	r3, #8
 80107be:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80107c0:	2340      	movs	r3, #64	; 0x40
 80107c2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80107c4:	2300      	movs	r3, #0
 80107c6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80107c8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80107cc:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80107ce:	f107 0308 	add.w	r3, r7, #8
 80107d2:	4619      	mov	r1, r3
 80107d4:	6878      	ldr	r0, [r7, #4]
 80107d6:	f7ff fe67 	bl	80104a8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 80107da:	6878      	ldr	r0, [r7, #4]
 80107dc:	f000 fb16 	bl	8010e0c <SDMMC_GetCmdResp7>
 80107e0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80107e2:	69fb      	ldr	r3, [r7, #28]
}
 80107e4:	4618      	mov	r0, r3
 80107e6:	3720      	adds	r7, #32
 80107e8:	46bd      	mov	sp, r7
 80107ea:	bd80      	pop	{r7, pc}

080107ec <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80107ec:	b580      	push	{r7, lr}
 80107ee:	b088      	sub	sp, #32
 80107f0:	af00      	add	r7, sp, #0
 80107f2:	6078      	str	r0, [r7, #4]
 80107f4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 80107f6:	683b      	ldr	r3, [r7, #0]
 80107f8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 80107fa:	2337      	movs	r3, #55	; 0x37
 80107fc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80107fe:	2340      	movs	r3, #64	; 0x40
 8010800:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8010802:	2300      	movs	r3, #0
 8010804:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8010806:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801080a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 801080c:	f107 0308 	add.w	r3, r7, #8
 8010810:	4619      	mov	r1, r3
 8010812:	6878      	ldr	r0, [r7, #4]
 8010814:	f7ff fe48 	bl	80104a8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 8010818:	f241 3288 	movw	r2, #5000	; 0x1388
 801081c:	2137      	movs	r1, #55	; 0x37
 801081e:	6878      	ldr	r0, [r7, #4]
 8010820:	f000 f914 	bl	8010a4c <SDMMC_GetCmdResp1>
 8010824:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010826:	69fb      	ldr	r3, [r7, #28]
}
 8010828:	4618      	mov	r0, r3
 801082a:	3720      	adds	r7, #32
 801082c:	46bd      	mov	sp, r7
 801082e:	bd80      	pop	{r7, pc}

08010830 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8010830:	b580      	push	{r7, lr}
 8010832:	b088      	sub	sp, #32
 8010834:	af00      	add	r7, sp, #0
 8010836:	6078      	str	r0, [r7, #4]
 8010838:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 801083a:	683b      	ldr	r3, [r7, #0]
 801083c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8010840:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8010844:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8010846:	2329      	movs	r3, #41	; 0x29
 8010848:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 801084a:	2340      	movs	r3, #64	; 0x40
 801084c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 801084e:	2300      	movs	r3, #0
 8010850:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8010852:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010856:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8010858:	f107 0308 	add.w	r3, r7, #8
 801085c:	4619      	mov	r1, r3
 801085e:	6878      	ldr	r0, [r7, #4]
 8010860:	f7ff fe22 	bl	80104a8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8010864:	6878      	ldr	r0, [r7, #4]
 8010866:	f000 fa23 	bl	8010cb0 <SDMMC_GetCmdResp3>
 801086a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801086c:	69fb      	ldr	r3, [r7, #28]
}
 801086e:	4618      	mov	r0, r3
 8010870:	3720      	adds	r7, #32
 8010872:	46bd      	mov	sp, r7
 8010874:	bd80      	pop	{r7, pc}

08010876 <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 8010876:	b580      	push	{r7, lr}
 8010878:	b088      	sub	sp, #32
 801087a:	af00      	add	r7, sp, #0
 801087c:	6078      	str	r0, [r7, #4]
 801087e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8010880:	683b      	ldr	r3, [r7, #0]
 8010882:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8010884:	2306      	movs	r3, #6
 8010886:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8010888:	2340      	movs	r3, #64	; 0x40
 801088a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 801088c:	2300      	movs	r3, #0
 801088e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8010890:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010894:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8010896:	f107 0308 	add.w	r3, r7, #8
 801089a:	4619      	mov	r1, r3
 801089c:	6878      	ldr	r0, [r7, #4]
 801089e:	f7ff fe03 	bl	80104a8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 80108a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80108a6:	2106      	movs	r1, #6
 80108a8:	6878      	ldr	r0, [r7, #4]
 80108aa:	f000 f8cf 	bl	8010a4c <SDMMC_GetCmdResp1>
 80108ae:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80108b0:	69fb      	ldr	r3, [r7, #28]
}
 80108b2:	4618      	mov	r0, r3
 80108b4:	3720      	adds	r7, #32
 80108b6:	46bd      	mov	sp, r7
 80108b8:	bd80      	pop	{r7, pc}

080108ba <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 80108ba:	b580      	push	{r7, lr}
 80108bc:	b088      	sub	sp, #32
 80108be:	af00      	add	r7, sp, #0
 80108c0:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 80108c2:	2300      	movs	r3, #0
 80108c4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 80108c6:	2333      	movs	r3, #51	; 0x33
 80108c8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80108ca:	2340      	movs	r3, #64	; 0x40
 80108cc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80108ce:	2300      	movs	r3, #0
 80108d0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80108d2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80108d6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80108d8:	f107 0308 	add.w	r3, r7, #8
 80108dc:	4619      	mov	r1, r3
 80108de:	6878      	ldr	r0, [r7, #4]
 80108e0:	f7ff fde2 	bl	80104a8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 80108e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80108e8:	2133      	movs	r1, #51	; 0x33
 80108ea:	6878      	ldr	r0, [r7, #4]
 80108ec:	f000 f8ae 	bl	8010a4c <SDMMC_GetCmdResp1>
 80108f0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80108f2:	69fb      	ldr	r3, [r7, #28]
}
 80108f4:	4618      	mov	r0, r3
 80108f6:	3720      	adds	r7, #32
 80108f8:	46bd      	mov	sp, r7
 80108fa:	bd80      	pop	{r7, pc}

080108fc <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 80108fc:	b580      	push	{r7, lr}
 80108fe:	b088      	sub	sp, #32
 8010900:	af00      	add	r7, sp, #0
 8010902:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8010904:	2300      	movs	r3, #0
 8010906:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8010908:	2302      	movs	r3, #2
 801090a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 801090c:	23c0      	movs	r3, #192	; 0xc0
 801090e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8010910:	2300      	movs	r3, #0
 8010912:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8010914:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010918:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 801091a:	f107 0308 	add.w	r3, r7, #8
 801091e:	4619      	mov	r1, r3
 8010920:	6878      	ldr	r0, [r7, #4]
 8010922:	f7ff fdc1 	bl	80104a8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8010926:	6878      	ldr	r0, [r7, #4]
 8010928:	f000 f97c 	bl	8010c24 <SDMMC_GetCmdResp2>
 801092c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801092e:	69fb      	ldr	r3, [r7, #28]
}
 8010930:	4618      	mov	r0, r3
 8010932:	3720      	adds	r7, #32
 8010934:	46bd      	mov	sp, r7
 8010936:	bd80      	pop	{r7, pc}

08010938 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8010938:	b580      	push	{r7, lr}
 801093a:	b088      	sub	sp, #32
 801093c:	af00      	add	r7, sp, #0
 801093e:	6078      	str	r0, [r7, #4]
 8010940:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8010942:	683b      	ldr	r3, [r7, #0]
 8010944:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8010946:	2309      	movs	r3, #9
 8010948:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 801094a:	23c0      	movs	r3, #192	; 0xc0
 801094c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 801094e:	2300      	movs	r3, #0
 8010950:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8010952:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010956:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8010958:	f107 0308 	add.w	r3, r7, #8
 801095c:	4619      	mov	r1, r3
 801095e:	6878      	ldr	r0, [r7, #4]
 8010960:	f7ff fda2 	bl	80104a8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8010964:	6878      	ldr	r0, [r7, #4]
 8010966:	f000 f95d 	bl	8010c24 <SDMMC_GetCmdResp2>
 801096a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801096c:	69fb      	ldr	r3, [r7, #28]
}
 801096e:	4618      	mov	r0, r3
 8010970:	3720      	adds	r7, #32
 8010972:	46bd      	mov	sp, r7
 8010974:	bd80      	pop	{r7, pc}

08010976 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 8010976:	b580      	push	{r7, lr}
 8010978:	b088      	sub	sp, #32
 801097a:	af00      	add	r7, sp, #0
 801097c:	6078      	str	r0, [r7, #4]
 801097e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8010980:	2300      	movs	r3, #0
 8010982:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8010984:	2303      	movs	r3, #3
 8010986:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8010988:	2340      	movs	r3, #64	; 0x40
 801098a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 801098c:	2300      	movs	r3, #0
 801098e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8010990:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010994:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8010996:	f107 0308 	add.w	r3, r7, #8
 801099a:	4619      	mov	r1, r3
 801099c:	6878      	ldr	r0, [r7, #4]
 801099e:	f7ff fd83 	bl	80104a8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 80109a2:	683a      	ldr	r2, [r7, #0]
 80109a4:	2103      	movs	r1, #3
 80109a6:	6878      	ldr	r0, [r7, #4]
 80109a8:	f000 f9bc 	bl	8010d24 <SDMMC_GetCmdResp6>
 80109ac:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80109ae:	69fb      	ldr	r3, [r7, #28]
}
 80109b0:	4618      	mov	r0, r3
 80109b2:	3720      	adds	r7, #32
 80109b4:	46bd      	mov	sp, r7
 80109b6:	bd80      	pop	{r7, pc}

080109b8 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80109b8:	b580      	push	{r7, lr}
 80109ba:	b088      	sub	sp, #32
 80109bc:	af00      	add	r7, sp, #0
 80109be:	6078      	str	r0, [r7, #4]
 80109c0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 80109c2:	683b      	ldr	r3, [r7, #0]
 80109c4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 80109c6:	230d      	movs	r3, #13
 80109c8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80109ca:	2340      	movs	r3, #64	; 0x40
 80109cc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80109ce:	2300      	movs	r3, #0
 80109d0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80109d2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80109d6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80109d8:	f107 0308 	add.w	r3, r7, #8
 80109dc:	4619      	mov	r1, r3
 80109de:	6878      	ldr	r0, [r7, #4]
 80109e0:	f7ff fd62 	bl	80104a8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 80109e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80109e8:	210d      	movs	r1, #13
 80109ea:	6878      	ldr	r0, [r7, #4]
 80109ec:	f000 f82e 	bl	8010a4c <SDMMC_GetCmdResp1>
 80109f0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80109f2:	69fb      	ldr	r3, [r7, #28]
}
 80109f4:	4618      	mov	r0, r3
 80109f6:	3720      	adds	r7, #32
 80109f8:	46bd      	mov	sp, r7
 80109fa:	bd80      	pop	{r7, pc}

080109fc <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 80109fc:	b490      	push	{r4, r7}
 80109fe:	b082      	sub	sp, #8
 8010a00:	af00      	add	r7, sp, #0
 8010a02:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8010a04:	4b0f      	ldr	r3, [pc, #60]	; (8010a44 <SDMMC_GetCmdError+0x48>)
 8010a06:	681b      	ldr	r3, [r3, #0]
 8010a08:	4a0f      	ldr	r2, [pc, #60]	; (8010a48 <SDMMC_GetCmdError+0x4c>)
 8010a0a:	fba2 2303 	umull	r2, r3, r2, r3
 8010a0e:	0a5b      	lsrs	r3, r3, #9
 8010a10:	f241 3288 	movw	r2, #5000	; 0x1388
 8010a14:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8010a18:	4623      	mov	r3, r4
 8010a1a:	1e5c      	subs	r4, r3, #1
 8010a1c:	2b00      	cmp	r3, #0
 8010a1e:	d102      	bne.n	8010a26 <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8010a20:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8010a24:	e009      	b.n	8010a3a <SDMMC_GetCmdError+0x3e>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 8010a26:	687b      	ldr	r3, [r7, #4]
 8010a28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010a2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010a2e:	2b00      	cmp	r3, #0
 8010a30:	d0f2      	beq.n	8010a18 <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8010a32:	687b      	ldr	r3, [r7, #4]
 8010a34:	22c5      	movs	r2, #197	; 0xc5
 8010a36:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 8010a38:	2300      	movs	r3, #0
}
 8010a3a:	4618      	mov	r0, r3
 8010a3c:	3708      	adds	r7, #8
 8010a3e:	46bd      	mov	sp, r7
 8010a40:	bc90      	pop	{r4, r7}
 8010a42:	4770      	bx	lr
 8010a44:	20000000 	.word	0x20000000
 8010a48:	10624dd3 	.word	0x10624dd3

08010a4c <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 8010a4c:	b590      	push	{r4, r7, lr}
 8010a4e:	b087      	sub	sp, #28
 8010a50:	af00      	add	r7, sp, #0
 8010a52:	60f8      	str	r0, [r7, #12]
 8010a54:	460b      	mov	r3, r1
 8010a56:	607a      	str	r2, [r7, #4]
 8010a58:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8010a5a:	4b6f      	ldr	r3, [pc, #444]	; (8010c18 <SDMMC_GetCmdResp1+0x1cc>)
 8010a5c:	681b      	ldr	r3, [r3, #0]
 8010a5e:	4a6f      	ldr	r2, [pc, #444]	; (8010c1c <SDMMC_GetCmdResp1+0x1d0>)
 8010a60:	fba2 2303 	umull	r2, r3, r2, r3
 8010a64:	0a5b      	lsrs	r3, r3, #9
 8010a66:	687a      	ldr	r2, [r7, #4]
 8010a68:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8010a6c:	4623      	mov	r3, r4
 8010a6e:	1e5c      	subs	r4, r3, #1
 8010a70:	2b00      	cmp	r3, #0
 8010a72:	d102      	bne.n	8010a7a <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8010a74:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8010a78:	e0c9      	b.n	8010c0e <SDMMC_GetCmdResp1+0x1c2>
    }
    sta_reg = SDIOx->STA;
 8010a7a:	68fb      	ldr	r3, [r7, #12]
 8010a7c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010a7e:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8010a80:	697b      	ldr	r3, [r7, #20]
 8010a82:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8010a86:	2b00      	cmp	r3, #0
 8010a88:	d0f0      	beq.n	8010a6c <SDMMC_GetCmdResp1+0x20>
 8010a8a:	697b      	ldr	r3, [r7, #20]
 8010a8c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8010a90:	2b00      	cmp	r3, #0
 8010a92:	d1eb      	bne.n	8010a6c <SDMMC_GetCmdResp1+0x20>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8010a94:	68fb      	ldr	r3, [r7, #12]
 8010a96:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010a98:	f003 0304 	and.w	r3, r3, #4
 8010a9c:	2b00      	cmp	r3, #0
 8010a9e:	d004      	beq.n	8010aaa <SDMMC_GetCmdResp1+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8010aa0:	68fb      	ldr	r3, [r7, #12]
 8010aa2:	2204      	movs	r2, #4
 8010aa4:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8010aa6:	2304      	movs	r3, #4
 8010aa8:	e0b1      	b.n	8010c0e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8010aaa:	68fb      	ldr	r3, [r7, #12]
 8010aac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010aae:	f003 0301 	and.w	r3, r3, #1
 8010ab2:	2b00      	cmp	r3, #0
 8010ab4:	d004      	beq.n	8010ac0 <SDMMC_GetCmdResp1+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8010ab6:	68fb      	ldr	r3, [r7, #12]
 8010ab8:	2201      	movs	r2, #1
 8010aba:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8010abc:	2301      	movs	r3, #1
 8010abe:	e0a6      	b.n	8010c0e <SDMMC_GetCmdResp1+0x1c2>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8010ac0:	68fb      	ldr	r3, [r7, #12]
 8010ac2:	22c5      	movs	r2, #197	; 0xc5
 8010ac4:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8010ac6:	68f8      	ldr	r0, [r7, #12]
 8010ac8:	f7ff fd18 	bl	80104fc <SDIO_GetCommandResponse>
 8010acc:	4603      	mov	r3, r0
 8010ace:	461a      	mov	r2, r3
 8010ad0:	7afb      	ldrb	r3, [r7, #11]
 8010ad2:	4293      	cmp	r3, r2
 8010ad4:	d001      	beq.n	8010ada <SDMMC_GetCmdResp1+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8010ad6:	2301      	movs	r3, #1
 8010ad8:	e099      	b.n	8010c0e <SDMMC_GetCmdResp1+0x1c2>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8010ada:	2100      	movs	r1, #0
 8010adc:	68f8      	ldr	r0, [r7, #12]
 8010ade:	f7ff fd1a 	bl	8010516 <SDIO_GetResponse>
 8010ae2:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8010ae4:	693a      	ldr	r2, [r7, #16]
 8010ae6:	4b4e      	ldr	r3, [pc, #312]	; (8010c20 <SDMMC_GetCmdResp1+0x1d4>)
 8010ae8:	4013      	ands	r3, r2
 8010aea:	2b00      	cmp	r3, #0
 8010aec:	d101      	bne.n	8010af2 <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_NONE;
 8010aee:	2300      	movs	r3, #0
 8010af0:	e08d      	b.n	8010c0e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8010af2:	693b      	ldr	r3, [r7, #16]
 8010af4:	2b00      	cmp	r3, #0
 8010af6:	da02      	bge.n	8010afe <SDMMC_GetCmdResp1+0xb2>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8010af8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8010afc:	e087      	b.n	8010c0e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8010afe:	693b      	ldr	r3, [r7, #16]
 8010b00:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8010b04:	2b00      	cmp	r3, #0
 8010b06:	d001      	beq.n	8010b0c <SDMMC_GetCmdResp1+0xc0>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8010b08:	2340      	movs	r3, #64	; 0x40
 8010b0a:	e080      	b.n	8010c0e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8010b0c:	693b      	ldr	r3, [r7, #16]
 8010b0e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8010b12:	2b00      	cmp	r3, #0
 8010b14:	d001      	beq.n	8010b1a <SDMMC_GetCmdResp1+0xce>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8010b16:	2380      	movs	r3, #128	; 0x80
 8010b18:	e079      	b.n	8010c0e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8010b1a:	693b      	ldr	r3, [r7, #16]
 8010b1c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8010b20:	2b00      	cmp	r3, #0
 8010b22:	d002      	beq.n	8010b2a <SDMMC_GetCmdResp1+0xde>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8010b24:	f44f 7380 	mov.w	r3, #256	; 0x100
 8010b28:	e071      	b.n	8010c0e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8010b2a:	693b      	ldr	r3, [r7, #16]
 8010b2c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8010b30:	2b00      	cmp	r3, #0
 8010b32:	d002      	beq.n	8010b3a <SDMMC_GetCmdResp1+0xee>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8010b34:	f44f 7300 	mov.w	r3, #512	; 0x200
 8010b38:	e069      	b.n	8010c0e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8010b3a:	693b      	ldr	r3, [r7, #16]
 8010b3c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8010b40:	2b00      	cmp	r3, #0
 8010b42:	d002      	beq.n	8010b4a <SDMMC_GetCmdResp1+0xfe>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8010b44:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010b48:	e061      	b.n	8010c0e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8010b4a:	693b      	ldr	r3, [r7, #16]
 8010b4c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8010b50:	2b00      	cmp	r3, #0
 8010b52:	d002      	beq.n	8010b5a <SDMMC_GetCmdResp1+0x10e>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8010b54:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8010b58:	e059      	b.n	8010c0e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8010b5a:	693b      	ldr	r3, [r7, #16]
 8010b5c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8010b60:	2b00      	cmp	r3, #0
 8010b62:	d002      	beq.n	8010b6a <SDMMC_GetCmdResp1+0x11e>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8010b64:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8010b68:	e051      	b.n	8010c0e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8010b6a:	693b      	ldr	r3, [r7, #16]
 8010b6c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8010b70:	2b00      	cmp	r3, #0
 8010b72:	d002      	beq.n	8010b7a <SDMMC_GetCmdResp1+0x12e>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8010b74:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8010b78:	e049      	b.n	8010c0e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8010b7a:	693b      	ldr	r3, [r7, #16]
 8010b7c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8010b80:	2b00      	cmp	r3, #0
 8010b82:	d002      	beq.n	8010b8a <SDMMC_GetCmdResp1+0x13e>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8010b84:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8010b88:	e041      	b.n	8010c0e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8010b8a:	693b      	ldr	r3, [r7, #16]
 8010b8c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8010b90:	2b00      	cmp	r3, #0
 8010b92:	d002      	beq.n	8010b9a <SDMMC_GetCmdResp1+0x14e>
  {
    return SDMMC_ERROR_CC_ERR;
 8010b94:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8010b98:	e039      	b.n	8010c0e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8010b9a:	693b      	ldr	r3, [r7, #16]
 8010b9c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8010ba0:	2b00      	cmp	r3, #0
 8010ba2:	d002      	beq.n	8010baa <SDMMC_GetCmdResp1+0x15e>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8010ba4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8010ba8:	e031      	b.n	8010c0e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8010baa:	693b      	ldr	r3, [r7, #16]
 8010bac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8010bb0:	2b00      	cmp	r3, #0
 8010bb2:	d002      	beq.n	8010bba <SDMMC_GetCmdResp1+0x16e>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8010bb4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8010bb8:	e029      	b.n	8010c0e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8010bba:	693b      	ldr	r3, [r7, #16]
 8010bbc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8010bc0:	2b00      	cmp	r3, #0
 8010bc2:	d002      	beq.n	8010bca <SDMMC_GetCmdResp1+0x17e>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8010bc4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8010bc8:	e021      	b.n	8010c0e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8010bca:	693b      	ldr	r3, [r7, #16]
 8010bcc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8010bd0:	2b00      	cmp	r3, #0
 8010bd2:	d002      	beq.n	8010bda <SDMMC_GetCmdResp1+0x18e>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8010bd4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8010bd8:	e019      	b.n	8010c0e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8010bda:	693b      	ldr	r3, [r7, #16]
 8010bdc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8010be0:	2b00      	cmp	r3, #0
 8010be2:	d002      	beq.n	8010bea <SDMMC_GetCmdResp1+0x19e>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8010be4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8010be8:	e011      	b.n	8010c0e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8010bea:	693b      	ldr	r3, [r7, #16]
 8010bec:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8010bf0:	2b00      	cmp	r3, #0
 8010bf2:	d002      	beq.n	8010bfa <SDMMC_GetCmdResp1+0x1ae>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8010bf4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8010bf8:	e009      	b.n	8010c0e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8010bfa:	693b      	ldr	r3, [r7, #16]
 8010bfc:	f003 0308 	and.w	r3, r3, #8
 8010c00:	2b00      	cmp	r3, #0
 8010c02:	d002      	beq.n	8010c0a <SDMMC_GetCmdResp1+0x1be>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8010c04:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8010c08:	e001      	b.n	8010c0e <SDMMC_GetCmdResp1+0x1c2>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8010c0a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8010c0e:	4618      	mov	r0, r3
 8010c10:	371c      	adds	r7, #28
 8010c12:	46bd      	mov	sp, r7
 8010c14:	bd90      	pop	{r4, r7, pc}
 8010c16:	bf00      	nop
 8010c18:	20000000 	.word	0x20000000
 8010c1c:	10624dd3 	.word	0x10624dd3
 8010c20:	fdffe008 	.word	0xfdffe008

08010c24 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 8010c24:	b490      	push	{r4, r7}
 8010c26:	b084      	sub	sp, #16
 8010c28:	af00      	add	r7, sp, #0
 8010c2a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8010c2c:	4b1e      	ldr	r3, [pc, #120]	; (8010ca8 <SDMMC_GetCmdResp2+0x84>)
 8010c2e:	681b      	ldr	r3, [r3, #0]
 8010c30:	4a1e      	ldr	r2, [pc, #120]	; (8010cac <SDMMC_GetCmdResp2+0x88>)
 8010c32:	fba2 2303 	umull	r2, r3, r2, r3
 8010c36:	0a5b      	lsrs	r3, r3, #9
 8010c38:	f241 3288 	movw	r2, #5000	; 0x1388
 8010c3c:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8010c40:	4623      	mov	r3, r4
 8010c42:	1e5c      	subs	r4, r3, #1
 8010c44:	2b00      	cmp	r3, #0
 8010c46:	d102      	bne.n	8010c4e <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8010c48:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8010c4c:	e026      	b.n	8010c9c <SDMMC_GetCmdResp2+0x78>
    }
    sta_reg = SDIOx->STA;
 8010c4e:	687b      	ldr	r3, [r7, #4]
 8010c50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010c52:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8010c54:	68fb      	ldr	r3, [r7, #12]
 8010c56:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8010c5a:	2b00      	cmp	r3, #0
 8010c5c:	d0f0      	beq.n	8010c40 <SDMMC_GetCmdResp2+0x1c>
 8010c5e:	68fb      	ldr	r3, [r7, #12]
 8010c60:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8010c64:	2b00      	cmp	r3, #0
 8010c66:	d1eb      	bne.n	8010c40 <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8010c68:	687b      	ldr	r3, [r7, #4]
 8010c6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010c6c:	f003 0304 	and.w	r3, r3, #4
 8010c70:	2b00      	cmp	r3, #0
 8010c72:	d004      	beq.n	8010c7e <SDMMC_GetCmdResp2+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8010c74:	687b      	ldr	r3, [r7, #4]
 8010c76:	2204      	movs	r2, #4
 8010c78:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8010c7a:	2304      	movs	r3, #4
 8010c7c:	e00e      	b.n	8010c9c <SDMMC_GetCmdResp2+0x78>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8010c7e:	687b      	ldr	r3, [r7, #4]
 8010c80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010c82:	f003 0301 	and.w	r3, r3, #1
 8010c86:	2b00      	cmp	r3, #0
 8010c88:	d004      	beq.n	8010c94 <SDMMC_GetCmdResp2+0x70>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8010c8a:	687b      	ldr	r3, [r7, #4]
 8010c8c:	2201      	movs	r2, #1
 8010c8e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8010c90:	2301      	movs	r3, #1
 8010c92:	e003      	b.n	8010c9c <SDMMC_GetCmdResp2+0x78>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8010c94:	687b      	ldr	r3, [r7, #4]
 8010c96:	22c5      	movs	r2, #197	; 0xc5
 8010c98:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8010c9a:	2300      	movs	r3, #0
}
 8010c9c:	4618      	mov	r0, r3
 8010c9e:	3710      	adds	r7, #16
 8010ca0:	46bd      	mov	sp, r7
 8010ca2:	bc90      	pop	{r4, r7}
 8010ca4:	4770      	bx	lr
 8010ca6:	bf00      	nop
 8010ca8:	20000000 	.word	0x20000000
 8010cac:	10624dd3 	.word	0x10624dd3

08010cb0 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 8010cb0:	b490      	push	{r4, r7}
 8010cb2:	b084      	sub	sp, #16
 8010cb4:	af00      	add	r7, sp, #0
 8010cb6:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8010cb8:	4b18      	ldr	r3, [pc, #96]	; (8010d1c <SDMMC_GetCmdResp3+0x6c>)
 8010cba:	681b      	ldr	r3, [r3, #0]
 8010cbc:	4a18      	ldr	r2, [pc, #96]	; (8010d20 <SDMMC_GetCmdResp3+0x70>)
 8010cbe:	fba2 2303 	umull	r2, r3, r2, r3
 8010cc2:	0a5b      	lsrs	r3, r3, #9
 8010cc4:	f241 3288 	movw	r2, #5000	; 0x1388
 8010cc8:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8010ccc:	4623      	mov	r3, r4
 8010cce:	1e5c      	subs	r4, r3, #1
 8010cd0:	2b00      	cmp	r3, #0
 8010cd2:	d102      	bne.n	8010cda <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8010cd4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8010cd8:	e01b      	b.n	8010d12 <SDMMC_GetCmdResp3+0x62>
    }
    sta_reg = SDIOx->STA;
 8010cda:	687b      	ldr	r3, [r7, #4]
 8010cdc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010cde:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8010ce0:	68fb      	ldr	r3, [r7, #12]
 8010ce2:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8010ce6:	2b00      	cmp	r3, #0
 8010ce8:	d0f0      	beq.n	8010ccc <SDMMC_GetCmdResp3+0x1c>
 8010cea:	68fb      	ldr	r3, [r7, #12]
 8010cec:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8010cf0:	2b00      	cmp	r3, #0
 8010cf2:	d1eb      	bne.n	8010ccc <SDMMC_GetCmdResp3+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8010cf4:	687b      	ldr	r3, [r7, #4]
 8010cf6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010cf8:	f003 0304 	and.w	r3, r3, #4
 8010cfc:	2b00      	cmp	r3, #0
 8010cfe:	d004      	beq.n	8010d0a <SDMMC_GetCmdResp3+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8010d00:	687b      	ldr	r3, [r7, #4]
 8010d02:	2204      	movs	r2, #4
 8010d04:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8010d06:	2304      	movs	r3, #4
 8010d08:	e003      	b.n	8010d12 <SDMMC_GetCmdResp3+0x62>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8010d0a:	687b      	ldr	r3, [r7, #4]
 8010d0c:	22c5      	movs	r2, #197	; 0xc5
 8010d0e:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8010d10:	2300      	movs	r3, #0
}
 8010d12:	4618      	mov	r0, r3
 8010d14:	3710      	adds	r7, #16
 8010d16:	46bd      	mov	sp, r7
 8010d18:	bc90      	pop	{r4, r7}
 8010d1a:	4770      	bx	lr
 8010d1c:	20000000 	.word	0x20000000
 8010d20:	10624dd3 	.word	0x10624dd3

08010d24 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8010d24:	b590      	push	{r4, r7, lr}
 8010d26:	b087      	sub	sp, #28
 8010d28:	af00      	add	r7, sp, #0
 8010d2a:	60f8      	str	r0, [r7, #12]
 8010d2c:	460b      	mov	r3, r1
 8010d2e:	607a      	str	r2, [r7, #4]
 8010d30:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8010d32:	4b34      	ldr	r3, [pc, #208]	; (8010e04 <SDMMC_GetCmdResp6+0xe0>)
 8010d34:	681b      	ldr	r3, [r3, #0]
 8010d36:	4a34      	ldr	r2, [pc, #208]	; (8010e08 <SDMMC_GetCmdResp6+0xe4>)
 8010d38:	fba2 2303 	umull	r2, r3, r2, r3
 8010d3c:	0a5b      	lsrs	r3, r3, #9
 8010d3e:	f241 3288 	movw	r2, #5000	; 0x1388
 8010d42:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8010d46:	4623      	mov	r3, r4
 8010d48:	1e5c      	subs	r4, r3, #1
 8010d4a:	2b00      	cmp	r3, #0
 8010d4c:	d102      	bne.n	8010d54 <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 8010d4e:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8010d52:	e052      	b.n	8010dfa <SDMMC_GetCmdResp6+0xd6>
    }
    sta_reg = SDIOx->STA;
 8010d54:	68fb      	ldr	r3, [r7, #12]
 8010d56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010d58:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8010d5a:	697b      	ldr	r3, [r7, #20]
 8010d5c:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8010d60:	2b00      	cmp	r3, #0
 8010d62:	d0f0      	beq.n	8010d46 <SDMMC_GetCmdResp6+0x22>
 8010d64:	697b      	ldr	r3, [r7, #20]
 8010d66:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8010d6a:	2b00      	cmp	r3, #0
 8010d6c:	d1eb      	bne.n	8010d46 <SDMMC_GetCmdResp6+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8010d6e:	68fb      	ldr	r3, [r7, #12]
 8010d70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010d72:	f003 0304 	and.w	r3, r3, #4
 8010d76:	2b00      	cmp	r3, #0
 8010d78:	d004      	beq.n	8010d84 <SDMMC_GetCmdResp6+0x60>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8010d7a:	68fb      	ldr	r3, [r7, #12]
 8010d7c:	2204      	movs	r2, #4
 8010d7e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8010d80:	2304      	movs	r3, #4
 8010d82:	e03a      	b.n	8010dfa <SDMMC_GetCmdResp6+0xd6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8010d84:	68fb      	ldr	r3, [r7, #12]
 8010d86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010d88:	f003 0301 	and.w	r3, r3, #1
 8010d8c:	2b00      	cmp	r3, #0
 8010d8e:	d004      	beq.n	8010d9a <SDMMC_GetCmdResp6+0x76>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8010d90:	68fb      	ldr	r3, [r7, #12]
 8010d92:	2201      	movs	r2, #1
 8010d94:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8010d96:	2301      	movs	r3, #1
 8010d98:	e02f      	b.n	8010dfa <SDMMC_GetCmdResp6+0xd6>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8010d9a:	68f8      	ldr	r0, [r7, #12]
 8010d9c:	f7ff fbae 	bl	80104fc <SDIO_GetCommandResponse>
 8010da0:	4603      	mov	r3, r0
 8010da2:	461a      	mov	r2, r3
 8010da4:	7afb      	ldrb	r3, [r7, #11]
 8010da6:	4293      	cmp	r3, r2
 8010da8:	d001      	beq.n	8010dae <SDMMC_GetCmdResp6+0x8a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8010daa:	2301      	movs	r3, #1
 8010dac:	e025      	b.n	8010dfa <SDMMC_GetCmdResp6+0xd6>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8010dae:	68fb      	ldr	r3, [r7, #12]
 8010db0:	22c5      	movs	r2, #197	; 0xc5
 8010db2:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8010db4:	2100      	movs	r1, #0
 8010db6:	68f8      	ldr	r0, [r7, #12]
 8010db8:	f7ff fbad 	bl	8010516 <SDIO_GetResponse>
 8010dbc:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8010dbe:	693b      	ldr	r3, [r7, #16]
 8010dc0:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8010dc4:	2b00      	cmp	r3, #0
 8010dc6:	d106      	bne.n	8010dd6 <SDMMC_GetCmdResp6+0xb2>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8010dc8:	693b      	ldr	r3, [r7, #16]
 8010dca:	0c1b      	lsrs	r3, r3, #16
 8010dcc:	b29a      	uxth	r2, r3
 8010dce:	687b      	ldr	r3, [r7, #4]
 8010dd0:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 8010dd2:	2300      	movs	r3, #0
 8010dd4:	e011      	b.n	8010dfa <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8010dd6:	693b      	ldr	r3, [r7, #16]
 8010dd8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8010ddc:	2b00      	cmp	r3, #0
 8010dde:	d002      	beq.n	8010de6 <SDMMC_GetCmdResp6+0xc2>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8010de0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8010de4:	e009      	b.n	8010dfa <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8010de6:	693b      	ldr	r3, [r7, #16]
 8010de8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8010dec:	2b00      	cmp	r3, #0
 8010dee:	d002      	beq.n	8010df6 <SDMMC_GetCmdResp6+0xd2>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8010df0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8010df4:	e001      	b.n	8010dfa <SDMMC_GetCmdResp6+0xd6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8010df6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8010dfa:	4618      	mov	r0, r3
 8010dfc:	371c      	adds	r7, #28
 8010dfe:	46bd      	mov	sp, r7
 8010e00:	bd90      	pop	{r4, r7, pc}
 8010e02:	bf00      	nop
 8010e04:	20000000 	.word	0x20000000
 8010e08:	10624dd3 	.word	0x10624dd3

08010e0c <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 8010e0c:	b490      	push	{r4, r7}
 8010e0e:	b084      	sub	sp, #16
 8010e10:	af00      	add	r7, sp, #0
 8010e12:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8010e14:	4b21      	ldr	r3, [pc, #132]	; (8010e9c <SDMMC_GetCmdResp7+0x90>)
 8010e16:	681b      	ldr	r3, [r3, #0]
 8010e18:	4a21      	ldr	r2, [pc, #132]	; (8010ea0 <SDMMC_GetCmdResp7+0x94>)
 8010e1a:	fba2 2303 	umull	r2, r3, r2, r3
 8010e1e:	0a5b      	lsrs	r3, r3, #9
 8010e20:	f241 3288 	movw	r2, #5000	; 0x1388
 8010e24:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8010e28:	4623      	mov	r3, r4
 8010e2a:	1e5c      	subs	r4, r3, #1
 8010e2c:	2b00      	cmp	r3, #0
 8010e2e:	d102      	bne.n	8010e36 <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8010e30:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8010e34:	e02c      	b.n	8010e90 <SDMMC_GetCmdResp7+0x84>
    }
    sta_reg = SDIOx->STA;
 8010e36:	687b      	ldr	r3, [r7, #4]
 8010e38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010e3a:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8010e3c:	68fb      	ldr	r3, [r7, #12]
 8010e3e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8010e42:	2b00      	cmp	r3, #0
 8010e44:	d0f0      	beq.n	8010e28 <SDMMC_GetCmdResp7+0x1c>
 8010e46:	68fb      	ldr	r3, [r7, #12]
 8010e48:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8010e4c:	2b00      	cmp	r3, #0
 8010e4e:	d1eb      	bne.n	8010e28 <SDMMC_GetCmdResp7+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8010e50:	687b      	ldr	r3, [r7, #4]
 8010e52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010e54:	f003 0304 	and.w	r3, r3, #4
 8010e58:	2b00      	cmp	r3, #0
 8010e5a:	d004      	beq.n	8010e66 <SDMMC_GetCmdResp7+0x5a>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8010e5c:	687b      	ldr	r3, [r7, #4]
 8010e5e:	2204      	movs	r2, #4
 8010e60:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8010e62:	2304      	movs	r3, #4
 8010e64:	e014      	b.n	8010e90 <SDMMC_GetCmdResp7+0x84>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8010e66:	687b      	ldr	r3, [r7, #4]
 8010e68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010e6a:	f003 0301 	and.w	r3, r3, #1
 8010e6e:	2b00      	cmp	r3, #0
 8010e70:	d004      	beq.n	8010e7c <SDMMC_GetCmdResp7+0x70>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8010e72:	687b      	ldr	r3, [r7, #4]
 8010e74:	2201      	movs	r2, #1
 8010e76:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8010e78:	2301      	movs	r3, #1
 8010e7a:	e009      	b.n	8010e90 <SDMMC_GetCmdResp7+0x84>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 8010e7c:	687b      	ldr	r3, [r7, #4]
 8010e7e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010e80:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010e84:	2b00      	cmp	r3, #0
 8010e86:	d002      	beq.n	8010e8e <SDMMC_GetCmdResp7+0x82>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8010e88:	687b      	ldr	r3, [r7, #4]
 8010e8a:	2240      	movs	r2, #64	; 0x40
 8010e8c:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8010e8e:	2300      	movs	r3, #0
  
}
 8010e90:	4618      	mov	r0, r3
 8010e92:	3710      	adds	r7, #16
 8010e94:	46bd      	mov	sp, r7
 8010e96:	bc90      	pop	{r4, r7}
 8010e98:	4770      	bx	lr
 8010e9a:	bf00      	nop
 8010e9c:	20000000 	.word	0x20000000
 8010ea0:	10624dd3 	.word	0x10624dd3

08010ea4 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8010ea4:	b580      	push	{r7, lr}
 8010ea6:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8010ea8:	4904      	ldr	r1, [pc, #16]	; (8010ebc <MX_FATFS_Init+0x18>)
 8010eaa:	4805      	ldr	r0, [pc, #20]	; (8010ec0 <MX_FATFS_Init+0x1c>)
 8010eac:	f003 fb9c 	bl	80145e8 <FATFS_LinkDriver>
 8010eb0:	4603      	mov	r3, r0
 8010eb2:	461a      	mov	r2, r3
 8010eb4:	4b03      	ldr	r3, [pc, #12]	; (8010ec4 <MX_FATFS_Init+0x20>)
 8010eb6:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8010eb8:	bf00      	nop
 8010eba:	bd80      	pop	{r7, pc}
 8010ebc:	20026fc0 	.word	0x20026fc0
 8010ec0:	08019f28 	.word	0x08019f28
 8010ec4:	20026fbc 	.word	0x20026fbc

08010ec8 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 8010ec8:	b580      	push	{r7, lr}
 8010eca:	b082      	sub	sp, #8
 8010ecc:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 8010ece:	2300      	movs	r3, #0
 8010ed0:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8010ed2:	f000 f896 	bl	8011002 <BSP_SD_IsDetected>
 8010ed6:	4603      	mov	r3, r0
 8010ed8:	2b01      	cmp	r3, #1
 8010eda:	d001      	beq.n	8010ee0 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 8010edc:	2301      	movs	r3, #1
 8010ede:	e012      	b.n	8010f06 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 8010ee0:	480b      	ldr	r0, [pc, #44]	; (8010f10 <BSP_SD_Init+0x48>)
 8010ee2:	f7fb ffa5 	bl	800ce30 <HAL_SD_Init>
 8010ee6:	4603      	mov	r3, r0
 8010ee8:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 8010eea:	79fb      	ldrb	r3, [r7, #7]
 8010eec:	2b00      	cmp	r3, #0
 8010eee:	d109      	bne.n	8010f04 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 8010ef0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8010ef4:	4806      	ldr	r0, [pc, #24]	; (8010f10 <BSP_SD_Init+0x48>)
 8010ef6:	f7fc fd4f 	bl	800d998 <HAL_SD_ConfigWideBusOperation>
 8010efa:	4603      	mov	r3, r0
 8010efc:	2b00      	cmp	r3, #0
 8010efe:	d001      	beq.n	8010f04 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 8010f00:	2301      	movs	r3, #1
 8010f02:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 8010f04:	79fb      	ldrb	r3, [r7, #7]
}
 8010f06:	4618      	mov	r0, r3
 8010f08:	3708      	adds	r7, #8
 8010f0a:	46bd      	mov	sp, r7
 8010f0c:	bd80      	pop	{r7, pc}
 8010f0e:	bf00      	nop
 8010f10:	20026db8 	.word	0x20026db8

08010f14 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 8010f14:	b580      	push	{r7, lr}
 8010f16:	b086      	sub	sp, #24
 8010f18:	af00      	add	r7, sp, #0
 8010f1a:	60f8      	str	r0, [r7, #12]
 8010f1c:	60b9      	str	r1, [r7, #8]
 8010f1e:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8010f20:	2300      	movs	r3, #0
 8010f22:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 8010f24:	687b      	ldr	r3, [r7, #4]
 8010f26:	68ba      	ldr	r2, [r7, #8]
 8010f28:	68f9      	ldr	r1, [r7, #12]
 8010f2a:	4806      	ldr	r0, [pc, #24]	; (8010f44 <BSP_SD_ReadBlocks_DMA+0x30>)
 8010f2c:	f7fc f810 	bl	800cf50 <HAL_SD_ReadBlocks_DMA>
 8010f30:	4603      	mov	r3, r0
 8010f32:	2b00      	cmp	r3, #0
 8010f34:	d001      	beq.n	8010f3a <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8010f36:	2301      	movs	r3, #1
 8010f38:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8010f3a:	7dfb      	ldrb	r3, [r7, #23]
}
 8010f3c:	4618      	mov	r0, r3
 8010f3e:	3718      	adds	r7, #24
 8010f40:	46bd      	mov	sp, r7
 8010f42:	bd80      	pop	{r7, pc}
 8010f44:	20026db8 	.word	0x20026db8

08010f48 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 8010f48:	b580      	push	{r7, lr}
 8010f4a:	b086      	sub	sp, #24
 8010f4c:	af00      	add	r7, sp, #0
 8010f4e:	60f8      	str	r0, [r7, #12]
 8010f50:	60b9      	str	r1, [r7, #8]
 8010f52:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8010f54:	2300      	movs	r3, #0
 8010f56:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 8010f58:	687b      	ldr	r3, [r7, #4]
 8010f5a:	68ba      	ldr	r2, [r7, #8]
 8010f5c:	68f9      	ldr	r1, [r7, #12]
 8010f5e:	4806      	ldr	r0, [pc, #24]	; (8010f78 <BSP_SD_WriteBlocks_DMA+0x30>)
 8010f60:	f7fc f8de 	bl	800d120 <HAL_SD_WriteBlocks_DMA>
 8010f64:	4603      	mov	r3, r0
 8010f66:	2b00      	cmp	r3, #0
 8010f68:	d001      	beq.n	8010f6e <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8010f6a:	2301      	movs	r3, #1
 8010f6c:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8010f6e:	7dfb      	ldrb	r3, [r7, #23]
}
 8010f70:	4618      	mov	r0, r3
 8010f72:	3718      	adds	r7, #24
 8010f74:	46bd      	mov	sp, r7
 8010f76:	bd80      	pop	{r7, pc}
 8010f78:	20026db8 	.word	0x20026db8

08010f7c <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8010f7c:	b580      	push	{r7, lr}
 8010f7e:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8010f80:	4805      	ldr	r0, [pc, #20]	; (8010f98 <BSP_SD_GetCardState+0x1c>)
 8010f82:	f7fc fd85 	bl	800da90 <HAL_SD_GetCardState>
 8010f86:	4603      	mov	r3, r0
 8010f88:	2b04      	cmp	r3, #4
 8010f8a:	bf14      	ite	ne
 8010f8c:	2301      	movne	r3, #1
 8010f8e:	2300      	moveq	r3, #0
 8010f90:	b2db      	uxtb	r3, r3
}
 8010f92:	4618      	mov	r0, r3
 8010f94:	bd80      	pop	{r7, pc}
 8010f96:	bf00      	nop
 8010f98:	20026db8 	.word	0x20026db8

08010f9c <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8010f9c:	b580      	push	{r7, lr}
 8010f9e:	b082      	sub	sp, #8
 8010fa0:	af00      	add	r7, sp, #0
 8010fa2:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 8010fa4:	6879      	ldr	r1, [r7, #4]
 8010fa6:	4803      	ldr	r0, [pc, #12]	; (8010fb4 <BSP_SD_GetCardInfo+0x18>)
 8010fa8:	f7fc fcca 	bl	800d940 <HAL_SD_GetCardInfo>
}
 8010fac:	bf00      	nop
 8010fae:	3708      	adds	r7, #8
 8010fb0:	46bd      	mov	sp, r7
 8010fb2:	bd80      	pop	{r7, pc}
 8010fb4:	20026db8 	.word	0x20026db8

08010fb8 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 8010fb8:	b580      	push	{r7, lr}
 8010fba:	b082      	sub	sp, #8
 8010fbc:	af00      	add	r7, sp, #0
 8010fbe:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 8010fc0:	f000 f818 	bl	8010ff4 <BSP_SD_AbortCallback>
}
 8010fc4:	bf00      	nop
 8010fc6:	3708      	adds	r7, #8
 8010fc8:	46bd      	mov	sp, r7
 8010fca:	bd80      	pop	{r7, pc}

08010fcc <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 8010fcc:	b580      	push	{r7, lr}
 8010fce:	b082      	sub	sp, #8
 8010fd0:	af00      	add	r7, sp, #0
 8010fd2:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 8010fd4:	f000 f9a8 	bl	8011328 <BSP_SD_WriteCpltCallback>
}
 8010fd8:	bf00      	nop
 8010fda:	3708      	adds	r7, #8
 8010fdc:	46bd      	mov	sp, r7
 8010fde:	bd80      	pop	{r7, pc}

08010fe0 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 8010fe0:	b580      	push	{r7, lr}
 8010fe2:	b082      	sub	sp, #8
 8010fe4:	af00      	add	r7, sp, #0
 8010fe6:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 8010fe8:	f000 f9aa 	bl	8011340 <BSP_SD_ReadCpltCallback>
}
 8010fec:	bf00      	nop
 8010fee:	3708      	adds	r7, #8
 8010ff0:	46bd      	mov	sp, r7
 8010ff2:	bd80      	pop	{r7, pc}

08010ff4 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 8010ff4:	b480      	push	{r7}
 8010ff6:	af00      	add	r7, sp, #0

}
 8010ff8:	bf00      	nop
 8010ffa:	46bd      	mov	sp, r7
 8010ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011000:	4770      	bx	lr

08011002 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8011002:	b580      	push	{r7, lr}
 8011004:	b082      	sub	sp, #8
 8011006:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 8011008:	2301      	movs	r3, #1
 801100a:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 801100c:	f000 f80c 	bl	8011028 <BSP_PlatformIsDetected>
 8011010:	4603      	mov	r3, r0
 8011012:	2b00      	cmp	r3, #0
 8011014:	d101      	bne.n	801101a <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 8011016:	2300      	movs	r3, #0
 8011018:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 801101a:	79fb      	ldrb	r3, [r7, #7]
 801101c:	b2db      	uxtb	r3, r3
}
 801101e:	4618      	mov	r0, r3
 8011020:	3708      	adds	r7, #8
 8011022:	46bd      	mov	sp, r7
 8011024:	bd80      	pop	{r7, pc}
	...

08011028 <BSP_PlatformIsDetected>:
  *
  ******************************************************************************
*/
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 8011028:	b580      	push	{r7, lr}
 801102a:	b082      	sub	sp, #8
 801102c:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 801102e:	2301      	movs	r3, #1
 8011030:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 8011032:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8011036:	4806      	ldr	r0, [pc, #24]	; (8011050 <BSP_PlatformIsDetected+0x28>)
 8011038:	f7fa f87e 	bl	800b138 <HAL_GPIO_ReadPin>
 801103c:	4603      	mov	r3, r0
 801103e:	2b00      	cmp	r3, #0
 8011040:	d001      	beq.n	8011046 <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 8011042:	2300      	movs	r3, #0
 8011044:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 8011046:	79fb      	ldrb	r3, [r7, #7]
}
 8011048:	4618      	mov	r0, r3
 801104a:	3708      	adds	r7, #8
 801104c:	46bd      	mov	sp, r7
 801104e:	bd80      	pop	{r7, pc}
 8011050:	40020000 	.word	0x40020000

08011054 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 8011054:	b580      	push	{r7, lr}
 8011056:	b084      	sub	sp, #16
 8011058:	af00      	add	r7, sp, #0
 801105a:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 801105c:	f7f8 fde2 	bl	8009c24 <HAL_GetTick>
 8011060:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 8011062:	e006      	b.n	8011072 <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8011064:	f7ff ff8a 	bl	8010f7c <BSP_SD_GetCardState>
 8011068:	4603      	mov	r3, r0
 801106a:	2b00      	cmp	r3, #0
 801106c:	d101      	bne.n	8011072 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 801106e:	2300      	movs	r3, #0
 8011070:	e009      	b.n	8011086 <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 8011072:	f7f8 fdd7 	bl	8009c24 <HAL_GetTick>
 8011076:	4602      	mov	r2, r0
 8011078:	68fb      	ldr	r3, [r7, #12]
 801107a:	1ad3      	subs	r3, r2, r3
 801107c:	687a      	ldr	r2, [r7, #4]
 801107e:	429a      	cmp	r2, r3
 8011080:	d8f0      	bhi.n	8011064 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 8011082:	f04f 33ff 	mov.w	r3, #4294967295
}
 8011086:	4618      	mov	r0, r3
 8011088:	3710      	adds	r7, #16
 801108a:	46bd      	mov	sp, r7
 801108c:	bd80      	pop	{r7, pc}
	...

08011090 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 8011090:	b580      	push	{r7, lr}
 8011092:	b082      	sub	sp, #8
 8011094:	af00      	add	r7, sp, #0
 8011096:	4603      	mov	r3, r0
 8011098:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 801109a:	4b0b      	ldr	r3, [pc, #44]	; (80110c8 <SD_CheckStatus+0x38>)
 801109c:	2201      	movs	r2, #1
 801109e:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 80110a0:	f7ff ff6c 	bl	8010f7c <BSP_SD_GetCardState>
 80110a4:	4603      	mov	r3, r0
 80110a6:	2b00      	cmp	r3, #0
 80110a8:	d107      	bne.n	80110ba <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 80110aa:	4b07      	ldr	r3, [pc, #28]	; (80110c8 <SD_CheckStatus+0x38>)
 80110ac:	781b      	ldrb	r3, [r3, #0]
 80110ae:	b2db      	uxtb	r3, r3
 80110b0:	f023 0301 	bic.w	r3, r3, #1
 80110b4:	b2da      	uxtb	r2, r3
 80110b6:	4b04      	ldr	r3, [pc, #16]	; (80110c8 <SD_CheckStatus+0x38>)
 80110b8:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 80110ba:	4b03      	ldr	r3, [pc, #12]	; (80110c8 <SD_CheckStatus+0x38>)
 80110bc:	781b      	ldrb	r3, [r3, #0]
 80110be:	b2db      	uxtb	r3, r3
}
 80110c0:	4618      	mov	r0, r3
 80110c2:	3708      	adds	r7, #8
 80110c4:	46bd      	mov	sp, r7
 80110c6:	bd80      	pop	{r7, pc}
 80110c8:	20000009 	.word	0x20000009

080110cc <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 80110cc:	b580      	push	{r7, lr}
 80110ce:	b082      	sub	sp, #8
 80110d0:	af00      	add	r7, sp, #0
 80110d2:	4603      	mov	r3, r0
 80110d4:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 80110d6:	f7ff fef7 	bl	8010ec8 <BSP_SD_Init>
 80110da:	4603      	mov	r3, r0
 80110dc:	2b00      	cmp	r3, #0
 80110de:	d107      	bne.n	80110f0 <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 80110e0:	79fb      	ldrb	r3, [r7, #7]
 80110e2:	4618      	mov	r0, r3
 80110e4:	f7ff ffd4 	bl	8011090 <SD_CheckStatus>
 80110e8:	4603      	mov	r3, r0
 80110ea:	461a      	mov	r2, r3
 80110ec:	4b04      	ldr	r3, [pc, #16]	; (8011100 <SD_initialize+0x34>)
 80110ee:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 80110f0:	4b03      	ldr	r3, [pc, #12]	; (8011100 <SD_initialize+0x34>)
 80110f2:	781b      	ldrb	r3, [r3, #0]
 80110f4:	b2db      	uxtb	r3, r3
}
 80110f6:	4618      	mov	r0, r3
 80110f8:	3708      	adds	r7, #8
 80110fa:	46bd      	mov	sp, r7
 80110fc:	bd80      	pop	{r7, pc}
 80110fe:	bf00      	nop
 8011100:	20000009 	.word	0x20000009

08011104 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8011104:	b580      	push	{r7, lr}
 8011106:	b082      	sub	sp, #8
 8011108:	af00      	add	r7, sp, #0
 801110a:	4603      	mov	r3, r0
 801110c:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 801110e:	79fb      	ldrb	r3, [r7, #7]
 8011110:	4618      	mov	r0, r3
 8011112:	f7ff ffbd 	bl	8011090 <SD_CheckStatus>
 8011116:	4603      	mov	r3, r0
}
 8011118:	4618      	mov	r0, r3
 801111a:	3708      	adds	r7, #8
 801111c:	46bd      	mov	sp, r7
 801111e:	bd80      	pop	{r7, pc}

08011120 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8011120:	b580      	push	{r7, lr}
 8011122:	b086      	sub	sp, #24
 8011124:	af00      	add	r7, sp, #0
 8011126:	60b9      	str	r1, [r7, #8]
 8011128:	607a      	str	r2, [r7, #4]
 801112a:	603b      	str	r3, [r7, #0]
 801112c:	4603      	mov	r3, r0
 801112e:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8011130:	2301      	movs	r3, #1
 8011132:	75fb      	strb	r3, [r7, #23]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8011134:	f247 5030 	movw	r0, #30000	; 0x7530
 8011138:	f7ff ff8c 	bl	8011054 <SD_CheckStatusWithTimeout>
 801113c:	4603      	mov	r3, r0
 801113e:	2b00      	cmp	r3, #0
 8011140:	da01      	bge.n	8011146 <SD_read+0x26>
  {
    return res;
 8011142:	7dfb      	ldrb	r3, [r7, #23]
 8011144:	e03b      	b.n	80111be <SD_read+0x9e>

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 8011146:	683a      	ldr	r2, [r7, #0]
 8011148:	6879      	ldr	r1, [r7, #4]
 801114a:	68b8      	ldr	r0, [r7, #8]
 801114c:	f7ff fee2 	bl	8010f14 <BSP_SD_ReadBlocks_DMA>
 8011150:	4603      	mov	r3, r0
 8011152:	2b00      	cmp	r3, #0
 8011154:	d132      	bne.n	80111bc <SD_read+0x9c>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 8011156:	4b1c      	ldr	r3, [pc, #112]	; (80111c8 <SD_read+0xa8>)
 8011158:	2200      	movs	r2, #0
 801115a:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 801115c:	f7f8 fd62 	bl	8009c24 <HAL_GetTick>
 8011160:	6138      	str	r0, [r7, #16]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 8011162:	bf00      	nop
 8011164:	4b18      	ldr	r3, [pc, #96]	; (80111c8 <SD_read+0xa8>)
 8011166:	681b      	ldr	r3, [r3, #0]
 8011168:	2b00      	cmp	r3, #0
 801116a:	d108      	bne.n	801117e <SD_read+0x5e>
 801116c:	f7f8 fd5a 	bl	8009c24 <HAL_GetTick>
 8011170:	4602      	mov	r2, r0
 8011172:	693b      	ldr	r3, [r7, #16]
 8011174:	1ad3      	subs	r3, r2, r3
 8011176:	f247 522f 	movw	r2, #29999	; 0x752f
 801117a:	4293      	cmp	r3, r2
 801117c:	d9f2      	bls.n	8011164 <SD_read+0x44>
      {
      }
      /* incase of a timeout return error */
      if (ReadStatus == 0)
 801117e:	4b12      	ldr	r3, [pc, #72]	; (80111c8 <SD_read+0xa8>)
 8011180:	681b      	ldr	r3, [r3, #0]
 8011182:	2b00      	cmp	r3, #0
 8011184:	d102      	bne.n	801118c <SD_read+0x6c>
      {
        res = RES_ERROR;
 8011186:	2301      	movs	r3, #1
 8011188:	75fb      	strb	r3, [r7, #23]
 801118a:	e017      	b.n	80111bc <SD_read+0x9c>
      }
      else
      {
        ReadStatus = 0;
 801118c:	4b0e      	ldr	r3, [pc, #56]	; (80111c8 <SD_read+0xa8>)
 801118e:	2200      	movs	r2, #0
 8011190:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 8011192:	f7f8 fd47 	bl	8009c24 <HAL_GetTick>
 8011196:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8011198:	e007      	b.n	80111aa <SD_read+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 801119a:	f7ff feef 	bl	8010f7c <BSP_SD_GetCardState>
 801119e:	4603      	mov	r3, r0
 80111a0:	2b00      	cmp	r3, #0
 80111a2:	d102      	bne.n	80111aa <SD_read+0x8a>
          {
            res = RES_OK;
 80111a4:	2300      	movs	r3, #0
 80111a6:	75fb      	strb	r3, [r7, #23]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 80111a8:	e008      	b.n	80111bc <SD_read+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 80111aa:	f7f8 fd3b 	bl	8009c24 <HAL_GetTick>
 80111ae:	4602      	mov	r2, r0
 80111b0:	693b      	ldr	r3, [r7, #16]
 80111b2:	1ad3      	subs	r3, r2, r3
 80111b4:	f247 522f 	movw	r2, #29999	; 0x752f
 80111b8:	4293      	cmp	r3, r2
 80111ba:	d9ee      	bls.n	801119a <SD_read+0x7a>
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif

  return res;
 80111bc:	7dfb      	ldrb	r3, [r7, #23]
}
 80111be:	4618      	mov	r0, r3
 80111c0:	3718      	adds	r7, #24
 80111c2:	46bd      	mov	sp, r7
 80111c4:	bd80      	pop	{r7, pc}
 80111c6:	bf00      	nop
 80111c8:	20024654 	.word	0x20024654

080111cc <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 80111cc:	b580      	push	{r7, lr}
 80111ce:	b086      	sub	sp, #24
 80111d0:	af00      	add	r7, sp, #0
 80111d2:	60b9      	str	r1, [r7, #8]
 80111d4:	607a      	str	r2, [r7, #4]
 80111d6:	603b      	str	r3, [r7, #0]
 80111d8:	4603      	mov	r3, r0
 80111da:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 80111dc:	2301      	movs	r3, #1
 80111de:	75fb      	strb	r3, [r7, #23]
#if defined(ENABLE_SCRATCH_BUFFER)
  uint8_t ret;
  int i;
#endif

   WriteStatus = 0;
 80111e0:	4b24      	ldr	r3, [pc, #144]	; (8011274 <SD_write+0xa8>)
 80111e2:	2200      	movs	r2, #0
 80111e4:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 80111e6:	f247 5030 	movw	r0, #30000	; 0x7530
 80111ea:	f7ff ff33 	bl	8011054 <SD_CheckStatusWithTimeout>
 80111ee:	4603      	mov	r3, r0
 80111f0:	2b00      	cmp	r3, #0
 80111f2:	da01      	bge.n	80111f8 <SD_write+0x2c>
  {
    return res;
 80111f4:	7dfb      	ldrb	r3, [r7, #23]
 80111f6:	e038      	b.n	801126a <SD_write+0x9e>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 80111f8:	683a      	ldr	r2, [r7, #0]
 80111fa:	6879      	ldr	r1, [r7, #4]
 80111fc:	68b8      	ldr	r0, [r7, #8]
 80111fe:	f7ff fea3 	bl	8010f48 <BSP_SD_WriteBlocks_DMA>
 8011202:	4603      	mov	r3, r0
 8011204:	2b00      	cmp	r3, #0
 8011206:	d12f      	bne.n	8011268 <SD_write+0x9c>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 8011208:	f7f8 fd0c 	bl	8009c24 <HAL_GetTick>
 801120c:	6138      	str	r0, [r7, #16]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 801120e:	bf00      	nop
 8011210:	4b18      	ldr	r3, [pc, #96]	; (8011274 <SD_write+0xa8>)
 8011212:	681b      	ldr	r3, [r3, #0]
 8011214:	2b00      	cmp	r3, #0
 8011216:	d108      	bne.n	801122a <SD_write+0x5e>
 8011218:	f7f8 fd04 	bl	8009c24 <HAL_GetTick>
 801121c:	4602      	mov	r2, r0
 801121e:	693b      	ldr	r3, [r7, #16]
 8011220:	1ad3      	subs	r3, r2, r3
 8011222:	f247 522f 	movw	r2, #29999	; 0x752f
 8011226:	4293      	cmp	r3, r2
 8011228:	d9f2      	bls.n	8011210 <SD_write+0x44>
      {
      }
      /* incase of a timeout return error */
      if (WriteStatus == 0)
 801122a:	4b12      	ldr	r3, [pc, #72]	; (8011274 <SD_write+0xa8>)
 801122c:	681b      	ldr	r3, [r3, #0]
 801122e:	2b00      	cmp	r3, #0
 8011230:	d102      	bne.n	8011238 <SD_write+0x6c>
      {
        res = RES_ERROR;
 8011232:	2301      	movs	r3, #1
 8011234:	75fb      	strb	r3, [r7, #23]
 8011236:	e017      	b.n	8011268 <SD_write+0x9c>
      }
      else
      {
        WriteStatus = 0;
 8011238:	4b0e      	ldr	r3, [pc, #56]	; (8011274 <SD_write+0xa8>)
 801123a:	2200      	movs	r2, #0
 801123c:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 801123e:	f7f8 fcf1 	bl	8009c24 <HAL_GetTick>
 8011242:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8011244:	e007      	b.n	8011256 <SD_write+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8011246:	f7ff fe99 	bl	8010f7c <BSP_SD_GetCardState>
 801124a:	4603      	mov	r3, r0
 801124c:	2b00      	cmp	r3, #0
 801124e:	d102      	bne.n	8011256 <SD_write+0x8a>
          {
            res = RES_OK;
 8011250:	2300      	movs	r3, #0
 8011252:	75fb      	strb	r3, [r7, #23]
            break;
 8011254:	e008      	b.n	8011268 <SD_write+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8011256:	f7f8 fce5 	bl	8009c24 <HAL_GetTick>
 801125a:	4602      	mov	r2, r0
 801125c:	693b      	ldr	r3, [r7, #16]
 801125e:	1ad3      	subs	r3, r2, r3
 8011260:	f247 522f 	movw	r2, #29999	; 0x752f
 8011264:	4293      	cmp	r3, r2
 8011266:	d9ee      	bls.n	8011246 <SD_write+0x7a>
      }
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif
  return res;
 8011268:	7dfb      	ldrb	r3, [r7, #23]
}
 801126a:	4618      	mov	r0, r3
 801126c:	3718      	adds	r7, #24
 801126e:	46bd      	mov	sp, r7
 8011270:	bd80      	pop	{r7, pc}
 8011272:	bf00      	nop
 8011274:	20024650 	.word	0x20024650

08011278 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8011278:	b580      	push	{r7, lr}
 801127a:	b08c      	sub	sp, #48	; 0x30
 801127c:	af00      	add	r7, sp, #0
 801127e:	4603      	mov	r3, r0
 8011280:	603a      	str	r2, [r7, #0]
 8011282:	71fb      	strb	r3, [r7, #7]
 8011284:	460b      	mov	r3, r1
 8011286:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8011288:	2301      	movs	r3, #1
 801128a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 801128e:	4b25      	ldr	r3, [pc, #148]	; (8011324 <SD_ioctl+0xac>)
 8011290:	781b      	ldrb	r3, [r3, #0]
 8011292:	b2db      	uxtb	r3, r3
 8011294:	f003 0301 	and.w	r3, r3, #1
 8011298:	2b00      	cmp	r3, #0
 801129a:	d001      	beq.n	80112a0 <SD_ioctl+0x28>
 801129c:	2303      	movs	r3, #3
 801129e:	e03c      	b.n	801131a <SD_ioctl+0xa2>

  switch (cmd)
 80112a0:	79bb      	ldrb	r3, [r7, #6]
 80112a2:	2b03      	cmp	r3, #3
 80112a4:	d834      	bhi.n	8011310 <SD_ioctl+0x98>
 80112a6:	a201      	add	r2, pc, #4	; (adr r2, 80112ac <SD_ioctl+0x34>)
 80112a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80112ac:	080112bd 	.word	0x080112bd
 80112b0:	080112c5 	.word	0x080112c5
 80112b4:	080112dd 	.word	0x080112dd
 80112b8:	080112f7 	.word	0x080112f7
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 80112bc:	2300      	movs	r3, #0
 80112be:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80112c2:	e028      	b.n	8011316 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 80112c4:	f107 030c 	add.w	r3, r7, #12
 80112c8:	4618      	mov	r0, r3
 80112ca:	f7ff fe67 	bl	8010f9c <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 80112ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80112d0:	683b      	ldr	r3, [r7, #0]
 80112d2:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 80112d4:	2300      	movs	r3, #0
 80112d6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80112da:	e01c      	b.n	8011316 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 80112dc:	f107 030c 	add.w	r3, r7, #12
 80112e0:	4618      	mov	r0, r3
 80112e2:	f7ff fe5b 	bl	8010f9c <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 80112e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80112e8:	b29a      	uxth	r2, r3
 80112ea:	683b      	ldr	r3, [r7, #0]
 80112ec:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 80112ee:	2300      	movs	r3, #0
 80112f0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80112f4:	e00f      	b.n	8011316 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 80112f6:	f107 030c 	add.w	r3, r7, #12
 80112fa:	4618      	mov	r0, r3
 80112fc:	f7ff fe4e 	bl	8010f9c <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8011300:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011302:	0a5a      	lsrs	r2, r3, #9
 8011304:	683b      	ldr	r3, [r7, #0]
 8011306:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8011308:	2300      	movs	r3, #0
 801130a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 801130e:	e002      	b.n	8011316 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 8011310:	2304      	movs	r3, #4
 8011312:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 8011316:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 801131a:	4618      	mov	r0, r3
 801131c:	3730      	adds	r7, #48	; 0x30
 801131e:	46bd      	mov	sp, r7
 8011320:	bd80      	pop	{r7, pc}
 8011322:	bf00      	nop
 8011324:	20000009 	.word	0x20000009

08011328 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 8011328:	b480      	push	{r7}
 801132a:	af00      	add	r7, sp, #0

  WriteStatus = 1;
 801132c:	4b03      	ldr	r3, [pc, #12]	; (801133c <BSP_SD_WriteCpltCallback+0x14>)
 801132e:	2201      	movs	r2, #1
 8011330:	601a      	str	r2, [r3, #0]
}
 8011332:	bf00      	nop
 8011334:	46bd      	mov	sp, r7
 8011336:	f85d 7b04 	ldr.w	r7, [sp], #4
 801133a:	4770      	bx	lr
 801133c:	20024650 	.word	0x20024650

08011340 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 8011340:	b480      	push	{r7}
 8011342:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 8011344:	4b03      	ldr	r3, [pc, #12]	; (8011354 <BSP_SD_ReadCpltCallback+0x14>)
 8011346:	2201      	movs	r2, #1
 8011348:	601a      	str	r2, [r3, #0]
}
 801134a:	bf00      	nop
 801134c:	46bd      	mov	sp, r7
 801134e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011352:	4770      	bx	lr
 8011354:	20024654 	.word	0x20024654

08011358 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8011358:	b580      	push	{r7, lr}
 801135a:	b084      	sub	sp, #16
 801135c:	af00      	add	r7, sp, #0
 801135e:	4603      	mov	r3, r0
 8011360:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8011362:	79fb      	ldrb	r3, [r7, #7]
 8011364:	4a08      	ldr	r2, [pc, #32]	; (8011388 <disk_status+0x30>)
 8011366:	009b      	lsls	r3, r3, #2
 8011368:	4413      	add	r3, r2
 801136a:	685b      	ldr	r3, [r3, #4]
 801136c:	685b      	ldr	r3, [r3, #4]
 801136e:	79fa      	ldrb	r2, [r7, #7]
 8011370:	4905      	ldr	r1, [pc, #20]	; (8011388 <disk_status+0x30>)
 8011372:	440a      	add	r2, r1
 8011374:	7a12      	ldrb	r2, [r2, #8]
 8011376:	4610      	mov	r0, r2
 8011378:	4798      	blx	r3
 801137a:	4603      	mov	r3, r0
 801137c:	73fb      	strb	r3, [r7, #15]
  return stat;
 801137e:	7bfb      	ldrb	r3, [r7, #15]
}
 8011380:	4618      	mov	r0, r3
 8011382:	3710      	adds	r7, #16
 8011384:	46bd      	mov	sp, r7
 8011386:	bd80      	pop	{r7, pc}
 8011388:	20024680 	.word	0x20024680

0801138c <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 801138c:	b580      	push	{r7, lr}
 801138e:	b084      	sub	sp, #16
 8011390:	af00      	add	r7, sp, #0
 8011392:	4603      	mov	r3, r0
 8011394:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8011396:	2300      	movs	r3, #0
 8011398:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 801139a:	79fb      	ldrb	r3, [r7, #7]
 801139c:	4a0d      	ldr	r2, [pc, #52]	; (80113d4 <disk_initialize+0x48>)
 801139e:	5cd3      	ldrb	r3, [r2, r3]
 80113a0:	2b00      	cmp	r3, #0
 80113a2:	d111      	bne.n	80113c8 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 80113a4:	79fb      	ldrb	r3, [r7, #7]
 80113a6:	4a0b      	ldr	r2, [pc, #44]	; (80113d4 <disk_initialize+0x48>)
 80113a8:	2101      	movs	r1, #1
 80113aa:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 80113ac:	79fb      	ldrb	r3, [r7, #7]
 80113ae:	4a09      	ldr	r2, [pc, #36]	; (80113d4 <disk_initialize+0x48>)
 80113b0:	009b      	lsls	r3, r3, #2
 80113b2:	4413      	add	r3, r2
 80113b4:	685b      	ldr	r3, [r3, #4]
 80113b6:	681b      	ldr	r3, [r3, #0]
 80113b8:	79fa      	ldrb	r2, [r7, #7]
 80113ba:	4906      	ldr	r1, [pc, #24]	; (80113d4 <disk_initialize+0x48>)
 80113bc:	440a      	add	r2, r1
 80113be:	7a12      	ldrb	r2, [r2, #8]
 80113c0:	4610      	mov	r0, r2
 80113c2:	4798      	blx	r3
 80113c4:	4603      	mov	r3, r0
 80113c6:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 80113c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80113ca:	4618      	mov	r0, r3
 80113cc:	3710      	adds	r7, #16
 80113ce:	46bd      	mov	sp, r7
 80113d0:	bd80      	pop	{r7, pc}
 80113d2:	bf00      	nop
 80113d4:	20024680 	.word	0x20024680

080113d8 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80113d8:	b590      	push	{r4, r7, lr}
 80113da:	b087      	sub	sp, #28
 80113dc:	af00      	add	r7, sp, #0
 80113de:	60b9      	str	r1, [r7, #8]
 80113e0:	607a      	str	r2, [r7, #4]
 80113e2:	603b      	str	r3, [r7, #0]
 80113e4:	4603      	mov	r3, r0
 80113e6:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80113e8:	7bfb      	ldrb	r3, [r7, #15]
 80113ea:	4a0a      	ldr	r2, [pc, #40]	; (8011414 <disk_read+0x3c>)
 80113ec:	009b      	lsls	r3, r3, #2
 80113ee:	4413      	add	r3, r2
 80113f0:	685b      	ldr	r3, [r3, #4]
 80113f2:	689c      	ldr	r4, [r3, #8]
 80113f4:	7bfb      	ldrb	r3, [r7, #15]
 80113f6:	4a07      	ldr	r2, [pc, #28]	; (8011414 <disk_read+0x3c>)
 80113f8:	4413      	add	r3, r2
 80113fa:	7a18      	ldrb	r0, [r3, #8]
 80113fc:	683b      	ldr	r3, [r7, #0]
 80113fe:	687a      	ldr	r2, [r7, #4]
 8011400:	68b9      	ldr	r1, [r7, #8]
 8011402:	47a0      	blx	r4
 8011404:	4603      	mov	r3, r0
 8011406:	75fb      	strb	r3, [r7, #23]
  return res;
 8011408:	7dfb      	ldrb	r3, [r7, #23]
}
 801140a:	4618      	mov	r0, r3
 801140c:	371c      	adds	r7, #28
 801140e:	46bd      	mov	sp, r7
 8011410:	bd90      	pop	{r4, r7, pc}
 8011412:	bf00      	nop
 8011414:	20024680 	.word	0x20024680

08011418 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8011418:	b590      	push	{r4, r7, lr}
 801141a:	b087      	sub	sp, #28
 801141c:	af00      	add	r7, sp, #0
 801141e:	60b9      	str	r1, [r7, #8]
 8011420:	607a      	str	r2, [r7, #4]
 8011422:	603b      	str	r3, [r7, #0]
 8011424:	4603      	mov	r3, r0
 8011426:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8011428:	7bfb      	ldrb	r3, [r7, #15]
 801142a:	4a0a      	ldr	r2, [pc, #40]	; (8011454 <disk_write+0x3c>)
 801142c:	009b      	lsls	r3, r3, #2
 801142e:	4413      	add	r3, r2
 8011430:	685b      	ldr	r3, [r3, #4]
 8011432:	68dc      	ldr	r4, [r3, #12]
 8011434:	7bfb      	ldrb	r3, [r7, #15]
 8011436:	4a07      	ldr	r2, [pc, #28]	; (8011454 <disk_write+0x3c>)
 8011438:	4413      	add	r3, r2
 801143a:	7a18      	ldrb	r0, [r3, #8]
 801143c:	683b      	ldr	r3, [r7, #0]
 801143e:	687a      	ldr	r2, [r7, #4]
 8011440:	68b9      	ldr	r1, [r7, #8]
 8011442:	47a0      	blx	r4
 8011444:	4603      	mov	r3, r0
 8011446:	75fb      	strb	r3, [r7, #23]
  return res;
 8011448:	7dfb      	ldrb	r3, [r7, #23]
}
 801144a:	4618      	mov	r0, r3
 801144c:	371c      	adds	r7, #28
 801144e:	46bd      	mov	sp, r7
 8011450:	bd90      	pop	{r4, r7, pc}
 8011452:	bf00      	nop
 8011454:	20024680 	.word	0x20024680

08011458 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8011458:	b580      	push	{r7, lr}
 801145a:	b084      	sub	sp, #16
 801145c:	af00      	add	r7, sp, #0
 801145e:	4603      	mov	r3, r0
 8011460:	603a      	str	r2, [r7, #0]
 8011462:	71fb      	strb	r3, [r7, #7]
 8011464:	460b      	mov	r3, r1
 8011466:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8011468:	79fb      	ldrb	r3, [r7, #7]
 801146a:	4a09      	ldr	r2, [pc, #36]	; (8011490 <disk_ioctl+0x38>)
 801146c:	009b      	lsls	r3, r3, #2
 801146e:	4413      	add	r3, r2
 8011470:	685b      	ldr	r3, [r3, #4]
 8011472:	691b      	ldr	r3, [r3, #16]
 8011474:	79fa      	ldrb	r2, [r7, #7]
 8011476:	4906      	ldr	r1, [pc, #24]	; (8011490 <disk_ioctl+0x38>)
 8011478:	440a      	add	r2, r1
 801147a:	7a10      	ldrb	r0, [r2, #8]
 801147c:	79b9      	ldrb	r1, [r7, #6]
 801147e:	683a      	ldr	r2, [r7, #0]
 8011480:	4798      	blx	r3
 8011482:	4603      	mov	r3, r0
 8011484:	73fb      	strb	r3, [r7, #15]
  return res;
 8011486:	7bfb      	ldrb	r3, [r7, #15]
}
 8011488:	4618      	mov	r0, r3
 801148a:	3710      	adds	r7, #16
 801148c:	46bd      	mov	sp, r7
 801148e:	bd80      	pop	{r7, pc}
 8011490:	20024680 	.word	0x20024680

08011494 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8011494:	b480      	push	{r7}
 8011496:	b085      	sub	sp, #20
 8011498:	af00      	add	r7, sp, #0
 801149a:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 801149c:	687b      	ldr	r3, [r7, #4]
 801149e:	3301      	adds	r3, #1
 80114a0:	781b      	ldrb	r3, [r3, #0]
 80114a2:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 80114a4:	89fb      	ldrh	r3, [r7, #14]
 80114a6:	021b      	lsls	r3, r3, #8
 80114a8:	b21a      	sxth	r2, r3
 80114aa:	687b      	ldr	r3, [r7, #4]
 80114ac:	781b      	ldrb	r3, [r3, #0]
 80114ae:	b21b      	sxth	r3, r3
 80114b0:	4313      	orrs	r3, r2
 80114b2:	b21b      	sxth	r3, r3
 80114b4:	81fb      	strh	r3, [r7, #14]
	return rv;
 80114b6:	89fb      	ldrh	r3, [r7, #14]
}
 80114b8:	4618      	mov	r0, r3
 80114ba:	3714      	adds	r7, #20
 80114bc:	46bd      	mov	sp, r7
 80114be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114c2:	4770      	bx	lr

080114c4 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 80114c4:	b480      	push	{r7}
 80114c6:	b085      	sub	sp, #20
 80114c8:	af00      	add	r7, sp, #0
 80114ca:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 80114cc:	687b      	ldr	r3, [r7, #4]
 80114ce:	3303      	adds	r3, #3
 80114d0:	781b      	ldrb	r3, [r3, #0]
 80114d2:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 80114d4:	68fb      	ldr	r3, [r7, #12]
 80114d6:	021b      	lsls	r3, r3, #8
 80114d8:	687a      	ldr	r2, [r7, #4]
 80114da:	3202      	adds	r2, #2
 80114dc:	7812      	ldrb	r2, [r2, #0]
 80114de:	4313      	orrs	r3, r2
 80114e0:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 80114e2:	68fb      	ldr	r3, [r7, #12]
 80114e4:	021b      	lsls	r3, r3, #8
 80114e6:	687a      	ldr	r2, [r7, #4]
 80114e8:	3201      	adds	r2, #1
 80114ea:	7812      	ldrb	r2, [r2, #0]
 80114ec:	4313      	orrs	r3, r2
 80114ee:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 80114f0:	68fb      	ldr	r3, [r7, #12]
 80114f2:	021b      	lsls	r3, r3, #8
 80114f4:	687a      	ldr	r2, [r7, #4]
 80114f6:	7812      	ldrb	r2, [r2, #0]
 80114f8:	4313      	orrs	r3, r2
 80114fa:	60fb      	str	r3, [r7, #12]
	return rv;
 80114fc:	68fb      	ldr	r3, [r7, #12]
}
 80114fe:	4618      	mov	r0, r3
 8011500:	3714      	adds	r7, #20
 8011502:	46bd      	mov	sp, r7
 8011504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011508:	4770      	bx	lr

0801150a <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 801150a:	b480      	push	{r7}
 801150c:	b083      	sub	sp, #12
 801150e:	af00      	add	r7, sp, #0
 8011510:	6078      	str	r0, [r7, #4]
 8011512:	460b      	mov	r3, r1
 8011514:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8011516:	687b      	ldr	r3, [r7, #4]
 8011518:	1c5a      	adds	r2, r3, #1
 801151a:	607a      	str	r2, [r7, #4]
 801151c:	887a      	ldrh	r2, [r7, #2]
 801151e:	b2d2      	uxtb	r2, r2
 8011520:	701a      	strb	r2, [r3, #0]
 8011522:	887b      	ldrh	r3, [r7, #2]
 8011524:	0a1b      	lsrs	r3, r3, #8
 8011526:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8011528:	687b      	ldr	r3, [r7, #4]
 801152a:	1c5a      	adds	r2, r3, #1
 801152c:	607a      	str	r2, [r7, #4]
 801152e:	887a      	ldrh	r2, [r7, #2]
 8011530:	b2d2      	uxtb	r2, r2
 8011532:	701a      	strb	r2, [r3, #0]
}
 8011534:	bf00      	nop
 8011536:	370c      	adds	r7, #12
 8011538:	46bd      	mov	sp, r7
 801153a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801153e:	4770      	bx	lr

08011540 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8011540:	b480      	push	{r7}
 8011542:	b083      	sub	sp, #12
 8011544:	af00      	add	r7, sp, #0
 8011546:	6078      	str	r0, [r7, #4]
 8011548:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 801154a:	687b      	ldr	r3, [r7, #4]
 801154c:	1c5a      	adds	r2, r3, #1
 801154e:	607a      	str	r2, [r7, #4]
 8011550:	683a      	ldr	r2, [r7, #0]
 8011552:	b2d2      	uxtb	r2, r2
 8011554:	701a      	strb	r2, [r3, #0]
 8011556:	683b      	ldr	r3, [r7, #0]
 8011558:	0a1b      	lsrs	r3, r3, #8
 801155a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 801155c:	687b      	ldr	r3, [r7, #4]
 801155e:	1c5a      	adds	r2, r3, #1
 8011560:	607a      	str	r2, [r7, #4]
 8011562:	683a      	ldr	r2, [r7, #0]
 8011564:	b2d2      	uxtb	r2, r2
 8011566:	701a      	strb	r2, [r3, #0]
 8011568:	683b      	ldr	r3, [r7, #0]
 801156a:	0a1b      	lsrs	r3, r3, #8
 801156c:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 801156e:	687b      	ldr	r3, [r7, #4]
 8011570:	1c5a      	adds	r2, r3, #1
 8011572:	607a      	str	r2, [r7, #4]
 8011574:	683a      	ldr	r2, [r7, #0]
 8011576:	b2d2      	uxtb	r2, r2
 8011578:	701a      	strb	r2, [r3, #0]
 801157a:	683b      	ldr	r3, [r7, #0]
 801157c:	0a1b      	lsrs	r3, r3, #8
 801157e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8011580:	687b      	ldr	r3, [r7, #4]
 8011582:	1c5a      	adds	r2, r3, #1
 8011584:	607a      	str	r2, [r7, #4]
 8011586:	683a      	ldr	r2, [r7, #0]
 8011588:	b2d2      	uxtb	r2, r2
 801158a:	701a      	strb	r2, [r3, #0]
}
 801158c:	bf00      	nop
 801158e:	370c      	adds	r7, #12
 8011590:	46bd      	mov	sp, r7
 8011592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011596:	4770      	bx	lr

08011598 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8011598:	b480      	push	{r7}
 801159a:	b087      	sub	sp, #28
 801159c:	af00      	add	r7, sp, #0
 801159e:	60f8      	str	r0, [r7, #12]
 80115a0:	60b9      	str	r1, [r7, #8]
 80115a2:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80115a4:	68fb      	ldr	r3, [r7, #12]
 80115a6:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 80115a8:	68bb      	ldr	r3, [r7, #8]
 80115aa:	613b      	str	r3, [r7, #16]

	if (cnt) {
 80115ac:	687b      	ldr	r3, [r7, #4]
 80115ae:	2b00      	cmp	r3, #0
 80115b0:	d00d      	beq.n	80115ce <mem_cpy+0x36>
		do {
			*d++ = *s++;
 80115b2:	693a      	ldr	r2, [r7, #16]
 80115b4:	1c53      	adds	r3, r2, #1
 80115b6:	613b      	str	r3, [r7, #16]
 80115b8:	697b      	ldr	r3, [r7, #20]
 80115ba:	1c59      	adds	r1, r3, #1
 80115bc:	6179      	str	r1, [r7, #20]
 80115be:	7812      	ldrb	r2, [r2, #0]
 80115c0:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 80115c2:	687b      	ldr	r3, [r7, #4]
 80115c4:	3b01      	subs	r3, #1
 80115c6:	607b      	str	r3, [r7, #4]
 80115c8:	687b      	ldr	r3, [r7, #4]
 80115ca:	2b00      	cmp	r3, #0
 80115cc:	d1f1      	bne.n	80115b2 <mem_cpy+0x1a>
	}
}
 80115ce:	bf00      	nop
 80115d0:	371c      	adds	r7, #28
 80115d2:	46bd      	mov	sp, r7
 80115d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115d8:	4770      	bx	lr

080115da <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 80115da:	b480      	push	{r7}
 80115dc:	b087      	sub	sp, #28
 80115de:	af00      	add	r7, sp, #0
 80115e0:	60f8      	str	r0, [r7, #12]
 80115e2:	60b9      	str	r1, [r7, #8]
 80115e4:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80115e6:	68fb      	ldr	r3, [r7, #12]
 80115e8:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 80115ea:	697b      	ldr	r3, [r7, #20]
 80115ec:	1c5a      	adds	r2, r3, #1
 80115ee:	617a      	str	r2, [r7, #20]
 80115f0:	68ba      	ldr	r2, [r7, #8]
 80115f2:	b2d2      	uxtb	r2, r2
 80115f4:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 80115f6:	687b      	ldr	r3, [r7, #4]
 80115f8:	3b01      	subs	r3, #1
 80115fa:	607b      	str	r3, [r7, #4]
 80115fc:	687b      	ldr	r3, [r7, #4]
 80115fe:	2b00      	cmp	r3, #0
 8011600:	d1f3      	bne.n	80115ea <mem_set+0x10>
}
 8011602:	bf00      	nop
 8011604:	371c      	adds	r7, #28
 8011606:	46bd      	mov	sp, r7
 8011608:	f85d 7b04 	ldr.w	r7, [sp], #4
 801160c:	4770      	bx	lr

0801160e <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 801160e:	b480      	push	{r7}
 8011610:	b089      	sub	sp, #36	; 0x24
 8011612:	af00      	add	r7, sp, #0
 8011614:	60f8      	str	r0, [r7, #12]
 8011616:	60b9      	str	r1, [r7, #8]
 8011618:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 801161a:	68fb      	ldr	r3, [r7, #12]
 801161c:	61fb      	str	r3, [r7, #28]
 801161e:	68bb      	ldr	r3, [r7, #8]
 8011620:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8011622:	2300      	movs	r3, #0
 8011624:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8011626:	69fb      	ldr	r3, [r7, #28]
 8011628:	1c5a      	adds	r2, r3, #1
 801162a:	61fa      	str	r2, [r7, #28]
 801162c:	781b      	ldrb	r3, [r3, #0]
 801162e:	4619      	mov	r1, r3
 8011630:	69bb      	ldr	r3, [r7, #24]
 8011632:	1c5a      	adds	r2, r3, #1
 8011634:	61ba      	str	r2, [r7, #24]
 8011636:	781b      	ldrb	r3, [r3, #0]
 8011638:	1acb      	subs	r3, r1, r3
 801163a:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 801163c:	687b      	ldr	r3, [r7, #4]
 801163e:	3b01      	subs	r3, #1
 8011640:	607b      	str	r3, [r7, #4]
 8011642:	687b      	ldr	r3, [r7, #4]
 8011644:	2b00      	cmp	r3, #0
 8011646:	d002      	beq.n	801164e <mem_cmp+0x40>
 8011648:	697b      	ldr	r3, [r7, #20]
 801164a:	2b00      	cmp	r3, #0
 801164c:	d0eb      	beq.n	8011626 <mem_cmp+0x18>

	return r;
 801164e:	697b      	ldr	r3, [r7, #20]
}
 8011650:	4618      	mov	r0, r3
 8011652:	3724      	adds	r7, #36	; 0x24
 8011654:	46bd      	mov	sp, r7
 8011656:	f85d 7b04 	ldr.w	r7, [sp], #4
 801165a:	4770      	bx	lr

0801165c <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 801165c:	b480      	push	{r7}
 801165e:	b083      	sub	sp, #12
 8011660:	af00      	add	r7, sp, #0
 8011662:	6078      	str	r0, [r7, #4]
 8011664:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8011666:	e002      	b.n	801166e <chk_chr+0x12>
 8011668:	687b      	ldr	r3, [r7, #4]
 801166a:	3301      	adds	r3, #1
 801166c:	607b      	str	r3, [r7, #4]
 801166e:	687b      	ldr	r3, [r7, #4]
 8011670:	781b      	ldrb	r3, [r3, #0]
 8011672:	2b00      	cmp	r3, #0
 8011674:	d005      	beq.n	8011682 <chk_chr+0x26>
 8011676:	687b      	ldr	r3, [r7, #4]
 8011678:	781b      	ldrb	r3, [r3, #0]
 801167a:	461a      	mov	r2, r3
 801167c:	683b      	ldr	r3, [r7, #0]
 801167e:	4293      	cmp	r3, r2
 8011680:	d1f2      	bne.n	8011668 <chk_chr+0xc>
	return *str;
 8011682:	687b      	ldr	r3, [r7, #4]
 8011684:	781b      	ldrb	r3, [r3, #0]
}
 8011686:	4618      	mov	r0, r3
 8011688:	370c      	adds	r7, #12
 801168a:	46bd      	mov	sp, r7
 801168c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011690:	4770      	bx	lr
	...

08011694 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8011694:	b480      	push	{r7}
 8011696:	b085      	sub	sp, #20
 8011698:	af00      	add	r7, sp, #0
 801169a:	6078      	str	r0, [r7, #4]
 801169c:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 801169e:	2300      	movs	r3, #0
 80116a0:	60bb      	str	r3, [r7, #8]
 80116a2:	68bb      	ldr	r3, [r7, #8]
 80116a4:	60fb      	str	r3, [r7, #12]
 80116a6:	e029      	b.n	80116fc <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 80116a8:	4a27      	ldr	r2, [pc, #156]	; (8011748 <chk_lock+0xb4>)
 80116aa:	68fb      	ldr	r3, [r7, #12]
 80116ac:	011b      	lsls	r3, r3, #4
 80116ae:	4413      	add	r3, r2
 80116b0:	681b      	ldr	r3, [r3, #0]
 80116b2:	2b00      	cmp	r3, #0
 80116b4:	d01d      	beq.n	80116f2 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80116b6:	4a24      	ldr	r2, [pc, #144]	; (8011748 <chk_lock+0xb4>)
 80116b8:	68fb      	ldr	r3, [r7, #12]
 80116ba:	011b      	lsls	r3, r3, #4
 80116bc:	4413      	add	r3, r2
 80116be:	681a      	ldr	r2, [r3, #0]
 80116c0:	687b      	ldr	r3, [r7, #4]
 80116c2:	681b      	ldr	r3, [r3, #0]
 80116c4:	429a      	cmp	r2, r3
 80116c6:	d116      	bne.n	80116f6 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 80116c8:	4a1f      	ldr	r2, [pc, #124]	; (8011748 <chk_lock+0xb4>)
 80116ca:	68fb      	ldr	r3, [r7, #12]
 80116cc:	011b      	lsls	r3, r3, #4
 80116ce:	4413      	add	r3, r2
 80116d0:	3304      	adds	r3, #4
 80116d2:	681a      	ldr	r2, [r3, #0]
 80116d4:	687b      	ldr	r3, [r7, #4]
 80116d6:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80116d8:	429a      	cmp	r2, r3
 80116da:	d10c      	bne.n	80116f6 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80116dc:	4a1a      	ldr	r2, [pc, #104]	; (8011748 <chk_lock+0xb4>)
 80116de:	68fb      	ldr	r3, [r7, #12]
 80116e0:	011b      	lsls	r3, r3, #4
 80116e2:	4413      	add	r3, r2
 80116e4:	3308      	adds	r3, #8
 80116e6:	681a      	ldr	r2, [r3, #0]
 80116e8:	687b      	ldr	r3, [r7, #4]
 80116ea:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 80116ec:	429a      	cmp	r2, r3
 80116ee:	d102      	bne.n	80116f6 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80116f0:	e007      	b.n	8011702 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 80116f2:	2301      	movs	r3, #1
 80116f4:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 80116f6:	68fb      	ldr	r3, [r7, #12]
 80116f8:	3301      	adds	r3, #1
 80116fa:	60fb      	str	r3, [r7, #12]
 80116fc:	68fb      	ldr	r3, [r7, #12]
 80116fe:	2b01      	cmp	r3, #1
 8011700:	d9d2      	bls.n	80116a8 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8011702:	68fb      	ldr	r3, [r7, #12]
 8011704:	2b02      	cmp	r3, #2
 8011706:	d109      	bne.n	801171c <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8011708:	68bb      	ldr	r3, [r7, #8]
 801170a:	2b00      	cmp	r3, #0
 801170c:	d102      	bne.n	8011714 <chk_lock+0x80>
 801170e:	683b      	ldr	r3, [r7, #0]
 8011710:	2b02      	cmp	r3, #2
 8011712:	d101      	bne.n	8011718 <chk_lock+0x84>
 8011714:	2300      	movs	r3, #0
 8011716:	e010      	b.n	801173a <chk_lock+0xa6>
 8011718:	2312      	movs	r3, #18
 801171a:	e00e      	b.n	801173a <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 801171c:	683b      	ldr	r3, [r7, #0]
 801171e:	2b00      	cmp	r3, #0
 8011720:	d108      	bne.n	8011734 <chk_lock+0xa0>
 8011722:	4a09      	ldr	r2, [pc, #36]	; (8011748 <chk_lock+0xb4>)
 8011724:	68fb      	ldr	r3, [r7, #12]
 8011726:	011b      	lsls	r3, r3, #4
 8011728:	4413      	add	r3, r2
 801172a:	330c      	adds	r3, #12
 801172c:	881b      	ldrh	r3, [r3, #0]
 801172e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8011732:	d101      	bne.n	8011738 <chk_lock+0xa4>
 8011734:	2310      	movs	r3, #16
 8011736:	e000      	b.n	801173a <chk_lock+0xa6>
 8011738:	2300      	movs	r3, #0
}
 801173a:	4618      	mov	r0, r3
 801173c:	3714      	adds	r7, #20
 801173e:	46bd      	mov	sp, r7
 8011740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011744:	4770      	bx	lr
 8011746:	bf00      	nop
 8011748:	20024660 	.word	0x20024660

0801174c <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 801174c:	b480      	push	{r7}
 801174e:	b083      	sub	sp, #12
 8011750:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8011752:	2300      	movs	r3, #0
 8011754:	607b      	str	r3, [r7, #4]
 8011756:	e002      	b.n	801175e <enq_lock+0x12>
 8011758:	687b      	ldr	r3, [r7, #4]
 801175a:	3301      	adds	r3, #1
 801175c:	607b      	str	r3, [r7, #4]
 801175e:	687b      	ldr	r3, [r7, #4]
 8011760:	2b01      	cmp	r3, #1
 8011762:	d806      	bhi.n	8011772 <enq_lock+0x26>
 8011764:	4a09      	ldr	r2, [pc, #36]	; (801178c <enq_lock+0x40>)
 8011766:	687b      	ldr	r3, [r7, #4]
 8011768:	011b      	lsls	r3, r3, #4
 801176a:	4413      	add	r3, r2
 801176c:	681b      	ldr	r3, [r3, #0]
 801176e:	2b00      	cmp	r3, #0
 8011770:	d1f2      	bne.n	8011758 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8011772:	687b      	ldr	r3, [r7, #4]
 8011774:	2b02      	cmp	r3, #2
 8011776:	bf14      	ite	ne
 8011778:	2301      	movne	r3, #1
 801177a:	2300      	moveq	r3, #0
 801177c:	b2db      	uxtb	r3, r3
}
 801177e:	4618      	mov	r0, r3
 8011780:	370c      	adds	r7, #12
 8011782:	46bd      	mov	sp, r7
 8011784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011788:	4770      	bx	lr
 801178a:	bf00      	nop
 801178c:	20024660 	.word	0x20024660

08011790 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8011790:	b480      	push	{r7}
 8011792:	b085      	sub	sp, #20
 8011794:	af00      	add	r7, sp, #0
 8011796:	6078      	str	r0, [r7, #4]
 8011798:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 801179a:	2300      	movs	r3, #0
 801179c:	60fb      	str	r3, [r7, #12]
 801179e:	e01f      	b.n	80117e0 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 80117a0:	4a41      	ldr	r2, [pc, #260]	; (80118a8 <inc_lock+0x118>)
 80117a2:	68fb      	ldr	r3, [r7, #12]
 80117a4:	011b      	lsls	r3, r3, #4
 80117a6:	4413      	add	r3, r2
 80117a8:	681a      	ldr	r2, [r3, #0]
 80117aa:	687b      	ldr	r3, [r7, #4]
 80117ac:	681b      	ldr	r3, [r3, #0]
 80117ae:	429a      	cmp	r2, r3
 80117b0:	d113      	bne.n	80117da <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 80117b2:	4a3d      	ldr	r2, [pc, #244]	; (80118a8 <inc_lock+0x118>)
 80117b4:	68fb      	ldr	r3, [r7, #12]
 80117b6:	011b      	lsls	r3, r3, #4
 80117b8:	4413      	add	r3, r2
 80117ba:	3304      	adds	r3, #4
 80117bc:	681a      	ldr	r2, [r3, #0]
 80117be:	687b      	ldr	r3, [r7, #4]
 80117c0:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 80117c2:	429a      	cmp	r2, r3
 80117c4:	d109      	bne.n	80117da <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 80117c6:	4a38      	ldr	r2, [pc, #224]	; (80118a8 <inc_lock+0x118>)
 80117c8:	68fb      	ldr	r3, [r7, #12]
 80117ca:	011b      	lsls	r3, r3, #4
 80117cc:	4413      	add	r3, r2
 80117ce:	3308      	adds	r3, #8
 80117d0:	681a      	ldr	r2, [r3, #0]
 80117d2:	687b      	ldr	r3, [r7, #4]
 80117d4:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 80117d6:	429a      	cmp	r2, r3
 80117d8:	d006      	beq.n	80117e8 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80117da:	68fb      	ldr	r3, [r7, #12]
 80117dc:	3301      	adds	r3, #1
 80117de:	60fb      	str	r3, [r7, #12]
 80117e0:	68fb      	ldr	r3, [r7, #12]
 80117e2:	2b01      	cmp	r3, #1
 80117e4:	d9dc      	bls.n	80117a0 <inc_lock+0x10>
 80117e6:	e000      	b.n	80117ea <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 80117e8:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 80117ea:	68fb      	ldr	r3, [r7, #12]
 80117ec:	2b02      	cmp	r3, #2
 80117ee:	d132      	bne.n	8011856 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80117f0:	2300      	movs	r3, #0
 80117f2:	60fb      	str	r3, [r7, #12]
 80117f4:	e002      	b.n	80117fc <inc_lock+0x6c>
 80117f6:	68fb      	ldr	r3, [r7, #12]
 80117f8:	3301      	adds	r3, #1
 80117fa:	60fb      	str	r3, [r7, #12]
 80117fc:	68fb      	ldr	r3, [r7, #12]
 80117fe:	2b01      	cmp	r3, #1
 8011800:	d806      	bhi.n	8011810 <inc_lock+0x80>
 8011802:	4a29      	ldr	r2, [pc, #164]	; (80118a8 <inc_lock+0x118>)
 8011804:	68fb      	ldr	r3, [r7, #12]
 8011806:	011b      	lsls	r3, r3, #4
 8011808:	4413      	add	r3, r2
 801180a:	681b      	ldr	r3, [r3, #0]
 801180c:	2b00      	cmp	r3, #0
 801180e:	d1f2      	bne.n	80117f6 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8011810:	68fb      	ldr	r3, [r7, #12]
 8011812:	2b02      	cmp	r3, #2
 8011814:	d101      	bne.n	801181a <inc_lock+0x8a>
 8011816:	2300      	movs	r3, #0
 8011818:	e040      	b.n	801189c <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 801181a:	687b      	ldr	r3, [r7, #4]
 801181c:	681a      	ldr	r2, [r3, #0]
 801181e:	4922      	ldr	r1, [pc, #136]	; (80118a8 <inc_lock+0x118>)
 8011820:	68fb      	ldr	r3, [r7, #12]
 8011822:	011b      	lsls	r3, r3, #4
 8011824:	440b      	add	r3, r1
 8011826:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8011828:	687b      	ldr	r3, [r7, #4]
 801182a:	689a      	ldr	r2, [r3, #8]
 801182c:	491e      	ldr	r1, [pc, #120]	; (80118a8 <inc_lock+0x118>)
 801182e:	68fb      	ldr	r3, [r7, #12]
 8011830:	011b      	lsls	r3, r3, #4
 8011832:	440b      	add	r3, r1
 8011834:	3304      	adds	r3, #4
 8011836:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8011838:	687b      	ldr	r3, [r7, #4]
 801183a:	695a      	ldr	r2, [r3, #20]
 801183c:	491a      	ldr	r1, [pc, #104]	; (80118a8 <inc_lock+0x118>)
 801183e:	68fb      	ldr	r3, [r7, #12]
 8011840:	011b      	lsls	r3, r3, #4
 8011842:	440b      	add	r3, r1
 8011844:	3308      	adds	r3, #8
 8011846:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8011848:	4a17      	ldr	r2, [pc, #92]	; (80118a8 <inc_lock+0x118>)
 801184a:	68fb      	ldr	r3, [r7, #12]
 801184c:	011b      	lsls	r3, r3, #4
 801184e:	4413      	add	r3, r2
 8011850:	330c      	adds	r3, #12
 8011852:	2200      	movs	r2, #0
 8011854:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8011856:	683b      	ldr	r3, [r7, #0]
 8011858:	2b00      	cmp	r3, #0
 801185a:	d009      	beq.n	8011870 <inc_lock+0xe0>
 801185c:	4a12      	ldr	r2, [pc, #72]	; (80118a8 <inc_lock+0x118>)
 801185e:	68fb      	ldr	r3, [r7, #12]
 8011860:	011b      	lsls	r3, r3, #4
 8011862:	4413      	add	r3, r2
 8011864:	330c      	adds	r3, #12
 8011866:	881b      	ldrh	r3, [r3, #0]
 8011868:	2b00      	cmp	r3, #0
 801186a:	d001      	beq.n	8011870 <inc_lock+0xe0>
 801186c:	2300      	movs	r3, #0
 801186e:	e015      	b.n	801189c <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8011870:	683b      	ldr	r3, [r7, #0]
 8011872:	2b00      	cmp	r3, #0
 8011874:	d108      	bne.n	8011888 <inc_lock+0xf8>
 8011876:	4a0c      	ldr	r2, [pc, #48]	; (80118a8 <inc_lock+0x118>)
 8011878:	68fb      	ldr	r3, [r7, #12]
 801187a:	011b      	lsls	r3, r3, #4
 801187c:	4413      	add	r3, r2
 801187e:	330c      	adds	r3, #12
 8011880:	881b      	ldrh	r3, [r3, #0]
 8011882:	3301      	adds	r3, #1
 8011884:	b29a      	uxth	r2, r3
 8011886:	e001      	b.n	801188c <inc_lock+0xfc>
 8011888:	f44f 7280 	mov.w	r2, #256	; 0x100
 801188c:	4906      	ldr	r1, [pc, #24]	; (80118a8 <inc_lock+0x118>)
 801188e:	68fb      	ldr	r3, [r7, #12]
 8011890:	011b      	lsls	r3, r3, #4
 8011892:	440b      	add	r3, r1
 8011894:	330c      	adds	r3, #12
 8011896:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8011898:	68fb      	ldr	r3, [r7, #12]
 801189a:	3301      	adds	r3, #1
}
 801189c:	4618      	mov	r0, r3
 801189e:	3714      	adds	r7, #20
 80118a0:	46bd      	mov	sp, r7
 80118a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118a6:	4770      	bx	lr
 80118a8:	20024660 	.word	0x20024660

080118ac <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 80118ac:	b480      	push	{r7}
 80118ae:	b085      	sub	sp, #20
 80118b0:	af00      	add	r7, sp, #0
 80118b2:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 80118b4:	687b      	ldr	r3, [r7, #4]
 80118b6:	3b01      	subs	r3, #1
 80118b8:	607b      	str	r3, [r7, #4]
 80118ba:	687b      	ldr	r3, [r7, #4]
 80118bc:	2b01      	cmp	r3, #1
 80118be:	d825      	bhi.n	801190c <dec_lock+0x60>
		n = Files[i].ctr;
 80118c0:	4a17      	ldr	r2, [pc, #92]	; (8011920 <dec_lock+0x74>)
 80118c2:	687b      	ldr	r3, [r7, #4]
 80118c4:	011b      	lsls	r3, r3, #4
 80118c6:	4413      	add	r3, r2
 80118c8:	330c      	adds	r3, #12
 80118ca:	881b      	ldrh	r3, [r3, #0]
 80118cc:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 80118ce:	89fb      	ldrh	r3, [r7, #14]
 80118d0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80118d4:	d101      	bne.n	80118da <dec_lock+0x2e>
 80118d6:	2300      	movs	r3, #0
 80118d8:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 80118da:	89fb      	ldrh	r3, [r7, #14]
 80118dc:	2b00      	cmp	r3, #0
 80118de:	d002      	beq.n	80118e6 <dec_lock+0x3a>
 80118e0:	89fb      	ldrh	r3, [r7, #14]
 80118e2:	3b01      	subs	r3, #1
 80118e4:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 80118e6:	4a0e      	ldr	r2, [pc, #56]	; (8011920 <dec_lock+0x74>)
 80118e8:	687b      	ldr	r3, [r7, #4]
 80118ea:	011b      	lsls	r3, r3, #4
 80118ec:	4413      	add	r3, r2
 80118ee:	330c      	adds	r3, #12
 80118f0:	89fa      	ldrh	r2, [r7, #14]
 80118f2:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 80118f4:	89fb      	ldrh	r3, [r7, #14]
 80118f6:	2b00      	cmp	r3, #0
 80118f8:	d105      	bne.n	8011906 <dec_lock+0x5a>
 80118fa:	4a09      	ldr	r2, [pc, #36]	; (8011920 <dec_lock+0x74>)
 80118fc:	687b      	ldr	r3, [r7, #4]
 80118fe:	011b      	lsls	r3, r3, #4
 8011900:	4413      	add	r3, r2
 8011902:	2200      	movs	r2, #0
 8011904:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8011906:	2300      	movs	r3, #0
 8011908:	737b      	strb	r3, [r7, #13]
 801190a:	e001      	b.n	8011910 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 801190c:	2302      	movs	r3, #2
 801190e:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8011910:	7b7b      	ldrb	r3, [r7, #13]
}
 8011912:	4618      	mov	r0, r3
 8011914:	3714      	adds	r7, #20
 8011916:	46bd      	mov	sp, r7
 8011918:	f85d 7b04 	ldr.w	r7, [sp], #4
 801191c:	4770      	bx	lr
 801191e:	bf00      	nop
 8011920:	20024660 	.word	0x20024660

08011924 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8011924:	b480      	push	{r7}
 8011926:	b085      	sub	sp, #20
 8011928:	af00      	add	r7, sp, #0
 801192a:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 801192c:	2300      	movs	r3, #0
 801192e:	60fb      	str	r3, [r7, #12]
 8011930:	e010      	b.n	8011954 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8011932:	4a0d      	ldr	r2, [pc, #52]	; (8011968 <clear_lock+0x44>)
 8011934:	68fb      	ldr	r3, [r7, #12]
 8011936:	011b      	lsls	r3, r3, #4
 8011938:	4413      	add	r3, r2
 801193a:	681b      	ldr	r3, [r3, #0]
 801193c:	687a      	ldr	r2, [r7, #4]
 801193e:	429a      	cmp	r2, r3
 8011940:	d105      	bne.n	801194e <clear_lock+0x2a>
 8011942:	4a09      	ldr	r2, [pc, #36]	; (8011968 <clear_lock+0x44>)
 8011944:	68fb      	ldr	r3, [r7, #12]
 8011946:	011b      	lsls	r3, r3, #4
 8011948:	4413      	add	r3, r2
 801194a:	2200      	movs	r2, #0
 801194c:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 801194e:	68fb      	ldr	r3, [r7, #12]
 8011950:	3301      	adds	r3, #1
 8011952:	60fb      	str	r3, [r7, #12]
 8011954:	68fb      	ldr	r3, [r7, #12]
 8011956:	2b01      	cmp	r3, #1
 8011958:	d9eb      	bls.n	8011932 <clear_lock+0xe>
	}
}
 801195a:	bf00      	nop
 801195c:	3714      	adds	r7, #20
 801195e:	46bd      	mov	sp, r7
 8011960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011964:	4770      	bx	lr
 8011966:	bf00      	nop
 8011968:	20024660 	.word	0x20024660

0801196c <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 801196c:	b580      	push	{r7, lr}
 801196e:	b086      	sub	sp, #24
 8011970:	af00      	add	r7, sp, #0
 8011972:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8011974:	2300      	movs	r3, #0
 8011976:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8011978:	687b      	ldr	r3, [r7, #4]
 801197a:	78db      	ldrb	r3, [r3, #3]
 801197c:	2b00      	cmp	r3, #0
 801197e:	d034      	beq.n	80119ea <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8011980:	687b      	ldr	r3, [r7, #4]
 8011982:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011984:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8011986:	687b      	ldr	r3, [r7, #4]
 8011988:	7858      	ldrb	r0, [r3, #1]
 801198a:	687b      	ldr	r3, [r7, #4]
 801198c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8011990:	2301      	movs	r3, #1
 8011992:	697a      	ldr	r2, [r7, #20]
 8011994:	f7ff fd40 	bl	8011418 <disk_write>
 8011998:	4603      	mov	r3, r0
 801199a:	2b00      	cmp	r3, #0
 801199c:	d002      	beq.n	80119a4 <sync_window+0x38>
			res = FR_DISK_ERR;
 801199e:	2301      	movs	r3, #1
 80119a0:	73fb      	strb	r3, [r7, #15]
 80119a2:	e022      	b.n	80119ea <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 80119a4:	687b      	ldr	r3, [r7, #4]
 80119a6:	2200      	movs	r2, #0
 80119a8:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 80119aa:	687b      	ldr	r3, [r7, #4]
 80119ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80119ae:	697a      	ldr	r2, [r7, #20]
 80119b0:	1ad2      	subs	r2, r2, r3
 80119b2:	687b      	ldr	r3, [r7, #4]
 80119b4:	6a1b      	ldr	r3, [r3, #32]
 80119b6:	429a      	cmp	r2, r3
 80119b8:	d217      	bcs.n	80119ea <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80119ba:	687b      	ldr	r3, [r7, #4]
 80119bc:	789b      	ldrb	r3, [r3, #2]
 80119be:	613b      	str	r3, [r7, #16]
 80119c0:	e010      	b.n	80119e4 <sync_window+0x78>
					wsect += fs->fsize;
 80119c2:	687b      	ldr	r3, [r7, #4]
 80119c4:	6a1b      	ldr	r3, [r3, #32]
 80119c6:	697a      	ldr	r2, [r7, #20]
 80119c8:	4413      	add	r3, r2
 80119ca:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 80119cc:	687b      	ldr	r3, [r7, #4]
 80119ce:	7858      	ldrb	r0, [r3, #1]
 80119d0:	687b      	ldr	r3, [r7, #4]
 80119d2:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80119d6:	2301      	movs	r3, #1
 80119d8:	697a      	ldr	r2, [r7, #20]
 80119da:	f7ff fd1d 	bl	8011418 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80119de:	693b      	ldr	r3, [r7, #16]
 80119e0:	3b01      	subs	r3, #1
 80119e2:	613b      	str	r3, [r7, #16]
 80119e4:	693b      	ldr	r3, [r7, #16]
 80119e6:	2b01      	cmp	r3, #1
 80119e8:	d8eb      	bhi.n	80119c2 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 80119ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80119ec:	4618      	mov	r0, r3
 80119ee:	3718      	adds	r7, #24
 80119f0:	46bd      	mov	sp, r7
 80119f2:	bd80      	pop	{r7, pc}

080119f4 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 80119f4:	b580      	push	{r7, lr}
 80119f6:	b084      	sub	sp, #16
 80119f8:	af00      	add	r7, sp, #0
 80119fa:	6078      	str	r0, [r7, #4]
 80119fc:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 80119fe:	2300      	movs	r3, #0
 8011a00:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8011a02:	687b      	ldr	r3, [r7, #4]
 8011a04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011a06:	683a      	ldr	r2, [r7, #0]
 8011a08:	429a      	cmp	r2, r3
 8011a0a:	d01b      	beq.n	8011a44 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8011a0c:	6878      	ldr	r0, [r7, #4]
 8011a0e:	f7ff ffad 	bl	801196c <sync_window>
 8011a12:	4603      	mov	r3, r0
 8011a14:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8011a16:	7bfb      	ldrb	r3, [r7, #15]
 8011a18:	2b00      	cmp	r3, #0
 8011a1a:	d113      	bne.n	8011a44 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8011a1c:	687b      	ldr	r3, [r7, #4]
 8011a1e:	7858      	ldrb	r0, [r3, #1]
 8011a20:	687b      	ldr	r3, [r7, #4]
 8011a22:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8011a26:	2301      	movs	r3, #1
 8011a28:	683a      	ldr	r2, [r7, #0]
 8011a2a:	f7ff fcd5 	bl	80113d8 <disk_read>
 8011a2e:	4603      	mov	r3, r0
 8011a30:	2b00      	cmp	r3, #0
 8011a32:	d004      	beq.n	8011a3e <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8011a34:	f04f 33ff 	mov.w	r3, #4294967295
 8011a38:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8011a3a:	2301      	movs	r3, #1
 8011a3c:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8011a3e:	687b      	ldr	r3, [r7, #4]
 8011a40:	683a      	ldr	r2, [r7, #0]
 8011a42:	635a      	str	r2, [r3, #52]	; 0x34
		}
	}
	return res;
 8011a44:	7bfb      	ldrb	r3, [r7, #15]
}
 8011a46:	4618      	mov	r0, r3
 8011a48:	3710      	adds	r7, #16
 8011a4a:	46bd      	mov	sp, r7
 8011a4c:	bd80      	pop	{r7, pc}
	...

08011a50 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8011a50:	b580      	push	{r7, lr}
 8011a52:	b084      	sub	sp, #16
 8011a54:	af00      	add	r7, sp, #0
 8011a56:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8011a58:	6878      	ldr	r0, [r7, #4]
 8011a5a:	f7ff ff87 	bl	801196c <sync_window>
 8011a5e:	4603      	mov	r3, r0
 8011a60:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8011a62:	7bfb      	ldrb	r3, [r7, #15]
 8011a64:	2b00      	cmp	r3, #0
 8011a66:	d159      	bne.n	8011b1c <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8011a68:	687b      	ldr	r3, [r7, #4]
 8011a6a:	781b      	ldrb	r3, [r3, #0]
 8011a6c:	2b03      	cmp	r3, #3
 8011a6e:	d149      	bne.n	8011b04 <sync_fs+0xb4>
 8011a70:	687b      	ldr	r3, [r7, #4]
 8011a72:	791b      	ldrb	r3, [r3, #4]
 8011a74:	2b01      	cmp	r3, #1
 8011a76:	d145      	bne.n	8011b04 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8011a78:	687b      	ldr	r3, [r7, #4]
 8011a7a:	f103 0038 	add.w	r0, r3, #56	; 0x38
 8011a7e:	687b      	ldr	r3, [r7, #4]
 8011a80:	899b      	ldrh	r3, [r3, #12]
 8011a82:	461a      	mov	r2, r3
 8011a84:	2100      	movs	r1, #0
 8011a86:	f7ff fda8 	bl	80115da <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8011a8a:	687b      	ldr	r3, [r7, #4]
 8011a8c:	3338      	adds	r3, #56	; 0x38
 8011a8e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8011a92:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8011a96:	4618      	mov	r0, r3
 8011a98:	f7ff fd37 	bl	801150a <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8011a9c:	687b      	ldr	r3, [r7, #4]
 8011a9e:	3338      	adds	r3, #56	; 0x38
 8011aa0:	4921      	ldr	r1, [pc, #132]	; (8011b28 <sync_fs+0xd8>)
 8011aa2:	4618      	mov	r0, r3
 8011aa4:	f7ff fd4c 	bl	8011540 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8011aa8:	687b      	ldr	r3, [r7, #4]
 8011aaa:	3338      	adds	r3, #56	; 0x38
 8011aac:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8011ab0:	491e      	ldr	r1, [pc, #120]	; (8011b2c <sync_fs+0xdc>)
 8011ab2:	4618      	mov	r0, r3
 8011ab4:	f7ff fd44 	bl	8011540 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8011ab8:	687b      	ldr	r3, [r7, #4]
 8011aba:	3338      	adds	r3, #56	; 0x38
 8011abc:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 8011ac0:	687b      	ldr	r3, [r7, #4]
 8011ac2:	695b      	ldr	r3, [r3, #20]
 8011ac4:	4619      	mov	r1, r3
 8011ac6:	4610      	mov	r0, r2
 8011ac8:	f7ff fd3a 	bl	8011540 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8011acc:	687b      	ldr	r3, [r7, #4]
 8011ace:	3338      	adds	r3, #56	; 0x38
 8011ad0:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 8011ad4:	687b      	ldr	r3, [r7, #4]
 8011ad6:	691b      	ldr	r3, [r3, #16]
 8011ad8:	4619      	mov	r1, r3
 8011ada:	4610      	mov	r0, r2
 8011adc:	f7ff fd30 	bl	8011540 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8011ae0:	687b      	ldr	r3, [r7, #4]
 8011ae2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011ae4:	1c5a      	adds	r2, r3, #1
 8011ae6:	687b      	ldr	r3, [r7, #4]
 8011ae8:	635a      	str	r2, [r3, #52]	; 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8011aea:	687b      	ldr	r3, [r7, #4]
 8011aec:	7858      	ldrb	r0, [r3, #1]
 8011aee:	687b      	ldr	r3, [r7, #4]
 8011af0:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8011af4:	687b      	ldr	r3, [r7, #4]
 8011af6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8011af8:	2301      	movs	r3, #1
 8011afa:	f7ff fc8d 	bl	8011418 <disk_write>
			fs->fsi_flag = 0;
 8011afe:	687b      	ldr	r3, [r7, #4]
 8011b00:	2200      	movs	r2, #0
 8011b02:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8011b04:	687b      	ldr	r3, [r7, #4]
 8011b06:	785b      	ldrb	r3, [r3, #1]
 8011b08:	2200      	movs	r2, #0
 8011b0a:	2100      	movs	r1, #0
 8011b0c:	4618      	mov	r0, r3
 8011b0e:	f7ff fca3 	bl	8011458 <disk_ioctl>
 8011b12:	4603      	mov	r3, r0
 8011b14:	2b00      	cmp	r3, #0
 8011b16:	d001      	beq.n	8011b1c <sync_fs+0xcc>
 8011b18:	2301      	movs	r3, #1
 8011b1a:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8011b1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8011b1e:	4618      	mov	r0, r3
 8011b20:	3710      	adds	r7, #16
 8011b22:	46bd      	mov	sp, r7
 8011b24:	bd80      	pop	{r7, pc}
 8011b26:	bf00      	nop
 8011b28:	41615252 	.word	0x41615252
 8011b2c:	61417272 	.word	0x61417272

08011b30 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8011b30:	b480      	push	{r7}
 8011b32:	b083      	sub	sp, #12
 8011b34:	af00      	add	r7, sp, #0
 8011b36:	6078      	str	r0, [r7, #4]
 8011b38:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8011b3a:	683b      	ldr	r3, [r7, #0]
 8011b3c:	3b02      	subs	r3, #2
 8011b3e:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8011b40:	687b      	ldr	r3, [r7, #4]
 8011b42:	69db      	ldr	r3, [r3, #28]
 8011b44:	3b02      	subs	r3, #2
 8011b46:	683a      	ldr	r2, [r7, #0]
 8011b48:	429a      	cmp	r2, r3
 8011b4a:	d301      	bcc.n	8011b50 <clust2sect+0x20>
 8011b4c:	2300      	movs	r3, #0
 8011b4e:	e008      	b.n	8011b62 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8011b50:	687b      	ldr	r3, [r7, #4]
 8011b52:	895b      	ldrh	r3, [r3, #10]
 8011b54:	461a      	mov	r2, r3
 8011b56:	683b      	ldr	r3, [r7, #0]
 8011b58:	fb03 f202 	mul.w	r2, r3, r2
 8011b5c:	687b      	ldr	r3, [r7, #4]
 8011b5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011b60:	4413      	add	r3, r2
}
 8011b62:	4618      	mov	r0, r3
 8011b64:	370c      	adds	r7, #12
 8011b66:	46bd      	mov	sp, r7
 8011b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b6c:	4770      	bx	lr

08011b6e <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8011b6e:	b580      	push	{r7, lr}
 8011b70:	b086      	sub	sp, #24
 8011b72:	af00      	add	r7, sp, #0
 8011b74:	6078      	str	r0, [r7, #4]
 8011b76:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8011b78:	687b      	ldr	r3, [r7, #4]
 8011b7a:	681b      	ldr	r3, [r3, #0]
 8011b7c:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8011b7e:	683b      	ldr	r3, [r7, #0]
 8011b80:	2b01      	cmp	r3, #1
 8011b82:	d904      	bls.n	8011b8e <get_fat+0x20>
 8011b84:	693b      	ldr	r3, [r7, #16]
 8011b86:	69db      	ldr	r3, [r3, #28]
 8011b88:	683a      	ldr	r2, [r7, #0]
 8011b8a:	429a      	cmp	r2, r3
 8011b8c:	d302      	bcc.n	8011b94 <get_fat+0x26>
		val = 1;	/* Internal error */
 8011b8e:	2301      	movs	r3, #1
 8011b90:	617b      	str	r3, [r7, #20]
 8011b92:	e0b7      	b.n	8011d04 <get_fat+0x196>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8011b94:	f04f 33ff 	mov.w	r3, #4294967295
 8011b98:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8011b9a:	693b      	ldr	r3, [r7, #16]
 8011b9c:	781b      	ldrb	r3, [r3, #0]
 8011b9e:	2b02      	cmp	r3, #2
 8011ba0:	d05a      	beq.n	8011c58 <get_fat+0xea>
 8011ba2:	2b03      	cmp	r3, #3
 8011ba4:	d07d      	beq.n	8011ca2 <get_fat+0x134>
 8011ba6:	2b01      	cmp	r3, #1
 8011ba8:	f040 80a2 	bne.w	8011cf0 <get_fat+0x182>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8011bac:	683b      	ldr	r3, [r7, #0]
 8011bae:	60fb      	str	r3, [r7, #12]
 8011bb0:	68fb      	ldr	r3, [r7, #12]
 8011bb2:	085b      	lsrs	r3, r3, #1
 8011bb4:	68fa      	ldr	r2, [r7, #12]
 8011bb6:	4413      	add	r3, r2
 8011bb8:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8011bba:	693b      	ldr	r3, [r7, #16]
 8011bbc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8011bbe:	693b      	ldr	r3, [r7, #16]
 8011bc0:	899b      	ldrh	r3, [r3, #12]
 8011bc2:	4619      	mov	r1, r3
 8011bc4:	68fb      	ldr	r3, [r7, #12]
 8011bc6:	fbb3 f3f1 	udiv	r3, r3, r1
 8011bca:	4413      	add	r3, r2
 8011bcc:	4619      	mov	r1, r3
 8011bce:	6938      	ldr	r0, [r7, #16]
 8011bd0:	f7ff ff10 	bl	80119f4 <move_window>
 8011bd4:	4603      	mov	r3, r0
 8011bd6:	2b00      	cmp	r3, #0
 8011bd8:	f040 808d 	bne.w	8011cf6 <get_fat+0x188>
			wc = fs->win[bc++ % SS(fs)];
 8011bdc:	68fb      	ldr	r3, [r7, #12]
 8011bde:	1c5a      	adds	r2, r3, #1
 8011be0:	60fa      	str	r2, [r7, #12]
 8011be2:	693a      	ldr	r2, [r7, #16]
 8011be4:	8992      	ldrh	r2, [r2, #12]
 8011be6:	fbb3 f1f2 	udiv	r1, r3, r2
 8011bea:	fb02 f201 	mul.w	r2, r2, r1
 8011bee:	1a9b      	subs	r3, r3, r2
 8011bf0:	693a      	ldr	r2, [r7, #16]
 8011bf2:	4413      	add	r3, r2
 8011bf4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8011bf8:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8011bfa:	693b      	ldr	r3, [r7, #16]
 8011bfc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8011bfe:	693b      	ldr	r3, [r7, #16]
 8011c00:	899b      	ldrh	r3, [r3, #12]
 8011c02:	4619      	mov	r1, r3
 8011c04:	68fb      	ldr	r3, [r7, #12]
 8011c06:	fbb3 f3f1 	udiv	r3, r3, r1
 8011c0a:	4413      	add	r3, r2
 8011c0c:	4619      	mov	r1, r3
 8011c0e:	6938      	ldr	r0, [r7, #16]
 8011c10:	f7ff fef0 	bl	80119f4 <move_window>
 8011c14:	4603      	mov	r3, r0
 8011c16:	2b00      	cmp	r3, #0
 8011c18:	d16f      	bne.n	8011cfa <get_fat+0x18c>
			wc |= fs->win[bc % SS(fs)] << 8;
 8011c1a:	693b      	ldr	r3, [r7, #16]
 8011c1c:	899b      	ldrh	r3, [r3, #12]
 8011c1e:	461a      	mov	r2, r3
 8011c20:	68fb      	ldr	r3, [r7, #12]
 8011c22:	fbb3 f1f2 	udiv	r1, r3, r2
 8011c26:	fb02 f201 	mul.w	r2, r2, r1
 8011c2a:	1a9b      	subs	r3, r3, r2
 8011c2c:	693a      	ldr	r2, [r7, #16]
 8011c2e:	4413      	add	r3, r2
 8011c30:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8011c34:	021b      	lsls	r3, r3, #8
 8011c36:	461a      	mov	r2, r3
 8011c38:	68bb      	ldr	r3, [r7, #8]
 8011c3a:	4313      	orrs	r3, r2
 8011c3c:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8011c3e:	683b      	ldr	r3, [r7, #0]
 8011c40:	f003 0301 	and.w	r3, r3, #1
 8011c44:	2b00      	cmp	r3, #0
 8011c46:	d002      	beq.n	8011c4e <get_fat+0xe0>
 8011c48:	68bb      	ldr	r3, [r7, #8]
 8011c4a:	091b      	lsrs	r3, r3, #4
 8011c4c:	e002      	b.n	8011c54 <get_fat+0xe6>
 8011c4e:	68bb      	ldr	r3, [r7, #8]
 8011c50:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8011c54:	617b      	str	r3, [r7, #20]
			break;
 8011c56:	e055      	b.n	8011d04 <get_fat+0x196>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8011c58:	693b      	ldr	r3, [r7, #16]
 8011c5a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8011c5c:	693b      	ldr	r3, [r7, #16]
 8011c5e:	899b      	ldrh	r3, [r3, #12]
 8011c60:	085b      	lsrs	r3, r3, #1
 8011c62:	b29b      	uxth	r3, r3
 8011c64:	4619      	mov	r1, r3
 8011c66:	683b      	ldr	r3, [r7, #0]
 8011c68:	fbb3 f3f1 	udiv	r3, r3, r1
 8011c6c:	4413      	add	r3, r2
 8011c6e:	4619      	mov	r1, r3
 8011c70:	6938      	ldr	r0, [r7, #16]
 8011c72:	f7ff febf 	bl	80119f4 <move_window>
 8011c76:	4603      	mov	r3, r0
 8011c78:	2b00      	cmp	r3, #0
 8011c7a:	d140      	bne.n	8011cfe <get_fat+0x190>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8011c7c:	693b      	ldr	r3, [r7, #16]
 8011c7e:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8011c82:	683b      	ldr	r3, [r7, #0]
 8011c84:	005b      	lsls	r3, r3, #1
 8011c86:	693a      	ldr	r2, [r7, #16]
 8011c88:	8992      	ldrh	r2, [r2, #12]
 8011c8a:	fbb3 f0f2 	udiv	r0, r3, r2
 8011c8e:	fb02 f200 	mul.w	r2, r2, r0
 8011c92:	1a9b      	subs	r3, r3, r2
 8011c94:	440b      	add	r3, r1
 8011c96:	4618      	mov	r0, r3
 8011c98:	f7ff fbfc 	bl	8011494 <ld_word>
 8011c9c:	4603      	mov	r3, r0
 8011c9e:	617b      	str	r3, [r7, #20]
			break;
 8011ca0:	e030      	b.n	8011d04 <get_fat+0x196>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8011ca2:	693b      	ldr	r3, [r7, #16]
 8011ca4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8011ca6:	693b      	ldr	r3, [r7, #16]
 8011ca8:	899b      	ldrh	r3, [r3, #12]
 8011caa:	089b      	lsrs	r3, r3, #2
 8011cac:	b29b      	uxth	r3, r3
 8011cae:	4619      	mov	r1, r3
 8011cb0:	683b      	ldr	r3, [r7, #0]
 8011cb2:	fbb3 f3f1 	udiv	r3, r3, r1
 8011cb6:	4413      	add	r3, r2
 8011cb8:	4619      	mov	r1, r3
 8011cba:	6938      	ldr	r0, [r7, #16]
 8011cbc:	f7ff fe9a 	bl	80119f4 <move_window>
 8011cc0:	4603      	mov	r3, r0
 8011cc2:	2b00      	cmp	r3, #0
 8011cc4:	d11d      	bne.n	8011d02 <get_fat+0x194>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8011cc6:	693b      	ldr	r3, [r7, #16]
 8011cc8:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8011ccc:	683b      	ldr	r3, [r7, #0]
 8011cce:	009b      	lsls	r3, r3, #2
 8011cd0:	693a      	ldr	r2, [r7, #16]
 8011cd2:	8992      	ldrh	r2, [r2, #12]
 8011cd4:	fbb3 f0f2 	udiv	r0, r3, r2
 8011cd8:	fb02 f200 	mul.w	r2, r2, r0
 8011cdc:	1a9b      	subs	r3, r3, r2
 8011cde:	440b      	add	r3, r1
 8011ce0:	4618      	mov	r0, r3
 8011ce2:	f7ff fbef 	bl	80114c4 <ld_dword>
 8011ce6:	4603      	mov	r3, r0
 8011ce8:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8011cec:	617b      	str	r3, [r7, #20]
			break;
 8011cee:	e009      	b.n	8011d04 <get_fat+0x196>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8011cf0:	2301      	movs	r3, #1
 8011cf2:	617b      	str	r3, [r7, #20]
 8011cf4:	e006      	b.n	8011d04 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8011cf6:	bf00      	nop
 8011cf8:	e004      	b.n	8011d04 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8011cfa:	bf00      	nop
 8011cfc:	e002      	b.n	8011d04 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8011cfe:	bf00      	nop
 8011d00:	e000      	b.n	8011d04 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8011d02:	bf00      	nop
		}
	}

	return val;
 8011d04:	697b      	ldr	r3, [r7, #20]
}
 8011d06:	4618      	mov	r0, r3
 8011d08:	3718      	adds	r7, #24
 8011d0a:	46bd      	mov	sp, r7
 8011d0c:	bd80      	pop	{r7, pc}

08011d0e <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8011d0e:	b590      	push	{r4, r7, lr}
 8011d10:	b089      	sub	sp, #36	; 0x24
 8011d12:	af00      	add	r7, sp, #0
 8011d14:	60f8      	str	r0, [r7, #12]
 8011d16:	60b9      	str	r1, [r7, #8]
 8011d18:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8011d1a:	2302      	movs	r3, #2
 8011d1c:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8011d1e:	68bb      	ldr	r3, [r7, #8]
 8011d20:	2b01      	cmp	r3, #1
 8011d22:	f240 8106 	bls.w	8011f32 <put_fat+0x224>
 8011d26:	68fb      	ldr	r3, [r7, #12]
 8011d28:	69db      	ldr	r3, [r3, #28]
 8011d2a:	68ba      	ldr	r2, [r7, #8]
 8011d2c:	429a      	cmp	r2, r3
 8011d2e:	f080 8100 	bcs.w	8011f32 <put_fat+0x224>
		switch (fs->fs_type) {
 8011d32:	68fb      	ldr	r3, [r7, #12]
 8011d34:	781b      	ldrb	r3, [r3, #0]
 8011d36:	2b02      	cmp	r3, #2
 8011d38:	f000 8088 	beq.w	8011e4c <put_fat+0x13e>
 8011d3c:	2b03      	cmp	r3, #3
 8011d3e:	f000 80b0 	beq.w	8011ea2 <put_fat+0x194>
 8011d42:	2b01      	cmp	r3, #1
 8011d44:	f040 80f5 	bne.w	8011f32 <put_fat+0x224>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8011d48:	68bb      	ldr	r3, [r7, #8]
 8011d4a:	61bb      	str	r3, [r7, #24]
 8011d4c:	69bb      	ldr	r3, [r7, #24]
 8011d4e:	085b      	lsrs	r3, r3, #1
 8011d50:	69ba      	ldr	r2, [r7, #24]
 8011d52:	4413      	add	r3, r2
 8011d54:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8011d56:	68fb      	ldr	r3, [r7, #12]
 8011d58:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8011d5a:	68fb      	ldr	r3, [r7, #12]
 8011d5c:	899b      	ldrh	r3, [r3, #12]
 8011d5e:	4619      	mov	r1, r3
 8011d60:	69bb      	ldr	r3, [r7, #24]
 8011d62:	fbb3 f3f1 	udiv	r3, r3, r1
 8011d66:	4413      	add	r3, r2
 8011d68:	4619      	mov	r1, r3
 8011d6a:	68f8      	ldr	r0, [r7, #12]
 8011d6c:	f7ff fe42 	bl	80119f4 <move_window>
 8011d70:	4603      	mov	r3, r0
 8011d72:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8011d74:	7ffb      	ldrb	r3, [r7, #31]
 8011d76:	2b00      	cmp	r3, #0
 8011d78:	f040 80d4 	bne.w	8011f24 <put_fat+0x216>
			p = fs->win + bc++ % SS(fs);
 8011d7c:	68fb      	ldr	r3, [r7, #12]
 8011d7e:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8011d82:	69bb      	ldr	r3, [r7, #24]
 8011d84:	1c5a      	adds	r2, r3, #1
 8011d86:	61ba      	str	r2, [r7, #24]
 8011d88:	68fa      	ldr	r2, [r7, #12]
 8011d8a:	8992      	ldrh	r2, [r2, #12]
 8011d8c:	fbb3 f0f2 	udiv	r0, r3, r2
 8011d90:	fb02 f200 	mul.w	r2, r2, r0
 8011d94:	1a9b      	subs	r3, r3, r2
 8011d96:	440b      	add	r3, r1
 8011d98:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8011d9a:	68bb      	ldr	r3, [r7, #8]
 8011d9c:	f003 0301 	and.w	r3, r3, #1
 8011da0:	2b00      	cmp	r3, #0
 8011da2:	d00d      	beq.n	8011dc0 <put_fat+0xb2>
 8011da4:	697b      	ldr	r3, [r7, #20]
 8011da6:	781b      	ldrb	r3, [r3, #0]
 8011da8:	b25b      	sxtb	r3, r3
 8011daa:	f003 030f 	and.w	r3, r3, #15
 8011dae:	b25a      	sxtb	r2, r3
 8011db0:	687b      	ldr	r3, [r7, #4]
 8011db2:	b2db      	uxtb	r3, r3
 8011db4:	011b      	lsls	r3, r3, #4
 8011db6:	b25b      	sxtb	r3, r3
 8011db8:	4313      	orrs	r3, r2
 8011dba:	b25b      	sxtb	r3, r3
 8011dbc:	b2db      	uxtb	r3, r3
 8011dbe:	e001      	b.n	8011dc4 <put_fat+0xb6>
 8011dc0:	687b      	ldr	r3, [r7, #4]
 8011dc2:	b2db      	uxtb	r3, r3
 8011dc4:	697a      	ldr	r2, [r7, #20]
 8011dc6:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8011dc8:	68fb      	ldr	r3, [r7, #12]
 8011dca:	2201      	movs	r2, #1
 8011dcc:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8011dce:	68fb      	ldr	r3, [r7, #12]
 8011dd0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8011dd2:	68fb      	ldr	r3, [r7, #12]
 8011dd4:	899b      	ldrh	r3, [r3, #12]
 8011dd6:	4619      	mov	r1, r3
 8011dd8:	69bb      	ldr	r3, [r7, #24]
 8011dda:	fbb3 f3f1 	udiv	r3, r3, r1
 8011dde:	4413      	add	r3, r2
 8011de0:	4619      	mov	r1, r3
 8011de2:	68f8      	ldr	r0, [r7, #12]
 8011de4:	f7ff fe06 	bl	80119f4 <move_window>
 8011de8:	4603      	mov	r3, r0
 8011dea:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8011dec:	7ffb      	ldrb	r3, [r7, #31]
 8011dee:	2b00      	cmp	r3, #0
 8011df0:	f040 809a 	bne.w	8011f28 <put_fat+0x21a>
			p = fs->win + bc % SS(fs);
 8011df4:	68fb      	ldr	r3, [r7, #12]
 8011df6:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8011dfa:	68fb      	ldr	r3, [r7, #12]
 8011dfc:	899b      	ldrh	r3, [r3, #12]
 8011dfe:	461a      	mov	r2, r3
 8011e00:	69bb      	ldr	r3, [r7, #24]
 8011e02:	fbb3 f0f2 	udiv	r0, r3, r2
 8011e06:	fb02 f200 	mul.w	r2, r2, r0
 8011e0a:	1a9b      	subs	r3, r3, r2
 8011e0c:	440b      	add	r3, r1
 8011e0e:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8011e10:	68bb      	ldr	r3, [r7, #8]
 8011e12:	f003 0301 	and.w	r3, r3, #1
 8011e16:	2b00      	cmp	r3, #0
 8011e18:	d003      	beq.n	8011e22 <put_fat+0x114>
 8011e1a:	687b      	ldr	r3, [r7, #4]
 8011e1c:	091b      	lsrs	r3, r3, #4
 8011e1e:	b2db      	uxtb	r3, r3
 8011e20:	e00e      	b.n	8011e40 <put_fat+0x132>
 8011e22:	697b      	ldr	r3, [r7, #20]
 8011e24:	781b      	ldrb	r3, [r3, #0]
 8011e26:	b25b      	sxtb	r3, r3
 8011e28:	f023 030f 	bic.w	r3, r3, #15
 8011e2c:	b25a      	sxtb	r2, r3
 8011e2e:	687b      	ldr	r3, [r7, #4]
 8011e30:	0a1b      	lsrs	r3, r3, #8
 8011e32:	b25b      	sxtb	r3, r3
 8011e34:	f003 030f 	and.w	r3, r3, #15
 8011e38:	b25b      	sxtb	r3, r3
 8011e3a:	4313      	orrs	r3, r2
 8011e3c:	b25b      	sxtb	r3, r3
 8011e3e:	b2db      	uxtb	r3, r3
 8011e40:	697a      	ldr	r2, [r7, #20]
 8011e42:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8011e44:	68fb      	ldr	r3, [r7, #12]
 8011e46:	2201      	movs	r2, #1
 8011e48:	70da      	strb	r2, [r3, #3]
			break;
 8011e4a:	e072      	b.n	8011f32 <put_fat+0x224>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8011e4c:	68fb      	ldr	r3, [r7, #12]
 8011e4e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8011e50:	68fb      	ldr	r3, [r7, #12]
 8011e52:	899b      	ldrh	r3, [r3, #12]
 8011e54:	085b      	lsrs	r3, r3, #1
 8011e56:	b29b      	uxth	r3, r3
 8011e58:	4619      	mov	r1, r3
 8011e5a:	68bb      	ldr	r3, [r7, #8]
 8011e5c:	fbb3 f3f1 	udiv	r3, r3, r1
 8011e60:	4413      	add	r3, r2
 8011e62:	4619      	mov	r1, r3
 8011e64:	68f8      	ldr	r0, [r7, #12]
 8011e66:	f7ff fdc5 	bl	80119f4 <move_window>
 8011e6a:	4603      	mov	r3, r0
 8011e6c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8011e6e:	7ffb      	ldrb	r3, [r7, #31]
 8011e70:	2b00      	cmp	r3, #0
 8011e72:	d15b      	bne.n	8011f2c <put_fat+0x21e>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8011e74:	68fb      	ldr	r3, [r7, #12]
 8011e76:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8011e7a:	68bb      	ldr	r3, [r7, #8]
 8011e7c:	005b      	lsls	r3, r3, #1
 8011e7e:	68fa      	ldr	r2, [r7, #12]
 8011e80:	8992      	ldrh	r2, [r2, #12]
 8011e82:	fbb3 f0f2 	udiv	r0, r3, r2
 8011e86:	fb02 f200 	mul.w	r2, r2, r0
 8011e8a:	1a9b      	subs	r3, r3, r2
 8011e8c:	440b      	add	r3, r1
 8011e8e:	687a      	ldr	r2, [r7, #4]
 8011e90:	b292      	uxth	r2, r2
 8011e92:	4611      	mov	r1, r2
 8011e94:	4618      	mov	r0, r3
 8011e96:	f7ff fb38 	bl	801150a <st_word>
			fs->wflag = 1;
 8011e9a:	68fb      	ldr	r3, [r7, #12]
 8011e9c:	2201      	movs	r2, #1
 8011e9e:	70da      	strb	r2, [r3, #3]
			break;
 8011ea0:	e047      	b.n	8011f32 <put_fat+0x224>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8011ea2:	68fb      	ldr	r3, [r7, #12]
 8011ea4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8011ea6:	68fb      	ldr	r3, [r7, #12]
 8011ea8:	899b      	ldrh	r3, [r3, #12]
 8011eaa:	089b      	lsrs	r3, r3, #2
 8011eac:	b29b      	uxth	r3, r3
 8011eae:	4619      	mov	r1, r3
 8011eb0:	68bb      	ldr	r3, [r7, #8]
 8011eb2:	fbb3 f3f1 	udiv	r3, r3, r1
 8011eb6:	4413      	add	r3, r2
 8011eb8:	4619      	mov	r1, r3
 8011eba:	68f8      	ldr	r0, [r7, #12]
 8011ebc:	f7ff fd9a 	bl	80119f4 <move_window>
 8011ec0:	4603      	mov	r3, r0
 8011ec2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8011ec4:	7ffb      	ldrb	r3, [r7, #31]
 8011ec6:	2b00      	cmp	r3, #0
 8011ec8:	d132      	bne.n	8011f30 <put_fat+0x222>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8011eca:	687b      	ldr	r3, [r7, #4]
 8011ecc:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 8011ed0:	68fb      	ldr	r3, [r7, #12]
 8011ed2:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8011ed6:	68bb      	ldr	r3, [r7, #8]
 8011ed8:	009b      	lsls	r3, r3, #2
 8011eda:	68fa      	ldr	r2, [r7, #12]
 8011edc:	8992      	ldrh	r2, [r2, #12]
 8011ede:	fbb3 f0f2 	udiv	r0, r3, r2
 8011ee2:	fb02 f200 	mul.w	r2, r2, r0
 8011ee6:	1a9b      	subs	r3, r3, r2
 8011ee8:	440b      	add	r3, r1
 8011eea:	4618      	mov	r0, r3
 8011eec:	f7ff faea 	bl	80114c4 <ld_dword>
 8011ef0:	4603      	mov	r3, r0
 8011ef2:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8011ef6:	4323      	orrs	r3, r4
 8011ef8:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8011efa:	68fb      	ldr	r3, [r7, #12]
 8011efc:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8011f00:	68bb      	ldr	r3, [r7, #8]
 8011f02:	009b      	lsls	r3, r3, #2
 8011f04:	68fa      	ldr	r2, [r7, #12]
 8011f06:	8992      	ldrh	r2, [r2, #12]
 8011f08:	fbb3 f0f2 	udiv	r0, r3, r2
 8011f0c:	fb02 f200 	mul.w	r2, r2, r0
 8011f10:	1a9b      	subs	r3, r3, r2
 8011f12:	440b      	add	r3, r1
 8011f14:	6879      	ldr	r1, [r7, #4]
 8011f16:	4618      	mov	r0, r3
 8011f18:	f7ff fb12 	bl	8011540 <st_dword>
			fs->wflag = 1;
 8011f1c:	68fb      	ldr	r3, [r7, #12]
 8011f1e:	2201      	movs	r2, #1
 8011f20:	70da      	strb	r2, [r3, #3]
			break;
 8011f22:	e006      	b.n	8011f32 <put_fat+0x224>
			if (res != FR_OK) break;
 8011f24:	bf00      	nop
 8011f26:	e004      	b.n	8011f32 <put_fat+0x224>
			if (res != FR_OK) break;
 8011f28:	bf00      	nop
 8011f2a:	e002      	b.n	8011f32 <put_fat+0x224>
			if (res != FR_OK) break;
 8011f2c:	bf00      	nop
 8011f2e:	e000      	b.n	8011f32 <put_fat+0x224>
			if (res != FR_OK) break;
 8011f30:	bf00      	nop
		}
	}
	return res;
 8011f32:	7ffb      	ldrb	r3, [r7, #31]
}
 8011f34:	4618      	mov	r0, r3
 8011f36:	3724      	adds	r7, #36	; 0x24
 8011f38:	46bd      	mov	sp, r7
 8011f3a:	bd90      	pop	{r4, r7, pc}

08011f3c <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8011f3c:	b580      	push	{r7, lr}
 8011f3e:	b088      	sub	sp, #32
 8011f40:	af00      	add	r7, sp, #0
 8011f42:	60f8      	str	r0, [r7, #12]
 8011f44:	60b9      	str	r1, [r7, #8]
 8011f46:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8011f48:	2300      	movs	r3, #0
 8011f4a:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8011f4c:	68fb      	ldr	r3, [r7, #12]
 8011f4e:	681b      	ldr	r3, [r3, #0]
 8011f50:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8011f52:	68bb      	ldr	r3, [r7, #8]
 8011f54:	2b01      	cmp	r3, #1
 8011f56:	d904      	bls.n	8011f62 <remove_chain+0x26>
 8011f58:	69bb      	ldr	r3, [r7, #24]
 8011f5a:	69db      	ldr	r3, [r3, #28]
 8011f5c:	68ba      	ldr	r2, [r7, #8]
 8011f5e:	429a      	cmp	r2, r3
 8011f60:	d301      	bcc.n	8011f66 <remove_chain+0x2a>
 8011f62:	2302      	movs	r3, #2
 8011f64:	e04b      	b.n	8011ffe <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8011f66:	687b      	ldr	r3, [r7, #4]
 8011f68:	2b00      	cmp	r3, #0
 8011f6a:	d00c      	beq.n	8011f86 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8011f6c:	f04f 32ff 	mov.w	r2, #4294967295
 8011f70:	6879      	ldr	r1, [r7, #4]
 8011f72:	69b8      	ldr	r0, [r7, #24]
 8011f74:	f7ff fecb 	bl	8011d0e <put_fat>
 8011f78:	4603      	mov	r3, r0
 8011f7a:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8011f7c:	7ffb      	ldrb	r3, [r7, #31]
 8011f7e:	2b00      	cmp	r3, #0
 8011f80:	d001      	beq.n	8011f86 <remove_chain+0x4a>
 8011f82:	7ffb      	ldrb	r3, [r7, #31]
 8011f84:	e03b      	b.n	8011ffe <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8011f86:	68b9      	ldr	r1, [r7, #8]
 8011f88:	68f8      	ldr	r0, [r7, #12]
 8011f8a:	f7ff fdf0 	bl	8011b6e <get_fat>
 8011f8e:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8011f90:	697b      	ldr	r3, [r7, #20]
 8011f92:	2b00      	cmp	r3, #0
 8011f94:	d031      	beq.n	8011ffa <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8011f96:	697b      	ldr	r3, [r7, #20]
 8011f98:	2b01      	cmp	r3, #1
 8011f9a:	d101      	bne.n	8011fa0 <remove_chain+0x64>
 8011f9c:	2302      	movs	r3, #2
 8011f9e:	e02e      	b.n	8011ffe <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8011fa0:	697b      	ldr	r3, [r7, #20]
 8011fa2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011fa6:	d101      	bne.n	8011fac <remove_chain+0x70>
 8011fa8:	2301      	movs	r3, #1
 8011faa:	e028      	b.n	8011ffe <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8011fac:	2200      	movs	r2, #0
 8011fae:	68b9      	ldr	r1, [r7, #8]
 8011fb0:	69b8      	ldr	r0, [r7, #24]
 8011fb2:	f7ff feac 	bl	8011d0e <put_fat>
 8011fb6:	4603      	mov	r3, r0
 8011fb8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8011fba:	7ffb      	ldrb	r3, [r7, #31]
 8011fbc:	2b00      	cmp	r3, #0
 8011fbe:	d001      	beq.n	8011fc4 <remove_chain+0x88>
 8011fc0:	7ffb      	ldrb	r3, [r7, #31]
 8011fc2:	e01c      	b.n	8011ffe <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8011fc4:	69bb      	ldr	r3, [r7, #24]
 8011fc6:	695a      	ldr	r2, [r3, #20]
 8011fc8:	69bb      	ldr	r3, [r7, #24]
 8011fca:	69db      	ldr	r3, [r3, #28]
 8011fcc:	3b02      	subs	r3, #2
 8011fce:	429a      	cmp	r2, r3
 8011fd0:	d20b      	bcs.n	8011fea <remove_chain+0xae>
			fs->free_clst++;
 8011fd2:	69bb      	ldr	r3, [r7, #24]
 8011fd4:	695b      	ldr	r3, [r3, #20]
 8011fd6:	1c5a      	adds	r2, r3, #1
 8011fd8:	69bb      	ldr	r3, [r7, #24]
 8011fda:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 8011fdc:	69bb      	ldr	r3, [r7, #24]
 8011fde:	791b      	ldrb	r3, [r3, #4]
 8011fe0:	f043 0301 	orr.w	r3, r3, #1
 8011fe4:	b2da      	uxtb	r2, r3
 8011fe6:	69bb      	ldr	r3, [r7, #24]
 8011fe8:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8011fea:	697b      	ldr	r3, [r7, #20]
 8011fec:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8011fee:	69bb      	ldr	r3, [r7, #24]
 8011ff0:	69db      	ldr	r3, [r3, #28]
 8011ff2:	68ba      	ldr	r2, [r7, #8]
 8011ff4:	429a      	cmp	r2, r3
 8011ff6:	d3c6      	bcc.n	8011f86 <remove_chain+0x4a>
 8011ff8:	e000      	b.n	8011ffc <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8011ffa:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8011ffc:	2300      	movs	r3, #0
}
 8011ffe:	4618      	mov	r0, r3
 8012000:	3720      	adds	r7, #32
 8012002:	46bd      	mov	sp, r7
 8012004:	bd80      	pop	{r7, pc}

08012006 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8012006:	b580      	push	{r7, lr}
 8012008:	b088      	sub	sp, #32
 801200a:	af00      	add	r7, sp, #0
 801200c:	6078      	str	r0, [r7, #4]
 801200e:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8012010:	687b      	ldr	r3, [r7, #4]
 8012012:	681b      	ldr	r3, [r3, #0]
 8012014:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8012016:	683b      	ldr	r3, [r7, #0]
 8012018:	2b00      	cmp	r3, #0
 801201a:	d10d      	bne.n	8012038 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 801201c:	693b      	ldr	r3, [r7, #16]
 801201e:	691b      	ldr	r3, [r3, #16]
 8012020:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8012022:	69bb      	ldr	r3, [r7, #24]
 8012024:	2b00      	cmp	r3, #0
 8012026:	d004      	beq.n	8012032 <create_chain+0x2c>
 8012028:	693b      	ldr	r3, [r7, #16]
 801202a:	69db      	ldr	r3, [r3, #28]
 801202c:	69ba      	ldr	r2, [r7, #24]
 801202e:	429a      	cmp	r2, r3
 8012030:	d31b      	bcc.n	801206a <create_chain+0x64>
 8012032:	2301      	movs	r3, #1
 8012034:	61bb      	str	r3, [r7, #24]
 8012036:	e018      	b.n	801206a <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8012038:	6839      	ldr	r1, [r7, #0]
 801203a:	6878      	ldr	r0, [r7, #4]
 801203c:	f7ff fd97 	bl	8011b6e <get_fat>
 8012040:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8012042:	68fb      	ldr	r3, [r7, #12]
 8012044:	2b01      	cmp	r3, #1
 8012046:	d801      	bhi.n	801204c <create_chain+0x46>
 8012048:	2301      	movs	r3, #1
 801204a:	e070      	b.n	801212e <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 801204c:	68fb      	ldr	r3, [r7, #12]
 801204e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012052:	d101      	bne.n	8012058 <create_chain+0x52>
 8012054:	68fb      	ldr	r3, [r7, #12]
 8012056:	e06a      	b.n	801212e <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8012058:	693b      	ldr	r3, [r7, #16]
 801205a:	69db      	ldr	r3, [r3, #28]
 801205c:	68fa      	ldr	r2, [r7, #12]
 801205e:	429a      	cmp	r2, r3
 8012060:	d201      	bcs.n	8012066 <create_chain+0x60>
 8012062:	68fb      	ldr	r3, [r7, #12]
 8012064:	e063      	b.n	801212e <create_chain+0x128>
		scl = clst;
 8012066:	683b      	ldr	r3, [r7, #0]
 8012068:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 801206a:	69bb      	ldr	r3, [r7, #24]
 801206c:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 801206e:	69fb      	ldr	r3, [r7, #28]
 8012070:	3301      	adds	r3, #1
 8012072:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8012074:	693b      	ldr	r3, [r7, #16]
 8012076:	69db      	ldr	r3, [r3, #28]
 8012078:	69fa      	ldr	r2, [r7, #28]
 801207a:	429a      	cmp	r2, r3
 801207c:	d307      	bcc.n	801208e <create_chain+0x88>
				ncl = 2;
 801207e:	2302      	movs	r3, #2
 8012080:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8012082:	69fa      	ldr	r2, [r7, #28]
 8012084:	69bb      	ldr	r3, [r7, #24]
 8012086:	429a      	cmp	r2, r3
 8012088:	d901      	bls.n	801208e <create_chain+0x88>
 801208a:	2300      	movs	r3, #0
 801208c:	e04f      	b.n	801212e <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 801208e:	69f9      	ldr	r1, [r7, #28]
 8012090:	6878      	ldr	r0, [r7, #4]
 8012092:	f7ff fd6c 	bl	8011b6e <get_fat>
 8012096:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8012098:	68fb      	ldr	r3, [r7, #12]
 801209a:	2b00      	cmp	r3, #0
 801209c:	d00e      	beq.n	80120bc <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 801209e:	68fb      	ldr	r3, [r7, #12]
 80120a0:	2b01      	cmp	r3, #1
 80120a2:	d003      	beq.n	80120ac <create_chain+0xa6>
 80120a4:	68fb      	ldr	r3, [r7, #12]
 80120a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80120aa:	d101      	bne.n	80120b0 <create_chain+0xaa>
 80120ac:	68fb      	ldr	r3, [r7, #12]
 80120ae:	e03e      	b.n	801212e <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 80120b0:	69fa      	ldr	r2, [r7, #28]
 80120b2:	69bb      	ldr	r3, [r7, #24]
 80120b4:	429a      	cmp	r2, r3
 80120b6:	d1da      	bne.n	801206e <create_chain+0x68>
 80120b8:	2300      	movs	r3, #0
 80120ba:	e038      	b.n	801212e <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 80120bc:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 80120be:	f04f 32ff 	mov.w	r2, #4294967295
 80120c2:	69f9      	ldr	r1, [r7, #28]
 80120c4:	6938      	ldr	r0, [r7, #16]
 80120c6:	f7ff fe22 	bl	8011d0e <put_fat>
 80120ca:	4603      	mov	r3, r0
 80120cc:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 80120ce:	7dfb      	ldrb	r3, [r7, #23]
 80120d0:	2b00      	cmp	r3, #0
 80120d2:	d109      	bne.n	80120e8 <create_chain+0xe2>
 80120d4:	683b      	ldr	r3, [r7, #0]
 80120d6:	2b00      	cmp	r3, #0
 80120d8:	d006      	beq.n	80120e8 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 80120da:	69fa      	ldr	r2, [r7, #28]
 80120dc:	6839      	ldr	r1, [r7, #0]
 80120de:	6938      	ldr	r0, [r7, #16]
 80120e0:	f7ff fe15 	bl	8011d0e <put_fat>
 80120e4:	4603      	mov	r3, r0
 80120e6:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 80120e8:	7dfb      	ldrb	r3, [r7, #23]
 80120ea:	2b00      	cmp	r3, #0
 80120ec:	d116      	bne.n	801211c <create_chain+0x116>
		fs->last_clst = ncl;
 80120ee:	693b      	ldr	r3, [r7, #16]
 80120f0:	69fa      	ldr	r2, [r7, #28]
 80120f2:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 80120f4:	693b      	ldr	r3, [r7, #16]
 80120f6:	695a      	ldr	r2, [r3, #20]
 80120f8:	693b      	ldr	r3, [r7, #16]
 80120fa:	69db      	ldr	r3, [r3, #28]
 80120fc:	3b02      	subs	r3, #2
 80120fe:	429a      	cmp	r2, r3
 8012100:	d804      	bhi.n	801210c <create_chain+0x106>
 8012102:	693b      	ldr	r3, [r7, #16]
 8012104:	695b      	ldr	r3, [r3, #20]
 8012106:	1e5a      	subs	r2, r3, #1
 8012108:	693b      	ldr	r3, [r7, #16]
 801210a:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 801210c:	693b      	ldr	r3, [r7, #16]
 801210e:	791b      	ldrb	r3, [r3, #4]
 8012110:	f043 0301 	orr.w	r3, r3, #1
 8012114:	b2da      	uxtb	r2, r3
 8012116:	693b      	ldr	r3, [r7, #16]
 8012118:	711a      	strb	r2, [r3, #4]
 801211a:	e007      	b.n	801212c <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 801211c:	7dfb      	ldrb	r3, [r7, #23]
 801211e:	2b01      	cmp	r3, #1
 8012120:	d102      	bne.n	8012128 <create_chain+0x122>
 8012122:	f04f 33ff 	mov.w	r3, #4294967295
 8012126:	e000      	b.n	801212a <create_chain+0x124>
 8012128:	2301      	movs	r3, #1
 801212a:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 801212c:	69fb      	ldr	r3, [r7, #28]
}
 801212e:	4618      	mov	r0, r3
 8012130:	3720      	adds	r7, #32
 8012132:	46bd      	mov	sp, r7
 8012134:	bd80      	pop	{r7, pc}

08012136 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8012136:	b480      	push	{r7}
 8012138:	b087      	sub	sp, #28
 801213a:	af00      	add	r7, sp, #0
 801213c:	6078      	str	r0, [r7, #4]
 801213e:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8012140:	687b      	ldr	r3, [r7, #4]
 8012142:	681b      	ldr	r3, [r3, #0]
 8012144:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8012146:	687b      	ldr	r3, [r7, #4]
 8012148:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801214a:	3304      	adds	r3, #4
 801214c:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 801214e:	68fb      	ldr	r3, [r7, #12]
 8012150:	899b      	ldrh	r3, [r3, #12]
 8012152:	461a      	mov	r2, r3
 8012154:	683b      	ldr	r3, [r7, #0]
 8012156:	fbb3 f3f2 	udiv	r3, r3, r2
 801215a:	68fa      	ldr	r2, [r7, #12]
 801215c:	8952      	ldrh	r2, [r2, #10]
 801215e:	fbb3 f3f2 	udiv	r3, r3, r2
 8012162:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8012164:	693b      	ldr	r3, [r7, #16]
 8012166:	1d1a      	adds	r2, r3, #4
 8012168:	613a      	str	r2, [r7, #16]
 801216a:	681b      	ldr	r3, [r3, #0]
 801216c:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 801216e:	68bb      	ldr	r3, [r7, #8]
 8012170:	2b00      	cmp	r3, #0
 8012172:	d101      	bne.n	8012178 <clmt_clust+0x42>
 8012174:	2300      	movs	r3, #0
 8012176:	e010      	b.n	801219a <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 8012178:	697a      	ldr	r2, [r7, #20]
 801217a:	68bb      	ldr	r3, [r7, #8]
 801217c:	429a      	cmp	r2, r3
 801217e:	d307      	bcc.n	8012190 <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 8012180:	697a      	ldr	r2, [r7, #20]
 8012182:	68bb      	ldr	r3, [r7, #8]
 8012184:	1ad3      	subs	r3, r2, r3
 8012186:	617b      	str	r3, [r7, #20]
 8012188:	693b      	ldr	r3, [r7, #16]
 801218a:	3304      	adds	r3, #4
 801218c:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 801218e:	e7e9      	b.n	8012164 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 8012190:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8012192:	693b      	ldr	r3, [r7, #16]
 8012194:	681a      	ldr	r2, [r3, #0]
 8012196:	697b      	ldr	r3, [r7, #20]
 8012198:	4413      	add	r3, r2
}
 801219a:	4618      	mov	r0, r3
 801219c:	371c      	adds	r7, #28
 801219e:	46bd      	mov	sp, r7
 80121a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80121a4:	4770      	bx	lr

080121a6 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 80121a6:	b580      	push	{r7, lr}
 80121a8:	b086      	sub	sp, #24
 80121aa:	af00      	add	r7, sp, #0
 80121ac:	6078      	str	r0, [r7, #4]
 80121ae:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 80121b0:	687b      	ldr	r3, [r7, #4]
 80121b2:	681b      	ldr	r3, [r3, #0]
 80121b4:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 80121b6:	683b      	ldr	r3, [r7, #0]
 80121b8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80121bc:	d204      	bcs.n	80121c8 <dir_sdi+0x22>
 80121be:	683b      	ldr	r3, [r7, #0]
 80121c0:	f003 031f 	and.w	r3, r3, #31
 80121c4:	2b00      	cmp	r3, #0
 80121c6:	d001      	beq.n	80121cc <dir_sdi+0x26>
		return FR_INT_ERR;
 80121c8:	2302      	movs	r3, #2
 80121ca:	e071      	b.n	80122b0 <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 80121cc:	687b      	ldr	r3, [r7, #4]
 80121ce:	683a      	ldr	r2, [r7, #0]
 80121d0:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 80121d2:	687b      	ldr	r3, [r7, #4]
 80121d4:	689b      	ldr	r3, [r3, #8]
 80121d6:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 80121d8:	697b      	ldr	r3, [r7, #20]
 80121da:	2b00      	cmp	r3, #0
 80121dc:	d106      	bne.n	80121ec <dir_sdi+0x46>
 80121de:	693b      	ldr	r3, [r7, #16]
 80121e0:	781b      	ldrb	r3, [r3, #0]
 80121e2:	2b02      	cmp	r3, #2
 80121e4:	d902      	bls.n	80121ec <dir_sdi+0x46>
		clst = fs->dirbase;
 80121e6:	693b      	ldr	r3, [r7, #16]
 80121e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80121ea:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 80121ec:	697b      	ldr	r3, [r7, #20]
 80121ee:	2b00      	cmp	r3, #0
 80121f0:	d10c      	bne.n	801220c <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 80121f2:	683b      	ldr	r3, [r7, #0]
 80121f4:	095b      	lsrs	r3, r3, #5
 80121f6:	693a      	ldr	r2, [r7, #16]
 80121f8:	8912      	ldrh	r2, [r2, #8]
 80121fa:	4293      	cmp	r3, r2
 80121fc:	d301      	bcc.n	8012202 <dir_sdi+0x5c>
 80121fe:	2302      	movs	r3, #2
 8012200:	e056      	b.n	80122b0 <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 8012202:	693b      	ldr	r3, [r7, #16]
 8012204:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012206:	687b      	ldr	r3, [r7, #4]
 8012208:	61da      	str	r2, [r3, #28]
 801220a:	e02d      	b.n	8012268 <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 801220c:	693b      	ldr	r3, [r7, #16]
 801220e:	895b      	ldrh	r3, [r3, #10]
 8012210:	461a      	mov	r2, r3
 8012212:	693b      	ldr	r3, [r7, #16]
 8012214:	899b      	ldrh	r3, [r3, #12]
 8012216:	fb03 f302 	mul.w	r3, r3, r2
 801221a:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 801221c:	e019      	b.n	8012252 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 801221e:	687b      	ldr	r3, [r7, #4]
 8012220:	6979      	ldr	r1, [r7, #20]
 8012222:	4618      	mov	r0, r3
 8012224:	f7ff fca3 	bl	8011b6e <get_fat>
 8012228:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 801222a:	697b      	ldr	r3, [r7, #20]
 801222c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012230:	d101      	bne.n	8012236 <dir_sdi+0x90>
 8012232:	2301      	movs	r3, #1
 8012234:	e03c      	b.n	80122b0 <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8012236:	697b      	ldr	r3, [r7, #20]
 8012238:	2b01      	cmp	r3, #1
 801223a:	d904      	bls.n	8012246 <dir_sdi+0xa0>
 801223c:	693b      	ldr	r3, [r7, #16]
 801223e:	69db      	ldr	r3, [r3, #28]
 8012240:	697a      	ldr	r2, [r7, #20]
 8012242:	429a      	cmp	r2, r3
 8012244:	d301      	bcc.n	801224a <dir_sdi+0xa4>
 8012246:	2302      	movs	r3, #2
 8012248:	e032      	b.n	80122b0 <dir_sdi+0x10a>
			ofs -= csz;
 801224a:	683a      	ldr	r2, [r7, #0]
 801224c:	68fb      	ldr	r3, [r7, #12]
 801224e:	1ad3      	subs	r3, r2, r3
 8012250:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8012252:	683a      	ldr	r2, [r7, #0]
 8012254:	68fb      	ldr	r3, [r7, #12]
 8012256:	429a      	cmp	r2, r3
 8012258:	d2e1      	bcs.n	801221e <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 801225a:	6979      	ldr	r1, [r7, #20]
 801225c:	6938      	ldr	r0, [r7, #16]
 801225e:	f7ff fc67 	bl	8011b30 <clust2sect>
 8012262:	4602      	mov	r2, r0
 8012264:	687b      	ldr	r3, [r7, #4]
 8012266:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8012268:	687b      	ldr	r3, [r7, #4]
 801226a:	697a      	ldr	r2, [r7, #20]
 801226c:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 801226e:	687b      	ldr	r3, [r7, #4]
 8012270:	69db      	ldr	r3, [r3, #28]
 8012272:	2b00      	cmp	r3, #0
 8012274:	d101      	bne.n	801227a <dir_sdi+0xd4>
 8012276:	2302      	movs	r3, #2
 8012278:	e01a      	b.n	80122b0 <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 801227a:	687b      	ldr	r3, [r7, #4]
 801227c:	69da      	ldr	r2, [r3, #28]
 801227e:	693b      	ldr	r3, [r7, #16]
 8012280:	899b      	ldrh	r3, [r3, #12]
 8012282:	4619      	mov	r1, r3
 8012284:	683b      	ldr	r3, [r7, #0]
 8012286:	fbb3 f3f1 	udiv	r3, r3, r1
 801228a:	441a      	add	r2, r3
 801228c:	687b      	ldr	r3, [r7, #4]
 801228e:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8012290:	693b      	ldr	r3, [r7, #16]
 8012292:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8012296:	693b      	ldr	r3, [r7, #16]
 8012298:	899b      	ldrh	r3, [r3, #12]
 801229a:	461a      	mov	r2, r3
 801229c:	683b      	ldr	r3, [r7, #0]
 801229e:	fbb3 f0f2 	udiv	r0, r3, r2
 80122a2:	fb02 f200 	mul.w	r2, r2, r0
 80122a6:	1a9b      	subs	r3, r3, r2
 80122a8:	18ca      	adds	r2, r1, r3
 80122aa:	687b      	ldr	r3, [r7, #4]
 80122ac:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80122ae:	2300      	movs	r3, #0
}
 80122b0:	4618      	mov	r0, r3
 80122b2:	3718      	adds	r7, #24
 80122b4:	46bd      	mov	sp, r7
 80122b6:	bd80      	pop	{r7, pc}

080122b8 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 80122b8:	b580      	push	{r7, lr}
 80122ba:	b086      	sub	sp, #24
 80122bc:	af00      	add	r7, sp, #0
 80122be:	6078      	str	r0, [r7, #4]
 80122c0:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 80122c2:	687b      	ldr	r3, [r7, #4]
 80122c4:	681b      	ldr	r3, [r3, #0]
 80122c6:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 80122c8:	687b      	ldr	r3, [r7, #4]
 80122ca:	695b      	ldr	r3, [r3, #20]
 80122cc:	3320      	adds	r3, #32
 80122ce:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 80122d0:	687b      	ldr	r3, [r7, #4]
 80122d2:	69db      	ldr	r3, [r3, #28]
 80122d4:	2b00      	cmp	r3, #0
 80122d6:	d003      	beq.n	80122e0 <dir_next+0x28>
 80122d8:	68bb      	ldr	r3, [r7, #8]
 80122da:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80122de:	d301      	bcc.n	80122e4 <dir_next+0x2c>
 80122e0:	2304      	movs	r3, #4
 80122e2:	e0bb      	b.n	801245c <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 80122e4:	68fb      	ldr	r3, [r7, #12]
 80122e6:	899b      	ldrh	r3, [r3, #12]
 80122e8:	461a      	mov	r2, r3
 80122ea:	68bb      	ldr	r3, [r7, #8]
 80122ec:	fbb3 f1f2 	udiv	r1, r3, r2
 80122f0:	fb02 f201 	mul.w	r2, r2, r1
 80122f4:	1a9b      	subs	r3, r3, r2
 80122f6:	2b00      	cmp	r3, #0
 80122f8:	f040 809d 	bne.w	8012436 <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 80122fc:	687b      	ldr	r3, [r7, #4]
 80122fe:	69db      	ldr	r3, [r3, #28]
 8012300:	1c5a      	adds	r2, r3, #1
 8012302:	687b      	ldr	r3, [r7, #4]
 8012304:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8012306:	687b      	ldr	r3, [r7, #4]
 8012308:	699b      	ldr	r3, [r3, #24]
 801230a:	2b00      	cmp	r3, #0
 801230c:	d10b      	bne.n	8012326 <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 801230e:	68bb      	ldr	r3, [r7, #8]
 8012310:	095b      	lsrs	r3, r3, #5
 8012312:	68fa      	ldr	r2, [r7, #12]
 8012314:	8912      	ldrh	r2, [r2, #8]
 8012316:	4293      	cmp	r3, r2
 8012318:	f0c0 808d 	bcc.w	8012436 <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 801231c:	687b      	ldr	r3, [r7, #4]
 801231e:	2200      	movs	r2, #0
 8012320:	61da      	str	r2, [r3, #28]
 8012322:	2304      	movs	r3, #4
 8012324:	e09a      	b.n	801245c <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8012326:	68fb      	ldr	r3, [r7, #12]
 8012328:	899b      	ldrh	r3, [r3, #12]
 801232a:	461a      	mov	r2, r3
 801232c:	68bb      	ldr	r3, [r7, #8]
 801232e:	fbb3 f3f2 	udiv	r3, r3, r2
 8012332:	68fa      	ldr	r2, [r7, #12]
 8012334:	8952      	ldrh	r2, [r2, #10]
 8012336:	3a01      	subs	r2, #1
 8012338:	4013      	ands	r3, r2
 801233a:	2b00      	cmp	r3, #0
 801233c:	d17b      	bne.n	8012436 <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 801233e:	687a      	ldr	r2, [r7, #4]
 8012340:	687b      	ldr	r3, [r7, #4]
 8012342:	699b      	ldr	r3, [r3, #24]
 8012344:	4619      	mov	r1, r3
 8012346:	4610      	mov	r0, r2
 8012348:	f7ff fc11 	bl	8011b6e <get_fat>
 801234c:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 801234e:	697b      	ldr	r3, [r7, #20]
 8012350:	2b01      	cmp	r3, #1
 8012352:	d801      	bhi.n	8012358 <dir_next+0xa0>
 8012354:	2302      	movs	r3, #2
 8012356:	e081      	b.n	801245c <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8012358:	697b      	ldr	r3, [r7, #20]
 801235a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801235e:	d101      	bne.n	8012364 <dir_next+0xac>
 8012360:	2301      	movs	r3, #1
 8012362:	e07b      	b.n	801245c <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8012364:	68fb      	ldr	r3, [r7, #12]
 8012366:	69db      	ldr	r3, [r3, #28]
 8012368:	697a      	ldr	r2, [r7, #20]
 801236a:	429a      	cmp	r2, r3
 801236c:	d359      	bcc.n	8012422 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 801236e:	683b      	ldr	r3, [r7, #0]
 8012370:	2b00      	cmp	r3, #0
 8012372:	d104      	bne.n	801237e <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 8012374:	687b      	ldr	r3, [r7, #4]
 8012376:	2200      	movs	r2, #0
 8012378:	61da      	str	r2, [r3, #28]
 801237a:	2304      	movs	r3, #4
 801237c:	e06e      	b.n	801245c <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 801237e:	687a      	ldr	r2, [r7, #4]
 8012380:	687b      	ldr	r3, [r7, #4]
 8012382:	699b      	ldr	r3, [r3, #24]
 8012384:	4619      	mov	r1, r3
 8012386:	4610      	mov	r0, r2
 8012388:	f7ff fe3d 	bl	8012006 <create_chain>
 801238c:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 801238e:	697b      	ldr	r3, [r7, #20]
 8012390:	2b00      	cmp	r3, #0
 8012392:	d101      	bne.n	8012398 <dir_next+0xe0>
 8012394:	2307      	movs	r3, #7
 8012396:	e061      	b.n	801245c <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8012398:	697b      	ldr	r3, [r7, #20]
 801239a:	2b01      	cmp	r3, #1
 801239c:	d101      	bne.n	80123a2 <dir_next+0xea>
 801239e:	2302      	movs	r3, #2
 80123a0:	e05c      	b.n	801245c <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80123a2:	697b      	ldr	r3, [r7, #20]
 80123a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80123a8:	d101      	bne.n	80123ae <dir_next+0xf6>
 80123aa:	2301      	movs	r3, #1
 80123ac:	e056      	b.n	801245c <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 80123ae:	68f8      	ldr	r0, [r7, #12]
 80123b0:	f7ff fadc 	bl	801196c <sync_window>
 80123b4:	4603      	mov	r3, r0
 80123b6:	2b00      	cmp	r3, #0
 80123b8:	d001      	beq.n	80123be <dir_next+0x106>
 80123ba:	2301      	movs	r3, #1
 80123bc:	e04e      	b.n	801245c <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 80123be:	68fb      	ldr	r3, [r7, #12]
 80123c0:	f103 0038 	add.w	r0, r3, #56	; 0x38
 80123c4:	68fb      	ldr	r3, [r7, #12]
 80123c6:	899b      	ldrh	r3, [r3, #12]
 80123c8:	461a      	mov	r2, r3
 80123ca:	2100      	movs	r1, #0
 80123cc:	f7ff f905 	bl	80115da <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80123d0:	2300      	movs	r3, #0
 80123d2:	613b      	str	r3, [r7, #16]
 80123d4:	6979      	ldr	r1, [r7, #20]
 80123d6:	68f8      	ldr	r0, [r7, #12]
 80123d8:	f7ff fbaa 	bl	8011b30 <clust2sect>
 80123dc:	4602      	mov	r2, r0
 80123de:	68fb      	ldr	r3, [r7, #12]
 80123e0:	635a      	str	r2, [r3, #52]	; 0x34
 80123e2:	e012      	b.n	801240a <dir_next+0x152>
						fs->wflag = 1;
 80123e4:	68fb      	ldr	r3, [r7, #12]
 80123e6:	2201      	movs	r2, #1
 80123e8:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 80123ea:	68f8      	ldr	r0, [r7, #12]
 80123ec:	f7ff fabe 	bl	801196c <sync_window>
 80123f0:	4603      	mov	r3, r0
 80123f2:	2b00      	cmp	r3, #0
 80123f4:	d001      	beq.n	80123fa <dir_next+0x142>
 80123f6:	2301      	movs	r3, #1
 80123f8:	e030      	b.n	801245c <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80123fa:	693b      	ldr	r3, [r7, #16]
 80123fc:	3301      	adds	r3, #1
 80123fe:	613b      	str	r3, [r7, #16]
 8012400:	68fb      	ldr	r3, [r7, #12]
 8012402:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012404:	1c5a      	adds	r2, r3, #1
 8012406:	68fb      	ldr	r3, [r7, #12]
 8012408:	635a      	str	r2, [r3, #52]	; 0x34
 801240a:	68fb      	ldr	r3, [r7, #12]
 801240c:	895b      	ldrh	r3, [r3, #10]
 801240e:	461a      	mov	r2, r3
 8012410:	693b      	ldr	r3, [r7, #16]
 8012412:	4293      	cmp	r3, r2
 8012414:	d3e6      	bcc.n	80123e4 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 8012416:	68fb      	ldr	r3, [r7, #12]
 8012418:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 801241a:	693b      	ldr	r3, [r7, #16]
 801241c:	1ad2      	subs	r2, r2, r3
 801241e:	68fb      	ldr	r3, [r7, #12]
 8012420:	635a      	str	r2, [r3, #52]	; 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8012422:	687b      	ldr	r3, [r7, #4]
 8012424:	697a      	ldr	r2, [r7, #20]
 8012426:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8012428:	6979      	ldr	r1, [r7, #20]
 801242a:	68f8      	ldr	r0, [r7, #12]
 801242c:	f7ff fb80 	bl	8011b30 <clust2sect>
 8012430:	4602      	mov	r2, r0
 8012432:	687b      	ldr	r3, [r7, #4]
 8012434:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8012436:	687b      	ldr	r3, [r7, #4]
 8012438:	68ba      	ldr	r2, [r7, #8]
 801243a:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 801243c:	68fb      	ldr	r3, [r7, #12]
 801243e:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8012442:	68fb      	ldr	r3, [r7, #12]
 8012444:	899b      	ldrh	r3, [r3, #12]
 8012446:	461a      	mov	r2, r3
 8012448:	68bb      	ldr	r3, [r7, #8]
 801244a:	fbb3 f0f2 	udiv	r0, r3, r2
 801244e:	fb02 f200 	mul.w	r2, r2, r0
 8012452:	1a9b      	subs	r3, r3, r2
 8012454:	18ca      	adds	r2, r1, r3
 8012456:	687b      	ldr	r3, [r7, #4]
 8012458:	621a      	str	r2, [r3, #32]

	return FR_OK;
 801245a:	2300      	movs	r3, #0
}
 801245c:	4618      	mov	r0, r3
 801245e:	3718      	adds	r7, #24
 8012460:	46bd      	mov	sp, r7
 8012462:	bd80      	pop	{r7, pc}

08012464 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8012464:	b580      	push	{r7, lr}
 8012466:	b086      	sub	sp, #24
 8012468:	af00      	add	r7, sp, #0
 801246a:	6078      	str	r0, [r7, #4]
 801246c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 801246e:	687b      	ldr	r3, [r7, #4]
 8012470:	681b      	ldr	r3, [r3, #0]
 8012472:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8012474:	2100      	movs	r1, #0
 8012476:	6878      	ldr	r0, [r7, #4]
 8012478:	f7ff fe95 	bl	80121a6 <dir_sdi>
 801247c:	4603      	mov	r3, r0
 801247e:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8012480:	7dfb      	ldrb	r3, [r7, #23]
 8012482:	2b00      	cmp	r3, #0
 8012484:	d12b      	bne.n	80124de <dir_alloc+0x7a>
		n = 0;
 8012486:	2300      	movs	r3, #0
 8012488:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 801248a:	687b      	ldr	r3, [r7, #4]
 801248c:	69db      	ldr	r3, [r3, #28]
 801248e:	4619      	mov	r1, r3
 8012490:	68f8      	ldr	r0, [r7, #12]
 8012492:	f7ff faaf 	bl	80119f4 <move_window>
 8012496:	4603      	mov	r3, r0
 8012498:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 801249a:	7dfb      	ldrb	r3, [r7, #23]
 801249c:	2b00      	cmp	r3, #0
 801249e:	d11d      	bne.n	80124dc <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 80124a0:	687b      	ldr	r3, [r7, #4]
 80124a2:	6a1b      	ldr	r3, [r3, #32]
 80124a4:	781b      	ldrb	r3, [r3, #0]
 80124a6:	2be5      	cmp	r3, #229	; 0xe5
 80124a8:	d004      	beq.n	80124b4 <dir_alloc+0x50>
 80124aa:	687b      	ldr	r3, [r7, #4]
 80124ac:	6a1b      	ldr	r3, [r3, #32]
 80124ae:	781b      	ldrb	r3, [r3, #0]
 80124b0:	2b00      	cmp	r3, #0
 80124b2:	d107      	bne.n	80124c4 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 80124b4:	693b      	ldr	r3, [r7, #16]
 80124b6:	3301      	adds	r3, #1
 80124b8:	613b      	str	r3, [r7, #16]
 80124ba:	693a      	ldr	r2, [r7, #16]
 80124bc:	683b      	ldr	r3, [r7, #0]
 80124be:	429a      	cmp	r2, r3
 80124c0:	d102      	bne.n	80124c8 <dir_alloc+0x64>
 80124c2:	e00c      	b.n	80124de <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 80124c4:	2300      	movs	r3, #0
 80124c6:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 80124c8:	2101      	movs	r1, #1
 80124ca:	6878      	ldr	r0, [r7, #4]
 80124cc:	f7ff fef4 	bl	80122b8 <dir_next>
 80124d0:	4603      	mov	r3, r0
 80124d2:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 80124d4:	7dfb      	ldrb	r3, [r7, #23]
 80124d6:	2b00      	cmp	r3, #0
 80124d8:	d0d7      	beq.n	801248a <dir_alloc+0x26>
 80124da:	e000      	b.n	80124de <dir_alloc+0x7a>
			if (res != FR_OK) break;
 80124dc:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 80124de:	7dfb      	ldrb	r3, [r7, #23]
 80124e0:	2b04      	cmp	r3, #4
 80124e2:	d101      	bne.n	80124e8 <dir_alloc+0x84>
 80124e4:	2307      	movs	r3, #7
 80124e6:	75fb      	strb	r3, [r7, #23]
	return res;
 80124e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80124ea:	4618      	mov	r0, r3
 80124ec:	3718      	adds	r7, #24
 80124ee:	46bd      	mov	sp, r7
 80124f0:	bd80      	pop	{r7, pc}

080124f2 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 80124f2:	b580      	push	{r7, lr}
 80124f4:	b084      	sub	sp, #16
 80124f6:	af00      	add	r7, sp, #0
 80124f8:	6078      	str	r0, [r7, #4]
 80124fa:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 80124fc:	683b      	ldr	r3, [r7, #0]
 80124fe:	331a      	adds	r3, #26
 8012500:	4618      	mov	r0, r3
 8012502:	f7fe ffc7 	bl	8011494 <ld_word>
 8012506:	4603      	mov	r3, r0
 8012508:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 801250a:	687b      	ldr	r3, [r7, #4]
 801250c:	781b      	ldrb	r3, [r3, #0]
 801250e:	2b03      	cmp	r3, #3
 8012510:	d109      	bne.n	8012526 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8012512:	683b      	ldr	r3, [r7, #0]
 8012514:	3314      	adds	r3, #20
 8012516:	4618      	mov	r0, r3
 8012518:	f7fe ffbc 	bl	8011494 <ld_word>
 801251c:	4603      	mov	r3, r0
 801251e:	041b      	lsls	r3, r3, #16
 8012520:	68fa      	ldr	r2, [r7, #12]
 8012522:	4313      	orrs	r3, r2
 8012524:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8012526:	68fb      	ldr	r3, [r7, #12]
}
 8012528:	4618      	mov	r0, r3
 801252a:	3710      	adds	r7, #16
 801252c:	46bd      	mov	sp, r7
 801252e:	bd80      	pop	{r7, pc}

08012530 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8012530:	b580      	push	{r7, lr}
 8012532:	b084      	sub	sp, #16
 8012534:	af00      	add	r7, sp, #0
 8012536:	60f8      	str	r0, [r7, #12]
 8012538:	60b9      	str	r1, [r7, #8]
 801253a:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 801253c:	68bb      	ldr	r3, [r7, #8]
 801253e:	331a      	adds	r3, #26
 8012540:	687a      	ldr	r2, [r7, #4]
 8012542:	b292      	uxth	r2, r2
 8012544:	4611      	mov	r1, r2
 8012546:	4618      	mov	r0, r3
 8012548:	f7fe ffdf 	bl	801150a <st_word>
	if (fs->fs_type == FS_FAT32) {
 801254c:	68fb      	ldr	r3, [r7, #12]
 801254e:	781b      	ldrb	r3, [r3, #0]
 8012550:	2b03      	cmp	r3, #3
 8012552:	d109      	bne.n	8012568 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8012554:	68bb      	ldr	r3, [r7, #8]
 8012556:	f103 0214 	add.w	r2, r3, #20
 801255a:	687b      	ldr	r3, [r7, #4]
 801255c:	0c1b      	lsrs	r3, r3, #16
 801255e:	b29b      	uxth	r3, r3
 8012560:	4619      	mov	r1, r3
 8012562:	4610      	mov	r0, r2
 8012564:	f7fe ffd1 	bl	801150a <st_word>
	}
}
 8012568:	bf00      	nop
 801256a:	3710      	adds	r7, #16
 801256c:	46bd      	mov	sp, r7
 801256e:	bd80      	pop	{r7, pc}

08012570 <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 8012570:	b580      	push	{r7, lr}
 8012572:	b086      	sub	sp, #24
 8012574:	af00      	add	r7, sp, #0
 8012576:	6078      	str	r0, [r7, #4]
 8012578:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 801257a:	2304      	movs	r3, #4
 801257c:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 801257e:	687b      	ldr	r3, [r7, #4]
 8012580:	681b      	ldr	r3, [r3, #0]
 8012582:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
#endif

	while (dp->sect) {
 8012584:	e03c      	b.n	8012600 <dir_read+0x90>
		res = move_window(fs, dp->sect);
 8012586:	687b      	ldr	r3, [r7, #4]
 8012588:	69db      	ldr	r3, [r3, #28]
 801258a:	4619      	mov	r1, r3
 801258c:	6938      	ldr	r0, [r7, #16]
 801258e:	f7ff fa31 	bl	80119f4 <move_window>
 8012592:	4603      	mov	r3, r0
 8012594:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8012596:	7dfb      	ldrb	r3, [r7, #23]
 8012598:	2b00      	cmp	r3, #0
 801259a:	d136      	bne.n	801260a <dir_read+0x9a>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 801259c:	687b      	ldr	r3, [r7, #4]
 801259e:	6a1b      	ldr	r3, [r3, #32]
 80125a0:	781b      	ldrb	r3, [r3, #0]
 80125a2:	73fb      	strb	r3, [r7, #15]
		if (c == 0) {
 80125a4:	7bfb      	ldrb	r3, [r7, #15]
 80125a6:	2b00      	cmp	r3, #0
 80125a8:	d102      	bne.n	80125b0 <dir_read+0x40>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 80125aa:	2304      	movs	r3, #4
 80125ac:	75fb      	strb	r3, [r7, #23]
 80125ae:	e031      	b.n	8012614 <dir_read+0xa4>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 80125b0:	687b      	ldr	r3, [r7, #4]
 80125b2:	6a1b      	ldr	r3, [r3, #32]
 80125b4:	330b      	adds	r3, #11
 80125b6:	781b      	ldrb	r3, [r3, #0]
 80125b8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80125bc:	73bb      	strb	r3, [r7, #14]
 80125be:	687b      	ldr	r3, [r7, #4]
 80125c0:	7bba      	ldrb	r2, [r7, #14]
 80125c2:	719a      	strb	r2, [r3, #6]
					}
					break;
				}
			}
#else		/* Non LFN configuration */
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
 80125c4:	7bfb      	ldrb	r3, [r7, #15]
 80125c6:	2be5      	cmp	r3, #229	; 0xe5
 80125c8:	d011      	beq.n	80125ee <dir_read+0x7e>
 80125ca:	7bfb      	ldrb	r3, [r7, #15]
 80125cc:	2b2e      	cmp	r3, #46	; 0x2e
 80125ce:	d00e      	beq.n	80125ee <dir_read+0x7e>
 80125d0:	7bbb      	ldrb	r3, [r7, #14]
 80125d2:	2b0f      	cmp	r3, #15
 80125d4:	d00b      	beq.n	80125ee <dir_read+0x7e>
 80125d6:	7bbb      	ldrb	r3, [r7, #14]
 80125d8:	f023 0320 	bic.w	r3, r3, #32
 80125dc:	2b08      	cmp	r3, #8
 80125de:	bf0c      	ite	eq
 80125e0:	2301      	moveq	r3, #1
 80125e2:	2300      	movne	r3, #0
 80125e4:	b2db      	uxtb	r3, r3
 80125e6:	461a      	mov	r2, r3
 80125e8:	683b      	ldr	r3, [r7, #0]
 80125ea:	4293      	cmp	r3, r2
 80125ec:	d00f      	beq.n	801260e <dir_read+0x9e>
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 80125ee:	2100      	movs	r1, #0
 80125f0:	6878      	ldr	r0, [r7, #4]
 80125f2:	f7ff fe61 	bl	80122b8 <dir_next>
 80125f6:	4603      	mov	r3, r0
 80125f8:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 80125fa:	7dfb      	ldrb	r3, [r7, #23]
 80125fc:	2b00      	cmp	r3, #0
 80125fe:	d108      	bne.n	8012612 <dir_read+0xa2>
	while (dp->sect) {
 8012600:	687b      	ldr	r3, [r7, #4]
 8012602:	69db      	ldr	r3, [r3, #28]
 8012604:	2b00      	cmp	r3, #0
 8012606:	d1be      	bne.n	8012586 <dir_read+0x16>
 8012608:	e004      	b.n	8012614 <dir_read+0xa4>
		if (res != FR_OK) break;
 801260a:	bf00      	nop
 801260c:	e002      	b.n	8012614 <dir_read+0xa4>
				break;
 801260e:	bf00      	nop
 8012610:	e000      	b.n	8012614 <dir_read+0xa4>
		if (res != FR_OK) break;
 8012612:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 8012614:	7dfb      	ldrb	r3, [r7, #23]
 8012616:	2b00      	cmp	r3, #0
 8012618:	d002      	beq.n	8012620 <dir_read+0xb0>
 801261a:	687b      	ldr	r3, [r7, #4]
 801261c:	2200      	movs	r2, #0
 801261e:	61da      	str	r2, [r3, #28]
	return res;
 8012620:	7dfb      	ldrb	r3, [r7, #23]
}
 8012622:	4618      	mov	r0, r3
 8012624:	3718      	adds	r7, #24
 8012626:	46bd      	mov	sp, r7
 8012628:	bd80      	pop	{r7, pc}

0801262a <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 801262a:	b580      	push	{r7, lr}
 801262c:	b086      	sub	sp, #24
 801262e:	af00      	add	r7, sp, #0
 8012630:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8012632:	687b      	ldr	r3, [r7, #4]
 8012634:	681b      	ldr	r3, [r3, #0]
 8012636:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8012638:	2100      	movs	r1, #0
 801263a:	6878      	ldr	r0, [r7, #4]
 801263c:	f7ff fdb3 	bl	80121a6 <dir_sdi>
 8012640:	4603      	mov	r3, r0
 8012642:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8012644:	7dfb      	ldrb	r3, [r7, #23]
 8012646:	2b00      	cmp	r3, #0
 8012648:	d001      	beq.n	801264e <dir_find+0x24>
 801264a:	7dfb      	ldrb	r3, [r7, #23]
 801264c:	e03e      	b.n	80126cc <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 801264e:	687b      	ldr	r3, [r7, #4]
 8012650:	69db      	ldr	r3, [r3, #28]
 8012652:	4619      	mov	r1, r3
 8012654:	6938      	ldr	r0, [r7, #16]
 8012656:	f7ff f9cd 	bl	80119f4 <move_window>
 801265a:	4603      	mov	r3, r0
 801265c:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 801265e:	7dfb      	ldrb	r3, [r7, #23]
 8012660:	2b00      	cmp	r3, #0
 8012662:	d12f      	bne.n	80126c4 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 8012664:	687b      	ldr	r3, [r7, #4]
 8012666:	6a1b      	ldr	r3, [r3, #32]
 8012668:	781b      	ldrb	r3, [r3, #0]
 801266a:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 801266c:	7bfb      	ldrb	r3, [r7, #15]
 801266e:	2b00      	cmp	r3, #0
 8012670:	d102      	bne.n	8012678 <dir_find+0x4e>
 8012672:	2304      	movs	r3, #4
 8012674:	75fb      	strb	r3, [r7, #23]
 8012676:	e028      	b.n	80126ca <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8012678:	687b      	ldr	r3, [r7, #4]
 801267a:	6a1b      	ldr	r3, [r3, #32]
 801267c:	330b      	adds	r3, #11
 801267e:	781b      	ldrb	r3, [r3, #0]
 8012680:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8012684:	b2da      	uxtb	r2, r3
 8012686:	687b      	ldr	r3, [r7, #4]
 8012688:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 801268a:	687b      	ldr	r3, [r7, #4]
 801268c:	6a1b      	ldr	r3, [r3, #32]
 801268e:	330b      	adds	r3, #11
 8012690:	781b      	ldrb	r3, [r3, #0]
 8012692:	f003 0308 	and.w	r3, r3, #8
 8012696:	2b00      	cmp	r3, #0
 8012698:	d10a      	bne.n	80126b0 <dir_find+0x86>
 801269a:	687b      	ldr	r3, [r7, #4]
 801269c:	6a18      	ldr	r0, [r3, #32]
 801269e:	687b      	ldr	r3, [r7, #4]
 80126a0:	3324      	adds	r3, #36	; 0x24
 80126a2:	220b      	movs	r2, #11
 80126a4:	4619      	mov	r1, r3
 80126a6:	f7fe ffb2 	bl	801160e <mem_cmp>
 80126aa:	4603      	mov	r3, r0
 80126ac:	2b00      	cmp	r3, #0
 80126ae:	d00b      	beq.n	80126c8 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 80126b0:	2100      	movs	r1, #0
 80126b2:	6878      	ldr	r0, [r7, #4]
 80126b4:	f7ff fe00 	bl	80122b8 <dir_next>
 80126b8:	4603      	mov	r3, r0
 80126ba:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 80126bc:	7dfb      	ldrb	r3, [r7, #23]
 80126be:	2b00      	cmp	r3, #0
 80126c0:	d0c5      	beq.n	801264e <dir_find+0x24>
 80126c2:	e002      	b.n	80126ca <dir_find+0xa0>
		if (res != FR_OK) break;
 80126c4:	bf00      	nop
 80126c6:	e000      	b.n	80126ca <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 80126c8:	bf00      	nop

	return res;
 80126ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80126cc:	4618      	mov	r0, r3
 80126ce:	3718      	adds	r7, #24
 80126d0:	46bd      	mov	sp, r7
 80126d2:	bd80      	pop	{r7, pc}

080126d4 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 80126d4:	b580      	push	{r7, lr}
 80126d6:	b084      	sub	sp, #16
 80126d8:	af00      	add	r7, sp, #0
 80126da:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80126dc:	687b      	ldr	r3, [r7, #4]
 80126de:	681b      	ldr	r3, [r3, #0]
 80126e0:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 80126e2:	2101      	movs	r1, #1
 80126e4:	6878      	ldr	r0, [r7, #4]
 80126e6:	f7ff febd 	bl	8012464 <dir_alloc>
 80126ea:	4603      	mov	r3, r0
 80126ec:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 80126ee:	7bfb      	ldrb	r3, [r7, #15]
 80126f0:	2b00      	cmp	r3, #0
 80126f2:	d11c      	bne.n	801272e <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 80126f4:	687b      	ldr	r3, [r7, #4]
 80126f6:	69db      	ldr	r3, [r3, #28]
 80126f8:	4619      	mov	r1, r3
 80126fa:	68b8      	ldr	r0, [r7, #8]
 80126fc:	f7ff f97a 	bl	80119f4 <move_window>
 8012700:	4603      	mov	r3, r0
 8012702:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8012704:	7bfb      	ldrb	r3, [r7, #15]
 8012706:	2b00      	cmp	r3, #0
 8012708:	d111      	bne.n	801272e <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 801270a:	687b      	ldr	r3, [r7, #4]
 801270c:	6a1b      	ldr	r3, [r3, #32]
 801270e:	2220      	movs	r2, #32
 8012710:	2100      	movs	r1, #0
 8012712:	4618      	mov	r0, r3
 8012714:	f7fe ff61 	bl	80115da <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8012718:	687b      	ldr	r3, [r7, #4]
 801271a:	6a18      	ldr	r0, [r3, #32]
 801271c:	687b      	ldr	r3, [r7, #4]
 801271e:	3324      	adds	r3, #36	; 0x24
 8012720:	220b      	movs	r2, #11
 8012722:	4619      	mov	r1, r3
 8012724:	f7fe ff38 	bl	8011598 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 8012728:	68bb      	ldr	r3, [r7, #8]
 801272a:	2201      	movs	r2, #1
 801272c:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 801272e:	7bfb      	ldrb	r3, [r7, #15]
}
 8012730:	4618      	mov	r0, r3
 8012732:	3710      	adds	r7, #16
 8012734:	46bd      	mov	sp, r7
 8012736:	bd80      	pop	{r7, pc}

08012738 <dir_remove>:

static
FRESULT dir_remove (	/* FR_OK:Succeeded, FR_DISK_ERR:A disk error */
	DIR* dp				/* Directory object pointing the entry to be removed */
)
{
 8012738:	b580      	push	{r7, lr}
 801273a:	b084      	sub	sp, #16
 801273c:	af00      	add	r7, sp, #0
 801273e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8012740:	687b      	ldr	r3, [r7, #4]
 8012742:	681b      	ldr	r3, [r3, #0]
 8012744:	60fb      	str	r3, [r7, #12]
		} while (res == FR_OK);
		if (res == FR_NO_FILE) res = FR_INT_ERR;
	}
#else			/* Non LFN configuration */

	res = move_window(fs, dp->sect);
 8012746:	687b      	ldr	r3, [r7, #4]
 8012748:	69db      	ldr	r3, [r3, #28]
 801274a:	4619      	mov	r1, r3
 801274c:	68f8      	ldr	r0, [r7, #12]
 801274e:	f7ff f951 	bl	80119f4 <move_window>
 8012752:	4603      	mov	r3, r0
 8012754:	72fb      	strb	r3, [r7, #11]
	if (res == FR_OK) {
 8012756:	7afb      	ldrb	r3, [r7, #11]
 8012758:	2b00      	cmp	r3, #0
 801275a:	d106      	bne.n	801276a <dir_remove+0x32>
		dp->dir[DIR_Name] = DDEM;
 801275c:	687b      	ldr	r3, [r7, #4]
 801275e:	6a1b      	ldr	r3, [r3, #32]
 8012760:	22e5      	movs	r2, #229	; 0xe5
 8012762:	701a      	strb	r2, [r3, #0]
		fs->wflag = 1;
 8012764:	68fb      	ldr	r3, [r7, #12]
 8012766:	2201      	movs	r2, #1
 8012768:	70da      	strb	r2, [r3, #3]
	}
#endif

	return res;
 801276a:	7afb      	ldrb	r3, [r7, #11]
}
 801276c:	4618      	mov	r0, r3
 801276e:	3710      	adds	r7, #16
 8012770:	46bd      	mov	sp, r7
 8012772:	bd80      	pop	{r7, pc}

08012774 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8012774:	b580      	push	{r7, lr}
 8012776:	b088      	sub	sp, #32
 8012778:	af00      	add	r7, sp, #0
 801277a:	6078      	str	r0, [r7, #4]
 801277c:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 801277e:	683b      	ldr	r3, [r7, #0]
 8012780:	681b      	ldr	r3, [r3, #0]
 8012782:	60fb      	str	r3, [r7, #12]
 8012784:	687b      	ldr	r3, [r7, #4]
 8012786:	3324      	adds	r3, #36	; 0x24
 8012788:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 801278a:	220b      	movs	r2, #11
 801278c:	2120      	movs	r1, #32
 801278e:	68b8      	ldr	r0, [r7, #8]
 8012790:	f7fe ff23 	bl	80115da <mem_set>
	si = i = 0; ni = 8;
 8012794:	2300      	movs	r3, #0
 8012796:	613b      	str	r3, [r7, #16]
 8012798:	693b      	ldr	r3, [r7, #16]
 801279a:	617b      	str	r3, [r7, #20]
 801279c:	2308      	movs	r3, #8
 801279e:	61bb      	str	r3, [r7, #24]
#if _FS_RPATH != 0
	if (p[si] == '.') { /* Is this a dot entry? */
 80127a0:	68fa      	ldr	r2, [r7, #12]
 80127a2:	697b      	ldr	r3, [r7, #20]
 80127a4:	4413      	add	r3, r2
 80127a6:	781b      	ldrb	r3, [r3, #0]
 80127a8:	2b2e      	cmp	r3, #46	; 0x2e
 80127aa:	d12f      	bne.n	801280c <create_name+0x98>
		for (;;) {
			c = (BYTE)p[si++];
 80127ac:	697b      	ldr	r3, [r7, #20]
 80127ae:	1c5a      	adds	r2, r3, #1
 80127b0:	617a      	str	r2, [r7, #20]
 80127b2:	68fa      	ldr	r2, [r7, #12]
 80127b4:	4413      	add	r3, r2
 80127b6:	781b      	ldrb	r3, [r3, #0]
 80127b8:	77fb      	strb	r3, [r7, #31]
			if (c != '.' || si >= 3) break;
 80127ba:	7ffb      	ldrb	r3, [r7, #31]
 80127bc:	2b2e      	cmp	r3, #46	; 0x2e
 80127be:	d10a      	bne.n	80127d6 <create_name+0x62>
 80127c0:	697b      	ldr	r3, [r7, #20]
 80127c2:	2b02      	cmp	r3, #2
 80127c4:	d807      	bhi.n	80127d6 <create_name+0x62>
			sfn[i++] = c;
 80127c6:	693b      	ldr	r3, [r7, #16]
 80127c8:	1c5a      	adds	r2, r3, #1
 80127ca:	613a      	str	r2, [r7, #16]
 80127cc:	68ba      	ldr	r2, [r7, #8]
 80127ce:	4413      	add	r3, r2
 80127d0:	7ffa      	ldrb	r2, [r7, #31]
 80127d2:	701a      	strb	r2, [r3, #0]
			c = (BYTE)p[si++];
 80127d4:	e7ea      	b.n	80127ac <create_name+0x38>
		}
		if (c != '/' && c != '\\' && c > ' ') return FR_INVALID_NAME;
 80127d6:	7ffb      	ldrb	r3, [r7, #31]
 80127d8:	2b2f      	cmp	r3, #47	; 0x2f
 80127da:	d007      	beq.n	80127ec <create_name+0x78>
 80127dc:	7ffb      	ldrb	r3, [r7, #31]
 80127de:	2b5c      	cmp	r3, #92	; 0x5c
 80127e0:	d004      	beq.n	80127ec <create_name+0x78>
 80127e2:	7ffb      	ldrb	r3, [r7, #31]
 80127e4:	2b20      	cmp	r3, #32
 80127e6:	d901      	bls.n	80127ec <create_name+0x78>
 80127e8:	2306      	movs	r3, #6
 80127ea:	e084      	b.n	80128f6 <create_name+0x182>
		*path = p + si;								/* Return pointer to the next segment */
 80127ec:	68fa      	ldr	r2, [r7, #12]
 80127ee:	697b      	ldr	r3, [r7, #20]
 80127f0:	441a      	add	r2, r3
 80127f2:	683b      	ldr	r3, [r7, #0]
 80127f4:	601a      	str	r2, [r3, #0]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
 80127f6:	7ffb      	ldrb	r3, [r7, #31]
 80127f8:	2b20      	cmp	r3, #32
 80127fa:	d801      	bhi.n	8012800 <create_name+0x8c>
 80127fc:	2224      	movs	r2, #36	; 0x24
 80127fe:	e000      	b.n	8012802 <create_name+0x8e>
 8012800:	2220      	movs	r2, #32
 8012802:	68bb      	ldr	r3, [r7, #8]
 8012804:	330b      	adds	r3, #11
 8012806:	701a      	strb	r2, [r3, #0]
		return FR_OK;
 8012808:	2300      	movs	r3, #0
 801280a:	e074      	b.n	80128f6 <create_name+0x182>
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 801280c:	697b      	ldr	r3, [r7, #20]
 801280e:	1c5a      	adds	r2, r3, #1
 8012810:	617a      	str	r2, [r7, #20]
 8012812:	68fa      	ldr	r2, [r7, #12]
 8012814:	4413      	add	r3, r2
 8012816:	781b      	ldrb	r3, [r3, #0]
 8012818:	77fb      	strb	r3, [r7, #31]
		if (c <= ' ') break; 			/* Break if end of the path name */
 801281a:	7ffb      	ldrb	r3, [r7, #31]
 801281c:	2b20      	cmp	r3, #32
 801281e:	d94e      	bls.n	80128be <create_name+0x14a>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8012820:	7ffb      	ldrb	r3, [r7, #31]
 8012822:	2b2f      	cmp	r3, #47	; 0x2f
 8012824:	d006      	beq.n	8012834 <create_name+0xc0>
 8012826:	7ffb      	ldrb	r3, [r7, #31]
 8012828:	2b5c      	cmp	r3, #92	; 0x5c
 801282a:	d110      	bne.n	801284e <create_name+0xda>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 801282c:	e002      	b.n	8012834 <create_name+0xc0>
 801282e:	697b      	ldr	r3, [r7, #20]
 8012830:	3301      	adds	r3, #1
 8012832:	617b      	str	r3, [r7, #20]
 8012834:	68fa      	ldr	r2, [r7, #12]
 8012836:	697b      	ldr	r3, [r7, #20]
 8012838:	4413      	add	r3, r2
 801283a:	781b      	ldrb	r3, [r3, #0]
 801283c:	2b2f      	cmp	r3, #47	; 0x2f
 801283e:	d0f6      	beq.n	801282e <create_name+0xba>
 8012840:	68fa      	ldr	r2, [r7, #12]
 8012842:	697b      	ldr	r3, [r7, #20]
 8012844:	4413      	add	r3, r2
 8012846:	781b      	ldrb	r3, [r3, #0]
 8012848:	2b5c      	cmp	r3, #92	; 0x5c
 801284a:	d0f0      	beq.n	801282e <create_name+0xba>
			break;
 801284c:	e038      	b.n	80128c0 <create_name+0x14c>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 801284e:	7ffb      	ldrb	r3, [r7, #31]
 8012850:	2b2e      	cmp	r3, #46	; 0x2e
 8012852:	d003      	beq.n	801285c <create_name+0xe8>
 8012854:	693a      	ldr	r2, [r7, #16]
 8012856:	69bb      	ldr	r3, [r7, #24]
 8012858:	429a      	cmp	r2, r3
 801285a:	d30c      	bcc.n	8012876 <create_name+0x102>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 801285c:	69bb      	ldr	r3, [r7, #24]
 801285e:	2b0b      	cmp	r3, #11
 8012860:	d002      	beq.n	8012868 <create_name+0xf4>
 8012862:	7ffb      	ldrb	r3, [r7, #31]
 8012864:	2b2e      	cmp	r3, #46	; 0x2e
 8012866:	d001      	beq.n	801286c <create_name+0xf8>
 8012868:	2306      	movs	r3, #6
 801286a:	e044      	b.n	80128f6 <create_name+0x182>
			i = 8; ni = 11;				/* Goto extension */
 801286c:	2308      	movs	r3, #8
 801286e:	613b      	str	r3, [r7, #16]
 8012870:	230b      	movs	r3, #11
 8012872:	61bb      	str	r3, [r7, #24]
			continue;
 8012874:	e022      	b.n	80128bc <create_name+0x148>
		}
		if (c >= 0x80) {				/* Extended character? */
 8012876:	f997 301f 	ldrsb.w	r3, [r7, #31]
 801287a:	2b00      	cmp	r3, #0
 801287c:	da04      	bge.n	8012888 <create_name+0x114>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 801287e:	7ffb      	ldrb	r3, [r7, #31]
 8012880:	3b80      	subs	r3, #128	; 0x80
 8012882:	4a1f      	ldr	r2, [pc, #124]	; (8012900 <create_name+0x18c>)
 8012884:	5cd3      	ldrb	r3, [r2, r3]
 8012886:	77fb      	strb	r3, [r7, #31]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8012888:	7ffb      	ldrb	r3, [r7, #31]
 801288a:	4619      	mov	r1, r3
 801288c:	481d      	ldr	r0, [pc, #116]	; (8012904 <create_name+0x190>)
 801288e:	f7fe fee5 	bl	801165c <chk_chr>
 8012892:	4603      	mov	r3, r0
 8012894:	2b00      	cmp	r3, #0
 8012896:	d001      	beq.n	801289c <create_name+0x128>
 8012898:	2306      	movs	r3, #6
 801289a:	e02c      	b.n	80128f6 <create_name+0x182>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 801289c:	7ffb      	ldrb	r3, [r7, #31]
 801289e:	2b60      	cmp	r3, #96	; 0x60
 80128a0:	d905      	bls.n	80128ae <create_name+0x13a>
 80128a2:	7ffb      	ldrb	r3, [r7, #31]
 80128a4:	2b7a      	cmp	r3, #122	; 0x7a
 80128a6:	d802      	bhi.n	80128ae <create_name+0x13a>
 80128a8:	7ffb      	ldrb	r3, [r7, #31]
 80128aa:	3b20      	subs	r3, #32
 80128ac:	77fb      	strb	r3, [r7, #31]
			sfn[i++] = c;
 80128ae:	693b      	ldr	r3, [r7, #16]
 80128b0:	1c5a      	adds	r2, r3, #1
 80128b2:	613a      	str	r2, [r7, #16]
 80128b4:	68ba      	ldr	r2, [r7, #8]
 80128b6:	4413      	add	r3, r2
 80128b8:	7ffa      	ldrb	r2, [r7, #31]
 80128ba:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 80128bc:	e7a6      	b.n	801280c <create_name+0x98>
		if (c <= ' ') break; 			/* Break if end of the path name */
 80128be:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 80128c0:	68fa      	ldr	r2, [r7, #12]
 80128c2:	697b      	ldr	r3, [r7, #20]
 80128c4:	441a      	add	r2, r3
 80128c6:	683b      	ldr	r3, [r7, #0]
 80128c8:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 80128ca:	693b      	ldr	r3, [r7, #16]
 80128cc:	2b00      	cmp	r3, #0
 80128ce:	d101      	bne.n	80128d4 <create_name+0x160>
 80128d0:	2306      	movs	r3, #6
 80128d2:	e010      	b.n	80128f6 <create_name+0x182>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 80128d4:	68bb      	ldr	r3, [r7, #8]
 80128d6:	781b      	ldrb	r3, [r3, #0]
 80128d8:	2be5      	cmp	r3, #229	; 0xe5
 80128da:	d102      	bne.n	80128e2 <create_name+0x16e>
 80128dc:	68bb      	ldr	r3, [r7, #8]
 80128de:	2205      	movs	r2, #5
 80128e0:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 80128e2:	7ffb      	ldrb	r3, [r7, #31]
 80128e4:	2b20      	cmp	r3, #32
 80128e6:	d801      	bhi.n	80128ec <create_name+0x178>
 80128e8:	2204      	movs	r2, #4
 80128ea:	e000      	b.n	80128ee <create_name+0x17a>
 80128ec:	2200      	movs	r2, #0
 80128ee:	68bb      	ldr	r3, [r7, #8]
 80128f0:	330b      	adds	r3, #11
 80128f2:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 80128f4:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 80128f6:	4618      	mov	r0, r3
 80128f8:	3720      	adds	r7, #32
 80128fa:	46bd      	mov	sp, r7
 80128fc:	bd80      	pop	{r7, pc}
 80128fe:	bf00      	nop
 8012900:	08019f3c 	.word	0x08019f3c
 8012904:	08019eec 	.word	0x08019eec

08012908 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8012908:	b580      	push	{r7, lr}
 801290a:	b086      	sub	sp, #24
 801290c:	af00      	add	r7, sp, #0
 801290e:	6078      	str	r0, [r7, #4]
 8012910:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8012912:	687b      	ldr	r3, [r7, #4]
 8012914:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8012916:	693b      	ldr	r3, [r7, #16]
 8012918:	681b      	ldr	r3, [r3, #0]
 801291a:	60fb      	str	r3, [r7, #12]


#if _FS_RPATH != 0
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
 801291c:	683b      	ldr	r3, [r7, #0]
 801291e:	781b      	ldrb	r3, [r3, #0]
 8012920:	2b2f      	cmp	r3, #47	; 0x2f
 8012922:	d00b      	beq.n	801293c <follow_path+0x34>
 8012924:	683b      	ldr	r3, [r7, #0]
 8012926:	781b      	ldrb	r3, [r3, #0]
 8012928:	2b5c      	cmp	r3, #92	; 0x5c
 801292a:	d007      	beq.n	801293c <follow_path+0x34>
		obj->sclust = fs->cdir;				/* Start from current directory */
 801292c:	68fb      	ldr	r3, [r7, #12]
 801292e:	699a      	ldr	r2, [r3, #24]
 8012930:	693b      	ldr	r3, [r7, #16]
 8012932:	609a      	str	r2, [r3, #8]
 8012934:	e00d      	b.n	8012952 <follow_path+0x4a>
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8012936:	683b      	ldr	r3, [r7, #0]
 8012938:	3301      	adds	r3, #1
 801293a:	603b      	str	r3, [r7, #0]
 801293c:	683b      	ldr	r3, [r7, #0]
 801293e:	781b      	ldrb	r3, [r3, #0]
 8012940:	2b2f      	cmp	r3, #47	; 0x2f
 8012942:	d0f8      	beq.n	8012936 <follow_path+0x2e>
 8012944:	683b      	ldr	r3, [r7, #0]
 8012946:	781b      	ldrb	r3, [r3, #0]
 8012948:	2b5c      	cmp	r3, #92	; 0x5c
 801294a:	d0f4      	beq.n	8012936 <follow_path+0x2e>
		obj->sclust = 0;					/* Start from root directory */
 801294c:	693b      	ldr	r3, [r7, #16]
 801294e:	2200      	movs	r2, #0
 8012950:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8012952:	683b      	ldr	r3, [r7, #0]
 8012954:	781b      	ldrb	r3, [r3, #0]
 8012956:	2b1f      	cmp	r3, #31
 8012958:	d80a      	bhi.n	8012970 <follow_path+0x68>
		dp->fn[NSFLAG] = NS_NONAME;
 801295a:	687b      	ldr	r3, [r7, #4]
 801295c:	2280      	movs	r2, #128	; 0x80
 801295e:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 8012962:	2100      	movs	r1, #0
 8012964:	6878      	ldr	r0, [r7, #4]
 8012966:	f7ff fc1e 	bl	80121a6 <dir_sdi>
 801296a:	4603      	mov	r3, r0
 801296c:	75fb      	strb	r3, [r7, #23]
 801296e:	e05b      	b.n	8012a28 <follow_path+0x120>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8012970:	463b      	mov	r3, r7
 8012972:	4619      	mov	r1, r3
 8012974:	6878      	ldr	r0, [r7, #4]
 8012976:	f7ff fefd 	bl	8012774 <create_name>
 801297a:	4603      	mov	r3, r0
 801297c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 801297e:	7dfb      	ldrb	r3, [r7, #23]
 8012980:	2b00      	cmp	r3, #0
 8012982:	d14c      	bne.n	8012a1e <follow_path+0x116>
			res = dir_find(dp);				/* Find an object with the segment name */
 8012984:	6878      	ldr	r0, [r7, #4]
 8012986:	f7ff fe50 	bl	801262a <dir_find>
 801298a:	4603      	mov	r3, r0
 801298c:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 801298e:	687b      	ldr	r3, [r7, #4]
 8012990:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8012994:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8012996:	7dfb      	ldrb	r3, [r7, #23]
 8012998:	2b00      	cmp	r3, #0
 801299a:	d01b      	beq.n	80129d4 <follow_path+0xcc>
				if (res == FR_NO_FILE) {	/* Object is not found */
 801299c:	7dfb      	ldrb	r3, [r7, #23]
 801299e:	2b04      	cmp	r3, #4
 80129a0:	d13f      	bne.n	8012a22 <follow_path+0x11a>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
 80129a2:	7afb      	ldrb	r3, [r7, #11]
 80129a4:	f003 0320 	and.w	r3, r3, #32
 80129a8:	2b00      	cmp	r3, #0
 80129aa:	d00b      	beq.n	80129c4 <follow_path+0xbc>
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
 80129ac:	7afb      	ldrb	r3, [r7, #11]
 80129ae:	f003 0304 	and.w	r3, r3, #4
 80129b2:	2b00      	cmp	r3, #0
 80129b4:	d031      	beq.n	8012a1a <follow_path+0x112>
						dp->fn[NSFLAG] = NS_NONAME;
 80129b6:	687b      	ldr	r3, [r7, #4]
 80129b8:	2280      	movs	r2, #128	; 0x80
 80129ba:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
						res = FR_OK;
 80129be:	2300      	movs	r3, #0
 80129c0:	75fb      	strb	r3, [r7, #23]
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
					}
				}
				break;
 80129c2:	e02e      	b.n	8012a22 <follow_path+0x11a>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 80129c4:	7afb      	ldrb	r3, [r7, #11]
 80129c6:	f003 0304 	and.w	r3, r3, #4
 80129ca:	2b00      	cmp	r3, #0
 80129cc:	d129      	bne.n	8012a22 <follow_path+0x11a>
 80129ce:	2305      	movs	r3, #5
 80129d0:	75fb      	strb	r3, [r7, #23]
				break;
 80129d2:	e026      	b.n	8012a22 <follow_path+0x11a>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80129d4:	7afb      	ldrb	r3, [r7, #11]
 80129d6:	f003 0304 	and.w	r3, r3, #4
 80129da:	2b00      	cmp	r3, #0
 80129dc:	d123      	bne.n	8012a26 <follow_path+0x11e>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 80129de:	693b      	ldr	r3, [r7, #16]
 80129e0:	799b      	ldrb	r3, [r3, #6]
 80129e2:	f003 0310 	and.w	r3, r3, #16
 80129e6:	2b00      	cmp	r3, #0
 80129e8:	d102      	bne.n	80129f0 <follow_path+0xe8>
				res = FR_NO_PATH; break;
 80129ea:	2305      	movs	r3, #5
 80129ec:	75fb      	strb	r3, [r7, #23]
 80129ee:	e01b      	b.n	8012a28 <follow_path+0x120>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 80129f0:	68fb      	ldr	r3, [r7, #12]
 80129f2:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80129f6:	687b      	ldr	r3, [r7, #4]
 80129f8:	695b      	ldr	r3, [r3, #20]
 80129fa:	68fa      	ldr	r2, [r7, #12]
 80129fc:	8992      	ldrh	r2, [r2, #12]
 80129fe:	fbb3 f0f2 	udiv	r0, r3, r2
 8012a02:	fb02 f200 	mul.w	r2, r2, r0
 8012a06:	1a9b      	subs	r3, r3, r2
 8012a08:	440b      	add	r3, r1
 8012a0a:	4619      	mov	r1, r3
 8012a0c:	68f8      	ldr	r0, [r7, #12]
 8012a0e:	f7ff fd70 	bl	80124f2 <ld_clust>
 8012a12:	4602      	mov	r2, r0
 8012a14:	693b      	ldr	r3, [r7, #16]
 8012a16:	609a      	str	r2, [r3, #8]
 8012a18:	e7aa      	b.n	8012970 <follow_path+0x68>
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
 8012a1a:	bf00      	nop
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8012a1c:	e7a8      	b.n	8012970 <follow_path+0x68>
			if (res != FR_OK) break;
 8012a1e:	bf00      	nop
 8012a20:	e002      	b.n	8012a28 <follow_path+0x120>
				break;
 8012a22:	bf00      	nop
 8012a24:	e000      	b.n	8012a28 <follow_path+0x120>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8012a26:	bf00      	nop
			}
		}
	}

	return res;
 8012a28:	7dfb      	ldrb	r3, [r7, #23]
}
 8012a2a:	4618      	mov	r0, r3
 8012a2c:	3718      	adds	r7, #24
 8012a2e:	46bd      	mov	sp, r7
 8012a30:	bd80      	pop	{r7, pc}

08012a32 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8012a32:	b480      	push	{r7}
 8012a34:	b087      	sub	sp, #28
 8012a36:	af00      	add	r7, sp, #0
 8012a38:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8012a3a:	f04f 33ff 	mov.w	r3, #4294967295
 8012a3e:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8012a40:	687b      	ldr	r3, [r7, #4]
 8012a42:	681b      	ldr	r3, [r3, #0]
 8012a44:	2b00      	cmp	r3, #0
 8012a46:	d031      	beq.n	8012aac <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8012a48:	687b      	ldr	r3, [r7, #4]
 8012a4a:	681b      	ldr	r3, [r3, #0]
 8012a4c:	617b      	str	r3, [r7, #20]
 8012a4e:	e002      	b.n	8012a56 <get_ldnumber+0x24>
 8012a50:	697b      	ldr	r3, [r7, #20]
 8012a52:	3301      	adds	r3, #1
 8012a54:	617b      	str	r3, [r7, #20]
 8012a56:	697b      	ldr	r3, [r7, #20]
 8012a58:	781b      	ldrb	r3, [r3, #0]
 8012a5a:	2b20      	cmp	r3, #32
 8012a5c:	d903      	bls.n	8012a66 <get_ldnumber+0x34>
 8012a5e:	697b      	ldr	r3, [r7, #20]
 8012a60:	781b      	ldrb	r3, [r3, #0]
 8012a62:	2b3a      	cmp	r3, #58	; 0x3a
 8012a64:	d1f4      	bne.n	8012a50 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8012a66:	697b      	ldr	r3, [r7, #20]
 8012a68:	781b      	ldrb	r3, [r3, #0]
 8012a6a:	2b3a      	cmp	r3, #58	; 0x3a
 8012a6c:	d11c      	bne.n	8012aa8 <get_ldnumber+0x76>
			tp = *path;
 8012a6e:	687b      	ldr	r3, [r7, #4]
 8012a70:	681b      	ldr	r3, [r3, #0]
 8012a72:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8012a74:	68fb      	ldr	r3, [r7, #12]
 8012a76:	1c5a      	adds	r2, r3, #1
 8012a78:	60fa      	str	r2, [r7, #12]
 8012a7a:	781b      	ldrb	r3, [r3, #0]
 8012a7c:	3b30      	subs	r3, #48	; 0x30
 8012a7e:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8012a80:	68bb      	ldr	r3, [r7, #8]
 8012a82:	2b09      	cmp	r3, #9
 8012a84:	d80e      	bhi.n	8012aa4 <get_ldnumber+0x72>
 8012a86:	68fa      	ldr	r2, [r7, #12]
 8012a88:	697b      	ldr	r3, [r7, #20]
 8012a8a:	429a      	cmp	r2, r3
 8012a8c:	d10a      	bne.n	8012aa4 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8012a8e:	68bb      	ldr	r3, [r7, #8]
 8012a90:	2b00      	cmp	r3, #0
 8012a92:	d107      	bne.n	8012aa4 <get_ldnumber+0x72>
					vol = (int)i;
 8012a94:	68bb      	ldr	r3, [r7, #8]
 8012a96:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8012a98:	697b      	ldr	r3, [r7, #20]
 8012a9a:	3301      	adds	r3, #1
 8012a9c:	617b      	str	r3, [r7, #20]
 8012a9e:	687b      	ldr	r3, [r7, #4]
 8012aa0:	697a      	ldr	r2, [r7, #20]
 8012aa2:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8012aa4:	693b      	ldr	r3, [r7, #16]
 8012aa6:	e002      	b.n	8012aae <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8012aa8:	2300      	movs	r3, #0
 8012aaa:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8012aac:	693b      	ldr	r3, [r7, #16]
}
 8012aae:	4618      	mov	r0, r3
 8012ab0:	371c      	adds	r7, #28
 8012ab2:	46bd      	mov	sp, r7
 8012ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ab8:	4770      	bx	lr
	...

08012abc <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8012abc:	b580      	push	{r7, lr}
 8012abe:	b082      	sub	sp, #8
 8012ac0:	af00      	add	r7, sp, #0
 8012ac2:	6078      	str	r0, [r7, #4]
 8012ac4:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8012ac6:	687b      	ldr	r3, [r7, #4]
 8012ac8:	2200      	movs	r2, #0
 8012aca:	70da      	strb	r2, [r3, #3]
 8012acc:	687b      	ldr	r3, [r7, #4]
 8012ace:	f04f 32ff 	mov.w	r2, #4294967295
 8012ad2:	635a      	str	r2, [r3, #52]	; 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8012ad4:	6839      	ldr	r1, [r7, #0]
 8012ad6:	6878      	ldr	r0, [r7, #4]
 8012ad8:	f7fe ff8c 	bl	80119f4 <move_window>
 8012adc:	4603      	mov	r3, r0
 8012ade:	2b00      	cmp	r3, #0
 8012ae0:	d001      	beq.n	8012ae6 <check_fs+0x2a>
 8012ae2:	2304      	movs	r3, #4
 8012ae4:	e038      	b.n	8012b58 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8012ae6:	687b      	ldr	r3, [r7, #4]
 8012ae8:	3338      	adds	r3, #56	; 0x38
 8012aea:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8012aee:	4618      	mov	r0, r3
 8012af0:	f7fe fcd0 	bl	8011494 <ld_word>
 8012af4:	4603      	mov	r3, r0
 8012af6:	461a      	mov	r2, r3
 8012af8:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8012afc:	429a      	cmp	r2, r3
 8012afe:	d001      	beq.n	8012b04 <check_fs+0x48>
 8012b00:	2303      	movs	r3, #3
 8012b02:	e029      	b.n	8012b58 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8012b04:	687b      	ldr	r3, [r7, #4]
 8012b06:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8012b0a:	2be9      	cmp	r3, #233	; 0xe9
 8012b0c:	d009      	beq.n	8012b22 <check_fs+0x66>
 8012b0e:	687b      	ldr	r3, [r7, #4]
 8012b10:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8012b14:	2beb      	cmp	r3, #235	; 0xeb
 8012b16:	d11e      	bne.n	8012b56 <check_fs+0x9a>
 8012b18:	687b      	ldr	r3, [r7, #4]
 8012b1a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8012b1e:	2b90      	cmp	r3, #144	; 0x90
 8012b20:	d119      	bne.n	8012b56 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8012b22:	687b      	ldr	r3, [r7, #4]
 8012b24:	3338      	adds	r3, #56	; 0x38
 8012b26:	3336      	adds	r3, #54	; 0x36
 8012b28:	4618      	mov	r0, r3
 8012b2a:	f7fe fccb 	bl	80114c4 <ld_dword>
 8012b2e:	4603      	mov	r3, r0
 8012b30:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8012b34:	4a0a      	ldr	r2, [pc, #40]	; (8012b60 <check_fs+0xa4>)
 8012b36:	4293      	cmp	r3, r2
 8012b38:	d101      	bne.n	8012b3e <check_fs+0x82>
 8012b3a:	2300      	movs	r3, #0
 8012b3c:	e00c      	b.n	8012b58 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8012b3e:	687b      	ldr	r3, [r7, #4]
 8012b40:	3338      	adds	r3, #56	; 0x38
 8012b42:	3352      	adds	r3, #82	; 0x52
 8012b44:	4618      	mov	r0, r3
 8012b46:	f7fe fcbd 	bl	80114c4 <ld_dword>
 8012b4a:	4602      	mov	r2, r0
 8012b4c:	4b05      	ldr	r3, [pc, #20]	; (8012b64 <check_fs+0xa8>)
 8012b4e:	429a      	cmp	r2, r3
 8012b50:	d101      	bne.n	8012b56 <check_fs+0x9a>
 8012b52:	2300      	movs	r3, #0
 8012b54:	e000      	b.n	8012b58 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8012b56:	2302      	movs	r3, #2
}
 8012b58:	4618      	mov	r0, r3
 8012b5a:	3708      	adds	r7, #8
 8012b5c:	46bd      	mov	sp, r7
 8012b5e:	bd80      	pop	{r7, pc}
 8012b60:	00544146 	.word	0x00544146
 8012b64:	33544146 	.word	0x33544146

08012b68 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8012b68:	b580      	push	{r7, lr}
 8012b6a:	b096      	sub	sp, #88	; 0x58
 8012b6c:	af00      	add	r7, sp, #0
 8012b6e:	60f8      	str	r0, [r7, #12]
 8012b70:	60b9      	str	r1, [r7, #8]
 8012b72:	4613      	mov	r3, r2
 8012b74:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8012b76:	68bb      	ldr	r3, [r7, #8]
 8012b78:	2200      	movs	r2, #0
 8012b7a:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8012b7c:	68f8      	ldr	r0, [r7, #12]
 8012b7e:	f7ff ff58 	bl	8012a32 <get_ldnumber>
 8012b82:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8012b84:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012b86:	2b00      	cmp	r3, #0
 8012b88:	da01      	bge.n	8012b8e <find_volume+0x26>
 8012b8a:	230b      	movs	r3, #11
 8012b8c:	e268      	b.n	8013060 <find_volume+0x4f8>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8012b8e:	4ab0      	ldr	r2, [pc, #704]	; (8012e50 <find_volume+0x2e8>)
 8012b90:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012b92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012b96:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8012b98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012b9a:	2b00      	cmp	r3, #0
 8012b9c:	d101      	bne.n	8012ba2 <find_volume+0x3a>
 8012b9e:	230c      	movs	r3, #12
 8012ba0:	e25e      	b.n	8013060 <find_volume+0x4f8>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8012ba2:	68bb      	ldr	r3, [r7, #8]
 8012ba4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8012ba6:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8012ba8:	79fb      	ldrb	r3, [r7, #7]
 8012baa:	f023 0301 	bic.w	r3, r3, #1
 8012bae:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8012bb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012bb2:	781b      	ldrb	r3, [r3, #0]
 8012bb4:	2b00      	cmp	r3, #0
 8012bb6:	d01a      	beq.n	8012bee <find_volume+0x86>
		stat = disk_status(fs->drv);
 8012bb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012bba:	785b      	ldrb	r3, [r3, #1]
 8012bbc:	4618      	mov	r0, r3
 8012bbe:	f7fe fbcb 	bl	8011358 <disk_status>
 8012bc2:	4603      	mov	r3, r0
 8012bc4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8012bc8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8012bcc:	f003 0301 	and.w	r3, r3, #1
 8012bd0:	2b00      	cmp	r3, #0
 8012bd2:	d10c      	bne.n	8012bee <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8012bd4:	79fb      	ldrb	r3, [r7, #7]
 8012bd6:	2b00      	cmp	r3, #0
 8012bd8:	d007      	beq.n	8012bea <find_volume+0x82>
 8012bda:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8012bde:	f003 0304 	and.w	r3, r3, #4
 8012be2:	2b00      	cmp	r3, #0
 8012be4:	d001      	beq.n	8012bea <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8012be6:	230a      	movs	r3, #10
 8012be8:	e23a      	b.n	8013060 <find_volume+0x4f8>
			}
			return FR_OK;				/* The file system object is valid */
 8012bea:	2300      	movs	r3, #0
 8012bec:	e238      	b.n	8013060 <find_volume+0x4f8>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8012bee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012bf0:	2200      	movs	r2, #0
 8012bf2:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8012bf4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012bf6:	b2da      	uxtb	r2, r3
 8012bf8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012bfa:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8012bfc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012bfe:	785b      	ldrb	r3, [r3, #1]
 8012c00:	4618      	mov	r0, r3
 8012c02:	f7fe fbc3 	bl	801138c <disk_initialize>
 8012c06:	4603      	mov	r3, r0
 8012c08:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8012c0c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8012c10:	f003 0301 	and.w	r3, r3, #1
 8012c14:	2b00      	cmp	r3, #0
 8012c16:	d001      	beq.n	8012c1c <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8012c18:	2303      	movs	r3, #3
 8012c1a:	e221      	b.n	8013060 <find_volume+0x4f8>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8012c1c:	79fb      	ldrb	r3, [r7, #7]
 8012c1e:	2b00      	cmp	r3, #0
 8012c20:	d007      	beq.n	8012c32 <find_volume+0xca>
 8012c22:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8012c26:	f003 0304 	and.w	r3, r3, #4
 8012c2a:	2b00      	cmp	r3, #0
 8012c2c:	d001      	beq.n	8012c32 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8012c2e:	230a      	movs	r3, #10
 8012c30:	e216      	b.n	8013060 <find_volume+0x4f8>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 8012c32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012c34:	7858      	ldrb	r0, [r3, #1]
 8012c36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012c38:	330c      	adds	r3, #12
 8012c3a:	461a      	mov	r2, r3
 8012c3c:	2102      	movs	r1, #2
 8012c3e:	f7fe fc0b 	bl	8011458 <disk_ioctl>
 8012c42:	4603      	mov	r3, r0
 8012c44:	2b00      	cmp	r3, #0
 8012c46:	d001      	beq.n	8012c4c <find_volume+0xe4>
 8012c48:	2301      	movs	r3, #1
 8012c4a:	e209      	b.n	8013060 <find_volume+0x4f8>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 8012c4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012c4e:	899b      	ldrh	r3, [r3, #12]
 8012c50:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8012c54:	d80d      	bhi.n	8012c72 <find_volume+0x10a>
 8012c56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012c58:	899b      	ldrh	r3, [r3, #12]
 8012c5a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8012c5e:	d308      	bcc.n	8012c72 <find_volume+0x10a>
 8012c60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012c62:	899b      	ldrh	r3, [r3, #12]
 8012c64:	461a      	mov	r2, r3
 8012c66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012c68:	899b      	ldrh	r3, [r3, #12]
 8012c6a:	3b01      	subs	r3, #1
 8012c6c:	4013      	ands	r3, r2
 8012c6e:	2b00      	cmp	r3, #0
 8012c70:	d001      	beq.n	8012c76 <find_volume+0x10e>
 8012c72:	2301      	movs	r3, #1
 8012c74:	e1f4      	b.n	8013060 <find_volume+0x4f8>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8012c76:	2300      	movs	r3, #0
 8012c78:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8012c7a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8012c7c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8012c7e:	f7ff ff1d 	bl	8012abc <check_fs>
 8012c82:	4603      	mov	r3, r0
 8012c84:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8012c88:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8012c8c:	2b02      	cmp	r3, #2
 8012c8e:	d14b      	bne.n	8012d28 <find_volume+0x1c0>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8012c90:	2300      	movs	r3, #0
 8012c92:	643b      	str	r3, [r7, #64]	; 0x40
 8012c94:	e01f      	b.n	8012cd6 <find_volume+0x16e>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8012c96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012c98:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8012c9c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012c9e:	011b      	lsls	r3, r3, #4
 8012ca0:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8012ca4:	4413      	add	r3, r2
 8012ca6:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8012ca8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012caa:	3304      	adds	r3, #4
 8012cac:	781b      	ldrb	r3, [r3, #0]
 8012cae:	2b00      	cmp	r3, #0
 8012cb0:	d006      	beq.n	8012cc0 <find_volume+0x158>
 8012cb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012cb4:	3308      	adds	r3, #8
 8012cb6:	4618      	mov	r0, r3
 8012cb8:	f7fe fc04 	bl	80114c4 <ld_dword>
 8012cbc:	4602      	mov	r2, r0
 8012cbe:	e000      	b.n	8012cc2 <find_volume+0x15a>
 8012cc0:	2200      	movs	r2, #0
 8012cc2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012cc4:	009b      	lsls	r3, r3, #2
 8012cc6:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8012cca:	440b      	add	r3, r1
 8012ccc:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8012cd0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012cd2:	3301      	adds	r3, #1
 8012cd4:	643b      	str	r3, [r7, #64]	; 0x40
 8012cd6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012cd8:	2b03      	cmp	r3, #3
 8012cda:	d9dc      	bls.n	8012c96 <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8012cdc:	2300      	movs	r3, #0
 8012cde:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8012ce0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012ce2:	2b00      	cmp	r3, #0
 8012ce4:	d002      	beq.n	8012cec <find_volume+0x184>
 8012ce6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012ce8:	3b01      	subs	r3, #1
 8012cea:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8012cec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012cee:	009b      	lsls	r3, r3, #2
 8012cf0:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8012cf4:	4413      	add	r3, r2
 8012cf6:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8012cfa:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8012cfc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8012cfe:	2b00      	cmp	r3, #0
 8012d00:	d005      	beq.n	8012d0e <find_volume+0x1a6>
 8012d02:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8012d04:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8012d06:	f7ff fed9 	bl	8012abc <check_fs>
 8012d0a:	4603      	mov	r3, r0
 8012d0c:	e000      	b.n	8012d10 <find_volume+0x1a8>
 8012d0e:	2303      	movs	r3, #3
 8012d10:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8012d14:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8012d18:	2b01      	cmp	r3, #1
 8012d1a:	d905      	bls.n	8012d28 <find_volume+0x1c0>
 8012d1c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012d1e:	3301      	adds	r3, #1
 8012d20:	643b      	str	r3, [r7, #64]	; 0x40
 8012d22:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012d24:	2b03      	cmp	r3, #3
 8012d26:	d9e1      	bls.n	8012cec <find_volume+0x184>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8012d28:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8012d2c:	2b04      	cmp	r3, #4
 8012d2e:	d101      	bne.n	8012d34 <find_volume+0x1cc>
 8012d30:	2301      	movs	r3, #1
 8012d32:	e195      	b.n	8013060 <find_volume+0x4f8>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8012d34:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8012d38:	2b01      	cmp	r3, #1
 8012d3a:	d901      	bls.n	8012d40 <find_volume+0x1d8>
 8012d3c:	230d      	movs	r3, #13
 8012d3e:	e18f      	b.n	8013060 <find_volume+0x4f8>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8012d40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012d42:	3338      	adds	r3, #56	; 0x38
 8012d44:	330b      	adds	r3, #11
 8012d46:	4618      	mov	r0, r3
 8012d48:	f7fe fba4 	bl	8011494 <ld_word>
 8012d4c:	4603      	mov	r3, r0
 8012d4e:	461a      	mov	r2, r3
 8012d50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012d52:	899b      	ldrh	r3, [r3, #12]
 8012d54:	429a      	cmp	r2, r3
 8012d56:	d001      	beq.n	8012d5c <find_volume+0x1f4>
 8012d58:	230d      	movs	r3, #13
 8012d5a:	e181      	b.n	8013060 <find_volume+0x4f8>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8012d5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012d5e:	3338      	adds	r3, #56	; 0x38
 8012d60:	3316      	adds	r3, #22
 8012d62:	4618      	mov	r0, r3
 8012d64:	f7fe fb96 	bl	8011494 <ld_word>
 8012d68:	4603      	mov	r3, r0
 8012d6a:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8012d6c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8012d6e:	2b00      	cmp	r3, #0
 8012d70:	d106      	bne.n	8012d80 <find_volume+0x218>
 8012d72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012d74:	3338      	adds	r3, #56	; 0x38
 8012d76:	3324      	adds	r3, #36	; 0x24
 8012d78:	4618      	mov	r0, r3
 8012d7a:	f7fe fba3 	bl	80114c4 <ld_dword>
 8012d7e:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8012d80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012d82:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8012d84:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8012d86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012d88:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 8012d8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012d8e:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8012d90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012d92:	789b      	ldrb	r3, [r3, #2]
 8012d94:	2b01      	cmp	r3, #1
 8012d96:	d005      	beq.n	8012da4 <find_volume+0x23c>
 8012d98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012d9a:	789b      	ldrb	r3, [r3, #2]
 8012d9c:	2b02      	cmp	r3, #2
 8012d9e:	d001      	beq.n	8012da4 <find_volume+0x23c>
 8012da0:	230d      	movs	r3, #13
 8012da2:	e15d      	b.n	8013060 <find_volume+0x4f8>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8012da4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012da6:	789b      	ldrb	r3, [r3, #2]
 8012da8:	461a      	mov	r2, r3
 8012daa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8012dac:	fb02 f303 	mul.w	r3, r2, r3
 8012db0:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8012db2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012db4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8012db8:	b29a      	uxth	r2, r3
 8012dba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012dbc:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8012dbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012dc0:	895b      	ldrh	r3, [r3, #10]
 8012dc2:	2b00      	cmp	r3, #0
 8012dc4:	d008      	beq.n	8012dd8 <find_volume+0x270>
 8012dc6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012dc8:	895b      	ldrh	r3, [r3, #10]
 8012dca:	461a      	mov	r2, r3
 8012dcc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012dce:	895b      	ldrh	r3, [r3, #10]
 8012dd0:	3b01      	subs	r3, #1
 8012dd2:	4013      	ands	r3, r2
 8012dd4:	2b00      	cmp	r3, #0
 8012dd6:	d001      	beq.n	8012ddc <find_volume+0x274>
 8012dd8:	230d      	movs	r3, #13
 8012dda:	e141      	b.n	8013060 <find_volume+0x4f8>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8012ddc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012dde:	3338      	adds	r3, #56	; 0x38
 8012de0:	3311      	adds	r3, #17
 8012de2:	4618      	mov	r0, r3
 8012de4:	f7fe fb56 	bl	8011494 <ld_word>
 8012de8:	4603      	mov	r3, r0
 8012dea:	461a      	mov	r2, r3
 8012dec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012dee:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8012df0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012df2:	891b      	ldrh	r3, [r3, #8]
 8012df4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8012df6:	8992      	ldrh	r2, [r2, #12]
 8012df8:	0952      	lsrs	r2, r2, #5
 8012dfa:	b292      	uxth	r2, r2
 8012dfc:	fbb3 f1f2 	udiv	r1, r3, r2
 8012e00:	fb02 f201 	mul.w	r2, r2, r1
 8012e04:	1a9b      	subs	r3, r3, r2
 8012e06:	b29b      	uxth	r3, r3
 8012e08:	2b00      	cmp	r3, #0
 8012e0a:	d001      	beq.n	8012e10 <find_volume+0x2a8>
 8012e0c:	230d      	movs	r3, #13
 8012e0e:	e127      	b.n	8013060 <find_volume+0x4f8>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8012e10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012e12:	3338      	adds	r3, #56	; 0x38
 8012e14:	3313      	adds	r3, #19
 8012e16:	4618      	mov	r0, r3
 8012e18:	f7fe fb3c 	bl	8011494 <ld_word>
 8012e1c:	4603      	mov	r3, r0
 8012e1e:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8012e20:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8012e22:	2b00      	cmp	r3, #0
 8012e24:	d106      	bne.n	8012e34 <find_volume+0x2cc>
 8012e26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012e28:	3338      	adds	r3, #56	; 0x38
 8012e2a:	3320      	adds	r3, #32
 8012e2c:	4618      	mov	r0, r3
 8012e2e:	f7fe fb49 	bl	80114c4 <ld_dword>
 8012e32:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8012e34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012e36:	3338      	adds	r3, #56	; 0x38
 8012e38:	330e      	adds	r3, #14
 8012e3a:	4618      	mov	r0, r3
 8012e3c:	f7fe fb2a 	bl	8011494 <ld_word>
 8012e40:	4603      	mov	r3, r0
 8012e42:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8012e44:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8012e46:	2b00      	cmp	r3, #0
 8012e48:	d104      	bne.n	8012e54 <find_volume+0x2ec>
 8012e4a:	230d      	movs	r3, #13
 8012e4c:	e108      	b.n	8013060 <find_volume+0x4f8>
 8012e4e:	bf00      	nop
 8012e50:	20024658 	.word	0x20024658

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8012e54:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8012e56:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8012e58:	4413      	add	r3, r2
 8012e5a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8012e5c:	8911      	ldrh	r1, [r2, #8]
 8012e5e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8012e60:	8992      	ldrh	r2, [r2, #12]
 8012e62:	0952      	lsrs	r2, r2, #5
 8012e64:	b292      	uxth	r2, r2
 8012e66:	fbb1 f2f2 	udiv	r2, r1, r2
 8012e6a:	b292      	uxth	r2, r2
 8012e6c:	4413      	add	r3, r2
 8012e6e:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8012e70:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8012e72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012e74:	429a      	cmp	r2, r3
 8012e76:	d201      	bcs.n	8012e7c <find_volume+0x314>
 8012e78:	230d      	movs	r3, #13
 8012e7a:	e0f1      	b.n	8013060 <find_volume+0x4f8>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8012e7c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8012e7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012e80:	1ad3      	subs	r3, r2, r3
 8012e82:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8012e84:	8952      	ldrh	r2, [r2, #10]
 8012e86:	fbb3 f3f2 	udiv	r3, r3, r2
 8012e8a:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8012e8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012e8e:	2b00      	cmp	r3, #0
 8012e90:	d101      	bne.n	8012e96 <find_volume+0x32e>
 8012e92:	230d      	movs	r3, #13
 8012e94:	e0e4      	b.n	8013060 <find_volume+0x4f8>
		fmt = FS_FAT32;
 8012e96:	2303      	movs	r3, #3
 8012e98:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8012e9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012e9e:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8012ea2:	4293      	cmp	r3, r2
 8012ea4:	d802      	bhi.n	8012eac <find_volume+0x344>
 8012ea6:	2302      	movs	r3, #2
 8012ea8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8012eac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012eae:	f640 72f5 	movw	r2, #4085	; 0xff5
 8012eb2:	4293      	cmp	r3, r2
 8012eb4:	d802      	bhi.n	8012ebc <find_volume+0x354>
 8012eb6:	2301      	movs	r3, #1
 8012eb8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8012ebc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012ebe:	1c9a      	adds	r2, r3, #2
 8012ec0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012ec2:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 8012ec4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012ec6:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8012ec8:	625a      	str	r2, [r3, #36]	; 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8012eca:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8012ecc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8012ece:	441a      	add	r2, r3
 8012ed0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012ed2:	629a      	str	r2, [r3, #40]	; 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 8012ed4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8012ed6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012ed8:	441a      	add	r2, r3
 8012eda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012edc:	631a      	str	r2, [r3, #48]	; 0x30
		if (fmt == FS_FAT32) {
 8012ede:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8012ee2:	2b03      	cmp	r3, #3
 8012ee4:	d11e      	bne.n	8012f24 <find_volume+0x3bc>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8012ee6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012ee8:	3338      	adds	r3, #56	; 0x38
 8012eea:	332a      	adds	r3, #42	; 0x2a
 8012eec:	4618      	mov	r0, r3
 8012eee:	f7fe fad1 	bl	8011494 <ld_word>
 8012ef2:	4603      	mov	r3, r0
 8012ef4:	2b00      	cmp	r3, #0
 8012ef6:	d001      	beq.n	8012efc <find_volume+0x394>
 8012ef8:	230d      	movs	r3, #13
 8012efa:	e0b1      	b.n	8013060 <find_volume+0x4f8>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8012efc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012efe:	891b      	ldrh	r3, [r3, #8]
 8012f00:	2b00      	cmp	r3, #0
 8012f02:	d001      	beq.n	8012f08 <find_volume+0x3a0>
 8012f04:	230d      	movs	r3, #13
 8012f06:	e0ab      	b.n	8013060 <find_volume+0x4f8>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8012f08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012f0a:	3338      	adds	r3, #56	; 0x38
 8012f0c:	332c      	adds	r3, #44	; 0x2c
 8012f0e:	4618      	mov	r0, r3
 8012f10:	f7fe fad8 	bl	80114c4 <ld_dword>
 8012f14:	4602      	mov	r2, r0
 8012f16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012f18:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8012f1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012f1c:	69db      	ldr	r3, [r3, #28]
 8012f1e:	009b      	lsls	r3, r3, #2
 8012f20:	647b      	str	r3, [r7, #68]	; 0x44
 8012f22:	e01f      	b.n	8012f64 <find_volume+0x3fc>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8012f24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012f26:	891b      	ldrh	r3, [r3, #8]
 8012f28:	2b00      	cmp	r3, #0
 8012f2a:	d101      	bne.n	8012f30 <find_volume+0x3c8>
 8012f2c:	230d      	movs	r3, #13
 8012f2e:	e097      	b.n	8013060 <find_volume+0x4f8>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8012f30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012f32:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8012f34:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8012f36:	441a      	add	r2, r3
 8012f38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012f3a:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8012f3c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8012f40:	2b02      	cmp	r3, #2
 8012f42:	d103      	bne.n	8012f4c <find_volume+0x3e4>
 8012f44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012f46:	69db      	ldr	r3, [r3, #28]
 8012f48:	005b      	lsls	r3, r3, #1
 8012f4a:	e00a      	b.n	8012f62 <find_volume+0x3fa>
 8012f4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012f4e:	69da      	ldr	r2, [r3, #28]
 8012f50:	4613      	mov	r3, r2
 8012f52:	005b      	lsls	r3, r3, #1
 8012f54:	4413      	add	r3, r2
 8012f56:	085a      	lsrs	r2, r3, #1
 8012f58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012f5a:	69db      	ldr	r3, [r3, #28]
 8012f5c:	f003 0301 	and.w	r3, r3, #1
 8012f60:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8012f62:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8012f64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012f66:	6a1a      	ldr	r2, [r3, #32]
 8012f68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012f6a:	899b      	ldrh	r3, [r3, #12]
 8012f6c:	4619      	mov	r1, r3
 8012f6e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8012f70:	440b      	add	r3, r1
 8012f72:	3b01      	subs	r3, #1
 8012f74:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8012f76:	8989      	ldrh	r1, [r1, #12]
 8012f78:	fbb3 f3f1 	udiv	r3, r3, r1
 8012f7c:	429a      	cmp	r2, r3
 8012f7e:	d201      	bcs.n	8012f84 <find_volume+0x41c>
 8012f80:	230d      	movs	r3, #13
 8012f82:	e06d      	b.n	8013060 <find_volume+0x4f8>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8012f84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012f86:	f04f 32ff 	mov.w	r2, #4294967295
 8012f8a:	615a      	str	r2, [r3, #20]
 8012f8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012f8e:	695a      	ldr	r2, [r3, #20]
 8012f90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012f92:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 8012f94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012f96:	2280      	movs	r2, #128	; 0x80
 8012f98:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8012f9a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8012f9e:	2b03      	cmp	r3, #3
 8012fa0:	d149      	bne.n	8013036 <find_volume+0x4ce>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8012fa2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012fa4:	3338      	adds	r3, #56	; 0x38
 8012fa6:	3330      	adds	r3, #48	; 0x30
 8012fa8:	4618      	mov	r0, r3
 8012faa:	f7fe fa73 	bl	8011494 <ld_word>
 8012fae:	4603      	mov	r3, r0
 8012fb0:	2b01      	cmp	r3, #1
 8012fb2:	d140      	bne.n	8013036 <find_volume+0x4ce>
			&& move_window(fs, bsect + 1) == FR_OK)
 8012fb4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8012fb6:	3301      	adds	r3, #1
 8012fb8:	4619      	mov	r1, r3
 8012fba:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8012fbc:	f7fe fd1a 	bl	80119f4 <move_window>
 8012fc0:	4603      	mov	r3, r0
 8012fc2:	2b00      	cmp	r3, #0
 8012fc4:	d137      	bne.n	8013036 <find_volume+0x4ce>
		{
			fs->fsi_flag = 0;
 8012fc6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012fc8:	2200      	movs	r2, #0
 8012fca:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8012fcc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012fce:	3338      	adds	r3, #56	; 0x38
 8012fd0:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8012fd4:	4618      	mov	r0, r3
 8012fd6:	f7fe fa5d 	bl	8011494 <ld_word>
 8012fda:	4603      	mov	r3, r0
 8012fdc:	461a      	mov	r2, r3
 8012fde:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8012fe2:	429a      	cmp	r2, r3
 8012fe4:	d127      	bne.n	8013036 <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8012fe6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012fe8:	3338      	adds	r3, #56	; 0x38
 8012fea:	4618      	mov	r0, r3
 8012fec:	f7fe fa6a 	bl	80114c4 <ld_dword>
 8012ff0:	4602      	mov	r2, r0
 8012ff2:	4b1d      	ldr	r3, [pc, #116]	; (8013068 <find_volume+0x500>)
 8012ff4:	429a      	cmp	r2, r3
 8012ff6:	d11e      	bne.n	8013036 <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8012ff8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012ffa:	3338      	adds	r3, #56	; 0x38
 8012ffc:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8013000:	4618      	mov	r0, r3
 8013002:	f7fe fa5f 	bl	80114c4 <ld_dword>
 8013006:	4602      	mov	r2, r0
 8013008:	4b18      	ldr	r3, [pc, #96]	; (801306c <find_volume+0x504>)
 801300a:	429a      	cmp	r2, r3
 801300c:	d113      	bne.n	8013036 <find_volume+0x4ce>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 801300e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013010:	3338      	adds	r3, #56	; 0x38
 8013012:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8013016:	4618      	mov	r0, r3
 8013018:	f7fe fa54 	bl	80114c4 <ld_dword>
 801301c:	4602      	mov	r2, r0
 801301e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013020:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8013022:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013024:	3338      	adds	r3, #56	; 0x38
 8013026:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 801302a:	4618      	mov	r0, r3
 801302c:	f7fe fa4a 	bl	80114c4 <ld_dword>
 8013030:	4602      	mov	r2, r0
 8013032:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013034:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8013036:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013038:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 801303c:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 801303e:	4b0c      	ldr	r3, [pc, #48]	; (8013070 <find_volume+0x508>)
 8013040:	881b      	ldrh	r3, [r3, #0]
 8013042:	3301      	adds	r3, #1
 8013044:	b29a      	uxth	r2, r3
 8013046:	4b0a      	ldr	r3, [pc, #40]	; (8013070 <find_volume+0x508>)
 8013048:	801a      	strh	r2, [r3, #0]
 801304a:	4b09      	ldr	r3, [pc, #36]	; (8013070 <find_volume+0x508>)
 801304c:	881a      	ldrh	r2, [r3, #0]
 801304e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013050:	80da      	strh	r2, [r3, #6]
#if _FS_EXFAT
	fs->dirbuf = DirBuf;	/* Static directory block scratchpad buuffer */
#endif
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
 8013052:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013054:	2200      	movs	r2, #0
 8013056:	619a      	str	r2, [r3, #24]
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8013058:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 801305a:	f7fe fc63 	bl	8011924 <clear_lock>
#endif
	return FR_OK;
 801305e:	2300      	movs	r3, #0
}
 8013060:	4618      	mov	r0, r3
 8013062:	3758      	adds	r7, #88	; 0x58
 8013064:	46bd      	mov	sp, r7
 8013066:	bd80      	pop	{r7, pc}
 8013068:	41615252 	.word	0x41615252
 801306c:	61417272 	.word	0x61417272
 8013070:	2002465c 	.word	0x2002465c

08013074 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8013074:	b580      	push	{r7, lr}
 8013076:	b084      	sub	sp, #16
 8013078:	af00      	add	r7, sp, #0
 801307a:	6078      	str	r0, [r7, #4]
 801307c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 801307e:	2309      	movs	r3, #9
 8013080:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8013082:	687b      	ldr	r3, [r7, #4]
 8013084:	2b00      	cmp	r3, #0
 8013086:	d01c      	beq.n	80130c2 <validate+0x4e>
 8013088:	687b      	ldr	r3, [r7, #4]
 801308a:	681b      	ldr	r3, [r3, #0]
 801308c:	2b00      	cmp	r3, #0
 801308e:	d018      	beq.n	80130c2 <validate+0x4e>
 8013090:	687b      	ldr	r3, [r7, #4]
 8013092:	681b      	ldr	r3, [r3, #0]
 8013094:	781b      	ldrb	r3, [r3, #0]
 8013096:	2b00      	cmp	r3, #0
 8013098:	d013      	beq.n	80130c2 <validate+0x4e>
 801309a:	687b      	ldr	r3, [r7, #4]
 801309c:	889a      	ldrh	r2, [r3, #4]
 801309e:	687b      	ldr	r3, [r7, #4]
 80130a0:	681b      	ldr	r3, [r3, #0]
 80130a2:	88db      	ldrh	r3, [r3, #6]
 80130a4:	429a      	cmp	r2, r3
 80130a6:	d10c      	bne.n	80130c2 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 80130a8:	687b      	ldr	r3, [r7, #4]
 80130aa:	681b      	ldr	r3, [r3, #0]
 80130ac:	785b      	ldrb	r3, [r3, #1]
 80130ae:	4618      	mov	r0, r3
 80130b0:	f7fe f952 	bl	8011358 <disk_status>
 80130b4:	4603      	mov	r3, r0
 80130b6:	f003 0301 	and.w	r3, r3, #1
 80130ba:	2b00      	cmp	r3, #0
 80130bc:	d101      	bne.n	80130c2 <validate+0x4e>
			res = FR_OK;
 80130be:	2300      	movs	r3, #0
 80130c0:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 80130c2:	7bfb      	ldrb	r3, [r7, #15]
 80130c4:	2b00      	cmp	r3, #0
 80130c6:	d102      	bne.n	80130ce <validate+0x5a>
 80130c8:	687b      	ldr	r3, [r7, #4]
 80130ca:	681b      	ldr	r3, [r3, #0]
 80130cc:	e000      	b.n	80130d0 <validate+0x5c>
 80130ce:	2300      	movs	r3, #0
 80130d0:	683a      	ldr	r2, [r7, #0]
 80130d2:	6013      	str	r3, [r2, #0]
	return res;
 80130d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80130d6:	4618      	mov	r0, r3
 80130d8:	3710      	adds	r7, #16
 80130da:	46bd      	mov	sp, r7
 80130dc:	bd80      	pop	{r7, pc}
	...

080130e0 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 80130e0:	b580      	push	{r7, lr}
 80130e2:	b088      	sub	sp, #32
 80130e4:	af00      	add	r7, sp, #0
 80130e6:	60f8      	str	r0, [r7, #12]
 80130e8:	60b9      	str	r1, [r7, #8]
 80130ea:	4613      	mov	r3, r2
 80130ec:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 80130ee:	68bb      	ldr	r3, [r7, #8]
 80130f0:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 80130f2:	f107 0310 	add.w	r3, r7, #16
 80130f6:	4618      	mov	r0, r3
 80130f8:	f7ff fc9b 	bl	8012a32 <get_ldnumber>
 80130fc:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 80130fe:	69fb      	ldr	r3, [r7, #28]
 8013100:	2b00      	cmp	r3, #0
 8013102:	da01      	bge.n	8013108 <f_mount+0x28>
 8013104:	230b      	movs	r3, #11
 8013106:	e02b      	b.n	8013160 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8013108:	4a17      	ldr	r2, [pc, #92]	; (8013168 <f_mount+0x88>)
 801310a:	69fb      	ldr	r3, [r7, #28]
 801310c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8013110:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8013112:	69bb      	ldr	r3, [r7, #24]
 8013114:	2b00      	cmp	r3, #0
 8013116:	d005      	beq.n	8013124 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8013118:	69b8      	ldr	r0, [r7, #24]
 801311a:	f7fe fc03 	bl	8011924 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 801311e:	69bb      	ldr	r3, [r7, #24]
 8013120:	2200      	movs	r2, #0
 8013122:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8013124:	68fb      	ldr	r3, [r7, #12]
 8013126:	2b00      	cmp	r3, #0
 8013128:	d002      	beq.n	8013130 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 801312a:	68fb      	ldr	r3, [r7, #12]
 801312c:	2200      	movs	r2, #0
 801312e:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8013130:	68fa      	ldr	r2, [r7, #12]
 8013132:	490d      	ldr	r1, [pc, #52]	; (8013168 <f_mount+0x88>)
 8013134:	69fb      	ldr	r3, [r7, #28]
 8013136:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 801313a:	68fb      	ldr	r3, [r7, #12]
 801313c:	2b00      	cmp	r3, #0
 801313e:	d002      	beq.n	8013146 <f_mount+0x66>
 8013140:	79fb      	ldrb	r3, [r7, #7]
 8013142:	2b01      	cmp	r3, #1
 8013144:	d001      	beq.n	801314a <f_mount+0x6a>
 8013146:	2300      	movs	r3, #0
 8013148:	e00a      	b.n	8013160 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 801314a:	f107 010c 	add.w	r1, r7, #12
 801314e:	f107 0308 	add.w	r3, r7, #8
 8013152:	2200      	movs	r2, #0
 8013154:	4618      	mov	r0, r3
 8013156:	f7ff fd07 	bl	8012b68 <find_volume>
 801315a:	4603      	mov	r3, r0
 801315c:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 801315e:	7dfb      	ldrb	r3, [r7, #23]
}
 8013160:	4618      	mov	r0, r3
 8013162:	3720      	adds	r7, #32
 8013164:	46bd      	mov	sp, r7
 8013166:	bd80      	pop	{r7, pc}
 8013168:	20024658 	.word	0x20024658

0801316c <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 801316c:	b580      	push	{r7, lr}
 801316e:	b098      	sub	sp, #96	; 0x60
 8013170:	af00      	add	r7, sp, #0
 8013172:	60f8      	str	r0, [r7, #12]
 8013174:	60b9      	str	r1, [r7, #8]
 8013176:	4613      	mov	r3, r2
 8013178:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 801317a:	68fb      	ldr	r3, [r7, #12]
 801317c:	2b00      	cmp	r3, #0
 801317e:	d101      	bne.n	8013184 <f_open+0x18>
 8013180:	2309      	movs	r3, #9
 8013182:	e1ba      	b.n	80134fa <f_open+0x38e>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8013184:	79fb      	ldrb	r3, [r7, #7]
 8013186:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801318a:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 801318c:	79fa      	ldrb	r2, [r7, #7]
 801318e:	f107 0110 	add.w	r1, r7, #16
 8013192:	f107 0308 	add.w	r3, r7, #8
 8013196:	4618      	mov	r0, r3
 8013198:	f7ff fce6 	bl	8012b68 <find_volume>
 801319c:	4603      	mov	r3, r0
 801319e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 80131a2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80131a6:	2b00      	cmp	r3, #0
 80131a8:	f040 819e 	bne.w	80134e8 <f_open+0x37c>
		dj.obj.fs = fs;
 80131ac:	693b      	ldr	r3, [r7, #16]
 80131ae:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 80131b0:	68ba      	ldr	r2, [r7, #8]
 80131b2:	f107 0314 	add.w	r3, r7, #20
 80131b6:	4611      	mov	r1, r2
 80131b8:	4618      	mov	r0, r3
 80131ba:	f7ff fba5 	bl	8012908 <follow_path>
 80131be:	4603      	mov	r3, r0
 80131c0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 80131c4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80131c8:	2b00      	cmp	r3, #0
 80131ca:	d11a      	bne.n	8013202 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 80131cc:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80131d0:	b25b      	sxtb	r3, r3
 80131d2:	2b00      	cmp	r3, #0
 80131d4:	da03      	bge.n	80131de <f_open+0x72>
				res = FR_INVALID_NAME;
 80131d6:	2306      	movs	r3, #6
 80131d8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80131dc:	e011      	b.n	8013202 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80131de:	79fb      	ldrb	r3, [r7, #7]
 80131e0:	f023 0301 	bic.w	r3, r3, #1
 80131e4:	2b00      	cmp	r3, #0
 80131e6:	bf14      	ite	ne
 80131e8:	2301      	movne	r3, #1
 80131ea:	2300      	moveq	r3, #0
 80131ec:	b2db      	uxtb	r3, r3
 80131ee:	461a      	mov	r2, r3
 80131f0:	f107 0314 	add.w	r3, r7, #20
 80131f4:	4611      	mov	r1, r2
 80131f6:	4618      	mov	r0, r3
 80131f8:	f7fe fa4c 	bl	8011694 <chk_lock>
 80131fc:	4603      	mov	r3, r0
 80131fe:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8013202:	79fb      	ldrb	r3, [r7, #7]
 8013204:	f003 031c 	and.w	r3, r3, #28
 8013208:	2b00      	cmp	r3, #0
 801320a:	d07e      	beq.n	801330a <f_open+0x19e>
			if (res != FR_OK) {					/* No file, create new */
 801320c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8013210:	2b00      	cmp	r3, #0
 8013212:	d017      	beq.n	8013244 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8013214:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8013218:	2b04      	cmp	r3, #4
 801321a:	d10e      	bne.n	801323a <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 801321c:	f7fe fa96 	bl	801174c <enq_lock>
 8013220:	4603      	mov	r3, r0
 8013222:	2b00      	cmp	r3, #0
 8013224:	d006      	beq.n	8013234 <f_open+0xc8>
 8013226:	f107 0314 	add.w	r3, r7, #20
 801322a:	4618      	mov	r0, r3
 801322c:	f7ff fa52 	bl	80126d4 <dir_register>
 8013230:	4603      	mov	r3, r0
 8013232:	e000      	b.n	8013236 <f_open+0xca>
 8013234:	2312      	movs	r3, #18
 8013236:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 801323a:	79fb      	ldrb	r3, [r7, #7]
 801323c:	f043 0308 	orr.w	r3, r3, #8
 8013240:	71fb      	strb	r3, [r7, #7]
 8013242:	e010      	b.n	8013266 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8013244:	7ebb      	ldrb	r3, [r7, #26]
 8013246:	f003 0311 	and.w	r3, r3, #17
 801324a:	2b00      	cmp	r3, #0
 801324c:	d003      	beq.n	8013256 <f_open+0xea>
					res = FR_DENIED;
 801324e:	2307      	movs	r3, #7
 8013250:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8013254:	e007      	b.n	8013266 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8013256:	79fb      	ldrb	r3, [r7, #7]
 8013258:	f003 0304 	and.w	r3, r3, #4
 801325c:	2b00      	cmp	r3, #0
 801325e:	d002      	beq.n	8013266 <f_open+0xfa>
 8013260:	2308      	movs	r3, #8
 8013262:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8013266:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801326a:	2b00      	cmp	r3, #0
 801326c:	d167      	bne.n	801333e <f_open+0x1d2>
 801326e:	79fb      	ldrb	r3, [r7, #7]
 8013270:	f003 0308 	and.w	r3, r3, #8
 8013274:	2b00      	cmp	r3, #0
 8013276:	d062      	beq.n	801333e <f_open+0x1d2>
				dw = GET_FATTIME();
 8013278:	4ba2      	ldr	r3, [pc, #648]	; (8013504 <f_open+0x398>)
 801327a:	653b      	str	r3, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 801327c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801327e:	330e      	adds	r3, #14
 8013280:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8013282:	4618      	mov	r0, r3
 8013284:	f7fe f95c 	bl	8011540 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8013288:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801328a:	3316      	adds	r3, #22
 801328c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 801328e:	4618      	mov	r0, r3
 8013290:	f7fe f956 	bl	8011540 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8013294:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013296:	330b      	adds	r3, #11
 8013298:	2220      	movs	r2, #32
 801329a:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 801329c:	693b      	ldr	r3, [r7, #16]
 801329e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80132a0:	4611      	mov	r1, r2
 80132a2:	4618      	mov	r0, r3
 80132a4:	f7ff f925 	bl	80124f2 <ld_clust>
 80132a8:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 80132aa:	693b      	ldr	r3, [r7, #16]
 80132ac:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80132ae:	2200      	movs	r2, #0
 80132b0:	4618      	mov	r0, r3
 80132b2:	f7ff f93d 	bl	8012530 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 80132b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80132b8:	331c      	adds	r3, #28
 80132ba:	2100      	movs	r1, #0
 80132bc:	4618      	mov	r0, r3
 80132be:	f7fe f93f 	bl	8011540 <st_dword>
					fs->wflag = 1;
 80132c2:	693b      	ldr	r3, [r7, #16]
 80132c4:	2201      	movs	r2, #1
 80132c6:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 80132c8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80132ca:	2b00      	cmp	r3, #0
 80132cc:	d037      	beq.n	801333e <f_open+0x1d2>
						dw = fs->winsect;
 80132ce:	693b      	ldr	r3, [r7, #16]
 80132d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80132d2:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 80132d4:	f107 0314 	add.w	r3, r7, #20
 80132d8:	2200      	movs	r2, #0
 80132da:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 80132dc:	4618      	mov	r0, r3
 80132de:	f7fe fe2d 	bl	8011f3c <remove_chain>
 80132e2:	4603      	mov	r3, r0
 80132e4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 80132e8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80132ec:	2b00      	cmp	r3, #0
 80132ee:	d126      	bne.n	801333e <f_open+0x1d2>
							res = move_window(fs, dw);
 80132f0:	693b      	ldr	r3, [r7, #16]
 80132f2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80132f4:	4618      	mov	r0, r3
 80132f6:	f7fe fb7d 	bl	80119f4 <move_window>
 80132fa:	4603      	mov	r3, r0
 80132fc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8013300:	693b      	ldr	r3, [r7, #16]
 8013302:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8013304:	3a01      	subs	r2, #1
 8013306:	611a      	str	r2, [r3, #16]
 8013308:	e019      	b.n	801333e <f_open+0x1d2>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 801330a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801330e:	2b00      	cmp	r3, #0
 8013310:	d115      	bne.n	801333e <f_open+0x1d2>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8013312:	7ebb      	ldrb	r3, [r7, #26]
 8013314:	f003 0310 	and.w	r3, r3, #16
 8013318:	2b00      	cmp	r3, #0
 801331a:	d003      	beq.n	8013324 <f_open+0x1b8>
					res = FR_NO_FILE;
 801331c:	2304      	movs	r3, #4
 801331e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8013322:	e00c      	b.n	801333e <f_open+0x1d2>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8013324:	79fb      	ldrb	r3, [r7, #7]
 8013326:	f003 0302 	and.w	r3, r3, #2
 801332a:	2b00      	cmp	r3, #0
 801332c:	d007      	beq.n	801333e <f_open+0x1d2>
 801332e:	7ebb      	ldrb	r3, [r7, #26]
 8013330:	f003 0301 	and.w	r3, r3, #1
 8013334:	2b00      	cmp	r3, #0
 8013336:	d002      	beq.n	801333e <f_open+0x1d2>
						res = FR_DENIED;
 8013338:	2307      	movs	r3, #7
 801333a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 801333e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8013342:	2b00      	cmp	r3, #0
 8013344:	d128      	bne.n	8013398 <f_open+0x22c>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8013346:	79fb      	ldrb	r3, [r7, #7]
 8013348:	f003 0308 	and.w	r3, r3, #8
 801334c:	2b00      	cmp	r3, #0
 801334e:	d003      	beq.n	8013358 <f_open+0x1ec>
				mode |= FA_MODIFIED;
 8013350:	79fb      	ldrb	r3, [r7, #7]
 8013352:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013356:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8013358:	693b      	ldr	r3, [r7, #16]
 801335a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 801335c:	68fb      	ldr	r3, [r7, #12]
 801335e:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 8013360:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8013362:	68fb      	ldr	r3, [r7, #12]
 8013364:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8013366:	79fb      	ldrb	r3, [r7, #7]
 8013368:	f023 0301 	bic.w	r3, r3, #1
 801336c:	2b00      	cmp	r3, #0
 801336e:	bf14      	ite	ne
 8013370:	2301      	movne	r3, #1
 8013372:	2300      	moveq	r3, #0
 8013374:	b2db      	uxtb	r3, r3
 8013376:	461a      	mov	r2, r3
 8013378:	f107 0314 	add.w	r3, r7, #20
 801337c:	4611      	mov	r1, r2
 801337e:	4618      	mov	r0, r3
 8013380:	f7fe fa06 	bl	8011790 <inc_lock>
 8013384:	4602      	mov	r2, r0
 8013386:	68fb      	ldr	r3, [r7, #12]
 8013388:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 801338a:	68fb      	ldr	r3, [r7, #12]
 801338c:	691b      	ldr	r3, [r3, #16]
 801338e:	2b00      	cmp	r3, #0
 8013390:	d102      	bne.n	8013398 <f_open+0x22c>
 8013392:	2302      	movs	r3, #2
 8013394:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 8013398:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801339c:	2b00      	cmp	r3, #0
 801339e:	f040 80a3 	bne.w	80134e8 <f_open+0x37c>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 80133a2:	693b      	ldr	r3, [r7, #16]
 80133a4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80133a6:	4611      	mov	r1, r2
 80133a8:	4618      	mov	r0, r3
 80133aa:	f7ff f8a2 	bl	80124f2 <ld_clust>
 80133ae:	4602      	mov	r2, r0
 80133b0:	68fb      	ldr	r3, [r7, #12]
 80133b2:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 80133b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80133b6:	331c      	adds	r3, #28
 80133b8:	4618      	mov	r0, r3
 80133ba:	f7fe f883 	bl	80114c4 <ld_dword>
 80133be:	4602      	mov	r2, r0
 80133c0:	68fb      	ldr	r3, [r7, #12]
 80133c2:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 80133c4:	68fb      	ldr	r3, [r7, #12]
 80133c6:	2200      	movs	r2, #0
 80133c8:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 80133ca:	693a      	ldr	r2, [r7, #16]
 80133cc:	68fb      	ldr	r3, [r7, #12]
 80133ce:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 80133d0:	693b      	ldr	r3, [r7, #16]
 80133d2:	88da      	ldrh	r2, [r3, #6]
 80133d4:	68fb      	ldr	r3, [r7, #12]
 80133d6:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 80133d8:	68fb      	ldr	r3, [r7, #12]
 80133da:	79fa      	ldrb	r2, [r7, #7]
 80133dc:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 80133de:	68fb      	ldr	r3, [r7, #12]
 80133e0:	2200      	movs	r2, #0
 80133e2:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 80133e4:	68fb      	ldr	r3, [r7, #12]
 80133e6:	2200      	movs	r2, #0
 80133e8:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 80133ea:	68fb      	ldr	r3, [r7, #12]
 80133ec:	2200      	movs	r2, #0
 80133ee:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 80133f0:	68fb      	ldr	r3, [r7, #12]
 80133f2:	3330      	adds	r3, #48	; 0x30
 80133f4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80133f8:	2100      	movs	r1, #0
 80133fa:	4618      	mov	r0, r3
 80133fc:	f7fe f8ed 	bl	80115da <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8013400:	79fb      	ldrb	r3, [r7, #7]
 8013402:	f003 0320 	and.w	r3, r3, #32
 8013406:	2b00      	cmp	r3, #0
 8013408:	d06e      	beq.n	80134e8 <f_open+0x37c>
 801340a:	68fb      	ldr	r3, [r7, #12]
 801340c:	68db      	ldr	r3, [r3, #12]
 801340e:	2b00      	cmp	r3, #0
 8013410:	d06a      	beq.n	80134e8 <f_open+0x37c>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8013412:	68fb      	ldr	r3, [r7, #12]
 8013414:	68da      	ldr	r2, [r3, #12]
 8013416:	68fb      	ldr	r3, [r7, #12]
 8013418:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 801341a:	693b      	ldr	r3, [r7, #16]
 801341c:	895b      	ldrh	r3, [r3, #10]
 801341e:	461a      	mov	r2, r3
 8013420:	693b      	ldr	r3, [r7, #16]
 8013422:	899b      	ldrh	r3, [r3, #12]
 8013424:	fb03 f302 	mul.w	r3, r3, r2
 8013428:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 801342a:	68fb      	ldr	r3, [r7, #12]
 801342c:	689b      	ldr	r3, [r3, #8]
 801342e:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8013430:	68fb      	ldr	r3, [r7, #12]
 8013432:	68db      	ldr	r3, [r3, #12]
 8013434:	657b      	str	r3, [r7, #84]	; 0x54
 8013436:	e016      	b.n	8013466 <f_open+0x2fa>
					clst = get_fat(&fp->obj, clst);
 8013438:	68fb      	ldr	r3, [r7, #12]
 801343a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 801343c:	4618      	mov	r0, r3
 801343e:	f7fe fb96 	bl	8011b6e <get_fat>
 8013442:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 8013444:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8013446:	2b01      	cmp	r3, #1
 8013448:	d802      	bhi.n	8013450 <f_open+0x2e4>
 801344a:	2302      	movs	r3, #2
 801344c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8013450:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8013452:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013456:	d102      	bne.n	801345e <f_open+0x2f2>
 8013458:	2301      	movs	r3, #1
 801345a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 801345e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8013460:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8013462:	1ad3      	subs	r3, r2, r3
 8013464:	657b      	str	r3, [r7, #84]	; 0x54
 8013466:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801346a:	2b00      	cmp	r3, #0
 801346c:	d103      	bne.n	8013476 <f_open+0x30a>
 801346e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8013470:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8013472:	429a      	cmp	r2, r3
 8013474:	d8e0      	bhi.n	8013438 <f_open+0x2cc>
				}
				fp->clust = clst;
 8013476:	68fb      	ldr	r3, [r7, #12]
 8013478:	6dba      	ldr	r2, [r7, #88]	; 0x58
 801347a:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 801347c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8013480:	2b00      	cmp	r3, #0
 8013482:	d131      	bne.n	80134e8 <f_open+0x37c>
 8013484:	693b      	ldr	r3, [r7, #16]
 8013486:	899b      	ldrh	r3, [r3, #12]
 8013488:	461a      	mov	r2, r3
 801348a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801348c:	fbb3 f1f2 	udiv	r1, r3, r2
 8013490:	fb02 f201 	mul.w	r2, r2, r1
 8013494:	1a9b      	subs	r3, r3, r2
 8013496:	2b00      	cmp	r3, #0
 8013498:	d026      	beq.n	80134e8 <f_open+0x37c>
					if ((sc = clust2sect(fs, clst)) == 0) {
 801349a:	693b      	ldr	r3, [r7, #16]
 801349c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 801349e:	4618      	mov	r0, r3
 80134a0:	f7fe fb46 	bl	8011b30 <clust2sect>
 80134a4:	6478      	str	r0, [r7, #68]	; 0x44
 80134a6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80134a8:	2b00      	cmp	r3, #0
 80134aa:	d103      	bne.n	80134b4 <f_open+0x348>
						res = FR_INT_ERR;
 80134ac:	2302      	movs	r3, #2
 80134ae:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80134b2:	e019      	b.n	80134e8 <f_open+0x37c>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 80134b4:	693b      	ldr	r3, [r7, #16]
 80134b6:	899b      	ldrh	r3, [r3, #12]
 80134b8:	461a      	mov	r2, r3
 80134ba:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80134bc:	fbb3 f2f2 	udiv	r2, r3, r2
 80134c0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80134c2:	441a      	add	r2, r3
 80134c4:	68fb      	ldr	r3, [r7, #12]
 80134c6:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 80134c8:	693b      	ldr	r3, [r7, #16]
 80134ca:	7858      	ldrb	r0, [r3, #1]
 80134cc:	68fb      	ldr	r3, [r7, #12]
 80134ce:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80134d2:	68fb      	ldr	r3, [r7, #12]
 80134d4:	6a1a      	ldr	r2, [r3, #32]
 80134d6:	2301      	movs	r3, #1
 80134d8:	f7fd ff7e 	bl	80113d8 <disk_read>
 80134dc:	4603      	mov	r3, r0
 80134de:	2b00      	cmp	r3, #0
 80134e0:	d002      	beq.n	80134e8 <f_open+0x37c>
 80134e2:	2301      	movs	r3, #1
 80134e4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 80134e8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80134ec:	2b00      	cmp	r3, #0
 80134ee:	d002      	beq.n	80134f6 <f_open+0x38a>
 80134f0:	68fb      	ldr	r3, [r7, #12]
 80134f2:	2200      	movs	r2, #0
 80134f4:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 80134f6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 80134fa:	4618      	mov	r0, r3
 80134fc:	3760      	adds	r7, #96	; 0x60
 80134fe:	46bd      	mov	sp, r7
 8013500:	bd80      	pop	{r7, pc}
 8013502:	bf00      	nop
 8013504:	274a0000 	.word	0x274a0000

08013508 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 8013508:	b580      	push	{r7, lr}
 801350a:	b08e      	sub	sp, #56	; 0x38
 801350c:	af00      	add	r7, sp, #0
 801350e:	60f8      	str	r0, [r7, #12]
 8013510:	60b9      	str	r1, [r7, #8]
 8013512:	607a      	str	r2, [r7, #4]
 8013514:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 8013516:	68bb      	ldr	r3, [r7, #8]
 8013518:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 801351a:	683b      	ldr	r3, [r7, #0]
 801351c:	2200      	movs	r2, #0
 801351e:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 8013520:	68fb      	ldr	r3, [r7, #12]
 8013522:	f107 0214 	add.w	r2, r7, #20
 8013526:	4611      	mov	r1, r2
 8013528:	4618      	mov	r0, r3
 801352a:	f7ff fda3 	bl	8013074 <validate>
 801352e:	4603      	mov	r3, r0
 8013530:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8013534:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8013538:	2b00      	cmp	r3, #0
 801353a:	d107      	bne.n	801354c <f_read+0x44>
 801353c:	68fb      	ldr	r3, [r7, #12]
 801353e:	7d5b      	ldrb	r3, [r3, #21]
 8013540:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8013544:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8013548:	2b00      	cmp	r3, #0
 801354a:	d002      	beq.n	8013552 <f_read+0x4a>
 801354c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8013550:	e135      	b.n	80137be <f_read+0x2b6>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 8013552:	68fb      	ldr	r3, [r7, #12]
 8013554:	7d1b      	ldrb	r3, [r3, #20]
 8013556:	f003 0301 	and.w	r3, r3, #1
 801355a:	2b00      	cmp	r3, #0
 801355c:	d101      	bne.n	8013562 <f_read+0x5a>
 801355e:	2307      	movs	r3, #7
 8013560:	e12d      	b.n	80137be <f_read+0x2b6>
	remain = fp->obj.objsize - fp->fptr;
 8013562:	68fb      	ldr	r3, [r7, #12]
 8013564:	68da      	ldr	r2, [r3, #12]
 8013566:	68fb      	ldr	r3, [r7, #12]
 8013568:	699b      	ldr	r3, [r3, #24]
 801356a:	1ad3      	subs	r3, r2, r3
 801356c:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 801356e:	687a      	ldr	r2, [r7, #4]
 8013570:	6a3b      	ldr	r3, [r7, #32]
 8013572:	429a      	cmp	r2, r3
 8013574:	f240 811e 	bls.w	80137b4 <f_read+0x2ac>
 8013578:	6a3b      	ldr	r3, [r7, #32]
 801357a:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 801357c:	e11a      	b.n	80137b4 <f_read+0x2ac>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 801357e:	68fb      	ldr	r3, [r7, #12]
 8013580:	699b      	ldr	r3, [r3, #24]
 8013582:	697a      	ldr	r2, [r7, #20]
 8013584:	8992      	ldrh	r2, [r2, #12]
 8013586:	fbb3 f1f2 	udiv	r1, r3, r2
 801358a:	fb02 f201 	mul.w	r2, r2, r1
 801358e:	1a9b      	subs	r3, r3, r2
 8013590:	2b00      	cmp	r3, #0
 8013592:	f040 80d5 	bne.w	8013740 <f_read+0x238>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 8013596:	68fb      	ldr	r3, [r7, #12]
 8013598:	699b      	ldr	r3, [r3, #24]
 801359a:	697a      	ldr	r2, [r7, #20]
 801359c:	8992      	ldrh	r2, [r2, #12]
 801359e:	fbb3 f3f2 	udiv	r3, r3, r2
 80135a2:	697a      	ldr	r2, [r7, #20]
 80135a4:	8952      	ldrh	r2, [r2, #10]
 80135a6:	3a01      	subs	r2, #1
 80135a8:	4013      	ands	r3, r2
 80135aa:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 80135ac:	69fb      	ldr	r3, [r7, #28]
 80135ae:	2b00      	cmp	r3, #0
 80135b0:	d12f      	bne.n	8013612 <f_read+0x10a>
				if (fp->fptr == 0) {			/* On the top of the file? */
 80135b2:	68fb      	ldr	r3, [r7, #12]
 80135b4:	699b      	ldr	r3, [r3, #24]
 80135b6:	2b00      	cmp	r3, #0
 80135b8:	d103      	bne.n	80135c2 <f_read+0xba>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 80135ba:	68fb      	ldr	r3, [r7, #12]
 80135bc:	689b      	ldr	r3, [r3, #8]
 80135be:	633b      	str	r3, [r7, #48]	; 0x30
 80135c0:	e013      	b.n	80135ea <f_read+0xe2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 80135c2:	68fb      	ldr	r3, [r7, #12]
 80135c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80135c6:	2b00      	cmp	r3, #0
 80135c8:	d007      	beq.n	80135da <f_read+0xd2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 80135ca:	68fb      	ldr	r3, [r7, #12]
 80135cc:	699b      	ldr	r3, [r3, #24]
 80135ce:	4619      	mov	r1, r3
 80135d0:	68f8      	ldr	r0, [r7, #12]
 80135d2:	f7fe fdb0 	bl	8012136 <clmt_clust>
 80135d6:	6338      	str	r0, [r7, #48]	; 0x30
 80135d8:	e007      	b.n	80135ea <f_read+0xe2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 80135da:	68fa      	ldr	r2, [r7, #12]
 80135dc:	68fb      	ldr	r3, [r7, #12]
 80135de:	69db      	ldr	r3, [r3, #28]
 80135e0:	4619      	mov	r1, r3
 80135e2:	4610      	mov	r0, r2
 80135e4:	f7fe fac3 	bl	8011b6e <get_fat>
 80135e8:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 80135ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80135ec:	2b01      	cmp	r3, #1
 80135ee:	d804      	bhi.n	80135fa <f_read+0xf2>
 80135f0:	68fb      	ldr	r3, [r7, #12]
 80135f2:	2202      	movs	r2, #2
 80135f4:	755a      	strb	r2, [r3, #21]
 80135f6:	2302      	movs	r3, #2
 80135f8:	e0e1      	b.n	80137be <f_read+0x2b6>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80135fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80135fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013600:	d104      	bne.n	801360c <f_read+0x104>
 8013602:	68fb      	ldr	r3, [r7, #12]
 8013604:	2201      	movs	r2, #1
 8013606:	755a      	strb	r2, [r3, #21]
 8013608:	2301      	movs	r3, #1
 801360a:	e0d8      	b.n	80137be <f_read+0x2b6>
				fp->clust = clst;				/* Update current cluster */
 801360c:	68fb      	ldr	r3, [r7, #12]
 801360e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8013610:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8013612:	697a      	ldr	r2, [r7, #20]
 8013614:	68fb      	ldr	r3, [r7, #12]
 8013616:	69db      	ldr	r3, [r3, #28]
 8013618:	4619      	mov	r1, r3
 801361a:	4610      	mov	r0, r2
 801361c:	f7fe fa88 	bl	8011b30 <clust2sect>
 8013620:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8013622:	69bb      	ldr	r3, [r7, #24]
 8013624:	2b00      	cmp	r3, #0
 8013626:	d104      	bne.n	8013632 <f_read+0x12a>
 8013628:	68fb      	ldr	r3, [r7, #12]
 801362a:	2202      	movs	r2, #2
 801362c:	755a      	strb	r2, [r3, #21]
 801362e:	2302      	movs	r3, #2
 8013630:	e0c5      	b.n	80137be <f_read+0x2b6>
			sect += csect;
 8013632:	69ba      	ldr	r2, [r7, #24]
 8013634:	69fb      	ldr	r3, [r7, #28]
 8013636:	4413      	add	r3, r2
 8013638:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 801363a:	697b      	ldr	r3, [r7, #20]
 801363c:	899b      	ldrh	r3, [r3, #12]
 801363e:	461a      	mov	r2, r3
 8013640:	687b      	ldr	r3, [r7, #4]
 8013642:	fbb3 f3f2 	udiv	r3, r3, r2
 8013646:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 8013648:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801364a:	2b00      	cmp	r3, #0
 801364c:	d041      	beq.n	80136d2 <f_read+0x1ca>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 801364e:	69fa      	ldr	r2, [r7, #28]
 8013650:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013652:	4413      	add	r3, r2
 8013654:	697a      	ldr	r2, [r7, #20]
 8013656:	8952      	ldrh	r2, [r2, #10]
 8013658:	4293      	cmp	r3, r2
 801365a:	d905      	bls.n	8013668 <f_read+0x160>
					cc = fs->csize - csect;
 801365c:	697b      	ldr	r3, [r7, #20]
 801365e:	895b      	ldrh	r3, [r3, #10]
 8013660:	461a      	mov	r2, r3
 8013662:	69fb      	ldr	r3, [r7, #28]
 8013664:	1ad3      	subs	r3, r2, r3
 8013666:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8013668:	697b      	ldr	r3, [r7, #20]
 801366a:	7858      	ldrb	r0, [r3, #1]
 801366c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801366e:	69ba      	ldr	r2, [r7, #24]
 8013670:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8013672:	f7fd feb1 	bl	80113d8 <disk_read>
 8013676:	4603      	mov	r3, r0
 8013678:	2b00      	cmp	r3, #0
 801367a:	d004      	beq.n	8013686 <f_read+0x17e>
 801367c:	68fb      	ldr	r3, [r7, #12]
 801367e:	2201      	movs	r2, #1
 8013680:	755a      	strb	r2, [r3, #21]
 8013682:	2301      	movs	r3, #1
 8013684:	e09b      	b.n	80137be <f_read+0x2b6>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 8013686:	68fb      	ldr	r3, [r7, #12]
 8013688:	7d1b      	ldrb	r3, [r3, #20]
 801368a:	b25b      	sxtb	r3, r3
 801368c:	2b00      	cmp	r3, #0
 801368e:	da18      	bge.n	80136c2 <f_read+0x1ba>
 8013690:	68fb      	ldr	r3, [r7, #12]
 8013692:	6a1a      	ldr	r2, [r3, #32]
 8013694:	69bb      	ldr	r3, [r7, #24]
 8013696:	1ad3      	subs	r3, r2, r3
 8013698:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801369a:	429a      	cmp	r2, r3
 801369c:	d911      	bls.n	80136c2 <f_read+0x1ba>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 801369e:	68fb      	ldr	r3, [r7, #12]
 80136a0:	6a1a      	ldr	r2, [r3, #32]
 80136a2:	69bb      	ldr	r3, [r7, #24]
 80136a4:	1ad3      	subs	r3, r2, r3
 80136a6:	697a      	ldr	r2, [r7, #20]
 80136a8:	8992      	ldrh	r2, [r2, #12]
 80136aa:	fb02 f303 	mul.w	r3, r2, r3
 80136ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80136b0:	18d0      	adds	r0, r2, r3
 80136b2:	68fb      	ldr	r3, [r7, #12]
 80136b4:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80136b8:	697b      	ldr	r3, [r7, #20]
 80136ba:	899b      	ldrh	r3, [r3, #12]
 80136bc:	461a      	mov	r2, r3
 80136be:	f7fd ff6b 	bl	8011598 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 80136c2:	697b      	ldr	r3, [r7, #20]
 80136c4:	899b      	ldrh	r3, [r3, #12]
 80136c6:	461a      	mov	r2, r3
 80136c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80136ca:	fb02 f303 	mul.w	r3, r2, r3
 80136ce:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 80136d0:	e05c      	b.n	801378c <f_read+0x284>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 80136d2:	68fb      	ldr	r3, [r7, #12]
 80136d4:	6a1b      	ldr	r3, [r3, #32]
 80136d6:	69ba      	ldr	r2, [r7, #24]
 80136d8:	429a      	cmp	r2, r3
 80136da:	d02e      	beq.n	801373a <f_read+0x232>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 80136dc:	68fb      	ldr	r3, [r7, #12]
 80136de:	7d1b      	ldrb	r3, [r3, #20]
 80136e0:	b25b      	sxtb	r3, r3
 80136e2:	2b00      	cmp	r3, #0
 80136e4:	da18      	bge.n	8013718 <f_read+0x210>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80136e6:	697b      	ldr	r3, [r7, #20]
 80136e8:	7858      	ldrb	r0, [r3, #1]
 80136ea:	68fb      	ldr	r3, [r7, #12]
 80136ec:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80136f0:	68fb      	ldr	r3, [r7, #12]
 80136f2:	6a1a      	ldr	r2, [r3, #32]
 80136f4:	2301      	movs	r3, #1
 80136f6:	f7fd fe8f 	bl	8011418 <disk_write>
 80136fa:	4603      	mov	r3, r0
 80136fc:	2b00      	cmp	r3, #0
 80136fe:	d004      	beq.n	801370a <f_read+0x202>
 8013700:	68fb      	ldr	r3, [r7, #12]
 8013702:	2201      	movs	r2, #1
 8013704:	755a      	strb	r2, [r3, #21]
 8013706:	2301      	movs	r3, #1
 8013708:	e059      	b.n	80137be <f_read+0x2b6>
					fp->flag &= (BYTE)~FA_DIRTY;
 801370a:	68fb      	ldr	r3, [r7, #12]
 801370c:	7d1b      	ldrb	r3, [r3, #20]
 801370e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8013712:	b2da      	uxtb	r2, r3
 8013714:	68fb      	ldr	r3, [r7, #12]
 8013716:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8013718:	697b      	ldr	r3, [r7, #20]
 801371a:	7858      	ldrb	r0, [r3, #1]
 801371c:	68fb      	ldr	r3, [r7, #12]
 801371e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8013722:	2301      	movs	r3, #1
 8013724:	69ba      	ldr	r2, [r7, #24]
 8013726:	f7fd fe57 	bl	80113d8 <disk_read>
 801372a:	4603      	mov	r3, r0
 801372c:	2b00      	cmp	r3, #0
 801372e:	d004      	beq.n	801373a <f_read+0x232>
 8013730:	68fb      	ldr	r3, [r7, #12]
 8013732:	2201      	movs	r2, #1
 8013734:	755a      	strb	r2, [r3, #21]
 8013736:	2301      	movs	r3, #1
 8013738:	e041      	b.n	80137be <f_read+0x2b6>
			}
#endif
			fp->sect = sect;
 801373a:	68fb      	ldr	r3, [r7, #12]
 801373c:	69ba      	ldr	r2, [r7, #24]
 801373e:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8013740:	697b      	ldr	r3, [r7, #20]
 8013742:	899b      	ldrh	r3, [r3, #12]
 8013744:	4618      	mov	r0, r3
 8013746:	68fb      	ldr	r3, [r7, #12]
 8013748:	699b      	ldr	r3, [r3, #24]
 801374a:	697a      	ldr	r2, [r7, #20]
 801374c:	8992      	ldrh	r2, [r2, #12]
 801374e:	fbb3 f1f2 	udiv	r1, r3, r2
 8013752:	fb02 f201 	mul.w	r2, r2, r1
 8013756:	1a9b      	subs	r3, r3, r2
 8013758:	1ac3      	subs	r3, r0, r3
 801375a:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 801375c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801375e:	687b      	ldr	r3, [r7, #4]
 8013760:	429a      	cmp	r2, r3
 8013762:	d901      	bls.n	8013768 <f_read+0x260>
 8013764:	687b      	ldr	r3, [r7, #4]
 8013766:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 8013768:	68fb      	ldr	r3, [r7, #12]
 801376a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801376e:	68fb      	ldr	r3, [r7, #12]
 8013770:	699b      	ldr	r3, [r3, #24]
 8013772:	697a      	ldr	r2, [r7, #20]
 8013774:	8992      	ldrh	r2, [r2, #12]
 8013776:	fbb3 f0f2 	udiv	r0, r3, r2
 801377a:	fb02 f200 	mul.w	r2, r2, r0
 801377e:	1a9b      	subs	r3, r3, r2
 8013780:	440b      	add	r3, r1
 8013782:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8013784:	4619      	mov	r1, r3
 8013786:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8013788:	f7fd ff06 	bl	8011598 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 801378c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801378e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013790:	4413      	add	r3, r2
 8013792:	627b      	str	r3, [r7, #36]	; 0x24
 8013794:	68fb      	ldr	r3, [r7, #12]
 8013796:	699a      	ldr	r2, [r3, #24]
 8013798:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801379a:	441a      	add	r2, r3
 801379c:	68fb      	ldr	r3, [r7, #12]
 801379e:	619a      	str	r2, [r3, #24]
 80137a0:	683b      	ldr	r3, [r7, #0]
 80137a2:	681a      	ldr	r2, [r3, #0]
 80137a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80137a6:	441a      	add	r2, r3
 80137a8:	683b      	ldr	r3, [r7, #0]
 80137aa:	601a      	str	r2, [r3, #0]
 80137ac:	687a      	ldr	r2, [r7, #4]
 80137ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80137b0:	1ad3      	subs	r3, r2, r3
 80137b2:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 80137b4:	687b      	ldr	r3, [r7, #4]
 80137b6:	2b00      	cmp	r3, #0
 80137b8:	f47f aee1 	bne.w	801357e <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 80137bc:	2300      	movs	r3, #0
}
 80137be:	4618      	mov	r0, r3
 80137c0:	3738      	adds	r7, #56	; 0x38
 80137c2:	46bd      	mov	sp, r7
 80137c4:	bd80      	pop	{r7, pc}

080137c6 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 80137c6:	b580      	push	{r7, lr}
 80137c8:	b08c      	sub	sp, #48	; 0x30
 80137ca:	af00      	add	r7, sp, #0
 80137cc:	60f8      	str	r0, [r7, #12]
 80137ce:	60b9      	str	r1, [r7, #8]
 80137d0:	607a      	str	r2, [r7, #4]
 80137d2:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 80137d4:	68bb      	ldr	r3, [r7, #8]
 80137d6:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 80137d8:	683b      	ldr	r3, [r7, #0]
 80137da:	2200      	movs	r2, #0
 80137dc:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 80137de:	68fb      	ldr	r3, [r7, #12]
 80137e0:	f107 0210 	add.w	r2, r7, #16
 80137e4:	4611      	mov	r1, r2
 80137e6:	4618      	mov	r0, r3
 80137e8:	f7ff fc44 	bl	8013074 <validate>
 80137ec:	4603      	mov	r3, r0
 80137ee:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 80137f2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80137f6:	2b00      	cmp	r3, #0
 80137f8:	d107      	bne.n	801380a <f_write+0x44>
 80137fa:	68fb      	ldr	r3, [r7, #12]
 80137fc:	7d5b      	ldrb	r3, [r3, #21]
 80137fe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8013802:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8013806:	2b00      	cmp	r3, #0
 8013808:	d002      	beq.n	8013810 <f_write+0x4a>
 801380a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801380e:	e16a      	b.n	8013ae6 <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8013810:	68fb      	ldr	r3, [r7, #12]
 8013812:	7d1b      	ldrb	r3, [r3, #20]
 8013814:	f003 0302 	and.w	r3, r3, #2
 8013818:	2b00      	cmp	r3, #0
 801381a:	d101      	bne.n	8013820 <f_write+0x5a>
 801381c:	2307      	movs	r3, #7
 801381e:	e162      	b.n	8013ae6 <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8013820:	68fb      	ldr	r3, [r7, #12]
 8013822:	699a      	ldr	r2, [r3, #24]
 8013824:	687b      	ldr	r3, [r7, #4]
 8013826:	441a      	add	r2, r3
 8013828:	68fb      	ldr	r3, [r7, #12]
 801382a:	699b      	ldr	r3, [r3, #24]
 801382c:	429a      	cmp	r2, r3
 801382e:	f080 814c 	bcs.w	8013aca <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8013832:	68fb      	ldr	r3, [r7, #12]
 8013834:	699b      	ldr	r3, [r3, #24]
 8013836:	43db      	mvns	r3, r3
 8013838:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 801383a:	e146      	b.n	8013aca <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 801383c:	68fb      	ldr	r3, [r7, #12]
 801383e:	699b      	ldr	r3, [r3, #24]
 8013840:	693a      	ldr	r2, [r7, #16]
 8013842:	8992      	ldrh	r2, [r2, #12]
 8013844:	fbb3 f1f2 	udiv	r1, r3, r2
 8013848:	fb02 f201 	mul.w	r2, r2, r1
 801384c:	1a9b      	subs	r3, r3, r2
 801384e:	2b00      	cmp	r3, #0
 8013850:	f040 80f1 	bne.w	8013a36 <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8013854:	68fb      	ldr	r3, [r7, #12]
 8013856:	699b      	ldr	r3, [r3, #24]
 8013858:	693a      	ldr	r2, [r7, #16]
 801385a:	8992      	ldrh	r2, [r2, #12]
 801385c:	fbb3 f3f2 	udiv	r3, r3, r2
 8013860:	693a      	ldr	r2, [r7, #16]
 8013862:	8952      	ldrh	r2, [r2, #10]
 8013864:	3a01      	subs	r2, #1
 8013866:	4013      	ands	r3, r2
 8013868:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 801386a:	69bb      	ldr	r3, [r7, #24]
 801386c:	2b00      	cmp	r3, #0
 801386e:	d143      	bne.n	80138f8 <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8013870:	68fb      	ldr	r3, [r7, #12]
 8013872:	699b      	ldr	r3, [r3, #24]
 8013874:	2b00      	cmp	r3, #0
 8013876:	d10c      	bne.n	8013892 <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8013878:	68fb      	ldr	r3, [r7, #12]
 801387a:	689b      	ldr	r3, [r3, #8]
 801387c:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 801387e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013880:	2b00      	cmp	r3, #0
 8013882:	d11a      	bne.n	80138ba <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8013884:	68fb      	ldr	r3, [r7, #12]
 8013886:	2100      	movs	r1, #0
 8013888:	4618      	mov	r0, r3
 801388a:	f7fe fbbc 	bl	8012006 <create_chain>
 801388e:	62b8      	str	r0, [r7, #40]	; 0x28
 8013890:	e013      	b.n	80138ba <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8013892:	68fb      	ldr	r3, [r7, #12]
 8013894:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013896:	2b00      	cmp	r3, #0
 8013898:	d007      	beq.n	80138aa <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 801389a:	68fb      	ldr	r3, [r7, #12]
 801389c:	699b      	ldr	r3, [r3, #24]
 801389e:	4619      	mov	r1, r3
 80138a0:	68f8      	ldr	r0, [r7, #12]
 80138a2:	f7fe fc48 	bl	8012136 <clmt_clust>
 80138a6:	62b8      	str	r0, [r7, #40]	; 0x28
 80138a8:	e007      	b.n	80138ba <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 80138aa:	68fa      	ldr	r2, [r7, #12]
 80138ac:	68fb      	ldr	r3, [r7, #12]
 80138ae:	69db      	ldr	r3, [r3, #28]
 80138b0:	4619      	mov	r1, r3
 80138b2:	4610      	mov	r0, r2
 80138b4:	f7fe fba7 	bl	8012006 <create_chain>
 80138b8:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80138ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80138bc:	2b00      	cmp	r3, #0
 80138be:	f000 8109 	beq.w	8013ad4 <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 80138c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80138c4:	2b01      	cmp	r3, #1
 80138c6:	d104      	bne.n	80138d2 <f_write+0x10c>
 80138c8:	68fb      	ldr	r3, [r7, #12]
 80138ca:	2202      	movs	r2, #2
 80138cc:	755a      	strb	r2, [r3, #21]
 80138ce:	2302      	movs	r3, #2
 80138d0:	e109      	b.n	8013ae6 <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80138d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80138d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80138d8:	d104      	bne.n	80138e4 <f_write+0x11e>
 80138da:	68fb      	ldr	r3, [r7, #12]
 80138dc:	2201      	movs	r2, #1
 80138de:	755a      	strb	r2, [r3, #21]
 80138e0:	2301      	movs	r3, #1
 80138e2:	e100      	b.n	8013ae6 <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 80138e4:	68fb      	ldr	r3, [r7, #12]
 80138e6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80138e8:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 80138ea:	68fb      	ldr	r3, [r7, #12]
 80138ec:	689b      	ldr	r3, [r3, #8]
 80138ee:	2b00      	cmp	r3, #0
 80138f0:	d102      	bne.n	80138f8 <f_write+0x132>
 80138f2:	68fb      	ldr	r3, [r7, #12]
 80138f4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80138f6:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 80138f8:	68fb      	ldr	r3, [r7, #12]
 80138fa:	7d1b      	ldrb	r3, [r3, #20]
 80138fc:	b25b      	sxtb	r3, r3
 80138fe:	2b00      	cmp	r3, #0
 8013900:	da18      	bge.n	8013934 <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8013902:	693b      	ldr	r3, [r7, #16]
 8013904:	7858      	ldrb	r0, [r3, #1]
 8013906:	68fb      	ldr	r3, [r7, #12]
 8013908:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801390c:	68fb      	ldr	r3, [r7, #12]
 801390e:	6a1a      	ldr	r2, [r3, #32]
 8013910:	2301      	movs	r3, #1
 8013912:	f7fd fd81 	bl	8011418 <disk_write>
 8013916:	4603      	mov	r3, r0
 8013918:	2b00      	cmp	r3, #0
 801391a:	d004      	beq.n	8013926 <f_write+0x160>
 801391c:	68fb      	ldr	r3, [r7, #12]
 801391e:	2201      	movs	r2, #1
 8013920:	755a      	strb	r2, [r3, #21]
 8013922:	2301      	movs	r3, #1
 8013924:	e0df      	b.n	8013ae6 <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 8013926:	68fb      	ldr	r3, [r7, #12]
 8013928:	7d1b      	ldrb	r3, [r3, #20]
 801392a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801392e:	b2da      	uxtb	r2, r3
 8013930:	68fb      	ldr	r3, [r7, #12]
 8013932:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8013934:	693a      	ldr	r2, [r7, #16]
 8013936:	68fb      	ldr	r3, [r7, #12]
 8013938:	69db      	ldr	r3, [r3, #28]
 801393a:	4619      	mov	r1, r3
 801393c:	4610      	mov	r0, r2
 801393e:	f7fe f8f7 	bl	8011b30 <clust2sect>
 8013942:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8013944:	697b      	ldr	r3, [r7, #20]
 8013946:	2b00      	cmp	r3, #0
 8013948:	d104      	bne.n	8013954 <f_write+0x18e>
 801394a:	68fb      	ldr	r3, [r7, #12]
 801394c:	2202      	movs	r2, #2
 801394e:	755a      	strb	r2, [r3, #21]
 8013950:	2302      	movs	r3, #2
 8013952:	e0c8      	b.n	8013ae6 <f_write+0x320>
			sect += csect;
 8013954:	697a      	ldr	r2, [r7, #20]
 8013956:	69bb      	ldr	r3, [r7, #24]
 8013958:	4413      	add	r3, r2
 801395a:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 801395c:	693b      	ldr	r3, [r7, #16]
 801395e:	899b      	ldrh	r3, [r3, #12]
 8013960:	461a      	mov	r2, r3
 8013962:	687b      	ldr	r3, [r7, #4]
 8013964:	fbb3 f3f2 	udiv	r3, r3, r2
 8013968:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 801396a:	6a3b      	ldr	r3, [r7, #32]
 801396c:	2b00      	cmp	r3, #0
 801396e:	d043      	beq.n	80139f8 <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8013970:	69ba      	ldr	r2, [r7, #24]
 8013972:	6a3b      	ldr	r3, [r7, #32]
 8013974:	4413      	add	r3, r2
 8013976:	693a      	ldr	r2, [r7, #16]
 8013978:	8952      	ldrh	r2, [r2, #10]
 801397a:	4293      	cmp	r3, r2
 801397c:	d905      	bls.n	801398a <f_write+0x1c4>
					cc = fs->csize - csect;
 801397e:	693b      	ldr	r3, [r7, #16]
 8013980:	895b      	ldrh	r3, [r3, #10]
 8013982:	461a      	mov	r2, r3
 8013984:	69bb      	ldr	r3, [r7, #24]
 8013986:	1ad3      	subs	r3, r2, r3
 8013988:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 801398a:	693b      	ldr	r3, [r7, #16]
 801398c:	7858      	ldrb	r0, [r3, #1]
 801398e:	6a3b      	ldr	r3, [r7, #32]
 8013990:	697a      	ldr	r2, [r7, #20]
 8013992:	69f9      	ldr	r1, [r7, #28]
 8013994:	f7fd fd40 	bl	8011418 <disk_write>
 8013998:	4603      	mov	r3, r0
 801399a:	2b00      	cmp	r3, #0
 801399c:	d004      	beq.n	80139a8 <f_write+0x1e2>
 801399e:	68fb      	ldr	r3, [r7, #12]
 80139a0:	2201      	movs	r2, #1
 80139a2:	755a      	strb	r2, [r3, #21]
 80139a4:	2301      	movs	r3, #1
 80139a6:	e09e      	b.n	8013ae6 <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 80139a8:	68fb      	ldr	r3, [r7, #12]
 80139aa:	6a1a      	ldr	r2, [r3, #32]
 80139ac:	697b      	ldr	r3, [r7, #20]
 80139ae:	1ad3      	subs	r3, r2, r3
 80139b0:	6a3a      	ldr	r2, [r7, #32]
 80139b2:	429a      	cmp	r2, r3
 80139b4:	d918      	bls.n	80139e8 <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 80139b6:	68fb      	ldr	r3, [r7, #12]
 80139b8:	f103 0030 	add.w	r0, r3, #48	; 0x30
 80139bc:	68fb      	ldr	r3, [r7, #12]
 80139be:	6a1a      	ldr	r2, [r3, #32]
 80139c0:	697b      	ldr	r3, [r7, #20]
 80139c2:	1ad3      	subs	r3, r2, r3
 80139c4:	693a      	ldr	r2, [r7, #16]
 80139c6:	8992      	ldrh	r2, [r2, #12]
 80139c8:	fb02 f303 	mul.w	r3, r2, r3
 80139cc:	69fa      	ldr	r2, [r7, #28]
 80139ce:	18d1      	adds	r1, r2, r3
 80139d0:	693b      	ldr	r3, [r7, #16]
 80139d2:	899b      	ldrh	r3, [r3, #12]
 80139d4:	461a      	mov	r2, r3
 80139d6:	f7fd fddf 	bl	8011598 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 80139da:	68fb      	ldr	r3, [r7, #12]
 80139dc:	7d1b      	ldrb	r3, [r3, #20]
 80139de:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80139e2:	b2da      	uxtb	r2, r3
 80139e4:	68fb      	ldr	r3, [r7, #12]
 80139e6:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 80139e8:	693b      	ldr	r3, [r7, #16]
 80139ea:	899b      	ldrh	r3, [r3, #12]
 80139ec:	461a      	mov	r2, r3
 80139ee:	6a3b      	ldr	r3, [r7, #32]
 80139f0:	fb02 f303 	mul.w	r3, r2, r3
 80139f4:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 80139f6:	e04b      	b.n	8013a90 <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 80139f8:	68fb      	ldr	r3, [r7, #12]
 80139fa:	6a1b      	ldr	r3, [r3, #32]
 80139fc:	697a      	ldr	r2, [r7, #20]
 80139fe:	429a      	cmp	r2, r3
 8013a00:	d016      	beq.n	8013a30 <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 8013a02:	68fb      	ldr	r3, [r7, #12]
 8013a04:	699a      	ldr	r2, [r3, #24]
 8013a06:	68fb      	ldr	r3, [r7, #12]
 8013a08:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8013a0a:	429a      	cmp	r2, r3
 8013a0c:	d210      	bcs.n	8013a30 <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8013a0e:	693b      	ldr	r3, [r7, #16]
 8013a10:	7858      	ldrb	r0, [r3, #1]
 8013a12:	68fb      	ldr	r3, [r7, #12]
 8013a14:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8013a18:	2301      	movs	r3, #1
 8013a1a:	697a      	ldr	r2, [r7, #20]
 8013a1c:	f7fd fcdc 	bl	80113d8 <disk_read>
 8013a20:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8013a22:	2b00      	cmp	r3, #0
 8013a24:	d004      	beq.n	8013a30 <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 8013a26:	68fb      	ldr	r3, [r7, #12]
 8013a28:	2201      	movs	r2, #1
 8013a2a:	755a      	strb	r2, [r3, #21]
 8013a2c:	2301      	movs	r3, #1
 8013a2e:	e05a      	b.n	8013ae6 <f_write+0x320>
			}
#endif
			fp->sect = sect;
 8013a30:	68fb      	ldr	r3, [r7, #12]
 8013a32:	697a      	ldr	r2, [r7, #20]
 8013a34:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8013a36:	693b      	ldr	r3, [r7, #16]
 8013a38:	899b      	ldrh	r3, [r3, #12]
 8013a3a:	4618      	mov	r0, r3
 8013a3c:	68fb      	ldr	r3, [r7, #12]
 8013a3e:	699b      	ldr	r3, [r3, #24]
 8013a40:	693a      	ldr	r2, [r7, #16]
 8013a42:	8992      	ldrh	r2, [r2, #12]
 8013a44:	fbb3 f1f2 	udiv	r1, r3, r2
 8013a48:	fb02 f201 	mul.w	r2, r2, r1
 8013a4c:	1a9b      	subs	r3, r3, r2
 8013a4e:	1ac3      	subs	r3, r0, r3
 8013a50:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8013a52:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8013a54:	687b      	ldr	r3, [r7, #4]
 8013a56:	429a      	cmp	r2, r3
 8013a58:	d901      	bls.n	8013a5e <f_write+0x298>
 8013a5a:	687b      	ldr	r3, [r7, #4]
 8013a5c:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8013a5e:	68fb      	ldr	r3, [r7, #12]
 8013a60:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8013a64:	68fb      	ldr	r3, [r7, #12]
 8013a66:	699b      	ldr	r3, [r3, #24]
 8013a68:	693a      	ldr	r2, [r7, #16]
 8013a6a:	8992      	ldrh	r2, [r2, #12]
 8013a6c:	fbb3 f0f2 	udiv	r0, r3, r2
 8013a70:	fb02 f200 	mul.w	r2, r2, r0
 8013a74:	1a9b      	subs	r3, r3, r2
 8013a76:	440b      	add	r3, r1
 8013a78:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8013a7a:	69f9      	ldr	r1, [r7, #28]
 8013a7c:	4618      	mov	r0, r3
 8013a7e:	f7fd fd8b 	bl	8011598 <mem_cpy>
		fp->flag |= FA_DIRTY;
 8013a82:	68fb      	ldr	r3, [r7, #12]
 8013a84:	7d1b      	ldrb	r3, [r3, #20]
 8013a86:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8013a8a:	b2da      	uxtb	r2, r3
 8013a8c:	68fb      	ldr	r3, [r7, #12]
 8013a8e:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8013a90:	69fa      	ldr	r2, [r7, #28]
 8013a92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013a94:	4413      	add	r3, r2
 8013a96:	61fb      	str	r3, [r7, #28]
 8013a98:	68fb      	ldr	r3, [r7, #12]
 8013a9a:	699a      	ldr	r2, [r3, #24]
 8013a9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013a9e:	441a      	add	r2, r3
 8013aa0:	68fb      	ldr	r3, [r7, #12]
 8013aa2:	619a      	str	r2, [r3, #24]
 8013aa4:	68fb      	ldr	r3, [r7, #12]
 8013aa6:	68da      	ldr	r2, [r3, #12]
 8013aa8:	68fb      	ldr	r3, [r7, #12]
 8013aaa:	699b      	ldr	r3, [r3, #24]
 8013aac:	429a      	cmp	r2, r3
 8013aae:	bf38      	it	cc
 8013ab0:	461a      	movcc	r2, r3
 8013ab2:	68fb      	ldr	r3, [r7, #12]
 8013ab4:	60da      	str	r2, [r3, #12]
 8013ab6:	683b      	ldr	r3, [r7, #0]
 8013ab8:	681a      	ldr	r2, [r3, #0]
 8013aba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013abc:	441a      	add	r2, r3
 8013abe:	683b      	ldr	r3, [r7, #0]
 8013ac0:	601a      	str	r2, [r3, #0]
 8013ac2:	687a      	ldr	r2, [r7, #4]
 8013ac4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013ac6:	1ad3      	subs	r3, r2, r3
 8013ac8:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8013aca:	687b      	ldr	r3, [r7, #4]
 8013acc:	2b00      	cmp	r3, #0
 8013ace:	f47f aeb5 	bne.w	801383c <f_write+0x76>
 8013ad2:	e000      	b.n	8013ad6 <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8013ad4:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8013ad6:	68fb      	ldr	r3, [r7, #12]
 8013ad8:	7d1b      	ldrb	r3, [r3, #20]
 8013ada:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013ade:	b2da      	uxtb	r2, r3
 8013ae0:	68fb      	ldr	r3, [r7, #12]
 8013ae2:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8013ae4:	2300      	movs	r3, #0
}
 8013ae6:	4618      	mov	r0, r3
 8013ae8:	3730      	adds	r7, #48	; 0x30
 8013aea:	46bd      	mov	sp, r7
 8013aec:	bd80      	pop	{r7, pc}
	...

08013af0 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8013af0:	b580      	push	{r7, lr}
 8013af2:	b086      	sub	sp, #24
 8013af4:	af00      	add	r7, sp, #0
 8013af6:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8013af8:	687b      	ldr	r3, [r7, #4]
 8013afa:	f107 0208 	add.w	r2, r7, #8
 8013afe:	4611      	mov	r1, r2
 8013b00:	4618      	mov	r0, r3
 8013b02:	f7ff fab7 	bl	8013074 <validate>
 8013b06:	4603      	mov	r3, r0
 8013b08:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8013b0a:	7dfb      	ldrb	r3, [r7, #23]
 8013b0c:	2b00      	cmp	r3, #0
 8013b0e:	d167      	bne.n	8013be0 <f_sync+0xf0>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8013b10:	687b      	ldr	r3, [r7, #4]
 8013b12:	7d1b      	ldrb	r3, [r3, #20]
 8013b14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8013b18:	2b00      	cmp	r3, #0
 8013b1a:	d061      	beq.n	8013be0 <f_sync+0xf0>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8013b1c:	687b      	ldr	r3, [r7, #4]
 8013b1e:	7d1b      	ldrb	r3, [r3, #20]
 8013b20:	b25b      	sxtb	r3, r3
 8013b22:	2b00      	cmp	r3, #0
 8013b24:	da15      	bge.n	8013b52 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8013b26:	68bb      	ldr	r3, [r7, #8]
 8013b28:	7858      	ldrb	r0, [r3, #1]
 8013b2a:	687b      	ldr	r3, [r7, #4]
 8013b2c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8013b30:	687b      	ldr	r3, [r7, #4]
 8013b32:	6a1a      	ldr	r2, [r3, #32]
 8013b34:	2301      	movs	r3, #1
 8013b36:	f7fd fc6f 	bl	8011418 <disk_write>
 8013b3a:	4603      	mov	r3, r0
 8013b3c:	2b00      	cmp	r3, #0
 8013b3e:	d001      	beq.n	8013b44 <f_sync+0x54>
 8013b40:	2301      	movs	r3, #1
 8013b42:	e04e      	b.n	8013be2 <f_sync+0xf2>
				fp->flag &= (BYTE)~FA_DIRTY;
 8013b44:	687b      	ldr	r3, [r7, #4]
 8013b46:	7d1b      	ldrb	r3, [r3, #20]
 8013b48:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8013b4c:	b2da      	uxtb	r2, r3
 8013b4e:	687b      	ldr	r3, [r7, #4]
 8013b50:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8013b52:	4b26      	ldr	r3, [pc, #152]	; (8013bec <f_sync+0xfc>)
 8013b54:	613b      	str	r3, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8013b56:	68ba      	ldr	r2, [r7, #8]
 8013b58:	687b      	ldr	r3, [r7, #4]
 8013b5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013b5c:	4619      	mov	r1, r3
 8013b5e:	4610      	mov	r0, r2
 8013b60:	f7fd ff48 	bl	80119f4 <move_window>
 8013b64:	4603      	mov	r3, r0
 8013b66:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8013b68:	7dfb      	ldrb	r3, [r7, #23]
 8013b6a:	2b00      	cmp	r3, #0
 8013b6c:	d138      	bne.n	8013be0 <f_sync+0xf0>
					dir = fp->dir_ptr;
 8013b6e:	687b      	ldr	r3, [r7, #4]
 8013b70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8013b72:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8013b74:	68fb      	ldr	r3, [r7, #12]
 8013b76:	330b      	adds	r3, #11
 8013b78:	781a      	ldrb	r2, [r3, #0]
 8013b7a:	68fb      	ldr	r3, [r7, #12]
 8013b7c:	330b      	adds	r3, #11
 8013b7e:	f042 0220 	orr.w	r2, r2, #32
 8013b82:	b2d2      	uxtb	r2, r2
 8013b84:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8013b86:	687b      	ldr	r3, [r7, #4]
 8013b88:	6818      	ldr	r0, [r3, #0]
 8013b8a:	687b      	ldr	r3, [r7, #4]
 8013b8c:	689b      	ldr	r3, [r3, #8]
 8013b8e:	461a      	mov	r2, r3
 8013b90:	68f9      	ldr	r1, [r7, #12]
 8013b92:	f7fe fccd 	bl	8012530 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8013b96:	68fb      	ldr	r3, [r7, #12]
 8013b98:	f103 021c 	add.w	r2, r3, #28
 8013b9c:	687b      	ldr	r3, [r7, #4]
 8013b9e:	68db      	ldr	r3, [r3, #12]
 8013ba0:	4619      	mov	r1, r3
 8013ba2:	4610      	mov	r0, r2
 8013ba4:	f7fd fccc 	bl	8011540 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8013ba8:	68fb      	ldr	r3, [r7, #12]
 8013baa:	3316      	adds	r3, #22
 8013bac:	6939      	ldr	r1, [r7, #16]
 8013bae:	4618      	mov	r0, r3
 8013bb0:	f7fd fcc6 	bl	8011540 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8013bb4:	68fb      	ldr	r3, [r7, #12]
 8013bb6:	3312      	adds	r3, #18
 8013bb8:	2100      	movs	r1, #0
 8013bba:	4618      	mov	r0, r3
 8013bbc:	f7fd fca5 	bl	801150a <st_word>
					fs->wflag = 1;
 8013bc0:	68bb      	ldr	r3, [r7, #8]
 8013bc2:	2201      	movs	r2, #1
 8013bc4:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8013bc6:	68bb      	ldr	r3, [r7, #8]
 8013bc8:	4618      	mov	r0, r3
 8013bca:	f7fd ff41 	bl	8011a50 <sync_fs>
 8013bce:	4603      	mov	r3, r0
 8013bd0:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8013bd2:	687b      	ldr	r3, [r7, #4]
 8013bd4:	7d1b      	ldrb	r3, [r3, #20]
 8013bd6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8013bda:	b2da      	uxtb	r2, r3
 8013bdc:	687b      	ldr	r3, [r7, #4]
 8013bde:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8013be0:	7dfb      	ldrb	r3, [r7, #23]
}
 8013be2:	4618      	mov	r0, r3
 8013be4:	3718      	adds	r7, #24
 8013be6:	46bd      	mov	sp, r7
 8013be8:	bd80      	pop	{r7, pc}
 8013bea:	bf00      	nop
 8013bec:	274a0000 	.word	0x274a0000

08013bf0 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8013bf0:	b580      	push	{r7, lr}
 8013bf2:	b084      	sub	sp, #16
 8013bf4:	af00      	add	r7, sp, #0
 8013bf6:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8013bf8:	6878      	ldr	r0, [r7, #4]
 8013bfa:	f7ff ff79 	bl	8013af0 <f_sync>
 8013bfe:	4603      	mov	r3, r0
 8013c00:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8013c02:	7bfb      	ldrb	r3, [r7, #15]
 8013c04:	2b00      	cmp	r3, #0
 8013c06:	d118      	bne.n	8013c3a <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8013c08:	687b      	ldr	r3, [r7, #4]
 8013c0a:	f107 0208 	add.w	r2, r7, #8
 8013c0e:	4611      	mov	r1, r2
 8013c10:	4618      	mov	r0, r3
 8013c12:	f7ff fa2f 	bl	8013074 <validate>
 8013c16:	4603      	mov	r3, r0
 8013c18:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8013c1a:	7bfb      	ldrb	r3, [r7, #15]
 8013c1c:	2b00      	cmp	r3, #0
 8013c1e:	d10c      	bne.n	8013c3a <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8013c20:	687b      	ldr	r3, [r7, #4]
 8013c22:	691b      	ldr	r3, [r3, #16]
 8013c24:	4618      	mov	r0, r3
 8013c26:	f7fd fe41 	bl	80118ac <dec_lock>
 8013c2a:	4603      	mov	r3, r0
 8013c2c:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8013c2e:	7bfb      	ldrb	r3, [r7, #15]
 8013c30:	2b00      	cmp	r3, #0
 8013c32:	d102      	bne.n	8013c3a <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8013c34:	687b      	ldr	r3, [r7, #4]
 8013c36:	2200      	movs	r2, #0
 8013c38:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8013c3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8013c3c:	4618      	mov	r0, r3
 8013c3e:	3710      	adds	r7, #16
 8013c40:	46bd      	mov	sp, r7
 8013c42:	bd80      	pop	{r7, pc}

08013c44 <f_chdir>:


FRESULT f_chdir (
	const TCHAR* path	/* Pointer to the directory path */
)
{
 8013c44:	b590      	push	{r4, r7, lr}
 8013c46:	b091      	sub	sp, #68	; 0x44
 8013c48:	af00      	add	r7, sp, #0
 8013c4a:	6078      	str	r0, [r7, #4]
	DIR dj;
	FATFS *fs;
	DEF_NAMBUF

	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 8013c4c:	f107 0108 	add.w	r1, r7, #8
 8013c50:	1d3b      	adds	r3, r7, #4
 8013c52:	2200      	movs	r2, #0
 8013c54:	4618      	mov	r0, r3
 8013c56:	f7fe ff87 	bl	8012b68 <find_volume>
 8013c5a:	4603      	mov	r3, r0
 8013c5c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) {
 8013c60:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8013c64:	2b00      	cmp	r3, #0
 8013c66:	d131      	bne.n	8013ccc <f_chdir+0x88>
		dj.obj.fs = fs;
 8013c68:	68bb      	ldr	r3, [r7, #8]
 8013c6a:	60fb      	str	r3, [r7, #12]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);		/* Follow the path */
 8013c6c:	687a      	ldr	r2, [r7, #4]
 8013c6e:	f107 030c 	add.w	r3, r7, #12
 8013c72:	4611      	mov	r1, r2
 8013c74:	4618      	mov	r0, r3
 8013c76:	f7fe fe47 	bl	8012908 <follow_path>
 8013c7a:	4603      	mov	r3, r0
 8013c7c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		if (res == FR_OK) {					/* Follow completed */
 8013c80:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8013c84:	2b00      	cmp	r3, #0
 8013c86:	d11a      	bne.n	8013cbe <f_chdir+0x7a>
			if (dj.fn[NSFLAG] & NS_NONAME) {
 8013c88:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8013c8c:	b25b      	sxtb	r3, r3
 8013c8e:	2b00      	cmp	r3, #0
 8013c90:	da03      	bge.n	8013c9a <f_chdir+0x56>
				fs->cdir = dj.obj.sclust;	/* It is the start directory itself */
 8013c92:	68bb      	ldr	r3, [r7, #8]
 8013c94:	697a      	ldr	r2, [r7, #20]
 8013c96:	619a      	str	r2, [r3, #24]
 8013c98:	e011      	b.n	8013cbe <f_chdir+0x7a>
					fs->cdc_size = dj.obj.c_size;
					fs->cdc_ofs = dj.obj.c_ofs;
				}
#endif
			} else {
				if (dj.obj.attr & AM_DIR) {	/* It is a sub-directory */
 8013c9a:	7cbb      	ldrb	r3, [r7, #18]
 8013c9c:	f003 0310 	and.w	r3, r3, #16
 8013ca0:	2b00      	cmp	r3, #0
 8013ca2:	d009      	beq.n	8013cb8 <f_chdir+0x74>
						fs->cdc_size = ((DWORD)dj.obj.objsize & 0xFFFFFF00) | dj.obj.stat;
						fs->cdc_ofs = dj.blk_ofs;
					} else
#endif
					{
						fs->cdir = ld_clust(fs, dj.dir);					/* Sub-directory cluster */
 8013ca4:	68bb      	ldr	r3, [r7, #8]
 8013ca6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8013ca8:	68bc      	ldr	r4, [r7, #8]
 8013caa:	4611      	mov	r1, r2
 8013cac:	4618      	mov	r0, r3
 8013cae:	f7fe fc20 	bl	80124f2 <ld_clust>
 8013cb2:	4603      	mov	r3, r0
 8013cb4:	61a3      	str	r3, [r4, #24]
 8013cb6:	e002      	b.n	8013cbe <f_chdir+0x7a>
					}
				} else {
					res = FR_NO_PATH;		/* Reached but a file */
 8013cb8:	2305      	movs	r3, #5
 8013cba:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				}
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 8013cbe:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8013cc2:	2b04      	cmp	r3, #4
 8013cc4:	d102      	bne.n	8013ccc <f_chdir+0x88>
 8013cc6:	2305      	movs	r3, #5
 8013cc8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	}

	LEAVE_FF(fs, res);
 8013ccc:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 8013cd0:	4618      	mov	r0, r3
 8013cd2:	3744      	adds	r7, #68	; 0x44
 8013cd4:	46bd      	mov	sp, r7
 8013cd6:	bd90      	pop	{r4, r7, pc}

08013cd8 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 8013cd8:	b580      	push	{r7, lr}
 8013cda:	b090      	sub	sp, #64	; 0x40
 8013cdc:	af00      	add	r7, sp, #0
 8013cde:	6078      	str	r0, [r7, #4]
 8013ce0:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 8013ce2:	687b      	ldr	r3, [r7, #4]
 8013ce4:	f107 0208 	add.w	r2, r7, #8
 8013ce8:	4611      	mov	r1, r2
 8013cea:	4618      	mov	r0, r3
 8013cec:	f7ff f9c2 	bl	8013074 <validate>
 8013cf0:	4603      	mov	r3, r0
 8013cf2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 8013cf6:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8013cfa:	2b00      	cmp	r3, #0
 8013cfc:	d103      	bne.n	8013d06 <f_lseek+0x2e>
 8013cfe:	687b      	ldr	r3, [r7, #4]
 8013d00:	7d5b      	ldrb	r3, [r3, #21]
 8013d02:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 8013d06:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8013d0a:	2b00      	cmp	r3, #0
 8013d0c:	d002      	beq.n	8013d14 <f_lseek+0x3c>
 8013d0e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8013d12:	e201      	b.n	8014118 <f_lseek+0x440>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 8013d14:	687b      	ldr	r3, [r7, #4]
 8013d16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013d18:	2b00      	cmp	r3, #0
 8013d1a:	f000 80d9 	beq.w	8013ed0 <f_lseek+0x1f8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 8013d1e:	683b      	ldr	r3, [r7, #0]
 8013d20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013d24:	d15a      	bne.n	8013ddc <f_lseek+0x104>
			tbl = fp->cltbl;
 8013d26:	687b      	ldr	r3, [r7, #4]
 8013d28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013d2a:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 8013d2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013d2e:	1d1a      	adds	r2, r3, #4
 8013d30:	627a      	str	r2, [r7, #36]	; 0x24
 8013d32:	681b      	ldr	r3, [r3, #0]
 8013d34:	617b      	str	r3, [r7, #20]
 8013d36:	2302      	movs	r3, #2
 8013d38:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 8013d3a:	687b      	ldr	r3, [r7, #4]
 8013d3c:	689b      	ldr	r3, [r3, #8]
 8013d3e:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 8013d40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013d42:	2b00      	cmp	r3, #0
 8013d44:	d03a      	beq.n	8013dbc <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 8013d46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013d48:	613b      	str	r3, [r7, #16]
 8013d4a:	2300      	movs	r3, #0
 8013d4c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8013d4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013d50:	3302      	adds	r3, #2
 8013d52:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 8013d54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013d56:	60fb      	str	r3, [r7, #12]
 8013d58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013d5a:	3301      	adds	r3, #1
 8013d5c:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 8013d5e:	687b      	ldr	r3, [r7, #4]
 8013d60:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8013d62:	4618      	mov	r0, r3
 8013d64:	f7fd ff03 	bl	8011b6e <get_fat>
 8013d68:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 8013d6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013d6c:	2b01      	cmp	r3, #1
 8013d6e:	d804      	bhi.n	8013d7a <f_lseek+0xa2>
 8013d70:	687b      	ldr	r3, [r7, #4]
 8013d72:	2202      	movs	r2, #2
 8013d74:	755a      	strb	r2, [r3, #21]
 8013d76:	2302      	movs	r3, #2
 8013d78:	e1ce      	b.n	8014118 <f_lseek+0x440>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8013d7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013d7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013d80:	d104      	bne.n	8013d8c <f_lseek+0xb4>
 8013d82:	687b      	ldr	r3, [r7, #4]
 8013d84:	2201      	movs	r2, #1
 8013d86:	755a      	strb	r2, [r3, #21]
 8013d88:	2301      	movs	r3, #1
 8013d8a:	e1c5      	b.n	8014118 <f_lseek+0x440>
					} while (cl == pcl + 1);
 8013d8c:	68fb      	ldr	r3, [r7, #12]
 8013d8e:	3301      	adds	r3, #1
 8013d90:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8013d92:	429a      	cmp	r2, r3
 8013d94:	d0de      	beq.n	8013d54 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 8013d96:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8013d98:	697b      	ldr	r3, [r7, #20]
 8013d9a:	429a      	cmp	r2, r3
 8013d9c:	d809      	bhi.n	8013db2 <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 8013d9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013da0:	1d1a      	adds	r2, r3, #4
 8013da2:	627a      	str	r2, [r7, #36]	; 0x24
 8013da4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8013da6:	601a      	str	r2, [r3, #0]
 8013da8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013daa:	1d1a      	adds	r2, r3, #4
 8013dac:	627a      	str	r2, [r7, #36]	; 0x24
 8013dae:	693a      	ldr	r2, [r7, #16]
 8013db0:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 8013db2:	68bb      	ldr	r3, [r7, #8]
 8013db4:	69db      	ldr	r3, [r3, #28]
 8013db6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8013db8:	429a      	cmp	r2, r3
 8013dba:	d3c4      	bcc.n	8013d46 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 8013dbc:	687b      	ldr	r3, [r7, #4]
 8013dbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013dc0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8013dc2:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 8013dc4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8013dc6:	697b      	ldr	r3, [r7, #20]
 8013dc8:	429a      	cmp	r2, r3
 8013dca:	d803      	bhi.n	8013dd4 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 8013dcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013dce:	2200      	movs	r2, #0
 8013dd0:	601a      	str	r2, [r3, #0]
 8013dd2:	e19f      	b.n	8014114 <f_lseek+0x43c>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 8013dd4:	2311      	movs	r3, #17
 8013dd6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8013dda:	e19b      	b.n	8014114 <f_lseek+0x43c>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 8013ddc:	687b      	ldr	r3, [r7, #4]
 8013dde:	68db      	ldr	r3, [r3, #12]
 8013de0:	683a      	ldr	r2, [r7, #0]
 8013de2:	429a      	cmp	r2, r3
 8013de4:	d902      	bls.n	8013dec <f_lseek+0x114>
 8013de6:	687b      	ldr	r3, [r7, #4]
 8013de8:	68db      	ldr	r3, [r3, #12]
 8013dea:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 8013dec:	687b      	ldr	r3, [r7, #4]
 8013dee:	683a      	ldr	r2, [r7, #0]
 8013df0:	619a      	str	r2, [r3, #24]
			if (ofs) {
 8013df2:	683b      	ldr	r3, [r7, #0]
 8013df4:	2b00      	cmp	r3, #0
 8013df6:	f000 818d 	beq.w	8014114 <f_lseek+0x43c>
				fp->clust = clmt_clust(fp, ofs - 1);
 8013dfa:	683b      	ldr	r3, [r7, #0]
 8013dfc:	3b01      	subs	r3, #1
 8013dfe:	4619      	mov	r1, r3
 8013e00:	6878      	ldr	r0, [r7, #4]
 8013e02:	f7fe f998 	bl	8012136 <clmt_clust>
 8013e06:	4602      	mov	r2, r0
 8013e08:	687b      	ldr	r3, [r7, #4]
 8013e0a:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 8013e0c:	68ba      	ldr	r2, [r7, #8]
 8013e0e:	687b      	ldr	r3, [r7, #4]
 8013e10:	69db      	ldr	r3, [r3, #28]
 8013e12:	4619      	mov	r1, r3
 8013e14:	4610      	mov	r0, r2
 8013e16:	f7fd fe8b 	bl	8011b30 <clust2sect>
 8013e1a:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 8013e1c:	69bb      	ldr	r3, [r7, #24]
 8013e1e:	2b00      	cmp	r3, #0
 8013e20:	d104      	bne.n	8013e2c <f_lseek+0x154>
 8013e22:	687b      	ldr	r3, [r7, #4]
 8013e24:	2202      	movs	r2, #2
 8013e26:	755a      	strb	r2, [r3, #21]
 8013e28:	2302      	movs	r3, #2
 8013e2a:	e175      	b.n	8014118 <f_lseek+0x440>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 8013e2c:	683b      	ldr	r3, [r7, #0]
 8013e2e:	3b01      	subs	r3, #1
 8013e30:	68ba      	ldr	r2, [r7, #8]
 8013e32:	8992      	ldrh	r2, [r2, #12]
 8013e34:	fbb3 f3f2 	udiv	r3, r3, r2
 8013e38:	68ba      	ldr	r2, [r7, #8]
 8013e3a:	8952      	ldrh	r2, [r2, #10]
 8013e3c:	3a01      	subs	r2, #1
 8013e3e:	4013      	ands	r3, r2
 8013e40:	69ba      	ldr	r2, [r7, #24]
 8013e42:	4413      	add	r3, r2
 8013e44:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 8013e46:	687b      	ldr	r3, [r7, #4]
 8013e48:	699b      	ldr	r3, [r3, #24]
 8013e4a:	68ba      	ldr	r2, [r7, #8]
 8013e4c:	8992      	ldrh	r2, [r2, #12]
 8013e4e:	fbb3 f1f2 	udiv	r1, r3, r2
 8013e52:	fb02 f201 	mul.w	r2, r2, r1
 8013e56:	1a9b      	subs	r3, r3, r2
 8013e58:	2b00      	cmp	r3, #0
 8013e5a:	f000 815b 	beq.w	8014114 <f_lseek+0x43c>
 8013e5e:	687b      	ldr	r3, [r7, #4]
 8013e60:	6a1b      	ldr	r3, [r3, #32]
 8013e62:	69ba      	ldr	r2, [r7, #24]
 8013e64:	429a      	cmp	r2, r3
 8013e66:	f000 8155 	beq.w	8014114 <f_lseek+0x43c>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8013e6a:	687b      	ldr	r3, [r7, #4]
 8013e6c:	7d1b      	ldrb	r3, [r3, #20]
 8013e6e:	b25b      	sxtb	r3, r3
 8013e70:	2b00      	cmp	r3, #0
 8013e72:	da18      	bge.n	8013ea6 <f_lseek+0x1ce>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8013e74:	68bb      	ldr	r3, [r7, #8]
 8013e76:	7858      	ldrb	r0, [r3, #1]
 8013e78:	687b      	ldr	r3, [r7, #4]
 8013e7a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8013e7e:	687b      	ldr	r3, [r7, #4]
 8013e80:	6a1a      	ldr	r2, [r3, #32]
 8013e82:	2301      	movs	r3, #1
 8013e84:	f7fd fac8 	bl	8011418 <disk_write>
 8013e88:	4603      	mov	r3, r0
 8013e8a:	2b00      	cmp	r3, #0
 8013e8c:	d004      	beq.n	8013e98 <f_lseek+0x1c0>
 8013e8e:	687b      	ldr	r3, [r7, #4]
 8013e90:	2201      	movs	r2, #1
 8013e92:	755a      	strb	r2, [r3, #21]
 8013e94:	2301      	movs	r3, #1
 8013e96:	e13f      	b.n	8014118 <f_lseek+0x440>
						fp->flag &= (BYTE)~FA_DIRTY;
 8013e98:	687b      	ldr	r3, [r7, #4]
 8013e9a:	7d1b      	ldrb	r3, [r3, #20]
 8013e9c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8013ea0:	b2da      	uxtb	r2, r3
 8013ea2:	687b      	ldr	r3, [r7, #4]
 8013ea4:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 8013ea6:	68bb      	ldr	r3, [r7, #8]
 8013ea8:	7858      	ldrb	r0, [r3, #1]
 8013eaa:	687b      	ldr	r3, [r7, #4]
 8013eac:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8013eb0:	2301      	movs	r3, #1
 8013eb2:	69ba      	ldr	r2, [r7, #24]
 8013eb4:	f7fd fa90 	bl	80113d8 <disk_read>
 8013eb8:	4603      	mov	r3, r0
 8013eba:	2b00      	cmp	r3, #0
 8013ebc:	d004      	beq.n	8013ec8 <f_lseek+0x1f0>
 8013ebe:	687b      	ldr	r3, [r7, #4]
 8013ec0:	2201      	movs	r2, #1
 8013ec2:	755a      	strb	r2, [r3, #21]
 8013ec4:	2301      	movs	r3, #1
 8013ec6:	e127      	b.n	8014118 <f_lseek+0x440>
#endif
					fp->sect = dsc;
 8013ec8:	687b      	ldr	r3, [r7, #4]
 8013eca:	69ba      	ldr	r2, [r7, #24]
 8013ecc:	621a      	str	r2, [r3, #32]
 8013ece:	e121      	b.n	8014114 <f_lseek+0x43c>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 8013ed0:	687b      	ldr	r3, [r7, #4]
 8013ed2:	68db      	ldr	r3, [r3, #12]
 8013ed4:	683a      	ldr	r2, [r7, #0]
 8013ed6:	429a      	cmp	r2, r3
 8013ed8:	d908      	bls.n	8013eec <f_lseek+0x214>
 8013eda:	687b      	ldr	r3, [r7, #4]
 8013edc:	7d1b      	ldrb	r3, [r3, #20]
 8013ede:	f003 0302 	and.w	r3, r3, #2
 8013ee2:	2b00      	cmp	r3, #0
 8013ee4:	d102      	bne.n	8013eec <f_lseek+0x214>
			ofs = fp->obj.objsize;
 8013ee6:	687b      	ldr	r3, [r7, #4]
 8013ee8:	68db      	ldr	r3, [r3, #12]
 8013eea:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 8013eec:	687b      	ldr	r3, [r7, #4]
 8013eee:	699b      	ldr	r3, [r3, #24]
 8013ef0:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 8013ef2:	2300      	movs	r3, #0
 8013ef4:	637b      	str	r3, [r7, #52]	; 0x34
 8013ef6:	687b      	ldr	r3, [r7, #4]
 8013ef8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8013efa:	619a      	str	r2, [r3, #24]
		if (ofs) {
 8013efc:	683b      	ldr	r3, [r7, #0]
 8013efe:	2b00      	cmp	r3, #0
 8013f00:	f000 80b5 	beq.w	801406e <f_lseek+0x396>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 8013f04:	68bb      	ldr	r3, [r7, #8]
 8013f06:	895b      	ldrh	r3, [r3, #10]
 8013f08:	461a      	mov	r2, r3
 8013f0a:	68bb      	ldr	r3, [r7, #8]
 8013f0c:	899b      	ldrh	r3, [r3, #12]
 8013f0e:	fb03 f302 	mul.w	r3, r3, r2
 8013f12:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 8013f14:	6a3b      	ldr	r3, [r7, #32]
 8013f16:	2b00      	cmp	r3, #0
 8013f18:	d01b      	beq.n	8013f52 <f_lseek+0x27a>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 8013f1a:	683b      	ldr	r3, [r7, #0]
 8013f1c:	1e5a      	subs	r2, r3, #1
 8013f1e:	69fb      	ldr	r3, [r7, #28]
 8013f20:	fbb2 f2f3 	udiv	r2, r2, r3
 8013f24:	6a3b      	ldr	r3, [r7, #32]
 8013f26:	1e59      	subs	r1, r3, #1
 8013f28:	69fb      	ldr	r3, [r7, #28]
 8013f2a:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 8013f2e:	429a      	cmp	r2, r3
 8013f30:	d30f      	bcc.n	8013f52 <f_lseek+0x27a>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 8013f32:	6a3b      	ldr	r3, [r7, #32]
 8013f34:	1e5a      	subs	r2, r3, #1
 8013f36:	69fb      	ldr	r3, [r7, #28]
 8013f38:	425b      	negs	r3, r3
 8013f3a:	401a      	ands	r2, r3
 8013f3c:	687b      	ldr	r3, [r7, #4]
 8013f3e:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 8013f40:	687b      	ldr	r3, [r7, #4]
 8013f42:	699b      	ldr	r3, [r3, #24]
 8013f44:	683a      	ldr	r2, [r7, #0]
 8013f46:	1ad3      	subs	r3, r2, r3
 8013f48:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 8013f4a:	687b      	ldr	r3, [r7, #4]
 8013f4c:	69db      	ldr	r3, [r3, #28]
 8013f4e:	63bb      	str	r3, [r7, #56]	; 0x38
 8013f50:	e022      	b.n	8013f98 <f_lseek+0x2c0>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 8013f52:	687b      	ldr	r3, [r7, #4]
 8013f54:	689b      	ldr	r3, [r3, #8]
 8013f56:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 8013f58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013f5a:	2b00      	cmp	r3, #0
 8013f5c:	d119      	bne.n	8013f92 <f_lseek+0x2ba>
					clst = create_chain(&fp->obj, 0);
 8013f5e:	687b      	ldr	r3, [r7, #4]
 8013f60:	2100      	movs	r1, #0
 8013f62:	4618      	mov	r0, r3
 8013f64:	f7fe f84f 	bl	8012006 <create_chain>
 8013f68:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 8013f6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013f6c:	2b01      	cmp	r3, #1
 8013f6e:	d104      	bne.n	8013f7a <f_lseek+0x2a2>
 8013f70:	687b      	ldr	r3, [r7, #4]
 8013f72:	2202      	movs	r2, #2
 8013f74:	755a      	strb	r2, [r3, #21]
 8013f76:	2302      	movs	r3, #2
 8013f78:	e0ce      	b.n	8014118 <f_lseek+0x440>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8013f7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013f7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013f80:	d104      	bne.n	8013f8c <f_lseek+0x2b4>
 8013f82:	687b      	ldr	r3, [r7, #4]
 8013f84:	2201      	movs	r2, #1
 8013f86:	755a      	strb	r2, [r3, #21]
 8013f88:	2301      	movs	r3, #1
 8013f8a:	e0c5      	b.n	8014118 <f_lseek+0x440>
					fp->obj.sclust = clst;
 8013f8c:	687b      	ldr	r3, [r7, #4]
 8013f8e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8013f90:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 8013f92:	687b      	ldr	r3, [r7, #4]
 8013f94:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8013f96:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 8013f98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013f9a:	2b00      	cmp	r3, #0
 8013f9c:	d067      	beq.n	801406e <f_lseek+0x396>
				while (ofs > bcs) {						/* Cluster following loop */
 8013f9e:	e03a      	b.n	8014016 <f_lseek+0x33e>
					ofs -= bcs; fp->fptr += bcs;
 8013fa0:	683a      	ldr	r2, [r7, #0]
 8013fa2:	69fb      	ldr	r3, [r7, #28]
 8013fa4:	1ad3      	subs	r3, r2, r3
 8013fa6:	603b      	str	r3, [r7, #0]
 8013fa8:	687b      	ldr	r3, [r7, #4]
 8013faa:	699a      	ldr	r2, [r3, #24]
 8013fac:	69fb      	ldr	r3, [r7, #28]
 8013fae:	441a      	add	r2, r3
 8013fb0:	687b      	ldr	r3, [r7, #4]
 8013fb2:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 8013fb4:	687b      	ldr	r3, [r7, #4]
 8013fb6:	7d1b      	ldrb	r3, [r3, #20]
 8013fb8:	f003 0302 	and.w	r3, r3, #2
 8013fbc:	2b00      	cmp	r3, #0
 8013fbe:	d00b      	beq.n	8013fd8 <f_lseek+0x300>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 8013fc0:	687b      	ldr	r3, [r7, #4]
 8013fc2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8013fc4:	4618      	mov	r0, r3
 8013fc6:	f7fe f81e 	bl	8012006 <create_chain>
 8013fca:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 8013fcc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013fce:	2b00      	cmp	r3, #0
 8013fd0:	d108      	bne.n	8013fe4 <f_lseek+0x30c>
							ofs = 0; break;
 8013fd2:	2300      	movs	r3, #0
 8013fd4:	603b      	str	r3, [r7, #0]
 8013fd6:	e022      	b.n	801401e <f_lseek+0x346>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 8013fd8:	687b      	ldr	r3, [r7, #4]
 8013fda:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8013fdc:	4618      	mov	r0, r3
 8013fde:	f7fd fdc6 	bl	8011b6e <get_fat>
 8013fe2:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8013fe4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013fe6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013fea:	d104      	bne.n	8013ff6 <f_lseek+0x31e>
 8013fec:	687b      	ldr	r3, [r7, #4]
 8013fee:	2201      	movs	r2, #1
 8013ff0:	755a      	strb	r2, [r3, #21]
 8013ff2:	2301      	movs	r3, #1
 8013ff4:	e090      	b.n	8014118 <f_lseek+0x440>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 8013ff6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013ff8:	2b01      	cmp	r3, #1
 8013ffa:	d904      	bls.n	8014006 <f_lseek+0x32e>
 8013ffc:	68bb      	ldr	r3, [r7, #8]
 8013ffe:	69db      	ldr	r3, [r3, #28]
 8014000:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8014002:	429a      	cmp	r2, r3
 8014004:	d304      	bcc.n	8014010 <f_lseek+0x338>
 8014006:	687b      	ldr	r3, [r7, #4]
 8014008:	2202      	movs	r2, #2
 801400a:	755a      	strb	r2, [r3, #21]
 801400c:	2302      	movs	r3, #2
 801400e:	e083      	b.n	8014118 <f_lseek+0x440>
					fp->clust = clst;
 8014010:	687b      	ldr	r3, [r7, #4]
 8014012:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8014014:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 8014016:	683a      	ldr	r2, [r7, #0]
 8014018:	69fb      	ldr	r3, [r7, #28]
 801401a:	429a      	cmp	r2, r3
 801401c:	d8c0      	bhi.n	8013fa0 <f_lseek+0x2c8>
				}
				fp->fptr += ofs;
 801401e:	687b      	ldr	r3, [r7, #4]
 8014020:	699a      	ldr	r2, [r3, #24]
 8014022:	683b      	ldr	r3, [r7, #0]
 8014024:	441a      	add	r2, r3
 8014026:	687b      	ldr	r3, [r7, #4]
 8014028:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 801402a:	68bb      	ldr	r3, [r7, #8]
 801402c:	899b      	ldrh	r3, [r3, #12]
 801402e:	461a      	mov	r2, r3
 8014030:	683b      	ldr	r3, [r7, #0]
 8014032:	fbb3 f1f2 	udiv	r1, r3, r2
 8014036:	fb02 f201 	mul.w	r2, r2, r1
 801403a:	1a9b      	subs	r3, r3, r2
 801403c:	2b00      	cmp	r3, #0
 801403e:	d016      	beq.n	801406e <f_lseek+0x396>
					nsect = clust2sect(fs, clst);	/* Current sector */
 8014040:	68bb      	ldr	r3, [r7, #8]
 8014042:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8014044:	4618      	mov	r0, r3
 8014046:	f7fd fd73 	bl	8011b30 <clust2sect>
 801404a:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 801404c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801404e:	2b00      	cmp	r3, #0
 8014050:	d104      	bne.n	801405c <f_lseek+0x384>
 8014052:	687b      	ldr	r3, [r7, #4]
 8014054:	2202      	movs	r2, #2
 8014056:	755a      	strb	r2, [r3, #21]
 8014058:	2302      	movs	r3, #2
 801405a:	e05d      	b.n	8014118 <f_lseek+0x440>
					nsect += (DWORD)(ofs / SS(fs));
 801405c:	68bb      	ldr	r3, [r7, #8]
 801405e:	899b      	ldrh	r3, [r3, #12]
 8014060:	461a      	mov	r2, r3
 8014062:	683b      	ldr	r3, [r7, #0]
 8014064:	fbb3 f3f2 	udiv	r3, r3, r2
 8014068:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801406a:	4413      	add	r3, r2
 801406c:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 801406e:	687b      	ldr	r3, [r7, #4]
 8014070:	699a      	ldr	r2, [r3, #24]
 8014072:	687b      	ldr	r3, [r7, #4]
 8014074:	68db      	ldr	r3, [r3, #12]
 8014076:	429a      	cmp	r2, r3
 8014078:	d90a      	bls.n	8014090 <f_lseek+0x3b8>
			fp->obj.objsize = fp->fptr;
 801407a:	687b      	ldr	r3, [r7, #4]
 801407c:	699a      	ldr	r2, [r3, #24]
 801407e:	687b      	ldr	r3, [r7, #4]
 8014080:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 8014082:	687b      	ldr	r3, [r7, #4]
 8014084:	7d1b      	ldrb	r3, [r3, #20]
 8014086:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801408a:	b2da      	uxtb	r2, r3
 801408c:	687b      	ldr	r3, [r7, #4]
 801408e:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 8014090:	687b      	ldr	r3, [r7, #4]
 8014092:	699b      	ldr	r3, [r3, #24]
 8014094:	68ba      	ldr	r2, [r7, #8]
 8014096:	8992      	ldrh	r2, [r2, #12]
 8014098:	fbb3 f1f2 	udiv	r1, r3, r2
 801409c:	fb02 f201 	mul.w	r2, r2, r1
 80140a0:	1a9b      	subs	r3, r3, r2
 80140a2:	2b00      	cmp	r3, #0
 80140a4:	d036      	beq.n	8014114 <f_lseek+0x43c>
 80140a6:	687b      	ldr	r3, [r7, #4]
 80140a8:	6a1b      	ldr	r3, [r3, #32]
 80140aa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80140ac:	429a      	cmp	r2, r3
 80140ae:	d031      	beq.n	8014114 <f_lseek+0x43c>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 80140b0:	687b      	ldr	r3, [r7, #4]
 80140b2:	7d1b      	ldrb	r3, [r3, #20]
 80140b4:	b25b      	sxtb	r3, r3
 80140b6:	2b00      	cmp	r3, #0
 80140b8:	da18      	bge.n	80140ec <f_lseek+0x414>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80140ba:	68bb      	ldr	r3, [r7, #8]
 80140bc:	7858      	ldrb	r0, [r3, #1]
 80140be:	687b      	ldr	r3, [r7, #4]
 80140c0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80140c4:	687b      	ldr	r3, [r7, #4]
 80140c6:	6a1a      	ldr	r2, [r3, #32]
 80140c8:	2301      	movs	r3, #1
 80140ca:	f7fd f9a5 	bl	8011418 <disk_write>
 80140ce:	4603      	mov	r3, r0
 80140d0:	2b00      	cmp	r3, #0
 80140d2:	d004      	beq.n	80140de <f_lseek+0x406>
 80140d4:	687b      	ldr	r3, [r7, #4]
 80140d6:	2201      	movs	r2, #1
 80140d8:	755a      	strb	r2, [r3, #21]
 80140da:	2301      	movs	r3, #1
 80140dc:	e01c      	b.n	8014118 <f_lseek+0x440>
				fp->flag &= (BYTE)~FA_DIRTY;
 80140de:	687b      	ldr	r3, [r7, #4]
 80140e0:	7d1b      	ldrb	r3, [r3, #20]
 80140e2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80140e6:	b2da      	uxtb	r2, r3
 80140e8:	687b      	ldr	r3, [r7, #4]
 80140ea:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 80140ec:	68bb      	ldr	r3, [r7, #8]
 80140ee:	7858      	ldrb	r0, [r3, #1]
 80140f0:	687b      	ldr	r3, [r7, #4]
 80140f2:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80140f6:	2301      	movs	r3, #1
 80140f8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80140fa:	f7fd f96d 	bl	80113d8 <disk_read>
 80140fe:	4603      	mov	r3, r0
 8014100:	2b00      	cmp	r3, #0
 8014102:	d004      	beq.n	801410e <f_lseek+0x436>
 8014104:	687b      	ldr	r3, [r7, #4]
 8014106:	2201      	movs	r2, #1
 8014108:	755a      	strb	r2, [r3, #21]
 801410a:	2301      	movs	r3, #1
 801410c:	e004      	b.n	8014118 <f_lseek+0x440>
#endif
			fp->sect = nsect;
 801410e:	687b      	ldr	r3, [r7, #4]
 8014110:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8014112:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 8014114:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 8014118:	4618      	mov	r0, r3
 801411a:	3740      	adds	r7, #64	; 0x40
 801411c:	46bd      	mov	sp, r7
 801411e:	bd80      	pop	{r7, pc}

08014120 <f_unlink>:
/*-----------------------------------------------------------------------*/

FRESULT f_unlink (
	const TCHAR* path		/* Pointer to the file or directory path */
)
{
 8014120:	b580      	push	{r7, lr}
 8014122:	b09e      	sub	sp, #120	; 0x78
 8014124:	af00      	add	r7, sp, #0
 8014126:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DIR dj, sdj;
	DWORD dclst = 0;
 8014128:	2300      	movs	r3, #0
 801412a:	673b      	str	r3, [r7, #112]	; 0x70
#endif
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 801412c:	f107 010c 	add.w	r1, r7, #12
 8014130:	1d3b      	adds	r3, r7, #4
 8014132:	2202      	movs	r2, #2
 8014134:	4618      	mov	r0, r3
 8014136:	f7fe fd17 	bl	8012b68 <find_volume>
 801413a:	4603      	mov	r3, r0
 801413c:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
	dj.obj.fs = fs;
 8014140:	68fb      	ldr	r3, [r7, #12]
 8014142:	643b      	str	r3, [r7, #64]	; 0x40
	if (res == FR_OK) {
 8014144:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8014148:	2b00      	cmp	r3, #0
 801414a:	f040 80a4 	bne.w	8014296 <f_unlink+0x176>
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);		/* Follow the file path */
 801414e:	687a      	ldr	r2, [r7, #4]
 8014150:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8014154:	4611      	mov	r1, r2
 8014156:	4618      	mov	r0, r3
 8014158:	f7fe fbd6 	bl	8012908 <follow_path>
 801415c:	4603      	mov	r3, r0
 801415e:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		if (_FS_RPATH && res == FR_OK && (dj.fn[NSFLAG] & NS_DOT)) {
 8014162:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8014166:	2b00      	cmp	r3, #0
 8014168:	d108      	bne.n	801417c <f_unlink+0x5c>
 801416a:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 801416e:	f003 0320 	and.w	r3, r3, #32
 8014172:	2b00      	cmp	r3, #0
 8014174:	d002      	beq.n	801417c <f_unlink+0x5c>
			res = FR_INVALID_NAME;			/* Cannot remove dot entry */
 8014176:	2306      	movs	r3, #6
 8014178:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		}
#if _FS_LOCK != 0
		if (res == FR_OK) res = chk_lock(&dj, 2);	/* Check if it is an open object */
 801417c:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8014180:	2b00      	cmp	r3, #0
 8014182:	d108      	bne.n	8014196 <f_unlink+0x76>
 8014184:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8014188:	2102      	movs	r1, #2
 801418a:	4618      	mov	r0, r3
 801418c:	f7fd fa82 	bl	8011694 <chk_lock>
 8014190:	4603      	mov	r3, r0
 8014192:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
#endif
		if (res == FR_OK) {					/* The object is accessible */
 8014196:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 801419a:	2b00      	cmp	r3, #0
 801419c:	d17b      	bne.n	8014296 <f_unlink+0x176>
			if (dj.fn[NSFLAG] & NS_NONAME) {
 801419e:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80141a2:	b25b      	sxtb	r3, r3
 80141a4:	2b00      	cmp	r3, #0
 80141a6:	da03      	bge.n	80141b0 <f_unlink+0x90>
				res = FR_INVALID_NAME;		/* Cannot remove the origin directory */
 80141a8:	2306      	movs	r3, #6
 80141aa:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 80141ae:	e008      	b.n	80141c2 <f_unlink+0xa2>
			} else {
				if (dj.obj.attr & AM_RDO) {
 80141b0:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80141b4:	f003 0301 	and.w	r3, r3, #1
 80141b8:	2b00      	cmp	r3, #0
 80141ba:	d002      	beq.n	80141c2 <f_unlink+0xa2>
					res = FR_DENIED;		/* Cannot remove R/O object */
 80141bc:	2307      	movs	r3, #7
 80141be:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
				}
			}
			if (res == FR_OK) {
 80141c2:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 80141c6:	2b00      	cmp	r3, #0
 80141c8:	d13d      	bne.n	8014246 <f_unlink+0x126>
					obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
					obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
				} else
#endif
				{
					dclst = ld_clust(fs, dj.dir);
 80141ca:	68fb      	ldr	r3, [r7, #12]
 80141cc:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80141ce:	4611      	mov	r1, r2
 80141d0:	4618      	mov	r0, r3
 80141d2:	f7fe f98e 	bl	80124f2 <ld_clust>
 80141d6:	6738      	str	r0, [r7, #112]	; 0x70
				}
				if (dj.obj.attr & AM_DIR) {			/* Is it a sub-directory? */
 80141d8:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80141dc:	f003 0310 	and.w	r3, r3, #16
 80141e0:	2b00      	cmp	r3, #0
 80141e2:	d030      	beq.n	8014246 <f_unlink+0x126>
#if _FS_RPATH != 0
					if (dclst == fs->cdir) {		 		/* Is it the current directory? */
 80141e4:	68fb      	ldr	r3, [r7, #12]
 80141e6:	699b      	ldr	r3, [r3, #24]
 80141e8:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80141ea:	429a      	cmp	r2, r3
 80141ec:	d103      	bne.n	80141f6 <f_unlink+0xd6>
						res = FR_DENIED;
 80141ee:	2307      	movs	r3, #7
 80141f0:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 80141f4:	e027      	b.n	8014246 <f_unlink+0x126>
					} else
#endif
					{
						sdj.obj.fs = fs;						/* Open the sub-directory */
 80141f6:	68fb      	ldr	r3, [r7, #12]
 80141f8:	613b      	str	r3, [r7, #16]
						sdj.obj.sclust = dclst;
 80141fa:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80141fc:	61bb      	str	r3, [r7, #24]
						if (fs->fs_type == FS_EXFAT) {
							sdj.obj.objsize = obj.objsize;
							sdj.obj.stat = obj.stat;
						}
#endif
						res = dir_sdi(&sdj, 0);
 80141fe:	f107 0310 	add.w	r3, r7, #16
 8014202:	2100      	movs	r1, #0
 8014204:	4618      	mov	r0, r3
 8014206:	f7fd ffce 	bl	80121a6 <dir_sdi>
 801420a:	4603      	mov	r3, r0
 801420c:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
						if (res == FR_OK) {
 8014210:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8014214:	2b00      	cmp	r3, #0
 8014216:	d116      	bne.n	8014246 <f_unlink+0x126>
							res = dir_read(&sdj, 0);			/* Read an item */
 8014218:	f107 0310 	add.w	r3, r7, #16
 801421c:	2100      	movs	r1, #0
 801421e:	4618      	mov	r0, r3
 8014220:	f7fe f9a6 	bl	8012570 <dir_read>
 8014224:	4603      	mov	r3, r0
 8014226:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
							if (res == FR_OK) res = FR_DENIED;	/* Not empty? */
 801422a:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 801422e:	2b00      	cmp	r3, #0
 8014230:	d102      	bne.n	8014238 <f_unlink+0x118>
 8014232:	2307      	movs	r3, #7
 8014234:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
							if (res == FR_NO_FILE) res = FR_OK;	/* Empty? */
 8014238:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 801423c:	2b04      	cmp	r3, #4
 801423e:	d102      	bne.n	8014246 <f_unlink+0x126>
 8014240:	2300      	movs	r3, #0
 8014242:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
						}
					}
				}
			}
			if (res == FR_OK) {
 8014246:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 801424a:	2b00      	cmp	r3, #0
 801424c:	d123      	bne.n	8014296 <f_unlink+0x176>
				res = dir_remove(&dj);			/* Remove the directory entry */
 801424e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8014252:	4618      	mov	r0, r3
 8014254:	f7fe fa70 	bl	8012738 <dir_remove>
 8014258:	4603      	mov	r3, r0
 801425a:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
				if (res == FR_OK && dclst) {	/* Remove the cluster chain if exist */
 801425e:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8014262:	2b00      	cmp	r3, #0
 8014264:	d10c      	bne.n	8014280 <f_unlink+0x160>
 8014266:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8014268:	2b00      	cmp	r3, #0
 801426a:	d009      	beq.n	8014280 <f_unlink+0x160>
#if _FS_EXFAT
					res = remove_chain(&obj, dclst, 0);
#else
					res = remove_chain(&dj.obj, dclst, 0);
 801426c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8014270:	2200      	movs	r2, #0
 8014272:	6f39      	ldr	r1, [r7, #112]	; 0x70
 8014274:	4618      	mov	r0, r3
 8014276:	f7fd fe61 	bl	8011f3c <remove_chain>
 801427a:	4603      	mov	r3, r0
 801427c:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
#endif
				}
				if (res == FR_OK) res = sync_fs(fs);
 8014280:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8014284:	2b00      	cmp	r3, #0
 8014286:	d106      	bne.n	8014296 <f_unlink+0x176>
 8014288:	68fb      	ldr	r3, [r7, #12]
 801428a:	4618      	mov	r0, r3
 801428c:	f7fd fbe0 	bl	8011a50 <sync_fs>
 8014290:	4603      	mov	r3, r0
 8014292:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 8014296:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 801429a:	4618      	mov	r0, r3
 801429c:	3778      	adds	r7, #120	; 0x78
 801429e:	46bd      	mov	sp, r7
 80142a0:	bd80      	pop	{r7, pc}
	...

080142a4 <f_mkdir>:
/*-----------------------------------------------------------------------*/

FRESULT f_mkdir (
	const TCHAR* path		/* Pointer to the directory path */
)
{
 80142a4:	b580      	push	{r7, lr}
 80142a6:	b096      	sub	sp, #88	; 0x58
 80142a8:	af00      	add	r7, sp, #0
 80142aa:	6078      	str	r0, [r7, #4]
	DWORD dsc, dcl, pcl, tm;
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 80142ac:	f107 0108 	add.w	r1, r7, #8
 80142b0:	1d3b      	adds	r3, r7, #4
 80142b2:	2202      	movs	r2, #2
 80142b4:	4618      	mov	r0, r3
 80142b6:	f7fe fc57 	bl	8012b68 <find_volume>
 80142ba:	4603      	mov	r3, r0
 80142bc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	dj.obj.fs = fs;
 80142c0:	68bb      	ldr	r3, [r7, #8]
 80142c2:	60fb      	str	r3, [r7, #12]
	if (res == FR_OK) {
 80142c4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80142c8:	2b00      	cmp	r3, #0
 80142ca:	f040 80fe 	bne.w	80144ca <f_mkdir+0x226>
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);			/* Follow the file path */
 80142ce:	687a      	ldr	r2, [r7, #4]
 80142d0:	f107 030c 	add.w	r3, r7, #12
 80142d4:	4611      	mov	r1, r2
 80142d6:	4618      	mov	r0, r3
 80142d8:	f7fe fb16 	bl	8012908 <follow_path>
 80142dc:	4603      	mov	r3, r0
 80142de:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (res == FR_OK) res = FR_EXIST;		/* Any object with same name is already existing */
 80142e2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80142e6:	2b00      	cmp	r3, #0
 80142e8:	d102      	bne.n	80142f0 <f_mkdir+0x4c>
 80142ea:	2308      	movs	r3, #8
 80142ec:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (_FS_RPATH && res == FR_NO_FILE && (dj.fn[NSFLAG] & NS_DOT)) {
 80142f0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80142f4:	2b04      	cmp	r3, #4
 80142f6:	d108      	bne.n	801430a <f_mkdir+0x66>
 80142f8:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80142fc:	f003 0320 	and.w	r3, r3, #32
 8014300:	2b00      	cmp	r3, #0
 8014302:	d002      	beq.n	801430a <f_mkdir+0x66>
			res = FR_INVALID_NAME;
 8014304:	2306      	movs	r3, #6
 8014306:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		}
		if (res == FR_NO_FILE) {				/* Can create a new directory */
 801430a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801430e:	2b04      	cmp	r3, #4
 8014310:	f040 80db 	bne.w	80144ca <f_mkdir+0x226>
			dcl = create_chain(&dj.obj, 0);		/* Allocate a cluster for the new directory table */
 8014314:	f107 030c 	add.w	r3, r7, #12
 8014318:	2100      	movs	r1, #0
 801431a:	4618      	mov	r0, r3
 801431c:	f7fd fe73 	bl	8012006 <create_chain>
 8014320:	6478      	str	r0, [r7, #68]	; 0x44
			dj.obj.objsize = (DWORD)fs->csize * SS(fs);
 8014322:	68bb      	ldr	r3, [r7, #8]
 8014324:	895b      	ldrh	r3, [r3, #10]
 8014326:	461a      	mov	r2, r3
 8014328:	68bb      	ldr	r3, [r7, #8]
 801432a:	899b      	ldrh	r3, [r3, #12]
 801432c:	fb03 f302 	mul.w	r3, r3, r2
 8014330:	61bb      	str	r3, [r7, #24]
			res = FR_OK;
 8014332:	2300      	movs	r3, #0
 8014334:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (dcl == 0) res = FR_DENIED;		/* No space to allocate a new cluster */
 8014338:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801433a:	2b00      	cmp	r3, #0
 801433c:	d102      	bne.n	8014344 <f_mkdir+0xa0>
 801433e:	2307      	movs	r3, #7
 8014340:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (dcl == 1) res = FR_INT_ERR;
 8014344:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8014346:	2b01      	cmp	r3, #1
 8014348:	d102      	bne.n	8014350 <f_mkdir+0xac>
 801434a:	2302      	movs	r3, #2
 801434c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (dcl == 0xFFFFFFFF) res = FR_DISK_ERR;
 8014350:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8014352:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014356:	d102      	bne.n	801435e <f_mkdir+0xba>
 8014358:	2301      	movs	r3, #1
 801435a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (res == FR_OK) res = sync_window(fs);	/* Flush FAT */
 801435e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8014362:	2b00      	cmp	r3, #0
 8014364:	d106      	bne.n	8014374 <f_mkdir+0xd0>
 8014366:	68bb      	ldr	r3, [r7, #8]
 8014368:	4618      	mov	r0, r3
 801436a:	f7fd faff 	bl	801196c <sync_window>
 801436e:	4603      	mov	r3, r0
 8014370:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			tm = GET_FATTIME();
 8014374:	4b58      	ldr	r3, [pc, #352]	; (80144d8 <f_mkdir+0x234>)
 8014376:	643b      	str	r3, [r7, #64]	; 0x40
			if (res == FR_OK) {					/* Initialize the new directory table */
 8014378:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801437c:	2b00      	cmp	r3, #0
 801437e:	d16c      	bne.n	801445a <f_mkdir+0x1b6>
				dsc = clust2sect(fs, dcl);
 8014380:	68bb      	ldr	r3, [r7, #8]
 8014382:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8014384:	4618      	mov	r0, r3
 8014386:	f7fd fbd3 	bl	8011b30 <clust2sect>
 801438a:	64f8      	str	r0, [r7, #76]	; 0x4c
				dir = fs->win;
 801438c:	68bb      	ldr	r3, [r7, #8]
 801438e:	3338      	adds	r3, #56	; 0x38
 8014390:	63fb      	str	r3, [r7, #60]	; 0x3c
				mem_set(dir, 0, SS(fs));
 8014392:	68bb      	ldr	r3, [r7, #8]
 8014394:	899b      	ldrh	r3, [r3, #12]
 8014396:	461a      	mov	r2, r3
 8014398:	2100      	movs	r1, #0
 801439a:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 801439c:	f7fd f91d 	bl	80115da <mem_set>
				if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
					mem_set(dir + DIR_Name, ' ', 11);	/* Create "." entry */
 80143a0:	220b      	movs	r2, #11
 80143a2:	2120      	movs	r1, #32
 80143a4:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80143a6:	f7fd f918 	bl	80115da <mem_set>
					dir[DIR_Name] = '.';
 80143aa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80143ac:	222e      	movs	r2, #46	; 0x2e
 80143ae:	701a      	strb	r2, [r3, #0]
					dir[DIR_Attr] = AM_DIR;
 80143b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80143b2:	330b      	adds	r3, #11
 80143b4:	2210      	movs	r2, #16
 80143b6:	701a      	strb	r2, [r3, #0]
					st_dword(dir + DIR_ModTime, tm);
 80143b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80143ba:	3316      	adds	r3, #22
 80143bc:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80143be:	4618      	mov	r0, r3
 80143c0:	f7fd f8be 	bl	8011540 <st_dword>
					st_clust(fs, dir, dcl);
 80143c4:	68bb      	ldr	r3, [r7, #8]
 80143c6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80143c8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80143ca:	4618      	mov	r0, r3
 80143cc:	f7fe f8b0 	bl	8012530 <st_clust>
					mem_cpy(dir + SZDIRE, dir, SZDIRE); 	/* Create ".." entry */
 80143d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80143d2:	3320      	adds	r3, #32
 80143d4:	2220      	movs	r2, #32
 80143d6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80143d8:	4618      	mov	r0, r3
 80143da:	f7fd f8dd 	bl	8011598 <mem_cpy>
					dir[SZDIRE + 1] = '.'; pcl = dj.obj.sclust;
 80143de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80143e0:	3321      	adds	r3, #33	; 0x21
 80143e2:	222e      	movs	r2, #46	; 0x2e
 80143e4:	701a      	strb	r2, [r3, #0]
 80143e6:	697b      	ldr	r3, [r7, #20]
 80143e8:	64bb      	str	r3, [r7, #72]	; 0x48
					if (fs->fs_type == FS_FAT32 && pcl == fs->dirbase) pcl = 0;
 80143ea:	68bb      	ldr	r3, [r7, #8]
 80143ec:	781b      	ldrb	r3, [r3, #0]
 80143ee:	2b03      	cmp	r3, #3
 80143f0:	d106      	bne.n	8014400 <f_mkdir+0x15c>
 80143f2:	68bb      	ldr	r3, [r7, #8]
 80143f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80143f6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80143f8:	429a      	cmp	r2, r3
 80143fa:	d101      	bne.n	8014400 <f_mkdir+0x15c>
 80143fc:	2300      	movs	r3, #0
 80143fe:	64bb      	str	r3, [r7, #72]	; 0x48
					st_clust(fs, dir + SZDIRE, pcl);
 8014400:	68b8      	ldr	r0, [r7, #8]
 8014402:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014404:	3320      	adds	r3, #32
 8014406:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8014408:	4619      	mov	r1, r3
 801440a:	f7fe f891 	bl	8012530 <st_clust>
				}
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 801440e:	68bb      	ldr	r3, [r7, #8]
 8014410:	895b      	ldrh	r3, [r3, #10]
 8014412:	653b      	str	r3, [r7, #80]	; 0x50
 8014414:	e01c      	b.n	8014450 <f_mkdir+0x1ac>
					fs->winsect = dsc++;
 8014416:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8014418:	1c5a      	adds	r2, r3, #1
 801441a:	64fa      	str	r2, [r7, #76]	; 0x4c
 801441c:	68ba      	ldr	r2, [r7, #8]
 801441e:	6353      	str	r3, [r2, #52]	; 0x34
					fs->wflag = 1;
 8014420:	68bb      	ldr	r3, [r7, #8]
 8014422:	2201      	movs	r2, #1
 8014424:	70da      	strb	r2, [r3, #3]
					res = sync_window(fs);
 8014426:	68bb      	ldr	r3, [r7, #8]
 8014428:	4618      	mov	r0, r3
 801442a:	f7fd fa9f 	bl	801196c <sync_window>
 801442e:	4603      	mov	r3, r0
 8014430:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					if (res != FR_OK) break;
 8014434:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8014438:	2b00      	cmp	r3, #0
 801443a:	d10d      	bne.n	8014458 <f_mkdir+0x1b4>
					mem_set(dir, 0, SS(fs));
 801443c:	68bb      	ldr	r3, [r7, #8]
 801443e:	899b      	ldrh	r3, [r3, #12]
 8014440:	461a      	mov	r2, r3
 8014442:	2100      	movs	r1, #0
 8014444:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8014446:	f7fd f8c8 	bl	80115da <mem_set>
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 801444a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801444c:	3b01      	subs	r3, #1
 801444e:	653b      	str	r3, [r7, #80]	; 0x50
 8014450:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014452:	2b00      	cmp	r3, #0
 8014454:	d1df      	bne.n	8014416 <f_mkdir+0x172>
 8014456:	e000      	b.n	801445a <f_mkdir+0x1b6>
					if (res != FR_OK) break;
 8014458:	bf00      	nop
				}
			}
			if (res == FR_OK) {
 801445a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801445e:	2b00      	cmp	r3, #0
 8014460:	d107      	bne.n	8014472 <f_mkdir+0x1ce>
				res = dir_register(&dj);	/* Register the object to the directoy */
 8014462:	f107 030c 	add.w	r3, r7, #12
 8014466:	4618      	mov	r0, r3
 8014468:	f7fe f934 	bl	80126d4 <dir_register>
 801446c:	4603      	mov	r3, r0
 801446e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			}
			if (res == FR_OK) {
 8014472:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8014476:	2b00      	cmp	r3, #0
 8014478:	d120      	bne.n	80144bc <f_mkdir+0x218>
					fs->dirbuf[XDIR_Attr] = AM_DIR;				/* Attribute */
					res = store_xdir(&dj);
				} else
#endif
				{
					dir = dj.dir;
 801447a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801447c:	63fb      	str	r3, [r7, #60]	; 0x3c
					st_dword(dir + DIR_ModTime, tm);	/* Created time */
 801447e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014480:	3316      	adds	r3, #22
 8014482:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8014484:	4618      	mov	r0, r3
 8014486:	f7fd f85b 	bl	8011540 <st_dword>
					st_clust(fs, dir, dcl);				/* Table start cluster */
 801448a:	68bb      	ldr	r3, [r7, #8]
 801448c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 801448e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8014490:	4618      	mov	r0, r3
 8014492:	f7fe f84d 	bl	8012530 <st_clust>
					dir[DIR_Attr] = AM_DIR;				/* Attribute */
 8014496:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014498:	330b      	adds	r3, #11
 801449a:	2210      	movs	r2, #16
 801449c:	701a      	strb	r2, [r3, #0]
					fs->wflag = 1;
 801449e:	68bb      	ldr	r3, [r7, #8]
 80144a0:	2201      	movs	r2, #1
 80144a2:	70da      	strb	r2, [r3, #3]
				}
				if (res == FR_OK) {
 80144a4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80144a8:	2b00      	cmp	r3, #0
 80144aa:	d10e      	bne.n	80144ca <f_mkdir+0x226>
					res = sync_fs(fs);
 80144ac:	68bb      	ldr	r3, [r7, #8]
 80144ae:	4618      	mov	r0, r3
 80144b0:	f7fd face 	bl	8011a50 <sync_fs>
 80144b4:	4603      	mov	r3, r0
 80144b6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
 80144ba:	e006      	b.n	80144ca <f_mkdir+0x226>
				}
			} else {
				remove_chain(&dj.obj, dcl, 0);		/* Could not register, remove cluster chain */
 80144bc:	f107 030c 	add.w	r3, r7, #12
 80144c0:	2200      	movs	r2, #0
 80144c2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80144c4:	4618      	mov	r0, r3
 80144c6:	f7fd fd39 	bl	8011f3c <remove_chain>
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 80144ca:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
}
 80144ce:	4618      	mov	r0, r3
 80144d0:	3758      	adds	r7, #88	; 0x58
 80144d2:	46bd      	mov	sp, r7
 80144d4:	bd80      	pop	{r7, pc}
 80144d6:	bf00      	nop
 80144d8:	274a0000 	.word	0x274a0000

080144dc <f_gets>:
TCHAR* f_gets (
	TCHAR* buff,	/* Pointer to the string buffer to read */
	int len,		/* Size of string buffer (characters) */
	FIL* fp			/* Pointer to the file object */
)
{
 80144dc:	b580      	push	{r7, lr}
 80144de:	b088      	sub	sp, #32
 80144e0:	af00      	add	r7, sp, #0
 80144e2:	60f8      	str	r0, [r7, #12]
 80144e4:	60b9      	str	r1, [r7, #8]
 80144e6:	607a      	str	r2, [r7, #4]
	int n = 0;
 80144e8:	2300      	movs	r3, #0
 80144ea:	61fb      	str	r3, [r7, #28]
	TCHAR c, *p = buff;
 80144ec:	68fb      	ldr	r3, [r7, #12]
 80144ee:	61bb      	str	r3, [r7, #24]
	BYTE s[2];
	UINT rc;


	while (n < len - 1) {	/* Read characters until buffer gets filled */
 80144f0:	e017      	b.n	8014522 <f_gets+0x46>
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
#else						/* Read a character without conversion */
		f_read(fp, s, 1, &rc);
 80144f2:	f107 0310 	add.w	r3, r7, #16
 80144f6:	f107 0114 	add.w	r1, r7, #20
 80144fa:	2201      	movs	r2, #1
 80144fc:	6878      	ldr	r0, [r7, #4]
 80144fe:	f7ff f803 	bl	8013508 <f_read>
		if (rc != 1) break;
 8014502:	693b      	ldr	r3, [r7, #16]
 8014504:	2b01      	cmp	r3, #1
 8014506:	d112      	bne.n	801452e <f_gets+0x52>
		c = s[0];
 8014508:	7d3b      	ldrb	r3, [r7, #20]
 801450a:	75fb      	strb	r3, [r7, #23]
#endif
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
		*p++ = c;
 801450c:	69bb      	ldr	r3, [r7, #24]
 801450e:	1c5a      	adds	r2, r3, #1
 8014510:	61ba      	str	r2, [r7, #24]
 8014512:	7dfa      	ldrb	r2, [r7, #23]
 8014514:	701a      	strb	r2, [r3, #0]
		n++;
 8014516:	69fb      	ldr	r3, [r7, #28]
 8014518:	3301      	adds	r3, #1
 801451a:	61fb      	str	r3, [r7, #28]
		if (c == '\n') break;		/* Break on EOL */
 801451c:	7dfb      	ldrb	r3, [r7, #23]
 801451e:	2b0a      	cmp	r3, #10
 8014520:	d007      	beq.n	8014532 <f_gets+0x56>
	while (n < len - 1) {	/* Read characters until buffer gets filled */
 8014522:	68bb      	ldr	r3, [r7, #8]
 8014524:	3b01      	subs	r3, #1
 8014526:	69fa      	ldr	r2, [r7, #28]
 8014528:	429a      	cmp	r2, r3
 801452a:	dbe2      	blt.n	80144f2 <f_gets+0x16>
 801452c:	e002      	b.n	8014534 <f_gets+0x58>
		if (rc != 1) break;
 801452e:	bf00      	nop
 8014530:	e000      	b.n	8014534 <f_gets+0x58>
		if (c == '\n') break;		/* Break on EOL */
 8014532:	bf00      	nop
	}
	*p = 0;
 8014534:	69bb      	ldr	r3, [r7, #24]
 8014536:	2200      	movs	r2, #0
 8014538:	701a      	strb	r2, [r3, #0]
	return n ? buff : 0;			/* When no data read (eof or error), return with error. */
 801453a:	69fb      	ldr	r3, [r7, #28]
 801453c:	2b00      	cmp	r3, #0
 801453e:	d001      	beq.n	8014544 <f_gets+0x68>
 8014540:	68fb      	ldr	r3, [r7, #12]
 8014542:	e000      	b.n	8014546 <f_gets+0x6a>
 8014544:	2300      	movs	r3, #0
}
 8014546:	4618      	mov	r0, r3
 8014548:	3720      	adds	r7, #32
 801454a:	46bd      	mov	sp, r7
 801454c:	bd80      	pop	{r7, pc}
	...

08014550 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8014550:	b480      	push	{r7}
 8014552:	b087      	sub	sp, #28
 8014554:	af00      	add	r7, sp, #0
 8014556:	60f8      	str	r0, [r7, #12]
 8014558:	60b9      	str	r1, [r7, #8]
 801455a:	4613      	mov	r3, r2
 801455c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 801455e:	2301      	movs	r3, #1
 8014560:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8014562:	2300      	movs	r3, #0
 8014564:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8014566:	4b1f      	ldr	r3, [pc, #124]	; (80145e4 <FATFS_LinkDriverEx+0x94>)
 8014568:	7a5b      	ldrb	r3, [r3, #9]
 801456a:	b2db      	uxtb	r3, r3
 801456c:	2b00      	cmp	r3, #0
 801456e:	d131      	bne.n	80145d4 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8014570:	4b1c      	ldr	r3, [pc, #112]	; (80145e4 <FATFS_LinkDriverEx+0x94>)
 8014572:	7a5b      	ldrb	r3, [r3, #9]
 8014574:	b2db      	uxtb	r3, r3
 8014576:	461a      	mov	r2, r3
 8014578:	4b1a      	ldr	r3, [pc, #104]	; (80145e4 <FATFS_LinkDriverEx+0x94>)
 801457a:	2100      	movs	r1, #0
 801457c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 801457e:	4b19      	ldr	r3, [pc, #100]	; (80145e4 <FATFS_LinkDriverEx+0x94>)
 8014580:	7a5b      	ldrb	r3, [r3, #9]
 8014582:	b2db      	uxtb	r3, r3
 8014584:	4a17      	ldr	r2, [pc, #92]	; (80145e4 <FATFS_LinkDriverEx+0x94>)
 8014586:	009b      	lsls	r3, r3, #2
 8014588:	4413      	add	r3, r2
 801458a:	68fa      	ldr	r2, [r7, #12]
 801458c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 801458e:	4b15      	ldr	r3, [pc, #84]	; (80145e4 <FATFS_LinkDriverEx+0x94>)
 8014590:	7a5b      	ldrb	r3, [r3, #9]
 8014592:	b2db      	uxtb	r3, r3
 8014594:	461a      	mov	r2, r3
 8014596:	4b13      	ldr	r3, [pc, #76]	; (80145e4 <FATFS_LinkDriverEx+0x94>)
 8014598:	4413      	add	r3, r2
 801459a:	79fa      	ldrb	r2, [r7, #7]
 801459c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 801459e:	4b11      	ldr	r3, [pc, #68]	; (80145e4 <FATFS_LinkDriverEx+0x94>)
 80145a0:	7a5b      	ldrb	r3, [r3, #9]
 80145a2:	b2db      	uxtb	r3, r3
 80145a4:	1c5a      	adds	r2, r3, #1
 80145a6:	b2d1      	uxtb	r1, r2
 80145a8:	4a0e      	ldr	r2, [pc, #56]	; (80145e4 <FATFS_LinkDriverEx+0x94>)
 80145aa:	7251      	strb	r1, [r2, #9]
 80145ac:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 80145ae:	7dbb      	ldrb	r3, [r7, #22]
 80145b0:	3330      	adds	r3, #48	; 0x30
 80145b2:	b2da      	uxtb	r2, r3
 80145b4:	68bb      	ldr	r3, [r7, #8]
 80145b6:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 80145b8:	68bb      	ldr	r3, [r7, #8]
 80145ba:	3301      	adds	r3, #1
 80145bc:	223a      	movs	r2, #58	; 0x3a
 80145be:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 80145c0:	68bb      	ldr	r3, [r7, #8]
 80145c2:	3302      	adds	r3, #2
 80145c4:	222f      	movs	r2, #47	; 0x2f
 80145c6:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 80145c8:	68bb      	ldr	r3, [r7, #8]
 80145ca:	3303      	adds	r3, #3
 80145cc:	2200      	movs	r2, #0
 80145ce:	701a      	strb	r2, [r3, #0]
    ret = 0;
 80145d0:	2300      	movs	r3, #0
 80145d2:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 80145d4:	7dfb      	ldrb	r3, [r7, #23]
}
 80145d6:	4618      	mov	r0, r3
 80145d8:	371c      	adds	r7, #28
 80145da:	46bd      	mov	sp, r7
 80145dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80145e0:	4770      	bx	lr
 80145e2:	bf00      	nop
 80145e4:	20024680 	.word	0x20024680

080145e8 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 80145e8:	b580      	push	{r7, lr}
 80145ea:	b082      	sub	sp, #8
 80145ec:	af00      	add	r7, sp, #0
 80145ee:	6078      	str	r0, [r7, #4]
 80145f0:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 80145f2:	2200      	movs	r2, #0
 80145f4:	6839      	ldr	r1, [r7, #0]
 80145f6:	6878      	ldr	r0, [r7, #4]
 80145f8:	f7ff ffaa 	bl	8014550 <FATFS_LinkDriverEx>
 80145fc:	4603      	mov	r3, r0
}
 80145fe:	4618      	mov	r0, r3
 8014600:	3708      	adds	r7, #8
 8014602:	46bd      	mov	sp, r7
 8014604:	bd80      	pop	{r7, pc}

08014606 <__cxa_guard_acquire>:
 8014606:	6803      	ldr	r3, [r0, #0]
 8014608:	07db      	lsls	r3, r3, #31
 801460a:	d406      	bmi.n	801461a <__cxa_guard_acquire+0x14>
 801460c:	7843      	ldrb	r3, [r0, #1]
 801460e:	b103      	cbz	r3, 8014612 <__cxa_guard_acquire+0xc>
 8014610:	deff      	udf	#255	; 0xff
 8014612:	2301      	movs	r3, #1
 8014614:	7043      	strb	r3, [r0, #1]
 8014616:	4618      	mov	r0, r3
 8014618:	4770      	bx	lr
 801461a:	2000      	movs	r0, #0
 801461c:	4770      	bx	lr

0801461e <__cxa_guard_release>:
 801461e:	2301      	movs	r3, #1
 8014620:	6003      	str	r3, [r0, #0]
 8014622:	4770      	bx	lr
 8014624:	0000      	movs	r0, r0
	...

08014628 <cos>:
 8014628:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801462a:	ec51 0b10 	vmov	r0, r1, d0
 801462e:	4a1e      	ldr	r2, [pc, #120]	; (80146a8 <cos+0x80>)
 8014630:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8014634:	4293      	cmp	r3, r2
 8014636:	dc06      	bgt.n	8014646 <cos+0x1e>
 8014638:	ed9f 1b19 	vldr	d1, [pc, #100]	; 80146a0 <cos+0x78>
 801463c:	f000 fa74 	bl	8014b28 <__kernel_cos>
 8014640:	ec51 0b10 	vmov	r0, r1, d0
 8014644:	e007      	b.n	8014656 <cos+0x2e>
 8014646:	4a19      	ldr	r2, [pc, #100]	; (80146ac <cos+0x84>)
 8014648:	4293      	cmp	r3, r2
 801464a:	dd09      	ble.n	8014660 <cos+0x38>
 801464c:	ee10 2a10 	vmov	r2, s0
 8014650:	460b      	mov	r3, r1
 8014652:	f7eb fe31 	bl	80002b8 <__aeabi_dsub>
 8014656:	ec41 0b10 	vmov	d0, r0, r1
 801465a:	b005      	add	sp, #20
 801465c:	f85d fb04 	ldr.w	pc, [sp], #4
 8014660:	4668      	mov	r0, sp
 8014662:	f000 f86d 	bl	8014740 <__ieee754_rem_pio2>
 8014666:	f000 0003 	and.w	r0, r0, #3
 801466a:	2801      	cmp	r0, #1
 801466c:	ed9d 1b02 	vldr	d1, [sp, #8]
 8014670:	ed9d 0b00 	vldr	d0, [sp]
 8014674:	d007      	beq.n	8014686 <cos+0x5e>
 8014676:	2802      	cmp	r0, #2
 8014678:	d00e      	beq.n	8014698 <cos+0x70>
 801467a:	2800      	cmp	r0, #0
 801467c:	d0de      	beq.n	801463c <cos+0x14>
 801467e:	2001      	movs	r0, #1
 8014680:	f000 fe5a 	bl	8015338 <__kernel_sin>
 8014684:	e7dc      	b.n	8014640 <cos+0x18>
 8014686:	f000 fe57 	bl	8015338 <__kernel_sin>
 801468a:	ec53 2b10 	vmov	r2, r3, d0
 801468e:	ee10 0a10 	vmov	r0, s0
 8014692:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8014696:	e7de      	b.n	8014656 <cos+0x2e>
 8014698:	f000 fa46 	bl	8014b28 <__kernel_cos>
 801469c:	e7f5      	b.n	801468a <cos+0x62>
 801469e:	bf00      	nop
	...
 80146a8:	3fe921fb 	.word	0x3fe921fb
 80146ac:	7fefffff 	.word	0x7fefffff

080146b0 <sin>:
 80146b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80146b2:	ec51 0b10 	vmov	r0, r1, d0
 80146b6:	4a20      	ldr	r2, [pc, #128]	; (8014738 <sin+0x88>)
 80146b8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80146bc:	4293      	cmp	r3, r2
 80146be:	dc07      	bgt.n	80146d0 <sin+0x20>
 80146c0:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 8014730 <sin+0x80>
 80146c4:	2000      	movs	r0, #0
 80146c6:	f000 fe37 	bl	8015338 <__kernel_sin>
 80146ca:	ec51 0b10 	vmov	r0, r1, d0
 80146ce:	e007      	b.n	80146e0 <sin+0x30>
 80146d0:	4a1a      	ldr	r2, [pc, #104]	; (801473c <sin+0x8c>)
 80146d2:	4293      	cmp	r3, r2
 80146d4:	dd09      	ble.n	80146ea <sin+0x3a>
 80146d6:	ee10 2a10 	vmov	r2, s0
 80146da:	460b      	mov	r3, r1
 80146dc:	f7eb fdec 	bl	80002b8 <__aeabi_dsub>
 80146e0:	ec41 0b10 	vmov	d0, r0, r1
 80146e4:	b005      	add	sp, #20
 80146e6:	f85d fb04 	ldr.w	pc, [sp], #4
 80146ea:	4668      	mov	r0, sp
 80146ec:	f000 f828 	bl	8014740 <__ieee754_rem_pio2>
 80146f0:	f000 0003 	and.w	r0, r0, #3
 80146f4:	2801      	cmp	r0, #1
 80146f6:	ed9d 1b02 	vldr	d1, [sp, #8]
 80146fa:	ed9d 0b00 	vldr	d0, [sp]
 80146fe:	d004      	beq.n	801470a <sin+0x5a>
 8014700:	2802      	cmp	r0, #2
 8014702:	d005      	beq.n	8014710 <sin+0x60>
 8014704:	b970      	cbnz	r0, 8014724 <sin+0x74>
 8014706:	2001      	movs	r0, #1
 8014708:	e7dd      	b.n	80146c6 <sin+0x16>
 801470a:	f000 fa0d 	bl	8014b28 <__kernel_cos>
 801470e:	e7dc      	b.n	80146ca <sin+0x1a>
 8014710:	2001      	movs	r0, #1
 8014712:	f000 fe11 	bl	8015338 <__kernel_sin>
 8014716:	ec53 2b10 	vmov	r2, r3, d0
 801471a:	ee10 0a10 	vmov	r0, s0
 801471e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8014722:	e7dd      	b.n	80146e0 <sin+0x30>
 8014724:	f000 fa00 	bl	8014b28 <__kernel_cos>
 8014728:	e7f5      	b.n	8014716 <sin+0x66>
 801472a:	bf00      	nop
 801472c:	f3af 8000 	nop.w
	...
 8014738:	3fe921fb 	.word	0x3fe921fb
 801473c:	7fefffff 	.word	0x7fefffff

08014740 <__ieee754_rem_pio2>:
 8014740:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014744:	ec57 6b10 	vmov	r6, r7, d0
 8014748:	4bc3      	ldr	r3, [pc, #780]	; (8014a58 <__ieee754_rem_pio2+0x318>)
 801474a:	b08d      	sub	sp, #52	; 0x34
 801474c:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8014750:	4598      	cmp	r8, r3
 8014752:	4604      	mov	r4, r0
 8014754:	9704      	str	r7, [sp, #16]
 8014756:	dc07      	bgt.n	8014768 <__ieee754_rem_pio2+0x28>
 8014758:	2200      	movs	r2, #0
 801475a:	2300      	movs	r3, #0
 801475c:	ed84 0b00 	vstr	d0, [r4]
 8014760:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8014764:	2500      	movs	r5, #0
 8014766:	e027      	b.n	80147b8 <__ieee754_rem_pio2+0x78>
 8014768:	4bbc      	ldr	r3, [pc, #752]	; (8014a5c <__ieee754_rem_pio2+0x31c>)
 801476a:	4598      	cmp	r8, r3
 801476c:	dc75      	bgt.n	801485a <__ieee754_rem_pio2+0x11a>
 801476e:	9b04      	ldr	r3, [sp, #16]
 8014770:	4dbb      	ldr	r5, [pc, #748]	; (8014a60 <__ieee754_rem_pio2+0x320>)
 8014772:	2b00      	cmp	r3, #0
 8014774:	ee10 0a10 	vmov	r0, s0
 8014778:	a3a9      	add	r3, pc, #676	; (adr r3, 8014a20 <__ieee754_rem_pio2+0x2e0>)
 801477a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801477e:	4639      	mov	r1, r7
 8014780:	dd36      	ble.n	80147f0 <__ieee754_rem_pio2+0xb0>
 8014782:	f7eb fd99 	bl	80002b8 <__aeabi_dsub>
 8014786:	45a8      	cmp	r8, r5
 8014788:	4606      	mov	r6, r0
 801478a:	460f      	mov	r7, r1
 801478c:	d018      	beq.n	80147c0 <__ieee754_rem_pio2+0x80>
 801478e:	a3a6      	add	r3, pc, #664	; (adr r3, 8014a28 <__ieee754_rem_pio2+0x2e8>)
 8014790:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014794:	f7eb fd90 	bl	80002b8 <__aeabi_dsub>
 8014798:	4602      	mov	r2, r0
 801479a:	460b      	mov	r3, r1
 801479c:	e9c4 2300 	strd	r2, r3, [r4]
 80147a0:	4630      	mov	r0, r6
 80147a2:	4639      	mov	r1, r7
 80147a4:	f7eb fd88 	bl	80002b8 <__aeabi_dsub>
 80147a8:	a39f      	add	r3, pc, #636	; (adr r3, 8014a28 <__ieee754_rem_pio2+0x2e8>)
 80147aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80147ae:	f7eb fd83 	bl	80002b8 <__aeabi_dsub>
 80147b2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80147b6:	2501      	movs	r5, #1
 80147b8:	4628      	mov	r0, r5
 80147ba:	b00d      	add	sp, #52	; 0x34
 80147bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80147c0:	a39b      	add	r3, pc, #620	; (adr r3, 8014a30 <__ieee754_rem_pio2+0x2f0>)
 80147c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80147c6:	f7eb fd77 	bl	80002b8 <__aeabi_dsub>
 80147ca:	a39b      	add	r3, pc, #620	; (adr r3, 8014a38 <__ieee754_rem_pio2+0x2f8>)
 80147cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80147d0:	4606      	mov	r6, r0
 80147d2:	460f      	mov	r7, r1
 80147d4:	f7eb fd70 	bl	80002b8 <__aeabi_dsub>
 80147d8:	4602      	mov	r2, r0
 80147da:	460b      	mov	r3, r1
 80147dc:	e9c4 2300 	strd	r2, r3, [r4]
 80147e0:	4630      	mov	r0, r6
 80147e2:	4639      	mov	r1, r7
 80147e4:	f7eb fd68 	bl	80002b8 <__aeabi_dsub>
 80147e8:	a393      	add	r3, pc, #588	; (adr r3, 8014a38 <__ieee754_rem_pio2+0x2f8>)
 80147ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80147ee:	e7de      	b.n	80147ae <__ieee754_rem_pio2+0x6e>
 80147f0:	f7eb fd64 	bl	80002bc <__adddf3>
 80147f4:	45a8      	cmp	r8, r5
 80147f6:	4606      	mov	r6, r0
 80147f8:	460f      	mov	r7, r1
 80147fa:	d016      	beq.n	801482a <__ieee754_rem_pio2+0xea>
 80147fc:	a38a      	add	r3, pc, #552	; (adr r3, 8014a28 <__ieee754_rem_pio2+0x2e8>)
 80147fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014802:	f7eb fd5b 	bl	80002bc <__adddf3>
 8014806:	4602      	mov	r2, r0
 8014808:	460b      	mov	r3, r1
 801480a:	e9c4 2300 	strd	r2, r3, [r4]
 801480e:	4630      	mov	r0, r6
 8014810:	4639      	mov	r1, r7
 8014812:	f7eb fd51 	bl	80002b8 <__aeabi_dsub>
 8014816:	a384      	add	r3, pc, #528	; (adr r3, 8014a28 <__ieee754_rem_pio2+0x2e8>)
 8014818:	e9d3 2300 	ldrd	r2, r3, [r3]
 801481c:	f7eb fd4e 	bl	80002bc <__adddf3>
 8014820:	f04f 35ff 	mov.w	r5, #4294967295
 8014824:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8014828:	e7c6      	b.n	80147b8 <__ieee754_rem_pio2+0x78>
 801482a:	a381      	add	r3, pc, #516	; (adr r3, 8014a30 <__ieee754_rem_pio2+0x2f0>)
 801482c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014830:	f7eb fd44 	bl	80002bc <__adddf3>
 8014834:	a380      	add	r3, pc, #512	; (adr r3, 8014a38 <__ieee754_rem_pio2+0x2f8>)
 8014836:	e9d3 2300 	ldrd	r2, r3, [r3]
 801483a:	4606      	mov	r6, r0
 801483c:	460f      	mov	r7, r1
 801483e:	f7eb fd3d 	bl	80002bc <__adddf3>
 8014842:	4602      	mov	r2, r0
 8014844:	460b      	mov	r3, r1
 8014846:	e9c4 2300 	strd	r2, r3, [r4]
 801484a:	4630      	mov	r0, r6
 801484c:	4639      	mov	r1, r7
 801484e:	f7eb fd33 	bl	80002b8 <__aeabi_dsub>
 8014852:	a379      	add	r3, pc, #484	; (adr r3, 8014a38 <__ieee754_rem_pio2+0x2f8>)
 8014854:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014858:	e7e0      	b.n	801481c <__ieee754_rem_pio2+0xdc>
 801485a:	4b82      	ldr	r3, [pc, #520]	; (8014a64 <__ieee754_rem_pio2+0x324>)
 801485c:	4598      	cmp	r8, r3
 801485e:	f300 80d0 	bgt.w	8014a02 <__ieee754_rem_pio2+0x2c2>
 8014862:	f000 fe23 	bl	80154ac <fabs>
 8014866:	ec57 6b10 	vmov	r6, r7, d0
 801486a:	ee10 0a10 	vmov	r0, s0
 801486e:	a374      	add	r3, pc, #464	; (adr r3, 8014a40 <__ieee754_rem_pio2+0x300>)
 8014870:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014874:	4639      	mov	r1, r7
 8014876:	f7eb fed7 	bl	8000628 <__aeabi_dmul>
 801487a:	2200      	movs	r2, #0
 801487c:	4b7a      	ldr	r3, [pc, #488]	; (8014a68 <__ieee754_rem_pio2+0x328>)
 801487e:	f7eb fd1d 	bl	80002bc <__adddf3>
 8014882:	f7ec f981 	bl	8000b88 <__aeabi_d2iz>
 8014886:	4605      	mov	r5, r0
 8014888:	f7eb fe64 	bl	8000554 <__aeabi_i2d>
 801488c:	a364      	add	r3, pc, #400	; (adr r3, 8014a20 <__ieee754_rem_pio2+0x2e0>)
 801488e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014892:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014896:	f7eb fec7 	bl	8000628 <__aeabi_dmul>
 801489a:	4602      	mov	r2, r0
 801489c:	460b      	mov	r3, r1
 801489e:	4630      	mov	r0, r6
 80148a0:	4639      	mov	r1, r7
 80148a2:	f7eb fd09 	bl	80002b8 <__aeabi_dsub>
 80148a6:	a360      	add	r3, pc, #384	; (adr r3, 8014a28 <__ieee754_rem_pio2+0x2e8>)
 80148a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80148ac:	4682      	mov	sl, r0
 80148ae:	468b      	mov	fp, r1
 80148b0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80148b4:	f7eb feb8 	bl	8000628 <__aeabi_dmul>
 80148b8:	2d1f      	cmp	r5, #31
 80148ba:	4606      	mov	r6, r0
 80148bc:	460f      	mov	r7, r1
 80148be:	dc0c      	bgt.n	80148da <__ieee754_rem_pio2+0x19a>
 80148c0:	1e6a      	subs	r2, r5, #1
 80148c2:	4b6a      	ldr	r3, [pc, #424]	; (8014a6c <__ieee754_rem_pio2+0x32c>)
 80148c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80148c8:	4543      	cmp	r3, r8
 80148ca:	d006      	beq.n	80148da <__ieee754_rem_pio2+0x19a>
 80148cc:	4632      	mov	r2, r6
 80148ce:	463b      	mov	r3, r7
 80148d0:	4650      	mov	r0, sl
 80148d2:	4659      	mov	r1, fp
 80148d4:	f7eb fcf0 	bl	80002b8 <__aeabi_dsub>
 80148d8:	e00e      	b.n	80148f8 <__ieee754_rem_pio2+0x1b8>
 80148da:	4632      	mov	r2, r6
 80148dc:	463b      	mov	r3, r7
 80148de:	4650      	mov	r0, sl
 80148e0:	4659      	mov	r1, fp
 80148e2:	f7eb fce9 	bl	80002b8 <__aeabi_dsub>
 80148e6:	ea4f 5328 	mov.w	r3, r8, asr #20
 80148ea:	9305      	str	r3, [sp, #20]
 80148ec:	9a05      	ldr	r2, [sp, #20]
 80148ee:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80148f2:	1ad3      	subs	r3, r2, r3
 80148f4:	2b10      	cmp	r3, #16
 80148f6:	dc02      	bgt.n	80148fe <__ieee754_rem_pio2+0x1be>
 80148f8:	e9c4 0100 	strd	r0, r1, [r4]
 80148fc:	e039      	b.n	8014972 <__ieee754_rem_pio2+0x232>
 80148fe:	a34c      	add	r3, pc, #304	; (adr r3, 8014a30 <__ieee754_rem_pio2+0x2f0>)
 8014900:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014904:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014908:	f7eb fe8e 	bl	8000628 <__aeabi_dmul>
 801490c:	4606      	mov	r6, r0
 801490e:	460f      	mov	r7, r1
 8014910:	4602      	mov	r2, r0
 8014912:	460b      	mov	r3, r1
 8014914:	4650      	mov	r0, sl
 8014916:	4659      	mov	r1, fp
 8014918:	f7eb fcce 	bl	80002b8 <__aeabi_dsub>
 801491c:	4602      	mov	r2, r0
 801491e:	460b      	mov	r3, r1
 8014920:	4680      	mov	r8, r0
 8014922:	4689      	mov	r9, r1
 8014924:	4650      	mov	r0, sl
 8014926:	4659      	mov	r1, fp
 8014928:	f7eb fcc6 	bl	80002b8 <__aeabi_dsub>
 801492c:	4632      	mov	r2, r6
 801492e:	463b      	mov	r3, r7
 8014930:	f7eb fcc2 	bl	80002b8 <__aeabi_dsub>
 8014934:	a340      	add	r3, pc, #256	; (adr r3, 8014a38 <__ieee754_rem_pio2+0x2f8>)
 8014936:	e9d3 2300 	ldrd	r2, r3, [r3]
 801493a:	4606      	mov	r6, r0
 801493c:	460f      	mov	r7, r1
 801493e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014942:	f7eb fe71 	bl	8000628 <__aeabi_dmul>
 8014946:	4632      	mov	r2, r6
 8014948:	463b      	mov	r3, r7
 801494a:	f7eb fcb5 	bl	80002b8 <__aeabi_dsub>
 801494e:	4602      	mov	r2, r0
 8014950:	460b      	mov	r3, r1
 8014952:	4606      	mov	r6, r0
 8014954:	460f      	mov	r7, r1
 8014956:	4640      	mov	r0, r8
 8014958:	4649      	mov	r1, r9
 801495a:	f7eb fcad 	bl	80002b8 <__aeabi_dsub>
 801495e:	9a05      	ldr	r2, [sp, #20]
 8014960:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8014964:	1ad3      	subs	r3, r2, r3
 8014966:	2b31      	cmp	r3, #49	; 0x31
 8014968:	dc20      	bgt.n	80149ac <__ieee754_rem_pio2+0x26c>
 801496a:	e9c4 0100 	strd	r0, r1, [r4]
 801496e:	46c2      	mov	sl, r8
 8014970:	46cb      	mov	fp, r9
 8014972:	e9d4 8900 	ldrd	r8, r9, [r4]
 8014976:	4650      	mov	r0, sl
 8014978:	4642      	mov	r2, r8
 801497a:	464b      	mov	r3, r9
 801497c:	4659      	mov	r1, fp
 801497e:	f7eb fc9b 	bl	80002b8 <__aeabi_dsub>
 8014982:	463b      	mov	r3, r7
 8014984:	4632      	mov	r2, r6
 8014986:	f7eb fc97 	bl	80002b8 <__aeabi_dsub>
 801498a:	9b04      	ldr	r3, [sp, #16]
 801498c:	2b00      	cmp	r3, #0
 801498e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8014992:	f6bf af11 	bge.w	80147b8 <__ieee754_rem_pio2+0x78>
 8014996:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 801499a:	6063      	str	r3, [r4, #4]
 801499c:	f8c4 8000 	str.w	r8, [r4]
 80149a0:	60a0      	str	r0, [r4, #8]
 80149a2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80149a6:	60e3      	str	r3, [r4, #12]
 80149a8:	426d      	negs	r5, r5
 80149aa:	e705      	b.n	80147b8 <__ieee754_rem_pio2+0x78>
 80149ac:	a326      	add	r3, pc, #152	; (adr r3, 8014a48 <__ieee754_rem_pio2+0x308>)
 80149ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80149b2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80149b6:	f7eb fe37 	bl	8000628 <__aeabi_dmul>
 80149ba:	4606      	mov	r6, r0
 80149bc:	460f      	mov	r7, r1
 80149be:	4602      	mov	r2, r0
 80149c0:	460b      	mov	r3, r1
 80149c2:	4640      	mov	r0, r8
 80149c4:	4649      	mov	r1, r9
 80149c6:	f7eb fc77 	bl	80002b8 <__aeabi_dsub>
 80149ca:	4602      	mov	r2, r0
 80149cc:	460b      	mov	r3, r1
 80149ce:	4682      	mov	sl, r0
 80149d0:	468b      	mov	fp, r1
 80149d2:	4640      	mov	r0, r8
 80149d4:	4649      	mov	r1, r9
 80149d6:	f7eb fc6f 	bl	80002b8 <__aeabi_dsub>
 80149da:	4632      	mov	r2, r6
 80149dc:	463b      	mov	r3, r7
 80149de:	f7eb fc6b 	bl	80002b8 <__aeabi_dsub>
 80149e2:	a31b      	add	r3, pc, #108	; (adr r3, 8014a50 <__ieee754_rem_pio2+0x310>)
 80149e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80149e8:	4606      	mov	r6, r0
 80149ea:	460f      	mov	r7, r1
 80149ec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80149f0:	f7eb fe1a 	bl	8000628 <__aeabi_dmul>
 80149f4:	4632      	mov	r2, r6
 80149f6:	463b      	mov	r3, r7
 80149f8:	f7eb fc5e 	bl	80002b8 <__aeabi_dsub>
 80149fc:	4606      	mov	r6, r0
 80149fe:	460f      	mov	r7, r1
 8014a00:	e764      	b.n	80148cc <__ieee754_rem_pio2+0x18c>
 8014a02:	4b1b      	ldr	r3, [pc, #108]	; (8014a70 <__ieee754_rem_pio2+0x330>)
 8014a04:	4598      	cmp	r8, r3
 8014a06:	dd35      	ble.n	8014a74 <__ieee754_rem_pio2+0x334>
 8014a08:	ee10 2a10 	vmov	r2, s0
 8014a0c:	463b      	mov	r3, r7
 8014a0e:	4630      	mov	r0, r6
 8014a10:	4639      	mov	r1, r7
 8014a12:	f7eb fc51 	bl	80002b8 <__aeabi_dsub>
 8014a16:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8014a1a:	e9c4 0100 	strd	r0, r1, [r4]
 8014a1e:	e6a1      	b.n	8014764 <__ieee754_rem_pio2+0x24>
 8014a20:	54400000 	.word	0x54400000
 8014a24:	3ff921fb 	.word	0x3ff921fb
 8014a28:	1a626331 	.word	0x1a626331
 8014a2c:	3dd0b461 	.word	0x3dd0b461
 8014a30:	1a600000 	.word	0x1a600000
 8014a34:	3dd0b461 	.word	0x3dd0b461
 8014a38:	2e037073 	.word	0x2e037073
 8014a3c:	3ba3198a 	.word	0x3ba3198a
 8014a40:	6dc9c883 	.word	0x6dc9c883
 8014a44:	3fe45f30 	.word	0x3fe45f30
 8014a48:	2e000000 	.word	0x2e000000
 8014a4c:	3ba3198a 	.word	0x3ba3198a
 8014a50:	252049c1 	.word	0x252049c1
 8014a54:	397b839a 	.word	0x397b839a
 8014a58:	3fe921fb 	.word	0x3fe921fb
 8014a5c:	4002d97b 	.word	0x4002d97b
 8014a60:	3ff921fb 	.word	0x3ff921fb
 8014a64:	413921fb 	.word	0x413921fb
 8014a68:	3fe00000 	.word	0x3fe00000
 8014a6c:	08019fbc 	.word	0x08019fbc
 8014a70:	7fefffff 	.word	0x7fefffff
 8014a74:	ea4f 5528 	mov.w	r5, r8, asr #20
 8014a78:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 8014a7c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8014a80:	4630      	mov	r0, r6
 8014a82:	460f      	mov	r7, r1
 8014a84:	f7ec f880 	bl	8000b88 <__aeabi_d2iz>
 8014a88:	f7eb fd64 	bl	8000554 <__aeabi_i2d>
 8014a8c:	4602      	mov	r2, r0
 8014a8e:	460b      	mov	r3, r1
 8014a90:	4630      	mov	r0, r6
 8014a92:	4639      	mov	r1, r7
 8014a94:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8014a98:	f7eb fc0e 	bl	80002b8 <__aeabi_dsub>
 8014a9c:	2200      	movs	r2, #0
 8014a9e:	4b1f      	ldr	r3, [pc, #124]	; (8014b1c <__ieee754_rem_pio2+0x3dc>)
 8014aa0:	f7eb fdc2 	bl	8000628 <__aeabi_dmul>
 8014aa4:	460f      	mov	r7, r1
 8014aa6:	4606      	mov	r6, r0
 8014aa8:	f7ec f86e 	bl	8000b88 <__aeabi_d2iz>
 8014aac:	f7eb fd52 	bl	8000554 <__aeabi_i2d>
 8014ab0:	4602      	mov	r2, r0
 8014ab2:	460b      	mov	r3, r1
 8014ab4:	4630      	mov	r0, r6
 8014ab6:	4639      	mov	r1, r7
 8014ab8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8014abc:	f7eb fbfc 	bl	80002b8 <__aeabi_dsub>
 8014ac0:	2200      	movs	r2, #0
 8014ac2:	4b16      	ldr	r3, [pc, #88]	; (8014b1c <__ieee754_rem_pio2+0x3dc>)
 8014ac4:	f7eb fdb0 	bl	8000628 <__aeabi_dmul>
 8014ac8:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8014acc:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 8014ad0:	f04f 0803 	mov.w	r8, #3
 8014ad4:	2600      	movs	r6, #0
 8014ad6:	2700      	movs	r7, #0
 8014ad8:	4632      	mov	r2, r6
 8014ada:	463b      	mov	r3, r7
 8014adc:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8014ae0:	f108 3aff 	add.w	sl, r8, #4294967295
 8014ae4:	f7ec f808 	bl	8000af8 <__aeabi_dcmpeq>
 8014ae8:	b9b0      	cbnz	r0, 8014b18 <__ieee754_rem_pio2+0x3d8>
 8014aea:	4b0d      	ldr	r3, [pc, #52]	; (8014b20 <__ieee754_rem_pio2+0x3e0>)
 8014aec:	9301      	str	r3, [sp, #4]
 8014aee:	2302      	movs	r3, #2
 8014af0:	9300      	str	r3, [sp, #0]
 8014af2:	462a      	mov	r2, r5
 8014af4:	4643      	mov	r3, r8
 8014af6:	4621      	mov	r1, r4
 8014af8:	a806      	add	r0, sp, #24
 8014afa:	f000 f8dd 	bl	8014cb8 <__kernel_rem_pio2>
 8014afe:	9b04      	ldr	r3, [sp, #16]
 8014b00:	2b00      	cmp	r3, #0
 8014b02:	4605      	mov	r5, r0
 8014b04:	f6bf ae58 	bge.w	80147b8 <__ieee754_rem_pio2+0x78>
 8014b08:	6863      	ldr	r3, [r4, #4]
 8014b0a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8014b0e:	6063      	str	r3, [r4, #4]
 8014b10:	68e3      	ldr	r3, [r4, #12]
 8014b12:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8014b16:	e746      	b.n	80149a6 <__ieee754_rem_pio2+0x266>
 8014b18:	46d0      	mov	r8, sl
 8014b1a:	e7dd      	b.n	8014ad8 <__ieee754_rem_pio2+0x398>
 8014b1c:	41700000 	.word	0x41700000
 8014b20:	0801a03c 	.word	0x0801a03c
 8014b24:	00000000 	.word	0x00000000

08014b28 <__kernel_cos>:
 8014b28:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014b2c:	ec59 8b10 	vmov	r8, r9, d0
 8014b30:	f029 4600 	bic.w	r6, r9, #2147483648	; 0x80000000
 8014b34:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 8014b38:	ed2d 8b02 	vpush	{d8}
 8014b3c:	eeb0 8a41 	vmov.f32	s16, s2
 8014b40:	eef0 8a61 	vmov.f32	s17, s3
 8014b44:	da07      	bge.n	8014b56 <__kernel_cos+0x2e>
 8014b46:	ee10 0a10 	vmov	r0, s0
 8014b4a:	4649      	mov	r1, r9
 8014b4c:	f7ec f81c 	bl	8000b88 <__aeabi_d2iz>
 8014b50:	2800      	cmp	r0, #0
 8014b52:	f000 8089 	beq.w	8014c68 <__kernel_cos+0x140>
 8014b56:	4642      	mov	r2, r8
 8014b58:	464b      	mov	r3, r9
 8014b5a:	4640      	mov	r0, r8
 8014b5c:	4649      	mov	r1, r9
 8014b5e:	f7eb fd63 	bl	8000628 <__aeabi_dmul>
 8014b62:	2200      	movs	r2, #0
 8014b64:	4b4e      	ldr	r3, [pc, #312]	; (8014ca0 <__kernel_cos+0x178>)
 8014b66:	4604      	mov	r4, r0
 8014b68:	460d      	mov	r5, r1
 8014b6a:	f7eb fd5d 	bl	8000628 <__aeabi_dmul>
 8014b6e:	a340      	add	r3, pc, #256	; (adr r3, 8014c70 <__kernel_cos+0x148>)
 8014b70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014b74:	4682      	mov	sl, r0
 8014b76:	468b      	mov	fp, r1
 8014b78:	4620      	mov	r0, r4
 8014b7a:	4629      	mov	r1, r5
 8014b7c:	f7eb fd54 	bl	8000628 <__aeabi_dmul>
 8014b80:	a33d      	add	r3, pc, #244	; (adr r3, 8014c78 <__kernel_cos+0x150>)
 8014b82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014b86:	f7eb fb99 	bl	80002bc <__adddf3>
 8014b8a:	4622      	mov	r2, r4
 8014b8c:	462b      	mov	r3, r5
 8014b8e:	f7eb fd4b 	bl	8000628 <__aeabi_dmul>
 8014b92:	a33b      	add	r3, pc, #236	; (adr r3, 8014c80 <__kernel_cos+0x158>)
 8014b94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014b98:	f7eb fb8e 	bl	80002b8 <__aeabi_dsub>
 8014b9c:	4622      	mov	r2, r4
 8014b9e:	462b      	mov	r3, r5
 8014ba0:	f7eb fd42 	bl	8000628 <__aeabi_dmul>
 8014ba4:	a338      	add	r3, pc, #224	; (adr r3, 8014c88 <__kernel_cos+0x160>)
 8014ba6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014baa:	f7eb fb87 	bl	80002bc <__adddf3>
 8014bae:	4622      	mov	r2, r4
 8014bb0:	462b      	mov	r3, r5
 8014bb2:	f7eb fd39 	bl	8000628 <__aeabi_dmul>
 8014bb6:	a336      	add	r3, pc, #216	; (adr r3, 8014c90 <__kernel_cos+0x168>)
 8014bb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014bbc:	f7eb fb7c 	bl	80002b8 <__aeabi_dsub>
 8014bc0:	4622      	mov	r2, r4
 8014bc2:	462b      	mov	r3, r5
 8014bc4:	f7eb fd30 	bl	8000628 <__aeabi_dmul>
 8014bc8:	a333      	add	r3, pc, #204	; (adr r3, 8014c98 <__kernel_cos+0x170>)
 8014bca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014bce:	f7eb fb75 	bl	80002bc <__adddf3>
 8014bd2:	4622      	mov	r2, r4
 8014bd4:	462b      	mov	r3, r5
 8014bd6:	f7eb fd27 	bl	8000628 <__aeabi_dmul>
 8014bda:	4622      	mov	r2, r4
 8014bdc:	462b      	mov	r3, r5
 8014bde:	f7eb fd23 	bl	8000628 <__aeabi_dmul>
 8014be2:	ec53 2b18 	vmov	r2, r3, d8
 8014be6:	4604      	mov	r4, r0
 8014be8:	460d      	mov	r5, r1
 8014bea:	4640      	mov	r0, r8
 8014bec:	4649      	mov	r1, r9
 8014bee:	f7eb fd1b 	bl	8000628 <__aeabi_dmul>
 8014bf2:	460b      	mov	r3, r1
 8014bf4:	4602      	mov	r2, r0
 8014bf6:	4629      	mov	r1, r5
 8014bf8:	4620      	mov	r0, r4
 8014bfa:	f7eb fb5d 	bl	80002b8 <__aeabi_dsub>
 8014bfe:	4b29      	ldr	r3, [pc, #164]	; (8014ca4 <__kernel_cos+0x17c>)
 8014c00:	429e      	cmp	r6, r3
 8014c02:	4680      	mov	r8, r0
 8014c04:	4689      	mov	r9, r1
 8014c06:	dc11      	bgt.n	8014c2c <__kernel_cos+0x104>
 8014c08:	4602      	mov	r2, r0
 8014c0a:	460b      	mov	r3, r1
 8014c0c:	4650      	mov	r0, sl
 8014c0e:	4659      	mov	r1, fp
 8014c10:	f7eb fb52 	bl	80002b8 <__aeabi_dsub>
 8014c14:	460b      	mov	r3, r1
 8014c16:	4924      	ldr	r1, [pc, #144]	; (8014ca8 <__kernel_cos+0x180>)
 8014c18:	4602      	mov	r2, r0
 8014c1a:	2000      	movs	r0, #0
 8014c1c:	f7eb fb4c 	bl	80002b8 <__aeabi_dsub>
 8014c20:	ecbd 8b02 	vpop	{d8}
 8014c24:	ec41 0b10 	vmov	d0, r0, r1
 8014c28:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014c2c:	4b1f      	ldr	r3, [pc, #124]	; (8014cac <__kernel_cos+0x184>)
 8014c2e:	491e      	ldr	r1, [pc, #120]	; (8014ca8 <__kernel_cos+0x180>)
 8014c30:	429e      	cmp	r6, r3
 8014c32:	bfcc      	ite	gt
 8014c34:	4d1e      	ldrgt	r5, [pc, #120]	; (8014cb0 <__kernel_cos+0x188>)
 8014c36:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 8014c3a:	2400      	movs	r4, #0
 8014c3c:	4622      	mov	r2, r4
 8014c3e:	462b      	mov	r3, r5
 8014c40:	2000      	movs	r0, #0
 8014c42:	f7eb fb39 	bl	80002b8 <__aeabi_dsub>
 8014c46:	4622      	mov	r2, r4
 8014c48:	4606      	mov	r6, r0
 8014c4a:	460f      	mov	r7, r1
 8014c4c:	462b      	mov	r3, r5
 8014c4e:	4650      	mov	r0, sl
 8014c50:	4659      	mov	r1, fp
 8014c52:	f7eb fb31 	bl	80002b8 <__aeabi_dsub>
 8014c56:	4642      	mov	r2, r8
 8014c58:	464b      	mov	r3, r9
 8014c5a:	f7eb fb2d 	bl	80002b8 <__aeabi_dsub>
 8014c5e:	4602      	mov	r2, r0
 8014c60:	460b      	mov	r3, r1
 8014c62:	4630      	mov	r0, r6
 8014c64:	4639      	mov	r1, r7
 8014c66:	e7d9      	b.n	8014c1c <__kernel_cos+0xf4>
 8014c68:	2000      	movs	r0, #0
 8014c6a:	490f      	ldr	r1, [pc, #60]	; (8014ca8 <__kernel_cos+0x180>)
 8014c6c:	e7d8      	b.n	8014c20 <__kernel_cos+0xf8>
 8014c6e:	bf00      	nop
 8014c70:	be8838d4 	.word	0xbe8838d4
 8014c74:	bda8fae9 	.word	0xbda8fae9
 8014c78:	bdb4b1c4 	.word	0xbdb4b1c4
 8014c7c:	3e21ee9e 	.word	0x3e21ee9e
 8014c80:	809c52ad 	.word	0x809c52ad
 8014c84:	3e927e4f 	.word	0x3e927e4f
 8014c88:	19cb1590 	.word	0x19cb1590
 8014c8c:	3efa01a0 	.word	0x3efa01a0
 8014c90:	16c15177 	.word	0x16c15177
 8014c94:	3f56c16c 	.word	0x3f56c16c
 8014c98:	5555554c 	.word	0x5555554c
 8014c9c:	3fa55555 	.word	0x3fa55555
 8014ca0:	3fe00000 	.word	0x3fe00000
 8014ca4:	3fd33332 	.word	0x3fd33332
 8014ca8:	3ff00000 	.word	0x3ff00000
 8014cac:	3fe90000 	.word	0x3fe90000
 8014cb0:	3fd20000 	.word	0x3fd20000
 8014cb4:	00000000 	.word	0x00000000

08014cb8 <__kernel_rem_pio2>:
 8014cb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014cbc:	ed2d 8b02 	vpush	{d8}
 8014cc0:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 8014cc4:	1ed4      	subs	r4, r2, #3
 8014cc6:	9308      	str	r3, [sp, #32]
 8014cc8:	9101      	str	r1, [sp, #4]
 8014cca:	4bc5      	ldr	r3, [pc, #788]	; (8014fe0 <__kernel_rem_pio2+0x328>)
 8014ccc:	99a6      	ldr	r1, [sp, #664]	; 0x298
 8014cce:	9009      	str	r0, [sp, #36]	; 0x24
 8014cd0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8014cd4:	9304      	str	r3, [sp, #16]
 8014cd6:	9b08      	ldr	r3, [sp, #32]
 8014cd8:	3b01      	subs	r3, #1
 8014cda:	9307      	str	r3, [sp, #28]
 8014cdc:	2318      	movs	r3, #24
 8014cde:	fb94 f4f3 	sdiv	r4, r4, r3
 8014ce2:	f06f 0317 	mvn.w	r3, #23
 8014ce6:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 8014cea:	fb04 3303 	mla	r3, r4, r3, r3
 8014cee:	eb03 0a02 	add.w	sl, r3, r2
 8014cf2:	9b04      	ldr	r3, [sp, #16]
 8014cf4:	9a07      	ldr	r2, [sp, #28]
 8014cf6:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 8014fd0 <__kernel_rem_pio2+0x318>
 8014cfa:	eb03 0802 	add.w	r8, r3, r2
 8014cfe:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8014d00:	1aa7      	subs	r7, r4, r2
 8014d02:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8014d06:	ae22      	add	r6, sp, #136	; 0x88
 8014d08:	2500      	movs	r5, #0
 8014d0a:	4545      	cmp	r5, r8
 8014d0c:	dd13      	ble.n	8014d36 <__kernel_rem_pio2+0x7e>
 8014d0e:	ed9f 8bb0 	vldr	d8, [pc, #704]	; 8014fd0 <__kernel_rem_pio2+0x318>
 8014d12:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 8014d16:	2600      	movs	r6, #0
 8014d18:	9b04      	ldr	r3, [sp, #16]
 8014d1a:	429e      	cmp	r6, r3
 8014d1c:	dc32      	bgt.n	8014d84 <__kernel_rem_pio2+0xcc>
 8014d1e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014d20:	9302      	str	r3, [sp, #8]
 8014d22:	9b08      	ldr	r3, [sp, #32]
 8014d24:	199d      	adds	r5, r3, r6
 8014d26:	ab22      	add	r3, sp, #136	; 0x88
 8014d28:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8014d2c:	9306      	str	r3, [sp, #24]
 8014d2e:	ec59 8b18 	vmov	r8, r9, d8
 8014d32:	2700      	movs	r7, #0
 8014d34:	e01f      	b.n	8014d76 <__kernel_rem_pio2+0xbe>
 8014d36:	42ef      	cmn	r7, r5
 8014d38:	d407      	bmi.n	8014d4a <__kernel_rem_pio2+0x92>
 8014d3a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8014d3e:	f7eb fc09 	bl	8000554 <__aeabi_i2d>
 8014d42:	e8e6 0102 	strd	r0, r1, [r6], #8
 8014d46:	3501      	adds	r5, #1
 8014d48:	e7df      	b.n	8014d0a <__kernel_rem_pio2+0x52>
 8014d4a:	ec51 0b18 	vmov	r0, r1, d8
 8014d4e:	e7f8      	b.n	8014d42 <__kernel_rem_pio2+0x8a>
 8014d50:	9906      	ldr	r1, [sp, #24]
 8014d52:	9d02      	ldr	r5, [sp, #8]
 8014d54:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 8014d58:	9106      	str	r1, [sp, #24]
 8014d5a:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 8014d5e:	9502      	str	r5, [sp, #8]
 8014d60:	f7eb fc62 	bl	8000628 <__aeabi_dmul>
 8014d64:	4602      	mov	r2, r0
 8014d66:	460b      	mov	r3, r1
 8014d68:	4640      	mov	r0, r8
 8014d6a:	4649      	mov	r1, r9
 8014d6c:	f7eb faa6 	bl	80002bc <__adddf3>
 8014d70:	3701      	adds	r7, #1
 8014d72:	4680      	mov	r8, r0
 8014d74:	4689      	mov	r9, r1
 8014d76:	9b07      	ldr	r3, [sp, #28]
 8014d78:	429f      	cmp	r7, r3
 8014d7a:	dde9      	ble.n	8014d50 <__kernel_rem_pio2+0x98>
 8014d7c:	e8eb 8902 	strd	r8, r9, [fp], #8
 8014d80:	3601      	adds	r6, #1
 8014d82:	e7c9      	b.n	8014d18 <__kernel_rem_pio2+0x60>
 8014d84:	9b04      	ldr	r3, [sp, #16]
 8014d86:	aa0e      	add	r2, sp, #56	; 0x38
 8014d88:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8014d8c:	930c      	str	r3, [sp, #48]	; 0x30
 8014d8e:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8014d90:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8014d94:	9c04      	ldr	r4, [sp, #16]
 8014d96:	930b      	str	r3, [sp, #44]	; 0x2c
 8014d98:	ab9a      	add	r3, sp, #616	; 0x268
 8014d9a:	f104 5b00 	add.w	fp, r4, #536870912	; 0x20000000
 8014d9e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8014da2:	f10b 3bff 	add.w	fp, fp, #4294967295
 8014da6:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 8014daa:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 8014dae:	ab9a      	add	r3, sp, #616	; 0x268
 8014db0:	445b      	add	r3, fp
 8014db2:	f1a3 0698 	sub.w	r6, r3, #152	; 0x98
 8014db6:	2500      	movs	r5, #0
 8014db8:	1b63      	subs	r3, r4, r5
 8014dba:	2b00      	cmp	r3, #0
 8014dbc:	dc78      	bgt.n	8014eb0 <__kernel_rem_pio2+0x1f8>
 8014dbe:	4650      	mov	r0, sl
 8014dc0:	ec49 8b10 	vmov	d0, r8, r9
 8014dc4:	f000 fc00 	bl	80155c8 <scalbn>
 8014dc8:	ec57 6b10 	vmov	r6, r7, d0
 8014dcc:	2200      	movs	r2, #0
 8014dce:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8014dd2:	ee10 0a10 	vmov	r0, s0
 8014dd6:	4639      	mov	r1, r7
 8014dd8:	f7eb fc26 	bl	8000628 <__aeabi_dmul>
 8014ddc:	ec41 0b10 	vmov	d0, r0, r1
 8014de0:	f000 fb6e 	bl	80154c0 <floor>
 8014de4:	2200      	movs	r2, #0
 8014de6:	ec51 0b10 	vmov	r0, r1, d0
 8014dea:	4b7e      	ldr	r3, [pc, #504]	; (8014fe4 <__kernel_rem_pio2+0x32c>)
 8014dec:	f7eb fc1c 	bl	8000628 <__aeabi_dmul>
 8014df0:	4602      	mov	r2, r0
 8014df2:	460b      	mov	r3, r1
 8014df4:	4630      	mov	r0, r6
 8014df6:	4639      	mov	r1, r7
 8014df8:	f7eb fa5e 	bl	80002b8 <__aeabi_dsub>
 8014dfc:	460f      	mov	r7, r1
 8014dfe:	4606      	mov	r6, r0
 8014e00:	f7eb fec2 	bl	8000b88 <__aeabi_d2iz>
 8014e04:	9006      	str	r0, [sp, #24]
 8014e06:	f7eb fba5 	bl	8000554 <__aeabi_i2d>
 8014e0a:	4602      	mov	r2, r0
 8014e0c:	460b      	mov	r3, r1
 8014e0e:	4630      	mov	r0, r6
 8014e10:	4639      	mov	r1, r7
 8014e12:	f7eb fa51 	bl	80002b8 <__aeabi_dsub>
 8014e16:	f1ba 0f00 	cmp.w	sl, #0
 8014e1a:	4606      	mov	r6, r0
 8014e1c:	460f      	mov	r7, r1
 8014e1e:	dd6c      	ble.n	8014efa <__kernel_rem_pio2+0x242>
 8014e20:	1e62      	subs	r2, r4, #1
 8014e22:	ab0e      	add	r3, sp, #56	; 0x38
 8014e24:	f1ca 0118 	rsb	r1, sl, #24
 8014e28:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8014e2c:	9d06      	ldr	r5, [sp, #24]
 8014e2e:	fa40 f301 	asr.w	r3, r0, r1
 8014e32:	441d      	add	r5, r3
 8014e34:	408b      	lsls	r3, r1
 8014e36:	1ac0      	subs	r0, r0, r3
 8014e38:	ab0e      	add	r3, sp, #56	; 0x38
 8014e3a:	9506      	str	r5, [sp, #24]
 8014e3c:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8014e40:	f1ca 0317 	rsb	r3, sl, #23
 8014e44:	fa40 f303 	asr.w	r3, r0, r3
 8014e48:	9302      	str	r3, [sp, #8]
 8014e4a:	9b02      	ldr	r3, [sp, #8]
 8014e4c:	2b00      	cmp	r3, #0
 8014e4e:	dd62      	ble.n	8014f16 <__kernel_rem_pio2+0x25e>
 8014e50:	9b06      	ldr	r3, [sp, #24]
 8014e52:	2200      	movs	r2, #0
 8014e54:	3301      	adds	r3, #1
 8014e56:	9306      	str	r3, [sp, #24]
 8014e58:	4615      	mov	r5, r2
 8014e5a:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8014e5e:	4294      	cmp	r4, r2
 8014e60:	f300 8095 	bgt.w	8014f8e <__kernel_rem_pio2+0x2d6>
 8014e64:	f1ba 0f00 	cmp.w	sl, #0
 8014e68:	dd07      	ble.n	8014e7a <__kernel_rem_pio2+0x1c2>
 8014e6a:	f1ba 0f01 	cmp.w	sl, #1
 8014e6e:	f000 80a2 	beq.w	8014fb6 <__kernel_rem_pio2+0x2fe>
 8014e72:	f1ba 0f02 	cmp.w	sl, #2
 8014e76:	f000 80c1 	beq.w	8014ffc <__kernel_rem_pio2+0x344>
 8014e7a:	9b02      	ldr	r3, [sp, #8]
 8014e7c:	2b02      	cmp	r3, #2
 8014e7e:	d14a      	bne.n	8014f16 <__kernel_rem_pio2+0x25e>
 8014e80:	4632      	mov	r2, r6
 8014e82:	463b      	mov	r3, r7
 8014e84:	2000      	movs	r0, #0
 8014e86:	4958      	ldr	r1, [pc, #352]	; (8014fe8 <__kernel_rem_pio2+0x330>)
 8014e88:	f7eb fa16 	bl	80002b8 <__aeabi_dsub>
 8014e8c:	4606      	mov	r6, r0
 8014e8e:	460f      	mov	r7, r1
 8014e90:	2d00      	cmp	r5, #0
 8014e92:	d040      	beq.n	8014f16 <__kernel_rem_pio2+0x25e>
 8014e94:	4650      	mov	r0, sl
 8014e96:	ed9f 0b50 	vldr	d0, [pc, #320]	; 8014fd8 <__kernel_rem_pio2+0x320>
 8014e9a:	f000 fb95 	bl	80155c8 <scalbn>
 8014e9e:	4630      	mov	r0, r6
 8014ea0:	4639      	mov	r1, r7
 8014ea2:	ec53 2b10 	vmov	r2, r3, d0
 8014ea6:	f7eb fa07 	bl	80002b8 <__aeabi_dsub>
 8014eaa:	4606      	mov	r6, r0
 8014eac:	460f      	mov	r7, r1
 8014eae:	e032      	b.n	8014f16 <__kernel_rem_pio2+0x25e>
 8014eb0:	2200      	movs	r2, #0
 8014eb2:	4b4e      	ldr	r3, [pc, #312]	; (8014fec <__kernel_rem_pio2+0x334>)
 8014eb4:	4640      	mov	r0, r8
 8014eb6:	4649      	mov	r1, r9
 8014eb8:	f7eb fbb6 	bl	8000628 <__aeabi_dmul>
 8014ebc:	f7eb fe64 	bl	8000b88 <__aeabi_d2iz>
 8014ec0:	f7eb fb48 	bl	8000554 <__aeabi_i2d>
 8014ec4:	2200      	movs	r2, #0
 8014ec6:	4b4a      	ldr	r3, [pc, #296]	; (8014ff0 <__kernel_rem_pio2+0x338>)
 8014ec8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014ecc:	f7eb fbac 	bl	8000628 <__aeabi_dmul>
 8014ed0:	4602      	mov	r2, r0
 8014ed2:	460b      	mov	r3, r1
 8014ed4:	4640      	mov	r0, r8
 8014ed6:	4649      	mov	r1, r9
 8014ed8:	f7eb f9ee 	bl	80002b8 <__aeabi_dsub>
 8014edc:	f7eb fe54 	bl	8000b88 <__aeabi_d2iz>
 8014ee0:	ab0e      	add	r3, sp, #56	; 0x38
 8014ee2:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 8014ee6:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 8014eea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014eee:	f7eb f9e5 	bl	80002bc <__adddf3>
 8014ef2:	3501      	adds	r5, #1
 8014ef4:	4680      	mov	r8, r0
 8014ef6:	4689      	mov	r9, r1
 8014ef8:	e75e      	b.n	8014db8 <__kernel_rem_pio2+0x100>
 8014efa:	d105      	bne.n	8014f08 <__kernel_rem_pio2+0x250>
 8014efc:	1e63      	subs	r3, r4, #1
 8014efe:	aa0e      	add	r2, sp, #56	; 0x38
 8014f00:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8014f04:	15c3      	asrs	r3, r0, #23
 8014f06:	e79f      	b.n	8014e48 <__kernel_rem_pio2+0x190>
 8014f08:	2200      	movs	r2, #0
 8014f0a:	4b3a      	ldr	r3, [pc, #232]	; (8014ff4 <__kernel_rem_pio2+0x33c>)
 8014f0c:	f7eb fe12 	bl	8000b34 <__aeabi_dcmpge>
 8014f10:	2800      	cmp	r0, #0
 8014f12:	d139      	bne.n	8014f88 <__kernel_rem_pio2+0x2d0>
 8014f14:	9002      	str	r0, [sp, #8]
 8014f16:	2200      	movs	r2, #0
 8014f18:	2300      	movs	r3, #0
 8014f1a:	4630      	mov	r0, r6
 8014f1c:	4639      	mov	r1, r7
 8014f1e:	f7eb fdeb 	bl	8000af8 <__aeabi_dcmpeq>
 8014f22:	2800      	cmp	r0, #0
 8014f24:	f000 80c7 	beq.w	80150b6 <__kernel_rem_pio2+0x3fe>
 8014f28:	1e65      	subs	r5, r4, #1
 8014f2a:	462b      	mov	r3, r5
 8014f2c:	2200      	movs	r2, #0
 8014f2e:	9904      	ldr	r1, [sp, #16]
 8014f30:	428b      	cmp	r3, r1
 8014f32:	da6a      	bge.n	801500a <__kernel_rem_pio2+0x352>
 8014f34:	2a00      	cmp	r2, #0
 8014f36:	f000 8088 	beq.w	801504a <__kernel_rem_pio2+0x392>
 8014f3a:	ab0e      	add	r3, sp, #56	; 0x38
 8014f3c:	f1aa 0a18 	sub.w	sl, sl, #24
 8014f40:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 8014f44:	2b00      	cmp	r3, #0
 8014f46:	f000 80b4 	beq.w	80150b2 <__kernel_rem_pio2+0x3fa>
 8014f4a:	4650      	mov	r0, sl
 8014f4c:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8014fd8 <__kernel_rem_pio2+0x320>
 8014f50:	f000 fb3a 	bl	80155c8 <scalbn>
 8014f54:	00ec      	lsls	r4, r5, #3
 8014f56:	ab72      	add	r3, sp, #456	; 0x1c8
 8014f58:	191e      	adds	r6, r3, r4
 8014f5a:	ec59 8b10 	vmov	r8, r9, d0
 8014f5e:	f106 0a08 	add.w	sl, r6, #8
 8014f62:	462f      	mov	r7, r5
 8014f64:	2f00      	cmp	r7, #0
 8014f66:	f280 80df 	bge.w	8015128 <__kernel_rem_pio2+0x470>
 8014f6a:	ed9f 8b19 	vldr	d8, [pc, #100]	; 8014fd0 <__kernel_rem_pio2+0x318>
 8014f6e:	f04f 0a00 	mov.w	sl, #0
 8014f72:	eba5 030a 	sub.w	r3, r5, sl
 8014f76:	2b00      	cmp	r3, #0
 8014f78:	f2c0 810a 	blt.w	8015190 <__kernel_rem_pio2+0x4d8>
 8014f7c:	f8df b078 	ldr.w	fp, [pc, #120]	; 8014ff8 <__kernel_rem_pio2+0x340>
 8014f80:	ec59 8b18 	vmov	r8, r9, d8
 8014f84:	2700      	movs	r7, #0
 8014f86:	e0f5      	b.n	8015174 <__kernel_rem_pio2+0x4bc>
 8014f88:	2302      	movs	r3, #2
 8014f8a:	9302      	str	r3, [sp, #8]
 8014f8c:	e760      	b.n	8014e50 <__kernel_rem_pio2+0x198>
 8014f8e:	ab0e      	add	r3, sp, #56	; 0x38
 8014f90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014f94:	b94d      	cbnz	r5, 8014faa <__kernel_rem_pio2+0x2f2>
 8014f96:	b12b      	cbz	r3, 8014fa4 <__kernel_rem_pio2+0x2ec>
 8014f98:	a80e      	add	r0, sp, #56	; 0x38
 8014f9a:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8014f9e:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8014fa2:	2301      	movs	r3, #1
 8014fa4:	3201      	adds	r2, #1
 8014fa6:	461d      	mov	r5, r3
 8014fa8:	e759      	b.n	8014e5e <__kernel_rem_pio2+0x1a6>
 8014faa:	a80e      	add	r0, sp, #56	; 0x38
 8014fac:	1acb      	subs	r3, r1, r3
 8014fae:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8014fb2:	462b      	mov	r3, r5
 8014fb4:	e7f6      	b.n	8014fa4 <__kernel_rem_pio2+0x2ec>
 8014fb6:	1e62      	subs	r2, r4, #1
 8014fb8:	ab0e      	add	r3, sp, #56	; 0x38
 8014fba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014fbe:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8014fc2:	a90e      	add	r1, sp, #56	; 0x38
 8014fc4:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8014fc8:	e757      	b.n	8014e7a <__kernel_rem_pio2+0x1c2>
 8014fca:	bf00      	nop
 8014fcc:	f3af 8000 	nop.w
	...
 8014fdc:	3ff00000 	.word	0x3ff00000
 8014fe0:	0801a188 	.word	0x0801a188
 8014fe4:	40200000 	.word	0x40200000
 8014fe8:	3ff00000 	.word	0x3ff00000
 8014fec:	3e700000 	.word	0x3e700000
 8014ff0:	41700000 	.word	0x41700000
 8014ff4:	3fe00000 	.word	0x3fe00000
 8014ff8:	0801a148 	.word	0x0801a148
 8014ffc:	1e62      	subs	r2, r4, #1
 8014ffe:	ab0e      	add	r3, sp, #56	; 0x38
 8015000:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015004:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8015008:	e7db      	b.n	8014fc2 <__kernel_rem_pio2+0x30a>
 801500a:	a90e      	add	r1, sp, #56	; 0x38
 801500c:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8015010:	3b01      	subs	r3, #1
 8015012:	430a      	orrs	r2, r1
 8015014:	e78b      	b.n	8014f2e <__kernel_rem_pio2+0x276>
 8015016:	3301      	adds	r3, #1
 8015018:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 801501c:	2900      	cmp	r1, #0
 801501e:	d0fa      	beq.n	8015016 <__kernel_rem_pio2+0x35e>
 8015020:	9a08      	ldr	r2, [sp, #32]
 8015022:	4422      	add	r2, r4
 8015024:	00d2      	lsls	r2, r2, #3
 8015026:	a922      	add	r1, sp, #136	; 0x88
 8015028:	18e3      	adds	r3, r4, r3
 801502a:	9206      	str	r2, [sp, #24]
 801502c:	440a      	add	r2, r1
 801502e:	9302      	str	r3, [sp, #8]
 8015030:	f10b 0108 	add.w	r1, fp, #8
 8015034:	f102 0308 	add.w	r3, r2, #8
 8015038:	1c66      	adds	r6, r4, #1
 801503a:	910a      	str	r1, [sp, #40]	; 0x28
 801503c:	2500      	movs	r5, #0
 801503e:	930d      	str	r3, [sp, #52]	; 0x34
 8015040:	9b02      	ldr	r3, [sp, #8]
 8015042:	42b3      	cmp	r3, r6
 8015044:	da04      	bge.n	8015050 <__kernel_rem_pio2+0x398>
 8015046:	461c      	mov	r4, r3
 8015048:	e6a6      	b.n	8014d98 <__kernel_rem_pio2+0xe0>
 801504a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801504c:	2301      	movs	r3, #1
 801504e:	e7e3      	b.n	8015018 <__kernel_rem_pio2+0x360>
 8015050:	9b06      	ldr	r3, [sp, #24]
 8015052:	18ef      	adds	r7, r5, r3
 8015054:	ab22      	add	r3, sp, #136	; 0x88
 8015056:	441f      	add	r7, r3
 8015058:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801505a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 801505e:	f7eb fa79 	bl	8000554 <__aeabi_i2d>
 8015062:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015064:	461c      	mov	r4, r3
 8015066:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8015068:	e9c7 0100 	strd	r0, r1, [r7]
 801506c:	eb03 0b05 	add.w	fp, r3, r5
 8015070:	2700      	movs	r7, #0
 8015072:	f04f 0800 	mov.w	r8, #0
 8015076:	f04f 0900 	mov.w	r9, #0
 801507a:	9b07      	ldr	r3, [sp, #28]
 801507c:	429f      	cmp	r7, r3
 801507e:	dd08      	ble.n	8015092 <__kernel_rem_pio2+0x3da>
 8015080:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015082:	aa72      	add	r2, sp, #456	; 0x1c8
 8015084:	18eb      	adds	r3, r5, r3
 8015086:	4413      	add	r3, r2
 8015088:	e9c3 8902 	strd	r8, r9, [r3, #8]
 801508c:	3601      	adds	r6, #1
 801508e:	3508      	adds	r5, #8
 8015090:	e7d6      	b.n	8015040 <__kernel_rem_pio2+0x388>
 8015092:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8015096:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 801509a:	f7eb fac5 	bl	8000628 <__aeabi_dmul>
 801509e:	4602      	mov	r2, r0
 80150a0:	460b      	mov	r3, r1
 80150a2:	4640      	mov	r0, r8
 80150a4:	4649      	mov	r1, r9
 80150a6:	f7eb f909 	bl	80002bc <__adddf3>
 80150aa:	3701      	adds	r7, #1
 80150ac:	4680      	mov	r8, r0
 80150ae:	4689      	mov	r9, r1
 80150b0:	e7e3      	b.n	801507a <__kernel_rem_pio2+0x3c2>
 80150b2:	3d01      	subs	r5, #1
 80150b4:	e741      	b.n	8014f3a <__kernel_rem_pio2+0x282>
 80150b6:	f1ca 0000 	rsb	r0, sl, #0
 80150ba:	ec47 6b10 	vmov	d0, r6, r7
 80150be:	f000 fa83 	bl	80155c8 <scalbn>
 80150c2:	ec57 6b10 	vmov	r6, r7, d0
 80150c6:	2200      	movs	r2, #0
 80150c8:	4b99      	ldr	r3, [pc, #612]	; (8015330 <__kernel_rem_pio2+0x678>)
 80150ca:	ee10 0a10 	vmov	r0, s0
 80150ce:	4639      	mov	r1, r7
 80150d0:	f7eb fd30 	bl	8000b34 <__aeabi_dcmpge>
 80150d4:	b1f8      	cbz	r0, 8015116 <__kernel_rem_pio2+0x45e>
 80150d6:	2200      	movs	r2, #0
 80150d8:	4b96      	ldr	r3, [pc, #600]	; (8015334 <__kernel_rem_pio2+0x67c>)
 80150da:	4630      	mov	r0, r6
 80150dc:	4639      	mov	r1, r7
 80150de:	f7eb faa3 	bl	8000628 <__aeabi_dmul>
 80150e2:	f7eb fd51 	bl	8000b88 <__aeabi_d2iz>
 80150e6:	4680      	mov	r8, r0
 80150e8:	f7eb fa34 	bl	8000554 <__aeabi_i2d>
 80150ec:	2200      	movs	r2, #0
 80150ee:	4b90      	ldr	r3, [pc, #576]	; (8015330 <__kernel_rem_pio2+0x678>)
 80150f0:	f7eb fa9a 	bl	8000628 <__aeabi_dmul>
 80150f4:	460b      	mov	r3, r1
 80150f6:	4602      	mov	r2, r0
 80150f8:	4639      	mov	r1, r7
 80150fa:	4630      	mov	r0, r6
 80150fc:	f7eb f8dc 	bl	80002b8 <__aeabi_dsub>
 8015100:	f7eb fd42 	bl	8000b88 <__aeabi_d2iz>
 8015104:	1c65      	adds	r5, r4, #1
 8015106:	ab0e      	add	r3, sp, #56	; 0x38
 8015108:	f10a 0a18 	add.w	sl, sl, #24
 801510c:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8015110:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 8015114:	e719      	b.n	8014f4a <__kernel_rem_pio2+0x292>
 8015116:	4630      	mov	r0, r6
 8015118:	4639      	mov	r1, r7
 801511a:	f7eb fd35 	bl	8000b88 <__aeabi_d2iz>
 801511e:	ab0e      	add	r3, sp, #56	; 0x38
 8015120:	4625      	mov	r5, r4
 8015122:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8015126:	e710      	b.n	8014f4a <__kernel_rem_pio2+0x292>
 8015128:	ab0e      	add	r3, sp, #56	; 0x38
 801512a:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 801512e:	f7eb fa11 	bl	8000554 <__aeabi_i2d>
 8015132:	4642      	mov	r2, r8
 8015134:	464b      	mov	r3, r9
 8015136:	f7eb fa77 	bl	8000628 <__aeabi_dmul>
 801513a:	2200      	movs	r2, #0
 801513c:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 8015140:	4b7c      	ldr	r3, [pc, #496]	; (8015334 <__kernel_rem_pio2+0x67c>)
 8015142:	4640      	mov	r0, r8
 8015144:	4649      	mov	r1, r9
 8015146:	f7eb fa6f 	bl	8000628 <__aeabi_dmul>
 801514a:	3f01      	subs	r7, #1
 801514c:	4680      	mov	r8, r0
 801514e:	4689      	mov	r9, r1
 8015150:	e708      	b.n	8014f64 <__kernel_rem_pio2+0x2ac>
 8015152:	eb06 03c7 	add.w	r3, r6, r7, lsl #3
 8015156:	e9d3 2300 	ldrd	r2, r3, [r3]
 801515a:	e8fb 0102 	ldrd	r0, r1, [fp], #8
 801515e:	f7eb fa63 	bl	8000628 <__aeabi_dmul>
 8015162:	4602      	mov	r2, r0
 8015164:	460b      	mov	r3, r1
 8015166:	4640      	mov	r0, r8
 8015168:	4649      	mov	r1, r9
 801516a:	f7eb f8a7 	bl	80002bc <__adddf3>
 801516e:	3701      	adds	r7, #1
 8015170:	4680      	mov	r8, r0
 8015172:	4689      	mov	r9, r1
 8015174:	9b04      	ldr	r3, [sp, #16]
 8015176:	429f      	cmp	r7, r3
 8015178:	dc01      	bgt.n	801517e <__kernel_rem_pio2+0x4c6>
 801517a:	45ba      	cmp	sl, r7
 801517c:	dae9      	bge.n	8015152 <__kernel_rem_pio2+0x49a>
 801517e:	ab4a      	add	r3, sp, #296	; 0x128
 8015180:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8015184:	e9c3 8900 	strd	r8, r9, [r3]
 8015188:	f10a 0a01 	add.w	sl, sl, #1
 801518c:	3e08      	subs	r6, #8
 801518e:	e6f0      	b.n	8014f72 <__kernel_rem_pio2+0x2ba>
 8015190:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 8015192:	2b03      	cmp	r3, #3
 8015194:	d85b      	bhi.n	801524e <__kernel_rem_pio2+0x596>
 8015196:	e8df f003 	tbb	[pc, r3]
 801519a:	264a      	.short	0x264a
 801519c:	0226      	.short	0x0226
 801519e:	ab9a      	add	r3, sp, #616	; 0x268
 80151a0:	441c      	add	r4, r3
 80151a2:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 80151a6:	46a2      	mov	sl, r4
 80151a8:	46ab      	mov	fp, r5
 80151aa:	f1bb 0f00 	cmp.w	fp, #0
 80151ae:	dc6c      	bgt.n	801528a <__kernel_rem_pio2+0x5d2>
 80151b0:	46a2      	mov	sl, r4
 80151b2:	46ab      	mov	fp, r5
 80151b4:	f1bb 0f01 	cmp.w	fp, #1
 80151b8:	f300 8086 	bgt.w	80152c8 <__kernel_rem_pio2+0x610>
 80151bc:	2000      	movs	r0, #0
 80151be:	2100      	movs	r1, #0
 80151c0:	2d01      	cmp	r5, #1
 80151c2:	f300 80a0 	bgt.w	8015306 <__kernel_rem_pio2+0x64e>
 80151c6:	9b02      	ldr	r3, [sp, #8]
 80151c8:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 80151cc:	e9dd 564c 	ldrd	r5, r6, [sp, #304]	; 0x130
 80151d0:	2b00      	cmp	r3, #0
 80151d2:	f040 809e 	bne.w	8015312 <__kernel_rem_pio2+0x65a>
 80151d6:	9b01      	ldr	r3, [sp, #4]
 80151d8:	e9c3 7800 	strd	r7, r8, [r3]
 80151dc:	e9c3 5602 	strd	r5, r6, [r3, #8]
 80151e0:	e9c3 0104 	strd	r0, r1, [r3, #16]
 80151e4:	e033      	b.n	801524e <__kernel_rem_pio2+0x596>
 80151e6:	3408      	adds	r4, #8
 80151e8:	ab4a      	add	r3, sp, #296	; 0x128
 80151ea:	441c      	add	r4, r3
 80151ec:	462e      	mov	r6, r5
 80151ee:	2000      	movs	r0, #0
 80151f0:	2100      	movs	r1, #0
 80151f2:	2e00      	cmp	r6, #0
 80151f4:	da3a      	bge.n	801526c <__kernel_rem_pio2+0x5b4>
 80151f6:	9b02      	ldr	r3, [sp, #8]
 80151f8:	2b00      	cmp	r3, #0
 80151fa:	d03d      	beq.n	8015278 <__kernel_rem_pio2+0x5c0>
 80151fc:	4602      	mov	r2, r0
 80151fe:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8015202:	9c01      	ldr	r4, [sp, #4]
 8015204:	e9c4 2300 	strd	r2, r3, [r4]
 8015208:	4602      	mov	r2, r0
 801520a:	460b      	mov	r3, r1
 801520c:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 8015210:	f7eb f852 	bl	80002b8 <__aeabi_dsub>
 8015214:	ae4c      	add	r6, sp, #304	; 0x130
 8015216:	2401      	movs	r4, #1
 8015218:	42a5      	cmp	r5, r4
 801521a:	da30      	bge.n	801527e <__kernel_rem_pio2+0x5c6>
 801521c:	9b02      	ldr	r3, [sp, #8]
 801521e:	b113      	cbz	r3, 8015226 <__kernel_rem_pio2+0x56e>
 8015220:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8015224:	4619      	mov	r1, r3
 8015226:	9b01      	ldr	r3, [sp, #4]
 8015228:	e9c3 0102 	strd	r0, r1, [r3, #8]
 801522c:	e00f      	b.n	801524e <__kernel_rem_pio2+0x596>
 801522e:	ab9a      	add	r3, sp, #616	; 0x268
 8015230:	441c      	add	r4, r3
 8015232:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8015236:	2000      	movs	r0, #0
 8015238:	2100      	movs	r1, #0
 801523a:	2d00      	cmp	r5, #0
 801523c:	da10      	bge.n	8015260 <__kernel_rem_pio2+0x5a8>
 801523e:	9b02      	ldr	r3, [sp, #8]
 8015240:	b113      	cbz	r3, 8015248 <__kernel_rem_pio2+0x590>
 8015242:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8015246:	4619      	mov	r1, r3
 8015248:	9b01      	ldr	r3, [sp, #4]
 801524a:	e9c3 0100 	strd	r0, r1, [r3]
 801524e:	9b06      	ldr	r3, [sp, #24]
 8015250:	f003 0007 	and.w	r0, r3, #7
 8015254:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 8015258:	ecbd 8b02 	vpop	{d8}
 801525c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015260:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8015264:	f7eb f82a 	bl	80002bc <__adddf3>
 8015268:	3d01      	subs	r5, #1
 801526a:	e7e6      	b.n	801523a <__kernel_rem_pio2+0x582>
 801526c:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8015270:	f7eb f824 	bl	80002bc <__adddf3>
 8015274:	3e01      	subs	r6, #1
 8015276:	e7bc      	b.n	80151f2 <__kernel_rem_pio2+0x53a>
 8015278:	4602      	mov	r2, r0
 801527a:	460b      	mov	r3, r1
 801527c:	e7c1      	b.n	8015202 <__kernel_rem_pio2+0x54a>
 801527e:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 8015282:	f7eb f81b 	bl	80002bc <__adddf3>
 8015286:	3401      	adds	r4, #1
 8015288:	e7c6      	b.n	8015218 <__kernel_rem_pio2+0x560>
 801528a:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
 801528e:	ed3a 7b02 	vldmdb	sl!, {d7}
 8015292:	4640      	mov	r0, r8
 8015294:	ec53 2b17 	vmov	r2, r3, d7
 8015298:	4649      	mov	r1, r9
 801529a:	ed8d 7b04 	vstr	d7, [sp, #16]
 801529e:	f7eb f80d 	bl	80002bc <__adddf3>
 80152a2:	4602      	mov	r2, r0
 80152a4:	460b      	mov	r3, r1
 80152a6:	4606      	mov	r6, r0
 80152a8:	460f      	mov	r7, r1
 80152aa:	4640      	mov	r0, r8
 80152ac:	4649      	mov	r1, r9
 80152ae:	f7eb f803 	bl	80002b8 <__aeabi_dsub>
 80152b2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80152b6:	f7eb f801 	bl	80002bc <__adddf3>
 80152ba:	f10b 3bff 	add.w	fp, fp, #4294967295
 80152be:	e9ca 0100 	strd	r0, r1, [sl]
 80152c2:	e94a 6702 	strd	r6, r7, [sl, #-8]
 80152c6:	e770      	b.n	80151aa <__kernel_rem_pio2+0x4f2>
 80152c8:	e95a 6704 	ldrd	r6, r7, [sl, #-16]
 80152cc:	ed3a 7b02 	vldmdb	sl!, {d7}
 80152d0:	4630      	mov	r0, r6
 80152d2:	ec53 2b17 	vmov	r2, r3, d7
 80152d6:	4639      	mov	r1, r7
 80152d8:	ed8d 7b04 	vstr	d7, [sp, #16]
 80152dc:	f7ea ffee 	bl	80002bc <__adddf3>
 80152e0:	4602      	mov	r2, r0
 80152e2:	460b      	mov	r3, r1
 80152e4:	4680      	mov	r8, r0
 80152e6:	4689      	mov	r9, r1
 80152e8:	4630      	mov	r0, r6
 80152ea:	4639      	mov	r1, r7
 80152ec:	f7ea ffe4 	bl	80002b8 <__aeabi_dsub>
 80152f0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80152f4:	f7ea ffe2 	bl	80002bc <__adddf3>
 80152f8:	f10b 3bff 	add.w	fp, fp, #4294967295
 80152fc:	e9ca 0100 	strd	r0, r1, [sl]
 8015300:	e94a 8902 	strd	r8, r9, [sl, #-8]
 8015304:	e756      	b.n	80151b4 <__kernel_rem_pio2+0x4fc>
 8015306:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 801530a:	f7ea ffd7 	bl	80002bc <__adddf3>
 801530e:	3d01      	subs	r5, #1
 8015310:	e756      	b.n	80151c0 <__kernel_rem_pio2+0x508>
 8015312:	9b01      	ldr	r3, [sp, #4]
 8015314:	9a01      	ldr	r2, [sp, #4]
 8015316:	601f      	str	r7, [r3, #0]
 8015318:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 801531c:	605c      	str	r4, [r3, #4]
 801531e:	609d      	str	r5, [r3, #8]
 8015320:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8015324:	60d3      	str	r3, [r2, #12]
 8015326:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801532a:	6110      	str	r0, [r2, #16]
 801532c:	6153      	str	r3, [r2, #20]
 801532e:	e78e      	b.n	801524e <__kernel_rem_pio2+0x596>
 8015330:	41700000 	.word	0x41700000
 8015334:	3e700000 	.word	0x3e700000

08015338 <__kernel_sin>:
 8015338:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801533c:	ec55 4b10 	vmov	r4, r5, d0
 8015340:	b085      	sub	sp, #20
 8015342:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8015346:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 801534a:	ed8d 1b00 	vstr	d1, [sp]
 801534e:	9002      	str	r0, [sp, #8]
 8015350:	da06      	bge.n	8015360 <__kernel_sin+0x28>
 8015352:	ee10 0a10 	vmov	r0, s0
 8015356:	4629      	mov	r1, r5
 8015358:	f7eb fc16 	bl	8000b88 <__aeabi_d2iz>
 801535c:	2800      	cmp	r0, #0
 801535e:	d051      	beq.n	8015404 <__kernel_sin+0xcc>
 8015360:	4622      	mov	r2, r4
 8015362:	462b      	mov	r3, r5
 8015364:	4620      	mov	r0, r4
 8015366:	4629      	mov	r1, r5
 8015368:	f7eb f95e 	bl	8000628 <__aeabi_dmul>
 801536c:	4682      	mov	sl, r0
 801536e:	468b      	mov	fp, r1
 8015370:	4602      	mov	r2, r0
 8015372:	460b      	mov	r3, r1
 8015374:	4620      	mov	r0, r4
 8015376:	4629      	mov	r1, r5
 8015378:	f7eb f956 	bl	8000628 <__aeabi_dmul>
 801537c:	a341      	add	r3, pc, #260	; (adr r3, 8015484 <__kernel_sin+0x14c>)
 801537e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015382:	4680      	mov	r8, r0
 8015384:	4689      	mov	r9, r1
 8015386:	4650      	mov	r0, sl
 8015388:	4659      	mov	r1, fp
 801538a:	f7eb f94d 	bl	8000628 <__aeabi_dmul>
 801538e:	a33f      	add	r3, pc, #252	; (adr r3, 801548c <__kernel_sin+0x154>)
 8015390:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015394:	f7ea ff90 	bl	80002b8 <__aeabi_dsub>
 8015398:	4652      	mov	r2, sl
 801539a:	465b      	mov	r3, fp
 801539c:	f7eb f944 	bl	8000628 <__aeabi_dmul>
 80153a0:	a33c      	add	r3, pc, #240	; (adr r3, 8015494 <__kernel_sin+0x15c>)
 80153a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80153a6:	f7ea ff89 	bl	80002bc <__adddf3>
 80153aa:	4652      	mov	r2, sl
 80153ac:	465b      	mov	r3, fp
 80153ae:	f7eb f93b 	bl	8000628 <__aeabi_dmul>
 80153b2:	a33a      	add	r3, pc, #232	; (adr r3, 801549c <__kernel_sin+0x164>)
 80153b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80153b8:	f7ea ff7e 	bl	80002b8 <__aeabi_dsub>
 80153bc:	4652      	mov	r2, sl
 80153be:	465b      	mov	r3, fp
 80153c0:	f7eb f932 	bl	8000628 <__aeabi_dmul>
 80153c4:	a337      	add	r3, pc, #220	; (adr r3, 80154a4 <__kernel_sin+0x16c>)
 80153c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80153ca:	f7ea ff77 	bl	80002bc <__adddf3>
 80153ce:	9b02      	ldr	r3, [sp, #8]
 80153d0:	4606      	mov	r6, r0
 80153d2:	460f      	mov	r7, r1
 80153d4:	b9db      	cbnz	r3, 801540e <__kernel_sin+0xd6>
 80153d6:	4602      	mov	r2, r0
 80153d8:	460b      	mov	r3, r1
 80153da:	4650      	mov	r0, sl
 80153dc:	4659      	mov	r1, fp
 80153de:	f7eb f923 	bl	8000628 <__aeabi_dmul>
 80153e2:	a325      	add	r3, pc, #148	; (adr r3, 8015478 <__kernel_sin+0x140>)
 80153e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80153e8:	f7ea ff66 	bl	80002b8 <__aeabi_dsub>
 80153ec:	4642      	mov	r2, r8
 80153ee:	464b      	mov	r3, r9
 80153f0:	f7eb f91a 	bl	8000628 <__aeabi_dmul>
 80153f4:	4602      	mov	r2, r0
 80153f6:	460b      	mov	r3, r1
 80153f8:	4620      	mov	r0, r4
 80153fa:	4629      	mov	r1, r5
 80153fc:	f7ea ff5e 	bl	80002bc <__adddf3>
 8015400:	4604      	mov	r4, r0
 8015402:	460d      	mov	r5, r1
 8015404:	ec45 4b10 	vmov	d0, r4, r5
 8015408:	b005      	add	sp, #20
 801540a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801540e:	2200      	movs	r2, #0
 8015410:	4b1b      	ldr	r3, [pc, #108]	; (8015480 <__kernel_sin+0x148>)
 8015412:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015416:	f7eb f907 	bl	8000628 <__aeabi_dmul>
 801541a:	4632      	mov	r2, r6
 801541c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8015420:	463b      	mov	r3, r7
 8015422:	4640      	mov	r0, r8
 8015424:	4649      	mov	r1, r9
 8015426:	f7eb f8ff 	bl	8000628 <__aeabi_dmul>
 801542a:	4602      	mov	r2, r0
 801542c:	460b      	mov	r3, r1
 801542e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8015432:	f7ea ff41 	bl	80002b8 <__aeabi_dsub>
 8015436:	4652      	mov	r2, sl
 8015438:	465b      	mov	r3, fp
 801543a:	f7eb f8f5 	bl	8000628 <__aeabi_dmul>
 801543e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015442:	f7ea ff39 	bl	80002b8 <__aeabi_dsub>
 8015446:	a30c      	add	r3, pc, #48	; (adr r3, 8015478 <__kernel_sin+0x140>)
 8015448:	e9d3 2300 	ldrd	r2, r3, [r3]
 801544c:	4606      	mov	r6, r0
 801544e:	460f      	mov	r7, r1
 8015450:	4640      	mov	r0, r8
 8015452:	4649      	mov	r1, r9
 8015454:	f7eb f8e8 	bl	8000628 <__aeabi_dmul>
 8015458:	4602      	mov	r2, r0
 801545a:	460b      	mov	r3, r1
 801545c:	4630      	mov	r0, r6
 801545e:	4639      	mov	r1, r7
 8015460:	f7ea ff2c 	bl	80002bc <__adddf3>
 8015464:	4602      	mov	r2, r0
 8015466:	460b      	mov	r3, r1
 8015468:	4620      	mov	r0, r4
 801546a:	4629      	mov	r1, r5
 801546c:	f7ea ff24 	bl	80002b8 <__aeabi_dsub>
 8015470:	e7c6      	b.n	8015400 <__kernel_sin+0xc8>
 8015472:	bf00      	nop
 8015474:	f3af 8000 	nop.w
 8015478:	55555549 	.word	0x55555549
 801547c:	3fc55555 	.word	0x3fc55555
 8015480:	3fe00000 	.word	0x3fe00000
 8015484:	5acfd57c 	.word	0x5acfd57c
 8015488:	3de5d93a 	.word	0x3de5d93a
 801548c:	8a2b9ceb 	.word	0x8a2b9ceb
 8015490:	3e5ae5e6 	.word	0x3e5ae5e6
 8015494:	57b1fe7d 	.word	0x57b1fe7d
 8015498:	3ec71de3 	.word	0x3ec71de3
 801549c:	19c161d5 	.word	0x19c161d5
 80154a0:	3f2a01a0 	.word	0x3f2a01a0
 80154a4:	1110f8a6 	.word	0x1110f8a6
 80154a8:	3f811111 	.word	0x3f811111

080154ac <fabs>:
 80154ac:	ec51 0b10 	vmov	r0, r1, d0
 80154b0:	ee10 2a10 	vmov	r2, s0
 80154b4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80154b8:	ec43 2b10 	vmov	d0, r2, r3
 80154bc:	4770      	bx	lr
	...

080154c0 <floor>:
 80154c0:	ec51 0b10 	vmov	r0, r1, d0
 80154c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80154c8:	f3c1 570a 	ubfx	r7, r1, #20, #11
 80154cc:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 80154d0:	2e13      	cmp	r6, #19
 80154d2:	460c      	mov	r4, r1
 80154d4:	ee10 5a10 	vmov	r5, s0
 80154d8:	4680      	mov	r8, r0
 80154da:	dc34      	bgt.n	8015546 <floor+0x86>
 80154dc:	2e00      	cmp	r6, #0
 80154de:	da16      	bge.n	801550e <floor+0x4e>
 80154e0:	a335      	add	r3, pc, #212	; (adr r3, 80155b8 <floor+0xf8>)
 80154e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80154e6:	f7ea fee9 	bl	80002bc <__adddf3>
 80154ea:	2200      	movs	r2, #0
 80154ec:	2300      	movs	r3, #0
 80154ee:	f7eb fb2b 	bl	8000b48 <__aeabi_dcmpgt>
 80154f2:	b148      	cbz	r0, 8015508 <floor+0x48>
 80154f4:	2c00      	cmp	r4, #0
 80154f6:	da59      	bge.n	80155ac <floor+0xec>
 80154f8:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 80154fc:	4a30      	ldr	r2, [pc, #192]	; (80155c0 <floor+0x100>)
 80154fe:	432b      	orrs	r3, r5
 8015500:	2500      	movs	r5, #0
 8015502:	42ab      	cmp	r3, r5
 8015504:	bf18      	it	ne
 8015506:	4614      	movne	r4, r2
 8015508:	4621      	mov	r1, r4
 801550a:	4628      	mov	r0, r5
 801550c:	e025      	b.n	801555a <floor+0x9a>
 801550e:	4f2d      	ldr	r7, [pc, #180]	; (80155c4 <floor+0x104>)
 8015510:	4137      	asrs	r7, r6
 8015512:	ea01 0307 	and.w	r3, r1, r7
 8015516:	4303      	orrs	r3, r0
 8015518:	d01f      	beq.n	801555a <floor+0x9a>
 801551a:	a327      	add	r3, pc, #156	; (adr r3, 80155b8 <floor+0xf8>)
 801551c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015520:	f7ea fecc 	bl	80002bc <__adddf3>
 8015524:	2200      	movs	r2, #0
 8015526:	2300      	movs	r3, #0
 8015528:	f7eb fb0e 	bl	8000b48 <__aeabi_dcmpgt>
 801552c:	2800      	cmp	r0, #0
 801552e:	d0eb      	beq.n	8015508 <floor+0x48>
 8015530:	2c00      	cmp	r4, #0
 8015532:	bfbe      	ittt	lt
 8015534:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8015538:	fa43 f606 	asrlt.w	r6, r3, r6
 801553c:	19a4      	addlt	r4, r4, r6
 801553e:	ea24 0407 	bic.w	r4, r4, r7
 8015542:	2500      	movs	r5, #0
 8015544:	e7e0      	b.n	8015508 <floor+0x48>
 8015546:	2e33      	cmp	r6, #51	; 0x33
 8015548:	dd0b      	ble.n	8015562 <floor+0xa2>
 801554a:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 801554e:	d104      	bne.n	801555a <floor+0x9a>
 8015550:	ee10 2a10 	vmov	r2, s0
 8015554:	460b      	mov	r3, r1
 8015556:	f7ea feb1 	bl	80002bc <__adddf3>
 801555a:	ec41 0b10 	vmov	d0, r0, r1
 801555e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015562:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8015566:	f04f 33ff 	mov.w	r3, #4294967295
 801556a:	fa23 f707 	lsr.w	r7, r3, r7
 801556e:	4207      	tst	r7, r0
 8015570:	d0f3      	beq.n	801555a <floor+0x9a>
 8015572:	a311      	add	r3, pc, #68	; (adr r3, 80155b8 <floor+0xf8>)
 8015574:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015578:	f7ea fea0 	bl	80002bc <__adddf3>
 801557c:	2200      	movs	r2, #0
 801557e:	2300      	movs	r3, #0
 8015580:	f7eb fae2 	bl	8000b48 <__aeabi_dcmpgt>
 8015584:	2800      	cmp	r0, #0
 8015586:	d0bf      	beq.n	8015508 <floor+0x48>
 8015588:	2c00      	cmp	r4, #0
 801558a:	da02      	bge.n	8015592 <floor+0xd2>
 801558c:	2e14      	cmp	r6, #20
 801558e:	d103      	bne.n	8015598 <floor+0xd8>
 8015590:	3401      	adds	r4, #1
 8015592:	ea25 0507 	bic.w	r5, r5, r7
 8015596:	e7b7      	b.n	8015508 <floor+0x48>
 8015598:	2301      	movs	r3, #1
 801559a:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 801559e:	fa03 f606 	lsl.w	r6, r3, r6
 80155a2:	4435      	add	r5, r6
 80155a4:	4545      	cmp	r5, r8
 80155a6:	bf38      	it	cc
 80155a8:	18e4      	addcc	r4, r4, r3
 80155aa:	e7f2      	b.n	8015592 <floor+0xd2>
 80155ac:	2500      	movs	r5, #0
 80155ae:	462c      	mov	r4, r5
 80155b0:	e7aa      	b.n	8015508 <floor+0x48>
 80155b2:	bf00      	nop
 80155b4:	f3af 8000 	nop.w
 80155b8:	8800759c 	.word	0x8800759c
 80155bc:	7e37e43c 	.word	0x7e37e43c
 80155c0:	bff00000 	.word	0xbff00000
 80155c4:	000fffff 	.word	0x000fffff

080155c8 <scalbn>:
 80155c8:	b570      	push	{r4, r5, r6, lr}
 80155ca:	ec55 4b10 	vmov	r4, r5, d0
 80155ce:	f3c5 520a 	ubfx	r2, r5, #20, #11
 80155d2:	4606      	mov	r6, r0
 80155d4:	462b      	mov	r3, r5
 80155d6:	b9aa      	cbnz	r2, 8015604 <scalbn+0x3c>
 80155d8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80155dc:	4323      	orrs	r3, r4
 80155de:	d03b      	beq.n	8015658 <scalbn+0x90>
 80155e0:	4b31      	ldr	r3, [pc, #196]	; (80156a8 <scalbn+0xe0>)
 80155e2:	4629      	mov	r1, r5
 80155e4:	2200      	movs	r2, #0
 80155e6:	ee10 0a10 	vmov	r0, s0
 80155ea:	f7eb f81d 	bl	8000628 <__aeabi_dmul>
 80155ee:	4b2f      	ldr	r3, [pc, #188]	; (80156ac <scalbn+0xe4>)
 80155f0:	429e      	cmp	r6, r3
 80155f2:	4604      	mov	r4, r0
 80155f4:	460d      	mov	r5, r1
 80155f6:	da12      	bge.n	801561e <scalbn+0x56>
 80155f8:	a327      	add	r3, pc, #156	; (adr r3, 8015698 <scalbn+0xd0>)
 80155fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80155fe:	f7eb f813 	bl	8000628 <__aeabi_dmul>
 8015602:	e009      	b.n	8015618 <scalbn+0x50>
 8015604:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8015608:	428a      	cmp	r2, r1
 801560a:	d10c      	bne.n	8015626 <scalbn+0x5e>
 801560c:	ee10 2a10 	vmov	r2, s0
 8015610:	4620      	mov	r0, r4
 8015612:	4629      	mov	r1, r5
 8015614:	f7ea fe52 	bl	80002bc <__adddf3>
 8015618:	4604      	mov	r4, r0
 801561a:	460d      	mov	r5, r1
 801561c:	e01c      	b.n	8015658 <scalbn+0x90>
 801561e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8015622:	460b      	mov	r3, r1
 8015624:	3a36      	subs	r2, #54	; 0x36
 8015626:	4432      	add	r2, r6
 8015628:	f240 71fe 	movw	r1, #2046	; 0x7fe
 801562c:	428a      	cmp	r2, r1
 801562e:	dd0b      	ble.n	8015648 <scalbn+0x80>
 8015630:	ec45 4b11 	vmov	d1, r4, r5
 8015634:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 80156a0 <scalbn+0xd8>
 8015638:	f000 f83c 	bl	80156b4 <copysign>
 801563c:	a318      	add	r3, pc, #96	; (adr r3, 80156a0 <scalbn+0xd8>)
 801563e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015642:	ec51 0b10 	vmov	r0, r1, d0
 8015646:	e7da      	b.n	80155fe <scalbn+0x36>
 8015648:	2a00      	cmp	r2, #0
 801564a:	dd08      	ble.n	801565e <scalbn+0x96>
 801564c:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8015650:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8015654:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8015658:	ec45 4b10 	vmov	d0, r4, r5
 801565c:	bd70      	pop	{r4, r5, r6, pc}
 801565e:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8015662:	da0d      	bge.n	8015680 <scalbn+0xb8>
 8015664:	f24c 3350 	movw	r3, #50000	; 0xc350
 8015668:	429e      	cmp	r6, r3
 801566a:	ec45 4b11 	vmov	d1, r4, r5
 801566e:	dce1      	bgt.n	8015634 <scalbn+0x6c>
 8015670:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8015698 <scalbn+0xd0>
 8015674:	f000 f81e 	bl	80156b4 <copysign>
 8015678:	a307      	add	r3, pc, #28	; (adr r3, 8015698 <scalbn+0xd0>)
 801567a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801567e:	e7e0      	b.n	8015642 <scalbn+0x7a>
 8015680:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8015684:	3236      	adds	r2, #54	; 0x36
 8015686:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801568a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801568e:	4620      	mov	r0, r4
 8015690:	4629      	mov	r1, r5
 8015692:	2200      	movs	r2, #0
 8015694:	4b06      	ldr	r3, [pc, #24]	; (80156b0 <scalbn+0xe8>)
 8015696:	e7b2      	b.n	80155fe <scalbn+0x36>
 8015698:	c2f8f359 	.word	0xc2f8f359
 801569c:	01a56e1f 	.word	0x01a56e1f
 80156a0:	8800759c 	.word	0x8800759c
 80156a4:	7e37e43c 	.word	0x7e37e43c
 80156a8:	43500000 	.word	0x43500000
 80156ac:	ffff3cb0 	.word	0xffff3cb0
 80156b0:	3c900000 	.word	0x3c900000

080156b4 <copysign>:
 80156b4:	ec51 0b10 	vmov	r0, r1, d0
 80156b8:	ee11 0a90 	vmov	r0, s3
 80156bc:	ee10 2a10 	vmov	r2, s0
 80156c0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80156c4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80156c8:	ea41 0300 	orr.w	r3, r1, r0
 80156cc:	ec43 2b10 	vmov	d0, r2, r3
 80156d0:	4770      	bx	lr
	...

080156d4 <__errno>:
 80156d4:	4b01      	ldr	r3, [pc, #4]	; (80156dc <__errno+0x8>)
 80156d6:	6818      	ldr	r0, [r3, #0]
 80156d8:	4770      	bx	lr
 80156da:	bf00      	nop
 80156dc:	2000000c 	.word	0x2000000c

080156e0 <__libc_init_array>:
 80156e0:	b570      	push	{r4, r5, r6, lr}
 80156e2:	4e0d      	ldr	r6, [pc, #52]	; (8015718 <__libc_init_array+0x38>)
 80156e4:	4c0d      	ldr	r4, [pc, #52]	; (801571c <__libc_init_array+0x3c>)
 80156e6:	1ba4      	subs	r4, r4, r6
 80156e8:	10a4      	asrs	r4, r4, #2
 80156ea:	2500      	movs	r5, #0
 80156ec:	42a5      	cmp	r5, r4
 80156ee:	d109      	bne.n	8015704 <__libc_init_array+0x24>
 80156f0:	4e0b      	ldr	r6, [pc, #44]	; (8015720 <__libc_init_array+0x40>)
 80156f2:	4c0c      	ldr	r4, [pc, #48]	; (8015724 <__libc_init_array+0x44>)
 80156f4:	f004 f9e6 	bl	8019ac4 <_init>
 80156f8:	1ba4      	subs	r4, r4, r6
 80156fa:	10a4      	asrs	r4, r4, #2
 80156fc:	2500      	movs	r5, #0
 80156fe:	42a5      	cmp	r5, r4
 8015700:	d105      	bne.n	801570e <__libc_init_array+0x2e>
 8015702:	bd70      	pop	{r4, r5, r6, pc}
 8015704:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8015708:	4798      	blx	r3
 801570a:	3501      	adds	r5, #1
 801570c:	e7ee      	b.n	80156ec <__libc_init_array+0xc>
 801570e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8015712:	4798      	blx	r3
 8015714:	3501      	adds	r5, #1
 8015716:	e7f2      	b.n	80156fe <__libc_init_array+0x1e>
 8015718:	0801a4cc 	.word	0x0801a4cc
 801571c:	0801a4cc 	.word	0x0801a4cc
 8015720:	0801a4cc 	.word	0x0801a4cc
 8015724:	0801a4d4 	.word	0x0801a4d4

08015728 <memset>:
 8015728:	4402      	add	r2, r0
 801572a:	4603      	mov	r3, r0
 801572c:	4293      	cmp	r3, r2
 801572e:	d100      	bne.n	8015732 <memset+0xa>
 8015730:	4770      	bx	lr
 8015732:	f803 1b01 	strb.w	r1, [r3], #1
 8015736:	e7f9      	b.n	801572c <memset+0x4>

08015738 <__cvt>:
 8015738:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801573c:	ec55 4b10 	vmov	r4, r5, d0
 8015740:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8015742:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8015746:	2d00      	cmp	r5, #0
 8015748:	460e      	mov	r6, r1
 801574a:	4691      	mov	r9, r2
 801574c:	4619      	mov	r1, r3
 801574e:	bfb8      	it	lt
 8015750:	4622      	movlt	r2, r4
 8015752:	462b      	mov	r3, r5
 8015754:	f027 0720 	bic.w	r7, r7, #32
 8015758:	bfbb      	ittet	lt
 801575a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 801575e:	461d      	movlt	r5, r3
 8015760:	2300      	movge	r3, #0
 8015762:	232d      	movlt	r3, #45	; 0x2d
 8015764:	bfb8      	it	lt
 8015766:	4614      	movlt	r4, r2
 8015768:	2f46      	cmp	r7, #70	; 0x46
 801576a:	700b      	strb	r3, [r1, #0]
 801576c:	d004      	beq.n	8015778 <__cvt+0x40>
 801576e:	2f45      	cmp	r7, #69	; 0x45
 8015770:	d100      	bne.n	8015774 <__cvt+0x3c>
 8015772:	3601      	adds	r6, #1
 8015774:	2102      	movs	r1, #2
 8015776:	e000      	b.n	801577a <__cvt+0x42>
 8015778:	2103      	movs	r1, #3
 801577a:	ab03      	add	r3, sp, #12
 801577c:	9301      	str	r3, [sp, #4]
 801577e:	ab02      	add	r3, sp, #8
 8015780:	9300      	str	r3, [sp, #0]
 8015782:	4632      	mov	r2, r6
 8015784:	4653      	mov	r3, sl
 8015786:	ec45 4b10 	vmov	d0, r4, r5
 801578a:	f001 fdfd 	bl	8017388 <_dtoa_r>
 801578e:	2f47      	cmp	r7, #71	; 0x47
 8015790:	4680      	mov	r8, r0
 8015792:	d102      	bne.n	801579a <__cvt+0x62>
 8015794:	f019 0f01 	tst.w	r9, #1
 8015798:	d026      	beq.n	80157e8 <__cvt+0xb0>
 801579a:	2f46      	cmp	r7, #70	; 0x46
 801579c:	eb08 0906 	add.w	r9, r8, r6
 80157a0:	d111      	bne.n	80157c6 <__cvt+0x8e>
 80157a2:	f898 3000 	ldrb.w	r3, [r8]
 80157a6:	2b30      	cmp	r3, #48	; 0x30
 80157a8:	d10a      	bne.n	80157c0 <__cvt+0x88>
 80157aa:	2200      	movs	r2, #0
 80157ac:	2300      	movs	r3, #0
 80157ae:	4620      	mov	r0, r4
 80157b0:	4629      	mov	r1, r5
 80157b2:	f7eb f9a1 	bl	8000af8 <__aeabi_dcmpeq>
 80157b6:	b918      	cbnz	r0, 80157c0 <__cvt+0x88>
 80157b8:	f1c6 0601 	rsb	r6, r6, #1
 80157bc:	f8ca 6000 	str.w	r6, [sl]
 80157c0:	f8da 3000 	ldr.w	r3, [sl]
 80157c4:	4499      	add	r9, r3
 80157c6:	2200      	movs	r2, #0
 80157c8:	2300      	movs	r3, #0
 80157ca:	4620      	mov	r0, r4
 80157cc:	4629      	mov	r1, r5
 80157ce:	f7eb f993 	bl	8000af8 <__aeabi_dcmpeq>
 80157d2:	b938      	cbnz	r0, 80157e4 <__cvt+0xac>
 80157d4:	2230      	movs	r2, #48	; 0x30
 80157d6:	9b03      	ldr	r3, [sp, #12]
 80157d8:	454b      	cmp	r3, r9
 80157da:	d205      	bcs.n	80157e8 <__cvt+0xb0>
 80157dc:	1c59      	adds	r1, r3, #1
 80157de:	9103      	str	r1, [sp, #12]
 80157e0:	701a      	strb	r2, [r3, #0]
 80157e2:	e7f8      	b.n	80157d6 <__cvt+0x9e>
 80157e4:	f8cd 900c 	str.w	r9, [sp, #12]
 80157e8:	9b03      	ldr	r3, [sp, #12]
 80157ea:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80157ec:	eba3 0308 	sub.w	r3, r3, r8
 80157f0:	4640      	mov	r0, r8
 80157f2:	6013      	str	r3, [r2, #0]
 80157f4:	b004      	add	sp, #16
 80157f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080157fa <__exponent>:
 80157fa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80157fc:	2900      	cmp	r1, #0
 80157fe:	4604      	mov	r4, r0
 8015800:	bfba      	itte	lt
 8015802:	4249      	neglt	r1, r1
 8015804:	232d      	movlt	r3, #45	; 0x2d
 8015806:	232b      	movge	r3, #43	; 0x2b
 8015808:	2909      	cmp	r1, #9
 801580a:	f804 2b02 	strb.w	r2, [r4], #2
 801580e:	7043      	strb	r3, [r0, #1]
 8015810:	dd20      	ble.n	8015854 <__exponent+0x5a>
 8015812:	f10d 0307 	add.w	r3, sp, #7
 8015816:	461f      	mov	r7, r3
 8015818:	260a      	movs	r6, #10
 801581a:	fb91 f5f6 	sdiv	r5, r1, r6
 801581e:	fb06 1115 	mls	r1, r6, r5, r1
 8015822:	3130      	adds	r1, #48	; 0x30
 8015824:	2d09      	cmp	r5, #9
 8015826:	f803 1c01 	strb.w	r1, [r3, #-1]
 801582a:	f103 32ff 	add.w	r2, r3, #4294967295
 801582e:	4629      	mov	r1, r5
 8015830:	dc09      	bgt.n	8015846 <__exponent+0x4c>
 8015832:	3130      	adds	r1, #48	; 0x30
 8015834:	3b02      	subs	r3, #2
 8015836:	f802 1c01 	strb.w	r1, [r2, #-1]
 801583a:	42bb      	cmp	r3, r7
 801583c:	4622      	mov	r2, r4
 801583e:	d304      	bcc.n	801584a <__exponent+0x50>
 8015840:	1a10      	subs	r0, r2, r0
 8015842:	b003      	add	sp, #12
 8015844:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015846:	4613      	mov	r3, r2
 8015848:	e7e7      	b.n	801581a <__exponent+0x20>
 801584a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801584e:	f804 2b01 	strb.w	r2, [r4], #1
 8015852:	e7f2      	b.n	801583a <__exponent+0x40>
 8015854:	2330      	movs	r3, #48	; 0x30
 8015856:	4419      	add	r1, r3
 8015858:	7083      	strb	r3, [r0, #2]
 801585a:	1d02      	adds	r2, r0, #4
 801585c:	70c1      	strb	r1, [r0, #3]
 801585e:	e7ef      	b.n	8015840 <__exponent+0x46>

08015860 <_printf_float>:
 8015860:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015864:	b08d      	sub	sp, #52	; 0x34
 8015866:	460c      	mov	r4, r1
 8015868:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 801586c:	4616      	mov	r6, r2
 801586e:	461f      	mov	r7, r3
 8015870:	4605      	mov	r5, r0
 8015872:	f002 fe7b 	bl	801856c <_localeconv_r>
 8015876:	6803      	ldr	r3, [r0, #0]
 8015878:	9304      	str	r3, [sp, #16]
 801587a:	4618      	mov	r0, r3
 801587c:	f7ea fcc0 	bl	8000200 <strlen>
 8015880:	2300      	movs	r3, #0
 8015882:	930a      	str	r3, [sp, #40]	; 0x28
 8015884:	f8d8 3000 	ldr.w	r3, [r8]
 8015888:	9005      	str	r0, [sp, #20]
 801588a:	3307      	adds	r3, #7
 801588c:	f023 0307 	bic.w	r3, r3, #7
 8015890:	f103 0208 	add.w	r2, r3, #8
 8015894:	f894 a018 	ldrb.w	sl, [r4, #24]
 8015898:	f8d4 b000 	ldr.w	fp, [r4]
 801589c:	f8c8 2000 	str.w	r2, [r8]
 80158a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80158a4:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80158a8:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80158ac:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80158b0:	9307      	str	r3, [sp, #28]
 80158b2:	f8cd 8018 	str.w	r8, [sp, #24]
 80158b6:	f04f 32ff 	mov.w	r2, #4294967295
 80158ba:	4ba7      	ldr	r3, [pc, #668]	; (8015b58 <_printf_float+0x2f8>)
 80158bc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80158c0:	f7eb f94c 	bl	8000b5c <__aeabi_dcmpun>
 80158c4:	bb70      	cbnz	r0, 8015924 <_printf_float+0xc4>
 80158c6:	f04f 32ff 	mov.w	r2, #4294967295
 80158ca:	4ba3      	ldr	r3, [pc, #652]	; (8015b58 <_printf_float+0x2f8>)
 80158cc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80158d0:	f7eb f926 	bl	8000b20 <__aeabi_dcmple>
 80158d4:	bb30      	cbnz	r0, 8015924 <_printf_float+0xc4>
 80158d6:	2200      	movs	r2, #0
 80158d8:	2300      	movs	r3, #0
 80158da:	4640      	mov	r0, r8
 80158dc:	4649      	mov	r1, r9
 80158de:	f7eb f915 	bl	8000b0c <__aeabi_dcmplt>
 80158e2:	b110      	cbz	r0, 80158ea <_printf_float+0x8a>
 80158e4:	232d      	movs	r3, #45	; 0x2d
 80158e6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80158ea:	4a9c      	ldr	r2, [pc, #624]	; (8015b5c <_printf_float+0x2fc>)
 80158ec:	4b9c      	ldr	r3, [pc, #624]	; (8015b60 <_printf_float+0x300>)
 80158ee:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80158f2:	bf8c      	ite	hi
 80158f4:	4690      	movhi	r8, r2
 80158f6:	4698      	movls	r8, r3
 80158f8:	2303      	movs	r3, #3
 80158fa:	f02b 0204 	bic.w	r2, fp, #4
 80158fe:	6123      	str	r3, [r4, #16]
 8015900:	6022      	str	r2, [r4, #0]
 8015902:	f04f 0900 	mov.w	r9, #0
 8015906:	9700      	str	r7, [sp, #0]
 8015908:	4633      	mov	r3, r6
 801590a:	aa0b      	add	r2, sp, #44	; 0x2c
 801590c:	4621      	mov	r1, r4
 801590e:	4628      	mov	r0, r5
 8015910:	f000 f9e6 	bl	8015ce0 <_printf_common>
 8015914:	3001      	adds	r0, #1
 8015916:	f040 808d 	bne.w	8015a34 <_printf_float+0x1d4>
 801591a:	f04f 30ff 	mov.w	r0, #4294967295
 801591e:	b00d      	add	sp, #52	; 0x34
 8015920:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015924:	4642      	mov	r2, r8
 8015926:	464b      	mov	r3, r9
 8015928:	4640      	mov	r0, r8
 801592a:	4649      	mov	r1, r9
 801592c:	f7eb f916 	bl	8000b5c <__aeabi_dcmpun>
 8015930:	b110      	cbz	r0, 8015938 <_printf_float+0xd8>
 8015932:	4a8c      	ldr	r2, [pc, #560]	; (8015b64 <_printf_float+0x304>)
 8015934:	4b8c      	ldr	r3, [pc, #560]	; (8015b68 <_printf_float+0x308>)
 8015936:	e7da      	b.n	80158ee <_printf_float+0x8e>
 8015938:	6861      	ldr	r1, [r4, #4]
 801593a:	1c4b      	adds	r3, r1, #1
 801593c:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8015940:	a80a      	add	r0, sp, #40	; 0x28
 8015942:	d13e      	bne.n	80159c2 <_printf_float+0x162>
 8015944:	2306      	movs	r3, #6
 8015946:	6063      	str	r3, [r4, #4]
 8015948:	2300      	movs	r3, #0
 801594a:	e9cd 0302 	strd	r0, r3, [sp, #8]
 801594e:	ab09      	add	r3, sp, #36	; 0x24
 8015950:	9300      	str	r3, [sp, #0]
 8015952:	ec49 8b10 	vmov	d0, r8, r9
 8015956:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 801595a:	6022      	str	r2, [r4, #0]
 801595c:	f8cd a004 	str.w	sl, [sp, #4]
 8015960:	6861      	ldr	r1, [r4, #4]
 8015962:	4628      	mov	r0, r5
 8015964:	f7ff fee8 	bl	8015738 <__cvt>
 8015968:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 801596c:	2b47      	cmp	r3, #71	; 0x47
 801596e:	4680      	mov	r8, r0
 8015970:	d109      	bne.n	8015986 <_printf_float+0x126>
 8015972:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015974:	1cd8      	adds	r0, r3, #3
 8015976:	db02      	blt.n	801597e <_printf_float+0x11e>
 8015978:	6862      	ldr	r2, [r4, #4]
 801597a:	4293      	cmp	r3, r2
 801597c:	dd47      	ble.n	8015a0e <_printf_float+0x1ae>
 801597e:	f1aa 0a02 	sub.w	sl, sl, #2
 8015982:	fa5f fa8a 	uxtb.w	sl, sl
 8015986:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 801598a:	9909      	ldr	r1, [sp, #36]	; 0x24
 801598c:	d824      	bhi.n	80159d8 <_printf_float+0x178>
 801598e:	3901      	subs	r1, #1
 8015990:	4652      	mov	r2, sl
 8015992:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8015996:	9109      	str	r1, [sp, #36]	; 0x24
 8015998:	f7ff ff2f 	bl	80157fa <__exponent>
 801599c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801599e:	1813      	adds	r3, r2, r0
 80159a0:	2a01      	cmp	r2, #1
 80159a2:	4681      	mov	r9, r0
 80159a4:	6123      	str	r3, [r4, #16]
 80159a6:	dc02      	bgt.n	80159ae <_printf_float+0x14e>
 80159a8:	6822      	ldr	r2, [r4, #0]
 80159aa:	07d1      	lsls	r1, r2, #31
 80159ac:	d501      	bpl.n	80159b2 <_printf_float+0x152>
 80159ae:	3301      	adds	r3, #1
 80159b0:	6123      	str	r3, [r4, #16]
 80159b2:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80159b6:	2b00      	cmp	r3, #0
 80159b8:	d0a5      	beq.n	8015906 <_printf_float+0xa6>
 80159ba:	232d      	movs	r3, #45	; 0x2d
 80159bc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80159c0:	e7a1      	b.n	8015906 <_printf_float+0xa6>
 80159c2:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 80159c6:	f000 8177 	beq.w	8015cb8 <_printf_float+0x458>
 80159ca:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80159ce:	d1bb      	bne.n	8015948 <_printf_float+0xe8>
 80159d0:	2900      	cmp	r1, #0
 80159d2:	d1b9      	bne.n	8015948 <_printf_float+0xe8>
 80159d4:	2301      	movs	r3, #1
 80159d6:	e7b6      	b.n	8015946 <_printf_float+0xe6>
 80159d8:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 80159dc:	d119      	bne.n	8015a12 <_printf_float+0x1b2>
 80159de:	2900      	cmp	r1, #0
 80159e0:	6863      	ldr	r3, [r4, #4]
 80159e2:	dd0c      	ble.n	80159fe <_printf_float+0x19e>
 80159e4:	6121      	str	r1, [r4, #16]
 80159e6:	b913      	cbnz	r3, 80159ee <_printf_float+0x18e>
 80159e8:	6822      	ldr	r2, [r4, #0]
 80159ea:	07d2      	lsls	r2, r2, #31
 80159ec:	d502      	bpl.n	80159f4 <_printf_float+0x194>
 80159ee:	3301      	adds	r3, #1
 80159f0:	440b      	add	r3, r1
 80159f2:	6123      	str	r3, [r4, #16]
 80159f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80159f6:	65a3      	str	r3, [r4, #88]	; 0x58
 80159f8:	f04f 0900 	mov.w	r9, #0
 80159fc:	e7d9      	b.n	80159b2 <_printf_float+0x152>
 80159fe:	b913      	cbnz	r3, 8015a06 <_printf_float+0x1a6>
 8015a00:	6822      	ldr	r2, [r4, #0]
 8015a02:	07d0      	lsls	r0, r2, #31
 8015a04:	d501      	bpl.n	8015a0a <_printf_float+0x1aa>
 8015a06:	3302      	adds	r3, #2
 8015a08:	e7f3      	b.n	80159f2 <_printf_float+0x192>
 8015a0a:	2301      	movs	r3, #1
 8015a0c:	e7f1      	b.n	80159f2 <_printf_float+0x192>
 8015a0e:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8015a12:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8015a16:	4293      	cmp	r3, r2
 8015a18:	db05      	blt.n	8015a26 <_printf_float+0x1c6>
 8015a1a:	6822      	ldr	r2, [r4, #0]
 8015a1c:	6123      	str	r3, [r4, #16]
 8015a1e:	07d1      	lsls	r1, r2, #31
 8015a20:	d5e8      	bpl.n	80159f4 <_printf_float+0x194>
 8015a22:	3301      	adds	r3, #1
 8015a24:	e7e5      	b.n	80159f2 <_printf_float+0x192>
 8015a26:	2b00      	cmp	r3, #0
 8015a28:	bfd4      	ite	le
 8015a2a:	f1c3 0302 	rsble	r3, r3, #2
 8015a2e:	2301      	movgt	r3, #1
 8015a30:	4413      	add	r3, r2
 8015a32:	e7de      	b.n	80159f2 <_printf_float+0x192>
 8015a34:	6823      	ldr	r3, [r4, #0]
 8015a36:	055a      	lsls	r2, r3, #21
 8015a38:	d407      	bmi.n	8015a4a <_printf_float+0x1ea>
 8015a3a:	6923      	ldr	r3, [r4, #16]
 8015a3c:	4642      	mov	r2, r8
 8015a3e:	4631      	mov	r1, r6
 8015a40:	4628      	mov	r0, r5
 8015a42:	47b8      	blx	r7
 8015a44:	3001      	adds	r0, #1
 8015a46:	d12b      	bne.n	8015aa0 <_printf_float+0x240>
 8015a48:	e767      	b.n	801591a <_printf_float+0xba>
 8015a4a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8015a4e:	f240 80dc 	bls.w	8015c0a <_printf_float+0x3aa>
 8015a52:	2200      	movs	r2, #0
 8015a54:	2300      	movs	r3, #0
 8015a56:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8015a5a:	f7eb f84d 	bl	8000af8 <__aeabi_dcmpeq>
 8015a5e:	2800      	cmp	r0, #0
 8015a60:	d033      	beq.n	8015aca <_printf_float+0x26a>
 8015a62:	2301      	movs	r3, #1
 8015a64:	4a41      	ldr	r2, [pc, #260]	; (8015b6c <_printf_float+0x30c>)
 8015a66:	4631      	mov	r1, r6
 8015a68:	4628      	mov	r0, r5
 8015a6a:	47b8      	blx	r7
 8015a6c:	3001      	adds	r0, #1
 8015a6e:	f43f af54 	beq.w	801591a <_printf_float+0xba>
 8015a72:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8015a76:	429a      	cmp	r2, r3
 8015a78:	db02      	blt.n	8015a80 <_printf_float+0x220>
 8015a7a:	6823      	ldr	r3, [r4, #0]
 8015a7c:	07d8      	lsls	r0, r3, #31
 8015a7e:	d50f      	bpl.n	8015aa0 <_printf_float+0x240>
 8015a80:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015a84:	4631      	mov	r1, r6
 8015a86:	4628      	mov	r0, r5
 8015a88:	47b8      	blx	r7
 8015a8a:	3001      	adds	r0, #1
 8015a8c:	f43f af45 	beq.w	801591a <_printf_float+0xba>
 8015a90:	f04f 0800 	mov.w	r8, #0
 8015a94:	f104 091a 	add.w	r9, r4, #26
 8015a98:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015a9a:	3b01      	subs	r3, #1
 8015a9c:	4543      	cmp	r3, r8
 8015a9e:	dc09      	bgt.n	8015ab4 <_printf_float+0x254>
 8015aa0:	6823      	ldr	r3, [r4, #0]
 8015aa2:	079b      	lsls	r3, r3, #30
 8015aa4:	f100 8103 	bmi.w	8015cae <_printf_float+0x44e>
 8015aa8:	68e0      	ldr	r0, [r4, #12]
 8015aaa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8015aac:	4298      	cmp	r0, r3
 8015aae:	bfb8      	it	lt
 8015ab0:	4618      	movlt	r0, r3
 8015ab2:	e734      	b.n	801591e <_printf_float+0xbe>
 8015ab4:	2301      	movs	r3, #1
 8015ab6:	464a      	mov	r2, r9
 8015ab8:	4631      	mov	r1, r6
 8015aba:	4628      	mov	r0, r5
 8015abc:	47b8      	blx	r7
 8015abe:	3001      	adds	r0, #1
 8015ac0:	f43f af2b 	beq.w	801591a <_printf_float+0xba>
 8015ac4:	f108 0801 	add.w	r8, r8, #1
 8015ac8:	e7e6      	b.n	8015a98 <_printf_float+0x238>
 8015aca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015acc:	2b00      	cmp	r3, #0
 8015ace:	dc2b      	bgt.n	8015b28 <_printf_float+0x2c8>
 8015ad0:	2301      	movs	r3, #1
 8015ad2:	4a26      	ldr	r2, [pc, #152]	; (8015b6c <_printf_float+0x30c>)
 8015ad4:	4631      	mov	r1, r6
 8015ad6:	4628      	mov	r0, r5
 8015ad8:	47b8      	blx	r7
 8015ada:	3001      	adds	r0, #1
 8015adc:	f43f af1d 	beq.w	801591a <_printf_float+0xba>
 8015ae0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015ae2:	b923      	cbnz	r3, 8015aee <_printf_float+0x28e>
 8015ae4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015ae6:	b913      	cbnz	r3, 8015aee <_printf_float+0x28e>
 8015ae8:	6823      	ldr	r3, [r4, #0]
 8015aea:	07d9      	lsls	r1, r3, #31
 8015aec:	d5d8      	bpl.n	8015aa0 <_printf_float+0x240>
 8015aee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015af2:	4631      	mov	r1, r6
 8015af4:	4628      	mov	r0, r5
 8015af6:	47b8      	blx	r7
 8015af8:	3001      	adds	r0, #1
 8015afa:	f43f af0e 	beq.w	801591a <_printf_float+0xba>
 8015afe:	f04f 0900 	mov.w	r9, #0
 8015b02:	f104 0a1a 	add.w	sl, r4, #26
 8015b06:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015b08:	425b      	negs	r3, r3
 8015b0a:	454b      	cmp	r3, r9
 8015b0c:	dc01      	bgt.n	8015b12 <_printf_float+0x2b2>
 8015b0e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015b10:	e794      	b.n	8015a3c <_printf_float+0x1dc>
 8015b12:	2301      	movs	r3, #1
 8015b14:	4652      	mov	r2, sl
 8015b16:	4631      	mov	r1, r6
 8015b18:	4628      	mov	r0, r5
 8015b1a:	47b8      	blx	r7
 8015b1c:	3001      	adds	r0, #1
 8015b1e:	f43f aefc 	beq.w	801591a <_printf_float+0xba>
 8015b22:	f109 0901 	add.w	r9, r9, #1
 8015b26:	e7ee      	b.n	8015b06 <_printf_float+0x2a6>
 8015b28:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8015b2a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8015b2c:	429a      	cmp	r2, r3
 8015b2e:	bfa8      	it	ge
 8015b30:	461a      	movge	r2, r3
 8015b32:	2a00      	cmp	r2, #0
 8015b34:	4691      	mov	r9, r2
 8015b36:	dd07      	ble.n	8015b48 <_printf_float+0x2e8>
 8015b38:	4613      	mov	r3, r2
 8015b3a:	4631      	mov	r1, r6
 8015b3c:	4642      	mov	r2, r8
 8015b3e:	4628      	mov	r0, r5
 8015b40:	47b8      	blx	r7
 8015b42:	3001      	adds	r0, #1
 8015b44:	f43f aee9 	beq.w	801591a <_printf_float+0xba>
 8015b48:	f104 031a 	add.w	r3, r4, #26
 8015b4c:	f04f 0b00 	mov.w	fp, #0
 8015b50:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8015b54:	9306      	str	r3, [sp, #24]
 8015b56:	e015      	b.n	8015b84 <_printf_float+0x324>
 8015b58:	7fefffff 	.word	0x7fefffff
 8015b5c:	0801a19c 	.word	0x0801a19c
 8015b60:	0801a198 	.word	0x0801a198
 8015b64:	0801a1a4 	.word	0x0801a1a4
 8015b68:	0801a1a0 	.word	0x0801a1a0
 8015b6c:	0801a35b 	.word	0x0801a35b
 8015b70:	2301      	movs	r3, #1
 8015b72:	9a06      	ldr	r2, [sp, #24]
 8015b74:	4631      	mov	r1, r6
 8015b76:	4628      	mov	r0, r5
 8015b78:	47b8      	blx	r7
 8015b7a:	3001      	adds	r0, #1
 8015b7c:	f43f aecd 	beq.w	801591a <_printf_float+0xba>
 8015b80:	f10b 0b01 	add.w	fp, fp, #1
 8015b84:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8015b88:	ebaa 0309 	sub.w	r3, sl, r9
 8015b8c:	455b      	cmp	r3, fp
 8015b8e:	dcef      	bgt.n	8015b70 <_printf_float+0x310>
 8015b90:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8015b94:	429a      	cmp	r2, r3
 8015b96:	44d0      	add	r8, sl
 8015b98:	db15      	blt.n	8015bc6 <_printf_float+0x366>
 8015b9a:	6823      	ldr	r3, [r4, #0]
 8015b9c:	07da      	lsls	r2, r3, #31
 8015b9e:	d412      	bmi.n	8015bc6 <_printf_float+0x366>
 8015ba0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015ba2:	9909      	ldr	r1, [sp, #36]	; 0x24
 8015ba4:	eba3 020a 	sub.w	r2, r3, sl
 8015ba8:	eba3 0a01 	sub.w	sl, r3, r1
 8015bac:	4592      	cmp	sl, r2
 8015bae:	bfa8      	it	ge
 8015bb0:	4692      	movge	sl, r2
 8015bb2:	f1ba 0f00 	cmp.w	sl, #0
 8015bb6:	dc0e      	bgt.n	8015bd6 <_printf_float+0x376>
 8015bb8:	f04f 0800 	mov.w	r8, #0
 8015bbc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8015bc0:	f104 091a 	add.w	r9, r4, #26
 8015bc4:	e019      	b.n	8015bfa <_printf_float+0x39a>
 8015bc6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015bca:	4631      	mov	r1, r6
 8015bcc:	4628      	mov	r0, r5
 8015bce:	47b8      	blx	r7
 8015bd0:	3001      	adds	r0, #1
 8015bd2:	d1e5      	bne.n	8015ba0 <_printf_float+0x340>
 8015bd4:	e6a1      	b.n	801591a <_printf_float+0xba>
 8015bd6:	4653      	mov	r3, sl
 8015bd8:	4642      	mov	r2, r8
 8015bda:	4631      	mov	r1, r6
 8015bdc:	4628      	mov	r0, r5
 8015bde:	47b8      	blx	r7
 8015be0:	3001      	adds	r0, #1
 8015be2:	d1e9      	bne.n	8015bb8 <_printf_float+0x358>
 8015be4:	e699      	b.n	801591a <_printf_float+0xba>
 8015be6:	2301      	movs	r3, #1
 8015be8:	464a      	mov	r2, r9
 8015bea:	4631      	mov	r1, r6
 8015bec:	4628      	mov	r0, r5
 8015bee:	47b8      	blx	r7
 8015bf0:	3001      	adds	r0, #1
 8015bf2:	f43f ae92 	beq.w	801591a <_printf_float+0xba>
 8015bf6:	f108 0801 	add.w	r8, r8, #1
 8015bfa:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8015bfe:	1a9b      	subs	r3, r3, r2
 8015c00:	eba3 030a 	sub.w	r3, r3, sl
 8015c04:	4543      	cmp	r3, r8
 8015c06:	dcee      	bgt.n	8015be6 <_printf_float+0x386>
 8015c08:	e74a      	b.n	8015aa0 <_printf_float+0x240>
 8015c0a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8015c0c:	2a01      	cmp	r2, #1
 8015c0e:	dc01      	bgt.n	8015c14 <_printf_float+0x3b4>
 8015c10:	07db      	lsls	r3, r3, #31
 8015c12:	d53a      	bpl.n	8015c8a <_printf_float+0x42a>
 8015c14:	2301      	movs	r3, #1
 8015c16:	4642      	mov	r2, r8
 8015c18:	4631      	mov	r1, r6
 8015c1a:	4628      	mov	r0, r5
 8015c1c:	47b8      	blx	r7
 8015c1e:	3001      	adds	r0, #1
 8015c20:	f43f ae7b 	beq.w	801591a <_printf_float+0xba>
 8015c24:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015c28:	4631      	mov	r1, r6
 8015c2a:	4628      	mov	r0, r5
 8015c2c:	47b8      	blx	r7
 8015c2e:	3001      	adds	r0, #1
 8015c30:	f108 0801 	add.w	r8, r8, #1
 8015c34:	f43f ae71 	beq.w	801591a <_printf_float+0xba>
 8015c38:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015c3a:	2200      	movs	r2, #0
 8015c3c:	f103 3aff 	add.w	sl, r3, #4294967295
 8015c40:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8015c44:	2300      	movs	r3, #0
 8015c46:	f7ea ff57 	bl	8000af8 <__aeabi_dcmpeq>
 8015c4a:	b9c8      	cbnz	r0, 8015c80 <_printf_float+0x420>
 8015c4c:	4653      	mov	r3, sl
 8015c4e:	4642      	mov	r2, r8
 8015c50:	4631      	mov	r1, r6
 8015c52:	4628      	mov	r0, r5
 8015c54:	47b8      	blx	r7
 8015c56:	3001      	adds	r0, #1
 8015c58:	d10e      	bne.n	8015c78 <_printf_float+0x418>
 8015c5a:	e65e      	b.n	801591a <_printf_float+0xba>
 8015c5c:	2301      	movs	r3, #1
 8015c5e:	4652      	mov	r2, sl
 8015c60:	4631      	mov	r1, r6
 8015c62:	4628      	mov	r0, r5
 8015c64:	47b8      	blx	r7
 8015c66:	3001      	adds	r0, #1
 8015c68:	f43f ae57 	beq.w	801591a <_printf_float+0xba>
 8015c6c:	f108 0801 	add.w	r8, r8, #1
 8015c70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015c72:	3b01      	subs	r3, #1
 8015c74:	4543      	cmp	r3, r8
 8015c76:	dcf1      	bgt.n	8015c5c <_printf_float+0x3fc>
 8015c78:	464b      	mov	r3, r9
 8015c7a:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8015c7e:	e6de      	b.n	8015a3e <_printf_float+0x1de>
 8015c80:	f04f 0800 	mov.w	r8, #0
 8015c84:	f104 0a1a 	add.w	sl, r4, #26
 8015c88:	e7f2      	b.n	8015c70 <_printf_float+0x410>
 8015c8a:	2301      	movs	r3, #1
 8015c8c:	e7df      	b.n	8015c4e <_printf_float+0x3ee>
 8015c8e:	2301      	movs	r3, #1
 8015c90:	464a      	mov	r2, r9
 8015c92:	4631      	mov	r1, r6
 8015c94:	4628      	mov	r0, r5
 8015c96:	47b8      	blx	r7
 8015c98:	3001      	adds	r0, #1
 8015c9a:	f43f ae3e 	beq.w	801591a <_printf_float+0xba>
 8015c9e:	f108 0801 	add.w	r8, r8, #1
 8015ca2:	68e3      	ldr	r3, [r4, #12]
 8015ca4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8015ca6:	1a9b      	subs	r3, r3, r2
 8015ca8:	4543      	cmp	r3, r8
 8015caa:	dcf0      	bgt.n	8015c8e <_printf_float+0x42e>
 8015cac:	e6fc      	b.n	8015aa8 <_printf_float+0x248>
 8015cae:	f04f 0800 	mov.w	r8, #0
 8015cb2:	f104 0919 	add.w	r9, r4, #25
 8015cb6:	e7f4      	b.n	8015ca2 <_printf_float+0x442>
 8015cb8:	2900      	cmp	r1, #0
 8015cba:	f43f ae8b 	beq.w	80159d4 <_printf_float+0x174>
 8015cbe:	2300      	movs	r3, #0
 8015cc0:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8015cc4:	ab09      	add	r3, sp, #36	; 0x24
 8015cc6:	9300      	str	r3, [sp, #0]
 8015cc8:	ec49 8b10 	vmov	d0, r8, r9
 8015ccc:	6022      	str	r2, [r4, #0]
 8015cce:	f8cd a004 	str.w	sl, [sp, #4]
 8015cd2:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8015cd6:	4628      	mov	r0, r5
 8015cd8:	f7ff fd2e 	bl	8015738 <__cvt>
 8015cdc:	4680      	mov	r8, r0
 8015cde:	e648      	b.n	8015972 <_printf_float+0x112>

08015ce0 <_printf_common>:
 8015ce0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015ce4:	4691      	mov	r9, r2
 8015ce6:	461f      	mov	r7, r3
 8015ce8:	688a      	ldr	r2, [r1, #8]
 8015cea:	690b      	ldr	r3, [r1, #16]
 8015cec:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8015cf0:	4293      	cmp	r3, r2
 8015cf2:	bfb8      	it	lt
 8015cf4:	4613      	movlt	r3, r2
 8015cf6:	f8c9 3000 	str.w	r3, [r9]
 8015cfa:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8015cfe:	4606      	mov	r6, r0
 8015d00:	460c      	mov	r4, r1
 8015d02:	b112      	cbz	r2, 8015d0a <_printf_common+0x2a>
 8015d04:	3301      	adds	r3, #1
 8015d06:	f8c9 3000 	str.w	r3, [r9]
 8015d0a:	6823      	ldr	r3, [r4, #0]
 8015d0c:	0699      	lsls	r1, r3, #26
 8015d0e:	bf42      	ittt	mi
 8015d10:	f8d9 3000 	ldrmi.w	r3, [r9]
 8015d14:	3302      	addmi	r3, #2
 8015d16:	f8c9 3000 	strmi.w	r3, [r9]
 8015d1a:	6825      	ldr	r5, [r4, #0]
 8015d1c:	f015 0506 	ands.w	r5, r5, #6
 8015d20:	d107      	bne.n	8015d32 <_printf_common+0x52>
 8015d22:	f104 0a19 	add.w	sl, r4, #25
 8015d26:	68e3      	ldr	r3, [r4, #12]
 8015d28:	f8d9 2000 	ldr.w	r2, [r9]
 8015d2c:	1a9b      	subs	r3, r3, r2
 8015d2e:	42ab      	cmp	r3, r5
 8015d30:	dc28      	bgt.n	8015d84 <_printf_common+0xa4>
 8015d32:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8015d36:	6822      	ldr	r2, [r4, #0]
 8015d38:	3300      	adds	r3, #0
 8015d3a:	bf18      	it	ne
 8015d3c:	2301      	movne	r3, #1
 8015d3e:	0692      	lsls	r2, r2, #26
 8015d40:	d42d      	bmi.n	8015d9e <_printf_common+0xbe>
 8015d42:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8015d46:	4639      	mov	r1, r7
 8015d48:	4630      	mov	r0, r6
 8015d4a:	47c0      	blx	r8
 8015d4c:	3001      	adds	r0, #1
 8015d4e:	d020      	beq.n	8015d92 <_printf_common+0xb2>
 8015d50:	6823      	ldr	r3, [r4, #0]
 8015d52:	68e5      	ldr	r5, [r4, #12]
 8015d54:	f8d9 2000 	ldr.w	r2, [r9]
 8015d58:	f003 0306 	and.w	r3, r3, #6
 8015d5c:	2b04      	cmp	r3, #4
 8015d5e:	bf08      	it	eq
 8015d60:	1aad      	subeq	r5, r5, r2
 8015d62:	68a3      	ldr	r3, [r4, #8]
 8015d64:	6922      	ldr	r2, [r4, #16]
 8015d66:	bf0c      	ite	eq
 8015d68:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8015d6c:	2500      	movne	r5, #0
 8015d6e:	4293      	cmp	r3, r2
 8015d70:	bfc4      	itt	gt
 8015d72:	1a9b      	subgt	r3, r3, r2
 8015d74:	18ed      	addgt	r5, r5, r3
 8015d76:	f04f 0900 	mov.w	r9, #0
 8015d7a:	341a      	adds	r4, #26
 8015d7c:	454d      	cmp	r5, r9
 8015d7e:	d11a      	bne.n	8015db6 <_printf_common+0xd6>
 8015d80:	2000      	movs	r0, #0
 8015d82:	e008      	b.n	8015d96 <_printf_common+0xb6>
 8015d84:	2301      	movs	r3, #1
 8015d86:	4652      	mov	r2, sl
 8015d88:	4639      	mov	r1, r7
 8015d8a:	4630      	mov	r0, r6
 8015d8c:	47c0      	blx	r8
 8015d8e:	3001      	adds	r0, #1
 8015d90:	d103      	bne.n	8015d9a <_printf_common+0xba>
 8015d92:	f04f 30ff 	mov.w	r0, #4294967295
 8015d96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015d9a:	3501      	adds	r5, #1
 8015d9c:	e7c3      	b.n	8015d26 <_printf_common+0x46>
 8015d9e:	18e1      	adds	r1, r4, r3
 8015da0:	1c5a      	adds	r2, r3, #1
 8015da2:	2030      	movs	r0, #48	; 0x30
 8015da4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8015da8:	4422      	add	r2, r4
 8015daa:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8015dae:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8015db2:	3302      	adds	r3, #2
 8015db4:	e7c5      	b.n	8015d42 <_printf_common+0x62>
 8015db6:	2301      	movs	r3, #1
 8015db8:	4622      	mov	r2, r4
 8015dba:	4639      	mov	r1, r7
 8015dbc:	4630      	mov	r0, r6
 8015dbe:	47c0      	blx	r8
 8015dc0:	3001      	adds	r0, #1
 8015dc2:	d0e6      	beq.n	8015d92 <_printf_common+0xb2>
 8015dc4:	f109 0901 	add.w	r9, r9, #1
 8015dc8:	e7d8      	b.n	8015d7c <_printf_common+0x9c>
	...

08015dcc <_printf_i>:
 8015dcc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8015dd0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8015dd4:	460c      	mov	r4, r1
 8015dd6:	7e09      	ldrb	r1, [r1, #24]
 8015dd8:	b085      	sub	sp, #20
 8015dda:	296e      	cmp	r1, #110	; 0x6e
 8015ddc:	4617      	mov	r7, r2
 8015dde:	4606      	mov	r6, r0
 8015de0:	4698      	mov	r8, r3
 8015de2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8015de4:	f000 80b3 	beq.w	8015f4e <_printf_i+0x182>
 8015de8:	d822      	bhi.n	8015e30 <_printf_i+0x64>
 8015dea:	2963      	cmp	r1, #99	; 0x63
 8015dec:	d036      	beq.n	8015e5c <_printf_i+0x90>
 8015dee:	d80a      	bhi.n	8015e06 <_printf_i+0x3a>
 8015df0:	2900      	cmp	r1, #0
 8015df2:	f000 80b9 	beq.w	8015f68 <_printf_i+0x19c>
 8015df6:	2958      	cmp	r1, #88	; 0x58
 8015df8:	f000 8083 	beq.w	8015f02 <_printf_i+0x136>
 8015dfc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8015e00:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8015e04:	e032      	b.n	8015e6c <_printf_i+0xa0>
 8015e06:	2964      	cmp	r1, #100	; 0x64
 8015e08:	d001      	beq.n	8015e0e <_printf_i+0x42>
 8015e0a:	2969      	cmp	r1, #105	; 0x69
 8015e0c:	d1f6      	bne.n	8015dfc <_printf_i+0x30>
 8015e0e:	6820      	ldr	r0, [r4, #0]
 8015e10:	6813      	ldr	r3, [r2, #0]
 8015e12:	0605      	lsls	r5, r0, #24
 8015e14:	f103 0104 	add.w	r1, r3, #4
 8015e18:	d52a      	bpl.n	8015e70 <_printf_i+0xa4>
 8015e1a:	681b      	ldr	r3, [r3, #0]
 8015e1c:	6011      	str	r1, [r2, #0]
 8015e1e:	2b00      	cmp	r3, #0
 8015e20:	da03      	bge.n	8015e2a <_printf_i+0x5e>
 8015e22:	222d      	movs	r2, #45	; 0x2d
 8015e24:	425b      	negs	r3, r3
 8015e26:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8015e2a:	486f      	ldr	r0, [pc, #444]	; (8015fe8 <_printf_i+0x21c>)
 8015e2c:	220a      	movs	r2, #10
 8015e2e:	e039      	b.n	8015ea4 <_printf_i+0xd8>
 8015e30:	2973      	cmp	r1, #115	; 0x73
 8015e32:	f000 809d 	beq.w	8015f70 <_printf_i+0x1a4>
 8015e36:	d808      	bhi.n	8015e4a <_printf_i+0x7e>
 8015e38:	296f      	cmp	r1, #111	; 0x6f
 8015e3a:	d020      	beq.n	8015e7e <_printf_i+0xb2>
 8015e3c:	2970      	cmp	r1, #112	; 0x70
 8015e3e:	d1dd      	bne.n	8015dfc <_printf_i+0x30>
 8015e40:	6823      	ldr	r3, [r4, #0]
 8015e42:	f043 0320 	orr.w	r3, r3, #32
 8015e46:	6023      	str	r3, [r4, #0]
 8015e48:	e003      	b.n	8015e52 <_printf_i+0x86>
 8015e4a:	2975      	cmp	r1, #117	; 0x75
 8015e4c:	d017      	beq.n	8015e7e <_printf_i+0xb2>
 8015e4e:	2978      	cmp	r1, #120	; 0x78
 8015e50:	d1d4      	bne.n	8015dfc <_printf_i+0x30>
 8015e52:	2378      	movs	r3, #120	; 0x78
 8015e54:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8015e58:	4864      	ldr	r0, [pc, #400]	; (8015fec <_printf_i+0x220>)
 8015e5a:	e055      	b.n	8015f08 <_printf_i+0x13c>
 8015e5c:	6813      	ldr	r3, [r2, #0]
 8015e5e:	1d19      	adds	r1, r3, #4
 8015e60:	681b      	ldr	r3, [r3, #0]
 8015e62:	6011      	str	r1, [r2, #0]
 8015e64:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8015e68:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8015e6c:	2301      	movs	r3, #1
 8015e6e:	e08c      	b.n	8015f8a <_printf_i+0x1be>
 8015e70:	681b      	ldr	r3, [r3, #0]
 8015e72:	6011      	str	r1, [r2, #0]
 8015e74:	f010 0f40 	tst.w	r0, #64	; 0x40
 8015e78:	bf18      	it	ne
 8015e7a:	b21b      	sxthne	r3, r3
 8015e7c:	e7cf      	b.n	8015e1e <_printf_i+0x52>
 8015e7e:	6813      	ldr	r3, [r2, #0]
 8015e80:	6825      	ldr	r5, [r4, #0]
 8015e82:	1d18      	adds	r0, r3, #4
 8015e84:	6010      	str	r0, [r2, #0]
 8015e86:	0628      	lsls	r0, r5, #24
 8015e88:	d501      	bpl.n	8015e8e <_printf_i+0xc2>
 8015e8a:	681b      	ldr	r3, [r3, #0]
 8015e8c:	e002      	b.n	8015e94 <_printf_i+0xc8>
 8015e8e:	0668      	lsls	r0, r5, #25
 8015e90:	d5fb      	bpl.n	8015e8a <_printf_i+0xbe>
 8015e92:	881b      	ldrh	r3, [r3, #0]
 8015e94:	4854      	ldr	r0, [pc, #336]	; (8015fe8 <_printf_i+0x21c>)
 8015e96:	296f      	cmp	r1, #111	; 0x6f
 8015e98:	bf14      	ite	ne
 8015e9a:	220a      	movne	r2, #10
 8015e9c:	2208      	moveq	r2, #8
 8015e9e:	2100      	movs	r1, #0
 8015ea0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8015ea4:	6865      	ldr	r5, [r4, #4]
 8015ea6:	60a5      	str	r5, [r4, #8]
 8015ea8:	2d00      	cmp	r5, #0
 8015eaa:	f2c0 8095 	blt.w	8015fd8 <_printf_i+0x20c>
 8015eae:	6821      	ldr	r1, [r4, #0]
 8015eb0:	f021 0104 	bic.w	r1, r1, #4
 8015eb4:	6021      	str	r1, [r4, #0]
 8015eb6:	2b00      	cmp	r3, #0
 8015eb8:	d13d      	bne.n	8015f36 <_printf_i+0x16a>
 8015eba:	2d00      	cmp	r5, #0
 8015ebc:	f040 808e 	bne.w	8015fdc <_printf_i+0x210>
 8015ec0:	4665      	mov	r5, ip
 8015ec2:	2a08      	cmp	r2, #8
 8015ec4:	d10b      	bne.n	8015ede <_printf_i+0x112>
 8015ec6:	6823      	ldr	r3, [r4, #0]
 8015ec8:	07db      	lsls	r3, r3, #31
 8015eca:	d508      	bpl.n	8015ede <_printf_i+0x112>
 8015ecc:	6923      	ldr	r3, [r4, #16]
 8015ece:	6862      	ldr	r2, [r4, #4]
 8015ed0:	429a      	cmp	r2, r3
 8015ed2:	bfde      	ittt	le
 8015ed4:	2330      	movle	r3, #48	; 0x30
 8015ed6:	f805 3c01 	strble.w	r3, [r5, #-1]
 8015eda:	f105 35ff 	addle.w	r5, r5, #4294967295
 8015ede:	ebac 0305 	sub.w	r3, ip, r5
 8015ee2:	6123      	str	r3, [r4, #16]
 8015ee4:	f8cd 8000 	str.w	r8, [sp]
 8015ee8:	463b      	mov	r3, r7
 8015eea:	aa03      	add	r2, sp, #12
 8015eec:	4621      	mov	r1, r4
 8015eee:	4630      	mov	r0, r6
 8015ef0:	f7ff fef6 	bl	8015ce0 <_printf_common>
 8015ef4:	3001      	adds	r0, #1
 8015ef6:	d14d      	bne.n	8015f94 <_printf_i+0x1c8>
 8015ef8:	f04f 30ff 	mov.w	r0, #4294967295
 8015efc:	b005      	add	sp, #20
 8015efe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015f02:	4839      	ldr	r0, [pc, #228]	; (8015fe8 <_printf_i+0x21c>)
 8015f04:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8015f08:	6813      	ldr	r3, [r2, #0]
 8015f0a:	6821      	ldr	r1, [r4, #0]
 8015f0c:	1d1d      	adds	r5, r3, #4
 8015f0e:	681b      	ldr	r3, [r3, #0]
 8015f10:	6015      	str	r5, [r2, #0]
 8015f12:	060a      	lsls	r2, r1, #24
 8015f14:	d50b      	bpl.n	8015f2e <_printf_i+0x162>
 8015f16:	07ca      	lsls	r2, r1, #31
 8015f18:	bf44      	itt	mi
 8015f1a:	f041 0120 	orrmi.w	r1, r1, #32
 8015f1e:	6021      	strmi	r1, [r4, #0]
 8015f20:	b91b      	cbnz	r3, 8015f2a <_printf_i+0x15e>
 8015f22:	6822      	ldr	r2, [r4, #0]
 8015f24:	f022 0220 	bic.w	r2, r2, #32
 8015f28:	6022      	str	r2, [r4, #0]
 8015f2a:	2210      	movs	r2, #16
 8015f2c:	e7b7      	b.n	8015e9e <_printf_i+0xd2>
 8015f2e:	064d      	lsls	r5, r1, #25
 8015f30:	bf48      	it	mi
 8015f32:	b29b      	uxthmi	r3, r3
 8015f34:	e7ef      	b.n	8015f16 <_printf_i+0x14a>
 8015f36:	4665      	mov	r5, ip
 8015f38:	fbb3 f1f2 	udiv	r1, r3, r2
 8015f3c:	fb02 3311 	mls	r3, r2, r1, r3
 8015f40:	5cc3      	ldrb	r3, [r0, r3]
 8015f42:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8015f46:	460b      	mov	r3, r1
 8015f48:	2900      	cmp	r1, #0
 8015f4a:	d1f5      	bne.n	8015f38 <_printf_i+0x16c>
 8015f4c:	e7b9      	b.n	8015ec2 <_printf_i+0xf6>
 8015f4e:	6813      	ldr	r3, [r2, #0]
 8015f50:	6825      	ldr	r5, [r4, #0]
 8015f52:	6961      	ldr	r1, [r4, #20]
 8015f54:	1d18      	adds	r0, r3, #4
 8015f56:	6010      	str	r0, [r2, #0]
 8015f58:	0628      	lsls	r0, r5, #24
 8015f5a:	681b      	ldr	r3, [r3, #0]
 8015f5c:	d501      	bpl.n	8015f62 <_printf_i+0x196>
 8015f5e:	6019      	str	r1, [r3, #0]
 8015f60:	e002      	b.n	8015f68 <_printf_i+0x19c>
 8015f62:	066a      	lsls	r2, r5, #25
 8015f64:	d5fb      	bpl.n	8015f5e <_printf_i+0x192>
 8015f66:	8019      	strh	r1, [r3, #0]
 8015f68:	2300      	movs	r3, #0
 8015f6a:	6123      	str	r3, [r4, #16]
 8015f6c:	4665      	mov	r5, ip
 8015f6e:	e7b9      	b.n	8015ee4 <_printf_i+0x118>
 8015f70:	6813      	ldr	r3, [r2, #0]
 8015f72:	1d19      	adds	r1, r3, #4
 8015f74:	6011      	str	r1, [r2, #0]
 8015f76:	681d      	ldr	r5, [r3, #0]
 8015f78:	6862      	ldr	r2, [r4, #4]
 8015f7a:	2100      	movs	r1, #0
 8015f7c:	4628      	mov	r0, r5
 8015f7e:	f7ea f947 	bl	8000210 <memchr>
 8015f82:	b108      	cbz	r0, 8015f88 <_printf_i+0x1bc>
 8015f84:	1b40      	subs	r0, r0, r5
 8015f86:	6060      	str	r0, [r4, #4]
 8015f88:	6863      	ldr	r3, [r4, #4]
 8015f8a:	6123      	str	r3, [r4, #16]
 8015f8c:	2300      	movs	r3, #0
 8015f8e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8015f92:	e7a7      	b.n	8015ee4 <_printf_i+0x118>
 8015f94:	6923      	ldr	r3, [r4, #16]
 8015f96:	462a      	mov	r2, r5
 8015f98:	4639      	mov	r1, r7
 8015f9a:	4630      	mov	r0, r6
 8015f9c:	47c0      	blx	r8
 8015f9e:	3001      	adds	r0, #1
 8015fa0:	d0aa      	beq.n	8015ef8 <_printf_i+0x12c>
 8015fa2:	6823      	ldr	r3, [r4, #0]
 8015fa4:	079b      	lsls	r3, r3, #30
 8015fa6:	d413      	bmi.n	8015fd0 <_printf_i+0x204>
 8015fa8:	68e0      	ldr	r0, [r4, #12]
 8015faa:	9b03      	ldr	r3, [sp, #12]
 8015fac:	4298      	cmp	r0, r3
 8015fae:	bfb8      	it	lt
 8015fb0:	4618      	movlt	r0, r3
 8015fb2:	e7a3      	b.n	8015efc <_printf_i+0x130>
 8015fb4:	2301      	movs	r3, #1
 8015fb6:	464a      	mov	r2, r9
 8015fb8:	4639      	mov	r1, r7
 8015fba:	4630      	mov	r0, r6
 8015fbc:	47c0      	blx	r8
 8015fbe:	3001      	adds	r0, #1
 8015fc0:	d09a      	beq.n	8015ef8 <_printf_i+0x12c>
 8015fc2:	3501      	adds	r5, #1
 8015fc4:	68e3      	ldr	r3, [r4, #12]
 8015fc6:	9a03      	ldr	r2, [sp, #12]
 8015fc8:	1a9b      	subs	r3, r3, r2
 8015fca:	42ab      	cmp	r3, r5
 8015fcc:	dcf2      	bgt.n	8015fb4 <_printf_i+0x1e8>
 8015fce:	e7eb      	b.n	8015fa8 <_printf_i+0x1dc>
 8015fd0:	2500      	movs	r5, #0
 8015fd2:	f104 0919 	add.w	r9, r4, #25
 8015fd6:	e7f5      	b.n	8015fc4 <_printf_i+0x1f8>
 8015fd8:	2b00      	cmp	r3, #0
 8015fda:	d1ac      	bne.n	8015f36 <_printf_i+0x16a>
 8015fdc:	7803      	ldrb	r3, [r0, #0]
 8015fde:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8015fe2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8015fe6:	e76c      	b.n	8015ec2 <_printf_i+0xf6>
 8015fe8:	0801a1a8 	.word	0x0801a1a8
 8015fec:	0801a1b9 	.word	0x0801a1b9

08015ff0 <_scanf_float>:
 8015ff0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015ff4:	469a      	mov	sl, r3
 8015ff6:	688b      	ldr	r3, [r1, #8]
 8015ff8:	4616      	mov	r6, r2
 8015ffa:	1e5a      	subs	r2, r3, #1
 8015ffc:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8016000:	b087      	sub	sp, #28
 8016002:	bf83      	ittte	hi
 8016004:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 8016008:	189b      	addhi	r3, r3, r2
 801600a:	9301      	strhi	r3, [sp, #4]
 801600c:	2300      	movls	r3, #0
 801600e:	bf86      	itte	hi
 8016010:	f240 135d 	movwhi	r3, #349	; 0x15d
 8016014:	608b      	strhi	r3, [r1, #8]
 8016016:	9301      	strls	r3, [sp, #4]
 8016018:	680b      	ldr	r3, [r1, #0]
 801601a:	4688      	mov	r8, r1
 801601c:	f04f 0b00 	mov.w	fp, #0
 8016020:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8016024:	f848 3b1c 	str.w	r3, [r8], #28
 8016028:	e9cd bb03 	strd	fp, fp, [sp, #12]
 801602c:	4607      	mov	r7, r0
 801602e:	460c      	mov	r4, r1
 8016030:	4645      	mov	r5, r8
 8016032:	465a      	mov	r2, fp
 8016034:	46d9      	mov	r9, fp
 8016036:	f8cd b008 	str.w	fp, [sp, #8]
 801603a:	68a1      	ldr	r1, [r4, #8]
 801603c:	b181      	cbz	r1, 8016060 <_scanf_float+0x70>
 801603e:	6833      	ldr	r3, [r6, #0]
 8016040:	781b      	ldrb	r3, [r3, #0]
 8016042:	2b49      	cmp	r3, #73	; 0x49
 8016044:	d071      	beq.n	801612a <_scanf_float+0x13a>
 8016046:	d84d      	bhi.n	80160e4 <_scanf_float+0xf4>
 8016048:	2b39      	cmp	r3, #57	; 0x39
 801604a:	d840      	bhi.n	80160ce <_scanf_float+0xde>
 801604c:	2b31      	cmp	r3, #49	; 0x31
 801604e:	f080 8088 	bcs.w	8016162 <_scanf_float+0x172>
 8016052:	2b2d      	cmp	r3, #45	; 0x2d
 8016054:	f000 8090 	beq.w	8016178 <_scanf_float+0x188>
 8016058:	d815      	bhi.n	8016086 <_scanf_float+0x96>
 801605a:	2b2b      	cmp	r3, #43	; 0x2b
 801605c:	f000 808c 	beq.w	8016178 <_scanf_float+0x188>
 8016060:	f1b9 0f00 	cmp.w	r9, #0
 8016064:	d003      	beq.n	801606e <_scanf_float+0x7e>
 8016066:	6823      	ldr	r3, [r4, #0]
 8016068:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 801606c:	6023      	str	r3, [r4, #0]
 801606e:	3a01      	subs	r2, #1
 8016070:	2a01      	cmp	r2, #1
 8016072:	f200 80ea 	bhi.w	801624a <_scanf_float+0x25a>
 8016076:	4545      	cmp	r5, r8
 8016078:	f200 80dc 	bhi.w	8016234 <_scanf_float+0x244>
 801607c:	2601      	movs	r6, #1
 801607e:	4630      	mov	r0, r6
 8016080:	b007      	add	sp, #28
 8016082:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016086:	2b2e      	cmp	r3, #46	; 0x2e
 8016088:	f000 809f 	beq.w	80161ca <_scanf_float+0x1da>
 801608c:	2b30      	cmp	r3, #48	; 0x30
 801608e:	d1e7      	bne.n	8016060 <_scanf_float+0x70>
 8016090:	6820      	ldr	r0, [r4, #0]
 8016092:	f410 7f80 	tst.w	r0, #256	; 0x100
 8016096:	d064      	beq.n	8016162 <_scanf_float+0x172>
 8016098:	9b01      	ldr	r3, [sp, #4]
 801609a:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 801609e:	6020      	str	r0, [r4, #0]
 80160a0:	f109 0901 	add.w	r9, r9, #1
 80160a4:	b11b      	cbz	r3, 80160ae <_scanf_float+0xbe>
 80160a6:	3b01      	subs	r3, #1
 80160a8:	3101      	adds	r1, #1
 80160aa:	9301      	str	r3, [sp, #4]
 80160ac:	60a1      	str	r1, [r4, #8]
 80160ae:	68a3      	ldr	r3, [r4, #8]
 80160b0:	3b01      	subs	r3, #1
 80160b2:	60a3      	str	r3, [r4, #8]
 80160b4:	6923      	ldr	r3, [r4, #16]
 80160b6:	3301      	adds	r3, #1
 80160b8:	6123      	str	r3, [r4, #16]
 80160ba:	6873      	ldr	r3, [r6, #4]
 80160bc:	3b01      	subs	r3, #1
 80160be:	2b00      	cmp	r3, #0
 80160c0:	6073      	str	r3, [r6, #4]
 80160c2:	f340 80ac 	ble.w	801621e <_scanf_float+0x22e>
 80160c6:	6833      	ldr	r3, [r6, #0]
 80160c8:	3301      	adds	r3, #1
 80160ca:	6033      	str	r3, [r6, #0]
 80160cc:	e7b5      	b.n	801603a <_scanf_float+0x4a>
 80160ce:	2b45      	cmp	r3, #69	; 0x45
 80160d0:	f000 8085 	beq.w	80161de <_scanf_float+0x1ee>
 80160d4:	2b46      	cmp	r3, #70	; 0x46
 80160d6:	d06a      	beq.n	80161ae <_scanf_float+0x1be>
 80160d8:	2b41      	cmp	r3, #65	; 0x41
 80160da:	d1c1      	bne.n	8016060 <_scanf_float+0x70>
 80160dc:	2a01      	cmp	r2, #1
 80160de:	d1bf      	bne.n	8016060 <_scanf_float+0x70>
 80160e0:	2202      	movs	r2, #2
 80160e2:	e046      	b.n	8016172 <_scanf_float+0x182>
 80160e4:	2b65      	cmp	r3, #101	; 0x65
 80160e6:	d07a      	beq.n	80161de <_scanf_float+0x1ee>
 80160e8:	d818      	bhi.n	801611c <_scanf_float+0x12c>
 80160ea:	2b54      	cmp	r3, #84	; 0x54
 80160ec:	d066      	beq.n	80161bc <_scanf_float+0x1cc>
 80160ee:	d811      	bhi.n	8016114 <_scanf_float+0x124>
 80160f0:	2b4e      	cmp	r3, #78	; 0x4e
 80160f2:	d1b5      	bne.n	8016060 <_scanf_float+0x70>
 80160f4:	2a00      	cmp	r2, #0
 80160f6:	d146      	bne.n	8016186 <_scanf_float+0x196>
 80160f8:	f1b9 0f00 	cmp.w	r9, #0
 80160fc:	d145      	bne.n	801618a <_scanf_float+0x19a>
 80160fe:	6821      	ldr	r1, [r4, #0]
 8016100:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8016104:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8016108:	d13f      	bne.n	801618a <_scanf_float+0x19a>
 801610a:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 801610e:	6021      	str	r1, [r4, #0]
 8016110:	2201      	movs	r2, #1
 8016112:	e02e      	b.n	8016172 <_scanf_float+0x182>
 8016114:	2b59      	cmp	r3, #89	; 0x59
 8016116:	d01e      	beq.n	8016156 <_scanf_float+0x166>
 8016118:	2b61      	cmp	r3, #97	; 0x61
 801611a:	e7de      	b.n	80160da <_scanf_float+0xea>
 801611c:	2b6e      	cmp	r3, #110	; 0x6e
 801611e:	d0e9      	beq.n	80160f4 <_scanf_float+0x104>
 8016120:	d815      	bhi.n	801614e <_scanf_float+0x15e>
 8016122:	2b66      	cmp	r3, #102	; 0x66
 8016124:	d043      	beq.n	80161ae <_scanf_float+0x1be>
 8016126:	2b69      	cmp	r3, #105	; 0x69
 8016128:	d19a      	bne.n	8016060 <_scanf_float+0x70>
 801612a:	f1bb 0f00 	cmp.w	fp, #0
 801612e:	d138      	bne.n	80161a2 <_scanf_float+0x1b2>
 8016130:	f1b9 0f00 	cmp.w	r9, #0
 8016134:	d197      	bne.n	8016066 <_scanf_float+0x76>
 8016136:	6821      	ldr	r1, [r4, #0]
 8016138:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 801613c:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8016140:	d195      	bne.n	801606e <_scanf_float+0x7e>
 8016142:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8016146:	6021      	str	r1, [r4, #0]
 8016148:	f04f 0b01 	mov.w	fp, #1
 801614c:	e011      	b.n	8016172 <_scanf_float+0x182>
 801614e:	2b74      	cmp	r3, #116	; 0x74
 8016150:	d034      	beq.n	80161bc <_scanf_float+0x1cc>
 8016152:	2b79      	cmp	r3, #121	; 0x79
 8016154:	d184      	bne.n	8016060 <_scanf_float+0x70>
 8016156:	f1bb 0f07 	cmp.w	fp, #7
 801615a:	d181      	bne.n	8016060 <_scanf_float+0x70>
 801615c:	f04f 0b08 	mov.w	fp, #8
 8016160:	e007      	b.n	8016172 <_scanf_float+0x182>
 8016162:	eb12 0f0b 	cmn.w	r2, fp
 8016166:	f47f af7b 	bne.w	8016060 <_scanf_float+0x70>
 801616a:	6821      	ldr	r1, [r4, #0]
 801616c:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 8016170:	6021      	str	r1, [r4, #0]
 8016172:	702b      	strb	r3, [r5, #0]
 8016174:	3501      	adds	r5, #1
 8016176:	e79a      	b.n	80160ae <_scanf_float+0xbe>
 8016178:	6821      	ldr	r1, [r4, #0]
 801617a:	0608      	lsls	r0, r1, #24
 801617c:	f57f af70 	bpl.w	8016060 <_scanf_float+0x70>
 8016180:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8016184:	e7f4      	b.n	8016170 <_scanf_float+0x180>
 8016186:	2a02      	cmp	r2, #2
 8016188:	d047      	beq.n	801621a <_scanf_float+0x22a>
 801618a:	f1bb 0f01 	cmp.w	fp, #1
 801618e:	d003      	beq.n	8016198 <_scanf_float+0x1a8>
 8016190:	f1bb 0f04 	cmp.w	fp, #4
 8016194:	f47f af64 	bne.w	8016060 <_scanf_float+0x70>
 8016198:	f10b 0b01 	add.w	fp, fp, #1
 801619c:	fa5f fb8b 	uxtb.w	fp, fp
 80161a0:	e7e7      	b.n	8016172 <_scanf_float+0x182>
 80161a2:	f1bb 0f03 	cmp.w	fp, #3
 80161a6:	d0f7      	beq.n	8016198 <_scanf_float+0x1a8>
 80161a8:	f1bb 0f05 	cmp.w	fp, #5
 80161ac:	e7f2      	b.n	8016194 <_scanf_float+0x1a4>
 80161ae:	f1bb 0f02 	cmp.w	fp, #2
 80161b2:	f47f af55 	bne.w	8016060 <_scanf_float+0x70>
 80161b6:	f04f 0b03 	mov.w	fp, #3
 80161ba:	e7da      	b.n	8016172 <_scanf_float+0x182>
 80161bc:	f1bb 0f06 	cmp.w	fp, #6
 80161c0:	f47f af4e 	bne.w	8016060 <_scanf_float+0x70>
 80161c4:	f04f 0b07 	mov.w	fp, #7
 80161c8:	e7d3      	b.n	8016172 <_scanf_float+0x182>
 80161ca:	6821      	ldr	r1, [r4, #0]
 80161cc:	0588      	lsls	r0, r1, #22
 80161ce:	f57f af47 	bpl.w	8016060 <_scanf_float+0x70>
 80161d2:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 80161d6:	6021      	str	r1, [r4, #0]
 80161d8:	f8cd 9008 	str.w	r9, [sp, #8]
 80161dc:	e7c9      	b.n	8016172 <_scanf_float+0x182>
 80161de:	6821      	ldr	r1, [r4, #0]
 80161e0:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 80161e4:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 80161e8:	d006      	beq.n	80161f8 <_scanf_float+0x208>
 80161ea:	0548      	lsls	r0, r1, #21
 80161ec:	f57f af38 	bpl.w	8016060 <_scanf_float+0x70>
 80161f0:	f1b9 0f00 	cmp.w	r9, #0
 80161f4:	f43f af3b 	beq.w	801606e <_scanf_float+0x7e>
 80161f8:	0588      	lsls	r0, r1, #22
 80161fa:	bf58      	it	pl
 80161fc:	9802      	ldrpl	r0, [sp, #8]
 80161fe:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8016202:	bf58      	it	pl
 8016204:	eba9 0000 	subpl.w	r0, r9, r0
 8016208:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 801620c:	bf58      	it	pl
 801620e:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 8016212:	6021      	str	r1, [r4, #0]
 8016214:	f04f 0900 	mov.w	r9, #0
 8016218:	e7ab      	b.n	8016172 <_scanf_float+0x182>
 801621a:	2203      	movs	r2, #3
 801621c:	e7a9      	b.n	8016172 <_scanf_float+0x182>
 801621e:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8016222:	9205      	str	r2, [sp, #20]
 8016224:	4631      	mov	r1, r6
 8016226:	4638      	mov	r0, r7
 8016228:	4798      	blx	r3
 801622a:	9a05      	ldr	r2, [sp, #20]
 801622c:	2800      	cmp	r0, #0
 801622e:	f43f af04 	beq.w	801603a <_scanf_float+0x4a>
 8016232:	e715      	b.n	8016060 <_scanf_float+0x70>
 8016234:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8016238:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 801623c:	4632      	mov	r2, r6
 801623e:	4638      	mov	r0, r7
 8016240:	4798      	blx	r3
 8016242:	6923      	ldr	r3, [r4, #16]
 8016244:	3b01      	subs	r3, #1
 8016246:	6123      	str	r3, [r4, #16]
 8016248:	e715      	b.n	8016076 <_scanf_float+0x86>
 801624a:	f10b 33ff 	add.w	r3, fp, #4294967295
 801624e:	2b06      	cmp	r3, #6
 8016250:	d80a      	bhi.n	8016268 <_scanf_float+0x278>
 8016252:	f1bb 0f02 	cmp.w	fp, #2
 8016256:	d968      	bls.n	801632a <_scanf_float+0x33a>
 8016258:	f1ab 0b03 	sub.w	fp, fp, #3
 801625c:	fa5f fb8b 	uxtb.w	fp, fp
 8016260:	eba5 0b0b 	sub.w	fp, r5, fp
 8016264:	455d      	cmp	r5, fp
 8016266:	d14b      	bne.n	8016300 <_scanf_float+0x310>
 8016268:	6823      	ldr	r3, [r4, #0]
 801626a:	05da      	lsls	r2, r3, #23
 801626c:	d51f      	bpl.n	80162ae <_scanf_float+0x2be>
 801626e:	055b      	lsls	r3, r3, #21
 8016270:	d468      	bmi.n	8016344 <_scanf_float+0x354>
 8016272:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8016276:	6923      	ldr	r3, [r4, #16]
 8016278:	2965      	cmp	r1, #101	; 0x65
 801627a:	f103 33ff 	add.w	r3, r3, #4294967295
 801627e:	f105 3bff 	add.w	fp, r5, #4294967295
 8016282:	6123      	str	r3, [r4, #16]
 8016284:	d00d      	beq.n	80162a2 <_scanf_float+0x2b2>
 8016286:	2945      	cmp	r1, #69	; 0x45
 8016288:	d00b      	beq.n	80162a2 <_scanf_float+0x2b2>
 801628a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801628e:	4632      	mov	r2, r6
 8016290:	4638      	mov	r0, r7
 8016292:	4798      	blx	r3
 8016294:	6923      	ldr	r3, [r4, #16]
 8016296:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 801629a:	3b01      	subs	r3, #1
 801629c:	f1a5 0b02 	sub.w	fp, r5, #2
 80162a0:	6123      	str	r3, [r4, #16]
 80162a2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80162a6:	4632      	mov	r2, r6
 80162a8:	4638      	mov	r0, r7
 80162aa:	4798      	blx	r3
 80162ac:	465d      	mov	r5, fp
 80162ae:	6826      	ldr	r6, [r4, #0]
 80162b0:	f016 0610 	ands.w	r6, r6, #16
 80162b4:	d17a      	bne.n	80163ac <_scanf_float+0x3bc>
 80162b6:	702e      	strb	r6, [r5, #0]
 80162b8:	6823      	ldr	r3, [r4, #0]
 80162ba:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80162be:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80162c2:	d142      	bne.n	801634a <_scanf_float+0x35a>
 80162c4:	9b02      	ldr	r3, [sp, #8]
 80162c6:	eba9 0303 	sub.w	r3, r9, r3
 80162ca:	425a      	negs	r2, r3
 80162cc:	2b00      	cmp	r3, #0
 80162ce:	d149      	bne.n	8016364 <_scanf_float+0x374>
 80162d0:	2200      	movs	r2, #0
 80162d2:	4641      	mov	r1, r8
 80162d4:	4638      	mov	r0, r7
 80162d6:	f000 ff0b 	bl	80170f0 <_strtod_r>
 80162da:	6825      	ldr	r5, [r4, #0]
 80162dc:	f8da 3000 	ldr.w	r3, [sl]
 80162e0:	f015 0f02 	tst.w	r5, #2
 80162e4:	f103 0204 	add.w	r2, r3, #4
 80162e8:	ec59 8b10 	vmov	r8, r9, d0
 80162ec:	f8ca 2000 	str.w	r2, [sl]
 80162f0:	d043      	beq.n	801637a <_scanf_float+0x38a>
 80162f2:	681b      	ldr	r3, [r3, #0]
 80162f4:	e9c3 8900 	strd	r8, r9, [r3]
 80162f8:	68e3      	ldr	r3, [r4, #12]
 80162fa:	3301      	adds	r3, #1
 80162fc:	60e3      	str	r3, [r4, #12]
 80162fe:	e6be      	b.n	801607e <_scanf_float+0x8e>
 8016300:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8016304:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8016308:	4632      	mov	r2, r6
 801630a:	4638      	mov	r0, r7
 801630c:	4798      	blx	r3
 801630e:	6923      	ldr	r3, [r4, #16]
 8016310:	3b01      	subs	r3, #1
 8016312:	6123      	str	r3, [r4, #16]
 8016314:	e7a6      	b.n	8016264 <_scanf_float+0x274>
 8016316:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801631a:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 801631e:	4632      	mov	r2, r6
 8016320:	4638      	mov	r0, r7
 8016322:	4798      	blx	r3
 8016324:	6923      	ldr	r3, [r4, #16]
 8016326:	3b01      	subs	r3, #1
 8016328:	6123      	str	r3, [r4, #16]
 801632a:	4545      	cmp	r5, r8
 801632c:	d8f3      	bhi.n	8016316 <_scanf_float+0x326>
 801632e:	e6a5      	b.n	801607c <_scanf_float+0x8c>
 8016330:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8016334:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8016338:	4632      	mov	r2, r6
 801633a:	4638      	mov	r0, r7
 801633c:	4798      	blx	r3
 801633e:	6923      	ldr	r3, [r4, #16]
 8016340:	3b01      	subs	r3, #1
 8016342:	6123      	str	r3, [r4, #16]
 8016344:	4545      	cmp	r5, r8
 8016346:	d8f3      	bhi.n	8016330 <_scanf_float+0x340>
 8016348:	e698      	b.n	801607c <_scanf_float+0x8c>
 801634a:	9b03      	ldr	r3, [sp, #12]
 801634c:	2b00      	cmp	r3, #0
 801634e:	d0bf      	beq.n	80162d0 <_scanf_float+0x2e0>
 8016350:	9904      	ldr	r1, [sp, #16]
 8016352:	230a      	movs	r3, #10
 8016354:	4632      	mov	r2, r6
 8016356:	3101      	adds	r1, #1
 8016358:	4638      	mov	r0, r7
 801635a:	f000 ff55 	bl	8017208 <_strtol_r>
 801635e:	9b03      	ldr	r3, [sp, #12]
 8016360:	9d04      	ldr	r5, [sp, #16]
 8016362:	1ac2      	subs	r2, r0, r3
 8016364:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8016368:	429d      	cmp	r5, r3
 801636a:	bf28      	it	cs
 801636c:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 8016370:	490f      	ldr	r1, [pc, #60]	; (80163b0 <_scanf_float+0x3c0>)
 8016372:	4628      	mov	r0, r5
 8016374:	f000 f858 	bl	8016428 <siprintf>
 8016378:	e7aa      	b.n	80162d0 <_scanf_float+0x2e0>
 801637a:	f015 0504 	ands.w	r5, r5, #4
 801637e:	d1b8      	bne.n	80162f2 <_scanf_float+0x302>
 8016380:	681f      	ldr	r7, [r3, #0]
 8016382:	ee10 2a10 	vmov	r2, s0
 8016386:	464b      	mov	r3, r9
 8016388:	ee10 0a10 	vmov	r0, s0
 801638c:	4649      	mov	r1, r9
 801638e:	f7ea fbe5 	bl	8000b5c <__aeabi_dcmpun>
 8016392:	b128      	cbz	r0, 80163a0 <_scanf_float+0x3b0>
 8016394:	4628      	mov	r0, r5
 8016396:	f000 f80d 	bl	80163b4 <nanf>
 801639a:	ed87 0a00 	vstr	s0, [r7]
 801639e:	e7ab      	b.n	80162f8 <_scanf_float+0x308>
 80163a0:	4640      	mov	r0, r8
 80163a2:	4649      	mov	r1, r9
 80163a4:	f7ea fc38 	bl	8000c18 <__aeabi_d2f>
 80163a8:	6038      	str	r0, [r7, #0]
 80163aa:	e7a5      	b.n	80162f8 <_scanf_float+0x308>
 80163ac:	2600      	movs	r6, #0
 80163ae:	e666      	b.n	801607e <_scanf_float+0x8e>
 80163b0:	0801a1ca 	.word	0x0801a1ca

080163b4 <nanf>:
 80163b4:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80163bc <nanf+0x8>
 80163b8:	4770      	bx	lr
 80163ba:	bf00      	nop
 80163bc:	7fc00000 	.word	0x7fc00000

080163c0 <sniprintf>:
 80163c0:	b40c      	push	{r2, r3}
 80163c2:	b530      	push	{r4, r5, lr}
 80163c4:	4b17      	ldr	r3, [pc, #92]	; (8016424 <sniprintf+0x64>)
 80163c6:	1e0c      	subs	r4, r1, #0
 80163c8:	b09d      	sub	sp, #116	; 0x74
 80163ca:	681d      	ldr	r5, [r3, #0]
 80163cc:	da08      	bge.n	80163e0 <sniprintf+0x20>
 80163ce:	238b      	movs	r3, #139	; 0x8b
 80163d0:	602b      	str	r3, [r5, #0]
 80163d2:	f04f 30ff 	mov.w	r0, #4294967295
 80163d6:	b01d      	add	sp, #116	; 0x74
 80163d8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80163dc:	b002      	add	sp, #8
 80163de:	4770      	bx	lr
 80163e0:	f44f 7302 	mov.w	r3, #520	; 0x208
 80163e4:	f8ad 3014 	strh.w	r3, [sp, #20]
 80163e8:	bf14      	ite	ne
 80163ea:	f104 33ff 	addne.w	r3, r4, #4294967295
 80163ee:	4623      	moveq	r3, r4
 80163f0:	9304      	str	r3, [sp, #16]
 80163f2:	9307      	str	r3, [sp, #28]
 80163f4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80163f8:	9002      	str	r0, [sp, #8]
 80163fa:	9006      	str	r0, [sp, #24]
 80163fc:	f8ad 3016 	strh.w	r3, [sp, #22]
 8016400:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8016402:	ab21      	add	r3, sp, #132	; 0x84
 8016404:	a902      	add	r1, sp, #8
 8016406:	4628      	mov	r0, r5
 8016408:	9301      	str	r3, [sp, #4]
 801640a:	f002 fdf1 	bl	8018ff0 <_svfiprintf_r>
 801640e:	1c43      	adds	r3, r0, #1
 8016410:	bfbc      	itt	lt
 8016412:	238b      	movlt	r3, #139	; 0x8b
 8016414:	602b      	strlt	r3, [r5, #0]
 8016416:	2c00      	cmp	r4, #0
 8016418:	d0dd      	beq.n	80163d6 <sniprintf+0x16>
 801641a:	9b02      	ldr	r3, [sp, #8]
 801641c:	2200      	movs	r2, #0
 801641e:	701a      	strb	r2, [r3, #0]
 8016420:	e7d9      	b.n	80163d6 <sniprintf+0x16>
 8016422:	bf00      	nop
 8016424:	2000000c 	.word	0x2000000c

08016428 <siprintf>:
 8016428:	b40e      	push	{r1, r2, r3}
 801642a:	b500      	push	{lr}
 801642c:	b09c      	sub	sp, #112	; 0x70
 801642e:	ab1d      	add	r3, sp, #116	; 0x74
 8016430:	9002      	str	r0, [sp, #8]
 8016432:	9006      	str	r0, [sp, #24]
 8016434:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8016438:	4809      	ldr	r0, [pc, #36]	; (8016460 <siprintf+0x38>)
 801643a:	9107      	str	r1, [sp, #28]
 801643c:	9104      	str	r1, [sp, #16]
 801643e:	4909      	ldr	r1, [pc, #36]	; (8016464 <siprintf+0x3c>)
 8016440:	f853 2b04 	ldr.w	r2, [r3], #4
 8016444:	9105      	str	r1, [sp, #20]
 8016446:	6800      	ldr	r0, [r0, #0]
 8016448:	9301      	str	r3, [sp, #4]
 801644a:	a902      	add	r1, sp, #8
 801644c:	f002 fdd0 	bl	8018ff0 <_svfiprintf_r>
 8016450:	9b02      	ldr	r3, [sp, #8]
 8016452:	2200      	movs	r2, #0
 8016454:	701a      	strb	r2, [r3, #0]
 8016456:	b01c      	add	sp, #112	; 0x70
 8016458:	f85d eb04 	ldr.w	lr, [sp], #4
 801645c:	b003      	add	sp, #12
 801645e:	4770      	bx	lr
 8016460:	2000000c 	.word	0x2000000c
 8016464:	ffff0208 	.word	0xffff0208

08016468 <siscanf>:
 8016468:	b40e      	push	{r1, r2, r3}
 801646a:	b530      	push	{r4, r5, lr}
 801646c:	b09c      	sub	sp, #112	; 0x70
 801646e:	ac1f      	add	r4, sp, #124	; 0x7c
 8016470:	f44f 7201 	mov.w	r2, #516	; 0x204
 8016474:	f854 5b04 	ldr.w	r5, [r4], #4
 8016478:	f8ad 2014 	strh.w	r2, [sp, #20]
 801647c:	9002      	str	r0, [sp, #8]
 801647e:	9006      	str	r0, [sp, #24]
 8016480:	f7e9 febe 	bl	8000200 <strlen>
 8016484:	4b0b      	ldr	r3, [pc, #44]	; (80164b4 <siscanf+0x4c>)
 8016486:	9003      	str	r0, [sp, #12]
 8016488:	9007      	str	r0, [sp, #28]
 801648a:	930b      	str	r3, [sp, #44]	; 0x2c
 801648c:	480a      	ldr	r0, [pc, #40]	; (80164b8 <siscanf+0x50>)
 801648e:	9401      	str	r4, [sp, #4]
 8016490:	2300      	movs	r3, #0
 8016492:	930f      	str	r3, [sp, #60]	; 0x3c
 8016494:	9314      	str	r3, [sp, #80]	; 0x50
 8016496:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801649a:	f8ad 3016 	strh.w	r3, [sp, #22]
 801649e:	462a      	mov	r2, r5
 80164a0:	4623      	mov	r3, r4
 80164a2:	a902      	add	r1, sp, #8
 80164a4:	6800      	ldr	r0, [r0, #0]
 80164a6:	f002 fef5 	bl	8019294 <__ssvfiscanf_r>
 80164aa:	b01c      	add	sp, #112	; 0x70
 80164ac:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80164b0:	b003      	add	sp, #12
 80164b2:	4770      	bx	lr
 80164b4:	080164bd 	.word	0x080164bd
 80164b8:	2000000c 	.word	0x2000000c

080164bc <__seofread>:
 80164bc:	2000      	movs	r0, #0
 80164be:	4770      	bx	lr

080164c0 <strcpy>:
 80164c0:	4603      	mov	r3, r0
 80164c2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80164c6:	f803 2b01 	strb.w	r2, [r3], #1
 80164ca:	2a00      	cmp	r2, #0
 80164cc:	d1f9      	bne.n	80164c2 <strcpy+0x2>
 80164ce:	4770      	bx	lr

080164d0 <sulp>:
 80164d0:	b570      	push	{r4, r5, r6, lr}
 80164d2:	4604      	mov	r4, r0
 80164d4:	460d      	mov	r5, r1
 80164d6:	ec45 4b10 	vmov	d0, r4, r5
 80164da:	4616      	mov	r6, r2
 80164dc:	f002 fb44 	bl	8018b68 <__ulp>
 80164e0:	ec51 0b10 	vmov	r0, r1, d0
 80164e4:	b17e      	cbz	r6, 8016506 <sulp+0x36>
 80164e6:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80164ea:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80164ee:	2b00      	cmp	r3, #0
 80164f0:	dd09      	ble.n	8016506 <sulp+0x36>
 80164f2:	051b      	lsls	r3, r3, #20
 80164f4:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80164f8:	2400      	movs	r4, #0
 80164fa:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80164fe:	4622      	mov	r2, r4
 8016500:	462b      	mov	r3, r5
 8016502:	f7ea f891 	bl	8000628 <__aeabi_dmul>
 8016506:	bd70      	pop	{r4, r5, r6, pc}

08016508 <_strtod_l>:
 8016508:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801650c:	461f      	mov	r7, r3
 801650e:	b0a1      	sub	sp, #132	; 0x84
 8016510:	2300      	movs	r3, #0
 8016512:	4681      	mov	r9, r0
 8016514:	4638      	mov	r0, r7
 8016516:	460e      	mov	r6, r1
 8016518:	9217      	str	r2, [sp, #92]	; 0x5c
 801651a:	931c      	str	r3, [sp, #112]	; 0x70
 801651c:	f002 f824 	bl	8018568 <__localeconv_l>
 8016520:	4680      	mov	r8, r0
 8016522:	6800      	ldr	r0, [r0, #0]
 8016524:	f7e9 fe6c 	bl	8000200 <strlen>
 8016528:	f04f 0a00 	mov.w	sl, #0
 801652c:	4604      	mov	r4, r0
 801652e:	f04f 0b00 	mov.w	fp, #0
 8016532:	961b      	str	r6, [sp, #108]	; 0x6c
 8016534:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8016536:	781a      	ldrb	r2, [r3, #0]
 8016538:	2a0d      	cmp	r2, #13
 801653a:	d832      	bhi.n	80165a2 <_strtod_l+0x9a>
 801653c:	2a09      	cmp	r2, #9
 801653e:	d236      	bcs.n	80165ae <_strtod_l+0xa6>
 8016540:	2a00      	cmp	r2, #0
 8016542:	d03e      	beq.n	80165c2 <_strtod_l+0xba>
 8016544:	2300      	movs	r3, #0
 8016546:	930d      	str	r3, [sp, #52]	; 0x34
 8016548:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 801654a:	782b      	ldrb	r3, [r5, #0]
 801654c:	2b30      	cmp	r3, #48	; 0x30
 801654e:	f040 80ac 	bne.w	80166aa <_strtod_l+0x1a2>
 8016552:	786b      	ldrb	r3, [r5, #1]
 8016554:	2b58      	cmp	r3, #88	; 0x58
 8016556:	d001      	beq.n	801655c <_strtod_l+0x54>
 8016558:	2b78      	cmp	r3, #120	; 0x78
 801655a:	d167      	bne.n	801662c <_strtod_l+0x124>
 801655c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801655e:	9301      	str	r3, [sp, #4]
 8016560:	ab1c      	add	r3, sp, #112	; 0x70
 8016562:	9300      	str	r3, [sp, #0]
 8016564:	9702      	str	r7, [sp, #8]
 8016566:	ab1d      	add	r3, sp, #116	; 0x74
 8016568:	4a88      	ldr	r2, [pc, #544]	; (801678c <_strtod_l+0x284>)
 801656a:	a91b      	add	r1, sp, #108	; 0x6c
 801656c:	4648      	mov	r0, r9
 801656e:	f001 fd12 	bl	8017f96 <__gethex>
 8016572:	f010 0407 	ands.w	r4, r0, #7
 8016576:	4606      	mov	r6, r0
 8016578:	d005      	beq.n	8016586 <_strtod_l+0x7e>
 801657a:	2c06      	cmp	r4, #6
 801657c:	d12b      	bne.n	80165d6 <_strtod_l+0xce>
 801657e:	3501      	adds	r5, #1
 8016580:	2300      	movs	r3, #0
 8016582:	951b      	str	r5, [sp, #108]	; 0x6c
 8016584:	930d      	str	r3, [sp, #52]	; 0x34
 8016586:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8016588:	2b00      	cmp	r3, #0
 801658a:	f040 859a 	bne.w	80170c2 <_strtod_l+0xbba>
 801658e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8016590:	b1e3      	cbz	r3, 80165cc <_strtod_l+0xc4>
 8016592:	4652      	mov	r2, sl
 8016594:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8016598:	ec43 2b10 	vmov	d0, r2, r3
 801659c:	b021      	add	sp, #132	; 0x84
 801659e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80165a2:	2a2b      	cmp	r2, #43	; 0x2b
 80165a4:	d015      	beq.n	80165d2 <_strtod_l+0xca>
 80165a6:	2a2d      	cmp	r2, #45	; 0x2d
 80165a8:	d004      	beq.n	80165b4 <_strtod_l+0xac>
 80165aa:	2a20      	cmp	r2, #32
 80165ac:	d1ca      	bne.n	8016544 <_strtod_l+0x3c>
 80165ae:	3301      	adds	r3, #1
 80165b0:	931b      	str	r3, [sp, #108]	; 0x6c
 80165b2:	e7bf      	b.n	8016534 <_strtod_l+0x2c>
 80165b4:	2201      	movs	r2, #1
 80165b6:	920d      	str	r2, [sp, #52]	; 0x34
 80165b8:	1c5a      	adds	r2, r3, #1
 80165ba:	921b      	str	r2, [sp, #108]	; 0x6c
 80165bc:	785b      	ldrb	r3, [r3, #1]
 80165be:	2b00      	cmp	r3, #0
 80165c0:	d1c2      	bne.n	8016548 <_strtod_l+0x40>
 80165c2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80165c4:	961b      	str	r6, [sp, #108]	; 0x6c
 80165c6:	2b00      	cmp	r3, #0
 80165c8:	f040 8579 	bne.w	80170be <_strtod_l+0xbb6>
 80165cc:	4652      	mov	r2, sl
 80165ce:	465b      	mov	r3, fp
 80165d0:	e7e2      	b.n	8016598 <_strtod_l+0x90>
 80165d2:	2200      	movs	r2, #0
 80165d4:	e7ef      	b.n	80165b6 <_strtod_l+0xae>
 80165d6:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80165d8:	b13a      	cbz	r2, 80165ea <_strtod_l+0xe2>
 80165da:	2135      	movs	r1, #53	; 0x35
 80165dc:	a81e      	add	r0, sp, #120	; 0x78
 80165de:	f002 fbbb 	bl	8018d58 <__copybits>
 80165e2:	991c      	ldr	r1, [sp, #112]	; 0x70
 80165e4:	4648      	mov	r0, r9
 80165e6:	f002 f828 	bl	801863a <_Bfree>
 80165ea:	3c01      	subs	r4, #1
 80165ec:	2c04      	cmp	r4, #4
 80165ee:	d806      	bhi.n	80165fe <_strtod_l+0xf6>
 80165f0:	e8df f004 	tbb	[pc, r4]
 80165f4:	1714030a 	.word	0x1714030a
 80165f8:	0a          	.byte	0x0a
 80165f9:	00          	.byte	0x00
 80165fa:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 80165fe:	0730      	lsls	r0, r6, #28
 8016600:	d5c1      	bpl.n	8016586 <_strtod_l+0x7e>
 8016602:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8016606:	e7be      	b.n	8016586 <_strtod_l+0x7e>
 8016608:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 801660c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 801660e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8016612:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8016616:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 801661a:	e7f0      	b.n	80165fe <_strtod_l+0xf6>
 801661c:	f8df b170 	ldr.w	fp, [pc, #368]	; 8016790 <_strtod_l+0x288>
 8016620:	e7ed      	b.n	80165fe <_strtod_l+0xf6>
 8016622:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8016626:	f04f 3aff 	mov.w	sl, #4294967295
 801662a:	e7e8      	b.n	80165fe <_strtod_l+0xf6>
 801662c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801662e:	1c5a      	adds	r2, r3, #1
 8016630:	921b      	str	r2, [sp, #108]	; 0x6c
 8016632:	785b      	ldrb	r3, [r3, #1]
 8016634:	2b30      	cmp	r3, #48	; 0x30
 8016636:	d0f9      	beq.n	801662c <_strtod_l+0x124>
 8016638:	2b00      	cmp	r3, #0
 801663a:	d0a4      	beq.n	8016586 <_strtod_l+0x7e>
 801663c:	2301      	movs	r3, #1
 801663e:	2500      	movs	r5, #0
 8016640:	9306      	str	r3, [sp, #24]
 8016642:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8016644:	9308      	str	r3, [sp, #32]
 8016646:	9507      	str	r5, [sp, #28]
 8016648:	9505      	str	r5, [sp, #20]
 801664a:	220a      	movs	r2, #10
 801664c:	981b      	ldr	r0, [sp, #108]	; 0x6c
 801664e:	7807      	ldrb	r7, [r0, #0]
 8016650:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 8016654:	b2d9      	uxtb	r1, r3
 8016656:	2909      	cmp	r1, #9
 8016658:	d929      	bls.n	80166ae <_strtod_l+0x1a6>
 801665a:	4622      	mov	r2, r4
 801665c:	f8d8 1000 	ldr.w	r1, [r8]
 8016660:	f003 f902 	bl	8019868 <strncmp>
 8016664:	2800      	cmp	r0, #0
 8016666:	d031      	beq.n	80166cc <_strtod_l+0x1c4>
 8016668:	2000      	movs	r0, #0
 801666a:	9c05      	ldr	r4, [sp, #20]
 801666c:	9004      	str	r0, [sp, #16]
 801666e:	463b      	mov	r3, r7
 8016670:	4602      	mov	r2, r0
 8016672:	2b65      	cmp	r3, #101	; 0x65
 8016674:	d001      	beq.n	801667a <_strtod_l+0x172>
 8016676:	2b45      	cmp	r3, #69	; 0x45
 8016678:	d114      	bne.n	80166a4 <_strtod_l+0x19c>
 801667a:	b924      	cbnz	r4, 8016686 <_strtod_l+0x17e>
 801667c:	b910      	cbnz	r0, 8016684 <_strtod_l+0x17c>
 801667e:	9b06      	ldr	r3, [sp, #24]
 8016680:	2b00      	cmp	r3, #0
 8016682:	d09e      	beq.n	80165c2 <_strtod_l+0xba>
 8016684:	2400      	movs	r4, #0
 8016686:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8016688:	1c73      	adds	r3, r6, #1
 801668a:	931b      	str	r3, [sp, #108]	; 0x6c
 801668c:	7873      	ldrb	r3, [r6, #1]
 801668e:	2b2b      	cmp	r3, #43	; 0x2b
 8016690:	d078      	beq.n	8016784 <_strtod_l+0x27c>
 8016692:	2b2d      	cmp	r3, #45	; 0x2d
 8016694:	d070      	beq.n	8016778 <_strtod_l+0x270>
 8016696:	f04f 0c00 	mov.w	ip, #0
 801669a:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 801669e:	2f09      	cmp	r7, #9
 80166a0:	d97c      	bls.n	801679c <_strtod_l+0x294>
 80166a2:	961b      	str	r6, [sp, #108]	; 0x6c
 80166a4:	f04f 0e00 	mov.w	lr, #0
 80166a8:	e09a      	b.n	80167e0 <_strtod_l+0x2d8>
 80166aa:	2300      	movs	r3, #0
 80166ac:	e7c7      	b.n	801663e <_strtod_l+0x136>
 80166ae:	9905      	ldr	r1, [sp, #20]
 80166b0:	2908      	cmp	r1, #8
 80166b2:	bfdd      	ittte	le
 80166b4:	9907      	ldrle	r1, [sp, #28]
 80166b6:	fb02 3301 	mlale	r3, r2, r1, r3
 80166ba:	9307      	strle	r3, [sp, #28]
 80166bc:	fb02 3505 	mlagt	r5, r2, r5, r3
 80166c0:	9b05      	ldr	r3, [sp, #20]
 80166c2:	3001      	adds	r0, #1
 80166c4:	3301      	adds	r3, #1
 80166c6:	9305      	str	r3, [sp, #20]
 80166c8:	901b      	str	r0, [sp, #108]	; 0x6c
 80166ca:	e7bf      	b.n	801664c <_strtod_l+0x144>
 80166cc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80166ce:	191a      	adds	r2, r3, r4
 80166d0:	921b      	str	r2, [sp, #108]	; 0x6c
 80166d2:	9a05      	ldr	r2, [sp, #20]
 80166d4:	5d1b      	ldrb	r3, [r3, r4]
 80166d6:	2a00      	cmp	r2, #0
 80166d8:	d037      	beq.n	801674a <_strtod_l+0x242>
 80166da:	9c05      	ldr	r4, [sp, #20]
 80166dc:	4602      	mov	r2, r0
 80166de:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 80166e2:	2909      	cmp	r1, #9
 80166e4:	d913      	bls.n	801670e <_strtod_l+0x206>
 80166e6:	2101      	movs	r1, #1
 80166e8:	9104      	str	r1, [sp, #16]
 80166ea:	e7c2      	b.n	8016672 <_strtod_l+0x16a>
 80166ec:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80166ee:	1c5a      	adds	r2, r3, #1
 80166f0:	921b      	str	r2, [sp, #108]	; 0x6c
 80166f2:	785b      	ldrb	r3, [r3, #1]
 80166f4:	3001      	adds	r0, #1
 80166f6:	2b30      	cmp	r3, #48	; 0x30
 80166f8:	d0f8      	beq.n	80166ec <_strtod_l+0x1e4>
 80166fa:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 80166fe:	2a08      	cmp	r2, #8
 8016700:	f200 84e4 	bhi.w	80170cc <_strtod_l+0xbc4>
 8016704:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8016706:	9208      	str	r2, [sp, #32]
 8016708:	4602      	mov	r2, r0
 801670a:	2000      	movs	r0, #0
 801670c:	4604      	mov	r4, r0
 801670e:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 8016712:	f100 0101 	add.w	r1, r0, #1
 8016716:	d012      	beq.n	801673e <_strtod_l+0x236>
 8016718:	440a      	add	r2, r1
 801671a:	eb00 0c04 	add.w	ip, r0, r4
 801671e:	4621      	mov	r1, r4
 8016720:	270a      	movs	r7, #10
 8016722:	458c      	cmp	ip, r1
 8016724:	d113      	bne.n	801674e <_strtod_l+0x246>
 8016726:	1821      	adds	r1, r4, r0
 8016728:	2908      	cmp	r1, #8
 801672a:	f104 0401 	add.w	r4, r4, #1
 801672e:	4404      	add	r4, r0
 8016730:	dc19      	bgt.n	8016766 <_strtod_l+0x25e>
 8016732:	9b07      	ldr	r3, [sp, #28]
 8016734:	210a      	movs	r1, #10
 8016736:	fb01 e303 	mla	r3, r1, r3, lr
 801673a:	9307      	str	r3, [sp, #28]
 801673c:	2100      	movs	r1, #0
 801673e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8016740:	1c58      	adds	r0, r3, #1
 8016742:	901b      	str	r0, [sp, #108]	; 0x6c
 8016744:	785b      	ldrb	r3, [r3, #1]
 8016746:	4608      	mov	r0, r1
 8016748:	e7c9      	b.n	80166de <_strtod_l+0x1d6>
 801674a:	9805      	ldr	r0, [sp, #20]
 801674c:	e7d3      	b.n	80166f6 <_strtod_l+0x1ee>
 801674e:	2908      	cmp	r1, #8
 8016750:	f101 0101 	add.w	r1, r1, #1
 8016754:	dc03      	bgt.n	801675e <_strtod_l+0x256>
 8016756:	9b07      	ldr	r3, [sp, #28]
 8016758:	437b      	muls	r3, r7
 801675a:	9307      	str	r3, [sp, #28]
 801675c:	e7e1      	b.n	8016722 <_strtod_l+0x21a>
 801675e:	2910      	cmp	r1, #16
 8016760:	bfd8      	it	le
 8016762:	437d      	mulle	r5, r7
 8016764:	e7dd      	b.n	8016722 <_strtod_l+0x21a>
 8016766:	2c10      	cmp	r4, #16
 8016768:	bfdc      	itt	le
 801676a:	210a      	movle	r1, #10
 801676c:	fb01 e505 	mlale	r5, r1, r5, lr
 8016770:	e7e4      	b.n	801673c <_strtod_l+0x234>
 8016772:	2301      	movs	r3, #1
 8016774:	9304      	str	r3, [sp, #16]
 8016776:	e781      	b.n	801667c <_strtod_l+0x174>
 8016778:	f04f 0c01 	mov.w	ip, #1
 801677c:	1cb3      	adds	r3, r6, #2
 801677e:	931b      	str	r3, [sp, #108]	; 0x6c
 8016780:	78b3      	ldrb	r3, [r6, #2]
 8016782:	e78a      	b.n	801669a <_strtod_l+0x192>
 8016784:	f04f 0c00 	mov.w	ip, #0
 8016788:	e7f8      	b.n	801677c <_strtod_l+0x274>
 801678a:	bf00      	nop
 801678c:	0801a1d0 	.word	0x0801a1d0
 8016790:	7ff00000 	.word	0x7ff00000
 8016794:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8016796:	1c5f      	adds	r7, r3, #1
 8016798:	971b      	str	r7, [sp, #108]	; 0x6c
 801679a:	785b      	ldrb	r3, [r3, #1]
 801679c:	2b30      	cmp	r3, #48	; 0x30
 801679e:	d0f9      	beq.n	8016794 <_strtod_l+0x28c>
 80167a0:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 80167a4:	2f08      	cmp	r7, #8
 80167a6:	f63f af7d 	bhi.w	80166a4 <_strtod_l+0x19c>
 80167aa:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 80167ae:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80167b0:	930a      	str	r3, [sp, #40]	; 0x28
 80167b2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80167b4:	1c5f      	adds	r7, r3, #1
 80167b6:	971b      	str	r7, [sp, #108]	; 0x6c
 80167b8:	785b      	ldrb	r3, [r3, #1]
 80167ba:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 80167be:	f1b8 0f09 	cmp.w	r8, #9
 80167c2:	d937      	bls.n	8016834 <_strtod_l+0x32c>
 80167c4:	990a      	ldr	r1, [sp, #40]	; 0x28
 80167c6:	1a7f      	subs	r7, r7, r1
 80167c8:	2f08      	cmp	r7, #8
 80167ca:	f644 671f 	movw	r7, #19999	; 0x4e1f
 80167ce:	dc37      	bgt.n	8016840 <_strtod_l+0x338>
 80167d0:	45be      	cmp	lr, r7
 80167d2:	bfa8      	it	ge
 80167d4:	46be      	movge	lr, r7
 80167d6:	f1bc 0f00 	cmp.w	ip, #0
 80167da:	d001      	beq.n	80167e0 <_strtod_l+0x2d8>
 80167dc:	f1ce 0e00 	rsb	lr, lr, #0
 80167e0:	2c00      	cmp	r4, #0
 80167e2:	d151      	bne.n	8016888 <_strtod_l+0x380>
 80167e4:	2800      	cmp	r0, #0
 80167e6:	f47f aece 	bne.w	8016586 <_strtod_l+0x7e>
 80167ea:	9a06      	ldr	r2, [sp, #24]
 80167ec:	2a00      	cmp	r2, #0
 80167ee:	f47f aeca 	bne.w	8016586 <_strtod_l+0x7e>
 80167f2:	9a04      	ldr	r2, [sp, #16]
 80167f4:	2a00      	cmp	r2, #0
 80167f6:	f47f aee4 	bne.w	80165c2 <_strtod_l+0xba>
 80167fa:	2b4e      	cmp	r3, #78	; 0x4e
 80167fc:	d027      	beq.n	801684e <_strtod_l+0x346>
 80167fe:	dc21      	bgt.n	8016844 <_strtod_l+0x33c>
 8016800:	2b49      	cmp	r3, #73	; 0x49
 8016802:	f47f aede 	bne.w	80165c2 <_strtod_l+0xba>
 8016806:	49a0      	ldr	r1, [pc, #640]	; (8016a88 <_strtod_l+0x580>)
 8016808:	a81b      	add	r0, sp, #108	; 0x6c
 801680a:	f001 fdf7 	bl	80183fc <__match>
 801680e:	2800      	cmp	r0, #0
 8016810:	f43f aed7 	beq.w	80165c2 <_strtod_l+0xba>
 8016814:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8016816:	499d      	ldr	r1, [pc, #628]	; (8016a8c <_strtod_l+0x584>)
 8016818:	3b01      	subs	r3, #1
 801681a:	a81b      	add	r0, sp, #108	; 0x6c
 801681c:	931b      	str	r3, [sp, #108]	; 0x6c
 801681e:	f001 fded 	bl	80183fc <__match>
 8016822:	b910      	cbnz	r0, 801682a <_strtod_l+0x322>
 8016824:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8016826:	3301      	adds	r3, #1
 8016828:	931b      	str	r3, [sp, #108]	; 0x6c
 801682a:	f8df b274 	ldr.w	fp, [pc, #628]	; 8016aa0 <_strtod_l+0x598>
 801682e:	f04f 0a00 	mov.w	sl, #0
 8016832:	e6a8      	b.n	8016586 <_strtod_l+0x7e>
 8016834:	210a      	movs	r1, #10
 8016836:	fb01 3e0e 	mla	lr, r1, lr, r3
 801683a:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 801683e:	e7b8      	b.n	80167b2 <_strtod_l+0x2aa>
 8016840:	46be      	mov	lr, r7
 8016842:	e7c8      	b.n	80167d6 <_strtod_l+0x2ce>
 8016844:	2b69      	cmp	r3, #105	; 0x69
 8016846:	d0de      	beq.n	8016806 <_strtod_l+0x2fe>
 8016848:	2b6e      	cmp	r3, #110	; 0x6e
 801684a:	f47f aeba 	bne.w	80165c2 <_strtod_l+0xba>
 801684e:	4990      	ldr	r1, [pc, #576]	; (8016a90 <_strtod_l+0x588>)
 8016850:	a81b      	add	r0, sp, #108	; 0x6c
 8016852:	f001 fdd3 	bl	80183fc <__match>
 8016856:	2800      	cmp	r0, #0
 8016858:	f43f aeb3 	beq.w	80165c2 <_strtod_l+0xba>
 801685c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801685e:	781b      	ldrb	r3, [r3, #0]
 8016860:	2b28      	cmp	r3, #40	; 0x28
 8016862:	d10e      	bne.n	8016882 <_strtod_l+0x37a>
 8016864:	aa1e      	add	r2, sp, #120	; 0x78
 8016866:	498b      	ldr	r1, [pc, #556]	; (8016a94 <_strtod_l+0x58c>)
 8016868:	a81b      	add	r0, sp, #108	; 0x6c
 801686a:	f001 fddb 	bl	8018424 <__hexnan>
 801686e:	2805      	cmp	r0, #5
 8016870:	d107      	bne.n	8016882 <_strtod_l+0x37a>
 8016872:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8016874:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 8016878:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 801687c:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8016880:	e681      	b.n	8016586 <_strtod_l+0x7e>
 8016882:	f8df b224 	ldr.w	fp, [pc, #548]	; 8016aa8 <_strtod_l+0x5a0>
 8016886:	e7d2      	b.n	801682e <_strtod_l+0x326>
 8016888:	ebae 0302 	sub.w	r3, lr, r2
 801688c:	9306      	str	r3, [sp, #24]
 801688e:	9b05      	ldr	r3, [sp, #20]
 8016890:	9807      	ldr	r0, [sp, #28]
 8016892:	2b00      	cmp	r3, #0
 8016894:	bf08      	it	eq
 8016896:	4623      	moveq	r3, r4
 8016898:	2c10      	cmp	r4, #16
 801689a:	9305      	str	r3, [sp, #20]
 801689c:	46a0      	mov	r8, r4
 801689e:	bfa8      	it	ge
 80168a0:	f04f 0810 	movge.w	r8, #16
 80168a4:	f7e9 fe46 	bl	8000534 <__aeabi_ui2d>
 80168a8:	2c09      	cmp	r4, #9
 80168aa:	4682      	mov	sl, r0
 80168ac:	468b      	mov	fp, r1
 80168ae:	dc13      	bgt.n	80168d8 <_strtod_l+0x3d0>
 80168b0:	9b06      	ldr	r3, [sp, #24]
 80168b2:	2b00      	cmp	r3, #0
 80168b4:	f43f ae67 	beq.w	8016586 <_strtod_l+0x7e>
 80168b8:	9b06      	ldr	r3, [sp, #24]
 80168ba:	dd7a      	ble.n	80169b2 <_strtod_l+0x4aa>
 80168bc:	2b16      	cmp	r3, #22
 80168be:	dc61      	bgt.n	8016984 <_strtod_l+0x47c>
 80168c0:	4a75      	ldr	r2, [pc, #468]	; (8016a98 <_strtod_l+0x590>)
 80168c2:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 80168c6:	e9de 0100 	ldrd	r0, r1, [lr]
 80168ca:	4652      	mov	r2, sl
 80168cc:	465b      	mov	r3, fp
 80168ce:	f7e9 feab 	bl	8000628 <__aeabi_dmul>
 80168d2:	4682      	mov	sl, r0
 80168d4:	468b      	mov	fp, r1
 80168d6:	e656      	b.n	8016586 <_strtod_l+0x7e>
 80168d8:	4b6f      	ldr	r3, [pc, #444]	; (8016a98 <_strtod_l+0x590>)
 80168da:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80168de:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80168e2:	f7e9 fea1 	bl	8000628 <__aeabi_dmul>
 80168e6:	4606      	mov	r6, r0
 80168e8:	4628      	mov	r0, r5
 80168ea:	460f      	mov	r7, r1
 80168ec:	f7e9 fe22 	bl	8000534 <__aeabi_ui2d>
 80168f0:	4602      	mov	r2, r0
 80168f2:	460b      	mov	r3, r1
 80168f4:	4630      	mov	r0, r6
 80168f6:	4639      	mov	r1, r7
 80168f8:	f7e9 fce0 	bl	80002bc <__adddf3>
 80168fc:	2c0f      	cmp	r4, #15
 80168fe:	4682      	mov	sl, r0
 8016900:	468b      	mov	fp, r1
 8016902:	ddd5      	ble.n	80168b0 <_strtod_l+0x3a8>
 8016904:	9b06      	ldr	r3, [sp, #24]
 8016906:	eba4 0808 	sub.w	r8, r4, r8
 801690a:	4498      	add	r8, r3
 801690c:	f1b8 0f00 	cmp.w	r8, #0
 8016910:	f340 8096 	ble.w	8016a40 <_strtod_l+0x538>
 8016914:	f018 030f 	ands.w	r3, r8, #15
 8016918:	d00a      	beq.n	8016930 <_strtod_l+0x428>
 801691a:	495f      	ldr	r1, [pc, #380]	; (8016a98 <_strtod_l+0x590>)
 801691c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8016920:	4652      	mov	r2, sl
 8016922:	465b      	mov	r3, fp
 8016924:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016928:	f7e9 fe7e 	bl	8000628 <__aeabi_dmul>
 801692c:	4682      	mov	sl, r0
 801692e:	468b      	mov	fp, r1
 8016930:	f038 080f 	bics.w	r8, r8, #15
 8016934:	d073      	beq.n	8016a1e <_strtod_l+0x516>
 8016936:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 801693a:	dd47      	ble.n	80169cc <_strtod_l+0x4c4>
 801693c:	2400      	movs	r4, #0
 801693e:	46a0      	mov	r8, r4
 8016940:	9407      	str	r4, [sp, #28]
 8016942:	9405      	str	r4, [sp, #20]
 8016944:	2322      	movs	r3, #34	; 0x22
 8016946:	f8df b158 	ldr.w	fp, [pc, #344]	; 8016aa0 <_strtod_l+0x598>
 801694a:	f8c9 3000 	str.w	r3, [r9]
 801694e:	f04f 0a00 	mov.w	sl, #0
 8016952:	9b07      	ldr	r3, [sp, #28]
 8016954:	2b00      	cmp	r3, #0
 8016956:	f43f ae16 	beq.w	8016586 <_strtod_l+0x7e>
 801695a:	991c      	ldr	r1, [sp, #112]	; 0x70
 801695c:	4648      	mov	r0, r9
 801695e:	f001 fe6c 	bl	801863a <_Bfree>
 8016962:	9905      	ldr	r1, [sp, #20]
 8016964:	4648      	mov	r0, r9
 8016966:	f001 fe68 	bl	801863a <_Bfree>
 801696a:	4641      	mov	r1, r8
 801696c:	4648      	mov	r0, r9
 801696e:	f001 fe64 	bl	801863a <_Bfree>
 8016972:	9907      	ldr	r1, [sp, #28]
 8016974:	4648      	mov	r0, r9
 8016976:	f001 fe60 	bl	801863a <_Bfree>
 801697a:	4621      	mov	r1, r4
 801697c:	4648      	mov	r0, r9
 801697e:	f001 fe5c 	bl	801863a <_Bfree>
 8016982:	e600      	b.n	8016586 <_strtod_l+0x7e>
 8016984:	9a06      	ldr	r2, [sp, #24]
 8016986:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 801698a:	4293      	cmp	r3, r2
 801698c:	dbba      	blt.n	8016904 <_strtod_l+0x3fc>
 801698e:	4d42      	ldr	r5, [pc, #264]	; (8016a98 <_strtod_l+0x590>)
 8016990:	f1c4 040f 	rsb	r4, r4, #15
 8016994:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8016998:	4652      	mov	r2, sl
 801699a:	465b      	mov	r3, fp
 801699c:	e9d1 0100 	ldrd	r0, r1, [r1]
 80169a0:	f7e9 fe42 	bl	8000628 <__aeabi_dmul>
 80169a4:	9b06      	ldr	r3, [sp, #24]
 80169a6:	1b1c      	subs	r4, r3, r4
 80169a8:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 80169ac:	e9d5 2300 	ldrd	r2, r3, [r5]
 80169b0:	e78d      	b.n	80168ce <_strtod_l+0x3c6>
 80169b2:	f113 0f16 	cmn.w	r3, #22
 80169b6:	dba5      	blt.n	8016904 <_strtod_l+0x3fc>
 80169b8:	4a37      	ldr	r2, [pc, #220]	; (8016a98 <_strtod_l+0x590>)
 80169ba:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 80169be:	e9d2 2300 	ldrd	r2, r3, [r2]
 80169c2:	4650      	mov	r0, sl
 80169c4:	4659      	mov	r1, fp
 80169c6:	f7e9 ff59 	bl	800087c <__aeabi_ddiv>
 80169ca:	e782      	b.n	80168d2 <_strtod_l+0x3ca>
 80169cc:	2300      	movs	r3, #0
 80169ce:	4e33      	ldr	r6, [pc, #204]	; (8016a9c <_strtod_l+0x594>)
 80169d0:	ea4f 1828 	mov.w	r8, r8, asr #4
 80169d4:	4650      	mov	r0, sl
 80169d6:	4659      	mov	r1, fp
 80169d8:	461d      	mov	r5, r3
 80169da:	f1b8 0f01 	cmp.w	r8, #1
 80169de:	dc21      	bgt.n	8016a24 <_strtod_l+0x51c>
 80169e0:	b10b      	cbz	r3, 80169e6 <_strtod_l+0x4de>
 80169e2:	4682      	mov	sl, r0
 80169e4:	468b      	mov	fp, r1
 80169e6:	4b2d      	ldr	r3, [pc, #180]	; (8016a9c <_strtod_l+0x594>)
 80169e8:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 80169ec:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80169f0:	4652      	mov	r2, sl
 80169f2:	465b      	mov	r3, fp
 80169f4:	e9d5 0100 	ldrd	r0, r1, [r5]
 80169f8:	f7e9 fe16 	bl	8000628 <__aeabi_dmul>
 80169fc:	4b28      	ldr	r3, [pc, #160]	; (8016aa0 <_strtod_l+0x598>)
 80169fe:	460a      	mov	r2, r1
 8016a00:	400b      	ands	r3, r1
 8016a02:	4928      	ldr	r1, [pc, #160]	; (8016aa4 <_strtod_l+0x59c>)
 8016a04:	428b      	cmp	r3, r1
 8016a06:	4682      	mov	sl, r0
 8016a08:	d898      	bhi.n	801693c <_strtod_l+0x434>
 8016a0a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8016a0e:	428b      	cmp	r3, r1
 8016a10:	bf86      	itte	hi
 8016a12:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 8016aac <_strtod_l+0x5a4>
 8016a16:	f04f 3aff 	movhi.w	sl, #4294967295
 8016a1a:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8016a1e:	2300      	movs	r3, #0
 8016a20:	9304      	str	r3, [sp, #16]
 8016a22:	e077      	b.n	8016b14 <_strtod_l+0x60c>
 8016a24:	f018 0f01 	tst.w	r8, #1
 8016a28:	d006      	beq.n	8016a38 <_strtod_l+0x530>
 8016a2a:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 8016a2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016a32:	f7e9 fdf9 	bl	8000628 <__aeabi_dmul>
 8016a36:	2301      	movs	r3, #1
 8016a38:	3501      	adds	r5, #1
 8016a3a:	ea4f 0868 	mov.w	r8, r8, asr #1
 8016a3e:	e7cc      	b.n	80169da <_strtod_l+0x4d2>
 8016a40:	d0ed      	beq.n	8016a1e <_strtod_l+0x516>
 8016a42:	f1c8 0800 	rsb	r8, r8, #0
 8016a46:	f018 020f 	ands.w	r2, r8, #15
 8016a4a:	d00a      	beq.n	8016a62 <_strtod_l+0x55a>
 8016a4c:	4b12      	ldr	r3, [pc, #72]	; (8016a98 <_strtod_l+0x590>)
 8016a4e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8016a52:	4650      	mov	r0, sl
 8016a54:	4659      	mov	r1, fp
 8016a56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016a5a:	f7e9 ff0f 	bl	800087c <__aeabi_ddiv>
 8016a5e:	4682      	mov	sl, r0
 8016a60:	468b      	mov	fp, r1
 8016a62:	ea5f 1828 	movs.w	r8, r8, asr #4
 8016a66:	d0da      	beq.n	8016a1e <_strtod_l+0x516>
 8016a68:	f1b8 0f1f 	cmp.w	r8, #31
 8016a6c:	dd20      	ble.n	8016ab0 <_strtod_l+0x5a8>
 8016a6e:	2400      	movs	r4, #0
 8016a70:	46a0      	mov	r8, r4
 8016a72:	9407      	str	r4, [sp, #28]
 8016a74:	9405      	str	r4, [sp, #20]
 8016a76:	2322      	movs	r3, #34	; 0x22
 8016a78:	f04f 0a00 	mov.w	sl, #0
 8016a7c:	f04f 0b00 	mov.w	fp, #0
 8016a80:	f8c9 3000 	str.w	r3, [r9]
 8016a84:	e765      	b.n	8016952 <_strtod_l+0x44a>
 8016a86:	bf00      	nop
 8016a88:	0801a19d 	.word	0x0801a19d
 8016a8c:	0801a223 	.word	0x0801a223
 8016a90:	0801a1a5 	.word	0x0801a1a5
 8016a94:	0801a1e4 	.word	0x0801a1e4
 8016a98:	0801a260 	.word	0x0801a260
 8016a9c:	0801a238 	.word	0x0801a238
 8016aa0:	7ff00000 	.word	0x7ff00000
 8016aa4:	7ca00000 	.word	0x7ca00000
 8016aa8:	fff80000 	.word	0xfff80000
 8016aac:	7fefffff 	.word	0x7fefffff
 8016ab0:	f018 0310 	ands.w	r3, r8, #16
 8016ab4:	bf18      	it	ne
 8016ab6:	236a      	movne	r3, #106	; 0x6a
 8016ab8:	4da0      	ldr	r5, [pc, #640]	; (8016d3c <_strtod_l+0x834>)
 8016aba:	9304      	str	r3, [sp, #16]
 8016abc:	4650      	mov	r0, sl
 8016abe:	4659      	mov	r1, fp
 8016ac0:	2300      	movs	r3, #0
 8016ac2:	f1b8 0f00 	cmp.w	r8, #0
 8016ac6:	f300 810a 	bgt.w	8016cde <_strtod_l+0x7d6>
 8016aca:	b10b      	cbz	r3, 8016ad0 <_strtod_l+0x5c8>
 8016acc:	4682      	mov	sl, r0
 8016ace:	468b      	mov	fp, r1
 8016ad0:	9b04      	ldr	r3, [sp, #16]
 8016ad2:	b1bb      	cbz	r3, 8016b04 <_strtod_l+0x5fc>
 8016ad4:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8016ad8:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8016adc:	2b00      	cmp	r3, #0
 8016ade:	4659      	mov	r1, fp
 8016ae0:	dd10      	ble.n	8016b04 <_strtod_l+0x5fc>
 8016ae2:	2b1f      	cmp	r3, #31
 8016ae4:	f340 8107 	ble.w	8016cf6 <_strtod_l+0x7ee>
 8016ae8:	2b34      	cmp	r3, #52	; 0x34
 8016aea:	bfde      	ittt	le
 8016aec:	3b20      	suble	r3, #32
 8016aee:	f04f 32ff 	movle.w	r2, #4294967295
 8016af2:	fa02 f303 	lslle.w	r3, r2, r3
 8016af6:	f04f 0a00 	mov.w	sl, #0
 8016afa:	bfcc      	ite	gt
 8016afc:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8016b00:	ea03 0b01 	andle.w	fp, r3, r1
 8016b04:	2200      	movs	r2, #0
 8016b06:	2300      	movs	r3, #0
 8016b08:	4650      	mov	r0, sl
 8016b0a:	4659      	mov	r1, fp
 8016b0c:	f7e9 fff4 	bl	8000af8 <__aeabi_dcmpeq>
 8016b10:	2800      	cmp	r0, #0
 8016b12:	d1ac      	bne.n	8016a6e <_strtod_l+0x566>
 8016b14:	9b07      	ldr	r3, [sp, #28]
 8016b16:	9300      	str	r3, [sp, #0]
 8016b18:	9a05      	ldr	r2, [sp, #20]
 8016b1a:	9908      	ldr	r1, [sp, #32]
 8016b1c:	4623      	mov	r3, r4
 8016b1e:	4648      	mov	r0, r9
 8016b20:	f001 fddd 	bl	80186de <__s2b>
 8016b24:	9007      	str	r0, [sp, #28]
 8016b26:	2800      	cmp	r0, #0
 8016b28:	f43f af08 	beq.w	801693c <_strtod_l+0x434>
 8016b2c:	9a06      	ldr	r2, [sp, #24]
 8016b2e:	9b06      	ldr	r3, [sp, #24]
 8016b30:	2a00      	cmp	r2, #0
 8016b32:	f1c3 0300 	rsb	r3, r3, #0
 8016b36:	bfa8      	it	ge
 8016b38:	2300      	movge	r3, #0
 8016b3a:	930e      	str	r3, [sp, #56]	; 0x38
 8016b3c:	2400      	movs	r4, #0
 8016b3e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8016b42:	9316      	str	r3, [sp, #88]	; 0x58
 8016b44:	46a0      	mov	r8, r4
 8016b46:	9b07      	ldr	r3, [sp, #28]
 8016b48:	4648      	mov	r0, r9
 8016b4a:	6859      	ldr	r1, [r3, #4]
 8016b4c:	f001 fd41 	bl	80185d2 <_Balloc>
 8016b50:	9005      	str	r0, [sp, #20]
 8016b52:	2800      	cmp	r0, #0
 8016b54:	f43f aef6 	beq.w	8016944 <_strtod_l+0x43c>
 8016b58:	9b07      	ldr	r3, [sp, #28]
 8016b5a:	691a      	ldr	r2, [r3, #16]
 8016b5c:	3202      	adds	r2, #2
 8016b5e:	f103 010c 	add.w	r1, r3, #12
 8016b62:	0092      	lsls	r2, r2, #2
 8016b64:	300c      	adds	r0, #12
 8016b66:	f001 fd29 	bl	80185bc <memcpy>
 8016b6a:	aa1e      	add	r2, sp, #120	; 0x78
 8016b6c:	a91d      	add	r1, sp, #116	; 0x74
 8016b6e:	ec4b ab10 	vmov	d0, sl, fp
 8016b72:	4648      	mov	r0, r9
 8016b74:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8016b78:	f002 f86c 	bl	8018c54 <__d2b>
 8016b7c:	901c      	str	r0, [sp, #112]	; 0x70
 8016b7e:	2800      	cmp	r0, #0
 8016b80:	f43f aee0 	beq.w	8016944 <_strtod_l+0x43c>
 8016b84:	2101      	movs	r1, #1
 8016b86:	4648      	mov	r0, r9
 8016b88:	f001 fe35 	bl	80187f6 <__i2b>
 8016b8c:	4680      	mov	r8, r0
 8016b8e:	2800      	cmp	r0, #0
 8016b90:	f43f aed8 	beq.w	8016944 <_strtod_l+0x43c>
 8016b94:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8016b96:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8016b98:	2e00      	cmp	r6, #0
 8016b9a:	bfab      	itete	ge
 8016b9c:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8016b9e:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8016ba0:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 8016ba2:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 8016ba4:	bfac      	ite	ge
 8016ba6:	18f7      	addge	r7, r6, r3
 8016ba8:	1b9d      	sublt	r5, r3, r6
 8016baa:	9b04      	ldr	r3, [sp, #16]
 8016bac:	1af6      	subs	r6, r6, r3
 8016bae:	4416      	add	r6, r2
 8016bb0:	4b63      	ldr	r3, [pc, #396]	; (8016d40 <_strtod_l+0x838>)
 8016bb2:	3e01      	subs	r6, #1
 8016bb4:	429e      	cmp	r6, r3
 8016bb6:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8016bba:	f280 80af 	bge.w	8016d1c <_strtod_l+0x814>
 8016bbe:	1b9b      	subs	r3, r3, r6
 8016bc0:	2b1f      	cmp	r3, #31
 8016bc2:	eba2 0203 	sub.w	r2, r2, r3
 8016bc6:	f04f 0101 	mov.w	r1, #1
 8016bca:	f300 809b 	bgt.w	8016d04 <_strtod_l+0x7fc>
 8016bce:	fa01 f303 	lsl.w	r3, r1, r3
 8016bd2:	930f      	str	r3, [sp, #60]	; 0x3c
 8016bd4:	2300      	movs	r3, #0
 8016bd6:	930a      	str	r3, [sp, #40]	; 0x28
 8016bd8:	18be      	adds	r6, r7, r2
 8016bda:	9b04      	ldr	r3, [sp, #16]
 8016bdc:	42b7      	cmp	r7, r6
 8016bde:	4415      	add	r5, r2
 8016be0:	441d      	add	r5, r3
 8016be2:	463b      	mov	r3, r7
 8016be4:	bfa8      	it	ge
 8016be6:	4633      	movge	r3, r6
 8016be8:	42ab      	cmp	r3, r5
 8016bea:	bfa8      	it	ge
 8016bec:	462b      	movge	r3, r5
 8016bee:	2b00      	cmp	r3, #0
 8016bf0:	bfc2      	ittt	gt
 8016bf2:	1af6      	subgt	r6, r6, r3
 8016bf4:	1aed      	subgt	r5, r5, r3
 8016bf6:	1aff      	subgt	r7, r7, r3
 8016bf8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8016bfa:	b1bb      	cbz	r3, 8016c2c <_strtod_l+0x724>
 8016bfc:	4641      	mov	r1, r8
 8016bfe:	461a      	mov	r2, r3
 8016c00:	4648      	mov	r0, r9
 8016c02:	f001 fe97 	bl	8018934 <__pow5mult>
 8016c06:	4680      	mov	r8, r0
 8016c08:	2800      	cmp	r0, #0
 8016c0a:	f43f ae9b 	beq.w	8016944 <_strtod_l+0x43c>
 8016c0e:	4601      	mov	r1, r0
 8016c10:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8016c12:	4648      	mov	r0, r9
 8016c14:	f001 fdf8 	bl	8018808 <__multiply>
 8016c18:	900c      	str	r0, [sp, #48]	; 0x30
 8016c1a:	2800      	cmp	r0, #0
 8016c1c:	f43f ae92 	beq.w	8016944 <_strtod_l+0x43c>
 8016c20:	991c      	ldr	r1, [sp, #112]	; 0x70
 8016c22:	4648      	mov	r0, r9
 8016c24:	f001 fd09 	bl	801863a <_Bfree>
 8016c28:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8016c2a:	931c      	str	r3, [sp, #112]	; 0x70
 8016c2c:	2e00      	cmp	r6, #0
 8016c2e:	dc7a      	bgt.n	8016d26 <_strtod_l+0x81e>
 8016c30:	9b06      	ldr	r3, [sp, #24]
 8016c32:	2b00      	cmp	r3, #0
 8016c34:	dd08      	ble.n	8016c48 <_strtod_l+0x740>
 8016c36:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8016c38:	9905      	ldr	r1, [sp, #20]
 8016c3a:	4648      	mov	r0, r9
 8016c3c:	f001 fe7a 	bl	8018934 <__pow5mult>
 8016c40:	9005      	str	r0, [sp, #20]
 8016c42:	2800      	cmp	r0, #0
 8016c44:	f43f ae7e 	beq.w	8016944 <_strtod_l+0x43c>
 8016c48:	2d00      	cmp	r5, #0
 8016c4a:	dd08      	ble.n	8016c5e <_strtod_l+0x756>
 8016c4c:	462a      	mov	r2, r5
 8016c4e:	9905      	ldr	r1, [sp, #20]
 8016c50:	4648      	mov	r0, r9
 8016c52:	f001 febd 	bl	80189d0 <__lshift>
 8016c56:	9005      	str	r0, [sp, #20]
 8016c58:	2800      	cmp	r0, #0
 8016c5a:	f43f ae73 	beq.w	8016944 <_strtod_l+0x43c>
 8016c5e:	2f00      	cmp	r7, #0
 8016c60:	dd08      	ble.n	8016c74 <_strtod_l+0x76c>
 8016c62:	4641      	mov	r1, r8
 8016c64:	463a      	mov	r2, r7
 8016c66:	4648      	mov	r0, r9
 8016c68:	f001 feb2 	bl	80189d0 <__lshift>
 8016c6c:	4680      	mov	r8, r0
 8016c6e:	2800      	cmp	r0, #0
 8016c70:	f43f ae68 	beq.w	8016944 <_strtod_l+0x43c>
 8016c74:	9a05      	ldr	r2, [sp, #20]
 8016c76:	991c      	ldr	r1, [sp, #112]	; 0x70
 8016c78:	4648      	mov	r0, r9
 8016c7a:	f001 ff17 	bl	8018aac <__mdiff>
 8016c7e:	4604      	mov	r4, r0
 8016c80:	2800      	cmp	r0, #0
 8016c82:	f43f ae5f 	beq.w	8016944 <_strtod_l+0x43c>
 8016c86:	68c3      	ldr	r3, [r0, #12]
 8016c88:	930c      	str	r3, [sp, #48]	; 0x30
 8016c8a:	2300      	movs	r3, #0
 8016c8c:	60c3      	str	r3, [r0, #12]
 8016c8e:	4641      	mov	r1, r8
 8016c90:	f001 fef2 	bl	8018a78 <__mcmp>
 8016c94:	2800      	cmp	r0, #0
 8016c96:	da55      	bge.n	8016d44 <_strtod_l+0x83c>
 8016c98:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8016c9a:	b9e3      	cbnz	r3, 8016cd6 <_strtod_l+0x7ce>
 8016c9c:	f1ba 0f00 	cmp.w	sl, #0
 8016ca0:	d119      	bne.n	8016cd6 <_strtod_l+0x7ce>
 8016ca2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8016ca6:	b9b3      	cbnz	r3, 8016cd6 <_strtod_l+0x7ce>
 8016ca8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8016cac:	0d1b      	lsrs	r3, r3, #20
 8016cae:	051b      	lsls	r3, r3, #20
 8016cb0:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8016cb4:	d90f      	bls.n	8016cd6 <_strtod_l+0x7ce>
 8016cb6:	6963      	ldr	r3, [r4, #20]
 8016cb8:	b913      	cbnz	r3, 8016cc0 <_strtod_l+0x7b8>
 8016cba:	6923      	ldr	r3, [r4, #16]
 8016cbc:	2b01      	cmp	r3, #1
 8016cbe:	dd0a      	ble.n	8016cd6 <_strtod_l+0x7ce>
 8016cc0:	4621      	mov	r1, r4
 8016cc2:	2201      	movs	r2, #1
 8016cc4:	4648      	mov	r0, r9
 8016cc6:	f001 fe83 	bl	80189d0 <__lshift>
 8016cca:	4641      	mov	r1, r8
 8016ccc:	4604      	mov	r4, r0
 8016cce:	f001 fed3 	bl	8018a78 <__mcmp>
 8016cd2:	2800      	cmp	r0, #0
 8016cd4:	dc67      	bgt.n	8016da6 <_strtod_l+0x89e>
 8016cd6:	9b04      	ldr	r3, [sp, #16]
 8016cd8:	2b00      	cmp	r3, #0
 8016cda:	d171      	bne.n	8016dc0 <_strtod_l+0x8b8>
 8016cdc:	e63d      	b.n	801695a <_strtod_l+0x452>
 8016cde:	f018 0f01 	tst.w	r8, #1
 8016ce2:	d004      	beq.n	8016cee <_strtod_l+0x7e6>
 8016ce4:	e9d5 2300 	ldrd	r2, r3, [r5]
 8016ce8:	f7e9 fc9e 	bl	8000628 <__aeabi_dmul>
 8016cec:	2301      	movs	r3, #1
 8016cee:	ea4f 0868 	mov.w	r8, r8, asr #1
 8016cf2:	3508      	adds	r5, #8
 8016cf4:	e6e5      	b.n	8016ac2 <_strtod_l+0x5ba>
 8016cf6:	f04f 32ff 	mov.w	r2, #4294967295
 8016cfa:	fa02 f303 	lsl.w	r3, r2, r3
 8016cfe:	ea03 0a0a 	and.w	sl, r3, sl
 8016d02:	e6ff      	b.n	8016b04 <_strtod_l+0x5fc>
 8016d04:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8016d08:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8016d0c:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8016d10:	36e2      	adds	r6, #226	; 0xe2
 8016d12:	fa01 f306 	lsl.w	r3, r1, r6
 8016d16:	930a      	str	r3, [sp, #40]	; 0x28
 8016d18:	910f      	str	r1, [sp, #60]	; 0x3c
 8016d1a:	e75d      	b.n	8016bd8 <_strtod_l+0x6d0>
 8016d1c:	2300      	movs	r3, #0
 8016d1e:	930a      	str	r3, [sp, #40]	; 0x28
 8016d20:	2301      	movs	r3, #1
 8016d22:	930f      	str	r3, [sp, #60]	; 0x3c
 8016d24:	e758      	b.n	8016bd8 <_strtod_l+0x6d0>
 8016d26:	4632      	mov	r2, r6
 8016d28:	991c      	ldr	r1, [sp, #112]	; 0x70
 8016d2a:	4648      	mov	r0, r9
 8016d2c:	f001 fe50 	bl	80189d0 <__lshift>
 8016d30:	901c      	str	r0, [sp, #112]	; 0x70
 8016d32:	2800      	cmp	r0, #0
 8016d34:	f47f af7c 	bne.w	8016c30 <_strtod_l+0x728>
 8016d38:	e604      	b.n	8016944 <_strtod_l+0x43c>
 8016d3a:	bf00      	nop
 8016d3c:	0801a1f8 	.word	0x0801a1f8
 8016d40:	fffffc02 	.word	0xfffffc02
 8016d44:	465d      	mov	r5, fp
 8016d46:	f040 8086 	bne.w	8016e56 <_strtod_l+0x94e>
 8016d4a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8016d4c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8016d50:	b32a      	cbz	r2, 8016d9e <_strtod_l+0x896>
 8016d52:	4aaf      	ldr	r2, [pc, #700]	; (8017010 <_strtod_l+0xb08>)
 8016d54:	4293      	cmp	r3, r2
 8016d56:	d153      	bne.n	8016e00 <_strtod_l+0x8f8>
 8016d58:	9b04      	ldr	r3, [sp, #16]
 8016d5a:	4650      	mov	r0, sl
 8016d5c:	b1d3      	cbz	r3, 8016d94 <_strtod_l+0x88c>
 8016d5e:	4aad      	ldr	r2, [pc, #692]	; (8017014 <_strtod_l+0xb0c>)
 8016d60:	402a      	ands	r2, r5
 8016d62:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8016d66:	f04f 31ff 	mov.w	r1, #4294967295
 8016d6a:	d816      	bhi.n	8016d9a <_strtod_l+0x892>
 8016d6c:	0d12      	lsrs	r2, r2, #20
 8016d6e:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8016d72:	fa01 f303 	lsl.w	r3, r1, r3
 8016d76:	4298      	cmp	r0, r3
 8016d78:	d142      	bne.n	8016e00 <_strtod_l+0x8f8>
 8016d7a:	4ba7      	ldr	r3, [pc, #668]	; (8017018 <_strtod_l+0xb10>)
 8016d7c:	429d      	cmp	r5, r3
 8016d7e:	d102      	bne.n	8016d86 <_strtod_l+0x87e>
 8016d80:	3001      	adds	r0, #1
 8016d82:	f43f addf 	beq.w	8016944 <_strtod_l+0x43c>
 8016d86:	4ba3      	ldr	r3, [pc, #652]	; (8017014 <_strtod_l+0xb0c>)
 8016d88:	402b      	ands	r3, r5
 8016d8a:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8016d8e:	f04f 0a00 	mov.w	sl, #0
 8016d92:	e7a0      	b.n	8016cd6 <_strtod_l+0x7ce>
 8016d94:	f04f 33ff 	mov.w	r3, #4294967295
 8016d98:	e7ed      	b.n	8016d76 <_strtod_l+0x86e>
 8016d9a:	460b      	mov	r3, r1
 8016d9c:	e7eb      	b.n	8016d76 <_strtod_l+0x86e>
 8016d9e:	bb7b      	cbnz	r3, 8016e00 <_strtod_l+0x8f8>
 8016da0:	f1ba 0f00 	cmp.w	sl, #0
 8016da4:	d12c      	bne.n	8016e00 <_strtod_l+0x8f8>
 8016da6:	9904      	ldr	r1, [sp, #16]
 8016da8:	4a9a      	ldr	r2, [pc, #616]	; (8017014 <_strtod_l+0xb0c>)
 8016daa:	465b      	mov	r3, fp
 8016dac:	b1f1      	cbz	r1, 8016dec <_strtod_l+0x8e4>
 8016dae:	ea02 010b 	and.w	r1, r2, fp
 8016db2:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8016db6:	dc19      	bgt.n	8016dec <_strtod_l+0x8e4>
 8016db8:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8016dbc:	f77f ae5b 	ble.w	8016a76 <_strtod_l+0x56e>
 8016dc0:	4a96      	ldr	r2, [pc, #600]	; (801701c <_strtod_l+0xb14>)
 8016dc2:	2300      	movs	r3, #0
 8016dc4:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8016dc8:	4650      	mov	r0, sl
 8016dca:	4659      	mov	r1, fp
 8016dcc:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8016dd0:	f7e9 fc2a 	bl	8000628 <__aeabi_dmul>
 8016dd4:	4682      	mov	sl, r0
 8016dd6:	468b      	mov	fp, r1
 8016dd8:	2900      	cmp	r1, #0
 8016dda:	f47f adbe 	bne.w	801695a <_strtod_l+0x452>
 8016dde:	2800      	cmp	r0, #0
 8016de0:	f47f adbb 	bne.w	801695a <_strtod_l+0x452>
 8016de4:	2322      	movs	r3, #34	; 0x22
 8016de6:	f8c9 3000 	str.w	r3, [r9]
 8016dea:	e5b6      	b.n	801695a <_strtod_l+0x452>
 8016dec:	4013      	ands	r3, r2
 8016dee:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8016df2:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8016df6:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8016dfa:	f04f 3aff 	mov.w	sl, #4294967295
 8016dfe:	e76a      	b.n	8016cd6 <_strtod_l+0x7ce>
 8016e00:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8016e02:	b193      	cbz	r3, 8016e2a <_strtod_l+0x922>
 8016e04:	422b      	tst	r3, r5
 8016e06:	f43f af66 	beq.w	8016cd6 <_strtod_l+0x7ce>
 8016e0a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8016e0c:	9a04      	ldr	r2, [sp, #16]
 8016e0e:	4650      	mov	r0, sl
 8016e10:	4659      	mov	r1, fp
 8016e12:	b173      	cbz	r3, 8016e32 <_strtod_l+0x92a>
 8016e14:	f7ff fb5c 	bl	80164d0 <sulp>
 8016e18:	4602      	mov	r2, r0
 8016e1a:	460b      	mov	r3, r1
 8016e1c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8016e20:	f7e9 fa4c 	bl	80002bc <__adddf3>
 8016e24:	4682      	mov	sl, r0
 8016e26:	468b      	mov	fp, r1
 8016e28:	e755      	b.n	8016cd6 <_strtod_l+0x7ce>
 8016e2a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8016e2c:	ea13 0f0a 	tst.w	r3, sl
 8016e30:	e7e9      	b.n	8016e06 <_strtod_l+0x8fe>
 8016e32:	f7ff fb4d 	bl	80164d0 <sulp>
 8016e36:	4602      	mov	r2, r0
 8016e38:	460b      	mov	r3, r1
 8016e3a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8016e3e:	f7e9 fa3b 	bl	80002b8 <__aeabi_dsub>
 8016e42:	2200      	movs	r2, #0
 8016e44:	2300      	movs	r3, #0
 8016e46:	4682      	mov	sl, r0
 8016e48:	468b      	mov	fp, r1
 8016e4a:	f7e9 fe55 	bl	8000af8 <__aeabi_dcmpeq>
 8016e4e:	2800      	cmp	r0, #0
 8016e50:	f47f ae11 	bne.w	8016a76 <_strtod_l+0x56e>
 8016e54:	e73f      	b.n	8016cd6 <_strtod_l+0x7ce>
 8016e56:	4641      	mov	r1, r8
 8016e58:	4620      	mov	r0, r4
 8016e5a:	f001 ff4a 	bl	8018cf2 <__ratio>
 8016e5e:	ec57 6b10 	vmov	r6, r7, d0
 8016e62:	2200      	movs	r2, #0
 8016e64:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8016e68:	ee10 0a10 	vmov	r0, s0
 8016e6c:	4639      	mov	r1, r7
 8016e6e:	f7e9 fe57 	bl	8000b20 <__aeabi_dcmple>
 8016e72:	2800      	cmp	r0, #0
 8016e74:	d077      	beq.n	8016f66 <_strtod_l+0xa5e>
 8016e76:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8016e78:	2b00      	cmp	r3, #0
 8016e7a:	d04a      	beq.n	8016f12 <_strtod_l+0xa0a>
 8016e7c:	4b68      	ldr	r3, [pc, #416]	; (8017020 <_strtod_l+0xb18>)
 8016e7e:	2200      	movs	r2, #0
 8016e80:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8016e84:	4f66      	ldr	r7, [pc, #408]	; (8017020 <_strtod_l+0xb18>)
 8016e86:	2600      	movs	r6, #0
 8016e88:	4b62      	ldr	r3, [pc, #392]	; (8017014 <_strtod_l+0xb0c>)
 8016e8a:	402b      	ands	r3, r5
 8016e8c:	930f      	str	r3, [sp, #60]	; 0x3c
 8016e8e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8016e90:	4b64      	ldr	r3, [pc, #400]	; (8017024 <_strtod_l+0xb1c>)
 8016e92:	429a      	cmp	r2, r3
 8016e94:	f040 80ce 	bne.w	8017034 <_strtod_l+0xb2c>
 8016e98:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8016e9c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8016ea0:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 8016ea4:	ec4b ab10 	vmov	d0, sl, fp
 8016ea8:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8016eac:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8016eb0:	f001 fe5a 	bl	8018b68 <__ulp>
 8016eb4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8016eb8:	ec53 2b10 	vmov	r2, r3, d0
 8016ebc:	f7e9 fbb4 	bl	8000628 <__aeabi_dmul>
 8016ec0:	4652      	mov	r2, sl
 8016ec2:	465b      	mov	r3, fp
 8016ec4:	f7e9 f9fa 	bl	80002bc <__adddf3>
 8016ec8:	460b      	mov	r3, r1
 8016eca:	4952      	ldr	r1, [pc, #328]	; (8017014 <_strtod_l+0xb0c>)
 8016ecc:	4a56      	ldr	r2, [pc, #344]	; (8017028 <_strtod_l+0xb20>)
 8016ece:	4019      	ands	r1, r3
 8016ed0:	4291      	cmp	r1, r2
 8016ed2:	4682      	mov	sl, r0
 8016ed4:	d95b      	bls.n	8016f8e <_strtod_l+0xa86>
 8016ed6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016ed8:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8016edc:	4293      	cmp	r3, r2
 8016ede:	d103      	bne.n	8016ee8 <_strtod_l+0x9e0>
 8016ee0:	9b08      	ldr	r3, [sp, #32]
 8016ee2:	3301      	adds	r3, #1
 8016ee4:	f43f ad2e 	beq.w	8016944 <_strtod_l+0x43c>
 8016ee8:	f8df b12c 	ldr.w	fp, [pc, #300]	; 8017018 <_strtod_l+0xb10>
 8016eec:	f04f 3aff 	mov.w	sl, #4294967295
 8016ef0:	991c      	ldr	r1, [sp, #112]	; 0x70
 8016ef2:	4648      	mov	r0, r9
 8016ef4:	f001 fba1 	bl	801863a <_Bfree>
 8016ef8:	9905      	ldr	r1, [sp, #20]
 8016efa:	4648      	mov	r0, r9
 8016efc:	f001 fb9d 	bl	801863a <_Bfree>
 8016f00:	4641      	mov	r1, r8
 8016f02:	4648      	mov	r0, r9
 8016f04:	f001 fb99 	bl	801863a <_Bfree>
 8016f08:	4621      	mov	r1, r4
 8016f0a:	4648      	mov	r0, r9
 8016f0c:	f001 fb95 	bl	801863a <_Bfree>
 8016f10:	e619      	b.n	8016b46 <_strtod_l+0x63e>
 8016f12:	f1ba 0f00 	cmp.w	sl, #0
 8016f16:	d11a      	bne.n	8016f4e <_strtod_l+0xa46>
 8016f18:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8016f1c:	b9eb      	cbnz	r3, 8016f5a <_strtod_l+0xa52>
 8016f1e:	2200      	movs	r2, #0
 8016f20:	4b3f      	ldr	r3, [pc, #252]	; (8017020 <_strtod_l+0xb18>)
 8016f22:	4630      	mov	r0, r6
 8016f24:	4639      	mov	r1, r7
 8016f26:	f7e9 fdf1 	bl	8000b0c <__aeabi_dcmplt>
 8016f2a:	b9c8      	cbnz	r0, 8016f60 <_strtod_l+0xa58>
 8016f2c:	4630      	mov	r0, r6
 8016f2e:	4639      	mov	r1, r7
 8016f30:	2200      	movs	r2, #0
 8016f32:	4b3e      	ldr	r3, [pc, #248]	; (801702c <_strtod_l+0xb24>)
 8016f34:	f7e9 fb78 	bl	8000628 <__aeabi_dmul>
 8016f38:	4606      	mov	r6, r0
 8016f3a:	460f      	mov	r7, r1
 8016f3c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8016f40:	9618      	str	r6, [sp, #96]	; 0x60
 8016f42:	9319      	str	r3, [sp, #100]	; 0x64
 8016f44:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 8016f48:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8016f4c:	e79c      	b.n	8016e88 <_strtod_l+0x980>
 8016f4e:	f1ba 0f01 	cmp.w	sl, #1
 8016f52:	d102      	bne.n	8016f5a <_strtod_l+0xa52>
 8016f54:	2d00      	cmp	r5, #0
 8016f56:	f43f ad8e 	beq.w	8016a76 <_strtod_l+0x56e>
 8016f5a:	2200      	movs	r2, #0
 8016f5c:	4b34      	ldr	r3, [pc, #208]	; (8017030 <_strtod_l+0xb28>)
 8016f5e:	e78f      	b.n	8016e80 <_strtod_l+0x978>
 8016f60:	2600      	movs	r6, #0
 8016f62:	4f32      	ldr	r7, [pc, #200]	; (801702c <_strtod_l+0xb24>)
 8016f64:	e7ea      	b.n	8016f3c <_strtod_l+0xa34>
 8016f66:	4b31      	ldr	r3, [pc, #196]	; (801702c <_strtod_l+0xb24>)
 8016f68:	4630      	mov	r0, r6
 8016f6a:	4639      	mov	r1, r7
 8016f6c:	2200      	movs	r2, #0
 8016f6e:	f7e9 fb5b 	bl	8000628 <__aeabi_dmul>
 8016f72:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8016f74:	4606      	mov	r6, r0
 8016f76:	460f      	mov	r7, r1
 8016f78:	b933      	cbnz	r3, 8016f88 <_strtod_l+0xa80>
 8016f7a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8016f7e:	9010      	str	r0, [sp, #64]	; 0x40
 8016f80:	9311      	str	r3, [sp, #68]	; 0x44
 8016f82:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8016f86:	e7df      	b.n	8016f48 <_strtod_l+0xa40>
 8016f88:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8016f8c:	e7f9      	b.n	8016f82 <_strtod_l+0xa7a>
 8016f8e:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8016f92:	9b04      	ldr	r3, [sp, #16]
 8016f94:	2b00      	cmp	r3, #0
 8016f96:	d1ab      	bne.n	8016ef0 <_strtod_l+0x9e8>
 8016f98:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8016f9c:	0d1b      	lsrs	r3, r3, #20
 8016f9e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8016fa0:	051b      	lsls	r3, r3, #20
 8016fa2:	429a      	cmp	r2, r3
 8016fa4:	465d      	mov	r5, fp
 8016fa6:	d1a3      	bne.n	8016ef0 <_strtod_l+0x9e8>
 8016fa8:	4639      	mov	r1, r7
 8016faa:	4630      	mov	r0, r6
 8016fac:	f7e9 fdec 	bl	8000b88 <__aeabi_d2iz>
 8016fb0:	f7e9 fad0 	bl	8000554 <__aeabi_i2d>
 8016fb4:	460b      	mov	r3, r1
 8016fb6:	4602      	mov	r2, r0
 8016fb8:	4639      	mov	r1, r7
 8016fba:	4630      	mov	r0, r6
 8016fbc:	f7e9 f97c 	bl	80002b8 <__aeabi_dsub>
 8016fc0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8016fc2:	4606      	mov	r6, r0
 8016fc4:	460f      	mov	r7, r1
 8016fc6:	b933      	cbnz	r3, 8016fd6 <_strtod_l+0xace>
 8016fc8:	f1ba 0f00 	cmp.w	sl, #0
 8016fcc:	d103      	bne.n	8016fd6 <_strtod_l+0xace>
 8016fce:	f3cb 0513 	ubfx	r5, fp, #0, #20
 8016fd2:	2d00      	cmp	r5, #0
 8016fd4:	d06d      	beq.n	80170b2 <_strtod_l+0xbaa>
 8016fd6:	a30a      	add	r3, pc, #40	; (adr r3, 8017000 <_strtod_l+0xaf8>)
 8016fd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016fdc:	4630      	mov	r0, r6
 8016fde:	4639      	mov	r1, r7
 8016fe0:	f7e9 fd94 	bl	8000b0c <__aeabi_dcmplt>
 8016fe4:	2800      	cmp	r0, #0
 8016fe6:	f47f acb8 	bne.w	801695a <_strtod_l+0x452>
 8016fea:	a307      	add	r3, pc, #28	; (adr r3, 8017008 <_strtod_l+0xb00>)
 8016fec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016ff0:	4630      	mov	r0, r6
 8016ff2:	4639      	mov	r1, r7
 8016ff4:	f7e9 fda8 	bl	8000b48 <__aeabi_dcmpgt>
 8016ff8:	2800      	cmp	r0, #0
 8016ffa:	f43f af79 	beq.w	8016ef0 <_strtod_l+0x9e8>
 8016ffe:	e4ac      	b.n	801695a <_strtod_l+0x452>
 8017000:	94a03595 	.word	0x94a03595
 8017004:	3fdfffff 	.word	0x3fdfffff
 8017008:	35afe535 	.word	0x35afe535
 801700c:	3fe00000 	.word	0x3fe00000
 8017010:	000fffff 	.word	0x000fffff
 8017014:	7ff00000 	.word	0x7ff00000
 8017018:	7fefffff 	.word	0x7fefffff
 801701c:	39500000 	.word	0x39500000
 8017020:	3ff00000 	.word	0x3ff00000
 8017024:	7fe00000 	.word	0x7fe00000
 8017028:	7c9fffff 	.word	0x7c9fffff
 801702c:	3fe00000 	.word	0x3fe00000
 8017030:	bff00000 	.word	0xbff00000
 8017034:	9b04      	ldr	r3, [sp, #16]
 8017036:	b333      	cbz	r3, 8017086 <_strtod_l+0xb7e>
 8017038:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801703a:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 801703e:	d822      	bhi.n	8017086 <_strtod_l+0xb7e>
 8017040:	a327      	add	r3, pc, #156	; (adr r3, 80170e0 <_strtod_l+0xbd8>)
 8017042:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017046:	4630      	mov	r0, r6
 8017048:	4639      	mov	r1, r7
 801704a:	f7e9 fd69 	bl	8000b20 <__aeabi_dcmple>
 801704e:	b1a0      	cbz	r0, 801707a <_strtod_l+0xb72>
 8017050:	4639      	mov	r1, r7
 8017052:	4630      	mov	r0, r6
 8017054:	f7e9 fdc0 	bl	8000bd8 <__aeabi_d2uiz>
 8017058:	2800      	cmp	r0, #0
 801705a:	bf08      	it	eq
 801705c:	2001      	moveq	r0, #1
 801705e:	f7e9 fa69 	bl	8000534 <__aeabi_ui2d>
 8017062:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8017064:	4606      	mov	r6, r0
 8017066:	460f      	mov	r7, r1
 8017068:	bb03      	cbnz	r3, 80170ac <_strtod_l+0xba4>
 801706a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801706e:	9012      	str	r0, [sp, #72]	; 0x48
 8017070:	9313      	str	r3, [sp, #76]	; 0x4c
 8017072:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8017076:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 801707a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801707c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801707e:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8017082:	1a9b      	subs	r3, r3, r2
 8017084:	930b      	str	r3, [sp, #44]	; 0x2c
 8017086:	ed9d 0b08 	vldr	d0, [sp, #32]
 801708a:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 801708e:	f001 fd6b 	bl	8018b68 <__ulp>
 8017092:	4650      	mov	r0, sl
 8017094:	ec53 2b10 	vmov	r2, r3, d0
 8017098:	4659      	mov	r1, fp
 801709a:	f7e9 fac5 	bl	8000628 <__aeabi_dmul>
 801709e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80170a2:	f7e9 f90b 	bl	80002bc <__adddf3>
 80170a6:	4682      	mov	sl, r0
 80170a8:	468b      	mov	fp, r1
 80170aa:	e772      	b.n	8016f92 <_strtod_l+0xa8a>
 80170ac:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 80170b0:	e7df      	b.n	8017072 <_strtod_l+0xb6a>
 80170b2:	a30d      	add	r3, pc, #52	; (adr r3, 80170e8 <_strtod_l+0xbe0>)
 80170b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80170b8:	f7e9 fd28 	bl	8000b0c <__aeabi_dcmplt>
 80170bc:	e79c      	b.n	8016ff8 <_strtod_l+0xaf0>
 80170be:	2300      	movs	r3, #0
 80170c0:	930d      	str	r3, [sp, #52]	; 0x34
 80170c2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80170c4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80170c6:	6013      	str	r3, [r2, #0]
 80170c8:	f7ff ba61 	b.w	801658e <_strtod_l+0x86>
 80170cc:	2b65      	cmp	r3, #101	; 0x65
 80170ce:	f04f 0200 	mov.w	r2, #0
 80170d2:	f43f ab4e 	beq.w	8016772 <_strtod_l+0x26a>
 80170d6:	2101      	movs	r1, #1
 80170d8:	4614      	mov	r4, r2
 80170da:	9104      	str	r1, [sp, #16]
 80170dc:	f7ff bacb 	b.w	8016676 <_strtod_l+0x16e>
 80170e0:	ffc00000 	.word	0xffc00000
 80170e4:	41dfffff 	.word	0x41dfffff
 80170e8:	94a03595 	.word	0x94a03595
 80170ec:	3fcfffff 	.word	0x3fcfffff

080170f0 <_strtod_r>:
 80170f0:	4b05      	ldr	r3, [pc, #20]	; (8017108 <_strtod_r+0x18>)
 80170f2:	681b      	ldr	r3, [r3, #0]
 80170f4:	b410      	push	{r4}
 80170f6:	6a1b      	ldr	r3, [r3, #32]
 80170f8:	4c04      	ldr	r4, [pc, #16]	; (801710c <_strtod_r+0x1c>)
 80170fa:	2b00      	cmp	r3, #0
 80170fc:	bf08      	it	eq
 80170fe:	4623      	moveq	r3, r4
 8017100:	f85d 4b04 	ldr.w	r4, [sp], #4
 8017104:	f7ff ba00 	b.w	8016508 <_strtod_l>
 8017108:	2000000c 	.word	0x2000000c
 801710c:	20000070 	.word	0x20000070

08017110 <_strtol_l.isra.0>:
 8017110:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017114:	4680      	mov	r8, r0
 8017116:	4689      	mov	r9, r1
 8017118:	4692      	mov	sl, r2
 801711a:	461e      	mov	r6, r3
 801711c:	460f      	mov	r7, r1
 801711e:	463d      	mov	r5, r7
 8017120:	9808      	ldr	r0, [sp, #32]
 8017122:	f815 4b01 	ldrb.w	r4, [r5], #1
 8017126:	f001 fa0d 	bl	8018544 <__locale_ctype_ptr_l>
 801712a:	4420      	add	r0, r4
 801712c:	7843      	ldrb	r3, [r0, #1]
 801712e:	f013 0308 	ands.w	r3, r3, #8
 8017132:	d132      	bne.n	801719a <_strtol_l.isra.0+0x8a>
 8017134:	2c2d      	cmp	r4, #45	; 0x2d
 8017136:	d132      	bne.n	801719e <_strtol_l.isra.0+0x8e>
 8017138:	787c      	ldrb	r4, [r7, #1]
 801713a:	1cbd      	adds	r5, r7, #2
 801713c:	2201      	movs	r2, #1
 801713e:	2e00      	cmp	r6, #0
 8017140:	d05d      	beq.n	80171fe <_strtol_l.isra.0+0xee>
 8017142:	2e10      	cmp	r6, #16
 8017144:	d109      	bne.n	801715a <_strtol_l.isra.0+0x4a>
 8017146:	2c30      	cmp	r4, #48	; 0x30
 8017148:	d107      	bne.n	801715a <_strtol_l.isra.0+0x4a>
 801714a:	782b      	ldrb	r3, [r5, #0]
 801714c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8017150:	2b58      	cmp	r3, #88	; 0x58
 8017152:	d14f      	bne.n	80171f4 <_strtol_l.isra.0+0xe4>
 8017154:	786c      	ldrb	r4, [r5, #1]
 8017156:	2610      	movs	r6, #16
 8017158:	3502      	adds	r5, #2
 801715a:	2a00      	cmp	r2, #0
 801715c:	bf14      	ite	ne
 801715e:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8017162:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8017166:	2700      	movs	r7, #0
 8017168:	fbb1 fcf6 	udiv	ip, r1, r6
 801716c:	4638      	mov	r0, r7
 801716e:	fb06 1e1c 	mls	lr, r6, ip, r1
 8017172:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8017176:	2b09      	cmp	r3, #9
 8017178:	d817      	bhi.n	80171aa <_strtol_l.isra.0+0x9a>
 801717a:	461c      	mov	r4, r3
 801717c:	42a6      	cmp	r6, r4
 801717e:	dd23      	ble.n	80171c8 <_strtol_l.isra.0+0xb8>
 8017180:	1c7b      	adds	r3, r7, #1
 8017182:	d007      	beq.n	8017194 <_strtol_l.isra.0+0x84>
 8017184:	4584      	cmp	ip, r0
 8017186:	d31c      	bcc.n	80171c2 <_strtol_l.isra.0+0xb2>
 8017188:	d101      	bne.n	801718e <_strtol_l.isra.0+0x7e>
 801718a:	45a6      	cmp	lr, r4
 801718c:	db19      	blt.n	80171c2 <_strtol_l.isra.0+0xb2>
 801718e:	fb00 4006 	mla	r0, r0, r6, r4
 8017192:	2701      	movs	r7, #1
 8017194:	f815 4b01 	ldrb.w	r4, [r5], #1
 8017198:	e7eb      	b.n	8017172 <_strtol_l.isra.0+0x62>
 801719a:	462f      	mov	r7, r5
 801719c:	e7bf      	b.n	801711e <_strtol_l.isra.0+0xe>
 801719e:	2c2b      	cmp	r4, #43	; 0x2b
 80171a0:	bf04      	itt	eq
 80171a2:	1cbd      	addeq	r5, r7, #2
 80171a4:	787c      	ldrbeq	r4, [r7, #1]
 80171a6:	461a      	mov	r2, r3
 80171a8:	e7c9      	b.n	801713e <_strtol_l.isra.0+0x2e>
 80171aa:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 80171ae:	2b19      	cmp	r3, #25
 80171b0:	d801      	bhi.n	80171b6 <_strtol_l.isra.0+0xa6>
 80171b2:	3c37      	subs	r4, #55	; 0x37
 80171b4:	e7e2      	b.n	801717c <_strtol_l.isra.0+0x6c>
 80171b6:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 80171ba:	2b19      	cmp	r3, #25
 80171bc:	d804      	bhi.n	80171c8 <_strtol_l.isra.0+0xb8>
 80171be:	3c57      	subs	r4, #87	; 0x57
 80171c0:	e7dc      	b.n	801717c <_strtol_l.isra.0+0x6c>
 80171c2:	f04f 37ff 	mov.w	r7, #4294967295
 80171c6:	e7e5      	b.n	8017194 <_strtol_l.isra.0+0x84>
 80171c8:	1c7b      	adds	r3, r7, #1
 80171ca:	d108      	bne.n	80171de <_strtol_l.isra.0+0xce>
 80171cc:	2322      	movs	r3, #34	; 0x22
 80171ce:	f8c8 3000 	str.w	r3, [r8]
 80171d2:	4608      	mov	r0, r1
 80171d4:	f1ba 0f00 	cmp.w	sl, #0
 80171d8:	d107      	bne.n	80171ea <_strtol_l.isra.0+0xda>
 80171da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80171de:	b102      	cbz	r2, 80171e2 <_strtol_l.isra.0+0xd2>
 80171e0:	4240      	negs	r0, r0
 80171e2:	f1ba 0f00 	cmp.w	sl, #0
 80171e6:	d0f8      	beq.n	80171da <_strtol_l.isra.0+0xca>
 80171e8:	b10f      	cbz	r7, 80171ee <_strtol_l.isra.0+0xde>
 80171ea:	f105 39ff 	add.w	r9, r5, #4294967295
 80171ee:	f8ca 9000 	str.w	r9, [sl]
 80171f2:	e7f2      	b.n	80171da <_strtol_l.isra.0+0xca>
 80171f4:	2430      	movs	r4, #48	; 0x30
 80171f6:	2e00      	cmp	r6, #0
 80171f8:	d1af      	bne.n	801715a <_strtol_l.isra.0+0x4a>
 80171fa:	2608      	movs	r6, #8
 80171fc:	e7ad      	b.n	801715a <_strtol_l.isra.0+0x4a>
 80171fe:	2c30      	cmp	r4, #48	; 0x30
 8017200:	d0a3      	beq.n	801714a <_strtol_l.isra.0+0x3a>
 8017202:	260a      	movs	r6, #10
 8017204:	e7a9      	b.n	801715a <_strtol_l.isra.0+0x4a>
	...

08017208 <_strtol_r>:
 8017208:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801720a:	4c06      	ldr	r4, [pc, #24]	; (8017224 <_strtol_r+0x1c>)
 801720c:	4d06      	ldr	r5, [pc, #24]	; (8017228 <_strtol_r+0x20>)
 801720e:	6824      	ldr	r4, [r4, #0]
 8017210:	6a24      	ldr	r4, [r4, #32]
 8017212:	2c00      	cmp	r4, #0
 8017214:	bf08      	it	eq
 8017216:	462c      	moveq	r4, r5
 8017218:	9400      	str	r4, [sp, #0]
 801721a:	f7ff ff79 	bl	8017110 <_strtol_l.isra.0>
 801721e:	b003      	add	sp, #12
 8017220:	bd30      	pop	{r4, r5, pc}
 8017222:	bf00      	nop
 8017224:	2000000c 	.word	0x2000000c
 8017228:	20000070 	.word	0x20000070

0801722c <_vsiprintf_r>:
 801722c:	b500      	push	{lr}
 801722e:	b09b      	sub	sp, #108	; 0x6c
 8017230:	9100      	str	r1, [sp, #0]
 8017232:	9104      	str	r1, [sp, #16]
 8017234:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8017238:	9105      	str	r1, [sp, #20]
 801723a:	9102      	str	r1, [sp, #8]
 801723c:	4905      	ldr	r1, [pc, #20]	; (8017254 <_vsiprintf_r+0x28>)
 801723e:	9103      	str	r1, [sp, #12]
 8017240:	4669      	mov	r1, sp
 8017242:	f001 fed5 	bl	8018ff0 <_svfiprintf_r>
 8017246:	9b00      	ldr	r3, [sp, #0]
 8017248:	2200      	movs	r2, #0
 801724a:	701a      	strb	r2, [r3, #0]
 801724c:	b01b      	add	sp, #108	; 0x6c
 801724e:	f85d fb04 	ldr.w	pc, [sp], #4
 8017252:	bf00      	nop
 8017254:	ffff0208 	.word	0xffff0208

08017258 <vsiprintf>:
 8017258:	4613      	mov	r3, r2
 801725a:	460a      	mov	r2, r1
 801725c:	4601      	mov	r1, r0
 801725e:	4802      	ldr	r0, [pc, #8]	; (8017268 <vsiprintf+0x10>)
 8017260:	6800      	ldr	r0, [r0, #0]
 8017262:	f7ff bfe3 	b.w	801722c <_vsiprintf_r>
 8017266:	bf00      	nop
 8017268:	2000000c 	.word	0x2000000c

0801726c <quorem>:
 801726c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017270:	6903      	ldr	r3, [r0, #16]
 8017272:	690c      	ldr	r4, [r1, #16]
 8017274:	42a3      	cmp	r3, r4
 8017276:	4680      	mov	r8, r0
 8017278:	f2c0 8082 	blt.w	8017380 <quorem+0x114>
 801727c:	3c01      	subs	r4, #1
 801727e:	f101 0714 	add.w	r7, r1, #20
 8017282:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8017286:	f100 0614 	add.w	r6, r0, #20
 801728a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 801728e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8017292:	eb06 030c 	add.w	r3, r6, ip
 8017296:	3501      	adds	r5, #1
 8017298:	eb07 090c 	add.w	r9, r7, ip
 801729c:	9301      	str	r3, [sp, #4]
 801729e:	fbb0 f5f5 	udiv	r5, r0, r5
 80172a2:	b395      	cbz	r5, 801730a <quorem+0x9e>
 80172a4:	f04f 0a00 	mov.w	sl, #0
 80172a8:	4638      	mov	r0, r7
 80172aa:	46b6      	mov	lr, r6
 80172ac:	46d3      	mov	fp, sl
 80172ae:	f850 2b04 	ldr.w	r2, [r0], #4
 80172b2:	b293      	uxth	r3, r2
 80172b4:	fb05 a303 	mla	r3, r5, r3, sl
 80172b8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80172bc:	b29b      	uxth	r3, r3
 80172be:	ebab 0303 	sub.w	r3, fp, r3
 80172c2:	0c12      	lsrs	r2, r2, #16
 80172c4:	f8de b000 	ldr.w	fp, [lr]
 80172c8:	fb05 a202 	mla	r2, r5, r2, sl
 80172cc:	fa13 f38b 	uxtah	r3, r3, fp
 80172d0:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 80172d4:	fa1f fb82 	uxth.w	fp, r2
 80172d8:	f8de 2000 	ldr.w	r2, [lr]
 80172dc:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 80172e0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80172e4:	b29b      	uxth	r3, r3
 80172e6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80172ea:	4581      	cmp	r9, r0
 80172ec:	ea4f 4b22 	mov.w	fp, r2, asr #16
 80172f0:	f84e 3b04 	str.w	r3, [lr], #4
 80172f4:	d2db      	bcs.n	80172ae <quorem+0x42>
 80172f6:	f856 300c 	ldr.w	r3, [r6, ip]
 80172fa:	b933      	cbnz	r3, 801730a <quorem+0x9e>
 80172fc:	9b01      	ldr	r3, [sp, #4]
 80172fe:	3b04      	subs	r3, #4
 8017300:	429e      	cmp	r6, r3
 8017302:	461a      	mov	r2, r3
 8017304:	d330      	bcc.n	8017368 <quorem+0xfc>
 8017306:	f8c8 4010 	str.w	r4, [r8, #16]
 801730a:	4640      	mov	r0, r8
 801730c:	f001 fbb4 	bl	8018a78 <__mcmp>
 8017310:	2800      	cmp	r0, #0
 8017312:	db25      	blt.n	8017360 <quorem+0xf4>
 8017314:	3501      	adds	r5, #1
 8017316:	4630      	mov	r0, r6
 8017318:	f04f 0c00 	mov.w	ip, #0
 801731c:	f857 2b04 	ldr.w	r2, [r7], #4
 8017320:	f8d0 e000 	ldr.w	lr, [r0]
 8017324:	b293      	uxth	r3, r2
 8017326:	ebac 0303 	sub.w	r3, ip, r3
 801732a:	0c12      	lsrs	r2, r2, #16
 801732c:	fa13 f38e 	uxtah	r3, r3, lr
 8017330:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8017334:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8017338:	b29b      	uxth	r3, r3
 801733a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801733e:	45b9      	cmp	r9, r7
 8017340:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8017344:	f840 3b04 	str.w	r3, [r0], #4
 8017348:	d2e8      	bcs.n	801731c <quorem+0xb0>
 801734a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 801734e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8017352:	b92a      	cbnz	r2, 8017360 <quorem+0xf4>
 8017354:	3b04      	subs	r3, #4
 8017356:	429e      	cmp	r6, r3
 8017358:	461a      	mov	r2, r3
 801735a:	d30b      	bcc.n	8017374 <quorem+0x108>
 801735c:	f8c8 4010 	str.w	r4, [r8, #16]
 8017360:	4628      	mov	r0, r5
 8017362:	b003      	add	sp, #12
 8017364:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017368:	6812      	ldr	r2, [r2, #0]
 801736a:	3b04      	subs	r3, #4
 801736c:	2a00      	cmp	r2, #0
 801736e:	d1ca      	bne.n	8017306 <quorem+0x9a>
 8017370:	3c01      	subs	r4, #1
 8017372:	e7c5      	b.n	8017300 <quorem+0x94>
 8017374:	6812      	ldr	r2, [r2, #0]
 8017376:	3b04      	subs	r3, #4
 8017378:	2a00      	cmp	r2, #0
 801737a:	d1ef      	bne.n	801735c <quorem+0xf0>
 801737c:	3c01      	subs	r4, #1
 801737e:	e7ea      	b.n	8017356 <quorem+0xea>
 8017380:	2000      	movs	r0, #0
 8017382:	e7ee      	b.n	8017362 <quorem+0xf6>
 8017384:	0000      	movs	r0, r0
	...

08017388 <_dtoa_r>:
 8017388:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801738c:	ec57 6b10 	vmov	r6, r7, d0
 8017390:	b097      	sub	sp, #92	; 0x5c
 8017392:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8017394:	9106      	str	r1, [sp, #24]
 8017396:	4604      	mov	r4, r0
 8017398:	920b      	str	r2, [sp, #44]	; 0x2c
 801739a:	9312      	str	r3, [sp, #72]	; 0x48
 801739c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80173a0:	e9cd 6700 	strd	r6, r7, [sp]
 80173a4:	b93d      	cbnz	r5, 80173b6 <_dtoa_r+0x2e>
 80173a6:	2010      	movs	r0, #16
 80173a8:	f001 f8ee 	bl	8018588 <malloc>
 80173ac:	6260      	str	r0, [r4, #36]	; 0x24
 80173ae:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80173b2:	6005      	str	r5, [r0, #0]
 80173b4:	60c5      	str	r5, [r0, #12]
 80173b6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80173b8:	6819      	ldr	r1, [r3, #0]
 80173ba:	b151      	cbz	r1, 80173d2 <_dtoa_r+0x4a>
 80173bc:	685a      	ldr	r2, [r3, #4]
 80173be:	604a      	str	r2, [r1, #4]
 80173c0:	2301      	movs	r3, #1
 80173c2:	4093      	lsls	r3, r2
 80173c4:	608b      	str	r3, [r1, #8]
 80173c6:	4620      	mov	r0, r4
 80173c8:	f001 f937 	bl	801863a <_Bfree>
 80173cc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80173ce:	2200      	movs	r2, #0
 80173d0:	601a      	str	r2, [r3, #0]
 80173d2:	1e3b      	subs	r3, r7, #0
 80173d4:	bfbb      	ittet	lt
 80173d6:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80173da:	9301      	strlt	r3, [sp, #4]
 80173dc:	2300      	movge	r3, #0
 80173de:	2201      	movlt	r2, #1
 80173e0:	bfac      	ite	ge
 80173e2:	f8c8 3000 	strge.w	r3, [r8]
 80173e6:	f8c8 2000 	strlt.w	r2, [r8]
 80173ea:	4baf      	ldr	r3, [pc, #700]	; (80176a8 <_dtoa_r+0x320>)
 80173ec:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80173f0:	ea33 0308 	bics.w	r3, r3, r8
 80173f4:	d114      	bne.n	8017420 <_dtoa_r+0x98>
 80173f6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80173f8:	f242 730f 	movw	r3, #9999	; 0x270f
 80173fc:	6013      	str	r3, [r2, #0]
 80173fe:	9b00      	ldr	r3, [sp, #0]
 8017400:	b923      	cbnz	r3, 801740c <_dtoa_r+0x84>
 8017402:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8017406:	2800      	cmp	r0, #0
 8017408:	f000 8542 	beq.w	8017e90 <_dtoa_r+0xb08>
 801740c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801740e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 80176bc <_dtoa_r+0x334>
 8017412:	2b00      	cmp	r3, #0
 8017414:	f000 8544 	beq.w	8017ea0 <_dtoa_r+0xb18>
 8017418:	f10b 0303 	add.w	r3, fp, #3
 801741c:	f000 bd3e 	b.w	8017e9c <_dtoa_r+0xb14>
 8017420:	e9dd 6700 	ldrd	r6, r7, [sp]
 8017424:	2200      	movs	r2, #0
 8017426:	2300      	movs	r3, #0
 8017428:	4630      	mov	r0, r6
 801742a:	4639      	mov	r1, r7
 801742c:	f7e9 fb64 	bl	8000af8 <__aeabi_dcmpeq>
 8017430:	4681      	mov	r9, r0
 8017432:	b168      	cbz	r0, 8017450 <_dtoa_r+0xc8>
 8017434:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8017436:	2301      	movs	r3, #1
 8017438:	6013      	str	r3, [r2, #0]
 801743a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801743c:	2b00      	cmp	r3, #0
 801743e:	f000 8524 	beq.w	8017e8a <_dtoa_r+0xb02>
 8017442:	4b9a      	ldr	r3, [pc, #616]	; (80176ac <_dtoa_r+0x324>)
 8017444:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8017446:	f103 3bff 	add.w	fp, r3, #4294967295
 801744a:	6013      	str	r3, [r2, #0]
 801744c:	f000 bd28 	b.w	8017ea0 <_dtoa_r+0xb18>
 8017450:	aa14      	add	r2, sp, #80	; 0x50
 8017452:	a915      	add	r1, sp, #84	; 0x54
 8017454:	ec47 6b10 	vmov	d0, r6, r7
 8017458:	4620      	mov	r0, r4
 801745a:	f001 fbfb 	bl	8018c54 <__d2b>
 801745e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8017462:	9004      	str	r0, [sp, #16]
 8017464:	2d00      	cmp	r5, #0
 8017466:	d07c      	beq.n	8017562 <_dtoa_r+0x1da>
 8017468:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801746c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8017470:	46b2      	mov	sl, r6
 8017472:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8017476:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 801747a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 801747e:	2200      	movs	r2, #0
 8017480:	4b8b      	ldr	r3, [pc, #556]	; (80176b0 <_dtoa_r+0x328>)
 8017482:	4650      	mov	r0, sl
 8017484:	4659      	mov	r1, fp
 8017486:	f7e8 ff17 	bl	80002b8 <__aeabi_dsub>
 801748a:	a381      	add	r3, pc, #516	; (adr r3, 8017690 <_dtoa_r+0x308>)
 801748c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017490:	f7e9 f8ca 	bl	8000628 <__aeabi_dmul>
 8017494:	a380      	add	r3, pc, #512	; (adr r3, 8017698 <_dtoa_r+0x310>)
 8017496:	e9d3 2300 	ldrd	r2, r3, [r3]
 801749a:	f7e8 ff0f 	bl	80002bc <__adddf3>
 801749e:	4606      	mov	r6, r0
 80174a0:	4628      	mov	r0, r5
 80174a2:	460f      	mov	r7, r1
 80174a4:	f7e9 f856 	bl	8000554 <__aeabi_i2d>
 80174a8:	a37d      	add	r3, pc, #500	; (adr r3, 80176a0 <_dtoa_r+0x318>)
 80174aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80174ae:	f7e9 f8bb 	bl	8000628 <__aeabi_dmul>
 80174b2:	4602      	mov	r2, r0
 80174b4:	460b      	mov	r3, r1
 80174b6:	4630      	mov	r0, r6
 80174b8:	4639      	mov	r1, r7
 80174ba:	f7e8 feff 	bl	80002bc <__adddf3>
 80174be:	4606      	mov	r6, r0
 80174c0:	460f      	mov	r7, r1
 80174c2:	f7e9 fb61 	bl	8000b88 <__aeabi_d2iz>
 80174c6:	2200      	movs	r2, #0
 80174c8:	4682      	mov	sl, r0
 80174ca:	2300      	movs	r3, #0
 80174cc:	4630      	mov	r0, r6
 80174ce:	4639      	mov	r1, r7
 80174d0:	f7e9 fb1c 	bl	8000b0c <__aeabi_dcmplt>
 80174d4:	b148      	cbz	r0, 80174ea <_dtoa_r+0x162>
 80174d6:	4650      	mov	r0, sl
 80174d8:	f7e9 f83c 	bl	8000554 <__aeabi_i2d>
 80174dc:	4632      	mov	r2, r6
 80174de:	463b      	mov	r3, r7
 80174e0:	f7e9 fb0a 	bl	8000af8 <__aeabi_dcmpeq>
 80174e4:	b908      	cbnz	r0, 80174ea <_dtoa_r+0x162>
 80174e6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80174ea:	f1ba 0f16 	cmp.w	sl, #22
 80174ee:	d859      	bhi.n	80175a4 <_dtoa_r+0x21c>
 80174f0:	4970      	ldr	r1, [pc, #448]	; (80176b4 <_dtoa_r+0x32c>)
 80174f2:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 80174f6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80174fa:	e9d1 0100 	ldrd	r0, r1, [r1]
 80174fe:	f7e9 fb23 	bl	8000b48 <__aeabi_dcmpgt>
 8017502:	2800      	cmp	r0, #0
 8017504:	d050      	beq.n	80175a8 <_dtoa_r+0x220>
 8017506:	f10a 3aff 	add.w	sl, sl, #4294967295
 801750a:	2300      	movs	r3, #0
 801750c:	930f      	str	r3, [sp, #60]	; 0x3c
 801750e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8017510:	1b5d      	subs	r5, r3, r5
 8017512:	f1b5 0801 	subs.w	r8, r5, #1
 8017516:	bf49      	itett	mi
 8017518:	f1c5 0301 	rsbmi	r3, r5, #1
 801751c:	2300      	movpl	r3, #0
 801751e:	9305      	strmi	r3, [sp, #20]
 8017520:	f04f 0800 	movmi.w	r8, #0
 8017524:	bf58      	it	pl
 8017526:	9305      	strpl	r3, [sp, #20]
 8017528:	f1ba 0f00 	cmp.w	sl, #0
 801752c:	db3e      	blt.n	80175ac <_dtoa_r+0x224>
 801752e:	2300      	movs	r3, #0
 8017530:	44d0      	add	r8, sl
 8017532:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8017536:	9307      	str	r3, [sp, #28]
 8017538:	9b06      	ldr	r3, [sp, #24]
 801753a:	2b09      	cmp	r3, #9
 801753c:	f200 8090 	bhi.w	8017660 <_dtoa_r+0x2d8>
 8017540:	2b05      	cmp	r3, #5
 8017542:	bfc4      	itt	gt
 8017544:	3b04      	subgt	r3, #4
 8017546:	9306      	strgt	r3, [sp, #24]
 8017548:	9b06      	ldr	r3, [sp, #24]
 801754a:	f1a3 0302 	sub.w	r3, r3, #2
 801754e:	bfcc      	ite	gt
 8017550:	2500      	movgt	r5, #0
 8017552:	2501      	movle	r5, #1
 8017554:	2b03      	cmp	r3, #3
 8017556:	f200 808f 	bhi.w	8017678 <_dtoa_r+0x2f0>
 801755a:	e8df f003 	tbb	[pc, r3]
 801755e:	7f7d      	.short	0x7f7d
 8017560:	7131      	.short	0x7131
 8017562:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8017566:	441d      	add	r5, r3
 8017568:	f205 4032 	addw	r0, r5, #1074	; 0x432
 801756c:	2820      	cmp	r0, #32
 801756e:	dd13      	ble.n	8017598 <_dtoa_r+0x210>
 8017570:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8017574:	9b00      	ldr	r3, [sp, #0]
 8017576:	fa08 f800 	lsl.w	r8, r8, r0
 801757a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 801757e:	fa23 f000 	lsr.w	r0, r3, r0
 8017582:	ea48 0000 	orr.w	r0, r8, r0
 8017586:	f7e8 ffd5 	bl	8000534 <__aeabi_ui2d>
 801758a:	2301      	movs	r3, #1
 801758c:	4682      	mov	sl, r0
 801758e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8017592:	3d01      	subs	r5, #1
 8017594:	9313      	str	r3, [sp, #76]	; 0x4c
 8017596:	e772      	b.n	801747e <_dtoa_r+0xf6>
 8017598:	9b00      	ldr	r3, [sp, #0]
 801759a:	f1c0 0020 	rsb	r0, r0, #32
 801759e:	fa03 f000 	lsl.w	r0, r3, r0
 80175a2:	e7f0      	b.n	8017586 <_dtoa_r+0x1fe>
 80175a4:	2301      	movs	r3, #1
 80175a6:	e7b1      	b.n	801750c <_dtoa_r+0x184>
 80175a8:	900f      	str	r0, [sp, #60]	; 0x3c
 80175aa:	e7b0      	b.n	801750e <_dtoa_r+0x186>
 80175ac:	9b05      	ldr	r3, [sp, #20]
 80175ae:	eba3 030a 	sub.w	r3, r3, sl
 80175b2:	9305      	str	r3, [sp, #20]
 80175b4:	f1ca 0300 	rsb	r3, sl, #0
 80175b8:	9307      	str	r3, [sp, #28]
 80175ba:	2300      	movs	r3, #0
 80175bc:	930e      	str	r3, [sp, #56]	; 0x38
 80175be:	e7bb      	b.n	8017538 <_dtoa_r+0x1b0>
 80175c0:	2301      	movs	r3, #1
 80175c2:	930a      	str	r3, [sp, #40]	; 0x28
 80175c4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80175c6:	2b00      	cmp	r3, #0
 80175c8:	dd59      	ble.n	801767e <_dtoa_r+0x2f6>
 80175ca:	9302      	str	r3, [sp, #8]
 80175cc:	4699      	mov	r9, r3
 80175ce:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80175d0:	2200      	movs	r2, #0
 80175d2:	6072      	str	r2, [r6, #4]
 80175d4:	2204      	movs	r2, #4
 80175d6:	f102 0014 	add.w	r0, r2, #20
 80175da:	4298      	cmp	r0, r3
 80175dc:	6871      	ldr	r1, [r6, #4]
 80175de:	d953      	bls.n	8017688 <_dtoa_r+0x300>
 80175e0:	4620      	mov	r0, r4
 80175e2:	f000 fff6 	bl	80185d2 <_Balloc>
 80175e6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80175e8:	6030      	str	r0, [r6, #0]
 80175ea:	f1b9 0f0e 	cmp.w	r9, #14
 80175ee:	f8d3 b000 	ldr.w	fp, [r3]
 80175f2:	f200 80e6 	bhi.w	80177c2 <_dtoa_r+0x43a>
 80175f6:	2d00      	cmp	r5, #0
 80175f8:	f000 80e3 	beq.w	80177c2 <_dtoa_r+0x43a>
 80175fc:	ed9d 7b00 	vldr	d7, [sp]
 8017600:	f1ba 0f00 	cmp.w	sl, #0
 8017604:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8017608:	dd74      	ble.n	80176f4 <_dtoa_r+0x36c>
 801760a:	4a2a      	ldr	r2, [pc, #168]	; (80176b4 <_dtoa_r+0x32c>)
 801760c:	f00a 030f 	and.w	r3, sl, #15
 8017610:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8017614:	ed93 7b00 	vldr	d7, [r3]
 8017618:	ea4f 162a 	mov.w	r6, sl, asr #4
 801761c:	06f0      	lsls	r0, r6, #27
 801761e:	ed8d 7b08 	vstr	d7, [sp, #32]
 8017622:	d565      	bpl.n	80176f0 <_dtoa_r+0x368>
 8017624:	4b24      	ldr	r3, [pc, #144]	; (80176b8 <_dtoa_r+0x330>)
 8017626:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 801762a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 801762e:	f7e9 f925 	bl	800087c <__aeabi_ddiv>
 8017632:	e9cd 0100 	strd	r0, r1, [sp]
 8017636:	f006 060f 	and.w	r6, r6, #15
 801763a:	2503      	movs	r5, #3
 801763c:	4f1e      	ldr	r7, [pc, #120]	; (80176b8 <_dtoa_r+0x330>)
 801763e:	e04c      	b.n	80176da <_dtoa_r+0x352>
 8017640:	2301      	movs	r3, #1
 8017642:	930a      	str	r3, [sp, #40]	; 0x28
 8017644:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8017646:	4453      	add	r3, sl
 8017648:	f103 0901 	add.w	r9, r3, #1
 801764c:	9302      	str	r3, [sp, #8]
 801764e:	464b      	mov	r3, r9
 8017650:	2b01      	cmp	r3, #1
 8017652:	bfb8      	it	lt
 8017654:	2301      	movlt	r3, #1
 8017656:	e7ba      	b.n	80175ce <_dtoa_r+0x246>
 8017658:	2300      	movs	r3, #0
 801765a:	e7b2      	b.n	80175c2 <_dtoa_r+0x23a>
 801765c:	2300      	movs	r3, #0
 801765e:	e7f0      	b.n	8017642 <_dtoa_r+0x2ba>
 8017660:	2501      	movs	r5, #1
 8017662:	2300      	movs	r3, #0
 8017664:	9306      	str	r3, [sp, #24]
 8017666:	950a      	str	r5, [sp, #40]	; 0x28
 8017668:	f04f 33ff 	mov.w	r3, #4294967295
 801766c:	9302      	str	r3, [sp, #8]
 801766e:	4699      	mov	r9, r3
 8017670:	2200      	movs	r2, #0
 8017672:	2312      	movs	r3, #18
 8017674:	920b      	str	r2, [sp, #44]	; 0x2c
 8017676:	e7aa      	b.n	80175ce <_dtoa_r+0x246>
 8017678:	2301      	movs	r3, #1
 801767a:	930a      	str	r3, [sp, #40]	; 0x28
 801767c:	e7f4      	b.n	8017668 <_dtoa_r+0x2e0>
 801767e:	2301      	movs	r3, #1
 8017680:	9302      	str	r3, [sp, #8]
 8017682:	4699      	mov	r9, r3
 8017684:	461a      	mov	r2, r3
 8017686:	e7f5      	b.n	8017674 <_dtoa_r+0x2ec>
 8017688:	3101      	adds	r1, #1
 801768a:	6071      	str	r1, [r6, #4]
 801768c:	0052      	lsls	r2, r2, #1
 801768e:	e7a2      	b.n	80175d6 <_dtoa_r+0x24e>
 8017690:	636f4361 	.word	0x636f4361
 8017694:	3fd287a7 	.word	0x3fd287a7
 8017698:	8b60c8b3 	.word	0x8b60c8b3
 801769c:	3fc68a28 	.word	0x3fc68a28
 80176a0:	509f79fb 	.word	0x509f79fb
 80176a4:	3fd34413 	.word	0x3fd34413
 80176a8:	7ff00000 	.word	0x7ff00000
 80176ac:	0801a35c 	.word	0x0801a35c
 80176b0:	3ff80000 	.word	0x3ff80000
 80176b4:	0801a260 	.word	0x0801a260
 80176b8:	0801a238 	.word	0x0801a238
 80176bc:	0801a229 	.word	0x0801a229
 80176c0:	07f1      	lsls	r1, r6, #31
 80176c2:	d508      	bpl.n	80176d6 <_dtoa_r+0x34e>
 80176c4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80176c8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80176cc:	f7e8 ffac 	bl	8000628 <__aeabi_dmul>
 80176d0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80176d4:	3501      	adds	r5, #1
 80176d6:	1076      	asrs	r6, r6, #1
 80176d8:	3708      	adds	r7, #8
 80176da:	2e00      	cmp	r6, #0
 80176dc:	d1f0      	bne.n	80176c0 <_dtoa_r+0x338>
 80176de:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80176e2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80176e6:	f7e9 f8c9 	bl	800087c <__aeabi_ddiv>
 80176ea:	e9cd 0100 	strd	r0, r1, [sp]
 80176ee:	e01a      	b.n	8017726 <_dtoa_r+0x39e>
 80176f0:	2502      	movs	r5, #2
 80176f2:	e7a3      	b.n	801763c <_dtoa_r+0x2b4>
 80176f4:	f000 80a0 	beq.w	8017838 <_dtoa_r+0x4b0>
 80176f8:	f1ca 0600 	rsb	r6, sl, #0
 80176fc:	4b9f      	ldr	r3, [pc, #636]	; (801797c <_dtoa_r+0x5f4>)
 80176fe:	4fa0      	ldr	r7, [pc, #640]	; (8017980 <_dtoa_r+0x5f8>)
 8017700:	f006 020f 	and.w	r2, r6, #15
 8017704:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8017708:	e9d3 2300 	ldrd	r2, r3, [r3]
 801770c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8017710:	f7e8 ff8a 	bl	8000628 <__aeabi_dmul>
 8017714:	e9cd 0100 	strd	r0, r1, [sp]
 8017718:	1136      	asrs	r6, r6, #4
 801771a:	2300      	movs	r3, #0
 801771c:	2502      	movs	r5, #2
 801771e:	2e00      	cmp	r6, #0
 8017720:	d17f      	bne.n	8017822 <_dtoa_r+0x49a>
 8017722:	2b00      	cmp	r3, #0
 8017724:	d1e1      	bne.n	80176ea <_dtoa_r+0x362>
 8017726:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8017728:	2b00      	cmp	r3, #0
 801772a:	f000 8087 	beq.w	801783c <_dtoa_r+0x4b4>
 801772e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8017732:	2200      	movs	r2, #0
 8017734:	4b93      	ldr	r3, [pc, #588]	; (8017984 <_dtoa_r+0x5fc>)
 8017736:	4630      	mov	r0, r6
 8017738:	4639      	mov	r1, r7
 801773a:	f7e9 f9e7 	bl	8000b0c <__aeabi_dcmplt>
 801773e:	2800      	cmp	r0, #0
 8017740:	d07c      	beq.n	801783c <_dtoa_r+0x4b4>
 8017742:	f1b9 0f00 	cmp.w	r9, #0
 8017746:	d079      	beq.n	801783c <_dtoa_r+0x4b4>
 8017748:	9b02      	ldr	r3, [sp, #8]
 801774a:	2b00      	cmp	r3, #0
 801774c:	dd35      	ble.n	80177ba <_dtoa_r+0x432>
 801774e:	f10a 33ff 	add.w	r3, sl, #4294967295
 8017752:	9308      	str	r3, [sp, #32]
 8017754:	4639      	mov	r1, r7
 8017756:	2200      	movs	r2, #0
 8017758:	4b8b      	ldr	r3, [pc, #556]	; (8017988 <_dtoa_r+0x600>)
 801775a:	4630      	mov	r0, r6
 801775c:	f7e8 ff64 	bl	8000628 <__aeabi_dmul>
 8017760:	e9cd 0100 	strd	r0, r1, [sp]
 8017764:	9f02      	ldr	r7, [sp, #8]
 8017766:	3501      	adds	r5, #1
 8017768:	4628      	mov	r0, r5
 801776a:	f7e8 fef3 	bl	8000554 <__aeabi_i2d>
 801776e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8017772:	f7e8 ff59 	bl	8000628 <__aeabi_dmul>
 8017776:	2200      	movs	r2, #0
 8017778:	4b84      	ldr	r3, [pc, #528]	; (801798c <_dtoa_r+0x604>)
 801777a:	f7e8 fd9f 	bl	80002bc <__adddf3>
 801777e:	4605      	mov	r5, r0
 8017780:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8017784:	2f00      	cmp	r7, #0
 8017786:	d15d      	bne.n	8017844 <_dtoa_r+0x4bc>
 8017788:	2200      	movs	r2, #0
 801778a:	4b81      	ldr	r3, [pc, #516]	; (8017990 <_dtoa_r+0x608>)
 801778c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8017790:	f7e8 fd92 	bl	80002b8 <__aeabi_dsub>
 8017794:	462a      	mov	r2, r5
 8017796:	4633      	mov	r3, r6
 8017798:	e9cd 0100 	strd	r0, r1, [sp]
 801779c:	f7e9 f9d4 	bl	8000b48 <__aeabi_dcmpgt>
 80177a0:	2800      	cmp	r0, #0
 80177a2:	f040 8288 	bne.w	8017cb6 <_dtoa_r+0x92e>
 80177a6:	462a      	mov	r2, r5
 80177a8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80177ac:	e9dd 0100 	ldrd	r0, r1, [sp]
 80177b0:	f7e9 f9ac 	bl	8000b0c <__aeabi_dcmplt>
 80177b4:	2800      	cmp	r0, #0
 80177b6:	f040 827c 	bne.w	8017cb2 <_dtoa_r+0x92a>
 80177ba:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80177be:	e9cd 2300 	strd	r2, r3, [sp]
 80177c2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80177c4:	2b00      	cmp	r3, #0
 80177c6:	f2c0 8150 	blt.w	8017a6a <_dtoa_r+0x6e2>
 80177ca:	f1ba 0f0e 	cmp.w	sl, #14
 80177ce:	f300 814c 	bgt.w	8017a6a <_dtoa_r+0x6e2>
 80177d2:	4b6a      	ldr	r3, [pc, #424]	; (801797c <_dtoa_r+0x5f4>)
 80177d4:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80177d8:	ed93 7b00 	vldr	d7, [r3]
 80177dc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80177de:	2b00      	cmp	r3, #0
 80177e0:	ed8d 7b02 	vstr	d7, [sp, #8]
 80177e4:	f280 80d8 	bge.w	8017998 <_dtoa_r+0x610>
 80177e8:	f1b9 0f00 	cmp.w	r9, #0
 80177ec:	f300 80d4 	bgt.w	8017998 <_dtoa_r+0x610>
 80177f0:	f040 825e 	bne.w	8017cb0 <_dtoa_r+0x928>
 80177f4:	2200      	movs	r2, #0
 80177f6:	4b66      	ldr	r3, [pc, #408]	; (8017990 <_dtoa_r+0x608>)
 80177f8:	ec51 0b17 	vmov	r0, r1, d7
 80177fc:	f7e8 ff14 	bl	8000628 <__aeabi_dmul>
 8017800:	e9dd 2300 	ldrd	r2, r3, [sp]
 8017804:	f7e9 f996 	bl	8000b34 <__aeabi_dcmpge>
 8017808:	464f      	mov	r7, r9
 801780a:	464e      	mov	r6, r9
 801780c:	2800      	cmp	r0, #0
 801780e:	f040 8234 	bne.w	8017c7a <_dtoa_r+0x8f2>
 8017812:	2331      	movs	r3, #49	; 0x31
 8017814:	f10b 0501 	add.w	r5, fp, #1
 8017818:	f88b 3000 	strb.w	r3, [fp]
 801781c:	f10a 0a01 	add.w	sl, sl, #1
 8017820:	e22f      	b.n	8017c82 <_dtoa_r+0x8fa>
 8017822:	07f2      	lsls	r2, r6, #31
 8017824:	d505      	bpl.n	8017832 <_dtoa_r+0x4aa>
 8017826:	e9d7 2300 	ldrd	r2, r3, [r7]
 801782a:	f7e8 fefd 	bl	8000628 <__aeabi_dmul>
 801782e:	3501      	adds	r5, #1
 8017830:	2301      	movs	r3, #1
 8017832:	1076      	asrs	r6, r6, #1
 8017834:	3708      	adds	r7, #8
 8017836:	e772      	b.n	801771e <_dtoa_r+0x396>
 8017838:	2502      	movs	r5, #2
 801783a:	e774      	b.n	8017726 <_dtoa_r+0x39e>
 801783c:	f8cd a020 	str.w	sl, [sp, #32]
 8017840:	464f      	mov	r7, r9
 8017842:	e791      	b.n	8017768 <_dtoa_r+0x3e0>
 8017844:	4b4d      	ldr	r3, [pc, #308]	; (801797c <_dtoa_r+0x5f4>)
 8017846:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801784a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 801784e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017850:	2b00      	cmp	r3, #0
 8017852:	d047      	beq.n	80178e4 <_dtoa_r+0x55c>
 8017854:	4602      	mov	r2, r0
 8017856:	460b      	mov	r3, r1
 8017858:	2000      	movs	r0, #0
 801785a:	494e      	ldr	r1, [pc, #312]	; (8017994 <_dtoa_r+0x60c>)
 801785c:	f7e9 f80e 	bl	800087c <__aeabi_ddiv>
 8017860:	462a      	mov	r2, r5
 8017862:	4633      	mov	r3, r6
 8017864:	f7e8 fd28 	bl	80002b8 <__aeabi_dsub>
 8017868:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 801786c:	465d      	mov	r5, fp
 801786e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8017872:	f7e9 f989 	bl	8000b88 <__aeabi_d2iz>
 8017876:	4606      	mov	r6, r0
 8017878:	f7e8 fe6c 	bl	8000554 <__aeabi_i2d>
 801787c:	4602      	mov	r2, r0
 801787e:	460b      	mov	r3, r1
 8017880:	e9dd 0100 	ldrd	r0, r1, [sp]
 8017884:	f7e8 fd18 	bl	80002b8 <__aeabi_dsub>
 8017888:	3630      	adds	r6, #48	; 0x30
 801788a:	f805 6b01 	strb.w	r6, [r5], #1
 801788e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8017892:	e9cd 0100 	strd	r0, r1, [sp]
 8017896:	f7e9 f939 	bl	8000b0c <__aeabi_dcmplt>
 801789a:	2800      	cmp	r0, #0
 801789c:	d163      	bne.n	8017966 <_dtoa_r+0x5de>
 801789e:	e9dd 2300 	ldrd	r2, r3, [sp]
 80178a2:	2000      	movs	r0, #0
 80178a4:	4937      	ldr	r1, [pc, #220]	; (8017984 <_dtoa_r+0x5fc>)
 80178a6:	f7e8 fd07 	bl	80002b8 <__aeabi_dsub>
 80178aa:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80178ae:	f7e9 f92d 	bl	8000b0c <__aeabi_dcmplt>
 80178b2:	2800      	cmp	r0, #0
 80178b4:	f040 80b7 	bne.w	8017a26 <_dtoa_r+0x69e>
 80178b8:	eba5 030b 	sub.w	r3, r5, fp
 80178bc:	429f      	cmp	r7, r3
 80178be:	f77f af7c 	ble.w	80177ba <_dtoa_r+0x432>
 80178c2:	2200      	movs	r2, #0
 80178c4:	4b30      	ldr	r3, [pc, #192]	; (8017988 <_dtoa_r+0x600>)
 80178c6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80178ca:	f7e8 fead 	bl	8000628 <__aeabi_dmul>
 80178ce:	2200      	movs	r2, #0
 80178d0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80178d4:	4b2c      	ldr	r3, [pc, #176]	; (8017988 <_dtoa_r+0x600>)
 80178d6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80178da:	f7e8 fea5 	bl	8000628 <__aeabi_dmul>
 80178de:	e9cd 0100 	strd	r0, r1, [sp]
 80178e2:	e7c4      	b.n	801786e <_dtoa_r+0x4e6>
 80178e4:	462a      	mov	r2, r5
 80178e6:	4633      	mov	r3, r6
 80178e8:	f7e8 fe9e 	bl	8000628 <__aeabi_dmul>
 80178ec:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80178f0:	eb0b 0507 	add.w	r5, fp, r7
 80178f4:	465e      	mov	r6, fp
 80178f6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80178fa:	f7e9 f945 	bl	8000b88 <__aeabi_d2iz>
 80178fe:	4607      	mov	r7, r0
 8017900:	f7e8 fe28 	bl	8000554 <__aeabi_i2d>
 8017904:	3730      	adds	r7, #48	; 0x30
 8017906:	4602      	mov	r2, r0
 8017908:	460b      	mov	r3, r1
 801790a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801790e:	f7e8 fcd3 	bl	80002b8 <__aeabi_dsub>
 8017912:	f806 7b01 	strb.w	r7, [r6], #1
 8017916:	42ae      	cmp	r6, r5
 8017918:	e9cd 0100 	strd	r0, r1, [sp]
 801791c:	f04f 0200 	mov.w	r2, #0
 8017920:	d126      	bne.n	8017970 <_dtoa_r+0x5e8>
 8017922:	4b1c      	ldr	r3, [pc, #112]	; (8017994 <_dtoa_r+0x60c>)
 8017924:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8017928:	f7e8 fcc8 	bl	80002bc <__adddf3>
 801792c:	4602      	mov	r2, r0
 801792e:	460b      	mov	r3, r1
 8017930:	e9dd 0100 	ldrd	r0, r1, [sp]
 8017934:	f7e9 f908 	bl	8000b48 <__aeabi_dcmpgt>
 8017938:	2800      	cmp	r0, #0
 801793a:	d174      	bne.n	8017a26 <_dtoa_r+0x69e>
 801793c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8017940:	2000      	movs	r0, #0
 8017942:	4914      	ldr	r1, [pc, #80]	; (8017994 <_dtoa_r+0x60c>)
 8017944:	f7e8 fcb8 	bl	80002b8 <__aeabi_dsub>
 8017948:	4602      	mov	r2, r0
 801794a:	460b      	mov	r3, r1
 801794c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8017950:	f7e9 f8dc 	bl	8000b0c <__aeabi_dcmplt>
 8017954:	2800      	cmp	r0, #0
 8017956:	f43f af30 	beq.w	80177ba <_dtoa_r+0x432>
 801795a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801795e:	2b30      	cmp	r3, #48	; 0x30
 8017960:	f105 32ff 	add.w	r2, r5, #4294967295
 8017964:	d002      	beq.n	801796c <_dtoa_r+0x5e4>
 8017966:	f8dd a020 	ldr.w	sl, [sp, #32]
 801796a:	e04a      	b.n	8017a02 <_dtoa_r+0x67a>
 801796c:	4615      	mov	r5, r2
 801796e:	e7f4      	b.n	801795a <_dtoa_r+0x5d2>
 8017970:	4b05      	ldr	r3, [pc, #20]	; (8017988 <_dtoa_r+0x600>)
 8017972:	f7e8 fe59 	bl	8000628 <__aeabi_dmul>
 8017976:	e9cd 0100 	strd	r0, r1, [sp]
 801797a:	e7bc      	b.n	80178f6 <_dtoa_r+0x56e>
 801797c:	0801a260 	.word	0x0801a260
 8017980:	0801a238 	.word	0x0801a238
 8017984:	3ff00000 	.word	0x3ff00000
 8017988:	40240000 	.word	0x40240000
 801798c:	401c0000 	.word	0x401c0000
 8017990:	40140000 	.word	0x40140000
 8017994:	3fe00000 	.word	0x3fe00000
 8017998:	e9dd 6700 	ldrd	r6, r7, [sp]
 801799c:	465d      	mov	r5, fp
 801799e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80179a2:	4630      	mov	r0, r6
 80179a4:	4639      	mov	r1, r7
 80179a6:	f7e8 ff69 	bl	800087c <__aeabi_ddiv>
 80179aa:	f7e9 f8ed 	bl	8000b88 <__aeabi_d2iz>
 80179ae:	4680      	mov	r8, r0
 80179b0:	f7e8 fdd0 	bl	8000554 <__aeabi_i2d>
 80179b4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80179b8:	f7e8 fe36 	bl	8000628 <__aeabi_dmul>
 80179bc:	4602      	mov	r2, r0
 80179be:	460b      	mov	r3, r1
 80179c0:	4630      	mov	r0, r6
 80179c2:	4639      	mov	r1, r7
 80179c4:	f108 0630 	add.w	r6, r8, #48	; 0x30
 80179c8:	f7e8 fc76 	bl	80002b8 <__aeabi_dsub>
 80179cc:	f805 6b01 	strb.w	r6, [r5], #1
 80179d0:	eba5 060b 	sub.w	r6, r5, fp
 80179d4:	45b1      	cmp	r9, r6
 80179d6:	4602      	mov	r2, r0
 80179d8:	460b      	mov	r3, r1
 80179da:	d139      	bne.n	8017a50 <_dtoa_r+0x6c8>
 80179dc:	f7e8 fc6e 	bl	80002bc <__adddf3>
 80179e0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80179e4:	4606      	mov	r6, r0
 80179e6:	460f      	mov	r7, r1
 80179e8:	f7e9 f8ae 	bl	8000b48 <__aeabi_dcmpgt>
 80179ec:	b9c8      	cbnz	r0, 8017a22 <_dtoa_r+0x69a>
 80179ee:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80179f2:	4630      	mov	r0, r6
 80179f4:	4639      	mov	r1, r7
 80179f6:	f7e9 f87f 	bl	8000af8 <__aeabi_dcmpeq>
 80179fa:	b110      	cbz	r0, 8017a02 <_dtoa_r+0x67a>
 80179fc:	f018 0f01 	tst.w	r8, #1
 8017a00:	d10f      	bne.n	8017a22 <_dtoa_r+0x69a>
 8017a02:	9904      	ldr	r1, [sp, #16]
 8017a04:	4620      	mov	r0, r4
 8017a06:	f000 fe18 	bl	801863a <_Bfree>
 8017a0a:	2300      	movs	r3, #0
 8017a0c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8017a0e:	702b      	strb	r3, [r5, #0]
 8017a10:	f10a 0301 	add.w	r3, sl, #1
 8017a14:	6013      	str	r3, [r2, #0]
 8017a16:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8017a18:	2b00      	cmp	r3, #0
 8017a1a:	f000 8241 	beq.w	8017ea0 <_dtoa_r+0xb18>
 8017a1e:	601d      	str	r5, [r3, #0]
 8017a20:	e23e      	b.n	8017ea0 <_dtoa_r+0xb18>
 8017a22:	f8cd a020 	str.w	sl, [sp, #32]
 8017a26:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8017a2a:	2a39      	cmp	r2, #57	; 0x39
 8017a2c:	f105 33ff 	add.w	r3, r5, #4294967295
 8017a30:	d108      	bne.n	8017a44 <_dtoa_r+0x6bc>
 8017a32:	459b      	cmp	fp, r3
 8017a34:	d10a      	bne.n	8017a4c <_dtoa_r+0x6c4>
 8017a36:	9b08      	ldr	r3, [sp, #32]
 8017a38:	3301      	adds	r3, #1
 8017a3a:	9308      	str	r3, [sp, #32]
 8017a3c:	2330      	movs	r3, #48	; 0x30
 8017a3e:	f88b 3000 	strb.w	r3, [fp]
 8017a42:	465b      	mov	r3, fp
 8017a44:	781a      	ldrb	r2, [r3, #0]
 8017a46:	3201      	adds	r2, #1
 8017a48:	701a      	strb	r2, [r3, #0]
 8017a4a:	e78c      	b.n	8017966 <_dtoa_r+0x5de>
 8017a4c:	461d      	mov	r5, r3
 8017a4e:	e7ea      	b.n	8017a26 <_dtoa_r+0x69e>
 8017a50:	2200      	movs	r2, #0
 8017a52:	4b9b      	ldr	r3, [pc, #620]	; (8017cc0 <_dtoa_r+0x938>)
 8017a54:	f7e8 fde8 	bl	8000628 <__aeabi_dmul>
 8017a58:	2200      	movs	r2, #0
 8017a5a:	2300      	movs	r3, #0
 8017a5c:	4606      	mov	r6, r0
 8017a5e:	460f      	mov	r7, r1
 8017a60:	f7e9 f84a 	bl	8000af8 <__aeabi_dcmpeq>
 8017a64:	2800      	cmp	r0, #0
 8017a66:	d09a      	beq.n	801799e <_dtoa_r+0x616>
 8017a68:	e7cb      	b.n	8017a02 <_dtoa_r+0x67a>
 8017a6a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8017a6c:	2a00      	cmp	r2, #0
 8017a6e:	f000 808b 	beq.w	8017b88 <_dtoa_r+0x800>
 8017a72:	9a06      	ldr	r2, [sp, #24]
 8017a74:	2a01      	cmp	r2, #1
 8017a76:	dc6e      	bgt.n	8017b56 <_dtoa_r+0x7ce>
 8017a78:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8017a7a:	2a00      	cmp	r2, #0
 8017a7c:	d067      	beq.n	8017b4e <_dtoa_r+0x7c6>
 8017a7e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8017a82:	9f07      	ldr	r7, [sp, #28]
 8017a84:	9d05      	ldr	r5, [sp, #20]
 8017a86:	9a05      	ldr	r2, [sp, #20]
 8017a88:	2101      	movs	r1, #1
 8017a8a:	441a      	add	r2, r3
 8017a8c:	4620      	mov	r0, r4
 8017a8e:	9205      	str	r2, [sp, #20]
 8017a90:	4498      	add	r8, r3
 8017a92:	f000 feb0 	bl	80187f6 <__i2b>
 8017a96:	4606      	mov	r6, r0
 8017a98:	2d00      	cmp	r5, #0
 8017a9a:	dd0c      	ble.n	8017ab6 <_dtoa_r+0x72e>
 8017a9c:	f1b8 0f00 	cmp.w	r8, #0
 8017aa0:	dd09      	ble.n	8017ab6 <_dtoa_r+0x72e>
 8017aa2:	4545      	cmp	r5, r8
 8017aa4:	9a05      	ldr	r2, [sp, #20]
 8017aa6:	462b      	mov	r3, r5
 8017aa8:	bfa8      	it	ge
 8017aaa:	4643      	movge	r3, r8
 8017aac:	1ad2      	subs	r2, r2, r3
 8017aae:	9205      	str	r2, [sp, #20]
 8017ab0:	1aed      	subs	r5, r5, r3
 8017ab2:	eba8 0803 	sub.w	r8, r8, r3
 8017ab6:	9b07      	ldr	r3, [sp, #28]
 8017ab8:	b1eb      	cbz	r3, 8017af6 <_dtoa_r+0x76e>
 8017aba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017abc:	2b00      	cmp	r3, #0
 8017abe:	d067      	beq.n	8017b90 <_dtoa_r+0x808>
 8017ac0:	b18f      	cbz	r7, 8017ae6 <_dtoa_r+0x75e>
 8017ac2:	4631      	mov	r1, r6
 8017ac4:	463a      	mov	r2, r7
 8017ac6:	4620      	mov	r0, r4
 8017ac8:	f000 ff34 	bl	8018934 <__pow5mult>
 8017acc:	9a04      	ldr	r2, [sp, #16]
 8017ace:	4601      	mov	r1, r0
 8017ad0:	4606      	mov	r6, r0
 8017ad2:	4620      	mov	r0, r4
 8017ad4:	f000 fe98 	bl	8018808 <__multiply>
 8017ad8:	9904      	ldr	r1, [sp, #16]
 8017ada:	9008      	str	r0, [sp, #32]
 8017adc:	4620      	mov	r0, r4
 8017ade:	f000 fdac 	bl	801863a <_Bfree>
 8017ae2:	9b08      	ldr	r3, [sp, #32]
 8017ae4:	9304      	str	r3, [sp, #16]
 8017ae6:	9b07      	ldr	r3, [sp, #28]
 8017ae8:	1bda      	subs	r2, r3, r7
 8017aea:	d004      	beq.n	8017af6 <_dtoa_r+0x76e>
 8017aec:	9904      	ldr	r1, [sp, #16]
 8017aee:	4620      	mov	r0, r4
 8017af0:	f000 ff20 	bl	8018934 <__pow5mult>
 8017af4:	9004      	str	r0, [sp, #16]
 8017af6:	2101      	movs	r1, #1
 8017af8:	4620      	mov	r0, r4
 8017afa:	f000 fe7c 	bl	80187f6 <__i2b>
 8017afe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8017b00:	4607      	mov	r7, r0
 8017b02:	2b00      	cmp	r3, #0
 8017b04:	f000 81d0 	beq.w	8017ea8 <_dtoa_r+0xb20>
 8017b08:	461a      	mov	r2, r3
 8017b0a:	4601      	mov	r1, r0
 8017b0c:	4620      	mov	r0, r4
 8017b0e:	f000 ff11 	bl	8018934 <__pow5mult>
 8017b12:	9b06      	ldr	r3, [sp, #24]
 8017b14:	2b01      	cmp	r3, #1
 8017b16:	4607      	mov	r7, r0
 8017b18:	dc40      	bgt.n	8017b9c <_dtoa_r+0x814>
 8017b1a:	9b00      	ldr	r3, [sp, #0]
 8017b1c:	2b00      	cmp	r3, #0
 8017b1e:	d139      	bne.n	8017b94 <_dtoa_r+0x80c>
 8017b20:	9b01      	ldr	r3, [sp, #4]
 8017b22:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8017b26:	2b00      	cmp	r3, #0
 8017b28:	d136      	bne.n	8017b98 <_dtoa_r+0x810>
 8017b2a:	9b01      	ldr	r3, [sp, #4]
 8017b2c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8017b30:	0d1b      	lsrs	r3, r3, #20
 8017b32:	051b      	lsls	r3, r3, #20
 8017b34:	b12b      	cbz	r3, 8017b42 <_dtoa_r+0x7ba>
 8017b36:	9b05      	ldr	r3, [sp, #20]
 8017b38:	3301      	adds	r3, #1
 8017b3a:	9305      	str	r3, [sp, #20]
 8017b3c:	f108 0801 	add.w	r8, r8, #1
 8017b40:	2301      	movs	r3, #1
 8017b42:	9307      	str	r3, [sp, #28]
 8017b44:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8017b46:	2b00      	cmp	r3, #0
 8017b48:	d12a      	bne.n	8017ba0 <_dtoa_r+0x818>
 8017b4a:	2001      	movs	r0, #1
 8017b4c:	e030      	b.n	8017bb0 <_dtoa_r+0x828>
 8017b4e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8017b50:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8017b54:	e795      	b.n	8017a82 <_dtoa_r+0x6fa>
 8017b56:	9b07      	ldr	r3, [sp, #28]
 8017b58:	f109 37ff 	add.w	r7, r9, #4294967295
 8017b5c:	42bb      	cmp	r3, r7
 8017b5e:	bfbf      	itttt	lt
 8017b60:	9b07      	ldrlt	r3, [sp, #28]
 8017b62:	9707      	strlt	r7, [sp, #28]
 8017b64:	1afa      	sublt	r2, r7, r3
 8017b66:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8017b68:	bfbb      	ittet	lt
 8017b6a:	189b      	addlt	r3, r3, r2
 8017b6c:	930e      	strlt	r3, [sp, #56]	; 0x38
 8017b6e:	1bdf      	subge	r7, r3, r7
 8017b70:	2700      	movlt	r7, #0
 8017b72:	f1b9 0f00 	cmp.w	r9, #0
 8017b76:	bfb5      	itete	lt
 8017b78:	9b05      	ldrlt	r3, [sp, #20]
 8017b7a:	9d05      	ldrge	r5, [sp, #20]
 8017b7c:	eba3 0509 	sublt.w	r5, r3, r9
 8017b80:	464b      	movge	r3, r9
 8017b82:	bfb8      	it	lt
 8017b84:	2300      	movlt	r3, #0
 8017b86:	e77e      	b.n	8017a86 <_dtoa_r+0x6fe>
 8017b88:	9f07      	ldr	r7, [sp, #28]
 8017b8a:	9d05      	ldr	r5, [sp, #20]
 8017b8c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8017b8e:	e783      	b.n	8017a98 <_dtoa_r+0x710>
 8017b90:	9a07      	ldr	r2, [sp, #28]
 8017b92:	e7ab      	b.n	8017aec <_dtoa_r+0x764>
 8017b94:	2300      	movs	r3, #0
 8017b96:	e7d4      	b.n	8017b42 <_dtoa_r+0x7ba>
 8017b98:	9b00      	ldr	r3, [sp, #0]
 8017b9a:	e7d2      	b.n	8017b42 <_dtoa_r+0x7ba>
 8017b9c:	2300      	movs	r3, #0
 8017b9e:	9307      	str	r3, [sp, #28]
 8017ba0:	693b      	ldr	r3, [r7, #16]
 8017ba2:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8017ba6:	6918      	ldr	r0, [r3, #16]
 8017ba8:	f000 fdd7 	bl	801875a <__hi0bits>
 8017bac:	f1c0 0020 	rsb	r0, r0, #32
 8017bb0:	4440      	add	r0, r8
 8017bb2:	f010 001f 	ands.w	r0, r0, #31
 8017bb6:	d047      	beq.n	8017c48 <_dtoa_r+0x8c0>
 8017bb8:	f1c0 0320 	rsb	r3, r0, #32
 8017bbc:	2b04      	cmp	r3, #4
 8017bbe:	dd3b      	ble.n	8017c38 <_dtoa_r+0x8b0>
 8017bc0:	9b05      	ldr	r3, [sp, #20]
 8017bc2:	f1c0 001c 	rsb	r0, r0, #28
 8017bc6:	4403      	add	r3, r0
 8017bc8:	9305      	str	r3, [sp, #20]
 8017bca:	4405      	add	r5, r0
 8017bcc:	4480      	add	r8, r0
 8017bce:	9b05      	ldr	r3, [sp, #20]
 8017bd0:	2b00      	cmp	r3, #0
 8017bd2:	dd05      	ble.n	8017be0 <_dtoa_r+0x858>
 8017bd4:	461a      	mov	r2, r3
 8017bd6:	9904      	ldr	r1, [sp, #16]
 8017bd8:	4620      	mov	r0, r4
 8017bda:	f000 fef9 	bl	80189d0 <__lshift>
 8017bde:	9004      	str	r0, [sp, #16]
 8017be0:	f1b8 0f00 	cmp.w	r8, #0
 8017be4:	dd05      	ble.n	8017bf2 <_dtoa_r+0x86a>
 8017be6:	4639      	mov	r1, r7
 8017be8:	4642      	mov	r2, r8
 8017bea:	4620      	mov	r0, r4
 8017bec:	f000 fef0 	bl	80189d0 <__lshift>
 8017bf0:	4607      	mov	r7, r0
 8017bf2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8017bf4:	b353      	cbz	r3, 8017c4c <_dtoa_r+0x8c4>
 8017bf6:	4639      	mov	r1, r7
 8017bf8:	9804      	ldr	r0, [sp, #16]
 8017bfa:	f000 ff3d 	bl	8018a78 <__mcmp>
 8017bfe:	2800      	cmp	r0, #0
 8017c00:	da24      	bge.n	8017c4c <_dtoa_r+0x8c4>
 8017c02:	2300      	movs	r3, #0
 8017c04:	220a      	movs	r2, #10
 8017c06:	9904      	ldr	r1, [sp, #16]
 8017c08:	4620      	mov	r0, r4
 8017c0a:	f000 fd2d 	bl	8018668 <__multadd>
 8017c0e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017c10:	9004      	str	r0, [sp, #16]
 8017c12:	f10a 3aff 	add.w	sl, sl, #4294967295
 8017c16:	2b00      	cmp	r3, #0
 8017c18:	f000 814d 	beq.w	8017eb6 <_dtoa_r+0xb2e>
 8017c1c:	2300      	movs	r3, #0
 8017c1e:	4631      	mov	r1, r6
 8017c20:	220a      	movs	r2, #10
 8017c22:	4620      	mov	r0, r4
 8017c24:	f000 fd20 	bl	8018668 <__multadd>
 8017c28:	9b02      	ldr	r3, [sp, #8]
 8017c2a:	2b00      	cmp	r3, #0
 8017c2c:	4606      	mov	r6, r0
 8017c2e:	dc4f      	bgt.n	8017cd0 <_dtoa_r+0x948>
 8017c30:	9b06      	ldr	r3, [sp, #24]
 8017c32:	2b02      	cmp	r3, #2
 8017c34:	dd4c      	ble.n	8017cd0 <_dtoa_r+0x948>
 8017c36:	e011      	b.n	8017c5c <_dtoa_r+0x8d4>
 8017c38:	d0c9      	beq.n	8017bce <_dtoa_r+0x846>
 8017c3a:	9a05      	ldr	r2, [sp, #20]
 8017c3c:	331c      	adds	r3, #28
 8017c3e:	441a      	add	r2, r3
 8017c40:	9205      	str	r2, [sp, #20]
 8017c42:	441d      	add	r5, r3
 8017c44:	4498      	add	r8, r3
 8017c46:	e7c2      	b.n	8017bce <_dtoa_r+0x846>
 8017c48:	4603      	mov	r3, r0
 8017c4a:	e7f6      	b.n	8017c3a <_dtoa_r+0x8b2>
 8017c4c:	f1b9 0f00 	cmp.w	r9, #0
 8017c50:	dc38      	bgt.n	8017cc4 <_dtoa_r+0x93c>
 8017c52:	9b06      	ldr	r3, [sp, #24]
 8017c54:	2b02      	cmp	r3, #2
 8017c56:	dd35      	ble.n	8017cc4 <_dtoa_r+0x93c>
 8017c58:	f8cd 9008 	str.w	r9, [sp, #8]
 8017c5c:	9b02      	ldr	r3, [sp, #8]
 8017c5e:	b963      	cbnz	r3, 8017c7a <_dtoa_r+0x8f2>
 8017c60:	4639      	mov	r1, r7
 8017c62:	2205      	movs	r2, #5
 8017c64:	4620      	mov	r0, r4
 8017c66:	f000 fcff 	bl	8018668 <__multadd>
 8017c6a:	4601      	mov	r1, r0
 8017c6c:	4607      	mov	r7, r0
 8017c6e:	9804      	ldr	r0, [sp, #16]
 8017c70:	f000 ff02 	bl	8018a78 <__mcmp>
 8017c74:	2800      	cmp	r0, #0
 8017c76:	f73f adcc 	bgt.w	8017812 <_dtoa_r+0x48a>
 8017c7a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8017c7c:	465d      	mov	r5, fp
 8017c7e:	ea6f 0a03 	mvn.w	sl, r3
 8017c82:	f04f 0900 	mov.w	r9, #0
 8017c86:	4639      	mov	r1, r7
 8017c88:	4620      	mov	r0, r4
 8017c8a:	f000 fcd6 	bl	801863a <_Bfree>
 8017c8e:	2e00      	cmp	r6, #0
 8017c90:	f43f aeb7 	beq.w	8017a02 <_dtoa_r+0x67a>
 8017c94:	f1b9 0f00 	cmp.w	r9, #0
 8017c98:	d005      	beq.n	8017ca6 <_dtoa_r+0x91e>
 8017c9a:	45b1      	cmp	r9, r6
 8017c9c:	d003      	beq.n	8017ca6 <_dtoa_r+0x91e>
 8017c9e:	4649      	mov	r1, r9
 8017ca0:	4620      	mov	r0, r4
 8017ca2:	f000 fcca 	bl	801863a <_Bfree>
 8017ca6:	4631      	mov	r1, r6
 8017ca8:	4620      	mov	r0, r4
 8017caa:	f000 fcc6 	bl	801863a <_Bfree>
 8017cae:	e6a8      	b.n	8017a02 <_dtoa_r+0x67a>
 8017cb0:	2700      	movs	r7, #0
 8017cb2:	463e      	mov	r6, r7
 8017cb4:	e7e1      	b.n	8017c7a <_dtoa_r+0x8f2>
 8017cb6:	f8dd a020 	ldr.w	sl, [sp, #32]
 8017cba:	463e      	mov	r6, r7
 8017cbc:	e5a9      	b.n	8017812 <_dtoa_r+0x48a>
 8017cbe:	bf00      	nop
 8017cc0:	40240000 	.word	0x40240000
 8017cc4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017cc6:	f8cd 9008 	str.w	r9, [sp, #8]
 8017cca:	2b00      	cmp	r3, #0
 8017ccc:	f000 80fa 	beq.w	8017ec4 <_dtoa_r+0xb3c>
 8017cd0:	2d00      	cmp	r5, #0
 8017cd2:	dd05      	ble.n	8017ce0 <_dtoa_r+0x958>
 8017cd4:	4631      	mov	r1, r6
 8017cd6:	462a      	mov	r2, r5
 8017cd8:	4620      	mov	r0, r4
 8017cda:	f000 fe79 	bl	80189d0 <__lshift>
 8017cde:	4606      	mov	r6, r0
 8017ce0:	9b07      	ldr	r3, [sp, #28]
 8017ce2:	2b00      	cmp	r3, #0
 8017ce4:	d04c      	beq.n	8017d80 <_dtoa_r+0x9f8>
 8017ce6:	6871      	ldr	r1, [r6, #4]
 8017ce8:	4620      	mov	r0, r4
 8017cea:	f000 fc72 	bl	80185d2 <_Balloc>
 8017cee:	6932      	ldr	r2, [r6, #16]
 8017cf0:	3202      	adds	r2, #2
 8017cf2:	4605      	mov	r5, r0
 8017cf4:	0092      	lsls	r2, r2, #2
 8017cf6:	f106 010c 	add.w	r1, r6, #12
 8017cfa:	300c      	adds	r0, #12
 8017cfc:	f000 fc5e 	bl	80185bc <memcpy>
 8017d00:	2201      	movs	r2, #1
 8017d02:	4629      	mov	r1, r5
 8017d04:	4620      	mov	r0, r4
 8017d06:	f000 fe63 	bl	80189d0 <__lshift>
 8017d0a:	9b00      	ldr	r3, [sp, #0]
 8017d0c:	f8cd b014 	str.w	fp, [sp, #20]
 8017d10:	f003 0301 	and.w	r3, r3, #1
 8017d14:	46b1      	mov	r9, r6
 8017d16:	9307      	str	r3, [sp, #28]
 8017d18:	4606      	mov	r6, r0
 8017d1a:	4639      	mov	r1, r7
 8017d1c:	9804      	ldr	r0, [sp, #16]
 8017d1e:	f7ff faa5 	bl	801726c <quorem>
 8017d22:	4649      	mov	r1, r9
 8017d24:	4605      	mov	r5, r0
 8017d26:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8017d2a:	9804      	ldr	r0, [sp, #16]
 8017d2c:	f000 fea4 	bl	8018a78 <__mcmp>
 8017d30:	4632      	mov	r2, r6
 8017d32:	9000      	str	r0, [sp, #0]
 8017d34:	4639      	mov	r1, r7
 8017d36:	4620      	mov	r0, r4
 8017d38:	f000 feb8 	bl	8018aac <__mdiff>
 8017d3c:	68c3      	ldr	r3, [r0, #12]
 8017d3e:	4602      	mov	r2, r0
 8017d40:	bb03      	cbnz	r3, 8017d84 <_dtoa_r+0x9fc>
 8017d42:	4601      	mov	r1, r0
 8017d44:	9008      	str	r0, [sp, #32]
 8017d46:	9804      	ldr	r0, [sp, #16]
 8017d48:	f000 fe96 	bl	8018a78 <__mcmp>
 8017d4c:	9a08      	ldr	r2, [sp, #32]
 8017d4e:	4603      	mov	r3, r0
 8017d50:	4611      	mov	r1, r2
 8017d52:	4620      	mov	r0, r4
 8017d54:	9308      	str	r3, [sp, #32]
 8017d56:	f000 fc70 	bl	801863a <_Bfree>
 8017d5a:	9b08      	ldr	r3, [sp, #32]
 8017d5c:	b9a3      	cbnz	r3, 8017d88 <_dtoa_r+0xa00>
 8017d5e:	9a06      	ldr	r2, [sp, #24]
 8017d60:	b992      	cbnz	r2, 8017d88 <_dtoa_r+0xa00>
 8017d62:	9a07      	ldr	r2, [sp, #28]
 8017d64:	b982      	cbnz	r2, 8017d88 <_dtoa_r+0xa00>
 8017d66:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8017d6a:	d029      	beq.n	8017dc0 <_dtoa_r+0xa38>
 8017d6c:	9b00      	ldr	r3, [sp, #0]
 8017d6e:	2b00      	cmp	r3, #0
 8017d70:	dd01      	ble.n	8017d76 <_dtoa_r+0x9ee>
 8017d72:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8017d76:	9b05      	ldr	r3, [sp, #20]
 8017d78:	1c5d      	adds	r5, r3, #1
 8017d7a:	f883 8000 	strb.w	r8, [r3]
 8017d7e:	e782      	b.n	8017c86 <_dtoa_r+0x8fe>
 8017d80:	4630      	mov	r0, r6
 8017d82:	e7c2      	b.n	8017d0a <_dtoa_r+0x982>
 8017d84:	2301      	movs	r3, #1
 8017d86:	e7e3      	b.n	8017d50 <_dtoa_r+0x9c8>
 8017d88:	9a00      	ldr	r2, [sp, #0]
 8017d8a:	2a00      	cmp	r2, #0
 8017d8c:	db04      	blt.n	8017d98 <_dtoa_r+0xa10>
 8017d8e:	d125      	bne.n	8017ddc <_dtoa_r+0xa54>
 8017d90:	9a06      	ldr	r2, [sp, #24]
 8017d92:	bb1a      	cbnz	r2, 8017ddc <_dtoa_r+0xa54>
 8017d94:	9a07      	ldr	r2, [sp, #28]
 8017d96:	bb0a      	cbnz	r2, 8017ddc <_dtoa_r+0xa54>
 8017d98:	2b00      	cmp	r3, #0
 8017d9a:	ddec      	ble.n	8017d76 <_dtoa_r+0x9ee>
 8017d9c:	2201      	movs	r2, #1
 8017d9e:	9904      	ldr	r1, [sp, #16]
 8017da0:	4620      	mov	r0, r4
 8017da2:	f000 fe15 	bl	80189d0 <__lshift>
 8017da6:	4639      	mov	r1, r7
 8017da8:	9004      	str	r0, [sp, #16]
 8017daa:	f000 fe65 	bl	8018a78 <__mcmp>
 8017dae:	2800      	cmp	r0, #0
 8017db0:	dc03      	bgt.n	8017dba <_dtoa_r+0xa32>
 8017db2:	d1e0      	bne.n	8017d76 <_dtoa_r+0x9ee>
 8017db4:	f018 0f01 	tst.w	r8, #1
 8017db8:	d0dd      	beq.n	8017d76 <_dtoa_r+0x9ee>
 8017dba:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8017dbe:	d1d8      	bne.n	8017d72 <_dtoa_r+0x9ea>
 8017dc0:	9b05      	ldr	r3, [sp, #20]
 8017dc2:	9a05      	ldr	r2, [sp, #20]
 8017dc4:	1c5d      	adds	r5, r3, #1
 8017dc6:	2339      	movs	r3, #57	; 0x39
 8017dc8:	7013      	strb	r3, [r2, #0]
 8017dca:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8017dce:	2b39      	cmp	r3, #57	; 0x39
 8017dd0:	f105 32ff 	add.w	r2, r5, #4294967295
 8017dd4:	d04f      	beq.n	8017e76 <_dtoa_r+0xaee>
 8017dd6:	3301      	adds	r3, #1
 8017dd8:	7013      	strb	r3, [r2, #0]
 8017dda:	e754      	b.n	8017c86 <_dtoa_r+0x8fe>
 8017ddc:	9a05      	ldr	r2, [sp, #20]
 8017dde:	2b00      	cmp	r3, #0
 8017de0:	f102 0501 	add.w	r5, r2, #1
 8017de4:	dd06      	ble.n	8017df4 <_dtoa_r+0xa6c>
 8017de6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8017dea:	d0e9      	beq.n	8017dc0 <_dtoa_r+0xa38>
 8017dec:	f108 0801 	add.w	r8, r8, #1
 8017df0:	9b05      	ldr	r3, [sp, #20]
 8017df2:	e7c2      	b.n	8017d7a <_dtoa_r+0x9f2>
 8017df4:	9a02      	ldr	r2, [sp, #8]
 8017df6:	f805 8c01 	strb.w	r8, [r5, #-1]
 8017dfa:	eba5 030b 	sub.w	r3, r5, fp
 8017dfe:	4293      	cmp	r3, r2
 8017e00:	d021      	beq.n	8017e46 <_dtoa_r+0xabe>
 8017e02:	2300      	movs	r3, #0
 8017e04:	220a      	movs	r2, #10
 8017e06:	9904      	ldr	r1, [sp, #16]
 8017e08:	4620      	mov	r0, r4
 8017e0a:	f000 fc2d 	bl	8018668 <__multadd>
 8017e0e:	45b1      	cmp	r9, r6
 8017e10:	9004      	str	r0, [sp, #16]
 8017e12:	f04f 0300 	mov.w	r3, #0
 8017e16:	f04f 020a 	mov.w	r2, #10
 8017e1a:	4649      	mov	r1, r9
 8017e1c:	4620      	mov	r0, r4
 8017e1e:	d105      	bne.n	8017e2c <_dtoa_r+0xaa4>
 8017e20:	f000 fc22 	bl	8018668 <__multadd>
 8017e24:	4681      	mov	r9, r0
 8017e26:	4606      	mov	r6, r0
 8017e28:	9505      	str	r5, [sp, #20]
 8017e2a:	e776      	b.n	8017d1a <_dtoa_r+0x992>
 8017e2c:	f000 fc1c 	bl	8018668 <__multadd>
 8017e30:	4631      	mov	r1, r6
 8017e32:	4681      	mov	r9, r0
 8017e34:	2300      	movs	r3, #0
 8017e36:	220a      	movs	r2, #10
 8017e38:	4620      	mov	r0, r4
 8017e3a:	f000 fc15 	bl	8018668 <__multadd>
 8017e3e:	4606      	mov	r6, r0
 8017e40:	e7f2      	b.n	8017e28 <_dtoa_r+0xaa0>
 8017e42:	f04f 0900 	mov.w	r9, #0
 8017e46:	2201      	movs	r2, #1
 8017e48:	9904      	ldr	r1, [sp, #16]
 8017e4a:	4620      	mov	r0, r4
 8017e4c:	f000 fdc0 	bl	80189d0 <__lshift>
 8017e50:	4639      	mov	r1, r7
 8017e52:	9004      	str	r0, [sp, #16]
 8017e54:	f000 fe10 	bl	8018a78 <__mcmp>
 8017e58:	2800      	cmp	r0, #0
 8017e5a:	dcb6      	bgt.n	8017dca <_dtoa_r+0xa42>
 8017e5c:	d102      	bne.n	8017e64 <_dtoa_r+0xadc>
 8017e5e:	f018 0f01 	tst.w	r8, #1
 8017e62:	d1b2      	bne.n	8017dca <_dtoa_r+0xa42>
 8017e64:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8017e68:	2b30      	cmp	r3, #48	; 0x30
 8017e6a:	f105 32ff 	add.w	r2, r5, #4294967295
 8017e6e:	f47f af0a 	bne.w	8017c86 <_dtoa_r+0x8fe>
 8017e72:	4615      	mov	r5, r2
 8017e74:	e7f6      	b.n	8017e64 <_dtoa_r+0xadc>
 8017e76:	4593      	cmp	fp, r2
 8017e78:	d105      	bne.n	8017e86 <_dtoa_r+0xafe>
 8017e7a:	2331      	movs	r3, #49	; 0x31
 8017e7c:	f10a 0a01 	add.w	sl, sl, #1
 8017e80:	f88b 3000 	strb.w	r3, [fp]
 8017e84:	e6ff      	b.n	8017c86 <_dtoa_r+0x8fe>
 8017e86:	4615      	mov	r5, r2
 8017e88:	e79f      	b.n	8017dca <_dtoa_r+0xa42>
 8017e8a:	f8df b064 	ldr.w	fp, [pc, #100]	; 8017ef0 <_dtoa_r+0xb68>
 8017e8e:	e007      	b.n	8017ea0 <_dtoa_r+0xb18>
 8017e90:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8017e92:	f8df b060 	ldr.w	fp, [pc, #96]	; 8017ef4 <_dtoa_r+0xb6c>
 8017e96:	b11b      	cbz	r3, 8017ea0 <_dtoa_r+0xb18>
 8017e98:	f10b 0308 	add.w	r3, fp, #8
 8017e9c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8017e9e:	6013      	str	r3, [r2, #0]
 8017ea0:	4658      	mov	r0, fp
 8017ea2:	b017      	add	sp, #92	; 0x5c
 8017ea4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017ea8:	9b06      	ldr	r3, [sp, #24]
 8017eaa:	2b01      	cmp	r3, #1
 8017eac:	f77f ae35 	ble.w	8017b1a <_dtoa_r+0x792>
 8017eb0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8017eb2:	9307      	str	r3, [sp, #28]
 8017eb4:	e649      	b.n	8017b4a <_dtoa_r+0x7c2>
 8017eb6:	9b02      	ldr	r3, [sp, #8]
 8017eb8:	2b00      	cmp	r3, #0
 8017eba:	dc03      	bgt.n	8017ec4 <_dtoa_r+0xb3c>
 8017ebc:	9b06      	ldr	r3, [sp, #24]
 8017ebe:	2b02      	cmp	r3, #2
 8017ec0:	f73f aecc 	bgt.w	8017c5c <_dtoa_r+0x8d4>
 8017ec4:	465d      	mov	r5, fp
 8017ec6:	4639      	mov	r1, r7
 8017ec8:	9804      	ldr	r0, [sp, #16]
 8017eca:	f7ff f9cf 	bl	801726c <quorem>
 8017ece:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8017ed2:	f805 8b01 	strb.w	r8, [r5], #1
 8017ed6:	9a02      	ldr	r2, [sp, #8]
 8017ed8:	eba5 030b 	sub.w	r3, r5, fp
 8017edc:	429a      	cmp	r2, r3
 8017ede:	ddb0      	ble.n	8017e42 <_dtoa_r+0xaba>
 8017ee0:	2300      	movs	r3, #0
 8017ee2:	220a      	movs	r2, #10
 8017ee4:	9904      	ldr	r1, [sp, #16]
 8017ee6:	4620      	mov	r0, r4
 8017ee8:	f000 fbbe 	bl	8018668 <__multadd>
 8017eec:	9004      	str	r0, [sp, #16]
 8017eee:	e7ea      	b.n	8017ec6 <_dtoa_r+0xb3e>
 8017ef0:	0801a35b 	.word	0x0801a35b
 8017ef4:	0801a220 	.word	0x0801a220

08017ef8 <rshift>:
 8017ef8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8017efa:	6906      	ldr	r6, [r0, #16]
 8017efc:	114b      	asrs	r3, r1, #5
 8017efe:	429e      	cmp	r6, r3
 8017f00:	f100 0414 	add.w	r4, r0, #20
 8017f04:	dd30      	ble.n	8017f68 <rshift+0x70>
 8017f06:	f011 011f 	ands.w	r1, r1, #31
 8017f0a:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8017f0e:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8017f12:	d108      	bne.n	8017f26 <rshift+0x2e>
 8017f14:	4621      	mov	r1, r4
 8017f16:	42b2      	cmp	r2, r6
 8017f18:	460b      	mov	r3, r1
 8017f1a:	d211      	bcs.n	8017f40 <rshift+0x48>
 8017f1c:	f852 3b04 	ldr.w	r3, [r2], #4
 8017f20:	f841 3b04 	str.w	r3, [r1], #4
 8017f24:	e7f7      	b.n	8017f16 <rshift+0x1e>
 8017f26:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 8017f2a:	f1c1 0c20 	rsb	ip, r1, #32
 8017f2e:	40cd      	lsrs	r5, r1
 8017f30:	3204      	adds	r2, #4
 8017f32:	4623      	mov	r3, r4
 8017f34:	42b2      	cmp	r2, r6
 8017f36:	4617      	mov	r7, r2
 8017f38:	d30c      	bcc.n	8017f54 <rshift+0x5c>
 8017f3a:	601d      	str	r5, [r3, #0]
 8017f3c:	b105      	cbz	r5, 8017f40 <rshift+0x48>
 8017f3e:	3304      	adds	r3, #4
 8017f40:	1b1a      	subs	r2, r3, r4
 8017f42:	42a3      	cmp	r3, r4
 8017f44:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8017f48:	bf08      	it	eq
 8017f4a:	2300      	moveq	r3, #0
 8017f4c:	6102      	str	r2, [r0, #16]
 8017f4e:	bf08      	it	eq
 8017f50:	6143      	streq	r3, [r0, #20]
 8017f52:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017f54:	683f      	ldr	r7, [r7, #0]
 8017f56:	fa07 f70c 	lsl.w	r7, r7, ip
 8017f5a:	433d      	orrs	r5, r7
 8017f5c:	f843 5b04 	str.w	r5, [r3], #4
 8017f60:	f852 5b04 	ldr.w	r5, [r2], #4
 8017f64:	40cd      	lsrs	r5, r1
 8017f66:	e7e5      	b.n	8017f34 <rshift+0x3c>
 8017f68:	4623      	mov	r3, r4
 8017f6a:	e7e9      	b.n	8017f40 <rshift+0x48>

08017f6c <__hexdig_fun>:
 8017f6c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8017f70:	2b09      	cmp	r3, #9
 8017f72:	d802      	bhi.n	8017f7a <__hexdig_fun+0xe>
 8017f74:	3820      	subs	r0, #32
 8017f76:	b2c0      	uxtb	r0, r0
 8017f78:	4770      	bx	lr
 8017f7a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8017f7e:	2b05      	cmp	r3, #5
 8017f80:	d801      	bhi.n	8017f86 <__hexdig_fun+0x1a>
 8017f82:	3847      	subs	r0, #71	; 0x47
 8017f84:	e7f7      	b.n	8017f76 <__hexdig_fun+0xa>
 8017f86:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8017f8a:	2b05      	cmp	r3, #5
 8017f8c:	d801      	bhi.n	8017f92 <__hexdig_fun+0x26>
 8017f8e:	3827      	subs	r0, #39	; 0x27
 8017f90:	e7f1      	b.n	8017f76 <__hexdig_fun+0xa>
 8017f92:	2000      	movs	r0, #0
 8017f94:	4770      	bx	lr

08017f96 <__gethex>:
 8017f96:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017f9a:	b08b      	sub	sp, #44	; 0x2c
 8017f9c:	468a      	mov	sl, r1
 8017f9e:	9002      	str	r0, [sp, #8]
 8017fa0:	9816      	ldr	r0, [sp, #88]	; 0x58
 8017fa2:	9306      	str	r3, [sp, #24]
 8017fa4:	4690      	mov	r8, r2
 8017fa6:	f000 fadf 	bl	8018568 <__localeconv_l>
 8017faa:	6803      	ldr	r3, [r0, #0]
 8017fac:	9303      	str	r3, [sp, #12]
 8017fae:	4618      	mov	r0, r3
 8017fb0:	f7e8 f926 	bl	8000200 <strlen>
 8017fb4:	9b03      	ldr	r3, [sp, #12]
 8017fb6:	9001      	str	r0, [sp, #4]
 8017fb8:	4403      	add	r3, r0
 8017fba:	f04f 0b00 	mov.w	fp, #0
 8017fbe:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8017fc2:	9307      	str	r3, [sp, #28]
 8017fc4:	f8da 3000 	ldr.w	r3, [sl]
 8017fc8:	3302      	adds	r3, #2
 8017fca:	461f      	mov	r7, r3
 8017fcc:	f813 0b01 	ldrb.w	r0, [r3], #1
 8017fd0:	2830      	cmp	r0, #48	; 0x30
 8017fd2:	d06c      	beq.n	80180ae <__gethex+0x118>
 8017fd4:	f7ff ffca 	bl	8017f6c <__hexdig_fun>
 8017fd8:	4604      	mov	r4, r0
 8017fda:	2800      	cmp	r0, #0
 8017fdc:	d16a      	bne.n	80180b4 <__gethex+0x11e>
 8017fde:	9a01      	ldr	r2, [sp, #4]
 8017fe0:	9903      	ldr	r1, [sp, #12]
 8017fe2:	4638      	mov	r0, r7
 8017fe4:	f001 fc40 	bl	8019868 <strncmp>
 8017fe8:	2800      	cmp	r0, #0
 8017fea:	d166      	bne.n	80180ba <__gethex+0x124>
 8017fec:	9b01      	ldr	r3, [sp, #4]
 8017fee:	5cf8      	ldrb	r0, [r7, r3]
 8017ff0:	18fe      	adds	r6, r7, r3
 8017ff2:	f7ff ffbb 	bl	8017f6c <__hexdig_fun>
 8017ff6:	2800      	cmp	r0, #0
 8017ff8:	d062      	beq.n	80180c0 <__gethex+0x12a>
 8017ffa:	4633      	mov	r3, r6
 8017ffc:	7818      	ldrb	r0, [r3, #0]
 8017ffe:	2830      	cmp	r0, #48	; 0x30
 8018000:	461f      	mov	r7, r3
 8018002:	f103 0301 	add.w	r3, r3, #1
 8018006:	d0f9      	beq.n	8017ffc <__gethex+0x66>
 8018008:	f7ff ffb0 	bl	8017f6c <__hexdig_fun>
 801800c:	fab0 f580 	clz	r5, r0
 8018010:	096d      	lsrs	r5, r5, #5
 8018012:	4634      	mov	r4, r6
 8018014:	f04f 0b01 	mov.w	fp, #1
 8018018:	463a      	mov	r2, r7
 801801a:	4616      	mov	r6, r2
 801801c:	3201      	adds	r2, #1
 801801e:	7830      	ldrb	r0, [r6, #0]
 8018020:	f7ff ffa4 	bl	8017f6c <__hexdig_fun>
 8018024:	2800      	cmp	r0, #0
 8018026:	d1f8      	bne.n	801801a <__gethex+0x84>
 8018028:	9a01      	ldr	r2, [sp, #4]
 801802a:	9903      	ldr	r1, [sp, #12]
 801802c:	4630      	mov	r0, r6
 801802e:	f001 fc1b 	bl	8019868 <strncmp>
 8018032:	b950      	cbnz	r0, 801804a <__gethex+0xb4>
 8018034:	b954      	cbnz	r4, 801804c <__gethex+0xb6>
 8018036:	9b01      	ldr	r3, [sp, #4]
 8018038:	18f4      	adds	r4, r6, r3
 801803a:	4622      	mov	r2, r4
 801803c:	4616      	mov	r6, r2
 801803e:	3201      	adds	r2, #1
 8018040:	7830      	ldrb	r0, [r6, #0]
 8018042:	f7ff ff93 	bl	8017f6c <__hexdig_fun>
 8018046:	2800      	cmp	r0, #0
 8018048:	d1f8      	bne.n	801803c <__gethex+0xa6>
 801804a:	b10c      	cbz	r4, 8018050 <__gethex+0xba>
 801804c:	1ba4      	subs	r4, r4, r6
 801804e:	00a4      	lsls	r4, r4, #2
 8018050:	7833      	ldrb	r3, [r6, #0]
 8018052:	2b50      	cmp	r3, #80	; 0x50
 8018054:	d001      	beq.n	801805a <__gethex+0xc4>
 8018056:	2b70      	cmp	r3, #112	; 0x70
 8018058:	d140      	bne.n	80180dc <__gethex+0x146>
 801805a:	7873      	ldrb	r3, [r6, #1]
 801805c:	2b2b      	cmp	r3, #43	; 0x2b
 801805e:	d031      	beq.n	80180c4 <__gethex+0x12e>
 8018060:	2b2d      	cmp	r3, #45	; 0x2d
 8018062:	d033      	beq.n	80180cc <__gethex+0x136>
 8018064:	1c71      	adds	r1, r6, #1
 8018066:	f04f 0900 	mov.w	r9, #0
 801806a:	7808      	ldrb	r0, [r1, #0]
 801806c:	f7ff ff7e 	bl	8017f6c <__hexdig_fun>
 8018070:	1e43      	subs	r3, r0, #1
 8018072:	b2db      	uxtb	r3, r3
 8018074:	2b18      	cmp	r3, #24
 8018076:	d831      	bhi.n	80180dc <__gethex+0x146>
 8018078:	f1a0 0210 	sub.w	r2, r0, #16
 801807c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8018080:	f7ff ff74 	bl	8017f6c <__hexdig_fun>
 8018084:	1e43      	subs	r3, r0, #1
 8018086:	b2db      	uxtb	r3, r3
 8018088:	2b18      	cmp	r3, #24
 801808a:	d922      	bls.n	80180d2 <__gethex+0x13c>
 801808c:	f1b9 0f00 	cmp.w	r9, #0
 8018090:	d000      	beq.n	8018094 <__gethex+0xfe>
 8018092:	4252      	negs	r2, r2
 8018094:	4414      	add	r4, r2
 8018096:	f8ca 1000 	str.w	r1, [sl]
 801809a:	b30d      	cbz	r5, 80180e0 <__gethex+0x14a>
 801809c:	f1bb 0f00 	cmp.w	fp, #0
 80180a0:	bf0c      	ite	eq
 80180a2:	2706      	moveq	r7, #6
 80180a4:	2700      	movne	r7, #0
 80180a6:	4638      	mov	r0, r7
 80180a8:	b00b      	add	sp, #44	; 0x2c
 80180aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80180ae:	f10b 0b01 	add.w	fp, fp, #1
 80180b2:	e78a      	b.n	8017fca <__gethex+0x34>
 80180b4:	2500      	movs	r5, #0
 80180b6:	462c      	mov	r4, r5
 80180b8:	e7ae      	b.n	8018018 <__gethex+0x82>
 80180ba:	463e      	mov	r6, r7
 80180bc:	2501      	movs	r5, #1
 80180be:	e7c7      	b.n	8018050 <__gethex+0xba>
 80180c0:	4604      	mov	r4, r0
 80180c2:	e7fb      	b.n	80180bc <__gethex+0x126>
 80180c4:	f04f 0900 	mov.w	r9, #0
 80180c8:	1cb1      	adds	r1, r6, #2
 80180ca:	e7ce      	b.n	801806a <__gethex+0xd4>
 80180cc:	f04f 0901 	mov.w	r9, #1
 80180d0:	e7fa      	b.n	80180c8 <__gethex+0x132>
 80180d2:	230a      	movs	r3, #10
 80180d4:	fb03 0202 	mla	r2, r3, r2, r0
 80180d8:	3a10      	subs	r2, #16
 80180da:	e7cf      	b.n	801807c <__gethex+0xe6>
 80180dc:	4631      	mov	r1, r6
 80180de:	e7da      	b.n	8018096 <__gethex+0x100>
 80180e0:	1bf3      	subs	r3, r6, r7
 80180e2:	3b01      	subs	r3, #1
 80180e4:	4629      	mov	r1, r5
 80180e6:	2b07      	cmp	r3, #7
 80180e8:	dc49      	bgt.n	801817e <__gethex+0x1e8>
 80180ea:	9802      	ldr	r0, [sp, #8]
 80180ec:	f000 fa71 	bl	80185d2 <_Balloc>
 80180f0:	9b01      	ldr	r3, [sp, #4]
 80180f2:	f100 0914 	add.w	r9, r0, #20
 80180f6:	f04f 0b00 	mov.w	fp, #0
 80180fa:	f1c3 0301 	rsb	r3, r3, #1
 80180fe:	4605      	mov	r5, r0
 8018100:	f8cd 9010 	str.w	r9, [sp, #16]
 8018104:	46da      	mov	sl, fp
 8018106:	9308      	str	r3, [sp, #32]
 8018108:	42b7      	cmp	r7, r6
 801810a:	d33b      	bcc.n	8018184 <__gethex+0x1ee>
 801810c:	9804      	ldr	r0, [sp, #16]
 801810e:	f840 ab04 	str.w	sl, [r0], #4
 8018112:	eba0 0009 	sub.w	r0, r0, r9
 8018116:	1080      	asrs	r0, r0, #2
 8018118:	6128      	str	r0, [r5, #16]
 801811a:	0147      	lsls	r7, r0, #5
 801811c:	4650      	mov	r0, sl
 801811e:	f000 fb1c 	bl	801875a <__hi0bits>
 8018122:	f8d8 6000 	ldr.w	r6, [r8]
 8018126:	1a3f      	subs	r7, r7, r0
 8018128:	42b7      	cmp	r7, r6
 801812a:	dd64      	ble.n	80181f6 <__gethex+0x260>
 801812c:	1bbf      	subs	r7, r7, r6
 801812e:	4639      	mov	r1, r7
 8018130:	4628      	mov	r0, r5
 8018132:	f000 fe2b 	bl	8018d8c <__any_on>
 8018136:	4682      	mov	sl, r0
 8018138:	b178      	cbz	r0, 801815a <__gethex+0x1c4>
 801813a:	1e7b      	subs	r3, r7, #1
 801813c:	1159      	asrs	r1, r3, #5
 801813e:	f003 021f 	and.w	r2, r3, #31
 8018142:	f04f 0a01 	mov.w	sl, #1
 8018146:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 801814a:	fa0a f202 	lsl.w	r2, sl, r2
 801814e:	420a      	tst	r2, r1
 8018150:	d003      	beq.n	801815a <__gethex+0x1c4>
 8018152:	4553      	cmp	r3, sl
 8018154:	dc46      	bgt.n	80181e4 <__gethex+0x24e>
 8018156:	f04f 0a02 	mov.w	sl, #2
 801815a:	4639      	mov	r1, r7
 801815c:	4628      	mov	r0, r5
 801815e:	f7ff fecb 	bl	8017ef8 <rshift>
 8018162:	443c      	add	r4, r7
 8018164:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8018168:	42a3      	cmp	r3, r4
 801816a:	da52      	bge.n	8018212 <__gethex+0x27c>
 801816c:	4629      	mov	r1, r5
 801816e:	9802      	ldr	r0, [sp, #8]
 8018170:	f000 fa63 	bl	801863a <_Bfree>
 8018174:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8018176:	2300      	movs	r3, #0
 8018178:	6013      	str	r3, [r2, #0]
 801817a:	27a3      	movs	r7, #163	; 0xa3
 801817c:	e793      	b.n	80180a6 <__gethex+0x110>
 801817e:	3101      	adds	r1, #1
 8018180:	105b      	asrs	r3, r3, #1
 8018182:	e7b0      	b.n	80180e6 <__gethex+0x150>
 8018184:	1e73      	subs	r3, r6, #1
 8018186:	9305      	str	r3, [sp, #20]
 8018188:	9a07      	ldr	r2, [sp, #28]
 801818a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801818e:	4293      	cmp	r3, r2
 8018190:	d018      	beq.n	80181c4 <__gethex+0x22e>
 8018192:	f1bb 0f20 	cmp.w	fp, #32
 8018196:	d107      	bne.n	80181a8 <__gethex+0x212>
 8018198:	9b04      	ldr	r3, [sp, #16]
 801819a:	f8c3 a000 	str.w	sl, [r3]
 801819e:	3304      	adds	r3, #4
 80181a0:	f04f 0a00 	mov.w	sl, #0
 80181a4:	9304      	str	r3, [sp, #16]
 80181a6:	46d3      	mov	fp, sl
 80181a8:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 80181ac:	f7ff fede 	bl	8017f6c <__hexdig_fun>
 80181b0:	f000 000f 	and.w	r0, r0, #15
 80181b4:	fa00 f00b 	lsl.w	r0, r0, fp
 80181b8:	ea4a 0a00 	orr.w	sl, sl, r0
 80181bc:	f10b 0b04 	add.w	fp, fp, #4
 80181c0:	9b05      	ldr	r3, [sp, #20]
 80181c2:	e00d      	b.n	80181e0 <__gethex+0x24a>
 80181c4:	9b05      	ldr	r3, [sp, #20]
 80181c6:	9a08      	ldr	r2, [sp, #32]
 80181c8:	4413      	add	r3, r2
 80181ca:	42bb      	cmp	r3, r7
 80181cc:	d3e1      	bcc.n	8018192 <__gethex+0x1fc>
 80181ce:	4618      	mov	r0, r3
 80181d0:	9a01      	ldr	r2, [sp, #4]
 80181d2:	9903      	ldr	r1, [sp, #12]
 80181d4:	9309      	str	r3, [sp, #36]	; 0x24
 80181d6:	f001 fb47 	bl	8019868 <strncmp>
 80181da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80181dc:	2800      	cmp	r0, #0
 80181de:	d1d8      	bne.n	8018192 <__gethex+0x1fc>
 80181e0:	461e      	mov	r6, r3
 80181e2:	e791      	b.n	8018108 <__gethex+0x172>
 80181e4:	1eb9      	subs	r1, r7, #2
 80181e6:	4628      	mov	r0, r5
 80181e8:	f000 fdd0 	bl	8018d8c <__any_on>
 80181ec:	2800      	cmp	r0, #0
 80181ee:	d0b2      	beq.n	8018156 <__gethex+0x1c0>
 80181f0:	f04f 0a03 	mov.w	sl, #3
 80181f4:	e7b1      	b.n	801815a <__gethex+0x1c4>
 80181f6:	da09      	bge.n	801820c <__gethex+0x276>
 80181f8:	1bf7      	subs	r7, r6, r7
 80181fa:	4629      	mov	r1, r5
 80181fc:	463a      	mov	r2, r7
 80181fe:	9802      	ldr	r0, [sp, #8]
 8018200:	f000 fbe6 	bl	80189d0 <__lshift>
 8018204:	1be4      	subs	r4, r4, r7
 8018206:	4605      	mov	r5, r0
 8018208:	f100 0914 	add.w	r9, r0, #20
 801820c:	f04f 0a00 	mov.w	sl, #0
 8018210:	e7a8      	b.n	8018164 <__gethex+0x1ce>
 8018212:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8018216:	42a0      	cmp	r0, r4
 8018218:	dd6a      	ble.n	80182f0 <__gethex+0x35a>
 801821a:	1b04      	subs	r4, r0, r4
 801821c:	42a6      	cmp	r6, r4
 801821e:	dc2e      	bgt.n	801827e <__gethex+0x2e8>
 8018220:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8018224:	2b02      	cmp	r3, #2
 8018226:	d022      	beq.n	801826e <__gethex+0x2d8>
 8018228:	2b03      	cmp	r3, #3
 801822a:	d024      	beq.n	8018276 <__gethex+0x2e0>
 801822c:	2b01      	cmp	r3, #1
 801822e:	d115      	bne.n	801825c <__gethex+0x2c6>
 8018230:	42a6      	cmp	r6, r4
 8018232:	d113      	bne.n	801825c <__gethex+0x2c6>
 8018234:	2e01      	cmp	r6, #1
 8018236:	dc0b      	bgt.n	8018250 <__gethex+0x2ba>
 8018238:	9a06      	ldr	r2, [sp, #24]
 801823a:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801823e:	6013      	str	r3, [r2, #0]
 8018240:	2301      	movs	r3, #1
 8018242:	612b      	str	r3, [r5, #16]
 8018244:	f8c9 3000 	str.w	r3, [r9]
 8018248:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801824a:	2762      	movs	r7, #98	; 0x62
 801824c:	601d      	str	r5, [r3, #0]
 801824e:	e72a      	b.n	80180a6 <__gethex+0x110>
 8018250:	1e71      	subs	r1, r6, #1
 8018252:	4628      	mov	r0, r5
 8018254:	f000 fd9a 	bl	8018d8c <__any_on>
 8018258:	2800      	cmp	r0, #0
 801825a:	d1ed      	bne.n	8018238 <__gethex+0x2a2>
 801825c:	4629      	mov	r1, r5
 801825e:	9802      	ldr	r0, [sp, #8]
 8018260:	f000 f9eb 	bl	801863a <_Bfree>
 8018264:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8018266:	2300      	movs	r3, #0
 8018268:	6013      	str	r3, [r2, #0]
 801826a:	2750      	movs	r7, #80	; 0x50
 801826c:	e71b      	b.n	80180a6 <__gethex+0x110>
 801826e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8018270:	2b00      	cmp	r3, #0
 8018272:	d0e1      	beq.n	8018238 <__gethex+0x2a2>
 8018274:	e7f2      	b.n	801825c <__gethex+0x2c6>
 8018276:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8018278:	2b00      	cmp	r3, #0
 801827a:	d1dd      	bne.n	8018238 <__gethex+0x2a2>
 801827c:	e7ee      	b.n	801825c <__gethex+0x2c6>
 801827e:	1e67      	subs	r7, r4, #1
 8018280:	f1ba 0f00 	cmp.w	sl, #0
 8018284:	d131      	bne.n	80182ea <__gethex+0x354>
 8018286:	b127      	cbz	r7, 8018292 <__gethex+0x2fc>
 8018288:	4639      	mov	r1, r7
 801828a:	4628      	mov	r0, r5
 801828c:	f000 fd7e 	bl	8018d8c <__any_on>
 8018290:	4682      	mov	sl, r0
 8018292:	117a      	asrs	r2, r7, #5
 8018294:	2301      	movs	r3, #1
 8018296:	f007 071f 	and.w	r7, r7, #31
 801829a:	fa03 f707 	lsl.w	r7, r3, r7
 801829e:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 80182a2:	4621      	mov	r1, r4
 80182a4:	421f      	tst	r7, r3
 80182a6:	4628      	mov	r0, r5
 80182a8:	bf18      	it	ne
 80182aa:	f04a 0a02 	orrne.w	sl, sl, #2
 80182ae:	1b36      	subs	r6, r6, r4
 80182b0:	f7ff fe22 	bl	8017ef8 <rshift>
 80182b4:	f8d8 4004 	ldr.w	r4, [r8, #4]
 80182b8:	2702      	movs	r7, #2
 80182ba:	f1ba 0f00 	cmp.w	sl, #0
 80182be:	d048      	beq.n	8018352 <__gethex+0x3bc>
 80182c0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80182c4:	2b02      	cmp	r3, #2
 80182c6:	d015      	beq.n	80182f4 <__gethex+0x35e>
 80182c8:	2b03      	cmp	r3, #3
 80182ca:	d017      	beq.n	80182fc <__gethex+0x366>
 80182cc:	2b01      	cmp	r3, #1
 80182ce:	d109      	bne.n	80182e4 <__gethex+0x34e>
 80182d0:	f01a 0f02 	tst.w	sl, #2
 80182d4:	d006      	beq.n	80182e4 <__gethex+0x34e>
 80182d6:	f8d9 3000 	ldr.w	r3, [r9]
 80182da:	ea4a 0a03 	orr.w	sl, sl, r3
 80182de:	f01a 0f01 	tst.w	sl, #1
 80182e2:	d10e      	bne.n	8018302 <__gethex+0x36c>
 80182e4:	f047 0710 	orr.w	r7, r7, #16
 80182e8:	e033      	b.n	8018352 <__gethex+0x3bc>
 80182ea:	f04f 0a01 	mov.w	sl, #1
 80182ee:	e7d0      	b.n	8018292 <__gethex+0x2fc>
 80182f0:	2701      	movs	r7, #1
 80182f2:	e7e2      	b.n	80182ba <__gethex+0x324>
 80182f4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80182f6:	f1c3 0301 	rsb	r3, r3, #1
 80182fa:	9315      	str	r3, [sp, #84]	; 0x54
 80182fc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80182fe:	2b00      	cmp	r3, #0
 8018300:	d0f0      	beq.n	80182e4 <__gethex+0x34e>
 8018302:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8018306:	f105 0314 	add.w	r3, r5, #20
 801830a:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 801830e:	eb03 010a 	add.w	r1, r3, sl
 8018312:	f04f 0c00 	mov.w	ip, #0
 8018316:	4618      	mov	r0, r3
 8018318:	f853 2b04 	ldr.w	r2, [r3], #4
 801831c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8018320:	d01c      	beq.n	801835c <__gethex+0x3c6>
 8018322:	3201      	adds	r2, #1
 8018324:	6002      	str	r2, [r0, #0]
 8018326:	2f02      	cmp	r7, #2
 8018328:	f105 0314 	add.w	r3, r5, #20
 801832c:	d138      	bne.n	80183a0 <__gethex+0x40a>
 801832e:	f8d8 2000 	ldr.w	r2, [r8]
 8018332:	3a01      	subs	r2, #1
 8018334:	42b2      	cmp	r2, r6
 8018336:	d10a      	bne.n	801834e <__gethex+0x3b8>
 8018338:	1171      	asrs	r1, r6, #5
 801833a:	2201      	movs	r2, #1
 801833c:	f006 061f 	and.w	r6, r6, #31
 8018340:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8018344:	fa02 f606 	lsl.w	r6, r2, r6
 8018348:	421e      	tst	r6, r3
 801834a:	bf18      	it	ne
 801834c:	4617      	movne	r7, r2
 801834e:	f047 0720 	orr.w	r7, r7, #32
 8018352:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8018354:	601d      	str	r5, [r3, #0]
 8018356:	9b06      	ldr	r3, [sp, #24]
 8018358:	601c      	str	r4, [r3, #0]
 801835a:	e6a4      	b.n	80180a6 <__gethex+0x110>
 801835c:	4299      	cmp	r1, r3
 801835e:	f843 cc04 	str.w	ip, [r3, #-4]
 8018362:	d8d8      	bhi.n	8018316 <__gethex+0x380>
 8018364:	68ab      	ldr	r3, [r5, #8]
 8018366:	4599      	cmp	r9, r3
 8018368:	db12      	blt.n	8018390 <__gethex+0x3fa>
 801836a:	6869      	ldr	r1, [r5, #4]
 801836c:	9802      	ldr	r0, [sp, #8]
 801836e:	3101      	adds	r1, #1
 8018370:	f000 f92f 	bl	80185d2 <_Balloc>
 8018374:	692a      	ldr	r2, [r5, #16]
 8018376:	3202      	adds	r2, #2
 8018378:	f105 010c 	add.w	r1, r5, #12
 801837c:	4683      	mov	fp, r0
 801837e:	0092      	lsls	r2, r2, #2
 8018380:	300c      	adds	r0, #12
 8018382:	f000 f91b 	bl	80185bc <memcpy>
 8018386:	4629      	mov	r1, r5
 8018388:	9802      	ldr	r0, [sp, #8]
 801838a:	f000 f956 	bl	801863a <_Bfree>
 801838e:	465d      	mov	r5, fp
 8018390:	692b      	ldr	r3, [r5, #16]
 8018392:	1c5a      	adds	r2, r3, #1
 8018394:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8018398:	612a      	str	r2, [r5, #16]
 801839a:	2201      	movs	r2, #1
 801839c:	615a      	str	r2, [r3, #20]
 801839e:	e7c2      	b.n	8018326 <__gethex+0x390>
 80183a0:	692a      	ldr	r2, [r5, #16]
 80183a2:	454a      	cmp	r2, r9
 80183a4:	dd0b      	ble.n	80183be <__gethex+0x428>
 80183a6:	2101      	movs	r1, #1
 80183a8:	4628      	mov	r0, r5
 80183aa:	f7ff fda5 	bl	8017ef8 <rshift>
 80183ae:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80183b2:	3401      	adds	r4, #1
 80183b4:	42a3      	cmp	r3, r4
 80183b6:	f6ff aed9 	blt.w	801816c <__gethex+0x1d6>
 80183ba:	2701      	movs	r7, #1
 80183bc:	e7c7      	b.n	801834e <__gethex+0x3b8>
 80183be:	f016 061f 	ands.w	r6, r6, #31
 80183c2:	d0fa      	beq.n	80183ba <__gethex+0x424>
 80183c4:	449a      	add	sl, r3
 80183c6:	f1c6 0620 	rsb	r6, r6, #32
 80183ca:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 80183ce:	f000 f9c4 	bl	801875a <__hi0bits>
 80183d2:	42b0      	cmp	r0, r6
 80183d4:	dbe7      	blt.n	80183a6 <__gethex+0x410>
 80183d6:	e7f0      	b.n	80183ba <__gethex+0x424>

080183d8 <L_shift>:
 80183d8:	f1c2 0208 	rsb	r2, r2, #8
 80183dc:	0092      	lsls	r2, r2, #2
 80183de:	b570      	push	{r4, r5, r6, lr}
 80183e0:	f1c2 0620 	rsb	r6, r2, #32
 80183e4:	6843      	ldr	r3, [r0, #4]
 80183e6:	6804      	ldr	r4, [r0, #0]
 80183e8:	fa03 f506 	lsl.w	r5, r3, r6
 80183ec:	432c      	orrs	r4, r5
 80183ee:	40d3      	lsrs	r3, r2
 80183f0:	6004      	str	r4, [r0, #0]
 80183f2:	f840 3f04 	str.w	r3, [r0, #4]!
 80183f6:	4288      	cmp	r0, r1
 80183f8:	d3f4      	bcc.n	80183e4 <L_shift+0xc>
 80183fa:	bd70      	pop	{r4, r5, r6, pc}

080183fc <__match>:
 80183fc:	b530      	push	{r4, r5, lr}
 80183fe:	6803      	ldr	r3, [r0, #0]
 8018400:	3301      	adds	r3, #1
 8018402:	f811 4b01 	ldrb.w	r4, [r1], #1
 8018406:	b914      	cbnz	r4, 801840e <__match+0x12>
 8018408:	6003      	str	r3, [r0, #0]
 801840a:	2001      	movs	r0, #1
 801840c:	bd30      	pop	{r4, r5, pc}
 801840e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8018412:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8018416:	2d19      	cmp	r5, #25
 8018418:	bf98      	it	ls
 801841a:	3220      	addls	r2, #32
 801841c:	42a2      	cmp	r2, r4
 801841e:	d0f0      	beq.n	8018402 <__match+0x6>
 8018420:	2000      	movs	r0, #0
 8018422:	e7f3      	b.n	801840c <__match+0x10>

08018424 <__hexnan>:
 8018424:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018428:	680b      	ldr	r3, [r1, #0]
 801842a:	6801      	ldr	r1, [r0, #0]
 801842c:	115f      	asrs	r7, r3, #5
 801842e:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8018432:	f013 031f 	ands.w	r3, r3, #31
 8018436:	b087      	sub	sp, #28
 8018438:	bf18      	it	ne
 801843a:	3704      	addne	r7, #4
 801843c:	2500      	movs	r5, #0
 801843e:	1f3e      	subs	r6, r7, #4
 8018440:	4682      	mov	sl, r0
 8018442:	4690      	mov	r8, r2
 8018444:	9301      	str	r3, [sp, #4]
 8018446:	f847 5c04 	str.w	r5, [r7, #-4]
 801844a:	46b1      	mov	r9, r6
 801844c:	4634      	mov	r4, r6
 801844e:	9502      	str	r5, [sp, #8]
 8018450:	46ab      	mov	fp, r5
 8018452:	784a      	ldrb	r2, [r1, #1]
 8018454:	1c4b      	adds	r3, r1, #1
 8018456:	9303      	str	r3, [sp, #12]
 8018458:	b342      	cbz	r2, 80184ac <__hexnan+0x88>
 801845a:	4610      	mov	r0, r2
 801845c:	9105      	str	r1, [sp, #20]
 801845e:	9204      	str	r2, [sp, #16]
 8018460:	f7ff fd84 	bl	8017f6c <__hexdig_fun>
 8018464:	2800      	cmp	r0, #0
 8018466:	d143      	bne.n	80184f0 <__hexnan+0xcc>
 8018468:	9a04      	ldr	r2, [sp, #16]
 801846a:	9905      	ldr	r1, [sp, #20]
 801846c:	2a20      	cmp	r2, #32
 801846e:	d818      	bhi.n	80184a2 <__hexnan+0x7e>
 8018470:	9b02      	ldr	r3, [sp, #8]
 8018472:	459b      	cmp	fp, r3
 8018474:	dd13      	ble.n	801849e <__hexnan+0x7a>
 8018476:	454c      	cmp	r4, r9
 8018478:	d206      	bcs.n	8018488 <__hexnan+0x64>
 801847a:	2d07      	cmp	r5, #7
 801847c:	dc04      	bgt.n	8018488 <__hexnan+0x64>
 801847e:	462a      	mov	r2, r5
 8018480:	4649      	mov	r1, r9
 8018482:	4620      	mov	r0, r4
 8018484:	f7ff ffa8 	bl	80183d8 <L_shift>
 8018488:	4544      	cmp	r4, r8
 801848a:	d944      	bls.n	8018516 <__hexnan+0xf2>
 801848c:	2300      	movs	r3, #0
 801848e:	f1a4 0904 	sub.w	r9, r4, #4
 8018492:	f844 3c04 	str.w	r3, [r4, #-4]
 8018496:	f8cd b008 	str.w	fp, [sp, #8]
 801849a:	464c      	mov	r4, r9
 801849c:	461d      	mov	r5, r3
 801849e:	9903      	ldr	r1, [sp, #12]
 80184a0:	e7d7      	b.n	8018452 <__hexnan+0x2e>
 80184a2:	2a29      	cmp	r2, #41	; 0x29
 80184a4:	d14a      	bne.n	801853c <__hexnan+0x118>
 80184a6:	3102      	adds	r1, #2
 80184a8:	f8ca 1000 	str.w	r1, [sl]
 80184ac:	f1bb 0f00 	cmp.w	fp, #0
 80184b0:	d044      	beq.n	801853c <__hexnan+0x118>
 80184b2:	454c      	cmp	r4, r9
 80184b4:	d206      	bcs.n	80184c4 <__hexnan+0xa0>
 80184b6:	2d07      	cmp	r5, #7
 80184b8:	dc04      	bgt.n	80184c4 <__hexnan+0xa0>
 80184ba:	462a      	mov	r2, r5
 80184bc:	4649      	mov	r1, r9
 80184be:	4620      	mov	r0, r4
 80184c0:	f7ff ff8a 	bl	80183d8 <L_shift>
 80184c4:	4544      	cmp	r4, r8
 80184c6:	d928      	bls.n	801851a <__hexnan+0xf6>
 80184c8:	4643      	mov	r3, r8
 80184ca:	f854 2b04 	ldr.w	r2, [r4], #4
 80184ce:	f843 2b04 	str.w	r2, [r3], #4
 80184d2:	42a6      	cmp	r6, r4
 80184d4:	d2f9      	bcs.n	80184ca <__hexnan+0xa6>
 80184d6:	2200      	movs	r2, #0
 80184d8:	f843 2b04 	str.w	r2, [r3], #4
 80184dc:	429e      	cmp	r6, r3
 80184de:	d2fb      	bcs.n	80184d8 <__hexnan+0xb4>
 80184e0:	6833      	ldr	r3, [r6, #0]
 80184e2:	b91b      	cbnz	r3, 80184ec <__hexnan+0xc8>
 80184e4:	4546      	cmp	r6, r8
 80184e6:	d127      	bne.n	8018538 <__hexnan+0x114>
 80184e8:	2301      	movs	r3, #1
 80184ea:	6033      	str	r3, [r6, #0]
 80184ec:	2005      	movs	r0, #5
 80184ee:	e026      	b.n	801853e <__hexnan+0x11a>
 80184f0:	3501      	adds	r5, #1
 80184f2:	2d08      	cmp	r5, #8
 80184f4:	f10b 0b01 	add.w	fp, fp, #1
 80184f8:	dd06      	ble.n	8018508 <__hexnan+0xe4>
 80184fa:	4544      	cmp	r4, r8
 80184fc:	d9cf      	bls.n	801849e <__hexnan+0x7a>
 80184fe:	2300      	movs	r3, #0
 8018500:	f844 3c04 	str.w	r3, [r4, #-4]
 8018504:	2501      	movs	r5, #1
 8018506:	3c04      	subs	r4, #4
 8018508:	6822      	ldr	r2, [r4, #0]
 801850a:	f000 000f 	and.w	r0, r0, #15
 801850e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8018512:	6020      	str	r0, [r4, #0]
 8018514:	e7c3      	b.n	801849e <__hexnan+0x7a>
 8018516:	2508      	movs	r5, #8
 8018518:	e7c1      	b.n	801849e <__hexnan+0x7a>
 801851a:	9b01      	ldr	r3, [sp, #4]
 801851c:	2b00      	cmp	r3, #0
 801851e:	d0df      	beq.n	80184e0 <__hexnan+0xbc>
 8018520:	f04f 32ff 	mov.w	r2, #4294967295
 8018524:	f1c3 0320 	rsb	r3, r3, #32
 8018528:	fa22 f303 	lsr.w	r3, r2, r3
 801852c:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8018530:	401a      	ands	r2, r3
 8018532:	f847 2c04 	str.w	r2, [r7, #-4]
 8018536:	e7d3      	b.n	80184e0 <__hexnan+0xbc>
 8018538:	3e04      	subs	r6, #4
 801853a:	e7d1      	b.n	80184e0 <__hexnan+0xbc>
 801853c:	2004      	movs	r0, #4
 801853e:	b007      	add	sp, #28
 8018540:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08018544 <__locale_ctype_ptr_l>:
 8018544:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8018548:	4770      	bx	lr
	...

0801854c <__locale_ctype_ptr>:
 801854c:	4b04      	ldr	r3, [pc, #16]	; (8018560 <__locale_ctype_ptr+0x14>)
 801854e:	4a05      	ldr	r2, [pc, #20]	; (8018564 <__locale_ctype_ptr+0x18>)
 8018550:	681b      	ldr	r3, [r3, #0]
 8018552:	6a1b      	ldr	r3, [r3, #32]
 8018554:	2b00      	cmp	r3, #0
 8018556:	bf08      	it	eq
 8018558:	4613      	moveq	r3, r2
 801855a:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 801855e:	4770      	bx	lr
 8018560:	2000000c 	.word	0x2000000c
 8018564:	20000070 	.word	0x20000070

08018568 <__localeconv_l>:
 8018568:	30f0      	adds	r0, #240	; 0xf0
 801856a:	4770      	bx	lr

0801856c <_localeconv_r>:
 801856c:	4b04      	ldr	r3, [pc, #16]	; (8018580 <_localeconv_r+0x14>)
 801856e:	681b      	ldr	r3, [r3, #0]
 8018570:	6a18      	ldr	r0, [r3, #32]
 8018572:	4b04      	ldr	r3, [pc, #16]	; (8018584 <_localeconv_r+0x18>)
 8018574:	2800      	cmp	r0, #0
 8018576:	bf08      	it	eq
 8018578:	4618      	moveq	r0, r3
 801857a:	30f0      	adds	r0, #240	; 0xf0
 801857c:	4770      	bx	lr
 801857e:	bf00      	nop
 8018580:	2000000c 	.word	0x2000000c
 8018584:	20000070 	.word	0x20000070

08018588 <malloc>:
 8018588:	4b02      	ldr	r3, [pc, #8]	; (8018594 <malloc+0xc>)
 801858a:	4601      	mov	r1, r0
 801858c:	6818      	ldr	r0, [r3, #0]
 801858e:	f000 bc7b 	b.w	8018e88 <_malloc_r>
 8018592:	bf00      	nop
 8018594:	2000000c 	.word	0x2000000c

08018598 <__ascii_mbtowc>:
 8018598:	b082      	sub	sp, #8
 801859a:	b901      	cbnz	r1, 801859e <__ascii_mbtowc+0x6>
 801859c:	a901      	add	r1, sp, #4
 801859e:	b142      	cbz	r2, 80185b2 <__ascii_mbtowc+0x1a>
 80185a0:	b14b      	cbz	r3, 80185b6 <__ascii_mbtowc+0x1e>
 80185a2:	7813      	ldrb	r3, [r2, #0]
 80185a4:	600b      	str	r3, [r1, #0]
 80185a6:	7812      	ldrb	r2, [r2, #0]
 80185a8:	1c10      	adds	r0, r2, #0
 80185aa:	bf18      	it	ne
 80185ac:	2001      	movne	r0, #1
 80185ae:	b002      	add	sp, #8
 80185b0:	4770      	bx	lr
 80185b2:	4610      	mov	r0, r2
 80185b4:	e7fb      	b.n	80185ae <__ascii_mbtowc+0x16>
 80185b6:	f06f 0001 	mvn.w	r0, #1
 80185ba:	e7f8      	b.n	80185ae <__ascii_mbtowc+0x16>

080185bc <memcpy>:
 80185bc:	b510      	push	{r4, lr}
 80185be:	1e43      	subs	r3, r0, #1
 80185c0:	440a      	add	r2, r1
 80185c2:	4291      	cmp	r1, r2
 80185c4:	d100      	bne.n	80185c8 <memcpy+0xc>
 80185c6:	bd10      	pop	{r4, pc}
 80185c8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80185cc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80185d0:	e7f7      	b.n	80185c2 <memcpy+0x6>

080185d2 <_Balloc>:
 80185d2:	b570      	push	{r4, r5, r6, lr}
 80185d4:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80185d6:	4604      	mov	r4, r0
 80185d8:	460e      	mov	r6, r1
 80185da:	b93d      	cbnz	r5, 80185ec <_Balloc+0x1a>
 80185dc:	2010      	movs	r0, #16
 80185de:	f7ff ffd3 	bl	8018588 <malloc>
 80185e2:	6260      	str	r0, [r4, #36]	; 0x24
 80185e4:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80185e8:	6005      	str	r5, [r0, #0]
 80185ea:	60c5      	str	r5, [r0, #12]
 80185ec:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80185ee:	68eb      	ldr	r3, [r5, #12]
 80185f0:	b183      	cbz	r3, 8018614 <_Balloc+0x42>
 80185f2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80185f4:	68db      	ldr	r3, [r3, #12]
 80185f6:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80185fa:	b9b8      	cbnz	r0, 801862c <_Balloc+0x5a>
 80185fc:	2101      	movs	r1, #1
 80185fe:	fa01 f506 	lsl.w	r5, r1, r6
 8018602:	1d6a      	adds	r2, r5, #5
 8018604:	0092      	lsls	r2, r2, #2
 8018606:	4620      	mov	r0, r4
 8018608:	f000 fbe1 	bl	8018dce <_calloc_r>
 801860c:	b160      	cbz	r0, 8018628 <_Balloc+0x56>
 801860e:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8018612:	e00e      	b.n	8018632 <_Balloc+0x60>
 8018614:	2221      	movs	r2, #33	; 0x21
 8018616:	2104      	movs	r1, #4
 8018618:	4620      	mov	r0, r4
 801861a:	f000 fbd8 	bl	8018dce <_calloc_r>
 801861e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8018620:	60e8      	str	r0, [r5, #12]
 8018622:	68db      	ldr	r3, [r3, #12]
 8018624:	2b00      	cmp	r3, #0
 8018626:	d1e4      	bne.n	80185f2 <_Balloc+0x20>
 8018628:	2000      	movs	r0, #0
 801862a:	bd70      	pop	{r4, r5, r6, pc}
 801862c:	6802      	ldr	r2, [r0, #0]
 801862e:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8018632:	2300      	movs	r3, #0
 8018634:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8018638:	e7f7      	b.n	801862a <_Balloc+0x58>

0801863a <_Bfree>:
 801863a:	b570      	push	{r4, r5, r6, lr}
 801863c:	6a44      	ldr	r4, [r0, #36]	; 0x24
 801863e:	4606      	mov	r6, r0
 8018640:	460d      	mov	r5, r1
 8018642:	b93c      	cbnz	r4, 8018654 <_Bfree+0x1a>
 8018644:	2010      	movs	r0, #16
 8018646:	f7ff ff9f 	bl	8018588 <malloc>
 801864a:	6270      	str	r0, [r6, #36]	; 0x24
 801864c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8018650:	6004      	str	r4, [r0, #0]
 8018652:	60c4      	str	r4, [r0, #12]
 8018654:	b13d      	cbz	r5, 8018666 <_Bfree+0x2c>
 8018656:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8018658:	686a      	ldr	r2, [r5, #4]
 801865a:	68db      	ldr	r3, [r3, #12]
 801865c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8018660:	6029      	str	r1, [r5, #0]
 8018662:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8018666:	bd70      	pop	{r4, r5, r6, pc}

08018668 <__multadd>:
 8018668:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801866c:	690d      	ldr	r5, [r1, #16]
 801866e:	461f      	mov	r7, r3
 8018670:	4606      	mov	r6, r0
 8018672:	460c      	mov	r4, r1
 8018674:	f101 0c14 	add.w	ip, r1, #20
 8018678:	2300      	movs	r3, #0
 801867a:	f8dc 0000 	ldr.w	r0, [ip]
 801867e:	b281      	uxth	r1, r0
 8018680:	fb02 7101 	mla	r1, r2, r1, r7
 8018684:	0c0f      	lsrs	r7, r1, #16
 8018686:	0c00      	lsrs	r0, r0, #16
 8018688:	fb02 7000 	mla	r0, r2, r0, r7
 801868c:	b289      	uxth	r1, r1
 801868e:	3301      	adds	r3, #1
 8018690:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8018694:	429d      	cmp	r5, r3
 8018696:	ea4f 4710 	mov.w	r7, r0, lsr #16
 801869a:	f84c 1b04 	str.w	r1, [ip], #4
 801869e:	dcec      	bgt.n	801867a <__multadd+0x12>
 80186a0:	b1d7      	cbz	r7, 80186d8 <__multadd+0x70>
 80186a2:	68a3      	ldr	r3, [r4, #8]
 80186a4:	42ab      	cmp	r3, r5
 80186a6:	dc12      	bgt.n	80186ce <__multadd+0x66>
 80186a8:	6861      	ldr	r1, [r4, #4]
 80186aa:	4630      	mov	r0, r6
 80186ac:	3101      	adds	r1, #1
 80186ae:	f7ff ff90 	bl	80185d2 <_Balloc>
 80186b2:	6922      	ldr	r2, [r4, #16]
 80186b4:	3202      	adds	r2, #2
 80186b6:	f104 010c 	add.w	r1, r4, #12
 80186ba:	4680      	mov	r8, r0
 80186bc:	0092      	lsls	r2, r2, #2
 80186be:	300c      	adds	r0, #12
 80186c0:	f7ff ff7c 	bl	80185bc <memcpy>
 80186c4:	4621      	mov	r1, r4
 80186c6:	4630      	mov	r0, r6
 80186c8:	f7ff ffb7 	bl	801863a <_Bfree>
 80186cc:	4644      	mov	r4, r8
 80186ce:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80186d2:	3501      	adds	r5, #1
 80186d4:	615f      	str	r7, [r3, #20]
 80186d6:	6125      	str	r5, [r4, #16]
 80186d8:	4620      	mov	r0, r4
 80186da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080186de <__s2b>:
 80186de:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80186e2:	460c      	mov	r4, r1
 80186e4:	4615      	mov	r5, r2
 80186e6:	461f      	mov	r7, r3
 80186e8:	2209      	movs	r2, #9
 80186ea:	3308      	adds	r3, #8
 80186ec:	4606      	mov	r6, r0
 80186ee:	fb93 f3f2 	sdiv	r3, r3, r2
 80186f2:	2100      	movs	r1, #0
 80186f4:	2201      	movs	r2, #1
 80186f6:	429a      	cmp	r2, r3
 80186f8:	db20      	blt.n	801873c <__s2b+0x5e>
 80186fa:	4630      	mov	r0, r6
 80186fc:	f7ff ff69 	bl	80185d2 <_Balloc>
 8018700:	9b08      	ldr	r3, [sp, #32]
 8018702:	6143      	str	r3, [r0, #20]
 8018704:	2d09      	cmp	r5, #9
 8018706:	f04f 0301 	mov.w	r3, #1
 801870a:	6103      	str	r3, [r0, #16]
 801870c:	dd19      	ble.n	8018742 <__s2b+0x64>
 801870e:	f104 0809 	add.w	r8, r4, #9
 8018712:	46c1      	mov	r9, r8
 8018714:	442c      	add	r4, r5
 8018716:	f819 3b01 	ldrb.w	r3, [r9], #1
 801871a:	4601      	mov	r1, r0
 801871c:	3b30      	subs	r3, #48	; 0x30
 801871e:	220a      	movs	r2, #10
 8018720:	4630      	mov	r0, r6
 8018722:	f7ff ffa1 	bl	8018668 <__multadd>
 8018726:	45a1      	cmp	r9, r4
 8018728:	d1f5      	bne.n	8018716 <__s2b+0x38>
 801872a:	eb08 0405 	add.w	r4, r8, r5
 801872e:	3c08      	subs	r4, #8
 8018730:	1b2d      	subs	r5, r5, r4
 8018732:	1963      	adds	r3, r4, r5
 8018734:	42bb      	cmp	r3, r7
 8018736:	db07      	blt.n	8018748 <__s2b+0x6a>
 8018738:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801873c:	0052      	lsls	r2, r2, #1
 801873e:	3101      	adds	r1, #1
 8018740:	e7d9      	b.n	80186f6 <__s2b+0x18>
 8018742:	340a      	adds	r4, #10
 8018744:	2509      	movs	r5, #9
 8018746:	e7f3      	b.n	8018730 <__s2b+0x52>
 8018748:	f814 3b01 	ldrb.w	r3, [r4], #1
 801874c:	4601      	mov	r1, r0
 801874e:	3b30      	subs	r3, #48	; 0x30
 8018750:	220a      	movs	r2, #10
 8018752:	4630      	mov	r0, r6
 8018754:	f7ff ff88 	bl	8018668 <__multadd>
 8018758:	e7eb      	b.n	8018732 <__s2b+0x54>

0801875a <__hi0bits>:
 801875a:	0c02      	lsrs	r2, r0, #16
 801875c:	0412      	lsls	r2, r2, #16
 801875e:	4603      	mov	r3, r0
 8018760:	b9b2      	cbnz	r2, 8018790 <__hi0bits+0x36>
 8018762:	0403      	lsls	r3, r0, #16
 8018764:	2010      	movs	r0, #16
 8018766:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 801876a:	bf04      	itt	eq
 801876c:	021b      	lsleq	r3, r3, #8
 801876e:	3008      	addeq	r0, #8
 8018770:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8018774:	bf04      	itt	eq
 8018776:	011b      	lsleq	r3, r3, #4
 8018778:	3004      	addeq	r0, #4
 801877a:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 801877e:	bf04      	itt	eq
 8018780:	009b      	lsleq	r3, r3, #2
 8018782:	3002      	addeq	r0, #2
 8018784:	2b00      	cmp	r3, #0
 8018786:	db06      	blt.n	8018796 <__hi0bits+0x3c>
 8018788:	005b      	lsls	r3, r3, #1
 801878a:	d503      	bpl.n	8018794 <__hi0bits+0x3a>
 801878c:	3001      	adds	r0, #1
 801878e:	4770      	bx	lr
 8018790:	2000      	movs	r0, #0
 8018792:	e7e8      	b.n	8018766 <__hi0bits+0xc>
 8018794:	2020      	movs	r0, #32
 8018796:	4770      	bx	lr

08018798 <__lo0bits>:
 8018798:	6803      	ldr	r3, [r0, #0]
 801879a:	f013 0207 	ands.w	r2, r3, #7
 801879e:	4601      	mov	r1, r0
 80187a0:	d00b      	beq.n	80187ba <__lo0bits+0x22>
 80187a2:	07da      	lsls	r2, r3, #31
 80187a4:	d423      	bmi.n	80187ee <__lo0bits+0x56>
 80187a6:	0798      	lsls	r0, r3, #30
 80187a8:	bf49      	itett	mi
 80187aa:	085b      	lsrmi	r3, r3, #1
 80187ac:	089b      	lsrpl	r3, r3, #2
 80187ae:	2001      	movmi	r0, #1
 80187b0:	600b      	strmi	r3, [r1, #0]
 80187b2:	bf5c      	itt	pl
 80187b4:	600b      	strpl	r3, [r1, #0]
 80187b6:	2002      	movpl	r0, #2
 80187b8:	4770      	bx	lr
 80187ba:	b298      	uxth	r0, r3
 80187bc:	b9a8      	cbnz	r0, 80187ea <__lo0bits+0x52>
 80187be:	0c1b      	lsrs	r3, r3, #16
 80187c0:	2010      	movs	r0, #16
 80187c2:	f013 0fff 	tst.w	r3, #255	; 0xff
 80187c6:	bf04      	itt	eq
 80187c8:	0a1b      	lsreq	r3, r3, #8
 80187ca:	3008      	addeq	r0, #8
 80187cc:	071a      	lsls	r2, r3, #28
 80187ce:	bf04      	itt	eq
 80187d0:	091b      	lsreq	r3, r3, #4
 80187d2:	3004      	addeq	r0, #4
 80187d4:	079a      	lsls	r2, r3, #30
 80187d6:	bf04      	itt	eq
 80187d8:	089b      	lsreq	r3, r3, #2
 80187da:	3002      	addeq	r0, #2
 80187dc:	07da      	lsls	r2, r3, #31
 80187de:	d402      	bmi.n	80187e6 <__lo0bits+0x4e>
 80187e0:	085b      	lsrs	r3, r3, #1
 80187e2:	d006      	beq.n	80187f2 <__lo0bits+0x5a>
 80187e4:	3001      	adds	r0, #1
 80187e6:	600b      	str	r3, [r1, #0]
 80187e8:	4770      	bx	lr
 80187ea:	4610      	mov	r0, r2
 80187ec:	e7e9      	b.n	80187c2 <__lo0bits+0x2a>
 80187ee:	2000      	movs	r0, #0
 80187f0:	4770      	bx	lr
 80187f2:	2020      	movs	r0, #32
 80187f4:	4770      	bx	lr

080187f6 <__i2b>:
 80187f6:	b510      	push	{r4, lr}
 80187f8:	460c      	mov	r4, r1
 80187fa:	2101      	movs	r1, #1
 80187fc:	f7ff fee9 	bl	80185d2 <_Balloc>
 8018800:	2201      	movs	r2, #1
 8018802:	6144      	str	r4, [r0, #20]
 8018804:	6102      	str	r2, [r0, #16]
 8018806:	bd10      	pop	{r4, pc}

08018808 <__multiply>:
 8018808:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801880c:	4614      	mov	r4, r2
 801880e:	690a      	ldr	r2, [r1, #16]
 8018810:	6923      	ldr	r3, [r4, #16]
 8018812:	429a      	cmp	r2, r3
 8018814:	bfb8      	it	lt
 8018816:	460b      	movlt	r3, r1
 8018818:	4688      	mov	r8, r1
 801881a:	bfbc      	itt	lt
 801881c:	46a0      	movlt	r8, r4
 801881e:	461c      	movlt	r4, r3
 8018820:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8018824:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8018828:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801882c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8018830:	eb07 0609 	add.w	r6, r7, r9
 8018834:	42b3      	cmp	r3, r6
 8018836:	bfb8      	it	lt
 8018838:	3101      	addlt	r1, #1
 801883a:	f7ff feca 	bl	80185d2 <_Balloc>
 801883e:	f100 0514 	add.w	r5, r0, #20
 8018842:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8018846:	462b      	mov	r3, r5
 8018848:	2200      	movs	r2, #0
 801884a:	4573      	cmp	r3, lr
 801884c:	d316      	bcc.n	801887c <__multiply+0x74>
 801884e:	f104 0214 	add.w	r2, r4, #20
 8018852:	f108 0114 	add.w	r1, r8, #20
 8018856:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 801885a:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 801885e:	9300      	str	r3, [sp, #0]
 8018860:	9b00      	ldr	r3, [sp, #0]
 8018862:	9201      	str	r2, [sp, #4]
 8018864:	4293      	cmp	r3, r2
 8018866:	d80c      	bhi.n	8018882 <__multiply+0x7a>
 8018868:	2e00      	cmp	r6, #0
 801886a:	dd03      	ble.n	8018874 <__multiply+0x6c>
 801886c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8018870:	2b00      	cmp	r3, #0
 8018872:	d05d      	beq.n	8018930 <__multiply+0x128>
 8018874:	6106      	str	r6, [r0, #16]
 8018876:	b003      	add	sp, #12
 8018878:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801887c:	f843 2b04 	str.w	r2, [r3], #4
 8018880:	e7e3      	b.n	801884a <__multiply+0x42>
 8018882:	f8b2 b000 	ldrh.w	fp, [r2]
 8018886:	f1bb 0f00 	cmp.w	fp, #0
 801888a:	d023      	beq.n	80188d4 <__multiply+0xcc>
 801888c:	4689      	mov	r9, r1
 801888e:	46ac      	mov	ip, r5
 8018890:	f04f 0800 	mov.w	r8, #0
 8018894:	f859 4b04 	ldr.w	r4, [r9], #4
 8018898:	f8dc a000 	ldr.w	sl, [ip]
 801889c:	b2a3      	uxth	r3, r4
 801889e:	fa1f fa8a 	uxth.w	sl, sl
 80188a2:	fb0b a303 	mla	r3, fp, r3, sl
 80188a6:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80188aa:	f8dc 4000 	ldr.w	r4, [ip]
 80188ae:	4443      	add	r3, r8
 80188b0:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80188b4:	fb0b 840a 	mla	r4, fp, sl, r8
 80188b8:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80188bc:	46e2      	mov	sl, ip
 80188be:	b29b      	uxth	r3, r3
 80188c0:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80188c4:	454f      	cmp	r7, r9
 80188c6:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80188ca:	f84a 3b04 	str.w	r3, [sl], #4
 80188ce:	d82b      	bhi.n	8018928 <__multiply+0x120>
 80188d0:	f8cc 8004 	str.w	r8, [ip, #4]
 80188d4:	9b01      	ldr	r3, [sp, #4]
 80188d6:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 80188da:	3204      	adds	r2, #4
 80188dc:	f1ba 0f00 	cmp.w	sl, #0
 80188e0:	d020      	beq.n	8018924 <__multiply+0x11c>
 80188e2:	682b      	ldr	r3, [r5, #0]
 80188e4:	4689      	mov	r9, r1
 80188e6:	46a8      	mov	r8, r5
 80188e8:	f04f 0b00 	mov.w	fp, #0
 80188ec:	f8b9 c000 	ldrh.w	ip, [r9]
 80188f0:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 80188f4:	fb0a 440c 	mla	r4, sl, ip, r4
 80188f8:	445c      	add	r4, fp
 80188fa:	46c4      	mov	ip, r8
 80188fc:	b29b      	uxth	r3, r3
 80188fe:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8018902:	f84c 3b04 	str.w	r3, [ip], #4
 8018906:	f859 3b04 	ldr.w	r3, [r9], #4
 801890a:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 801890e:	0c1b      	lsrs	r3, r3, #16
 8018910:	fb0a b303 	mla	r3, sl, r3, fp
 8018914:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8018918:	454f      	cmp	r7, r9
 801891a:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 801891e:	d805      	bhi.n	801892c <__multiply+0x124>
 8018920:	f8c8 3004 	str.w	r3, [r8, #4]
 8018924:	3504      	adds	r5, #4
 8018926:	e79b      	b.n	8018860 <__multiply+0x58>
 8018928:	46d4      	mov	ip, sl
 801892a:	e7b3      	b.n	8018894 <__multiply+0x8c>
 801892c:	46e0      	mov	r8, ip
 801892e:	e7dd      	b.n	80188ec <__multiply+0xe4>
 8018930:	3e01      	subs	r6, #1
 8018932:	e799      	b.n	8018868 <__multiply+0x60>

08018934 <__pow5mult>:
 8018934:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018938:	4615      	mov	r5, r2
 801893a:	f012 0203 	ands.w	r2, r2, #3
 801893e:	4606      	mov	r6, r0
 8018940:	460f      	mov	r7, r1
 8018942:	d007      	beq.n	8018954 <__pow5mult+0x20>
 8018944:	3a01      	subs	r2, #1
 8018946:	4c21      	ldr	r4, [pc, #132]	; (80189cc <__pow5mult+0x98>)
 8018948:	2300      	movs	r3, #0
 801894a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801894e:	f7ff fe8b 	bl	8018668 <__multadd>
 8018952:	4607      	mov	r7, r0
 8018954:	10ad      	asrs	r5, r5, #2
 8018956:	d035      	beq.n	80189c4 <__pow5mult+0x90>
 8018958:	6a74      	ldr	r4, [r6, #36]	; 0x24
 801895a:	b93c      	cbnz	r4, 801896c <__pow5mult+0x38>
 801895c:	2010      	movs	r0, #16
 801895e:	f7ff fe13 	bl	8018588 <malloc>
 8018962:	6270      	str	r0, [r6, #36]	; 0x24
 8018964:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8018968:	6004      	str	r4, [r0, #0]
 801896a:	60c4      	str	r4, [r0, #12]
 801896c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8018970:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8018974:	b94c      	cbnz	r4, 801898a <__pow5mult+0x56>
 8018976:	f240 2171 	movw	r1, #625	; 0x271
 801897a:	4630      	mov	r0, r6
 801897c:	f7ff ff3b 	bl	80187f6 <__i2b>
 8018980:	2300      	movs	r3, #0
 8018982:	f8c8 0008 	str.w	r0, [r8, #8]
 8018986:	4604      	mov	r4, r0
 8018988:	6003      	str	r3, [r0, #0]
 801898a:	f04f 0800 	mov.w	r8, #0
 801898e:	07eb      	lsls	r3, r5, #31
 8018990:	d50a      	bpl.n	80189a8 <__pow5mult+0x74>
 8018992:	4639      	mov	r1, r7
 8018994:	4622      	mov	r2, r4
 8018996:	4630      	mov	r0, r6
 8018998:	f7ff ff36 	bl	8018808 <__multiply>
 801899c:	4639      	mov	r1, r7
 801899e:	4681      	mov	r9, r0
 80189a0:	4630      	mov	r0, r6
 80189a2:	f7ff fe4a 	bl	801863a <_Bfree>
 80189a6:	464f      	mov	r7, r9
 80189a8:	106d      	asrs	r5, r5, #1
 80189aa:	d00b      	beq.n	80189c4 <__pow5mult+0x90>
 80189ac:	6820      	ldr	r0, [r4, #0]
 80189ae:	b938      	cbnz	r0, 80189c0 <__pow5mult+0x8c>
 80189b0:	4622      	mov	r2, r4
 80189b2:	4621      	mov	r1, r4
 80189b4:	4630      	mov	r0, r6
 80189b6:	f7ff ff27 	bl	8018808 <__multiply>
 80189ba:	6020      	str	r0, [r4, #0]
 80189bc:	f8c0 8000 	str.w	r8, [r0]
 80189c0:	4604      	mov	r4, r0
 80189c2:	e7e4      	b.n	801898e <__pow5mult+0x5a>
 80189c4:	4638      	mov	r0, r7
 80189c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80189ca:	bf00      	nop
 80189cc:	0801a328 	.word	0x0801a328

080189d0 <__lshift>:
 80189d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80189d4:	460c      	mov	r4, r1
 80189d6:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80189da:	6923      	ldr	r3, [r4, #16]
 80189dc:	6849      	ldr	r1, [r1, #4]
 80189de:	eb0a 0903 	add.w	r9, sl, r3
 80189e2:	68a3      	ldr	r3, [r4, #8]
 80189e4:	4607      	mov	r7, r0
 80189e6:	4616      	mov	r6, r2
 80189e8:	f109 0501 	add.w	r5, r9, #1
 80189ec:	42ab      	cmp	r3, r5
 80189ee:	db32      	blt.n	8018a56 <__lshift+0x86>
 80189f0:	4638      	mov	r0, r7
 80189f2:	f7ff fdee 	bl	80185d2 <_Balloc>
 80189f6:	2300      	movs	r3, #0
 80189f8:	4680      	mov	r8, r0
 80189fa:	f100 0114 	add.w	r1, r0, #20
 80189fe:	461a      	mov	r2, r3
 8018a00:	4553      	cmp	r3, sl
 8018a02:	db2b      	blt.n	8018a5c <__lshift+0x8c>
 8018a04:	6920      	ldr	r0, [r4, #16]
 8018a06:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8018a0a:	f104 0314 	add.w	r3, r4, #20
 8018a0e:	f016 021f 	ands.w	r2, r6, #31
 8018a12:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8018a16:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8018a1a:	d025      	beq.n	8018a68 <__lshift+0x98>
 8018a1c:	f1c2 0e20 	rsb	lr, r2, #32
 8018a20:	2000      	movs	r0, #0
 8018a22:	681e      	ldr	r6, [r3, #0]
 8018a24:	468a      	mov	sl, r1
 8018a26:	4096      	lsls	r6, r2
 8018a28:	4330      	orrs	r0, r6
 8018a2a:	f84a 0b04 	str.w	r0, [sl], #4
 8018a2e:	f853 0b04 	ldr.w	r0, [r3], #4
 8018a32:	459c      	cmp	ip, r3
 8018a34:	fa20 f00e 	lsr.w	r0, r0, lr
 8018a38:	d814      	bhi.n	8018a64 <__lshift+0x94>
 8018a3a:	6048      	str	r0, [r1, #4]
 8018a3c:	b108      	cbz	r0, 8018a42 <__lshift+0x72>
 8018a3e:	f109 0502 	add.w	r5, r9, #2
 8018a42:	3d01      	subs	r5, #1
 8018a44:	4638      	mov	r0, r7
 8018a46:	f8c8 5010 	str.w	r5, [r8, #16]
 8018a4a:	4621      	mov	r1, r4
 8018a4c:	f7ff fdf5 	bl	801863a <_Bfree>
 8018a50:	4640      	mov	r0, r8
 8018a52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018a56:	3101      	adds	r1, #1
 8018a58:	005b      	lsls	r3, r3, #1
 8018a5a:	e7c7      	b.n	80189ec <__lshift+0x1c>
 8018a5c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8018a60:	3301      	adds	r3, #1
 8018a62:	e7cd      	b.n	8018a00 <__lshift+0x30>
 8018a64:	4651      	mov	r1, sl
 8018a66:	e7dc      	b.n	8018a22 <__lshift+0x52>
 8018a68:	3904      	subs	r1, #4
 8018a6a:	f853 2b04 	ldr.w	r2, [r3], #4
 8018a6e:	f841 2f04 	str.w	r2, [r1, #4]!
 8018a72:	459c      	cmp	ip, r3
 8018a74:	d8f9      	bhi.n	8018a6a <__lshift+0x9a>
 8018a76:	e7e4      	b.n	8018a42 <__lshift+0x72>

08018a78 <__mcmp>:
 8018a78:	6903      	ldr	r3, [r0, #16]
 8018a7a:	690a      	ldr	r2, [r1, #16]
 8018a7c:	1a9b      	subs	r3, r3, r2
 8018a7e:	b530      	push	{r4, r5, lr}
 8018a80:	d10c      	bne.n	8018a9c <__mcmp+0x24>
 8018a82:	0092      	lsls	r2, r2, #2
 8018a84:	3014      	adds	r0, #20
 8018a86:	3114      	adds	r1, #20
 8018a88:	1884      	adds	r4, r0, r2
 8018a8a:	4411      	add	r1, r2
 8018a8c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8018a90:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8018a94:	4295      	cmp	r5, r2
 8018a96:	d003      	beq.n	8018aa0 <__mcmp+0x28>
 8018a98:	d305      	bcc.n	8018aa6 <__mcmp+0x2e>
 8018a9a:	2301      	movs	r3, #1
 8018a9c:	4618      	mov	r0, r3
 8018a9e:	bd30      	pop	{r4, r5, pc}
 8018aa0:	42a0      	cmp	r0, r4
 8018aa2:	d3f3      	bcc.n	8018a8c <__mcmp+0x14>
 8018aa4:	e7fa      	b.n	8018a9c <__mcmp+0x24>
 8018aa6:	f04f 33ff 	mov.w	r3, #4294967295
 8018aaa:	e7f7      	b.n	8018a9c <__mcmp+0x24>

08018aac <__mdiff>:
 8018aac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018ab0:	460d      	mov	r5, r1
 8018ab2:	4607      	mov	r7, r0
 8018ab4:	4611      	mov	r1, r2
 8018ab6:	4628      	mov	r0, r5
 8018ab8:	4614      	mov	r4, r2
 8018aba:	f7ff ffdd 	bl	8018a78 <__mcmp>
 8018abe:	1e06      	subs	r6, r0, #0
 8018ac0:	d108      	bne.n	8018ad4 <__mdiff+0x28>
 8018ac2:	4631      	mov	r1, r6
 8018ac4:	4638      	mov	r0, r7
 8018ac6:	f7ff fd84 	bl	80185d2 <_Balloc>
 8018aca:	2301      	movs	r3, #1
 8018acc:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8018ad0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018ad4:	bfa4      	itt	ge
 8018ad6:	4623      	movge	r3, r4
 8018ad8:	462c      	movge	r4, r5
 8018ada:	4638      	mov	r0, r7
 8018adc:	6861      	ldr	r1, [r4, #4]
 8018ade:	bfa6      	itte	ge
 8018ae0:	461d      	movge	r5, r3
 8018ae2:	2600      	movge	r6, #0
 8018ae4:	2601      	movlt	r6, #1
 8018ae6:	f7ff fd74 	bl	80185d2 <_Balloc>
 8018aea:	692b      	ldr	r3, [r5, #16]
 8018aec:	60c6      	str	r6, [r0, #12]
 8018aee:	6926      	ldr	r6, [r4, #16]
 8018af0:	f105 0914 	add.w	r9, r5, #20
 8018af4:	f104 0214 	add.w	r2, r4, #20
 8018af8:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8018afc:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8018b00:	f100 0514 	add.w	r5, r0, #20
 8018b04:	f04f 0e00 	mov.w	lr, #0
 8018b08:	f852 ab04 	ldr.w	sl, [r2], #4
 8018b0c:	f859 4b04 	ldr.w	r4, [r9], #4
 8018b10:	fa1e f18a 	uxtah	r1, lr, sl
 8018b14:	b2a3      	uxth	r3, r4
 8018b16:	1ac9      	subs	r1, r1, r3
 8018b18:	0c23      	lsrs	r3, r4, #16
 8018b1a:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8018b1e:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8018b22:	b289      	uxth	r1, r1
 8018b24:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8018b28:	45c8      	cmp	r8, r9
 8018b2a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8018b2e:	4694      	mov	ip, r2
 8018b30:	f845 3b04 	str.w	r3, [r5], #4
 8018b34:	d8e8      	bhi.n	8018b08 <__mdiff+0x5c>
 8018b36:	45bc      	cmp	ip, r7
 8018b38:	d304      	bcc.n	8018b44 <__mdiff+0x98>
 8018b3a:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8018b3e:	b183      	cbz	r3, 8018b62 <__mdiff+0xb6>
 8018b40:	6106      	str	r6, [r0, #16]
 8018b42:	e7c5      	b.n	8018ad0 <__mdiff+0x24>
 8018b44:	f85c 1b04 	ldr.w	r1, [ip], #4
 8018b48:	fa1e f381 	uxtah	r3, lr, r1
 8018b4c:	141a      	asrs	r2, r3, #16
 8018b4e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8018b52:	b29b      	uxth	r3, r3
 8018b54:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8018b58:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8018b5c:	f845 3b04 	str.w	r3, [r5], #4
 8018b60:	e7e9      	b.n	8018b36 <__mdiff+0x8a>
 8018b62:	3e01      	subs	r6, #1
 8018b64:	e7e9      	b.n	8018b3a <__mdiff+0x8e>
	...

08018b68 <__ulp>:
 8018b68:	4b12      	ldr	r3, [pc, #72]	; (8018bb4 <__ulp+0x4c>)
 8018b6a:	ee10 2a90 	vmov	r2, s1
 8018b6e:	401a      	ands	r2, r3
 8018b70:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 8018b74:	2b00      	cmp	r3, #0
 8018b76:	dd04      	ble.n	8018b82 <__ulp+0x1a>
 8018b78:	2000      	movs	r0, #0
 8018b7a:	4619      	mov	r1, r3
 8018b7c:	ec41 0b10 	vmov	d0, r0, r1
 8018b80:	4770      	bx	lr
 8018b82:	425b      	negs	r3, r3
 8018b84:	151b      	asrs	r3, r3, #20
 8018b86:	2b13      	cmp	r3, #19
 8018b88:	f04f 0000 	mov.w	r0, #0
 8018b8c:	f04f 0100 	mov.w	r1, #0
 8018b90:	dc04      	bgt.n	8018b9c <__ulp+0x34>
 8018b92:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8018b96:	fa42 f103 	asr.w	r1, r2, r3
 8018b9a:	e7ef      	b.n	8018b7c <__ulp+0x14>
 8018b9c:	3b14      	subs	r3, #20
 8018b9e:	2b1e      	cmp	r3, #30
 8018ba0:	f04f 0201 	mov.w	r2, #1
 8018ba4:	bfda      	itte	le
 8018ba6:	f1c3 031f 	rsble	r3, r3, #31
 8018baa:	fa02 f303 	lslle.w	r3, r2, r3
 8018bae:	4613      	movgt	r3, r2
 8018bb0:	4618      	mov	r0, r3
 8018bb2:	e7e3      	b.n	8018b7c <__ulp+0x14>
 8018bb4:	7ff00000 	.word	0x7ff00000

08018bb8 <__b2d>:
 8018bb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018bba:	6905      	ldr	r5, [r0, #16]
 8018bbc:	f100 0714 	add.w	r7, r0, #20
 8018bc0:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8018bc4:	1f2e      	subs	r6, r5, #4
 8018bc6:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8018bca:	4620      	mov	r0, r4
 8018bcc:	f7ff fdc5 	bl	801875a <__hi0bits>
 8018bd0:	f1c0 0320 	rsb	r3, r0, #32
 8018bd4:	280a      	cmp	r0, #10
 8018bd6:	600b      	str	r3, [r1, #0]
 8018bd8:	f8df c074 	ldr.w	ip, [pc, #116]	; 8018c50 <__b2d+0x98>
 8018bdc:	dc14      	bgt.n	8018c08 <__b2d+0x50>
 8018bde:	f1c0 0e0b 	rsb	lr, r0, #11
 8018be2:	fa24 f10e 	lsr.w	r1, r4, lr
 8018be6:	42b7      	cmp	r7, r6
 8018be8:	ea41 030c 	orr.w	r3, r1, ip
 8018bec:	bf34      	ite	cc
 8018bee:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8018bf2:	2100      	movcs	r1, #0
 8018bf4:	3015      	adds	r0, #21
 8018bf6:	fa04 f000 	lsl.w	r0, r4, r0
 8018bfa:	fa21 f10e 	lsr.w	r1, r1, lr
 8018bfe:	ea40 0201 	orr.w	r2, r0, r1
 8018c02:	ec43 2b10 	vmov	d0, r2, r3
 8018c06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018c08:	42b7      	cmp	r7, r6
 8018c0a:	bf3a      	itte	cc
 8018c0c:	f1a5 0608 	subcc.w	r6, r5, #8
 8018c10:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8018c14:	2100      	movcs	r1, #0
 8018c16:	380b      	subs	r0, #11
 8018c18:	d015      	beq.n	8018c46 <__b2d+0x8e>
 8018c1a:	4084      	lsls	r4, r0
 8018c1c:	f1c0 0520 	rsb	r5, r0, #32
 8018c20:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 8018c24:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 8018c28:	42be      	cmp	r6, r7
 8018c2a:	fa21 fc05 	lsr.w	ip, r1, r5
 8018c2e:	ea44 030c 	orr.w	r3, r4, ip
 8018c32:	bf8c      	ite	hi
 8018c34:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8018c38:	2400      	movls	r4, #0
 8018c3a:	fa01 f000 	lsl.w	r0, r1, r0
 8018c3e:	40ec      	lsrs	r4, r5
 8018c40:	ea40 0204 	orr.w	r2, r0, r4
 8018c44:	e7dd      	b.n	8018c02 <__b2d+0x4a>
 8018c46:	ea44 030c 	orr.w	r3, r4, ip
 8018c4a:	460a      	mov	r2, r1
 8018c4c:	e7d9      	b.n	8018c02 <__b2d+0x4a>
 8018c4e:	bf00      	nop
 8018c50:	3ff00000 	.word	0x3ff00000

08018c54 <__d2b>:
 8018c54:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8018c58:	460e      	mov	r6, r1
 8018c5a:	2101      	movs	r1, #1
 8018c5c:	ec59 8b10 	vmov	r8, r9, d0
 8018c60:	4615      	mov	r5, r2
 8018c62:	f7ff fcb6 	bl	80185d2 <_Balloc>
 8018c66:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8018c6a:	4607      	mov	r7, r0
 8018c6c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8018c70:	bb34      	cbnz	r4, 8018cc0 <__d2b+0x6c>
 8018c72:	9301      	str	r3, [sp, #4]
 8018c74:	f1b8 0300 	subs.w	r3, r8, #0
 8018c78:	d027      	beq.n	8018cca <__d2b+0x76>
 8018c7a:	a802      	add	r0, sp, #8
 8018c7c:	f840 3d08 	str.w	r3, [r0, #-8]!
 8018c80:	f7ff fd8a 	bl	8018798 <__lo0bits>
 8018c84:	9900      	ldr	r1, [sp, #0]
 8018c86:	b1f0      	cbz	r0, 8018cc6 <__d2b+0x72>
 8018c88:	9a01      	ldr	r2, [sp, #4]
 8018c8a:	f1c0 0320 	rsb	r3, r0, #32
 8018c8e:	fa02 f303 	lsl.w	r3, r2, r3
 8018c92:	430b      	orrs	r3, r1
 8018c94:	40c2      	lsrs	r2, r0
 8018c96:	617b      	str	r3, [r7, #20]
 8018c98:	9201      	str	r2, [sp, #4]
 8018c9a:	9b01      	ldr	r3, [sp, #4]
 8018c9c:	61bb      	str	r3, [r7, #24]
 8018c9e:	2b00      	cmp	r3, #0
 8018ca0:	bf14      	ite	ne
 8018ca2:	2102      	movne	r1, #2
 8018ca4:	2101      	moveq	r1, #1
 8018ca6:	6139      	str	r1, [r7, #16]
 8018ca8:	b1c4      	cbz	r4, 8018cdc <__d2b+0x88>
 8018caa:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8018cae:	4404      	add	r4, r0
 8018cb0:	6034      	str	r4, [r6, #0]
 8018cb2:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8018cb6:	6028      	str	r0, [r5, #0]
 8018cb8:	4638      	mov	r0, r7
 8018cba:	b003      	add	sp, #12
 8018cbc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8018cc0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8018cc4:	e7d5      	b.n	8018c72 <__d2b+0x1e>
 8018cc6:	6179      	str	r1, [r7, #20]
 8018cc8:	e7e7      	b.n	8018c9a <__d2b+0x46>
 8018cca:	a801      	add	r0, sp, #4
 8018ccc:	f7ff fd64 	bl	8018798 <__lo0bits>
 8018cd0:	9b01      	ldr	r3, [sp, #4]
 8018cd2:	617b      	str	r3, [r7, #20]
 8018cd4:	2101      	movs	r1, #1
 8018cd6:	6139      	str	r1, [r7, #16]
 8018cd8:	3020      	adds	r0, #32
 8018cda:	e7e5      	b.n	8018ca8 <__d2b+0x54>
 8018cdc:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8018ce0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8018ce4:	6030      	str	r0, [r6, #0]
 8018ce6:	6918      	ldr	r0, [r3, #16]
 8018ce8:	f7ff fd37 	bl	801875a <__hi0bits>
 8018cec:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8018cf0:	e7e1      	b.n	8018cb6 <__d2b+0x62>

08018cf2 <__ratio>:
 8018cf2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018cf6:	4688      	mov	r8, r1
 8018cf8:	4669      	mov	r1, sp
 8018cfa:	4681      	mov	r9, r0
 8018cfc:	f7ff ff5c 	bl	8018bb8 <__b2d>
 8018d00:	a901      	add	r1, sp, #4
 8018d02:	4640      	mov	r0, r8
 8018d04:	ec57 6b10 	vmov	r6, r7, d0
 8018d08:	f7ff ff56 	bl	8018bb8 <__b2d>
 8018d0c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8018d10:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8018d14:	eba3 0c02 	sub.w	ip, r3, r2
 8018d18:	e9dd 3200 	ldrd	r3, r2, [sp]
 8018d1c:	1a9b      	subs	r3, r3, r2
 8018d1e:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8018d22:	ec5b ab10 	vmov	sl, fp, d0
 8018d26:	2b00      	cmp	r3, #0
 8018d28:	bfce      	itee	gt
 8018d2a:	463a      	movgt	r2, r7
 8018d2c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8018d30:	465a      	movle	r2, fp
 8018d32:	4659      	mov	r1, fp
 8018d34:	463d      	mov	r5, r7
 8018d36:	bfd4      	ite	le
 8018d38:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 8018d3c:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 8018d40:	4630      	mov	r0, r6
 8018d42:	ee10 2a10 	vmov	r2, s0
 8018d46:	460b      	mov	r3, r1
 8018d48:	4629      	mov	r1, r5
 8018d4a:	f7e7 fd97 	bl	800087c <__aeabi_ddiv>
 8018d4e:	ec41 0b10 	vmov	d0, r0, r1
 8018d52:	b003      	add	sp, #12
 8018d54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08018d58 <__copybits>:
 8018d58:	3901      	subs	r1, #1
 8018d5a:	b510      	push	{r4, lr}
 8018d5c:	1149      	asrs	r1, r1, #5
 8018d5e:	6914      	ldr	r4, [r2, #16]
 8018d60:	3101      	adds	r1, #1
 8018d62:	f102 0314 	add.w	r3, r2, #20
 8018d66:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8018d6a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8018d6e:	42a3      	cmp	r3, r4
 8018d70:	4602      	mov	r2, r0
 8018d72:	d303      	bcc.n	8018d7c <__copybits+0x24>
 8018d74:	2300      	movs	r3, #0
 8018d76:	428a      	cmp	r2, r1
 8018d78:	d305      	bcc.n	8018d86 <__copybits+0x2e>
 8018d7a:	bd10      	pop	{r4, pc}
 8018d7c:	f853 2b04 	ldr.w	r2, [r3], #4
 8018d80:	f840 2b04 	str.w	r2, [r0], #4
 8018d84:	e7f3      	b.n	8018d6e <__copybits+0x16>
 8018d86:	f842 3b04 	str.w	r3, [r2], #4
 8018d8a:	e7f4      	b.n	8018d76 <__copybits+0x1e>

08018d8c <__any_on>:
 8018d8c:	f100 0214 	add.w	r2, r0, #20
 8018d90:	6900      	ldr	r0, [r0, #16]
 8018d92:	114b      	asrs	r3, r1, #5
 8018d94:	4298      	cmp	r0, r3
 8018d96:	b510      	push	{r4, lr}
 8018d98:	db11      	blt.n	8018dbe <__any_on+0x32>
 8018d9a:	dd0a      	ble.n	8018db2 <__any_on+0x26>
 8018d9c:	f011 011f 	ands.w	r1, r1, #31
 8018da0:	d007      	beq.n	8018db2 <__any_on+0x26>
 8018da2:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8018da6:	fa24 f001 	lsr.w	r0, r4, r1
 8018daa:	fa00 f101 	lsl.w	r1, r0, r1
 8018dae:	428c      	cmp	r4, r1
 8018db0:	d10b      	bne.n	8018dca <__any_on+0x3e>
 8018db2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8018db6:	4293      	cmp	r3, r2
 8018db8:	d803      	bhi.n	8018dc2 <__any_on+0x36>
 8018dba:	2000      	movs	r0, #0
 8018dbc:	bd10      	pop	{r4, pc}
 8018dbe:	4603      	mov	r3, r0
 8018dc0:	e7f7      	b.n	8018db2 <__any_on+0x26>
 8018dc2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8018dc6:	2900      	cmp	r1, #0
 8018dc8:	d0f5      	beq.n	8018db6 <__any_on+0x2a>
 8018dca:	2001      	movs	r0, #1
 8018dcc:	e7f6      	b.n	8018dbc <__any_on+0x30>

08018dce <_calloc_r>:
 8018dce:	b538      	push	{r3, r4, r5, lr}
 8018dd0:	fb02 f401 	mul.w	r4, r2, r1
 8018dd4:	4621      	mov	r1, r4
 8018dd6:	f000 f857 	bl	8018e88 <_malloc_r>
 8018dda:	4605      	mov	r5, r0
 8018ddc:	b118      	cbz	r0, 8018de6 <_calloc_r+0x18>
 8018dde:	4622      	mov	r2, r4
 8018de0:	2100      	movs	r1, #0
 8018de2:	f7fc fca1 	bl	8015728 <memset>
 8018de6:	4628      	mov	r0, r5
 8018de8:	bd38      	pop	{r3, r4, r5, pc}
	...

08018dec <_free_r>:
 8018dec:	b538      	push	{r3, r4, r5, lr}
 8018dee:	4605      	mov	r5, r0
 8018df0:	2900      	cmp	r1, #0
 8018df2:	d045      	beq.n	8018e80 <_free_r+0x94>
 8018df4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8018df8:	1f0c      	subs	r4, r1, #4
 8018dfa:	2b00      	cmp	r3, #0
 8018dfc:	bfb8      	it	lt
 8018dfe:	18e4      	addlt	r4, r4, r3
 8018e00:	f000 fe30 	bl	8019a64 <__malloc_lock>
 8018e04:	4a1f      	ldr	r2, [pc, #124]	; (8018e84 <_free_r+0x98>)
 8018e06:	6813      	ldr	r3, [r2, #0]
 8018e08:	4610      	mov	r0, r2
 8018e0a:	b933      	cbnz	r3, 8018e1a <_free_r+0x2e>
 8018e0c:	6063      	str	r3, [r4, #4]
 8018e0e:	6014      	str	r4, [r2, #0]
 8018e10:	4628      	mov	r0, r5
 8018e12:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8018e16:	f000 be26 	b.w	8019a66 <__malloc_unlock>
 8018e1a:	42a3      	cmp	r3, r4
 8018e1c:	d90c      	bls.n	8018e38 <_free_r+0x4c>
 8018e1e:	6821      	ldr	r1, [r4, #0]
 8018e20:	1862      	adds	r2, r4, r1
 8018e22:	4293      	cmp	r3, r2
 8018e24:	bf04      	itt	eq
 8018e26:	681a      	ldreq	r2, [r3, #0]
 8018e28:	685b      	ldreq	r3, [r3, #4]
 8018e2a:	6063      	str	r3, [r4, #4]
 8018e2c:	bf04      	itt	eq
 8018e2e:	1852      	addeq	r2, r2, r1
 8018e30:	6022      	streq	r2, [r4, #0]
 8018e32:	6004      	str	r4, [r0, #0]
 8018e34:	e7ec      	b.n	8018e10 <_free_r+0x24>
 8018e36:	4613      	mov	r3, r2
 8018e38:	685a      	ldr	r2, [r3, #4]
 8018e3a:	b10a      	cbz	r2, 8018e40 <_free_r+0x54>
 8018e3c:	42a2      	cmp	r2, r4
 8018e3e:	d9fa      	bls.n	8018e36 <_free_r+0x4a>
 8018e40:	6819      	ldr	r1, [r3, #0]
 8018e42:	1858      	adds	r0, r3, r1
 8018e44:	42a0      	cmp	r0, r4
 8018e46:	d10b      	bne.n	8018e60 <_free_r+0x74>
 8018e48:	6820      	ldr	r0, [r4, #0]
 8018e4a:	4401      	add	r1, r0
 8018e4c:	1858      	adds	r0, r3, r1
 8018e4e:	4282      	cmp	r2, r0
 8018e50:	6019      	str	r1, [r3, #0]
 8018e52:	d1dd      	bne.n	8018e10 <_free_r+0x24>
 8018e54:	6810      	ldr	r0, [r2, #0]
 8018e56:	6852      	ldr	r2, [r2, #4]
 8018e58:	605a      	str	r2, [r3, #4]
 8018e5a:	4401      	add	r1, r0
 8018e5c:	6019      	str	r1, [r3, #0]
 8018e5e:	e7d7      	b.n	8018e10 <_free_r+0x24>
 8018e60:	d902      	bls.n	8018e68 <_free_r+0x7c>
 8018e62:	230c      	movs	r3, #12
 8018e64:	602b      	str	r3, [r5, #0]
 8018e66:	e7d3      	b.n	8018e10 <_free_r+0x24>
 8018e68:	6820      	ldr	r0, [r4, #0]
 8018e6a:	1821      	adds	r1, r4, r0
 8018e6c:	428a      	cmp	r2, r1
 8018e6e:	bf04      	itt	eq
 8018e70:	6811      	ldreq	r1, [r2, #0]
 8018e72:	6852      	ldreq	r2, [r2, #4]
 8018e74:	6062      	str	r2, [r4, #4]
 8018e76:	bf04      	itt	eq
 8018e78:	1809      	addeq	r1, r1, r0
 8018e7a:	6021      	streq	r1, [r4, #0]
 8018e7c:	605c      	str	r4, [r3, #4]
 8018e7e:	e7c7      	b.n	8018e10 <_free_r+0x24>
 8018e80:	bd38      	pop	{r3, r4, r5, pc}
 8018e82:	bf00      	nop
 8018e84:	2002468c 	.word	0x2002468c

08018e88 <_malloc_r>:
 8018e88:	b570      	push	{r4, r5, r6, lr}
 8018e8a:	1ccd      	adds	r5, r1, #3
 8018e8c:	f025 0503 	bic.w	r5, r5, #3
 8018e90:	3508      	adds	r5, #8
 8018e92:	2d0c      	cmp	r5, #12
 8018e94:	bf38      	it	cc
 8018e96:	250c      	movcc	r5, #12
 8018e98:	2d00      	cmp	r5, #0
 8018e9a:	4606      	mov	r6, r0
 8018e9c:	db01      	blt.n	8018ea2 <_malloc_r+0x1a>
 8018e9e:	42a9      	cmp	r1, r5
 8018ea0:	d903      	bls.n	8018eaa <_malloc_r+0x22>
 8018ea2:	230c      	movs	r3, #12
 8018ea4:	6033      	str	r3, [r6, #0]
 8018ea6:	2000      	movs	r0, #0
 8018ea8:	bd70      	pop	{r4, r5, r6, pc}
 8018eaa:	f000 fddb 	bl	8019a64 <__malloc_lock>
 8018eae:	4a21      	ldr	r2, [pc, #132]	; (8018f34 <_malloc_r+0xac>)
 8018eb0:	6814      	ldr	r4, [r2, #0]
 8018eb2:	4621      	mov	r1, r4
 8018eb4:	b991      	cbnz	r1, 8018edc <_malloc_r+0x54>
 8018eb6:	4c20      	ldr	r4, [pc, #128]	; (8018f38 <_malloc_r+0xb0>)
 8018eb8:	6823      	ldr	r3, [r4, #0]
 8018eba:	b91b      	cbnz	r3, 8018ec4 <_malloc_r+0x3c>
 8018ebc:	4630      	mov	r0, r6
 8018ebe:	f000 fc91 	bl	80197e4 <_sbrk_r>
 8018ec2:	6020      	str	r0, [r4, #0]
 8018ec4:	4629      	mov	r1, r5
 8018ec6:	4630      	mov	r0, r6
 8018ec8:	f000 fc8c 	bl	80197e4 <_sbrk_r>
 8018ecc:	1c43      	adds	r3, r0, #1
 8018ece:	d124      	bne.n	8018f1a <_malloc_r+0x92>
 8018ed0:	230c      	movs	r3, #12
 8018ed2:	6033      	str	r3, [r6, #0]
 8018ed4:	4630      	mov	r0, r6
 8018ed6:	f000 fdc6 	bl	8019a66 <__malloc_unlock>
 8018eda:	e7e4      	b.n	8018ea6 <_malloc_r+0x1e>
 8018edc:	680b      	ldr	r3, [r1, #0]
 8018ede:	1b5b      	subs	r3, r3, r5
 8018ee0:	d418      	bmi.n	8018f14 <_malloc_r+0x8c>
 8018ee2:	2b0b      	cmp	r3, #11
 8018ee4:	d90f      	bls.n	8018f06 <_malloc_r+0x7e>
 8018ee6:	600b      	str	r3, [r1, #0]
 8018ee8:	50cd      	str	r5, [r1, r3]
 8018eea:	18cc      	adds	r4, r1, r3
 8018eec:	4630      	mov	r0, r6
 8018eee:	f000 fdba 	bl	8019a66 <__malloc_unlock>
 8018ef2:	f104 000b 	add.w	r0, r4, #11
 8018ef6:	1d23      	adds	r3, r4, #4
 8018ef8:	f020 0007 	bic.w	r0, r0, #7
 8018efc:	1ac3      	subs	r3, r0, r3
 8018efe:	d0d3      	beq.n	8018ea8 <_malloc_r+0x20>
 8018f00:	425a      	negs	r2, r3
 8018f02:	50e2      	str	r2, [r4, r3]
 8018f04:	e7d0      	b.n	8018ea8 <_malloc_r+0x20>
 8018f06:	428c      	cmp	r4, r1
 8018f08:	684b      	ldr	r3, [r1, #4]
 8018f0a:	bf16      	itet	ne
 8018f0c:	6063      	strne	r3, [r4, #4]
 8018f0e:	6013      	streq	r3, [r2, #0]
 8018f10:	460c      	movne	r4, r1
 8018f12:	e7eb      	b.n	8018eec <_malloc_r+0x64>
 8018f14:	460c      	mov	r4, r1
 8018f16:	6849      	ldr	r1, [r1, #4]
 8018f18:	e7cc      	b.n	8018eb4 <_malloc_r+0x2c>
 8018f1a:	1cc4      	adds	r4, r0, #3
 8018f1c:	f024 0403 	bic.w	r4, r4, #3
 8018f20:	42a0      	cmp	r0, r4
 8018f22:	d005      	beq.n	8018f30 <_malloc_r+0xa8>
 8018f24:	1a21      	subs	r1, r4, r0
 8018f26:	4630      	mov	r0, r6
 8018f28:	f000 fc5c 	bl	80197e4 <_sbrk_r>
 8018f2c:	3001      	adds	r0, #1
 8018f2e:	d0cf      	beq.n	8018ed0 <_malloc_r+0x48>
 8018f30:	6025      	str	r5, [r4, #0]
 8018f32:	e7db      	b.n	8018eec <_malloc_r+0x64>
 8018f34:	2002468c 	.word	0x2002468c
 8018f38:	20024690 	.word	0x20024690

08018f3c <__ssputs_r>:
 8018f3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018f40:	688e      	ldr	r6, [r1, #8]
 8018f42:	429e      	cmp	r6, r3
 8018f44:	4682      	mov	sl, r0
 8018f46:	460c      	mov	r4, r1
 8018f48:	4690      	mov	r8, r2
 8018f4a:	4699      	mov	r9, r3
 8018f4c:	d837      	bhi.n	8018fbe <__ssputs_r+0x82>
 8018f4e:	898a      	ldrh	r2, [r1, #12]
 8018f50:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8018f54:	d031      	beq.n	8018fba <__ssputs_r+0x7e>
 8018f56:	6825      	ldr	r5, [r4, #0]
 8018f58:	6909      	ldr	r1, [r1, #16]
 8018f5a:	1a6f      	subs	r7, r5, r1
 8018f5c:	6965      	ldr	r5, [r4, #20]
 8018f5e:	2302      	movs	r3, #2
 8018f60:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8018f64:	fb95 f5f3 	sdiv	r5, r5, r3
 8018f68:	f109 0301 	add.w	r3, r9, #1
 8018f6c:	443b      	add	r3, r7
 8018f6e:	429d      	cmp	r5, r3
 8018f70:	bf38      	it	cc
 8018f72:	461d      	movcc	r5, r3
 8018f74:	0553      	lsls	r3, r2, #21
 8018f76:	d530      	bpl.n	8018fda <__ssputs_r+0x9e>
 8018f78:	4629      	mov	r1, r5
 8018f7a:	f7ff ff85 	bl	8018e88 <_malloc_r>
 8018f7e:	4606      	mov	r6, r0
 8018f80:	b950      	cbnz	r0, 8018f98 <__ssputs_r+0x5c>
 8018f82:	230c      	movs	r3, #12
 8018f84:	f8ca 3000 	str.w	r3, [sl]
 8018f88:	89a3      	ldrh	r3, [r4, #12]
 8018f8a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8018f8e:	81a3      	strh	r3, [r4, #12]
 8018f90:	f04f 30ff 	mov.w	r0, #4294967295
 8018f94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018f98:	463a      	mov	r2, r7
 8018f9a:	6921      	ldr	r1, [r4, #16]
 8018f9c:	f7ff fb0e 	bl	80185bc <memcpy>
 8018fa0:	89a3      	ldrh	r3, [r4, #12]
 8018fa2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8018fa6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8018faa:	81a3      	strh	r3, [r4, #12]
 8018fac:	6126      	str	r6, [r4, #16]
 8018fae:	6165      	str	r5, [r4, #20]
 8018fb0:	443e      	add	r6, r7
 8018fb2:	1bed      	subs	r5, r5, r7
 8018fb4:	6026      	str	r6, [r4, #0]
 8018fb6:	60a5      	str	r5, [r4, #8]
 8018fb8:	464e      	mov	r6, r9
 8018fba:	454e      	cmp	r6, r9
 8018fbc:	d900      	bls.n	8018fc0 <__ssputs_r+0x84>
 8018fbe:	464e      	mov	r6, r9
 8018fc0:	4632      	mov	r2, r6
 8018fc2:	4641      	mov	r1, r8
 8018fc4:	6820      	ldr	r0, [r4, #0]
 8018fc6:	f000 fd34 	bl	8019a32 <memmove>
 8018fca:	68a3      	ldr	r3, [r4, #8]
 8018fcc:	1b9b      	subs	r3, r3, r6
 8018fce:	60a3      	str	r3, [r4, #8]
 8018fd0:	6823      	ldr	r3, [r4, #0]
 8018fd2:	441e      	add	r6, r3
 8018fd4:	6026      	str	r6, [r4, #0]
 8018fd6:	2000      	movs	r0, #0
 8018fd8:	e7dc      	b.n	8018f94 <__ssputs_r+0x58>
 8018fda:	462a      	mov	r2, r5
 8018fdc:	f000 fd44 	bl	8019a68 <_realloc_r>
 8018fe0:	4606      	mov	r6, r0
 8018fe2:	2800      	cmp	r0, #0
 8018fe4:	d1e2      	bne.n	8018fac <__ssputs_r+0x70>
 8018fe6:	6921      	ldr	r1, [r4, #16]
 8018fe8:	4650      	mov	r0, sl
 8018fea:	f7ff feff 	bl	8018dec <_free_r>
 8018fee:	e7c8      	b.n	8018f82 <__ssputs_r+0x46>

08018ff0 <_svfiprintf_r>:
 8018ff0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018ff4:	461d      	mov	r5, r3
 8018ff6:	898b      	ldrh	r3, [r1, #12]
 8018ff8:	061f      	lsls	r7, r3, #24
 8018ffa:	b09d      	sub	sp, #116	; 0x74
 8018ffc:	4680      	mov	r8, r0
 8018ffe:	460c      	mov	r4, r1
 8019000:	4616      	mov	r6, r2
 8019002:	d50f      	bpl.n	8019024 <_svfiprintf_r+0x34>
 8019004:	690b      	ldr	r3, [r1, #16]
 8019006:	b96b      	cbnz	r3, 8019024 <_svfiprintf_r+0x34>
 8019008:	2140      	movs	r1, #64	; 0x40
 801900a:	f7ff ff3d 	bl	8018e88 <_malloc_r>
 801900e:	6020      	str	r0, [r4, #0]
 8019010:	6120      	str	r0, [r4, #16]
 8019012:	b928      	cbnz	r0, 8019020 <_svfiprintf_r+0x30>
 8019014:	230c      	movs	r3, #12
 8019016:	f8c8 3000 	str.w	r3, [r8]
 801901a:	f04f 30ff 	mov.w	r0, #4294967295
 801901e:	e0c8      	b.n	80191b2 <_svfiprintf_r+0x1c2>
 8019020:	2340      	movs	r3, #64	; 0x40
 8019022:	6163      	str	r3, [r4, #20]
 8019024:	2300      	movs	r3, #0
 8019026:	9309      	str	r3, [sp, #36]	; 0x24
 8019028:	2320      	movs	r3, #32
 801902a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801902e:	2330      	movs	r3, #48	; 0x30
 8019030:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8019034:	9503      	str	r5, [sp, #12]
 8019036:	f04f 0b01 	mov.w	fp, #1
 801903a:	4637      	mov	r7, r6
 801903c:	463d      	mov	r5, r7
 801903e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8019042:	b10b      	cbz	r3, 8019048 <_svfiprintf_r+0x58>
 8019044:	2b25      	cmp	r3, #37	; 0x25
 8019046:	d13e      	bne.n	80190c6 <_svfiprintf_r+0xd6>
 8019048:	ebb7 0a06 	subs.w	sl, r7, r6
 801904c:	d00b      	beq.n	8019066 <_svfiprintf_r+0x76>
 801904e:	4653      	mov	r3, sl
 8019050:	4632      	mov	r2, r6
 8019052:	4621      	mov	r1, r4
 8019054:	4640      	mov	r0, r8
 8019056:	f7ff ff71 	bl	8018f3c <__ssputs_r>
 801905a:	3001      	adds	r0, #1
 801905c:	f000 80a4 	beq.w	80191a8 <_svfiprintf_r+0x1b8>
 8019060:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8019062:	4453      	add	r3, sl
 8019064:	9309      	str	r3, [sp, #36]	; 0x24
 8019066:	783b      	ldrb	r3, [r7, #0]
 8019068:	2b00      	cmp	r3, #0
 801906a:	f000 809d 	beq.w	80191a8 <_svfiprintf_r+0x1b8>
 801906e:	2300      	movs	r3, #0
 8019070:	f04f 32ff 	mov.w	r2, #4294967295
 8019074:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8019078:	9304      	str	r3, [sp, #16]
 801907a:	9307      	str	r3, [sp, #28]
 801907c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8019080:	931a      	str	r3, [sp, #104]	; 0x68
 8019082:	462f      	mov	r7, r5
 8019084:	2205      	movs	r2, #5
 8019086:	f817 1b01 	ldrb.w	r1, [r7], #1
 801908a:	4850      	ldr	r0, [pc, #320]	; (80191cc <_svfiprintf_r+0x1dc>)
 801908c:	f7e7 f8c0 	bl	8000210 <memchr>
 8019090:	9b04      	ldr	r3, [sp, #16]
 8019092:	b9d0      	cbnz	r0, 80190ca <_svfiprintf_r+0xda>
 8019094:	06d9      	lsls	r1, r3, #27
 8019096:	bf44      	itt	mi
 8019098:	2220      	movmi	r2, #32
 801909a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801909e:	071a      	lsls	r2, r3, #28
 80190a0:	bf44      	itt	mi
 80190a2:	222b      	movmi	r2, #43	; 0x2b
 80190a4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80190a8:	782a      	ldrb	r2, [r5, #0]
 80190aa:	2a2a      	cmp	r2, #42	; 0x2a
 80190ac:	d015      	beq.n	80190da <_svfiprintf_r+0xea>
 80190ae:	9a07      	ldr	r2, [sp, #28]
 80190b0:	462f      	mov	r7, r5
 80190b2:	2000      	movs	r0, #0
 80190b4:	250a      	movs	r5, #10
 80190b6:	4639      	mov	r1, r7
 80190b8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80190bc:	3b30      	subs	r3, #48	; 0x30
 80190be:	2b09      	cmp	r3, #9
 80190c0:	d94d      	bls.n	801915e <_svfiprintf_r+0x16e>
 80190c2:	b1b8      	cbz	r0, 80190f4 <_svfiprintf_r+0x104>
 80190c4:	e00f      	b.n	80190e6 <_svfiprintf_r+0xf6>
 80190c6:	462f      	mov	r7, r5
 80190c8:	e7b8      	b.n	801903c <_svfiprintf_r+0x4c>
 80190ca:	4a40      	ldr	r2, [pc, #256]	; (80191cc <_svfiprintf_r+0x1dc>)
 80190cc:	1a80      	subs	r0, r0, r2
 80190ce:	fa0b f000 	lsl.w	r0, fp, r0
 80190d2:	4318      	orrs	r0, r3
 80190d4:	9004      	str	r0, [sp, #16]
 80190d6:	463d      	mov	r5, r7
 80190d8:	e7d3      	b.n	8019082 <_svfiprintf_r+0x92>
 80190da:	9a03      	ldr	r2, [sp, #12]
 80190dc:	1d11      	adds	r1, r2, #4
 80190de:	6812      	ldr	r2, [r2, #0]
 80190e0:	9103      	str	r1, [sp, #12]
 80190e2:	2a00      	cmp	r2, #0
 80190e4:	db01      	blt.n	80190ea <_svfiprintf_r+0xfa>
 80190e6:	9207      	str	r2, [sp, #28]
 80190e8:	e004      	b.n	80190f4 <_svfiprintf_r+0x104>
 80190ea:	4252      	negs	r2, r2
 80190ec:	f043 0302 	orr.w	r3, r3, #2
 80190f0:	9207      	str	r2, [sp, #28]
 80190f2:	9304      	str	r3, [sp, #16]
 80190f4:	783b      	ldrb	r3, [r7, #0]
 80190f6:	2b2e      	cmp	r3, #46	; 0x2e
 80190f8:	d10c      	bne.n	8019114 <_svfiprintf_r+0x124>
 80190fa:	787b      	ldrb	r3, [r7, #1]
 80190fc:	2b2a      	cmp	r3, #42	; 0x2a
 80190fe:	d133      	bne.n	8019168 <_svfiprintf_r+0x178>
 8019100:	9b03      	ldr	r3, [sp, #12]
 8019102:	1d1a      	adds	r2, r3, #4
 8019104:	681b      	ldr	r3, [r3, #0]
 8019106:	9203      	str	r2, [sp, #12]
 8019108:	2b00      	cmp	r3, #0
 801910a:	bfb8      	it	lt
 801910c:	f04f 33ff 	movlt.w	r3, #4294967295
 8019110:	3702      	adds	r7, #2
 8019112:	9305      	str	r3, [sp, #20]
 8019114:	4d2e      	ldr	r5, [pc, #184]	; (80191d0 <_svfiprintf_r+0x1e0>)
 8019116:	7839      	ldrb	r1, [r7, #0]
 8019118:	2203      	movs	r2, #3
 801911a:	4628      	mov	r0, r5
 801911c:	f7e7 f878 	bl	8000210 <memchr>
 8019120:	b138      	cbz	r0, 8019132 <_svfiprintf_r+0x142>
 8019122:	2340      	movs	r3, #64	; 0x40
 8019124:	1b40      	subs	r0, r0, r5
 8019126:	fa03 f000 	lsl.w	r0, r3, r0
 801912a:	9b04      	ldr	r3, [sp, #16]
 801912c:	4303      	orrs	r3, r0
 801912e:	3701      	adds	r7, #1
 8019130:	9304      	str	r3, [sp, #16]
 8019132:	7839      	ldrb	r1, [r7, #0]
 8019134:	4827      	ldr	r0, [pc, #156]	; (80191d4 <_svfiprintf_r+0x1e4>)
 8019136:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801913a:	2206      	movs	r2, #6
 801913c:	1c7e      	adds	r6, r7, #1
 801913e:	f7e7 f867 	bl	8000210 <memchr>
 8019142:	2800      	cmp	r0, #0
 8019144:	d038      	beq.n	80191b8 <_svfiprintf_r+0x1c8>
 8019146:	4b24      	ldr	r3, [pc, #144]	; (80191d8 <_svfiprintf_r+0x1e8>)
 8019148:	bb13      	cbnz	r3, 8019190 <_svfiprintf_r+0x1a0>
 801914a:	9b03      	ldr	r3, [sp, #12]
 801914c:	3307      	adds	r3, #7
 801914e:	f023 0307 	bic.w	r3, r3, #7
 8019152:	3308      	adds	r3, #8
 8019154:	9303      	str	r3, [sp, #12]
 8019156:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8019158:	444b      	add	r3, r9
 801915a:	9309      	str	r3, [sp, #36]	; 0x24
 801915c:	e76d      	b.n	801903a <_svfiprintf_r+0x4a>
 801915e:	fb05 3202 	mla	r2, r5, r2, r3
 8019162:	2001      	movs	r0, #1
 8019164:	460f      	mov	r7, r1
 8019166:	e7a6      	b.n	80190b6 <_svfiprintf_r+0xc6>
 8019168:	2300      	movs	r3, #0
 801916a:	3701      	adds	r7, #1
 801916c:	9305      	str	r3, [sp, #20]
 801916e:	4619      	mov	r1, r3
 8019170:	250a      	movs	r5, #10
 8019172:	4638      	mov	r0, r7
 8019174:	f810 2b01 	ldrb.w	r2, [r0], #1
 8019178:	3a30      	subs	r2, #48	; 0x30
 801917a:	2a09      	cmp	r2, #9
 801917c:	d903      	bls.n	8019186 <_svfiprintf_r+0x196>
 801917e:	2b00      	cmp	r3, #0
 8019180:	d0c8      	beq.n	8019114 <_svfiprintf_r+0x124>
 8019182:	9105      	str	r1, [sp, #20]
 8019184:	e7c6      	b.n	8019114 <_svfiprintf_r+0x124>
 8019186:	fb05 2101 	mla	r1, r5, r1, r2
 801918a:	2301      	movs	r3, #1
 801918c:	4607      	mov	r7, r0
 801918e:	e7f0      	b.n	8019172 <_svfiprintf_r+0x182>
 8019190:	ab03      	add	r3, sp, #12
 8019192:	9300      	str	r3, [sp, #0]
 8019194:	4622      	mov	r2, r4
 8019196:	4b11      	ldr	r3, [pc, #68]	; (80191dc <_svfiprintf_r+0x1ec>)
 8019198:	a904      	add	r1, sp, #16
 801919a:	4640      	mov	r0, r8
 801919c:	f7fc fb60 	bl	8015860 <_printf_float>
 80191a0:	f1b0 3fff 	cmp.w	r0, #4294967295
 80191a4:	4681      	mov	r9, r0
 80191a6:	d1d6      	bne.n	8019156 <_svfiprintf_r+0x166>
 80191a8:	89a3      	ldrh	r3, [r4, #12]
 80191aa:	065b      	lsls	r3, r3, #25
 80191ac:	f53f af35 	bmi.w	801901a <_svfiprintf_r+0x2a>
 80191b0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80191b2:	b01d      	add	sp, #116	; 0x74
 80191b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80191b8:	ab03      	add	r3, sp, #12
 80191ba:	9300      	str	r3, [sp, #0]
 80191bc:	4622      	mov	r2, r4
 80191be:	4b07      	ldr	r3, [pc, #28]	; (80191dc <_svfiprintf_r+0x1ec>)
 80191c0:	a904      	add	r1, sp, #16
 80191c2:	4640      	mov	r0, r8
 80191c4:	f7fc fe02 	bl	8015dcc <_printf_i>
 80191c8:	e7ea      	b.n	80191a0 <_svfiprintf_r+0x1b0>
 80191ca:	bf00      	nop
 80191cc:	0801a334 	.word	0x0801a334
 80191d0:	0801a33a 	.word	0x0801a33a
 80191d4:	0801a33e 	.word	0x0801a33e
 80191d8:	08015861 	.word	0x08015861
 80191dc:	08018f3d 	.word	0x08018f3d

080191e0 <_sungetc_r>:
 80191e0:	b538      	push	{r3, r4, r5, lr}
 80191e2:	1c4b      	adds	r3, r1, #1
 80191e4:	4614      	mov	r4, r2
 80191e6:	d103      	bne.n	80191f0 <_sungetc_r+0x10>
 80191e8:	f04f 35ff 	mov.w	r5, #4294967295
 80191ec:	4628      	mov	r0, r5
 80191ee:	bd38      	pop	{r3, r4, r5, pc}
 80191f0:	8993      	ldrh	r3, [r2, #12]
 80191f2:	f023 0320 	bic.w	r3, r3, #32
 80191f6:	8193      	strh	r3, [r2, #12]
 80191f8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80191fa:	6852      	ldr	r2, [r2, #4]
 80191fc:	b2cd      	uxtb	r5, r1
 80191fe:	b18b      	cbz	r3, 8019224 <_sungetc_r+0x44>
 8019200:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8019202:	4293      	cmp	r3, r2
 8019204:	dd08      	ble.n	8019218 <_sungetc_r+0x38>
 8019206:	6823      	ldr	r3, [r4, #0]
 8019208:	1e5a      	subs	r2, r3, #1
 801920a:	6022      	str	r2, [r4, #0]
 801920c:	f803 5c01 	strb.w	r5, [r3, #-1]
 8019210:	6863      	ldr	r3, [r4, #4]
 8019212:	3301      	adds	r3, #1
 8019214:	6063      	str	r3, [r4, #4]
 8019216:	e7e9      	b.n	80191ec <_sungetc_r+0xc>
 8019218:	4621      	mov	r1, r4
 801921a:	f000 fbc3 	bl	80199a4 <__submore>
 801921e:	2800      	cmp	r0, #0
 8019220:	d0f1      	beq.n	8019206 <_sungetc_r+0x26>
 8019222:	e7e1      	b.n	80191e8 <_sungetc_r+0x8>
 8019224:	6921      	ldr	r1, [r4, #16]
 8019226:	6823      	ldr	r3, [r4, #0]
 8019228:	b151      	cbz	r1, 8019240 <_sungetc_r+0x60>
 801922a:	4299      	cmp	r1, r3
 801922c:	d208      	bcs.n	8019240 <_sungetc_r+0x60>
 801922e:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8019232:	42a9      	cmp	r1, r5
 8019234:	d104      	bne.n	8019240 <_sungetc_r+0x60>
 8019236:	3b01      	subs	r3, #1
 8019238:	3201      	adds	r2, #1
 801923a:	6023      	str	r3, [r4, #0]
 801923c:	6062      	str	r2, [r4, #4]
 801923e:	e7d5      	b.n	80191ec <_sungetc_r+0xc>
 8019240:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8019244:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8019248:	6363      	str	r3, [r4, #52]	; 0x34
 801924a:	2303      	movs	r3, #3
 801924c:	63a3      	str	r3, [r4, #56]	; 0x38
 801924e:	4623      	mov	r3, r4
 8019250:	f803 5f46 	strb.w	r5, [r3, #70]!
 8019254:	6023      	str	r3, [r4, #0]
 8019256:	2301      	movs	r3, #1
 8019258:	e7dc      	b.n	8019214 <_sungetc_r+0x34>

0801925a <__ssrefill_r>:
 801925a:	b510      	push	{r4, lr}
 801925c:	460c      	mov	r4, r1
 801925e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8019260:	b169      	cbz	r1, 801927e <__ssrefill_r+0x24>
 8019262:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8019266:	4299      	cmp	r1, r3
 8019268:	d001      	beq.n	801926e <__ssrefill_r+0x14>
 801926a:	f7ff fdbf 	bl	8018dec <_free_r>
 801926e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8019270:	6063      	str	r3, [r4, #4]
 8019272:	2000      	movs	r0, #0
 8019274:	6360      	str	r0, [r4, #52]	; 0x34
 8019276:	b113      	cbz	r3, 801927e <__ssrefill_r+0x24>
 8019278:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 801927a:	6023      	str	r3, [r4, #0]
 801927c:	bd10      	pop	{r4, pc}
 801927e:	6923      	ldr	r3, [r4, #16]
 8019280:	6023      	str	r3, [r4, #0]
 8019282:	2300      	movs	r3, #0
 8019284:	6063      	str	r3, [r4, #4]
 8019286:	89a3      	ldrh	r3, [r4, #12]
 8019288:	f043 0320 	orr.w	r3, r3, #32
 801928c:	81a3      	strh	r3, [r4, #12]
 801928e:	f04f 30ff 	mov.w	r0, #4294967295
 8019292:	e7f3      	b.n	801927c <__ssrefill_r+0x22>

08019294 <__ssvfiscanf_r>:
 8019294:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019298:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 801929c:	460c      	mov	r4, r1
 801929e:	2100      	movs	r1, #0
 80192a0:	9144      	str	r1, [sp, #272]	; 0x110
 80192a2:	9145      	str	r1, [sp, #276]	; 0x114
 80192a4:	499f      	ldr	r1, [pc, #636]	; (8019524 <__ssvfiscanf_r+0x290>)
 80192a6:	91a0      	str	r1, [sp, #640]	; 0x280
 80192a8:	f10d 0804 	add.w	r8, sp, #4
 80192ac:	499e      	ldr	r1, [pc, #632]	; (8019528 <__ssvfiscanf_r+0x294>)
 80192ae:	f8df 927c 	ldr.w	r9, [pc, #636]	; 801952c <__ssvfiscanf_r+0x298>
 80192b2:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 80192b6:	4606      	mov	r6, r0
 80192b8:	4692      	mov	sl, r2
 80192ba:	91a1      	str	r1, [sp, #644]	; 0x284
 80192bc:	9300      	str	r3, [sp, #0]
 80192be:	270a      	movs	r7, #10
 80192c0:	f89a 3000 	ldrb.w	r3, [sl]
 80192c4:	2b00      	cmp	r3, #0
 80192c6:	f000 812a 	beq.w	801951e <__ssvfiscanf_r+0x28a>
 80192ca:	4655      	mov	r5, sl
 80192cc:	f7ff f93e 	bl	801854c <__locale_ctype_ptr>
 80192d0:	f815 bb01 	ldrb.w	fp, [r5], #1
 80192d4:	4458      	add	r0, fp
 80192d6:	7843      	ldrb	r3, [r0, #1]
 80192d8:	f013 0308 	ands.w	r3, r3, #8
 80192dc:	d01c      	beq.n	8019318 <__ssvfiscanf_r+0x84>
 80192de:	6863      	ldr	r3, [r4, #4]
 80192e0:	2b00      	cmp	r3, #0
 80192e2:	dd12      	ble.n	801930a <__ssvfiscanf_r+0x76>
 80192e4:	f7ff f932 	bl	801854c <__locale_ctype_ptr>
 80192e8:	6823      	ldr	r3, [r4, #0]
 80192ea:	781a      	ldrb	r2, [r3, #0]
 80192ec:	4410      	add	r0, r2
 80192ee:	7842      	ldrb	r2, [r0, #1]
 80192f0:	0712      	lsls	r2, r2, #28
 80192f2:	d401      	bmi.n	80192f8 <__ssvfiscanf_r+0x64>
 80192f4:	46aa      	mov	sl, r5
 80192f6:	e7e3      	b.n	80192c0 <__ssvfiscanf_r+0x2c>
 80192f8:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80192fa:	3201      	adds	r2, #1
 80192fc:	9245      	str	r2, [sp, #276]	; 0x114
 80192fe:	6862      	ldr	r2, [r4, #4]
 8019300:	3301      	adds	r3, #1
 8019302:	3a01      	subs	r2, #1
 8019304:	6062      	str	r2, [r4, #4]
 8019306:	6023      	str	r3, [r4, #0]
 8019308:	e7e9      	b.n	80192de <__ssvfiscanf_r+0x4a>
 801930a:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801930c:	4621      	mov	r1, r4
 801930e:	4630      	mov	r0, r6
 8019310:	4798      	blx	r3
 8019312:	2800      	cmp	r0, #0
 8019314:	d0e6      	beq.n	80192e4 <__ssvfiscanf_r+0x50>
 8019316:	e7ed      	b.n	80192f4 <__ssvfiscanf_r+0x60>
 8019318:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 801931c:	f040 8082 	bne.w	8019424 <__ssvfiscanf_r+0x190>
 8019320:	9343      	str	r3, [sp, #268]	; 0x10c
 8019322:	9341      	str	r3, [sp, #260]	; 0x104
 8019324:	f89a 3001 	ldrb.w	r3, [sl, #1]
 8019328:	2b2a      	cmp	r3, #42	; 0x2a
 801932a:	d103      	bne.n	8019334 <__ssvfiscanf_r+0xa0>
 801932c:	2310      	movs	r3, #16
 801932e:	9341      	str	r3, [sp, #260]	; 0x104
 8019330:	f10a 0502 	add.w	r5, sl, #2
 8019334:	46aa      	mov	sl, r5
 8019336:	f815 1b01 	ldrb.w	r1, [r5], #1
 801933a:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 801933e:	2a09      	cmp	r2, #9
 8019340:	d922      	bls.n	8019388 <__ssvfiscanf_r+0xf4>
 8019342:	2203      	movs	r2, #3
 8019344:	4879      	ldr	r0, [pc, #484]	; (801952c <__ssvfiscanf_r+0x298>)
 8019346:	f7e6 ff63 	bl	8000210 <memchr>
 801934a:	b138      	cbz	r0, 801935c <__ssvfiscanf_r+0xc8>
 801934c:	eba0 0309 	sub.w	r3, r0, r9
 8019350:	2001      	movs	r0, #1
 8019352:	4098      	lsls	r0, r3
 8019354:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8019356:	4318      	orrs	r0, r3
 8019358:	9041      	str	r0, [sp, #260]	; 0x104
 801935a:	46aa      	mov	sl, r5
 801935c:	f89a 3000 	ldrb.w	r3, [sl]
 8019360:	2b67      	cmp	r3, #103	; 0x67
 8019362:	f10a 0501 	add.w	r5, sl, #1
 8019366:	d82b      	bhi.n	80193c0 <__ssvfiscanf_r+0x12c>
 8019368:	2b65      	cmp	r3, #101	; 0x65
 801936a:	f080 809f 	bcs.w	80194ac <__ssvfiscanf_r+0x218>
 801936e:	2b47      	cmp	r3, #71	; 0x47
 8019370:	d810      	bhi.n	8019394 <__ssvfiscanf_r+0x100>
 8019372:	2b45      	cmp	r3, #69	; 0x45
 8019374:	f080 809a 	bcs.w	80194ac <__ssvfiscanf_r+0x218>
 8019378:	2b00      	cmp	r3, #0
 801937a:	d06c      	beq.n	8019456 <__ssvfiscanf_r+0x1c2>
 801937c:	2b25      	cmp	r3, #37	; 0x25
 801937e:	d051      	beq.n	8019424 <__ssvfiscanf_r+0x190>
 8019380:	2303      	movs	r3, #3
 8019382:	9347      	str	r3, [sp, #284]	; 0x11c
 8019384:	9742      	str	r7, [sp, #264]	; 0x108
 8019386:	e027      	b.n	80193d8 <__ssvfiscanf_r+0x144>
 8019388:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 801938a:	fb07 1303 	mla	r3, r7, r3, r1
 801938e:	3b30      	subs	r3, #48	; 0x30
 8019390:	9343      	str	r3, [sp, #268]	; 0x10c
 8019392:	e7cf      	b.n	8019334 <__ssvfiscanf_r+0xa0>
 8019394:	2b5b      	cmp	r3, #91	; 0x5b
 8019396:	d06a      	beq.n	801946e <__ssvfiscanf_r+0x1da>
 8019398:	d80c      	bhi.n	80193b4 <__ssvfiscanf_r+0x120>
 801939a:	2b58      	cmp	r3, #88	; 0x58
 801939c:	d1f0      	bne.n	8019380 <__ssvfiscanf_r+0xec>
 801939e:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80193a0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80193a4:	9241      	str	r2, [sp, #260]	; 0x104
 80193a6:	2210      	movs	r2, #16
 80193a8:	9242      	str	r2, [sp, #264]	; 0x108
 80193aa:	2b6e      	cmp	r3, #110	; 0x6e
 80193ac:	bf8c      	ite	hi
 80193ae:	2304      	movhi	r3, #4
 80193b0:	2303      	movls	r3, #3
 80193b2:	e010      	b.n	80193d6 <__ssvfiscanf_r+0x142>
 80193b4:	2b63      	cmp	r3, #99	; 0x63
 80193b6:	d065      	beq.n	8019484 <__ssvfiscanf_r+0x1f0>
 80193b8:	2b64      	cmp	r3, #100	; 0x64
 80193ba:	d1e1      	bne.n	8019380 <__ssvfiscanf_r+0xec>
 80193bc:	9742      	str	r7, [sp, #264]	; 0x108
 80193be:	e7f4      	b.n	80193aa <__ssvfiscanf_r+0x116>
 80193c0:	2b70      	cmp	r3, #112	; 0x70
 80193c2:	d04b      	beq.n	801945c <__ssvfiscanf_r+0x1c8>
 80193c4:	d826      	bhi.n	8019414 <__ssvfiscanf_r+0x180>
 80193c6:	2b6e      	cmp	r3, #110	; 0x6e
 80193c8:	d062      	beq.n	8019490 <__ssvfiscanf_r+0x1fc>
 80193ca:	d84c      	bhi.n	8019466 <__ssvfiscanf_r+0x1d2>
 80193cc:	2b69      	cmp	r3, #105	; 0x69
 80193ce:	d1d7      	bne.n	8019380 <__ssvfiscanf_r+0xec>
 80193d0:	2300      	movs	r3, #0
 80193d2:	9342      	str	r3, [sp, #264]	; 0x108
 80193d4:	2303      	movs	r3, #3
 80193d6:	9347      	str	r3, [sp, #284]	; 0x11c
 80193d8:	6863      	ldr	r3, [r4, #4]
 80193da:	2b00      	cmp	r3, #0
 80193dc:	dd68      	ble.n	80194b0 <__ssvfiscanf_r+0x21c>
 80193de:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80193e0:	0659      	lsls	r1, r3, #25
 80193e2:	d407      	bmi.n	80193f4 <__ssvfiscanf_r+0x160>
 80193e4:	f7ff f8b2 	bl	801854c <__locale_ctype_ptr>
 80193e8:	6823      	ldr	r3, [r4, #0]
 80193ea:	781a      	ldrb	r2, [r3, #0]
 80193ec:	4410      	add	r0, r2
 80193ee:	7842      	ldrb	r2, [r0, #1]
 80193f0:	0712      	lsls	r2, r2, #28
 80193f2:	d464      	bmi.n	80194be <__ssvfiscanf_r+0x22a>
 80193f4:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 80193f6:	2b02      	cmp	r3, #2
 80193f8:	dc73      	bgt.n	80194e2 <__ssvfiscanf_r+0x24e>
 80193fa:	466b      	mov	r3, sp
 80193fc:	4622      	mov	r2, r4
 80193fe:	a941      	add	r1, sp, #260	; 0x104
 8019400:	4630      	mov	r0, r6
 8019402:	f000 f897 	bl	8019534 <_scanf_chars>
 8019406:	2801      	cmp	r0, #1
 8019408:	f000 8089 	beq.w	801951e <__ssvfiscanf_r+0x28a>
 801940c:	2802      	cmp	r0, #2
 801940e:	f47f af71 	bne.w	80192f4 <__ssvfiscanf_r+0x60>
 8019412:	e01d      	b.n	8019450 <__ssvfiscanf_r+0x1bc>
 8019414:	2b75      	cmp	r3, #117	; 0x75
 8019416:	d0d1      	beq.n	80193bc <__ssvfiscanf_r+0x128>
 8019418:	2b78      	cmp	r3, #120	; 0x78
 801941a:	d0c0      	beq.n	801939e <__ssvfiscanf_r+0x10a>
 801941c:	2b73      	cmp	r3, #115	; 0x73
 801941e:	d1af      	bne.n	8019380 <__ssvfiscanf_r+0xec>
 8019420:	2302      	movs	r3, #2
 8019422:	e7d8      	b.n	80193d6 <__ssvfiscanf_r+0x142>
 8019424:	6863      	ldr	r3, [r4, #4]
 8019426:	2b00      	cmp	r3, #0
 8019428:	dd0c      	ble.n	8019444 <__ssvfiscanf_r+0x1b0>
 801942a:	6823      	ldr	r3, [r4, #0]
 801942c:	781a      	ldrb	r2, [r3, #0]
 801942e:	455a      	cmp	r2, fp
 8019430:	d175      	bne.n	801951e <__ssvfiscanf_r+0x28a>
 8019432:	3301      	adds	r3, #1
 8019434:	6862      	ldr	r2, [r4, #4]
 8019436:	6023      	str	r3, [r4, #0]
 8019438:	9b45      	ldr	r3, [sp, #276]	; 0x114
 801943a:	3a01      	subs	r2, #1
 801943c:	3301      	adds	r3, #1
 801943e:	6062      	str	r2, [r4, #4]
 8019440:	9345      	str	r3, [sp, #276]	; 0x114
 8019442:	e757      	b.n	80192f4 <__ssvfiscanf_r+0x60>
 8019444:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8019446:	4621      	mov	r1, r4
 8019448:	4630      	mov	r0, r6
 801944a:	4798      	blx	r3
 801944c:	2800      	cmp	r0, #0
 801944e:	d0ec      	beq.n	801942a <__ssvfiscanf_r+0x196>
 8019450:	9844      	ldr	r0, [sp, #272]	; 0x110
 8019452:	2800      	cmp	r0, #0
 8019454:	d159      	bne.n	801950a <__ssvfiscanf_r+0x276>
 8019456:	f04f 30ff 	mov.w	r0, #4294967295
 801945a:	e05c      	b.n	8019516 <__ssvfiscanf_r+0x282>
 801945c:	9a41      	ldr	r2, [sp, #260]	; 0x104
 801945e:	f042 0220 	orr.w	r2, r2, #32
 8019462:	9241      	str	r2, [sp, #260]	; 0x104
 8019464:	e79b      	b.n	801939e <__ssvfiscanf_r+0x10a>
 8019466:	2308      	movs	r3, #8
 8019468:	9342      	str	r3, [sp, #264]	; 0x108
 801946a:	2304      	movs	r3, #4
 801946c:	e7b3      	b.n	80193d6 <__ssvfiscanf_r+0x142>
 801946e:	4629      	mov	r1, r5
 8019470:	4640      	mov	r0, r8
 8019472:	f000 f9c7 	bl	8019804 <__sccl>
 8019476:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8019478:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801947c:	9341      	str	r3, [sp, #260]	; 0x104
 801947e:	4605      	mov	r5, r0
 8019480:	2301      	movs	r3, #1
 8019482:	e7a8      	b.n	80193d6 <__ssvfiscanf_r+0x142>
 8019484:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8019486:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801948a:	9341      	str	r3, [sp, #260]	; 0x104
 801948c:	2300      	movs	r3, #0
 801948e:	e7a2      	b.n	80193d6 <__ssvfiscanf_r+0x142>
 8019490:	9841      	ldr	r0, [sp, #260]	; 0x104
 8019492:	06c3      	lsls	r3, r0, #27
 8019494:	f53f af2e 	bmi.w	80192f4 <__ssvfiscanf_r+0x60>
 8019498:	9b00      	ldr	r3, [sp, #0]
 801949a:	9a45      	ldr	r2, [sp, #276]	; 0x114
 801949c:	1d19      	adds	r1, r3, #4
 801949e:	9100      	str	r1, [sp, #0]
 80194a0:	681b      	ldr	r3, [r3, #0]
 80194a2:	07c0      	lsls	r0, r0, #31
 80194a4:	bf4c      	ite	mi
 80194a6:	801a      	strhmi	r2, [r3, #0]
 80194a8:	601a      	strpl	r2, [r3, #0]
 80194aa:	e723      	b.n	80192f4 <__ssvfiscanf_r+0x60>
 80194ac:	2305      	movs	r3, #5
 80194ae:	e792      	b.n	80193d6 <__ssvfiscanf_r+0x142>
 80194b0:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80194b2:	4621      	mov	r1, r4
 80194b4:	4630      	mov	r0, r6
 80194b6:	4798      	blx	r3
 80194b8:	2800      	cmp	r0, #0
 80194ba:	d090      	beq.n	80193de <__ssvfiscanf_r+0x14a>
 80194bc:	e7c8      	b.n	8019450 <__ssvfiscanf_r+0x1bc>
 80194be:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80194c0:	3201      	adds	r2, #1
 80194c2:	9245      	str	r2, [sp, #276]	; 0x114
 80194c4:	6862      	ldr	r2, [r4, #4]
 80194c6:	3a01      	subs	r2, #1
 80194c8:	2a00      	cmp	r2, #0
 80194ca:	6062      	str	r2, [r4, #4]
 80194cc:	dd02      	ble.n	80194d4 <__ssvfiscanf_r+0x240>
 80194ce:	3301      	adds	r3, #1
 80194d0:	6023      	str	r3, [r4, #0]
 80194d2:	e787      	b.n	80193e4 <__ssvfiscanf_r+0x150>
 80194d4:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80194d6:	4621      	mov	r1, r4
 80194d8:	4630      	mov	r0, r6
 80194da:	4798      	blx	r3
 80194dc:	2800      	cmp	r0, #0
 80194de:	d081      	beq.n	80193e4 <__ssvfiscanf_r+0x150>
 80194e0:	e7b6      	b.n	8019450 <__ssvfiscanf_r+0x1bc>
 80194e2:	2b04      	cmp	r3, #4
 80194e4:	dc06      	bgt.n	80194f4 <__ssvfiscanf_r+0x260>
 80194e6:	466b      	mov	r3, sp
 80194e8:	4622      	mov	r2, r4
 80194ea:	a941      	add	r1, sp, #260	; 0x104
 80194ec:	4630      	mov	r0, r6
 80194ee:	f000 f885 	bl	80195fc <_scanf_i>
 80194f2:	e788      	b.n	8019406 <__ssvfiscanf_r+0x172>
 80194f4:	4b0e      	ldr	r3, [pc, #56]	; (8019530 <__ssvfiscanf_r+0x29c>)
 80194f6:	2b00      	cmp	r3, #0
 80194f8:	f43f aefc 	beq.w	80192f4 <__ssvfiscanf_r+0x60>
 80194fc:	466b      	mov	r3, sp
 80194fe:	4622      	mov	r2, r4
 8019500:	a941      	add	r1, sp, #260	; 0x104
 8019502:	4630      	mov	r0, r6
 8019504:	f7fc fd74 	bl	8015ff0 <_scanf_float>
 8019508:	e77d      	b.n	8019406 <__ssvfiscanf_r+0x172>
 801950a:	89a3      	ldrh	r3, [r4, #12]
 801950c:	f013 0f40 	tst.w	r3, #64	; 0x40
 8019510:	bf18      	it	ne
 8019512:	f04f 30ff 	movne.w	r0, #4294967295
 8019516:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 801951a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801951e:	9844      	ldr	r0, [sp, #272]	; 0x110
 8019520:	e7f9      	b.n	8019516 <__ssvfiscanf_r+0x282>
 8019522:	bf00      	nop
 8019524:	080191e1 	.word	0x080191e1
 8019528:	0801925b 	.word	0x0801925b
 801952c:	0801a33a 	.word	0x0801a33a
 8019530:	08015ff1 	.word	0x08015ff1

08019534 <_scanf_chars>:
 8019534:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019538:	4615      	mov	r5, r2
 801953a:	688a      	ldr	r2, [r1, #8]
 801953c:	4680      	mov	r8, r0
 801953e:	460c      	mov	r4, r1
 8019540:	b932      	cbnz	r2, 8019550 <_scanf_chars+0x1c>
 8019542:	698a      	ldr	r2, [r1, #24]
 8019544:	2a00      	cmp	r2, #0
 8019546:	bf14      	ite	ne
 8019548:	f04f 32ff 	movne.w	r2, #4294967295
 801954c:	2201      	moveq	r2, #1
 801954e:	608a      	str	r2, [r1, #8]
 8019550:	6822      	ldr	r2, [r4, #0]
 8019552:	06d1      	lsls	r1, r2, #27
 8019554:	bf5f      	itttt	pl
 8019556:	681a      	ldrpl	r2, [r3, #0]
 8019558:	1d11      	addpl	r1, r2, #4
 801955a:	6019      	strpl	r1, [r3, #0]
 801955c:	6817      	ldrpl	r7, [r2, #0]
 801955e:	2600      	movs	r6, #0
 8019560:	69a3      	ldr	r3, [r4, #24]
 8019562:	b1db      	cbz	r3, 801959c <_scanf_chars+0x68>
 8019564:	2b01      	cmp	r3, #1
 8019566:	d107      	bne.n	8019578 <_scanf_chars+0x44>
 8019568:	682b      	ldr	r3, [r5, #0]
 801956a:	6962      	ldr	r2, [r4, #20]
 801956c:	781b      	ldrb	r3, [r3, #0]
 801956e:	5cd3      	ldrb	r3, [r2, r3]
 8019570:	b9a3      	cbnz	r3, 801959c <_scanf_chars+0x68>
 8019572:	2e00      	cmp	r6, #0
 8019574:	d132      	bne.n	80195dc <_scanf_chars+0xa8>
 8019576:	e006      	b.n	8019586 <_scanf_chars+0x52>
 8019578:	2b02      	cmp	r3, #2
 801957a:	d007      	beq.n	801958c <_scanf_chars+0x58>
 801957c:	2e00      	cmp	r6, #0
 801957e:	d12d      	bne.n	80195dc <_scanf_chars+0xa8>
 8019580:	69a3      	ldr	r3, [r4, #24]
 8019582:	2b01      	cmp	r3, #1
 8019584:	d12a      	bne.n	80195dc <_scanf_chars+0xa8>
 8019586:	2001      	movs	r0, #1
 8019588:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801958c:	f7fe ffde 	bl	801854c <__locale_ctype_ptr>
 8019590:	682b      	ldr	r3, [r5, #0]
 8019592:	781b      	ldrb	r3, [r3, #0]
 8019594:	4418      	add	r0, r3
 8019596:	7843      	ldrb	r3, [r0, #1]
 8019598:	071b      	lsls	r3, r3, #28
 801959a:	d4ef      	bmi.n	801957c <_scanf_chars+0x48>
 801959c:	6823      	ldr	r3, [r4, #0]
 801959e:	06da      	lsls	r2, r3, #27
 80195a0:	bf5e      	ittt	pl
 80195a2:	682b      	ldrpl	r3, [r5, #0]
 80195a4:	781b      	ldrbpl	r3, [r3, #0]
 80195a6:	703b      	strbpl	r3, [r7, #0]
 80195a8:	682a      	ldr	r2, [r5, #0]
 80195aa:	686b      	ldr	r3, [r5, #4]
 80195ac:	f102 0201 	add.w	r2, r2, #1
 80195b0:	602a      	str	r2, [r5, #0]
 80195b2:	68a2      	ldr	r2, [r4, #8]
 80195b4:	f103 33ff 	add.w	r3, r3, #4294967295
 80195b8:	f102 32ff 	add.w	r2, r2, #4294967295
 80195bc:	606b      	str	r3, [r5, #4]
 80195be:	f106 0601 	add.w	r6, r6, #1
 80195c2:	bf58      	it	pl
 80195c4:	3701      	addpl	r7, #1
 80195c6:	60a2      	str	r2, [r4, #8]
 80195c8:	b142      	cbz	r2, 80195dc <_scanf_chars+0xa8>
 80195ca:	2b00      	cmp	r3, #0
 80195cc:	dcc8      	bgt.n	8019560 <_scanf_chars+0x2c>
 80195ce:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80195d2:	4629      	mov	r1, r5
 80195d4:	4640      	mov	r0, r8
 80195d6:	4798      	blx	r3
 80195d8:	2800      	cmp	r0, #0
 80195da:	d0c1      	beq.n	8019560 <_scanf_chars+0x2c>
 80195dc:	6823      	ldr	r3, [r4, #0]
 80195de:	f013 0310 	ands.w	r3, r3, #16
 80195e2:	d105      	bne.n	80195f0 <_scanf_chars+0xbc>
 80195e4:	68e2      	ldr	r2, [r4, #12]
 80195e6:	3201      	adds	r2, #1
 80195e8:	60e2      	str	r2, [r4, #12]
 80195ea:	69a2      	ldr	r2, [r4, #24]
 80195ec:	b102      	cbz	r2, 80195f0 <_scanf_chars+0xbc>
 80195ee:	703b      	strb	r3, [r7, #0]
 80195f0:	6923      	ldr	r3, [r4, #16]
 80195f2:	441e      	add	r6, r3
 80195f4:	6126      	str	r6, [r4, #16]
 80195f6:	2000      	movs	r0, #0
 80195f8:	e7c6      	b.n	8019588 <_scanf_chars+0x54>
	...

080195fc <_scanf_i>:
 80195fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019600:	469a      	mov	sl, r3
 8019602:	4b74      	ldr	r3, [pc, #464]	; (80197d4 <_scanf_i+0x1d8>)
 8019604:	460c      	mov	r4, r1
 8019606:	4683      	mov	fp, r0
 8019608:	4616      	mov	r6, r2
 801960a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801960e:	b087      	sub	sp, #28
 8019610:	ab03      	add	r3, sp, #12
 8019612:	68a7      	ldr	r7, [r4, #8]
 8019614:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8019618:	4b6f      	ldr	r3, [pc, #444]	; (80197d8 <_scanf_i+0x1dc>)
 801961a:	69a1      	ldr	r1, [r4, #24]
 801961c:	4a6f      	ldr	r2, [pc, #444]	; (80197dc <_scanf_i+0x1e0>)
 801961e:	2903      	cmp	r1, #3
 8019620:	bf08      	it	eq
 8019622:	461a      	moveq	r2, r3
 8019624:	1e7b      	subs	r3, r7, #1
 8019626:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 801962a:	bf84      	itt	hi
 801962c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8019630:	60a3      	strhi	r3, [r4, #8]
 8019632:	6823      	ldr	r3, [r4, #0]
 8019634:	9200      	str	r2, [sp, #0]
 8019636:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 801963a:	bf88      	it	hi
 801963c:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8019640:	f104 091c 	add.w	r9, r4, #28
 8019644:	6023      	str	r3, [r4, #0]
 8019646:	bf8c      	ite	hi
 8019648:	197f      	addhi	r7, r7, r5
 801964a:	2700      	movls	r7, #0
 801964c:	464b      	mov	r3, r9
 801964e:	f04f 0800 	mov.w	r8, #0
 8019652:	9301      	str	r3, [sp, #4]
 8019654:	6831      	ldr	r1, [r6, #0]
 8019656:	ab03      	add	r3, sp, #12
 8019658:	2202      	movs	r2, #2
 801965a:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 801965e:	7809      	ldrb	r1, [r1, #0]
 8019660:	f7e6 fdd6 	bl	8000210 <memchr>
 8019664:	9b01      	ldr	r3, [sp, #4]
 8019666:	b330      	cbz	r0, 80196b6 <_scanf_i+0xba>
 8019668:	f1b8 0f01 	cmp.w	r8, #1
 801966c:	d15a      	bne.n	8019724 <_scanf_i+0x128>
 801966e:	6862      	ldr	r2, [r4, #4]
 8019670:	b92a      	cbnz	r2, 801967e <_scanf_i+0x82>
 8019672:	6822      	ldr	r2, [r4, #0]
 8019674:	2108      	movs	r1, #8
 8019676:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 801967a:	6061      	str	r1, [r4, #4]
 801967c:	6022      	str	r2, [r4, #0]
 801967e:	6822      	ldr	r2, [r4, #0]
 8019680:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8019684:	6022      	str	r2, [r4, #0]
 8019686:	68a2      	ldr	r2, [r4, #8]
 8019688:	1e51      	subs	r1, r2, #1
 801968a:	60a1      	str	r1, [r4, #8]
 801968c:	b19a      	cbz	r2, 80196b6 <_scanf_i+0xba>
 801968e:	6832      	ldr	r2, [r6, #0]
 8019690:	1c51      	adds	r1, r2, #1
 8019692:	6031      	str	r1, [r6, #0]
 8019694:	7812      	ldrb	r2, [r2, #0]
 8019696:	701a      	strb	r2, [r3, #0]
 8019698:	1c5d      	adds	r5, r3, #1
 801969a:	6873      	ldr	r3, [r6, #4]
 801969c:	3b01      	subs	r3, #1
 801969e:	2b00      	cmp	r3, #0
 80196a0:	6073      	str	r3, [r6, #4]
 80196a2:	dc07      	bgt.n	80196b4 <_scanf_i+0xb8>
 80196a4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80196a8:	4631      	mov	r1, r6
 80196aa:	4658      	mov	r0, fp
 80196ac:	4798      	blx	r3
 80196ae:	2800      	cmp	r0, #0
 80196b0:	f040 8086 	bne.w	80197c0 <_scanf_i+0x1c4>
 80196b4:	462b      	mov	r3, r5
 80196b6:	f108 0801 	add.w	r8, r8, #1
 80196ba:	f1b8 0f03 	cmp.w	r8, #3
 80196be:	d1c8      	bne.n	8019652 <_scanf_i+0x56>
 80196c0:	6862      	ldr	r2, [r4, #4]
 80196c2:	b90a      	cbnz	r2, 80196c8 <_scanf_i+0xcc>
 80196c4:	220a      	movs	r2, #10
 80196c6:	6062      	str	r2, [r4, #4]
 80196c8:	6862      	ldr	r2, [r4, #4]
 80196ca:	4945      	ldr	r1, [pc, #276]	; (80197e0 <_scanf_i+0x1e4>)
 80196cc:	6960      	ldr	r0, [r4, #20]
 80196ce:	9301      	str	r3, [sp, #4]
 80196d0:	1a89      	subs	r1, r1, r2
 80196d2:	f000 f897 	bl	8019804 <__sccl>
 80196d6:	9b01      	ldr	r3, [sp, #4]
 80196d8:	f04f 0800 	mov.w	r8, #0
 80196dc:	461d      	mov	r5, r3
 80196de:	68a3      	ldr	r3, [r4, #8]
 80196e0:	6822      	ldr	r2, [r4, #0]
 80196e2:	2b00      	cmp	r3, #0
 80196e4:	d03a      	beq.n	801975c <_scanf_i+0x160>
 80196e6:	6831      	ldr	r1, [r6, #0]
 80196e8:	6960      	ldr	r0, [r4, #20]
 80196ea:	f891 c000 	ldrb.w	ip, [r1]
 80196ee:	f810 000c 	ldrb.w	r0, [r0, ip]
 80196f2:	2800      	cmp	r0, #0
 80196f4:	d032      	beq.n	801975c <_scanf_i+0x160>
 80196f6:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 80196fa:	d121      	bne.n	8019740 <_scanf_i+0x144>
 80196fc:	0510      	lsls	r0, r2, #20
 80196fe:	d51f      	bpl.n	8019740 <_scanf_i+0x144>
 8019700:	f108 0801 	add.w	r8, r8, #1
 8019704:	b117      	cbz	r7, 801970c <_scanf_i+0x110>
 8019706:	3301      	adds	r3, #1
 8019708:	3f01      	subs	r7, #1
 801970a:	60a3      	str	r3, [r4, #8]
 801970c:	6873      	ldr	r3, [r6, #4]
 801970e:	3b01      	subs	r3, #1
 8019710:	2b00      	cmp	r3, #0
 8019712:	6073      	str	r3, [r6, #4]
 8019714:	dd1b      	ble.n	801974e <_scanf_i+0x152>
 8019716:	6833      	ldr	r3, [r6, #0]
 8019718:	3301      	adds	r3, #1
 801971a:	6033      	str	r3, [r6, #0]
 801971c:	68a3      	ldr	r3, [r4, #8]
 801971e:	3b01      	subs	r3, #1
 8019720:	60a3      	str	r3, [r4, #8]
 8019722:	e7dc      	b.n	80196de <_scanf_i+0xe2>
 8019724:	f1b8 0f02 	cmp.w	r8, #2
 8019728:	d1ad      	bne.n	8019686 <_scanf_i+0x8a>
 801972a:	6822      	ldr	r2, [r4, #0]
 801972c:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8019730:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8019734:	d1bf      	bne.n	80196b6 <_scanf_i+0xba>
 8019736:	2110      	movs	r1, #16
 8019738:	6061      	str	r1, [r4, #4]
 801973a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 801973e:	e7a1      	b.n	8019684 <_scanf_i+0x88>
 8019740:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8019744:	6022      	str	r2, [r4, #0]
 8019746:	780b      	ldrb	r3, [r1, #0]
 8019748:	702b      	strb	r3, [r5, #0]
 801974a:	3501      	adds	r5, #1
 801974c:	e7de      	b.n	801970c <_scanf_i+0x110>
 801974e:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8019752:	4631      	mov	r1, r6
 8019754:	4658      	mov	r0, fp
 8019756:	4798      	blx	r3
 8019758:	2800      	cmp	r0, #0
 801975a:	d0df      	beq.n	801971c <_scanf_i+0x120>
 801975c:	6823      	ldr	r3, [r4, #0]
 801975e:	05d9      	lsls	r1, r3, #23
 8019760:	d50c      	bpl.n	801977c <_scanf_i+0x180>
 8019762:	454d      	cmp	r5, r9
 8019764:	d908      	bls.n	8019778 <_scanf_i+0x17c>
 8019766:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 801976a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801976e:	4632      	mov	r2, r6
 8019770:	4658      	mov	r0, fp
 8019772:	4798      	blx	r3
 8019774:	1e6f      	subs	r7, r5, #1
 8019776:	463d      	mov	r5, r7
 8019778:	454d      	cmp	r5, r9
 801977a:	d029      	beq.n	80197d0 <_scanf_i+0x1d4>
 801977c:	6822      	ldr	r2, [r4, #0]
 801977e:	f012 0210 	ands.w	r2, r2, #16
 8019782:	d113      	bne.n	80197ac <_scanf_i+0x1b0>
 8019784:	702a      	strb	r2, [r5, #0]
 8019786:	6863      	ldr	r3, [r4, #4]
 8019788:	9e00      	ldr	r6, [sp, #0]
 801978a:	4649      	mov	r1, r9
 801978c:	4658      	mov	r0, fp
 801978e:	47b0      	blx	r6
 8019790:	f8da 3000 	ldr.w	r3, [sl]
 8019794:	6821      	ldr	r1, [r4, #0]
 8019796:	1d1a      	adds	r2, r3, #4
 8019798:	f8ca 2000 	str.w	r2, [sl]
 801979c:	f011 0f20 	tst.w	r1, #32
 80197a0:	681b      	ldr	r3, [r3, #0]
 80197a2:	d010      	beq.n	80197c6 <_scanf_i+0x1ca>
 80197a4:	6018      	str	r0, [r3, #0]
 80197a6:	68e3      	ldr	r3, [r4, #12]
 80197a8:	3301      	adds	r3, #1
 80197aa:	60e3      	str	r3, [r4, #12]
 80197ac:	eba5 0509 	sub.w	r5, r5, r9
 80197b0:	44a8      	add	r8, r5
 80197b2:	6925      	ldr	r5, [r4, #16]
 80197b4:	4445      	add	r5, r8
 80197b6:	6125      	str	r5, [r4, #16]
 80197b8:	2000      	movs	r0, #0
 80197ba:	b007      	add	sp, #28
 80197bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80197c0:	f04f 0800 	mov.w	r8, #0
 80197c4:	e7ca      	b.n	801975c <_scanf_i+0x160>
 80197c6:	07ca      	lsls	r2, r1, #31
 80197c8:	bf4c      	ite	mi
 80197ca:	8018      	strhmi	r0, [r3, #0]
 80197cc:	6018      	strpl	r0, [r3, #0]
 80197ce:	e7ea      	b.n	80197a6 <_scanf_i+0x1aa>
 80197d0:	2001      	movs	r0, #1
 80197d2:	e7f2      	b.n	80197ba <_scanf_i+0x1be>
 80197d4:	08019efc 	.word	0x08019efc
 80197d8:	08017209 	.word	0x08017209
 80197dc:	08019981 	.word	0x08019981
 80197e0:	0801a355 	.word	0x0801a355

080197e4 <_sbrk_r>:
 80197e4:	b538      	push	{r3, r4, r5, lr}
 80197e6:	4c06      	ldr	r4, [pc, #24]	; (8019800 <_sbrk_r+0x1c>)
 80197e8:	2300      	movs	r3, #0
 80197ea:	4605      	mov	r5, r0
 80197ec:	4608      	mov	r0, r1
 80197ee:	6023      	str	r3, [r4, #0]
 80197f0:	f7ee f95a 	bl	8007aa8 <_sbrk>
 80197f4:	1c43      	adds	r3, r0, #1
 80197f6:	d102      	bne.n	80197fe <_sbrk_r+0x1a>
 80197f8:	6823      	ldr	r3, [r4, #0]
 80197fa:	b103      	cbz	r3, 80197fe <_sbrk_r+0x1a>
 80197fc:	602b      	str	r3, [r5, #0]
 80197fe:	bd38      	pop	{r3, r4, r5, pc}
 8019800:	2002902c 	.word	0x2002902c

08019804 <__sccl>:
 8019804:	b570      	push	{r4, r5, r6, lr}
 8019806:	780b      	ldrb	r3, [r1, #0]
 8019808:	2b5e      	cmp	r3, #94	; 0x5e
 801980a:	bf13      	iteet	ne
 801980c:	1c4a      	addne	r2, r1, #1
 801980e:	1c8a      	addeq	r2, r1, #2
 8019810:	784b      	ldrbeq	r3, [r1, #1]
 8019812:	2100      	movne	r1, #0
 8019814:	bf08      	it	eq
 8019816:	2101      	moveq	r1, #1
 8019818:	1e44      	subs	r4, r0, #1
 801981a:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 801981e:	f804 1f01 	strb.w	r1, [r4, #1]!
 8019822:	42ac      	cmp	r4, r5
 8019824:	d1fb      	bne.n	801981e <__sccl+0x1a>
 8019826:	b913      	cbnz	r3, 801982e <__sccl+0x2a>
 8019828:	3a01      	subs	r2, #1
 801982a:	4610      	mov	r0, r2
 801982c:	bd70      	pop	{r4, r5, r6, pc}
 801982e:	f081 0401 	eor.w	r4, r1, #1
 8019832:	54c4      	strb	r4, [r0, r3]
 8019834:	1c51      	adds	r1, r2, #1
 8019836:	f811 5c01 	ldrb.w	r5, [r1, #-1]
 801983a:	2d2d      	cmp	r5, #45	; 0x2d
 801983c:	f101 36ff 	add.w	r6, r1, #4294967295
 8019840:	460a      	mov	r2, r1
 8019842:	d006      	beq.n	8019852 <__sccl+0x4e>
 8019844:	2d5d      	cmp	r5, #93	; 0x5d
 8019846:	d0f0      	beq.n	801982a <__sccl+0x26>
 8019848:	b90d      	cbnz	r5, 801984e <__sccl+0x4a>
 801984a:	4632      	mov	r2, r6
 801984c:	e7ed      	b.n	801982a <__sccl+0x26>
 801984e:	462b      	mov	r3, r5
 8019850:	e7ef      	b.n	8019832 <__sccl+0x2e>
 8019852:	780e      	ldrb	r6, [r1, #0]
 8019854:	2e5d      	cmp	r6, #93	; 0x5d
 8019856:	d0fa      	beq.n	801984e <__sccl+0x4a>
 8019858:	42b3      	cmp	r3, r6
 801985a:	dcf8      	bgt.n	801984e <__sccl+0x4a>
 801985c:	3301      	adds	r3, #1
 801985e:	429e      	cmp	r6, r3
 8019860:	54c4      	strb	r4, [r0, r3]
 8019862:	dcfb      	bgt.n	801985c <__sccl+0x58>
 8019864:	3102      	adds	r1, #2
 8019866:	e7e6      	b.n	8019836 <__sccl+0x32>

08019868 <strncmp>:
 8019868:	b510      	push	{r4, lr}
 801986a:	b16a      	cbz	r2, 8019888 <strncmp+0x20>
 801986c:	3901      	subs	r1, #1
 801986e:	1884      	adds	r4, r0, r2
 8019870:	f810 3b01 	ldrb.w	r3, [r0], #1
 8019874:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8019878:	4293      	cmp	r3, r2
 801987a:	d103      	bne.n	8019884 <strncmp+0x1c>
 801987c:	42a0      	cmp	r0, r4
 801987e:	d001      	beq.n	8019884 <strncmp+0x1c>
 8019880:	2b00      	cmp	r3, #0
 8019882:	d1f5      	bne.n	8019870 <strncmp+0x8>
 8019884:	1a98      	subs	r0, r3, r2
 8019886:	bd10      	pop	{r4, pc}
 8019888:	4610      	mov	r0, r2
 801988a:	e7fc      	b.n	8019886 <strncmp+0x1e>

0801988c <_strtoul_l.isra.0>:
 801988c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019890:	4680      	mov	r8, r0
 8019892:	4689      	mov	r9, r1
 8019894:	4692      	mov	sl, r2
 8019896:	461e      	mov	r6, r3
 8019898:	460f      	mov	r7, r1
 801989a:	463d      	mov	r5, r7
 801989c:	9808      	ldr	r0, [sp, #32]
 801989e:	f815 4b01 	ldrb.w	r4, [r5], #1
 80198a2:	f7fe fe4f 	bl	8018544 <__locale_ctype_ptr_l>
 80198a6:	4420      	add	r0, r4
 80198a8:	7843      	ldrb	r3, [r0, #1]
 80198aa:	f013 0308 	ands.w	r3, r3, #8
 80198ae:	d130      	bne.n	8019912 <_strtoul_l.isra.0+0x86>
 80198b0:	2c2d      	cmp	r4, #45	; 0x2d
 80198b2:	d130      	bne.n	8019916 <_strtoul_l.isra.0+0x8a>
 80198b4:	787c      	ldrb	r4, [r7, #1]
 80198b6:	1cbd      	adds	r5, r7, #2
 80198b8:	2101      	movs	r1, #1
 80198ba:	2e00      	cmp	r6, #0
 80198bc:	d05c      	beq.n	8019978 <_strtoul_l.isra.0+0xec>
 80198be:	2e10      	cmp	r6, #16
 80198c0:	d109      	bne.n	80198d6 <_strtoul_l.isra.0+0x4a>
 80198c2:	2c30      	cmp	r4, #48	; 0x30
 80198c4:	d107      	bne.n	80198d6 <_strtoul_l.isra.0+0x4a>
 80198c6:	782b      	ldrb	r3, [r5, #0]
 80198c8:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80198cc:	2b58      	cmp	r3, #88	; 0x58
 80198ce:	d14e      	bne.n	801996e <_strtoul_l.isra.0+0xe2>
 80198d0:	786c      	ldrb	r4, [r5, #1]
 80198d2:	2610      	movs	r6, #16
 80198d4:	3502      	adds	r5, #2
 80198d6:	f04f 32ff 	mov.w	r2, #4294967295
 80198da:	2300      	movs	r3, #0
 80198dc:	fbb2 f2f6 	udiv	r2, r2, r6
 80198e0:	fb06 fc02 	mul.w	ip, r6, r2
 80198e4:	ea6f 0c0c 	mvn.w	ip, ip
 80198e8:	4618      	mov	r0, r3
 80198ea:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 80198ee:	2f09      	cmp	r7, #9
 80198f0:	d817      	bhi.n	8019922 <_strtoul_l.isra.0+0x96>
 80198f2:	463c      	mov	r4, r7
 80198f4:	42a6      	cmp	r6, r4
 80198f6:	dd23      	ble.n	8019940 <_strtoul_l.isra.0+0xb4>
 80198f8:	2b00      	cmp	r3, #0
 80198fa:	db1e      	blt.n	801993a <_strtoul_l.isra.0+0xae>
 80198fc:	4282      	cmp	r2, r0
 80198fe:	d31c      	bcc.n	801993a <_strtoul_l.isra.0+0xae>
 8019900:	d101      	bne.n	8019906 <_strtoul_l.isra.0+0x7a>
 8019902:	45a4      	cmp	ip, r4
 8019904:	db19      	blt.n	801993a <_strtoul_l.isra.0+0xae>
 8019906:	fb00 4006 	mla	r0, r0, r6, r4
 801990a:	2301      	movs	r3, #1
 801990c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8019910:	e7eb      	b.n	80198ea <_strtoul_l.isra.0+0x5e>
 8019912:	462f      	mov	r7, r5
 8019914:	e7c1      	b.n	801989a <_strtoul_l.isra.0+0xe>
 8019916:	2c2b      	cmp	r4, #43	; 0x2b
 8019918:	bf04      	itt	eq
 801991a:	1cbd      	addeq	r5, r7, #2
 801991c:	787c      	ldrbeq	r4, [r7, #1]
 801991e:	4619      	mov	r1, r3
 8019920:	e7cb      	b.n	80198ba <_strtoul_l.isra.0+0x2e>
 8019922:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8019926:	2f19      	cmp	r7, #25
 8019928:	d801      	bhi.n	801992e <_strtoul_l.isra.0+0xa2>
 801992a:	3c37      	subs	r4, #55	; 0x37
 801992c:	e7e2      	b.n	80198f4 <_strtoul_l.isra.0+0x68>
 801992e:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8019932:	2f19      	cmp	r7, #25
 8019934:	d804      	bhi.n	8019940 <_strtoul_l.isra.0+0xb4>
 8019936:	3c57      	subs	r4, #87	; 0x57
 8019938:	e7dc      	b.n	80198f4 <_strtoul_l.isra.0+0x68>
 801993a:	f04f 33ff 	mov.w	r3, #4294967295
 801993e:	e7e5      	b.n	801990c <_strtoul_l.isra.0+0x80>
 8019940:	2b00      	cmp	r3, #0
 8019942:	da09      	bge.n	8019958 <_strtoul_l.isra.0+0xcc>
 8019944:	2322      	movs	r3, #34	; 0x22
 8019946:	f8c8 3000 	str.w	r3, [r8]
 801994a:	f04f 30ff 	mov.w	r0, #4294967295
 801994e:	f1ba 0f00 	cmp.w	sl, #0
 8019952:	d107      	bne.n	8019964 <_strtoul_l.isra.0+0xd8>
 8019954:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019958:	b101      	cbz	r1, 801995c <_strtoul_l.isra.0+0xd0>
 801995a:	4240      	negs	r0, r0
 801995c:	f1ba 0f00 	cmp.w	sl, #0
 8019960:	d0f8      	beq.n	8019954 <_strtoul_l.isra.0+0xc8>
 8019962:	b10b      	cbz	r3, 8019968 <_strtoul_l.isra.0+0xdc>
 8019964:	f105 39ff 	add.w	r9, r5, #4294967295
 8019968:	f8ca 9000 	str.w	r9, [sl]
 801996c:	e7f2      	b.n	8019954 <_strtoul_l.isra.0+0xc8>
 801996e:	2430      	movs	r4, #48	; 0x30
 8019970:	2e00      	cmp	r6, #0
 8019972:	d1b0      	bne.n	80198d6 <_strtoul_l.isra.0+0x4a>
 8019974:	2608      	movs	r6, #8
 8019976:	e7ae      	b.n	80198d6 <_strtoul_l.isra.0+0x4a>
 8019978:	2c30      	cmp	r4, #48	; 0x30
 801997a:	d0a4      	beq.n	80198c6 <_strtoul_l.isra.0+0x3a>
 801997c:	260a      	movs	r6, #10
 801997e:	e7aa      	b.n	80198d6 <_strtoul_l.isra.0+0x4a>

08019980 <_strtoul_r>:
 8019980:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8019982:	4c06      	ldr	r4, [pc, #24]	; (801999c <_strtoul_r+0x1c>)
 8019984:	4d06      	ldr	r5, [pc, #24]	; (80199a0 <_strtoul_r+0x20>)
 8019986:	6824      	ldr	r4, [r4, #0]
 8019988:	6a24      	ldr	r4, [r4, #32]
 801998a:	2c00      	cmp	r4, #0
 801998c:	bf08      	it	eq
 801998e:	462c      	moveq	r4, r5
 8019990:	9400      	str	r4, [sp, #0]
 8019992:	f7ff ff7b 	bl	801988c <_strtoul_l.isra.0>
 8019996:	b003      	add	sp, #12
 8019998:	bd30      	pop	{r4, r5, pc}
 801999a:	bf00      	nop
 801999c:	2000000c 	.word	0x2000000c
 80199a0:	20000070 	.word	0x20000070

080199a4 <__submore>:
 80199a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80199a8:	460c      	mov	r4, r1
 80199aa:	6b49      	ldr	r1, [r1, #52]	; 0x34
 80199ac:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80199b0:	4299      	cmp	r1, r3
 80199b2:	d11d      	bne.n	80199f0 <__submore+0x4c>
 80199b4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80199b8:	f7ff fa66 	bl	8018e88 <_malloc_r>
 80199bc:	b918      	cbnz	r0, 80199c6 <__submore+0x22>
 80199be:	f04f 30ff 	mov.w	r0, #4294967295
 80199c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80199c6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80199ca:	63a3      	str	r3, [r4, #56]	; 0x38
 80199cc:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 80199d0:	6360      	str	r0, [r4, #52]	; 0x34
 80199d2:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 80199d6:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 80199da:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 80199de:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80199e2:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 80199e6:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 80199ea:	6020      	str	r0, [r4, #0]
 80199ec:	2000      	movs	r0, #0
 80199ee:	e7e8      	b.n	80199c2 <__submore+0x1e>
 80199f0:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 80199f2:	0077      	lsls	r7, r6, #1
 80199f4:	463a      	mov	r2, r7
 80199f6:	f000 f837 	bl	8019a68 <_realloc_r>
 80199fa:	4605      	mov	r5, r0
 80199fc:	2800      	cmp	r0, #0
 80199fe:	d0de      	beq.n	80199be <__submore+0x1a>
 8019a00:	eb00 0806 	add.w	r8, r0, r6
 8019a04:	4601      	mov	r1, r0
 8019a06:	4632      	mov	r2, r6
 8019a08:	4640      	mov	r0, r8
 8019a0a:	f7fe fdd7 	bl	80185bc <memcpy>
 8019a0e:	f8c4 8000 	str.w	r8, [r4]
 8019a12:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8019a16:	e7e9      	b.n	80199ec <__submore+0x48>

08019a18 <__ascii_wctomb>:
 8019a18:	b149      	cbz	r1, 8019a2e <__ascii_wctomb+0x16>
 8019a1a:	2aff      	cmp	r2, #255	; 0xff
 8019a1c:	bf85      	ittet	hi
 8019a1e:	238a      	movhi	r3, #138	; 0x8a
 8019a20:	6003      	strhi	r3, [r0, #0]
 8019a22:	700a      	strbls	r2, [r1, #0]
 8019a24:	f04f 30ff 	movhi.w	r0, #4294967295
 8019a28:	bf98      	it	ls
 8019a2a:	2001      	movls	r0, #1
 8019a2c:	4770      	bx	lr
 8019a2e:	4608      	mov	r0, r1
 8019a30:	4770      	bx	lr

08019a32 <memmove>:
 8019a32:	4288      	cmp	r0, r1
 8019a34:	b510      	push	{r4, lr}
 8019a36:	eb01 0302 	add.w	r3, r1, r2
 8019a3a:	d807      	bhi.n	8019a4c <memmove+0x1a>
 8019a3c:	1e42      	subs	r2, r0, #1
 8019a3e:	4299      	cmp	r1, r3
 8019a40:	d00a      	beq.n	8019a58 <memmove+0x26>
 8019a42:	f811 4b01 	ldrb.w	r4, [r1], #1
 8019a46:	f802 4f01 	strb.w	r4, [r2, #1]!
 8019a4a:	e7f8      	b.n	8019a3e <memmove+0xc>
 8019a4c:	4283      	cmp	r3, r0
 8019a4e:	d9f5      	bls.n	8019a3c <memmove+0xa>
 8019a50:	1881      	adds	r1, r0, r2
 8019a52:	1ad2      	subs	r2, r2, r3
 8019a54:	42d3      	cmn	r3, r2
 8019a56:	d100      	bne.n	8019a5a <memmove+0x28>
 8019a58:	bd10      	pop	{r4, pc}
 8019a5a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8019a5e:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8019a62:	e7f7      	b.n	8019a54 <memmove+0x22>

08019a64 <__malloc_lock>:
 8019a64:	4770      	bx	lr

08019a66 <__malloc_unlock>:
 8019a66:	4770      	bx	lr

08019a68 <_realloc_r>:
 8019a68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019a6a:	4607      	mov	r7, r0
 8019a6c:	4614      	mov	r4, r2
 8019a6e:	460e      	mov	r6, r1
 8019a70:	b921      	cbnz	r1, 8019a7c <_realloc_r+0x14>
 8019a72:	4611      	mov	r1, r2
 8019a74:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8019a78:	f7ff ba06 	b.w	8018e88 <_malloc_r>
 8019a7c:	b922      	cbnz	r2, 8019a88 <_realloc_r+0x20>
 8019a7e:	f7ff f9b5 	bl	8018dec <_free_r>
 8019a82:	4625      	mov	r5, r4
 8019a84:	4628      	mov	r0, r5
 8019a86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019a88:	f000 f814 	bl	8019ab4 <_malloc_usable_size_r>
 8019a8c:	42a0      	cmp	r0, r4
 8019a8e:	d20f      	bcs.n	8019ab0 <_realloc_r+0x48>
 8019a90:	4621      	mov	r1, r4
 8019a92:	4638      	mov	r0, r7
 8019a94:	f7ff f9f8 	bl	8018e88 <_malloc_r>
 8019a98:	4605      	mov	r5, r0
 8019a9a:	2800      	cmp	r0, #0
 8019a9c:	d0f2      	beq.n	8019a84 <_realloc_r+0x1c>
 8019a9e:	4631      	mov	r1, r6
 8019aa0:	4622      	mov	r2, r4
 8019aa2:	f7fe fd8b 	bl	80185bc <memcpy>
 8019aa6:	4631      	mov	r1, r6
 8019aa8:	4638      	mov	r0, r7
 8019aaa:	f7ff f99f 	bl	8018dec <_free_r>
 8019aae:	e7e9      	b.n	8019a84 <_realloc_r+0x1c>
 8019ab0:	4635      	mov	r5, r6
 8019ab2:	e7e7      	b.n	8019a84 <_realloc_r+0x1c>

08019ab4 <_malloc_usable_size_r>:
 8019ab4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8019ab8:	1f18      	subs	r0, r3, #4
 8019aba:	2b00      	cmp	r3, #0
 8019abc:	bfbc      	itt	lt
 8019abe:	580b      	ldrlt	r3, [r1, r0]
 8019ac0:	18c0      	addlt	r0, r0, r3
 8019ac2:	4770      	bx	lr

08019ac4 <_init>:
 8019ac4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019ac6:	bf00      	nop
 8019ac8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8019aca:	bc08      	pop	{r3}
 8019acc:	469e      	mov	lr, r3
 8019ace:	4770      	bx	lr

08019ad0 <_fini>:
 8019ad0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019ad2:	bf00      	nop
 8019ad4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8019ad6:	bc08      	pop	{r3}
 8019ad8:	469e      	mov	lr, r3
 8019ada:	4770      	bx	lr
