Release 8.2i - xst I.31
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 0.08 s | Elapsed : 0.00 / 2.00 s
 
--> 
Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.08 s | Elapsed : 0.00 / 2.00 s
 
--> 
Reading design: fpga.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "fpga.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "fpga"
Output Format                      : NGC
Target Device                      : xc2s200-5-fg256

---- Source Options
Top Module Name                    : fpga
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Multiplier Style                   : lut
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100
Add Generic Clock Buffer(BUFG)     : 4
Register Duplication               : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
RTL Output                         : Yes
Global Optimization                : AllClockNets
Write Timing Constraints           : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : fpga.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
safe_implementation                : No
Optimize Instantiated Primitives   : NO
tristate2logic                     : Yes
use_clock_enable                   : Yes
use_sync_set                       : Yes
use_sync_reset                     : Yes

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../../v/vga.v" in library work
Compiling verilog include file "../../v/vgacore.v"
Compiling verilog include file "../../v/crt.v"
Module <vgacore> compiled
Compiling verilog include file "../../v/video_ram.v"
Module <crt> compiled
Compiling verilog include file "../../v/char_rom.v"
Module <video_ram> compiled
Compiling verilog include file "../../v/ps2.v"
Module <char_rom> compiled
Compiling verilog include file "../../v/scancode.v"
Compiling verilog include file "../../v/scancode_rom.v"
Module <ps2> compiled
Module <scancode_rom> compiled
Module <scancode_convert> compiled
Compiling verilog file "../../v/fpga.v" in library work
Module <vga> compiled
Module <fpga> compiled
No errors in compilation
Analysis of file <"fpga.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <fpga> in library <work>.

Analyzing hierarchy for module <vga> in library <work>.

Analyzing hierarchy for module <char_rom> in library <work>.

Analyzing hierarchy for module <video_ram> in library <work>.

Analyzing hierarchy for module <vgacore> in library <work> with parameters.
	V_SIZE = "00000000000000000000000111100000"
	H_SIZE = "00000000000000000000001010000000"

Analyzing hierarchy for module <ps2> in library <work> with parameters.
	PS2_FREQ = "00000000000000000000000000001010"
	KEY_RELEASE = "11110000"
	FREQ = "00000000000000000110000110101000"
	TIMEOUT = "00000000000000000000100111000100"

Analyzing hierarchy for module <scancode_convert> in library <work> with parameters.
	C_INIT = "000"
	C_HOLD = "101"
	C_RELEASE = "100"
	C_KEYRELEASE = "011"
	C_KEYPRESS = "010"
	C_IDLE = "001"

Analyzing hierarchy for module <crt> in library <work> with parameters.
	T_RESET = "0000"
	T_WRITE = "0101"
	T_SCROLL = "1000"
	T_CLEARALL = "0001"
	LINES = "011001"
	COLS = "1010000"
	T_CLEARLAST_DONE = "1100"
	T_CLEARLAST = "1001"
	T_CLEARALL_NEXT = "0010"
	T_IDLE = "0011"
	T_CLEARLAST_WRITE = "1010"
	T_CLEARLAST_NEXT = "1011"
	T_PREWRITE = "0100"
	T_POSTWRITE = "0110"
	T_NEWLINE = "0111"

Analyzing hierarchy for module <scancode_rom> in library <work>.

Building hierarchy successfully finished.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <fpga>.
Module <fpga> is correct for synthesis.
 
Analyzing module <vga> in library <work>.
Module <vga> is correct for synthesis.
 
Analyzing module <char_rom> in library <work>.
Module <char_rom> is correct for synthesis.
 
Analyzing module <video_ram> in library <work>.
Module <video_ram> is correct for synthesis.
 
Analyzing module <vgacore> in library <work>.
	H_SIZE = 32'sb00000000000000000000001010000000
	V_SIZE = 32'sb00000000000000000000000111100000
Module <vgacore> is correct for synthesis.
 
Analyzing module <ps2> in library <work>.
	FREQ = 32'sb00000000000000000110000110101000
	PS2_FREQ = 32'sb00000000000000000000000000001010
	TIMEOUT = 32'sb00000000000000000000100111000100
	KEY_RELEASE = 8'b11110000
Module <ps2> is correct for synthesis.
 
Analyzing module <scancode_convert> in library <work>.
	C_INIT = 3'b000
	C_IDLE = 3'b001
	C_KEYPRESS = 3'b010
	C_KEYRELEASE = 3'b011
	C_RELEASE = 3'b100
	C_HOLD = 3'b101
"../../v/scancode.v" line 151: Found Full Case directive in module <scancode_convert>.
Module <scancode_convert> is correct for synthesis.
 
Analyzing module <scancode_rom> in library <work>.
Module <scancode_rom> is correct for synthesis.
 
Analyzing module <crt> in library <work>.
	T_RESET = 4'b0000
	T_CLEARALL = 4'b0001
	T_CLEARALL_NEXT = 4'b0010
	T_IDLE = 4'b0011
	T_PREWRITE = 4'b0100
	T_WRITE = 4'b0101
	T_POSTWRITE = 4'b0110
	T_NEWLINE = 4'b0111
	T_SCROLL = 4'b1000
	T_CLEARLAST = 4'b1001
	T_CLEARLAST_WRITE = 4'b1010
	T_CLEARLAST_NEXT = 4'b1011
	T_CLEARLAST_DONE = 4'b1100
	COLS = 7'b1010000
	LINES = 6'b011001
"../../v/crt.v" line 220: Found Full Case directive in module <crt>.
Module <crt> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <char_rom>.
    Related source file is "../../v/char_rom.v".
    Found 1024x8-bit ROM for signal <data>.
    Summary:
	inferred   1 ROM(s).
Unit <char_rom> synthesized.


Synthesizing Unit <video_ram>.
    Related source file is "../../v/video_ram.v".
    Found 2049x8-bit dual-port block RAM for signal <ram>.
    -----------------------------------------------------------------------
    | ram_style          | Auto                                |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2049-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk_w>         | rise     |
    |     weA            | connected to signal <we_n>          | low      |
    |     addrA          | connected to signal <ram_addr_w>    |          |
    |     diA            | connected to signal <data_in>       |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2049-word x 8-bit                   |          |
    |     clkB           | connected to signal <clk_r>         | rise     |
    |     addrB          | connected to signal <addr>          |          |
    |     doB            | connected to signal <data_out>      |          |
    -----------------------------------------------------------------------
    Found 12-bit register for signal <ram_addr_w>.
    Summary:
	inferred   1 RAM(s).
	inferred  12 D-type flip-flop(s).
Unit <video_ram> synthesized.


Synthesizing Unit <vgacore>.
    Related source file is "../../v/vgacore.v".
    Found 1-bit register for signal <vsync>.
    Found 1-bit register for signal <hblank>.
    Found 1-bit register for signal <enable>.
    Found 1-bit register for signal <hsync>.
    Found 10-bit comparator greatequal for signal <$cmp_ge0000> created at line 131.
    Found 11-bit comparator greatequal for signal <$cmp_ge0001> created at line 145.
    Found 11-bit comparator greatequal for signal <$cmp_ge0002> created at line 109.
    Found 10-bit comparator greatequal for signal <$cmp_ge0003> created at line 123.
    Found 11-bit comparator less for signal <$cmp_lt0000> created at line 137.
    Found 10-bit comparator less for signal <$cmp_lt0001> created at line 131.
    Found 11-bit comparator less for signal <$cmp_lt0002> created at line 79.
    Found 10-bit comparator less for signal <$cmp_lt0003> created at line 95.
    Found 11-bit comparator less for signal <$cmp_lt0004> created at line 109.
    Found 10-bit comparator less for signal <$cmp_lt0005> created at line 123.
    Found 11-bit up counter for signal <hcnt>.
    Found 10-bit up counter for signal <vcnt>.
    Summary:
	inferred   2 Counter(s).
	inferred   4 D-type flip-flop(s).
	inferred  10 Comparator(s).
Unit <vgacore> synthesized.


Synthesizing Unit <ps2>.
    Related source file is "../../v/ps2.v".
WARNING:Xst:646 - Signal <keyrel_r> is assigned but never used.
WARNING:Xst:653 - Signal <keyrel_x> is used but never assigned. Tied to value 0.
    Found 14-bit adder for signal <$addsub0000> created at line 93.
    Found 4-bit adder for signal <$addsub0001> created at line 103.
    Found 4-bit register for signal <bitcnt_r>.
    Found 4-bit 4-to-1 multiplexer for signal <bitcnt_x>.
    Found 1-bit register for signal <error_r>.
    Found 5-bit register for signal <ps2_clk_r>.
    Found 1-bit register for signal <rdy_r>.
    Found 10-bit register for signal <sc_r>.
    Found 14-bit register for signal <timer_r>.
    Summary:
	inferred  35 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   4 Multiplexer(s).
Unit <ps2> synthesized.


Synthesizing Unit <crt>.
    Related source file is "../../v/crt.v".
WARNING:Xst:646 - Signal <printable> is assigned but never used.
WARNING:Xst:646 - Signal <clr_offset> is assigned but never used.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 24                                             |
    | Inputs             | 8                                              |
    | Outputs            | 13                                             |
    | Clock              | clock (rising_edge)                            |
    | Reset              | reset_n (negative)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4x1-bit ROM for signal <set_newline>.
WARNING:Xst:737 - Found 1-bit latch for signal <ram_wclk>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 1-bit register for signal <done>.
    Found 8-bit register for signal <ram_data>.
    Found 12-bit adder for signal <ram_addr>.
    Found 12-bit adder for signal <$addsub0000>.
    Found 12-bit adder for signal <$addsub0001> created at line 102.
    Found 8-bit adder for signal <$addsub0002>.
    Found 7-bit up counter for signal <cursor_h>.
    Found 6-bit up counter for signal <cursor_v>.
    Found 1-bit register for signal <newline>.
    Found 12-bit register for signal <offset>.
    Found 3-bit up counter for signal <write_delay>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred   3 Counter(s).
	inferred  22 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
Unit <crt> synthesized.


Synthesizing Unit <scancode_rom>.
    Related source file is "../../v/scancode_rom.v".
Unit <scancode_rom> synthesized.


Synthesizing Unit <scancode_convert>.
    Related source file is "../../v/scancode.v".
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 8                                              |
    | Outputs            | 5                                              |
    | Clock              | clock (rising_edge)                            |
    | Reset              | reset_n (negative)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4x1-bit ROM for signal <key_up_clear>.
    Found 1-bit register for signal <strobe_out>.
    Found 8-bit register for signal <ascii>.
    Found 1-bit register for signal <key_up>.
    Found 8-bit subtractor for signal <$addsub0000> created at line 135.
    Found 1-bit register for signal <capslock>.
    Found 1-bit register for signal <ctrl>.
    Found 3-bit up counter for signal <hold_count>.
    Found 1-bit register for signal <release_prefix>.
    Found 7-bit register for signal <sc>.
    Found 1-bit register for signal <shift>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  21 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <scancode_convert> synthesized.


Synthesizing Unit <vga>.
    Related source file is "../../v/vga.v".
WARNING:Xst:646 - Signal <rom_addr_char<7>> is assigned but never used.
WARNING:Xst:646 - Signal <resetVGA> is assigned but never used.
WARNING:Xst:646 - Signal <done> is assigned but never used.
WARNING:Xst:646 - Signal <kb_bsy> is assigned but never used.
WARNING:Xst:646 - Signal <hloc<2:0>> is assigned but never used.
WARNING:Xst:646 - Signal <vloc<9>> is assigned but never used.
    Found 7-bit comparator equal for signal <$cmp_eq0001> created at line 159.
    Found 6-bit comparator equal for signal <$cmp_eq0002> created at line 159.
    Found 8-bit 4-to-1 multiplexer for signal <$mux0002>.
    Found 1-bit register for signal <charload>.
    Found 8-bit register for signal <crt_data>.
    Found 1-bit register for signal <crtclk>.
    Found 1-bit register for signal <insert_crt_data>.
    Found 3-bit up counter for signal <pclk>.
    Found 8-bit register for signal <pixel_hold>.
    Found 9-bit register for signal <pixelData>.
    Found 12-bit adder for signal <ram_addr_video>.
    Found 8-bit register for signal <rom_addr_char>.
    Found 12-bit adder for signal <vpos_times_80>.
    Summary:
	inferred   1 Counter(s).
	inferred  36 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <vga> synthesized.


Synthesizing Unit <fpga>.
    Related source file is "../../v/fpga.v".
    Found finite state machine <FSM_2> for signal <gray_cnt>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 4                                              |
    | Inputs             | 0                                              |
    | Outputs            | 2                                              |
    | Clock              | clka (rising_edge)                             |
    | Reset              | reset_n (negative)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <fpga> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 2049x8-bit dual-port block RAM                        : 1
# ROMs                                                 : 3
 1024x8-bit ROM                                        : 1
 4x1-bit ROM                                           : 2
# Adders/Subtractors                                   : 9
 12-bit adder                                          : 5
 14-bit adder                                          : 1
 4-bit adder                                           : 1
 8-bit adder                                           : 1
 8-bit subtractor                                      : 1
# Counters                                             : 7
 10-bit up counter                                     : 1
 11-bit up counter                                     : 1
 3-bit up counter                                      : 3
 6-bit up counter                                      : 1
 7-bit up counter                                      : 1
# Registers                                            : 30
 1-bit register                                        : 17
 10-bit register                                       : 1
 12-bit register                                       : 2
 14-bit register                                       : 1
 4-bit register                                        : 1
 5-bit register                                        : 1
 7-bit register                                        : 1
 8-bit register                                        : 5
 9-bit register                                        : 1
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 12
 10-bit comparator greatequal                          : 2
 10-bit comparator less                                : 3
 11-bit comparator greatequal                          : 2
 11-bit comparator less                                : 3
 6-bit comparator equal                                : 1
 7-bit comparator equal                                : 1
# Multiplexers                                         : 2
 4-bit 4-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <gray_cnt> on signal <gray_cnt[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <vga/scancode_convert/state> on signal <state[1:6]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 000001
 001   | 000010
 010   | 010000
 011   | 001000
 100   | 000100
 101   | 100000
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <vga/crt/state> on signal <state[1:13]> with one-hot encoding.
------------------------
 State | Encoding
------------------------
 0000  | 0000000000001
 0001  | 0000000000010
 0010  | 0000000000100
 0011  | 0000000001000
 0100  | 0000000010000
 0101  | 0000000100000
 0110  | 0000001000000
 0111  | 0000010000000
 1000  | 0000100000000
 1001  | 0001000000000
 1010  | 0010000000000
 1011  | 0100000000000
 1100  | 1000000000000
------------------------
Loading device for application Rf_Device from file 'v200.nph' in environment /opt/Xilinx.
WARNING:Xst:1291 - FF/Latch <rom_addr_char_7> is unconnected in block <vga>.
INFO:Xst:2261 - The FF/Latch <pixelData_0> in Unit <vga> is equivalent to the following 8 FFs/Latches, which will be removed : <pixelData_1> <pixelData_2> <pixelData_3> <pixelData_4> <pixelData_5> <pixelData_6> <pixelData_7> <pixelData_8> 
WARNING:Xst:1291 - FF/Latch <enable> is unconnected in block <vgacore>.
WARNING:Xst:1291 - FF/Latch <done> is unconnected in block <crt>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 3
# RAMs                                                 : 1
 2049x8-bit dual-port block RAM                        : 1
# ROMs                                                 : 3
 1024x8-bit ROM                                        : 1
 4x1-bit ROM                                           : 2
# Adders/Subtractors                                   : 8
 12-bit adder                                          : 4
 14-bit adder                                          : 1
 4-bit adder                                           : 1
 8-bit adder                                           : 1
 8-bit subtractor                                      : 1
# Counters                                             : 7
 10-bit up counter                                     : 1
 11-bit up counter                                     : 1
 3-bit up counter                                      : 3
 6-bit up counter                                      : 1
 7-bit up counter                                      : 1
# Registers                                            : 130
 Flip-Flops                                            : 130
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 12
 10-bit comparator greatequal                          : 2
 10-bit comparator less                                : 3
 11-bit comparator greatequal                          : 2
 11-bit comparator less                                : 3
 6-bit comparator equal                                : 1
 7-bit comparator equal                                : 1
# Multiplexers                                         : 9
 1-bit 4-to-1 multiplexer                              : 8
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1988 - Unit <vgacore>: instances <Mcompar__cmp_lt0000>, <Mcompar__cmp_ge0001> of unit <LPM_COMPARE_1> and unit <LPM_COMPARE_6> are dual, second instance is removed
WARNING:Xst:1291 - FF/Latch <inst_Mram_mem71> is unconnected in block <vga>.

Optimizing unit <fpga> ...

Optimizing unit <crt> ...

Optimizing unit <vgacore> ...

Optimizing unit <scancode_rom> ...

Optimizing unit <ps2> ...

Optimizing unit <vga> ...

Optimizing unit <scancode_convert> ...

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <vga/crt_data_7> is unconnected in block <fpga>.
WARNING:Xst:1291 - FF/Latch <vga/crt/ram_data_7> is unconnected in block <fpga>.
WARNING:Xst:1291 - FF/Latch <vga/crt/done> is unconnected in block <fpga>.
WARNING:Xst:1291 - FF/Latch <vga/vgacore/enable> is unconnected in block <fpga>.
WARNING:Xst:1291 - FF/Latch <vga/scancode_convert/ascii_7> is unconnected in block <fpga>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block fpga, actual ratio is 17.
FlipFlop vga/rom_addr_char_0 has been replicated 1 time(s)
FlipFlop vga/rom_addr_char_1 has been replicated 1 time(s)
FlipFlop vga/scancode_convert/sc_0 has been replicated 1 time(s)
FlipFlop vga/scancode_convert/sc_1 has been replicated 1 time(s)
FlipFlop vga/vgacore/vcnt_0 has been replicated 1 time(s)
FlipFlop vga/vgacore/vcnt_1 has been replicated 1 time(s)
FlipFlop vga/vgacore/vcnt_2 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <fpga> :
INFO:Xst:2387 - HDL ADVISOR - A 2-bit shift register was found for signal <vga/ps2/ps2_clk_r_1> and currently occupies 2 logic cells (1 slices). Removing the set/reset logic would take advantage of SRL16 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:2387 - HDL ADVISOR - A 3-bit shift register was found for signal <vga/ps2/sc_r_7> and currently occupies 3 logic cells (1 slices). Removing the set/reset logic would take advantage of SRL16 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <fpga> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 175
 Flip-Flops                                            : 175

=========================================================================

=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : fpga.ngr
Top Level Output File Name         : fpga
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 23

Cell Usage :
# BELS                             : 978
#      GND                         : 1
#      INV                         : 15
#      LUT1                        : 27
#      LUT2                        : 71
#      LUT2_D                      : 1
#      LUT2_L                      : 1
#      LUT3                        : 186
#      LUT3_D                      : 3
#      LUT3_L                      : 6
#      LUT4                        : 376
#      LUT4_D                      : 9
#      LUT4_L                      : 30
#      MULT_AND                    : 10
#      MUXCY                       : 60
#      MUXF5                       : 100
#      MUXF6                       : 26
#      VCC                         : 1
#      XORCY                       : 55
# FlipFlops/Latches                : 176
#      FD                          : 29
#      FDC                         : 67
#      FDC_1                       : 14
#      FDCE                        : 38
#      FDE                         : 16
#      FDP                         : 10
#      FDR                         : 1
#      LD                          : 1
# RAMS                             : 7
#      RAMB4_S1_S1                 : 7
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 22
#      IBUF                        : 3
#      OBUF                        : 19
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200fg256-5 

 Number of Slices:                     387  out of   2352    16%  
 Number of Slice Flip Flops:           176  out of   4704     3%  
 Number of 4 input LUTs:               725  out of   4704    15%  
 Number of IOs:                         23
 Number of bonded IOBs:                 23  out of    180    12%  
 Number of BRAMs:                        7  out of     14    50%  
 Number of GCLKs:                        3  out of      4    75%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)           | Load  |
-----------------------------------+---------------------------------+-------+
clka                               | BUFGP                           | 2     |
gray_cnt_FFd11                     | BUFG                            | 102   |
vga/pclk_2                         | NONE(vga/rom_addr_char_2)       | 9     |
vga/crt/ram_wclk                   | NONE(vga/video_ram/ram_addr_w_9)| 19    |
vga/charload                       | NONE(vga/inst_Mram_mem31)       | 7     |
vga/crtclk1                        | BUFG                            | 37    |
vga/crt/_or0000(vga/crt/_or00001:O)| NONE(*)(vga/crt/ram_wclk)       | 1     |
vga/vgacore/hblank                 | NONE(vga/vgacore/vcnt_4)        | 13    |
-----------------------------------+---------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------------------------+------------------------+-------+
Control Signal                                        | Buffer(FF name)        | Load  |
------------------------------------------------------+------------------------+-------+
gray_cnt_Rst_inv(gray_cnt_Rst_inv1_INV_0:O)           | NONE(gray_cnt_FFd1)    | 65    |
gray_cnt_Rst_inv1_INV_0_1(gray_cnt_Rst_inv1_INV_0_1:O)| NONE(vga/vgacore/hsync)| 64    |
------------------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 13.678ns (Maximum Frequency: 73.110MHz)
   Minimum input arrival time before clock: 2.827ns
   Maximum output required time after clock: 18.188ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clka'
  Clock period: 13.121ns (frequency: 76.214MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               13.121ns (Levels of Logic = 2)
  Source:            gray_cnt_FFd1 (FF)
  Destination:       gray_cnt_FFd2 (FF)
  Source Clock:      clka rising
  Destination Clock: clka rising

  Data Path: gray_cnt_FFd1 to gray_cnt_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   1.292   1.150  gray_cnt_FFd1 (gray_cnt_FFd11)
     BUFG:I->O           103   0.773   7.350  gray_cnt_FFd1_BUFG (gray_cnt_FFd1)
     INV:I->O              1   0.653   1.150  gray_cnt_FFd2-In1_INV_0 (gray_cnt_FFd2-In)
     FDC:D                     0.753          gray_cnt_FFd2
    ----------------------------------------
    Total                     13.121ns (3.471ns logic, 9.650ns route)
                                       (26.5% logic, 73.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'gray_cnt_FFd11'
  Clock period: 13.025ns (frequency: 76.775MHz)
  Total number of paths / destination ports: 2095 / 138
-------------------------------------------------------------------------
Delay:               13.025ns (Levels of Logic = 6)
  Source:            vga/scancode_convert/ctrl (FF)
  Destination:       vga/scancode_convert/ascii_4 (FF)
  Source Clock:      gray_cnt_FFd11 rising
  Destination Clock: gray_cnt_FFd11 rising

  Data Path: vga/scancode_convert/ctrl to vga/scancode_convert/ascii_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   1.292   1.740  vga/scancode_convert/ctrl (vga/scancode_convert/ctrl)
     LUT3:I0->O           20   0.653   3.200  vga/scancode_convert/raise1 (vga/scancode_convert/raise)
     LUT3:I1->O            1   0.653   1.150  vga/scancode_convert/scancode_rom/data<3>81 (vga/scancode_convert/scancode_rom/N43)
     LUT4_L:I1->LO         1   0.653   0.100  vga/scancode_convert/scancode_rom/data<4>145 (vga/scancode_convert/scancode_rom/data<4>1_map1650)
     LUT4:I2->O            1   0.653   1.150  vga/scancode_convert/scancode_rom/data<4>182 (vga/scancode_convert/scancode_rom/data<4>1_map1654)
     LUT4:I1->O            1   0.653   0.000  vga/scancode_convert/scancode_rom/data<4>1673_F (N3329)
     MUXF5:I0->O           1   0.375   0.000  vga/scancode_convert/scancode_rom/data<4>1673 (vga/scancode_convert/rom_data<4>)
     FDE:D                     0.753          vga/scancode_convert/ascii_4
    ----------------------------------------
    Total                     13.025ns (5.685ns logic, 7.340ns route)
                                       (43.6% logic, 56.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'vga/crt/ram_wclk'
  Clock period: 4.587ns (frequency: 218.007MHz)
  Total number of paths / destination ports: 84 / 84
-------------------------------------------------------------------------
Delay:               4.587ns (Levels of Logic = 0)
  Source:            vga/video_ram/ram_addr_w_11 (FF)
  Destination:       vga/inst_Mram_mem8 (RAM)
  Source Clock:      vga/crt/ram_wclk rising
  Destination Clock: vga/crt/ram_wclk rising

  Data Path: vga/video_ram/ram_addr_w_11 to vga/inst_Mram_mem8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   1.292   1.950  vga/video_ram/ram_addr_w_11 (vga/video_ram/ram_addr_w_11)
     RAMB4_S1_S1:ADDRA11        1.345          vga/inst_Mram_mem61
    ----------------------------------------
    Total                      4.587ns (2.637ns logic, 1.950ns route)
                                       (57.5% logic, 42.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'vga/crtclk1'
  Clock period: 11.607ns (frequency: 86.155MHz)
  Total number of paths / destination ports: 703 / 50
-------------------------------------------------------------------------
Delay:               11.607ns (Levels of Logic = 4)
  Source:            vga/crt/cursor_h_0 (FF)
  Destination:       vga/crt/cursor_h_0 (FF)
  Source Clock:      vga/crtclk1 rising
  Destination Clock: vga/crtclk1 rising

  Data Path: vga/crt/cursor_h_0 to vga/crt/cursor_h_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            10   1.292   2.200  vga/crt/cursor_h_0 (vga/crt/cursor_h_0)
     LUT4_L:I1->LO         1   0.653   0.100  vga/crt/eol_SW1 (N3311)
     LUT4:I0->O           16   0.653   2.800  vga/crt/eol (vga/crt/eol)
     LUT4_D:I3->O          6   0.653   1.850  vga/crt/_and000019 (vga/crt/_and0000_map1131)
     LUT4:I1->O            1   0.653   0.000  vga/crt/cursor_h_Eqn_51 (vga/crt/cursor_h_Eqn_5)
     FDCE:D                    0.753          vga/crt/cursor_h_5
    ----------------------------------------
    Total                     11.607ns (4.657ns logic, 6.950ns route)
                                       (40.1% logic, 59.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'vga/vgacore/hblank'
  Clock period: 13.678ns (frequency: 73.110MHz)
  Total number of paths / destination ports: 566 / 13
-------------------------------------------------------------------------
Delay:               13.678ns (Levels of Logic = 13)
  Source:            vga/vgacore/vcnt_1 (FF)
  Destination:       vga/vgacore/vcnt_9 (FF)
  Source Clock:      vga/vgacore/hblank falling
  Destination Clock: vga/vgacore/hblank falling

  Data Path: vga/vgacore/vcnt_1 to vga/vgacore/vcnt_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           87   1.292   6.550  vga/vgacore/vcnt_1 (vga/vgacore/vcnt_1)
     LUT4_D:I1->LO         1   0.653   0.100  vga/vgacore/vcnt_Eqn_911 (N3480)
     LUT4:I1->O            2   0.653   1.340  vga/vgacore/vcnt_Eqn_bis_021 (vga/vgacore/vcnt_Eqn_bis_0)
     LUT2:I1->O            2   0.653   0.000  vga/vgacore/Mcount_vcnt_lut<0> (vga/vgacore/Result<0>1)
     MUXCY:S->O            1   0.784   0.000  vga/vgacore/Mcount_vcnt_cy<0> (vga/vgacore/Mcount_vcnt_cy<0>)
     MUXCY:CI->O           1   0.050   0.000  vga/vgacore/Mcount_vcnt_cy<1> (vga/vgacore/Mcount_vcnt_cy<1>)
     MUXCY:CI->O           1   0.050   0.000  vga/vgacore/Mcount_vcnt_cy<2> (vga/vgacore/Mcount_vcnt_cy<2>)
     MUXCY:CI->O           1   0.050   0.000  vga/vgacore/Mcount_vcnt_cy<3> (vga/vgacore/Mcount_vcnt_cy<3>)
     MUXCY:CI->O           1   0.050   0.000  vga/vgacore/Mcount_vcnt_cy<4> (vga/vgacore/Mcount_vcnt_cy<4>)
     MUXCY:CI->O           1   0.050   0.000  vga/vgacore/Mcount_vcnt_cy<5> (vga/vgacore/Mcount_vcnt_cy<5>)
     MUXCY:CI->O           1   0.050   0.000  vga/vgacore/Mcount_vcnt_cy<6> (vga/vgacore/Mcount_vcnt_cy<6>)
     MUXCY:CI->O           1   0.050   0.000  vga/vgacore/Mcount_vcnt_cy<7> (vga/vgacore/Mcount_vcnt_cy<7>)
     MUXCY:CI->O           0   0.050   0.000  vga/vgacore/Mcount_vcnt_cy<8> (vga/vgacore/Mcount_vcnt_cy<8>)
     XORCY:CI->O           1   0.500   0.000  vga/vgacore/Mcount_vcnt_xor<9> (vga/vgacore/Result<9>1)
     FDC_1:D                   0.753          vga/vgacore/vcnt_9
    ----------------------------------------
    Total                     13.678ns (5.688ns logic, 7.990ns route)
                                       (41.6% logic, 58.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gray_cnt_FFd11'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.827ns (Levels of Logic = 1)
  Source:            ps2_clk (PAD)
  Destination:       vga/ps2/ps2_clk_r_0 (FF)
  Destination Clock: gray_cnt_FFd11 rising

  Data Path: ps2_clk to vga/ps2/ps2_clk_r_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.924   1.150  ps2_clk_IBUF (ps2_clk_IBUF)
     FDP:D                     0.753          vga/ps2/ps2_clk_r_0
    ----------------------------------------
    Total                      2.827ns (1.677ns logic, 1.150ns route)
                                       (59.3% logic, 40.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'gray_cnt_FFd11'
  Total number of paths / destination ports: 28 / 19
-------------------------------------------------------------------------
Offset:              12.522ns (Levels of Logic = 2)
  Source:            vga/vgacore/hblank (FF)
  Destination:       vga_red0 (PAD)
  Source Clock:      gray_cnt_FFd11 rising

  Data Path: vga/vgacore/hblank to vga_red0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             17   1.292   2.900  vga/vgacore/hblank (vga/vgacore/hblank)
     LUT3:I2->O            9   0.653   2.120  vga/pixel<8>27 (pixel<8>)
     OBUF:I->O                 5.557          vga_red1_OBUF (vga_red1)
    ----------------------------------------
    Total                     12.522ns (7.502ns logic, 5.020ns route)
                                       (59.9% logic, 40.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'vga/vgacore/hblank'
  Total number of paths / destination ports: 108 / 9
-------------------------------------------------------------------------
Offset:              18.188ns (Levels of Logic = 4)
  Source:            vga/vgacore/vcnt_2_1 (FF)
  Destination:       vga_red0 (PAD)
  Source Clock:      vga/vgacore/hblank falling

  Data Path: vga/vgacore/vcnt_2_1 to vga_red0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           84   1.292   6.400  vga/vgacore/vcnt_2_1 (vga/vgacore/vcnt_2_1)
     LUT3:I1->O            1   0.653   0.000  vga/pixel<8>191 (N3439)
     MUXF5:I1->O           1   0.363   1.150  vga/pixel<8>19_f5 (vga/pixel<8>_map785)
     LUT3:I0->O            9   0.653   2.120  vga/pixel<8>27 (pixel<8>)
     OBUF:I->O                 5.557          vga_red1_OBUF (vga_red1)
    ----------------------------------------
    Total                     18.188ns (8.518ns logic, 9.670ns route)
                                       (46.8% logic, 53.2% route)

=========================================================================
CPU : 30.25 / 30.36 s | Elapsed : 31.00 / 33.00 s
 
--> 


Total memory usage is 262956 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   21 (   0 filtered)
Number of infos    :    6 (   0 filtered)

