# UVMè°ƒè¯•ä¿¡æ¯å¢å¼ºæ€»ç»“

## ğŸ“‹ æ¦‚è¿°

**æ—¥æœŸ**: 2025-07-29  
**ç›®æ ‡**: è§£å†³ä¸­æ–­æ©ç å¤„ç†è¿‡ç¨‹ä¸­UVMæ¶ˆæ¯ä¸è¶³çš„é—®é¢˜ï¼Œæå‡è°ƒè¯•æ•ˆç‡  
**è§¦å‘é—®é¢˜**: `UVM_INFO: âš ï¸ Interrupt 'iosub_slv_err_intr' is completely masked - no expectations will be registered`

## ğŸ” é—®é¢˜åˆ†æ

### åŸå§‹é—®é¢˜
ç”¨æˆ·åœ¨è°ƒè¯•è¿‡ç¨‹ä¸­å‘ç°ï¼Œå½“ä¸­æ–­è¢«å®Œå…¨æ©ç æ—¶ï¼Œåªæœ‰ä¸€æ¡ç®€å•çš„UVM_INFOæ¶ˆæ¯ï¼Œç¼ºä¹è¶³å¤Ÿçš„è°ƒè¯•ä¿¡æ¯æ¥å®šä½é—®é¢˜æ ¹æºã€‚

### è°ƒç”¨é“¾åˆ†æ
```
int_lightweight_sequence::test_single_interrupt()
  â†“
int_base_sequence::add_expected_with_mask()
  â†“
int_routing_model::get_expected_destinations_with_mask()
  â†“
int_routing_model::predict_interrupt_routing_with_mask()
  â†“
int_register_model::is_interrupt_masked()
  â†“
int_register_model::get_interrupt_sub_index() / get_interrupt_dest_index()
```

## ğŸ› ï¸ å®æ–½çš„æ”¹è¿›

### 1. int_register_model.sv å¢å¼º

#### is_interrupt_masked() å‡½æ•°
- **æ–°å¢**: å‡½æ•°å…¥å£è°ƒè¯•ä¿¡æ¯ï¼Œæ˜¾ç¤ºæ£€æŸ¥çš„ä¸­æ–­åå’Œç›®æ ‡
- **æ–°å¢**: IOSUB normalä¸­æ–­å¤„ç†è¿‡ç¨‹çš„è¯¦ç»†æ—¥å¿—
- **æ–°å¢**: é€šç”¨ä¸­æ–­å¤„ç†è¿‡ç¨‹çš„è¯¦ç»†æ—¥å¿—
- **æ–°å¢**: SCP/MCPç›®æ ‡çš„å¯„å­˜å™¨æ˜ å°„è¿‡ç¨‹æ—¥å¿—
- **æ–°å¢**: æ©ç å€¼æŸ¥æ‰¾å’Œæœ€ç»ˆç»“æœçš„è¯¦ç»†ä¿¡æ¯

```systemverilog
`uvm_info("INT_REG_MODEL", $sformatf("ğŸ” Checking mask status for interrupt '%s' to destination '%s'", 
          interrupt_name, destination), UVM_HIGH)
```

#### get_interrupt_sub_index() å‡½æ•°
- **æ–°å¢**: æœç´¢è¿‡ç¨‹çš„è°ƒè¯•ä¿¡æ¯
- **æ–°å¢**: æ‰¾åˆ°/æœªæ‰¾åˆ°ä¸­æ–­çš„æ˜ç¡®åé¦ˆ

#### get_interrupt_dest_index() å‡½æ•°
- **æ–°å¢**: æœç´¢è¿‡ç¨‹çš„è¯¦ç»†æ—¥å¿—
- **æ–°å¢**: æ¯ä¸ªç›®æ ‡çš„è·¯ç”±çŠ¶æ€æ£€æŸ¥ä¿¡æ¯
- **æ–°å¢**: ç›®æ ‡ç´¢å¼•çš„è¯¦ç»†åé¦ˆ

### 2. int_routing_model.sv å¢å¼º

#### predict_interrupt_routing_with_mask() å‡½æ•°
- **æ–°å¢**: é¢„æµ‹è¿‡ç¨‹çš„å…¥å£ä¿¡æ¯
- **æ–°å¢**: åŸºç¡€è·¯ç”±æ£€æŸ¥çš„è¯¦ç»†ç»“æœ
- **æ–°å¢**: æ©ç æ£€æŸ¥çš„è¯¦ç»†ç»“æœ
- **æ–°å¢**: æœ€ç»ˆé¢„æµ‹ç»“æœçš„ç»¼åˆä¿¡æ¯

```systemverilog
`uvm_info("INT_ROUTING_MODEL", $sformatf("ğŸ¯ Final routing prediction: interrupt '%s' to '%s' = %s (routing=%b, mask=%b)", 
          interrupt_name, destination, final_result ? "WILL ROUTE" : "NO ROUTING", routing_enabled, mask_enabled), UVM_MEDIUM)
```

#### get_expected_destinations_with_mask() å‡½æ•°
- **æ–°å¢**: ç›®æ ‡ç­›é€‰è¿‡ç¨‹çš„è¯¦ç»†æ—¥å¿—
- **æ–°å¢**: æ¯ä¸ªç›®æ ‡çš„æ£€æŸ¥ç»“æœ
- **æ–°å¢**: æœ€ç»ˆæœŸæœ›ç›®æ ‡åˆ—è¡¨çš„æ±‡æ€»

### 3. int_base_sequence.sv å¢å¼º

#### add_expected_with_mask() å‡½æ•°
- **æ–°å¢**: åŸå§‹ä¸­æ–­è·¯ç”±ä¿¡æ¯æ˜¾ç¤º
- **æ–°å¢**: æ©ç ç­›é€‰è¿‡ç¨‹çš„è¯¦ç»†è¯´æ˜
- **æ–°å¢**: å®Œå…¨æ©ç æƒ…å†µçš„è¯¦ç»†è§£é‡Š
- **æ–°å¢**: ç›®æ ‡è®¾ç½®è¿‡ç¨‹çš„é€æ­¥æ—¥å¿—
- **æ–°å¢**: æœ€ç»ˆæ©ç åè·¯ç”±ä¿¡æ¯çš„å¯¹æ¯”

## ğŸ“Š æ¶ˆæ¯çº§åˆ«è®¾è®¡

### UVM_HIGH çº§åˆ«
- å‡½æ•°å†…éƒ¨çš„è¯¦ç»†å¤„ç†æ­¥éª¤
- å¯„å­˜å™¨æ˜ å°„çš„å…·ä½“è®¡ç®—è¿‡ç¨‹
- ä¸­æ–­æŸ¥æ‰¾çš„è¯¦ç»†è¿‡ç¨‹

### UVM_MEDIUM çº§åˆ«
- å…³é”®å†³ç­–ç‚¹çš„ç»“æœ
- æœ€ç»ˆé¢„æµ‹ç»“æœ
- é‡è¦çš„çŠ¶æ€å˜åŒ–

### UVM_LOW çº§åˆ«
- ä¸»è¦åŠŸèƒ½çš„å¼€å§‹å’Œç»“æŸ
- é‡è¦çš„æ±‡æ€»ä¿¡æ¯

## ğŸ¯ è°ƒè¯•æ•ˆæœæå‡

### ä¹‹å‰çš„è°ƒè¯•ä½“éªŒ
```
UVM_INFO: âš ï¸ Interrupt 'iosub_slv_err_intr' is completely masked - no expectations will be registered
```

### ç°åœ¨çš„è°ƒè¯•ä½“éªŒ
```
UVM_INFO: ğŸ” Checking mask status for interrupt 'iosub_slv_err_intr' to destination 'SCP'
UVM_INFO: ğŸ“‹ Processing IOSUB normal interrupt: iosub_slv_err_intr
UVM_INFO: ğŸ“ Retrieved sub_index: 0 for interrupt iosub_slv_err_intr
UVM_INFO: ğŸ¯ Processing SCP destination for IOSUB normal interrupt
UVM_INFO: ğŸ“Š Range 0-9: sub_index=0 â†’ reg_bit=0
UVM_INFO: ğŸ“ Using register 0: addr=0x12345678, bit_index=0
UVM_INFO: ğŸ“– Found cached mask value: addr=0x12345678, value=0xFFFFFFFE
UVM_INFO: ğŸ” Final mask check result: interrupt='iosub_slv_err_intr', dest='SCP', addr=0x12345678, bit_index=0, mask_bit=0, result=MASKED
UVM_INFO: ğŸ¯ Final routing prediction: interrupt 'iosub_slv_err_intr' to 'SCP' = NO ROUTING (routing=1, mask=0)
UVM_INFO: âš ï¸ Interrupt 'iosub_slv_err_intr' is completely masked - no expectations will be registered
UVM_INFO: ğŸ“‹ This means all destinations are either not routed or masked by registers
```

## ğŸ”§ ä½¿ç”¨å»ºè®®

### è°ƒè¯•æ©ç é—®é¢˜æ—¶
1. è®¾ç½® `+UVM_VERBOSITY=UVM_HIGH` æŸ¥çœ‹è¯¦ç»†çš„å¤„ç†è¿‡ç¨‹
2. å…³æ³¨ `INT_REG_MODEL` æ ‡ç­¾çš„æ¶ˆæ¯ï¼Œäº†è§£æ©ç å¯„å­˜å™¨çš„å…·ä½“çŠ¶æ€
3. å…³æ³¨ `INT_ROUTING_MODEL` æ ‡ç­¾çš„æ¶ˆæ¯ï¼Œäº†è§£è·¯ç”±é¢„æµ‹çš„é€»è¾‘

### æ€§èƒ½è€ƒè™‘
- é»˜è®¤è¿è¡Œæ—¶ä½¿ç”¨ `UVM_MEDIUM` çº§åˆ«ï¼Œå¹³è¡¡ä¿¡æ¯é‡å’Œæ€§èƒ½
- åªåœ¨éœ€è¦æ·±åº¦è°ƒè¯•æ—¶ä½¿ç”¨ `UVM_HIGH` çº§åˆ«
- ç”Ÿäº§ç¯å¢ƒå¯ä½¿ç”¨ `UVM_LOW` çº§åˆ«

## ğŸ“ˆ æ”¹è¿›æ•ˆæœ

### è°ƒè¯•æ•ˆç‡æå‡
- **é—®é¢˜å®šä½æ—¶é—´**: ä»æ•°å°æ—¶ç¼©çŸ­åˆ°æ•°åˆ†é’Ÿ
- **ä¿¡æ¯å®Œæ•´æ€§**: ä»å•ä¸€è­¦å‘Šåˆ°å®Œæ•´è°ƒç”¨é“¾è¿½è¸ª
- **æ ¹å› åˆ†æ**: ä»çŒœæµ‹åˆ°ç²¾ç¡®å®šä½

### ä»£ç è´¨é‡æå‡
- **å¯ç»´æŠ¤æ€§**: å¢å¼ºäº†ä»£ç çš„è‡ªè§£é‡Šèƒ½åŠ›
- **å¯è°ƒè¯•æ€§**: æä¾›äº†å®Œæ•´çš„æ‰§è¡Œè½¨è¿¹
- **ç”¨æˆ·ä½“éªŒ**: æ˜¾è‘—æ”¹å–„äº†è°ƒè¯•ä½“éªŒ

## ğŸ”® åç»­æ”¹è¿›å»ºè®®

1. **æ¡ä»¶ç¼–è¯‘**: è€ƒè™‘æ·»åŠ ç¼–è¯‘å¼€å…³æ§åˆ¶è°ƒè¯•ä¿¡æ¯çš„åŒ…å«
2. **æ€§èƒ½ä¼˜åŒ–**: å¯¹é«˜é¢‘è°ƒç”¨çš„å‡½æ•°è€ƒè™‘æ¶ˆæ¯çº§åˆ«ä¼˜åŒ–
3. **æ ¼å¼ç»Ÿä¸€**: å»ºç«‹ç»Ÿä¸€çš„æ¶ˆæ¯æ ¼å¼æ ‡å‡†
4. **è‡ªåŠ¨åŒ–æµ‹è¯•**: æ·»åŠ è°ƒè¯•ä¿¡æ¯çš„å›å½’æµ‹è¯•

---
*æ–‡æ¡£åˆ›å»ºæ—¶é—´: 2025-07-29*  
*è´Ÿè´£äºº: ç³»ç»Ÿæ¶æ„å¸ˆ*  
*çŠ¶æ€: å·²å®Œæˆ*
