// Seed: 2752599931
module module_0 (
    output tri id_0,
    input wand id_1,
    output supply1 id_2,
    output tri1 id_3,
    output wor id_4,
    output tri id_5
);
  wire id_7;
  wire id_8;
  wire id_9;
  wire id_10 = id_8;
  wire id_11;
  module_2(
      id_11,
      id_7,
      id_7,
      id_9,
      id_7,
      id_11,
      id_10,
      id_8,
      id_10,
      id_10,
      id_10,
      id_8,
      id_9,
      id_11,
      id_8,
      id_9,
      id_10,
      id_7,
      id_8,
      id_10,
      id_10,
      id_9,
      id_9,
      id_8,
      id_7,
      id_7
  );
endmodule
module module_1 (
    output wor id_0,
    input tri0 id_1,
    output supply1 id_2,
    input tri0 id_3
);
  assign id_0 = id_3;
  module_0(
      id_2, id_3, id_0, id_2, id_2, id_0
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  inout wire id_26;
  output wire id_25;
  input wire id_24;
  output wire id_23;
  inout wire id_22;
  input wire id_21;
  output wire id_20;
  output wire id_19;
  inout wire id_18;
  output wire id_17;
  output wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_27;
endmodule
