// Seed: 2593523331
module module_0 (
    input tri0 id_0,
    input supply1 id_1,
    input supply0 id_2
);
  wire id_4;
  wire id_5;
  wire id_6;
  assign module_1.id_22 = 0;
endmodule
module module_1 (
    output wor id_0,
    input wire id_1,
    input supply1 id_2,
    input supply0 id_3,
    output supply1 id_4,
    input supply1 id_5,
    input wire id_6,
    input uwire id_7,
    input supply0 id_8,
    output wor id_9,
    input tri0 id_10
    , id_25,
    input uwire id_11,
    output wand id_12,
    input tri1 id_13,
    input supply0 id_14,
    input tri0 id_15,
    output wire id_16,
    output wire id_17,
    input uwire id_18,
    input tri id_19,
    output tri id_20,
    input tri0 id_21,
    input tri1 id_22,
    input tri0 id_23
);
  wire id_26;
  wire id_27;
  module_0 modCall_1 (
      id_19,
      id_11,
      id_10
  );
  wire id_28;
endmodule
