// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module lteCellSearch_compute_pss (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        IN_real_V_address1,
        IN_real_V_ce1,
        IN_real_V_q1,
        trunc_ln236_dout,
        trunc_ln236_empty_n,
        trunc_ln236_read,
        IN_imag_V_address1,
        IN_imag_V_ce1,
        IN_imag_V_q1,
        ap_return_0,
        ap_return_1,
        ap_return_2
);

parameter    ap_ST_fsm_state1 = 15'd1;
parameter    ap_ST_fsm_state2 = 15'd2;
parameter    ap_ST_fsm_state3 = 15'd4;
parameter    ap_ST_fsm_state4 = 15'd8;
parameter    ap_ST_fsm_pp1_stage0 = 15'd16;
parameter    ap_ST_fsm_state7 = 15'd32;
parameter    ap_ST_fsm_pp2_stage0 = 15'd64;
parameter    ap_ST_fsm_state10 = 15'd128;
parameter    ap_ST_fsm_state11 = 15'd256;
parameter    ap_ST_fsm_state12 = 15'd512;
parameter    ap_ST_fsm_state13 = 15'd1024;
parameter    ap_ST_fsm_state14 = 15'd2048;
parameter    ap_ST_fsm_state15 = 15'd4096;
parameter    ap_ST_fsm_state16 = 15'd8192;
parameter    ap_ST_fsm_state17 = 15'd16384;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [16:0] IN_real_V_address1;
output   IN_real_V_ce1;
input  [22:0] IN_real_V_q1;
input  [16:0] trunc_ln236_dout;
input   trunc_ln236_empty_n;
output   trunc_ln236_read;
output  [16:0] IN_imag_V_address1;
output   IN_imag_V_ce1;
input  [22:0] IN_imag_V_q1;
output  [19:0] ap_return_0;
output  [19:0] ap_return_1;
output  [19:0] ap_return_2;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg IN_real_V_ce1;
reg trunc_ln236_read;
reg IN_imag_V_ce1;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [14:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [5:0] IN_R_buff_V_0_address0;
reg    IN_R_buff_V_0_ce0;
reg    IN_R_buff_V_0_we0;
reg   [31:0] IN_R_buff_V_0_d0;
reg   [5:0] IN_R_buff_V_0_address1;
reg    IN_R_buff_V_0_ce1;
wire   [31:0] IN_R_buff_V_0_q1;
reg   [5:0] IN_R_buff_V_1_address0;
reg    IN_R_buff_V_1_ce0;
reg    IN_R_buff_V_1_we0;
reg   [31:0] IN_R_buff_V_1_d0;
wire   [31:0] IN_R_buff_V_1_q0;
reg   [5:0] IN_R_buff_V_1_address1;
reg    IN_R_buff_V_1_ce1;
reg    IN_R_buff_V_1_we1;
wire   [31:0] IN_R_buff_V_1_d1;
wire   [31:0] IN_R_buff_V_1_q1;
reg   [5:0] IN_I_buff_V_0_address0;
reg    IN_I_buff_V_0_ce0;
reg    IN_I_buff_V_0_we0;
reg   [31:0] IN_I_buff_V_0_d0;
reg   [5:0] IN_I_buff_V_0_address1;
reg    IN_I_buff_V_0_ce1;
wire   [31:0] IN_I_buff_V_0_q1;
reg   [5:0] IN_I_buff_V_1_address0;
reg    IN_I_buff_V_1_ce0;
reg    IN_I_buff_V_1_we0;
reg   [31:0] IN_I_buff_V_1_d0;
wire   [31:0] IN_I_buff_V_1_q0;
reg   [5:0] IN_I_buff_V_1_address1;
reg    IN_I_buff_V_1_ce1;
reg    IN_I_buff_V_1_we1;
wire   [31:0] IN_I_buff_V_1_d1;
wire   [31:0] IN_I_buff_V_1_q1;
wire   [6:0] td_pss_real_V_0_address0;
reg    td_pss_real_V_0_ce0;
wire  signed [22:0] td_pss_real_V_0_q0;
wire   [6:0] td_pss_imag_V_0_address0;
reg    td_pss_imag_V_0_ce0;
wire  signed [21:0] td_pss_imag_V_0_q0;
wire   [6:0] td_pss_real_V_1_address0;
reg    td_pss_real_V_1_ce0;
wire  signed [21:0] td_pss_real_V_1_q0;
wire   [6:0] td_pss_imag_V_1_address0;
reg    td_pss_imag_V_1_ce0;
wire  signed [21:0] td_pss_imag_V_1_q0;
wire   [6:0] td_pss_real_V_2_address0;
reg    td_pss_real_V_2_ce0;
wire  signed [21:0] td_pss_real_V_2_q0;
wire   [6:0] td_pss_imag_V_2_address0;
reg    td_pss_imag_V_2_ce0;
wire  signed [21:0] td_pss_imag_V_2_q0;
reg    trunc_ln236_blk_n;
reg   [6:0] i_V_11_reg_441;
reg   [7:0] i_V_8_reg_452;
reg  signed [31:0] acc_i_2_V_2_reg_463;
reg  signed [31:0] acc_r_2_V_2_reg_475;
reg  signed [31:0] acc_i_1_V_2_reg_487;
reg  signed [31:0] acc_r_1_V_2_reg_499;
reg  signed [31:0] acc_i_0_V_2_reg_511;
reg  signed [31:0] acc_r_0_V_2_reg_523;
wire   [0:0] run_fu_556_p2;
reg   [0:0] run_reg_1501;
reg  signed [22:0] r_V_reg_1505;
wire    ap_CS_fsm_state2;
reg  signed [22:0] r_V_12_reg_1510;
wire   [7:0] i_V_7_fu_562_p2;
wire    ap_CS_fsm_state3;
wire   [6:0] ret_fu_602_p2;
reg   [6:0] ret_reg_1526;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter0;
wire    ap_block_state5_pp1_stage0_iter0;
wire    ap_block_state6_pp1_stage0_iter1;
wire    ap_block_pp1_stage0_11001;
wire   [0:0] icmp_ln878_2_fu_608_p2;
reg   [0:0] icmp_ln878_2_reg_1532;
wire   [5:0] trunc_ln1346_fu_614_p1;
reg   [5:0] trunc_ln1346_reg_1536;
reg   [0:0] tmp_80_reg_1551;
wire   [7:0] i_V_9_fu_714_p2;
wire    ap_CS_fsm_pp2_stage0;
reg    ap_enable_reg_pp2_iter0;
wire    ap_block_state8_pp2_stage0_iter0;
wire    ap_block_state9_pp2_stage0_iter1;
wire    ap_block_pp2_stage0_11001;
wire   [0:0] icmp_ln878_3_fu_720_p2;
reg   [0:0] icmp_ln878_3_reg_1570;
wire   [0:0] icmp_ln1116_fu_758_p2;
reg   [0:0] icmp_ln1116_reg_1584;
reg    ap_enable_reg_pp2_iter1;
reg   [39:0] x_V_reg_1660;
wire    ap_CS_fsm_state10;
reg   [39:0] x_V_1_reg_1665;
reg   [39:0] x_V_2_reg_1670;
wire   [30:0] grp_sqrt_fixed_40_18_s_fu_535_ap_return;
reg   [30:0] r_V_18_reg_1675;
wire    ap_CS_fsm_state16;
wire   [30:0] grp_sqrt_fixed_40_18_s_fu_540_ap_return;
reg   [30:0] r_V_24_reg_1680;
wire   [30:0] grp_sqrt_fixed_40_18_s_fu_545_ap_return;
reg   [30:0] r_V_30_reg_1685;
wire    ap_CS_fsm_state4;
wire    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state5;
reg    ap_enable_reg_pp1_iter1;
wire    ap_CS_fsm_state7;
wire    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state8;
reg   [7:0] i_V_reg_430;
wire   [0:0] icmp_ln878_fu_568_p2;
reg   [6:0] ap_phi_mux_i_V_11_phi_fu_445_p4;
wire    ap_block_pp1_stage0;
wire    ap_block_pp2_stage0;
wire    ap_CS_fsm_state11;
wire   [63:0] zext_ln228_fu_550_p1;
wire   [63:0] zext_ln92_fu_578_p1;
wire   [63:0] zext_ln100_fu_624_p1;
wire   [63:0] zext_ln100_1_fu_657_p1;
wire   [63:0] zext_ln1116_fu_740_p1;
wire   [63:0] zext_ln534_fu_726_p1;
reg    ap_block_state1;
wire   [0:0] icmp_ln92_fu_596_p2;
wire   [31:0] select_ln100_fu_647_p3;
wire   [31:0] select_ln100_1_fu_664_p3;
wire   [5:0] trunc_ln92_fu_574_p1;
wire   [1:0] tmp_fu_586_p4;
wire   [5:0] add_ln100_fu_618_p2;
wire   [0:0] tmp_79_fu_640_p3;
wire   [30:0] r_V_11_fu_677_p1;
wire   [47:0] r_V_11_fu_677_p2;
wire   [30:0] r_V_13_fu_697_p1;
wire   [47:0] r_V_13_fu_697_p2;
wire   [5:0] trunc_ln1116_fu_736_p1;
wire   [1:0] tmp_81_fu_748_p4;
wire  signed [31:0] r_V_44_fu_764_p3;
wire   [53:0] r_V_33_fu_783_p2;
wire  signed [31:0] r_V_45_fu_799_p3;
wire  signed [31:0] r_V_35_fu_814_p0;
wire  signed [52:0] sext_ln1115_10_fu_806_p1;
wire   [52:0] r_V_35_fu_814_p2;
wire  signed [29:0] trunc_ln708_2_fu_789_p4;
wire  signed [28:0] trunc_ln708_3_fu_820_p4;
wire  signed [30:0] sext_ln703_1_fu_834_p1;
wire  signed [30:0] sext_ln1192_6_fu_838_p1;
wire   [30:0] ret_V_24_fu_842_p2;
wire   [39:0] lhs_2_fu_848_p3;
wire  signed [39:0] sext_ln1192_fu_856_p1;
wire   [39:0] ret_V_6_fu_860_p2;
wire  signed [32:0] sext_ln703_3_fu_880_p1;
wire  signed [32:0] sext_ln703_2_fu_876_p1;
wire  signed [21:0] sext_ln1193_fu_890_p0;
wire  signed [22:0] ret_V_8_fu_894_p0;
wire  signed [22:0] sext_ln1193_fu_890_p1;
wire   [32:0] ret_V_25_fu_884_p2;
wire  signed [22:0] ret_V_8_fu_894_p2;
wire  signed [32:0] r_V_37_fu_908_p0;
wire  signed [54:0] sext_ln1115_11_fu_900_p1;
wire   [54:0] r_V_37_fu_908_p2;
wire   [30:0] trunc_ln708_4_fu_914_p4;
wire  signed [31:0] sext_ln1193_5_fu_924_p1;
wire  signed [31:0] sext_ln703_fu_830_p1;
wire   [31:0] ret_V_26_fu_928_p2;
wire  signed [31:0] sext_ln1192_7_fu_934_p1;
wire   [31:0] ret_V_27_fu_938_p2;
wire   [39:0] lhs_V_4_fu_944_p3;
wire  signed [39:0] sext_ln1192_1_fu_952_p1;
wire   [39:0] ret_V_11_fu_956_p2;
wire  signed [31:0] r_V_38_fu_976_p0;
wire  signed [52:0] sext_ln1115_8_fu_771_p1;
wire   [52:0] r_V_38_fu_976_p2;
wire  signed [31:0] r_V_39_fu_996_p0;
wire   [52:0] r_V_39_fu_996_p2;
wire  signed [28:0] trunc_ln708_5_fu_982_p4;
wire  signed [28:0] trunc_ln708_6_fu_1002_p4;
wire  signed [29:0] sext_ln1192_8_fu_1020_p1;
wire  signed [29:0] sext_ln703_5_fu_1016_p1;
wire   [29:0] ret_V_28_fu_1024_p2;
wire   [39:0] lhs_V_6_fu_1030_p3;
wire  signed [39:0] sext_ln1192_2_fu_1038_p1;
wire   [39:0] ret_V_13_fu_1042_p2;
wire  signed [21:0] sext_ln1193_1_fu_1058_p0;
wire  signed [21:0] sext_ln1193_2_fu_1062_p0;
wire  signed [22:0] sext_ln1193_1_fu_1058_p1;
wire  signed [22:0] sext_ln1193_2_fu_1062_p1;
wire  signed [22:0] ret_V_14_fu_1066_p2;
wire  signed [32:0] r_V_40_fu_1076_p0;
wire   [54:0] r_V_40_fu_1076_p2;
wire   [30:0] trunc_ln708_7_fu_1082_p4;
wire  signed [31:0] sext_ln1193_6_fu_1092_p1;
wire  signed [31:0] sext_ln703_4_fu_1012_p1;
wire   [31:0] ret_V_29_fu_1096_p2;
wire  signed [31:0] sext_ln1192_9_fu_1102_p1;
wire   [31:0] ret_V_30_fu_1106_p2;
wire   [39:0] lhs_V_10_fu_1112_p3;
wire  signed [39:0] sext_ln1192_3_fu_1120_p1;
wire   [39:0] ret_V_17_fu_1124_p2;
wire  signed [31:0] r_V_41_fu_1144_p0;
wire   [52:0] r_V_41_fu_1144_p2;
wire  signed [31:0] r_V_42_fu_1164_p0;
wire   [52:0] r_V_42_fu_1164_p2;
wire  signed [28:0] trunc_ln708_8_fu_1150_p4;
wire  signed [28:0] trunc_ln708_9_fu_1170_p4;
wire  signed [29:0] sext_ln1192_10_fu_1188_p1;
wire  signed [29:0] sext_ln703_7_fu_1184_p1;
wire   [29:0] ret_V_31_fu_1192_p2;
wire   [39:0] lhs_V_12_fu_1198_p3;
wire  signed [39:0] sext_ln1192_4_fu_1206_p1;
wire   [39:0] ret_V_19_fu_1210_p2;
wire  signed [21:0] sext_ln1193_3_fu_1226_p0;
wire  signed [21:0] sext_ln1193_4_fu_1230_p0;
wire  signed [22:0] sext_ln1193_3_fu_1226_p1;
wire  signed [22:0] sext_ln1193_4_fu_1230_p1;
wire  signed [22:0] ret_V_20_fu_1234_p2;
wire  signed [32:0] r_V_43_fu_1244_p0;
wire   [54:0] r_V_43_fu_1244_p2;
wire   [30:0] trunc_ln708_1_fu_1250_p4;
wire  signed [31:0] sext_ln1193_7_fu_1260_p1;
wire  signed [31:0] sext_ln703_6_fu_1180_p1;
wire   [31:0] ret_V_32_fu_1264_p2;
wire  signed [31:0] sext_ln1192_11_fu_1270_p1;
wire   [31:0] ret_V_33_fu_1274_p2;
wire   [39:0] lhs_V_16_fu_1280_p3;
wire  signed [39:0] sext_ln1192_5_fu_1288_p1;
wire   [39:0] ret_V_23_fu_1292_p2;
wire  signed [31:0] r_V_15_fu_1312_p0;
wire  signed [49:0] sext_ln1115_2_fu_1308_p1;
wire  signed [31:0] r_V_15_fu_1312_p1;
wire  signed [31:0] r_V_17_fu_1322_p0;
wire  signed [49:0] sext_ln1115_3_fu_1318_p1;
wire  signed [31:0] r_V_17_fu_1322_p1;
wire   [49:0] r_V_17_fu_1322_p2;
wire   [49:0] r_V_15_fu_1312_p2;
wire   [49:0] ret_V_fu_1328_p2;
wire  signed [31:0] r_V_21_fu_1348_p0;
wire  signed [49:0] sext_ln1115_4_fu_1344_p1;
wire  signed [31:0] r_V_21_fu_1348_p1;
wire  signed [31:0] r_V_23_fu_1358_p0;
wire  signed [49:0] sext_ln1115_5_fu_1354_p1;
wire  signed [31:0] r_V_23_fu_1358_p1;
wire   [49:0] r_V_23_fu_1358_p2;
wire   [49:0] r_V_21_fu_1348_p2;
wire   [49:0] ret_V_3_fu_1364_p2;
wire  signed [31:0] r_V_27_fu_1384_p0;
wire  signed [49:0] sext_ln1115_6_fu_1380_p1;
wire  signed [31:0] r_V_27_fu_1384_p1;
wire  signed [31:0] r_V_29_fu_1394_p0;
wire  signed [49:0] sext_ln1115_7_fu_1390_p1;
wire  signed [31:0] r_V_29_fu_1394_p1;
wire   [49:0] r_V_29_fu_1394_p2;
wire   [49:0] r_V_27_fu_1384_p2;
wire   [49:0] ret_V_4_fu_1400_p2;
wire    ap_CS_fsm_state17;
wire   [30:0] r_V_19_fu_1419_p0;
wire   [13:0] r_V_19_fu_1419_p1;
wire   [43:0] r_V_19_fu_1419_p2;
wire   [30:0] r_V_25_fu_1438_p0;
wire   [13:0] r_V_25_fu_1438_p1;
wire   [43:0] r_V_25_fu_1438_p2;
wire   [30:0] r_V_31_fu_1457_p0;
wire   [13:0] r_V_31_fu_1457_p1;
wire   [43:0] r_V_31_fu_1457_p2;
reg   [14:0] ap_NS_fsm;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
wire   [43:0] r_V_19_fu_1419_p00;
wire   [43:0] r_V_25_fu_1438_p00;
wire   [43:0] r_V_31_fu_1457_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 15'd1;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
end

lteCellSearch_compute_pss_IN_R_buff_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
IN_R_buff_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(IN_R_buff_V_0_address0),
    .ce0(IN_R_buff_V_0_ce0),
    .we0(IN_R_buff_V_0_we0),
    .d0(IN_R_buff_V_0_d0),
    .address1(IN_R_buff_V_0_address1),
    .ce1(IN_R_buff_V_0_ce1),
    .q1(IN_R_buff_V_0_q1)
);

lteCellSearch_compute_pss_IN_R_buff_V_1 #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
IN_R_buff_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(IN_R_buff_V_1_address0),
    .ce0(IN_R_buff_V_1_ce0),
    .we0(IN_R_buff_V_1_we0),
    .d0(IN_R_buff_V_1_d0),
    .q0(IN_R_buff_V_1_q0),
    .address1(IN_R_buff_V_1_address1),
    .ce1(IN_R_buff_V_1_ce1),
    .we1(IN_R_buff_V_1_we1),
    .d1(IN_R_buff_V_1_d1),
    .q1(IN_R_buff_V_1_q1)
);

lteCellSearch_compute_pss_IN_R_buff_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
IN_I_buff_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(IN_I_buff_V_0_address0),
    .ce0(IN_I_buff_V_0_ce0),
    .we0(IN_I_buff_V_0_we0),
    .d0(IN_I_buff_V_0_d0),
    .address1(IN_I_buff_V_0_address1),
    .ce1(IN_I_buff_V_0_ce1),
    .q1(IN_I_buff_V_0_q1)
);

lteCellSearch_compute_pss_IN_R_buff_V_1 #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
IN_I_buff_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(IN_I_buff_V_1_address0),
    .ce0(IN_I_buff_V_1_ce0),
    .we0(IN_I_buff_V_1_we0),
    .d0(IN_I_buff_V_1_d0),
    .q0(IN_I_buff_V_1_q0),
    .address1(IN_I_buff_V_1_address1),
    .ce1(IN_I_buff_V_1_ce1),
    .we1(IN_I_buff_V_1_we1),
    .d1(IN_I_buff_V_1_d1),
    .q1(IN_I_buff_V_1_q1)
);

lteCellSearch_compute_pss_td_pss_real_V_0 #(
    .DataWidth( 23 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
td_pss_real_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(td_pss_real_V_0_address0),
    .ce0(td_pss_real_V_0_ce0),
    .q0(td_pss_real_V_0_q0)
);

lteCellSearch_compute_pss_td_pss_imag_V_0 #(
    .DataWidth( 22 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
td_pss_imag_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(td_pss_imag_V_0_address0),
    .ce0(td_pss_imag_V_0_ce0),
    .q0(td_pss_imag_V_0_q0)
);

lteCellSearch_compute_pss_td_pss_real_V_1 #(
    .DataWidth( 22 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
td_pss_real_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(td_pss_real_V_1_address0),
    .ce0(td_pss_real_V_1_ce0),
    .q0(td_pss_real_V_1_q0)
);

lteCellSearch_compute_pss_td_pss_imag_V_1 #(
    .DataWidth( 22 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
td_pss_imag_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(td_pss_imag_V_1_address0),
    .ce0(td_pss_imag_V_1_ce0),
    .q0(td_pss_imag_V_1_q0)
);

lteCellSearch_compute_pss_td_pss_real_V_1 #(
    .DataWidth( 22 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
td_pss_real_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(td_pss_real_V_2_address0),
    .ce0(td_pss_real_V_2_ce0),
    .q0(td_pss_real_V_2_q0)
);

lteCellSearch_compute_pss_td_pss_imag_V_2 #(
    .DataWidth( 22 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
td_pss_imag_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(td_pss_imag_V_2_address0),
    .ce0(td_pss_imag_V_2_ce0),
    .q0(td_pss_imag_V_2_q0)
);

lteCellSearch_sqrt_fixed_40_18_s grp_sqrt_fixed_40_18_s_fu_535(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .x(x_V_reg_1660),
    .ap_return(grp_sqrt_fixed_40_18_s_fu_535_ap_return)
);

lteCellSearch_sqrt_fixed_40_18_s grp_sqrt_fixed_40_18_s_fu_540(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .x(x_V_1_reg_1665),
    .ap_return(grp_sqrt_fixed_40_18_s_fu_540_ap_return)
);

lteCellSearch_sqrt_fixed_40_18_s grp_sqrt_fixed_40_18_s_fu_545(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .x(x_V_2_reg_1670),
    .ap_return(grp_sqrt_fixed_40_18_s_fu_545_ap_return)
);

lteCellSearch_mul_23s_31ns_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 23 ),
    .din1_WIDTH( 31 ),
    .dout_WIDTH( 48 ))
mul_23s_31ns_48_1_1_U17(
    .din0(r_V_reg_1505),
    .din1(r_V_11_fu_677_p1),
    .dout(r_V_11_fu_677_p2)
);

lteCellSearch_mul_23s_31ns_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 23 ),
    .din1_WIDTH( 31 ),
    .dout_WIDTH( 48 ))
mul_23s_31ns_48_1_1_U18(
    .din0(r_V_12_reg_1510),
    .din1(r_V_13_fu_697_p1),
    .dout(r_V_13_fu_697_p2)
);

lteCellSearch_mul_32s_23s_54_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 23 ),
    .dout_WIDTH( 54 ))
mul_32s_23s_54_1_1_U19(
    .din0(r_V_44_fu_764_p3),
    .din1(td_pss_real_V_0_q0),
    .dout(r_V_33_fu_783_p2)
);

lteCellSearch_mul_32s_22s_53_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 22 ),
    .dout_WIDTH( 53 ))
mul_32s_22s_53_1_1_U20(
    .din0(r_V_35_fu_814_p0),
    .din1(td_pss_imag_V_0_q0),
    .dout(r_V_35_fu_814_p2)
);

lteCellSearch_mul_33s_23s_55_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 33 ),
    .din1_WIDTH( 23 ),
    .dout_WIDTH( 55 ))
mul_33s_23s_55_1_1_U21(
    .din0(r_V_37_fu_908_p0),
    .din1(ret_V_8_fu_894_p2),
    .dout(r_V_37_fu_908_p2)
);

lteCellSearch_mul_32s_22s_53_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 22 ),
    .dout_WIDTH( 53 ))
mul_32s_22s_53_1_1_U22(
    .din0(r_V_38_fu_976_p0),
    .din1(td_pss_real_V_1_q0),
    .dout(r_V_38_fu_976_p2)
);

lteCellSearch_mul_32s_22s_53_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 22 ),
    .dout_WIDTH( 53 ))
mul_32s_22s_53_1_1_U23(
    .din0(r_V_39_fu_996_p0),
    .din1(td_pss_imag_V_1_q0),
    .dout(r_V_39_fu_996_p2)
);

lteCellSearch_mul_33s_23s_55_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 33 ),
    .din1_WIDTH( 23 ),
    .dout_WIDTH( 55 ))
mul_33s_23s_55_1_1_U24(
    .din0(r_V_40_fu_1076_p0),
    .din1(ret_V_14_fu_1066_p2),
    .dout(r_V_40_fu_1076_p2)
);

lteCellSearch_mul_32s_22s_53_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 22 ),
    .dout_WIDTH( 53 ))
mul_32s_22s_53_1_1_U25(
    .din0(r_V_41_fu_1144_p0),
    .din1(td_pss_real_V_2_q0),
    .dout(r_V_41_fu_1144_p2)
);

lteCellSearch_mul_32s_22s_53_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 22 ),
    .dout_WIDTH( 53 ))
mul_32s_22s_53_1_1_U26(
    .din0(r_V_42_fu_1164_p0),
    .din1(td_pss_imag_V_2_q0),
    .dout(r_V_42_fu_1164_p2)
);

lteCellSearch_mul_33s_23s_55_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 33 ),
    .din1_WIDTH( 23 ),
    .dout_WIDTH( 55 ))
mul_33s_23s_55_1_1_U27(
    .din0(r_V_43_fu_1244_p0),
    .din1(ret_V_20_fu_1234_p2),
    .dout(r_V_43_fu_1244_p2)
);

lteCellSearch_mul_32s_32s_50_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 50 ))
mul_32s_32s_50_1_1_U28(
    .din0(r_V_15_fu_1312_p0),
    .din1(r_V_15_fu_1312_p1),
    .dout(r_V_15_fu_1312_p2)
);

lteCellSearch_mul_32s_32s_50_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 50 ))
mul_32s_32s_50_1_1_U29(
    .din0(r_V_17_fu_1322_p0),
    .din1(r_V_17_fu_1322_p1),
    .dout(r_V_17_fu_1322_p2)
);

lteCellSearch_mul_32s_32s_50_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 50 ))
mul_32s_32s_50_1_1_U30(
    .din0(r_V_21_fu_1348_p0),
    .din1(r_V_21_fu_1348_p1),
    .dout(r_V_21_fu_1348_p2)
);

lteCellSearch_mul_32s_32s_50_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 50 ))
mul_32s_32s_50_1_1_U31(
    .din0(r_V_23_fu_1358_p0),
    .din1(r_V_23_fu_1358_p1),
    .dout(r_V_23_fu_1358_p2)
);

lteCellSearch_mul_32s_32s_50_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 50 ))
mul_32s_32s_50_1_1_U32(
    .din0(r_V_27_fu_1384_p0),
    .din1(r_V_27_fu_1384_p1),
    .dout(r_V_27_fu_1384_p2)
);

lteCellSearch_mul_32s_32s_50_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 50 ))
mul_32s_32s_50_1_1_U33(
    .din0(r_V_29_fu_1394_p0),
    .din1(r_V_29_fu_1394_p1),
    .dout(r_V_29_fu_1394_p2)
);

lteCellSearch_mul_31ns_14ns_44_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 44 ))
mul_31ns_14ns_44_1_1_U34(
    .din0(r_V_19_fu_1419_p0),
    .din1(r_V_19_fu_1419_p1),
    .dout(r_V_19_fu_1419_p2)
);

lteCellSearch_mul_31ns_14ns_44_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 44 ))
mul_31ns_14ns_44_1_1_U35(
    .din0(r_V_25_fu_1438_p0),
    .din1(r_V_25_fu_1438_p1),
    .dout(r_V_25_fu_1438_p2)
);

lteCellSearch_mul_31ns_14ns_44_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 44 ))
mul_31ns_14ns_44_1_1_U36(
    .din0(r_V_31_fu_1457_p0),
    .din1(r_V_31_fu_1457_p1),
    .dout(r_V_31_fu_1457_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state17)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state5) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state5))) begin
            ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state5);
        end else if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_condition_pp2_exit_iter0_state8) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state7)) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_condition_pp2_exit_iter0_state8))) begin
            ap_enable_reg_pp2_iter1 <= (1'b1 ^ ap_condition_pp2_exit_iter0_state8);
        end else if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
        end else if ((1'b1 == ap_CS_fsm_state7)) begin
            ap_enable_reg_pp2_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (icmp_ln878_3_reg_1570 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        acc_i_0_V_2_reg_511 <= {{ret_V_11_fu_956_p2[39:8]}};
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        acc_i_0_V_2_reg_511 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (icmp_ln878_3_reg_1570 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        acc_i_1_V_2_reg_487 <= {{ret_V_17_fu_1124_p2[39:8]}};
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        acc_i_1_V_2_reg_487 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (icmp_ln878_3_reg_1570 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        acc_i_2_V_2_reg_463 <= {{ret_V_23_fu_1292_p2[39:8]}};
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        acc_i_2_V_2_reg_463 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (icmp_ln878_3_reg_1570 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        acc_r_0_V_2_reg_523 <= {{ret_V_6_fu_860_p2[39:8]}};
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        acc_r_0_V_2_reg_523 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (icmp_ln878_3_reg_1570 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        acc_r_1_V_2_reg_499 <= {{ret_V_13_fu_1042_p2[39:8]}};
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        acc_r_1_V_2_reg_499 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (icmp_ln878_3_reg_1570 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        acc_r_2_V_2_reg_475 <= {{ret_V_19_fu_1210_p2[39:8]}};
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        acc_r_2_V_2_reg_475 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln878_2_reg_1532 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        i_V_11_reg_441 <= ret_reg_1526;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        i_V_11_reg_441 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln878_3_fu_720_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        i_V_8_reg_452 <= i_V_9_fu_714_p2;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        i_V_8_reg_452 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (run_reg_1501 == 1'd1))) begin
        i_V_reg_430 <= 8'd0;
    end else if (((icmp_ln878_fu_568_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        i_V_reg_430 <= i_V_7_fu_562_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln878_3_fu_720_p2 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        icmp_ln1116_reg_1584 <= icmp_ln1116_fu_758_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln878_2_reg_1532 <= icmp_ln878_2_fu_608_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        icmp_ln878_3_reg_1570 <= icmp_ln878_3_fu_720_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        r_V_12_reg_1510 <= IN_imag_V_q1;
        r_V_reg_1505 <= IN_real_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        r_V_18_reg_1675 <= grp_sqrt_fixed_40_18_s_fu_535_ap_return;
        r_V_24_reg_1680 <= grp_sqrt_fixed_40_18_s_fu_540_ap_return;
        r_V_30_reg_1685 <= grp_sqrt_fixed_40_18_s_fu_545_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        ret_reg_1526 <= ret_fu_602_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        run_reg_1501 <= run_fu_556_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln878_2_fu_608_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        tmp_80_reg_1551 <= ap_phi_mux_i_V_11_phi_fu_445_p4[32'd6];
        trunc_ln1346_reg_1536 <= trunc_ln1346_fu_614_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        x_V_1_reg_1665 <= {{ret_V_3_fu_1364_p2[49:10]}};
        x_V_2_reg_1670 <= {{ret_V_4_fu_1400_p2[49:10]}};
        x_V_reg_1660 <= {{ret_V_fu_1328_p2[49:10]}};
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        IN_I_buff_V_0_address0 = zext_ln100_1_fu_657_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        IN_I_buff_V_0_address0 = zext_ln92_fu_578_p1;
    end else begin
        IN_I_buff_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        IN_I_buff_V_0_address1 = zext_ln1116_fu_740_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        IN_I_buff_V_0_address1 = zext_ln100_fu_624_p1;
    end else begin
        IN_I_buff_V_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        IN_I_buff_V_0_ce0 = 1'b1;
    end else begin
        IN_I_buff_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        IN_I_buff_V_0_ce1 = 1'b1;
    end else begin
        IN_I_buff_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        IN_I_buff_V_0_d0 = select_ln100_1_fu_664_p3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        IN_I_buff_V_0_d0 = 32'd0;
    end else begin
        IN_I_buff_V_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln92_fu_596_p2 == 1'd1) & (icmp_ln878_fu_568_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (tmp_80_reg_1551 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        IN_I_buff_V_0_we0 = 1'b1;
    end else begin
        IN_I_buff_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        IN_I_buff_V_1_address0 = zext_ln1116_fu_740_p1;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        IN_I_buff_V_1_address0 = zext_ln100_1_fu_657_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        IN_I_buff_V_1_address0 = zext_ln92_fu_578_p1;
    end else begin
        IN_I_buff_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        IN_I_buff_V_1_address1 = 6'd63;
    end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        IN_I_buff_V_1_address1 = zext_ln100_fu_624_p1;
    end else begin
        IN_I_buff_V_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        IN_I_buff_V_1_ce0 = 1'b1;
    end else begin
        IN_I_buff_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        IN_I_buff_V_1_ce1 = 1'b1;
    end else begin
        IN_I_buff_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        IN_I_buff_V_1_d0 = select_ln100_1_fu_664_p3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        IN_I_buff_V_1_d0 = 32'd0;
    end else begin
        IN_I_buff_V_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln92_fu_596_p2 == 1'd0) & (icmp_ln878_fu_568_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (tmp_80_reg_1551 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        IN_I_buff_V_1_we0 = 1'b1;
    end else begin
        IN_I_buff_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        IN_I_buff_V_1_we1 = 1'b1;
    end else begin
        IN_I_buff_V_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        IN_R_buff_V_0_address0 = zext_ln100_1_fu_657_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        IN_R_buff_V_0_address0 = zext_ln92_fu_578_p1;
    end else begin
        IN_R_buff_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        IN_R_buff_V_0_address1 = zext_ln1116_fu_740_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        IN_R_buff_V_0_address1 = zext_ln100_fu_624_p1;
    end else begin
        IN_R_buff_V_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        IN_R_buff_V_0_ce0 = 1'b1;
    end else begin
        IN_R_buff_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        IN_R_buff_V_0_ce1 = 1'b1;
    end else begin
        IN_R_buff_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        IN_R_buff_V_0_d0 = select_ln100_fu_647_p3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        IN_R_buff_V_0_d0 = 32'd0;
    end else begin
        IN_R_buff_V_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln92_fu_596_p2 == 1'd1) & (icmp_ln878_fu_568_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (tmp_80_reg_1551 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        IN_R_buff_V_0_we0 = 1'b1;
    end else begin
        IN_R_buff_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        IN_R_buff_V_1_address0 = zext_ln1116_fu_740_p1;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        IN_R_buff_V_1_address0 = zext_ln100_1_fu_657_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        IN_R_buff_V_1_address0 = zext_ln92_fu_578_p1;
    end else begin
        IN_R_buff_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        IN_R_buff_V_1_address1 = 6'd63;
    end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        IN_R_buff_V_1_address1 = zext_ln100_fu_624_p1;
    end else begin
        IN_R_buff_V_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        IN_R_buff_V_1_ce0 = 1'b1;
    end else begin
        IN_R_buff_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        IN_R_buff_V_1_ce1 = 1'b1;
    end else begin
        IN_R_buff_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        IN_R_buff_V_1_d0 = select_ln100_fu_647_p3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        IN_R_buff_V_1_d0 = 32'd0;
    end else begin
        IN_R_buff_V_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln92_fu_596_p2 == 1'd0) & (icmp_ln878_fu_568_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (tmp_80_reg_1551 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        IN_R_buff_V_1_we0 = 1'b1;
    end else begin
        IN_R_buff_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        IN_R_buff_V_1_we1 = 1'b1;
    end else begin
        IN_R_buff_V_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((trunc_ln236_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        IN_imag_V_ce1 = 1'b1;
    end else begin
        IN_imag_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((trunc_ln236_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        IN_real_V_ce1 = 1'b1;
    end else begin
        IN_real_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln878_2_fu_608_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state5 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state5 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln878_3_fu_720_p2 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state8 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state8 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln878_2_reg_1532 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_i_V_11_phi_fu_445_p4 = ret_reg_1526;
    end else begin
        ap_phi_mux_i_V_11_phi_fu_445_p4 = i_V_11_reg_441;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        td_pss_imag_V_0_ce0 = 1'b1;
    end else begin
        td_pss_imag_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        td_pss_imag_V_1_ce0 = 1'b1;
    end else begin
        td_pss_imag_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        td_pss_imag_V_2_ce0 = 1'b1;
    end else begin
        td_pss_imag_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        td_pss_real_V_0_ce0 = 1'b1;
    end else begin
        td_pss_real_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        td_pss_real_V_1_ce0 = 1'b1;
    end else begin
        td_pss_real_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        td_pss_real_V_2_ce0 = 1'b1;
    end else begin
        td_pss_real_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        trunc_ln236_blk_n = trunc_ln236_empty_n;
    end else begin
        trunc_ln236_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((trunc_ln236_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        trunc_ln236_read = 1'b1;
    end else begin
        trunc_ln236_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((trunc_ln236_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (run_reg_1501 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln878_fu_568_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if (~((icmp_ln878_2_fu_608_p2 == 1'd1) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((icmp_ln878_2_fu_608_p2 == 1'd1) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if (~((icmp_ln878_3_fu_720_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if (((icmp_ln878_3_fu_720_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign IN_I_buff_V_1_d1 = {{r_V_13_fu_697_p2[47:16]}};

assign IN_R_buff_V_1_d1 = {{r_V_11_fu_677_p2[47:16]}};

assign IN_imag_V_address1 = zext_ln228_fu_550_p1;

assign IN_real_V_address1 = zext_ln228_fu_550_p1;

assign add_ln100_fu_618_p2 = (trunc_ln1346_fu_614_p1 + 6'd1);

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd5];

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1 = ((trunc_ln236_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign ap_block_state5_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp2_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign ap_return_0 = {{r_V_19_fu_1419_p2[43:24]}};

assign ap_return_1 = {{r_V_25_fu_1438_p2[43:24]}};

assign ap_return_2 = {{r_V_31_fu_1457_p2[43:24]}};

assign i_V_7_fu_562_p2 = (i_V_reg_430 + 8'd1);

assign i_V_9_fu_714_p2 = (i_V_8_reg_452 + 8'd1);

assign icmp_ln1116_fu_758_p2 = ((tmp_81_fu_748_p4 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln878_2_fu_608_p2 = ((ap_phi_mux_i_V_11_phi_fu_445_p4 == 7'd127) ? 1'b1 : 1'b0);

assign icmp_ln878_3_fu_720_p2 = ((i_V_8_reg_452 == 8'd128) ? 1'b1 : 1'b0);

assign icmp_ln878_fu_568_p2 = ((i_V_reg_430 == 8'd128) ? 1'b1 : 1'b0);

assign icmp_ln92_fu_596_p2 = ((tmp_fu_586_p4 == 2'd0) ? 1'b1 : 1'b0);

assign lhs_2_fu_848_p3 = {{acc_r_0_V_2_reg_523}, {8'd0}};

assign lhs_V_10_fu_1112_p3 = {{acc_i_1_V_2_reg_487}, {8'd0}};

assign lhs_V_12_fu_1198_p3 = {{acc_r_2_V_2_reg_475}, {8'd0}};

assign lhs_V_16_fu_1280_p3 = {{acc_i_2_V_2_reg_463}, {8'd0}};

assign lhs_V_4_fu_944_p3 = {{acc_i_0_V_2_reg_511}, {8'd0}};

assign lhs_V_6_fu_1030_p3 = {{acc_r_1_V_2_reg_499}, {8'd0}};

assign r_V_11_fu_677_p1 = 48'd1048576000;

assign r_V_13_fu_697_p1 = 48'd1048576000;

assign r_V_15_fu_1312_p0 = sext_ln1115_2_fu_1308_p1;

assign r_V_15_fu_1312_p1 = sext_ln1115_2_fu_1308_p1;

assign r_V_17_fu_1322_p0 = sext_ln1115_3_fu_1318_p1;

assign r_V_17_fu_1322_p1 = sext_ln1115_3_fu_1318_p1;

assign r_V_19_fu_1419_p0 = r_V_19_fu_1419_p00;

assign r_V_19_fu_1419_p00 = r_V_18_reg_1675;

assign r_V_19_fu_1419_p1 = 44'd4194;

assign r_V_21_fu_1348_p0 = sext_ln1115_4_fu_1344_p1;

assign r_V_21_fu_1348_p1 = sext_ln1115_4_fu_1344_p1;

assign r_V_23_fu_1358_p0 = sext_ln1115_5_fu_1354_p1;

assign r_V_23_fu_1358_p1 = sext_ln1115_5_fu_1354_p1;

assign r_V_25_fu_1438_p0 = r_V_25_fu_1438_p00;

assign r_V_25_fu_1438_p00 = r_V_24_reg_1680;

assign r_V_25_fu_1438_p1 = 44'd4194;

assign r_V_27_fu_1384_p0 = sext_ln1115_6_fu_1380_p1;

assign r_V_27_fu_1384_p1 = sext_ln1115_6_fu_1380_p1;

assign r_V_29_fu_1394_p0 = sext_ln1115_7_fu_1390_p1;

assign r_V_29_fu_1394_p1 = sext_ln1115_7_fu_1390_p1;

assign r_V_31_fu_1457_p0 = r_V_31_fu_1457_p00;

assign r_V_31_fu_1457_p00 = r_V_30_reg_1685;

assign r_V_31_fu_1457_p1 = 44'd4194;

assign r_V_35_fu_814_p0 = sext_ln1115_10_fu_806_p1;

assign r_V_37_fu_908_p0 = sext_ln1115_11_fu_900_p1;

assign r_V_38_fu_976_p0 = sext_ln1115_8_fu_771_p1;

assign r_V_39_fu_996_p0 = sext_ln1115_10_fu_806_p1;

assign r_V_40_fu_1076_p0 = sext_ln1115_11_fu_900_p1;

assign r_V_41_fu_1144_p0 = sext_ln1115_8_fu_771_p1;

assign r_V_42_fu_1164_p0 = sext_ln1115_10_fu_806_p1;

assign r_V_43_fu_1244_p0 = sext_ln1115_11_fu_900_p1;

assign r_V_44_fu_764_p3 = ((icmp_ln1116_reg_1584[0:0] == 1'b1) ? IN_R_buff_V_0_q1 : IN_R_buff_V_1_q0);

assign r_V_45_fu_799_p3 = ((icmp_ln1116_reg_1584[0:0] == 1'b1) ? IN_I_buff_V_0_q1 : IN_I_buff_V_1_q0);

assign ret_V_11_fu_956_p2 = ($signed(lhs_V_4_fu_944_p3) + $signed(sext_ln1192_1_fu_952_p1));

assign ret_V_13_fu_1042_p2 = ($signed(lhs_V_6_fu_1030_p3) + $signed(sext_ln1192_2_fu_1038_p1));

assign ret_V_14_fu_1066_p2 = ($signed(sext_ln1193_1_fu_1058_p1) - $signed(sext_ln1193_2_fu_1062_p1));

assign ret_V_17_fu_1124_p2 = ($signed(lhs_V_10_fu_1112_p3) + $signed(sext_ln1192_3_fu_1120_p1));

assign ret_V_19_fu_1210_p2 = ($signed(lhs_V_12_fu_1198_p3) + $signed(sext_ln1192_4_fu_1206_p1));

assign ret_V_20_fu_1234_p2 = ($signed(sext_ln1193_3_fu_1226_p1) - $signed(sext_ln1193_4_fu_1230_p1));

assign ret_V_23_fu_1292_p2 = ($signed(lhs_V_16_fu_1280_p3) + $signed(sext_ln1192_5_fu_1288_p1));

assign ret_V_24_fu_842_p2 = ($signed(sext_ln703_1_fu_834_p1) + $signed(sext_ln1192_6_fu_838_p1));

assign ret_V_25_fu_884_p2 = ($signed(sext_ln703_3_fu_880_p1) + $signed(sext_ln703_2_fu_876_p1));

assign ret_V_26_fu_928_p2 = ($signed(sext_ln1193_5_fu_924_p1) - $signed(sext_ln703_fu_830_p1));

assign ret_V_27_fu_938_p2 = ($signed(ret_V_26_fu_928_p2) + $signed(sext_ln1192_7_fu_934_p1));

assign ret_V_28_fu_1024_p2 = ($signed(sext_ln1192_8_fu_1020_p1) + $signed(sext_ln703_5_fu_1016_p1));

assign ret_V_29_fu_1096_p2 = ($signed(sext_ln1193_6_fu_1092_p1) - $signed(sext_ln703_4_fu_1012_p1));

assign ret_V_30_fu_1106_p2 = ($signed(ret_V_29_fu_1096_p2) + $signed(sext_ln1192_9_fu_1102_p1));

assign ret_V_31_fu_1192_p2 = ($signed(sext_ln1192_10_fu_1188_p1) + $signed(sext_ln703_7_fu_1184_p1));

assign ret_V_32_fu_1264_p2 = ($signed(sext_ln1193_7_fu_1260_p1) - $signed(sext_ln703_6_fu_1180_p1));

assign ret_V_33_fu_1274_p2 = ($signed(ret_V_32_fu_1264_p2) + $signed(sext_ln1192_11_fu_1270_p1));

assign ret_V_3_fu_1364_p2 = (r_V_23_fu_1358_p2 + r_V_21_fu_1348_p2);

assign ret_V_4_fu_1400_p2 = (r_V_29_fu_1394_p2 + r_V_27_fu_1384_p2);

assign ret_V_6_fu_860_p2 = ($signed(lhs_2_fu_848_p3) + $signed(sext_ln1192_fu_856_p1));

assign ret_V_8_fu_894_p0 = td_pss_real_V_0_q0;

assign ret_V_8_fu_894_p2 = ($signed(ret_V_8_fu_894_p0) - $signed(sext_ln1193_fu_890_p1));

assign ret_V_fu_1328_p2 = (r_V_17_fu_1322_p2 + r_V_15_fu_1312_p2);

assign ret_fu_602_p2 = (ap_phi_mux_i_V_11_phi_fu_445_p4 + 7'd1);

assign run_fu_556_p2 = ((trunc_ln236_dout == 17'd0) ? 1'b1 : 1'b0);

assign select_ln100_1_fu_664_p3 = ((tmp_79_fu_640_p3[0:0] == 1'b1) ? IN_I_buff_V_1_q1 : IN_I_buff_V_0_q1);

assign select_ln100_fu_647_p3 = ((tmp_79_fu_640_p3[0:0] == 1'b1) ? IN_R_buff_V_1_q1 : IN_R_buff_V_0_q1);

assign sext_ln1115_10_fu_806_p1 = r_V_45_fu_799_p3;

assign sext_ln1115_11_fu_900_p1 = $signed(ret_V_25_fu_884_p2);

assign sext_ln1115_2_fu_1308_p1 = acc_r_0_V_2_reg_523;

assign sext_ln1115_3_fu_1318_p1 = acc_i_0_V_2_reg_511;

assign sext_ln1115_4_fu_1344_p1 = acc_r_1_V_2_reg_499;

assign sext_ln1115_5_fu_1354_p1 = acc_i_1_V_2_reg_487;

assign sext_ln1115_6_fu_1380_p1 = acc_r_2_V_2_reg_475;

assign sext_ln1115_7_fu_1390_p1 = acc_i_2_V_2_reg_463;

assign sext_ln1115_8_fu_771_p1 = r_V_44_fu_764_p3;

assign sext_ln1192_10_fu_1188_p1 = trunc_ln708_9_fu_1170_p4;

assign sext_ln1192_11_fu_1270_p1 = trunc_ln708_9_fu_1170_p4;

assign sext_ln1192_1_fu_952_p1 = $signed(ret_V_27_fu_938_p2);

assign sext_ln1192_2_fu_1038_p1 = $signed(ret_V_28_fu_1024_p2);

assign sext_ln1192_3_fu_1120_p1 = $signed(ret_V_30_fu_1106_p2);

assign sext_ln1192_4_fu_1206_p1 = $signed(ret_V_31_fu_1192_p2);

assign sext_ln1192_5_fu_1288_p1 = $signed(ret_V_33_fu_1274_p2);

assign sext_ln1192_6_fu_838_p1 = trunc_ln708_3_fu_820_p4;

assign sext_ln1192_7_fu_934_p1 = trunc_ln708_3_fu_820_p4;

assign sext_ln1192_8_fu_1020_p1 = trunc_ln708_6_fu_1002_p4;

assign sext_ln1192_9_fu_1102_p1 = trunc_ln708_6_fu_1002_p4;

assign sext_ln1192_fu_856_p1 = $signed(ret_V_24_fu_842_p2);

assign sext_ln1193_1_fu_1058_p0 = td_pss_real_V_1_q0;

assign sext_ln1193_1_fu_1058_p1 = sext_ln1193_1_fu_1058_p0;

assign sext_ln1193_2_fu_1062_p0 = td_pss_imag_V_1_q0;

assign sext_ln1193_2_fu_1062_p1 = sext_ln1193_2_fu_1062_p0;

assign sext_ln1193_3_fu_1226_p0 = td_pss_real_V_2_q0;

assign sext_ln1193_3_fu_1226_p1 = sext_ln1193_3_fu_1226_p0;

assign sext_ln1193_4_fu_1230_p0 = td_pss_imag_V_2_q0;

assign sext_ln1193_4_fu_1230_p1 = sext_ln1193_4_fu_1230_p0;

assign sext_ln1193_5_fu_924_p1 = $signed(trunc_ln708_4_fu_914_p4);

assign sext_ln1193_6_fu_1092_p1 = $signed(trunc_ln708_7_fu_1082_p4);

assign sext_ln1193_7_fu_1260_p1 = $signed(trunc_ln708_1_fu_1250_p4);

assign sext_ln1193_fu_890_p0 = td_pss_imag_V_0_q0;

assign sext_ln1193_fu_890_p1 = sext_ln1193_fu_890_p0;

assign sext_ln703_1_fu_834_p1 = trunc_ln708_2_fu_789_p4;

assign sext_ln703_2_fu_876_p1 = r_V_44_fu_764_p3;

assign sext_ln703_3_fu_880_p1 = r_V_45_fu_799_p3;

assign sext_ln703_4_fu_1012_p1 = trunc_ln708_5_fu_982_p4;

assign sext_ln703_5_fu_1016_p1 = trunc_ln708_5_fu_982_p4;

assign sext_ln703_6_fu_1180_p1 = trunc_ln708_8_fu_1150_p4;

assign sext_ln703_7_fu_1184_p1 = trunc_ln708_8_fu_1150_p4;

assign sext_ln703_fu_830_p1 = trunc_ln708_2_fu_789_p4;

assign td_pss_imag_V_0_address0 = zext_ln534_fu_726_p1;

assign td_pss_imag_V_1_address0 = zext_ln534_fu_726_p1;

assign td_pss_imag_V_2_address0 = zext_ln534_fu_726_p1;

assign td_pss_real_V_0_address0 = zext_ln534_fu_726_p1;

assign td_pss_real_V_1_address0 = zext_ln534_fu_726_p1;

assign td_pss_real_V_2_address0 = zext_ln534_fu_726_p1;

assign tmp_79_fu_640_p3 = ret_reg_1526[32'd6];

assign tmp_81_fu_748_p4 = {{i_V_8_reg_452[7:6]}};

assign tmp_fu_586_p4 = {{i_V_reg_430[7:6]}};

assign trunc_ln1116_fu_736_p1 = i_V_8_reg_452[5:0];

assign trunc_ln1346_fu_614_p1 = ap_phi_mux_i_V_11_phi_fu_445_p4[5:0];

assign trunc_ln708_1_fu_1250_p4 = {{r_V_43_fu_1244_p2[54:24]}};

assign trunc_ln708_2_fu_789_p4 = {{r_V_33_fu_783_p2[53:24]}};

assign trunc_ln708_3_fu_820_p4 = {{r_V_35_fu_814_p2[52:24]}};

assign trunc_ln708_4_fu_914_p4 = {{r_V_37_fu_908_p2[54:24]}};

assign trunc_ln708_5_fu_982_p4 = {{r_V_38_fu_976_p2[52:24]}};

assign trunc_ln708_6_fu_1002_p4 = {{r_V_39_fu_996_p2[52:24]}};

assign trunc_ln708_7_fu_1082_p4 = {{r_V_40_fu_1076_p2[54:24]}};

assign trunc_ln708_8_fu_1150_p4 = {{r_V_41_fu_1144_p2[52:24]}};

assign trunc_ln708_9_fu_1170_p4 = {{r_V_42_fu_1164_p2[52:24]}};

assign trunc_ln92_fu_574_p1 = i_V_reg_430[5:0];

assign zext_ln100_1_fu_657_p1 = trunc_ln1346_reg_1536;

assign zext_ln100_fu_624_p1 = add_ln100_fu_618_p2;

assign zext_ln1116_fu_740_p1 = trunc_ln1116_fu_736_p1;

assign zext_ln228_fu_550_p1 = trunc_ln236_dout;

assign zext_ln534_fu_726_p1 = i_V_8_reg_452;

assign zext_ln92_fu_578_p1 = trunc_ln92_fu_574_p1;

endmodule //lteCellSearch_compute_pss
