<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2023.06.04.09:54:32"
 outputDirectory="/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ase/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Arria 10"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="10AX115N2F40E2LG"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="2"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_EXPANDED_MASTER_ADDRESS_MAP"
     type="AddressMap"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_EXPANDED_MASTER_ADDRESS_WIDTH"
     type="AddressWidthType"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="expanded_master" kind="avalon" start="1">
   <property name="adaptsTo" value="" />
   <property name="addressGroup" value="0" />
   <property name="addressUnits" value="SYMBOLS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="bitsPerSymbol" value="8" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="dBSBigEndian" value="false" />
   <property name="doStreamReads" value="false" />
   <property name="doStreamWrites" value="false" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isAsynchronous" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isReadable" value="false" />
   <property name="isWriteable" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maxAddressWidth" value="32" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="prSafe" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="waitrequestAllowance" value="0" />
   <property name="writeWaitTime" value="0" />
   <port
       name="expanded_master_address"
       direction="output"
       role="address"
       width="48" />
   <port name="expanded_master_read" direction="output" role="read" width="1" />
   <port
       name="expanded_master_waitrequest"
       direction="input"
       role="waitrequest"
       width="1" />
   <port
       name="expanded_master_readdata"
       direction="input"
       role="readdata"
       width="512" />
   <port
       name="expanded_master_write"
       direction="output"
       role="write"
       width="1" />
   <port
       name="expanded_master_writedata"
       direction="output"
       role="writedata"
       width="512" />
   <port
       name="expanded_master_readdatavalid"
       direction="input"
       role="readdatavalid"
       width="1" />
   <port
       name="expanded_master_byteenable"
       direction="output"
       role="byteenable"
       width="64" />
   <port
       name="expanded_master_burstcount"
       direction="output"
       role="burstcount"
       width="4" />
  </interface>
  <interface name="avmm_pipe_slave" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="8192" />
   <property name="addressUnits" value="SYMBOLS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="false" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="1" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="prSafe" value="false" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitStates" value="0" />
   <property name="readWaitTime" value="0" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="waitrequestAllowance" value="0" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <port
       name="avmm_pipe_slave_waitrequest"
       direction="output"
       role="waitrequest"
       width="1" />
   <port
       name="avmm_pipe_slave_readdata"
       direction="output"
       role="readdata"
       width="64" />
   <port
       name="avmm_pipe_slave_readdatavalid"
       direction="output"
       role="readdatavalid"
       width="1" />
   <port
       name="avmm_pipe_slave_burstcount"
       direction="input"
       role="burstcount"
       width="1" />
   <port
       name="avmm_pipe_slave_writedata"
       direction="input"
       role="writedata"
       width="64" />
   <port
       name="avmm_pipe_slave_address"
       direction="input"
       role="address"
       width="13" />
   <port name="avmm_pipe_slave_write" direction="input" role="write" width="1" />
   <port name="avmm_pipe_slave_read" direction="input" role="read" width="1" />
   <port
       name="avmm_pipe_slave_byteenable"
       direction="input"
       role="byteenable"
       width="8" />
   <port
       name="avmm_pipe_slave_debugaccess"
       direction="input"
       role="debugaccess"
       width="1" />
  </interface>
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="clk" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="reset_reset" direction="input" role="reset" width="1" />
  </interface>
 </perimeter>
 <entity kind="ase" version="1.0" name="ase">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE" value="10AX115N2F40E2LG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="AUTO_EXPANDED_MASTER_ADDRESS_MAP" value="" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="AUTO_EXPANDED_MASTER_ADDRESS_WIDTH" value="-1" />
  <generatedFiles>
   <file
       path="/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ase/synth/ase.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ase/synth/ase.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ase.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/iconnect/alt_hiconnect_sc_fifo/alt_hiconnect_sc_fifo_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="ase">"Generating: ase"</message>
   <message level="Info" culprit="ase">"Generating: ase_address_span_extender_0"</message>
   <message level="Info" culprit="ase">"Generating: ase_afu_id_avmm_slave_0"</message>
   <message level="Info" culprit="ase">"Generating: ase_mm_bridge_0"</message>
   <message level="Info" culprit="ase">"Generating: ase_clock_in"</message>
   <message level="Info" culprit="ase">"Generating: ase_reset_in"</message>
   <message level="Info" culprit="ase">"Generating: ase_altera_mm_interconnect_191_qnam65i"</message>
   <message level="Info" culprit="ase">"Generating: ase_altera_merlin_master_translator_191_g7h47bq"</message>
   <message level="Info" culprit="ase">"Generating: ase_altera_merlin_slave_translator_191_x56fcki"</message>
   <message level="Info" culprit="ase">"Generating: ase_altera_merlin_master_agent_191_mpbm6tq"</message>
   <message level="Info" culprit="ase">"Generating: ase_altera_merlin_slave_agent_191_ncfkfri"</message>
   <message level="Info" culprit="ase">"Generating: ase_altera_avalon_sc_fifo_191_e5eqkcq"</message>
   <message level="Info" culprit="ase">"Generating: ase_altera_merlin_router_191_5ynji2a"</message>
   <message level="Info" culprit="ase">"Generating: ase_altera_merlin_router_191_ufvzb3a"</message>
   <message level="Info" culprit="ase">"Generating: ase_altera_merlin_router_191_7pqg3ia"</message>
   <message level="Info" culprit="ase">"Generating: ase_altera_merlin_traffic_limiter_191_kcba44q"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_dest_id_fifo">"Generating: my_altera_avalon_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="my_alt_hiconnect_sc_fifo_dest_id_fifo">"Generating: my_alt_hiconnect_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="ase">"Generating: ase_altera_merlin_traffic_limiter_191_5digumi"</message>
   <message level="Info" culprit="ase">"Generating: ase_altera_avalon_sc_fifo_191_e5eqkcq"</message>
   <message level="Info" culprit="ase">"Generating: ase_altera_merlin_traffic_limiter_191_ugfb2ya"</message>
   <message level="Info" culprit="ase">"Generating: ase_alt_hiconnect_sc_fifo_191_7qtmpqq"</message>
   <message level="Info" culprit="ase">"Generating: ase_altera_merlin_demultiplexer_191_vvvok5y"</message>
   <message level="Info" culprit="ase">"Generating: ase_altera_merlin_multiplexer_191_oexvttq"</message>
   <message level="Info" culprit="ase">"Generating: ase_altera_merlin_demultiplexer_191_ys6zx5a"</message>
   <message level="Info" culprit="ase">"Generating: ase_altera_merlin_multiplexer_191_jnfoxei"</message>
   <message level="Info" culprit="ase">"Generating: ase_altera_merlin_width_adapter_191_dr5bt7a"</message>
   <message level="Info" culprit="ase">"Generating: ase_altera_merlin_width_adapter_191_hpofrwy"</message>
   <message level="Info" culprit="ase">"Generating: altera_reset_controller"</message>
  </messages>
 </entity>
 <entity
   kind="altera_generic_component"
   version="1.0"
   name="ase_address_span_extender_0">
  <parameter name="hlsFile" value="" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="10AX115N2F40E2LG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="defaultBoundary" value="" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clock&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;cntl&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;avs_cntl_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avs_cntl_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avs_cntl_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avs_cntl_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avs_cntl_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;expanded_master&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;avm_m0_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;48&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avm_m0_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avm_m0_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avm_m0_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;512&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avm_m0_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avm_m0_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;512&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avm_m0_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avm_m0_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avm_m0_burstcount&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;adaptsTo&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dBSBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamReads&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamWrites&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isAsynchronous&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isReadable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isWriteable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxAddressWidth&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;windowed_slave&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;avs_s0_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;6&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avs_s0_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avs_s0_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;512&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avs_s0_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avs_s0_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;512&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avs_s0_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avs_s0_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avs_s0_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avs_s0_burstcount&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;4096&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;16&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_address_span_extender&lt;/className&gt;
        &lt;version&gt;17.1&lt;/version&gt;
        &lt;displayName&gt;Address Span Extender&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors/&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;cntl&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;cntl&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name=&apos;cntl&apos; start=&apos;0x0&apos; end=&apos;0x8&apos; datawidth=&apos;64&apos; /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;3&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                            &lt;value&gt;64&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;windowed_slave&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;windowed_slave&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name=&apos;windowed_slave&apos; start=&apos;0x0&apos; end=&apos;0x1000&apos; datawidth=&apos;512&apos; /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;12&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                            &lt;value&gt;512&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;ase_address_span_extender_0&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;ase_address_span_extender_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ase_address_span_extender_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;ase_address_span_extender_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ase_address_span_extender_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;ase_address_span_extender_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ase_address_span_extender_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="logicalView" value="ip/ase/ase_address_span_extender_0.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.BURSTCOUNT_WIDTH&lt;/key&gt;
            &lt;value&gt;4&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.BYTEENABLE_WIDTH&lt;/key&gt;
            &lt;value&gt;64&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.CNTL_ADDRESS_WIDTH&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.DATA_WIDTH&lt;/key&gt;
            &lt;value&gt;512&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.MASTER_ADDRESS_WIDTH&lt;/key&gt;
            &lt;value&gt;48&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.MAX_BURST_BYTES&lt;/key&gt;
            &lt;value&gt;512&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.MAX_BURST_WORDS&lt;/key&gt;
            &lt;value&gt;8&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.SLAVE_ADDRESS_SHIFT&lt;/key&gt;
            &lt;value&gt;6&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.SLAVE_ADDRESS_WIDTH&lt;/key&gt;
            &lt;value&gt;6&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.SUB_WINDOW_COUNT&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
    &lt;/assignmentValueMap&gt;
&lt;/assignmentDefinition&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="ase" as="address_span_extender_0" />
  <messages>
   <message level="Info" culprit="ase">"Generating: ase_address_span_extender_0"</message>
  </messages>
 </entity>
 <entity
   kind="altera_generic_component"
   version="1.0"
   name="ase_afu_id_avmm_slave_0">
  <parameter name="hlsFile" value="" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="10AX115N2F40E2LG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="defaultBoundary" value="" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;afu_cfg_slave&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;avmm_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avmm_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avmm_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avmm_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avmm_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;64&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;clock&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;BOTH&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;afu_id_avmm_slave&lt;/className&gt;
        &lt;version&gt;1.0&lt;/version&gt;
        &lt;displayName&gt;afu_id_avmm_slave&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors/&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;afu_cfg_slave&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;afu_cfg_slave&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name=&apos;afu_cfg_slave&apos; start=&apos;0x0&apos; end=&apos;0x40&apos; datawidth=&apos;64&apos; /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;6&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                            &lt;value&gt;64&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;ase_afu_id_avmm_slave_0&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;ase_afu_id_avmm_slave_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ase_afu_id_avmm_slave_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;ase_afu_id_avmm_slave_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ase_afu_id_avmm_slave_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;ase_afu_id_avmm_slave_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ase_afu_id_avmm_slave_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="logicalView" value="ip/ase/ase_afu_id_avmm_slave_0.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="ase" as="afu_id_avmm_slave_0" />
  <messages>
   <message level="Info" culprit="ase">"Generating: ase_afu_id_avmm_slave_0"</message>
  </messages>
 </entity>
 <entity kind="altera_generic_component" version="1.0" name="ase_mm_bridge_0">
  <parameter name="hlsFile" value="" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="SYSINFO_ADDR_WIDTH" value="13" />
  <parameter name="AUTO_DEVICE" value="10AX115N2F40E2LG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="defaultBoundary" value="" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;m0&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_burstcount&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;13&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_debugaccess&lt;/name&gt;
                        &lt;role&gt;debugaccess&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;adaptsTo&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dBSBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamReads&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamWrites&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isAsynchronous&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isReadable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isWriteable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxAddressWidth&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;s0&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_burstcount&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;13&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_debugaccess&lt;/name&gt;
                        &lt;role&gt;debugaccess&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;8192&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                            &lt;value&gt;ase_avmm_pipe_0.m0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_avalon_mm_bridge&lt;/className&gt;
        &lt;version&gt;17.1&lt;/version&gt;
        &lt;displayName&gt;Avalon-MM Pipeline Bridge&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;10&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;SYSINFO_ADDR_WIDTH&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;m0&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;ADDRESS_WIDTH&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;m0&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;m0&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;13&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;s0&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;s0&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;ase_mm_bridge_0&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;ase_mm_bridge_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ase_mm_bridge_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;ase_mm_bridge_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ase_mm_bridge_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;ase_mm_bridge_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ase_mm_bridge_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="logicalView" value="ip/ase/ase_mm_bridge_0.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="ase" as="ase_avmm_pipe_0" />
  <messages>
   <message level="Info" culprit="ase">"Generating: ase_mm_bridge_0"</message>
  </messages>
 </entity>
 <entity kind="altera_generic_component" version="1.0" name="ase_clock_in">
  <parameter name="hlsFile" value="" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="10AX115N2F40E2LG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="defaultBoundary" value="" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;in_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;out_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                            &lt;value&gt;in_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;50000000&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_clock_bridge&lt;/className&gt;
        &lt;version&gt;17.1&lt;/version&gt;
        &lt;displayName&gt;Clock Bridge&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;0&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;DERIVED_CLOCK_RATE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;in_clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;in_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;in_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;out_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;out_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;50000000&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter name="DERIVED_CLOCK_RATE" value="0" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;ase_clock_in&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;ase_clock_in&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ase_clock_in&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;ase_clock_in&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ase_clock_in&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;ase_clock_in&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ase_clock_in&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="logicalView" value="ip/ase/ase_clock_in.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="ase" as="clock_in" />
  <messages>
   <message level="Info" culprit="ase">"Generating: ase_clock_in"</message>
  </messages>
 </entity>
 <entity kind="altera_generic_component" version="1.0" name="ase_reset_in">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="hlsFile" value="" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="10AX115N2F40E2LG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="defaultBoundary" value="" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;in_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;out_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectReset&lt;/key&gt;
                            &lt;value&gt;in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedResetSinks&lt;/key&gt;
                            &lt;value&gt;in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_reset_bridge&lt;/className&gt;
        &lt;version&gt;17.1&lt;/version&gt;
        &lt;displayName&gt;Reset Bridge&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;-1&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;AUTO_CLK_CLOCK_RATE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;50000000&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;ase_reset_in&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;ase_reset_in&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ase_reset_in&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;ase_reset_in&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ase_reset_in&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;ase_reset_in&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ase_reset_in&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="logicalView" value="ip/ase/ase_reset_in.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="ase" as="reset_in" />
  <messages>
   <message level="Info" culprit="ase">"Generating: ase_reset_in"</message>
  </messages>
 </entity>
 <entity
   kind="altera_mm_interconnect"
   version="19.1"
   name="ase_altera_mm_interconnect_191_qnam65i">
  <parameter name="AUTO_DEVICE" value="10AX115N2F40E2LG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {ase_avmm_pipe_0_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {ase_avmm_pipe_0_m0_translator} {AV_ADDRESS_W} {13};set_instance_parameter_value {ase_avmm_pipe_0_m0_translator} {AV_DATA_W} {64};set_instance_parameter_value {ase_avmm_pipe_0_m0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ase_avmm_pipe_0_m0_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {ase_avmm_pipe_0_m0_translator} {UAV_ADDRESS_W} {13};set_instance_parameter_value {ase_avmm_pipe_0_m0_translator} {UAV_BURSTCOUNT_W} {4};set_instance_parameter_value {ase_avmm_pipe_0_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ase_avmm_pipe_0_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ase_avmm_pipe_0_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {ase_avmm_pipe_0_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ase_avmm_pipe_0_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ase_avmm_pipe_0_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {ase_avmm_pipe_0_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ase_avmm_pipe_0_m0_translator} {USE_READ} {1};set_instance_parameter_value {ase_avmm_pipe_0_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {ase_avmm_pipe_0_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ase_avmm_pipe_0_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ase_avmm_pipe_0_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {ase_avmm_pipe_0_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ase_avmm_pipe_0_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ase_avmm_pipe_0_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {ase_avmm_pipe_0_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {ase_avmm_pipe_0_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {ase_avmm_pipe_0_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {ase_avmm_pipe_0_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {ase_avmm_pipe_0_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {ase_avmm_pipe_0_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ase_avmm_pipe_0_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ase_avmm_pipe_0_m0_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {ase_avmm_pipe_0_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {ase_avmm_pipe_0_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ase_avmm_pipe_0_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ase_avmm_pipe_0_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ase_avmm_pipe_0_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ase_avmm_pipe_0_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {ase_avmm_pipe_0_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ase_avmm_pipe_0_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ase_avmm_pipe_0_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ase_avmm_pipe_0_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ase_avmm_pipe_0_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ase_avmm_pipe_0_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ase_avmm_pipe_0_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ase_avmm_pipe_0_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ase_avmm_pipe_0_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ase_avmm_pipe_0_m0_translator} {SYNC_RESET} {0};set_instance_parameter_value {ase_avmm_pipe_0_m0_translator} {WAITREQUEST_ALLOWANCE} {0};add_instance {afu_id_avmm_slave_0_afu_cfg_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_translator} {AV_DATA_W} {64};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_translator} {UAV_DATA_W} {64};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_translator} {UAV_BYTEENABLE_W} {8};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_translator} {UAV_ADDRESS_W} {13};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_translator} {UAV_BURSTCOUNT_W} {4};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_translator} {USE_READ} {1};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_translator} {SYNC_RESET} {0};add_instance {address_span_extender_0_cntl_translator} {altera_merlin_slave_translator};set_instance_parameter_value {address_span_extender_0_cntl_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {address_span_extender_0_cntl_translator} {AV_DATA_W} {64};set_instance_parameter_value {address_span_extender_0_cntl_translator} {UAV_DATA_W} {64};set_instance_parameter_value {address_span_extender_0_cntl_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {address_span_extender_0_cntl_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {address_span_extender_0_cntl_translator} {UAV_BYTEENABLE_W} {8};set_instance_parameter_value {address_span_extender_0_cntl_translator} {UAV_ADDRESS_W} {13};set_instance_parameter_value {address_span_extender_0_cntl_translator} {UAV_BURSTCOUNT_W} {4};set_instance_parameter_value {address_span_extender_0_cntl_translator} {AV_READLATENCY} {1};set_instance_parameter_value {address_span_extender_0_cntl_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {address_span_extender_0_cntl_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {address_span_extender_0_cntl_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {address_span_extender_0_cntl_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {address_span_extender_0_cntl_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {address_span_extender_0_cntl_translator} {USE_READDATA} {1};set_instance_parameter_value {address_span_extender_0_cntl_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {address_span_extender_0_cntl_translator} {USE_READ} {1};set_instance_parameter_value {address_span_extender_0_cntl_translator} {USE_WRITE} {1};set_instance_parameter_value {address_span_extender_0_cntl_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {address_span_extender_0_cntl_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {address_span_extender_0_cntl_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {address_span_extender_0_cntl_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {address_span_extender_0_cntl_translator} {USE_ADDRESS} {0};set_instance_parameter_value {address_span_extender_0_cntl_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {address_span_extender_0_cntl_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {address_span_extender_0_cntl_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {address_span_extender_0_cntl_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {address_span_extender_0_cntl_translator} {USE_LOCK} {0};set_instance_parameter_value {address_span_extender_0_cntl_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {address_span_extender_0_cntl_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {address_span_extender_0_cntl_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {address_span_extender_0_cntl_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {address_span_extender_0_cntl_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {address_span_extender_0_cntl_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {address_span_extender_0_cntl_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {address_span_extender_0_cntl_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {address_span_extender_0_cntl_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {address_span_extender_0_cntl_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {address_span_extender_0_cntl_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {address_span_extender_0_cntl_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {address_span_extender_0_cntl_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {address_span_extender_0_cntl_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {address_span_extender_0_cntl_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {address_span_extender_0_cntl_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {address_span_extender_0_cntl_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {address_span_extender_0_cntl_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {address_span_extender_0_cntl_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {address_span_extender_0_cntl_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {address_span_extender_0_cntl_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {address_span_extender_0_cntl_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {address_span_extender_0_cntl_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {address_span_extender_0_cntl_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {address_span_extender_0_cntl_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {address_span_extender_0_cntl_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {address_span_extender_0_cntl_translator} {SYNC_RESET} {0};add_instance {address_span_extender_0_windowed_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {AV_ADDRESS_W} {6};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {AV_DATA_W} {512};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {UAV_DATA_W} {512};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {AV_BURSTCOUNT_W} {4};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {AV_BYTEENABLE_W} {64};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {UAV_BYTEENABLE_W} {64};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {UAV_ADDRESS_W} {13};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {USE_READ} {1};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {AV_SYMBOLS_PER_WORD} {64};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {16};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {SYNC_RESET} {0};add_instance {ase_avmm_pipe_0_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {ase_avmm_pipe_0_m0_agent} {PKT_WUNIQUE} {136};set_instance_parameter_value {ase_avmm_pipe_0_m0_agent} {PKT_DOMAIN_H} {135};set_instance_parameter_value {ase_avmm_pipe_0_m0_agent} {PKT_DOMAIN_L} {134};set_instance_parameter_value {ase_avmm_pipe_0_m0_agent} {PKT_SNOOP_H} {133};set_instance_parameter_value {ase_avmm_pipe_0_m0_agent} {PKT_SNOOP_L} {130};set_instance_parameter_value {ase_avmm_pipe_0_m0_agent} {PKT_BARRIER_H} {129};set_instance_parameter_value {ase_avmm_pipe_0_m0_agent} {PKT_BARRIER_L} {128};set_instance_parameter_value {ase_avmm_pipe_0_m0_agent} {PKT_ORI_BURST_SIZE_H} {127};set_instance_parameter_value {ase_avmm_pipe_0_m0_agent} {PKT_ORI_BURST_SIZE_L} {125};set_instance_parameter_value {ase_avmm_pipe_0_m0_agent} {PKT_RESPONSE_STATUS_H} {124};set_instance_parameter_value {ase_avmm_pipe_0_m0_agent} {PKT_RESPONSE_STATUS_L} {123};set_instance_parameter_value {ase_avmm_pipe_0_m0_agent} {PKT_QOS_H} {110};set_instance_parameter_value {ase_avmm_pipe_0_m0_agent} {PKT_QOS_L} {110};set_instance_parameter_value {ase_avmm_pipe_0_m0_agent} {PKT_DATA_SIDEBAND_H} {108};set_instance_parameter_value {ase_avmm_pipe_0_m0_agent} {PKT_DATA_SIDEBAND_L} {108};set_instance_parameter_value {ase_avmm_pipe_0_m0_agent} {PKT_ADDR_SIDEBAND_H} {107};set_instance_parameter_value {ase_avmm_pipe_0_m0_agent} {PKT_ADDR_SIDEBAND_L} {107};set_instance_parameter_value {ase_avmm_pipe_0_m0_agent} {PKT_BURST_TYPE_H} {106};set_instance_parameter_value {ase_avmm_pipe_0_m0_agent} {PKT_BURST_TYPE_L} {105};set_instance_parameter_value {ase_avmm_pipe_0_m0_agent} {PKT_CACHE_H} {122};set_instance_parameter_value {ase_avmm_pipe_0_m0_agent} {PKT_CACHE_L} {119};set_instance_parameter_value {ase_avmm_pipe_0_m0_agent} {PKT_THREAD_ID_H} {115};set_instance_parameter_value {ase_avmm_pipe_0_m0_agent} {PKT_THREAD_ID_L} {115};set_instance_parameter_value {ase_avmm_pipe_0_m0_agent} {PKT_BURST_SIZE_H} {104};set_instance_parameter_value {ase_avmm_pipe_0_m0_agent} {PKT_BURST_SIZE_L} {102};set_instance_parameter_value {ase_avmm_pipe_0_m0_agent} {PKT_TRANS_EXCLUSIVE} {90};set_instance_parameter_value {ase_avmm_pipe_0_m0_agent} {PKT_TRANS_LOCK} {89};set_instance_parameter_value {ase_avmm_pipe_0_m0_agent} {PKT_BEGIN_BURST} {109};set_instance_parameter_value {ase_avmm_pipe_0_m0_agent} {PKT_PROTECTION_H} {118};set_instance_parameter_value {ase_avmm_pipe_0_m0_agent} {PKT_PROTECTION_L} {116};set_instance_parameter_value {ase_avmm_pipe_0_m0_agent} {PKT_BURSTWRAP_H} {101};set_instance_parameter_value {ase_avmm_pipe_0_m0_agent} {PKT_BURSTWRAP_L} {101};set_instance_parameter_value {ase_avmm_pipe_0_m0_agent} {PKT_BYTE_CNT_H} {100};set_instance_parameter_value {ase_avmm_pipe_0_m0_agent} {PKT_BYTE_CNT_L} {91};set_instance_parameter_value {ase_avmm_pipe_0_m0_agent} {PKT_ADDR_H} {84};set_instance_parameter_value {ase_avmm_pipe_0_m0_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {ase_avmm_pipe_0_m0_agent} {PKT_TRANS_COMPRESSED_READ} {85};set_instance_parameter_value {ase_avmm_pipe_0_m0_agent} {PKT_TRANS_POSTED} {86};set_instance_parameter_value {ase_avmm_pipe_0_m0_agent} {PKT_TRANS_WRITE} {87};set_instance_parameter_value {ase_avmm_pipe_0_m0_agent} {PKT_TRANS_READ} {88};set_instance_parameter_value {ase_avmm_pipe_0_m0_agent} {PKT_DATA_H} {63};set_instance_parameter_value {ase_avmm_pipe_0_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ase_avmm_pipe_0_m0_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {ase_avmm_pipe_0_m0_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {ase_avmm_pipe_0_m0_agent} {PKT_SRC_ID_H} {112};set_instance_parameter_value {ase_avmm_pipe_0_m0_agent} {PKT_SRC_ID_L} {111};set_instance_parameter_value {ase_avmm_pipe_0_m0_agent} {PKT_DEST_ID_H} {114};set_instance_parameter_value {ase_avmm_pipe_0_m0_agent} {PKT_DEST_ID_L} {113};set_instance_parameter_value {ase_avmm_pipe_0_m0_agent} {ST_DATA_W} {137};set_instance_parameter_value {ase_avmm_pipe_0_m0_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {ase_avmm_pipe_0_m0_agent} {AV_BURSTCOUNT_W} {4};set_instance_parameter_value {ase_avmm_pipe_0_m0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ase_avmm_pipe_0_m0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ase_avmm_pipe_0_m0_agent} {MERLIN_PACKET_FORMAT} {wunique(136) domain(135:134) snoop(133:130) barrier(129:128) ori_burst_size(127:125) response_status(124:123) cache(122:119) protection(118:116) thread_id(115) dest_id(114:113) src_id(112:111) qos(110) begin_burst(109) data_sideband(108) addr_sideband(107) burst_type(106:105) burst_size(104:102) burstwrap(101) byte_cnt(100:91) trans_exclusive(90) trans_lock(89) trans_read(88) trans_write(87) trans_posted(86) trans_compressed_read(85) addr(84:72) byteen(71:64) data(63:0)};set_instance_parameter_value {ase_avmm_pipe_0_m0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;afu_id_avmm_slave_0_afu_cfg_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;address_span_extender_0_cntl_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000200&quot;
   end=&quot;0x00000000000000208&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;address_span_extender_0_windowed_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001000&quot;
   end=&quot;0x00000000000002000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {ase_avmm_pipe_0_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {ase_avmm_pipe_0_m0_agent} {ID} {0};set_instance_parameter_value {ase_avmm_pipe_0_m0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {ase_avmm_pipe_0_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {ase_avmm_pipe_0_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {ase_avmm_pipe_0_m0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ase_avmm_pipe_0_m0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ase_avmm_pipe_0_m0_agent} {DOMAIN_VALUE} {3};set_instance_parameter_value {ase_avmm_pipe_0_m0_agent} {BARRIER_VALUE} {0};set_instance_parameter_value {ase_avmm_pipe_0_m0_agent} {SNOOP_VALUE} {0};set_instance_parameter_value {ase_avmm_pipe_0_m0_agent} {WUNIQUE_VALUE} {0};set_instance_parameter_value {ase_avmm_pipe_0_m0_agent} {SYNC_RESET} {0};add_instance {afu_id_avmm_slave_0_afu_cfg_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_agent} {PKT_ORI_BURST_SIZE_H} {127};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_agent} {PKT_ORI_BURST_SIZE_L} {125};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_agent} {PKT_RESPONSE_STATUS_H} {124};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_agent} {PKT_RESPONSE_STATUS_L} {123};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_agent} {PKT_BURST_SIZE_H} {104};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_agent} {PKT_BURST_SIZE_L} {102};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_agent} {PKT_TRANS_LOCK} {89};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_agent} {PKT_BEGIN_BURST} {109};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_agent} {PKT_PROTECTION_H} {118};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_agent} {PKT_PROTECTION_L} {116};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_agent} {PKT_BURSTWRAP_H} {101};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_agent} {PKT_BURSTWRAP_L} {101};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_agent} {PKT_BYTE_CNT_H} {100};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_agent} {PKT_BYTE_CNT_L} {91};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_agent} {PKT_ADDR_H} {84};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_agent} {PKT_TRANS_COMPRESSED_READ} {85};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_agent} {PKT_TRANS_POSTED} {86};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_agent} {PKT_TRANS_WRITE} {87};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_agent} {PKT_TRANS_READ} {88};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_agent} {PKT_DATA_H} {63};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_agent} {PKT_SRC_ID_H} {112};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_agent} {PKT_SRC_ID_L} {111};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_agent} {PKT_DEST_ID_H} {114};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_agent} {PKT_DEST_ID_L} {113};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_agent} {ST_DATA_W} {137};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_agent} {AVS_BURSTCOUNT_W} {4};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_agent} {MERLIN_PACKET_FORMAT} {wunique(136) domain(135:134) snoop(133:130) barrier(129:128) ori_burst_size(127:125) response_status(124:123) cache(122:119) protection(118:116) thread_id(115) dest_id(114:113) src_id(112:111) qos(110) begin_burst(109) data_sideband(108) addr_sideband(107) burst_type(106:105) burst_size(104:102) burstwrap(101) byte_cnt(100:91) trans_exclusive(90) trans_lock(89) trans_read(88) trans_write(87) trans_posted(86) trans_compressed_read(85) addr(84:72) byteen(71:64) data(63:0)};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_agent} {MAX_BYTE_CNT} {8};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_agent} {ID} {2};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_agent} {ECC_ENABLE} {0};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_agent} {SYNC_RESET} {0};add_instance {afu_id_avmm_slave_0_afu_cfg_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {138};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_agent_rsp_fifo} {SYNC_RESET} {0};add_instance {address_span_extender_0_cntl_agent} {altera_merlin_slave_agent};set_instance_parameter_value {address_span_extender_0_cntl_agent} {PKT_ORI_BURST_SIZE_H} {127};set_instance_parameter_value {address_span_extender_0_cntl_agent} {PKT_ORI_BURST_SIZE_L} {125};set_instance_parameter_value {address_span_extender_0_cntl_agent} {PKT_RESPONSE_STATUS_H} {124};set_instance_parameter_value {address_span_extender_0_cntl_agent} {PKT_RESPONSE_STATUS_L} {123};set_instance_parameter_value {address_span_extender_0_cntl_agent} {PKT_BURST_SIZE_H} {104};set_instance_parameter_value {address_span_extender_0_cntl_agent} {PKT_BURST_SIZE_L} {102};set_instance_parameter_value {address_span_extender_0_cntl_agent} {PKT_TRANS_LOCK} {89};set_instance_parameter_value {address_span_extender_0_cntl_agent} {PKT_BEGIN_BURST} {109};set_instance_parameter_value {address_span_extender_0_cntl_agent} {PKT_PROTECTION_H} {118};set_instance_parameter_value {address_span_extender_0_cntl_agent} {PKT_PROTECTION_L} {116};set_instance_parameter_value {address_span_extender_0_cntl_agent} {PKT_BURSTWRAP_H} {101};set_instance_parameter_value {address_span_extender_0_cntl_agent} {PKT_BURSTWRAP_L} {101};set_instance_parameter_value {address_span_extender_0_cntl_agent} {PKT_BYTE_CNT_H} {100};set_instance_parameter_value {address_span_extender_0_cntl_agent} {PKT_BYTE_CNT_L} {91};set_instance_parameter_value {address_span_extender_0_cntl_agent} {PKT_ADDR_H} {84};set_instance_parameter_value {address_span_extender_0_cntl_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {address_span_extender_0_cntl_agent} {PKT_TRANS_COMPRESSED_READ} {85};set_instance_parameter_value {address_span_extender_0_cntl_agent} {PKT_TRANS_POSTED} {86};set_instance_parameter_value {address_span_extender_0_cntl_agent} {PKT_TRANS_WRITE} {87};set_instance_parameter_value {address_span_extender_0_cntl_agent} {PKT_TRANS_READ} {88};set_instance_parameter_value {address_span_extender_0_cntl_agent} {PKT_DATA_H} {63};set_instance_parameter_value {address_span_extender_0_cntl_agent} {PKT_DATA_L} {0};set_instance_parameter_value {address_span_extender_0_cntl_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {address_span_extender_0_cntl_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {address_span_extender_0_cntl_agent} {PKT_SRC_ID_H} {112};set_instance_parameter_value {address_span_extender_0_cntl_agent} {PKT_SRC_ID_L} {111};set_instance_parameter_value {address_span_extender_0_cntl_agent} {PKT_DEST_ID_H} {114};set_instance_parameter_value {address_span_extender_0_cntl_agent} {PKT_DEST_ID_L} {113};set_instance_parameter_value {address_span_extender_0_cntl_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {address_span_extender_0_cntl_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {address_span_extender_0_cntl_agent} {ST_DATA_W} {137};set_instance_parameter_value {address_span_extender_0_cntl_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {address_span_extender_0_cntl_agent} {AVS_BURSTCOUNT_W} {4};set_instance_parameter_value {address_span_extender_0_cntl_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {address_span_extender_0_cntl_agent} {MERLIN_PACKET_FORMAT} {wunique(136) domain(135:134) snoop(133:130) barrier(129:128) ori_burst_size(127:125) response_status(124:123) cache(122:119) protection(118:116) thread_id(115) dest_id(114:113) src_id(112:111) qos(110) begin_burst(109) data_sideband(108) addr_sideband(107) burst_type(106:105) burst_size(104:102) burstwrap(101) byte_cnt(100:91) trans_exclusive(90) trans_lock(89) trans_read(88) trans_write(87) trans_posted(86) trans_compressed_read(85) addr(84:72) byteen(71:64) data(63:0)};set_instance_parameter_value {address_span_extender_0_cntl_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {address_span_extender_0_cntl_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {address_span_extender_0_cntl_agent} {MAX_BYTE_CNT} {8};set_instance_parameter_value {address_span_extender_0_cntl_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {address_span_extender_0_cntl_agent} {ID} {0};set_instance_parameter_value {address_span_extender_0_cntl_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {address_span_extender_0_cntl_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {address_span_extender_0_cntl_agent} {ECC_ENABLE} {0};set_instance_parameter_value {address_span_extender_0_cntl_agent} {SYNC_RESET} {0};add_instance {address_span_extender_0_cntl_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {address_span_extender_0_cntl_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {address_span_extender_0_cntl_agent_rsp_fifo} {BITS_PER_SYMBOL} {138};set_instance_parameter_value {address_span_extender_0_cntl_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {address_span_extender_0_cntl_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {address_span_extender_0_cntl_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {address_span_extender_0_cntl_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {address_span_extender_0_cntl_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {address_span_extender_0_cntl_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {address_span_extender_0_cntl_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {address_span_extender_0_cntl_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {address_span_extender_0_cntl_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {address_span_extender_0_cntl_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {address_span_extender_0_cntl_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {address_span_extender_0_cntl_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {address_span_extender_0_cntl_agent_rsp_fifo} {SYNC_RESET} {0};add_instance {address_span_extender_0_windowed_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_ORI_BURST_SIZE_H} {631};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_ORI_BURST_SIZE_L} {629};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_RESPONSE_STATUS_H} {628};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_RESPONSE_STATUS_L} {627};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_BURST_SIZE_H} {608};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_BURST_SIZE_L} {606};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_TRANS_LOCK} {593};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_BEGIN_BURST} {613};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_PROTECTION_H} {622};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_PROTECTION_L} {620};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_BURSTWRAP_H} {605};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_BURSTWRAP_L} {605};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_BYTE_CNT_H} {604};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_BYTE_CNT_L} {595};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_ADDR_H} {588};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_ADDR_L} {576};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_TRANS_COMPRESSED_READ} {589};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_TRANS_POSTED} {590};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_TRANS_WRITE} {591};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_TRANS_READ} {592};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_DATA_H} {511};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_BYTEEN_H} {575};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_BYTEEN_L} {512};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_SRC_ID_H} {616};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_SRC_ID_L} {615};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_DEST_ID_H} {618};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_DEST_ID_L} {617};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {ST_DATA_W} {641};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {AVS_BURSTCOUNT_W} {10};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {MERLIN_PACKET_FORMAT} {wunique(640) domain(639:638) snoop(637:634) barrier(633:632) ori_burst_size(631:629) response_status(628:627) cache(626:623) protection(622:620) thread_id(619) dest_id(618:617) src_id(616:615) qos(614) begin_burst(613) data_sideband(612) addr_sideband(611) burst_type(610:609) burst_size(608:606) burstwrap(605) byte_cnt(604:595) trans_exclusive(594) trans_lock(593) trans_read(592) trans_write(591) trans_posted(590) trans_compressed_read(589) addr(588:576) byteen(575:512) data(511:0)};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {MAX_BYTE_CNT} {512};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {ID} {1};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {ECC_ENABLE} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {SYNC_RESET} {0};add_instance {address_span_extender_0_windowed_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {642};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent_rsp_fifo} {FIFO_DEPTH} {17};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent_rsp_fifo} {SYNC_RESET} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {2 0 1 };set_instance_parameter_value {router} {CHANNEL_ID} {001 010 100 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x200 0x1000 };set_instance_parameter_value {router} {END_ADDRESS} {0x40 0x208 0x2000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {84};set_instance_parameter_value {router} {PKT_ADDR_L} {72};set_instance_parameter_value {router} {PKT_PROTECTION_H} {118};set_instance_parameter_value {router} {PKT_PROTECTION_L} {116};set_instance_parameter_value {router} {PKT_DEST_ID_H} {114};set_instance_parameter_value {router} {PKT_DEST_ID_L} {113};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {87};set_instance_parameter_value {router} {PKT_TRANS_READ} {88};set_instance_parameter_value {router} {ST_DATA_W} {137};set_instance_parameter_value {router} {ST_CHANNEL_W} {3};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {2};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {1};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {wunique(136) domain(135:134) snoop(133:130) barrier(129:128) ori_burst_size(127:125) response_status(124:123) cache(122:119) protection(118:116) thread_id(115) dest_id(114:113) src_id(112:111) qos(110) begin_burst(109) data_sideband(108) addr_sideband(107) burst_type(106:105) burst_size(104:102) burstwrap(101) byte_cnt(100:91) trans_exclusive(90) trans_lock(89) trans_read(88) trans_write(87) trans_posted(86) trans_compressed_read(85) addr(84:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router} {SYNC_RESET} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {84};set_instance_parameter_value {router_001} {PKT_ADDR_L} {72};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {118};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {116};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {114};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {113};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {87};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {88};set_instance_parameter_value {router_001} {ST_DATA_W} {137};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {wunique(136) domain(135:134) snoop(133:130) barrier(129:128) ori_burst_size(127:125) response_status(124:123) cache(122:119) protection(118:116) thread_id(115) dest_id(114:113) src_id(112:111) qos(110) begin_burst(109) data_sideband(108) addr_sideband(107) burst_type(106:105) burst_size(104:102) burstwrap(101) byte_cnt(100:91) trans_exclusive(90) trans_lock(89) trans_read(88) trans_write(87) trans_posted(86) trans_compressed_read(85) addr(84:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_001} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_001} {SYNC_RESET} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {84};set_instance_parameter_value {router_002} {PKT_ADDR_L} {72};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {118};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {116};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {114};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {113};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {87};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {88};set_instance_parameter_value {router_002} {ST_DATA_W} {137};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {wunique(136) domain(135:134) snoop(133:130) barrier(129:128) ori_burst_size(127:125) response_status(124:123) cache(122:119) protection(118:116) thread_id(115) dest_id(114:113) src_id(112:111) qos(110) begin_burst(109) data_sideband(108) addr_sideband(107) burst_type(106:105) burst_size(104:102) burstwrap(101) byte_cnt(100:91) trans_exclusive(90) trans_lock(89) trans_read(88) trans_write(87) trans_posted(86) trans_compressed_read(85) addr(84:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_002} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_002} {SYNC_RESET} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {588};set_instance_parameter_value {router_003} {PKT_ADDR_L} {576};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {622};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {620};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {618};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {617};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {591};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {592};set_instance_parameter_value {router_003} {ST_DATA_W} {641};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {wunique(640) domain(639:638) snoop(637:634) barrier(633:632) ori_burst_size(631:629) response_status(628:627) cache(626:623) protection(622:620) thread_id(619) dest_id(618:617) src_id(616:615) qos(614) begin_burst(613) data_sideband(612) addr_sideband(611) burst_type(610:609) burst_size(608:606) burstwrap(605) byte_cnt(604:595) trans_exclusive(594) trans_lock(593) trans_read(592) trans_write(591) trans_posted(590) trans_compressed_read(589) addr(588:576) byteen(575:512) data(511:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_003} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_003} {SYNC_RESET} {0};add_instance {ase_avmm_pipe_0_m0_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {ase_avmm_pipe_0_m0_limiter} {SYNC_RESET} {0};set_instance_parameter_value {ase_avmm_pipe_0_m0_limiter} {PKT_DEST_ID_H} {114};set_instance_parameter_value {ase_avmm_pipe_0_m0_limiter} {PKT_DEST_ID_L} {113};set_instance_parameter_value {ase_avmm_pipe_0_m0_limiter} {PKT_SRC_ID_H} {112};set_instance_parameter_value {ase_avmm_pipe_0_m0_limiter} {PKT_SRC_ID_L} {111};set_instance_parameter_value {ase_avmm_pipe_0_m0_limiter} {PKT_BYTE_CNT_H} {100};set_instance_parameter_value {ase_avmm_pipe_0_m0_limiter} {PKT_BYTE_CNT_L} {91};set_instance_parameter_value {ase_avmm_pipe_0_m0_limiter} {PKT_BYTEEN_H} {71};set_instance_parameter_value {ase_avmm_pipe_0_m0_limiter} {PKT_BYTEEN_L} {64};set_instance_parameter_value {ase_avmm_pipe_0_m0_limiter} {PKT_TRANS_POSTED} {86};set_instance_parameter_value {ase_avmm_pipe_0_m0_limiter} {PKT_TRANS_WRITE} {87};set_instance_parameter_value {ase_avmm_pipe_0_m0_limiter} {PKT_THREAD_ID_H} {115};set_instance_parameter_value {ase_avmm_pipe_0_m0_limiter} {PKT_THREAD_ID_L} {115};set_instance_parameter_value {ase_avmm_pipe_0_m0_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {ase_avmm_pipe_0_m0_limiter} {MAX_OUTSTANDING_RESPONSES} {17};set_instance_parameter_value {ase_avmm_pipe_0_m0_limiter} {PIPELINED} {0};set_instance_parameter_value {ase_avmm_pipe_0_m0_limiter} {ST_DATA_W} {137};set_instance_parameter_value {ase_avmm_pipe_0_m0_limiter} {ST_CHANNEL_W} {3};set_instance_parameter_value {ase_avmm_pipe_0_m0_limiter} {VALID_WIDTH} {3};set_instance_parameter_value {ase_avmm_pipe_0_m0_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {ase_avmm_pipe_0_m0_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {ase_avmm_pipe_0_m0_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {ase_avmm_pipe_0_m0_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {ase_avmm_pipe_0_m0_limiter} {MERLIN_PACKET_FORMAT} {wunique(136) domain(135:134) snoop(133:130) barrier(129:128) ori_burst_size(127:125) response_status(124:123) cache(122:119) protection(118:116) thread_id(115) dest_id(114:113) src_id(112:111) qos(110) begin_burst(109) data_sideband(108) addr_sideband(107) burst_type(106:105) burst_size(104:102) burstwrap(101) byte_cnt(100:91) trans_exclusive(90) trans_lock(89) trans_read(88) trans_write(87) trans_posted(86) trans_compressed_read(85) addr(84:72) byteen(71:64) data(63:0)};set_instance_parameter_value {ase_avmm_pipe_0_m0_limiter} {REORDER} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {137};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {3};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {3};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {wunique(136) domain(135:134) snoop(133:130) barrier(129:128) ori_burst_size(127:125) response_status(124:123) cache(122:119) protection(118:116) thread_id(115) dest_id(114:113) src_id(112:111) qos(110) begin_burst(109) data_sideband(108) addr_sideband(107) burst_type(106:105) burst_size(104:102) burstwrap(101) byte_cnt(100:91) trans_exclusive(90) trans_lock(89) trans_read(88) trans_write(87) trans_posted(86) trans_compressed_read(85) addr(84:72) byteen(71:64) data(63:0)};set_instance_parameter_value {cmd_demux} {SYNC_RESET} {0};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {137};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {89};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {wunique(136) domain(135:134) snoop(133:130) barrier(129:128) ori_burst_size(127:125) response_status(124:123) cache(122:119) protection(118:116) thread_id(115) dest_id(114:113) src_id(112:111) qos(110) begin_burst(109) data_sideband(108) addr_sideband(107) burst_type(106:105) burst_size(104:102) burstwrap(101) byte_cnt(100:91) trans_exclusive(90) trans_lock(89) trans_read(88) trans_write(87) trans_posted(86) trans_compressed_read(85) addr(84:72) byteen(71:64) data(63:0)};set_instance_parameter_value {cmd_mux} {SYNC_RESET} {0};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {137};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {89};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {wunique(136) domain(135:134) snoop(133:130) barrier(129:128) ori_burst_size(127:125) response_status(124:123) cache(122:119) protection(118:116) thread_id(115) dest_id(114:113) src_id(112:111) qos(110) begin_burst(109) data_sideband(108) addr_sideband(107) burst_type(106:105) burst_size(104:102) burstwrap(101) byte_cnt(100:91) trans_exclusive(90) trans_lock(89) trans_read(88) trans_write(87) trans_posted(86) trans_compressed_read(85) addr(84:72) byteen(71:64) data(63:0)};set_instance_parameter_value {cmd_mux_001} {SYNC_RESET} {0};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {137};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {89};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {wunique(136) domain(135:134) snoop(133:130) barrier(129:128) ori_burst_size(127:125) response_status(124:123) cache(122:119) protection(118:116) thread_id(115) dest_id(114:113) src_id(112:111) qos(110) begin_burst(109) data_sideband(108) addr_sideband(107) burst_type(106:105) burst_size(104:102) burstwrap(101) byte_cnt(100:91) trans_exclusive(90) trans_lock(89) trans_read(88) trans_write(87) trans_posted(86) trans_compressed_read(85) addr(84:72) byteen(71:64) data(63:0)};set_instance_parameter_value {cmd_mux_002} {SYNC_RESET} {0};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {137};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {wunique(136) domain(135:134) snoop(133:130) barrier(129:128) ori_burst_size(127:125) response_status(124:123) cache(122:119) protection(118:116) thread_id(115) dest_id(114:113) src_id(112:111) qos(110) begin_burst(109) data_sideband(108) addr_sideband(107) burst_type(106:105) burst_size(104:102) burstwrap(101) byte_cnt(100:91) trans_exclusive(90) trans_lock(89) trans_read(88) trans_write(87) trans_posted(86) trans_compressed_read(85) addr(84:72) byteen(71:64) data(63:0)};set_instance_parameter_value {rsp_demux} {SYNC_RESET} {0};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {137};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {wunique(136) domain(135:134) snoop(133:130) barrier(129:128) ori_burst_size(127:125) response_status(124:123) cache(122:119) protection(118:116) thread_id(115) dest_id(114:113) src_id(112:111) qos(110) begin_burst(109) data_sideband(108) addr_sideband(107) burst_type(106:105) burst_size(104:102) burstwrap(101) byte_cnt(100:91) trans_exclusive(90) trans_lock(89) trans_read(88) trans_write(87) trans_posted(86) trans_compressed_read(85) addr(84:72) byteen(71:64) data(63:0)};set_instance_parameter_value {rsp_demux_001} {SYNC_RESET} {0};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {137};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {wunique(136) domain(135:134) snoop(133:130) barrier(129:128) ori_burst_size(127:125) response_status(124:123) cache(122:119) protection(118:116) thread_id(115) dest_id(114:113) src_id(112:111) qos(110) begin_burst(109) data_sideband(108) addr_sideband(107) burst_type(106:105) burst_size(104:102) burstwrap(101) byte_cnt(100:91) trans_exclusive(90) trans_lock(89) trans_read(88) trans_write(87) trans_posted(86) trans_compressed_read(85) addr(84:72) byteen(71:64) data(63:0)};set_instance_parameter_value {rsp_demux_002} {SYNC_RESET} {0};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {137};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {3};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {89};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {wunique(136) domain(135:134) snoop(133:130) barrier(129:128) ori_burst_size(127:125) response_status(124:123) cache(122:119) protection(118:116) thread_id(115) dest_id(114:113) src_id(112:111) qos(110) begin_burst(109) data_sideband(108) addr_sideband(107) burst_type(106:105) burst_size(104:102) burstwrap(101) byte_cnt(100:91) trans_exclusive(90) trans_lock(89) trans_read(88) trans_write(87) trans_posted(86) trans_compressed_read(85) addr(84:72) byteen(71:64) data(63:0)};set_instance_parameter_value {rsp_mux} {SYNC_RESET} {0};add_instance {address_span_extender_0_windowed_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {address_span_extender_0_windowed_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {84};set_instance_parameter_value {address_span_extender_0_windowed_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {address_span_extender_0_windowed_slave_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {address_span_extender_0_windowed_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {address_span_extender_0_windowed_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {address_span_extender_0_windowed_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {100};set_instance_parameter_value {address_span_extender_0_windowed_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {91};set_instance_parameter_value {address_span_extender_0_windowed_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {85};set_instance_parameter_value {address_span_extender_0_windowed_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {87};set_instance_parameter_value {address_span_extender_0_windowed_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {101};set_instance_parameter_value {address_span_extender_0_windowed_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {101};set_instance_parameter_value {address_span_extender_0_windowed_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {104};set_instance_parameter_value {address_span_extender_0_windowed_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {102};set_instance_parameter_value {address_span_extender_0_windowed_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {124};set_instance_parameter_value {address_span_extender_0_windowed_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {123};set_instance_parameter_value {address_span_extender_0_windowed_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {90};set_instance_parameter_value {address_span_extender_0_windowed_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {106};set_instance_parameter_value {address_span_extender_0_windowed_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {105};set_instance_parameter_value {address_span_extender_0_windowed_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {125};set_instance_parameter_value {address_span_extender_0_windowed_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {127};set_instance_parameter_value {address_span_extender_0_windowed_slave_cmd_width_adapter} {IN_ST_DATA_W} {137};set_instance_parameter_value {address_span_extender_0_windowed_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {588};set_instance_parameter_value {address_span_extender_0_windowed_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {576};set_instance_parameter_value {address_span_extender_0_windowed_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {511};set_instance_parameter_value {address_span_extender_0_windowed_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {575};set_instance_parameter_value {address_span_extender_0_windowed_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {512};set_instance_parameter_value {address_span_extender_0_windowed_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {604};set_instance_parameter_value {address_span_extender_0_windowed_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {595};set_instance_parameter_value {address_span_extender_0_windowed_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {589};set_instance_parameter_value {address_span_extender_0_windowed_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {608};set_instance_parameter_value {address_span_extender_0_windowed_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {606};set_instance_parameter_value {address_span_extender_0_windowed_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {628};set_instance_parameter_value {address_span_extender_0_windowed_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {627};set_instance_parameter_value {address_span_extender_0_windowed_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {594};set_instance_parameter_value {address_span_extender_0_windowed_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {610};set_instance_parameter_value {address_span_extender_0_windowed_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {609};set_instance_parameter_value {address_span_extender_0_windowed_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {629};set_instance_parameter_value {address_span_extender_0_windowed_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {631};set_instance_parameter_value {address_span_extender_0_windowed_slave_cmd_width_adapter} {OUT_ST_DATA_W} {641};set_instance_parameter_value {address_span_extender_0_windowed_slave_cmd_width_adapter} {ST_CHANNEL_W} {3};set_instance_parameter_value {address_span_extender_0_windowed_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {address_span_extender_0_windowed_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {address_span_extender_0_windowed_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {wunique(136) domain(135:134) snoop(133:130) barrier(129:128) ori_burst_size(127:125) response_status(124:123) cache(122:119) protection(118:116) thread_id(115) dest_id(114:113) src_id(112:111) qos(110) begin_burst(109) data_sideband(108) addr_sideband(107) burst_type(106:105) burst_size(104:102) burstwrap(101) byte_cnt(100:91) trans_exclusive(90) trans_lock(89) trans_read(88) trans_write(87) trans_posted(86) trans_compressed_read(85) addr(84:72) byteen(71:64) data(63:0)};set_instance_parameter_value {address_span_extender_0_windowed_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {wunique(640) domain(639:638) snoop(637:634) barrier(633:632) ori_burst_size(631:629) response_status(628:627) cache(626:623) protection(622:620) thread_id(619) dest_id(618:617) src_id(616:615) qos(614) begin_burst(613) data_sideband(612) addr_sideband(611) burst_type(610:609) burst_size(608:606) burstwrap(605) byte_cnt(604:595) trans_exclusive(594) trans_lock(593) trans_read(592) trans_write(591) trans_posted(590) trans_compressed_read(589) addr(588:576) byteen(575:512) data(511:0)};set_instance_parameter_value {address_span_extender_0_windowed_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {address_span_extender_0_windowed_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_cmd_width_adapter} {SYNC_RESET} {0};add_instance {address_span_extender_0_windowed_slave_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {address_span_extender_0_windowed_slave_rsp_width_adapter} {IN_PKT_ADDR_H} {588};set_instance_parameter_value {address_span_extender_0_windowed_slave_rsp_width_adapter} {IN_PKT_ADDR_L} {576};set_instance_parameter_value {address_span_extender_0_windowed_slave_rsp_width_adapter} {IN_PKT_DATA_H} {511};set_instance_parameter_value {address_span_extender_0_windowed_slave_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_rsp_width_adapter} {IN_PKT_BYTEEN_H} {575};set_instance_parameter_value {address_span_extender_0_windowed_slave_rsp_width_adapter} {IN_PKT_BYTEEN_L} {512};set_instance_parameter_value {address_span_extender_0_windowed_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {604};set_instance_parameter_value {address_span_extender_0_windowed_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {595};set_instance_parameter_value {address_span_extender_0_windowed_slave_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {589};set_instance_parameter_value {address_span_extender_0_windowed_slave_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {591};set_instance_parameter_value {address_span_extender_0_windowed_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {605};set_instance_parameter_value {address_span_extender_0_windowed_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {605};set_instance_parameter_value {address_span_extender_0_windowed_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {608};set_instance_parameter_value {address_span_extender_0_windowed_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {606};set_instance_parameter_value {address_span_extender_0_windowed_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {628};set_instance_parameter_value {address_span_extender_0_windowed_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {627};set_instance_parameter_value {address_span_extender_0_windowed_slave_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {594};set_instance_parameter_value {address_span_extender_0_windowed_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {610};set_instance_parameter_value {address_span_extender_0_windowed_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {609};set_instance_parameter_value {address_span_extender_0_windowed_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {629};set_instance_parameter_value {address_span_extender_0_windowed_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {631};set_instance_parameter_value {address_span_extender_0_windowed_slave_rsp_width_adapter} {IN_ST_DATA_W} {641};set_instance_parameter_value {address_span_extender_0_windowed_slave_rsp_width_adapter} {OUT_PKT_ADDR_H} {84};set_instance_parameter_value {address_span_extender_0_windowed_slave_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {address_span_extender_0_windowed_slave_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {address_span_extender_0_windowed_slave_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {address_span_extender_0_windowed_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {address_span_extender_0_windowed_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {100};set_instance_parameter_value {address_span_extender_0_windowed_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {91};set_instance_parameter_value {address_span_extender_0_windowed_slave_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {85};set_instance_parameter_value {address_span_extender_0_windowed_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {104};set_instance_parameter_value {address_span_extender_0_windowed_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {102};set_instance_parameter_value {address_span_extender_0_windowed_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {124};set_instance_parameter_value {address_span_extender_0_windowed_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {123};set_instance_parameter_value {address_span_extender_0_windowed_slave_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {90};set_instance_parameter_value {address_span_extender_0_windowed_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {106};set_instance_parameter_value {address_span_extender_0_windowed_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {105};set_instance_parameter_value {address_span_extender_0_windowed_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {125};set_instance_parameter_value {address_span_extender_0_windowed_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {127};set_instance_parameter_value {address_span_extender_0_windowed_slave_rsp_width_adapter} {OUT_ST_DATA_W} {137};set_instance_parameter_value {address_span_extender_0_windowed_slave_rsp_width_adapter} {ST_CHANNEL_W} {3};set_instance_parameter_value {address_span_extender_0_windowed_slave_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {address_span_extender_0_windowed_slave_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {address_span_extender_0_windowed_slave_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {address_span_extender_0_windowed_slave_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {address_span_extender_0_windowed_slave_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {wunique(640) domain(639:638) snoop(637:634) barrier(633:632) ori_burst_size(631:629) response_status(628:627) cache(626:623) protection(622:620) thread_id(619) dest_id(618:617) src_id(616:615) qos(614) begin_burst(613) data_sideband(612) addr_sideband(611) burst_type(610:609) burst_size(608:606) burstwrap(605) byte_cnt(604:595) trans_exclusive(594) trans_lock(593) trans_read(592) trans_write(591) trans_posted(590) trans_compressed_read(589) addr(588:576) byteen(575:512) data(511:0)};set_instance_parameter_value {address_span_extender_0_windowed_slave_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {wunique(136) domain(135:134) snoop(133:130) barrier(129:128) ori_burst_size(127:125) response_status(124:123) cache(122:119) protection(118:116) thread_id(115) dest_id(114:113) src_id(112:111) qos(110) begin_burst(109) data_sideband(108) addr_sideband(107) burst_type(106:105) burst_size(104:102) burstwrap(101) byte_cnt(100:91) trans_exclusive(90) trans_lock(89) trans_read(88) trans_write(87) trans_posted(86) trans_compressed_read(85) addr(84:72) byteen(71:64) data(63:0)};set_instance_parameter_value {address_span_extender_0_windowed_slave_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {address_span_extender_0_windowed_slave_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_rsp_width_adapter} {SYNC_RESET} {0};add_instance {ase_avmm_pipe_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {ase_avmm_pipe_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {ase_avmm_pipe_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {ase_avmm_pipe_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {ase_avmm_pipe_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {ase_avmm_pipe_0_reset_reset_bridge} {SYNC_RESET} {0};add_instance {clock_in_out_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clock_in_out_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clock_in_out_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {ase_avmm_pipe_0_m0_translator.avalon_universal_master_0} {ase_avmm_pipe_0_m0_agent.av} {avalon};set_connection_parameter_value {ase_avmm_pipe_0_m0_translator.avalon_universal_master_0/ase_avmm_pipe_0_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {ase_avmm_pipe_0_m0_translator.avalon_universal_master_0/ase_avmm_pipe_0_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {ase_avmm_pipe_0_m0_translator.avalon_universal_master_0/ase_avmm_pipe_0_m0_agent.av} {defaultConnection} {false};set_connection_parameter_value {ase_avmm_pipe_0_m0_translator.avalon_universal_master_0/ase_avmm_pipe_0_m0_agent.av} {domainAlias} {};set_connection_parameter_value {ase_avmm_pipe_0_m0_translator.avalon_universal_master_0/ase_avmm_pipe_0_m0_agent.av} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ase_avmm_pipe_0_m0_translator.avalon_universal_master_0/ase_avmm_pipe_0_m0_agent.av} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ase_avmm_pipe_0_m0_translator.avalon_universal_master_0/ase_avmm_pipe_0_m0_agent.av} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ase_avmm_pipe_0_m0_translator.avalon_universal_master_0/ase_avmm_pipe_0_m0_agent.av} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ase_avmm_pipe_0_m0_translator.avalon_universal_master_0/ase_avmm_pipe_0_m0_agent.av} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ase_avmm_pipe_0_m0_translator.avalon_universal_master_0/ase_avmm_pipe_0_m0_agent.av} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ase_avmm_pipe_0_m0_translator.avalon_universal_master_0/ase_avmm_pipe_0_m0_agent.av} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ase_avmm_pipe_0_m0_translator.avalon_universal_master_0/ase_avmm_pipe_0_m0_agent.av} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ase_avmm_pipe_0_m0_translator.avalon_universal_master_0/ase_avmm_pipe_0_m0_agent.av} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ase_avmm_pipe_0_m0_translator.avalon_universal_master_0/ase_avmm_pipe_0_m0_agent.av} {qsys_mm.syncResets} {FALSE};add_connection {afu_id_avmm_slave_0_afu_cfg_slave_agent.m0} {afu_id_avmm_slave_0_afu_cfg_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_agent.m0/afu_id_avmm_slave_0_afu_cfg_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_agent.m0/afu_id_avmm_slave_0_afu_cfg_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_agent.m0/afu_id_avmm_slave_0_afu_cfg_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_agent.m0/afu_id_avmm_slave_0_afu_cfg_slave_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_agent.m0/afu_id_avmm_slave_0_afu_cfg_slave_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_agent.m0/afu_id_avmm_slave_0_afu_cfg_slave_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_agent.m0/afu_id_avmm_slave_0_afu_cfg_slave_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_agent.m0/afu_id_avmm_slave_0_afu_cfg_slave_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_agent.m0/afu_id_avmm_slave_0_afu_cfg_slave_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_agent.m0/afu_id_avmm_slave_0_afu_cfg_slave_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_agent.m0/afu_id_avmm_slave_0_afu_cfg_slave_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_agent.m0/afu_id_avmm_slave_0_afu_cfg_slave_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_agent.m0/afu_id_avmm_slave_0_afu_cfg_slave_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {afu_id_avmm_slave_0_afu_cfg_slave_agent.m0/afu_id_avmm_slave_0_afu_cfg_slave_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};add_connection {afu_id_avmm_slave_0_afu_cfg_slave_agent.rf_source} {afu_id_avmm_slave_0_afu_cfg_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {afu_id_avmm_slave_0_afu_cfg_slave_agent_rsp_fifo.out} {afu_id_avmm_slave_0_afu_cfg_slave_agent.rf_sink} {avalon_streaming};add_connection {afu_id_avmm_slave_0_afu_cfg_slave_agent.rdata_fifo_src} {afu_id_avmm_slave_0_afu_cfg_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {afu_id_avmm_slave_0_afu_cfg_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/afu_id_avmm_slave_0_afu_cfg_slave_agent.cp} {qsys_mm.command};add_connection {address_span_extender_0_cntl_agent.m0} {address_span_extender_0_cntl_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {address_span_extender_0_cntl_agent.m0/address_span_extender_0_cntl_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {address_span_extender_0_cntl_agent.m0/address_span_extender_0_cntl_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {address_span_extender_0_cntl_agent.m0/address_span_extender_0_cntl_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {address_span_extender_0_cntl_agent.m0/address_span_extender_0_cntl_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {address_span_extender_0_cntl_agent.m0/address_span_extender_0_cntl_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {address_span_extender_0_cntl_agent.m0/address_span_extender_0_cntl_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {address_span_extender_0_cntl_agent.m0/address_span_extender_0_cntl_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {address_span_extender_0_cntl_agent.m0/address_span_extender_0_cntl_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {address_span_extender_0_cntl_agent.m0/address_span_extender_0_cntl_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {address_span_extender_0_cntl_agent.m0/address_span_extender_0_cntl_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {address_span_extender_0_cntl_agent.m0/address_span_extender_0_cntl_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {address_span_extender_0_cntl_agent.m0/address_span_extender_0_cntl_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {address_span_extender_0_cntl_agent.m0/address_span_extender_0_cntl_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {address_span_extender_0_cntl_agent.m0/address_span_extender_0_cntl_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};add_connection {address_span_extender_0_cntl_agent.rf_source} {address_span_extender_0_cntl_agent_rsp_fifo.in} {avalon_streaming};add_connection {address_span_extender_0_cntl_agent_rsp_fifo.out} {address_span_extender_0_cntl_agent.rf_sink} {avalon_streaming};add_connection {address_span_extender_0_cntl_agent.rdata_fifo_src} {address_span_extender_0_cntl_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {address_span_extender_0_cntl_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/address_span_extender_0_cntl_agent.cp} {qsys_mm.command};add_connection {address_span_extender_0_windowed_slave_agent.m0} {address_span_extender_0_windowed_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {address_span_extender_0_windowed_slave_agent.m0/address_span_extender_0_windowed_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {address_span_extender_0_windowed_slave_agent.m0/address_span_extender_0_windowed_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {address_span_extender_0_windowed_slave_agent.m0/address_span_extender_0_windowed_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {address_span_extender_0_windowed_slave_agent.m0/address_span_extender_0_windowed_slave_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {address_span_extender_0_windowed_slave_agent.m0/address_span_extender_0_windowed_slave_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {address_span_extender_0_windowed_slave_agent.m0/address_span_extender_0_windowed_slave_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {address_span_extender_0_windowed_slave_agent.m0/address_span_extender_0_windowed_slave_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {address_span_extender_0_windowed_slave_agent.m0/address_span_extender_0_windowed_slave_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {address_span_extender_0_windowed_slave_agent.m0/address_span_extender_0_windowed_slave_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {address_span_extender_0_windowed_slave_agent.m0/address_span_extender_0_windowed_slave_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {address_span_extender_0_windowed_slave_agent.m0/address_span_extender_0_windowed_slave_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {address_span_extender_0_windowed_slave_agent.m0/address_span_extender_0_windowed_slave_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {address_span_extender_0_windowed_slave_agent.m0/address_span_extender_0_windowed_slave_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {address_span_extender_0_windowed_slave_agent.m0/address_span_extender_0_windowed_slave_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};add_connection {address_span_extender_0_windowed_slave_agent.rf_source} {address_span_extender_0_windowed_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {address_span_extender_0_windowed_slave_agent_rsp_fifo.out} {address_span_extender_0_windowed_slave_agent.rf_sink} {avalon_streaming};add_connection {address_span_extender_0_windowed_slave_agent.rdata_fifo_src} {address_span_extender_0_windowed_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {ase_avmm_pipe_0_m0_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {ase_avmm_pipe_0_m0_agent.cp/router.sink} {qsys_mm.command};add_connection {afu_id_avmm_slave_0_afu_cfg_slave_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {afu_id_avmm_slave_0_afu_cfg_slave_agent.rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {address_span_extender_0_cntl_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {address_span_extender_0_cntl_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {address_span_extender_0_windowed_slave_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {address_span_extender_0_windowed_slave_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router.src} {ase_avmm_pipe_0_m0_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/ase_avmm_pipe_0_m0_limiter.cmd_sink} {qsys_mm.command};add_connection {ase_avmm_pipe_0_m0_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {ase_avmm_pipe_0_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {ase_avmm_pipe_0_m0_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/ase_avmm_pipe_0_m0_limiter.rsp_sink} {qsys_mm.response};add_connection {ase_avmm_pipe_0_m0_limiter.rsp_src} {ase_avmm_pipe_0_m0_agent.rp} {avalon_streaming};preview_set_connection_tag {ase_avmm_pipe_0_m0_limiter.rsp_src/ase_avmm_pipe_0_m0_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {cmd_mux_002.src} {address_span_extender_0_windowed_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/address_span_extender_0_windowed_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {address_span_extender_0_windowed_slave_cmd_width_adapter.src} {address_span_extender_0_windowed_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {address_span_extender_0_windowed_slave_cmd_width_adapter.src/address_span_extender_0_windowed_slave_agent.cp} {qsys_mm.command};add_connection {router_003.src} {address_span_extender_0_windowed_slave_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/address_span_extender_0_windowed_slave_rsp_width_adapter.sink} {qsys_mm.response};add_connection {address_span_extender_0_windowed_slave_rsp_width_adapter.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {address_span_extender_0_windowed_slave_rsp_width_adapter.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {ase_avmm_pipe_0_m0_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {ase_avmm_pipe_0_reset_reset_bridge.out_reset} {ase_avmm_pipe_0_m0_translator.reset} {reset};add_connection {ase_avmm_pipe_0_reset_reset_bridge.out_reset} {afu_id_avmm_slave_0_afu_cfg_slave_translator.reset} {reset};add_connection {ase_avmm_pipe_0_reset_reset_bridge.out_reset} {address_span_extender_0_cntl_translator.reset} {reset};add_connection {ase_avmm_pipe_0_reset_reset_bridge.out_reset} {address_span_extender_0_windowed_slave_translator.reset} {reset};add_connection {ase_avmm_pipe_0_reset_reset_bridge.out_reset} {ase_avmm_pipe_0_m0_agent.clk_reset} {reset};add_connection {ase_avmm_pipe_0_reset_reset_bridge.out_reset} {afu_id_avmm_slave_0_afu_cfg_slave_agent.clk_reset} {reset};add_connection {ase_avmm_pipe_0_reset_reset_bridge.out_reset} {afu_id_avmm_slave_0_afu_cfg_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {ase_avmm_pipe_0_reset_reset_bridge.out_reset} {address_span_extender_0_cntl_agent.clk_reset} {reset};add_connection {ase_avmm_pipe_0_reset_reset_bridge.out_reset} {address_span_extender_0_cntl_agent_rsp_fifo.clk_reset} {reset};add_connection {ase_avmm_pipe_0_reset_reset_bridge.out_reset} {address_span_extender_0_windowed_slave_agent.clk_reset} {reset};add_connection {ase_avmm_pipe_0_reset_reset_bridge.out_reset} {address_span_extender_0_windowed_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {ase_avmm_pipe_0_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {ase_avmm_pipe_0_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {ase_avmm_pipe_0_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {ase_avmm_pipe_0_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {ase_avmm_pipe_0_reset_reset_bridge.out_reset} {ase_avmm_pipe_0_m0_limiter.clk_reset} {reset};add_connection {ase_avmm_pipe_0_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {ase_avmm_pipe_0_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {ase_avmm_pipe_0_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {ase_avmm_pipe_0_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {ase_avmm_pipe_0_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {ase_avmm_pipe_0_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {ase_avmm_pipe_0_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {ase_avmm_pipe_0_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {ase_avmm_pipe_0_reset_reset_bridge.out_reset} {address_span_extender_0_windowed_slave_cmd_width_adapter.clk_reset} {reset};add_connection {ase_avmm_pipe_0_reset_reset_bridge.out_reset} {address_span_extender_0_windowed_slave_rsp_width_adapter.clk_reset} {reset};add_connection {clock_in_out_clk_clock_bridge.out_clk} {ase_avmm_pipe_0_m0_translator.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {afu_id_avmm_slave_0_afu_cfg_slave_translator.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {address_span_extender_0_cntl_translator.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {address_span_extender_0_windowed_slave_translator.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {ase_avmm_pipe_0_m0_agent.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {afu_id_avmm_slave_0_afu_cfg_slave_agent.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {afu_id_avmm_slave_0_afu_cfg_slave_agent_rsp_fifo.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {address_span_extender_0_cntl_agent.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {address_span_extender_0_cntl_agent_rsp_fifo.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {address_span_extender_0_windowed_slave_agent.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {address_span_extender_0_windowed_slave_agent_rsp_fifo.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {ase_avmm_pipe_0_m0_limiter.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {address_span_extender_0_windowed_slave_cmd_width_adapter.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {address_span_extender_0_windowed_slave_rsp_width_adapter.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {ase_avmm_pipe_0_reset_reset_bridge.clk} {clock};add_interface {ase_avmm_pipe_0_m0} {avalon} {slave};set_interface_property {ase_avmm_pipe_0_m0} {EXPORT_OF} {ase_avmm_pipe_0_m0_translator.avalon_anti_master_0};add_interface {afu_id_avmm_slave_0_afu_cfg_slave} {avalon} {master};set_interface_property {afu_id_avmm_slave_0_afu_cfg_slave} {EXPORT_OF} {afu_id_avmm_slave_0_afu_cfg_slave_translator.avalon_anti_slave_0};add_interface {address_span_extender_0_cntl} {avalon} {master};set_interface_property {address_span_extender_0_cntl} {EXPORT_OF} {address_span_extender_0_cntl_translator.avalon_anti_slave_0};add_interface {address_span_extender_0_windowed_slave} {avalon} {master};set_interface_property {address_span_extender_0_windowed_slave} {EXPORT_OF} {address_span_extender_0_windowed_slave_translator.avalon_anti_slave_0};add_interface {ase_avmm_pipe_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {ase_avmm_pipe_0_reset_reset_bridge_in_reset} {EXPORT_OF} {ase_avmm_pipe_0_reset_reset_bridge.in_reset};add_interface {clock_in_out_clk} {clock} {slave};set_interface_property {clock_in_out_clk} {EXPORT_OF} {clock_in_out_clk_clock_bridge.in_clk};set_module_assignment {interconnect_id.address_span_extender_0.cntl} {0};set_module_assignment {interconnect_id.address_span_extender_0.windowed_slave} {1};set_module_assignment {interconnect_id.afu_id_avmm_slave_0.afu_cfg_slave} {2};set_module_assignment {interconnect_id.ase_avmm_pipe_0.m0} {0};" />
  <generatedFiles>
   <file
       path="/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ase/altera_mm_interconnect_191/synth/ase_altera_mm_interconnect_191_qnam65i.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ase/altera_mm_interconnect_191/synth/ase_altera_mm_interconnect_191_qnam65i.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/iconnect/alt_hiconnect_sc_fifo/alt_hiconnect_sc_fifo_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="ase" as="mm_interconnect_0" />
  <messages>
   <message level="Info" culprit="ase">"Generating: ase_altera_mm_interconnect_191_qnam65i"</message>
   <message level="Info" culprit="ase">"Generating: ase_altera_merlin_master_translator_191_g7h47bq"</message>
   <message level="Info" culprit="ase">"Generating: ase_altera_merlin_slave_translator_191_x56fcki"</message>
   <message level="Info" culprit="ase">"Generating: ase_altera_merlin_master_agent_191_mpbm6tq"</message>
   <message level="Info" culprit="ase">"Generating: ase_altera_merlin_slave_agent_191_ncfkfri"</message>
   <message level="Info" culprit="ase">"Generating: ase_altera_avalon_sc_fifo_191_e5eqkcq"</message>
   <message level="Info" culprit="ase">"Generating: ase_altera_merlin_router_191_5ynji2a"</message>
   <message level="Info" culprit="ase">"Generating: ase_altera_merlin_router_191_ufvzb3a"</message>
   <message level="Info" culprit="ase">"Generating: ase_altera_merlin_router_191_7pqg3ia"</message>
   <message level="Info" culprit="ase">"Generating: ase_altera_merlin_traffic_limiter_191_kcba44q"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_dest_id_fifo">"Generating: my_altera_avalon_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="my_alt_hiconnect_sc_fifo_dest_id_fifo">"Generating: my_alt_hiconnect_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="ase">"Generating: ase_altera_merlin_traffic_limiter_191_5digumi"</message>
   <message level="Info" culprit="ase">"Generating: ase_altera_avalon_sc_fifo_191_e5eqkcq"</message>
   <message level="Info" culprit="ase">"Generating: ase_altera_merlin_traffic_limiter_191_ugfb2ya"</message>
   <message level="Info" culprit="ase">"Generating: ase_alt_hiconnect_sc_fifo_191_7qtmpqq"</message>
   <message level="Info" culprit="ase">"Generating: ase_altera_merlin_demultiplexer_191_vvvok5y"</message>
   <message level="Info" culprit="ase">"Generating: ase_altera_merlin_multiplexer_191_oexvttq"</message>
   <message level="Info" culprit="ase">"Generating: ase_altera_merlin_demultiplexer_191_ys6zx5a"</message>
   <message level="Info" culprit="ase">"Generating: ase_altera_merlin_multiplexer_191_jnfoxei"</message>
   <message level="Info" culprit="ase">"Generating: ase_altera_merlin_width_adapter_191_dr5bt7a"</message>
   <message level="Info" culprit="ase">"Generating: ase_altera_merlin_width_adapter_191_hpofrwy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_reset_controller"
   version="19.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ase/altera_reset_controller_191/synth/altera_reset_controller.v"
       attributes="" />
   <file
       path="/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ase/altera_reset_controller_191/synth/altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ase/altera_reset_controller_191/synth/altera_reset_controller.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ase/altera_reset_controller_191/synth/altera_reset_controller.v"
       attributes="" />
   <file
       path="/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ase/altera_reset_controller_191/synth/altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ase/altera_reset_controller_191/synth/altera_reset_controller.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ase" as="rst_controller" />
  <messages>
   <message level="Info" culprit="ase">"Generating: altera_reset_controller"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_master_translator"
   version="19.1"
   name="ase_altera_merlin_master_translator_191_g7h47bq">
  <parameter name="WAITREQUEST_ALLOWANCE" value="0" />
  <generatedFiles>
   <file
       path="/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ase/altera_merlin_master_translator_191/synth/ase_altera_merlin_master_translator_191_g7h47bq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ase/altera_merlin_master_translator_191/synth/ase_altera_merlin_master_translator_191_g7h47bq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ase_altera_mm_interconnect_191_qnam65i"
     as="ase_avmm_pipe_0_m0_translator" />
  <messages>
   <message level="Info" culprit="ase">"Generating: ase_altera_merlin_master_translator_191_g7h47bq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_slave_translator"
   version="19.1"
   name="ase_altera_merlin_slave_translator_191_x56fcki">
  <generatedFiles>
   <file
       path="/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ase/altera_merlin_slave_translator_191/synth/ase_altera_merlin_slave_translator_191_x56fcki.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ase/altera_merlin_slave_translator_191/synth/ase_altera_merlin_slave_translator_191_x56fcki.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ase_altera_mm_interconnect_191_qnam65i"
     as="afu_id_avmm_slave_0_afu_cfg_slave_translator,address_span_extender_0_cntl_translator,address_span_extender_0_windowed_slave_translator" />
  <messages>
   <message level="Info" culprit="ase">"Generating: ase_altera_merlin_slave_translator_191_x56fcki"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_master_agent"
   version="19.1"
   name="ase_altera_merlin_master_agent_191_mpbm6tq">
  <generatedFiles>
   <file
       path="/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ase/altera_merlin_master_agent_191/synth/ase_altera_merlin_master_agent_191_mpbm6tq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ase/altera_merlin_master_agent_191/synth/ase_altera_merlin_master_agent_191_mpbm6tq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ase_altera_mm_interconnect_191_qnam65i"
     as="ase_avmm_pipe_0_m0_agent" />
  <messages>
   <message level="Info" culprit="ase">"Generating: ase_altera_merlin_master_agent_191_mpbm6tq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_slave_agent"
   version="19.1"
   name="ase_altera_merlin_slave_agent_191_ncfkfri">
  <generatedFiles>
   <file
       path="/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ase/altera_merlin_slave_agent_191/synth/ase_altera_merlin_slave_agent_191_ncfkfri.sv"
       attributes="" />
   <file
       path="/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ase/altera_merlin_slave_agent_191/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ase/altera_merlin_slave_agent_191/synth/ase_altera_merlin_slave_agent_191_ncfkfri.sv"
       attributes="" />
   <file
       path="/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ase/altera_merlin_slave_agent_191/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ase_altera_mm_interconnect_191_qnam65i"
     as="afu_id_avmm_slave_0_afu_cfg_slave_agent,address_span_extender_0_cntl_agent,address_span_extender_0_windowed_slave_agent" />
  <messages>
   <message level="Info" culprit="ase">"Generating: ase_altera_merlin_slave_agent_191_ncfkfri"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.1"
   name="ase_altera_merlin_router_191_5ynji2a">
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="88" />
  <parameter name="START_ADDRESS" value="0x0,0x200,0x1000" />
  <parameter name="DEFAULT_CHANNEL" value="2" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="2:001:0x0:0x40:both:1:0:0:1,0:010:0x200:0x208:both:1:0:0:1,1:100:0x1000:0x2000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="84" />
  <parameter name="PKT_DEST_ID_H" value="114" />
  <parameter name="PKT_ADDR_L" value="72" />
  <parameter name="PKT_DEST_ID_L" value="113" />
  <parameter name="CHANNEL_ID" value="001,010,100" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="137" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="118" />
  <parameter name="END_ADDRESS" value="0x40,0x208,0x2000" />
  <parameter name="PKT_PROTECTION_L" value="116" />
  <parameter name="PKT_TRANS_WRITE" value="87" />
  <parameter name="DEFAULT_DESTID" value="1" />
  <parameter name="DESTINATION_ID" value="2,0,1" />
  <parameter name="NON_SECURED_TAG" value="1,1,1" />
  <generatedFiles>
   <file
       path="/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ase/altera_merlin_router_191/synth/ase_altera_merlin_router_191_5ynji2a.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ase/altera_merlin_router_191/synth/ase_altera_merlin_router_191_5ynji2a.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ase_altera_mm_interconnect_191_qnam65i" as="router" />
  <messages>
   <message level="Info" culprit="ase">"Generating: ase_altera_merlin_router_191_5ynji2a"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.1"
   name="ase_altera_merlin_router_191_ufvzb3a">
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="88" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="84" />
  <parameter name="PKT_DEST_ID_H" value="114" />
  <parameter name="PKT_ADDR_L" value="72" />
  <parameter name="PKT_DEST_ID_L" value="113" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="137" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="118" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="116" />
  <parameter name="PKT_TRANS_WRITE" value="87" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ase/altera_merlin_router_191/synth/ase_altera_merlin_router_191_ufvzb3a.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ase/altera_merlin_router_191/synth/ase_altera_merlin_router_191_ufvzb3a.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ase_altera_mm_interconnect_191_qnam65i"
     as="router_001,router_002" />
  <messages>
   <message level="Info" culprit="ase">"Generating: ase_altera_merlin_router_191_ufvzb3a"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.1"
   name="ase_altera_merlin_router_191_7pqg3ia">
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="592" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="588" />
  <parameter name="PKT_DEST_ID_H" value="618" />
  <parameter name="PKT_ADDR_L" value="576" />
  <parameter name="PKT_DEST_ID_L" value="617" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="641" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="622" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="620" />
  <parameter name="PKT_TRANS_WRITE" value="591" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ase/altera_merlin_router_191/synth/ase_altera_merlin_router_191_7pqg3ia.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ase/altera_merlin_router_191/synth/ase_altera_merlin_router_191_7pqg3ia.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ase_altera_mm_interconnect_191_qnam65i" as="router_003" />
  <messages>
   <message level="Info" culprit="ase">"Generating: ase_altera_merlin_router_191_7pqg3ia"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_traffic_limiter"
   version="19.1"
   name="ase_altera_merlin_traffic_limiter_191_kcba44q">
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ase/altera_merlin_traffic_limiter_191/synth/altera_merlin_reorder_memory.sv"
       attributes="" />
   <file
       path="/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ase/altera_merlin_traffic_limiter_191/synth/altera_avalon_st_pipeline_base.v"
       attributes="" />
   <file
       path="/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ase/altera_merlin_traffic_limiter_191/synth/ase_altera_merlin_traffic_limiter_191_kcba44q.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ase/altera_merlin_traffic_limiter_191/synth/altera_merlin_reorder_memory.sv"
       attributes="" />
   <file
       path="/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ase/altera_merlin_traffic_limiter_191/synth/altera_avalon_st_pipeline_base.v"
       attributes="" />
   <file
       path="/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ase/altera_merlin_traffic_limiter_191/synth/ase_altera_merlin_traffic_limiter_191_kcba44q.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/iconnect/alt_hiconnect_sc_fifo/alt_hiconnect_sc_fifo_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="ase_altera_mm_interconnect_191_qnam65i"
     as="ase_avmm_pipe_0_m0_limiter" />
  <messages>
   <message level="Info" culprit="ase">"Generating: ase_altera_merlin_traffic_limiter_191_kcba44q"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_dest_id_fifo">"Generating: my_altera_avalon_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="my_alt_hiconnect_sc_fifo_dest_id_fifo">"Generating: my_alt_hiconnect_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="ase">"Generating: ase_altera_merlin_traffic_limiter_191_5digumi"</message>
   <message level="Info" culprit="ase">"Generating: ase_altera_avalon_sc_fifo_191_e5eqkcq"</message>
   <message level="Info" culprit="ase">"Generating: ase_altera_merlin_traffic_limiter_191_ugfb2ya"</message>
   <message level="Info" culprit="ase">"Generating: ase_alt_hiconnect_sc_fifo_191_7qtmpqq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="19.1"
   name="ase_altera_merlin_demultiplexer_191_vvvok5y">
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="3" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="ST_DATA_W" value="137" />
  <parameter name="NUM_OUTPUTS" value="3" />
  <generatedFiles>
   <file
       path="/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ase/altera_merlin_demultiplexer_191/synth/ase_altera_merlin_demultiplexer_191_vvvok5y.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ase/altera_merlin_demultiplexer_191/synth/ase_altera_merlin_demultiplexer_191_vvvok5y.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ase_altera_mm_interconnect_191_qnam65i" as="cmd_demux" />
  <messages>
   <message level="Info" culprit="ase">"Generating: ase_altera_merlin_demultiplexer_191_vvvok5y"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="19.1"
   name="ase_altera_merlin_multiplexer_191_oexvttq">
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="137" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="89" />
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ase/altera_merlin_multiplexer_191/synth/ase_altera_merlin_multiplexer_191_oexvttq.sv"
       attributes="" />
   <file
       path="/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ase/altera_merlin_multiplexer_191/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ase/altera_merlin_multiplexer_191/synth/ase_altera_merlin_multiplexer_191_oexvttq.sv"
       attributes="" />
   <file
       path="/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ase/altera_merlin_multiplexer_191/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ase_altera_mm_interconnect_191_qnam65i"
     as="cmd_mux,cmd_mux_001,cmd_mux_002" />
  <messages>
   <message level="Info" culprit="ase">"Generating: ase_altera_merlin_multiplexer_191_oexvttq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="19.1"
   name="ase_altera_merlin_demultiplexer_191_ys6zx5a">
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="ST_DATA_W" value="137" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ase/altera_merlin_demultiplexer_191/synth/ase_altera_merlin_demultiplexer_191_ys6zx5a.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ase/altera_merlin_demultiplexer_191/synth/ase_altera_merlin_demultiplexer_191_ys6zx5a.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ase_altera_mm_interconnect_191_qnam65i"
     as="rsp_demux,rsp_demux_001,rsp_demux_002" />
  <messages>
   <message level="Info" culprit="ase">"Generating: ase_altera_merlin_demultiplexer_191_ys6zx5a"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="19.1"
   name="ase_altera_merlin_multiplexer_191_jnfoxei">
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1" />
  <parameter name="NUM_INPUTS" value="3" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="137" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="89" />
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ase/altera_merlin_multiplexer_191/synth/ase_altera_merlin_multiplexer_191_jnfoxei.sv"
       attributes="" />
   <file
       path="/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ase/altera_merlin_multiplexer_191/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ase/altera_merlin_multiplexer_191/synth/ase_altera_merlin_multiplexer_191_jnfoxei.sv"
       attributes="" />
   <file
       path="/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ase/altera_merlin_multiplexer_191/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ase_altera_mm_interconnect_191_qnam65i" as="rsp_mux" />
  <messages>
   <message level="Info" culprit="ase">"Generating: ase_altera_merlin_multiplexer_191_jnfoxei"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_width_adapter"
   version="19.1"
   name="ase_altera_merlin_width_adapter_191_dr5bt7a">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="631" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="629" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="127" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="wunique(640) domain(639:638) snoop(637:634) barrier(633:632) ori_burst_size(631:629) response_status(628:627) cache(626:623) protection(622:620) thread_id(619) dest_id(618:617) src_id(616:615) qos(614) begin_burst(613) data_sideband(612) addr_sideband(611) burst_type(610:609) burst_size(608:606) burstwrap(605) byte_cnt(604:595) trans_exclusive(594) trans_lock(593) trans_read(592) trans_write(591) trans_posted(590) trans_compressed_read(589) addr(588:576) byteen(575:512) data(511:0)" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="wunique(136) domain(135:134) snoop(133:130) barrier(129:128) ori_burst_size(127:125) response_status(124:123) cache(122:119) protection(118:116) thread_id(115) dest_id(114:113) src_id(112:111) qos(110) begin_burst(109) data_sideband(108) addr_sideband(107) burst_type(106:105) burst_size(104:102) burstwrap(101) byte_cnt(100:91) trans_exclusive(90) trans_lock(89) trans_read(88) trans_write(87) trans_posted(86) trans_compressed_read(85) addr(84:72) byteen(71:64) data(63:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="125" />
  <generatedFiles>
   <file
       path="/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ase/altera_merlin_width_adapter_191/synth/ase_altera_merlin_width_adapter_191_dr5bt7a.sv"
       attributes="" />
   <file
       path="/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ase/altera_merlin_width_adapter_191/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ase/altera_merlin_width_adapter_191/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ase/altera_merlin_width_adapter_191/synth/ase_altera_merlin_width_adapter_191_dr5bt7a.sv"
       attributes="" />
   <file
       path="/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ase/altera_merlin_width_adapter_191/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ase/altera_merlin_width_adapter_191/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ase_altera_mm_interconnect_191_qnam65i"
     as="address_span_extender_0_windowed_slave_cmd_width_adapter" />
  <messages>
   <message level="Info" culprit="ase">"Generating: ase_altera_merlin_width_adapter_191_dr5bt7a"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_width_adapter"
   version="19.1"
   name="ase_altera_merlin_width_adapter_191_hpofrwy">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="127" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="125" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="631" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="wunique(136) domain(135:134) snoop(133:130) barrier(129:128) ori_burst_size(127:125) response_status(124:123) cache(122:119) protection(118:116) thread_id(115) dest_id(114:113) src_id(112:111) qos(110) begin_burst(109) data_sideband(108) addr_sideband(107) burst_type(106:105) burst_size(104:102) burstwrap(101) byte_cnt(100:91) trans_exclusive(90) trans_lock(89) trans_read(88) trans_write(87) trans_posted(86) trans_compressed_read(85) addr(84:72) byteen(71:64) data(63:0)" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="wunique(640) domain(639:638) snoop(637:634) barrier(633:632) ori_burst_size(631:629) response_status(628:627) cache(626:623) protection(622:620) thread_id(619) dest_id(618:617) src_id(616:615) qos(614) begin_burst(613) data_sideband(612) addr_sideband(611) burst_type(610:609) burst_size(608:606) burstwrap(605) byte_cnt(604:595) trans_exclusive(594) trans_lock(593) trans_read(592) trans_write(591) trans_posted(590) trans_compressed_read(589) addr(588:576) byteen(575:512) data(511:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="629" />
  <generatedFiles>
   <file
       path="/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ase/altera_merlin_width_adapter_191/synth/ase_altera_merlin_width_adapter_191_hpofrwy.sv"
       attributes="" />
   <file
       path="/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ase/altera_merlin_width_adapter_191/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ase/altera_merlin_width_adapter_191/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ase/altera_merlin_width_adapter_191/synth/ase_altera_merlin_width_adapter_191_hpofrwy.sv"
       attributes="" />
   <file
       path="/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ase/altera_merlin_width_adapter_191/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ase/altera_merlin_width_adapter_191/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ase_altera_mm_interconnect_191_qnam65i"
     as="address_span_extender_0_windowed_slave_rsp_width_adapter" />
  <messages>
   <message level="Info" culprit="ase">"Generating: ase_altera_merlin_width_adapter_191_hpofrwy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_traffic_limiter"
   version="19.1"
   name="ase_altera_merlin_traffic_limiter_191_5digumi">
  <parameter name="FIFO_DEPTH" value="17" />
  <parameter name="USE_PACKETS" value="0" />
  <parameter name="EMPTY_LATENCY" value="1" />
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="EMPTY_WIDTH" value="1" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="USE_ALMOST_FULL_IF" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="6" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="USE_MEMORY_BLOCKS" value="0" />
  <parameter name="USE_FILL_LEVEL" value="0" />
  <parameter name="USE_ALMOST_EMPTY_IF" value="0" />
  <parameter name="SYNC_RESET" value="0" />
  <parameter name="USE_STORE_FORWARD" value="0" />
  <generatedFiles>
   <file
       path="/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ase/altera_merlin_traffic_limiter_191/synth/ase_altera_merlin_traffic_limiter_191_5digumi.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ase/altera_merlin_traffic_limiter_191/synth/ase_altera_merlin_traffic_limiter_191_5digumi.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="ase_altera_merlin_traffic_limiter_191_kcba44q"
     as="my_altera_avalon_sc_fifo_dest_id_fifo" />
  <messages>
   <message level="Info" culprit="ase">"Generating: ase_altera_merlin_traffic_limiter_191_5digumi"</message>
   <message level="Info" culprit="ase">"Generating: ase_altera_avalon_sc_fifo_191_e5eqkcq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_sc_fifo"
   version="19.1"
   name="ase_altera_avalon_sc_fifo_191_e5eqkcq">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="EMPTY_WIDTH" value="1" />
  <parameter name="SYNC_RESET" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ase/altera_avalon_sc_fifo_191/synth/ase_altera_avalon_sc_fifo_191_e5eqkcq.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ase/altera_avalon_sc_fifo_191/synth/ase_altera_avalon_sc_fifo_191_e5eqkcq.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ase_altera_mm_interconnect_191_qnam65i"
     as="afu_id_avmm_slave_0_afu_cfg_slave_agent_rsp_fifo,address_span_extender_0_cntl_agent_rsp_fifo,address_span_extender_0_windowed_slave_agent_rsp_fifo" />
  <instantiator
     instantiator="ase_altera_merlin_traffic_limiter_191_5digumi"
     as="my_altera_avalon_sc_fifo_dest_id_fifo" />
  <messages>
   <message level="Info" culprit="ase">"Generating: ase_altera_avalon_sc_fifo_191_e5eqkcq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_traffic_limiter"
   version="19.1"
   name="ase_altera_merlin_traffic_limiter_191_ugfb2ya">
  <parameter name="IMPL" value="reg" />
  <parameter name="FIFO_DEPTH" value="17" />
  <parameter name="USE_PACKETS" value="0" />
  <parameter name="EMPTY_LATENCY" value="1" />
  <parameter name="ENABLE_POP" value="false" />
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ALMOST_FULL_THRESHOLD" value="17" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <parameter name="ENABLE_STOP" value="false" />
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="6" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="SHOWAHEAD" value="1" />
  <generatedFiles>
   <file
       path="/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ase/altera_merlin_traffic_limiter_191/synth/ase_altera_merlin_traffic_limiter_191_ugfb2ya.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ase/altera_merlin_traffic_limiter_191/synth/ase_altera_merlin_traffic_limiter_191_ugfb2ya.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/iconnect/alt_hiconnect_sc_fifo/alt_hiconnect_sc_fifo_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="ase_altera_merlin_traffic_limiter_191_kcba44q"
     as="my_alt_hiconnect_sc_fifo_dest_id_fifo" />
  <messages>
   <message level="Info" culprit="ase">"Generating: ase_altera_merlin_traffic_limiter_191_ugfb2ya"</message>
   <message level="Info" culprit="ase">"Generating: ase_alt_hiconnect_sc_fifo_191_7qtmpqq"</message>
  </messages>
 </entity>
 <entity
   kind="alt_hiconnect_sc_fifo"
   version="19.1"
   name="ase_alt_hiconnect_sc_fifo_191_7qtmpqq">
  <parameter name="ENABLE_STOP" value="false" />
  <parameter name="ENABLE_POP" value="false" />
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ase/alt_hiconnect_sc_fifo_191/synth/ase_alt_hiconnect_sc_fifo_191_7qtmpqq.sv"
       attributes="" />
   <file
       path="/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ase/alt_hiconnect_sc_fifo_191/synth/alt_st_infer_scfifo.sv"
       attributes="" />
   <file
       path="/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ase/alt_hiconnect_sc_fifo_191/synth/alt_st_mlab_scfifo.sv"
       attributes="" />
   <file
       path="/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ase/alt_hiconnect_sc_fifo_191/synth/alt_st_fifo_empty.sv"
       attributes="" />
   <file
       path="/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ase/alt_hiconnect_sc_fifo_191/synth/alt_st_mlab_scfifo_a6.sv"
       attributes="" />
   <file
       path="/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ase/alt_hiconnect_sc_fifo_191/synth/alt_st_mlab_scfifo_a7.sv"
       attributes="" />
   <file
       path="/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ase/alt_hiconnect_sc_fifo_191/synth/alt_st_reg_scfifo.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ase/alt_hiconnect_sc_fifo_191/synth/ase_alt_hiconnect_sc_fifo_191_7qtmpqq.sv"
       attributes="" />
   <file
       path="/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ase/alt_hiconnect_sc_fifo_191/synth/alt_st_infer_scfifo.sv"
       attributes="" />
   <file
       path="/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ase/alt_hiconnect_sc_fifo_191/synth/alt_st_mlab_scfifo.sv"
       attributes="" />
   <file
       path="/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ase/alt_hiconnect_sc_fifo_191/synth/alt_st_fifo_empty.sv"
       attributes="" />
   <file
       path="/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ase/alt_hiconnect_sc_fifo_191/synth/alt_st_mlab_scfifo_a6.sv"
       attributes="" />
   <file
       path="/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ase/alt_hiconnect_sc_fifo_191/synth/alt_st_mlab_scfifo_a7.sv"
       attributes="" />
   <file
       path="/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ase/alt_hiconnect_sc_fifo_191/synth/alt_st_reg_scfifo.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/iconnect/alt_hiconnect_sc_fifo/alt_hiconnect_sc_fifo_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ase_altera_merlin_traffic_limiter_191_ugfb2ya"
     as="my_alt_hiconnect_sc_fifo_dest_id_fifo" />
  <messages>
   <message level="Info" culprit="ase">"Generating: ase_alt_hiconnect_sc_fifo_191_7qtmpqq"</message>
  </messages>
 </entity>
</deploy>
