ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccKRTPLw.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
  20              		.section	.text.HAL_MspInit,"ax",%progbits
  21              		.align	1
  22              		.global	HAL_MspInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_MspInit:
  28              	.LFB134:
   1:Core/Src/stm32f4xx_hal_msp.c **** 
   2:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   3:Core/Src/stm32f4xx_hal_msp.c **** /**
   4:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   6:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   7:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   8:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   9:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
  10:Core/Src/stm32f4xx_hal_msp.c ****   *
  11:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2024 STMicroelectronics.
  12:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  13:Core/Src/stm32f4xx_hal_msp.c ****   *
  14:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  15:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  16:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  17:Core/Src/stm32f4xx_hal_msp.c ****   *
  18:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32f4xx_hal_msp.c ****   */
  20:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32f4xx_hal_msp.c **** 
  22:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f4xx_hal_msp.c **** 
  26:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_spi1_tx;
  28:Core/Src/stm32f4xx_hal_msp.c **** 
  29:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_uart5_rx;
  30:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccKRTPLw.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_uart5_tx;
  32:Core/Src/stm32f4xx_hal_msp.c **** 
  33:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_usart2_rx;
  34:Core/Src/stm32f4xx_hal_msp.c **** 
  35:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_usart2_tx;
  36:Core/Src/stm32f4xx_hal_msp.c **** 
  37:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_usart6_rx;
  38:Core/Src/stm32f4xx_hal_msp.c **** 
  39:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_usart6_tx;
  40:Core/Src/stm32f4xx_hal_msp.c **** 
  41:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  42:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  43:Core/Src/stm32f4xx_hal_msp.c **** 
  44:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  45:Core/Src/stm32f4xx_hal_msp.c **** 
  46:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  47:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  48:Core/Src/stm32f4xx_hal_msp.c **** 
  49:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  50:Core/Src/stm32f4xx_hal_msp.c **** 
  51:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  52:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  53:Core/Src/stm32f4xx_hal_msp.c **** 
  54:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  55:Core/Src/stm32f4xx_hal_msp.c **** 
  56:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  57:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  58:Core/Src/stm32f4xx_hal_msp.c **** 
  59:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  60:Core/Src/stm32f4xx_hal_msp.c **** 
  61:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  62:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  63:Core/Src/stm32f4xx_hal_msp.c **** 
  64:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  65:Core/Src/stm32f4xx_hal_msp.c **** 
  66:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  67:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  68:Core/Src/stm32f4xx_hal_msp.c **** 
  69:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  70:Core/Src/stm32f4xx_hal_msp.c **** 
  71:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  72:Core/Src/stm32f4xx_hal_msp.c **** 
  73:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  74:Core/Src/stm32f4xx_hal_msp.c **** /**
  75:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  76:Core/Src/stm32f4xx_hal_msp.c ****   */
  77:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  78:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 78 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              		.cfi_def_cfa_offset 8
  79:Core/Src/stm32f4xx_hal_msp.c **** 
  80:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccKRTPLw.s 			page 3


  81:Core/Src/stm32f4xx_hal_msp.c **** 
  82:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  83:Core/Src/stm32f4xx_hal_msp.c **** 
  84:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  36              		.loc 1 84 3 view .LVU1
  37              	.LBB2:
  38              		.loc 1 84 3 view .LVU2
  39 0002 0021     		movs	r1, #0
  40 0004 0091     		str	r1, [sp]
  41              		.loc 1 84 3 view .LVU3
  42 0006 0B4B     		ldr	r3, .L3
  43 0008 5A6C     		ldr	r2, [r3, #68]
  44 000a 42F48042 		orr	r2, r2, #16384
  45 000e 5A64     		str	r2, [r3, #68]
  46              		.loc 1 84 3 view .LVU4
  47 0010 5A6C     		ldr	r2, [r3, #68]
  48 0012 02F48042 		and	r2, r2, #16384
  49 0016 0092     		str	r2, [sp]
  50              		.loc 1 84 3 view .LVU5
  51 0018 009A     		ldr	r2, [sp]
  52              	.LBE2:
  53              		.loc 1 84 3 view .LVU6
  85:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  54              		.loc 1 85 3 view .LVU7
  55              	.LBB3:
  56              		.loc 1 85 3 view .LVU8
  57 001a 0191     		str	r1, [sp, #4]
  58              		.loc 1 85 3 view .LVU9
  59 001c 1A6C     		ldr	r2, [r3, #64]
  60 001e 42F08052 		orr	r2, r2, #268435456
  61 0022 1A64     		str	r2, [r3, #64]
  62              		.loc 1 85 3 view .LVU10
  63 0024 1B6C     		ldr	r3, [r3, #64]
  64 0026 03F08053 		and	r3, r3, #268435456
  65 002a 0193     		str	r3, [sp, #4]
  66              		.loc 1 85 3 view .LVU11
  67 002c 019B     		ldr	r3, [sp, #4]
  68              	.LBE3:
  69              		.loc 1 85 3 view .LVU12
  86:Core/Src/stm32f4xx_hal_msp.c **** 
  87:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  88:Core/Src/stm32f4xx_hal_msp.c **** 
  89:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  90:Core/Src/stm32f4xx_hal_msp.c **** 
  91:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  92:Core/Src/stm32f4xx_hal_msp.c **** }
  70              		.loc 1 92 1 is_stmt 0 view .LVU13
  71 002e 02B0     		add	sp, sp, #8
  72              		.cfi_def_cfa_offset 0
  73              		@ sp needed
  74 0030 7047     		bx	lr
  75              	.L4:
  76 0032 00BF     		.align	2
  77              	.L3:
  78 0034 00380240 		.word	1073887232
  79              		.cfi_endproc
  80              	.LFE134:
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccKRTPLw.s 			page 4


  82              		.section	.text.HAL_RTC_MspInit,"ax",%progbits
  83              		.align	1
  84              		.global	HAL_RTC_MspInit
  85              		.syntax unified
  86              		.thumb
  87              		.thumb_func
  89              	HAL_RTC_MspInit:
  90              	.LVL0:
  91              	.LFB135:
  93:Core/Src/stm32f4xx_hal_msp.c **** 
  94:Core/Src/stm32f4xx_hal_msp.c **** /**
  95:Core/Src/stm32f4xx_hal_msp.c **** * @brief RTC MSP Initialization
  96:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  97:Core/Src/stm32f4xx_hal_msp.c **** * @param hrtc: RTC handle pointer
  98:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  99:Core/Src/stm32f4xx_hal_msp.c **** */
 100:Core/Src/stm32f4xx_hal_msp.c **** void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
 101:Core/Src/stm32f4xx_hal_msp.c **** {
  92              		.loc 1 101 1 is_stmt 1 view -0
  93              		.cfi_startproc
  94              		@ args = 0, pretend = 0, frame = 88
  95              		@ frame_needed = 0, uses_anonymous_args = 0
  96              		.loc 1 101 1 is_stmt 0 view .LVU15
  97 0000 10B5     		push	{r4, lr}
  98              		.cfi_def_cfa_offset 8
  99              		.cfi_offset 4, -8
 100              		.cfi_offset 14, -4
 101 0002 96B0     		sub	sp, sp, #88
 102              		.cfi_def_cfa_offset 96
 103 0004 0446     		mov	r4, r0
 102:Core/Src/stm32f4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 104              		.loc 1 102 3 is_stmt 1 view .LVU16
 105              		.loc 1 102 28 is_stmt 0 view .LVU17
 106 0006 5822     		movs	r2, #88
 107 0008 0021     		movs	r1, #0
 108 000a 6846     		mov	r0, sp
 109              	.LVL1:
 110              		.loc 1 102 28 view .LVU18
 111 000c FFF7FEFF 		bl	memset
 112              	.LVL2:
 103:Core/Src/stm32f4xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 113              		.loc 1 103 3 is_stmt 1 view .LVU19
 114              		.loc 1 103 10 is_stmt 0 view .LVU20
 115 0010 2268     		ldr	r2, [r4]
 116              		.loc 1 103 5 view .LVU21
 117 0012 0B4B     		ldr	r3, .L11
 118 0014 9A42     		cmp	r2, r3
 119 0016 01D0     		beq	.L9
 120              	.L5:
 104:Core/Src/stm32f4xx_hal_msp.c ****   {
 105:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 0 */
 106:Core/Src/stm32f4xx_hal_msp.c **** 
 107:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END RTC_MspInit 0 */
 108:Core/Src/stm32f4xx_hal_msp.c **** 
 109:Core/Src/stm32f4xx_hal_msp.c ****   /** Initializes the peripherals clock
 110:Core/Src/stm32f4xx_hal_msp.c ****   */
 111:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccKRTPLw.s 			page 5


 112:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 113:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 114:Core/Src/stm32f4xx_hal_msp.c ****     {
 115:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 116:Core/Src/stm32f4xx_hal_msp.c ****     }
 117:Core/Src/stm32f4xx_hal_msp.c **** 
 118:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 119:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_RTC_ENABLE();
 120:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 1 */
 121:Core/Src/stm32f4xx_hal_msp.c **** 
 122:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END RTC_MspInit 1 */
 123:Core/Src/stm32f4xx_hal_msp.c **** 
 124:Core/Src/stm32f4xx_hal_msp.c ****   }
 125:Core/Src/stm32f4xx_hal_msp.c **** 
 126:Core/Src/stm32f4xx_hal_msp.c **** }
 121              		.loc 1 126 1 view .LVU22
 122 0018 16B0     		add	sp, sp, #88
 123              		.cfi_remember_state
 124              		.cfi_def_cfa_offset 8
 125              		@ sp needed
 126 001a 10BD     		pop	{r4, pc}
 127              	.LVL3:
 128              	.L9:
 129              		.cfi_restore_state
 111:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 130              		.loc 1 111 5 is_stmt 1 view .LVU23
 111:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 131              		.loc 1 111 46 is_stmt 0 view .LVU24
 132 001c 0823     		movs	r3, #8
 133 001e 0093     		str	r3, [sp]
 112:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 134              		.loc 1 112 5 is_stmt 1 view .LVU25
 112:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 135              		.loc 1 112 43 is_stmt 0 view .LVU26
 136 0020 4FF48073 		mov	r3, #256
 137 0024 0993     		str	r3, [sp, #36]
 113:Core/Src/stm32f4xx_hal_msp.c ****     {
 138              		.loc 1 113 5 is_stmt 1 view .LVU27
 113:Core/Src/stm32f4xx_hal_msp.c ****     {
 139              		.loc 1 113 9 is_stmt 0 view .LVU28
 140 0026 6846     		mov	r0, sp
 141 0028 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 142              	.LVL4:
 113:Core/Src/stm32f4xx_hal_msp.c ****     {
 143              		.loc 1 113 8 discriminator 1 view .LVU29
 144 002c 20B9     		cbnz	r0, .L10
 145              	.L7:
 119:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 1 */
 146              		.loc 1 119 5 is_stmt 1 view .LVU30
 147 002e 054B     		ldr	r3, .L11+4
 148 0030 0122     		movs	r2, #1
 149 0032 C3F83C2E 		str	r2, [r3, #3644]
 150              		.loc 1 126 1 is_stmt 0 view .LVU31
 151 0036 EFE7     		b	.L5
 152              	.L10:
 115:Core/Src/stm32f4xx_hal_msp.c ****     }
 153              		.loc 1 115 7 is_stmt 1 view .LVU32
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccKRTPLw.s 			page 6


 154 0038 FFF7FEFF 		bl	Error_Handler
 155              	.LVL5:
 156 003c F7E7     		b	.L7
 157              	.L12:
 158 003e 00BF     		.align	2
 159              	.L11:
 160 0040 00280040 		.word	1073752064
 161 0044 00004742 		.word	1111949312
 162              		.cfi_endproc
 163              	.LFE135:
 165              		.section	.text.HAL_RTC_MspDeInit,"ax",%progbits
 166              		.align	1
 167              		.global	HAL_RTC_MspDeInit
 168              		.syntax unified
 169              		.thumb
 170              		.thumb_func
 172              	HAL_RTC_MspDeInit:
 173              	.LVL6:
 174              	.LFB136:
 127:Core/Src/stm32f4xx_hal_msp.c **** 
 128:Core/Src/stm32f4xx_hal_msp.c **** /**
 129:Core/Src/stm32f4xx_hal_msp.c **** * @brief RTC MSP De-Initialization
 130:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 131:Core/Src/stm32f4xx_hal_msp.c **** * @param hrtc: RTC handle pointer
 132:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 133:Core/Src/stm32f4xx_hal_msp.c **** */
 134:Core/Src/stm32f4xx_hal_msp.c **** void HAL_RTC_MspDeInit(RTC_HandleTypeDef* hrtc)
 135:Core/Src/stm32f4xx_hal_msp.c **** {
 175              		.loc 1 135 1 view -0
 176              		.cfi_startproc
 177              		@ args = 0, pretend = 0, frame = 0
 178              		@ frame_needed = 0, uses_anonymous_args = 0
 179              		@ link register save eliminated.
 136:Core/Src/stm32f4xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 180              		.loc 1 136 3 view .LVU34
 181              		.loc 1 136 10 is_stmt 0 view .LVU35
 182 0000 0268     		ldr	r2, [r0]
 183              		.loc 1 136 5 view .LVU36
 184 0002 044B     		ldr	r3, .L16
 185 0004 9A42     		cmp	r2, r3
 186 0006 00D0     		beq	.L15
 187              	.L13:
 137:Core/Src/stm32f4xx_hal_msp.c ****   {
 138:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 0 */
 139:Core/Src/stm32f4xx_hal_msp.c **** 
 140:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END RTC_MspDeInit 0 */
 141:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 142:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_RTC_DISABLE();
 143:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 144:Core/Src/stm32f4xx_hal_msp.c **** 
 145:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END RTC_MspDeInit 1 */
 146:Core/Src/stm32f4xx_hal_msp.c ****   }
 147:Core/Src/stm32f4xx_hal_msp.c **** 
 148:Core/Src/stm32f4xx_hal_msp.c **** }
 188              		.loc 1 148 1 view .LVU37
 189 0008 7047     		bx	lr
 190              	.L15:
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccKRTPLw.s 			page 7


 142:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 191              		.loc 1 142 5 is_stmt 1 view .LVU38
 192 000a 034B     		ldr	r3, .L16+4
 193 000c 0022     		movs	r2, #0
 194 000e C3F83C2E 		str	r2, [r3, #3644]
 195              		.loc 1 148 1 is_stmt 0 view .LVU39
 196 0012 F9E7     		b	.L13
 197              	.L17:
 198              		.align	2
 199              	.L16:
 200 0014 00280040 		.word	1073752064
 201 0018 00004742 		.word	1111949312
 202              		.cfi_endproc
 203              	.LFE136:
 205              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 206              		.align	1
 207              		.global	HAL_SPI_MspInit
 208              		.syntax unified
 209              		.thumb
 210              		.thumb_func
 212              	HAL_SPI_MspInit:
 213              	.LVL7:
 214              	.LFB137:
 149:Core/Src/stm32f4xx_hal_msp.c **** 
 150:Core/Src/stm32f4xx_hal_msp.c **** /**
 151:Core/Src/stm32f4xx_hal_msp.c **** * @brief SPI MSP Initialization
 152:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 153:Core/Src/stm32f4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 154:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 155:Core/Src/stm32f4xx_hal_msp.c **** */
 156:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
 157:Core/Src/stm32f4xx_hal_msp.c **** {
 215              		.loc 1 157 1 is_stmt 1 view -0
 216              		.cfi_startproc
 217              		@ args = 0, pretend = 0, frame = 40
 218              		@ frame_needed = 0, uses_anonymous_args = 0
 219              		.loc 1 157 1 is_stmt 0 view .LVU41
 220 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 221              		.cfi_def_cfa_offset 20
 222              		.cfi_offset 4, -20
 223              		.cfi_offset 5, -16
 224              		.cfi_offset 6, -12
 225              		.cfi_offset 7, -8
 226              		.cfi_offset 14, -4
 227 0002 8BB0     		sub	sp, sp, #44
 228              		.cfi_def_cfa_offset 64
 158:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 229              		.loc 1 158 3 is_stmt 1 view .LVU42
 230              		.loc 1 158 20 is_stmt 0 view .LVU43
 231 0004 0023     		movs	r3, #0
 232 0006 0593     		str	r3, [sp, #20]
 233 0008 0693     		str	r3, [sp, #24]
 234 000a 0793     		str	r3, [sp, #28]
 235 000c 0893     		str	r3, [sp, #32]
 236 000e 0993     		str	r3, [sp, #36]
 159:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 237              		.loc 1 159 3 is_stmt 1 view .LVU44
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccKRTPLw.s 			page 8


 238              		.loc 1 159 10 is_stmt 0 view .LVU45
 239 0010 0368     		ldr	r3, [r0]
 240              		.loc 1 159 5 view .LVU46
 241 0012 3F4A     		ldr	r2, .L26
 242 0014 9342     		cmp	r3, r2
 243 0016 04D0     		beq	.L23
 160:Core/Src/stm32f4xx_hal_msp.c ****   {
 161:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
 162:Core/Src/stm32f4xx_hal_msp.c **** 
 163:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 0 */
 164:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 165:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
 166:Core/Src/stm32f4xx_hal_msp.c **** 
 167:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 168:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 169:Core/Src/stm32f4xx_hal_msp.c ****     PA4     ------> SPI1_NSS
 170:Core/Src/stm32f4xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 171:Core/Src/stm32f4xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 172:Core/Src/stm32f4xx_hal_msp.c ****     */
 173:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
 174:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 175:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 176:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 177:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 178:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 179:Core/Src/stm32f4xx_hal_msp.c **** 
 180:Core/Src/stm32f4xx_hal_msp.c ****     /* SPI1 DMA Init */
 181:Core/Src/stm32f4xx_hal_msp.c ****     /* SPI1_TX Init */
 182:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Instance = DMA2_Stream2;
 183:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.Channel = DMA_CHANNEL_2;
 184:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 185:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 186:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 187:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 188:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 189:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 190:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 191:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 192:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 193:Core/Src/stm32f4xx_hal_msp.c ****     {
 194:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 195:Core/Src/stm32f4xx_hal_msp.c ****     }
 196:Core/Src/stm32f4xx_hal_msp.c **** 
 197:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 198:Core/Src/stm32f4xx_hal_msp.c **** 
 199:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 200:Core/Src/stm32f4xx_hal_msp.c **** 
 201:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 1 */
 202:Core/Src/stm32f4xx_hal_msp.c ****   }
 203:Core/Src/stm32f4xx_hal_msp.c ****   else if(hspi->Instance==SPI2)
 244              		.loc 1 203 8 is_stmt 1 view .LVU47
 245              		.loc 1 203 10 is_stmt 0 view .LVU48
 246 0018 3E4A     		ldr	r2, .L26+4
 247 001a 9342     		cmp	r3, r2
 248 001c 3FD0     		beq	.L24
 249              	.LVL8:
 250              	.L18:
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccKRTPLw.s 			page 9


 204:Core/Src/stm32f4xx_hal_msp.c ****   {
 205:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspInit 0 */
 206:Core/Src/stm32f4xx_hal_msp.c **** 
 207:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI2_MspInit 0 */
 208:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 209:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_ENABLE();
 210:Core/Src/stm32f4xx_hal_msp.c **** 
 211:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 212:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 213:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 214:Core/Src/stm32f4xx_hal_msp.c ****     PC2     ------> SPI2_MISO
 215:Core/Src/stm32f4xx_hal_msp.c ****     PC3     ------> SPI2_MOSI
 216:Core/Src/stm32f4xx_hal_msp.c ****     PB10     ------> SPI2_SCK
 217:Core/Src/stm32f4xx_hal_msp.c ****     */
 218:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 219:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 220:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 221:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 222:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 223:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 224:Core/Src/stm32f4xx_hal_msp.c **** 
 225:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
 226:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 227:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 228:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 229:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 230:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 231:Core/Src/stm32f4xx_hal_msp.c **** 
 232:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspInit 1 */
 233:Core/Src/stm32f4xx_hal_msp.c **** 
 234:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI2_MspInit 1 */
 235:Core/Src/stm32f4xx_hal_msp.c ****   }
 236:Core/Src/stm32f4xx_hal_msp.c **** 
 237:Core/Src/stm32f4xx_hal_msp.c **** }
 251              		.loc 1 237 1 view .LVU49
 252 001e 0BB0     		add	sp, sp, #44
 253              		.cfi_remember_state
 254              		.cfi_def_cfa_offset 20
 255              		@ sp needed
 256 0020 F0BD     		pop	{r4, r5, r6, r7, pc}
 257              	.LVL9:
 258              	.L23:
 259              		.cfi_restore_state
 260              		.loc 1 237 1 view .LVU50
 261 0022 0446     		mov	r4, r0
 165:Core/Src/stm32f4xx_hal_msp.c **** 
 262              		.loc 1 165 5 is_stmt 1 view .LVU51
 263              	.LBB4:
 165:Core/Src/stm32f4xx_hal_msp.c **** 
 264              		.loc 1 165 5 view .LVU52
 265 0024 0025     		movs	r5, #0
 266 0026 0095     		str	r5, [sp]
 165:Core/Src/stm32f4xx_hal_msp.c **** 
 267              		.loc 1 165 5 view .LVU53
 268 0028 3B4B     		ldr	r3, .L26+8
 269 002a 5A6C     		ldr	r2, [r3, #68]
 270 002c 42F48052 		orr	r2, r2, #4096
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccKRTPLw.s 			page 10


 271 0030 5A64     		str	r2, [r3, #68]
 165:Core/Src/stm32f4xx_hal_msp.c **** 
 272              		.loc 1 165 5 view .LVU54
 273 0032 5A6C     		ldr	r2, [r3, #68]
 274 0034 02F48052 		and	r2, r2, #4096
 275 0038 0092     		str	r2, [sp]
 165:Core/Src/stm32f4xx_hal_msp.c **** 
 276              		.loc 1 165 5 view .LVU55
 277 003a 009A     		ldr	r2, [sp]
 278              	.LBE4:
 165:Core/Src/stm32f4xx_hal_msp.c **** 
 279              		.loc 1 165 5 view .LVU56
 167:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 280              		.loc 1 167 5 view .LVU57
 281              	.LBB5:
 167:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 282              		.loc 1 167 5 view .LVU58
 283 003c 0195     		str	r5, [sp, #4]
 167:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 284              		.loc 1 167 5 view .LVU59
 285 003e 1A6B     		ldr	r2, [r3, #48]
 286 0040 42F00102 		orr	r2, r2, #1
 287 0044 1A63     		str	r2, [r3, #48]
 167:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 288              		.loc 1 167 5 view .LVU60
 289 0046 1B6B     		ldr	r3, [r3, #48]
 290 0048 03F00103 		and	r3, r3, #1
 291 004c 0193     		str	r3, [sp, #4]
 167:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 292              		.loc 1 167 5 view .LVU61
 293 004e 019B     		ldr	r3, [sp, #4]
 294              	.LBE5:
 167:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 295              		.loc 1 167 5 view .LVU62
 173:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 296              		.loc 1 173 5 view .LVU63
 173:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 297              		.loc 1 173 25 is_stmt 0 view .LVU64
 298 0050 B023     		movs	r3, #176
 299 0052 0593     		str	r3, [sp, #20]
 174:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 300              		.loc 1 174 5 is_stmt 1 view .LVU65
 174:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 301              		.loc 1 174 26 is_stmt 0 view .LVU66
 302 0054 0223     		movs	r3, #2
 303 0056 0693     		str	r3, [sp, #24]
 175:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 304              		.loc 1 175 5 is_stmt 1 view .LVU67
 176:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 305              		.loc 1 176 5 view .LVU68
 176:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 306              		.loc 1 176 27 is_stmt 0 view .LVU69
 307 0058 0323     		movs	r3, #3
 308 005a 0893     		str	r3, [sp, #32]
 177:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 309              		.loc 1 177 5 is_stmt 1 view .LVU70
 177:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccKRTPLw.s 			page 11


 310              		.loc 1 177 31 is_stmt 0 view .LVU71
 311 005c 0523     		movs	r3, #5
 312 005e 0993     		str	r3, [sp, #36]
 178:Core/Src/stm32f4xx_hal_msp.c **** 
 313              		.loc 1 178 5 is_stmt 1 view .LVU72
 314 0060 05A9     		add	r1, sp, #20
 315 0062 2E48     		ldr	r0, .L26+12
 316              	.LVL10:
 178:Core/Src/stm32f4xx_hal_msp.c **** 
 317              		.loc 1 178 5 is_stmt 0 view .LVU73
 318 0064 FFF7FEFF 		bl	HAL_GPIO_Init
 319              	.LVL11:
 182:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.Channel = DMA_CHANNEL_2;
 320              		.loc 1 182 5 is_stmt 1 view .LVU74
 182:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.Channel = DMA_CHANNEL_2;
 321              		.loc 1 182 27 is_stmt 0 view .LVU75
 322 0068 2D48     		ldr	r0, .L26+16
 323 006a 2E4B     		ldr	r3, .L26+20
 324 006c 0360     		str	r3, [r0]
 183:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 325              		.loc 1 183 5 is_stmt 1 view .LVU76
 183:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 326              		.loc 1 183 31 is_stmt 0 view .LVU77
 327 006e 4FF08063 		mov	r3, #67108864
 328 0072 4360     		str	r3, [r0, #4]
 184:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 329              		.loc 1 184 5 is_stmt 1 view .LVU78
 184:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 330              		.loc 1 184 33 is_stmt 0 view .LVU79
 331 0074 4023     		movs	r3, #64
 332 0076 8360     		str	r3, [r0, #8]
 185:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 333              		.loc 1 185 5 is_stmt 1 view .LVU80
 185:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 334              		.loc 1 185 33 is_stmt 0 view .LVU81
 335 0078 C560     		str	r5, [r0, #12]
 186:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 336              		.loc 1 186 5 is_stmt 1 view .LVU82
 186:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 337              		.loc 1 186 30 is_stmt 0 view .LVU83
 338 007a 4FF48063 		mov	r3, #1024
 339 007e 0361     		str	r3, [r0, #16]
 187:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 340              		.loc 1 187 5 is_stmt 1 view .LVU84
 187:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 341              		.loc 1 187 43 is_stmt 0 view .LVU85
 342 0080 4561     		str	r5, [r0, #20]
 188:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 343              		.loc 1 188 5 is_stmt 1 view .LVU86
 188:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 344              		.loc 1 188 40 is_stmt 0 view .LVU87
 345 0082 8561     		str	r5, [r0, #24]
 189:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 346              		.loc 1 189 5 is_stmt 1 view .LVU88
 189:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 347              		.loc 1 189 28 is_stmt 0 view .LVU89
 348 0084 C561     		str	r5, [r0, #28]
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccKRTPLw.s 			page 12


 190:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 349              		.loc 1 190 5 is_stmt 1 view .LVU90
 190:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 350              		.loc 1 190 32 is_stmt 0 view .LVU91
 351 0086 0562     		str	r5, [r0, #32]
 191:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 352              		.loc 1 191 5 is_stmt 1 view .LVU92
 191:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 353              		.loc 1 191 32 is_stmt 0 view .LVU93
 354 0088 4562     		str	r5, [r0, #36]
 192:Core/Src/stm32f4xx_hal_msp.c ****     {
 355              		.loc 1 192 5 is_stmt 1 view .LVU94
 192:Core/Src/stm32f4xx_hal_msp.c ****     {
 356              		.loc 1 192 9 is_stmt 0 view .LVU95
 357 008a FFF7FEFF 		bl	HAL_DMA_Init
 358              	.LVL12:
 192:Core/Src/stm32f4xx_hal_msp.c ****     {
 359              		.loc 1 192 8 discriminator 1 view .LVU96
 360 008e 18B9     		cbnz	r0, .L25
 361              	.L20:
 197:Core/Src/stm32f4xx_hal_msp.c **** 
 362              		.loc 1 197 5 is_stmt 1 view .LVU97
 197:Core/Src/stm32f4xx_hal_msp.c **** 
 363              		.loc 1 197 5 view .LVU98
 364 0090 234B     		ldr	r3, .L26+16
 365 0092 A364     		str	r3, [r4, #72]
 197:Core/Src/stm32f4xx_hal_msp.c **** 
 366              		.loc 1 197 5 view .LVU99
 367 0094 9C63     		str	r4, [r3, #56]
 197:Core/Src/stm32f4xx_hal_msp.c **** 
 368              		.loc 1 197 5 view .LVU100
 369 0096 C2E7     		b	.L18
 370              	.L25:
 194:Core/Src/stm32f4xx_hal_msp.c ****     }
 371              		.loc 1 194 7 view .LVU101
 372 0098 FFF7FEFF 		bl	Error_Handler
 373              	.LVL13:
 374 009c F8E7     		b	.L20
 375              	.LVL14:
 376              	.L24:
 209:Core/Src/stm32f4xx_hal_msp.c **** 
 377              		.loc 1 209 5 view .LVU102
 378              	.LBB6:
 209:Core/Src/stm32f4xx_hal_msp.c **** 
 379              		.loc 1 209 5 view .LVU103
 380 009e 0024     		movs	r4, #0
 381 00a0 0294     		str	r4, [sp, #8]
 209:Core/Src/stm32f4xx_hal_msp.c **** 
 382              		.loc 1 209 5 view .LVU104
 383 00a2 1D4B     		ldr	r3, .L26+8
 384 00a4 1A6C     		ldr	r2, [r3, #64]
 385 00a6 42F48042 		orr	r2, r2, #16384
 386 00aa 1A64     		str	r2, [r3, #64]
 209:Core/Src/stm32f4xx_hal_msp.c **** 
 387              		.loc 1 209 5 view .LVU105
 388 00ac 1A6C     		ldr	r2, [r3, #64]
 389 00ae 02F48042 		and	r2, r2, #16384
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccKRTPLw.s 			page 13


 390 00b2 0292     		str	r2, [sp, #8]
 209:Core/Src/stm32f4xx_hal_msp.c **** 
 391              		.loc 1 209 5 view .LVU106
 392 00b4 029A     		ldr	r2, [sp, #8]
 393              	.LBE6:
 209:Core/Src/stm32f4xx_hal_msp.c **** 
 394              		.loc 1 209 5 view .LVU107
 211:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 395              		.loc 1 211 5 view .LVU108
 396              	.LBB7:
 211:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 397              		.loc 1 211 5 view .LVU109
 398 00b6 0394     		str	r4, [sp, #12]
 211:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 399              		.loc 1 211 5 view .LVU110
 400 00b8 1A6B     		ldr	r2, [r3, #48]
 401 00ba 42F00402 		orr	r2, r2, #4
 402 00be 1A63     		str	r2, [r3, #48]
 211:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 403              		.loc 1 211 5 view .LVU111
 404 00c0 1A6B     		ldr	r2, [r3, #48]
 405 00c2 02F00402 		and	r2, r2, #4
 406 00c6 0392     		str	r2, [sp, #12]
 211:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 407              		.loc 1 211 5 view .LVU112
 408 00c8 039A     		ldr	r2, [sp, #12]
 409              	.LBE7:
 211:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 410              		.loc 1 211 5 view .LVU113
 212:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 411              		.loc 1 212 5 view .LVU114
 412              	.LBB8:
 212:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 413              		.loc 1 212 5 view .LVU115
 414 00ca 0494     		str	r4, [sp, #16]
 212:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 415              		.loc 1 212 5 view .LVU116
 416 00cc 1A6B     		ldr	r2, [r3, #48]
 417 00ce 42F00202 		orr	r2, r2, #2
 418 00d2 1A63     		str	r2, [r3, #48]
 212:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 419              		.loc 1 212 5 view .LVU117
 420 00d4 1B6B     		ldr	r3, [r3, #48]
 421 00d6 03F00203 		and	r3, r3, #2
 422 00da 0493     		str	r3, [sp, #16]
 212:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 423              		.loc 1 212 5 view .LVU118
 424 00dc 049B     		ldr	r3, [sp, #16]
 425              	.LBE8:
 212:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 426              		.loc 1 212 5 view .LVU119
 218:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 427              		.loc 1 218 5 view .LVU120
 218:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 428              		.loc 1 218 25 is_stmt 0 view .LVU121
 429 00de 0C23     		movs	r3, #12
 430 00e0 0593     		str	r3, [sp, #20]
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccKRTPLw.s 			page 14


 219:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 431              		.loc 1 219 5 is_stmt 1 view .LVU122
 219:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 432              		.loc 1 219 26 is_stmt 0 view .LVU123
 433 00e2 0227     		movs	r7, #2
 434 00e4 0697     		str	r7, [sp, #24]
 220:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 435              		.loc 1 220 5 is_stmt 1 view .LVU124
 221:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 436              		.loc 1 221 5 view .LVU125
 221:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 437              		.loc 1 221 27 is_stmt 0 view .LVU126
 438 00e6 0326     		movs	r6, #3
 439 00e8 0896     		str	r6, [sp, #32]
 222:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 440              		.loc 1 222 5 is_stmt 1 view .LVU127
 222:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 441              		.loc 1 222 31 is_stmt 0 view .LVU128
 442 00ea 0525     		movs	r5, #5
 443 00ec 0995     		str	r5, [sp, #36]
 223:Core/Src/stm32f4xx_hal_msp.c **** 
 444              		.loc 1 223 5 is_stmt 1 view .LVU129
 445 00ee 05A9     		add	r1, sp, #20
 446 00f0 0D48     		ldr	r0, .L26+24
 447              	.LVL15:
 223:Core/Src/stm32f4xx_hal_msp.c **** 
 448              		.loc 1 223 5 is_stmt 0 view .LVU130
 449 00f2 FFF7FEFF 		bl	HAL_GPIO_Init
 450              	.LVL16:
 225:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 451              		.loc 1 225 5 is_stmt 1 view .LVU131
 225:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 452              		.loc 1 225 25 is_stmt 0 view .LVU132
 453 00f6 4FF48063 		mov	r3, #1024
 454 00fa 0593     		str	r3, [sp, #20]
 226:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 455              		.loc 1 226 5 is_stmt 1 view .LVU133
 226:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 456              		.loc 1 226 26 is_stmt 0 view .LVU134
 457 00fc 0697     		str	r7, [sp, #24]
 227:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 458              		.loc 1 227 5 is_stmt 1 view .LVU135
 227:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 459              		.loc 1 227 26 is_stmt 0 view .LVU136
 460 00fe 0794     		str	r4, [sp, #28]
 228:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 461              		.loc 1 228 5 is_stmt 1 view .LVU137
 228:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 462              		.loc 1 228 27 is_stmt 0 view .LVU138
 463 0100 0896     		str	r6, [sp, #32]
 229:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 464              		.loc 1 229 5 is_stmt 1 view .LVU139
 229:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 465              		.loc 1 229 31 is_stmt 0 view .LVU140
 466 0102 0995     		str	r5, [sp, #36]
 230:Core/Src/stm32f4xx_hal_msp.c **** 
 467              		.loc 1 230 5 is_stmt 1 view .LVU141
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccKRTPLw.s 			page 15


 468 0104 05A9     		add	r1, sp, #20
 469 0106 0948     		ldr	r0, .L26+28
 470 0108 FFF7FEFF 		bl	HAL_GPIO_Init
 471              	.LVL17:
 472              		.loc 1 237 1 is_stmt 0 view .LVU142
 473 010c 87E7     		b	.L18
 474              	.L27:
 475 010e 00BF     		.align	2
 476              	.L26:
 477 0110 00300140 		.word	1073819648
 478 0114 00380040 		.word	1073756160
 479 0118 00380240 		.word	1073887232
 480 011c 00000240 		.word	1073872896
 481 0120 00000000 		.word	hdma_spi1_tx
 482 0124 40640240 		.word	1073898560
 483 0128 00080240 		.word	1073874944
 484 012c 00040240 		.word	1073873920
 485              		.cfi_endproc
 486              	.LFE137:
 488              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 489              		.align	1
 490              		.global	HAL_SPI_MspDeInit
 491              		.syntax unified
 492              		.thumb
 493              		.thumb_func
 495              	HAL_SPI_MspDeInit:
 496              	.LVL18:
 497              	.LFB138:
 238:Core/Src/stm32f4xx_hal_msp.c **** 
 239:Core/Src/stm32f4xx_hal_msp.c **** /**
 240:Core/Src/stm32f4xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 241:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 242:Core/Src/stm32f4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 243:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 244:Core/Src/stm32f4xx_hal_msp.c **** */
 245:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 246:Core/Src/stm32f4xx_hal_msp.c **** {
 498              		.loc 1 246 1 is_stmt 1 view -0
 499              		.cfi_startproc
 500              		@ args = 0, pretend = 0, frame = 0
 501              		@ frame_needed = 0, uses_anonymous_args = 0
 502              		.loc 1 246 1 is_stmt 0 view .LVU144
 503 0000 10B5     		push	{r4, lr}
 504              		.cfi_def_cfa_offset 8
 505              		.cfi_offset 4, -8
 506              		.cfi_offset 14, -4
 247:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 507              		.loc 1 247 3 is_stmt 1 view .LVU145
 508              		.loc 1 247 10 is_stmt 0 view .LVU146
 509 0002 0368     		ldr	r3, [r0]
 510              		.loc 1 247 5 view .LVU147
 511 0004 124A     		ldr	r2, .L34
 512 0006 9342     		cmp	r3, r2
 513 0008 03D0     		beq	.L32
 248:Core/Src/stm32f4xx_hal_msp.c ****   {
 249:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 250:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccKRTPLw.s 			page 16


 251:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 252:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 253:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 254:Core/Src/stm32f4xx_hal_msp.c **** 
 255:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 256:Core/Src/stm32f4xx_hal_msp.c ****     PA4     ------> SPI1_NSS
 257:Core/Src/stm32f4xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 258:Core/Src/stm32f4xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 259:Core/Src/stm32f4xx_hal_msp.c ****     */
 260:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7);
 261:Core/Src/stm32f4xx_hal_msp.c **** 
 262:Core/Src/stm32f4xx_hal_msp.c ****     /* SPI1 DMA DeInit */
 263:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(hspi->hdmatx);
 264:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 265:Core/Src/stm32f4xx_hal_msp.c **** 
 266:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 267:Core/Src/stm32f4xx_hal_msp.c ****   }
 268:Core/Src/stm32f4xx_hal_msp.c ****   else if(hspi->Instance==SPI2)
 514              		.loc 1 268 8 is_stmt 1 view .LVU148
 515              		.loc 1 268 10 is_stmt 0 view .LVU149
 516 000a 124A     		ldr	r2, .L34+4
 517 000c 9342     		cmp	r3, r2
 518 000e 0FD0     		beq	.L33
 519              	.LVL19:
 520              	.L28:
 269:Core/Src/stm32f4xx_hal_msp.c ****   {
 270:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 0 */
 271:Core/Src/stm32f4xx_hal_msp.c **** 
 272:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI2_MspDeInit 0 */
 273:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 274:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_DISABLE();
 275:Core/Src/stm32f4xx_hal_msp.c **** 
 276:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 277:Core/Src/stm32f4xx_hal_msp.c ****     PC2     ------> SPI2_MISO
 278:Core/Src/stm32f4xx_hal_msp.c ****     PC3     ------> SPI2_MOSI
 279:Core/Src/stm32f4xx_hal_msp.c ****     PB10     ------> SPI2_SCK
 280:Core/Src/stm32f4xx_hal_msp.c ****     */
 281:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_2|GPIO_PIN_3);
 282:Core/Src/stm32f4xx_hal_msp.c **** 
 283:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
 284:Core/Src/stm32f4xx_hal_msp.c **** 
 285:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 1 */
 286:Core/Src/stm32f4xx_hal_msp.c **** 
 287:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI2_MspDeInit 1 */
 288:Core/Src/stm32f4xx_hal_msp.c ****   }
 289:Core/Src/stm32f4xx_hal_msp.c **** 
 290:Core/Src/stm32f4xx_hal_msp.c **** }
 521              		.loc 1 290 1 view .LVU150
 522 0010 10BD     		pop	{r4, pc}
 523              	.LVL20:
 524              	.L32:
 525              		.loc 1 290 1 view .LVU151
 526 0012 0446     		mov	r4, r0
 253:Core/Src/stm32f4xx_hal_msp.c **** 
 527              		.loc 1 253 5 is_stmt 1 view .LVU152
 528 0014 02F58432 		add	r2, r2, #67584
 529 0018 536C     		ldr	r3, [r2, #68]
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccKRTPLw.s 			page 17


 530 001a 23F48053 		bic	r3, r3, #4096
 531 001e 5364     		str	r3, [r2, #68]
 260:Core/Src/stm32f4xx_hal_msp.c **** 
 532              		.loc 1 260 5 view .LVU153
 533 0020 B021     		movs	r1, #176
 534 0022 0D48     		ldr	r0, .L34+8
 535              	.LVL21:
 260:Core/Src/stm32f4xx_hal_msp.c **** 
 536              		.loc 1 260 5 is_stmt 0 view .LVU154
 537 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 538              	.LVL22:
 263:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 539              		.loc 1 263 5 is_stmt 1 view .LVU155
 540 0028 A06C     		ldr	r0, [r4, #72]
 541 002a FFF7FEFF 		bl	HAL_DMA_DeInit
 542              	.LVL23:
 543 002e EFE7     		b	.L28
 544              	.LVL24:
 545              	.L33:
 274:Core/Src/stm32f4xx_hal_msp.c **** 
 546              		.loc 1 274 5 view .LVU156
 547 0030 02F50032 		add	r2, r2, #131072
 548 0034 136C     		ldr	r3, [r2, #64]
 549 0036 23F48043 		bic	r3, r3, #16384
 550 003a 1364     		str	r3, [r2, #64]
 281:Core/Src/stm32f4xx_hal_msp.c **** 
 551              		.loc 1 281 5 view .LVU157
 552 003c 0C21     		movs	r1, #12
 553 003e 0748     		ldr	r0, .L34+12
 554              	.LVL25:
 281:Core/Src/stm32f4xx_hal_msp.c **** 
 555              		.loc 1 281 5 is_stmt 0 view .LVU158
 556 0040 FFF7FEFF 		bl	HAL_GPIO_DeInit
 557              	.LVL26:
 283:Core/Src/stm32f4xx_hal_msp.c **** 
 558              		.loc 1 283 5 is_stmt 1 view .LVU159
 559 0044 4FF48061 		mov	r1, #1024
 560 0048 0548     		ldr	r0, .L34+16
 561 004a FFF7FEFF 		bl	HAL_GPIO_DeInit
 562              	.LVL27:
 563              		.loc 1 290 1 is_stmt 0 view .LVU160
 564 004e DFE7     		b	.L28
 565              	.L35:
 566              		.align	2
 567              	.L34:
 568 0050 00300140 		.word	1073819648
 569 0054 00380040 		.word	1073756160
 570 0058 00000240 		.word	1073872896
 571 005c 00080240 		.word	1073874944
 572 0060 00040240 		.word	1073873920
 573              		.cfi_endproc
 574              	.LFE138:
 576              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 577              		.align	1
 578              		.global	HAL_UART_MspInit
 579              		.syntax unified
 580              		.thumb
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccKRTPLw.s 			page 18


 581              		.thumb_func
 583              	HAL_UART_MspInit:
 584              	.LVL28:
 585              	.LFB139:
 291:Core/Src/stm32f4xx_hal_msp.c **** 
 292:Core/Src/stm32f4xx_hal_msp.c **** /**
 293:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP Initialization
 294:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 295:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 296:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 297:Core/Src/stm32f4xx_hal_msp.c **** */
 298:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 299:Core/Src/stm32f4xx_hal_msp.c **** {
 586              		.loc 1 299 1 is_stmt 1 view -0
 587              		.cfi_startproc
 588              		@ args = 0, pretend = 0, frame = 48
 589              		@ frame_needed = 0, uses_anonymous_args = 0
 590              		.loc 1 299 1 is_stmt 0 view .LVU162
 591 0000 30B5     		push	{r4, r5, lr}
 592              		.cfi_def_cfa_offset 12
 593              		.cfi_offset 4, -12
 594              		.cfi_offset 5, -8
 595              		.cfi_offset 14, -4
 596 0002 8DB0     		sub	sp, sp, #52
 597              		.cfi_def_cfa_offset 64
 598 0004 0446     		mov	r4, r0
 300:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 599              		.loc 1 300 3 is_stmt 1 view .LVU163
 600              		.loc 1 300 20 is_stmt 0 view .LVU164
 601 0006 0023     		movs	r3, #0
 602 0008 0793     		str	r3, [sp, #28]
 603 000a 0893     		str	r3, [sp, #32]
 604 000c 0993     		str	r3, [sp, #36]
 605 000e 0A93     		str	r3, [sp, #40]
 606 0010 0B93     		str	r3, [sp, #44]
 301:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==UART5)
 607              		.loc 1 301 3 is_stmt 1 view .LVU165
 608              		.loc 1 301 11 is_stmt 0 view .LVU166
 609 0012 0368     		ldr	r3, [r0]
 610              		.loc 1 301 5 view .LVU167
 611 0014 944A     		ldr	r2, .L56
 612 0016 9342     		cmp	r3, r2
 613 0018 08D0     		beq	.L47
 302:Core/Src/stm32f4xx_hal_msp.c ****   {
 303:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN UART5_MspInit 0 */
 304:Core/Src/stm32f4xx_hal_msp.c **** 
 305:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END UART5_MspInit 0 */
 306:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 307:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_UART5_CLK_ENABLE();
 308:Core/Src/stm32f4xx_hal_msp.c **** 
 309:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 310:Core/Src/stm32f4xx_hal_msp.c ****     /**UART5 GPIO Configuration
 311:Core/Src/stm32f4xx_hal_msp.c ****     PB12     ------> UART5_RX
 312:Core/Src/stm32f4xx_hal_msp.c ****     PB13     ------> UART5_TX
 313:Core/Src/stm32f4xx_hal_msp.c ****     */
 314:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 315:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccKRTPLw.s 			page 19


 316:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 317:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 318:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_UART5;
 319:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 320:Core/Src/stm32f4xx_hal_msp.c **** 
 321:Core/Src/stm32f4xx_hal_msp.c ****     /* UART5 DMA Init */
 322:Core/Src/stm32f4xx_hal_msp.c ****     /* UART5_RX Init */
 323:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Instance = DMA1_Stream0;
 324:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Init.Channel = DMA_CHANNEL_4;
 325:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 326:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 327:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Init.MemInc = DMA_MINC_ENABLE;
 328:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 329:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 330:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Init.Mode = DMA_NORMAL;
 331:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Init.Priority = DMA_PRIORITY_LOW;
 332:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 333:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_uart5_rx) != HAL_OK)
 334:Core/Src/stm32f4xx_hal_msp.c ****     {
 335:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 336:Core/Src/stm32f4xx_hal_msp.c ****     }
 337:Core/Src/stm32f4xx_hal_msp.c **** 
 338:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmarx,hdma_uart5_rx);
 339:Core/Src/stm32f4xx_hal_msp.c **** 
 340:Core/Src/stm32f4xx_hal_msp.c ****     /* UART5_TX Init */
 341:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Instance = DMA1_Stream7;
 342:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Init.Channel = DMA_CHANNEL_8;
 343:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 344:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 345:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Init.MemInc = DMA_MINC_ENABLE;
 346:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 347:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 348:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Init.Mode = DMA_NORMAL;
 349:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Init.Priority = DMA_PRIORITY_LOW;
 350:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 351:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_uart5_tx) != HAL_OK)
 352:Core/Src/stm32f4xx_hal_msp.c ****     {
 353:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 354:Core/Src/stm32f4xx_hal_msp.c ****     }
 355:Core/Src/stm32f4xx_hal_msp.c **** 
 356:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmatx,hdma_uart5_tx);
 357:Core/Src/stm32f4xx_hal_msp.c **** 
 358:Core/Src/stm32f4xx_hal_msp.c ****     /* UART5 interrupt Init */
 359:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 360:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(UART5_IRQn);
 361:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN UART5_MspInit 1 */
 362:Core/Src/stm32f4xx_hal_msp.c **** 
 363:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END UART5_MspInit 1 */
 364:Core/Src/stm32f4xx_hal_msp.c ****   }
 365:Core/Src/stm32f4xx_hal_msp.c ****   else if(huart->Instance==USART2)
 614              		.loc 1 365 8 is_stmt 1 view .LVU168
 615              		.loc 1 365 10 is_stmt 0 view .LVU169
 616 001a 944A     		ldr	r2, .L56+4
 617 001c 9342     		cmp	r3, r2
 618 001e 65D0     		beq	.L48
 366:Core/Src/stm32f4xx_hal_msp.c ****   {
 367:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccKRTPLw.s 			page 20


 368:Core/Src/stm32f4xx_hal_msp.c **** 
 369:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 370:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 371:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 372:Core/Src/stm32f4xx_hal_msp.c **** 
 373:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 374:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 375:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 376:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 377:Core/Src/stm32f4xx_hal_msp.c ****     */
 378:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 379:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 380:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 381:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 382:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 383:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 384:Core/Src/stm32f4xx_hal_msp.c **** 
 385:Core/Src/stm32f4xx_hal_msp.c ****     /* USART2 DMA Init */
 386:Core/Src/stm32f4xx_hal_msp.c ****     /* USART2_RX Init */
 387:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Instance = DMA1_Stream5;
 388:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 389:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 390:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 391:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 392:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 393:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 394:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 395:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 396:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 397:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 398:Core/Src/stm32f4xx_hal_msp.c ****     {
 399:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 400:Core/Src/stm32f4xx_hal_msp.c ****     }
 401:Core/Src/stm32f4xx_hal_msp.c **** 
 402:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 403:Core/Src/stm32f4xx_hal_msp.c **** 
 404:Core/Src/stm32f4xx_hal_msp.c ****     /* USART2_TX Init */
 405:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Instance = DMA1_Stream6;
 406:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 407:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 408:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 409:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 410:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 411:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 412:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 413:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 414:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 415:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 416:Core/Src/stm32f4xx_hal_msp.c ****     {
 417:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 418:Core/Src/stm32f4xx_hal_msp.c ****     }
 419:Core/Src/stm32f4xx_hal_msp.c **** 
 420:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 421:Core/Src/stm32f4xx_hal_msp.c **** 
 422:Core/Src/stm32f4xx_hal_msp.c ****     /* USART2 interrupt Init */
 423:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 424:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART2_IRQn);
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccKRTPLw.s 			page 21


 425:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 426:Core/Src/stm32f4xx_hal_msp.c **** 
 427:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 428:Core/Src/stm32f4xx_hal_msp.c ****   }
 429:Core/Src/stm32f4xx_hal_msp.c ****   else if(huart->Instance==USART6)
 619              		.loc 1 429 8 is_stmt 1 view .LVU170
 620              		.loc 1 429 10 is_stmt 0 view .LVU171
 621 0020 934A     		ldr	r2, .L56+8
 622 0022 9342     		cmp	r3, r2
 623 0024 00F0C180 		beq	.L49
 624              	.LVL29:
 625              	.L36:
 430:Core/Src/stm32f4xx_hal_msp.c ****   {
 431:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART6_MspInit 0 */
 432:Core/Src/stm32f4xx_hal_msp.c **** 
 433:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART6_MspInit 0 */
 434:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 435:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART6_CLK_ENABLE();
 436:Core/Src/stm32f4xx_hal_msp.c **** 
 437:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 438:Core/Src/stm32f4xx_hal_msp.c ****     /**USART6 GPIO Configuration
 439:Core/Src/stm32f4xx_hal_msp.c ****     PC6     ------> USART6_TX
 440:Core/Src/stm32f4xx_hal_msp.c ****     PC7     ------> USART6_RX
 441:Core/Src/stm32f4xx_hal_msp.c ****     */
 442:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 443:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 444:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 445:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 446:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 447:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 448:Core/Src/stm32f4xx_hal_msp.c **** 
 449:Core/Src/stm32f4xx_hal_msp.c ****     /* USART6 DMA Init */
 450:Core/Src/stm32f4xx_hal_msp.c ****     /* USART6_RX Init */
 451:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Instance = DMA2_Stream1;
 452:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 453:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 454:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 455:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 456:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 457:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 458:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Init.Mode = DMA_NORMAL;
 459:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 460:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 461:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 462:Core/Src/stm32f4xx_hal_msp.c ****     {
 463:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 464:Core/Src/stm32f4xx_hal_msp.c ****     }
 465:Core/Src/stm32f4xx_hal_msp.c **** 
 466:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmarx,hdma_usart6_rx);
 467:Core/Src/stm32f4xx_hal_msp.c **** 
 468:Core/Src/stm32f4xx_hal_msp.c ****     /* USART6_TX Init */
 469:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Instance = DMA2_Stream6;
 470:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 471:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 472:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 473:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 474:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccKRTPLw.s 			page 22


 475:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 476:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 477:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Init.Priority = DMA_PRIORITY_LOW;
 478:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 479:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 480:Core/Src/stm32f4xx_hal_msp.c ****     {
 481:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 482:Core/Src/stm32f4xx_hal_msp.c ****     }
 483:Core/Src/stm32f4xx_hal_msp.c **** 
 484:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmatx,hdma_usart6_tx);
 485:Core/Src/stm32f4xx_hal_msp.c **** 
 486:Core/Src/stm32f4xx_hal_msp.c ****     /* USART6 interrupt Init */
 487:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 488:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART6_IRQn);
 489:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART6_MspInit 1 */
 490:Core/Src/stm32f4xx_hal_msp.c **** 
 491:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART6_MspInit 1 */
 492:Core/Src/stm32f4xx_hal_msp.c ****   }
 493:Core/Src/stm32f4xx_hal_msp.c **** 
 494:Core/Src/stm32f4xx_hal_msp.c **** }
 626              		.loc 1 494 1 view .LVU172
 627 0028 0DB0     		add	sp, sp, #52
 628              		.cfi_remember_state
 629              		.cfi_def_cfa_offset 12
 630              		@ sp needed
 631 002a 30BD     		pop	{r4, r5, pc}
 632              	.LVL30:
 633              	.L47:
 634              		.cfi_restore_state
 307:Core/Src/stm32f4xx_hal_msp.c **** 
 635              		.loc 1 307 5 is_stmt 1 view .LVU173
 636              	.LBB9:
 307:Core/Src/stm32f4xx_hal_msp.c **** 
 637              		.loc 1 307 5 view .LVU174
 638 002c 0025     		movs	r5, #0
 639 002e 0195     		str	r5, [sp, #4]
 307:Core/Src/stm32f4xx_hal_msp.c **** 
 640              		.loc 1 307 5 view .LVU175
 641 0030 904B     		ldr	r3, .L56+12
 642 0032 1A6C     		ldr	r2, [r3, #64]
 643 0034 42F48012 		orr	r2, r2, #1048576
 644 0038 1A64     		str	r2, [r3, #64]
 307:Core/Src/stm32f4xx_hal_msp.c **** 
 645              		.loc 1 307 5 view .LVU176
 646 003a 1A6C     		ldr	r2, [r3, #64]
 647 003c 02F48012 		and	r2, r2, #1048576
 648 0040 0192     		str	r2, [sp, #4]
 307:Core/Src/stm32f4xx_hal_msp.c **** 
 649              		.loc 1 307 5 view .LVU177
 650 0042 019A     		ldr	r2, [sp, #4]
 651              	.LBE9:
 307:Core/Src/stm32f4xx_hal_msp.c **** 
 652              		.loc 1 307 5 view .LVU178
 309:Core/Src/stm32f4xx_hal_msp.c ****     /**UART5 GPIO Configuration
 653              		.loc 1 309 5 view .LVU179
 654              	.LBB10:
 309:Core/Src/stm32f4xx_hal_msp.c ****     /**UART5 GPIO Configuration
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccKRTPLw.s 			page 23


 655              		.loc 1 309 5 view .LVU180
 656 0044 0295     		str	r5, [sp, #8]
 309:Core/Src/stm32f4xx_hal_msp.c ****     /**UART5 GPIO Configuration
 657              		.loc 1 309 5 view .LVU181
 658 0046 1A6B     		ldr	r2, [r3, #48]
 659 0048 42F00202 		orr	r2, r2, #2
 660 004c 1A63     		str	r2, [r3, #48]
 309:Core/Src/stm32f4xx_hal_msp.c ****     /**UART5 GPIO Configuration
 661              		.loc 1 309 5 view .LVU182
 662 004e 1B6B     		ldr	r3, [r3, #48]
 663 0050 03F00203 		and	r3, r3, #2
 664 0054 0293     		str	r3, [sp, #8]
 309:Core/Src/stm32f4xx_hal_msp.c ****     /**UART5 GPIO Configuration
 665              		.loc 1 309 5 view .LVU183
 666 0056 029B     		ldr	r3, [sp, #8]
 667              	.LBE10:
 309:Core/Src/stm32f4xx_hal_msp.c ****     /**UART5 GPIO Configuration
 668              		.loc 1 309 5 view .LVU184
 314:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 669              		.loc 1 314 5 view .LVU185
 314:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 670              		.loc 1 314 25 is_stmt 0 view .LVU186
 671 0058 4FF44053 		mov	r3, #12288
 672 005c 0793     		str	r3, [sp, #28]
 315:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 673              		.loc 1 315 5 is_stmt 1 view .LVU187
 315:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 674              		.loc 1 315 26 is_stmt 0 view .LVU188
 675 005e 0223     		movs	r3, #2
 676 0060 0893     		str	r3, [sp, #32]
 316:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 677              		.loc 1 316 5 is_stmt 1 view .LVU189
 317:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_UART5;
 678              		.loc 1 317 5 view .LVU190
 317:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_UART5;
 679              		.loc 1 317 27 is_stmt 0 view .LVU191
 680 0062 0323     		movs	r3, #3
 681 0064 0A93     		str	r3, [sp, #40]
 318:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 682              		.loc 1 318 5 is_stmt 1 view .LVU192
 318:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 683              		.loc 1 318 31 is_stmt 0 view .LVU193
 684 0066 0B23     		movs	r3, #11
 685 0068 0B93     		str	r3, [sp, #44]
 319:Core/Src/stm32f4xx_hal_msp.c **** 
 686              		.loc 1 319 5 is_stmt 1 view .LVU194
 687 006a 07A9     		add	r1, sp, #28
 688 006c 8248     		ldr	r0, .L56+16
 689              	.LVL31:
 319:Core/Src/stm32f4xx_hal_msp.c **** 
 690              		.loc 1 319 5 is_stmt 0 view .LVU195
 691 006e FFF7FEFF 		bl	HAL_GPIO_Init
 692              	.LVL32:
 323:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Init.Channel = DMA_CHANNEL_4;
 693              		.loc 1 323 5 is_stmt 1 view .LVU196
 323:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Init.Channel = DMA_CHANNEL_4;
 694              		.loc 1 323 28 is_stmt 0 view .LVU197
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccKRTPLw.s 			page 24


 695 0072 8248     		ldr	r0, .L56+20
 696 0074 824B     		ldr	r3, .L56+24
 697 0076 0360     		str	r3, [r0]
 324:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 698              		.loc 1 324 5 is_stmt 1 view .LVU198
 324:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 699              		.loc 1 324 32 is_stmt 0 view .LVU199
 700 0078 4FF00063 		mov	r3, #134217728
 701 007c 4360     		str	r3, [r0, #4]
 325:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 702              		.loc 1 325 5 is_stmt 1 view .LVU200
 325:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 703              		.loc 1 325 34 is_stmt 0 view .LVU201
 704 007e 8560     		str	r5, [r0, #8]
 326:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Init.MemInc = DMA_MINC_ENABLE;
 705              		.loc 1 326 5 is_stmt 1 view .LVU202
 326:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Init.MemInc = DMA_MINC_ENABLE;
 706              		.loc 1 326 34 is_stmt 0 view .LVU203
 707 0080 C560     		str	r5, [r0, #12]
 327:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 708              		.loc 1 327 5 is_stmt 1 view .LVU204
 327:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 709              		.loc 1 327 31 is_stmt 0 view .LVU205
 710 0082 4FF48063 		mov	r3, #1024
 711 0086 0361     		str	r3, [r0, #16]
 328:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 712              		.loc 1 328 5 is_stmt 1 view .LVU206
 328:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 713              		.loc 1 328 44 is_stmt 0 view .LVU207
 714 0088 4561     		str	r5, [r0, #20]
 329:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Init.Mode = DMA_NORMAL;
 715              		.loc 1 329 5 is_stmt 1 view .LVU208
 329:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Init.Mode = DMA_NORMAL;
 716              		.loc 1 329 41 is_stmt 0 view .LVU209
 717 008a 8561     		str	r5, [r0, #24]
 330:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Init.Priority = DMA_PRIORITY_LOW;
 718              		.loc 1 330 5 is_stmt 1 view .LVU210
 330:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Init.Priority = DMA_PRIORITY_LOW;
 719              		.loc 1 330 29 is_stmt 0 view .LVU211
 720 008c C561     		str	r5, [r0, #28]
 331:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 721              		.loc 1 331 5 is_stmt 1 view .LVU212
 331:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 722              		.loc 1 331 33 is_stmt 0 view .LVU213
 723 008e 0562     		str	r5, [r0, #32]
 332:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_uart5_rx) != HAL_OK)
 724              		.loc 1 332 5 is_stmt 1 view .LVU214
 332:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_uart5_rx) != HAL_OK)
 725              		.loc 1 332 33 is_stmt 0 view .LVU215
 726 0090 4562     		str	r5, [r0, #36]
 333:Core/Src/stm32f4xx_hal_msp.c ****     {
 727              		.loc 1 333 5 is_stmt 1 view .LVU216
 333:Core/Src/stm32f4xx_hal_msp.c ****     {
 728              		.loc 1 333 9 is_stmt 0 view .LVU217
 729 0092 FFF7FEFF 		bl	HAL_DMA_Init
 730              	.LVL33:
 333:Core/Src/stm32f4xx_hal_msp.c ****     {
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccKRTPLw.s 			page 25


 731              		.loc 1 333 8 discriminator 1 view .LVU218
 732 0096 18BB     		cbnz	r0, .L50
 733              	.L38:
 338:Core/Src/stm32f4xx_hal_msp.c **** 
 734              		.loc 1 338 5 is_stmt 1 view .LVU219
 338:Core/Src/stm32f4xx_hal_msp.c **** 
 735              		.loc 1 338 5 view .LVU220
 736 0098 784B     		ldr	r3, .L56+20
 737 009a E363     		str	r3, [r4, #60]
 338:Core/Src/stm32f4xx_hal_msp.c **** 
 738              		.loc 1 338 5 view .LVU221
 739 009c 9C63     		str	r4, [r3, #56]
 338:Core/Src/stm32f4xx_hal_msp.c **** 
 740              		.loc 1 338 5 view .LVU222
 341:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Init.Channel = DMA_CHANNEL_8;
 741              		.loc 1 341 5 view .LVU223
 341:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Init.Channel = DMA_CHANNEL_8;
 742              		.loc 1 341 28 is_stmt 0 view .LVU224
 743 009e 7948     		ldr	r0, .L56+28
 744 00a0 794B     		ldr	r3, .L56+32
 745 00a2 0360     		str	r3, [r0]
 342:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 746              		.loc 1 342 5 is_stmt 1 view .LVU225
 342:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 747              		.loc 1 342 32 is_stmt 0 view .LVU226
 748 00a4 4FF08053 		mov	r3, #268435456
 749 00a8 4360     		str	r3, [r0, #4]
 343:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 750              		.loc 1 343 5 is_stmt 1 view .LVU227
 343:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 751              		.loc 1 343 34 is_stmt 0 view .LVU228
 752 00aa 4023     		movs	r3, #64
 753 00ac 8360     		str	r3, [r0, #8]
 344:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Init.MemInc = DMA_MINC_ENABLE;
 754              		.loc 1 344 5 is_stmt 1 view .LVU229
 344:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Init.MemInc = DMA_MINC_ENABLE;
 755              		.loc 1 344 34 is_stmt 0 view .LVU230
 756 00ae 0023     		movs	r3, #0
 757 00b0 C360     		str	r3, [r0, #12]
 345:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 758              		.loc 1 345 5 is_stmt 1 view .LVU231
 345:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 759              		.loc 1 345 31 is_stmt 0 view .LVU232
 760 00b2 4FF48062 		mov	r2, #1024
 761 00b6 0261     		str	r2, [r0, #16]
 346:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 762              		.loc 1 346 5 is_stmt 1 view .LVU233
 346:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 763              		.loc 1 346 44 is_stmt 0 view .LVU234
 764 00b8 4361     		str	r3, [r0, #20]
 347:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Init.Mode = DMA_NORMAL;
 765              		.loc 1 347 5 is_stmt 1 view .LVU235
 347:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Init.Mode = DMA_NORMAL;
 766              		.loc 1 347 41 is_stmt 0 view .LVU236
 767 00ba 8361     		str	r3, [r0, #24]
 348:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Init.Priority = DMA_PRIORITY_LOW;
 768              		.loc 1 348 5 is_stmt 1 view .LVU237
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccKRTPLw.s 			page 26


 348:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Init.Priority = DMA_PRIORITY_LOW;
 769              		.loc 1 348 29 is_stmt 0 view .LVU238
 770 00bc C361     		str	r3, [r0, #28]
 349:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 771              		.loc 1 349 5 is_stmt 1 view .LVU239
 349:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 772              		.loc 1 349 33 is_stmt 0 view .LVU240
 773 00be 0362     		str	r3, [r0, #32]
 350:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_uart5_tx) != HAL_OK)
 774              		.loc 1 350 5 is_stmt 1 view .LVU241
 350:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_uart5_tx) != HAL_OK)
 775              		.loc 1 350 33 is_stmt 0 view .LVU242
 776 00c0 4362     		str	r3, [r0, #36]
 351:Core/Src/stm32f4xx_hal_msp.c ****     {
 777              		.loc 1 351 5 is_stmt 1 view .LVU243
 351:Core/Src/stm32f4xx_hal_msp.c ****     {
 778              		.loc 1 351 9 is_stmt 0 view .LVU244
 779 00c2 FFF7FEFF 		bl	HAL_DMA_Init
 780              	.LVL34:
 351:Core/Src/stm32f4xx_hal_msp.c ****     {
 781              		.loc 1 351 8 discriminator 1 view .LVU245
 782 00c6 70B9     		cbnz	r0, .L51
 783              	.L39:
 356:Core/Src/stm32f4xx_hal_msp.c **** 
 784              		.loc 1 356 5 is_stmt 1 view .LVU246
 356:Core/Src/stm32f4xx_hal_msp.c **** 
 785              		.loc 1 356 5 view .LVU247
 786 00c8 6E4B     		ldr	r3, .L56+28
 787 00ca A363     		str	r3, [r4, #56]
 356:Core/Src/stm32f4xx_hal_msp.c **** 
 788              		.loc 1 356 5 view .LVU248
 789 00cc 9C63     		str	r4, [r3, #56]
 356:Core/Src/stm32f4xx_hal_msp.c **** 
 790              		.loc 1 356 5 view .LVU249
 359:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(UART5_IRQn);
 791              		.loc 1 359 5 view .LVU250
 792 00ce 0022     		movs	r2, #0
 793 00d0 1146     		mov	r1, r2
 794 00d2 3520     		movs	r0, #53
 795 00d4 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 796              	.LVL35:
 360:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN UART5_MspInit 1 */
 797              		.loc 1 360 5 view .LVU251
 798 00d8 3520     		movs	r0, #53
 799 00da FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 800              	.LVL36:
 801 00de A3E7     		b	.L36
 802              	.L50:
 335:Core/Src/stm32f4xx_hal_msp.c ****     }
 803              		.loc 1 335 7 view .LVU252
 804 00e0 FFF7FEFF 		bl	Error_Handler
 805              	.LVL37:
 806 00e4 D8E7     		b	.L38
 807              	.L51:
 353:Core/Src/stm32f4xx_hal_msp.c ****     }
 808              		.loc 1 353 7 view .LVU253
 809 00e6 FFF7FEFF 		bl	Error_Handler
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccKRTPLw.s 			page 27


 810              	.LVL38:
 811 00ea EDE7     		b	.L39
 812              	.LVL39:
 813              	.L48:
 371:Core/Src/stm32f4xx_hal_msp.c **** 
 814              		.loc 1 371 5 view .LVU254
 815              	.LBB11:
 371:Core/Src/stm32f4xx_hal_msp.c **** 
 816              		.loc 1 371 5 view .LVU255
 817 00ec 0025     		movs	r5, #0
 818 00ee 0395     		str	r5, [sp, #12]
 371:Core/Src/stm32f4xx_hal_msp.c **** 
 819              		.loc 1 371 5 view .LVU256
 820 00f0 604B     		ldr	r3, .L56+12
 821 00f2 1A6C     		ldr	r2, [r3, #64]
 822 00f4 42F40032 		orr	r2, r2, #131072
 823 00f8 1A64     		str	r2, [r3, #64]
 371:Core/Src/stm32f4xx_hal_msp.c **** 
 824              		.loc 1 371 5 view .LVU257
 825 00fa 1A6C     		ldr	r2, [r3, #64]
 826 00fc 02F40032 		and	r2, r2, #131072
 827 0100 0392     		str	r2, [sp, #12]
 371:Core/Src/stm32f4xx_hal_msp.c **** 
 828              		.loc 1 371 5 view .LVU258
 829 0102 039A     		ldr	r2, [sp, #12]
 830              	.LBE11:
 371:Core/Src/stm32f4xx_hal_msp.c **** 
 831              		.loc 1 371 5 view .LVU259
 373:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 832              		.loc 1 373 5 view .LVU260
 833              	.LBB12:
 373:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 834              		.loc 1 373 5 view .LVU261
 835 0104 0495     		str	r5, [sp, #16]
 373:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 836              		.loc 1 373 5 view .LVU262
 837 0106 1A6B     		ldr	r2, [r3, #48]
 838 0108 42F00102 		orr	r2, r2, #1
 839 010c 1A63     		str	r2, [r3, #48]
 373:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 840              		.loc 1 373 5 view .LVU263
 841 010e 1B6B     		ldr	r3, [r3, #48]
 842 0110 03F00103 		and	r3, r3, #1
 843 0114 0493     		str	r3, [sp, #16]
 373:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 844              		.loc 1 373 5 view .LVU264
 845 0116 049B     		ldr	r3, [sp, #16]
 846              	.LBE12:
 373:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 847              		.loc 1 373 5 view .LVU265
 378:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 848              		.loc 1 378 5 view .LVU266
 378:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 849              		.loc 1 378 25 is_stmt 0 view .LVU267
 850 0118 0C23     		movs	r3, #12
 851 011a 0793     		str	r3, [sp, #28]
 379:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccKRTPLw.s 			page 28


 852              		.loc 1 379 5 is_stmt 1 view .LVU268
 379:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 853              		.loc 1 379 26 is_stmt 0 view .LVU269
 854 011c 0223     		movs	r3, #2
 855 011e 0893     		str	r3, [sp, #32]
 380:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 856              		.loc 1 380 5 is_stmt 1 view .LVU270
 381:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 857              		.loc 1 381 5 view .LVU271
 381:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 858              		.loc 1 381 27 is_stmt 0 view .LVU272
 859 0120 0323     		movs	r3, #3
 860 0122 0A93     		str	r3, [sp, #40]
 382:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 861              		.loc 1 382 5 is_stmt 1 view .LVU273
 382:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 862              		.loc 1 382 31 is_stmt 0 view .LVU274
 863 0124 0723     		movs	r3, #7
 864 0126 0B93     		str	r3, [sp, #44]
 383:Core/Src/stm32f4xx_hal_msp.c **** 
 865              		.loc 1 383 5 is_stmt 1 view .LVU275
 866 0128 07A9     		add	r1, sp, #28
 867 012a 5848     		ldr	r0, .L56+36
 868              	.LVL40:
 383:Core/Src/stm32f4xx_hal_msp.c **** 
 869              		.loc 1 383 5 is_stmt 0 view .LVU276
 870 012c FFF7FEFF 		bl	HAL_GPIO_Init
 871              	.LVL41:
 387:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 872              		.loc 1 387 5 is_stmt 1 view .LVU277
 387:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 873              		.loc 1 387 29 is_stmt 0 view .LVU278
 874 0130 5748     		ldr	r0, .L56+40
 875 0132 584B     		ldr	r3, .L56+44
 876 0134 0360     		str	r3, [r0]
 388:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 877              		.loc 1 388 5 is_stmt 1 view .LVU279
 388:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 878              		.loc 1 388 33 is_stmt 0 view .LVU280
 879 0136 4FF00063 		mov	r3, #134217728
 880 013a 4360     		str	r3, [r0, #4]
 389:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 881              		.loc 1 389 5 is_stmt 1 view .LVU281
 389:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 882              		.loc 1 389 35 is_stmt 0 view .LVU282
 883 013c 8560     		str	r5, [r0, #8]
 390:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 884              		.loc 1 390 5 is_stmt 1 view .LVU283
 390:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 885              		.loc 1 390 35 is_stmt 0 view .LVU284
 886 013e C560     		str	r5, [r0, #12]
 391:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 887              		.loc 1 391 5 is_stmt 1 view .LVU285
 391:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 888              		.loc 1 391 32 is_stmt 0 view .LVU286
 889 0140 4FF48063 		mov	r3, #1024
 890 0144 0361     		str	r3, [r0, #16]
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccKRTPLw.s 			page 29


 392:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 891              		.loc 1 392 5 is_stmt 1 view .LVU287
 392:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 892              		.loc 1 392 45 is_stmt 0 view .LVU288
 893 0146 4561     		str	r5, [r0, #20]
 393:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 894              		.loc 1 393 5 is_stmt 1 view .LVU289
 393:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 895              		.loc 1 393 42 is_stmt 0 view .LVU290
 896 0148 8561     		str	r5, [r0, #24]
 394:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 897              		.loc 1 394 5 is_stmt 1 view .LVU291
 394:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 898              		.loc 1 394 30 is_stmt 0 view .LVU292
 899 014a C561     		str	r5, [r0, #28]
 395:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 900              		.loc 1 395 5 is_stmt 1 view .LVU293
 395:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 901              		.loc 1 395 34 is_stmt 0 view .LVU294
 902 014c 0562     		str	r5, [r0, #32]
 396:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 903              		.loc 1 396 5 is_stmt 1 view .LVU295
 396:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 904              		.loc 1 396 34 is_stmt 0 view .LVU296
 905 014e 4562     		str	r5, [r0, #36]
 397:Core/Src/stm32f4xx_hal_msp.c ****     {
 906              		.loc 1 397 5 is_stmt 1 view .LVU297
 397:Core/Src/stm32f4xx_hal_msp.c ****     {
 907              		.loc 1 397 9 is_stmt 0 view .LVU298
 908 0150 FFF7FEFF 		bl	HAL_DMA_Init
 909              	.LVL42:
 397:Core/Src/stm32f4xx_hal_msp.c ****     {
 910              		.loc 1 397 8 discriminator 1 view .LVU299
 911 0154 18BB     		cbnz	r0, .L52
 912              	.L42:
 402:Core/Src/stm32f4xx_hal_msp.c **** 
 913              		.loc 1 402 5 is_stmt 1 view .LVU300
 402:Core/Src/stm32f4xx_hal_msp.c **** 
 914              		.loc 1 402 5 view .LVU301
 915 0156 4E4B     		ldr	r3, .L56+40
 916 0158 E363     		str	r3, [r4, #60]
 402:Core/Src/stm32f4xx_hal_msp.c **** 
 917              		.loc 1 402 5 view .LVU302
 918 015a 9C63     		str	r4, [r3, #56]
 402:Core/Src/stm32f4xx_hal_msp.c **** 
 919              		.loc 1 402 5 view .LVU303
 405:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 920              		.loc 1 405 5 view .LVU304
 405:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 921              		.loc 1 405 29 is_stmt 0 view .LVU305
 922 015c 4E48     		ldr	r0, .L56+48
 923 015e 4F4B     		ldr	r3, .L56+52
 924 0160 0360     		str	r3, [r0]
 406:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 925              		.loc 1 406 5 is_stmt 1 view .LVU306
 406:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 926              		.loc 1 406 33 is_stmt 0 view .LVU307
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccKRTPLw.s 			page 30


 927 0162 4FF00063 		mov	r3, #134217728
 928 0166 4360     		str	r3, [r0, #4]
 407:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 929              		.loc 1 407 5 is_stmt 1 view .LVU308
 407:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 930              		.loc 1 407 35 is_stmt 0 view .LVU309
 931 0168 4023     		movs	r3, #64
 932 016a 8360     		str	r3, [r0, #8]
 408:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 933              		.loc 1 408 5 is_stmt 1 view .LVU310
 408:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 934              		.loc 1 408 35 is_stmt 0 view .LVU311
 935 016c 0023     		movs	r3, #0
 936 016e C360     		str	r3, [r0, #12]
 409:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 937              		.loc 1 409 5 is_stmt 1 view .LVU312
 409:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 938              		.loc 1 409 32 is_stmt 0 view .LVU313
 939 0170 4FF48062 		mov	r2, #1024
 940 0174 0261     		str	r2, [r0, #16]
 410:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 941              		.loc 1 410 5 is_stmt 1 view .LVU314
 410:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 942              		.loc 1 410 45 is_stmt 0 view .LVU315
 943 0176 4361     		str	r3, [r0, #20]
 411:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 944              		.loc 1 411 5 is_stmt 1 view .LVU316
 411:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 945              		.loc 1 411 42 is_stmt 0 view .LVU317
 946 0178 8361     		str	r3, [r0, #24]
 412:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 947              		.loc 1 412 5 is_stmt 1 view .LVU318
 412:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 948              		.loc 1 412 30 is_stmt 0 view .LVU319
 949 017a C361     		str	r3, [r0, #28]
 413:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 950              		.loc 1 413 5 is_stmt 1 view .LVU320
 413:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 951              		.loc 1 413 34 is_stmt 0 view .LVU321
 952 017c 0362     		str	r3, [r0, #32]
 414:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 953              		.loc 1 414 5 is_stmt 1 view .LVU322
 414:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 954              		.loc 1 414 34 is_stmt 0 view .LVU323
 955 017e 4362     		str	r3, [r0, #36]
 415:Core/Src/stm32f4xx_hal_msp.c ****     {
 956              		.loc 1 415 5 is_stmt 1 view .LVU324
 415:Core/Src/stm32f4xx_hal_msp.c ****     {
 957              		.loc 1 415 9 is_stmt 0 view .LVU325
 958 0180 FFF7FEFF 		bl	HAL_DMA_Init
 959              	.LVL43:
 415:Core/Src/stm32f4xx_hal_msp.c ****     {
 960              		.loc 1 415 8 discriminator 1 view .LVU326
 961 0184 70B9     		cbnz	r0, .L53
 962              	.L43:
 420:Core/Src/stm32f4xx_hal_msp.c **** 
 963              		.loc 1 420 5 is_stmt 1 view .LVU327
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccKRTPLw.s 			page 31


 420:Core/Src/stm32f4xx_hal_msp.c **** 
 964              		.loc 1 420 5 view .LVU328
 965 0186 444B     		ldr	r3, .L56+48
 966 0188 A363     		str	r3, [r4, #56]
 420:Core/Src/stm32f4xx_hal_msp.c **** 
 967              		.loc 1 420 5 view .LVU329
 968 018a 9C63     		str	r4, [r3, #56]
 420:Core/Src/stm32f4xx_hal_msp.c **** 
 969              		.loc 1 420 5 view .LVU330
 423:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART2_IRQn);
 970              		.loc 1 423 5 view .LVU331
 971 018c 0022     		movs	r2, #0
 972 018e 1146     		mov	r1, r2
 973 0190 2620     		movs	r0, #38
 974 0192 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 975              	.LVL44:
 424:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 976              		.loc 1 424 5 view .LVU332
 977 0196 2620     		movs	r0, #38
 978 0198 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 979              	.LVL45:
 980 019c 44E7     		b	.L36
 981              	.L52:
 399:Core/Src/stm32f4xx_hal_msp.c ****     }
 982              		.loc 1 399 7 view .LVU333
 983 019e FFF7FEFF 		bl	Error_Handler
 984              	.LVL46:
 985 01a2 D8E7     		b	.L42
 986              	.L53:
 417:Core/Src/stm32f4xx_hal_msp.c ****     }
 987              		.loc 1 417 7 view .LVU334
 988 01a4 FFF7FEFF 		bl	Error_Handler
 989              	.LVL47:
 990 01a8 EDE7     		b	.L43
 991              	.LVL48:
 992              	.L49:
 435:Core/Src/stm32f4xx_hal_msp.c **** 
 993              		.loc 1 435 5 view .LVU335
 994              	.LBB13:
 435:Core/Src/stm32f4xx_hal_msp.c **** 
 995              		.loc 1 435 5 view .LVU336
 996 01aa 0025     		movs	r5, #0
 997 01ac 0595     		str	r5, [sp, #20]
 435:Core/Src/stm32f4xx_hal_msp.c **** 
 998              		.loc 1 435 5 view .LVU337
 999 01ae 314B     		ldr	r3, .L56+12
 1000 01b0 5A6C     		ldr	r2, [r3, #68]
 1001 01b2 42F02002 		orr	r2, r2, #32
 1002 01b6 5A64     		str	r2, [r3, #68]
 435:Core/Src/stm32f4xx_hal_msp.c **** 
 1003              		.loc 1 435 5 view .LVU338
 1004 01b8 5A6C     		ldr	r2, [r3, #68]
 1005 01ba 02F02002 		and	r2, r2, #32
 1006 01be 0592     		str	r2, [sp, #20]
 435:Core/Src/stm32f4xx_hal_msp.c **** 
 1007              		.loc 1 435 5 view .LVU339
 1008 01c0 059A     		ldr	r2, [sp, #20]
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccKRTPLw.s 			page 32


 1009              	.LBE13:
 435:Core/Src/stm32f4xx_hal_msp.c **** 
 1010              		.loc 1 435 5 view .LVU340
 437:Core/Src/stm32f4xx_hal_msp.c ****     /**USART6 GPIO Configuration
 1011              		.loc 1 437 5 view .LVU341
 1012              	.LBB14:
 437:Core/Src/stm32f4xx_hal_msp.c ****     /**USART6 GPIO Configuration
 1013              		.loc 1 437 5 view .LVU342
 1014 01c2 0695     		str	r5, [sp, #24]
 437:Core/Src/stm32f4xx_hal_msp.c ****     /**USART6 GPIO Configuration
 1015              		.loc 1 437 5 view .LVU343
 1016 01c4 1A6B     		ldr	r2, [r3, #48]
 1017 01c6 42F00402 		orr	r2, r2, #4
 1018 01ca 1A63     		str	r2, [r3, #48]
 437:Core/Src/stm32f4xx_hal_msp.c ****     /**USART6 GPIO Configuration
 1019              		.loc 1 437 5 view .LVU344
 1020 01cc 1B6B     		ldr	r3, [r3, #48]
 1021 01ce 03F00403 		and	r3, r3, #4
 1022 01d2 0693     		str	r3, [sp, #24]
 437:Core/Src/stm32f4xx_hal_msp.c ****     /**USART6 GPIO Configuration
 1023              		.loc 1 437 5 view .LVU345
 1024 01d4 069B     		ldr	r3, [sp, #24]
 1025              	.LBE14:
 437:Core/Src/stm32f4xx_hal_msp.c ****     /**USART6 GPIO Configuration
 1026              		.loc 1 437 5 view .LVU346
 442:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1027              		.loc 1 442 5 view .LVU347
 442:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1028              		.loc 1 442 25 is_stmt 0 view .LVU348
 1029 01d6 C023     		movs	r3, #192
 1030 01d8 0793     		str	r3, [sp, #28]
 443:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1031              		.loc 1 443 5 is_stmt 1 view .LVU349
 443:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1032              		.loc 1 443 26 is_stmt 0 view .LVU350
 1033 01da 0223     		movs	r3, #2
 1034 01dc 0893     		str	r3, [sp, #32]
 444:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1035              		.loc 1 444 5 is_stmt 1 view .LVU351
 445:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 1036              		.loc 1 445 5 view .LVU352
 445:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 1037              		.loc 1 445 27 is_stmt 0 view .LVU353
 1038 01de 0323     		movs	r3, #3
 1039 01e0 0A93     		str	r3, [sp, #40]
 446:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1040              		.loc 1 446 5 is_stmt 1 view .LVU354
 446:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1041              		.loc 1 446 31 is_stmt 0 view .LVU355
 1042 01e2 0823     		movs	r3, #8
 1043 01e4 0B93     		str	r3, [sp, #44]
 447:Core/Src/stm32f4xx_hal_msp.c **** 
 1044              		.loc 1 447 5 is_stmt 1 view .LVU356
 1045 01e6 07A9     		add	r1, sp, #28
 1046 01e8 2D48     		ldr	r0, .L56+56
 1047              	.LVL49:
 447:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccKRTPLw.s 			page 33


 1048              		.loc 1 447 5 is_stmt 0 view .LVU357
 1049 01ea FFF7FEFF 		bl	HAL_GPIO_Init
 1050              	.LVL50:
 451:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 1051              		.loc 1 451 5 is_stmt 1 view .LVU358
 451:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 1052              		.loc 1 451 29 is_stmt 0 view .LVU359
 1053 01ee 2D48     		ldr	r0, .L56+60
 1054 01f0 2D4B     		ldr	r3, .L56+64
 1055 01f2 0360     		str	r3, [r0]
 452:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 1056              		.loc 1 452 5 is_stmt 1 view .LVU360
 452:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 1057              		.loc 1 452 33 is_stmt 0 view .LVU361
 1058 01f4 4FF02063 		mov	r3, #167772160
 1059 01f8 4360     		str	r3, [r0, #4]
 453:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 1060              		.loc 1 453 5 is_stmt 1 view .LVU362
 453:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 1061              		.loc 1 453 35 is_stmt 0 view .LVU363
 1062 01fa 8560     		str	r5, [r0, #8]
 454:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 1063              		.loc 1 454 5 is_stmt 1 view .LVU364
 454:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 1064              		.loc 1 454 35 is_stmt 0 view .LVU365
 1065 01fc C560     		str	r5, [r0, #12]
 455:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 1066              		.loc 1 455 5 is_stmt 1 view .LVU366
 455:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 1067              		.loc 1 455 32 is_stmt 0 view .LVU367
 1068 01fe 4FF48063 		mov	r3, #1024
 1069 0202 0361     		str	r3, [r0, #16]
 456:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 1070              		.loc 1 456 5 is_stmt 1 view .LVU368
 456:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 1071              		.loc 1 456 45 is_stmt 0 view .LVU369
 1072 0204 4561     		str	r5, [r0, #20]
 457:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Init.Mode = DMA_NORMAL;
 1073              		.loc 1 457 5 is_stmt 1 view .LVU370
 457:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Init.Mode = DMA_NORMAL;
 1074              		.loc 1 457 42 is_stmt 0 view .LVU371
 1075 0206 8561     		str	r5, [r0, #24]
 458:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 1076              		.loc 1 458 5 is_stmt 1 view .LVU372
 458:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 1077              		.loc 1 458 30 is_stmt 0 view .LVU373
 1078 0208 C561     		str	r5, [r0, #28]
 459:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 1079              		.loc 1 459 5 is_stmt 1 view .LVU374
 459:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 1080              		.loc 1 459 34 is_stmt 0 view .LVU375
 1081 020a 0562     		str	r5, [r0, #32]
 460:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 1082              		.loc 1 460 5 is_stmt 1 view .LVU376
 460:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 1083              		.loc 1 460 34 is_stmt 0 view .LVU377
 1084 020c 4562     		str	r5, [r0, #36]
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccKRTPLw.s 			page 34


 461:Core/Src/stm32f4xx_hal_msp.c ****     {
 1085              		.loc 1 461 5 is_stmt 1 view .LVU378
 461:Core/Src/stm32f4xx_hal_msp.c ****     {
 1086              		.loc 1 461 9 is_stmt 0 view .LVU379
 1087 020e FFF7FEFF 		bl	HAL_DMA_Init
 1088              	.LVL51:
 461:Core/Src/stm32f4xx_hal_msp.c ****     {
 1089              		.loc 1 461 8 discriminator 1 view .LVU380
 1090 0212 18BB     		cbnz	r0, .L54
 1091              	.L44:
 466:Core/Src/stm32f4xx_hal_msp.c **** 
 1092              		.loc 1 466 5 is_stmt 1 view .LVU381
 466:Core/Src/stm32f4xx_hal_msp.c **** 
 1093              		.loc 1 466 5 view .LVU382
 1094 0214 234B     		ldr	r3, .L56+60
 1095 0216 E363     		str	r3, [r4, #60]
 466:Core/Src/stm32f4xx_hal_msp.c **** 
 1096              		.loc 1 466 5 view .LVU383
 1097 0218 9C63     		str	r4, [r3, #56]
 466:Core/Src/stm32f4xx_hal_msp.c **** 
 1098              		.loc 1 466 5 view .LVU384
 469:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 1099              		.loc 1 469 5 view .LVU385
 469:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 1100              		.loc 1 469 29 is_stmt 0 view .LVU386
 1101 021a 2448     		ldr	r0, .L56+68
 1102 021c 244B     		ldr	r3, .L56+72
 1103 021e 0360     		str	r3, [r0]
 470:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 1104              		.loc 1 470 5 is_stmt 1 view .LVU387
 470:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 1105              		.loc 1 470 33 is_stmt 0 view .LVU388
 1106 0220 4FF02063 		mov	r3, #167772160
 1107 0224 4360     		str	r3, [r0, #4]
 471:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 1108              		.loc 1 471 5 is_stmt 1 view .LVU389
 471:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 1109              		.loc 1 471 35 is_stmt 0 view .LVU390
 1110 0226 4023     		movs	r3, #64
 1111 0228 8360     		str	r3, [r0, #8]
 472:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 1112              		.loc 1 472 5 is_stmt 1 view .LVU391
 472:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 1113              		.loc 1 472 35 is_stmt 0 view .LVU392
 1114 022a 0023     		movs	r3, #0
 1115 022c C360     		str	r3, [r0, #12]
 473:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 1116              		.loc 1 473 5 is_stmt 1 view .LVU393
 473:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 1117              		.loc 1 473 32 is_stmt 0 view .LVU394
 1118 022e 4FF48062 		mov	r2, #1024
 1119 0232 0261     		str	r2, [r0, #16]
 474:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 1120              		.loc 1 474 5 is_stmt 1 view .LVU395
 474:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 1121              		.loc 1 474 45 is_stmt 0 view .LVU396
 1122 0234 4361     		str	r3, [r0, #20]
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccKRTPLw.s 			page 35


 475:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 1123              		.loc 1 475 5 is_stmt 1 view .LVU397
 475:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 1124              		.loc 1 475 42 is_stmt 0 view .LVU398
 1125 0236 8361     		str	r3, [r0, #24]
 476:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Init.Priority = DMA_PRIORITY_LOW;
 1126              		.loc 1 476 5 is_stmt 1 view .LVU399
 476:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Init.Priority = DMA_PRIORITY_LOW;
 1127              		.loc 1 476 30 is_stmt 0 view .LVU400
 1128 0238 C361     		str	r3, [r0, #28]
 477:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 1129              		.loc 1 477 5 is_stmt 1 view .LVU401
 477:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 1130              		.loc 1 477 34 is_stmt 0 view .LVU402
 1131 023a 0362     		str	r3, [r0, #32]
 478:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 1132              		.loc 1 478 5 is_stmt 1 view .LVU403
 478:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 1133              		.loc 1 478 34 is_stmt 0 view .LVU404
 1134 023c 4362     		str	r3, [r0, #36]
 479:Core/Src/stm32f4xx_hal_msp.c ****     {
 1135              		.loc 1 479 5 is_stmt 1 view .LVU405
 479:Core/Src/stm32f4xx_hal_msp.c ****     {
 1136              		.loc 1 479 9 is_stmt 0 view .LVU406
 1137 023e FFF7FEFF 		bl	HAL_DMA_Init
 1138              	.LVL52:
 479:Core/Src/stm32f4xx_hal_msp.c ****     {
 1139              		.loc 1 479 8 discriminator 1 view .LVU407
 1140 0242 70B9     		cbnz	r0, .L55
 1141              	.L45:
 484:Core/Src/stm32f4xx_hal_msp.c **** 
 1142              		.loc 1 484 5 is_stmt 1 view .LVU408
 484:Core/Src/stm32f4xx_hal_msp.c **** 
 1143              		.loc 1 484 5 view .LVU409
 1144 0244 194B     		ldr	r3, .L56+68
 1145 0246 A363     		str	r3, [r4, #56]
 484:Core/Src/stm32f4xx_hal_msp.c **** 
 1146              		.loc 1 484 5 view .LVU410
 1147 0248 9C63     		str	r4, [r3, #56]
 484:Core/Src/stm32f4xx_hal_msp.c **** 
 1148              		.loc 1 484 5 view .LVU411
 487:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART6_IRQn);
 1149              		.loc 1 487 5 view .LVU412
 1150 024a 0022     		movs	r2, #0
 1151 024c 1146     		mov	r1, r2
 1152 024e 4720     		movs	r0, #71
 1153 0250 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 1154              	.LVL53:
 488:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART6_MspInit 1 */
 1155              		.loc 1 488 5 view .LVU413
 1156 0254 4720     		movs	r0, #71
 1157 0256 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1158              	.LVL54:
 1159              		.loc 1 494 1 is_stmt 0 view .LVU414
 1160 025a E5E6     		b	.L36
 1161              	.L54:
 463:Core/Src/stm32f4xx_hal_msp.c ****     }
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccKRTPLw.s 			page 36


 1162              		.loc 1 463 7 is_stmt 1 view .LVU415
 1163 025c FFF7FEFF 		bl	Error_Handler
 1164              	.LVL55:
 1165 0260 D8E7     		b	.L44
 1166              	.L55:
 481:Core/Src/stm32f4xx_hal_msp.c ****     }
 1167              		.loc 1 481 7 view .LVU416
 1168 0262 FFF7FEFF 		bl	Error_Handler
 1169              	.LVL56:
 1170 0266 EDE7     		b	.L45
 1171              	.L57:
 1172              		.align	2
 1173              	.L56:
 1174 0268 00500040 		.word	1073762304
 1175 026c 00440040 		.word	1073759232
 1176 0270 00140140 		.word	1073812480
 1177 0274 00380240 		.word	1073887232
 1178 0278 00040240 		.word	1073873920
 1179 027c 00000000 		.word	hdma_uart5_rx
 1180 0280 10600240 		.word	1073897488
 1181 0284 00000000 		.word	hdma_uart5_tx
 1182 0288 B8600240 		.word	1073897656
 1183 028c 00000240 		.word	1073872896
 1184 0290 00000000 		.word	hdma_usart2_rx
 1185 0294 88600240 		.word	1073897608
 1186 0298 00000000 		.word	hdma_usart2_tx
 1187 029c A0600240 		.word	1073897632
 1188 02a0 00080240 		.word	1073874944
 1189 02a4 00000000 		.word	hdma_usart6_rx
 1190 02a8 28640240 		.word	1073898536
 1191 02ac 00000000 		.word	hdma_usart6_tx
 1192 02b0 A0640240 		.word	1073898656
 1193              		.cfi_endproc
 1194              	.LFE139:
 1196              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 1197              		.align	1
 1198              		.global	HAL_UART_MspDeInit
 1199              		.syntax unified
 1200              		.thumb
 1201              		.thumb_func
 1203              	HAL_UART_MspDeInit:
 1204              	.LVL57:
 1205              	.LFB140:
 495:Core/Src/stm32f4xx_hal_msp.c **** 
 496:Core/Src/stm32f4xx_hal_msp.c **** /**
 497:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 498:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 499:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 500:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 501:Core/Src/stm32f4xx_hal_msp.c **** */
 502:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 503:Core/Src/stm32f4xx_hal_msp.c **** {
 1206              		.loc 1 503 1 view -0
 1207              		.cfi_startproc
 1208              		@ args = 0, pretend = 0, frame = 0
 1209              		@ frame_needed = 0, uses_anonymous_args = 0
 1210              		.loc 1 503 1 is_stmt 0 view .LVU418
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccKRTPLw.s 			page 37


 1211 0000 10B5     		push	{r4, lr}
 1212              		.cfi_def_cfa_offset 8
 1213              		.cfi_offset 4, -8
 1214              		.cfi_offset 14, -4
 1215 0002 0446     		mov	r4, r0
 504:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==UART5)
 1216              		.loc 1 504 3 is_stmt 1 view .LVU419
 1217              		.loc 1 504 11 is_stmt 0 view .LVU420
 1218 0004 0368     		ldr	r3, [r0]
 1219              		.loc 1 504 5 view .LVU421
 1220 0006 234A     		ldr	r2, .L66
 1221 0008 9342     		cmp	r3, r2
 1222 000a 06D0     		beq	.L63
 505:Core/Src/stm32f4xx_hal_msp.c ****   {
 506:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN UART5_MspDeInit 0 */
 507:Core/Src/stm32f4xx_hal_msp.c **** 
 508:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END UART5_MspDeInit 0 */
 509:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 510:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_UART5_CLK_DISABLE();
 511:Core/Src/stm32f4xx_hal_msp.c **** 
 512:Core/Src/stm32f4xx_hal_msp.c ****     /**UART5 GPIO Configuration
 513:Core/Src/stm32f4xx_hal_msp.c ****     PB12     ------> UART5_RX
 514:Core/Src/stm32f4xx_hal_msp.c ****     PB13     ------> UART5_TX
 515:Core/Src/stm32f4xx_hal_msp.c ****     */
 516:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_12|GPIO_PIN_13);
 517:Core/Src/stm32f4xx_hal_msp.c **** 
 518:Core/Src/stm32f4xx_hal_msp.c ****     /* UART5 DMA DeInit */
 519:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmarx);
 520:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmatx);
 521:Core/Src/stm32f4xx_hal_msp.c **** 
 522:Core/Src/stm32f4xx_hal_msp.c ****     /* UART5 interrupt DeInit */
 523:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(UART5_IRQn);
 524:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN UART5_MspDeInit 1 */
 525:Core/Src/stm32f4xx_hal_msp.c **** 
 526:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END UART5_MspDeInit 1 */
 527:Core/Src/stm32f4xx_hal_msp.c ****   }
 528:Core/Src/stm32f4xx_hal_msp.c ****   else if(huart->Instance==USART2)
 1223              		.loc 1 528 8 is_stmt 1 view .LVU422
 1224              		.loc 1 528 10 is_stmt 0 view .LVU423
 1225 000c 224A     		ldr	r2, .L66+4
 1226 000e 9342     		cmp	r3, r2
 1227 0010 18D0     		beq	.L64
 529:Core/Src/stm32f4xx_hal_msp.c ****   {
 530:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 531:Core/Src/stm32f4xx_hal_msp.c **** 
 532:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 533:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 534:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 535:Core/Src/stm32f4xx_hal_msp.c **** 
 536:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 537:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 538:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 539:Core/Src/stm32f4xx_hal_msp.c ****     */
 540:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 541:Core/Src/stm32f4xx_hal_msp.c **** 
 542:Core/Src/stm32f4xx_hal_msp.c ****     /* USART2 DMA DeInit */
 543:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmarx);
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccKRTPLw.s 			page 38


 544:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmatx);
 545:Core/Src/stm32f4xx_hal_msp.c **** 
 546:Core/Src/stm32f4xx_hal_msp.c ****     /* USART2 interrupt DeInit */
 547:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART2_IRQn);
 548:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 549:Core/Src/stm32f4xx_hal_msp.c **** 
 550:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 551:Core/Src/stm32f4xx_hal_msp.c ****   }
 552:Core/Src/stm32f4xx_hal_msp.c ****   else if(huart->Instance==USART6)
 1228              		.loc 1 552 8 is_stmt 1 view .LVU424
 1229              		.loc 1 552 10 is_stmt 0 view .LVU425
 1230 0012 224A     		ldr	r2, .L66+8
 1231 0014 9342     		cmp	r3, r2
 1232 0016 29D0     		beq	.L65
 1233              	.LVL58:
 1234              	.L58:
 553:Core/Src/stm32f4xx_hal_msp.c ****   {
 554:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART6_MspDeInit 0 */
 555:Core/Src/stm32f4xx_hal_msp.c **** 
 556:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART6_MspDeInit 0 */
 557:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 558:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART6_CLK_DISABLE();
 559:Core/Src/stm32f4xx_hal_msp.c **** 
 560:Core/Src/stm32f4xx_hal_msp.c ****     /**USART6 GPIO Configuration
 561:Core/Src/stm32f4xx_hal_msp.c ****     PC6     ------> USART6_TX
 562:Core/Src/stm32f4xx_hal_msp.c ****     PC7     ------> USART6_RX
 563:Core/Src/stm32f4xx_hal_msp.c ****     */
 564:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_6|GPIO_PIN_7);
 565:Core/Src/stm32f4xx_hal_msp.c **** 
 566:Core/Src/stm32f4xx_hal_msp.c ****     /* USART6 DMA DeInit */
 567:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmarx);
 568:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmatx);
 569:Core/Src/stm32f4xx_hal_msp.c **** 
 570:Core/Src/stm32f4xx_hal_msp.c ****     /* USART6 interrupt DeInit */
 571:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART6_IRQn);
 572:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART6_MspDeInit 1 */
 573:Core/Src/stm32f4xx_hal_msp.c **** 
 574:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART6_MspDeInit 1 */
 575:Core/Src/stm32f4xx_hal_msp.c ****   }
 576:Core/Src/stm32f4xx_hal_msp.c **** 
 577:Core/Src/stm32f4xx_hal_msp.c **** }
 1235              		.loc 1 577 1 view .LVU426
 1236 0018 10BD     		pop	{r4, pc}
 1237              	.LVL59:
 1238              	.L63:
 510:Core/Src/stm32f4xx_hal_msp.c **** 
 1239              		.loc 1 510 5 is_stmt 1 view .LVU427
 1240 001a 02F5F432 		add	r2, r2, #124928
 1241 001e 136C     		ldr	r3, [r2, #64]
 1242 0020 23F48013 		bic	r3, r3, #1048576
 1243 0024 1364     		str	r3, [r2, #64]
 516:Core/Src/stm32f4xx_hal_msp.c **** 
 1244              		.loc 1 516 5 view .LVU428
 1245 0026 4FF44051 		mov	r1, #12288
 1246 002a 1D48     		ldr	r0, .L66+12
 1247              	.LVL60:
 516:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccKRTPLw.s 			page 39


 1248              		.loc 1 516 5 is_stmt 0 view .LVU429
 1249 002c FFF7FEFF 		bl	HAL_GPIO_DeInit
 1250              	.LVL61:
 519:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmatx);
 1251              		.loc 1 519 5 is_stmt 1 view .LVU430
 1252 0030 E06B     		ldr	r0, [r4, #60]
 1253 0032 FFF7FEFF 		bl	HAL_DMA_DeInit
 1254              	.LVL62:
 520:Core/Src/stm32f4xx_hal_msp.c **** 
 1255              		.loc 1 520 5 view .LVU431
 1256 0036 A06B     		ldr	r0, [r4, #56]
 1257 0038 FFF7FEFF 		bl	HAL_DMA_DeInit
 1258              	.LVL63:
 523:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN UART5_MspDeInit 1 */
 1259              		.loc 1 523 5 view .LVU432
 1260 003c 3520     		movs	r0, #53
 1261 003e FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1262              	.LVL64:
 1263 0042 E9E7     		b	.L58
 1264              	.LVL65:
 1265              	.L64:
 534:Core/Src/stm32f4xx_hal_msp.c **** 
 1266              		.loc 1 534 5 view .LVU433
 1267 0044 02F5FA32 		add	r2, r2, #128000
 1268 0048 136C     		ldr	r3, [r2, #64]
 1269 004a 23F40033 		bic	r3, r3, #131072
 1270 004e 1364     		str	r3, [r2, #64]
 540:Core/Src/stm32f4xx_hal_msp.c **** 
 1271              		.loc 1 540 5 view .LVU434
 1272 0050 0C21     		movs	r1, #12
 1273 0052 1448     		ldr	r0, .L66+16
 1274              	.LVL66:
 540:Core/Src/stm32f4xx_hal_msp.c **** 
 1275              		.loc 1 540 5 is_stmt 0 view .LVU435
 1276 0054 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1277              	.LVL67:
 543:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmatx);
 1278              		.loc 1 543 5 is_stmt 1 view .LVU436
 1279 0058 E06B     		ldr	r0, [r4, #60]
 1280 005a FFF7FEFF 		bl	HAL_DMA_DeInit
 1281              	.LVL68:
 544:Core/Src/stm32f4xx_hal_msp.c **** 
 1282              		.loc 1 544 5 view .LVU437
 1283 005e A06B     		ldr	r0, [r4, #56]
 1284 0060 FFF7FEFF 		bl	HAL_DMA_DeInit
 1285              	.LVL69:
 547:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 1286              		.loc 1 547 5 view .LVU438
 1287 0064 2620     		movs	r0, #38
 1288 0066 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1289              	.LVL70:
 1290 006a D5E7     		b	.L58
 1291              	.LVL71:
 1292              	.L65:
 558:Core/Src/stm32f4xx_hal_msp.c **** 
 1293              		.loc 1 558 5 view .LVU439
 1294 006c 02F59232 		add	r2, r2, #74752
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccKRTPLw.s 			page 40


 1295 0070 536C     		ldr	r3, [r2, #68]
 1296 0072 23F02003 		bic	r3, r3, #32
 1297 0076 5364     		str	r3, [r2, #68]
 564:Core/Src/stm32f4xx_hal_msp.c **** 
 1298              		.loc 1 564 5 view .LVU440
 1299 0078 C021     		movs	r1, #192
 1300 007a 0B48     		ldr	r0, .L66+20
 1301              	.LVL72:
 564:Core/Src/stm32f4xx_hal_msp.c **** 
 1302              		.loc 1 564 5 is_stmt 0 view .LVU441
 1303 007c FFF7FEFF 		bl	HAL_GPIO_DeInit
 1304              	.LVL73:
 567:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmatx);
 1305              		.loc 1 567 5 is_stmt 1 view .LVU442
 1306 0080 E06B     		ldr	r0, [r4, #60]
 1307 0082 FFF7FEFF 		bl	HAL_DMA_DeInit
 1308              	.LVL74:
 568:Core/Src/stm32f4xx_hal_msp.c **** 
 1309              		.loc 1 568 5 view .LVU443
 1310 0086 A06B     		ldr	r0, [r4, #56]
 1311 0088 FFF7FEFF 		bl	HAL_DMA_DeInit
 1312              	.LVL75:
 571:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART6_MspDeInit 1 */
 1313              		.loc 1 571 5 view .LVU444
 1314 008c 4720     		movs	r0, #71
 1315 008e FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1316              	.LVL76:
 1317              		.loc 1 577 1 is_stmt 0 view .LVU445
 1318 0092 C1E7     		b	.L58
 1319              	.L67:
 1320              		.align	2
 1321              	.L66:
 1322 0094 00500040 		.word	1073762304
 1323 0098 00440040 		.word	1073759232
 1324 009c 00140140 		.word	1073812480
 1325 00a0 00040240 		.word	1073873920
 1326 00a4 00000240 		.word	1073872896
 1327 00a8 00080240 		.word	1073874944
 1328              		.cfi_endproc
 1329              	.LFE140:
 1331              		.text
 1332              	.Letext0:
 1333              		.file 2 "Core/Inc/stm32f4xx_hal_conf.h"
 1334              		.file 3 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f413xx.h"
 1335              		.file 4 "C:/Users/kroko/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 1336              		.file 5 "C:/Users/kroko/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 1337              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 1338              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 1339              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1340              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1341              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rtc.h"
 1342              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 1343              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 1344              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 1345              		.file 14 "Core/Inc/main.h"
 1346              		.file 15 "<built-in>"
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccKRTPLw.s 			page 41


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_hal_msp.c
C:\Users\kroko\AppData\Local\Temp\ccKRTPLw.s:21     .text.HAL_MspInit:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccKRTPLw.s:27     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\kroko\AppData\Local\Temp\ccKRTPLw.s:78     .text.HAL_MspInit:00000034 $d
C:\Users\kroko\AppData\Local\Temp\ccKRTPLw.s:83     .text.HAL_RTC_MspInit:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccKRTPLw.s:89     .text.HAL_RTC_MspInit:00000000 HAL_RTC_MspInit
C:\Users\kroko\AppData\Local\Temp\ccKRTPLw.s:160    .text.HAL_RTC_MspInit:00000040 $d
C:\Users\kroko\AppData\Local\Temp\ccKRTPLw.s:166    .text.HAL_RTC_MspDeInit:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccKRTPLw.s:172    .text.HAL_RTC_MspDeInit:00000000 HAL_RTC_MspDeInit
C:\Users\kroko\AppData\Local\Temp\ccKRTPLw.s:200    .text.HAL_RTC_MspDeInit:00000014 $d
C:\Users\kroko\AppData\Local\Temp\ccKRTPLw.s:206    .text.HAL_SPI_MspInit:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccKRTPLw.s:212    .text.HAL_SPI_MspInit:00000000 HAL_SPI_MspInit
C:\Users\kroko\AppData\Local\Temp\ccKRTPLw.s:477    .text.HAL_SPI_MspInit:00000110 $d
C:\Users\kroko\AppData\Local\Temp\ccKRTPLw.s:489    .text.HAL_SPI_MspDeInit:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccKRTPLw.s:495    .text.HAL_SPI_MspDeInit:00000000 HAL_SPI_MspDeInit
C:\Users\kroko\AppData\Local\Temp\ccKRTPLw.s:568    .text.HAL_SPI_MspDeInit:00000050 $d
C:\Users\kroko\AppData\Local\Temp\ccKRTPLw.s:577    .text.HAL_UART_MspInit:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccKRTPLw.s:583    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
C:\Users\kroko\AppData\Local\Temp\ccKRTPLw.s:1174   .text.HAL_UART_MspInit:00000268 $d
C:\Users\kroko\AppData\Local\Temp\ccKRTPLw.s:1197   .text.HAL_UART_MspDeInit:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccKRTPLw.s:1203   .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
C:\Users\kroko\AppData\Local\Temp\ccKRTPLw.s:1322   .text.HAL_UART_MspDeInit:00000094 $d

UNDEFINED SYMBOLS
memset
HAL_RCCEx_PeriphCLKConfig
Error_Handler
HAL_GPIO_Init
HAL_DMA_Init
hdma_spi1_tx
HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
hdma_uart5_rx
hdma_uart5_tx
hdma_usart2_rx
hdma_usart2_tx
hdma_usart6_rx
hdma_usart6_tx
HAL_NVIC_DisableIRQ
