#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Mon Mar 28 16:55:17 2022
# Process ID: 17884
# Current directory: C:/Users/cogol/Documents/project_reti_logiche/project_reti_logiche.runs/synth_1
# Command line: vivado.exe -log project_reti_logiche.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source project_reti_logiche.tcl
# Log file: C:/Users/cogol/Documents/project_reti_logiche/project_reti_logiche.runs/synth_1/project_reti_logiche.vds
# Journal file: C:/Users/cogol/Documents/project_reti_logiche/project_reti_logiche.runs/synth_1\vivado.jou
# Running On: MateBook13-Alessandro, OS: Windows, CPU Frequency: 2296 MHz, CPU Physical cores: 8, Host memory: 16040 MB
#-----------------------------------------------------------
source project_reti_logiche.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1384.555 ; gain = 0.000
Command: synth_design -top project_reti_logiche -part xc7a200tfbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3292
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1384.555 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'project_reti_logiche' [C:/Users/cogol/Documents/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:30]
INFO: [Synth 8-3491] module 'convolutor' declared at 'C:/Users/cogol/Documents/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:167' bound to instance 'CONVOLUTOR12' of component 'convolutor' [C:/Users/cogol/Documents/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:51]
INFO: [Synth 8-638] synthesizing module 'convolutor' [C:/Users/cogol/Documents/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:179]
WARNING: [Synth 8-614] signal 'i_done' is read in the process but is not in the sensitivity list [C:/Users/cogol/Documents/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:185]
WARNING: [Synth 8-614] signal 'e_conv' is read in the process but is not in the sensitivity list [C:/Users/cogol/Documents/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:185]
INFO: [Synth 8-256] done synthesizing module 'convolutor' (1#1) [C:/Users/cogol/Documents/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:179]
WARNING: [Synth 8-614] signal 'i_data' is read in the process but is not in the sensitivity list [C:/Users/cogol/Documents/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:72]
WARNING: [Synth 8-614] signal 'wordselaborated' is read in the process but is not in the sensitivity list [C:/Users/cogol/Documents/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:72]
WARNING: [Synth 8-614] signal 'wordstoread' is read in the process but is not in the sensitivity list [C:/Users/cogol/Documents/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:72]
WARNING: [Synth 8-614] signal 'wordtoelaborate' is read in the process but is not in the sensitivity list [C:/Users/cogol/Documents/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:72]
WARNING: [Synth 8-614] signal 'o_FSMp1k' is read in the process but is not in the sensitivity list [C:/Users/cogol/Documents/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:72]
WARNING: [Synth 8-614] signal 'o_convcount' is read in the process but is not in the sensitivity list [C:/Users/cogol/Documents/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:72]
WARNING: [Synth 8-614] signal 'o_FSMp2k' is read in the process but is not in the sensitivity list [C:/Users/cogol/Documents/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:72]
WARNING: [Synth 8-614] signal 'wordtosave' is read in the process but is not in the sensitivity list [C:/Users/cogol/Documents/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'project_reti_logiche' (2#1) [C:/Users/cogol/Documents/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:30]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1384.555 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1384.555 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1384.555 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1384.555 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/cogol/Documents/project_reti_logiche/project_reti_logiche.srcs/constrs_1/new/clock.xdc]
Finished Parsing XDC File [C:/Users/cogol/Documents/project_reti_logiche/project_reti_logiche.srcs/constrs_1/new/clock.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1429.371 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1429.371 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 1429.371 ; gain = 44.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 1429.371 ; gain = 44.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 1429.371 ; gain = 44.816
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_curr_reg' in module 'convolutor'
INFO: [Synth 8-802] inferred FSM for state register 'state_curr_reg' in module 'project_reti_logiche'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     c00 |                               00 |                               00
                     c10 |                               01 |                               10
                     c11 |                               10 |                               11
                     c01 |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_curr_reg' using encoding 'sequential' in module 'convolutor'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_state_next_reg' [C:/Users/cogol/Documents/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:68]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_state_next_reg' [C:/Users/cogol/Documents/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:68]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_wait |                      00000000001 |                             0000
                      s0 |                      00000000010 |                             0001
                      s1 |                      00000000100 |                             0010
                      s2 |                      00000001000 |                             0011
                  s_done |                      00000010000 |                             1010
                      s3 |                      00000100000 |                             0100
                      s4 |                      00001000000 |                             0101
                      s5 |                      00010000000 |                             0110
                      s6 |                      00100000000 |                             0111
                      s7 |                      01000000000 |                             1000
                      s8 |                      10000000000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_curr_reg' using encoding 'one-hot' in module 'project_reti_logiche'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_state_next_reg' [C:/Users/cogol/Documents/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:68]
WARNING: [Synth 8-327] inferring latch for variable 'o_convcount_reg' [C:/Users/cogol/Documents/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:98]
WARNING: [Synth 8-327] inferring latch for variable 'wordtoelaborate_reg' [C:/Users/cogol/Documents/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:113]
WARNING: [Synth 8-327] inferring latch for variable 'wordselaborated_reg' [C:/Users/cogol/Documents/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:81]
WARNING: [Synth 8-327] inferring latch for variable 'wordstoread_reg' [C:/Users/cogol/Documents/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:94]
WARNING: [Synth 8-327] inferring latch for variable 'o_done_reg' [C:/Users/cogol/Documents/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:83]
WARNING: [Synth 8-327] inferring latch for variable 'o_data_reg' [C:/Users/cogol/Documents/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:143]
WARNING: [Synth 8-327] inferring latch for variable 'i_FSMdata_reg' [C:/Users/cogol/Documents/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'i_FSMdone_reg' [C:/Users/cogol/Documents/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:55]
WARNING: [Synth 8-327] inferring latch for variable 'i_FSMconv_reg' [C:/Users/cogol/Documents/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:56]
WARNING: [Synth 8-327] inferring latch for variable 'wordtosave_reg' [C:/Users/cogol/Documents/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:125]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1429.371 ; gain = 44.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 1     
	  11 Input   16 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 4     
	  11 Input   11 Bit        Muxes := 1     
	  11 Input    8 Bit        Muxes := 4     
	  11 Input    4 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4     
	   4 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 6     
	  11 Input    1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (wordtoelaborate_reg[7]) is unused and will be removed from module project_reti_logiche.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 1429.371 ; gain = 44.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 1429.371 ; gain = 44.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 1429.371 ; gain = 44.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1429.371 ; gain = 44.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:53 ; elapsed = 00:00:57 . Memory (MB): peak = 1432.043 ; gain = 47.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:00:57 . Memory (MB): peak = 1432.043 ; gain = 47.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 1432.043 ; gain = 47.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 1432.043 ; gain = 47.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 1432.043 ; gain = 47.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 1432.043 ; gain = 47.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     1|
|3     |LUT2   |    11|
|4     |LUT3   |     9|
|5     |LUT4   |    22|
|6     |LUT5   |    22|
|7     |LUT6   |    18|
|8     |FDCE   |    12|
|9     |FDPE   |     1|
|10    |LD     |    58|
|11    |IBUF   |    11|
|12    |OBUF   |    27|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 1432.043 ; gain = 47.488
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:00:52 . Memory (MB): peak = 1432.043 ; gain = 2.672
Synthesis Optimization Complete : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 1432.043 ; gain = 47.488
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1444.121 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 59 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1457.387 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 58 instances were transformed.
  LD => LDCE: 58 instances

Synth Design complete, checksum: b9c7a3cf
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:04 ; elapsed = 00:01:21 . Memory (MB): peak = 1457.387 ; gain = 72.832
INFO: [Common 17-1381] The checkpoint 'C:/Users/cogol/Documents/project_reti_logiche/project_reti_logiche.runs/synth_1/project_reti_logiche.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file project_reti_logiche_utilization_synth.rpt -pb project_reti_logiche_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar 28 16:56:53 2022...
