INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Lab4/Lab4.ip_user_files/bd/InlabGlitchFixed/ipshared/778c/xup_and2.srcs/sources_1/new/xup_and2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_and2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Lab4/Lab4.ip_user_files/bd/InlabGlitchFixed/ip/InlabGlitchFixed_xup_and2_0_0/sim/InlabGlitchFixed_xup_and2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InlabGlitchFixed_xup_and2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Lab4/Lab4.ip_user_files/bd/InlabGlitchFixed/ip/InlabGlitchFixed_xup_and2_1_0/sim/InlabGlitchFixed_xup_and2_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InlabGlitchFixed_xup_and2_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Lab4/Lab4.ip_user_files/bd/InlabGlitchFixed/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Lab4/Lab4.ip_user_files/bd/InlabGlitchFixed/ip/InlabGlitchFixed_xup_inv_0_0/sim/InlabGlitchFixed_xup_inv_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InlabGlitchFixed_xup_inv_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Lab4/Lab4.ip_user_files/bd/InlabGlitchFixed/ip/InlabGlitchFixed_xup_inv_1_0/sim/InlabGlitchFixed_xup_inv_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InlabGlitchFixed_xup_inv_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Lab4/Lab4.ip_user_files/bd/InlabGlitchFixed/ipshared/1ec9/xup_or2.srcs/sources_1/new/xup_or2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_or2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Lab4/Lab4.ip_user_files/bd/InlabGlitchFixed/ip/InlabGlitchFixed_xup_or2_0_0/sim/InlabGlitchFixed_xup_or2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InlabGlitchFixed_xup_or2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Lab4/Lab4.ip_user_files/bd/InlabGlitchFixed/ip/InlabGlitchFixed_xup_or2_1_0/sim/InlabGlitchFixed_xup_or2_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InlabGlitchFixed_xup_or2_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Lab4/Lab4.ip_user_files/bd/InlabGlitchFixed/ip/InlabGlitchFixed_xup_or2_2_0/sim/InlabGlitchFixed_xup_or2_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InlabGlitchFixed_xup_or2_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Lab4/Lab4.ip_user_files/bd/InlabGlitchFixed/ip/InlabGlitchFixed_xup_and2_0_1/sim/InlabGlitchFixed_xup_and2_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InlabGlitchFixed_xup_and2_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Lab4/Lab4.ip_user_files/bd/InlabGlitchFixed/ip/InlabGlitchFixed_xup_or2_1_2/sim/InlabGlitchFixed_xup_or2_1_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InlabGlitchFixed_xup_or2_1_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Lab4/Lab4.ip_user_files/bd/InlabGlitchFixed/sim/InlabGlitchFixed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InlabGlitchFixed
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Lab4/Lab4.ip_user_files/bd/InlabGlitchOpositeChange/ip/InlabGlitchOpositeChange_xup_and2_0_0/sim/InlabGlitchOpositeChange_xup_and2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InlabGlitchOpositeChange_xup_and2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Lab4/Lab4.ip_user_files/bd/InlabGlitchOpositeChange/ip/InlabGlitchOpositeChange_xup_and2_1_0/sim/InlabGlitchOpositeChange_xup_and2_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InlabGlitchOpositeChange_xup_and2_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Lab4/Lab4.ip_user_files/bd/InlabGlitchOpositeChange/ip/InlabGlitchOpositeChange_xup_inv_0_0/sim/InlabGlitchOpositeChange_xup_inv_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InlabGlitchOpositeChange_xup_inv_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Lab4/Lab4.ip_user_files/bd/InlabGlitchOpositeChange/ip/InlabGlitchOpositeChange_xup_inv_1_0/sim/InlabGlitchOpositeChange_xup_inv_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InlabGlitchOpositeChange_xup_inv_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Lab4/Lab4.ip_user_files/bd/InlabGlitchOpositeChange/ip/InlabGlitchOpositeChange_xup_or2_0_0/sim/InlabGlitchOpositeChange_xup_or2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InlabGlitchOpositeChange_xup_or2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Lab4/Lab4.ip_user_files/bd/InlabGlitchOpositeChange/ip/InlabGlitchOpositeChange_xup_or2_1_0/sim/InlabGlitchOpositeChange_xup_or2_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InlabGlitchOpositeChange_xup_or2_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Lab4/Lab4.ip_user_files/bd/InlabGlitchOpositeChange/ip/InlabGlitchOpositeChange_xup_or2_2_0/sim/InlabGlitchOpositeChange_xup_or2_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InlabGlitchOpositeChange_xup_or2_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Lab4/Lab4.ip_user_files/bd/InlabGlitchOpositeChange/sim/InlabGlitchOpositeChange.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InlabGlitchOpositeChange
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Lab4/Lab4.ip_user_files/bd/InlabGlitch/ip/InlabGlitch_xup_inv_0_0/sim/InlabGlitch_xup_inv_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InlabGlitch_xup_inv_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Lab4/Lab4.ip_user_files/bd/InlabGlitch/ip/InlabGlitch_xup_and2_0_0/sim/InlabGlitch_xup_and2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InlabGlitch_xup_and2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Lab4/Lab4.ip_user_files/bd/InlabGlitch/ip/InlabGlitch_xup_or2_0_0/sim/InlabGlitch_xup_or2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InlabGlitch_xup_or2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Lab4/Lab4.ip_user_files/bd/InlabGlitch/ip/InlabGlitch_xup_inv_0_1/sim/InlabGlitch_xup_inv_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InlabGlitch_xup_inv_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Lab4/Lab4.ip_user_files/bd/InlabGlitch/ip/InlabGlitch_xup_or2_0_1/sim/InlabGlitch_xup_or2_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InlabGlitch_xup_or2_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Lab4/Lab4.ip_user_files/bd/InlabGlitch/ip/InlabGlitch_xup_and2_0_1/sim/InlabGlitch_xup_and2_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InlabGlitch_xup_and2_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Lab4/Lab4.ip_user_files/bd/InlabGlitch/ip/InlabGlitch_xup_or2_1_0/sim/InlabGlitch_xup_or2_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InlabGlitch_xup_or2_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Lab4/Lab4.ip_user_files/bd/InlabGlitch/sim/InlabGlitch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InlabGlitch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Lab4/Lab4.srcs/sim_1/new/showGlitchInlab.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module showGlitchInlab
