V 51
K 118209874400 fpga
Y 0
D 0 0 1700 1100
Z 1
i 2467
N 2460
J 1360 350 2
J 1275 350 1
S 2 1
L 1280 350 14 0 3 0 1 0 DAQ_READY
N 2459
J 1290 260 1
J 1360 260 2
S 1 2
L 1295 260 14 0 3 0 1 0 DAQ_WAIT
N 2456
J 1360 210 2
J 1280 210 1
S 2 1
L 1290 210 14 0 3 0 1 0 LFF
N 2457
J 1280 230 1
J 1360 230 2
S 1 2
L 1285 230 14 0 3 0 1 0 SLINK_READY
N 2455
J 1360 170 2
J 1280 170 1
S 2 1
L 1285 170 14 0 3 0 1 0 DCC_STOPDAT
N 2454
J 1360 190 2
J 1280 190 1
S 2 1
L 1285 190 14 0 3 0 1 0 DCC_LNK_RDY
N 2453
J 1360 80 2
J 1300 80 1
S 2 1
L 1305 80 12 0 3 0 1 1 LEXT_STOP
N 2463
J 980 970 1
J 1070 970 2
S 1 2
L 985 970 14 0 3 0 1 0 PAF_ERR
I 2452 virtex:IBUF 1 260 600 0 1 '
A 300 605 5 0 3 3 IOSTANDARD=LVCMOS33
C 2299 1 1 0
C 2112 1 2 0
N 2145
J 510 900 8
J 425 900 8
B 2 1
L 420 907 12 0 3 0 1 0 TXDIN_DMB[15:0]
N 2146
J 640 900 8
J 580 900 8
B 2 1
L 585 907 12 0 3 0 1 0 TXDIN[15:0]
I 2448 virtex:OBUF 1 1390 815 0 1 '
A 1430 820 5 0 3 3 IOSTANDARD=LVCMOS33
C 2234 1 2 0
C 2254 2 1 0
I 2446 virtex:OBUF 1 1390 940 0 1 '
A 1430 945 5 0 3 3 IOSTANDARD=LVCMOS33
C 2235 1 2 0
C 2256 2 1 0
N 2308
J 325 685 1
J 250 685 2
S 2 1
L 250 685 14 0 3 0 1 1 SLD_EN
N 2410
J 1500 230 11
J 1430 230 2
J 1430 210 2
J 1500 210 11
J 1430 190 2
J 1500 190 11
J 1430 170 2
J 1500 170 11
J 1430 390 2
J 1500 390 11
J 1430 260 2
J 1500 260 11
J 1430 280 2
J 1500 280 11
J 1430 300 2
J 1500 300 11
J 1430 320 2
J 1500 320 11
J 1430 350 2
J 1500 350 11
J 1430 370 2
J 1500 370 11
J 1430 120 2
J 1500 120 11
J 1430 140 2
J 1500 140 11
J 1430 100 2
J 1500 100 11
J 1430 80 2
J 1500 80 11
J 1430 410 2
J 1500 410 11
J 1500 425 9
J 1500 85 7
J 1520 425 8
S 27 28
L 1420 100 12 0 3 0 1 0 SL_DEBUG14
S 29 30
L 1420 80 12 0 3 0 1 0 SL_DEBUG15
B 30 34
B 30 28
B 24 26
S 25 26
L 1420 140 12 0 3 0 1 0 SL_DEBUG12
B 28 24
S 23 24
L 1420 120 12 0 3 0 1 0 SL_DEBUG13
B 26 8
S 7 8
L 1420 170 12 0 3 0 1 0 SL_DEBUG11
B 8 6
S 5 6
L 1420 190 12 0 3 0 1 0 SL_DEBUG10
B 6 4
S 3 4
L 1420 210 12 0 3 0 1 0 SL_DEBUG9
B 4 1
S 2 1
L 1420 230 12 0 3 0 1 0 SL_DEBUG8
S 21 22
L 1420 370 12 0 3 0 1 0 SL_DEBUG2
B 20 22
B 22 10
B 10 32
B 32 33
B 33 35
L 1435 430 14 0 3 0 1 0 SL_DEBUG[15:0]
S 31 32
L 1420 410 12 0 3 0 1 0 SL_DEBUG0
S 19 20
L 1420 350 12 0 3 0 1 0 SL_DEBUG3
B 18 20
S 11 12
L 1420 260 12 0 3 0 1 0 SL_DEBUG7
S 13 14
L 1420 280 12 0 3 0 1 0 SL_DEBUG6
B 12 14
S 15 16
L 1420 300 12 0 3 0 1 0 SL_DEBUG5
B 14 16
S 17 18
L 1420 320 12 0 3 0 1 0 SL_DEBUG4
B 16 18
S 9 10
L 1420 390 12 0 3 0 1 0 SL_DEBUG1
B 1 12
N 2401
J 1360 140 2
J 1335 140 1
S 2 1
L 1345 140 14 0 3 0 1 0 SEN
N 2404
J 1300 120 1
J 1360 120 2
S 1 2
L 1305 120 12 0 3 0 1 0 KILL_LD
N 2407
J 1360 100 2
J 1300 100 1
S 2 1
L 1305 100 12 0 3 0 1 0 SD_LOADED
N 2402
J 1300 410 1
J 1360 410 2
S 1 2
L 1305 410 14 0 3 0 1 1 RDY_IN2
N 2405
J 1300 390 1
J 1360 390 2
S 1 2
L 1305 390 14 0 3 0 1 1 SLD_EN
N 2406
J 1360 370 2
J 1300 370 1
S 2 1
L 1310 370 10 0 3 0 1 1 SER_LD_RDY
N 2400
J 1315 320 1
J 1360 320 2
S 1 2
L 1320 320 14 0 3 0 1 0 SEN_ID
N 2403
J 1360 300 2
J 1315 300 1
S 2 1
L 1320 300 12 0 3 0 1 0 ID_LD
N 2408
J 1290 280 1
J 1360 280 2
S 1 2
L 1295 280 12 0 3 0 1 0 ID_LOADED
N 2227
J 1215 575 2
J 1235 575 3
J 1290 535 2
J 1235 535 3
S 4 2
S 1 2
S 4 3
L 1245 535 10 0 3 0 1 1 S_LD_RDY
N 2233
J 1290 505 2
J 1215 505 2
S 2 1
L 1225 505 10 0 3 0 1 0 SER_LD_DONE
N 2225
J 1410 505 2
J 1485 505 2
S 1 2
L 1420 505 10 0 3 0 1 1 SER_LD_RDY
N 2232
J 1210 485 1
J 1290 485 2
S 1 2
L 1215 485 12 0 3 0 1 0 DDU_DLL_LOCK
N 2224
J 1290 465 2
J 1265 465 1
S 2 1
L 1270 465 12 0 3 0 1 0 SCLK
N 2160
J 1555 505 2
J 1585 505 2
S 1 2
L 1550 505 10 0 3 0 1 1 LD_RDY
N 2220
J 1135 545 2
J 1065 545 1
S 2 1
L 1070 545 14 0 3 0 1 0 SOFTRST
N 2315
J 1135 565 2
J 1065 565 1
S 2 1
L 1075 565 14 0 3 0 1 1 SLD_EN
N 2219
J 1135 585 2
J 1065 585 1
S 2 1
L 1075 585 14 0 3 0 1 1 M_RST
N 2204
J 1065 605 1
J 1135 605 2
S 1 2
L 1070 605 14 0 3 0 1 1 PWR-ON-RST
N 2397
J 1520 445 2
J 1510 445 3
J 1510 455 3
J 1430 455 1
S 2 1
S 2 3
S 4 3
L 1440 455 14 0 3 0 1 0 LED_MODE11
N 2395
J 1245 370 7
J 1155 370 8
B 2 1
L 1125 375 20 0 3 0 1 0 LA1_[15:0]
N 2381
J 735 255 1
J 760 255 2
S 1 2
L 740 255 12 0 3 0 1 0 SCLK
N 2374
J 995 135 8
J 1035 135 8
B 1 2
L 995 142 12 0 3 0 1 0 KILL[14:0]
I 2373 FD16PE 1 670 90 0 1 '
C 2125 1 25 0
C 2127 1 24 0
C 2377 2 22 0
C 2341 2 23 0
C 2128 1 2 0
N 2361
J 580 205 1
J 540 205 2
S 2 1
L 530 205 12 0 3 0 1 0 SD_LD
N 2359
J 460 215 2
J 425 215 1
S 2 1
L 435 215 12 0 3 0 1 0 SEN+1
N 2360
J 460 195 2
J 435 195 1
S 2 1
L 440 195 12 0 3 0 1 0 SEN
N 2181
J 620 640 1
J 645 640 2
S 1 2
L 625 640 12 0 3 0 1 0 NJR
N 2182
J 620 670 1
J 645 670 2
S 1 2
L 625 670 12 0 3 0 1 0 SCLK
N 2353
J 405 325 7
J 490 325 8
B 1 2
L 405 330 12 0 3 0 1 0 LOADKILLF[15:0]
N 2352
J 260 245 2
J 285 245 2
S 1 2
N 2350
J 285 295 2
J 260 295 1
S 2 1
L 265 295 12 0 3 0 1 0 NJR
N 2349
J 285 225 2
J 260 225 1
S 2 1
L 265 225 12 0 3 0 1 0 SCLK
N 2348
J 405 265 8
J 490 265 8
B 1 2
L 405 270 12 0 3 0 1 0 LLOADKILLF[15:0]
N 2338
J 125 110 2
J 100 110 1
S 2 1
L 105 110 12 0 3 0 1 0 SEN+1
N 2282
J 1090 830 1
J 1035 830 2
S 2 1
L 1020 830 10 0 3 0 1 0 IN_RD_ERR4
N 2327
J 740 990 1
J 795 990 2
S 1 2
L 745 990 14 0 3 0 1 1 SLD_EN
N 2321
J 740 1015 1
J 795 1015 2
S 1 2
L 745 1015 12 0 3 0 1 0 SD_LOADED
N 2314
J 725 385 1
J 750 385 2
S 1 2
L 730 385 12 0 3 0 1 0 LD_CLR
N 2312
J 620 500 1
J 645 500 2
S 1 2
L 625 500 12 0 3 0 1 0 NJR
N 2237
J 1235 940 8
J 1135 940 7
B 2 1
L 1135 942 14 0 3 0 1 0 IN_RD_WARN[4:0]
N 2267
J 1235 895 2
J 1125 895 1
S 2 1
L 1130 895 14 0 3 0 1 0 FF_ERR
N 2293
J 250 575 2
J 195 575 2
S 2 1
L 205 575 12 0 3 0 1 0 SENIN
N 2276
J 955 820 2
J 820 820 1
S 2 1
L 830 820 14 0 3 0 1 0 LOST_IN_DATA
N 2277
J 955 880 2
J 820 880 1
S 2 1
L 830 880 14 0 3 0 1 0 MULTI_XMIT_ERR
N 2279
J 820 860 1
J 955 860 2
S 1 2
L 830 860 14 0 3 0 1 0 FIBER_ERR
N 2275
J 820 840 1
J 955 840 2
S 1 2
L 830 840 14 0 3 0 1 0 TIMEOUT
I 2283 OR5_BUS 1 1235 795 0 1 '
C 2234 2 10 0
C 2236 1 9 0
I 2272 OR5_1 1 1235 920 0 1 '
C 2235 2 10 0
C 2237 1 7 0
C 2266 2 9 0
N 2234
J 1390 825 2
J 1315 825 2
S 2 1
L 1320 825 14 0 3 0 1 0 DDU_ERROR
N 2236
J 1235 825 8
J 1135 825 7
B 2 1
L 1135 827 14 0 3 0 1 0 IN_RD_ERR[4:0]
N 2243
J 1235 1010 8
J 1135 1010 7
B 2 1
L 1135 1012 14 0 3 0 1 0 IN_RD_BUSY[4:0]
N 2251
J 1390 1010 2
J 1315 1010 2
S 2 1
L 1320 1010 14 0 3 0 1 0 DDU_BUSY
N 2254
J 1495 825 2
J 1460 825 2
S 2 1
L 1445 825 14 0 3 0 1 0 DDUFMM3
N 2255
J 1495 885 2
J 1460 885 2
S 2 1
L 1445 885 14 0 3 0 1 0 DDUFMM2
N 2256
J 1495 950 2
J 1460 950 2
S 2 1
L 1445 950 14 0 3 0 1 0 DDUFMM1
N 2261
J 1495 1010 2
J 1460 1010 2
S 2 1
L 1445 1010 14 0 3 0 1 0 DDUFMM0
N 2201
J 750 540 2
J 725 540 1
S 2 1
L 730 540 12 0 3 0 1 0 SCLK
I 2192 virtex2p:OR2 1 920 415 0 1 '
C 2193 6 10 0
C 2191 1 9 0
C 2187 2 7 0
N 2184
J 370 740 1
J 395 740 2
S 1 2
L 375 740 12 0 3 0 1 0 NJR
N 2185
J 370 770 1
J 395 770 2
S 1 2
L 375 770 12 0 3 0 1 0 SCLK
N 2171
J 395 660 2
J 370 660 1
S 2 1
L 375 660 12 0 3 0 1 0 SCLK
N 2172
J 395 630 2
J 370 630 1
S 2 1
L 375 630 12 0 3 0 1 0 NJR
N 2173
J 540 700 2
J 515 700 2
S 2 1
L 505 700 12 0 3 0 1 0 SEN_ID+1
N 2124
J 465 120 1
J 490 120 2
S 1 2
L 470 120 12 0 3 0 1 0 SEN
N 2112
J 260 610 2
J 220 610 2
S 2 1
L 215 610 12 0 3 0 1 0 SDIN
I 111 PAGE 1 0 0 0 1 '
N 2106
J 260 525 2
J 190 525 2
S 2 1
L 200 525 12 0 3 0 1 0 RAWSCLK
I 2102 virtex:IPAD 1 20 515 0 1 '
C 2103 2 1 0
N 2103
J 120 525 2
J 110 525 2
S 2 1
L 95 525 12 0 3 0 1 0 SCLKIN
N 2107
J 365 525 2
J 330 525 2
S 2 1
L 325 525 12 0 3 0 1 0 SCLK
N 2116
J 365 495 2
J 345 495 1
S 2 1
L 350 495 12 0 3 0 1 0 NJR
N 2122
J 335 140 2
J 310 140 1
S 2 1
L 315 140 12 0 3 0 1 0 SEN
I 2101 virtex2p:SR16CE 1 365 485 0 1 '
C 2111 2 16 0
C 2107 1 3 0
C 2116 1 14 0
C 2299 3 15 0
C 2117 2 18 0
N 2199
J 870 580 2
J 920 580 2
S 1 2
L 855 580 12 0 3 0 1 0 ID_LOADED
N 2191
J 920 455 2
J 870 455 2
S 2 1
L 855 455 12 0 3 0 1 0 SD_LOADED
N 2190
J 725 415 1
J 750 415 2
S 1 2
L 730 415 12 0 3 0 1 0 SCLK
I 2260 virtex:OPAD 1 1495 940 0 1 '
C 2256 1 1 0
I 2258 virtex:OPAD 1 1495 815 0 1 '
C 2254 1 1 0
I 2259 virtex:OPAD 1 1495 875 0 1 '
C 2255 1 1 0
I 2257 virtex:OPAD 1 1495 1000 0 1 '
C 2261 1 1 0
I 2271 OR5_1 1 1235 855 0 1 '
C 2267 1 9 0
C 2242 2 7 0
C 2467 2 10 0
N 2235
J 1390 950 2
J 1315 950 2
S 2 1
L 1320 950 14 0 3 0 1 0 DDU_WARN
I 2244 OR5_BUS 1 1235 980 0 1 '
C 2243 1 9 0
C 2251 2 10 0
I 2284 virtex2p:NAND4 1 980 985 0 1 '
C 2218 1 6 0
C 2288 1 1 0
C 2325 2 3 0
C 2324 1 4 0
C 2323 3 5 0
N 2218
J 1060 1035 2
J 1125 1035 1
S 1 2
L 1055 1035 10 0 3 0 1 0 IN_RD_BUSY4
N 2150
J 375 965 8
J 410 965 9
J 510 945 8
J 410 945 9
B 1 2
L 370 972 12 0 3 0 1 1 TXEN_DMB[15:0]
B 4 2
B 4 3
L 420 952 12 0 3 0 1 1 TXEN_DMB[14:0]
I 2285 16BITFF 1 305 955 0 1 '
C 2150 1 1 0
I 2152 OPAD15 1 640 935 0 1 '
C 2134 1 5 0
I 2142 virtex2p:OPAD16 1 640 890 0 1 '
C 2146 1 5 0
N 2134
J 640 945 8
J 580 945 8
B 2 1
L 585 952 12 0 3 0 1 1 TXEN[14:0]
I 2197 virtex2p:FDC 1 750 500 0 1 '
C 2201 1 3 0
C 2202 1 6 0
C 2198 1 1 0
C 2199 1 4 0
I 2196 virtex2p:FDC 1 750 375 0 1 '
C 2191 2 4 0
C 2193 2 1 0
C 2314 2 6 0
C 2190 2 3 0
N 2291
J 110 575 2
J 125 575 2
S 1 2
L 105 575 12 0 3 0 1 1 SENIN
I 2290 virtex:IPAD 1 20 565 0 1 '
C 2291 1 1 0
I 2292 IBUF_INV 1 125 565 0 1 '
C 2293 2 1 0
C 2291 2 2 0
I 2295 virtex2p:AND2B1 1 250 535 0 1 '
C 2296 2 19 0
C 2293 1 18 0
C 2111 4 20 0
N 2299
J 330 610 2
J 345 610 3
J 365 585 2
J 345 585 3
S 1 2
S 4 2
S 4 3
L 355 585 12 0 3 0 1 0 SI
I 2113 virtex:IPAD 1 130 600 0 1 '
C 2112 2 1 0
I 2294 virtex2p:AND2B1 1 270 760 0 1 '
C 2286 2 20 0
C 2289 1 18 0
C 2287 1 19 0
I 2169 virtex2p:FDC 1 395 620 0 1 '
C 2171 1 3 0
C 2172 1 6 0
C 2174 2 1 0
C 2173 2 4 0
I 2143 16BIT0 1 355 890 0 1 '
C 2145 2 1 0
I 2158 IPAD1PU 1 15 790 0 1 '
C 2159 2 1 0
N 2159
J 145 800 2
J 105 800 2
S 2 1
L 105 800 14 0 3 0 1 1 SEN6
I 2157 IBUF_INV 1 145 790 0 1 '
C 2159 1 2 0
C 2289 2 1 0
I 2306 IPAD1PU 1 15 675 0 1 '
C 2305 1 1 0
N 2289
J 270 800 2
J 215 800 2
S 2 1
L 230 800 14 0 3 0 1 0 SEN6
I 2203 virtex2p:OR2 1 920 540 0 1 '
C 2200 1 7 0
C 2199 2 9 0
C 2198 5 10 0
N 2202
J 750 510 2
J 725 510 2
S 2 1
L 730 510 12 0 3 0 1 0 LD_CLR
N 2311
J 600 520 1
J 645 520 2
S 1 2
L 605 520 14 0 3 0 1 1 SLD_EN
I 2313 virtex2p:OR2 1 645 480 0 1 '
C 2202 2 10 0
C 2311 2 9 0
C 2312 2 7 0
N 2324
J 980 1025 2
J 875 1025 2
S 2 1
L 905 1025 12 0 3 0 1 0 SD_OK
N 2325
J 910 1045 1
J 980 1045 2
S 1 2
L 915 1045 12 0 3 0 1 0 DDU_DLL_LOCK
N 2288
J 980 1065 2
J 910 1065 1
S 2 1
L 915 1065 14 0 3 0 1 0 SYSTEM_RDY
N 2320
J 795 1035 2
J 740 1035 1
S 2 1
L 745 1035 14 0 3 0 1 1 SLD_EN
N 2322
J 795 970 2
J 740 970 1
S 2 1
L 745 970 12 0 3 0 1 0 ID_LOADED
I 2319 virtex2p:OR2 1 795 995 0 1 '
C 2321 2 7 0
C 2320 1 9 0
C 2324 2 10 0
I 2326 virtex2p:OR2 1 795 950 0 1 '
C 2323 4 10 0
C 2327 2 9 0
C 2322 1 7 0
N 2323
J 895 1005 3
J 895 980 3
J 980 1005 2
J 875 980 2
S 2 1
S 4 2
S 1 3
L 905 1005 12 0 3 0 1 0 ID_OK
N 2127
J 670 200 2
J 645 200 1
S 2 1
L 650 200 12 0 3 0 1 0 NJR
N 2123
J 455 140 2
J 490 140 2
S 1 2
L 465 140 12 0 3 0 1 0 SEN+1
I 2118 virtex2p:FDC 1 335 60 0 1 '
C 2123 1 4 0
C 2122 1 1 0
C 2121 2 6 0
C 2120 2 3 0
I 2344 virtex2p:SOP3B1A 1 490 100 0 1 '
C 2357 1 3 0
C 2123 2 4 0
C 2125 2 6 0
C 2124 2 5 0
N 2120
J 310 100 1
J 335 100 2
S 1 2
L 315 100 12 0 3 0 1 0 SCLK
N 2121
J 310 70 1
J 335 70 2
S 1 2
L 315 70 12 0 3 0 1 0 NJR
N 2342
J 125 90 2
J 115 90 2
S 2 1
N 2356
J 640 295 2
J 610 295 2
S 2 1
L 600 295 12 0 3 0 1 1 KILLF_LD
N 2357
J 490 160 2
J 450 160 1
S 2 1
L 460 160 12 0 3 0 1 0 KILLF_LD+1
I 2183 virtex2p:FD16CE 1 645 630 0 1 '
C 2182 2 3 0
C 2180 2 7 0
C 2181 2 8 0
C 2364 4 1 0
C 2164 1 4 0
N 2174
J 370 700 1
J 395 700 2
S 1 2
L 375 700 12 0 3 0 1 0 SEN_ID
N 2198
J 750 580 2
J 690 580 3
J 690 620 3
J 1020 620 3
J 1000 570 2
J 1020 570 3
S 2 3
S 3 4
S 6 4
S 5 6
S 2 1
L 700 580 12 0 3 0 1 0 ID_LOAD
N 2200
J 920 560 2
J 880 560 1
S 2 1
L 885 560 12 0 3 0 1 0 ID_LD
N 2305
J 105 685 2
J 180 685 2
S 1 2
L 105 685 14 0 3 0 1 1 AUTOSLD_EN
I 2168 virtex2p:AND2B1 1 540 660 0 1 '
C 2180 1 20 0
C 2173 1 18 0
C 2179 1 19 0
N 2187
J 880 435 1
J 920 435 2
S 1 2
L 885 435 12 0 3 0 1 0 SD_LD
I 2358 virtex2p:AND2B1 1 460 175 0 1 '
C 2360 1 19 0
C 2359 1 18 0
C 2361 2 20 0
I 2170 virtex2p:SR16CE 1 395 730 0 1 '
C 2363 2 18 0
C 2178 1 15 0
C 2184 2 14 0
C 2185 2 3 0
C 2286 1 16 0
I 2351 virtex:VCC 1 260 225 1 1 '
C 2352 1 2 0
I 2345 virtex2p:COMP16 1 490 225 0 1 '
C 2348 2 22 0
C 2353 2 19 0
C 2356 2 13 0
I 2354 virtex2p:INV 1 640 285 0 1 '
C 2355 1 1 0
C 2356 1 2 0
I 2343 virtex:VCC 1 115 70 1 1 '
C 2342 2 2 0
N 2347
J 185 330 9
J 95 330 7
J 185 265 9
J 285 265 8
J 300 315 7
J 185 315 11
B 3 4
L 200 270 12 0 3 0 1 0 LOADKILLF[15:0]
B 6 5
L 200 320 14 0 3 0 1 0 LOADKILLF[14:0]
B 6 1
B 3 6
B 2 1
L 95 335 14 0 3 0 1 0 LOADKILLF[19:0]
N 2366
J 705 75 7
J 795 75 8
B 1 2
L 705 80 14 0 3 0 1 0 LOADKILLF[19:16]
N 2369
J 935 75 7
J 865 75 8
B 2 1
L 870 82 12 0 3 0 1 0 FKILL[19:16]
N 2193
J 690 455 3
J 750 455 2
J 1020 445 3
J 1020 495 3
J 690 495 3
J 1000 445 2
S 6 3
S 3 4
S 5 4
S 1 5
S 1 2
L 700 455 12 0 3 0 1 0 SD_LOAD
I 2362 virtex:BUFG 1 260 515 0 1 '
A 250 500 10 0 3 1 LOC=BUFGMUX6S
C 2107 2 1 0
C 2106 1 2 0
I 2372 MUX2_16B 1 125 80 0 1 '
C 2337 2 59 0
C 2339 2 58 0
C 2340 2 35 0
C 2342 1 28 0
C 2338 1 50 0
N 2339
J 40 155 7
J 125 155 8
B 1 2
L 40 160 12 0 3 0 1 0 LOADKILLF[15:0]
N 2337
J 40 135 7
J 125 135 8
B 1 2
L 40 137 12 0 3 0 1 0 SD_SHIFT[15:0]
N 2340
J 310 170 7
J 225 170 8
B 2 1
L 225 175 12 0 3 0 1 0 KILL_CH[15:0]
I 2346 FD16PE 1 285 185 0 1 '
C 2349 1 2 0
C 2347 4 23 0
C 2348 1 22 0
C 2350 1 24 0
C 2352 2 25 0
N 2341
J 610 170 7
J 670 170 8
B 1 2
L 610 175 12 0 3 0 1 0 KILL_CH[15:0]
I 2375 OBUF15 1 925 125 0 1 '
C 2374 1 1 0
C 2377 3 2 0
N 2364
J 625 710 9
J 625 725 9
J 545 725 7
J 645 710 8
B 1 4
B 1 2
B 3 2
L 545 732 14 0 3 0 1 0 ID_SHIFT[15:0]
I 2376 OPAD15 1 1035 125 0 1 '
C 2374 2 5 0
N 2296
J 190 555 1
J 250 555 2
S 1 2
L 195 555 14 0 3 0 1 1 RDY_IN2
I 2367 BUF4 1 795 65 0 1 '
C 2369 2 1 0
C 2366 2 2 0
I 2380 virtex2p:FD 1 760 215 0 1 '
C 2381 2 3 0
C 2355 2 1 0
C 2382 2 4 0
N 2128
J 670 130 2
J 645 130 1
S 2 1
L 650 130 12 0 3 0 1 0 SCLK
N 2355
J 710 295 2
J 760 295 2
S 1 2
L 700 295 12 0 3 0 1 0 KILLF_LD
N 2382
J 935 295 1
J 880 295 2
S 2 1
L 865 295 12 0 3 0 1 0 KILLF_LD+1
N 2178
J 395 830 2
J 380 830 1
S 2 1
L 390 830 12 0 3 0 1 0 SI
N 2385
J 1085 390 2
J 1075 390 3
J 1075 400 3
J 995 400 1
S 2 1
S 2 3
S 4 3
L 1005 400 14 0 3 0 1 0 LED_MODE7
N 2164
J 765 710 8
J 870 710 7
B 1 2
L 770 717 12 0 3 0 1 0 BOARD_ID[15:0]
N 2377
J 855 170 9
J 790 170 8
J 925 135 8
J 855 135 9
B 4 3
L 865 142 12 0 3 0 1 0 FKILL[14:0]
B 4 1
B 2 1
L 780 177 12 0 3 0 1 0 FKILL[15:0]
N 2363
J 610 810 7
J 515 810 8
B 2 1
L 500 817 14 0 3 0 1 0 ID_SHIFT[0:15]
N 2117
J 510 565 9
J 485 565 8
J 595 550 7
J 510 550 9
B 4 1
B 4 3
L 520 552 12 0 3 0 1 0 SD_SHIFT[14:0]
B 2 1
L 470 572 14 0 3 0 1 0 SD_SHIFT[0:15]
N 2394
J 1155 230 8
J 1245 230 7
B 1 2
L 1125 235 20 0 3 0 1 0 LA1_[15:0]
N 2392
J 995 260 1
J 1075 260 3
J 1075 250 3
J 1085 250 2
S 1 2
L 1005 260 14 0 3 0 1 0 LED_MODE11
S 3 4
S 3 2
N 2399
J 1680 425 7
J 1590 425 8
B 2 1
L 1560 430 20 0 3 0 1 0 LA0_[15:0]
N 2286
J 395 790 2
J 350 790 2
S 2 1
L 340 790 14 0 3 0 1 0 SEN_ID
N 2111
J 340 545 3
J 365 545 2
J 340 565 3
J 330 565 2
S 4 3
S 1 3
S 1 2
L 350 545 12 0 3 0 1 0 SEN
N 2287
J 270 780 2
J 210 780 1
S 2 1
L 215 780 14 0 3 0 1 1 RDY_IN2
N 2179
J 540 680 2
J 510 680 1
S 2 1
L 515 680 12 0 3 0 1 0 SEN_ID
N 2180
J 620 690 2
J 645 690 2
S 1 2
L 605 690 12 0 3 0 1 0 ID_LD
N 2125
J 670 150 2
J 610 150 2
S 2 1
L 610 150 12 0 3 0 1 0 KILL_LD
N 2230
J 1135 495 2
J 1065 495 1
S 2 1
L 1070 495 12 0 3 0 1 0 ID_LOADED
N 2389
J 990 370 7
J 1085 370 8
B 1 2
L 975 377 14 0 3 0 1 0 ID_SHIFT[0:15]
N 2391
J 1085 230 8
J 990 230 7
B 2 1
L 975 237 14 0 3 0 1 0 SD_SHIFT[0:15]
I 2317 virtex2p:NAND4B2 1 1135 525 0 1 '
C 2227 1 6 0
C 2204 2 1 0
C 2219 1 3 0
C 2315 1 4 0
C 2220 1 5 0
I 2231 virtex2p:AND2 1 1135 475 0 1 '
C 2233 2 20 0
C 2229 2 18 0
C 2230 1 19 0
I 2155 virtex:OPAD 1 1585 495 0 1 '
C 2160 2 1 0
N 2229
J 1065 515 1
J 1135 515 2
S 1 2
L 1070 515 12 0 3 0 1 0 SD_LOADED
I 2222 virtex2p:FDPE 1 1290 425 0 1 '
C 2224 1 3 0
C 2232 2 2 0
C 2233 1 1 0
C 2227 3 14 0
C 2225 1 4 0
I 2409 virtex2p:BUF 1 1360 400 0 1 '
C 2410 31 1 0
C 2402 2 2 0
I 2413 virtex2p:BUF 1 1360 380 0 1 '
C 2405 2 2 0
C 2410 9 1 0
I 2422 virtex2p:BUF 1 1360 360 0 1 '
C 2410 21 1 0
C 2406 1 2 0
I 2424 virtex2p:BUF 1 1360 340 0 1 '
C 2460 1 2 0
C 2410 19 1 0
I 2426 virtex2p:BUF 1 1360 310 0 1 '
C 2410 17 1 0
C 2400 2 2 0
I 2428 virtex2p:BUF 1 1360 290 0 1 '
C 2403 1 2 0
C 2410 15 1 0
I 2430 virtex2p:BUF 1 1360 270 0 1 '
C 2410 13 1 0
C 2408 2 2 0
I 2432 virtex2p:BUF 1 1360 250 0 1 '
C 2459 2 2 0
C 2410 11 1 0
I 2440 virtex2p:BUF 1 1360 220 0 1 '
C 2457 2 2 0
C 2410 2 1 0
I 2438 virtex2p:BUF 1 1360 200 0 1 '
C 2410 3 1 0
C 2456 1 2 0
I 2436 virtex2p:BUF 1 1360 180 0 1 '
C 2454 1 2 0
C 2410 5 1 0
I 2434 virtex2p:BUF 1 1360 160 0 1 '
C 2410 7 1 0
C 2455 1 2 0
I 2419 virtex2p:BUF 1 1360 130 0 1 '
C 2410 25 1 0
C 2401 1 2 0
I 2418 virtex2p:BUF 1 1360 110 0 1 '
C 2404 2 2 0
C 2410 23 1 0
I 2416 virtex2p:BUF 1 1360 90 0 1 '
C 2407 1 2 0
C 2410 27 1 0
I 2414 virtex2p:BUF 1 1360 70 0 1 '
C 2410 29 1 0
C 2453 1 2 0
I 2398 virtex:BUFE16 1 1520 415 0 1 '
C 2397 1 4 0
C 2410 35 2 0
C 2399 2 1 0
I 2384 virtex:BUFE16 1 1085 360 0 1 '
C 2385 1 4 0
C 2389 2 2 0
C 2395 2 1 0
I 2393 virtex:BUFE16 1 1085 220 0 1 '
C 2394 1 1 0
C 2391 1 2 0
C 2392 4 4 0
I 2104 virtex:IBUFG 1 120 515 0 1 '
A 160 520 5 0 3 3 IOSTANDARD=LVCMOS33
C 2103 1 2 0
C 2106 2 1 0
I 2442 virtex:OBUF 1 1485 495 0 1 '
A 1515 510 5 0 3 3 IOSTANDARD=LVCMOS33
C 2160 1 1 0
C 2225 2 2 0
I 2445 virtex:OBUF 1 1390 1000 0 1 '
A 1430 1005 5 0 3 3 IOSTANDARD=LVCMOS33
C 2261 2 1 0
C 2251 1 2 0
I 2447 virtex:OBUF 1 1390 875 0 1 '
A 1430 880 5 0 3 3 IOSTANDARD=LVCMOS33
C 2255 2 1 0
C 2467 1 2 0
I 2151 OBUF15 1 510 935 0 1 '
C 2134 2 1 0
C 2150 3 2 0
I 2450 OBUF16 1 510 890 0 1 '
C 2145 1 2 0
C 2146 2 1 0
I 2443 virtex:IBUF 1 180 675 0 1 '
A 220 680 5 0 3 3 IOSTANDARD=LVCMOS33
C 2305 2 2 0
C 2308 2 1 0
N 2242
J 1135 875 7
J 1235 875 8
B 1 2
L 1135 877 14 0 3 0 1 0 IN_RD_SYNC[4:0]
N 2461
J 980 950 1
J 1070 950 2
S 1 2
L 990 950 12 0 3 0 1 0 DMB_FMM_WARN
N 2266
J 1150 960 2
J 1235 960 2
S 1 2
L 1140 960 14 0 3 0 1 0 EXTERNAL_AF
I 2462 virtex:OR2 1 1070 930 0 1 '
C 2266 1 10 0
C 2463 2 9 0
C 2461 2 7 0
I 2465 virtex2p:OR6 1 955 760 0 1 '
C 2276 1 3 0
C 2275 2 1 0
C 2282 2 6 0
C 2277 1 8 0
C 2279 2 7 0
C 2464 1 4 0
C 2278 4 5 0
N 2464
J 955 800 2
J 820 800 1
S 2 1
L 830 800 14 0 3 0 1 0 DMB_CRIT_ERR
N 2278
J 945 780 3
J 945 765 3
J 820 765 1
J 955 780 2
S 2 1
S 1 4
S 3 2
L 830 765 14 0 3 0 1 0 STUCK_DAT
N 2467
J 1390 885 2
J 1315 885 2
S 2 1
L 1305 885 12 0 3 0 1 0 DDU_LOST_SYNC
T 696 38 20 0 3 DDU Bit Test Control
Q 11 0 0
T 696 18 20 0 3 DDU Controller Logic
Q 11 0 0
T 696 -2 20 0 3 CMS CSC Electronics
Q 11 0 0
T 1295 35 25 0 3 1
Q 11 0 0
T 1149 30 25 0 3 JRG
Q 11 0 0
T 1535 30 25 0 3 D785C
Q 11 0 0
T 1285 840 18 0 3 Add Crti.Err here, but Not FULL?
Q 13 0 0
T 1685 920 18 0 9 need L1 Throttle
Q 12 0 0
T 1685 855 18 0 9 need Sync RST
Q 12 0 0
T 1685 795 18 0 9 need Hard RST
Q 12 0 0
T 1290 1030 18 0 3 VME-FPGA ORs these with DONE bits.
Q 13 0 0
T 1645 25 25 0 7 2H
Q 11 0 0
T 910 895 18 0 3 Hard Reset
Q 13 0 0
T 1130 880 18 0 8 InRdCtrl Lost Sync:
Q 11 0 0
T 1315 550 24 0 3 DCC_StopDAT = HI  (Low True)
Q 14 0 0
T 1315 575 24 0 3 DCC_LinkRDY = HI  (Low True)
Q 14 0 0
T 1315 600 24 0 3 RDYIN[2:0] = HI  (Low True)
Q 14 0 0
T 1315 625 24 0 3 TXEN[14:0] = HI  (Low True)
Q 14 0 0
T 1315 650 24 0 3 SEN6 (vme2) = HI
Q 14 0 0
T 1315 675 24 0 3 SENIN (sen5) = HI
Q 14 0 0
T 1315 700 24 0 3 LD_RDY (vme3) = HI
Q 14 0 0
T 1315 725 24 0 3 DDU_BUSY = HI
Q 14 0 0
T 1665 755 40 0 9 Default States (during rst, prog & config)
Q 14 1 0
T 890 740 18 0 3 Hard or Sync Reset?
Q 13 0 0
T 100 785 14 0 3 "VME6"
Q 11 0 0
T 125 670 14 0 3 "VME5"
Q 11 0 0
T 1545 490 14 0 3 "VME7"
Q 11 0 0
U 1350 0 20 0 9 3 @DATETIME=7-14-2005_17:18
U 1530 0 20 0 9 3 @NAME=TESTCTRL
U 1550 0 20 0 3 3 @SHEET=9
E
