Running: xsim.dir/Task_In_Verilog_Tb_behav/xsimk.exe -simmode gui -wdb Task_In_Verilog_Tb_behav.wdb -simrunnum 0 -socket 55474
Design successfully loaded
Design Loading Memory Usage: 6784 KB (Peak: 6784 KB)
Design Loading CPU Usage: 15 ms
Simulation completed
Simulation Memory Usage: 7440 KB (Peak: 7440 KB)
Simulation CPU Usage: 15 ms
