{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1672020215939 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1672020215945 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 25 18:03:35 2022 " "Processing started: Sun Dec 25 18:03:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1672020215945 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672020215945 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off task3 -c task3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off task3 -c task3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672020215945 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1672020216565 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1672020216565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.sv 1 1 " "Found 1 design units, including 1 entities, in source file shifter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.sv" "" { Text "C:/Users/leest/OneDrive/Documents/School/Cpen211/lab7_submission/shifter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672020224279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672020224279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/Users/leest/OneDrive/Documents/School/Cpen211/lab7_submission/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672020224285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672020224285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramtest.sv 2 2 " "Found 2 design units, including 2 entities, in source file ramtest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ramtest " "Found entity 1: ramtest" {  } { { "ramtest.sv" "" { Text "C:/Users/leest/OneDrive/Documents/School/Cpen211/lab7_submission/ramtest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672020224290 ""} { "Info" "ISGN_ENTITY_NAME" "2 tb_ramtest " "Found entity 2: tb_ramtest" {  } { { "ramtest.sv" "" { Text "C:/Users/leest/OneDrive/Documents/School/Cpen211/lab7_submission/ramtest.sv" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672020224290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672020224290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.sv" "" { Text "C:/Users/leest/OneDrive/Documents/School/Cpen211/lab7_submission/ram.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672020224295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672020224295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "idecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file idecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 idecoder " "Found entity 1: idecoder" {  } { { "idecoder.sv" "" { Text "C:/Users/leest/OneDrive/Documents/School/Cpen211/lab7_submission/idecoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672020224301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672020224301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/Users/leest/OneDrive/Documents/School/Cpen211/lab7_submission/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672020224306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672020224306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "C:/Users/leest/OneDrive/Documents/School/Cpen211/lab7_submission/controller.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672020224312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672020224312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.sv" "" { Text "C:/Users/leest/OneDrive/Documents/School/Cpen211/lab7_submission/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672020224318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672020224318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task3.sv 1 1 " "Found 1 design units, including 1 entities, in source file task3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 task3 " "Found entity 1: task3" {  } { { "task3.sv" "" { Text "C:/Users/leest/OneDrive/Documents/School/Cpen211/lab7_submission/task3.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672020224323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672020224323 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_data datapath.sv(27) " "Verilog HDL Implicit Net warning at datapath.sv(27): created implicit net for \"w_data\"" {  } { { "datapath.sv" "" { Text "C:/Users/leest/OneDrive/Documents/School/Cpen211/lab7_submission/datapath.sv" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672020224324 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "task3 " "Elaborating entity \"task3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1672020224357 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 task3.sv(67) " "Verilog HDL assignment warning at task3.sv(67): truncated value with size 32 to match size of target (8)" {  } { { "task3.sv" "" { Text "C:/Users/leest/OneDrive/Documents/School/Cpen211/lab7_submission/task3.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672020224359 "|task3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 task3.sv(83) " "Verilog HDL assignment warning at task3.sv(83): truncated value with size 16 to match size of target (8)" {  } { { "task3.sv" "" { Text "C:/Users/leest/OneDrive/Documents/School/Cpen211/lab7_submission/task3.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672020224360 "|task3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:Contr " "Elaborating entity \"controller\" for hierarchy \"controller:Contr\"" {  } { { "task3.sv" "Contr" { Text "C:/Users/leest/OneDrive/Documents/School/Cpen211/lab7_submission/task3.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672020224361 ""}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "controller.sv(288) " "Verilog HDL Casex/Casez warning at controller.sv(288): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "controller.sv" "" { Text "C:/Users/leest/OneDrive/Documents/School/Cpen211/lab7_submission/controller.sv" 288 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1672020224363 "|task3|controller:Contr"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "controller.sv(308) " "Verilog HDL Casex/Casez warning at controller.sv(308): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "controller.sv" "" { Text "C:/Users/leest/OneDrive/Documents/School/Cpen211/lab7_submission/controller.sv" 308 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1672020224363 "|task3|controller:Contr"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "controller.sv(365) " "Verilog HDL Casex/Casez warning at controller.sv(365): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "controller.sv" "" { Text "C:/Users/leest/OneDrive/Documents/School/Cpen211/lab7_submission/controller.sv" 365 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1672020224363 "|task3|controller:Contr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "idecoder idecoder:Dec " "Elaborating entity \"idecoder\" for hierarchy \"idecoder:Dec\"" {  } { { "task3.sv" "Dec" { Text "C:/Users/leest/OneDrive/Documents/School/Cpen211/lab7_submission/task3.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672020224373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:Datapath " "Elaborating entity \"datapath\" for hierarchy \"datapath:Datapath\"" {  } { { "task3.sv" "Datapath" { Text "C:/Users/leest/OneDrive/Documents/School/Cpen211/lab7_submission/task3.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672020224382 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_data datapath.sv(27) " "Verilog HDL or VHDL warning at datapath.sv(27): object \"w_data\" assigned a value but never read" {  } { { "datapath.sv" "" { Text "C:/Users/leest/OneDrive/Documents/School/Cpen211/lab7_submission/datapath.sv" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1672020224382 "|task3|datapath:Datapath"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 datapath.sv(27) " "Verilog HDL assignment warning at datapath.sv(27): truncated value with size 16 to match size of target (1)" {  } { { "datapath.sv" "" { Text "C:/Users/leest/OneDrive/Documents/School/Cpen211/lab7_submission/datapath.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672020224382 "|task3|datapath:Datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile datapath:Datapath\|regfile:RegFile " "Elaborating entity \"regfile\" for hierarchy \"datapath:Datapath\|regfile:RegFile\"" {  } { { "datapath.sv" "RegFile" { Text "C:/Users/leest/OneDrive/Documents/School/Cpen211/lab7_submission/datapath.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672020224394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter datapath:Datapath\|shifter:Shifter " "Elaborating entity \"shifter\" for hierarchy \"datapath:Datapath\|shifter:Shifter\"" {  } { { "datapath.sv" "Shifter" { Text "C:/Users/leest/OneDrive/Documents/School/Cpen211/lab7_submission/datapath.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672020224403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU datapath:Datapath\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"datapath:Datapath\|ALU:alu\"" {  } { { "datapath.sv" "alu" { Text "C:/Users/leest/OneDrive/Documents/School/Cpen211/lab7_submission/datapath.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672020224411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:RAM " "Elaborating entity \"ram\" for hierarchy \"ram:RAM\"" {  } { { "task3.sv" "RAM" { Text "C:/Users/leest/OneDrive/Documents/School/Cpen211/lab7_submission/task3.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672020224420 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "datapath:Datapath\|regfile:RegFile\|m " "RAM logic \"datapath:Datapath\|regfile:RegFile\|m\" is uninferred due to asynchronous read logic" {  } { { "regfile.sv" "m" { Text "C:/Users/leest/OneDrive/Documents/School/Cpen211/lab7_submission/regfile.sv" 2 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1672020224749 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1672020224749 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram:RAM\|m_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ram:RAM\|m_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1672020224822 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1672020224822 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1672020224822 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1672020224822 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1672020224822 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1672020224822 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1672020224822 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1672020224822 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1672020224822 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/task3.ram0_ram_1d0cf.hdl.mif " "Parameter INIT_FILE set to db/task3.ram0_ram_1d0cf.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1672020224822 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1672020224822 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1672020224822 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:RAM\|altsyncram:m_rtl_0 " "Elaborated megafunction instantiation \"ram:RAM\|altsyncram:m_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672020225047 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:RAM\|altsyncram:m_rtl_0 " "Instantiated megafunction \"ram:RAM\|altsyncram:m_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672020225047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672020225047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672020225047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672020225047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672020225047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672020225047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672020225047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672020225047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672020225047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/task3.ram0_ram_1d0cf.hdl.mif " "Parameter \"INIT_FILE\" = \"db/task3.ram0_ram_1d0cf.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672020225047 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1672020225047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pbc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pbc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pbc1 " "Found entity 1: altsyncram_pbc1" {  } { { "db/altsyncram_pbc1.tdf" "" { Text "C:/Users/leest/OneDrive/Documents/School/Cpen211/lab7_submission/db/altsyncram_pbc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672020225129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672020225129 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1672020225430 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1672020225808 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672020225808 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "329 " "Implemented 329 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1672020225952 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1672020225952 ""} { "Info" "ICUT_CUT_TM_LCELLS" "287 " "Implemented 287 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1672020225952 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1672020225952 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1672020225952 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4915 " "Peak virtual memory: 4915 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1672020225967 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 25 18:03:45 2022 " "Processing ended: Sun Dec 25 18:03:45 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1672020225967 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1672020225967 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1672020225967 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1672020225967 ""}
