// Generated by CIRCT firtool-1.66.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module ShiftQueue(
  input         clock,
                reset,
  output        io_enq_ready,	// src/main/scala/util/ShiftQueue.scala:17:14
  input         io_enq_valid,	// src/main/scala/util/ShiftQueue.scala:17:14
  input  [1:0]  io_enq_bits_btb_cfiType,	// src/main/scala/util/ShiftQueue.scala:17:14
                io_enq_bits_btb_mask,	// src/main/scala/util/ShiftQueue.scala:17:14
  input         io_enq_bits_btb_bridx,	// src/main/scala/util/ShiftQueue.scala:17:14
  input  [32:0] io_enq_bits_btb_target,	// src/main/scala/util/ShiftQueue.scala:17:14
  input         io_enq_bits_btb_entry,	// src/main/scala/util/ShiftQueue.scala:17:14
  input  [7:0]  io_enq_bits_btb_bht_history,	// src/main/scala/util/ShiftQueue.scala:17:14
  input         io_enq_bits_btb_bht_value,	// src/main/scala/util/ShiftQueue.scala:17:14
  input  [33:0] io_enq_bits_pc,	// src/main/scala/util/ShiftQueue.scala:17:14
  input  [31:0] io_enq_bits_data,	// src/main/scala/util/ShiftQueue.scala:17:14
  input  [1:0]  io_enq_bits_mask,	// src/main/scala/util/ShiftQueue.scala:17:14
  input         io_enq_bits_xcpt_pf_inst,	// src/main/scala/util/ShiftQueue.scala:17:14
                io_enq_bits_xcpt_ae_inst,	// src/main/scala/util/ShiftQueue.scala:17:14
                io_enq_bits_replay,	// src/main/scala/util/ShiftQueue.scala:17:14
                io_deq_ready,	// src/main/scala/util/ShiftQueue.scala:17:14
  output        io_deq_valid,	// src/main/scala/util/ShiftQueue.scala:17:14
  output [1:0]  io_deq_bits_btb_cfiType,	// src/main/scala/util/ShiftQueue.scala:17:14
  output        io_deq_bits_btb_taken,	// src/main/scala/util/ShiftQueue.scala:17:14
  output [1:0]  io_deq_bits_btb_mask,	// src/main/scala/util/ShiftQueue.scala:17:14
  output        io_deq_bits_btb_bridx,	// src/main/scala/util/ShiftQueue.scala:17:14
  output [32:0] io_deq_bits_btb_target,	// src/main/scala/util/ShiftQueue.scala:17:14
  output        io_deq_bits_btb_entry,	// src/main/scala/util/ShiftQueue.scala:17:14
  output [7:0]  io_deq_bits_btb_bht_history,	// src/main/scala/util/ShiftQueue.scala:17:14
  output        io_deq_bits_btb_bht_value,	// src/main/scala/util/ShiftQueue.scala:17:14
  output [33:0] io_deq_bits_pc,	// src/main/scala/util/ShiftQueue.scala:17:14
  output [31:0] io_deq_bits_data,	// src/main/scala/util/ShiftQueue.scala:17:14
  output [1:0]  io_deq_bits_mask,	// src/main/scala/util/ShiftQueue.scala:17:14
  output        io_deq_bits_xcpt_pf_inst,	// src/main/scala/util/ShiftQueue.scala:17:14
                io_deq_bits_xcpt_gf_inst,	// src/main/scala/util/ShiftQueue.scala:17:14
                io_deq_bits_xcpt_ae_inst,	// src/main/scala/util/ShiftQueue.scala:17:14
                io_deq_bits_replay,	// src/main/scala/util/ShiftQueue.scala:17:14
  output [4:0]  io_mask	// src/main/scala/util/ShiftQueue.scala:17:14
);

  reg         valid_4;	// src/main/scala/util/ShiftQueue.scala:21:30
  wire        io_enq_valid_0 = io_enq_valid;
  wire [1:0]  io_enq_bits_btb_cfiType_0 = io_enq_bits_btb_cfiType;
  wire [1:0]  io_enq_bits_btb_mask_0 = io_enq_bits_btb_mask;
  wire        io_enq_bits_btb_bridx_0 = io_enq_bits_btb_bridx;
  wire [32:0] io_enq_bits_btb_target_0 = io_enq_bits_btb_target;
  wire        io_enq_bits_btb_entry_0 = io_enq_bits_btb_entry;
  wire [7:0]  io_enq_bits_btb_bht_history_0 = io_enq_bits_btb_bht_history;
  wire        io_enq_bits_btb_bht_value_0 = io_enq_bits_btb_bht_value;
  wire [33:0] io_enq_bits_pc_0 = io_enq_bits_pc;
  wire [31:0] io_enq_bits_data_0 = io_enq_bits_data;
  wire [1:0]  io_enq_bits_mask_0 = io_enq_bits_mask;
  wire        io_enq_bits_xcpt_pf_inst_0 = io_enq_bits_xcpt_pf_inst;
  wire        io_enq_bits_xcpt_ae_inst_0 = io_enq_bits_xcpt_ae_inst;
  wire        io_enq_bits_replay_0 = io_enq_bits_replay;
  wire        io_deq_ready_0 = io_deq_ready;
  wire        io_enq_bits_btb_taken = 1'h0;
  wire        io_enq_bits_xcpt_gf_inst = 1'h0;
  wire        wdata_3_btb_taken = 1'h0;	// src/main/scala/util/ShiftQueue.scala:27:57
  wire        io_enq_ready_0 = ~valid_4;	// src/main/scala/util/ShiftQueue.scala:21:30, :31:46
  reg         valid_0;	// src/main/scala/util/ShiftQueue.scala:21:30
  reg         valid_1;	// src/main/scala/util/ShiftQueue.scala:21:30
  reg         valid_2;	// src/main/scala/util/ShiftQueue.scala:21:30
  reg         valid_3;	// src/main/scala/util/ShiftQueue.scala:21:30
  reg  [1:0]  elts_0_btb_cfiType;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg         elts_0_btb_taken;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg  [1:0]  elts_0_btb_mask;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg         elts_0_btb_bridx;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg  [32:0] elts_0_btb_target;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg         elts_0_btb_entry;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg  [7:0]  elts_0_btb_bht_history;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg         elts_0_btb_bht_value;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg  [33:0] elts_0_pc;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg  [31:0] elts_0_data;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg  [1:0]  elts_0_mask;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg         elts_0_xcpt_pf_inst;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg         elts_0_xcpt_gf_inst;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg         elts_0_xcpt_ae_inst;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg         elts_0_replay;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg  [1:0]  elts_1_btb_cfiType;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg         elts_1_btb_taken;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg  [1:0]  elts_1_btb_mask;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg         elts_1_btb_bridx;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg  [32:0] elts_1_btb_target;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg         elts_1_btb_entry;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg  [7:0]  elts_1_btb_bht_history;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg         elts_1_btb_bht_value;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg  [33:0] elts_1_pc;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg  [31:0] elts_1_data;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg  [1:0]  elts_1_mask;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg         elts_1_xcpt_pf_inst;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg         elts_1_xcpt_gf_inst;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg         elts_1_xcpt_ae_inst;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg         elts_1_replay;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg  [1:0]  elts_2_btb_cfiType;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg         elts_2_btb_taken;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg  [1:0]  elts_2_btb_mask;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg         elts_2_btb_bridx;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg  [32:0] elts_2_btb_target;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg         elts_2_btb_entry;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg  [7:0]  elts_2_btb_bht_history;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg         elts_2_btb_bht_value;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg  [33:0] elts_2_pc;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg  [31:0] elts_2_data;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg  [1:0]  elts_2_mask;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg         elts_2_xcpt_pf_inst;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg         elts_2_xcpt_gf_inst;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg         elts_2_xcpt_ae_inst;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg         elts_2_replay;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg  [1:0]  elts_3_btb_cfiType;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg         elts_3_btb_taken;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg  [1:0]  elts_3_btb_mask;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg         elts_3_btb_bridx;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg  [32:0] elts_3_btb_target;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg         elts_3_btb_entry;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg  [7:0]  elts_3_btb_bht_history;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg         elts_3_btb_bht_value;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg  [33:0] elts_3_pc;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg  [31:0] elts_3_data;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg  [1:0]  elts_3_mask;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg         elts_3_xcpt_pf_inst;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg         elts_3_xcpt_gf_inst;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg         elts_3_xcpt_ae_inst;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg         elts_3_replay;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg  [1:0]  elts_4_btb_cfiType;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg  [1:0]  elts_4_btb_mask;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg         elts_4_btb_bridx;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg  [32:0] elts_4_btb_target;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg         elts_4_btb_entry;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg  [7:0]  elts_4_btb_bht_history;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg         elts_4_btb_bht_value;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg  [33:0] elts_4_pc;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg  [31:0] elts_4_data;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg  [1:0]  elts_4_mask;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg         elts_4_xcpt_pf_inst;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg         elts_4_xcpt_gf_inst;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg         elts_4_xcpt_ae_inst;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg         elts_4_replay;	// src/main/scala/util/ShiftQueue.scala:22:25
  wire [1:0]  wdata_btb_cfiType =
    valid_1 ? elts_1_btb_cfiType : io_enq_bits_btb_cfiType_0;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
  wire        wdata_btb_taken = valid_1 & elts_1_btb_taken;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
  wire [1:0]  wdata_btb_mask = valid_1 ? elts_1_btb_mask : io_enq_bits_btb_mask_0;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
  wire        wdata_btb_bridx = valid_1 ? elts_1_btb_bridx : io_enq_bits_btb_bridx_0;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
  wire [32:0] wdata_btb_target = valid_1 ? elts_1_btb_target : io_enq_bits_btb_target_0;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
  wire        wdata_btb_entry = valid_1 ? elts_1_btb_entry : io_enq_bits_btb_entry_0;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
  wire [7:0]  wdata_btb_bht_history =
    valid_1 ? elts_1_btb_bht_history : io_enq_bits_btb_bht_history_0;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
  wire        wdata_btb_bht_value =
    valid_1 ? elts_1_btb_bht_value : io_enq_bits_btb_bht_value_0;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
  wire [33:0] wdata_pc = valid_1 ? elts_1_pc : io_enq_bits_pc_0;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
  wire [31:0] wdata_data = valid_1 ? elts_1_data : io_enq_bits_data_0;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
  wire [1:0]  wdata_mask = valid_1 ? elts_1_mask : io_enq_bits_mask_0;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
  wire        wdata_xcpt_pf_inst =
    valid_1 ? elts_1_xcpt_pf_inst : io_enq_bits_xcpt_pf_inst_0;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
  wire        wdata_xcpt_gf_inst = valid_1 & elts_1_xcpt_gf_inst;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
  wire        wdata_xcpt_ae_inst =
    valid_1 ? elts_1_xcpt_ae_inst : io_enq_bits_xcpt_ae_inst_0;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
  wire        wdata_replay = valid_1 ? elts_1_replay : io_enq_bits_replay_0;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
  wire        _valid_4_T_4 = io_enq_ready_0 & io_enq_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  wire        wen =
    io_deq_ready_0 ? valid_1 | _valid_4_T_4 & valid_0 : _valid_4_T_4 & ~valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/util/ShiftQueue.scala:21:30, :29:10, :30:{28,43}, :31:{43,46}
  wire [1:0]  wdata_1_btb_cfiType =
    valid_2 ? elts_2_btb_cfiType : io_enq_bits_btb_cfiType_0;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
  wire        wdata_1_btb_taken = valid_2 & elts_2_btb_taken;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
  wire [1:0]  wdata_1_btb_mask = valid_2 ? elts_2_btb_mask : io_enq_bits_btb_mask_0;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
  wire        wdata_1_btb_bridx = valid_2 ? elts_2_btb_bridx : io_enq_bits_btb_bridx_0;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
  wire [32:0] wdata_1_btb_target = valid_2 ? elts_2_btb_target : io_enq_bits_btb_target_0;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
  wire        wdata_1_btb_entry = valid_2 ? elts_2_btb_entry : io_enq_bits_btb_entry_0;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
  wire [7:0]  wdata_1_btb_bht_history =
    valid_2 ? elts_2_btb_bht_history : io_enq_bits_btb_bht_history_0;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
  wire        wdata_1_btb_bht_value =
    valid_2 ? elts_2_btb_bht_value : io_enq_bits_btb_bht_value_0;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
  wire [33:0] wdata_1_pc = valid_2 ? elts_2_pc : io_enq_bits_pc_0;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
  wire [31:0] wdata_1_data = valid_2 ? elts_2_data : io_enq_bits_data_0;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
  wire [1:0]  wdata_1_mask = valid_2 ? elts_2_mask : io_enq_bits_mask_0;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
  wire        wdata_1_xcpt_pf_inst =
    valid_2 ? elts_2_xcpt_pf_inst : io_enq_bits_xcpt_pf_inst_0;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
  wire        wdata_1_xcpt_gf_inst = valid_2 & elts_2_xcpt_gf_inst;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
  wire        wdata_1_xcpt_ae_inst =
    valid_2 ? elts_2_xcpt_ae_inst : io_enq_bits_xcpt_ae_inst_0;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
  wire        wdata_1_replay = valid_2 ? elts_2_replay : io_enq_bits_replay_0;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
  wire        wen_1 =
    io_deq_ready_0 ? valid_2 | _valid_4_T_4 & valid_1 : _valid_4_T_4 & valid_0 & ~valid_1;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/util/ShiftQueue.scala:21:30, :29:10, :30:{28,43}, :31:{23,43,46}
  wire [1:0]  wdata_2_btb_cfiType =
    valid_3 ? elts_3_btb_cfiType : io_enq_bits_btb_cfiType_0;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
  wire        wdata_2_btb_taken = valid_3 & elts_3_btb_taken;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
  wire [1:0]  wdata_2_btb_mask = valid_3 ? elts_3_btb_mask : io_enq_bits_btb_mask_0;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
  wire        wdata_2_btb_bridx = valid_3 ? elts_3_btb_bridx : io_enq_bits_btb_bridx_0;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
  wire [32:0] wdata_2_btb_target = valid_3 ? elts_3_btb_target : io_enq_bits_btb_target_0;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
  wire        wdata_2_btb_entry = valid_3 ? elts_3_btb_entry : io_enq_bits_btb_entry_0;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
  wire [7:0]  wdata_2_btb_bht_history =
    valid_3 ? elts_3_btb_bht_history : io_enq_bits_btb_bht_history_0;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
  wire        wdata_2_btb_bht_value =
    valid_3 ? elts_3_btb_bht_value : io_enq_bits_btb_bht_value_0;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
  wire [33:0] wdata_2_pc = valid_3 ? elts_3_pc : io_enq_bits_pc_0;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
  wire [31:0] wdata_2_data = valid_3 ? elts_3_data : io_enq_bits_data_0;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
  wire [1:0]  wdata_2_mask = valid_3 ? elts_3_mask : io_enq_bits_mask_0;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
  wire        wdata_2_xcpt_pf_inst =
    valid_3 ? elts_3_xcpt_pf_inst : io_enq_bits_xcpt_pf_inst_0;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
  wire        wdata_2_xcpt_gf_inst = valid_3 & elts_3_xcpt_gf_inst;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
  wire        wdata_2_xcpt_ae_inst =
    valid_3 ? elts_3_xcpt_ae_inst : io_enq_bits_xcpt_ae_inst_0;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
  wire        wdata_2_replay = valid_3 ? elts_3_replay : io_enq_bits_replay_0;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
  wire        wen_2 =
    io_deq_ready_0 ? valid_3 | _valid_4_T_4 & valid_2 : _valid_4_T_4 & valid_1 & ~valid_2;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/util/ShiftQueue.scala:21:30, :29:10, :30:{28,43}, :31:{23,43,46}
  wire [1:0]  wdata_3_btb_cfiType =
    valid_4 ? elts_4_btb_cfiType : io_enq_bits_btb_cfiType_0;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
  wire [1:0]  wdata_3_btb_mask = valid_4 ? elts_4_btb_mask : io_enq_bits_btb_mask_0;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
  wire        wdata_3_btb_bridx = valid_4 ? elts_4_btb_bridx : io_enq_bits_btb_bridx_0;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
  wire [32:0] wdata_3_btb_target = valid_4 ? elts_4_btb_target : io_enq_bits_btb_target_0;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
  wire        wdata_3_btb_entry = valid_4 ? elts_4_btb_entry : io_enq_bits_btb_entry_0;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
  wire [7:0]  wdata_3_btb_bht_history =
    valid_4 ? elts_4_btb_bht_history : io_enq_bits_btb_bht_history_0;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
  wire        wdata_3_btb_bht_value =
    valid_4 ? elts_4_btb_bht_value : io_enq_bits_btb_bht_value_0;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
  wire [33:0] wdata_3_pc = valid_4 ? elts_4_pc : io_enq_bits_pc_0;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
  wire [31:0] wdata_3_data = valid_4 ? elts_4_data : io_enq_bits_data_0;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
  wire [1:0]  wdata_3_mask = valid_4 ? elts_4_mask : io_enq_bits_mask_0;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
  wire        wdata_3_xcpt_pf_inst =
    valid_4 ? elts_4_xcpt_pf_inst : io_enq_bits_xcpt_pf_inst_0;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
  wire        wdata_3_xcpt_gf_inst = valid_4 & elts_4_xcpt_gf_inst;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
  wire        wdata_3_xcpt_ae_inst =
    valid_4 ? elts_4_xcpt_ae_inst : io_enq_bits_xcpt_ae_inst_0;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
  wire        wdata_3_replay = valid_4 ? elts_4_replay : io_enq_bits_replay_0;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
  wire        wen_3 =
    io_deq_ready_0 ? valid_4 | _valid_4_T_4 & valid_3 : _valid_4_T_4 & valid_2 & ~valid_3;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/util/ShiftQueue.scala:21:30, :29:10, :30:{28,43}, :31:{23,43,46}
  wire        wen_4 =
    io_deq_ready_0 ? _valid_4_T_4 & valid_4 : _valid_4_T_4 & valid_3 & ~valid_4;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/util/ShiftQueue.scala:21:30, :29:10, :30:43, :31:{23,43,46}
  wire        io_deq_valid_0 = io_enq_valid_0 | valid_0;	// src/main/scala/util/ShiftQueue.scala:21:30, :41:16, :45:{25,40}
  wire [1:0]  io_deq_bits_btb_cfiType_0 =
    valid_0 ? elts_0_btb_cfiType : io_enq_bits_btb_cfiType_0;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :42:15, :46:{22,36}
  wire        io_deq_bits_btb_taken_0 = valid_0 & elts_0_btb_taken;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :42:15, :46:{22,36}
  wire [1:0]  io_deq_bits_btb_mask_0 = valid_0 ? elts_0_btb_mask : io_enq_bits_btb_mask_0;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :42:15, :46:{22,36}
  wire        io_deq_bits_btb_bridx_0 =
    valid_0 ? elts_0_btb_bridx : io_enq_bits_btb_bridx_0;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :42:15, :46:{22,36}
  wire [32:0] io_deq_bits_btb_target_0 =
    valid_0 ? elts_0_btb_target : io_enq_bits_btb_target_0;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :42:15, :46:{22,36}
  wire        io_deq_bits_btb_entry_0 =
    valid_0 ? elts_0_btb_entry : io_enq_bits_btb_entry_0;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :42:15, :46:{22,36}
  wire [7:0]  io_deq_bits_btb_bht_history_0 =
    valid_0 ? elts_0_btb_bht_history : io_enq_bits_btb_bht_history_0;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :42:15, :46:{22,36}
  wire        io_deq_bits_btb_bht_value_0 =
    valid_0 ? elts_0_btb_bht_value : io_enq_bits_btb_bht_value_0;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :42:15, :46:{22,36}
  wire [33:0] io_deq_bits_pc_0 = valid_0 ? elts_0_pc : io_enq_bits_pc_0;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :42:15, :46:{22,36}
  wire [31:0] io_deq_bits_data_0 = valid_0 ? elts_0_data : io_enq_bits_data_0;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :42:15, :46:{22,36}
  wire [1:0]  io_deq_bits_mask_0 = valid_0 ? elts_0_mask : io_enq_bits_mask_0;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :42:15, :46:{22,36}
  wire        io_deq_bits_xcpt_pf_inst_0 =
    valid_0 ? elts_0_xcpt_pf_inst : io_enq_bits_xcpt_pf_inst_0;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :42:15, :46:{22,36}
  wire        io_deq_bits_xcpt_gf_inst_0 = valid_0 & elts_0_xcpt_gf_inst;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :42:15, :46:{22,36}
  wire        io_deq_bits_xcpt_ae_inst_0 =
    valid_0 ? elts_0_xcpt_ae_inst : io_enq_bits_xcpt_ae_inst_0;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :42:15, :46:{22,36}
  wire        io_deq_bits_replay_0 = valid_0 ? elts_0_replay : io_enq_bits_replay_0;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :42:15, :46:{22,36}
  wire [1:0]  io_mask_lo = {valid_1, valid_0};	// src/main/scala/util/ShiftQueue.scala:21:30, :53:20
  wire [1:0]  io_mask_hi_hi = {valid_4, valid_3};	// src/main/scala/util/ShiftQueue.scala:21:30, :53:20
  wire [2:0]  io_mask_hi = {io_mask_hi_hi, valid_2};	// src/main/scala/util/ShiftQueue.scala:21:30, :53:20
  wire [4:0]  io_mask_0 = {io_mask_hi, io_mask_lo};	// src/main/scala/util/ShiftQueue.scala:53:20
  wire [2:0]  io_count =
    {1'h0, {1'h0, io_mask_0[0]} + {1'h0, io_mask_0[1]}}
    + {1'h0, {1'h0, io_mask_0[2]} + {1'h0, io_mask_0[3]} + {1'h0, io_mask_0[4]}};	// src/main/scala/util/ShiftQueue.scala:54:23
  always @(posedge clock) begin
    if (reset) begin
      valid_0 <= 1'h0;	// src/main/scala/util/ShiftQueue.scala:21:30
      valid_1 <= 1'h0;	// src/main/scala/util/ShiftQueue.scala:21:30
      valid_2 <= 1'h0;	// src/main/scala/util/ShiftQueue.scala:21:30
      valid_3 <= 1'h0;	// src/main/scala/util/ShiftQueue.scala:21:30
      valid_4 <= 1'h0;	// src/main/scala/util/ShiftQueue.scala:21:30
    end
    else if (io_deq_ready_0) begin
      valid_0 <= valid_1 | _valid_4_T_4 & valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/util/ShiftQueue.scala:21:30, :36:{28,43}
      valid_1 <= valid_2 | _valid_4_T_4 & valid_1;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/util/ShiftQueue.scala:21:30, :36:{28,43}
      valid_2 <= valid_3 | _valid_4_T_4 & valid_2;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/util/ShiftQueue.scala:21:30, :36:{28,43}
      valid_3 <= valid_4 | _valid_4_T_4 & valid_3;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/util/ShiftQueue.scala:21:30, :36:{28,43}
      valid_4 <= _valid_4_T_4 & valid_4;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/util/ShiftQueue.scala:21:30, :36:43
    end
    else begin
      valid_0 <= _valid_4_T_4 | valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/util/ShiftQueue.scala:21:30, :37:43
      valid_1 <= _valid_4_T_4 & valid_0 | valid_1;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/util/ShiftQueue.scala:21:30, :37:{23,43}
      valid_2 <= _valid_4_T_4 & valid_1 | valid_2;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/util/ShiftQueue.scala:21:30, :37:{23,43}
      valid_3 <= _valid_4_T_4 & valid_2 | valid_3;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/util/ShiftQueue.scala:21:30, :37:{23,43}
      valid_4 <= _valid_4_T_4 & valid_3 | valid_4;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/util/ShiftQueue.scala:21:30, :37:{23,43}
    end
    if (wen) begin	// src/main/scala/util/ShiftQueue.scala:29:10
      elts_0_btb_cfiType <= wdata_btb_cfiType;	// src/main/scala/util/ShiftQueue.scala:22:25, :27:57
      elts_0_btb_taken <= wdata_btb_taken;	// src/main/scala/util/ShiftQueue.scala:22:25, :27:57
      elts_0_btb_mask <= wdata_btb_mask;	// src/main/scala/util/ShiftQueue.scala:22:25, :27:57
      elts_0_btb_bridx <= wdata_btb_bridx;	// src/main/scala/util/ShiftQueue.scala:22:25, :27:57
      elts_0_btb_target <= wdata_btb_target;	// src/main/scala/util/ShiftQueue.scala:22:25, :27:57
      elts_0_btb_entry <= wdata_btb_entry;	// src/main/scala/util/ShiftQueue.scala:22:25, :27:57
      elts_0_btb_bht_history <= wdata_btb_bht_history;	// src/main/scala/util/ShiftQueue.scala:22:25, :27:57
      elts_0_btb_bht_value <= wdata_btb_bht_value;	// src/main/scala/util/ShiftQueue.scala:22:25, :27:57
      elts_0_pc <= wdata_pc;	// src/main/scala/util/ShiftQueue.scala:22:25, :27:57
      elts_0_data <= wdata_data;	// src/main/scala/util/ShiftQueue.scala:22:25, :27:57
      elts_0_mask <= wdata_mask;	// src/main/scala/util/ShiftQueue.scala:22:25, :27:57
      elts_0_xcpt_pf_inst <= wdata_xcpt_pf_inst;	// src/main/scala/util/ShiftQueue.scala:22:25, :27:57
      elts_0_xcpt_gf_inst <= wdata_xcpt_gf_inst;	// src/main/scala/util/ShiftQueue.scala:22:25, :27:57
      elts_0_xcpt_ae_inst <= wdata_xcpt_ae_inst;	// src/main/scala/util/ShiftQueue.scala:22:25, :27:57
      elts_0_replay <= wdata_replay;	// src/main/scala/util/ShiftQueue.scala:22:25, :27:57
    end
    if (wen_1) begin	// src/main/scala/util/ShiftQueue.scala:29:10
      elts_1_btb_cfiType <= wdata_1_btb_cfiType;	// src/main/scala/util/ShiftQueue.scala:22:25, :27:57
      elts_1_btb_taken <= wdata_1_btb_taken;	// src/main/scala/util/ShiftQueue.scala:22:25, :27:57
      elts_1_btb_mask <= wdata_1_btb_mask;	// src/main/scala/util/ShiftQueue.scala:22:25, :27:57
      elts_1_btb_bridx <= wdata_1_btb_bridx;	// src/main/scala/util/ShiftQueue.scala:22:25, :27:57
      elts_1_btb_target <= wdata_1_btb_target;	// src/main/scala/util/ShiftQueue.scala:22:25, :27:57
      elts_1_btb_entry <= wdata_1_btb_entry;	// src/main/scala/util/ShiftQueue.scala:22:25, :27:57
      elts_1_btb_bht_history <= wdata_1_btb_bht_history;	// src/main/scala/util/ShiftQueue.scala:22:25, :27:57
      elts_1_btb_bht_value <= wdata_1_btb_bht_value;	// src/main/scala/util/ShiftQueue.scala:22:25, :27:57
      elts_1_pc <= wdata_1_pc;	// src/main/scala/util/ShiftQueue.scala:22:25, :27:57
      elts_1_data <= wdata_1_data;	// src/main/scala/util/ShiftQueue.scala:22:25, :27:57
      elts_1_mask <= wdata_1_mask;	// src/main/scala/util/ShiftQueue.scala:22:25, :27:57
      elts_1_xcpt_pf_inst <= wdata_1_xcpt_pf_inst;	// src/main/scala/util/ShiftQueue.scala:22:25, :27:57
      elts_1_xcpt_gf_inst <= wdata_1_xcpt_gf_inst;	// src/main/scala/util/ShiftQueue.scala:22:25, :27:57
      elts_1_xcpt_ae_inst <= wdata_1_xcpt_ae_inst;	// src/main/scala/util/ShiftQueue.scala:22:25, :27:57
      elts_1_replay <= wdata_1_replay;	// src/main/scala/util/ShiftQueue.scala:22:25, :27:57
    end
    if (wen_2) begin	// src/main/scala/util/ShiftQueue.scala:29:10
      elts_2_btb_cfiType <= wdata_2_btb_cfiType;	// src/main/scala/util/ShiftQueue.scala:22:25, :27:57
      elts_2_btb_taken <= wdata_2_btb_taken;	// src/main/scala/util/ShiftQueue.scala:22:25, :27:57
      elts_2_btb_mask <= wdata_2_btb_mask;	// src/main/scala/util/ShiftQueue.scala:22:25, :27:57
      elts_2_btb_bridx <= wdata_2_btb_bridx;	// src/main/scala/util/ShiftQueue.scala:22:25, :27:57
      elts_2_btb_target <= wdata_2_btb_target;	// src/main/scala/util/ShiftQueue.scala:22:25, :27:57
      elts_2_btb_entry <= wdata_2_btb_entry;	// src/main/scala/util/ShiftQueue.scala:22:25, :27:57
      elts_2_btb_bht_history <= wdata_2_btb_bht_history;	// src/main/scala/util/ShiftQueue.scala:22:25, :27:57
      elts_2_btb_bht_value <= wdata_2_btb_bht_value;	// src/main/scala/util/ShiftQueue.scala:22:25, :27:57
      elts_2_pc <= wdata_2_pc;	// src/main/scala/util/ShiftQueue.scala:22:25, :27:57
      elts_2_data <= wdata_2_data;	// src/main/scala/util/ShiftQueue.scala:22:25, :27:57
      elts_2_mask <= wdata_2_mask;	// src/main/scala/util/ShiftQueue.scala:22:25, :27:57
      elts_2_xcpt_pf_inst <= wdata_2_xcpt_pf_inst;	// src/main/scala/util/ShiftQueue.scala:22:25, :27:57
      elts_2_xcpt_gf_inst <= wdata_2_xcpt_gf_inst;	// src/main/scala/util/ShiftQueue.scala:22:25, :27:57
      elts_2_xcpt_ae_inst <= wdata_2_xcpt_ae_inst;	// src/main/scala/util/ShiftQueue.scala:22:25, :27:57
      elts_2_replay <= wdata_2_replay;	// src/main/scala/util/ShiftQueue.scala:22:25, :27:57
    end
    if (wen_3) begin	// src/main/scala/util/ShiftQueue.scala:29:10
      elts_3_btb_cfiType <= wdata_3_btb_cfiType;	// src/main/scala/util/ShiftQueue.scala:22:25, :27:57
      elts_3_btb_mask <= wdata_3_btb_mask;	// src/main/scala/util/ShiftQueue.scala:22:25, :27:57
      elts_3_btb_bridx <= wdata_3_btb_bridx;	// src/main/scala/util/ShiftQueue.scala:22:25, :27:57
      elts_3_btb_target <= wdata_3_btb_target;	// src/main/scala/util/ShiftQueue.scala:22:25, :27:57
      elts_3_btb_entry <= wdata_3_btb_entry;	// src/main/scala/util/ShiftQueue.scala:22:25, :27:57
      elts_3_btb_bht_history <= wdata_3_btb_bht_history;	// src/main/scala/util/ShiftQueue.scala:22:25, :27:57
      elts_3_btb_bht_value <= wdata_3_btb_bht_value;	// src/main/scala/util/ShiftQueue.scala:22:25, :27:57
      elts_3_pc <= wdata_3_pc;	// src/main/scala/util/ShiftQueue.scala:22:25, :27:57
      elts_3_data <= wdata_3_data;	// src/main/scala/util/ShiftQueue.scala:22:25, :27:57
      elts_3_mask <= wdata_3_mask;	// src/main/scala/util/ShiftQueue.scala:22:25, :27:57
      elts_3_xcpt_pf_inst <= wdata_3_xcpt_pf_inst;	// src/main/scala/util/ShiftQueue.scala:22:25, :27:57
      elts_3_xcpt_gf_inst <= wdata_3_xcpt_gf_inst;	// src/main/scala/util/ShiftQueue.scala:22:25, :27:57
      elts_3_xcpt_ae_inst <= wdata_3_xcpt_ae_inst;	// src/main/scala/util/ShiftQueue.scala:22:25, :27:57
      elts_3_replay <= wdata_3_replay;	// src/main/scala/util/ShiftQueue.scala:22:25, :27:57
    end
    elts_3_btb_taken <= ~wen_3 & elts_3_btb_taken;	// src/main/scala/util/ShiftQueue.scala:22:25, :29:10, :32:{16,26}
    if (wen_4) begin	// src/main/scala/util/ShiftQueue.scala:29:10
      elts_4_btb_cfiType <= io_enq_bits_btb_cfiType_0;	// src/main/scala/util/ShiftQueue.scala:22:25
      elts_4_btb_mask <= io_enq_bits_btb_mask_0;	// src/main/scala/util/ShiftQueue.scala:22:25
      elts_4_btb_bridx <= io_enq_bits_btb_bridx_0;	// src/main/scala/util/ShiftQueue.scala:22:25
      elts_4_btb_target <= io_enq_bits_btb_target_0;	// src/main/scala/util/ShiftQueue.scala:22:25
      elts_4_btb_entry <= io_enq_bits_btb_entry_0;	// src/main/scala/util/ShiftQueue.scala:22:25
      elts_4_btb_bht_history <= io_enq_bits_btb_bht_history_0;	// src/main/scala/util/ShiftQueue.scala:22:25
      elts_4_btb_bht_value <= io_enq_bits_btb_bht_value_0;	// src/main/scala/util/ShiftQueue.scala:22:25
      elts_4_pc <= io_enq_bits_pc_0;	// src/main/scala/util/ShiftQueue.scala:22:25
      elts_4_data <= io_enq_bits_data_0;	// src/main/scala/util/ShiftQueue.scala:22:25
      elts_4_mask <= io_enq_bits_mask_0;	// src/main/scala/util/ShiftQueue.scala:22:25
      elts_4_xcpt_pf_inst <= io_enq_bits_xcpt_pf_inst_0;	// src/main/scala/util/ShiftQueue.scala:22:25
      elts_4_xcpt_ae_inst <= io_enq_bits_xcpt_ae_inst_0;	// src/main/scala/util/ShiftQueue.scala:22:25
      elts_4_replay <= io_enq_bits_replay_0;	// src/main/scala/util/ShiftQueue.scala:22:25
    end
    elts_4_xcpt_gf_inst <= ~wen_4 & elts_4_xcpt_gf_inst;	// src/main/scala/util/ShiftQueue.scala:22:25, :29:10, :32:{16,26}
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin
      automatic logic [31:0] _RANDOM[0:19];
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [4:0] i = 5'h0; i < 5'h14; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        valid_0 = _RANDOM[5'h0][0];	// src/main/scala/util/ShiftQueue.scala:21:30
        valid_1 = _RANDOM[5'h0][1];	// src/main/scala/util/ShiftQueue.scala:21:30
        valid_2 = _RANDOM[5'h0][2];	// src/main/scala/util/ShiftQueue.scala:21:30
        valid_3 = _RANDOM[5'h0][3];	// src/main/scala/util/ShiftQueue.scala:21:30
        valid_4 = _RANDOM[5'h0][4];	// src/main/scala/util/ShiftQueue.scala:21:30
        elts_0_btb_cfiType = _RANDOM[5'h0][6:5];	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25
        elts_0_btb_taken = _RANDOM[5'h0][7];	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25
        elts_0_btb_mask = _RANDOM[5'h0][9:8];	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25
        elts_0_btb_bridx = _RANDOM[5'h0][10];	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25
        elts_0_btb_target = {_RANDOM[5'h0][31:11], _RANDOM[5'h1][11:0]};	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25
        elts_0_btb_entry = _RANDOM[5'h1][12];	// src/main/scala/util/ShiftQueue.scala:22:25
        elts_0_btb_bht_history = _RANDOM[5'h1][20:13];	// src/main/scala/util/ShiftQueue.scala:22:25
        elts_0_btb_bht_value = _RANDOM[5'h1][21];	// src/main/scala/util/ShiftQueue.scala:22:25
        elts_0_pc = {_RANDOM[5'h1][31:22], _RANDOM[5'h2][23:0]};	// src/main/scala/util/ShiftQueue.scala:22:25
        elts_0_data = {_RANDOM[5'h2][31:24], _RANDOM[5'h3][23:0]};	// src/main/scala/util/ShiftQueue.scala:22:25
        elts_0_mask = _RANDOM[5'h3][25:24];	// src/main/scala/util/ShiftQueue.scala:22:25
        elts_0_xcpt_pf_inst = _RANDOM[5'h3][26];	// src/main/scala/util/ShiftQueue.scala:22:25
        elts_0_xcpt_gf_inst = _RANDOM[5'h3][27];	// src/main/scala/util/ShiftQueue.scala:22:25
        elts_0_xcpt_ae_inst = _RANDOM[5'h3][28];	// src/main/scala/util/ShiftQueue.scala:22:25
        elts_0_replay = _RANDOM[5'h3][29];	// src/main/scala/util/ShiftQueue.scala:22:25
        elts_1_btb_cfiType = _RANDOM[5'h3][31:30];	// src/main/scala/util/ShiftQueue.scala:22:25
        elts_1_btb_taken = _RANDOM[5'h4][0];	// src/main/scala/util/ShiftQueue.scala:22:25
        elts_1_btb_mask = _RANDOM[5'h4][2:1];	// src/main/scala/util/ShiftQueue.scala:22:25
        elts_1_btb_bridx = _RANDOM[5'h4][3];	// src/main/scala/util/ShiftQueue.scala:22:25
        elts_1_btb_target = {_RANDOM[5'h4][31:4], _RANDOM[5'h5][4:0]};	// src/main/scala/util/ShiftQueue.scala:22:25
        elts_1_btb_entry = _RANDOM[5'h5][5];	// src/main/scala/util/ShiftQueue.scala:22:25
        elts_1_btb_bht_history = _RANDOM[5'h5][13:6];	// src/main/scala/util/ShiftQueue.scala:22:25
        elts_1_btb_bht_value = _RANDOM[5'h5][14];	// src/main/scala/util/ShiftQueue.scala:22:25
        elts_1_pc = {_RANDOM[5'h5][31:15], _RANDOM[5'h6][16:0]};	// src/main/scala/util/ShiftQueue.scala:22:25
        elts_1_data = {_RANDOM[5'h6][31:17], _RANDOM[5'h7][16:0]};	// src/main/scala/util/ShiftQueue.scala:22:25
        elts_1_mask = _RANDOM[5'h7][18:17];	// src/main/scala/util/ShiftQueue.scala:22:25
        elts_1_xcpt_pf_inst = _RANDOM[5'h7][19];	// src/main/scala/util/ShiftQueue.scala:22:25
        elts_1_xcpt_gf_inst = _RANDOM[5'h7][20];	// src/main/scala/util/ShiftQueue.scala:22:25
        elts_1_xcpt_ae_inst = _RANDOM[5'h7][21];	// src/main/scala/util/ShiftQueue.scala:22:25
        elts_1_replay = _RANDOM[5'h7][22];	// src/main/scala/util/ShiftQueue.scala:22:25
        elts_2_btb_cfiType = _RANDOM[5'h7][24:23];	// src/main/scala/util/ShiftQueue.scala:22:25
        elts_2_btb_taken = _RANDOM[5'h7][25];	// src/main/scala/util/ShiftQueue.scala:22:25
        elts_2_btb_mask = _RANDOM[5'h7][27:26];	// src/main/scala/util/ShiftQueue.scala:22:25
        elts_2_btb_bridx = _RANDOM[5'h7][28];	// src/main/scala/util/ShiftQueue.scala:22:25
        elts_2_btb_target = {_RANDOM[5'h7][31:29], _RANDOM[5'h8][29:0]};	// src/main/scala/util/ShiftQueue.scala:22:25
        elts_2_btb_entry = _RANDOM[5'h8][30];	// src/main/scala/util/ShiftQueue.scala:22:25
        elts_2_btb_bht_history = {_RANDOM[5'h8][31], _RANDOM[5'h9][6:0]};	// src/main/scala/util/ShiftQueue.scala:22:25
        elts_2_btb_bht_value = _RANDOM[5'h9][7];	// src/main/scala/util/ShiftQueue.scala:22:25
        elts_2_pc = {_RANDOM[5'h9][31:8], _RANDOM[5'hA][9:0]};	// src/main/scala/util/ShiftQueue.scala:22:25
        elts_2_data = {_RANDOM[5'hA][31:10], _RANDOM[5'hB][9:0]};	// src/main/scala/util/ShiftQueue.scala:22:25
        elts_2_mask = _RANDOM[5'hB][11:10];	// src/main/scala/util/ShiftQueue.scala:22:25
        elts_2_xcpt_pf_inst = _RANDOM[5'hB][12];	// src/main/scala/util/ShiftQueue.scala:22:25
        elts_2_xcpt_gf_inst = _RANDOM[5'hB][13];	// src/main/scala/util/ShiftQueue.scala:22:25
        elts_2_xcpt_ae_inst = _RANDOM[5'hB][14];	// src/main/scala/util/ShiftQueue.scala:22:25
        elts_2_replay = _RANDOM[5'hB][15];	// src/main/scala/util/ShiftQueue.scala:22:25
        elts_3_btb_cfiType = _RANDOM[5'hB][17:16];	// src/main/scala/util/ShiftQueue.scala:22:25
        elts_3_btb_taken = _RANDOM[5'hB][18];	// src/main/scala/util/ShiftQueue.scala:22:25
        elts_3_btb_mask = _RANDOM[5'hB][20:19];	// src/main/scala/util/ShiftQueue.scala:22:25
        elts_3_btb_bridx = _RANDOM[5'hB][21];	// src/main/scala/util/ShiftQueue.scala:22:25
        elts_3_btb_target = {_RANDOM[5'hB][31:22], _RANDOM[5'hC][22:0]};	// src/main/scala/util/ShiftQueue.scala:22:25
        elts_3_btb_entry = _RANDOM[5'hC][23];	// src/main/scala/util/ShiftQueue.scala:22:25
        elts_3_btb_bht_history = _RANDOM[5'hC][31:24];	// src/main/scala/util/ShiftQueue.scala:22:25
        elts_3_btb_bht_value = _RANDOM[5'hD][0];	// src/main/scala/util/ShiftQueue.scala:22:25
        elts_3_pc = {_RANDOM[5'hD][31:1], _RANDOM[5'hE][2:0]};	// src/main/scala/util/ShiftQueue.scala:22:25
        elts_3_data = {_RANDOM[5'hE][31:3], _RANDOM[5'hF][2:0]};	// src/main/scala/util/ShiftQueue.scala:22:25
        elts_3_mask = _RANDOM[5'hF][4:3];	// src/main/scala/util/ShiftQueue.scala:22:25
        elts_3_xcpt_pf_inst = _RANDOM[5'hF][5];	// src/main/scala/util/ShiftQueue.scala:22:25
        elts_3_xcpt_gf_inst = _RANDOM[5'hF][6];	// src/main/scala/util/ShiftQueue.scala:22:25
        elts_3_xcpt_ae_inst = _RANDOM[5'hF][7];	// src/main/scala/util/ShiftQueue.scala:22:25
        elts_3_replay = _RANDOM[5'hF][8];	// src/main/scala/util/ShiftQueue.scala:22:25
        elts_4_btb_cfiType = _RANDOM[5'hF][10:9];	// src/main/scala/util/ShiftQueue.scala:22:25
        elts_4_btb_mask = _RANDOM[5'hF][13:12];	// src/main/scala/util/ShiftQueue.scala:22:25
        elts_4_btb_bridx = _RANDOM[5'hF][14];	// src/main/scala/util/ShiftQueue.scala:22:25
        elts_4_btb_target = {_RANDOM[5'hF][31:15], _RANDOM[5'h10][15:0]};	// src/main/scala/util/ShiftQueue.scala:22:25
        elts_4_btb_entry = _RANDOM[5'h10][16];	// src/main/scala/util/ShiftQueue.scala:22:25
        elts_4_btb_bht_history = _RANDOM[5'h10][24:17];	// src/main/scala/util/ShiftQueue.scala:22:25
        elts_4_btb_bht_value = _RANDOM[5'h10][25];	// src/main/scala/util/ShiftQueue.scala:22:25
        elts_4_pc = {_RANDOM[5'h10][31:26], _RANDOM[5'h11][27:0]};	// src/main/scala/util/ShiftQueue.scala:22:25
        elts_4_data = {_RANDOM[5'h11][31:28], _RANDOM[5'h12][27:0]};	// src/main/scala/util/ShiftQueue.scala:22:25
        elts_4_mask = _RANDOM[5'h12][29:28];	// src/main/scala/util/ShiftQueue.scala:22:25
        elts_4_xcpt_pf_inst = _RANDOM[5'h12][30];	// src/main/scala/util/ShiftQueue.scala:22:25
        elts_4_xcpt_gf_inst = _RANDOM[5'h12][31];	// src/main/scala/util/ShiftQueue.scala:22:25
        elts_4_xcpt_ae_inst = _RANDOM[5'h13][0];	// src/main/scala/util/ShiftQueue.scala:22:25
        elts_4_replay = _RANDOM[5'h13][1];	// src/main/scala/util/ShiftQueue.scala:22:25
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_enq_ready = io_enq_ready_0;
  assign io_deq_valid = io_deq_valid_0;
  assign io_deq_bits_btb_cfiType = io_deq_bits_btb_cfiType_0;
  assign io_deq_bits_btb_taken = io_deq_bits_btb_taken_0;
  assign io_deq_bits_btb_mask = io_deq_bits_btb_mask_0;
  assign io_deq_bits_btb_bridx = io_deq_bits_btb_bridx_0;
  assign io_deq_bits_btb_target = io_deq_bits_btb_target_0;
  assign io_deq_bits_btb_entry = io_deq_bits_btb_entry_0;
  assign io_deq_bits_btb_bht_history = io_deq_bits_btb_bht_history_0;
  assign io_deq_bits_btb_bht_value = io_deq_bits_btb_bht_value_0;
  assign io_deq_bits_pc = io_deq_bits_pc_0;
  assign io_deq_bits_data = io_deq_bits_data_0;
  assign io_deq_bits_mask = io_deq_bits_mask_0;
  assign io_deq_bits_xcpt_pf_inst = io_deq_bits_xcpt_pf_inst_0;
  assign io_deq_bits_xcpt_gf_inst = io_deq_bits_xcpt_gf_inst_0;
  assign io_deq_bits_xcpt_ae_inst = io_deq_bits_xcpt_ae_inst_0;
  assign io_deq_bits_replay = io_deq_bits_replay_0;
  assign io_mask = io_mask_0;
endmodule

