vhdl xil_defaultlib  \
"../../../../Zybo_project_5.srcs/sources_1/ip/fir_compiler_0/sim/fir_compiler_0.vhd" \

nosort
