/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  reg [5:0] celloutsig_0_9z;
  wire [8:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [12:0] celloutsig_1_16z;
  wire [11:0] celloutsig_1_17z;
  reg [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [16:0] celloutsig_1_7z;
  reg [7:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_8z = ~(celloutsig_0_4z[2] | celloutsig_0_3z);
  assign celloutsig_1_3z = ~((in_data[129] | celloutsig_1_1z) & celloutsig_1_1z);
  assign celloutsig_1_5z = ~((celloutsig_1_2z | celloutsig_1_0z[5]) & celloutsig_1_2z);
  assign celloutsig_1_11z = celloutsig_1_3z | celloutsig_1_6z;
  assign celloutsig_1_14z = celloutsig_1_1z | celloutsig_1_12z;
  assign celloutsig_0_5z = { in_data[38:35], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_4z[2:1], 1'h1, celloutsig_0_4z[2:1], 1'h1 } === { in_data[75:59], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_9z = { celloutsig_1_7z[16:12], celloutsig_1_3z } === celloutsig_1_8z[7:2];
  assign celloutsig_1_4z = { in_data[170:127], celloutsig_1_2z } >= { in_data[142:100], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_3z = { in_data[9:8], celloutsig_0_0z } >= { in_data[75:74], celloutsig_0_1z };
  assign celloutsig_1_2z = { in_data[120], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } && in_data[115:110];
  assign celloutsig_0_1z = in_data[47:40] < in_data[20:13];
  assign celloutsig_0_6z = celloutsig_0_3z & ~(celloutsig_0_2z);
  assign celloutsig_0_2z = in_data[44] & ~(celloutsig_0_0z);
  assign celloutsig_1_17z = celloutsig_1_6z ? { in_data[164:161], celloutsig_1_8z } : { celloutsig_1_16z[4], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_13z };
  assign celloutsig_0_0z = | in_data[95:92];
  assign celloutsig_1_15z = | celloutsig_1_7z[14:10];
  assign celloutsig_1_1z = ~^ { in_data[107:103], celloutsig_1_0z };
  assign celloutsig_1_12z = ^ { celloutsig_1_7z[14:1], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_1_19z = ^ { celloutsig_1_17z[10:6], celloutsig_1_6z };
  assign celloutsig_1_16z = { celloutsig_1_8z[5:0], celloutsig_1_12z, celloutsig_1_13z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_11z } <<< { celloutsig_1_10z[1:0], celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_14z, celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_15z };
  assign celloutsig_1_10z = in_data[110:107] - celloutsig_1_7z[4:1];
  assign celloutsig_1_0z = in_data[143:135] ~^ in_data[155:147];
  assign celloutsig_1_7z = { in_data[119:105], celloutsig_1_4z, celloutsig_1_6z } ~^ { celloutsig_1_0z[8:2], celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_1_6z = ~((in_data[134] & celloutsig_1_5z) | celloutsig_1_4z);
  assign celloutsig_1_13z = ~((celloutsig_1_7z[14] & celloutsig_1_10z[0]) | celloutsig_1_2z);
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_9z = 6'h00;
    else if (!clkin_data[0]) celloutsig_0_9z = { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_3z };
  always_latch
    if (clkin_data[64]) celloutsig_1_8z = 8'h00;
    else if (!clkin_data[32]) celloutsig_1_8z = celloutsig_1_7z[10:3];
  always_latch
    if (!clkin_data[64]) celloutsig_1_18z = 3'h0;
    else if (!clkin_data[32]) celloutsig_1_18z = { in_data[185:184], celloutsig_1_13z };
  assign { out_data[5], out_data[3:2], out_data[0] } = { celloutsig_0_9z[2], celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_0z } ~^ { celloutsig_0_2z, celloutsig_0_4z[2:1], celloutsig_0_2z };
  assign celloutsig_0_4z[2:1] = { celloutsig_0_2z, celloutsig_0_0z } ~^ { celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_4z[0] = 1'h1;
  assign { out_data[130:128], out_data[96], out_data[37:32], out_data[4], out_data[1] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_9z, 1'h1, celloutsig_0_5z };
endmodule
