<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<title>reg_bank_1col_struct.vhd</title>
<link rel="Stylesheet" title="hdl2html stylesheet" media="Screen" href="../scripts/hdl2html.css">
<!-- Generated by HDL Designer -->
<!--    at 15:42:26 on 05/31/2020 -->
<script language='javascript'>
function pagesBtn() {
   return '';
}
function panelmenu() {
   return '';
}
</script>
</head>
<body>
<pre>
<span class=C>--* &gt;&lt;(((('&gt; * Puli puli * &gt;&lt;(((('&gt; &#47;&#47; Ƹ̵̡Ӝ̵̨̄Ʒ * swish swish* Ƹ̵̡Ӝ̵̨̄Ʒ Ƹ̵̡Ӝ̵̨̄Ʒ &#47;&#47; (っ◕‿◕)╭∩╮^H^H^Hっ</span>
<span class=K>LIBRARY</span> ieee;<span class=K>USE</span> ieee.std_logic_1164.<span class=K>all</span>;<span class=K>USE</span> ieee.std_logic_arith.<span class=K>all</span>;<span class=K>ENTITY</span> reg_bank_1col <span class=K>IS</span> <span class=K>PORT</span>(clk:<span class=A>IN</span> <span class=T>std_logic</span>;nullify:<span class=A>IN</span> <span class=T>std_logic</span>;pixd_in:<span class=A>IN</span> <span class=T>std_logic_vector</span>(23 <span class=K>DOWNTO</span> 0);rst_n:<span class=A>IN</span> <span class=T>std_logic</span>;write:<span class=A>IN</span> <span class=T>std_logic</span>;y:<span class=A>IN</span> <span class=T>std_logic_vector</span>(7 <span class=K>DOWNTO</span> 0);pixd_out:<span class=A>OUT</span> <span class=T>std_logic_vector</span>(23 <span class=K>DOWNTO</span> 0));<span class=K>END</span> reg_bank_1col ;<span class=K>LIBRARY</span> ieee;<span class=K>USE</span> ieee.std_logic_1164.<span class=K>all</span>;<span class=K>USE</span> ieee.std_logic_arith.<span class=K>all</span>;<span class=K>LIBRARY</span> new_digiharks_2k18_lib;<span class=K>ARCHITECTURE</span> struct <span class=K>OF</span> reg_bank_1col <span class=K>IS</span> <span class=K>SIGNAL</span> z60a67f27d:<span class=T>std_logic_vector</span>(23 <span class=K>DOWNTO</span> 0);<span class=K>SIGNAL</span> zc44f0ab3b:<span class=T>std_logic_vector</span>(23 <span class=K>DOWNTO</span> 0);<span class=K>SIGNAL</span> ze64054cb6:<span class=T>std_logic_vector</span>(23 <span class=K>DOWNTO</span> 0);<span class=K>SIGNAL</span> z508ec0017:<span class=T>std_logic</span>;<span class=K>SIGNAL</span> z1934d98a3:<span class=T>std_logic</span>;<span class=K>SIGNAL</span> zb48298c48:<span class=T>std_logic</span>;<span class=K>SIGNAL</span> z9f041aaff:<span class=T>std_logic</span>;<span class=K>SIGNAL</span> zcf058ee7c:<span class=T>std_logic</span>;<span class=K>SIGNAL</span> ze6d31b4ac:<span class=T>std_logic</span>;<span class=K>SIGNAL</span> z1b791bfd5:<span class=T>std_logic</span>;<span class=K>SIGNAL</span> z45a1dff88:<span class=T>std_logic</span>;<span class=K>SIGNAL</span> zc83e54d35:<span class=T>std_logic</span>;<span class=K>SIGNAL</span> z22f92b4dd:<span class=T>std_logic_vector</span>(3 <span class=K>DOWNTO</span> 0);<span class=K>SIGNAL</span> z197a0495d:<span class=T>std_logic_vector</span>(2 <span class=K>DOWNTO</span> 0);<span class=K>SIGNAL</span> z75dc1577a:<span class=T>std_logic</span>;<span class=K>SIGNAL</span> z833ab3bd5:<span class=T>std_logic</span>;<span class=K>SIGNAL</span> zc57c46db4:std_l
ogic;<span class=K>SIGNAL</span> z1ea89dc0d:<span class=T>std_logic</span>;<span class=K>SIGNAL</span> zcd48e1f4f:<span class=T>std_logic</span>;<span class=K>SIGNAL</span> z36424fa31:<span class=T>std_logic</span>;<span class=K>SIGNAL</span> z0068e7d64:<span class=T>std_logic</span>;<span class=K>SIGNAL</span> zb30429bb4:<span class=T>std_logic</span>;<span class=K>SIGNAL</span> z564ee05a3:<span class=T>std_logic_vector</span>(23 <span class=K>DOWNTO</span> 0);<span class=K>SIGNAL</span> z0a9315da3:<span class=T>std_logic_vector</span>(23 <span class=K>DOWNTO</span> 0);<span class=K>SIGNAL</span> z6bb6c7052:<span class=T>std_logic_vector</span>(23 <span class=K>DOWNTO</span> 0);<span class=K>SIGNAL</span> z163c5325c:<span class=T>std_logic_vector</span>(23 <span class=K>DOWNTO</span> 0);<span class=K>SIGNAL</span> z84b2eb77e:<span class=T>std_logic_vector</span>(23 <span class=K>DOWNTO</span> 0);<span class=K>SIGNAL</span> zf5226fb5c:<span class=T>std_logic_vector</span>(7 <span class=K>DOWNTO</span> 0);<span class=K>COMPONENT</span> reg_bank_1px <span class=K>PORT</span>(clk:<span class=A>IN</span> <span class=T>std_logic</span> ;nullify:<span class=A>IN</span> <span class=T>std_logic</span> ;pixd_in:<span class=A>IN</span> <span class=T>std_logic_vector</span>(23 <span class=K>DOWNTO</span> 0);rst_n:<span class=A>IN</span> <span class=T>std_logic</span> ;write:<span class=A>IN</span> <span class=T>std_logic</span> ;pixd_out:<span class=A>OUT</span> <span class=T>std_logic_vector</span>(23 <span class=K>DOWNTO</span> 0));<span class=K>END</span> <span class=K>COMPONENT</span>;<span class=K>FOR</span> <span class=K>ALL</span>:reg_bank_1px <span class=K>USE</span> <span class=K>ENTITY</span> new_digiharks_2k18_lib.reg_bank_1px;<span class=K>BEGIN</span> zc57c46db4<=write <span class=K>AND</span> z1934d98a3;z1ea89dc0d<=write <span class=K>AND</span> zb48298c48;zcd48e1f4f<=write <span class=K>AND</span> z75dc1577a;z36424fa31<=write <span class=K>AND</span> z833ab3bd5;z508ec0017<=write <span class=K>AND</span> z0068e7d64;ze6d31b4ac<=write <span class=K>AND</span> zb30429bb4;z1b791bfd5<=write <span class=K>AND</span> z9f041aaff;z45a1dff88<=write <span class=K>AND</span> zcf058ee7c;zc83e54d35<='1';zf57631b0a:<span class=K>PROCESS</span>(zc83e54d35,
 y)<span class=K>BEGIN</span> <span class=K>IF</span>(y(0)=zc83e54d35)<span class=K>THEN</span> z22f92b4dd<=<span class=S>"0000"</span>;<span class=K>ELSIF</span>(y(1)=zc83e54d35)<span class=K>THEN</span> z22f92b4dd<=<span class=S>"0001"</span>;<span class=K>ELSIF</span>(y(2)=zc83e54d35)<span class=K>THEN</span> z22f92b4dd<=<span class=S>"0010"</span>;<span class=K>ELSIF</span>(y(3)=zc83e54d35)<span class=K>THEN</span> z22f92b4dd<=<span class=S>"0011"</span>;<span class=K>ELSIF</span>(y(4)=zc83e54d35)<span class=K>THEN</span> z22f92b4dd<=<span class=S>"0100"</span>;<span class=K>ELSIF</span>(y(5)=zc83e54d35)<span class=K>THEN</span> z22f92b4dd<=<span class=S>"0101"</span>;<span class=K>ELSIF</span>(y(6)=zc83e54d35)<span class=K>THEN</span> z22f92b4dd<=<span class=S>"0110"</span>;<span class=K>ELSIF</span>(y(7)=zc83e54d35)<span class=K>THEN</span> z22f92b4dd<=<span class=S>"0111"</span>;<span class=K>ELSE</span> z22f92b4dd<=<span class=S>"1000"</span>;<span class=K>END</span> <span class=K>IF</span>;<span class=K>END</span> <span class=K>PROCESS</span> zf57631b0a;z197a0495d<=z22f92b4dd(2)& z22f92b4dd(1)& z22f92b4dd(0);z7d086e91c:<span class=K>PROCESS</span>(z163c5325c, z6bb6c7052, z0a9315da3, z564ee05a3, z84b2eb77e, z60a67f27d, zc44f0ab3b, ze64054cb6, z197a0495d)<span class=K>BEGIN</span> <span class=K>CASE</span> z197a0495d <span class=K>IS</span> <span class=K>WHEN</span><span class=S>"000"</span>=>pixd_out<=z163c5325c;<span class=K>WHEN</span><span class=S>"001"</span>=>pixd_out<=z6bb6c7052;<span class=K>WHEN</span><span class=S>"010"</span>=>pixd_out<=z0a9315da3;<span class=K>WHEN</span><span class=S>"011"</span>=>pixd_out<=z564ee05a3;<span class=K>WHEN</span><span class=S>"100"</span>=>pixd_out<=z84b2eb77e;<span class=K>WHEN</span><span class=S>"101"</span>=>pixd_out<=z60a67f27d;<span class=K>WHEN</span><span class=S>"110"</span>=>pixd_out<=zc44f0ab3b;<span class=K>WHEN</span><span class=S>"111"</span>=>pixd_out<=ze64054cb6;<span class=K>WHEN</span> <span class=K>OTHERS</span>=>pixd_out<=(<span class=K>OTHERS</span>=>'X');<span class=K>END</span> <span class=K>CASE</span>;<span class=K>END</span> <span class=K>PROCESS</span> z7d086e91c;zf5226fb5c<=y;z16921971f:<span class=K>PROCESS</span>(zf5226fb5c)<span class=K>VARIABLE</span> z925f2bf10
:<span class=T>std_logic_vector</span>(7 <span class=K>DOWNTO</span> 0);<span class=K>BEGIN</span> z925f2bf10:=zf5226fb5c(7 <span class=K>DOWNTO</span> 0);z1934d98a3<=z925f2bf10(0);zb48298c48<=z925f2bf10(1);z75dc1577a<=z925f2bf10(2);z833ab3bd5<=z925f2bf10(3);z0068e7d64<=z925f2bf10(4);zb30429bb4<=z925f2bf10(5);z9f041aaff<=z925f2bf10(6);zcf058ee7c<=z925f2bf10(7);<span class=K>END</span> <span class=K>PROCESS</span> z16921971f;U_0:reg_bank_1px <span class=K>PORT</span> <span class=K>MAP</span>(clk=>clk,nullify=>nullify,pixd_in=>pixd_in,rst_n=>rst_n,write=>zc57c46db4,pixd_out=>z163c5325c);U_1:reg_bank_1px <span class=K>PORT</span> <span class=K>MAP</span>(clk=>clk,nullify=>nullify,pixd_in=>pixd_in,rst_n=>rst_n,write=>z1ea89dc0d,pixd_out=>z6bb6c7052);U_3:reg_bank_1px <span class=K>PORT</span> <span class=K>MAP</span>(clk=>clk,nullify=>nullify,pixd_in=>pixd_in,rst_n=>rst_n,write=>zcd48e1f4f,pixd_out=>z0a9315da3);U_4:reg_bank_1px <span class=K>PORT</span> <span class=K>MAP</span>(clk=>clk,nullify=>nullify,pixd_in=>pixd_in,rst_n=>rst_n,write=>z36424fa31,pixd_out=>z564ee05a3);U_5:reg_bank_1px <span class=K>PORT</span> <span class=K>MAP</span>(clk=>clk,nullify=>nullify,pixd_in=>pixd_in,rst_n=>rst_n,write=>z508ec0017,pixd_out=>z84b2eb77e);U_6:reg_bank_1px <span class=K>PORT</span> <span class=K>MAP</span>(clk=>clk,nullify=>nullify,pixd_in=>pixd_in,rst_n=>rst_n,write=>ze6d31b4ac,pixd_out=>z
60a67f27d);U_11:reg_bank_1px <span class=K>PORT</span> <span class=K>MAP</span>(clk=>clk,nullify=>nullify,pixd_in=>pixd_in,rst_n=>rst_n,write=>z1b791bfd5,pixd_out=>zc44f0ab3b);U_12:reg_bank_1px <span class=K>PORT</span> <span class=K>MAP</span>(clk=>clk,nullify=>nullify,pixd_in=>pixd_in,rst_n=>rst_n,write=>z45a1dff88,pixd_out=>ze64054cb6);<span class=K>END</span> struct;</pre>
<SCRIPT SRC="../scripts/is.js"></SCRIPT><SCRIPT SRC="../scripts/imageFrame.js"></SCRIPT>
</body>
