
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.376923                       # Number of seconds simulated
sim_ticks                                376923183500                       # Number of ticks simulated
final_tick                               1009487252500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 185908                       # Simulator instruction rate (inst/s)
host_op_rate                                   200159                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               35036571                       # Simulator tick rate (ticks/s)
host_mem_usage                                2242676                       # Number of bytes of host memory used
host_seconds                                 10757.99                       # Real time elapsed on the host
sim_insts                                  2000000001                       # Number of instructions simulated
sim_ops                                    2153311330                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1009487252500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::l2.prefetcher     40196544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.inst        27200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     48735360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           88959104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        27200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         27200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     42374464                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        42374464                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::l2.prefetcher       628071                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.inst          425                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       761490                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1389986                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        662101                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             662101                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::l2.prefetcher     106643862                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.inst        72163                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    129297857                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             236013883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst        72163                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            72163                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       112422016                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            112422016                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       112422016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher    106643862                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst        72163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    129297857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            348435898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     1389986                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     662101                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1389986                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   662101                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               88957056                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2048                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                42372992                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                88959104                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             42374464                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     32                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             39948                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             42269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             43326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             44103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             43517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             40894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             40062                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            399345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             39454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             42074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            43450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           406413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            43701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            41163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            40538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            39697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             39452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             41950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             43187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             44020                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             43034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             40752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             39783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             38928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             39201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             41988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            43328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            43564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            43096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            40796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            39881                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            39118                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       157                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  376912165500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1389986                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               662101                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  768859                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   51553                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   53432                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   44796                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   43977                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   42006                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   42292                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   42125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  196323                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   24335                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  22370                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  19937                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  19047                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  18320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    519                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     63                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  10006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  14405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  17614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  20909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  23729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  26679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  28838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  31726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  36980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  45228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  55607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  64748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  37982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  28027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  25497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  24080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  23416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  20718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  17732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  16526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  14883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  12999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  10543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   8698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   7027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   5390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   3664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    224                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       428903                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    306.199882                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   189.118555                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   294.869223                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       149918     34.95%     34.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       103353     24.10%     59.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        37052      8.64%     67.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        22424      5.23%     72.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        33695      7.86%     80.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        20406      4.76%     85.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        32522      7.58%     93.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9916      2.31%     95.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        19617      4.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       428903                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        41278                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.672634                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    328.976813                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         41124     99.63%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           15      0.04%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535           18      0.04%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047           11      0.03%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            1      0.00%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            8      0.02%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583            6      0.01%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            6      0.01%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607           10      0.02%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            4      0.01%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            4      0.01%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143            4      0.01%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655           10      0.02%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167           23      0.06%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679           20      0.05%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191           10      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14848-15359            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         41278                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        41278                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.039488                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.035529                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.396512                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            40683     98.56%     98.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               66      0.16%     98.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              323      0.78%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              101      0.24%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               35      0.08%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               27      0.07%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               14      0.03%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               14      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                5      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                5      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         41278                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 147352186871                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            173413824371                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 6949770000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                    106012.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               124762.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       236.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       112.42                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    236.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    112.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.72                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.84                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.56                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.02                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1253720                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  369409                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.20                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                55.79                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     183672.61                       # Average gap between requests
system.mem_ctrls.pageHitRate                    79.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               1529652180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                813029415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              4951332960                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1728373320                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         24525365280.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          17031170790                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            737928960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    100910137530                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     15919237440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      18636856080                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           186783924585                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            495.549049                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         337326884815                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    551590384                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   10381780000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  74900018750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  41446262701                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   28365653301                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 221277878364                       # Time in different power states
system.mem_ctrls_1.actEnergy               1532715240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                814657470                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              4972938600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             1727673840                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         24499550400.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          17107977150                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            729004320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    100730938080                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     16122576480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      18522733200                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           186761737860                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            495.490186                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         337465465452                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    539205500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   10370332000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  74618020250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  41982733132                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   28521071548                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 220891821070                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1009487252500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1009487252500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1009487252500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1009487252500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1009487252500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                   464                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1009487252500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1009487252500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           2069349                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           295074813                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2070373                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            142.522537                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     6.323344                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1017.676656                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.006175                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.993825                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          165                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          288                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          446                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           98                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         598982065                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        598982065                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1009487252500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    182323934                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       182323934                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    106291866                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      106291866                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::switch_cpus.data       611247                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        611247                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data       122427                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       122427                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data       122535                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       122535                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    288615800                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        288615800                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    289227047                       # number of overall hits
system.cpu.dcache.overall_hits::total       289227047                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      3925744                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3925744                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      5058410                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5058410                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::switch_cpus.data           87                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           87                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          108                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          108                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      8984154                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8984154                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      8984241                       # number of overall misses
system.cpu.dcache.overall_misses::total       8984241                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 153785231000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 153785231000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 152175376131                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 152175376131                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data      1750000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1750000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 305960607131                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 305960607131                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 305960607131                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 305960607131                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    186249678                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    186249678                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    111350276                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    111350276                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::switch_cpus.data       611334                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       611334                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data       122535                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       122535                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data       122535                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       122535                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    297599954                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    297599954                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    298211288                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    298211288                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.021078                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.021078                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.045428                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.045428                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::switch_cpus.data     0.000142                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.000142                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.000881                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000881                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.030189                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030189                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.030127                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030127                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 39173.525069                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 39173.525069                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 30083.638165                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 30083.638165                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 16203.703704                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 16203.703704                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 34055.583545                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 34055.583545                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 34055.253764                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 34055.253764                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          778                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets     27195105                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets          560802                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   259.333333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    48.493238                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      2069349                       # number of writebacks
system.cpu.dcache.writebacks::total           2069349                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      2545072                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2545072                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      4369928                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      4369928                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      6915000                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      6915000                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      6915000                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      6915000                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      1380672                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1380672                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       688482                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       688482                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::switch_cpus.data           87                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           87                       # number of SoftPFReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          108                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          108                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      2069154                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2069154                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      2069241                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2069241                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  58073562500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  58073562500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  20823398004                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  20823398004                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::switch_cpus.data       696000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       696000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      1642000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      1642000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  78896960504                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  78896960504                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  78897656504                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  78897656504                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.007413                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007413                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.006183                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006183                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::switch_cpus.data     0.000142                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.000142                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.000881                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000881                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.006953                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006953                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.006939                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006939                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 42061.809394                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 42061.809394                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 30245.377517                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 30245.377517                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus.data         8000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total         8000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 15203.703704                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15203.703704                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 38130.057262                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 38130.057262                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 38128.790462                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 38128.790462                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1009487252500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1009487252500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1009487252500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements            179788                       # number of replacements
system.cpu.icache.tags.tagsinuse           416.883272                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1132909627                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            180227                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           6286.015009                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   259.531573                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   157.351699                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.506898                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.307328                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.814225                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          439                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          439                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.857422                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         592211614                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        592211614                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1009487252500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    295835741                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       295835741                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    295835741                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        295835741                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    295835741                       # number of overall hits
system.cpu.icache.overall_hits::total       295835741                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst       180147                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        180147                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst       180147                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         180147                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst       180147                       # number of overall misses
system.cpu.icache.overall_misses::total        180147                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   1484799994                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1484799994                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   1484799994                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1484799994                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   1484799994                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1484799994                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    296015888                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    296015888                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    296015888                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    296015888                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    296015888                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    296015888                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000609                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000609                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000609                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000609                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000609                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000609                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst  8242.157760                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  8242.157760                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst  8242.157760                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  8242.157760                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst  8242.157760                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  8242.157760                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        10959                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          153                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               198                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    55.348485                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           51                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks       179788                       # number of writebacks
system.cpu.icache.writebacks::total            179788                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst          309                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          309                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst          309                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          309                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst          309                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          309                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst       179838                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       179838                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst       179838                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       179838                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst       179838                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       179838                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst   1385879494                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1385879494                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst   1385879494                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1385879494                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst   1385879494                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1385879494                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000608                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000608                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000608                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000608                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000608                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000608                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst  7706.266162                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  7706.266162                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst  7706.266162                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  7706.266162                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst  7706.266162                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  7706.266162                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1009487252500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1009487252500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1009487252500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued          3723060                       # number of hwpf issued
system.l2.prefetcher.pfIdentified             4821291                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit               840715                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             137919                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1266077                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1009487252500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    667432                       # number of replacements
system.l2.tags.tagsinuse                 31859.185913                       # Cycle average of tags in use
system.l2.tags.total_refs                     1626119                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    699279                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.325422                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    31455.369755                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher   403.816158                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.959942                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.012323                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.972265                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          1679                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         30168                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          108                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         1563                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          130                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          249                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1124                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        28642                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.051239                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.920654                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  32355307                       # Number of tag accesses
system.l2.tags.data_accesses                 32355307                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1009487252500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       866851                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           866851                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       659120                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           659120                       # number of WritebackClean hits
system.l2.ReadExReq_hits::switch_cpus.data       630860                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                630860                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst       179412                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             179412                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data       648017                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            648017                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst        179412                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       1278877                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1458289                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst       179412                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      1278877                       # number of overall hits
system.l2.overall_hits::total                 1458289                       # number of overall hits
system.l2.ReadExReq_misses::switch_cpus.data        57630                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               57630                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst          426                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              426                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data       732842                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          732842                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst          426                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       790472                       # number of demand (read+write) misses
system.l2.demand_misses::total                 790898                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          426                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       790472                       # number of overall misses
system.l2.overall_misses::total                790898                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus.data  14819832438                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   14819832438                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst     38989500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     38989500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data  51776818497                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  51776818497                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     38989500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  66596650935                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      66635640435                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     38989500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  66596650935                       # number of overall miss cycles
system.l2.overall_miss_latency::total     66635640435                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       866851                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       866851                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       659120                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       659120                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       688490                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            688490                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst       179838                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         179838                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data      1380859                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1380859                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst       179838                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      2069349                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2249187                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst       179838                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      2069349                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2249187                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.083705                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.083705                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.002369                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002369                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.530715                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.530715                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.002369                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.381991                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.351637                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.002369                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.381991                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.351637                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 257154.822801                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 257154.822801                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 91524.647887                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91524.647887                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 70652.089396                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 70652.089396                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 91524.647887                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 84249.221902                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84253.140652                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 91524.647887                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 84249.221902                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84253.140652                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              26260                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       155                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs     169.419355                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                      2794                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks               662101                       # number of writebacks
system.l2.writebacks::total                    662101                       # number of writebacks
system.l2.ReadExReq_mshr_hits::switch_cpus.data        25539                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            25539                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus.data         3444                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         3444                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus.data        28983                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               28984                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus.data        28983                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              28984                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher       782913                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         782913                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data        32091                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          32091                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst          425                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          425                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data       729398                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       729398                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          425                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       761489                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            761914                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher       782913                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          425                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       761489                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1544827                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher 157438664318                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 157438664318                       # number of HardPFReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   9453257938                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9453257938                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst     36374000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     36374000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data  47163275497                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  47163275497                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     36374000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  56616533435                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  56652907435                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher 157438664318                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     36374000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  56616533435                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 214091571753                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.046611                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.046611                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.002363                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002363                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.528220                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.528220                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.002363                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.367985                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.338751                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.002363                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.367985                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.686838                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 201093.434798                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 201093.434798                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 294576.608333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 294576.608333                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 85585.882353                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85585.882353                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 64660.549518                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64660.549518                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 85585.882353                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 74349.771875                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74356.039441                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 201093.434798                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 85585.882353                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 74349.771875                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 138586.114661                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests       2057575                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      1390748                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1009487252500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1357894                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       662101                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5331                       # Transaction distribution
system.membus.trans_dist::ReadExReq             32092                       # Transaction distribution
system.membus.trans_dist::ReadExResp            32092                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1357894                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3447404                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3447404                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    131333568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               131333568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1389986                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1389986    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1389986                       # Request fanout histogram
system.membus.reqLayer0.occupancy          2537494811                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3747941129                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       161607273                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    125841455                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      5060692                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     71513788                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        62946261                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     88.019755                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         9668321                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect           70                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups      4730808                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits      4281878                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses       448930                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted       737020                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1009487252500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1009487252500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1009487252500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1009487252500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 1009487252500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles                753846367                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles      7629171                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1189900518                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           161607273                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     76896460                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             741099846                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        10140076                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles          351                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles           66                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          562                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         296015893                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes          1049                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    753800034                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.687698                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.257230                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        208470043     27.66%     27.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        124794423     16.56%     44.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2        114214156     15.15%     59.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        306321412     40.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    753800034                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.214377                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.578439                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles         53465265                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     232911207                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         417792887                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      45360694                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        4269975                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     60674309                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        843952                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1199694827                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts      22300529                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        4269975                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles         89237168                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       132213934                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles      4387125                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         425210635                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      98481191                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1178840291                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts       8335077                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents      22788237                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        1177626                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       11698101                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       25946689                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.FullRegisterEvents     33613305                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands   1559973997                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    6188250023                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1194982510                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups    468577256                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1457566173                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        102407799                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts       123460                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts       123455                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          92037609                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    208259738                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    118795465                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads      6614570                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      5866320                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1138359913                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded       368556                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        1112378336                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      4101593                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     69963188                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    169213916                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          487                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    753800034                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.475694                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.153196                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    221731690     29.42%     29.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    118189819     15.68%     45.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    266242690     35.32%     80.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    129098944     17.13%     97.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     18282818      2.43%     99.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       249405      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6         4668      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    753800034                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu       177608457     58.39%     58.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult         406754      0.13%     58.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv             182      0.00%     58.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     58.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     58.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     58.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     58.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     58.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     58.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     58.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     58.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     58.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     58.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     58.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     58.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     58.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     58.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     58.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     58.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     58.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     58.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     58.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       482106      0.16%     58.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     58.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp          201      0.00%     58.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt         8534      0.00%     58.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     58.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc          812      0.00%     58.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult      1600796      0.53%     59.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc       842472      0.28%     59.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       47228142     15.53%     75.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      31379907     10.32%     85.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead     38860885     12.78%     98.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite      5748617      1.89%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     684451803     61.53%     61.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      3537602      0.32%     61.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            35      0.00%     61.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     61.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     61.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     61.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     61.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     61.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     61.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     61.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     61.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     61.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     61.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     61.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     61.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     61.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     61.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     61.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     61.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     61.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     61.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     27781345      2.50%     64.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp      3588688      0.32%     64.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      3875356      0.35%     65.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     65.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc      9171196      0.82%     65.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     23985726      2.16%     68.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc     29982075      2.70%     70.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    145871538     13.11%     83.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     88735469      7.98%     91.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     63458828      5.70%     97.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite     27938675      2.51%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1112378336                       # Type of FU issued
system.switch_cpus.iq.rate                   1.475603                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           304167865                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.273439                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   2866836998                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   1017934387                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    914092351                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads    419989162                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    190767441                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    185507218                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     1182808168                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       233738033                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     13254357                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     12575051                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses         8718                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        10294                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      5073552                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads      3091266                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked      1136942                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        4269975                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         5666988                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       4900745                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1170929500                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     208259738                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    118795465                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts       123114                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           6095                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents       4891779                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        10294                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      2110876                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      2326403                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      4437279                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1105747259                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     206668946                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      6631073                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              32201031                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            322761101                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        140288433                       # Number of branches executed
system.switch_cpus.iew.exec_stores          116092155                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.466807                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1100075084                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1099599569                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         627590243                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1148446973                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               1.458652                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.546469                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts     63631060                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       368069                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      4260629                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    743898940                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.476565                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.998272                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    329183621     44.25%     44.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    150286013     20.20%     64.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    108423999     14.58%     79.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     68248254      9.17%     88.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     23958540      3.22%     91.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     16593313      2.23%     93.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     11702608      1.57%     95.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      6500426      0.87%     96.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     29002166      3.90%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    743898940                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1029650180                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1098415456                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              309406599                       # Number of memory references committed
system.switch_cpus.commit.loads             195684686                       # Number of loads committed
system.switch_cpus.commit.membars              245070                       # Number of memory barriers committed
system.switch_cpus.commit.branches          135810997                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts          183435252                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         812828877                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      7748818                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    689170295     62.74%     62.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult      3537386      0.32%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           28      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     26698148      2.43%     65.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp      3408874      0.31%     65.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      3874958      0.35%     66.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     66.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc      8957240      0.82%     66.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     23716994      2.16%     69.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc     29644934      2.70%     71.83% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    133080289     12.12%     83.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     85783332      7.81%     91.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     62604397      5.70%     97.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite     27938581      2.54%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1098415456                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      29002166                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           1876937245                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2333994320                       # The number of ROB writes
system.switch_cpus.timesIdled                    1095                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                   46333                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1068765276                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.753846                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.753846                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.326530                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.326530                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1105237095                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       520217891                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         463307023                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        301604164                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        3899605365                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        580940065                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads      1705755749                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes       87919575                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests      4498414                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      2249156                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       723166                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         154842                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       154842                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1009487252500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1560697                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1528952                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1382286                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5331                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          1009581                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           688490                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          688490                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        179838                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1380859                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       539464                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6208047                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6747511                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     23016064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    264876672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              287892736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1677013                       # Total snoops (count)
system.tol2bus.snoopTraffic                  42374464                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3926266                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.223623                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.416672                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3048263     77.64%     77.64% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 878003     22.36%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3926266                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4498388411                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         269779954                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3104025497                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
