<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4553" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4553{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_4553{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_4553{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4553{left:190px;bottom:998px;}
#t5_4553{left:425px;bottom:998px;letter-spacing:-0.11px;word-spacing:-0.75px;}
#t6_4553{left:425px;bottom:981px;letter-spacing:-0.11px;}
#t7_4553{left:425px;bottom:964px;letter-spacing:-0.1px;}
#t8_4553{left:425px;bottom:947px;letter-spacing:-0.11px;}
#t9_4553{left:425px;bottom:930px;letter-spacing:-0.11px;}
#ta_4553{left:425px;bottom:914px;letter-spacing:-0.1px;word-spacing:-0.62px;}
#tb_4553{left:425px;bottom:897px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tc_4553{left:690px;bottom:998px;letter-spacing:-0.11px;}
#td_4553{left:690px;bottom:981px;letter-spacing:-0.14px;}
#te_4553{left:190px;bottom:872px;}
#tf_4553{left:425px;bottom:872px;letter-spacing:-0.12px;word-spacing:-0.1px;}
#tg_4553{left:425px;bottom:855px;letter-spacing:-0.11px;}
#th_4553{left:190px;bottom:831px;}
#ti_4553{left:425px;bottom:831px;letter-spacing:-0.12px;}
#tj_4553{left:425px;bottom:814px;letter-spacing:-0.12px;}
#tk_4553{left:190px;bottom:790px;}
#tl_4553{left:425px;bottom:790px;letter-spacing:-0.12px;}
#tm_4553{left:425px;bottom:773px;letter-spacing:-0.11px;}
#tn_4553{left:190px;bottom:749px;}
#to_4553{left:425px;bottom:749px;letter-spacing:-0.11px;word-spacing:-0.75px;}
#tp_4553{left:425px;bottom:732px;letter-spacing:-0.11px;}
#tq_4553{left:425px;bottom:715px;letter-spacing:-0.1px;}
#tr_4553{left:425px;bottom:698px;letter-spacing:-0.11px;}
#ts_4553{left:425px;bottom:681px;letter-spacing:-0.11px;}
#tt_4553{left:425px;bottom:664px;letter-spacing:-0.1px;word-spacing:-0.62px;}
#tu_4553{left:425px;bottom:648px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tv_4553{left:690px;bottom:749px;letter-spacing:-0.11px;}
#tw_4553{left:690px;bottom:732px;letter-spacing:-0.14px;}
#tx_4553{left:190px;bottom:623px;}
#ty_4553{left:425px;bottom:623px;letter-spacing:-0.12px;word-spacing:-0.1px;}
#tz_4553{left:425px;bottom:606px;letter-spacing:-0.11px;}
#t10_4553{left:190px;bottom:582px;}
#t11_4553{left:425px;bottom:582px;letter-spacing:-0.12px;}
#t12_4553{left:425px;bottom:565px;letter-spacing:-0.12px;}
#t13_4553{left:190px;bottom:541px;}
#t14_4553{left:425px;bottom:541px;letter-spacing:-0.12px;}
#t15_4553{left:425px;bottom:524px;letter-spacing:-0.11px;}
#t16_4553{left:190px;bottom:499px;letter-spacing:-0.21px;}
#t17_4553{left:425px;bottom:499px;letter-spacing:-0.11px;word-spacing:-0.76px;}
#t18_4553{left:425px;bottom:483px;letter-spacing:-0.11px;}
#t19_4553{left:425px;bottom:466px;letter-spacing:-0.1px;}
#t1a_4553{left:425px;bottom:449px;letter-spacing:-0.11px;}
#t1b_4553{left:425px;bottom:432px;letter-spacing:-0.11px;}
#t1c_4553{left:425px;bottom:415px;letter-spacing:-0.1px;word-spacing:-0.62px;}
#t1d_4553{left:425px;bottom:399px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1e_4553{left:690px;bottom:499px;letter-spacing:-0.11px;}
#t1f_4553{left:690px;bottom:483px;letter-spacing:-0.14px;}
#t1g_4553{left:190px;bottom:374px;letter-spacing:-0.21px;}
#t1h_4553{left:425px;bottom:374px;letter-spacing:-0.12px;word-spacing:-0.1px;}
#t1i_4553{left:425px;bottom:357px;letter-spacing:-0.11px;}
#t1j_4553{left:190px;bottom:333px;letter-spacing:-0.21px;}
#t1k_4553{left:425px;bottom:333px;letter-spacing:-0.12px;}
#t1l_4553{left:425px;bottom:316px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1m_4553{left:190px;bottom:292px;letter-spacing:-0.21px;}
#t1n_4553{left:425px;bottom:292px;letter-spacing:-0.12px;}
#t1o_4553{left:425px;bottom:275px;letter-spacing:-0.11px;}
#t1p_4553{left:190px;bottom:250px;letter-spacing:-0.2px;}
#t1q_4553{left:425px;bottom:250px;letter-spacing:-0.14px;}
#t1r_4553{left:190px;bottom:226px;letter-spacing:-0.21px;}
#t1s_4553{left:425px;bottom:226px;letter-spacing:-0.12px;word-spacing:-0.1px;}
#t1t_4553{left:425px;bottom:209px;letter-spacing:-0.11px;}
#t1u_4553{left:190px;bottom:185px;letter-spacing:-0.14px;}
#t1v_4553{left:425px;bottom:185px;letter-spacing:-0.14px;}
#t1w_4553{left:309px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.02px;}
#t1x_4553{left:385px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.04px;}
#t1y_4553{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t1z_4553{left:101px;bottom:1046px;letter-spacing:-0.13px;}
#t20_4553{left:192px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.27px;}
#t21_4553{left:240px;bottom:1046px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t22_4553{left:489px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t23_4553{left:740px;bottom:1046px;letter-spacing:-0.18px;}
#t24_4553{left:83px;bottom:1022px;letter-spacing:-0.13px;}
#t25_4553{left:129px;bottom:1022px;letter-spacing:-0.13px;}

.s1_4553{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4553{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4553{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4553{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4553{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4553" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4553Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4553" style="-webkit-user-select: none;"><object width="935" height="1210" data="4553/4553.svg" type="image/svg+xml" id="pdf4553" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4553" class="t s1_4553">Vol. 4 </span><span id="t2_4553" class="t s1_4553">2-31 </span>
<span id="t3_4553" class="t s2_4553">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4553" class="t s3_4553">2 </span><span id="t5_4553" class="t s3_4553">AnyThr0: When set to 1, it enables counting </span>
<span id="t6_4553" class="t s3_4553">the associated event conditions occurring </span>
<span id="t7_4553" class="t s3_4553">across all logical processors sharing a </span>
<span id="t8_4553" class="t s3_4553">processor core. When set to 0, the counter </span>
<span id="t9_4553" class="t s3_4553">only increments the associated event </span>
<span id="ta_4553" class="t s3_4553">conditions occurring in the logical processor </span>
<span id="tb_4553" class="t s3_4553">which programmed the MSR. </span>
<span id="tc_4553" class="t s3_4553">If CPUID.0AH:EAX[7:0] &gt; 2 </span>
<span id="td_4553" class="t s3_4553">&amp;&amp; CPUID.0AH:EDX[15]=0 </span>
<span id="te_4553" class="t s3_4553">3 </span><span id="tf_4553" class="t s3_4553">EN0_PMI: Enable PMI when fixed counter 0 </span>
<span id="tg_4553" class="t s3_4553">overflows. </span>
<span id="th_4553" class="t s3_4553">4 </span><span id="ti_4553" class="t s3_4553">EN1_OS: Enable Fixed Counter 1to count </span>
<span id="tj_4553" class="t s3_4553">while CPL = 0. </span>
<span id="tk_4553" class="t s3_4553">5 </span><span id="tl_4553" class="t s3_4553">EN1_Usr: Enable Fixed Counter 1to count </span>
<span id="tm_4553" class="t s3_4553">while CPL &gt; 0. </span>
<span id="tn_4553" class="t s3_4553">6 </span><span id="to_4553" class="t s3_4553">AnyThr1: When set to 1, it enables counting </span>
<span id="tp_4553" class="t s3_4553">the associated event conditions occurring </span>
<span id="tq_4553" class="t s3_4553">across all logical processors sharing a </span>
<span id="tr_4553" class="t s3_4553">processor core. When set to 0, the counter </span>
<span id="ts_4553" class="t s3_4553">only increments the associated event </span>
<span id="tt_4553" class="t s3_4553">conditions occurring in the logical processor </span>
<span id="tu_4553" class="t s3_4553">which programmed the MSR. </span>
<span id="tv_4553" class="t s3_4553">If CPUID.0AH:EAX[7:0] &gt; 2 </span>
<span id="tw_4553" class="t s3_4553">&amp;&amp; CPUID.0AH:EDX[15]=0 </span>
<span id="tx_4553" class="t s3_4553">7 </span><span id="ty_4553" class="t s3_4553">EN1_PMI: Enable PMI when fixed counter 1 </span>
<span id="tz_4553" class="t s3_4553">overflows. </span>
<span id="t10_4553" class="t s3_4553">8 </span><span id="t11_4553" class="t s3_4553">EN2_OS: Enable Fixed Counter 2 to count </span>
<span id="t12_4553" class="t s3_4553">while CPL = 0. </span>
<span id="t13_4553" class="t s3_4553">9 </span><span id="t14_4553" class="t s3_4553">EN2_Usr: Enable Fixed Counter 2 to count </span>
<span id="t15_4553" class="t s3_4553">while CPL &gt; 0. </span>
<span id="t16_4553" class="t s3_4553">10 </span><span id="t17_4553" class="t s3_4553">AnyThr2: When set to 1, it enables counting </span>
<span id="t18_4553" class="t s3_4553">the associated event conditions occurring </span>
<span id="t19_4553" class="t s3_4553">across all logical processors sharing a </span>
<span id="t1a_4553" class="t s3_4553">processor core. When set to 0, the counter </span>
<span id="t1b_4553" class="t s3_4553">only increments the associated event </span>
<span id="t1c_4553" class="t s3_4553">conditions occurring in the logical processor </span>
<span id="t1d_4553" class="t s3_4553">which programmed the MSR. </span>
<span id="t1e_4553" class="t s3_4553">If CPUID.0AH:EAX[7:0] &gt; 2 </span>
<span id="t1f_4553" class="t s3_4553">&amp;&amp; CPUID.0AH:EDX[15]=0 </span>
<span id="t1g_4553" class="t s3_4553">11 </span><span id="t1h_4553" class="t s3_4553">EN2_PMI: Enable PMI when fixed counter 2 </span>
<span id="t1i_4553" class="t s3_4553">overflows. </span>
<span id="t1j_4553" class="t s3_4553">12 </span><span id="t1k_4553" class="t s3_4553">EN3_OS: Enable Fixed Counter 3 to count </span>
<span id="t1l_4553" class="t s3_4553">while CPL = 0. </span>
<span id="t1m_4553" class="t s3_4553">13 </span><span id="t1n_4553" class="t s3_4553">EN3_Usr: Enable Fixed Counter 3 to count </span>
<span id="t1o_4553" class="t s3_4553">while CPL &gt; 0. </span>
<span id="t1p_4553" class="t s3_4553">14 </span><span id="t1q_4553" class="t s3_4553">Reserved </span>
<span id="t1r_4553" class="t s3_4553">15 </span><span id="t1s_4553" class="t s3_4553">EN3_PMI: Enable PMI when fixed counter 3 </span>
<span id="t1t_4553" class="t s3_4553">overflows. </span>
<span id="t1u_4553" class="t s3_4553">63:16 </span><span id="t1v_4553" class="t s3_4553">Reserved </span>
<span id="t1w_4553" class="t s4_4553">Table 2-2. </span><span id="t1x_4553" class="t s4_4553">IA-32 Architectural MSRs (Contd.) </span>
<span id="t1y_4553" class="t s5_4553">Register </span>
<span id="t1z_4553" class="t s5_4553">Address </span>
<span id="t20_4553" class="t s5_4553">Architectural MSR Name / Bit Fields </span>
<span id="t21_4553" class="t s5_4553">(Former MSR Name) </span><span id="t22_4553" class="t s5_4553">MSR/Bit Description </span><span id="t23_4553" class="t s5_4553">Comment </span>
<span id="t24_4553" class="t s5_4553">Hex </span><span id="t25_4553" class="t s5_4553">Decimal </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
