#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Oct 12 17:39:52 2022
# Process ID: 23620
# Current directory: C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_2_gr_13/Lab2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7208 C:\Studier\IST\DDS\GIT\DDS1-Lisboa\lab_2_gr_13\Lab2\Lab2.xpr
# Log file: C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_2_gr_13/Lab2/vivado.log
# Journal file: C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_2_gr_13/Lab2\vivado.jou
# Running On: DESKTOP-SAB7C30, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 16951 MB
#-----------------------------------------------------------
start_gui
open_project C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_2_gr_13/Lab2/Lab2.xpr
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_simulation
source control.tcl
close_sim
launch_simulation
source control.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top circuit [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top circuit_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
close_sim
launch_simulation
launch_simulation
source circuit_tb.tcl
close_sim
launch_simulation
source circuit_tb.tcl
set_property -name {xsim.simulate.runtime} -value {10000ns} -objects [get_filesets sim_1]
close_sim
launch_simulation
source circuit_tb.tcl
close_sim
launch_simulation
source circuit_tb.tcl
close_sim
launch_simulation
source circuit_tb.tcl
close_sim
launch_simulation
source circuit_tb.tcl
close_sim
launch_simulation
source circuit_tb.tcl
close_sim
