[
  {
    "container-title": [
      "VLSI Technology"
    ],
    "date": [
      "1988"
    ],
    "edition": [
      "2nd"
    ],
    "editor": [
      {
        "family": "Sze",
        "given": "S.M."
      }
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Campbell",
        "given": "S.A."
      }
    ],
    "date": [
      "1996"
    ],
    "publisher": [
      "Oxford University Press"
    ],
    "title": [
      "The Science and Engineering of Microelectronic Fabrication"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Mead",
        "given": "C.A."
      },
      {
        "family": "Conway",
        "given": "L.A."
      }
    ],
    "date": [
      "1980"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "Scalable λ-based design rules and layout tools: •",
      "Introduction to VLSI Systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Ousterhout",
        "given": "J.K."
      },
      {
        "family": "Hamachi",
        "given": "G.T."
      },
      {
        "family": "Mayo",
        "given": "R.N."
      },
      {
        "family": "Scott",
        "given": "W.S."
      },
      {
        "family": "Taylor",
        "given": "G.S."
      }
    ],
    "container-title": [
      "Proceedings of 21st Design Automation Conference"
    ],
    "date": [
      "1984"
    ],
    "pages": [
      "152–159"
    ],
    "title": [
      "Magic: A VLSI layout system"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Uyemura",
        "given": "J.P."
      }
    ],
    "date": [
      "1995"
    ],
    "publisher": [
      "PWS"
    ],
    "title": [
      "Physical Design of CMOS Integrated Circuits Using L-EDIT"
    ],
    "type": "book"
  },
  {
    "title": [
      "• MOSIS λ-based design rules can be downloaded from http://www.mosis.org 98 IC Layout and Fabrication • Information about the popular full-custom layout tool magic can be found at http://www.research.digital.com/wrl/projects/magic/magic.html Prototype fabrication services"
    ],
    "type": null
  },
  {
    "title": [
      "• MOSIS provides prototyping to academic and commercial institutes. Visit http://www.mosis.org for more information"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Hill",
        "given": "J.F."
      },
      {
        "family": "Peterson",
        "given": "G.R."
      }
    ],
    "date": [
      "1981"
    ],
    "edition": [
      "3rd"
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "Introduction to Switching Theory and Logical Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Givone",
        "given": "D.D."
      }
    ],
    "date": [
      "1970"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Introduction to Switching Circuit Theory"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "literal": "Alternative Logic Structures • M. R. Dagenais, V. K. Agarwal, and N. C. Rumin"
      }
    ],
    "citation-number": [
      "196"
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "1986-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "229–238"
    ],
    "title": [
      "McBOOLE: a new procedure for exact logic minimization"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Gurunath",
        "given": "B."
      },
      {
        "family": "Biswas",
        "given": "N.N."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "1989-09"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "1007–1013"
    ],
    "title": [
      "An algorithm for multiple output minimization"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "McCluskey",
        "given": "E.J."
      }
    ],
    "date": [
      "1986"
    ],
    "publisher": [
      "Prentice-Hall"
    ],
    "title": [
      "Logic Design Principles"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Micheli",
        "given": "G.D."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A.L."
      },
      {
        "family": "Krambeck",
        "given": "R.H."
      },
      {
        "family": "Lee",
        "given": "C.M."
      },
      {
        "family": "Law",
        "given": "H.F.S."
      }
    ],
    "container-title": [
      "Proc. 20th Design Automation Conference",
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1983-06",
      "1982-06"
    ],
    "note": [
      "Domino Circuits:"
    ],
    "pages": [
      "530–537",
      "614–619"
    ],
    "title": [
      "PLEASURE: a computer program for simple/multiple constrained/unconstrained folding of programmable logic arrays",
      "High-Speed Compact Circuits with CMOS"
    ],
    "type": "article-journal",
    "volume": [
      "SC-17(3"
    ]
  },
  {
    "author": [
      {
        "literal": "BiCMOS Logic Circuits: • S. Sedra and K. C. Smith"
      }
    ],
    "date": [
      "1998"
    ],
    "edition": [
      "4th"
    ],
    "publisher": [
      "Oxford University Press"
    ],
    "title": [
      "Microelectronic Circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Hennessy",
        "given": "J.L."
      },
      {
        "family": "Patterson",
        "given": "D.A."
      }
    ],
    "date": [
      "1994"
    ],
    "publisher": [
      "Morgan Kaufmann Publishers"
    ],
    "title": [
      "Computer Organization and Design: The Hardware/Software Interface"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Morris",
        "given": "M.M."
      }
    ],
    "date": [
      "1993"
    ],
    "edition": [
      "3rd"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "Computer System Architectures"
    ],
    "type": "book"
  },
  {
    "date": [
      "1994"
    ],
    "editor": [
      {
        "family": "Trimberger",
        "given": "M."
      }
    ],
    "publisher": [
      "Field-Programmable Gate Array Technology, Kluwer Academic Publishers"
    ],
    "title": [
      "Field-Programmable Logic Arrays: • S"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Design",
        "given": "I.E.E.E."
      },
      {
        "family": "Computers",
        "given": "Test",
        "particle": "of"
      },
      {
        "given": "January"
      },
      {
        "family": "Bellaouar",
        "given": "A."
      },
      {
        "family": "Elmasry",
        "given": "M."
      }
    ],
    "container-title": [
      "Low Power Design"
    ],
    "date": [
      "1998-03",
      "1995"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "This is a special edition on FPGAs",
      "Low-Power Digital VLSI Design Circuits and Systems"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "K",
        "given": "G."
      }
    ],
    "date": [
      "1998"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Yeap, Practical Low Power Digital VLSI Design"
    ],
    "type": "book"
  },
  {
    "note": [
      "Commercial FPGAs: •"
    ],
    "type": null,
    "url": [
      "http://www.xilinx.com"
    ]
  },
  {
    "container-title": [
      "• IEEE Standard Tests Access Port and Boundary-Scan Architecture, IEEE Standard 1149.1 1990, IEEE Standards Board"
    ],
    "date": [
      "1990"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Parker",
        "given": "K.P."
      }
    ],
    "date": [
      "1998"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "The Boundary-Scan Handbook, 2nd Edition, Analog and Digital"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "literal": "Design-For-Testability: • L. Crouch"
      }
    ],
    "date": [
      "1999"
    ],
    "publisher": [
      "Prentice-Hall"
    ],
    "title": [
      "Design for Test For Digital IC’s and Embedded Core Systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Abromovici",
        "given": "M."
      },
      {
        "family": "Breuer",
        "given": "M.A."
      },
      {
        "family": "Friedman",
        "given": "A.D."
      }
    ],
    "date": [
      "1990"
    ],
    "publisher": [
      "Computer Science Press"
    ],
    "title": [
      "Digital Systems Testing and Testable Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "literal": "Built-In Self-Test: • J. Rajski and J. Tyszer"
      }
    ],
    "date": [
      "1998"
    ],
    "publisher": [
      "Prentice-Hall"
    ],
    "title": [
      "Arithmetic Built-In Self-Test for Embedded Systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Scott",
        "given": "W.S."
      },
      {
        "family": "Ousterhout",
        "given": "J.K."
      }
    ],
    "container-title": [
      "IEEE Design and Test"
    ],
    "date": [
      "1986"
    ],
    "pages": [
      "24–34"
    ],
    "title": [
      "Magic’s circuit extractor"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "literal": "Design Rule Checker: • G. S. Taylor and J. K. Ousterhout"
      },
      {
        "family": "Sechen",
        "given": "C."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A.L."
      }
    ],
    "container-title": [
      "Proc. 21st Design Automation Conference",
      "Proc. 23rd Design Automation Conference"
    ],
    "date": [
      "1984",
      "1986"
    ],
    "location": [
      "Placement"
    ],
    "pages": [
      "160–165",
      "142–146"
    ],
    "publisher": [
      "•"
    ],
    "title": [
      "Magic’s incremental design-rule checker",
      "TimberWolf3.2: A new standard cell placement and global routing package"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Breuer",
        "given": "M.A."
      },
      {
        "family": "Lee",
        "given": "C.Y."
      }
    ],
    "container-title": [
      "Proc. 14th Design Automation Conference,”",
      "IRE Trans. on Electronic Computers"
    ],
    "date": [
      "1977-10",
      "1961"
    ],
    "location": [
      "Routing"
    ],
    "pages": [
      "284–290"
    ],
    "publisher": [
      "•"
    ],
    "title": [
      "A class of min-cut placement algorithms",
      "An algorithm for path connection and its application"
    ],
    "type": "article-journal",
    "volume": [
      "EC-10"
    ]
  },
  {
    "author": [
      {
        "family": "Mikami",
        "given": "K."
      },
      {
        "family": "Tabuchi",
        "given": "K."
      }
    ],
    "container-title": [
      "Proc. IFIPS"
    ],
    "date": [
      "1968"
    ],
    "pages": [
      "1475–1478,"
    ],
    "title": [
      "A computer program for optimal routing of printed circuit connectors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hightower",
        "given": "D.W."
      }
    ],
    "container-title": [
      "Proc. 6th Design Automation Workshop"
    ],
    "date": [
      "1969"
    ],
    "pages": [
      "1–24"
    ],
    "title": [
      "A solution to the line routing problem on a continuous plane"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Deutsch",
        "given": "D.N."
      }
    ],
    "container-title": [
      "Proc. 13th Design Automation Conference"
    ],
    "date": [
      "1976"
    ],
    "pages": [
      "425–433"
    ],
    "title": [
      "A ‘dogleg’ channel router"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Braun",
        "given": "D."
      },
      {
        "family": "Burns",
        "given": "J.L."
      },
      {
        "family": "Romeo",
        "given": "F."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      },
      {
        "family": "Mayaram",
        "given": "K."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "1988-06"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "698–712"
    ],
    "title": [
      "Techniques for multilayer channel routing"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Rivest",
        "given": "R.L."
      },
      {
        "family": "Fiduccia",
        "given": "C.M."
      }
    ],
    "container-title": [
      "Proc. 19th Design Automation Conference"
    ],
    "date": [
      "1982"
    ],
    "pages": [
      "418–424"
    ],
    "title": [
      "A greedy channel router"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Wong",
        "given": "D.F."
      },
      {
        "family": "Liu",
        "given": "C.L."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "1988-10"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "1094–1104"
    ],
    "title": [
      "A new approach to three- or four-layer channel routing"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Liu",
        "given": "C.L."
      }
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "1990-04"
    ],
    "issue": [
      "4"
    ],
    "title": [
      "Over-the-cell channel routing"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "literal": "Fault Tolerant Systems: • B. W. Johnson"
      }
    ],
    "date": [
      "1989"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "Design and Analysis of Fault Tolerant Digital Systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Nelson",
        "given": "V.P."
      }
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "1990-07"
    ],
    "pages": [
      "19–25"
    ],
    "title": [
      "Fault-tolerant computing: fundamental concepts"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "literal": "Fault Tolerant VLSI Systems: • B. W. Johnson"
      }
    ],
    "container-title": [
      "Chapter"
    ],
    "date": [
      "1989"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "Design and Analysis of Fault Tolerant Digital Systems"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Koren",
        "given": "I."
      },
      {
        "family": "Singh",
        "given": "A.D."
      }
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "1990-07"
    ],
    "pages": [
      "73–83"
    ],
    "title": [
      "Fault tolerance in VLSI circuits"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "literal": "Fault Tolerant VLSI Architectures 395 • J. A. Abraham, P. Banerjee, C-Y. Chen, W. K. Fuchs, S-Y. Kuo, and A. L. N. Reddy"
      }
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "1987-07"
    ],
    "pages": [
      "65–74"
    ],
    "title": [
      "Fault tolerance techniques for systolic arrays"
    ],
    "type": "article-journal"
  }
]
