INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/ECE_exp2/week5/updown/updown.srcs/sources_1/new/updown.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module updown
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/ECE_exp2/week5/updown/updown.srcs/sim_1/new/tb_updown.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_updown
