<stg><name>fir</name>


<trans_list>

<trans id="169" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="17" op_0_bw="32">
<![CDATA[
entry:0 %reg_81 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_81"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="7" op_0_bw="32">
<![CDATA[
entry:1 %n10 = alloca i32 1

]]></Node>
<StgValue><ssdm name="n10"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="17" op_0_bw="32">
<![CDATA[
entry:2 %reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="17" op_0_bw="32">
<![CDATA[
entry:3 %reg_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="17" op_0_bw="32">
<![CDATA[
entry:4 %reg_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_2"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="17" op_0_bw="32">
<![CDATA[
entry:5 %reg_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_3"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="17" op_0_bw="32">
<![CDATA[
entry:6 %reg_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_4"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="17" op_0_bw="32">
<![CDATA[
entry:7 %reg_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_5"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="17" op_0_bw="32">
<![CDATA[
entry:8 %reg_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_6"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="17" op_0_bw="32">
<![CDATA[
entry:9 %reg_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_7"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:10 %spectopmodule_ln5 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_0

]]></Node>
<StgValue><ssdm name="spectopmodule_ln5"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:11 %specinterface_ln5 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_10, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln5"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %in_r, void @empty_13, i32 1, i32 1, void @empty_14, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
entry:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %in_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %out_r, void @empty_13, i32 1, i32 1, void @empty_14, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
entry:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %out_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_7, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_9, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:17 %store_ln9 = store i17 0, i17 %reg_7

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:18 %store_ln9 = store i17 0, i17 %reg_6

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:19 %store_ln9 = store i17 0, i17 %reg_5

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:20 %store_ln9 = store i17 0, i17 %reg_4

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:21 %store_ln9 = store i17 0, i17 %reg_3

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:22 %store_ln9 = store i17 0, i17 %reg_2

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:23 %store_ln9 = store i17 0, i17 %reg_1

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:24 %store_ln9 = store i17 0, i17 %reg

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:25 %store_ln0 = store i7 0, i7 %n10

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:26 %store_ln0 = store i17 0, i17 %reg_81

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
entry:27 %br_ln12 = br void %fpga_resource_hint.shift_loop.8

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.8:1 %n10_load = load i7 %n10

]]></Node>
<StgValue><ssdm name="n10_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.8:7 %reg_11 = load i17 %reg_5

]]></Node>
<StgValue><ssdm name="reg_11"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.8:8 %reg_10 = load i17 %reg_6

]]></Node>
<StgValue><ssdm name="reg_10"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.8:9 %reg_9 = load i17 %reg_7

]]></Node>
<StgValue><ssdm name="reg_9"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_hint.shift_loop.8:13 %in_r_read = read i24 @_ssdm_op_Read.axis.volatile.i24P128A, i24 %in_r

]]></Node>
<StgValue><ssdm name="in_r_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="17" op_0_bw="24">
<![CDATA[
fpga_resource_hint.shift_loop.8:14 %reg_17 = trunc i24 %in_r_read

]]></Node>
<StgValue><ssdm name="reg_17"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="17">
<![CDATA[
fpga_resource_hint.shift_loop.8:16 %sext_ln25 = sext i17 %reg_9

]]></Node>
<StgValue><ssdm name="sext_ln25"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="2" lat="2">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.8:17 %mul_ln25 = mul i32 %sext_ln25, i32 4294954188

]]></Node>
<StgValue><ssdm name="mul_ln25"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="17">
<![CDATA[
fpga_resource_hint.shift_loop.8:25 %sext_ln25_2 = sext i17 %reg_10

]]></Node>
<StgValue><ssdm name="sext_ln25_2"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="2" lat="2">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.8:26 %mul_ln25_1 = mul i32 %sext_ln25_2, i32 9830

]]></Node>
<StgValue><ssdm name="mul_ln25_1"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.shift_loop.8:99 %n = add i7 %n10_load, i7 1

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.shift_loop.8:100 %icmp_ln12 = icmp_eq  i7 %n10_load, i7 99

]]></Node>
<StgValue><ssdm name="icmp_ln12"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.8:101 %store_ln9 = store i17 %reg_17, i17 %reg_7

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.8:102 %store_ln9 = store i17 %reg_9, i17 %reg_6

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.8:103 %store_ln9 = store i17 %reg_10, i17 %reg_5

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.8:109 %store_ln12 = store i7 %n, i7 %n10

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.8:111 %br_ln12 = br i1 %icmp_ln12, void %fpga_resource_hint.shift_loop.8, void %for.end25

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.8:4 %reg_14 = load i17 %reg_2

]]></Node>
<StgValue><ssdm name="reg_14"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.8:5 %reg_13 = load i17 %reg_3

]]></Node>
<StgValue><ssdm name="reg_13"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.8:6 %reg_12 = load i17 %reg_4

]]></Node>
<StgValue><ssdm name="reg_12"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="2">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.8:17 %mul_ln25 = mul i32 %sext_ln25, i32 4294954188

]]></Node>
<StgValue><ssdm name="mul_ln25"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.shift_loop.8:18 %specfucore_ln24 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul_ln25, i64 12, i64 4, i64 1

]]></Node>
<StgValue><ssdm name="specfucore_ln24"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="31" op_0_bw="31" op_1_bw="17" op_2_bw="14">
<![CDATA[
fpga_resource_hint.shift_loop.8:19 %shl_ln = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i17.i14, i17 %reg_17, i14 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="31">
<![CDATA[
fpga_resource_hint.shift_loop.8:20 %sext_ln25_1 = sext i31 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln25_1"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.8:21 %add_ln25 = add i32 %sext_ln25_1, i32 %mul_ln25

]]></Node>
<StgValue><ssdm name="add_ln25"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.8:22 %trunc_ln = partselect i18 @_ssdm_op_PartSelect.i18.i32.i32.i32, i32 %add_ln25, i32 14, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="2">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.8:26 %mul_ln25_1 = mul i32 %sext_ln25_2, i32 9830

]]></Node>
<StgValue><ssdm name="mul_ln25_1"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.shift_loop.8:27 %specfucore_ln24 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul_ln25_1, i64 12, i64 4, i64 1

]]></Node>
<StgValue><ssdm name="specfucore_ln24"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="31" op_0_bw="17">
<![CDATA[
fpga_resource_hint.shift_loop.8:34 %sext_ln25_5 = sext i17 %reg_11

]]></Node>
<StgValue><ssdm name="sext_ln25_5"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="2" lat="2">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
fpga_resource_hint.shift_loop.8:35 %mul_ln25_2 = mul i31 %sext_ln25_5, i31 2147477094

]]></Node>
<StgValue><ssdm name="mul_ln25_2"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="29" op_0_bw="17">
<![CDATA[
fpga_resource_hint.shift_loop.8:43 %sext_ln25_7 = sext i17 %reg_12

]]></Node>
<StgValue><ssdm name="sext_ln25_7"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="2" lat="2">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
fpga_resource_hint.shift_loop.8:44 %mul_ln25_3 = mul i29 %sext_ln25_7, i29 1638

]]></Node>
<StgValue><ssdm name="mul_ln25_3"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="17">
<![CDATA[
fpga_resource_hint.shift_loop.8:52 %sext_ln25_9 = sext i17 %reg_13

]]></Node>
<StgValue><ssdm name="sext_ln25_9"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="2" lat="2">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.8:53 %mul_ln25_4 = mul i32 %sext_ln25_9, i32 9830

]]></Node>
<StgValue><ssdm name="mul_ln25_4"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.8:104 %store_ln9 = store i17 %reg_11, i17 %reg_4

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.8:105 %store_ln9 = store i17 %reg_12, i17 %reg_3

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.8:106 %store_ln9 = store i17 %reg_13, i17 %reg_2

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.8:0 %reg_81_load = load i17 %reg_81

]]></Node>
<StgValue><ssdm name="reg_81_load"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.8:2 %reg_16 = load i17 %reg

]]></Node>
<StgValue><ssdm name="reg_16"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.8:3 %reg_15 = load i17 %reg_1

]]></Node>
<StgValue><ssdm name="reg_15"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
fpga_resource_hint.shift_loop.8:28 %tmp_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln, i14 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="33" op_0_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.8:29 %sext_ln25_3 = sext i32 %tmp_1

]]></Node>
<StgValue><ssdm name="sext_ln25_3"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="33" op_0_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.8:30 %sext_ln25_4 = sext i32 %mul_ln25_1

]]></Node>
<StgValue><ssdm name="sext_ln25_4"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
fpga_resource_hint.shift_loop.8:31 %add_ln25_1 = add i33 %sext_ln25_3, i33 %sext_ln25_4

]]></Node>
<StgValue><ssdm name="add_ln25_1"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="2">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
fpga_resource_hint.shift_loop.8:35 %mul_ln25_2 = mul i31 %sext_ln25_5, i31 2147477094

]]></Node>
<StgValue><ssdm name="mul_ln25_2"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="31" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.shift_loop.8:36 %specfucore_ln24 = specfucore void @_ssdm_op_SpecFUCore, i31 %mul_ln25_2, i64 12, i64 4, i64 1

]]></Node>
<StgValue><ssdm name="specfucore_ln24"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="19" op_0_bw="19" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.8:37 %tmp_2 = partselect i19 @_ssdm_op_PartSelect.i19.i33.i32.i32, i33 %add_ln25_1, i32 14, i32 32

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="33" op_0_bw="33" op_1_bw="19" op_2_bw="14">
<![CDATA[
fpga_resource_hint.shift_loop.8:38 %shl_ln25_2 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i19.i14, i19 %tmp_2, i14 0

]]></Node>
<StgValue><ssdm name="shl_ln25_2"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="33" op_0_bw="31">
<![CDATA[
fpga_resource_hint.shift_loop.8:39 %sext_ln25_6 = sext i31 %mul_ln25_2

]]></Node>
<StgValue><ssdm name="sext_ln25_6"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
fpga_resource_hint.shift_loop.8:40 %add_ln25_2 = add i33 %shl_ln25_2, i33 %sext_ln25_6

]]></Node>
<StgValue><ssdm name="add_ln25_2"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="2">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
fpga_resource_hint.shift_loop.8:44 %mul_ln25_3 = mul i29 %sext_ln25_7, i29 1638

]]></Node>
<StgValue><ssdm name="mul_ln25_3"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="29" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.shift_loop.8:45 %specfucore_ln24 = specfucore void @_ssdm_op_SpecFUCore, i29 %mul_ln25_3, i64 12, i64 4, i64 1

]]></Node>
<StgValue><ssdm name="specfucore_ln24"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="19" op_0_bw="19" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.8:46 %tmp_3 = partselect i19 @_ssdm_op_PartSelect.i19.i33.i32.i32, i33 %add_ln25_2, i32 14, i32 32

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="2">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.8:53 %mul_ln25_4 = mul i32 %sext_ln25_9, i32 9830

]]></Node>
<StgValue><ssdm name="mul_ln25_4"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.shift_loop.8:54 %specfucore_ln24 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul_ln25_4, i64 12, i64 4, i64 1

]]></Node>
<StgValue><ssdm name="specfucore_ln24"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="17">
<![CDATA[
fpga_resource_hint.shift_loop.8:61 %sext_ln25_11 = sext i17 %reg_14

]]></Node>
<StgValue><ssdm name="sext_ln25_11"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="2" lat="2">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.8:62 %mul_ln25_5 = mul i32 %sext_ln25_11, i32 4294957465

]]></Node>
<StgValue><ssdm name="mul_ln25_5"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="31" op_0_bw="17">
<![CDATA[
fpga_resource_hint.shift_loop.8:70 %sext_ln25_13 = sext i17 %reg_15

]]></Node>
<StgValue><ssdm name="sext_ln25_13"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="2" lat="2">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
fpga_resource_hint.shift_loop.8:71 %mul_ln25_6 = mul i31 %sext_ln25_13, i31 6553

]]></Node>
<StgValue><ssdm name="mul_ln25_6"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="30" op_0_bw="17">
<![CDATA[
fpga_resource_hint.shift_loop.8:79 %sext_ln25_15 = sext i17 %reg_16

]]></Node>
<StgValue><ssdm name="sext_ln25_15"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="2" lat="2">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
fpga_resource_hint.shift_loop.8:80 %mul_ln25_7 = mul i30 %sext_ln25_15, i30 3276

]]></Node>
<StgValue><ssdm name="mul_ln25_7"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="30" op_0_bw="17">
<![CDATA[
fpga_resource_hint.shift_loop.8:88 %sext_ln25_17 = sext i17 %reg_81_load

]]></Node>
<StgValue><ssdm name="sext_ln25_17"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="2" lat="2">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
fpga_resource_hint.shift_loop.8:89 %mul_ln25_8 = mul i30 %sext_ln25_17, i30 1073738547

]]></Node>
<StgValue><ssdm name="mul_ln25_8"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.8:107 %store_ln9 = store i17 %reg_14, i17 %reg_1

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.8:108 %store_ln9 = store i17 %reg_15, i17 %reg

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.8:110 %store_ln25 = store i17 %reg_16, i17 %reg_81

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="33" op_0_bw="33" op_1_bw="19" op_2_bw="14">
<![CDATA[
fpga_resource_hint.shift_loop.8:47 %shl_ln25_3 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i19.i14, i19 %tmp_3, i14 0

]]></Node>
<StgValue><ssdm name="shl_ln25_3"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="33" op_0_bw="29">
<![CDATA[
fpga_resource_hint.shift_loop.8:48 %sext_ln25_8 = sext i29 %mul_ln25_3

]]></Node>
<StgValue><ssdm name="sext_ln25_8"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
fpga_resource_hint.shift_loop.8:49 %add_ln25_3 = add i33 %shl_ln25_3, i33 %sext_ln25_8

]]></Node>
<StgValue><ssdm name="add_ln25_3"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="19" op_0_bw="19" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.8:55 %tmp_4 = partselect i19 @_ssdm_op_PartSelect.i19.i33.i32.i32, i33 %add_ln25_3, i32 14, i32 32

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="33" op_0_bw="33" op_1_bw="19" op_2_bw="14">
<![CDATA[
fpga_resource_hint.shift_loop.8:56 %shl_ln25_4 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i19.i14, i19 %tmp_4, i14 0

]]></Node>
<StgValue><ssdm name="shl_ln25_4"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="33" op_0_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.8:57 %sext_ln25_10 = sext i32 %mul_ln25_4

]]></Node>
<StgValue><ssdm name="sext_ln25_10"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
fpga_resource_hint.shift_loop.8:58 %add_ln25_4 = add i33 %shl_ln25_4, i33 %sext_ln25_10

]]></Node>
<StgValue><ssdm name="add_ln25_4"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="2">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.8:62 %mul_ln25_5 = mul i32 %sext_ln25_11, i32 4294957465

]]></Node>
<StgValue><ssdm name="mul_ln25_5"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.shift_loop.8:63 %specfucore_ln24 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul_ln25_5, i64 12, i64 4, i64 1

]]></Node>
<StgValue><ssdm name="specfucore_ln24"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="19" op_0_bw="19" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.8:64 %tmp_5 = partselect i19 @_ssdm_op_PartSelect.i19.i33.i32.i32, i33 %add_ln25_4, i32 14, i32 32

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="33" op_0_bw="33" op_1_bw="19" op_2_bw="14">
<![CDATA[
fpga_resource_hint.shift_loop.8:65 %shl_ln25_5 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i19.i14, i19 %tmp_5, i14 0

]]></Node>
<StgValue><ssdm name="shl_ln25_5"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="33" op_0_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.8:66 %sext_ln25_12 = sext i32 %mul_ln25_5

]]></Node>
<StgValue><ssdm name="sext_ln25_12"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
fpga_resource_hint.shift_loop.8:67 %add_ln25_5 = add i33 %shl_ln25_5, i33 %sext_ln25_12

]]></Node>
<StgValue><ssdm name="add_ln25_5"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="2">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
fpga_resource_hint.shift_loop.8:71 %mul_ln25_6 = mul i31 %sext_ln25_13, i31 6553

]]></Node>
<StgValue><ssdm name="mul_ln25_6"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="31" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.shift_loop.8:72 %specfucore_ln24 = specfucore void @_ssdm_op_SpecFUCore, i31 %mul_ln25_6, i64 12, i64 4, i64 1

]]></Node>
<StgValue><ssdm name="specfucore_ln24"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="19" op_0_bw="19" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.8:73 %tmp_6 = partselect i19 @_ssdm_op_PartSelect.i19.i33.i32.i32, i33 %add_ln25_5, i32 14, i32 32

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="2">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
fpga_resource_hint.shift_loop.8:80 %mul_ln25_7 = mul i30 %sext_ln25_15, i30 3276

]]></Node>
<StgValue><ssdm name="mul_ln25_7"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.shift_loop.8:81 %specfucore_ln24 = specfucore void @_ssdm_op_SpecFUCore, i30 %mul_ln25_7, i64 12, i64 4, i64 1

]]></Node>
<StgValue><ssdm name="specfucore_ln24"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="2">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
fpga_resource_hint.shift_loop.8:89 %mul_ln25_8 = mul i30 %sext_ln25_17, i30 1073738547

]]></Node>
<StgValue><ssdm name="mul_ln25_8"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.shift_loop.8:90 %specfucore_ln24 = specfucore void @_ssdm_op_SpecFUCore, i30 %mul_ln25_8, i64 12, i64 4, i64 1

]]></Node>
<StgValue><ssdm name="specfucore_ln24"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="33" op_0_bw="33" op_1_bw="19" op_2_bw="14">
<![CDATA[
fpga_resource_hint.shift_loop.8:74 %shl_ln25_6 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i19.i14, i19 %tmp_6, i14 0

]]></Node>
<StgValue><ssdm name="shl_ln25_6"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="33" op_0_bw="31">
<![CDATA[
fpga_resource_hint.shift_loop.8:75 %sext_ln25_14 = sext i31 %mul_ln25_6

]]></Node>
<StgValue><ssdm name="sext_ln25_14"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
fpga_resource_hint.shift_loop.8:76 %add_ln25_6 = add i33 %shl_ln25_6, i33 %sext_ln25_14

]]></Node>
<StgValue><ssdm name="add_ln25_6"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="19" op_0_bw="19" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.8:82 %tmp_7 = partselect i19 @_ssdm_op_PartSelect.i19.i33.i32.i32, i33 %add_ln25_6, i32 14, i32 32

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="33" op_0_bw="33" op_1_bw="19" op_2_bw="14">
<![CDATA[
fpga_resource_hint.shift_loop.8:83 %shl_ln25_7 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i19.i14, i19 %tmp_7, i14 0

]]></Node>
<StgValue><ssdm name="shl_ln25_7"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="33" op_0_bw="30">
<![CDATA[
fpga_resource_hint.shift_loop.8:84 %sext_ln25_16 = sext i30 %mul_ln25_7

]]></Node>
<StgValue><ssdm name="sext_ln25_16"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
fpga_resource_hint.shift_loop.8:85 %add_ln25_7 = add i33 %shl_ln25_7, i33 %sext_ln25_16

]]></Node>
<StgValue><ssdm name="add_ln25_7"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="19" op_0_bw="19" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.8:91 %tmp_8 = partselect i19 @_ssdm_op_PartSelect.i19.i33.i32.i32, i33 %add_ln25_7, i32 14, i32 32

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="33" op_0_bw="33" op_1_bw="19" op_2_bw="14">
<![CDATA[
fpga_resource_hint.shift_loop.8:92 %shl_ln25_8 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i19.i14, i19 %tmp_8, i14 0

]]></Node>
<StgValue><ssdm name="shl_ln25_8"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="33" op_0_bw="30">
<![CDATA[
fpga_resource_hint.shift_loop.8:93 %sext_ln25_18 = sext i30 %mul_ln25_8

]]></Node>
<StgValue><ssdm name="sext_ln25_18"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
fpga_resource_hint.shift_loop.8:94 %add_ln25_8 = add i33 %shl_ln25_8, i33 %sext_ln25_18

]]></Node>
<StgValue><ssdm name="add_ln25_8"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="19" op_0_bw="19" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.8:96 %tmp_9 = partselect i19 @_ssdm_op_PartSelect.i19.i33.i32.i32, i33 %add_ln25_8, i32 14, i32 32

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="24" op_0_bw="19">
<![CDATA[
fpga_resource_hint.shift_loop.8:97 %zext_ln29 = zext i19 %tmp_9

]]></Node>
<StgValue><ssdm name="zext_ln29"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="2" lat="2">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
fpga_resource_hint.shift_loop.8:98 %write_ln29 = write void @_ssdm_op_Write.axis.volatile.i24P128A, i24 %out_r, i24 %zext_ln29

]]></Node>
<StgValue><ssdm name="write_ln29"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.8:10 %specpipeline_ln9 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12

]]></Node>
<StgValue><ssdm name="specpipeline_ln9"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
fpga_resource_hint.shift_loop.8:11 %speclooptripcount_ln9 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln9"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.8:12 %specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln12"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.8:15 %rbegin4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_2

]]></Node>
<StgValue><ssdm name="rbegin4"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.8:23 %rend16 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_2, i32 %rbegin4

]]></Node>
<StgValue><ssdm name="rend16"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.8:24 %rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_8

]]></Node>
<StgValue><ssdm name="rbegin6"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.8:32 %rend14 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_8, i32 %rbegin6

]]></Node>
<StgValue><ssdm name="rend14"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.8:33 %rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1

]]></Node>
<StgValue><ssdm name="rbegin8"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.8:41 %rend12 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1, i32 %rbegin8

]]></Node>
<StgValue><ssdm name="rend12"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.8:42 %rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty

]]></Node>
<StgValue><ssdm name="rbegin9"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.8:50 %rend10 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin9

]]></Node>
<StgValue><ssdm name="rend10"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.8:51 %rbegin7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_6

]]></Node>
<StgValue><ssdm name="rbegin7"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.8:59 %rend8 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_6, i32 %rbegin7

]]></Node>
<StgValue><ssdm name="rend8"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.8:60 %rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_15

]]></Node>
<StgValue><ssdm name="rbegin5"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.8:68 %rend6 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_15, i32 %rbegin5

]]></Node>
<StgValue><ssdm name="rend6"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.8:69 %rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_5

]]></Node>
<StgValue><ssdm name="rbegin3"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.8:77 %rend4 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_5, i32 %rbegin3

]]></Node>
<StgValue><ssdm name="rend4"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.8:78 %rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_4

]]></Node>
<StgValue><ssdm name="rbegin1"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.8:86 %rend2 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_4, i32 %rbegin1

]]></Node>
<StgValue><ssdm name="rend2"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.8:87 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_3

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.8:95 %rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_3, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="2">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
fpga_resource_hint.shift_loop.8:98 %write_ln29 = write void @_ssdm_op_Write.axis.volatile.i24P128A, i24 %out_r, i24 %zext_ln29

]]></Node>
<StgValue><ssdm name="write_ln29"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0">
<![CDATA[
for.end25:0 %ret_ln31 = ret

]]></Node>
<StgValue><ssdm name="ret_ln31"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
