<stg><name>multi_stage_mul_h</name>


<trans_list>

<trans id="43" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="51" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="8" op_0_bw="32">
<![CDATA[
entry:0 %i_01 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_01"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="256" op_0_bw="32">
<![CDATA[
entry:1 %m_V_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="m_V_2"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="256" op_0_bw="32">
<![CDATA[
entry:2 %a_buf_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="a_buf_0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="256" op_0_bw="32">
<![CDATA[
entry:3 %t_V_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="t_V_2"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
entry:4 %b_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %b

]]></Node>
<StgValue><ssdm name="b_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="130" op_0_bw="130" op_1_bw="130">
<![CDATA[
entry:5 %a_read = read i130 @_ssdm_op_Read.ap_auto.i130, i130 %a

]]></Node>
<StgValue><ssdm name="a_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="256" op_0_bw="130">
<![CDATA[
entry:6 %sext_ln186 = sext i130 %a_read

]]></Node>
<StgValue><ssdm name="sext_ln186"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="256" op_0_bw="128">
<![CDATA[
entry:7 %zext_ln186 = zext i128 %b_read

]]></Node>
<StgValue><ssdm name="zext_ln186"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="256" op_1_bw="256">
<![CDATA[
entry:8 %store_ln104 = store i256 %zext_ln186, i256 %t_V_2

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="256" op_1_bw="256">
<![CDATA[
entry:9 %store_ln104 = store i256 %sext_ln186, i256 %a_buf_0

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="256" op_1_bw="256">
<![CDATA[
entry:10 %store_ln104 = store i256 0, i256 %m_V_2

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:11 %store_ln104 = store i8 0, i8 %i_01

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
entry:12 %br_ln104 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc:0 %i = load i8 %i_01

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc:1 %icmp_ln104 = icmp_eq  i8 %i, i8 129

]]></Node>
<StgValue><ssdm name="icmp_ln104"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 129, i64 129, i64 129

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc:3 %i_3 = add i8 %i, i8 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:4 %br_ln104 = br i1 %icmp_ln104, void %for.inc.split, void %for.end

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="256" op_0_bw="256" op_1_bw="0">
<![CDATA[
for.inc.split:0 %m_V_2_load_1 = load i256 %m_V_2

]]></Node>
<StgValue><ssdm name="m_V_2_load_1"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="256" op_0_bw="256" op_1_bw="0">
<![CDATA[
for.inc.split:1 %a_buf_0_load = load i256 %a_buf_0

]]></Node>
<StgValue><ssdm name="a_buf_0_load"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="256" op_0_bw="256" op_1_bw="0">
<![CDATA[
for.inc.split:2 %t_V_2_load = load i256 %t_V_2

]]></Node>
<StgValue><ssdm name="t_V_2_load"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="255" op_0_bw="256">
<![CDATA[
for.inc.split:3 %trunc_ln104 = trunc i256 %t_V_2_load

]]></Node>
<StgValue><ssdm name="trunc_ln104"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="256">
<![CDATA[
for.inc.split:4 %trunc_ln104_1 = trunc i256 %a_buf_0_load

]]></Node>
<StgValue><ssdm name="trunc_ln104_1"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="256" op_0_bw="256" op_1_bw="1" op_2_bw="256" op_3_bw="256">
<![CDATA[
for.inc.split:7 %temp_V = call i256 @multi_stage_mul_h_add_m, i1 %trunc_ln104_1, i256 %m_V_2_load_1, i256 %t_V_2_load

]]></Node>
<StgValue><ssdm name="temp_V"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:15 %store_ln104 = store i8 %i_3, i8 %i_01

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="256" op_0_bw="256" op_1_bw="0">
<![CDATA[
for.end:0 %m_V_2_load = load i256 %m_V_2

]]></Node>
<StgValue><ssdm name="m_V_2_load"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="256">
<![CDATA[
for.end:1 %ret_ln110 = ret i256 %m_V_2_load

]]></Node>
<StgValue><ssdm name="ret_ln110"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:5 %specpipeline_ln105 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_5

]]></Node>
<StgValue><ssdm name="specpipeline_ln105"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:6 %specloopname_ln104 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln104"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="256" op_0_bw="256" op_1_bw="1" op_2_bw="256" op_3_bw="256">
<![CDATA[
for.inc.split:7 %temp_V = call i256 @multi_stage_mul_h_add_m, i1 %trunc_ln104_1, i256 %m_V_2_load_1, i256 %t_V_2_load

]]></Node>
<StgValue><ssdm name="temp_V"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="768" op_0_bw="768" op_1_bw="256" op_2_bw="255" op_3_bw="256">
<![CDATA[
for.inc.split:8 %call_ret5 = call i768 @multi_stage_mul_h_update_m_t_a, i256 %temp_V, i255 %trunc_ln104, i256 %a_buf_0_load

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="256" op_0_bw="768">
<![CDATA[
for.inc.split:9 %m_V = extractvalue i768 %call_ret5

]]></Node>
<StgValue><ssdm name="m_V"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="256" op_0_bw="768">
<![CDATA[
for.inc.split:10 %t_V = extractvalue i768 %call_ret5

]]></Node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="256" op_0_bw="768">
<![CDATA[
for.inc.split:11 %a_buf_ret = extractvalue i768 %call_ret5

]]></Node>
<StgValue><ssdm name="a_buf_ret"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:12 %store_ln104 = store i256 %t_V, i256 %t_V_2

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:13 %store_ln104 = store i256 %a_buf_ret, i256 %a_buf_0

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:14 %store_ln104 = store i256 %m_V, i256 %m_V_2

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:16 %br_ln104 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
