[%General]
%3Csource%3E=E:/document/work/Verilog_codes/RSA_Multi/VHDL/pe.vhdl
%3Cfilename%3E=E:/document/work/Verilog_codes/RSA_Multi/VHDL/pe.v
%3Cclass%3E=100
%3Cbasename%3E=pe
%3Csubpkgs%3E=@Invalid()

[Data]
%3CgenericOrder%3E=@Invalid()
%3CportOrder%3E=clk, reset, a_j, b_i, s_prev, m, n_j, s_next, aj_bi, ab_valid_in, valid_in, ab_valid_out, valid_out, fifo_req
%3Clabel0%3E\category=113
%3Clabel0%3E\port=0
%3Clabel0%3E\alias=<label0>
%3Clabel1%3E\category=113
%3Clabel1%3E\port=0
%3Clabel1%3E\alias=<label1>
a_j\category=117
a_j\port=1
a_j\alias=a_j
a_j\type\Subtype\mark1=ieee::std_logic_vector
a_j\type\Subtype\mark2=ieee::std_logic_vector
a_j\type\Subtype\constraint\0\Range\dir=false
a_j\type\Subtype\constraint\0\Range\left\Constant\value=15
a_j\type\Subtype\constraint\0\Range\left\Constant\units=
a_j\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
a_j\type\Subtype\constraint\0\Range\right\Constant\value=0
a_j\type\Subtype\constraint\0\Range\right\Constant\units=
a_j\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
ab_out_reg\category=117
ab_out_reg\port=0
ab_out_reg\alias=ab_out_reg
ab_out_reg\type\Subtype\mark1=ieee::std_logic_vector
ab_out_reg\type\Subtype\mark2=ieee::std_logic_vector
ab_out_reg\type\Subtype\constraint\0\Range\dir=false
ab_out_reg\type\Subtype\constraint\0\Range\left\Constant\value=15
ab_out_reg\type\Subtype\constraint\0\Range\left\Constant\units=
ab_out_reg\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
ab_out_reg\type\Subtype\constraint\0\Range\right\Constant\value=0
ab_out_reg\type\Subtype\constraint\0\Range\right\Constant\units=
ab_out_reg\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
ab_valid_in\category=117
ab_valid_in\port=1
ab_valid_in\alias=ab_valid_in
ab_valid_in\type\Subtype\mark1=ieee::std_logic
ab_valid_in\type\Subtype\mark2=ieee::std_logic
ab_valid_out\category=117
ab_valid_out\port=2
ab_valid_out\alias=ab_valid_out
ab_valid_out\type\Subtype\mark1=ieee::std_logic
ab_valid_out\type\Subtype\mark2=ieee::std_logic
ab_valid_reg\category=117
ab_valid_reg\port=0
ab_valid_reg\alias=ab_valid_reg
ab_valid_reg\type\Subtype\mark1=ieee::std_logic
ab_valid_reg\type\Subtype\mark2=ieee::std_logic
aj_bi\category=117
aj_bi\port=2
aj_bi\alias=aj_bi
aj_bi\type\Subtype\mark1=ieee::std_logic_vector
aj_bi\type\Subtype\mark2=ieee::std_logic_vector
aj_bi\type\Subtype\constraint\0\Range\dir=false
aj_bi\type\Subtype\constraint\0\Range\left\Constant\value=15
aj_bi\type\Subtype\constraint\0\Range\left\Constant\units=
aj_bi\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
aj_bi\type\Subtype\constraint\0\Range\right\Constant\value=0
aj_bi\type\Subtype\constraint\0\Range\right\Constant\units=
aj_bi\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
b_i\category=117
b_i\port=1
b_i\alias=b_i
b_i\type\Subtype\mark1=ieee::std_logic_vector
b_i\type\Subtype\mark2=ieee::std_logic_vector
b_i\type\Subtype\constraint\0\Range\dir=false
b_i\type\Subtype\constraint\0\Range\left\Constant\value=15
b_i\type\Subtype\constraint\0\Range\left\Constant\units=
b_i\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
b_i\type\Subtype\constraint\0\Range\right\Constant\value=0
b_i\type\Subtype\constraint\0\Range\right\Constant\units=
b_i\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
behavioral\category=101
behavioral\port=0
behavioral\alias=Behavioral
clk\category=117
clk\port=1
clk\alias=clk
clk\type\Subtype\mark1=ieee::std_logic
clk\type\Subtype\mark2=ieee::std_logic
fifo_req\category=117
fifo_req\port=2
fifo_req\alias=fifo_req
fifo_req\type\Subtype\mark1=ieee::std_logic
fifo_req\type\Subtype\mark2=ieee::std_logic
m\category=117
m\port=1
m\alias=m
m\type\Subtype\mark1=ieee::std_logic_vector
m\type\Subtype\mark2=ieee::std_logic_vector
m\type\Subtype\constraint\0\Range\dir=false
m\type\Subtype\constraint\0\Range\left\Constant\value=15
m\type\Subtype\constraint\0\Range\left\Constant\units=
m\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
m\type\Subtype\constraint\0\Range\right\Constant\value=0
m\type\Subtype\constraint\0\Range\right\Constant\units=
m\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
mult_aj_bi\category=117
mult_aj_bi\port=0
mult_aj_bi\alias=mult_aj_bi
mult_aj_bi\type\Subtype\mark1=ieee::std_logic_vector
mult_aj_bi\type\Subtype\mark2=ieee::std_logic_vector
mult_aj_bi\type\Subtype\constraint\0\Range\dir=false
mult_aj_bi\type\Subtype\constraint\0\Range\left\Constant\value=31
mult_aj_bi\type\Subtype\constraint\0\Range\left\Constant\units=
mult_aj_bi\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
mult_aj_bi\type\Subtype\constraint\0\Range\right\Constant\value=0
mult_aj_bi\type\Subtype\constraint\0\Range\right\Constant\units=
mult_aj_bi\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
mult_nj_m\category=117
mult_nj_m\port=0
mult_nj_m\alias=mult_nj_m
mult_nj_m\type\Subtype\mark1=ieee::std_logic_vector
mult_nj_m\type\Subtype\mark2=ieee::std_logic_vector
mult_nj_m\type\Subtype\constraint\0\Range\dir=false
mult_nj_m\type\Subtype\constraint\0\Range\left\Constant\value=31
mult_nj_m\type\Subtype\constraint\0\Range\left\Constant\units=
mult_nj_m\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
mult_nj_m\type\Subtype\constraint\0\Range\right\Constant\value=0
mult_nj_m\type\Subtype\constraint\0\Range\right\Constant\units=
mult_nj_m\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
mult_nj_m_reg\category=117
mult_nj_m_reg\port=0
mult_nj_m_reg\alias=mult_nj_m_reg
mult_nj_m_reg\type\Subtype\mark1=ieee::std_logic_vector
mult_nj_m_reg\type\Subtype\mark2=ieee::std_logic_vector
mult_nj_m_reg\type\Subtype\constraint\0\Range\dir=false
mult_nj_m_reg\type\Subtype\constraint\0\Range\left\Constant\value=31
mult_nj_m_reg\type\Subtype\constraint\0\Range\left\Constant\units=
mult_nj_m_reg\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
mult_nj_m_reg\type\Subtype\constraint\0\Range\right\Constant\value=0
mult_nj_m_reg\type\Subtype\constraint\0\Range\right\Constant\units=
mult_nj_m_reg\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
n_j\category=117
n_j\port=1
n_j\alias=n_j
n_j\type\Subtype\mark1=ieee::std_logic_vector
n_j\type\Subtype\mark2=ieee::std_logic_vector
n_j\type\Subtype\constraint\0\Range\dir=false
n_j\type\Subtype\constraint\0\Range\left\Constant\value=15
n_j\type\Subtype\constraint\0\Range\left\Constant\units=
n_j\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
n_j\type\Subtype\constraint\0\Range\right\Constant\value=0
n_j\type\Subtype\constraint\0\Range\right\Constant\units=
n_j\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
n_reg\category=117
n_reg\port=0
n_reg\alias=n_reg
n_reg\type\Subtype\mark1=ieee::std_logic_vector
n_reg\type\Subtype\mark2=ieee::std_logic_vector
n_reg\type\Subtype\constraint\0\Range\dir=false
n_reg\type\Subtype\constraint\0\Range\left\Constant\value=15
n_reg\type\Subtype\constraint\0\Range\left\Constant\units=
n_reg\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
n_reg\type\Subtype\constraint\0\Range\right\Constant\value=0
n_reg\type\Subtype\constraint\0\Range\right\Constant\units=
n_reg\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
next_n_reg\category=117
next_n_reg\port=0
next_n_reg\alias=next_n_reg
next_n_reg\type\Subtype\mark1=ieee::std_logic_vector
next_n_reg\type\Subtype\mark2=ieee::std_logic_vector
next_n_reg\type\Subtype\constraint\0\Range\dir=false
next_n_reg\type\Subtype\constraint\0\Range\left\Constant\value=15
next_n_reg\type\Subtype\constraint\0\Range\left\Constant\units=
next_n_reg\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
next_n_reg\type\Subtype\constraint\0\Range\right\Constant\value=0
next_n_reg\type\Subtype\constraint\0\Range\right\Constant\units=
next_n_reg\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
next_prod_aj_bi\category=117
next_prod_aj_bi\port=0
next_prod_aj_bi\alias=next_prod_aj_bi
next_prod_aj_bi\type\Subtype\mark1=ieee::std_logic_vector
next_prod_aj_bi\type\Subtype\mark2=ieee::std_logic_vector
next_prod_aj_bi\type\Subtype\constraint\0\Range\dir=false
next_prod_aj_bi\type\Subtype\constraint\0\Range\left\Constant\value=31
next_prod_aj_bi\type\Subtype\constraint\0\Range\left\Constant\units=
next_prod_aj_bi\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
next_prod_aj_bi\type\Subtype\constraint\0\Range\right\Constant\value=0
next_prod_aj_bi\type\Subtype\constraint\0\Range\right\Constant\units=
next_prod_aj_bi\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
next_prod_nj_m\category=117
next_prod_nj_m\port=0
next_prod_nj_m\alias=next_prod_nj_m
next_prod_nj_m\type\Subtype\mark1=ieee::std_logic_vector
next_prod_nj_m\type\Subtype\mark2=ieee::std_logic_vector
next_prod_nj_m\type\Subtype\constraint\0\Range\dir=false
next_prod_nj_m\type\Subtype\constraint\0\Range\left\Constant\value=31
next_prod_nj_m\type\Subtype\constraint\0\Range\left\Constant\units=
next_prod_nj_m\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
next_prod_nj_m\type\Subtype\constraint\0\Range\right\Constant\value=0
next_prod_nj_m\type\Subtype\constraint\0\Range\right\Constant\units=
next_prod_nj_m\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
next_s_prev_reg\category=117
next_s_prev_reg\port=0
next_s_prev_reg\alias=next_s_prev_reg
next_s_prev_reg\type\Subtype\mark1=ieee::std_logic_vector
next_s_prev_reg\type\Subtype\mark2=ieee::std_logic_vector
next_s_prev_reg\type\Subtype\constraint\0\Range\dir=false
next_s_prev_reg\type\Subtype\constraint\0\Range\left\Constant\value=15
next_s_prev_reg\type\Subtype\constraint\0\Range\left\Constant\units=
next_s_prev_reg\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
next_s_prev_reg\type\Subtype\constraint\0\Range\right\Constant\value=0
next_s_prev_reg\type\Subtype\constraint\0\Range\right\Constant\units=
next_s_prev_reg\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
next_sum_1\category=117
next_sum_1\port=0
next_sum_1\alias=next_sum_1
next_sum_1\type\Subtype\mark1=ieee::std_logic_vector
next_sum_1\type\Subtype\mark2=ieee::std_logic_vector
next_sum_1\type\Subtype\constraint\0\Range\dir=false
next_sum_1\type\Subtype\constraint\0\Range\left\Constant\value=31
next_sum_1\type\Subtype\constraint\0\Range\left\Constant\units=
next_sum_1\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
next_sum_1\type\Subtype\constraint\0\Range\right\Constant\value=0
next_sum_1\type\Subtype\constraint\0\Range\right\Constant\units=
next_sum_1\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
next_sum_2\category=117
next_sum_2\port=0
next_sum_2\alias=next_sum_2
next_sum_2\type\Subtype\mark1=ieee::std_logic_vector
next_sum_2\type\Subtype\mark2=ieee::std_logic_vector
next_sum_2\type\Subtype\constraint\0\Range\dir=false
next_sum_2\type\Subtype\constraint\0\Range\left\Constant\value=31
next_sum_2\type\Subtype\constraint\0\Range\left\Constant\units=
next_sum_2\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
next_sum_2\type\Subtype\constraint\0\Range\right\Constant\value=0
next_sum_2\type\Subtype\constraint\0\Range\right\Constant\units=
next_sum_2\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
pe\category=100
pe\port=0
pe\alias=pe
prod_aj_bi\category=117
prod_aj_bi\port=0
prod_aj_bi\alias=prod_aj_bi
prod_aj_bi\type\Subtype\mark1=ieee::std_logic_vector
prod_aj_bi\type\Subtype\mark2=ieee::std_logic_vector
prod_aj_bi\type\Subtype\constraint\0\Range\dir=false
prod_aj_bi\type\Subtype\constraint\0\Range\left\Constant\value=31
prod_aj_bi\type\Subtype\constraint\0\Range\left\Constant\units=
prod_aj_bi\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
prod_aj_bi\type\Subtype\constraint\0\Range\right\Constant\value=0
prod_aj_bi\type\Subtype\constraint\0\Range\right\Constant\units=
prod_aj_bi\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
prod_nj_m\category=117
prod_nj_m\port=0
prod_nj_m\alias=prod_nj_m
prod_nj_m\type\Subtype\mark1=ieee::std_logic_vector
prod_nj_m\type\Subtype\mark2=ieee::std_logic_vector
prod_nj_m\type\Subtype\constraint\0\Range\dir=false
prod_nj_m\type\Subtype\constraint\0\Range\left\Constant\value=31
prod_nj_m\type\Subtype\constraint\0\Range\left\Constant\units=
prod_nj_m\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
prod_nj_m\type\Subtype\constraint\0\Range\right\Constant\value=0
prod_nj_m\type\Subtype\constraint\0\Range\right\Constant\units=
prod_nj_m\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
reset\category=117
reset\port=1
reset\alias=reset
reset\type\Subtype\mark1=ieee::std_logic
reset\type\Subtype\mark2=ieee::std_logic
s_next\category=117
s_next\port=2
s_next\alias=s_next
s_next\type\Subtype\mark1=ieee::std_logic_vector
s_next\type\Subtype\mark2=ieee::std_logic_vector
s_next\type\Subtype\constraint\0\Range\dir=false
s_next\type\Subtype\constraint\0\Range\left\Constant\value=15
s_next\type\Subtype\constraint\0\Range\left\Constant\units=
s_next\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
s_next\type\Subtype\constraint\0\Range\right\Constant\value=0
s_next\type\Subtype\constraint\0\Range\right\Constant\units=
s_next\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
s_prev\category=117
s_prev\port=1
s_prev\alias=s_prev
s_prev\type\Subtype\mark1=ieee::std_logic_vector
s_prev\type\Subtype\mark2=ieee::std_logic_vector
s_prev\type\Subtype\constraint\0\Range\dir=false
s_prev\type\Subtype\constraint\0\Range\left\Constant\value=15
s_prev\type\Subtype\constraint\0\Range\left\Constant\units=
s_prev\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
s_prev\type\Subtype\constraint\0\Range\right\Constant\value=0
s_prev\type\Subtype\constraint\0\Range\right\Constant\units=
s_prev\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
s_prev_reg\category=117
s_prev_reg\port=0
s_prev_reg\alias=s_prev_reg
s_prev_reg\type\Subtype\mark1=ieee::std_logic_vector
s_prev_reg\type\Subtype\mark2=ieee::std_logic_vector
s_prev_reg\type\Subtype\constraint\0\Range\dir=false
s_prev_reg\type\Subtype\constraint\0\Range\left\Constant\value=15
s_prev_reg\type\Subtype\constraint\0\Range\left\Constant\units=
s_prev_reg\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
s_prev_reg\type\Subtype\constraint\0\Range\right\Constant\value=0
s_prev_reg\type\Subtype\constraint\0\Range\right\Constant\units=
s_prev_reg\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
sum_1\category=117
sum_1\port=0
sum_1\alias=sum_1
sum_1\type\Subtype\mark1=ieee::std_logic_vector
sum_1\type\Subtype\mark2=ieee::std_logic_vector
sum_1\type\Subtype\constraint\0\Range\dir=false
sum_1\type\Subtype\constraint\0\Range\left\Constant\value=31
sum_1\type\Subtype\constraint\0\Range\left\Constant\units=
sum_1\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
sum_1\type\Subtype\constraint\0\Range\right\Constant\value=0
sum_1\type\Subtype\constraint\0\Range\right\Constant\units=
sum_1\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
sum_2\category=117
sum_2\port=0
sum_2\alias=sum_2
sum_2\type\Subtype\mark1=ieee::std_logic_vector
sum_2\type\Subtype\mark2=ieee::std_logic_vector
sum_2\type\Subtype\constraint\0\Range\dir=false
sum_2\type\Subtype\constraint\0\Range\left\Constant\value=31
sum_2\type\Subtype\constraint\0\Range\left\Constant\units=
sum_2\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
sum_2\type\Subtype\constraint\0\Range\right\Constant\value=0
sum_2\type\Subtype\constraint\0\Range\right\Constant\units=
sum_2\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
valid_in\category=117
valid_in\port=1
valid_in\alias=valid_in
valid_in\type\Subtype\mark1=ieee::std_logic
valid_in\type\Subtype\mark2=ieee::std_logic
valid_out\category=117
valid_out\port=2
valid_out\alias=valid_out
valid_out\type\Subtype\mark1=ieee::std_logic
valid_out\type\Subtype\mark2=ieee::std_logic
valid_out_reg\category=117
valid_out_reg\port=0
valid_out_reg\alias=valid_out_reg
valid_out_reg\type\Subtype\mark1=ieee::std_logic
valid_out_reg\type\Subtype\mark2=ieee::std_logic
valid_out_reg2\category=117
valid_out_reg2\port=0
valid_out_reg2\alias=valid_out_reg2
valid_out_reg2\type\Subtype\mark1=ieee::std_logic
valid_out_reg2\type\Subtype\mark2=ieee::std_logic
valid_out_reg3\category=117
valid_out_reg3\port=0
valid_out_reg3\alias=valid_out_reg3
valid_out_reg3\type\Subtype\mark1=ieee::std_logic
valid_out_reg3\type\Subtype\mark2=ieee::std_logic
%3ChasCode%3E=true
