Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "C:\Users\guan-ming.dennis-won\Documents\Code\Workspace\Cyclone_10_LP\Quartus 18_1\Blinky_Platform_Designer_Only\PLL_complete.qsys" --block-symbol-file --output-directory="C:\Users\guan-ming.dennis-won\Documents\Code\Workspace\Cyclone_10_LP\Quartus 18_1\Blinky_Platform_Designer_Only\PLL_complete" --family="Cyclone 10 LP" --part=10CL025YU256I7G
Progress: Loading Blinky_Platform_Designer_Only/PLL_complete.qsys
Progress: Reading input file
Progress: Adding altpll_0 [altpll 18.1]
Progress: Parameterizing module altpll_0
Progress: Adding blink_0 [blink 1.0]
Progress: Parameterizing module blink_0
Progress: Adding blink_1 [blink 1.0]
Progress: Parameterizing module blink_1
Progress: Adding blink_2 [blink 1.0]
Progress: Parameterizing module blink_2
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: PLL_complete.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "C:\Users\guan-ming.dennis-won\Documents\Code\Workspace\Cyclone_10_LP\Quartus 18_1\Blinky_Platform_Designer_Only\PLL_complete.qsys" --synthesis=VERILOG --output-directory="C:\Users\guan-ming.dennis-won\Documents\Code\Workspace\Cyclone_10_LP\Quartus 18_1\Blinky_Platform_Designer_Only\PLL_complete\synthesis" --family="Cyclone 10 LP" --part=10CL025YU256I7G
Progress: Loading Blinky_Platform_Designer_Only/PLL_complete.qsys
Progress: Reading input file
Progress: Adding altpll_0 [altpll 18.1]
Progress: Parameterizing module altpll_0
Progress: Adding blink_0 [blink 1.0]
Progress: Parameterizing module blink_0
Progress: Adding blink_1 [blink 1.0]
Progress: Parameterizing module blink_1
Progress: Adding blink_2 [blink 1.0]
Progress: Parameterizing module blink_2
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: PLL_complete.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master
Info: PLL_complete: Generating PLL_complete "PLL_complete" for QUARTUS_SYNTH
Info: altpll_0: "PLL_complete" instantiated altpll "altpll_0"
Info: blink_0: "PLL_complete" instantiated blink "blink_0"
Info: rst_controller: "PLL_complete" instantiated altera_reset_controller "rst_controller"
Info: PLL_complete: Done "PLL_complete" with 4 modules, 6 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
