/********************************************************/
/*      Author  : `Esraa Mohammed Elghorab              */
/*      SWC     :  RCC                               	  */
/*      Date    :  17/10/2023                        	  */
/*      version :  1.00                           	    */
/********************************************************/


#ifndef MCAL_RCC_RCC_CFG_H_
#define MCAL_RCC_RCC_CFG_H_

/**
 * Option:
 *    1-       RCC_HSI        //0
 *    2-       RCC_HSE        //1
 *    3-       RCC_PLL        //2
*/
#define RCC_SELECT_SYSTEM_CLOCK        RCC_HSI  // 25M

/**
 * Option:
 *     1- ENABLE              //1
 *     2- DISABLE            //0
*/
#define   RCC_HSE_ENABLE    DISBLE
#define   RCC_HSI_ENABLE    ENABLE
#define   RCC_PLL_ENABLE    DISBLE

/**
 * SYSTICK Prescalar Ratio
 * Option:
 *    1- SYSCLK_PS_1
 *    2- SYSCLK_PS_2
 *    3- SYSCLK_PS_4
 *    4- SYSCLK_PS_8
 *    5- SYSCLK_PS_16
 *    6- SYSCLK_PS_64
 *    7- SYSCLK_PS_128
 *    8- SYSCLK_PS_256
 *    9- SYSCLK_PS_512
*/
#define  RCC_AHB_PS   SYSCLK_PS_1 // AHB = 8MHZ

/**
 * APB1 , APB2 Prescalar Ratio
 * Option:
 *  RCC_APB1_PS   AHB_PS_?
 *  RCC_APB2_PS   AHB_PS_?
 * Option: 
 *    1- AHB_PS_1
 *    2- AHB_PS_2
 *    3- AHB_PS_4
 *    4- AHB_PS_8
 *    5- AHB_PS_16
*/

/**
 * Note: The software has to set these bits correctly not to exceed 42 MHz on this domain.
 * The clocks are divided with the new prescaler factor from 1 to 16 AHB cycles after
 * PPRE1 write.
*/
#define  RCC_APB1_PS   AHB_PS_1  //25MHZ

/**
 * Note: The software has to set these bits correctly not to exceed 84 MHz on this domain.
 * The clocks are divided with the new prescaler factor from 1 to 16 AHB cycles after
 * PPRE2 write
*/
#define  RCC_APB2_PS   AHB_PS_1  // 8MHZ

/**
 * Option: 
 *   HSE_PS_X
 *  Where X is equal to
 *  The Range 2UL To  31UL
*/
#define  RCC_RTC_PS        2UL

/**
 * CSS
 * Clock security system ON (Clock detector ON if HSE oscillator is stable, OFF if not)
 * CLOCK detector
 * Options:
 *  	1- ENABLE     //1
 *  	2- DISABLE    //0
*/
#define   RCC_CLOCK_SECURITY_SYSTEM_ENABLE    DISABLE

/**
 * Option:
 * Default == RCC_CRYSTAL_OSC
 *    	1- RCC_CRYSTAL_OSC
 *    	2- RCC_EXTERNAL_OSC
*/

#define   RCC_HSE_MODE     RCC_CRYSTAL_OSC

/** 
 * If you enable PLL, Determine your O/P Freq F
 * Methods:
 *  F(VCO)=F(PLL(input)) * (PLLN/PLLM)
 *  F(PLLout) =  F(VCO)/PLLP
 *  F(PLLout) =  F(PLL(input)) *PLLN)) / (PLLP*PLLM)
 * 
 * Must be value between  1 to 84MHZ
 * Please  be careful  when choose the  (PLLN) & (PLLM) & (PLLP)
 * Ranges: 
 *  	1- PLLN   from  192UL  to 432UL
 *  	2- PLLM   from  2UL    to 63UL
 * 	  3- PLLP   2,4,6,8
*/
#define  RCC_NO_PLLN       192UL
#define  RCC_NO_PLLM       63UL
#define  RCC_NO_PLLP       RCC_PLLP_2

/**
 * If You use USB
 * The USB OTG FS requires a 48 MHz clock to work correctly.
 * 
 * The SDIO and the Random number generator need a frequency
 * Lower than or equal to 48 MHz to work Correctly.
 * 4- PLLQ   from 2 to 15
*/
#define  RCC_NO_PLLQ         2

#define  RCC_PLLP_OUTPUT     8000000UL    //To cheek your value

/**
 * If you enable PLL
 * RCC_X
 * Option: 
 *   1- HSI           //Internal Clock Default
 *   2- HSE           //External Clock
 */
#define  RCC_PLL_SOURCE     RCC_HSI


/*OUT PIN MCO1 & MCO2*/
#endif /* MCAL_RCC_RCC_CFG_H_ */
