<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>pentek.com</spirit:vendor>
  <spirit:library>px_ip</spirit:library>
  <spirit:name>px_pcie2axil_512</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>m_axi</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:master>
        <spirit:addressSpaceRef spirit:addressSpaceRef="m_axi"/>
      </spirit:master>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m_axis_cc</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_cc_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_cc_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_cc_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_cc_tuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_cc_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_cc_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s_axis_cq</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_cq_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_cq_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_cq_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_cq_tuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_cq_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_cq_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>user_reset</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>user_reset</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.USER_RESET.POLARITY">ACTIVE_HIGH</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>user_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>user_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.USER_CLK.ASSOCIATED_RESET">user_reset:aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.USER_CLK.ASSOCIATED_BUSIF">m_axis_cc:s_axis_cq:m_axi</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:addressSpaces>
    <spirit:addressSpace>
      <spirit:name>m_axi</spirit:name>
      <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:dependency="pow(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.num_addr_bits&apos;)) - 1) + 1)">268435456</spirit:range>
      <spirit:width spirit:format="long" spirit:resolve="user">32</spirit:width>
    </spirit:addressSpace>
  </spirit:addressSpaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdltestbench</spirit:name>
        <spirit:displayName>VHDL Test Bench</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>tb_px_pcie2axil_512</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdltestbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>6647e647</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>30510b08</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_versioninformation</spirit:name>
        <spirit:displayName>Version Information</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:docs.versioninfo</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_versioninformation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>px_pcie2axil_512</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>59d6d10b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>px_pcie2axil_512</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>59d6d10b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_productguide</spirit:name>
        <spirit:displayName>Product Guide</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:docs.productguide</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_productguide_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>a6487afc</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>user_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>user_reset</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>user_lnk_up</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_cc_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">511</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_cc_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_cc_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_cc_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_cc_tuser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">80</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_cc_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_cq_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">511</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_cq_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_cq_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_cq_tuser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">182</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_cq_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_cq_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.num_addr_bits&apos;)) - 1)">27</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.num_addr_bits&apos;)) - 1)">27</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cc_shutdown_rqst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cc_shutdown_ok</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>num_addr_bits</spirit:name>
        <spirit:displayName>Num Addr Bits</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.num_addr_bits">28</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>bar0_size_bits</spirit:name>
        <spirit:displayName>Bar0 Size Bits</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.bar0_size_bits">16</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="std_logic_vector(31 downto 0)">
        <spirit:name>bar0_addr_translation</spirit:name>
        <spirit:displayName>Bar0 Addr Translation</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.bar0_addr_translation" spirit:bitStringLength="32">0x00000000</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>bar1_size_bits</spirit:name>
        <spirit:displayName>Bar1 Size Bits</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.bar1_size_bits">16</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="std_logic_vector(31 downto 0)">
        <spirit:name>bar1_addr_translation</spirit:name>
        <spirit:displayName>Bar1 Addr Translation</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.bar1_addr_translation" spirit:bitStringLength="32">0x10000000</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>bar2_size_bits</spirit:name>
        <spirit:displayName>Bar2 Size Bits</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.bar2_size_bits">16</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="std_logic_vector(31 downto 0)">
        <spirit:name>bar2_addr_translation</spirit:name>
        <spirit:displayName>Bar2 Addr Translation</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.bar2_addr_translation" spirit:bitStringLength="32">0x20000000</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>bar3_size_bits</spirit:name>
        <spirit:displayName>Bar3 Size Bits</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.bar3_size_bits">16</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="std_logic_vector(31 downto 0)">
        <spirit:name>bar3_addr_translation</spirit:name>
        <spirit:displayName>Bar3 Addr Translation</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.bar3_addr_translation" spirit:bitStringLength="32">0x30000000</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>bar4_size_bits</spirit:name>
        <spirit:displayName>Bar4 Size Bits</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.bar4_size_bits">16</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="std_logic_vector(31 downto 0)">
        <spirit:name>bar4_addr_translation</spirit:name>
        <spirit:displayName>Bar4 Addr Translation</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.bar4_addr_translation" spirit:bitStringLength="32">0x40000000</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>bar5_size_bits</spirit:name>
        <spirit:displayName>Bar5 Size Bits</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.bar5_size_bits">16</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="std_logic_vector(31 downto 0)">
        <spirit:name>bar5_addr_translation</spirit:name>
        <spirit:displayName>Bar5 Addr Translation</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.bar5_addr_translation" spirit:bitStringLength="32">0x50000000</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdltestbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim_1/imports/px_axil_csr.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sim_1/new/tb_px_pcie2axil_512.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/px_pcie2axil_512_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_30510b08</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_versioninformation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>doc/px_pcie2axil_512_changelog.txt</spirit:name>
        <spirit:userFileType>text</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sources_1/new/G3_PIO_RX_ENGINE.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/new/G3_PIO_TX_ENGINE.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/new/px_pcie2axil_512.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_3afd14d3</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fifo_generator" xilinx:version="13.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sources_1/new/G3_PIO_RX_ENGINE.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/new/G3_PIO_TX_ENGINE.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/new/px_pcie2axil_512.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fifo_generator" xilinx:version="13.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_productguide_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>doc/px_pcie2axil_512.pdf</spirit:name>
        <spirit:userFileType>pdf</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>PCI Express to AXI4-Lite Bridge (512-bit Data Aligned Mode)</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>num_addr_bits</spirit:name>
      <spirit:displayName>Number of Address Bits</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.num_addr_bits" spirit:minimum="3" spirit:maximum="32" spirit:rangeType="long">28</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>bar0_size_bits</spirit:name>
      <spirit:displayName>Bar 0 Size (Number of Address Bits)</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.bar0_size_bits" spirit:minimum="3" spirit:maximum="32" spirit:rangeType="long">16</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>bar0_addr_translation</spirit:name>
      <spirit:displayName>Bar 0 AXI Address Translation</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.bar0_addr_translation" spirit:bitStringLength="32">0x00000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>bar1_size_bits</spirit:name>
      <spirit:displayName>Bar 1 Size (Number of Address Bits)</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.bar1_size_bits" spirit:minimum="3" spirit:maximum="32" spirit:rangeType="long">16</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>bar1_addr_translation</spirit:name>
      <spirit:displayName>Bar 1 AXI Address Translation</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.bar1_addr_translation" spirit:bitStringLength="32">0x10000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>bar2_size_bits</spirit:name>
      <spirit:displayName>Bar 2 Size (Number of Address Bits)</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.bar2_size_bits" spirit:minimum="3" spirit:maximum="32" spirit:rangeType="long">16</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>bar2_addr_translation</spirit:name>
      <spirit:displayName>Bar 2 AXI Address Translation</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.bar2_addr_translation" spirit:bitStringLength="32">0x20000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>bar3_size_bits</spirit:name>
      <spirit:displayName>Bar 3 Size (Number of Address Bits)</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.bar3_size_bits" spirit:minimum="3" spirit:maximum="32" spirit:rangeType="long">16</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>bar3_addr_translation</spirit:name>
      <spirit:displayName>Bar3 AXI Address Translation</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.bar3_addr_translation" spirit:bitStringLength="32">0x30000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>bar4_size_bits</spirit:name>
      <spirit:displayName>Bar 4 Size (Number of Address Bits)</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.bar4_size_bits" spirit:minimum="3" spirit:maximum="32" spirit:rangeType="long">16</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>bar4_addr_translation</spirit:name>
      <spirit:displayName>Bar 4 AXI Address Translation</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.bar4_addr_translation" spirit:bitStringLength="32">0x40000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>bar5_size_bits</spirit:name>
      <spirit:displayName>Bar 5 Size (Number of Address Bits)</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.bar5_size_bits" spirit:minimum="3" spirit:maximum="32" spirit:rangeType="long">16</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>bar5_addr_translation</spirit:name>
      <spirit:displayName>Bar 5 AXI Address Translation</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.bar5_addr_translation" spirit:bitStringLength="32">0x50000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">px_pcie2axil_512_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/PentekIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>px_pcie2axil_512_v1_0</xilinx:displayName>
      <xilinx:vendorDisplayName>Pentek, Inc.</xilinx:vendorDisplayName>
      <xilinx:vendorURL>http://www.pentek.com</xilinx:vendorURL>
      <xilinx:coreRevision>47</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2019-11-12T15:47:12Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="xilinx.com:ip:px_pcie2axil_512:1.0_ARCHIVE_LOCATION">E:/px_ip/px_pcie2axil_512/px_pcie2axil_512.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="pentek.com:ip:px_pcie2axil_512:1.0_ARCHIVE_LOCATION">E:/px_ip/px_pcie2axil_512/px_pcie2axil_512.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="pentek.com:px_ip:px_pcie2axil_512:0.1_ARCHIVE_LOCATION">E:/px_ip/px_pcie2axil_512/px_pcie2axil_512.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="pentek.com:px_ip:px_pcie2axil_512:0.01_ARCHIVE_LOCATION">C:/Xilinx/Vivado/2015.4/data/ip/pentek/px_pcie2axil_512/px_pcie2axil_512.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="pentek.com:px_ip:px_pcie2axil_512:1.0_ARCHIVE_LOCATION">c:/Pentek/IP/2017.2/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="pentek.com:px_ip:px_pcie2axil_512:1.1_ARCHIVE_LOCATION">c:/Pentek/IP/2018.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b072089_ARCHIVE_LOCATION">c:/Pentek/IP/2018.3/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13150216_ARCHIVE_LOCATION">c:/Pentek/IP/2018.3/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fff2070_ARCHIVE_LOCATION">c:/Pentek/IP/2018.3/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8faf1e8_ARCHIVE_LOCATION">c:/Pentek/IP/2018.3/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a7db5a5_ARCHIVE_LOCATION">c:/Pentek/IP/2018.3/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40ae6499_ARCHIVE_LOCATION">c:/Pentek/IP/2018.3/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5af61ae3_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65ff6943_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49f79ed2_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@198322d4_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24270c5_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ad445a7_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2050fdd2_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2087ddc5_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c1ed650_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2367cd53_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2640bca4_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34499a1d_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60a4eaab_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@236b94db_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ab1f2f_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b5a6748_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b4e2cce_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63ecdec6_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21afee49_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51b3a74a_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59ea074f_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37575da6_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c2c8c1f_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ebf7163_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67d37f8b_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e50a7a9_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64d3a6b6_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7624ffa1_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4909c100_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b4013ea_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1248e366_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4618624b_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c3e9b1f_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@378b0e88_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@633805cd_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f9ebc4d_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@321dc6f8_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79fc463c_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59b1c410_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68dca132_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@521f137f_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dfe1e4f_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bdf7923_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@659af866_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2eabc901_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dec3606_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e44499_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d52e25f_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32ab969f_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3045a06c_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e6b7cf1_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4190e92a_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@161abc61_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57e289a4_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37d75726_ARCHIVE_LOCATION">c:/Pentek/IP/2019.2/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59b8d782_ARCHIVE_LOCATION">c:/Pentek/IP/2019.2/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77392123_ARCHIVE_LOCATION">c:/Pentek/IP/2019.2/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7340a700_ARCHIVE_LOCATION">c:/Pentek/IP/2019.2/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d17b8fa_ARCHIVE_LOCATION">c:/Pentek/IP/2019.2/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fab87cf_ARCHIVE_LOCATION">c:/Pentek/IP/2019.2/pentek/ip/px_pcie2axil_512/px_pcie2axil_512.srcs</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="3d1a0be5"/>
      <xilinx:checksum xilinx:scope="addressSpaces" xilinx:value="be215942"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="301dbe1f"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="eab29aba"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="216e6f15"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="8f5e81e3"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
