LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY LAB501 IS 
	PORT(SW: IN STD_LOGIC_VECTOR(1 DOWNTO 0);
		  KEY: IN STD_LOGIC_VECTOR(0 DOWNTO 0);
		  LEDG: OUT STD_LOGIC_VECTOR(0 DOWNTO 0);
		  LEDR: OUT STD_LOGIC_VECTOR(8 DOWNTO 0));
		  
END LAB501;

ARCHITECTURE Behavior OF LAB501 IS 
	TYPE State_type IS(A,B,C,D,E,F,G,H,I);
	SIGNAL y: State_type;

BEGIN 

	PROCESS(Resetn, Clock)
	
	BEGIN 
		IF Resetn = '0' THEN
			y<=A;
		ELSIF (Clock'EVENT AND Clock = '1') THEN 
			CASE y IS 
				WHEN A=> 
					IF w = '0' THEN y <= B;
					ELSE y <= F;
					END IF;
				WHEN B=> 
					IF w = '0' THEN y <= C;
					ELSE y <= F;
					END IF;
				WHEN C=>
					IF w = '0' THEN y <= D;
					ELSE y <= F;
					END IF;
				WHEN D=>
					IF w = '0' THEN y <= E;
					ELSE y <= F;
					END IF;
				WHEN E=>
					IF w = '0' THEN y <= E;
					ELSE y <= F;
					END IF;				
				WHEN F=> 
					IF w = '0' THEN y <= B;
					ELSE y <= G;
					END IF;
				WHEN G=> 
					IF w = '0' THEN y <= B;
					ELSE y <= H;
					END IF;
				WHEN H=> 
					IF w = '0' THEN y <= B;
					ELSE y <= I;
					END IF;
				WHEN I=> 
					IF w = '0' THEN y <= B;
					ELSE y <= I;
					END IF;


			END CASE;
		END IF;
	END PROCESS;
	
	PROCESS(y, w);
	BEGIN 
		CASE y IS 
			WHEN E=>
				z<= '1';
			WHEN I=>
				z <= '1';
			ELSE 
				z <= '0';
		END CASE;





					