Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date              : Sat Mar 30 13:13:26 2019
| Host              : DESKTOP-BRS6M9C running 64-bit major release  (build 9200)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file Basys3_Top_timing_summary_routed.rpt -rpx Basys3_Top_timing_summary_routed.rpx
| Design            : Basys3_Top
| Device            : 7a35t-cpg236
| Speed File        : -1  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: cpu/ex_mem/mem_m_addr_reg[2]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/ex_mem/mem_m_addr_reg[3]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/ex_mem/mem_m_addr_reg[4]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/ex_mem/mem_m_addr_reg[5]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.541        0.000                      0                 1066        0.039        0.000                      0                 1066        3.750        0.000                       0                   539  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.541        0.000                      0                 1066        0.039        0.000                      0                 1066        3.750        0.000                       0                   539  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.541ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.541ns  (required time - arrival time)
  Source:                 cpu/if_id/id_inst_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/pc/pc_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.450ns  (logic 4.213ns (44.580%)  route 5.237ns (55.420%))
  Logic Levels:           19  (CARRY4=10 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.564     5.085    cpu/if_id/clk_IBUF_BUFG
    SLICE_X30Y7                                                       r  cpu/if_id/id_inst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y7          FDCE (Prop_fdce_C_Q)         0.518     5.603 r  cpu/if_id/id_inst_reg[1]/Q
                         net (fo=17, routed)          1.169     6.773    cpu/if_id/O9[1]
    SLICE_X32Y7          LUT5 (Prop_lut5_I3_O)        0.152     6.925 f  cpu/if_id/ex_opr2[31]_i_6/O
                         net (fo=1, routed)           0.283     7.208    cpu/if_id/n_2_ex_opr2[31]_i_6
    SLICE_X32Y7          LUT6 (Prop_lut6_I0_O)        0.332     7.540 f  cpu/if_id/ex_opr2[31]_i_5/O
                         net (fo=1, routed)           0.280     7.819    cpu/if_id/n_2_ex_opr2[31]_i_5
    SLICE_X32Y7          LUT6 (Prop_lut6_I5_O)        0.124     7.943 r  cpu/if_id/ex_opr2[31]_i_3/O
                         net (fo=32, routed)          0.870     8.813    cpu/if_id/n_2_ex_opr2[31]_i_3
    SLICE_X29Y11         LUT5 (Prop_lut5_I2_O)        0.124     8.937 r  cpu/if_id/ex_opr2[23]_i_1/O
                         net (fo=2, routed)           0.672     9.610    cpu/if_id/I5[23]
    SLICE_X37Y11         LUT6 (Prop_lut6_I5_O)        0.124     9.734 f  cpu/if_id/pc[0]_i_45/O
                         net (fo=1, routed)           0.263     9.997    cpu/if_id/n_2_pc[0]_i_45
    SLICE_X37Y11         LUT6 (Prop_lut6_I5_O)        0.124    10.121 r  cpu/if_id/pc[0]_i_36/O
                         net (fo=1, routed)           0.555    10.676    cpu/if_id/n_2_pc[0]_i_36
    SLICE_X35Y12         LUT6 (Prop_lut6_I0_O)        0.124    10.800 r  cpu/if_id/pc[0]_i_25/O
                         net (fo=1, routed)           0.000    10.800    cpu/if_id/n_2_pc[0]_i_25
    SLICE_X35Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.201 r  cpu/if_id/pc_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.201    cpu/if_id/n_2_pc_reg[0]_i_15
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.429 r  cpu/if_id/pc_reg[0]_i_6/CO[2]
                         net (fo=1, routed)           0.411    11.839    cpu/if_id/n_3_pc_reg[0]_i_6
    SLICE_X35Y14         LUT6 (Prop_lut6_I5_O)        0.313    12.152 r  cpu/if_id/pc[0]_i_2/O
                         net (fo=34, routed)          0.544    12.697    cpu/if_id/n_2_pc[0]_i_2
    SLICE_X30Y13         LUT6 (Prop_lut6_I1_O)        0.124    12.821 r  cpu/if_id/pc[2]_i_2/O
                         net (fo=1, routed)           0.190    13.011    cpu/if_id/n_2_pc[2]_i_2
    SLICE_X31Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.518 r  cpu/if_id/pc_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.518    cpu/if_id/n_2_pc_reg[2]_i_1
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.632 r  cpu/if_id/pc_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.632    cpu/if_id/n_2_pc_reg[5]_i_1
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.746 r  cpu/if_id/pc_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.746    cpu/if_id/n_2_pc_reg[9]_i_1
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.860 r  cpu/if_id/pc_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.860    cpu/if_id/n_2_pc_reg[13]_i_1
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.974 r  cpu/if_id/pc_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.974    cpu/if_id/n_2_pc_reg[17]_i_1
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.088 r  cpu/if_id/pc_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.088    cpu/if_id/n_2_pc_reg[21]_i_1
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.202 r  cpu/if_id/pc_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.202    cpu/if_id/n_2_pc_reg[25]_i_1
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.536 r  cpu/if_id/pc_reg[29]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.536    cpu/pc/O7[1]
    SLICE_X31Y20         FDCE                                         r  cpu/pc/pc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.434    14.775    cpu/pc/clk_IBUF_BUFG
    SLICE_X31Y20                                                      r  cpu/pc/pc_reg[30]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X31Y20         FDCE (Setup_fdce_C_D)        0.062    15.077    cpu/pc/pc_reg[30]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                         -14.536    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.636ns  (required time - arrival time)
  Source:                 cpu/if_id/id_inst_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/pc/pc_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.355ns  (logic 4.118ns (44.018%)  route 5.237ns (55.982%))
  Logic Levels:           19  (CARRY4=10 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.564     5.085    cpu/if_id/clk_IBUF_BUFG
    SLICE_X30Y7                                                       r  cpu/if_id/id_inst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y7          FDCE (Prop_fdce_C_Q)         0.518     5.603 r  cpu/if_id/id_inst_reg[1]/Q
                         net (fo=17, routed)          1.169     6.773    cpu/if_id/O9[1]
    SLICE_X32Y7          LUT5 (Prop_lut5_I3_O)        0.152     6.925 f  cpu/if_id/ex_opr2[31]_i_6/O
                         net (fo=1, routed)           0.283     7.208    cpu/if_id/n_2_ex_opr2[31]_i_6
    SLICE_X32Y7          LUT6 (Prop_lut6_I0_O)        0.332     7.540 f  cpu/if_id/ex_opr2[31]_i_5/O
                         net (fo=1, routed)           0.280     7.819    cpu/if_id/n_2_ex_opr2[31]_i_5
    SLICE_X32Y7          LUT6 (Prop_lut6_I5_O)        0.124     7.943 r  cpu/if_id/ex_opr2[31]_i_3/O
                         net (fo=32, routed)          0.870     8.813    cpu/if_id/n_2_ex_opr2[31]_i_3
    SLICE_X29Y11         LUT5 (Prop_lut5_I2_O)        0.124     8.937 r  cpu/if_id/ex_opr2[23]_i_1/O
                         net (fo=2, routed)           0.672     9.610    cpu/if_id/I5[23]
    SLICE_X37Y11         LUT6 (Prop_lut6_I5_O)        0.124     9.734 f  cpu/if_id/pc[0]_i_45/O
                         net (fo=1, routed)           0.263     9.997    cpu/if_id/n_2_pc[0]_i_45
    SLICE_X37Y11         LUT6 (Prop_lut6_I5_O)        0.124    10.121 r  cpu/if_id/pc[0]_i_36/O
                         net (fo=1, routed)           0.555    10.676    cpu/if_id/n_2_pc[0]_i_36
    SLICE_X35Y12         LUT6 (Prop_lut6_I0_O)        0.124    10.800 r  cpu/if_id/pc[0]_i_25/O
                         net (fo=1, routed)           0.000    10.800    cpu/if_id/n_2_pc[0]_i_25
    SLICE_X35Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.201 r  cpu/if_id/pc_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.201    cpu/if_id/n_2_pc_reg[0]_i_15
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.429 r  cpu/if_id/pc_reg[0]_i_6/CO[2]
                         net (fo=1, routed)           0.411    11.839    cpu/if_id/n_3_pc_reg[0]_i_6
    SLICE_X35Y14         LUT6 (Prop_lut6_I5_O)        0.313    12.152 r  cpu/if_id/pc[0]_i_2/O
                         net (fo=34, routed)          0.544    12.697    cpu/if_id/n_2_pc[0]_i_2
    SLICE_X30Y13         LUT6 (Prop_lut6_I1_O)        0.124    12.821 r  cpu/if_id/pc[2]_i_2/O
                         net (fo=1, routed)           0.190    13.011    cpu/if_id/n_2_pc[2]_i_2
    SLICE_X31Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.518 r  cpu/if_id/pc_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.518    cpu/if_id/n_2_pc_reg[2]_i_1
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.632 r  cpu/if_id/pc_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.632    cpu/if_id/n_2_pc_reg[5]_i_1
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.746 r  cpu/if_id/pc_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.746    cpu/if_id/n_2_pc_reg[9]_i_1
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.860 r  cpu/if_id/pc_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.860    cpu/if_id/n_2_pc_reg[13]_i_1
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.974 r  cpu/if_id/pc_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.974    cpu/if_id/n_2_pc_reg[17]_i_1
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.088 r  cpu/if_id/pc_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.088    cpu/if_id/n_2_pc_reg[21]_i_1
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.202 r  cpu/if_id/pc_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.202    cpu/if_id/n_2_pc_reg[25]_i_1
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.441 r  cpu/if_id/pc_reg[29]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.441    cpu/pc/O7[2]
    SLICE_X31Y20         FDCE                                         r  cpu/pc/pc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.434    14.775    cpu/pc/clk_IBUF_BUFG
    SLICE_X31Y20                                                      r  cpu/pc/pc_reg[31]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X31Y20         FDCE (Setup_fdce_C_D)        0.062    15.077    cpu/pc/pc_reg[31]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                         -14.441    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.652ns  (required time - arrival time)
  Source:                 cpu/if_id/id_inst_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/pc/pc_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.339ns  (logic 4.102ns (43.922%)  route 5.237ns (56.078%))
  Logic Levels:           19  (CARRY4=10 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.564     5.085    cpu/if_id/clk_IBUF_BUFG
    SLICE_X30Y7                                                       r  cpu/if_id/id_inst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y7          FDCE (Prop_fdce_C_Q)         0.518     5.603 r  cpu/if_id/id_inst_reg[1]/Q
                         net (fo=17, routed)          1.169     6.773    cpu/if_id/O9[1]
    SLICE_X32Y7          LUT5 (Prop_lut5_I3_O)        0.152     6.925 f  cpu/if_id/ex_opr2[31]_i_6/O
                         net (fo=1, routed)           0.283     7.208    cpu/if_id/n_2_ex_opr2[31]_i_6
    SLICE_X32Y7          LUT6 (Prop_lut6_I0_O)        0.332     7.540 f  cpu/if_id/ex_opr2[31]_i_5/O
                         net (fo=1, routed)           0.280     7.819    cpu/if_id/n_2_ex_opr2[31]_i_5
    SLICE_X32Y7          LUT6 (Prop_lut6_I5_O)        0.124     7.943 r  cpu/if_id/ex_opr2[31]_i_3/O
                         net (fo=32, routed)          0.870     8.813    cpu/if_id/n_2_ex_opr2[31]_i_3
    SLICE_X29Y11         LUT5 (Prop_lut5_I2_O)        0.124     8.937 r  cpu/if_id/ex_opr2[23]_i_1/O
                         net (fo=2, routed)           0.672     9.610    cpu/if_id/I5[23]
    SLICE_X37Y11         LUT6 (Prop_lut6_I5_O)        0.124     9.734 f  cpu/if_id/pc[0]_i_45/O
                         net (fo=1, routed)           0.263     9.997    cpu/if_id/n_2_pc[0]_i_45
    SLICE_X37Y11         LUT6 (Prop_lut6_I5_O)        0.124    10.121 r  cpu/if_id/pc[0]_i_36/O
                         net (fo=1, routed)           0.555    10.676    cpu/if_id/n_2_pc[0]_i_36
    SLICE_X35Y12         LUT6 (Prop_lut6_I0_O)        0.124    10.800 r  cpu/if_id/pc[0]_i_25/O
                         net (fo=1, routed)           0.000    10.800    cpu/if_id/n_2_pc[0]_i_25
    SLICE_X35Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.201 r  cpu/if_id/pc_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.201    cpu/if_id/n_2_pc_reg[0]_i_15
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.429 r  cpu/if_id/pc_reg[0]_i_6/CO[2]
                         net (fo=1, routed)           0.411    11.839    cpu/if_id/n_3_pc_reg[0]_i_6
    SLICE_X35Y14         LUT6 (Prop_lut6_I5_O)        0.313    12.152 r  cpu/if_id/pc[0]_i_2/O
                         net (fo=34, routed)          0.544    12.697    cpu/if_id/n_2_pc[0]_i_2
    SLICE_X30Y13         LUT6 (Prop_lut6_I1_O)        0.124    12.821 r  cpu/if_id/pc[2]_i_2/O
                         net (fo=1, routed)           0.190    13.011    cpu/if_id/n_2_pc[2]_i_2
    SLICE_X31Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.518 r  cpu/if_id/pc_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.518    cpu/if_id/n_2_pc_reg[2]_i_1
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.632 r  cpu/if_id/pc_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.632    cpu/if_id/n_2_pc_reg[5]_i_1
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.746 r  cpu/if_id/pc_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.746    cpu/if_id/n_2_pc_reg[9]_i_1
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.860 r  cpu/if_id/pc_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.860    cpu/if_id/n_2_pc_reg[13]_i_1
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.974 r  cpu/if_id/pc_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.974    cpu/if_id/n_2_pc_reg[17]_i_1
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.088 r  cpu/if_id/pc_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.088    cpu/if_id/n_2_pc_reg[21]_i_1
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.202 r  cpu/if_id/pc_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.202    cpu/if_id/n_2_pc_reg[25]_i_1
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.425 r  cpu/if_id/pc_reg[29]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.425    cpu/pc/O7[0]
    SLICE_X31Y20         FDCE                                         r  cpu/pc/pc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.434    14.775    cpu/pc/clk_IBUF_BUFG
    SLICE_X31Y20                                                      r  cpu/pc/pc_reg[29]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X31Y20         FDCE (Setup_fdce_C_D)        0.062    15.077    cpu/pc/pc_reg[29]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                         -14.425    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.655ns  (required time - arrival time)
  Source:                 cpu/if_id/id_inst_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/pc/pc_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.336ns  (logic 4.099ns (43.904%)  route 5.237ns (56.096%))
  Logic Levels:           18  (CARRY4=9 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.564     5.085    cpu/if_id/clk_IBUF_BUFG
    SLICE_X30Y7                                                       r  cpu/if_id/id_inst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y7          FDCE (Prop_fdce_C_Q)         0.518     5.603 r  cpu/if_id/id_inst_reg[1]/Q
                         net (fo=17, routed)          1.169     6.773    cpu/if_id/O9[1]
    SLICE_X32Y7          LUT5 (Prop_lut5_I3_O)        0.152     6.925 f  cpu/if_id/ex_opr2[31]_i_6/O
                         net (fo=1, routed)           0.283     7.208    cpu/if_id/n_2_ex_opr2[31]_i_6
    SLICE_X32Y7          LUT6 (Prop_lut6_I0_O)        0.332     7.540 f  cpu/if_id/ex_opr2[31]_i_5/O
                         net (fo=1, routed)           0.280     7.819    cpu/if_id/n_2_ex_opr2[31]_i_5
    SLICE_X32Y7          LUT6 (Prop_lut6_I5_O)        0.124     7.943 r  cpu/if_id/ex_opr2[31]_i_3/O
                         net (fo=32, routed)          0.870     8.813    cpu/if_id/n_2_ex_opr2[31]_i_3
    SLICE_X29Y11         LUT5 (Prop_lut5_I2_O)        0.124     8.937 r  cpu/if_id/ex_opr2[23]_i_1/O
                         net (fo=2, routed)           0.672     9.610    cpu/if_id/I5[23]
    SLICE_X37Y11         LUT6 (Prop_lut6_I5_O)        0.124     9.734 f  cpu/if_id/pc[0]_i_45/O
                         net (fo=1, routed)           0.263     9.997    cpu/if_id/n_2_pc[0]_i_45
    SLICE_X37Y11         LUT6 (Prop_lut6_I5_O)        0.124    10.121 r  cpu/if_id/pc[0]_i_36/O
                         net (fo=1, routed)           0.555    10.676    cpu/if_id/n_2_pc[0]_i_36
    SLICE_X35Y12         LUT6 (Prop_lut6_I0_O)        0.124    10.800 r  cpu/if_id/pc[0]_i_25/O
                         net (fo=1, routed)           0.000    10.800    cpu/if_id/n_2_pc[0]_i_25
    SLICE_X35Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.201 r  cpu/if_id/pc_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.201    cpu/if_id/n_2_pc_reg[0]_i_15
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.429 r  cpu/if_id/pc_reg[0]_i_6/CO[2]
                         net (fo=1, routed)           0.411    11.839    cpu/if_id/n_3_pc_reg[0]_i_6
    SLICE_X35Y14         LUT6 (Prop_lut6_I5_O)        0.313    12.152 r  cpu/if_id/pc[0]_i_2/O
                         net (fo=34, routed)          0.544    12.697    cpu/if_id/n_2_pc[0]_i_2
    SLICE_X30Y13         LUT6 (Prop_lut6_I1_O)        0.124    12.821 r  cpu/if_id/pc[2]_i_2/O
                         net (fo=1, routed)           0.190    13.011    cpu/if_id/n_2_pc[2]_i_2
    SLICE_X31Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.518 r  cpu/if_id/pc_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.518    cpu/if_id/n_2_pc_reg[2]_i_1
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.632 r  cpu/if_id/pc_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.632    cpu/if_id/n_2_pc_reg[5]_i_1
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.746 r  cpu/if_id/pc_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.746    cpu/if_id/n_2_pc_reg[9]_i_1
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.860 r  cpu/if_id/pc_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.860    cpu/if_id/n_2_pc_reg[13]_i_1
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.974 r  cpu/if_id/pc_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.974    cpu/if_id/n_2_pc_reg[17]_i_1
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.088 r  cpu/if_id/pc_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.088    cpu/if_id/n_2_pc_reg[21]_i_1
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.422 r  cpu/if_id/pc_reg[25]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.422    cpu/pc/O6[1]
    SLICE_X31Y19         FDCE                                         r  cpu/pc/pc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.434    14.775    cpu/pc/clk_IBUF_BUFG
    SLICE_X31Y19                                                      r  cpu/pc/pc_reg[26]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X31Y19         FDCE (Setup_fdce_C_D)        0.062    15.077    cpu/pc/pc_reg[26]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                         -14.422    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.678ns  (required time - arrival time)
  Source:                 cpu/if_id/id_inst_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/pc/pc_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.313ns  (logic 4.076ns (43.765%)  route 5.237ns (56.235%))
  Logic Levels:           18  (CARRY4=9 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.564     5.085    cpu/if_id/clk_IBUF_BUFG
    SLICE_X30Y7                                                       r  cpu/if_id/id_inst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y7          FDCE (Prop_fdce_C_Q)         0.518     5.603 r  cpu/if_id/id_inst_reg[1]/Q
                         net (fo=17, routed)          1.169     6.773    cpu/if_id/O9[1]
    SLICE_X32Y7          LUT5 (Prop_lut5_I3_O)        0.152     6.925 f  cpu/if_id/ex_opr2[31]_i_6/O
                         net (fo=1, routed)           0.283     7.208    cpu/if_id/n_2_ex_opr2[31]_i_6
    SLICE_X32Y7          LUT6 (Prop_lut6_I0_O)        0.332     7.540 f  cpu/if_id/ex_opr2[31]_i_5/O
                         net (fo=1, routed)           0.280     7.819    cpu/if_id/n_2_ex_opr2[31]_i_5
    SLICE_X32Y7          LUT6 (Prop_lut6_I5_O)        0.124     7.943 r  cpu/if_id/ex_opr2[31]_i_3/O
                         net (fo=32, routed)          0.870     8.813    cpu/if_id/n_2_ex_opr2[31]_i_3
    SLICE_X29Y11         LUT5 (Prop_lut5_I2_O)        0.124     8.937 r  cpu/if_id/ex_opr2[23]_i_1/O
                         net (fo=2, routed)           0.672     9.610    cpu/if_id/I5[23]
    SLICE_X37Y11         LUT6 (Prop_lut6_I5_O)        0.124     9.734 f  cpu/if_id/pc[0]_i_45/O
                         net (fo=1, routed)           0.263     9.997    cpu/if_id/n_2_pc[0]_i_45
    SLICE_X37Y11         LUT6 (Prop_lut6_I5_O)        0.124    10.121 r  cpu/if_id/pc[0]_i_36/O
                         net (fo=1, routed)           0.555    10.676    cpu/if_id/n_2_pc[0]_i_36
    SLICE_X35Y12         LUT6 (Prop_lut6_I0_O)        0.124    10.800 r  cpu/if_id/pc[0]_i_25/O
                         net (fo=1, routed)           0.000    10.800    cpu/if_id/n_2_pc[0]_i_25
    SLICE_X35Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.201 r  cpu/if_id/pc_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.201    cpu/if_id/n_2_pc_reg[0]_i_15
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.429 r  cpu/if_id/pc_reg[0]_i_6/CO[2]
                         net (fo=1, routed)           0.411    11.839    cpu/if_id/n_3_pc_reg[0]_i_6
    SLICE_X35Y14         LUT6 (Prop_lut6_I5_O)        0.313    12.152 r  cpu/if_id/pc[0]_i_2/O
                         net (fo=34, routed)          0.544    12.697    cpu/if_id/n_2_pc[0]_i_2
    SLICE_X30Y13         LUT6 (Prop_lut6_I1_O)        0.124    12.821 r  cpu/if_id/pc[2]_i_2/O
                         net (fo=1, routed)           0.190    13.011    cpu/if_id/n_2_pc[2]_i_2
    SLICE_X31Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.518 r  cpu/if_id/pc_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.518    cpu/if_id/n_2_pc_reg[2]_i_1
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.632 r  cpu/if_id/pc_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.632    cpu/if_id/n_2_pc_reg[5]_i_1
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.746 r  cpu/if_id/pc_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.746    cpu/if_id/n_2_pc_reg[9]_i_1
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.860 r  cpu/if_id/pc_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.860    cpu/if_id/n_2_pc_reg[13]_i_1
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.974 r  cpu/if_id/pc_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.974    cpu/if_id/n_2_pc_reg[17]_i_1
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.088 r  cpu/if_id/pc_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.088    cpu/if_id/n_2_pc_reg[21]_i_1
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.311    14.399 r  cpu/if_id/pc_reg[25]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.399    cpu/pc/O6[3]
    SLICE_X31Y19         FDCE                                         r  cpu/pc/pc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.434    14.775    cpu/pc/clk_IBUF_BUFG
    SLICE_X31Y19                                                      r  cpu/pc/pc_reg[28]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X31Y19         FDCE (Setup_fdce_C_D)        0.062    15.077    cpu/pc/pc_reg[28]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                         -14.399    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 cpu/if_id/id_inst_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/pc/pc_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.241ns  (logic 4.004ns (43.327%)  route 5.237ns (56.673%))
  Logic Levels:           18  (CARRY4=9 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.564     5.085    cpu/if_id/clk_IBUF_BUFG
    SLICE_X30Y7                                                       r  cpu/if_id/id_inst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y7          FDCE (Prop_fdce_C_Q)         0.518     5.603 r  cpu/if_id/id_inst_reg[1]/Q
                         net (fo=17, routed)          1.169     6.773    cpu/if_id/O9[1]
    SLICE_X32Y7          LUT5 (Prop_lut5_I3_O)        0.152     6.925 f  cpu/if_id/ex_opr2[31]_i_6/O
                         net (fo=1, routed)           0.283     7.208    cpu/if_id/n_2_ex_opr2[31]_i_6
    SLICE_X32Y7          LUT6 (Prop_lut6_I0_O)        0.332     7.540 f  cpu/if_id/ex_opr2[31]_i_5/O
                         net (fo=1, routed)           0.280     7.819    cpu/if_id/n_2_ex_opr2[31]_i_5
    SLICE_X32Y7          LUT6 (Prop_lut6_I5_O)        0.124     7.943 r  cpu/if_id/ex_opr2[31]_i_3/O
                         net (fo=32, routed)          0.870     8.813    cpu/if_id/n_2_ex_opr2[31]_i_3
    SLICE_X29Y11         LUT5 (Prop_lut5_I2_O)        0.124     8.937 r  cpu/if_id/ex_opr2[23]_i_1/O
                         net (fo=2, routed)           0.672     9.610    cpu/if_id/I5[23]
    SLICE_X37Y11         LUT6 (Prop_lut6_I5_O)        0.124     9.734 f  cpu/if_id/pc[0]_i_45/O
                         net (fo=1, routed)           0.263     9.997    cpu/if_id/n_2_pc[0]_i_45
    SLICE_X37Y11         LUT6 (Prop_lut6_I5_O)        0.124    10.121 r  cpu/if_id/pc[0]_i_36/O
                         net (fo=1, routed)           0.555    10.676    cpu/if_id/n_2_pc[0]_i_36
    SLICE_X35Y12         LUT6 (Prop_lut6_I0_O)        0.124    10.800 r  cpu/if_id/pc[0]_i_25/O
                         net (fo=1, routed)           0.000    10.800    cpu/if_id/n_2_pc[0]_i_25
    SLICE_X35Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.201 r  cpu/if_id/pc_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.201    cpu/if_id/n_2_pc_reg[0]_i_15
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.429 r  cpu/if_id/pc_reg[0]_i_6/CO[2]
                         net (fo=1, routed)           0.411    11.839    cpu/if_id/n_3_pc_reg[0]_i_6
    SLICE_X35Y14         LUT6 (Prop_lut6_I5_O)        0.313    12.152 r  cpu/if_id/pc[0]_i_2/O
                         net (fo=34, routed)          0.544    12.697    cpu/if_id/n_2_pc[0]_i_2
    SLICE_X30Y13         LUT6 (Prop_lut6_I1_O)        0.124    12.821 r  cpu/if_id/pc[2]_i_2/O
                         net (fo=1, routed)           0.190    13.011    cpu/if_id/n_2_pc[2]_i_2
    SLICE_X31Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.518 r  cpu/if_id/pc_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.518    cpu/if_id/n_2_pc_reg[2]_i_1
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.632 r  cpu/if_id/pc_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.632    cpu/if_id/n_2_pc_reg[5]_i_1
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.746 r  cpu/if_id/pc_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.746    cpu/if_id/n_2_pc_reg[9]_i_1
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.860 r  cpu/if_id/pc_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.860    cpu/if_id/n_2_pc_reg[13]_i_1
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.974 r  cpu/if_id/pc_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.974    cpu/if_id/n_2_pc_reg[17]_i_1
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.088 r  cpu/if_id/pc_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.088    cpu/if_id/n_2_pc_reg[21]_i_1
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.327 r  cpu/if_id/pc_reg[25]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.327    cpu/pc/O6[2]
    SLICE_X31Y19         FDCE                                         r  cpu/pc/pc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.434    14.775    cpu/pc/clk_IBUF_BUFG
    SLICE_X31Y19                                                      r  cpu/pc/pc_reg[27]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X31Y19         FDCE (Setup_fdce_C_D)        0.062    15.077    cpu/pc/pc_reg[27]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                         -14.327    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.766ns  (required time - arrival time)
  Source:                 cpu/if_id/id_inst_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/pc/pc_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.225ns  (logic 3.988ns (43.229%)  route 5.237ns (56.771%))
  Logic Levels:           18  (CARRY4=9 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.564     5.085    cpu/if_id/clk_IBUF_BUFG
    SLICE_X30Y7                                                       r  cpu/if_id/id_inst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y7          FDCE (Prop_fdce_C_Q)         0.518     5.603 r  cpu/if_id/id_inst_reg[1]/Q
                         net (fo=17, routed)          1.169     6.773    cpu/if_id/O9[1]
    SLICE_X32Y7          LUT5 (Prop_lut5_I3_O)        0.152     6.925 f  cpu/if_id/ex_opr2[31]_i_6/O
                         net (fo=1, routed)           0.283     7.208    cpu/if_id/n_2_ex_opr2[31]_i_6
    SLICE_X32Y7          LUT6 (Prop_lut6_I0_O)        0.332     7.540 f  cpu/if_id/ex_opr2[31]_i_5/O
                         net (fo=1, routed)           0.280     7.819    cpu/if_id/n_2_ex_opr2[31]_i_5
    SLICE_X32Y7          LUT6 (Prop_lut6_I5_O)        0.124     7.943 r  cpu/if_id/ex_opr2[31]_i_3/O
                         net (fo=32, routed)          0.870     8.813    cpu/if_id/n_2_ex_opr2[31]_i_3
    SLICE_X29Y11         LUT5 (Prop_lut5_I2_O)        0.124     8.937 r  cpu/if_id/ex_opr2[23]_i_1/O
                         net (fo=2, routed)           0.672     9.610    cpu/if_id/I5[23]
    SLICE_X37Y11         LUT6 (Prop_lut6_I5_O)        0.124     9.734 f  cpu/if_id/pc[0]_i_45/O
                         net (fo=1, routed)           0.263     9.997    cpu/if_id/n_2_pc[0]_i_45
    SLICE_X37Y11         LUT6 (Prop_lut6_I5_O)        0.124    10.121 r  cpu/if_id/pc[0]_i_36/O
                         net (fo=1, routed)           0.555    10.676    cpu/if_id/n_2_pc[0]_i_36
    SLICE_X35Y12         LUT6 (Prop_lut6_I0_O)        0.124    10.800 r  cpu/if_id/pc[0]_i_25/O
                         net (fo=1, routed)           0.000    10.800    cpu/if_id/n_2_pc[0]_i_25
    SLICE_X35Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.201 r  cpu/if_id/pc_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.201    cpu/if_id/n_2_pc_reg[0]_i_15
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.429 r  cpu/if_id/pc_reg[0]_i_6/CO[2]
                         net (fo=1, routed)           0.411    11.839    cpu/if_id/n_3_pc_reg[0]_i_6
    SLICE_X35Y14         LUT6 (Prop_lut6_I5_O)        0.313    12.152 r  cpu/if_id/pc[0]_i_2/O
                         net (fo=34, routed)          0.544    12.697    cpu/if_id/n_2_pc[0]_i_2
    SLICE_X30Y13         LUT6 (Prop_lut6_I1_O)        0.124    12.821 r  cpu/if_id/pc[2]_i_2/O
                         net (fo=1, routed)           0.190    13.011    cpu/if_id/n_2_pc[2]_i_2
    SLICE_X31Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.518 r  cpu/if_id/pc_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.518    cpu/if_id/n_2_pc_reg[2]_i_1
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.632 r  cpu/if_id/pc_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.632    cpu/if_id/n_2_pc_reg[5]_i_1
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.746 r  cpu/if_id/pc_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.746    cpu/if_id/n_2_pc_reg[9]_i_1
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.860 r  cpu/if_id/pc_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.860    cpu/if_id/n_2_pc_reg[13]_i_1
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.974 r  cpu/if_id/pc_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.974    cpu/if_id/n_2_pc_reg[17]_i_1
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.088 r  cpu/if_id/pc_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.088    cpu/if_id/n_2_pc_reg[21]_i_1
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.311 r  cpu/if_id/pc_reg[25]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.311    cpu/pc/O6[0]
    SLICE_X31Y19         FDCE                                         r  cpu/pc/pc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.434    14.775    cpu/pc/clk_IBUF_BUFG
    SLICE_X31Y19                                                      r  cpu/pc/pc_reg[25]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X31Y19         FDCE (Setup_fdce_C_D)        0.062    15.077    cpu/pc/pc_reg[25]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                         -14.311    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.770ns  (required time - arrival time)
  Source:                 cpu/if_id/id_inst_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/pc/pc_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.222ns  (logic 3.985ns (43.210%)  route 5.237ns (56.790%))
  Logic Levels:           17  (CARRY4=8 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.564     5.085    cpu/if_id/clk_IBUF_BUFG
    SLICE_X30Y7                                                       r  cpu/if_id/id_inst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y7          FDCE (Prop_fdce_C_Q)         0.518     5.603 r  cpu/if_id/id_inst_reg[1]/Q
                         net (fo=17, routed)          1.169     6.773    cpu/if_id/O9[1]
    SLICE_X32Y7          LUT5 (Prop_lut5_I3_O)        0.152     6.925 f  cpu/if_id/ex_opr2[31]_i_6/O
                         net (fo=1, routed)           0.283     7.208    cpu/if_id/n_2_ex_opr2[31]_i_6
    SLICE_X32Y7          LUT6 (Prop_lut6_I0_O)        0.332     7.540 f  cpu/if_id/ex_opr2[31]_i_5/O
                         net (fo=1, routed)           0.280     7.819    cpu/if_id/n_2_ex_opr2[31]_i_5
    SLICE_X32Y7          LUT6 (Prop_lut6_I5_O)        0.124     7.943 r  cpu/if_id/ex_opr2[31]_i_3/O
                         net (fo=32, routed)          0.870     8.813    cpu/if_id/n_2_ex_opr2[31]_i_3
    SLICE_X29Y11         LUT5 (Prop_lut5_I2_O)        0.124     8.937 r  cpu/if_id/ex_opr2[23]_i_1/O
                         net (fo=2, routed)           0.672     9.610    cpu/if_id/I5[23]
    SLICE_X37Y11         LUT6 (Prop_lut6_I5_O)        0.124     9.734 f  cpu/if_id/pc[0]_i_45/O
                         net (fo=1, routed)           0.263     9.997    cpu/if_id/n_2_pc[0]_i_45
    SLICE_X37Y11         LUT6 (Prop_lut6_I5_O)        0.124    10.121 r  cpu/if_id/pc[0]_i_36/O
                         net (fo=1, routed)           0.555    10.676    cpu/if_id/n_2_pc[0]_i_36
    SLICE_X35Y12         LUT6 (Prop_lut6_I0_O)        0.124    10.800 r  cpu/if_id/pc[0]_i_25/O
                         net (fo=1, routed)           0.000    10.800    cpu/if_id/n_2_pc[0]_i_25
    SLICE_X35Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.201 r  cpu/if_id/pc_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.201    cpu/if_id/n_2_pc_reg[0]_i_15
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.429 r  cpu/if_id/pc_reg[0]_i_6/CO[2]
                         net (fo=1, routed)           0.411    11.839    cpu/if_id/n_3_pc_reg[0]_i_6
    SLICE_X35Y14         LUT6 (Prop_lut6_I5_O)        0.313    12.152 r  cpu/if_id/pc[0]_i_2/O
                         net (fo=34, routed)          0.544    12.697    cpu/if_id/n_2_pc[0]_i_2
    SLICE_X30Y13         LUT6 (Prop_lut6_I1_O)        0.124    12.821 r  cpu/if_id/pc[2]_i_2/O
                         net (fo=1, routed)           0.190    13.011    cpu/if_id/n_2_pc[2]_i_2
    SLICE_X31Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.518 r  cpu/if_id/pc_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.518    cpu/if_id/n_2_pc_reg[2]_i_1
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.632 r  cpu/if_id/pc_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.632    cpu/if_id/n_2_pc_reg[5]_i_1
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.746 r  cpu/if_id/pc_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.746    cpu/if_id/n_2_pc_reg[9]_i_1
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.860 r  cpu/if_id/pc_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.860    cpu/if_id/n_2_pc_reg[13]_i_1
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.974 r  cpu/if_id/pc_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.974    cpu/if_id/n_2_pc_reg[17]_i_1
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.308 r  cpu/if_id/pc_reg[21]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.308    cpu/pc/O5[1]
    SLICE_X31Y18         FDCE                                         r  cpu/pc/pc_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.435    14.776    cpu/pc/clk_IBUF_BUFG
    SLICE_X31Y18                                                      r  cpu/pc/pc_reg[22]/C
                         clock pessimism              0.275    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X31Y18         FDCE (Setup_fdce_C_D)        0.062    15.078    cpu/pc/pc_reg[22]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                         -14.308    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.793ns  (required time - arrival time)
  Source:                 cpu/if_id/id_inst_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/pc/pc_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.199ns  (logic 3.962ns (43.068%)  route 5.237ns (56.932%))
  Logic Levels:           17  (CARRY4=8 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.564     5.085    cpu/if_id/clk_IBUF_BUFG
    SLICE_X30Y7                                                       r  cpu/if_id/id_inst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y7          FDCE (Prop_fdce_C_Q)         0.518     5.603 r  cpu/if_id/id_inst_reg[1]/Q
                         net (fo=17, routed)          1.169     6.773    cpu/if_id/O9[1]
    SLICE_X32Y7          LUT5 (Prop_lut5_I3_O)        0.152     6.925 f  cpu/if_id/ex_opr2[31]_i_6/O
                         net (fo=1, routed)           0.283     7.208    cpu/if_id/n_2_ex_opr2[31]_i_6
    SLICE_X32Y7          LUT6 (Prop_lut6_I0_O)        0.332     7.540 f  cpu/if_id/ex_opr2[31]_i_5/O
                         net (fo=1, routed)           0.280     7.819    cpu/if_id/n_2_ex_opr2[31]_i_5
    SLICE_X32Y7          LUT6 (Prop_lut6_I5_O)        0.124     7.943 r  cpu/if_id/ex_opr2[31]_i_3/O
                         net (fo=32, routed)          0.870     8.813    cpu/if_id/n_2_ex_opr2[31]_i_3
    SLICE_X29Y11         LUT5 (Prop_lut5_I2_O)        0.124     8.937 r  cpu/if_id/ex_opr2[23]_i_1/O
                         net (fo=2, routed)           0.672     9.610    cpu/if_id/I5[23]
    SLICE_X37Y11         LUT6 (Prop_lut6_I5_O)        0.124     9.734 f  cpu/if_id/pc[0]_i_45/O
                         net (fo=1, routed)           0.263     9.997    cpu/if_id/n_2_pc[0]_i_45
    SLICE_X37Y11         LUT6 (Prop_lut6_I5_O)        0.124    10.121 r  cpu/if_id/pc[0]_i_36/O
                         net (fo=1, routed)           0.555    10.676    cpu/if_id/n_2_pc[0]_i_36
    SLICE_X35Y12         LUT6 (Prop_lut6_I0_O)        0.124    10.800 r  cpu/if_id/pc[0]_i_25/O
                         net (fo=1, routed)           0.000    10.800    cpu/if_id/n_2_pc[0]_i_25
    SLICE_X35Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.201 r  cpu/if_id/pc_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.201    cpu/if_id/n_2_pc_reg[0]_i_15
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.429 r  cpu/if_id/pc_reg[0]_i_6/CO[2]
                         net (fo=1, routed)           0.411    11.839    cpu/if_id/n_3_pc_reg[0]_i_6
    SLICE_X35Y14         LUT6 (Prop_lut6_I5_O)        0.313    12.152 r  cpu/if_id/pc[0]_i_2/O
                         net (fo=34, routed)          0.544    12.697    cpu/if_id/n_2_pc[0]_i_2
    SLICE_X30Y13         LUT6 (Prop_lut6_I1_O)        0.124    12.821 r  cpu/if_id/pc[2]_i_2/O
                         net (fo=1, routed)           0.190    13.011    cpu/if_id/n_2_pc[2]_i_2
    SLICE_X31Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.518 r  cpu/if_id/pc_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.518    cpu/if_id/n_2_pc_reg[2]_i_1
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.632 r  cpu/if_id/pc_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.632    cpu/if_id/n_2_pc_reg[5]_i_1
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.746 r  cpu/if_id/pc_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.746    cpu/if_id/n_2_pc_reg[9]_i_1
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.860 r  cpu/if_id/pc_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.860    cpu/if_id/n_2_pc_reg[13]_i_1
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.974 r  cpu/if_id/pc_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.974    cpu/if_id/n_2_pc_reg[17]_i_1
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.311    14.285 r  cpu/if_id/pc_reg[21]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.285    cpu/pc/O5[3]
    SLICE_X31Y18         FDCE                                         r  cpu/pc/pc_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.435    14.776    cpu/pc/clk_IBUF_BUFG
    SLICE_X31Y18                                                      r  cpu/pc/pc_reg[24]/C
                         clock pessimism              0.275    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X31Y18         FDCE (Setup_fdce_C_D)        0.062    15.078    cpu/pc/pc_reg[24]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                         -14.285    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.865ns  (required time - arrival time)
  Source:                 cpu/if_id/id_inst_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/pc/pc_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.127ns  (logic 3.890ns (42.619%)  route 5.237ns (57.381%))
  Logic Levels:           17  (CARRY4=8 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.564     5.085    cpu/if_id/clk_IBUF_BUFG
    SLICE_X30Y7                                                       r  cpu/if_id/id_inst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y7          FDCE (Prop_fdce_C_Q)         0.518     5.603 r  cpu/if_id/id_inst_reg[1]/Q
                         net (fo=17, routed)          1.169     6.773    cpu/if_id/O9[1]
    SLICE_X32Y7          LUT5 (Prop_lut5_I3_O)        0.152     6.925 f  cpu/if_id/ex_opr2[31]_i_6/O
                         net (fo=1, routed)           0.283     7.208    cpu/if_id/n_2_ex_opr2[31]_i_6
    SLICE_X32Y7          LUT6 (Prop_lut6_I0_O)        0.332     7.540 f  cpu/if_id/ex_opr2[31]_i_5/O
                         net (fo=1, routed)           0.280     7.819    cpu/if_id/n_2_ex_opr2[31]_i_5
    SLICE_X32Y7          LUT6 (Prop_lut6_I5_O)        0.124     7.943 r  cpu/if_id/ex_opr2[31]_i_3/O
                         net (fo=32, routed)          0.870     8.813    cpu/if_id/n_2_ex_opr2[31]_i_3
    SLICE_X29Y11         LUT5 (Prop_lut5_I2_O)        0.124     8.937 r  cpu/if_id/ex_opr2[23]_i_1/O
                         net (fo=2, routed)           0.672     9.610    cpu/if_id/I5[23]
    SLICE_X37Y11         LUT6 (Prop_lut6_I5_O)        0.124     9.734 f  cpu/if_id/pc[0]_i_45/O
                         net (fo=1, routed)           0.263     9.997    cpu/if_id/n_2_pc[0]_i_45
    SLICE_X37Y11         LUT6 (Prop_lut6_I5_O)        0.124    10.121 r  cpu/if_id/pc[0]_i_36/O
                         net (fo=1, routed)           0.555    10.676    cpu/if_id/n_2_pc[0]_i_36
    SLICE_X35Y12         LUT6 (Prop_lut6_I0_O)        0.124    10.800 r  cpu/if_id/pc[0]_i_25/O
                         net (fo=1, routed)           0.000    10.800    cpu/if_id/n_2_pc[0]_i_25
    SLICE_X35Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.201 r  cpu/if_id/pc_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.201    cpu/if_id/n_2_pc_reg[0]_i_15
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.429 r  cpu/if_id/pc_reg[0]_i_6/CO[2]
                         net (fo=1, routed)           0.411    11.839    cpu/if_id/n_3_pc_reg[0]_i_6
    SLICE_X35Y14         LUT6 (Prop_lut6_I5_O)        0.313    12.152 r  cpu/if_id/pc[0]_i_2/O
                         net (fo=34, routed)          0.544    12.697    cpu/if_id/n_2_pc[0]_i_2
    SLICE_X30Y13         LUT6 (Prop_lut6_I1_O)        0.124    12.821 r  cpu/if_id/pc[2]_i_2/O
                         net (fo=1, routed)           0.190    13.011    cpu/if_id/n_2_pc[2]_i_2
    SLICE_X31Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.518 r  cpu/if_id/pc_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.518    cpu/if_id/n_2_pc_reg[2]_i_1
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.632 r  cpu/if_id/pc_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.632    cpu/if_id/n_2_pc_reg[5]_i_1
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.746 r  cpu/if_id/pc_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.746    cpu/if_id/n_2_pc_reg[9]_i_1
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.860 r  cpu/if_id/pc_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.860    cpu/if_id/n_2_pc_reg[13]_i_1
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.974 r  cpu/if_id/pc_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.974    cpu/if_id/n_2_pc_reg[17]_i_1
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.213 r  cpu/if_id/pc_reg[21]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.213    cpu/pc/O5[2]
    SLICE_X31Y18         FDCE                                         r  cpu/pc/pc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         1.435    14.776    cpu/pc/clk_IBUF_BUFG
    SLICE_X31Y18                                                      r  cpu/pc/pc_reg[23]/C
                         clock pessimism              0.275    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X31Y18         FDCE (Setup_fdce_C_D)        0.062    15.078    cpu/pc/pc_reg[23]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                         -14.213    
  -------------------------------------------------------------------
                         slack                                  0.865    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 cpu/if_id/id_pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/id_ex/ex_pc_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.021%)  route 0.230ns (61.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.561     1.444    cpu/if_id/clk_IBUF_BUFG
    SLICE_X33Y11                                                      r  cpu/if_id/id_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  cpu/if_id/id_pc_reg[6]/Q
                         net (fo=2, routed)           0.230     1.815    cpu/id_ex/I2[6]
    SLICE_X37Y12         FDCE                                         r  cpu/id_ex/ex_pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.828     1.955    cpu/id_ex/clk_IBUF_BUFG
    SLICE_X37Y12                                                      r  cpu/id_ex/ex_pc_reg[6]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X37Y12         FDCE (Hold_fdce_C_D)         0.070     1.776    cpu/id_ex/ex_pc_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 cpu/if_id/id_pc_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/id_ex/ex_pc_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.095%)  route 0.229ns (61.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.558     1.441    cpu/if_id/clk_IBUF_BUFG
    SLICE_X32Y16                                                      r  cpu/if_id/id_pc_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  cpu/if_id/id_pc_reg[18]/Q
                         net (fo=2, routed)           0.229     1.811    cpu/id_ex/I2[18]
    SLICE_X36Y16         FDCE                                         r  cpu/id_ex/ex_pc_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.825     1.952    cpu/id_ex/clk_IBUF_BUFG
    SLICE_X36Y16                                                      r  cpu/id_ex/ex_pc_reg[18]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X36Y16         FDCE (Hold_fdce_C_D)         0.051     1.754    cpu/id_ex/ex_pc_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 cpu/if_id/id_pc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/id_ex/ex_pc_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.446%)  route 0.257ns (64.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.560     1.443    cpu/if_id/clk_IBUF_BUFG
    SLICE_X33Y12                                                      r  cpu/if_id/id_pc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y12         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  cpu/if_id/id_pc_reg[9]/Q
                         net (fo=2, routed)           0.257     1.841    cpu/id_ex/I2[9]
    SLICE_X37Y13         FDCE                                         r  cpu/id_ex/ex_pc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.827     1.954    cpu/id_ex/clk_IBUF_BUFG
    SLICE_X37Y13                                                      r  cpu/id_ex/ex_pc_reg[9]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X37Y13         FDCE (Hold_fdce_C_D)         0.072     1.777    cpu/id_ex/ex_pc_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 cpu/mem_wb/wb_wraddr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/rf/GPR_reg_r2_0_31_30_31/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.589%)  route 0.224ns (61.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.558     1.441    cpu/mem_wb/clk_IBUF_BUFG
    SLICE_X33Y16                                                      r  cpu/mem_wb/wb_wraddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  cpu/mem_wb/wb_wraddr_reg[2]/Q
                         net (fo=96, routed)          0.224     1.807    cpu/rf/GPR_reg_r2_0_31_30_31/ADDRD2
    SLICE_X34Y16         RAMD32                                       r  cpu/rf/GPR_reg_r2_0_31_30_31/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.824     1.951    cpu/rf/GPR_reg_r2_0_31_30_31/WCLK
    SLICE_X34Y16                                                      r  cpu/rf/GPR_reg_r2_0_31_30_31/RAMA/CLK
                         clock pessimism             -0.478     1.473    
    SLICE_X34Y16         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.727    cpu/rf/GPR_reg_r2_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 cpu/mem_wb/wb_wraddr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/rf/GPR_reg_r2_0_31_30_31/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.589%)  route 0.224ns (61.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.558     1.441    cpu/mem_wb/clk_IBUF_BUFG
    SLICE_X33Y16                                                      r  cpu/mem_wb/wb_wraddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  cpu/mem_wb/wb_wraddr_reg[2]/Q
                         net (fo=96, routed)          0.224     1.807    cpu/rf/GPR_reg_r2_0_31_30_31/ADDRD2
    SLICE_X34Y16         RAMD32                                       r  cpu/rf/GPR_reg_r2_0_31_30_31/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.824     1.951    cpu/rf/GPR_reg_r2_0_31_30_31/WCLK
    SLICE_X34Y16                                                      r  cpu/rf/GPR_reg_r2_0_31_30_31/RAMA_D1/CLK
                         clock pessimism             -0.478     1.473    
    SLICE_X34Y16         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.727    cpu/rf/GPR_reg_r2_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 cpu/mem_wb/wb_wraddr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/rf/GPR_reg_r2_0_31_30_31/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.589%)  route 0.224ns (61.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.558     1.441    cpu/mem_wb/clk_IBUF_BUFG
    SLICE_X33Y16                                                      r  cpu/mem_wb/wb_wraddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  cpu/mem_wb/wb_wraddr_reg[2]/Q
                         net (fo=96, routed)          0.224     1.807    cpu/rf/GPR_reg_r2_0_31_30_31/ADDRD2
    SLICE_X34Y16         RAMD32                                       r  cpu/rf/GPR_reg_r2_0_31_30_31/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.824     1.951    cpu/rf/GPR_reg_r2_0_31_30_31/WCLK
    SLICE_X34Y16                                                      r  cpu/rf/GPR_reg_r2_0_31_30_31/RAMB/CLK
                         clock pessimism             -0.478     1.473    
    SLICE_X34Y16         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.727    cpu/rf/GPR_reg_r2_0_31_30_31/RAMB
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 cpu/mem_wb/wb_wraddr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/rf/GPR_reg_r2_0_31_30_31/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.589%)  route 0.224ns (61.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.558     1.441    cpu/mem_wb/clk_IBUF_BUFG
    SLICE_X33Y16                                                      r  cpu/mem_wb/wb_wraddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  cpu/mem_wb/wb_wraddr_reg[2]/Q
                         net (fo=96, routed)          0.224     1.807    cpu/rf/GPR_reg_r2_0_31_30_31/ADDRD2
    SLICE_X34Y16         RAMD32                                       r  cpu/rf/GPR_reg_r2_0_31_30_31/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.824     1.951    cpu/rf/GPR_reg_r2_0_31_30_31/WCLK
    SLICE_X34Y16                                                      r  cpu/rf/GPR_reg_r2_0_31_30_31/RAMB_D1/CLK
                         clock pessimism             -0.478     1.473    
    SLICE_X34Y16         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.727    cpu/rf/GPR_reg_r2_0_31_30_31/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 cpu/mem_wb/wb_wraddr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/rf/GPR_reg_r2_0_31_30_31/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.589%)  route 0.224ns (61.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.558     1.441    cpu/mem_wb/clk_IBUF_BUFG
    SLICE_X33Y16                                                      r  cpu/mem_wb/wb_wraddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  cpu/mem_wb/wb_wraddr_reg[2]/Q
                         net (fo=96, routed)          0.224     1.807    cpu/rf/GPR_reg_r2_0_31_30_31/ADDRD2
    SLICE_X34Y16         RAMD32                                       r  cpu/rf/GPR_reg_r2_0_31_30_31/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.824     1.951    cpu/rf/GPR_reg_r2_0_31_30_31/WCLK
    SLICE_X34Y16                                                      r  cpu/rf/GPR_reg_r2_0_31_30_31/RAMC/CLK
                         clock pessimism             -0.478     1.473    
    SLICE_X34Y16         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.727    cpu/rf/GPR_reg_r2_0_31_30_31/RAMC
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 cpu/mem_wb/wb_wraddr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/rf/GPR_reg_r2_0_31_30_31/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.589%)  route 0.224ns (61.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.558     1.441    cpu/mem_wb/clk_IBUF_BUFG
    SLICE_X33Y16                                                      r  cpu/mem_wb/wb_wraddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  cpu/mem_wb/wb_wraddr_reg[2]/Q
                         net (fo=96, routed)          0.224     1.807    cpu/rf/GPR_reg_r2_0_31_30_31/ADDRD2
    SLICE_X34Y16         RAMD32                                       r  cpu/rf/GPR_reg_r2_0_31_30_31/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.824     1.951    cpu/rf/GPR_reg_r2_0_31_30_31/WCLK
    SLICE_X34Y16                                                      r  cpu/rf/GPR_reg_r2_0_31_30_31/RAMC_D1/CLK
                         clock pessimism             -0.478     1.473    
    SLICE_X34Y16         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.727    cpu/rf/GPR_reg_r2_0_31_30_31/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 cpu/mem_wb/wb_wraddr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/rf/GPR_reg_r2_0_31_30_31/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.589%)  route 0.224ns (61.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.558     1.441    cpu/mem_wb/clk_IBUF_BUFG
    SLICE_X33Y16                                                      r  cpu/mem_wb/wb_wraddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  cpu/mem_wb/wb_wraddr_reg[2]/Q
                         net (fo=96, routed)          0.224     1.807    cpu/rf/GPR_reg_r2_0_31_30_31/ADDRD2
    SLICE_X34Y16         RAMS32                                       r  cpu/rf/GPR_reg_r2_0_31_30_31/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=538, routed)         0.824     1.951    cpu/rf/GPR_reg_r2_0_31_30_31/WCLK
    SLICE_X34Y16                                                      r  cpu/rf/GPR_reg_r2_0_31_30_31/RAMD/CLK
                         clock pessimism             -0.478     1.473    
    SLICE_X34Y16         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.727    cpu/rf/GPR_reg_r2_0_31_30_31/RAMD
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.079    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required  Actual  Slack  Location       Pin                                       
Min Period        n/a     BUFG/I      n/a            2.155     10.000  7.845  BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I                      
Min Period        n/a     FDCE/C      n/a            1.000     10.000  9.000  SLICE_X41Y20   cpu/ex_mem/mem_aluop_reg[0]/C             
Min Period        n/a     FDCE/C      n/a            1.000     10.000  9.000  SLICE_X40Y22   cpu/ex_mem/mem_aluop_reg[1]/C             
Min Period        n/a     FDCE/C      n/a            1.000     10.000  9.000  SLICE_X36Y21   cpu/ex_mem/mem_aluop_reg[2]/C             
Min Period        n/a     FDCE/C      n/a            1.000     10.000  9.000  SLICE_X41Y20   cpu/ex_mem/mem_aluop_reg[3]/C             
Min Period        n/a     FDCE/C      n/a            1.000     10.000  9.000  SLICE_X41Y7    cpu/ex_mem/mem_alures_reg[0]/C            
Min Period        n/a     FDCE/C      n/a            1.000     10.000  9.000  SLICE_X38Y12   cpu/ex_mem/mem_alures_reg[10]/C           
Min Period        n/a     FDCE/C      n/a            1.000     10.000  9.000  SLICE_X41Y12   cpu/ex_mem/mem_alures_reg[11]/C           
Min Period        n/a     FDCE/C      n/a            1.000     10.000  9.000  SLICE_X36Y12   cpu/ex_mem/mem_alures_reg[12]/C           
Min Period        n/a     FDCE/C      n/a            1.000     10.000  9.000  SLICE_X38Y12   cpu/ex_mem/mem_alures_reg[13]/C           
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250     5.000   3.750  SLICE_X34Y8    cpu/rf/GPR_reg_r1_0_31_0_5/RAMA/CLK       
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250     5.000   3.750  SLICE_X34Y8    cpu/rf/GPR_reg_r1_0_31_0_5/RAMA_D1/CLK    
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250     5.000   3.750  SLICE_X34Y8    cpu/rf/GPR_reg_r1_0_31_0_5/RAMB/CLK       
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250     5.000   3.750  SLICE_X34Y8    cpu/rf/GPR_reg_r1_0_31_0_5/RAMB_D1/CLK    
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250     5.000   3.750  SLICE_X34Y8    cpu/rf/GPR_reg_r1_0_31_0_5/RAMC/CLK       
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250     5.000   3.750  SLICE_X34Y8    cpu/rf/GPR_reg_r1_0_31_0_5/RAMC_D1/CLK    
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250     5.000   3.750  SLICE_X34Y8    cpu/rf/GPR_reg_r1_0_31_0_5/RAMD/CLK       
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250     5.000   3.750  SLICE_X34Y8    cpu/rf/GPR_reg_r1_0_31_0_5/RAMD_D1/CLK    
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250     5.000   3.750  SLICE_X30Y12   cpu/rf/GPR_reg_r1_0_31_12_17/RAMA/CLK     
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250     5.000   3.750  SLICE_X30Y12   cpu/rf/GPR_reg_r1_0_31_12_17/RAMA_D1/CLK  
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250     5.000   3.750  SLICE_X30Y16   cpu/rf/GPR_reg_r2_0_31_24_29/RAMA/CLK     
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250     5.000   3.750  SLICE_X30Y16   cpu/rf/GPR_reg_r2_0_31_24_29/RAMA_D1/CLK  
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250     5.000   3.750  SLICE_X30Y16   cpu/rf/GPR_reg_r2_0_31_24_29/RAMB/CLK     
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250     5.000   3.750  SLICE_X30Y16   cpu/rf/GPR_reg_r2_0_31_24_29/RAMB_D1/CLK  
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250     5.000   3.750  SLICE_X30Y16   cpu/rf/GPR_reg_r2_0_31_24_29/RAMC/CLK     
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250     5.000   3.750  SLICE_X30Y16   cpu/rf/GPR_reg_r2_0_31_24_29/RAMC_D1/CLK  
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250     5.000   3.750  SLICE_X30Y16   cpu/rf/GPR_reg_r2_0_31_24_29/RAMD/CLK     
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250     5.000   3.750  SLICE_X30Y16   cpu/rf/GPR_reg_r2_0_31_24_29/RAMD_D1/CLK  
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250     5.000   3.750  SLICE_X34Y16   cpu/rf/GPR_reg_r2_0_31_30_31/RAMA/CLK     
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250     5.000   3.750  SLICE_X34Y16   cpu/rf/GPR_reg_r2_0_31_30_31/RAMA_D1/CLK  



