<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Mon Nov  9 11:22:08 2020" VIVADOVERSION="2020.1">

  <SYSTEMINFO ARCH="artix7" BOARD="digilentinc.com:arty-a7-35:part0:1.0" DEVICE="7a35ti" NAME="design_1" PACKAGE="csg324" SPEEDGRADE="-1L"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="SPI_clock_0" SIGIS="clk" SIGNAME="External_Ports_SPI_clock_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Synchronizer_0" PORT="SPI_clock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="reset_0" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_reset_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SPISlave_0" PORT="reset"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="io_SPISignals_MOSI_0" SIGIS="undef" SIGNAME="External_Ports_io_SPISignals_MOSI_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SPISlave_0" PORT="io_SPISignals_MOSI"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="io_SPISignals_SS_0" SIGIS="undef" SIGNAME="External_Ports_io_SPISignals_SS_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SPISlave_0" PORT="io_SPISignals_SS"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="io_currentByte_0" RIGHT="0" SIGIS="undef" SIGNAME="SPISlave_0_io_currentByte">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SPISlave_0" PORT="io_currentByte"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="io_isCurrentlyReading_0" SIGIS="undef" SIGNAME="SPISlave_0_io_isCurrentlyReading">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SPISlave_0" PORT="io_isCurrentlyReading"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="in1_0" SIGIS="undef" SIGNAME="External_Ports_in1_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Splitter_0" PORT="in1"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/SPISlave_0" HWVERSION="1.0" INSTANCE="SPISlave_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="SPISlave" VLNV="xilinx.com:module_ref:SPISlave:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_SPISlave_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clock" SIGIS="clk" SIGNAME="Splitter_0_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Splitter_0" PORT="out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_reset_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="io_SPISignals_SCLK" SIGIS="undef" SIGNAME="Synchronizer_0_SPI_clock_synced">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Synchronizer_0" PORT="SPI_clock_synced"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="io_SPISignals_MOSI" SIGIS="undef" SIGNAME="External_Ports_io_SPISignals_MOSI_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="io_SPISignals_MOSI_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="io_SPISignals_SS" SIGIS="undef" SIGNAME="External_Ports_io_SPISignals_SS_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="io_SPISignals_SS_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="io_currentByte" RIGHT="0" SIGIS="undef" SIGNAME="SPISlave_0_io_currentByte">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="io_currentByte_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="io_isCurrentlyReading" SIGIS="undef" SIGNAME="SPISlave_0_io_isCurrentlyReading">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="io_isCurrentlyReading_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Splitter_0" HWVERSION="1.0" INSTANCE="Splitter_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Splitter" VLNV="xilinx.com:module_ref:Splitter:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_Splitter_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="in1" SIGIS="undef" SIGNAME="External_Ports_in1_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="in1_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out1" SIGIS="undef" SIGNAME="Splitter_0_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SPISlave_0" PORT="clock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out2" SIGIS="undef" SIGNAME="Splitter_0_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Synchronizer_0" PORT="clock"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Synchronizer_0" HWVERSION="1.0" INSTANCE="Synchronizer_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Synchronizer" VLNV="xilinx.com:module_ref:Synchronizer:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_Synchronizer_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="SPI_clock" SIGIS="clk" SIGNAME="External_Ports_SPI_clock_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="SPI_clock_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clock" SIGIS="clk" SIGNAME="Splitter_0_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Splitter_0" PORT="out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="SPI_clock_synced" SIGIS="undef" SIGNAME="Synchronizer_0_SPI_clock_synced">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SPISlave_0" PORT="io_SPISignals_SCLK"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
