Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed May  8 03:48:42 2024
| Host         : KratX running 64-bit major release  (build 9200)
| Command      : report_design_analysis -file ./report/dut_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xcu250
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                              Path #1                                                              |
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
| Requirement               | 3.333                                                                                                                             |
| Path Delay                | 2.661                                                                                                                             |
| Logic Delay               | 2.248(85%)                                                                                                                        |
| Net Delay                 | 0.413(15%)                                                                                                                        |
| Clock Skew                | 0.015                                                                                                                             |
| Slack                     | 0.667                                                                                                                             |
| Clock Uncertainty         | 0.035                                                                                                                             |
| Clock Relationship        | Safely Timed                                                                                                                      |
| Clock Delay Group         | Same Clock                                                                                                                        |
| Logic Levels              | 8                                                                                                                                 |
| Routes                    | NA                                                                                                                                |
| Logical Path              | FDRE/C-(166)-LUT3-(1)-DSP_A_B_DATA-(1)-DSP_PREADD_DATA-DSP_MULTIPLIER-DSP_M_DATA-DSP_ALU-DSP_OUTPUT-DSP_ALU-DSP_OUTPUT/ALU_OUT[0] |
| Start Point Clock         | ap_clk                                                                                                                            |
| End Point Clock           | ap_clk                                                                                                                            |
| DSP Block                 | Seq                                                                                                                               |
| RAM Registers             | None-None                                                                                                                         |
| IO Crossings              | 0                                                                                                                                 |
| SLR Crossings             | 0                                                                                                                                 |
| PBlocks                   | 0                                                                                                                                 |
| High Fanout               | 166                                                                                                                               |
| Dont Touch                | 0                                                                                                                                 |
| Mark Debug                | 0                                                                                                                                 |
| Start Point Pin Primitive | FDRE/C                                                                                                                            |
| End Point Pin Primitive   | DSP_OUTPUT/ALU_OUT[0]                                                                                                             |
| Start Point Pin           | ap_CS_fsm_reg[18]/C                                                                                                               |
| End Point Pin             | DSP_OUTPUT_INST/ALU_OUT[0]                                                                                                        |
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (5130, 1990)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+-----+---+-----+----+----+
| End Point Clock | Requirement |  0  |  1  | 2 |  5  |  7 |  8 |
+-----------------+-------------+-----+-----+---+-----+----+----+
| ap_clk          | 3.333ns     | 384 | 128 | 1 | 373 | 18 | 96 |
+-----------------+-------------+-----+-----+---+-----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 0 - 3 Cuts  | 1 - 2 Cuts  | 1 - 3 Cuts  | 2 - 3 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


