// Seed: 2876222792
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_6;
endmodule
module module_1 (
    input wire id_0,
    input supply0 id_1,
    input uwire id_2,
    output logic id_3,
    input tri0 id_4,
    input tri id_5,
    input wand id_6,
    output tri0 id_7,
    input wand id_8,
    input supply0 id_9,
    input tri1 id_10,
    output tri id_11,
    input wor id_12
);
  always begin : LABEL_0
    if (id_9) begin : LABEL_0
      id_3 <= 1;
    end
  end
  wire id_14;
  module_0 modCall_1 (
      id_14,
      id_14,
      id_14,
      id_14,
      id_14
  );
endmodule
