
---------- Begin Simulation Statistics ----------
final_tick                                 6329593000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  78680                       # Simulator instruction rate (inst/s)
host_mem_usage                                 724096                       # Number of bytes of host memory used
host_op_rate                                   126018                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   127.10                       # Real time elapsed on the host
host_tick_rate                               49800881                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000004                       # Number of instructions simulated
sim_ops                                      16016672                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006330                       # Number of seconds simulated
sim_ticks                                  6329593000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   9235414                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  8597883                       # number of cc regfile writes
system.cpu.committedInsts                    10000004                       # Number of Instructions Simulated
system.cpu.committedOps                      16016672                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.265918                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.265918                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    982020                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   521444                       # number of floating regfile writes
system.cpu.idleCycles                          133787                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                80525                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1376080                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.448061                       # Inst execution rate
system.cpu.iew.exec_refs                      4565666                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1563844                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1140569                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3282665                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                941                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              2397                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1612516                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            19926239                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               3001822                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            161664                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              18331275                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   9993                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               2417611                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  70834                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2431248                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            330                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        44390                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          36135                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  24156668                       # num instructions consuming a value
system.cpu.iew.wb_count                      18200452                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.561753                       # average fanout of values written-back
system.cpu.iew.wb_producers                  13570069                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.437727                       # insts written-back per cycle
system.cpu.iew.wb_sent                       18260975                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 29920207                       # number of integer regfile reads
system.cpu.int_regfile_writes                14673950                       # number of integer regfile writes
system.cpu.ipc                               0.789940                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.789940                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            227292      1.23%      1.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              13149241     71.10%     72.33% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   77      0.00%     72.33% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 43589      0.24%     72.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              133932      0.72%     73.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     73.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1392      0.01%     73.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     73.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     73.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     73.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     73.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     73.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 9156      0.05%     73.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     73.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                29466      0.16%     73.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     73.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                20486      0.11%     73.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              256523      1.39%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               6341      0.03%     75.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            6344      0.03%     75.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult           3132      0.02%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2991358     16.18%     91.27% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1216457      6.58%     97.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           41123      0.22%     98.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         357027      1.93%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               18492942                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  931830                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1832171                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       873500                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            1036448                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      271946                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014705                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  129856     47.75%     47.75% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     47.75% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     47.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     47.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     47.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     47.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     47.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     47.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     47.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     47.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     47.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      2      0.00%     47.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     47.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    197      0.07%     47.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     47.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                   1056      0.39%     48.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 29575     10.88%     59.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     59.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     59.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   39      0.01%     59.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     59.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     59.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     59.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     59.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     59.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     59.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     59.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     59.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     59.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     59.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     59.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     59.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     59.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     59.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     59.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     59.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     59.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     59.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     59.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     59.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     59.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     59.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     59.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     59.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     59.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     59.10% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 101282     37.24%     96.35% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  8375      3.08%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               654      0.24%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              910      0.33%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               17605766                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           47963372                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     17326952                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          22799599                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   19924838                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  18492942                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1401                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         3909501                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             12316                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            198                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      6461711                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      12525400                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.476435                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.095478                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             6935084     55.37%     55.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1213381      9.69%     65.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1102017      8.80%     73.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1053552      8.41%     82.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              671345      5.36%     87.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              613482      4.90%     92.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              568004      4.53%     97.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              194223      1.55%     98.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              174312      1.39%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        12525400                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.460832                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            250506                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            95385                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3282665                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1612516                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 7499304                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                         12659187                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1504                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        38404                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         85440                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           25                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        59511                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          885                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       120044                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            885                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 2005946                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1497175                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             70370                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1027656                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1025030                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.744467                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  202073                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 17                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           22339                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              12130                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            10209                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1618                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         3903235                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1203                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             69630                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     11999697                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.334756                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.218271                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         6980992     58.18%     58.18% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1584117     13.20%     71.38% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         1120934      9.34%     80.72% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          821442      6.85%     87.56% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          157953      1.32%     88.88% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          415145      3.46%     92.34% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          123446      1.03%     93.37% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           87196      0.73%     94.10% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          708472      5.90%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     11999697                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000004                       # Number of instructions committed
system.cpu.commit.opsCommitted               16016672                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     4150461                       # Number of memory references committed
system.cpu.commit.loads                       2695202                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         334                       # Number of memory barriers committed
system.cpu.commit.branches                    1221874                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     829848                       # Number of committed floating point instructions.
system.cpu.commit.integer                    15504649                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                156974                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       177488      1.11%      1.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     11214635     70.02%     71.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           38      0.00%     71.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        40525      0.25%     71.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       128428      0.80%     72.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     72.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt         1248      0.01%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         7936      0.05%     72.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        18147      0.11%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        16320      0.10%     72.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       253856      1.58%     74.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     74.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         2037      0.01%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt         3698      0.02%     74.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult         1849      0.01%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2669945     16.67%     90.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1117553      6.98%     97.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        25257      0.16%     97.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       337706      2.11%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     16016672                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        708472                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      3510911                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3510911                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3510911                       # number of overall hits
system.cpu.dcache.overall_hits::total         3510911                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       103104                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         103104                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       103104                       # number of overall misses
system.cpu.dcache.overall_misses::total        103104                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5690153994                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5690153994                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5690153994                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5690153994                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3614015                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3614015                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3614015                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3614015                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.028529                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.028529                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.028529                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.028529                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 55188.489234                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55188.489234                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 55188.489234                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55188.489234                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        27854                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          227                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               773                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              30                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.033635                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     7.566667                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        41562                       # number of writebacks
system.cpu.dcache.writebacks::total             41562                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        45149                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        45149                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        45149                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        45149                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        57955                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        57955                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        57955                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        57955                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3453213494                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3453213494                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3453213494                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3453213494                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.016036                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016036                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.016036                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016036                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 59584.392960                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59584.392960                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 59584.392960                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59584.392960                       # average overall mshr miss latency
system.cpu.dcache.replacements                  57443                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2092507                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2092507                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        66246                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         66246                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3038566500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3038566500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2158753                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2158753                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.030687                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.030687                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 45867.924101                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45867.924101                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        45138                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        45138                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        21108                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        21108                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    838899500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    838899500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009778                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009778                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 39743.201630                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39743.201630                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1418404                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1418404                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        36858                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        36858                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2651587494                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2651587494                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1455262                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1455262                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.025327                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.025327                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71940.623311                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71940.623311                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           11                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        36847                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        36847                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2614313994                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2614313994                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.025320                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.025320                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70950.524982                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70950.524982                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   6329593000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.194258                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3568866                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             57955                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             61.579950                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.194258                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994520                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994520                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          158                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          306                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7285985                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7285985                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6329593000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1215971                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               8336412                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   2098370                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                803813                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  70834                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               977581                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1705                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               20920844                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  8754                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     3000252                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1563857                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          3024                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         16719                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6329593000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6329593000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6329593000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            1351251                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       13066641                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     2005946                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1239233                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      11094175                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  144952                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  968                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          6454                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           50                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   1240938                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 16014                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           12525400                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.727872                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.019206                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  8974195     71.65%     71.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   159306      1.27%     72.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   314582      2.51%     75.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   197990      1.58%     77.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   295755      2.36%     79.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   242369      1.94%     81.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   356697      2.85%     84.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   151243      1.21%     85.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  1833263     14.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             12525400                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.158458                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.032186                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      1237396                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1237396                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1237396                       # number of overall hits
system.cpu.icache.overall_hits::total         1237396                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3541                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3541                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3541                       # number of overall misses
system.cpu.icache.overall_misses::total          3541                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    210207500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    210207500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    210207500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    210207500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1240937                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1240937                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1240937                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1240937                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002853                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002853                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002853                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002853                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 59363.880260                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59363.880260                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 59363.880260                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59363.880260                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          452                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    34.769231                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2068                       # number of writebacks
system.cpu.icache.writebacks::total              2068                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          963                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          963                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          963                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          963                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2578                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2578                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2578                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2578                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    160733000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    160733000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    160733000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    160733000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002077                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002077                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002077                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002077                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 62347.944143                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62347.944143                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 62347.944143                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62347.944143                       # average overall mshr miss latency
system.cpu.icache.replacements                   2068                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1237396                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1237396                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3541                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3541                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    210207500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    210207500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1240937                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1240937                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002853                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002853                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 59363.880260                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59363.880260                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          963                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          963                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2578                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2578                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    160733000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    160733000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 62347.944143                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62347.944143                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   6329593000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           502.929065                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1239974                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2578                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            480.982933                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   502.929065                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.982283                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.982283                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          510                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2484452                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2484452                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6329593000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1241999                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1391                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6329593000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6329593000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6329593000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      839865                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  587446                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 8661                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 330                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 157247                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    7                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    637                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   6329593000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  70834                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1544393                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 3782961                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          13058                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   2553450                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               4560704                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               20552628                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  9880                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 822305                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 734678                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                2975508                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              39                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            26681564                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    55369066                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 33960316                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   1082606                       # Number of floating rename lookups
system.cpu.rename.committedMaps              21428780                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  5252686                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     761                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 720                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   3969636                       # count of insts added to the skid buffer
system.cpu.rob.reads                         31198600                       # The number of ROB reads
system.cpu.rob.writes                        40366957                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000004                       # Number of Instructions committed
system.cpu.thread_0.numOps                   16016672                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  468                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                13026                       # number of demand (read+write) hits
system.l2.demand_hits::total                    13494                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 468                       # number of overall hits
system.l2.overall_hits::.cpu.data               13026                       # number of overall hits
system.l2.overall_hits::total                   13494                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2107                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              44929                       # number of demand (read+write) misses
system.l2.demand_misses::total                  47036                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2107                       # number of overall misses
system.l2.overall_misses::.cpu.data             44929                       # number of overall misses
system.l2.overall_misses::total                 47036                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    151777000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3227293000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3379070000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    151777000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3227293000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3379070000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2575                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            57955                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                60530                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2575                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           57955                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               60530                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.818252                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.775239                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.777069                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.818252                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.775239                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.777069                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 72034.646417                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 71830.955508                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 71840.079939                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 72034.646417                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 71830.955508                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 71840.079939                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               28259                       # number of writebacks
system.l2.writebacks::total                     28259                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2107                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         44929                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             47036                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2107                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        44929                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            47036                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    130248750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2767705500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2897954250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    130248750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2767705500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2897954250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.818252                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.775239                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.777069                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.818252                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.775239                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.777069                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 61817.157095                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 61601.760556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 61611.409346                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 61817.157095                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 61601.760556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61611.409346                       # average overall mshr miss latency
system.l2.replacements                          39288                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        41562                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            41562                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        41562                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        41562                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2062                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2062                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2062                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2062                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              1051                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1051                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           35797                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               35797                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2547735500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2547735500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         36848                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             36848                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.971477                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.971477                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 71171.760203                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 71171.760203                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        35797                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          35797                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2181304000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2181304000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.971477                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.971477                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 60935.385647                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 60935.385647                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            468                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                468                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2107                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2107                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    151777000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    151777000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2575                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2575                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.818252                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.818252                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 72034.646417                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 72034.646417                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2107                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2107                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    130248750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    130248750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.818252                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.818252                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 61817.157095                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 61817.157095                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         11975                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             11975                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         9132                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9132                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    679557500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    679557500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        21107                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         21107                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.432653                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.432653                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74414.969339                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74414.969339                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         9132                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9132                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    586401500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    586401500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.432653                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.432653                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64213.918090                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64213.918090                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   6329593000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7733.881925                       # Cycle average of tags in use
system.l2.tags.total_refs                      120018                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     47480                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.527759                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      55.736930                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       268.429117                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7409.715878                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.006804                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.032767                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.904506                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.944077                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          100                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8080                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1007632                       # Number of tag accesses
system.l2.tags.data_accesses                  1007632                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6329593000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     28259.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2107.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     44924.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001461618500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1755                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1755                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              121869                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              26515                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       47036                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      28259                       # Number of write requests accepted
system.mem_ctrls.readBursts                     47036                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    28259                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      5                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.29                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 47036                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                28259                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   44010                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     595                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     114                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1755                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.797721                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.145688                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    170.174133                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1744     99.37%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            9      0.51%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1755                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1755                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.091738                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.086136                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.443006                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1679     95.67%     95.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      0.28%     95.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               57      3.25%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               14      0.80%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1755                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3010304                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1808576                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    475.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    285.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    6317288500                       # Total gap between requests
system.mem_ctrls.avgGap                      83900.50                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       134848                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2875136                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1807424                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 21304371.386912241578                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 454237104.976575911045                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 285551377.474033474922                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2107                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        44929                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        28259                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     60715500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1285097500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 141057435000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28816.09                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28602.85                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   4991593.30                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       134848                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2875456                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3010304                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       134848                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       134848                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1808576                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1808576                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2107                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        44929                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          47036                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        28259                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         28259                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     21304371                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    454287661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        475592033                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     21304371                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     21304371                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    285733380                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       285733380                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    285733380                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     21304371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    454287661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       761325412                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                47031                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               28241                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         3272                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3158                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2988                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3003                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2971                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         3063                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3066                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2847                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2920                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2797                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2900                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2879                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2910                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2715                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2862                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2680                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1860                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2033                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1876                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1857                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1822                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1639                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1732                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1721                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1789                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1761                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1807                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1695                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1807                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1661                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1679                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1502                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               463981750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             235155000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1345813000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9865.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28615.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               40053                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              25667                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            85.16                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           90.89                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         9552                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   504.335008                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   294.655492                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   415.802658                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         2647     27.71%     27.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1494     15.64%     43.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          565      5.91%     49.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          499      5.22%     54.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          462      4.84%     59.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          262      2.74%     62.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          262      2.74%     64.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          243      2.54%     67.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3118     32.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         9552                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3009984                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1807424                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              475.541476                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              285.551377                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    5.95                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.23                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               87.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6329593000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        35521500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        18880125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      173987520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      75898800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 499087680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1562828850                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1114497600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    3480702075                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   549.909303                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2866798250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    211120000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   3251674750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        32679780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        17369715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      161813820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      71519220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 499087680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1559769660                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1117073760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    3459313635                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   546.530185                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2876694000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    211120000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3241779000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   6329593000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11239                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        28259                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10145                       # Transaction distribution
system.membus.trans_dist::ReadExReq             35797                       # Transaction distribution
system.membus.trans_dist::ReadExResp            35797                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11239                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       132476                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       132476                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 132476                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      4818880                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      4818880                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 4818880                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             47036                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   47036    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               47036                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   6329593000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            49619000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           58795000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             23685                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        69821                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2068                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           26910                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            36848                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           36848                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2578                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        21107                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7221                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       173353                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                180574                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       297152                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      6369088                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                6666240                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           39291                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1808768                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            99821                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.009116                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.095044                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  98911     99.09%     99.09% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    910      0.91%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              99821                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   6329593000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          103652000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3868497                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          86932500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
