# Generated by Yosys 0.49+10 (git sha1 18a7c0038, x86_64-apple-darwin23.5-clang++ 18.1.8 -fPIC -O3)
autoidx 101
attribute \src "average_filter.v:32.1-116.12"
attribute \top 1
attribute \hdlname "average_filter"
module \average_filter
  attribute \init 1'1
  wire $auto$clk2fflogic.cc:81:sample_control_edge$\clk#sampled$55
  attribute \init 1'1
  wire $auto$clk2fflogic.cc:81:sample_control_edge$\clk#sampled$65
  attribute \init 1'1
  wire $auto$clk2fflogic.cc:81:sample_control_edge$\clk#sampled$75
  attribute \init 1'1
  wire $auto$clk2fflogic.cc:81:sample_control_edge$\clk#sampled$85
  attribute \init 1'1
  wire $auto$clk2fflogic.cc:81:sample_control_edge$\clk#sampled$95
  attribute \init 8'x
  wire width 8 $auto$clk2fflogic.cc:95:sample_data$\data_out#sampled$91
  attribute \init 8'x
  wire width 8 $auto$clk2fflogic.cc:95:sample_data$\last_sample#sampled$81
  attribute \init 1'x
  wire $auto$clk2fflogic.cc:95:sample_data$\o_ce#sampled$71
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:95:sample_data$\o_ce_$dff_Q_D#sampled$73
  attribute \init 9'000000000
  wire width 9 $auto$clk2fflogic.cc:95:sample_data$\reset_n_$mux_S_1_Y#sampled$53
  attribute \init 8'00000000
  wire width 8 $auto$clk2fflogic.cc:95:sample_data$\reset_n_$mux_S_2_Y#sampled$93
  attribute \init 8'00000000
  wire width 8 $auto$clk2fflogic.cc:95:sample_data$\reset_n_$mux_S_Y#sampled$83
  attribute \init 1'x
  wire $auto$clk2fflogic.cc:95:sample_data$\sum_ce#sampled$61
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:95:sample_data$\sum_ce_$dff_Q_D#sampled$63
  attribute \init 9'x
  wire width 9 $auto$clk2fflogic.cc:95:sample_data$\sum_ff#sampled$51
  wire $auto$mutate.cc:661:mutate_inv$44
  wire $auto$rtlil.cc:2739:Not$46
  wire $auto$rtlil.cc:2793:Eq$48
  wire $auto$rtlil.cc:2795:Eqx$58
  wire $auto$rtlil.cc:2795:Eqx$68
  wire $auto$rtlil.cc:2795:Eqx$78
  wire $auto$rtlil.cc:2795:Eqx$88
  wire $auto$rtlil.cc:2795:Eqx$98
  wire width 8 $auto$rtlil.cc:2874:Mux$100
  wire $auto$rtlil.cc:2874:Mux$50
  wire width 9 $auto$rtlil.cc:2874:Mux$60
  wire $auto$rtlil.cc:2874:Mux$70
  wire $auto$rtlil.cc:2874:Mux$80
  wire width 8 $auto$rtlil.cc:2874:Mux$90
  attribute \src "average_filter.v:33.35-33.38"
  wire input 1 \clk
  attribute \src "average_filter.v:36.35-36.42"
  wire width 8 input 4 signed \data_in
  attribute \keep 1
  attribute \src "average_filter.v:37.35-37.43"
  wire width 8 output 5 signed \data_out
  attribute \src "average_filter.v:35.35-35.39"
  wire input 3 \i_ce
  wire width 8 \i_ce_$mux_S_1_Y
  attribute \src "average_filter.v:102.21-102.42"
  wire width 9 signed \i_ce_$mux_S_2_B
  wire width 9 \i_ce_$mux_S_2_Y
  wire \i_ce_$mux_S_Y
  attribute \keep 1
  attribute \src "average_filter.v:79.22-79.33"
  wire width 8 signed \last_sample
  wire width 8 input 7 \mutsel
  attribute \keep 1
  attribute \src "average_filter.v:38.35-38.39"
  wire output 6 \o_ce
  attribute \src "average_filter.v:63.5-72.8"
  wire \o_ce_$dff_Q_D
  attribute \src "average_filter.v:34.35-34.42"
  wire input 2 \reset_n
  attribute \src "average_filter.v:97.5-104.8"
  wire width 9 \reset_n_$mux_S_1_Y
  attribute \src "average_filter.v:107.5-114.8"
  wire width 8 \reset_n_$mux_S_2_Y
  attribute \src "average_filter.v:82.5-89.8"
  wire width 8 \reset_n_$mux_S_Y
  attribute \keep 1
  attribute \src "average_filter.v:48.15-48.21"
  wire \sum_ce
  attribute \src "average_filter.v:51.5-60.8"
  wire \sum_ce_$dff_Q_D
  wire width 8 \sum_ce_$mux_S_1_Y
  wire \sum_ce_$mux_S_Y
  attribute \keep 1
  attribute \src "average_filter.v:93.22-93.28"
  wire width 9 signed \sum_ff
  attribute \clk2fflogic 1
  cell $ff $auto$clk2fflogic.cc:102:sample_data$52
    parameter \WIDTH 9
    connect \D \sum_ff
    connect \Q $auto$clk2fflogic.cc:95:sample_data$\sum_ff#sampled$51
  end
  cell $ff $auto$clk2fflogic.cc:102:sample_data$54
    parameter \WIDTH 9
    connect \D \reset_n_$mux_S_1_Y
    connect \Q $auto$clk2fflogic.cc:95:sample_data$\reset_n_$mux_S_1_Y#sampled$53
  end
  attribute \clk2fflogic 1
  cell $ff $auto$clk2fflogic.cc:102:sample_data$62
    parameter \WIDTH 1
    connect \D \sum_ce
    connect \Q $auto$clk2fflogic.cc:95:sample_data$\sum_ce#sampled$61
  end
  cell $ff $auto$clk2fflogic.cc:102:sample_data$64
    parameter \WIDTH 1
    connect \D \sum_ce_$dff_Q_D
    connect \Q $auto$clk2fflogic.cc:95:sample_data$\sum_ce_$dff_Q_D#sampled$63
  end
  attribute \clk2fflogic 1
  cell $ff $auto$clk2fflogic.cc:102:sample_data$72
    parameter \WIDTH 1
    connect \D \o_ce
    connect \Q $auto$clk2fflogic.cc:95:sample_data$\o_ce#sampled$71
  end
  cell $ff $auto$clk2fflogic.cc:102:sample_data$74
    parameter \WIDTH 1
    connect \D \o_ce_$dff_Q_D
    connect \Q $auto$clk2fflogic.cc:95:sample_data$\o_ce_$dff_Q_D#sampled$73
  end
  attribute \clk2fflogic 1
  cell $ff $auto$clk2fflogic.cc:102:sample_data$82
    parameter \WIDTH 8
    connect \D \last_sample
    connect \Q $auto$clk2fflogic.cc:95:sample_data$\last_sample#sampled$81
  end
  cell $ff $auto$clk2fflogic.cc:102:sample_data$84
    parameter \WIDTH 8
    connect \D \reset_n_$mux_S_Y
    connect \Q $auto$clk2fflogic.cc:95:sample_data$\reset_n_$mux_S_Y#sampled$83
  end
  attribute \clk2fflogic 1
  cell $ff $auto$clk2fflogic.cc:102:sample_data$92
    parameter \WIDTH 8
    connect \D \data_out
    connect \Q $auto$clk2fflogic.cc:95:sample_data$\data_out#sampled$91
  end
  cell $ff $auto$clk2fflogic.cc:102:sample_data$94
    parameter \WIDTH 8
    connect \D \reset_n_$mux_S_2_Y
    connect \Q $auto$clk2fflogic.cc:95:sample_data$\reset_n_$mux_S_2_Y#sampled$93
  end
  cell $mux $auto$clk2fflogic.cc:117:mux$59
    parameter \WIDTH 9
    connect \A $auto$clk2fflogic.cc:95:sample_data$\sum_ff#sampled$51
    connect \B $auto$clk2fflogic.cc:95:sample_data$\reset_n_$mux_S_1_Y#sampled$53
    connect \S $auto$rtlil.cc:2795:Eqx$58
    connect \Y $auto$rtlil.cc:2874:Mux$60
  end
  cell $mux $auto$clk2fflogic.cc:117:mux$69
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:95:sample_data$\sum_ce#sampled$61
    connect \B $auto$clk2fflogic.cc:95:sample_data$\sum_ce_$dff_Q_D#sampled$63
    connect \S $auto$rtlil.cc:2795:Eqx$68
    connect \Y $auto$rtlil.cc:2874:Mux$70
  end
  cell $mux $auto$clk2fflogic.cc:117:mux$79
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:95:sample_data$\o_ce#sampled$71
    connect \B $auto$clk2fflogic.cc:95:sample_data$\o_ce_$dff_Q_D#sampled$73
    connect \S $auto$rtlil.cc:2795:Eqx$78
    connect \Y $auto$rtlil.cc:2874:Mux$80
  end
  cell $mux $auto$clk2fflogic.cc:117:mux$89
    parameter \WIDTH 8
    connect \A $auto$clk2fflogic.cc:95:sample_data$\last_sample#sampled$81
    connect \B $auto$clk2fflogic.cc:95:sample_data$\reset_n_$mux_S_Y#sampled$83
    connect \S $auto$rtlil.cc:2795:Eqx$88
    connect \Y $auto$rtlil.cc:2874:Mux$90
  end
  cell $mux $auto$clk2fflogic.cc:117:mux$99
    parameter \WIDTH 8
    connect \A $auto$clk2fflogic.cc:95:sample_data$\data_out#sampled$91
    connect \B $auto$clk2fflogic.cc:95:sample_data$\reset_n_$mux_S_2_Y#sampled$93
    connect \S $auto$rtlil.cc:2795:Eqx$98
    connect \Y $auto$rtlil.cc:2874:Mux$100
  end
  cell $ff $auto$clk2fflogic.cc:86:sample_control_edge$56
    parameter \WIDTH 1
    connect \D \clk
    connect \Q $auto$clk2fflogic.cc:81:sample_control_edge$\clk#sampled$55
  end
  cell $ff $auto$clk2fflogic.cc:86:sample_control_edge$66
    parameter \WIDTH 1
    connect \D \clk
    connect \Q $auto$clk2fflogic.cc:81:sample_control_edge$\clk#sampled$65
  end
  cell $ff $auto$clk2fflogic.cc:86:sample_control_edge$76
    parameter \WIDTH 1
    connect \D \clk
    connect \Q $auto$clk2fflogic.cc:81:sample_control_edge$\clk#sampled$75
  end
  cell $ff $auto$clk2fflogic.cc:86:sample_control_edge$86
    parameter \WIDTH 1
    connect \D \clk
    connect \Q $auto$clk2fflogic.cc:81:sample_control_edge$\clk#sampled$85
  end
  cell $ff $auto$clk2fflogic.cc:86:sample_control_edge$96
    parameter \WIDTH 1
    connect \D \clk
    connect \Q $auto$clk2fflogic.cc:81:sample_control_edge$\clk#sampled$95
  end
  cell $eqx $auto$clk2fflogic.cc:87:sample_control_edge$57
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$clk2fflogic.cc:81:sample_control_edge$\clk#sampled$55 \clk }
    connect \B 2'01
    connect \Y $auto$rtlil.cc:2795:Eqx$58
  end
  cell $eqx $auto$clk2fflogic.cc:87:sample_control_edge$67
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$clk2fflogic.cc:81:sample_control_edge$\clk#sampled$65 \clk }
    connect \B 2'01
    connect \Y $auto$rtlil.cc:2795:Eqx$68
  end
  cell $eqx $auto$clk2fflogic.cc:87:sample_control_edge$77
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$clk2fflogic.cc:81:sample_control_edge$\clk#sampled$75 \clk }
    connect \B 2'01
    connect \Y $auto$rtlil.cc:2795:Eqx$78
  end
  cell $eqx $auto$clk2fflogic.cc:87:sample_control_edge$87
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$clk2fflogic.cc:81:sample_control_edge$\clk#sampled$85 \clk }
    connect \B 2'01
    connect \Y $auto$rtlil.cc:2795:Eqx$88
  end
  cell $eqx $auto$clk2fflogic.cc:87:sample_control_edge$97
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$clk2fflogic.cc:81:sample_control_edge$\clk#sampled$95 \clk }
    connect \B 2'01
    connect \Y $auto$rtlil.cc:2795:Eqx$98
  end
  cell $eq $auto$mutate.cc:631:mutate_ctrl$47
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \mutsel
    connect \B 8'00000001
    connect \Y $auto$rtlil.cc:2793:Eq$48
  end
  cell $mux $auto$mutate.cc:641:mutate_ctrl_mux$49
    parameter \WIDTH 1
    connect \A $auto$mutate.cc:661:mutate_inv$44
    connect \B $auto$rtlil.cc:2739:Not$46
    connect \S $auto$rtlil.cc:2793:Eq$48
    connect \Y $auto$rtlil.cc:2874:Mux$50
  end
  cell $not $auto$mutate.cc:662:mutate_inv$45
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$mutate.cc:661:mutate_inv$44
    connect \Y $auto$rtlil.cc:2739:Not$46
  end
  attribute \src "average_filter.v:102.21-102.42"
  cell $add \data_in_$add_A
    parameter \A_SIGNED 1
    parameter \A_WIDTH 8
    parameter \B_SIGNED 1
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 9
    connect \A \data_in
    connect \B \last_sample
    connect \Y \i_ce_$mux_S_2_B
  end
  attribute \full_case 1
  attribute \src "average_filter.v:55.12-55.16|average_filter.v:55.9-58.26"
  cell $mux \i_ce_$mux_S
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \i_ce
    connect \Y \i_ce_$mux_S_Y
  end
  attribute \src "average_filter.v:86.12-86.16|average_filter.v:86.9-87.34"
  cell $mux \i_ce_$mux_S_1
    parameter \WIDTH 8
    connect \A \last_sample
    connect \B \data_in
    connect \S \i_ce
    connect \Y \i_ce_$mux_S_1_Y
  end
  attribute \src "average_filter.v:101.12-101.16|average_filter.v:101.9-102.43"
  cell $mux \i_ce_$mux_S_2
    parameter \WIDTH 9
    connect \A \sum_ff
    connect \B \i_ce_$mux_S_2_B
    connect \S \i_ce
    connect \Y \i_ce_$mux_S_2_Y
  end
  attribute \full_case 1
  attribute \src "average_filter.v:64.11-64.19|average_filter.v:64.7-71.10"
  cell $mux \o_ce_$dff_Q_D_$mux_Y
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \sum_ce_$mux_S_Y
    connect \S \reset_n
    connect \Y \o_ce_$dff_Q_D
  end
  attribute \full_case 1
  attribute \src "average_filter.v:83.11-83.19|average_filter.v:83.7-88.10"
  cell $mux \reset_n_$mux_S
    parameter \WIDTH 8
    connect \A 8'00000000
    connect \B \i_ce_$mux_S_1_Y
    connect \S \reset_n
    connect \Y { \reset_n_$mux_S_Y [7:4] $auto$mutate.cc:661:mutate_inv$44 \reset_n_$mux_S_Y [2:0] }
  end
  attribute \full_case 1
  attribute \src "average_filter.v:98.11-98.19|average_filter.v:98.7-103.10"
  cell $mux \reset_n_$mux_S_1
    parameter \WIDTH 9
    connect \A 9'000000000
    connect \B \i_ce_$mux_S_2_Y
    connect \S \reset_n
    connect \Y \reset_n_$mux_S_1_Y
  end
  attribute \full_case 1
  attribute \src "average_filter.v:108.11-108.19|average_filter.v:108.7-113.10"
  cell $mux \reset_n_$mux_S_2
    parameter \WIDTH 8
    connect \A 8'00000000
    connect \B \sum_ce_$mux_S_1_Y
    connect \S \reset_n
    connect \Y \reset_n_$mux_S_2_Y
  end
  attribute \full_case 1
  attribute \src "average_filter.v:52.11-52.19|average_filter.v:52.7-59.10"
  cell $mux \sum_ce_$dff_Q_D_$mux_Y
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \i_ce_$mux_S_Y
    connect \S \reset_n
    connect \Y \sum_ce_$dff_Q_D
  end
  attribute \full_case 1
  attribute \src "average_filter.v:67.12-67.18|average_filter.v:67.9-70.24"
  cell $mux \sum_ce_$mux_S
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \sum_ce
    connect \Y \sum_ce_$mux_S_Y
  end
  attribute \src "average_filter.v:111.12-111.18|average_filter.v:111.9-112.35"
  cell $mux \sum_ce_$mux_S_1
    parameter \WIDTH 8
    connect \A \data_out
    connect \B \sum_ff [8:1]
    connect \S \sum_ce
    connect \Y \sum_ce_$mux_S_1_Y
  end
  connect \reset_n_$mux_S_Y [3] $auto$rtlil.cc:2874:Mux$50
  connect \sum_ff $auto$rtlil.cc:2874:Mux$60
  connect \sum_ce $auto$rtlil.cc:2874:Mux$70
  connect \o_ce $auto$rtlil.cc:2874:Mux$80
  connect \last_sample $auto$rtlil.cc:2874:Mux$90
  connect \data_out $auto$rtlil.cc:2874:Mux$100
end
