---
calibre_verifs: true
releaseMacro: 
    dwc_ddrphy_utility_blocks:
    - dwc_ddrphy_decapvddq_1by4x1_ns
    - dwc_ddrphy_decapvddq_1x1_ns
    - dwc_ddrphy_decapvddq_4x1_ns
    - dwc_ddrphy_decapvdd_1by4x1_ns
    - dwc_ddrphy_decapvdd_1x1_ns
    - dwc_ddrphy_decapvdd_4x1_ns
    - dwc_ddrphy_decapvddqhd_1by4x1_ns
    - dwc_ddrphy_decapvddqhd_1x1_ns
    - dwc_ddrphy_decapvddqhd_4x1_ns
    - dwc_ddrphy_decapvddhd_1by4x1_ns
    - dwc_ddrphy_decapvddhd_1x1_ns
    - dwc_ddrphy_decapvddhd_4x1_ns
    - dwc_ddrphy_endcell_ns
    - dwc_ddrphy_clamp_dbyte13_ns
    - dwc_ddrphy_clamp_dbyte12_ns
    - dwc_ddrphy_clamp_dbyte11_ns
    - dwc_ddrphy_clamp_dbyte10_ns
    - dwc_ddrphy_clamp_ac2r_ns
    - dwc_ddrphy_clamp_ac1r_ns
    - dwc_ddrphy_clamp_master_ns
    - dwc_ddrphy_vaaclamp_master_ns
    - dwc_ddrphy_decap_ac2r_ns
    - dwc_ddrphy_decap_ac1r_ns
    - dwc_ddrphy_decap_master_ns
    - dwc_ddrphy_decapvddq_1by4x1_ew
    - dwc_ddrphy_decapvddq_1x1_ew
    - dwc_ddrphy_decapvddq_4x1_ew
    - dwc_ddrphy_decapvdd_1by4x1_ew
    - dwc_ddrphy_decapvdd_1x1_ew
    - dwc_ddrphy_decapvdd_4x1_ew
    - dwc_ddrphy_decapvddqhd_1by4x1_ew
    - dwc_ddrphy_decapvddqhd_1x1_ew
    - dwc_ddrphy_decapvddqhd_4x1_ew
    - dwc_ddrphy_decapvddhd_1by4x1_ew
    - dwc_ddrphy_decapvddhd_1x1_ew
    - dwc_ddrphy_decapvddhd_4x1_ew
    - dwc_ddrphy_endcell_ew
    - dwc_ddrphy_clamp_dbyte13_ew
    - dwc_ddrphy_clamp_dbyte12_ew
    - dwc_ddrphy_clamp_dbyte11_ew
    - dwc_ddrphy_clamp_dbyte10_ew
    - dwc_ddrphy_clamp_ac2r_ew
    - dwc_ddrphy_clamp_ac1r_ew
    - dwc_ddrphy_clamp_master_ew
    - dwc_ddrphy_vaaclamp_master_ew
    - dwc_ddrphy_decap_ac2r_ew
    - dwc_ddrphy_decap_ac1r_ew
    - dwc_ddrphy_decap_master_ew
    dwc_ddrphy_repeater_blocks:
    - dwc_ddrphy_rpt1ch_ns
    - dwc_ddrphy_rpt2ch_ns
    - dwc_ddrphy_rpt1ch_ew
    - dwc_ddrphy_rpt2ch_ew
    dwc_ddrphy_repeater_cells:
    - dwc_ddrphy_rpt1ch_cell_ns
    - dwc_ddrphy_rpt2ch_cell_ns
    - dwc_ddrphy_rpt1ch_cell_ew
    - dwc_ddrphy_rpt2ch_cell_ew
    dwc_ddrphy_utility_cells:
    - dwc_ddrphy_decapvdd2_1by4x1_cell_ns
    - dwc_ddrphy_decapvdd2_1x1_cell_ns
    - dwc_ddrphy_decapvdd2_4x1_cell_ns
    - dwc_ddrphy_decapvdd_1by4x1_cell_ns
    - dwc_ddrphy_decapvdd_1x1_cell_ns
    - dwc_ddrphy_decapvdd_4x1_cell_ns
    - dwc_ddrphy_decapvddhd_1by4x1_cell_ns
    - dwc_ddrphy_decapvddhd_1x1_cell_ns
    - dwc_ddrphy_decapvddhd_4x1_cell_ns
    - dwc_ddrphy_decapvddq_1by4x1_cell_ns
    - dwc_ddrphy_decapvddq_1x1_cell_ns
    - dwc_ddrphy_decapvddq_4x1_cell_ns
    - dwc_ddrphy_decapvddqhd_1by4x1_cell_ns
    - dwc_ddrphy_decapvddqhd_1x1_cell_ns
    - dwc_ddrphy_decapvddqhd_4x1_cell_ns
    - dwc_ddrphy_endcell_cell_ns
    - dwc_ddrphy_decapvdd2_1by4x1_cell_ew
    - dwc_ddrphy_decapvdd2_1x1_cell_ew
    - dwc_ddrphy_decapvdd2_4x1_cell_ew
    - dwc_ddrphy_decapvdd_1by4x1_cell_ew
    - dwc_ddrphy_decapvdd_1x1_cell_ew
    - dwc_ddrphy_decapvdd_4x1_cell_ew
    - dwc_ddrphy_decapvddhd_1by4x1_cell_ew
    - dwc_ddrphy_decapvddhd_1x1_cell_ew
    - dwc_ddrphy_decapvddhd_4x1_cell_ew
    - dwc_ddrphy_decapvddq_1by4x1_cell_ew
    - dwc_ddrphy_decapvddq_1x1_cell_ew
    - dwc_ddrphy_decapvddq_4x1_cell_ew
    - dwc_ddrphy_decapvddqhd_1by4x1_cell_ew
    - dwc_ddrphy_decapvddqhd_1x1_cell_ew
    - dwc_ddrphy_decapvddqhd_4x1_cell_ew
    - dwc_ddrphy_endcell_cell_ew
repeater_name: dwc_ddrphy_repeater_cells dwc_ddrphy_repeater_blocks
releaseDefMacro: 
    - dwc_ddrphy_testbenches/dwc_ddrphydiff_top_ew
    - dwc_ddrphy_testbenches/dwc_ddrphymaster_top_ew
    - dwc_ddrphy_testbenches/dwc_ddrphysec_top_ew
    - dwc_ddrphy_testbenches/dwc_ddrphyse_top_ew
releasePhyvMacro: 
    - dwc_ddrphy_decapvddq_ew
    - dwc_ddrphy_decapvddq_ns
    - dwc_ddrphy_decapvaa
    - dwc_ddrphy_decapvaa_tile
    - dwc_ddrphy_vddqclamp_ns
    - maesdclamp18
    - dwc_ddrphy_vddclamp
    - dwc_ddrphy_decapvaa_vdd2_ew
    - dwc_ddrphy_decapvaa_vdd2_ns
releaseShimMacro: dwc_ddrphy_se_io_ew_overlay
releasePmMailDist: gowan,golnar,mendizza,panne,pagarwal,rinshar,chetana,sg-ddr-ckt-release@synopsys.com
supply_pins_override: 
    dwc_ddrphy_repeater_blocks: G1 G2 MTOP MTOP-1
    dwc_ddrphy_utility_blocks: G1 G2 MTOP MTOP-1
    dwc_ddrphy_lcdl_ew: C4 M4
    dwc_ddrphy_techrevision: C4 M4
cdl_prune_cells: cvcp* cvpp* vflag*
supply_pins: C7 M7
releaseMailDist: 
    gowan,golnar,mendizza,panne,pagarwal,rinshar,chetana,ddr_di@synopsys.com,sg-ddr-ckt-release@synopsys.com
release_gds_cdl: icv
metal_stack: 11M_3Mx_4Cx_2Kx_2Gx_LB
metal_stack_ip: 7M_3Mx_4Cx
layers: M1 M2 M3 C4 C5 C6 C7 OVERLAP
layout_tag: preliminary release
reference_date_time: 14 days ago
rel: 1.00a_pre2
utility_name: dwc_ddrphy_utility_cells dwc_ddrphy_utility_blocks
vcrel: 1.00a
utility_tag_layers: 63:63 60:63
metal_stack_cover: 11M_3Mx_4Cx_2Kx_2Gx_LB
p4_release_root: products/lpddr54/project/d887-lpddr54-gf12lpp18
process: gf12lpp-18

