

================================================================
== Vitis HLS Report for 'TrotterUnit'
================================================================
* Date:           Wed Aug 25 17:50:44 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        QuantumMonteCarloU50
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.342 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       72|       72|  0.240 us|  0.240 us|    8|    8|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 73


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 73
* Pipeline : 1
  Pipeline-0 : II = 8, D = 73, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.45>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%packOfst_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %packOfst"   --->   Operation 74 'read' 'packOfst_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%empty = trunc i8 %packOfst_read"   --->   Operation 75 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%newIndex1 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %packOfst_read, i32 4, i32 7"   --->   Operation 76 'partselect' 'newIndex1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln819 = zext i4 %newIndex1"   --->   Operation 77 'zext' 'zext_ln819' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%trotters_addr = getelementptr i16 %trotters, i64 0, i64 %zext_ln819"   --->   Operation 78 'getelementptr' 'trotters_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [2/2] (0.68ns)   --->   "%trotters_load = load i4 %trotters_addr"   --->   Operation 79 'load' 'trotters_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%trotters1_addr = getelementptr i16 %trotters1, i64 0, i64 %zext_ln819"   --->   Operation 80 'getelementptr' 'trotters1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [2/2] (0.68ns)   --->   "%trotters1_load = load i4 %trotters1_addr"   --->   Operation 81 'load' 'trotters1_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%trotters2_addr = getelementptr i16 %trotters2, i64 0, i64 %zext_ln819"   --->   Operation 82 'getelementptr' 'trotters2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [2/2] (0.68ns)   --->   "%trotters2_load = load i4 %trotters2_addr"   --->   Operation 83 'load' 'trotters2_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%trotters3_addr = getelementptr i16 %trotters3, i64 0, i64 %zext_ln819"   --->   Operation 84 'getelementptr' 'trotters3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [2/2] (0.68ns)   --->   "%trotters3_load = load i4 %trotters3_addr"   --->   Operation 85 'load' 'trotters3_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%trotters4_addr = getelementptr i16 %trotters4, i64 0, i64 %zext_ln819"   --->   Operation 86 'getelementptr' 'trotters4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [2/2] (0.68ns)   --->   "%trotters4_load = load i4 %trotters4_addr"   --->   Operation 87 'load' 'trotters4_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%trotters5_addr = getelementptr i16 %trotters5, i64 0, i64 %zext_ln819"   --->   Operation 88 'getelementptr' 'trotters5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [2/2] (0.68ns)   --->   "%trotters5_load = load i4 %trotters5_addr"   --->   Operation 89 'load' 'trotters5_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%trotters6_addr = getelementptr i16 %trotters6, i64 0, i64 %zext_ln819"   --->   Operation 90 'getelementptr' 'trotters6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [2/2] (0.68ns)   --->   "%trotters6_load = load i4 %trotters6_addr"   --->   Operation 91 'load' 'trotters6_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%trotters7_addr = getelementptr i16 %trotters7, i64 0, i64 %zext_ln819"   --->   Operation 92 'getelementptr' 'trotters7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [2/2] (0.68ns)   --->   "%trotters7_load = load i4 %trotters7_addr"   --->   Operation 93 'load' 'trotters7_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%trotters8_addr = getelementptr i16 %trotters8, i64 0, i64 %zext_ln819"   --->   Operation 94 'getelementptr' 'trotters8_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [2/2] (0.68ns)   --->   "%trotters8_load = load i4 %trotters8_addr"   --->   Operation 95 'load' 'trotters8_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%trotters9_addr = getelementptr i16 %trotters9, i64 0, i64 %zext_ln819"   --->   Operation 96 'getelementptr' 'trotters9_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [2/2] (0.68ns)   --->   "%trotters9_load = load i4 %trotters9_addr"   --->   Operation 97 'load' 'trotters9_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%trotters10_addr = getelementptr i16 %trotters10, i64 0, i64 %zext_ln819"   --->   Operation 98 'getelementptr' 'trotters10_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [2/2] (0.68ns)   --->   "%trotters10_load = load i4 %trotters10_addr"   --->   Operation 99 'load' 'trotters10_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%trotters11_addr = getelementptr i16 %trotters11, i64 0, i64 %zext_ln819"   --->   Operation 100 'getelementptr' 'trotters11_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [2/2] (0.68ns)   --->   "%trotters11_load = load i4 %trotters11_addr"   --->   Operation 101 'load' 'trotters11_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%trotters12_addr = getelementptr i16 %trotters12, i64 0, i64 %zext_ln819"   --->   Operation 102 'getelementptr' 'trotters12_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [2/2] (0.68ns)   --->   "%trotters12_load = load i4 %trotters12_addr"   --->   Operation 103 'load' 'trotters12_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%trotters13_addr = getelementptr i16 %trotters13, i64 0, i64 %zext_ln819"   --->   Operation 104 'getelementptr' 'trotters13_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [2/2] (0.68ns)   --->   "%trotters13_load = load i4 %trotters13_addr"   --->   Operation 105 'load' 'trotters13_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%trotters14_addr = getelementptr i16 %trotters14, i64 0, i64 %zext_ln819"   --->   Operation 106 'getelementptr' 'trotters14_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [2/2] (0.68ns)   --->   "%trotters14_load = load i4 %trotters14_addr"   --->   Operation 107 'load' 'trotters14_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%trotters15_addr = getelementptr i16 %trotters15, i64 0, i64 %zext_ln819"   --->   Operation 108 'getelementptr' 'trotters15_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [2/2] (0.68ns)   --->   "%trotters15_load = load i4 %trotters15_addr"   --->   Operation 109 'load' 'trotters15_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%JcoupLocal_addr = getelementptr i512 %JcoupLocal, i64 0, i64 %zext_ln819" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:85]   --->   Operation 110 'getelementptr' 'JcoupLocal_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [2/2] (0.74ns)   --->   "%JcoupLocal_load = load i4 %JcoupLocal_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:85]   --->   Operation 111 'load' 'JcoupLocal_load' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%JcoupLocal16_addr = getelementptr i512 %JcoupLocal16, i64 0, i64 %zext_ln819" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:85]   --->   Operation 112 'getelementptr' 'JcoupLocal16_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [2/2] (0.74ns)   --->   "%JcoupLocal16_load = load i4 %JcoupLocal16_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:85]   --->   Operation 113 'load' 'JcoupLocal16_load' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%JcoupLocal17_addr = getelementptr i512 %JcoupLocal17, i64 0, i64 %zext_ln819" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:85]   --->   Operation 114 'getelementptr' 'JcoupLocal17_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [2/2] (0.74ns)   --->   "%JcoupLocal17_load = load i4 %JcoupLocal17_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:85]   --->   Operation 115 'load' 'JcoupLocal17_load' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%JcoupLocal18_addr = getelementptr i512 %JcoupLocal18, i64 0, i64 %zext_ln819" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:85]   --->   Operation 116 'getelementptr' 'JcoupLocal18_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [2/2] (0.74ns)   --->   "%JcoupLocal18_load = load i4 %JcoupLocal18_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:85]   --->   Operation 117 'load' 'JcoupLocal18_load' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%JcoupLocal19_addr = getelementptr i512 %JcoupLocal19, i64 0, i64 %zext_ln819" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:85]   --->   Operation 118 'getelementptr' 'JcoupLocal19_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [2/2] (0.74ns)   --->   "%JcoupLocal19_load = load i4 %JcoupLocal19_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:85]   --->   Operation 119 'load' 'JcoupLocal19_load' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%JcoupLocal20_addr = getelementptr i512 %JcoupLocal20, i64 0, i64 %zext_ln819" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:85]   --->   Operation 120 'getelementptr' 'JcoupLocal20_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [2/2] (0.74ns)   --->   "%JcoupLocal20_load = load i4 %JcoupLocal20_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:85]   --->   Operation 121 'load' 'JcoupLocal20_load' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%JcoupLocal21_addr = getelementptr i512 %JcoupLocal21, i64 0, i64 %zext_ln819" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:85]   --->   Operation 122 'getelementptr' 'JcoupLocal21_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [2/2] (0.74ns)   --->   "%JcoupLocal21_load = load i4 %JcoupLocal21_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:85]   --->   Operation 123 'load' 'JcoupLocal21_load' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%JcoupLocal22_addr = getelementptr i512 %JcoupLocal22, i64 0, i64 %zext_ln819" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:85]   --->   Operation 124 'getelementptr' 'JcoupLocal22_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [2/2] (0.74ns)   --->   "%JcoupLocal22_load = load i4 %JcoupLocal22_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:85]   --->   Operation 125 'load' 'JcoupLocal22_load' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%JcoupLocal23_addr = getelementptr i512 %JcoupLocal23, i64 0, i64 %zext_ln819" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:85]   --->   Operation 126 'getelementptr' 'JcoupLocal23_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [2/2] (0.74ns)   --->   "%JcoupLocal23_load = load i4 %JcoupLocal23_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:85]   --->   Operation 127 'load' 'JcoupLocal23_load' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%JcoupLocal24_addr = getelementptr i512 %JcoupLocal24, i64 0, i64 %zext_ln819" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:85]   --->   Operation 128 'getelementptr' 'JcoupLocal24_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [2/2] (0.74ns)   --->   "%JcoupLocal24_load = load i4 %JcoupLocal24_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:85]   --->   Operation 129 'load' 'JcoupLocal24_load' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%JcoupLocal25_addr = getelementptr i512 %JcoupLocal25, i64 0, i64 %zext_ln819" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:85]   --->   Operation 130 'getelementptr' 'JcoupLocal25_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [2/2] (0.74ns)   --->   "%JcoupLocal25_load = load i4 %JcoupLocal25_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:85]   --->   Operation 131 'load' 'JcoupLocal25_load' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%JcoupLocal26_addr = getelementptr i512 %JcoupLocal26, i64 0, i64 %zext_ln819" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:85]   --->   Operation 132 'getelementptr' 'JcoupLocal26_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [2/2] (0.74ns)   --->   "%JcoupLocal26_load = load i4 %JcoupLocal26_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:85]   --->   Operation 133 'load' 'JcoupLocal26_load' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%JcoupLocal27_addr = getelementptr i512 %JcoupLocal27, i64 0, i64 %zext_ln819" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:85]   --->   Operation 134 'getelementptr' 'JcoupLocal27_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [2/2] (0.74ns)   --->   "%JcoupLocal27_load = load i4 %JcoupLocal27_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:85]   --->   Operation 135 'load' 'JcoupLocal27_load' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%JcoupLocal28_addr = getelementptr i512 %JcoupLocal28, i64 0, i64 %zext_ln819" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:85]   --->   Operation 136 'getelementptr' 'JcoupLocal28_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [2/2] (0.74ns)   --->   "%JcoupLocal28_load = load i4 %JcoupLocal28_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:85]   --->   Operation 137 'load' 'JcoupLocal28_load' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%JcoupLocal29_addr = getelementptr i512 %JcoupLocal29, i64 0, i64 %zext_ln819" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:85]   --->   Operation 138 'getelementptr' 'JcoupLocal29_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [2/2] (0.74ns)   --->   "%JcoupLocal29_load = load i4 %JcoupLocal29_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:85]   --->   Operation 139 'load' 'JcoupLocal29_load' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%JcoupLocal30_addr = getelementptr i512 %JcoupLocal30, i64 0, i64 %zext_ln819" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:85]   --->   Operation 140 'getelementptr' 'JcoupLocal30_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [2/2] (0.74ns)   --->   "%JcoupLocal30_load = load i4 %JcoupLocal30_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:85]   --->   Operation 141 'load' 'JcoupLocal30_load' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_1 : Operation 142 [1/1] (0.70ns)   --->   "%add4_1 = add i8 %packOfst_read, i8 1"   --->   Operation 142 'add' 'add4_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%newIndex2 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %add4_1, i32 4, i32 7"   --->   Operation 143 'partselect' 'newIndex2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln819_2 = zext i4 %newIndex2"   --->   Operation 144 'zext' 'zext_ln819_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%trotters_addr_1 = getelementptr i16 %trotters, i64 0, i64 %zext_ln819_2"   --->   Operation 145 'getelementptr' 'trotters_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [2/2] (0.68ns)   --->   "%trotters_load_1 = load i4 %trotters_addr_1"   --->   Operation 146 'load' 'trotters_load_1' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%trotters1_addr_1 = getelementptr i16 %trotters1, i64 0, i64 %zext_ln819_2"   --->   Operation 147 'getelementptr' 'trotters1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [2/2] (0.68ns)   --->   "%trotters1_load_1 = load i4 %trotters1_addr_1"   --->   Operation 148 'load' 'trotters1_load_1' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%trotters2_addr_1 = getelementptr i16 %trotters2, i64 0, i64 %zext_ln819_2"   --->   Operation 149 'getelementptr' 'trotters2_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [2/2] (0.68ns)   --->   "%trotters2_load_1 = load i4 %trotters2_addr_1"   --->   Operation 150 'load' 'trotters2_load_1' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%trotters3_addr_1 = getelementptr i16 %trotters3, i64 0, i64 %zext_ln819_2"   --->   Operation 151 'getelementptr' 'trotters3_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [2/2] (0.68ns)   --->   "%trotters3_load_1 = load i4 %trotters3_addr_1"   --->   Operation 152 'load' 'trotters3_load_1' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%trotters4_addr_1 = getelementptr i16 %trotters4, i64 0, i64 %zext_ln819_2"   --->   Operation 153 'getelementptr' 'trotters4_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [2/2] (0.68ns)   --->   "%trotters4_load_1 = load i4 %trotters4_addr_1"   --->   Operation 154 'load' 'trotters4_load_1' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%trotters5_addr_1 = getelementptr i16 %trotters5, i64 0, i64 %zext_ln819_2"   --->   Operation 155 'getelementptr' 'trotters5_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [2/2] (0.68ns)   --->   "%trotters5_load_1 = load i4 %trotters5_addr_1"   --->   Operation 156 'load' 'trotters5_load_1' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%trotters6_addr_1 = getelementptr i16 %trotters6, i64 0, i64 %zext_ln819_2"   --->   Operation 157 'getelementptr' 'trotters6_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [2/2] (0.68ns)   --->   "%trotters6_load_1 = load i4 %trotters6_addr_1"   --->   Operation 158 'load' 'trotters6_load_1' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%trotters7_addr_1 = getelementptr i16 %trotters7, i64 0, i64 %zext_ln819_2"   --->   Operation 159 'getelementptr' 'trotters7_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [2/2] (0.68ns)   --->   "%trotters7_load_1 = load i4 %trotters7_addr_1"   --->   Operation 160 'load' 'trotters7_load_1' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%trotters8_addr_1 = getelementptr i16 %trotters8, i64 0, i64 %zext_ln819_2"   --->   Operation 161 'getelementptr' 'trotters8_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [2/2] (0.68ns)   --->   "%trotters8_load_1 = load i4 %trotters8_addr_1"   --->   Operation 162 'load' 'trotters8_load_1' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%trotters9_addr_1 = getelementptr i16 %trotters9, i64 0, i64 %zext_ln819_2"   --->   Operation 163 'getelementptr' 'trotters9_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [2/2] (0.68ns)   --->   "%trotters9_load_1 = load i4 %trotters9_addr_1"   --->   Operation 164 'load' 'trotters9_load_1' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%trotters10_addr_1 = getelementptr i16 %trotters10, i64 0, i64 %zext_ln819_2"   --->   Operation 165 'getelementptr' 'trotters10_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [2/2] (0.68ns)   --->   "%trotters10_load_1 = load i4 %trotters10_addr_1"   --->   Operation 166 'load' 'trotters10_load_1' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%trotters11_addr_1 = getelementptr i16 %trotters11, i64 0, i64 %zext_ln819_2"   --->   Operation 167 'getelementptr' 'trotters11_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [2/2] (0.68ns)   --->   "%trotters11_load_1 = load i4 %trotters11_addr_1"   --->   Operation 168 'load' 'trotters11_load_1' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%trotters12_addr_1 = getelementptr i16 %trotters12, i64 0, i64 %zext_ln819_2"   --->   Operation 169 'getelementptr' 'trotters12_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [2/2] (0.68ns)   --->   "%trotters12_load_1 = load i4 %trotters12_addr_1"   --->   Operation 170 'load' 'trotters12_load_1' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%trotters13_addr_1 = getelementptr i16 %trotters13, i64 0, i64 %zext_ln819_2"   --->   Operation 171 'getelementptr' 'trotters13_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [2/2] (0.68ns)   --->   "%trotters13_load_1 = load i4 %trotters13_addr_1"   --->   Operation 172 'load' 'trotters13_load_1' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%trotters14_addr_1 = getelementptr i16 %trotters14, i64 0, i64 %zext_ln819_2"   --->   Operation 173 'getelementptr' 'trotters14_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [2/2] (0.68ns)   --->   "%trotters14_load_1 = load i4 %trotters14_addr_1"   --->   Operation 174 'load' 'trotters14_load_1' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%trotters15_addr_1 = getelementptr i16 %trotters15, i64 0, i64 %zext_ln819_2"   --->   Operation 175 'getelementptr' 'trotters15_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [2/2] (0.68ns)   --->   "%trotters15_load_1 = load i4 %trotters15_addr_1"   --->   Operation 176 'load' 'trotters15_load_1' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%JcoupLocal_addr_1 = getelementptr i512 %JcoupLocal, i64 0, i64 %zext_ln819_2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 177 'getelementptr' 'JcoupLocal_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [2/2] (0.74ns)   --->   "%JcoupLocal_load_1 = load i4 %JcoupLocal_addr_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 178 'load' 'JcoupLocal_load_1' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%JcoupLocal16_addr_1 = getelementptr i512 %JcoupLocal16, i64 0, i64 %zext_ln819_2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 179 'getelementptr' 'JcoupLocal16_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [2/2] (0.74ns)   --->   "%JcoupLocal16_load_1 = load i4 %JcoupLocal16_addr_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 180 'load' 'JcoupLocal16_load_1' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%JcoupLocal17_addr_1 = getelementptr i512 %JcoupLocal17, i64 0, i64 %zext_ln819_2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 181 'getelementptr' 'JcoupLocal17_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [2/2] (0.74ns)   --->   "%JcoupLocal17_load_1 = load i4 %JcoupLocal17_addr_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 182 'load' 'JcoupLocal17_load_1' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%JcoupLocal18_addr_1 = getelementptr i512 %JcoupLocal18, i64 0, i64 %zext_ln819_2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 183 'getelementptr' 'JcoupLocal18_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [2/2] (0.74ns)   --->   "%JcoupLocal18_load_1 = load i4 %JcoupLocal18_addr_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 184 'load' 'JcoupLocal18_load_1' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%JcoupLocal19_addr_1 = getelementptr i512 %JcoupLocal19, i64 0, i64 %zext_ln819_2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 185 'getelementptr' 'JcoupLocal19_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [2/2] (0.74ns)   --->   "%JcoupLocal19_load_1 = load i4 %JcoupLocal19_addr_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 186 'load' 'JcoupLocal19_load_1' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%JcoupLocal20_addr_1 = getelementptr i512 %JcoupLocal20, i64 0, i64 %zext_ln819_2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 187 'getelementptr' 'JcoupLocal20_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [2/2] (0.74ns)   --->   "%JcoupLocal20_load_1 = load i4 %JcoupLocal20_addr_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 188 'load' 'JcoupLocal20_load_1' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%JcoupLocal21_addr_1 = getelementptr i512 %JcoupLocal21, i64 0, i64 %zext_ln819_2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 189 'getelementptr' 'JcoupLocal21_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [2/2] (0.74ns)   --->   "%JcoupLocal21_load_1 = load i4 %JcoupLocal21_addr_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 190 'load' 'JcoupLocal21_load_1' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%JcoupLocal22_addr_1 = getelementptr i512 %JcoupLocal22, i64 0, i64 %zext_ln819_2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 191 'getelementptr' 'JcoupLocal22_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [2/2] (0.74ns)   --->   "%JcoupLocal22_load_1 = load i4 %JcoupLocal22_addr_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 192 'load' 'JcoupLocal22_load_1' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%JcoupLocal23_addr_1 = getelementptr i512 %JcoupLocal23, i64 0, i64 %zext_ln819_2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 193 'getelementptr' 'JcoupLocal23_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [2/2] (0.74ns)   --->   "%JcoupLocal23_load_1 = load i4 %JcoupLocal23_addr_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 194 'load' 'JcoupLocal23_load_1' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%JcoupLocal24_addr_1 = getelementptr i512 %JcoupLocal24, i64 0, i64 %zext_ln819_2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 195 'getelementptr' 'JcoupLocal24_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [2/2] (0.74ns)   --->   "%JcoupLocal24_load_1 = load i4 %JcoupLocal24_addr_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 196 'load' 'JcoupLocal24_load_1' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%JcoupLocal25_addr_1 = getelementptr i512 %JcoupLocal25, i64 0, i64 %zext_ln819_2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 197 'getelementptr' 'JcoupLocal25_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [2/2] (0.74ns)   --->   "%JcoupLocal25_load_1 = load i4 %JcoupLocal25_addr_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 198 'load' 'JcoupLocal25_load_1' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%JcoupLocal26_addr_1 = getelementptr i512 %JcoupLocal26, i64 0, i64 %zext_ln819_2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 199 'getelementptr' 'JcoupLocal26_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [2/2] (0.74ns)   --->   "%JcoupLocal26_load_1 = load i4 %JcoupLocal26_addr_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 200 'load' 'JcoupLocal26_load_1' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%JcoupLocal27_addr_1 = getelementptr i512 %JcoupLocal27, i64 0, i64 %zext_ln819_2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 201 'getelementptr' 'JcoupLocal27_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [2/2] (0.74ns)   --->   "%JcoupLocal27_load_1 = load i4 %JcoupLocal27_addr_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 202 'load' 'JcoupLocal27_load_1' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%JcoupLocal28_addr_1 = getelementptr i512 %JcoupLocal28, i64 0, i64 %zext_ln819_2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 203 'getelementptr' 'JcoupLocal28_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [2/2] (0.74ns)   --->   "%JcoupLocal28_load_1 = load i4 %JcoupLocal28_addr_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 204 'load' 'JcoupLocal28_load_1' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%JcoupLocal29_addr_1 = getelementptr i512 %JcoupLocal29, i64 0, i64 %zext_ln819_2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 205 'getelementptr' 'JcoupLocal29_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [2/2] (0.74ns)   --->   "%JcoupLocal29_load_1 = load i4 %JcoupLocal29_addr_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 206 'load' 'JcoupLocal29_load_1' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%JcoupLocal30_addr_1 = getelementptr i512 %JcoupLocal30, i64 0, i64 %zext_ln819_2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 207 'getelementptr' 'JcoupLocal30_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [2/2] (0.74ns)   --->   "%JcoupLocal30_load_1 = load i4 %JcoupLocal30_addr_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 208 'load' 'JcoupLocal30_load_1' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>

State 2 <SV = 1> <Delay = 1.46>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%arrayNo333 = zext i4 %empty"   --->   Operation 209 'zext' 'arrayNo333' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 210 [1/2] (0.68ns)   --->   "%trotters_load = load i4 %trotters_addr"   --->   Operation 210 'load' 'trotters_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 211 [1/2] (0.68ns)   --->   "%trotters1_load = load i4 %trotters1_addr"   --->   Operation 211 'load' 'trotters1_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 212 [1/2] (0.68ns)   --->   "%trotters2_load = load i4 %trotters2_addr"   --->   Operation 212 'load' 'trotters2_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 213 [1/2] (0.68ns)   --->   "%trotters3_load = load i4 %trotters3_addr"   --->   Operation 213 'load' 'trotters3_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 214 [1/2] (0.68ns)   --->   "%trotters4_load = load i4 %trotters4_addr"   --->   Operation 214 'load' 'trotters4_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 215 [1/2] (0.68ns)   --->   "%trotters5_load = load i4 %trotters5_addr"   --->   Operation 215 'load' 'trotters5_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 216 [1/2] (0.68ns)   --->   "%trotters6_load = load i4 %trotters6_addr"   --->   Operation 216 'load' 'trotters6_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 217 [1/2] (0.68ns)   --->   "%trotters7_load = load i4 %trotters7_addr"   --->   Operation 217 'load' 'trotters7_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 218 [1/2] (0.68ns)   --->   "%trotters8_load = load i4 %trotters8_addr"   --->   Operation 218 'load' 'trotters8_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 219 [1/2] (0.68ns)   --->   "%trotters9_load = load i4 %trotters9_addr"   --->   Operation 219 'load' 'trotters9_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 220 [1/2] (0.68ns)   --->   "%trotters10_load = load i4 %trotters10_addr"   --->   Operation 220 'load' 'trotters10_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 221 [1/2] (0.68ns)   --->   "%trotters11_load = load i4 %trotters11_addr"   --->   Operation 221 'load' 'trotters11_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 222 [1/2] (0.68ns)   --->   "%trotters12_load = load i4 %trotters12_addr"   --->   Operation 222 'load' 'trotters12_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 223 [1/2] (0.68ns)   --->   "%trotters13_load = load i4 %trotters13_addr"   --->   Operation 223 'load' 'trotters13_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 224 [1/2] (0.68ns)   --->   "%trotters14_load = load i4 %trotters14_addr"   --->   Operation 224 'load' 'trotters14_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 225 [1/2] (0.68ns)   --->   "%trotters15_load = load i4 %trotters15_addr"   --->   Operation 225 'load' 'trotters15_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 226 [1/1] (0.49ns)   --->   "%p_Val2_s = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i64, i16 %trotters_load, i16 %trotters1_load, i16 %trotters2_load, i16 %trotters3_load, i16 %trotters4_load, i16 %trotters5_load, i16 %trotters6_load, i16 %trotters7_load, i16 %trotters8_load, i16 %trotters9_load, i16 %trotters10_load, i16 %trotters11_load, i16 %trotters12_load, i16 %trotters13_load, i16 %trotters14_load, i16 %trotters15_load, i64 %arrayNo333"   --->   Operation 226 'mux' 'p_Val2_s' <Predicate = true> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_1)   --->   "%p_Result_s = trunc i16 %p_Val2_s"   --->   Operation 227 'trunc' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 228 [1/2] (0.74ns)   --->   "%JcoupLocal_load = load i4 %JcoupLocal_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:85]   --->   Operation 228 'load' 'JcoupLocal_load' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_2 : Operation 229 [1/2] (0.74ns)   --->   "%JcoupLocal16_load = load i4 %JcoupLocal16_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:85]   --->   Operation 229 'load' 'JcoupLocal16_load' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_2 : Operation 230 [1/2] (0.74ns)   --->   "%JcoupLocal17_load = load i4 %JcoupLocal17_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:85]   --->   Operation 230 'load' 'JcoupLocal17_load' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_2 : Operation 231 [1/2] (0.74ns)   --->   "%JcoupLocal18_load = load i4 %JcoupLocal18_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:85]   --->   Operation 231 'load' 'JcoupLocal18_load' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_2 : Operation 232 [1/2] (0.74ns)   --->   "%JcoupLocal19_load = load i4 %JcoupLocal19_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:85]   --->   Operation 232 'load' 'JcoupLocal19_load' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_2 : Operation 233 [1/2] (0.74ns)   --->   "%JcoupLocal20_load = load i4 %JcoupLocal20_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:85]   --->   Operation 233 'load' 'JcoupLocal20_load' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_2 : Operation 234 [1/2] (0.74ns)   --->   "%JcoupLocal21_load = load i4 %JcoupLocal21_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:85]   --->   Operation 234 'load' 'JcoupLocal21_load' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_2 : Operation 235 [1/2] (0.74ns)   --->   "%JcoupLocal22_load = load i4 %JcoupLocal22_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:85]   --->   Operation 235 'load' 'JcoupLocal22_load' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_2 : Operation 236 [1/2] (0.74ns)   --->   "%JcoupLocal23_load = load i4 %JcoupLocal23_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:85]   --->   Operation 236 'load' 'JcoupLocal23_load' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_2 : Operation 237 [1/2] (0.74ns)   --->   "%JcoupLocal24_load = load i4 %JcoupLocal24_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:85]   --->   Operation 237 'load' 'JcoupLocal24_load' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_2 : Operation 238 [1/2] (0.74ns)   --->   "%JcoupLocal25_load = load i4 %JcoupLocal25_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:85]   --->   Operation 238 'load' 'JcoupLocal25_load' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_2 : Operation 239 [1/2] (0.74ns)   --->   "%JcoupLocal26_load = load i4 %JcoupLocal26_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:85]   --->   Operation 239 'load' 'JcoupLocal26_load' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_2 : Operation 240 [1/2] (0.74ns)   --->   "%JcoupLocal27_load = load i4 %JcoupLocal27_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:85]   --->   Operation 240 'load' 'JcoupLocal27_load' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_2 : Operation 241 [1/2] (0.74ns)   --->   "%JcoupLocal28_load = load i4 %JcoupLocal28_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:85]   --->   Operation 241 'load' 'JcoupLocal28_load' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_2 : Operation 242 [1/2] (0.74ns)   --->   "%JcoupLocal29_load = load i4 %JcoupLocal29_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:85]   --->   Operation 242 'load' 'JcoupLocal29_load' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_2 : Operation 243 [1/2] (0.74ns)   --->   "%JcoupLocal30_load = load i4 %JcoupLocal30_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:85]   --->   Operation 243 'load' 'JcoupLocal30_load' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_2 : Operation 244 [1/1] (0.49ns)   --->   "%tmp = mux i512 @_ssdm_op_Mux.ap_auto.16i512.i64, i512 %JcoupLocal_load, i512 %JcoupLocal16_load, i512 %JcoupLocal17_load, i512 %JcoupLocal18_load, i512 %JcoupLocal19_load, i512 %JcoupLocal20_load, i512 %JcoupLocal21_load, i512 %JcoupLocal22_load, i512 %JcoupLocal23_load, i512 %JcoupLocal24_load, i512 %JcoupLocal25_load, i512 %JcoupLocal26_load, i512 %JcoupLocal27_load, i512 %JcoupLocal28_load, i512 %JcoupLocal29_load, i512 %JcoupLocal30_load, i64 %arrayNo333" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:85]   --->   Operation 244 'mux' 'tmp' <Predicate = true> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%trunc_ln85 = trunc i512 %tmp" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:85]   --->   Operation 245 'trunc' 'trunc_ln85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_1)   --->   "%xor_ln83 = xor i32 %trunc_ln85, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 246 'xor' 'xor_ln83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 247 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_1 = select i1 %p_Result_s, i32 %trunc_ln85, i32 %xor_ln83" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 247 'select' 'select_ln79_1' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node select_ln79)   --->   "%p_Result_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_s, i32 1"   --->   Operation 248 'bitselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp, i32 32, i32 63" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 249 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node select_ln79)   --->   "%xor_ln83_1 = xor i32 %trunc_ln3, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 250 'xor' 'xor_ln83_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 251 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79 = select i1 %p_Result_2, i32 %trunc_ln3, i32 %xor_ln83_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 251 'select' 'select_ln79' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_2)   --->   "%p_Result_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_s, i32 2"   --->   Operation 252 'bitselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%trunc_ln83_1 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp, i32 64, i32 95" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 253 'partselect' 'trunc_ln83_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_2)   --->   "%xor_ln83_2 = xor i32 %trunc_ln83_1, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 254 'xor' 'xor_ln83_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 255 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_2 = select i1 %p_Result_3, i32 %trunc_ln83_1, i32 %xor_ln83_2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 255 'select' 'select_ln79_2' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_3)   --->   "%p_Result_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_s, i32 3"   --->   Operation 256 'bitselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 257 [1/1] (0.00ns)   --->   "%trunc_ln83_2 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp, i32 96, i32 127" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 257 'partselect' 'trunc_ln83_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_3)   --->   "%xor_ln83_3 = xor i32 %trunc_ln83_2, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 258 'xor' 'xor_ln83_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 259 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_3 = select i1 %p_Result_4, i32 %trunc_ln83_2, i32 %xor_ln83_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 259 'select' 'select_ln79_3' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_4)   --->   "%p_Result_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_s, i32 4"   --->   Operation 260 'bitselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 261 [1/1] (0.00ns)   --->   "%trunc_ln83_3 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp, i32 128, i32 159" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 261 'partselect' 'trunc_ln83_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_4)   --->   "%xor_ln83_4 = xor i32 %trunc_ln83_3, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 262 'xor' 'xor_ln83_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 263 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_4 = select i1 %p_Result_5, i32 %trunc_ln83_3, i32 %xor_ln83_4" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 263 'select' 'select_ln79_4' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_5)   --->   "%p_Result_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_s, i32 5"   --->   Operation 264 'bitselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 265 [1/1] (0.00ns)   --->   "%trunc_ln83_4 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp, i32 160, i32 191" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 265 'partselect' 'trunc_ln83_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_5)   --->   "%xor_ln83_5 = xor i32 %trunc_ln83_4, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 266 'xor' 'xor_ln83_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 267 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_5 = select i1 %p_Result_6, i32 %trunc_ln83_4, i32 %xor_ln83_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 267 'select' 'select_ln79_5' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_6)   --->   "%p_Result_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_s, i32 6"   --->   Operation 268 'bitselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 269 [1/1] (0.00ns)   --->   "%trunc_ln83_5 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp, i32 192, i32 223" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 269 'partselect' 'trunc_ln83_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_6)   --->   "%xor_ln83_6 = xor i32 %trunc_ln83_5, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 270 'xor' 'xor_ln83_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 271 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_6 = select i1 %p_Result_7, i32 %trunc_ln83_5, i32 %xor_ln83_6" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 271 'select' 'select_ln79_6' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_7)   --->   "%p_Result_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_s, i32 7"   --->   Operation 272 'bitselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 273 [1/1] (0.00ns)   --->   "%trunc_ln83_6 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp, i32 224, i32 255" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 273 'partselect' 'trunc_ln83_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_7)   --->   "%xor_ln83_7 = xor i32 %trunc_ln83_6, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 274 'xor' 'xor_ln83_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 275 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_7 = select i1 %p_Result_8, i32 %trunc_ln83_6, i32 %xor_ln83_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 275 'select' 'select_ln79_7' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_8)   --->   "%p_Result_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_s, i32 8"   --->   Operation 276 'bitselect' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 277 [1/1] (0.00ns)   --->   "%trunc_ln83_7 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp, i32 256, i32 287" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 277 'partselect' 'trunc_ln83_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_8)   --->   "%xor_ln83_8 = xor i32 %trunc_ln83_7, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 278 'xor' 'xor_ln83_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 279 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_8 = select i1 %p_Result_9, i32 %trunc_ln83_7, i32 %xor_ln83_8" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 279 'select' 'select_ln79_8' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_9)   --->   "%p_Result_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_s, i32 9"   --->   Operation 280 'bitselect' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 281 [1/1] (0.00ns)   --->   "%trunc_ln83_8 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp, i32 288, i32 319" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 281 'partselect' 'trunc_ln83_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_9)   --->   "%xor_ln83_9 = xor i32 %trunc_ln83_8, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 282 'xor' 'xor_ln83_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 283 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_9 = select i1 %p_Result_10, i32 %trunc_ln83_8, i32 %xor_ln83_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 283 'select' 'select_ln79_9' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_10)   --->   "%p_Result_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_s, i32 10"   --->   Operation 284 'bitselect' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 285 [1/1] (0.00ns)   --->   "%trunc_ln83_9 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp, i32 320, i32 351" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 285 'partselect' 'trunc_ln83_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_10)   --->   "%xor_ln83_10 = xor i32 %trunc_ln83_9, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 286 'xor' 'xor_ln83_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 287 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_10 = select i1 %p_Result_11, i32 %trunc_ln83_9, i32 %xor_ln83_10" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 287 'select' 'select_ln79_10' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_11)   --->   "%p_Result_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_s, i32 11"   --->   Operation 288 'bitselect' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 289 [1/1] (0.00ns)   --->   "%trunc_ln83_s = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp, i32 352, i32 383" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 289 'partselect' 'trunc_ln83_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_11)   --->   "%xor_ln83_11 = xor i32 %trunc_ln83_s, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 290 'xor' 'xor_ln83_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 291 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_11 = select i1 %p_Result_12, i32 %trunc_ln83_s, i32 %xor_ln83_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 291 'select' 'select_ln79_11' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_12)   --->   "%p_Result_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_s, i32 12"   --->   Operation 292 'bitselect' 'p_Result_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 293 [1/1] (0.00ns)   --->   "%trunc_ln83_10 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp, i32 384, i32 415" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 293 'partselect' 'trunc_ln83_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_12)   --->   "%xor_ln83_12 = xor i32 %trunc_ln83_10, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 294 'xor' 'xor_ln83_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 295 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_12 = select i1 %p_Result_13, i32 %trunc_ln83_10, i32 %xor_ln83_12" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 295 'select' 'select_ln79_12' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_13)   --->   "%p_Result_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_s, i32 13"   --->   Operation 296 'bitselect' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 297 [1/1] (0.00ns)   --->   "%trunc_ln83_11 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp, i32 416, i32 447" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 297 'partselect' 'trunc_ln83_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_13)   --->   "%xor_ln83_13 = xor i32 %trunc_ln83_11, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 298 'xor' 'xor_ln83_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 299 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_13 = select i1 %p_Result_14, i32 %trunc_ln83_11, i32 %xor_ln83_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 299 'select' 'select_ln79_13' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_14)   --->   "%p_Result_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_s, i32 14"   --->   Operation 300 'bitselect' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 301 [1/1] (0.00ns)   --->   "%trunc_ln83_12 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp, i32 448, i32 479" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 301 'partselect' 'trunc_ln83_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_14)   --->   "%xor_ln83_14 = xor i32 %trunc_ln83_12, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 302 'xor' 'xor_ln83_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 303 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_14 = select i1 %p_Result_15, i32 %trunc_ln83_12, i32 %xor_ln83_14" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 303 'select' 'select_ln79_14' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_15)   --->   "%p_Result_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_s, i32 15"   --->   Operation 304 'bitselect' 'p_Result_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 305 [1/1] (0.00ns)   --->   "%trunc_ln83_13 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp, i32 480, i32 511" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 305 'partselect' 'trunc_ln83_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_15)   --->   "%xor_ln83_15 = xor i32 %trunc_ln83_13, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 306 'xor' 'xor_ln83_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 307 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_15 = select i1 %p_Result_16, i32 %trunc_ln83_13, i32 %xor_ln83_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 307 'select' 'select_ln79_15' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 308 [1/1] (0.70ns)   --->   "%arrayNo_trunc313 = add i4 %empty, i4 1"   --->   Operation 308 'add' 'arrayNo_trunc313' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 309 [1/1] (0.00ns)   --->   "%arrayNo314 = zext i4 %arrayNo_trunc313"   --->   Operation 309 'zext' 'arrayNo314' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 310 [1/2] (0.68ns)   --->   "%trotters_load_1 = load i4 %trotters_addr_1"   --->   Operation 310 'load' 'trotters_load_1' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 311 [1/2] (0.68ns)   --->   "%trotters1_load_1 = load i4 %trotters1_addr_1"   --->   Operation 311 'load' 'trotters1_load_1' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 312 [1/2] (0.68ns)   --->   "%trotters2_load_1 = load i4 %trotters2_addr_1"   --->   Operation 312 'load' 'trotters2_load_1' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 313 [1/2] (0.68ns)   --->   "%trotters3_load_1 = load i4 %trotters3_addr_1"   --->   Operation 313 'load' 'trotters3_load_1' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 314 [1/2] (0.68ns)   --->   "%trotters4_load_1 = load i4 %trotters4_addr_1"   --->   Operation 314 'load' 'trotters4_load_1' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 315 [1/2] (0.68ns)   --->   "%trotters5_load_1 = load i4 %trotters5_addr_1"   --->   Operation 315 'load' 'trotters5_load_1' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 316 [1/2] (0.68ns)   --->   "%trotters6_load_1 = load i4 %trotters6_addr_1"   --->   Operation 316 'load' 'trotters6_load_1' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 317 [1/2] (0.68ns)   --->   "%trotters7_load_1 = load i4 %trotters7_addr_1"   --->   Operation 317 'load' 'trotters7_load_1' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 318 [1/2] (0.68ns)   --->   "%trotters8_load_1 = load i4 %trotters8_addr_1"   --->   Operation 318 'load' 'trotters8_load_1' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 319 [1/2] (0.68ns)   --->   "%trotters9_load_1 = load i4 %trotters9_addr_1"   --->   Operation 319 'load' 'trotters9_load_1' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 320 [1/2] (0.68ns)   --->   "%trotters10_load_1 = load i4 %trotters10_addr_1"   --->   Operation 320 'load' 'trotters10_load_1' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 321 [1/2] (0.68ns)   --->   "%trotters11_load_1 = load i4 %trotters11_addr_1"   --->   Operation 321 'load' 'trotters11_load_1' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 322 [1/2] (0.68ns)   --->   "%trotters12_load_1 = load i4 %trotters12_addr_1"   --->   Operation 322 'load' 'trotters12_load_1' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 323 [1/2] (0.68ns)   --->   "%trotters13_load_1 = load i4 %trotters13_addr_1"   --->   Operation 323 'load' 'trotters13_load_1' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 324 [1/2] (0.68ns)   --->   "%trotters14_load_1 = load i4 %trotters14_addr_1"   --->   Operation 324 'load' 'trotters14_load_1' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 325 [1/2] (0.68ns)   --->   "%trotters15_load_1 = load i4 %trotters15_addr_1"   --->   Operation 325 'load' 'trotters15_load_1' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 326 [1/1] (0.49ns)   --->   "%p_Val2_1 = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i64, i16 %trotters_load_1, i16 %trotters1_load_1, i16 %trotters2_load_1, i16 %trotters3_load_1, i16 %trotters4_load_1, i16 %trotters5_load_1, i16 %trotters6_load_1, i16 %trotters7_load_1, i16 %trotters8_load_1, i16 %trotters9_load_1, i16 %trotters10_load_1, i16 %trotters11_load_1, i16 %trotters12_load_1, i16 %trotters13_load_1, i16 %trotters14_load_1, i16 %trotters15_load_1, i64 %arrayNo314"   --->   Operation 326 'mux' 'p_Val2_1' <Predicate = true> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_16)   --->   "%p_Result_17 = trunc i16 %p_Val2_1"   --->   Operation 327 'trunc' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 328 [1/2] (0.74ns)   --->   "%JcoupLocal_load_1 = load i4 %JcoupLocal_addr_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 328 'load' 'JcoupLocal_load_1' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_2 : Operation 329 [1/2] (0.74ns)   --->   "%JcoupLocal16_load_1 = load i4 %JcoupLocal16_addr_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 329 'load' 'JcoupLocal16_load_1' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_2 : Operation 330 [1/2] (0.74ns)   --->   "%JcoupLocal17_load_1 = load i4 %JcoupLocal17_addr_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 330 'load' 'JcoupLocal17_load_1' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_2 : Operation 331 [1/2] (0.74ns)   --->   "%JcoupLocal18_load_1 = load i4 %JcoupLocal18_addr_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 331 'load' 'JcoupLocal18_load_1' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_2 : Operation 332 [1/2] (0.74ns)   --->   "%JcoupLocal19_load_1 = load i4 %JcoupLocal19_addr_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 332 'load' 'JcoupLocal19_load_1' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_2 : Operation 333 [1/2] (0.74ns)   --->   "%JcoupLocal20_load_1 = load i4 %JcoupLocal20_addr_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 333 'load' 'JcoupLocal20_load_1' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_2 : Operation 334 [1/2] (0.74ns)   --->   "%JcoupLocal21_load_1 = load i4 %JcoupLocal21_addr_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 334 'load' 'JcoupLocal21_load_1' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_2 : Operation 335 [1/2] (0.74ns)   --->   "%JcoupLocal22_load_1 = load i4 %JcoupLocal22_addr_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 335 'load' 'JcoupLocal22_load_1' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_2 : Operation 336 [1/2] (0.74ns)   --->   "%JcoupLocal23_load_1 = load i4 %JcoupLocal23_addr_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 336 'load' 'JcoupLocal23_load_1' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_2 : Operation 337 [1/2] (0.74ns)   --->   "%JcoupLocal24_load_1 = load i4 %JcoupLocal24_addr_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 337 'load' 'JcoupLocal24_load_1' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_2 : Operation 338 [1/2] (0.74ns)   --->   "%JcoupLocal25_load_1 = load i4 %JcoupLocal25_addr_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 338 'load' 'JcoupLocal25_load_1' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_2 : Operation 339 [1/2] (0.74ns)   --->   "%JcoupLocal26_load_1 = load i4 %JcoupLocal26_addr_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 339 'load' 'JcoupLocal26_load_1' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_2 : Operation 340 [1/2] (0.74ns)   --->   "%JcoupLocal27_load_1 = load i4 %JcoupLocal27_addr_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 340 'load' 'JcoupLocal27_load_1' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_2 : Operation 341 [1/2] (0.74ns)   --->   "%JcoupLocal28_load_1 = load i4 %JcoupLocal28_addr_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 341 'load' 'JcoupLocal28_load_1' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_2 : Operation 342 [1/2] (0.74ns)   --->   "%JcoupLocal29_load_1 = load i4 %JcoupLocal29_addr_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 342 'load' 'JcoupLocal29_load_1' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_2 : Operation 343 [1/2] (0.74ns)   --->   "%JcoupLocal30_load_1 = load i4 %JcoupLocal30_addr_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 343 'load' 'JcoupLocal30_load_1' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_2 : Operation 344 [1/1] (0.49ns)   --->   "%tmp_4 = mux i512 @_ssdm_op_Mux.ap_auto.16i512.i64, i512 %JcoupLocal_load_1, i512 %JcoupLocal16_load_1, i512 %JcoupLocal17_load_1, i512 %JcoupLocal18_load_1, i512 %JcoupLocal19_load_1, i512 %JcoupLocal20_load_1, i512 %JcoupLocal21_load_1, i512 %JcoupLocal22_load_1, i512 %JcoupLocal23_load_1, i512 %JcoupLocal24_load_1, i512 %JcoupLocal25_load_1, i512 %JcoupLocal26_load_1, i512 %JcoupLocal27_load_1, i512 %JcoupLocal28_load_1, i512 %JcoupLocal29_load_1, i512 %JcoupLocal30_load_1, i64 %arrayNo314" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 344 'mux' 'tmp_4' <Predicate = true> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 345 [1/1] (0.00ns)   --->   "%trunc_ln83 = trunc i512 %tmp_4" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 345 'trunc' 'trunc_ln83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_16)   --->   "%xor_ln83_16 = xor i32 %trunc_ln83, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 346 'xor' 'xor_ln83_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 347 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_16 = select i1 %p_Result_17, i32 %trunc_ln83, i32 %xor_ln83_16" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 347 'select' 'select_ln79_16' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_17)   --->   "%p_Result_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1, i32 1"   --->   Operation 348 'bitselect' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 349 [1/1] (0.00ns)   --->   "%trunc_ln83_14 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_4, i32 32, i32 63" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 349 'partselect' 'trunc_ln83_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_17)   --->   "%xor_ln83_17 = xor i32 %trunc_ln83_14, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 350 'xor' 'xor_ln83_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 351 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_17 = select i1 %p_Result_18, i32 %trunc_ln83_14, i32 %xor_ln83_17" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 351 'select' 'select_ln79_17' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_18)   --->   "%p_Result_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1, i32 2"   --->   Operation 352 'bitselect' 'p_Result_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 353 [1/1] (0.00ns)   --->   "%trunc_ln83_15 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_4, i32 64, i32 95" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 353 'partselect' 'trunc_ln83_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_18)   --->   "%xor_ln83_18 = xor i32 %trunc_ln83_15, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 354 'xor' 'xor_ln83_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 355 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_18 = select i1 %p_Result_19, i32 %trunc_ln83_15, i32 %xor_ln83_18" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 355 'select' 'select_ln79_18' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_19)   --->   "%p_Result_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1, i32 3"   --->   Operation 356 'bitselect' 'p_Result_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 357 [1/1] (0.00ns)   --->   "%trunc_ln83_16 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_4, i32 96, i32 127" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 357 'partselect' 'trunc_ln83_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_19)   --->   "%xor_ln83_19 = xor i32 %trunc_ln83_16, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 358 'xor' 'xor_ln83_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 359 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_19 = select i1 %p_Result_20, i32 %trunc_ln83_16, i32 %xor_ln83_19" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 359 'select' 'select_ln79_19' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_20)   --->   "%p_Result_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1, i32 4"   --->   Operation 360 'bitselect' 'p_Result_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 361 [1/1] (0.00ns)   --->   "%trunc_ln83_17 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_4, i32 128, i32 159" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 361 'partselect' 'trunc_ln83_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_20)   --->   "%xor_ln83_20 = xor i32 %trunc_ln83_17, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 362 'xor' 'xor_ln83_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 363 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_20 = select i1 %p_Result_21, i32 %trunc_ln83_17, i32 %xor_ln83_20" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 363 'select' 'select_ln79_20' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_21)   --->   "%p_Result_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1, i32 5"   --->   Operation 364 'bitselect' 'p_Result_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 365 [1/1] (0.00ns)   --->   "%trunc_ln83_18 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_4, i32 160, i32 191" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 365 'partselect' 'trunc_ln83_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_21)   --->   "%xor_ln83_21 = xor i32 %trunc_ln83_18, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 366 'xor' 'xor_ln83_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 367 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_21 = select i1 %p_Result_22, i32 %trunc_ln83_18, i32 %xor_ln83_21" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 367 'select' 'select_ln79_21' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_22)   --->   "%p_Result_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1, i32 6"   --->   Operation 368 'bitselect' 'p_Result_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 369 [1/1] (0.00ns)   --->   "%trunc_ln83_19 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_4, i32 192, i32 223" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 369 'partselect' 'trunc_ln83_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_22)   --->   "%xor_ln83_22 = xor i32 %trunc_ln83_19, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 370 'xor' 'xor_ln83_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 371 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_22 = select i1 %p_Result_23, i32 %trunc_ln83_19, i32 %xor_ln83_22" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 371 'select' 'select_ln79_22' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_23)   --->   "%p_Result_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1, i32 7"   --->   Operation 372 'bitselect' 'p_Result_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 373 [1/1] (0.00ns)   --->   "%trunc_ln83_20 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_4, i32 224, i32 255" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 373 'partselect' 'trunc_ln83_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_23)   --->   "%xor_ln83_23 = xor i32 %trunc_ln83_20, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 374 'xor' 'xor_ln83_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 375 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_23 = select i1 %p_Result_24, i32 %trunc_ln83_20, i32 %xor_ln83_23" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 375 'select' 'select_ln79_23' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_24)   --->   "%p_Result_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1, i32 8"   --->   Operation 376 'bitselect' 'p_Result_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 377 [1/1] (0.00ns)   --->   "%trunc_ln83_21 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_4, i32 256, i32 287" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 377 'partselect' 'trunc_ln83_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_24)   --->   "%xor_ln83_24 = xor i32 %trunc_ln83_21, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 378 'xor' 'xor_ln83_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 379 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_24 = select i1 %p_Result_25, i32 %trunc_ln83_21, i32 %xor_ln83_24" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 379 'select' 'select_ln79_24' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_25)   --->   "%p_Result_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1, i32 9"   --->   Operation 380 'bitselect' 'p_Result_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 381 [1/1] (0.00ns)   --->   "%trunc_ln83_22 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_4, i32 288, i32 319" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 381 'partselect' 'trunc_ln83_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_25)   --->   "%xor_ln83_25 = xor i32 %trunc_ln83_22, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 382 'xor' 'xor_ln83_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 383 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_25 = select i1 %p_Result_26, i32 %trunc_ln83_22, i32 %xor_ln83_25" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 383 'select' 'select_ln79_25' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_26)   --->   "%p_Result_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1, i32 10"   --->   Operation 384 'bitselect' 'p_Result_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 385 [1/1] (0.00ns)   --->   "%trunc_ln83_23 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_4, i32 320, i32 351" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 385 'partselect' 'trunc_ln83_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_26)   --->   "%xor_ln83_26 = xor i32 %trunc_ln83_23, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 386 'xor' 'xor_ln83_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 387 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_26 = select i1 %p_Result_27, i32 %trunc_ln83_23, i32 %xor_ln83_26" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 387 'select' 'select_ln79_26' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_27)   --->   "%p_Result_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1, i32 11"   --->   Operation 388 'bitselect' 'p_Result_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 389 [1/1] (0.00ns)   --->   "%trunc_ln83_24 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_4, i32 352, i32 383" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 389 'partselect' 'trunc_ln83_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_27)   --->   "%xor_ln83_27 = xor i32 %trunc_ln83_24, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 390 'xor' 'xor_ln83_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 391 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_27 = select i1 %p_Result_28, i32 %trunc_ln83_24, i32 %xor_ln83_27" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 391 'select' 'select_ln79_27' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_28)   --->   "%p_Result_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1, i32 12"   --->   Operation 392 'bitselect' 'p_Result_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 393 [1/1] (0.00ns)   --->   "%trunc_ln83_25 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_4, i32 384, i32 415" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 393 'partselect' 'trunc_ln83_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_28)   --->   "%xor_ln83_28 = xor i32 %trunc_ln83_25, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 394 'xor' 'xor_ln83_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 395 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_28 = select i1 %p_Result_29, i32 %trunc_ln83_25, i32 %xor_ln83_28" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 395 'select' 'select_ln79_28' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_29)   --->   "%p_Result_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1, i32 13"   --->   Operation 396 'bitselect' 'p_Result_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 397 [1/1] (0.00ns)   --->   "%trunc_ln83_26 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_4, i32 416, i32 447" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 397 'partselect' 'trunc_ln83_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_29)   --->   "%xor_ln83_29 = xor i32 %trunc_ln83_26, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 398 'xor' 'xor_ln83_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 399 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_29 = select i1 %p_Result_30, i32 %trunc_ln83_26, i32 %xor_ln83_29" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 399 'select' 'select_ln79_29' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_30)   --->   "%p_Result_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1, i32 14"   --->   Operation 400 'bitselect' 'p_Result_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 401 [1/1] (0.00ns)   --->   "%trunc_ln83_27 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_4, i32 448, i32 479" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 401 'partselect' 'trunc_ln83_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_30)   --->   "%xor_ln83_30 = xor i32 %trunc_ln83_27, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 402 'xor' 'xor_ln83_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 403 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_30 = select i1 %p_Result_31, i32 %trunc_ln83_27, i32 %xor_ln83_30" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 403 'select' 'select_ln79_30' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_31)   --->   "%p_Result_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1, i32 15"   --->   Operation 404 'bitselect' 'p_Result_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 405 [1/1] (0.00ns)   --->   "%trunc_ln83_28 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_4, i32 480, i32 511" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 405 'partselect' 'trunc_ln83_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_31)   --->   "%xor_ln83_31 = xor i32 %trunc_ln83_28, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 406 'xor' 'xor_ln83_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 407 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_31 = select i1 %p_Result_32, i32 %trunc_ln83_28, i32 %xor_ln83_31" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 407 'select' 'select_ln79_31' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 408 [1/1] (0.70ns)   --->   "%add4_2 = add i8 %packOfst_read, i8 2"   --->   Operation 408 'add' 'add4_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 409 [1/1] (0.00ns)   --->   "%newIndex3 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %add4_2, i32 4, i32 7"   --->   Operation 409 'partselect' 'newIndex3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 410 [1/1] (0.00ns)   --->   "%zext_ln819_3 = zext i4 %newIndex3"   --->   Operation 410 'zext' 'zext_ln819_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 411 [1/1] (0.00ns)   --->   "%trotters_addr_2 = getelementptr i16 %trotters, i64 0, i64 %zext_ln819_3"   --->   Operation 411 'getelementptr' 'trotters_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 412 [2/2] (0.68ns)   --->   "%trotters_load_2 = load i4 %trotters_addr_2"   --->   Operation 412 'load' 'trotters_load_2' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 413 [1/1] (0.00ns)   --->   "%trotters1_addr_2 = getelementptr i16 %trotters1, i64 0, i64 %zext_ln819_3"   --->   Operation 413 'getelementptr' 'trotters1_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 414 [2/2] (0.68ns)   --->   "%trotters1_load_2 = load i4 %trotters1_addr_2"   --->   Operation 414 'load' 'trotters1_load_2' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 415 [1/1] (0.00ns)   --->   "%trotters2_addr_2 = getelementptr i16 %trotters2, i64 0, i64 %zext_ln819_3"   --->   Operation 415 'getelementptr' 'trotters2_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 416 [2/2] (0.68ns)   --->   "%trotters2_load_2 = load i4 %trotters2_addr_2"   --->   Operation 416 'load' 'trotters2_load_2' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 417 [1/1] (0.00ns)   --->   "%trotters3_addr_2 = getelementptr i16 %trotters3, i64 0, i64 %zext_ln819_3"   --->   Operation 417 'getelementptr' 'trotters3_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 418 [2/2] (0.68ns)   --->   "%trotters3_load_2 = load i4 %trotters3_addr_2"   --->   Operation 418 'load' 'trotters3_load_2' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 419 [1/1] (0.00ns)   --->   "%trotters4_addr_2 = getelementptr i16 %trotters4, i64 0, i64 %zext_ln819_3"   --->   Operation 419 'getelementptr' 'trotters4_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 420 [2/2] (0.68ns)   --->   "%trotters4_load_2 = load i4 %trotters4_addr_2"   --->   Operation 420 'load' 'trotters4_load_2' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 421 [1/1] (0.00ns)   --->   "%trotters5_addr_2 = getelementptr i16 %trotters5, i64 0, i64 %zext_ln819_3"   --->   Operation 421 'getelementptr' 'trotters5_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 422 [2/2] (0.68ns)   --->   "%trotters5_load_2 = load i4 %trotters5_addr_2"   --->   Operation 422 'load' 'trotters5_load_2' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 423 [1/1] (0.00ns)   --->   "%trotters6_addr_2 = getelementptr i16 %trotters6, i64 0, i64 %zext_ln819_3"   --->   Operation 423 'getelementptr' 'trotters6_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 424 [2/2] (0.68ns)   --->   "%trotters6_load_2 = load i4 %trotters6_addr_2"   --->   Operation 424 'load' 'trotters6_load_2' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 425 [1/1] (0.00ns)   --->   "%trotters7_addr_2 = getelementptr i16 %trotters7, i64 0, i64 %zext_ln819_3"   --->   Operation 425 'getelementptr' 'trotters7_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 426 [2/2] (0.68ns)   --->   "%trotters7_load_2 = load i4 %trotters7_addr_2"   --->   Operation 426 'load' 'trotters7_load_2' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 427 [1/1] (0.00ns)   --->   "%trotters8_addr_2 = getelementptr i16 %trotters8, i64 0, i64 %zext_ln819_3"   --->   Operation 427 'getelementptr' 'trotters8_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 428 [2/2] (0.68ns)   --->   "%trotters8_load_2 = load i4 %trotters8_addr_2"   --->   Operation 428 'load' 'trotters8_load_2' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 429 [1/1] (0.00ns)   --->   "%trotters9_addr_2 = getelementptr i16 %trotters9, i64 0, i64 %zext_ln819_3"   --->   Operation 429 'getelementptr' 'trotters9_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 430 [2/2] (0.68ns)   --->   "%trotters9_load_2 = load i4 %trotters9_addr_2"   --->   Operation 430 'load' 'trotters9_load_2' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 431 [1/1] (0.00ns)   --->   "%trotters10_addr_2 = getelementptr i16 %trotters10, i64 0, i64 %zext_ln819_3"   --->   Operation 431 'getelementptr' 'trotters10_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 432 [2/2] (0.68ns)   --->   "%trotters10_load_2 = load i4 %trotters10_addr_2"   --->   Operation 432 'load' 'trotters10_load_2' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 433 [1/1] (0.00ns)   --->   "%trotters11_addr_2 = getelementptr i16 %trotters11, i64 0, i64 %zext_ln819_3"   --->   Operation 433 'getelementptr' 'trotters11_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 434 [2/2] (0.68ns)   --->   "%trotters11_load_2 = load i4 %trotters11_addr_2"   --->   Operation 434 'load' 'trotters11_load_2' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 435 [1/1] (0.00ns)   --->   "%trotters12_addr_2 = getelementptr i16 %trotters12, i64 0, i64 %zext_ln819_3"   --->   Operation 435 'getelementptr' 'trotters12_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 436 [2/2] (0.68ns)   --->   "%trotters12_load_2 = load i4 %trotters12_addr_2"   --->   Operation 436 'load' 'trotters12_load_2' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 437 [1/1] (0.00ns)   --->   "%trotters13_addr_2 = getelementptr i16 %trotters13, i64 0, i64 %zext_ln819_3"   --->   Operation 437 'getelementptr' 'trotters13_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 438 [2/2] (0.68ns)   --->   "%trotters13_load_2 = load i4 %trotters13_addr_2"   --->   Operation 438 'load' 'trotters13_load_2' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 439 [1/1] (0.00ns)   --->   "%trotters14_addr_2 = getelementptr i16 %trotters14, i64 0, i64 %zext_ln819_3"   --->   Operation 439 'getelementptr' 'trotters14_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 440 [2/2] (0.68ns)   --->   "%trotters14_load_2 = load i4 %trotters14_addr_2"   --->   Operation 440 'load' 'trotters14_load_2' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 441 [1/1] (0.00ns)   --->   "%trotters15_addr_2 = getelementptr i16 %trotters15, i64 0, i64 %zext_ln819_3"   --->   Operation 441 'getelementptr' 'trotters15_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 442 [2/2] (0.68ns)   --->   "%trotters15_load_2 = load i4 %trotters15_addr_2"   --->   Operation 442 'load' 'trotters15_load_2' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 443 [1/1] (0.00ns)   --->   "%JcoupLocal_addr_2 = getelementptr i512 %JcoupLocal, i64 0, i64 %zext_ln819_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 443 'getelementptr' 'JcoupLocal_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 444 [2/2] (0.74ns)   --->   "%JcoupLocal_load_2 = load i4 %JcoupLocal_addr_2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 444 'load' 'JcoupLocal_load_2' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_2 : Operation 445 [1/1] (0.00ns)   --->   "%JcoupLocal16_addr_2 = getelementptr i512 %JcoupLocal16, i64 0, i64 %zext_ln819_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 445 'getelementptr' 'JcoupLocal16_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 446 [2/2] (0.74ns)   --->   "%JcoupLocal16_load_2 = load i4 %JcoupLocal16_addr_2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 446 'load' 'JcoupLocal16_load_2' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_2 : Operation 447 [1/1] (0.00ns)   --->   "%JcoupLocal17_addr_2 = getelementptr i512 %JcoupLocal17, i64 0, i64 %zext_ln819_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 447 'getelementptr' 'JcoupLocal17_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 448 [2/2] (0.74ns)   --->   "%JcoupLocal17_load_2 = load i4 %JcoupLocal17_addr_2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 448 'load' 'JcoupLocal17_load_2' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_2 : Operation 449 [1/1] (0.00ns)   --->   "%JcoupLocal18_addr_2 = getelementptr i512 %JcoupLocal18, i64 0, i64 %zext_ln819_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 449 'getelementptr' 'JcoupLocal18_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 450 [2/2] (0.74ns)   --->   "%JcoupLocal18_load_2 = load i4 %JcoupLocal18_addr_2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 450 'load' 'JcoupLocal18_load_2' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_2 : Operation 451 [1/1] (0.00ns)   --->   "%JcoupLocal19_addr_2 = getelementptr i512 %JcoupLocal19, i64 0, i64 %zext_ln819_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 451 'getelementptr' 'JcoupLocal19_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 452 [2/2] (0.74ns)   --->   "%JcoupLocal19_load_2 = load i4 %JcoupLocal19_addr_2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 452 'load' 'JcoupLocal19_load_2' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_2 : Operation 453 [1/1] (0.00ns)   --->   "%JcoupLocal20_addr_2 = getelementptr i512 %JcoupLocal20, i64 0, i64 %zext_ln819_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 453 'getelementptr' 'JcoupLocal20_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 454 [2/2] (0.74ns)   --->   "%JcoupLocal20_load_2 = load i4 %JcoupLocal20_addr_2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 454 'load' 'JcoupLocal20_load_2' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_2 : Operation 455 [1/1] (0.00ns)   --->   "%JcoupLocal21_addr_2 = getelementptr i512 %JcoupLocal21, i64 0, i64 %zext_ln819_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 455 'getelementptr' 'JcoupLocal21_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 456 [2/2] (0.74ns)   --->   "%JcoupLocal21_load_2 = load i4 %JcoupLocal21_addr_2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 456 'load' 'JcoupLocal21_load_2' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_2 : Operation 457 [1/1] (0.00ns)   --->   "%JcoupLocal22_addr_2 = getelementptr i512 %JcoupLocal22, i64 0, i64 %zext_ln819_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 457 'getelementptr' 'JcoupLocal22_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 458 [2/2] (0.74ns)   --->   "%JcoupLocal22_load_2 = load i4 %JcoupLocal22_addr_2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 458 'load' 'JcoupLocal22_load_2' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_2 : Operation 459 [1/1] (0.00ns)   --->   "%JcoupLocal23_addr_2 = getelementptr i512 %JcoupLocal23, i64 0, i64 %zext_ln819_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 459 'getelementptr' 'JcoupLocal23_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 460 [2/2] (0.74ns)   --->   "%JcoupLocal23_load_2 = load i4 %JcoupLocal23_addr_2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 460 'load' 'JcoupLocal23_load_2' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_2 : Operation 461 [1/1] (0.00ns)   --->   "%JcoupLocal24_addr_2 = getelementptr i512 %JcoupLocal24, i64 0, i64 %zext_ln819_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 461 'getelementptr' 'JcoupLocal24_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 462 [2/2] (0.74ns)   --->   "%JcoupLocal24_load_2 = load i4 %JcoupLocal24_addr_2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 462 'load' 'JcoupLocal24_load_2' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_2 : Operation 463 [1/1] (0.00ns)   --->   "%JcoupLocal25_addr_2 = getelementptr i512 %JcoupLocal25, i64 0, i64 %zext_ln819_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 463 'getelementptr' 'JcoupLocal25_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 464 [2/2] (0.74ns)   --->   "%JcoupLocal25_load_2 = load i4 %JcoupLocal25_addr_2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 464 'load' 'JcoupLocal25_load_2' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_2 : Operation 465 [1/1] (0.00ns)   --->   "%JcoupLocal26_addr_2 = getelementptr i512 %JcoupLocal26, i64 0, i64 %zext_ln819_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 465 'getelementptr' 'JcoupLocal26_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 466 [2/2] (0.74ns)   --->   "%JcoupLocal26_load_2 = load i4 %JcoupLocal26_addr_2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 466 'load' 'JcoupLocal26_load_2' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_2 : Operation 467 [1/1] (0.00ns)   --->   "%JcoupLocal27_addr_2 = getelementptr i512 %JcoupLocal27, i64 0, i64 %zext_ln819_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 467 'getelementptr' 'JcoupLocal27_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 468 [2/2] (0.74ns)   --->   "%JcoupLocal27_load_2 = load i4 %JcoupLocal27_addr_2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 468 'load' 'JcoupLocal27_load_2' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_2 : Operation 469 [1/1] (0.00ns)   --->   "%JcoupLocal28_addr_2 = getelementptr i512 %JcoupLocal28, i64 0, i64 %zext_ln819_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 469 'getelementptr' 'JcoupLocal28_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 470 [2/2] (0.74ns)   --->   "%JcoupLocal28_load_2 = load i4 %JcoupLocal28_addr_2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 470 'load' 'JcoupLocal28_load_2' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_2 : Operation 471 [1/1] (0.00ns)   --->   "%JcoupLocal29_addr_2 = getelementptr i512 %JcoupLocal29, i64 0, i64 %zext_ln819_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 471 'getelementptr' 'JcoupLocal29_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 472 [2/2] (0.74ns)   --->   "%JcoupLocal29_load_2 = load i4 %JcoupLocal29_addr_2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 472 'load' 'JcoupLocal29_load_2' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_2 : Operation 473 [1/1] (0.00ns)   --->   "%JcoupLocal30_addr_2 = getelementptr i512 %JcoupLocal30, i64 0, i64 %zext_ln819_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 473 'getelementptr' 'JcoupLocal30_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 474 [2/2] (0.74ns)   --->   "%JcoupLocal30_load_2 = load i4 %JcoupLocal30_addr_2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 474 'load' 'JcoupLocal30_load_2' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_2 : Operation 475 [1/1] (0.70ns)   --->   "%add4_3 = add i8 %packOfst_read, i8 3"   --->   Operation 475 'add' 'add4_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 476 [1/1] (0.00ns)   --->   "%newIndex4 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %add4_3, i32 4, i32 7"   --->   Operation 476 'partselect' 'newIndex4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 477 [1/1] (0.00ns)   --->   "%zext_ln819_4 = zext i4 %newIndex4"   --->   Operation 477 'zext' 'zext_ln819_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 478 [1/1] (0.00ns)   --->   "%trotters_addr_3 = getelementptr i16 %trotters, i64 0, i64 %zext_ln819_4"   --->   Operation 478 'getelementptr' 'trotters_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 479 [2/2] (0.68ns)   --->   "%trotters_load_3 = load i4 %trotters_addr_3"   --->   Operation 479 'load' 'trotters_load_3' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 480 [1/1] (0.00ns)   --->   "%trotters1_addr_3 = getelementptr i16 %trotters1, i64 0, i64 %zext_ln819_4"   --->   Operation 480 'getelementptr' 'trotters1_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 481 [2/2] (0.68ns)   --->   "%trotters1_load_3 = load i4 %trotters1_addr_3"   --->   Operation 481 'load' 'trotters1_load_3' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 482 [1/1] (0.00ns)   --->   "%trotters2_addr_3 = getelementptr i16 %trotters2, i64 0, i64 %zext_ln819_4"   --->   Operation 482 'getelementptr' 'trotters2_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 483 [2/2] (0.68ns)   --->   "%trotters2_load_3 = load i4 %trotters2_addr_3"   --->   Operation 483 'load' 'trotters2_load_3' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 484 [1/1] (0.00ns)   --->   "%trotters3_addr_3 = getelementptr i16 %trotters3, i64 0, i64 %zext_ln819_4"   --->   Operation 484 'getelementptr' 'trotters3_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 485 [2/2] (0.68ns)   --->   "%trotters3_load_3 = load i4 %trotters3_addr_3"   --->   Operation 485 'load' 'trotters3_load_3' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 486 [1/1] (0.00ns)   --->   "%trotters4_addr_3 = getelementptr i16 %trotters4, i64 0, i64 %zext_ln819_4"   --->   Operation 486 'getelementptr' 'trotters4_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 487 [2/2] (0.68ns)   --->   "%trotters4_load_3 = load i4 %trotters4_addr_3"   --->   Operation 487 'load' 'trotters4_load_3' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 488 [1/1] (0.00ns)   --->   "%trotters5_addr_3 = getelementptr i16 %trotters5, i64 0, i64 %zext_ln819_4"   --->   Operation 488 'getelementptr' 'trotters5_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 489 [2/2] (0.68ns)   --->   "%trotters5_load_3 = load i4 %trotters5_addr_3"   --->   Operation 489 'load' 'trotters5_load_3' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 490 [1/1] (0.00ns)   --->   "%trotters6_addr_3 = getelementptr i16 %trotters6, i64 0, i64 %zext_ln819_4"   --->   Operation 490 'getelementptr' 'trotters6_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 491 [2/2] (0.68ns)   --->   "%trotters6_load_3 = load i4 %trotters6_addr_3"   --->   Operation 491 'load' 'trotters6_load_3' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 492 [1/1] (0.00ns)   --->   "%trotters7_addr_3 = getelementptr i16 %trotters7, i64 0, i64 %zext_ln819_4"   --->   Operation 492 'getelementptr' 'trotters7_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 493 [2/2] (0.68ns)   --->   "%trotters7_load_3 = load i4 %trotters7_addr_3"   --->   Operation 493 'load' 'trotters7_load_3' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 494 [1/1] (0.00ns)   --->   "%trotters8_addr_3 = getelementptr i16 %trotters8, i64 0, i64 %zext_ln819_4"   --->   Operation 494 'getelementptr' 'trotters8_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 495 [2/2] (0.68ns)   --->   "%trotters8_load_3 = load i4 %trotters8_addr_3"   --->   Operation 495 'load' 'trotters8_load_3' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 496 [1/1] (0.00ns)   --->   "%trotters9_addr_3 = getelementptr i16 %trotters9, i64 0, i64 %zext_ln819_4"   --->   Operation 496 'getelementptr' 'trotters9_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 497 [2/2] (0.68ns)   --->   "%trotters9_load_3 = load i4 %trotters9_addr_3"   --->   Operation 497 'load' 'trotters9_load_3' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 498 [1/1] (0.00ns)   --->   "%trotters10_addr_3 = getelementptr i16 %trotters10, i64 0, i64 %zext_ln819_4"   --->   Operation 498 'getelementptr' 'trotters10_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 499 [2/2] (0.68ns)   --->   "%trotters10_load_3 = load i4 %trotters10_addr_3"   --->   Operation 499 'load' 'trotters10_load_3' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 500 [1/1] (0.00ns)   --->   "%trotters11_addr_3 = getelementptr i16 %trotters11, i64 0, i64 %zext_ln819_4"   --->   Operation 500 'getelementptr' 'trotters11_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 501 [2/2] (0.68ns)   --->   "%trotters11_load_3 = load i4 %trotters11_addr_3"   --->   Operation 501 'load' 'trotters11_load_3' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 502 [1/1] (0.00ns)   --->   "%trotters12_addr_3 = getelementptr i16 %trotters12, i64 0, i64 %zext_ln819_4"   --->   Operation 502 'getelementptr' 'trotters12_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 503 [2/2] (0.68ns)   --->   "%trotters12_load_3 = load i4 %trotters12_addr_3"   --->   Operation 503 'load' 'trotters12_load_3' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 504 [1/1] (0.00ns)   --->   "%trotters13_addr_3 = getelementptr i16 %trotters13, i64 0, i64 %zext_ln819_4"   --->   Operation 504 'getelementptr' 'trotters13_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 505 [2/2] (0.68ns)   --->   "%trotters13_load_3 = load i4 %trotters13_addr_3"   --->   Operation 505 'load' 'trotters13_load_3' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 506 [1/1] (0.00ns)   --->   "%trotters14_addr_3 = getelementptr i16 %trotters14, i64 0, i64 %zext_ln819_4"   --->   Operation 506 'getelementptr' 'trotters14_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 507 [2/2] (0.68ns)   --->   "%trotters14_load_3 = load i4 %trotters14_addr_3"   --->   Operation 507 'load' 'trotters14_load_3' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 508 [1/1] (0.00ns)   --->   "%trotters15_addr_3 = getelementptr i16 %trotters15, i64 0, i64 %zext_ln819_4"   --->   Operation 508 'getelementptr' 'trotters15_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 509 [2/2] (0.68ns)   --->   "%trotters15_load_3 = load i4 %trotters15_addr_3"   --->   Operation 509 'load' 'trotters15_load_3' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 510 [1/1] (0.00ns)   --->   "%JcoupLocal_addr_3 = getelementptr i512 %JcoupLocal, i64 0, i64 %zext_ln819_4" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 510 'getelementptr' 'JcoupLocal_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 511 [2/2] (0.74ns)   --->   "%JcoupLocal_load_3 = load i4 %JcoupLocal_addr_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 511 'load' 'JcoupLocal_load_3' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_2 : Operation 512 [1/1] (0.00ns)   --->   "%JcoupLocal16_addr_3 = getelementptr i512 %JcoupLocal16, i64 0, i64 %zext_ln819_4" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 512 'getelementptr' 'JcoupLocal16_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 513 [2/2] (0.74ns)   --->   "%JcoupLocal16_load_3 = load i4 %JcoupLocal16_addr_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 513 'load' 'JcoupLocal16_load_3' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_2 : Operation 514 [1/1] (0.00ns)   --->   "%JcoupLocal17_addr_3 = getelementptr i512 %JcoupLocal17, i64 0, i64 %zext_ln819_4" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 514 'getelementptr' 'JcoupLocal17_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 515 [2/2] (0.74ns)   --->   "%JcoupLocal17_load_3 = load i4 %JcoupLocal17_addr_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 515 'load' 'JcoupLocal17_load_3' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_2 : Operation 516 [1/1] (0.00ns)   --->   "%JcoupLocal18_addr_3 = getelementptr i512 %JcoupLocal18, i64 0, i64 %zext_ln819_4" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 516 'getelementptr' 'JcoupLocal18_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 517 [2/2] (0.74ns)   --->   "%JcoupLocal18_load_3 = load i4 %JcoupLocal18_addr_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 517 'load' 'JcoupLocal18_load_3' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_2 : Operation 518 [1/1] (0.00ns)   --->   "%JcoupLocal19_addr_3 = getelementptr i512 %JcoupLocal19, i64 0, i64 %zext_ln819_4" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 518 'getelementptr' 'JcoupLocal19_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 519 [2/2] (0.74ns)   --->   "%JcoupLocal19_load_3 = load i4 %JcoupLocal19_addr_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 519 'load' 'JcoupLocal19_load_3' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_2 : Operation 520 [1/1] (0.00ns)   --->   "%JcoupLocal20_addr_3 = getelementptr i512 %JcoupLocal20, i64 0, i64 %zext_ln819_4" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 520 'getelementptr' 'JcoupLocal20_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 521 [2/2] (0.74ns)   --->   "%JcoupLocal20_load_3 = load i4 %JcoupLocal20_addr_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 521 'load' 'JcoupLocal20_load_3' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_2 : Operation 522 [1/1] (0.00ns)   --->   "%JcoupLocal21_addr_3 = getelementptr i512 %JcoupLocal21, i64 0, i64 %zext_ln819_4" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 522 'getelementptr' 'JcoupLocal21_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 523 [2/2] (0.74ns)   --->   "%JcoupLocal21_load_3 = load i4 %JcoupLocal21_addr_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 523 'load' 'JcoupLocal21_load_3' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_2 : Operation 524 [1/1] (0.00ns)   --->   "%JcoupLocal22_addr_3 = getelementptr i512 %JcoupLocal22, i64 0, i64 %zext_ln819_4" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 524 'getelementptr' 'JcoupLocal22_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 525 [2/2] (0.74ns)   --->   "%JcoupLocal22_load_3 = load i4 %JcoupLocal22_addr_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 525 'load' 'JcoupLocal22_load_3' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_2 : Operation 526 [1/1] (0.00ns)   --->   "%JcoupLocal23_addr_3 = getelementptr i512 %JcoupLocal23, i64 0, i64 %zext_ln819_4" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 526 'getelementptr' 'JcoupLocal23_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 527 [2/2] (0.74ns)   --->   "%JcoupLocal23_load_3 = load i4 %JcoupLocal23_addr_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 527 'load' 'JcoupLocal23_load_3' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_2 : Operation 528 [1/1] (0.00ns)   --->   "%JcoupLocal24_addr_3 = getelementptr i512 %JcoupLocal24, i64 0, i64 %zext_ln819_4" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 528 'getelementptr' 'JcoupLocal24_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 529 [2/2] (0.74ns)   --->   "%JcoupLocal24_load_3 = load i4 %JcoupLocal24_addr_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 529 'load' 'JcoupLocal24_load_3' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_2 : Operation 530 [1/1] (0.00ns)   --->   "%JcoupLocal25_addr_3 = getelementptr i512 %JcoupLocal25, i64 0, i64 %zext_ln819_4" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 530 'getelementptr' 'JcoupLocal25_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 531 [2/2] (0.74ns)   --->   "%JcoupLocal25_load_3 = load i4 %JcoupLocal25_addr_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 531 'load' 'JcoupLocal25_load_3' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_2 : Operation 532 [1/1] (0.00ns)   --->   "%JcoupLocal26_addr_3 = getelementptr i512 %JcoupLocal26, i64 0, i64 %zext_ln819_4" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 532 'getelementptr' 'JcoupLocal26_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 533 [2/2] (0.74ns)   --->   "%JcoupLocal26_load_3 = load i4 %JcoupLocal26_addr_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 533 'load' 'JcoupLocal26_load_3' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_2 : Operation 534 [1/1] (0.00ns)   --->   "%JcoupLocal27_addr_3 = getelementptr i512 %JcoupLocal27, i64 0, i64 %zext_ln819_4" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 534 'getelementptr' 'JcoupLocal27_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 535 [2/2] (0.74ns)   --->   "%JcoupLocal27_load_3 = load i4 %JcoupLocal27_addr_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 535 'load' 'JcoupLocal27_load_3' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_2 : Operation 536 [1/1] (0.00ns)   --->   "%JcoupLocal28_addr_3 = getelementptr i512 %JcoupLocal28, i64 0, i64 %zext_ln819_4" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 536 'getelementptr' 'JcoupLocal28_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 537 [2/2] (0.74ns)   --->   "%JcoupLocal28_load_3 = load i4 %JcoupLocal28_addr_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 537 'load' 'JcoupLocal28_load_3' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_2 : Operation 538 [1/1] (0.00ns)   --->   "%JcoupLocal29_addr_3 = getelementptr i512 %JcoupLocal29, i64 0, i64 %zext_ln819_4" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 538 'getelementptr' 'JcoupLocal29_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 539 [2/2] (0.74ns)   --->   "%JcoupLocal29_load_3 = load i4 %JcoupLocal29_addr_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 539 'load' 'JcoupLocal29_load_3' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_2 : Operation 540 [1/1] (0.00ns)   --->   "%JcoupLocal30_addr_3 = getelementptr i512 %JcoupLocal30, i64 0, i64 %zext_ln819_4" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 540 'getelementptr' 'JcoupLocal30_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 541 [2/2] (0.74ns)   --->   "%JcoupLocal30_load_3 = load i4 %JcoupLocal30_addr_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 541 'load' 'JcoupLocal30_load_3' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 2.34>
ST_3 : Operation 542 [1/1] (0.00ns)   --->   "%bitcast_ln79 = bitcast i32 %select_ln79_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 542 'bitcast' 'bitcast_ln79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 543 [1/1] (0.00ns)   --->   "%bitcast_ln79_1 = bitcast i32 %select_ln79" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 543 'bitcast' 'bitcast_ln79_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 544 [1/1] (0.00ns)   --->   "%bitcast_ln79_2 = bitcast i32 %select_ln79_2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 544 'bitcast' 'bitcast_ln79_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 545 [1/1] (0.00ns)   --->   "%bitcast_ln79_3 = bitcast i32 %select_ln79_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 545 'bitcast' 'bitcast_ln79_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 546 [1/1] (0.00ns)   --->   "%bitcast_ln79_4 = bitcast i32 %select_ln79_4" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 546 'bitcast' 'bitcast_ln79_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 547 [1/1] (0.00ns)   --->   "%bitcast_ln79_5 = bitcast i32 %select_ln79_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 547 'bitcast' 'bitcast_ln79_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 548 [1/1] (0.00ns)   --->   "%bitcast_ln79_6 = bitcast i32 %select_ln79_6" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 548 'bitcast' 'bitcast_ln79_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 549 [1/1] (0.00ns)   --->   "%bitcast_ln79_7 = bitcast i32 %select_ln79_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 549 'bitcast' 'bitcast_ln79_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 550 [1/1] (0.00ns)   --->   "%bitcast_ln79_8 = bitcast i32 %select_ln79_8" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 550 'bitcast' 'bitcast_ln79_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 551 [1/1] (0.00ns)   --->   "%bitcast_ln79_9 = bitcast i32 %select_ln79_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 551 'bitcast' 'bitcast_ln79_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 552 [1/1] (0.00ns)   --->   "%bitcast_ln79_10 = bitcast i32 %select_ln79_10" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 552 'bitcast' 'bitcast_ln79_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 553 [1/1] (0.00ns)   --->   "%bitcast_ln79_11 = bitcast i32 %select_ln79_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 553 'bitcast' 'bitcast_ln79_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 554 [1/1] (0.00ns)   --->   "%bitcast_ln79_12 = bitcast i32 %select_ln79_12" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 554 'bitcast' 'bitcast_ln79_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 555 [1/1] (0.00ns)   --->   "%bitcast_ln79_13 = bitcast i32 %select_ln79_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 555 'bitcast' 'bitcast_ln79_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 556 [1/1] (0.00ns)   --->   "%bitcast_ln79_14 = bitcast i32 %select_ln79_14" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 556 'bitcast' 'bitcast_ln79_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 557 [1/1] (0.00ns)   --->   "%bitcast_ln79_15 = bitcast i32 %select_ln79_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 557 'bitcast' 'bitcast_ln79_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 558 [1/1] (0.00ns)   --->   "%bitcast_ln79_16 = bitcast i32 %select_ln79_16" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 558 'bitcast' 'bitcast_ln79_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 559 [1/1] (0.00ns)   --->   "%bitcast_ln79_17 = bitcast i32 %select_ln79_17" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 559 'bitcast' 'bitcast_ln79_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 560 [1/1] (0.00ns)   --->   "%bitcast_ln79_18 = bitcast i32 %select_ln79_18" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 560 'bitcast' 'bitcast_ln79_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 561 [1/1] (0.00ns)   --->   "%bitcast_ln79_19 = bitcast i32 %select_ln79_19" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 561 'bitcast' 'bitcast_ln79_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 562 [1/1] (0.00ns)   --->   "%bitcast_ln79_20 = bitcast i32 %select_ln79_20" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 562 'bitcast' 'bitcast_ln79_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 563 [1/1] (0.00ns)   --->   "%bitcast_ln79_21 = bitcast i32 %select_ln79_21" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 563 'bitcast' 'bitcast_ln79_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 564 [1/1] (0.00ns)   --->   "%bitcast_ln79_22 = bitcast i32 %select_ln79_22" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 564 'bitcast' 'bitcast_ln79_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 565 [1/1] (0.00ns)   --->   "%bitcast_ln79_23 = bitcast i32 %select_ln79_23" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 565 'bitcast' 'bitcast_ln79_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 566 [1/1] (0.00ns)   --->   "%bitcast_ln79_24 = bitcast i32 %select_ln79_24" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 566 'bitcast' 'bitcast_ln79_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 567 [1/1] (0.00ns)   --->   "%bitcast_ln79_25 = bitcast i32 %select_ln79_25" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 567 'bitcast' 'bitcast_ln79_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 568 [1/1] (0.00ns)   --->   "%bitcast_ln79_26 = bitcast i32 %select_ln79_26" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 568 'bitcast' 'bitcast_ln79_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 569 [1/1] (0.00ns)   --->   "%bitcast_ln79_27 = bitcast i32 %select_ln79_27" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 569 'bitcast' 'bitcast_ln79_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 570 [1/1] (0.00ns)   --->   "%bitcast_ln79_28 = bitcast i32 %select_ln79_28" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 570 'bitcast' 'bitcast_ln79_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 571 [1/1] (0.00ns)   --->   "%bitcast_ln79_29 = bitcast i32 %select_ln79_29" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 571 'bitcast' 'bitcast_ln79_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 572 [1/1] (0.00ns)   --->   "%bitcast_ln79_30 = bitcast i32 %select_ln79_30" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 572 'bitcast' 'bitcast_ln79_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 573 [1/1] (0.00ns)   --->   "%bitcast_ln79_31 = bitcast i32 %select_ln79_31" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 573 'bitcast' 'bitcast_ln79_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 574 [1/1] (0.70ns)   --->   "%arrayNo_trunc294 = add i4 %empty, i4 2"   --->   Operation 574 'add' 'arrayNo_trunc294' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 575 [1/1] (0.00ns)   --->   "%arrayNo295 = zext i4 %arrayNo_trunc294"   --->   Operation 575 'zext' 'arrayNo295' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 576 [1/2] (0.68ns)   --->   "%trotters_load_2 = load i4 %trotters_addr_2"   --->   Operation 576 'load' 'trotters_load_2' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 577 [1/2] (0.68ns)   --->   "%trotters1_load_2 = load i4 %trotters1_addr_2"   --->   Operation 577 'load' 'trotters1_load_2' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 578 [1/2] (0.68ns)   --->   "%trotters2_load_2 = load i4 %trotters2_addr_2"   --->   Operation 578 'load' 'trotters2_load_2' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 579 [1/2] (0.68ns)   --->   "%trotters3_load_2 = load i4 %trotters3_addr_2"   --->   Operation 579 'load' 'trotters3_load_2' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 580 [1/2] (0.68ns)   --->   "%trotters4_load_2 = load i4 %trotters4_addr_2"   --->   Operation 580 'load' 'trotters4_load_2' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 581 [1/2] (0.68ns)   --->   "%trotters5_load_2 = load i4 %trotters5_addr_2"   --->   Operation 581 'load' 'trotters5_load_2' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 582 [1/2] (0.68ns)   --->   "%trotters6_load_2 = load i4 %trotters6_addr_2"   --->   Operation 582 'load' 'trotters6_load_2' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 583 [1/2] (0.68ns)   --->   "%trotters7_load_2 = load i4 %trotters7_addr_2"   --->   Operation 583 'load' 'trotters7_load_2' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 584 [1/2] (0.68ns)   --->   "%trotters8_load_2 = load i4 %trotters8_addr_2"   --->   Operation 584 'load' 'trotters8_load_2' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 585 [1/2] (0.68ns)   --->   "%trotters9_load_2 = load i4 %trotters9_addr_2"   --->   Operation 585 'load' 'trotters9_load_2' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 586 [1/2] (0.68ns)   --->   "%trotters10_load_2 = load i4 %trotters10_addr_2"   --->   Operation 586 'load' 'trotters10_load_2' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 587 [1/2] (0.68ns)   --->   "%trotters11_load_2 = load i4 %trotters11_addr_2"   --->   Operation 587 'load' 'trotters11_load_2' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 588 [1/2] (0.68ns)   --->   "%trotters12_load_2 = load i4 %trotters12_addr_2"   --->   Operation 588 'load' 'trotters12_load_2' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 589 [1/2] (0.68ns)   --->   "%trotters13_load_2 = load i4 %trotters13_addr_2"   --->   Operation 589 'load' 'trotters13_load_2' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 590 [1/2] (0.68ns)   --->   "%trotters14_load_2 = load i4 %trotters14_addr_2"   --->   Operation 590 'load' 'trotters14_load_2' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 591 [1/2] (0.68ns)   --->   "%trotters15_load_2 = load i4 %trotters15_addr_2"   --->   Operation 591 'load' 'trotters15_load_2' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 592 [1/1] (0.49ns)   --->   "%p_Val2_2 = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i64, i16 %trotters_load_2, i16 %trotters1_load_2, i16 %trotters2_load_2, i16 %trotters3_load_2, i16 %trotters4_load_2, i16 %trotters5_load_2, i16 %trotters6_load_2, i16 %trotters7_load_2, i16 %trotters8_load_2, i16 %trotters9_load_2, i16 %trotters10_load_2, i16 %trotters11_load_2, i16 %trotters12_load_2, i16 %trotters13_load_2, i16 %trotters14_load_2, i16 %trotters15_load_2, i64 %arrayNo295"   --->   Operation 592 'mux' 'p_Val2_2' <Predicate = true> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 593 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_32)   --->   "%p_Result_33 = trunc i16 %p_Val2_2"   --->   Operation 593 'trunc' 'p_Result_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 594 [1/2] (0.74ns)   --->   "%JcoupLocal_load_2 = load i4 %JcoupLocal_addr_2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 594 'load' 'JcoupLocal_load_2' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_3 : Operation 595 [1/2] (0.74ns)   --->   "%JcoupLocal16_load_2 = load i4 %JcoupLocal16_addr_2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 595 'load' 'JcoupLocal16_load_2' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_3 : Operation 596 [1/2] (0.74ns)   --->   "%JcoupLocal17_load_2 = load i4 %JcoupLocal17_addr_2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 596 'load' 'JcoupLocal17_load_2' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_3 : Operation 597 [1/2] (0.74ns)   --->   "%JcoupLocal18_load_2 = load i4 %JcoupLocal18_addr_2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 597 'load' 'JcoupLocal18_load_2' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_3 : Operation 598 [1/2] (0.74ns)   --->   "%JcoupLocal19_load_2 = load i4 %JcoupLocal19_addr_2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 598 'load' 'JcoupLocal19_load_2' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_3 : Operation 599 [1/2] (0.74ns)   --->   "%JcoupLocal20_load_2 = load i4 %JcoupLocal20_addr_2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 599 'load' 'JcoupLocal20_load_2' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_3 : Operation 600 [1/2] (0.74ns)   --->   "%JcoupLocal21_load_2 = load i4 %JcoupLocal21_addr_2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 600 'load' 'JcoupLocal21_load_2' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_3 : Operation 601 [1/2] (0.74ns)   --->   "%JcoupLocal22_load_2 = load i4 %JcoupLocal22_addr_2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 601 'load' 'JcoupLocal22_load_2' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_3 : Operation 602 [1/2] (0.74ns)   --->   "%JcoupLocal23_load_2 = load i4 %JcoupLocal23_addr_2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 602 'load' 'JcoupLocal23_load_2' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_3 : Operation 603 [1/2] (0.74ns)   --->   "%JcoupLocal24_load_2 = load i4 %JcoupLocal24_addr_2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 603 'load' 'JcoupLocal24_load_2' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_3 : Operation 604 [1/2] (0.74ns)   --->   "%JcoupLocal25_load_2 = load i4 %JcoupLocal25_addr_2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 604 'load' 'JcoupLocal25_load_2' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_3 : Operation 605 [1/2] (0.74ns)   --->   "%JcoupLocal26_load_2 = load i4 %JcoupLocal26_addr_2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 605 'load' 'JcoupLocal26_load_2' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_3 : Operation 606 [1/2] (0.74ns)   --->   "%JcoupLocal27_load_2 = load i4 %JcoupLocal27_addr_2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 606 'load' 'JcoupLocal27_load_2' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_3 : Operation 607 [1/2] (0.74ns)   --->   "%JcoupLocal28_load_2 = load i4 %JcoupLocal28_addr_2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 607 'load' 'JcoupLocal28_load_2' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_3 : Operation 608 [1/2] (0.74ns)   --->   "%JcoupLocal29_load_2 = load i4 %JcoupLocal29_addr_2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 608 'load' 'JcoupLocal29_load_2' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_3 : Operation 609 [1/2] (0.74ns)   --->   "%JcoupLocal30_load_2 = load i4 %JcoupLocal30_addr_2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 609 'load' 'JcoupLocal30_load_2' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_3 : Operation 610 [1/1] (0.49ns)   --->   "%tmp_6 = mux i512 @_ssdm_op_Mux.ap_auto.16i512.i64, i512 %JcoupLocal_load_2, i512 %JcoupLocal16_load_2, i512 %JcoupLocal17_load_2, i512 %JcoupLocal18_load_2, i512 %JcoupLocal19_load_2, i512 %JcoupLocal20_load_2, i512 %JcoupLocal21_load_2, i512 %JcoupLocal22_load_2, i512 %JcoupLocal23_load_2, i512 %JcoupLocal24_load_2, i512 %JcoupLocal25_load_2, i512 %JcoupLocal26_load_2, i512 %JcoupLocal27_load_2, i512 %JcoupLocal28_load_2, i512 %JcoupLocal29_load_2, i512 %JcoupLocal30_load_2, i64 %arrayNo295" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 610 'mux' 'tmp_6' <Predicate = true> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 611 [1/1] (0.00ns)   --->   "%trunc_ln83_29 = trunc i512 %tmp_6" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 611 'trunc' 'trunc_ln83_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 612 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_32)   --->   "%xor_ln83_32 = xor i32 %trunc_ln83_29, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 612 'xor' 'xor_ln83_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 613 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_32 = select i1 %p_Result_33, i32 %trunc_ln83_29, i32 %xor_ln83_32" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 613 'select' 'select_ln79_32' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 614 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_33)   --->   "%p_Result_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2, i32 1"   --->   Operation 614 'bitselect' 'p_Result_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 615 [1/1] (0.00ns)   --->   "%trunc_ln83_30 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_6, i32 32, i32 63" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 615 'partselect' 'trunc_ln83_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 616 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_33)   --->   "%xor_ln83_33 = xor i32 %trunc_ln83_30, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 616 'xor' 'xor_ln83_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 617 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_33 = select i1 %p_Result_34, i32 %trunc_ln83_30, i32 %xor_ln83_33" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 617 'select' 'select_ln79_33' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_34)   --->   "%p_Result_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2, i32 2"   --->   Operation 618 'bitselect' 'p_Result_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 619 [1/1] (0.00ns)   --->   "%trunc_ln83_31 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_6, i32 64, i32 95" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 619 'partselect' 'trunc_ln83_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 620 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_34)   --->   "%xor_ln83_34 = xor i32 %trunc_ln83_31, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 620 'xor' 'xor_ln83_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 621 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_34 = select i1 %p_Result_35, i32 %trunc_ln83_31, i32 %xor_ln83_34" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 621 'select' 'select_ln79_34' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_35)   --->   "%p_Result_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2, i32 3"   --->   Operation 622 'bitselect' 'p_Result_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 623 [1/1] (0.00ns)   --->   "%trunc_ln83_32 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_6, i32 96, i32 127" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 623 'partselect' 'trunc_ln83_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 624 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_35)   --->   "%xor_ln83_35 = xor i32 %trunc_ln83_32, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 624 'xor' 'xor_ln83_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 625 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_35 = select i1 %p_Result_36, i32 %trunc_ln83_32, i32 %xor_ln83_35" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 625 'select' 'select_ln79_35' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_36)   --->   "%p_Result_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2, i32 4"   --->   Operation 626 'bitselect' 'p_Result_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 627 [1/1] (0.00ns)   --->   "%trunc_ln83_33 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_6, i32 128, i32 159" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 627 'partselect' 'trunc_ln83_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_36)   --->   "%xor_ln83_36 = xor i32 %trunc_ln83_33, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 628 'xor' 'xor_ln83_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 629 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_36 = select i1 %p_Result_37, i32 %trunc_ln83_33, i32 %xor_ln83_36" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 629 'select' 'select_ln79_36' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 630 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_37)   --->   "%p_Result_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2, i32 5"   --->   Operation 630 'bitselect' 'p_Result_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 631 [1/1] (0.00ns)   --->   "%trunc_ln83_34 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_6, i32 160, i32 191" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 631 'partselect' 'trunc_ln83_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 632 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_37)   --->   "%xor_ln83_37 = xor i32 %trunc_ln83_34, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 632 'xor' 'xor_ln83_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 633 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_37 = select i1 %p_Result_38, i32 %trunc_ln83_34, i32 %xor_ln83_37" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 633 'select' 'select_ln79_37' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 634 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_38)   --->   "%p_Result_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2, i32 6"   --->   Operation 634 'bitselect' 'p_Result_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 635 [1/1] (0.00ns)   --->   "%trunc_ln83_35 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_6, i32 192, i32 223" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 635 'partselect' 'trunc_ln83_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 636 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_38)   --->   "%xor_ln83_38 = xor i32 %trunc_ln83_35, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 636 'xor' 'xor_ln83_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 637 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_38 = select i1 %p_Result_39, i32 %trunc_ln83_35, i32 %xor_ln83_38" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 637 'select' 'select_ln79_38' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 638 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_39)   --->   "%p_Result_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2, i32 7"   --->   Operation 638 'bitselect' 'p_Result_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 639 [1/1] (0.00ns)   --->   "%trunc_ln83_36 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_6, i32 224, i32 255" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 639 'partselect' 'trunc_ln83_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 640 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_39)   --->   "%xor_ln83_39 = xor i32 %trunc_ln83_36, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 640 'xor' 'xor_ln83_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 641 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_39 = select i1 %p_Result_40, i32 %trunc_ln83_36, i32 %xor_ln83_39" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 641 'select' 'select_ln79_39' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 642 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_40)   --->   "%p_Result_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2, i32 8"   --->   Operation 642 'bitselect' 'p_Result_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 643 [1/1] (0.00ns)   --->   "%trunc_ln83_37 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_6, i32 256, i32 287" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 643 'partselect' 'trunc_ln83_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 644 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_40)   --->   "%xor_ln83_40 = xor i32 %trunc_ln83_37, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 644 'xor' 'xor_ln83_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 645 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_40 = select i1 %p_Result_41, i32 %trunc_ln83_37, i32 %xor_ln83_40" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 645 'select' 'select_ln79_40' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_41)   --->   "%p_Result_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2, i32 9"   --->   Operation 646 'bitselect' 'p_Result_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 647 [1/1] (0.00ns)   --->   "%trunc_ln83_38 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_6, i32 288, i32 319" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 647 'partselect' 'trunc_ln83_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 648 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_41)   --->   "%xor_ln83_41 = xor i32 %trunc_ln83_38, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 648 'xor' 'xor_ln83_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 649 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_41 = select i1 %p_Result_42, i32 %trunc_ln83_38, i32 %xor_ln83_41" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 649 'select' 'select_ln79_41' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 650 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_42)   --->   "%p_Result_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2, i32 10"   --->   Operation 650 'bitselect' 'p_Result_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 651 [1/1] (0.00ns)   --->   "%trunc_ln83_39 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_6, i32 320, i32 351" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 651 'partselect' 'trunc_ln83_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 652 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_42)   --->   "%xor_ln83_42 = xor i32 %trunc_ln83_39, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 652 'xor' 'xor_ln83_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 653 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_42 = select i1 %p_Result_43, i32 %trunc_ln83_39, i32 %xor_ln83_42" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 653 'select' 'select_ln79_42' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 654 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_43)   --->   "%p_Result_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2, i32 11"   --->   Operation 654 'bitselect' 'p_Result_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 655 [1/1] (0.00ns)   --->   "%trunc_ln83_40 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_6, i32 352, i32 383" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 655 'partselect' 'trunc_ln83_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 656 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_43)   --->   "%xor_ln83_43 = xor i32 %trunc_ln83_40, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 656 'xor' 'xor_ln83_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 657 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_43 = select i1 %p_Result_44, i32 %trunc_ln83_40, i32 %xor_ln83_43" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 657 'select' 'select_ln79_43' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 658 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_44)   --->   "%p_Result_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2, i32 12"   --->   Operation 658 'bitselect' 'p_Result_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 659 [1/1] (0.00ns)   --->   "%trunc_ln83_41 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_6, i32 384, i32 415" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 659 'partselect' 'trunc_ln83_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 660 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_44)   --->   "%xor_ln83_44 = xor i32 %trunc_ln83_41, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 660 'xor' 'xor_ln83_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 661 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_44 = select i1 %p_Result_45, i32 %trunc_ln83_41, i32 %xor_ln83_44" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 661 'select' 'select_ln79_44' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 662 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_45)   --->   "%p_Result_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2, i32 13"   --->   Operation 662 'bitselect' 'p_Result_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 663 [1/1] (0.00ns)   --->   "%trunc_ln83_42 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_6, i32 416, i32 447" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 663 'partselect' 'trunc_ln83_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 664 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_45)   --->   "%xor_ln83_45 = xor i32 %trunc_ln83_42, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 664 'xor' 'xor_ln83_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 665 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_45 = select i1 %p_Result_46, i32 %trunc_ln83_42, i32 %xor_ln83_45" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 665 'select' 'select_ln79_45' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 666 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_46)   --->   "%p_Result_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2, i32 14"   --->   Operation 666 'bitselect' 'p_Result_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 667 [1/1] (0.00ns)   --->   "%trunc_ln83_43 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_6, i32 448, i32 479" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 667 'partselect' 'trunc_ln83_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 668 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_46)   --->   "%xor_ln83_46 = xor i32 %trunc_ln83_43, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 668 'xor' 'xor_ln83_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 669 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_46 = select i1 %p_Result_47, i32 %trunc_ln83_43, i32 %xor_ln83_46" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 669 'select' 'select_ln79_46' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 670 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_47)   --->   "%p_Result_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2, i32 15"   --->   Operation 670 'bitselect' 'p_Result_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 671 [1/1] (0.00ns)   --->   "%trunc_ln83_44 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_6, i32 480, i32 511" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 671 'partselect' 'trunc_ln83_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 672 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_47)   --->   "%xor_ln83_47 = xor i32 %trunc_ln83_44, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 672 'xor' 'xor_ln83_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 673 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_47 = select i1 %p_Result_48, i32 %trunc_ln83_44, i32 %xor_ln83_47" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 673 'select' 'select_ln79_47' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 674 [1/1] (0.70ns)   --->   "%arrayNo_trunc275 = add i4 %empty, i4 3"   --->   Operation 674 'add' 'arrayNo_trunc275' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 675 [1/1] (0.00ns)   --->   "%arrayNo276 = zext i4 %arrayNo_trunc275"   --->   Operation 675 'zext' 'arrayNo276' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 676 [1/2] (0.68ns)   --->   "%trotters_load_3 = load i4 %trotters_addr_3"   --->   Operation 676 'load' 'trotters_load_3' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 677 [1/2] (0.68ns)   --->   "%trotters1_load_3 = load i4 %trotters1_addr_3"   --->   Operation 677 'load' 'trotters1_load_3' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 678 [1/2] (0.68ns)   --->   "%trotters2_load_3 = load i4 %trotters2_addr_3"   --->   Operation 678 'load' 'trotters2_load_3' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 679 [1/2] (0.68ns)   --->   "%trotters3_load_3 = load i4 %trotters3_addr_3"   --->   Operation 679 'load' 'trotters3_load_3' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 680 [1/2] (0.68ns)   --->   "%trotters4_load_3 = load i4 %trotters4_addr_3"   --->   Operation 680 'load' 'trotters4_load_3' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 681 [1/2] (0.68ns)   --->   "%trotters5_load_3 = load i4 %trotters5_addr_3"   --->   Operation 681 'load' 'trotters5_load_3' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 682 [1/2] (0.68ns)   --->   "%trotters6_load_3 = load i4 %trotters6_addr_3"   --->   Operation 682 'load' 'trotters6_load_3' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 683 [1/2] (0.68ns)   --->   "%trotters7_load_3 = load i4 %trotters7_addr_3"   --->   Operation 683 'load' 'trotters7_load_3' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 684 [1/2] (0.68ns)   --->   "%trotters8_load_3 = load i4 %trotters8_addr_3"   --->   Operation 684 'load' 'trotters8_load_3' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 685 [1/2] (0.68ns)   --->   "%trotters9_load_3 = load i4 %trotters9_addr_3"   --->   Operation 685 'load' 'trotters9_load_3' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 686 [1/2] (0.68ns)   --->   "%trotters10_load_3 = load i4 %trotters10_addr_3"   --->   Operation 686 'load' 'trotters10_load_3' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 687 [1/2] (0.68ns)   --->   "%trotters11_load_3 = load i4 %trotters11_addr_3"   --->   Operation 687 'load' 'trotters11_load_3' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 688 [1/2] (0.68ns)   --->   "%trotters12_load_3 = load i4 %trotters12_addr_3"   --->   Operation 688 'load' 'trotters12_load_3' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 689 [1/2] (0.68ns)   --->   "%trotters13_load_3 = load i4 %trotters13_addr_3"   --->   Operation 689 'load' 'trotters13_load_3' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 690 [1/2] (0.68ns)   --->   "%trotters14_load_3 = load i4 %trotters14_addr_3"   --->   Operation 690 'load' 'trotters14_load_3' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 691 [1/2] (0.68ns)   --->   "%trotters15_load_3 = load i4 %trotters15_addr_3"   --->   Operation 691 'load' 'trotters15_load_3' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 692 [1/1] (0.49ns)   --->   "%p_Val2_3 = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i64, i16 %trotters_load_3, i16 %trotters1_load_3, i16 %trotters2_load_3, i16 %trotters3_load_3, i16 %trotters4_load_3, i16 %trotters5_load_3, i16 %trotters6_load_3, i16 %trotters7_load_3, i16 %trotters8_load_3, i16 %trotters9_load_3, i16 %trotters10_load_3, i16 %trotters11_load_3, i16 %trotters12_load_3, i16 %trotters13_load_3, i16 %trotters14_load_3, i16 %trotters15_load_3, i64 %arrayNo276"   --->   Operation 692 'mux' 'p_Val2_3' <Predicate = true> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 693 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_48)   --->   "%p_Result_49 = trunc i16 %p_Val2_3"   --->   Operation 693 'trunc' 'p_Result_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 694 [1/2] (0.74ns)   --->   "%JcoupLocal_load_3 = load i4 %JcoupLocal_addr_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 694 'load' 'JcoupLocal_load_3' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_3 : Operation 695 [1/2] (0.74ns)   --->   "%JcoupLocal16_load_3 = load i4 %JcoupLocal16_addr_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 695 'load' 'JcoupLocal16_load_3' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_3 : Operation 696 [1/2] (0.74ns)   --->   "%JcoupLocal17_load_3 = load i4 %JcoupLocal17_addr_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 696 'load' 'JcoupLocal17_load_3' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_3 : Operation 697 [1/2] (0.74ns)   --->   "%JcoupLocal18_load_3 = load i4 %JcoupLocal18_addr_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 697 'load' 'JcoupLocal18_load_3' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_3 : Operation 698 [1/2] (0.74ns)   --->   "%JcoupLocal19_load_3 = load i4 %JcoupLocal19_addr_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 698 'load' 'JcoupLocal19_load_3' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_3 : Operation 699 [1/2] (0.74ns)   --->   "%JcoupLocal20_load_3 = load i4 %JcoupLocal20_addr_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 699 'load' 'JcoupLocal20_load_3' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_3 : Operation 700 [1/2] (0.74ns)   --->   "%JcoupLocal21_load_3 = load i4 %JcoupLocal21_addr_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 700 'load' 'JcoupLocal21_load_3' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_3 : Operation 701 [1/2] (0.74ns)   --->   "%JcoupLocal22_load_3 = load i4 %JcoupLocal22_addr_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 701 'load' 'JcoupLocal22_load_3' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_3 : Operation 702 [1/2] (0.74ns)   --->   "%JcoupLocal23_load_3 = load i4 %JcoupLocal23_addr_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 702 'load' 'JcoupLocal23_load_3' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_3 : Operation 703 [1/2] (0.74ns)   --->   "%JcoupLocal24_load_3 = load i4 %JcoupLocal24_addr_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 703 'load' 'JcoupLocal24_load_3' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_3 : Operation 704 [1/2] (0.74ns)   --->   "%JcoupLocal25_load_3 = load i4 %JcoupLocal25_addr_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 704 'load' 'JcoupLocal25_load_3' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_3 : Operation 705 [1/2] (0.74ns)   --->   "%JcoupLocal26_load_3 = load i4 %JcoupLocal26_addr_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 705 'load' 'JcoupLocal26_load_3' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_3 : Operation 706 [1/2] (0.74ns)   --->   "%JcoupLocal27_load_3 = load i4 %JcoupLocal27_addr_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 706 'load' 'JcoupLocal27_load_3' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_3 : Operation 707 [1/2] (0.74ns)   --->   "%JcoupLocal28_load_3 = load i4 %JcoupLocal28_addr_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 707 'load' 'JcoupLocal28_load_3' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_3 : Operation 708 [1/2] (0.74ns)   --->   "%JcoupLocal29_load_3 = load i4 %JcoupLocal29_addr_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 708 'load' 'JcoupLocal29_load_3' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_3 : Operation 709 [1/2] (0.74ns)   --->   "%JcoupLocal30_load_3 = load i4 %JcoupLocal30_addr_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 709 'load' 'JcoupLocal30_load_3' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_3 : Operation 710 [1/1] (0.49ns)   --->   "%tmp_8 = mux i512 @_ssdm_op_Mux.ap_auto.16i512.i64, i512 %JcoupLocal_load_3, i512 %JcoupLocal16_load_3, i512 %JcoupLocal17_load_3, i512 %JcoupLocal18_load_3, i512 %JcoupLocal19_load_3, i512 %JcoupLocal20_load_3, i512 %JcoupLocal21_load_3, i512 %JcoupLocal22_load_3, i512 %JcoupLocal23_load_3, i512 %JcoupLocal24_load_3, i512 %JcoupLocal25_load_3, i512 %JcoupLocal26_load_3, i512 %JcoupLocal27_load_3, i512 %JcoupLocal28_load_3, i512 %JcoupLocal29_load_3, i512 %JcoupLocal30_load_3, i64 %arrayNo276" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 710 'mux' 'tmp_8' <Predicate = true> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 711 [1/1] (0.00ns)   --->   "%trunc_ln83_45 = trunc i512 %tmp_8" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 711 'trunc' 'trunc_ln83_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 712 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_48)   --->   "%xor_ln83_48 = xor i32 %trunc_ln83_45, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 712 'xor' 'xor_ln83_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 713 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_48 = select i1 %p_Result_49, i32 %trunc_ln83_45, i32 %xor_ln83_48" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 713 'select' 'select_ln79_48' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 714 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_49)   --->   "%p_Result_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3, i32 1"   --->   Operation 714 'bitselect' 'p_Result_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 715 [1/1] (0.00ns)   --->   "%trunc_ln83_46 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_8, i32 32, i32 63" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 715 'partselect' 'trunc_ln83_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 716 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_49)   --->   "%xor_ln83_49 = xor i32 %trunc_ln83_46, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 716 'xor' 'xor_ln83_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 717 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_49 = select i1 %p_Result_50, i32 %trunc_ln83_46, i32 %xor_ln83_49" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 717 'select' 'select_ln79_49' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 718 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_50)   --->   "%p_Result_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3, i32 2"   --->   Operation 718 'bitselect' 'p_Result_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 719 [1/1] (0.00ns)   --->   "%trunc_ln83_47 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_8, i32 64, i32 95" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 719 'partselect' 'trunc_ln83_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 720 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_50)   --->   "%xor_ln83_50 = xor i32 %trunc_ln83_47, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 720 'xor' 'xor_ln83_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 721 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_50 = select i1 %p_Result_51, i32 %trunc_ln83_47, i32 %xor_ln83_50" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 721 'select' 'select_ln79_50' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 722 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_51)   --->   "%p_Result_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3, i32 3"   --->   Operation 722 'bitselect' 'p_Result_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 723 [1/1] (0.00ns)   --->   "%trunc_ln83_48 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_8, i32 96, i32 127" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 723 'partselect' 'trunc_ln83_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 724 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_51)   --->   "%xor_ln83_51 = xor i32 %trunc_ln83_48, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 724 'xor' 'xor_ln83_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 725 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_51 = select i1 %p_Result_52, i32 %trunc_ln83_48, i32 %xor_ln83_51" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 725 'select' 'select_ln79_51' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 726 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_52)   --->   "%p_Result_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3, i32 4"   --->   Operation 726 'bitselect' 'p_Result_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 727 [1/1] (0.00ns)   --->   "%trunc_ln83_49 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_8, i32 128, i32 159" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 727 'partselect' 'trunc_ln83_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 728 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_52)   --->   "%xor_ln83_52 = xor i32 %trunc_ln83_49, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 728 'xor' 'xor_ln83_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 729 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_52 = select i1 %p_Result_53, i32 %trunc_ln83_49, i32 %xor_ln83_52" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 729 'select' 'select_ln79_52' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 730 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_53)   --->   "%p_Result_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3, i32 5"   --->   Operation 730 'bitselect' 'p_Result_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 731 [1/1] (0.00ns)   --->   "%trunc_ln83_50 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_8, i32 160, i32 191" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 731 'partselect' 'trunc_ln83_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 732 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_53)   --->   "%xor_ln83_53 = xor i32 %trunc_ln83_50, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 732 'xor' 'xor_ln83_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 733 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_53 = select i1 %p_Result_54, i32 %trunc_ln83_50, i32 %xor_ln83_53" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 733 'select' 'select_ln79_53' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 734 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_54)   --->   "%p_Result_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3, i32 6"   --->   Operation 734 'bitselect' 'p_Result_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 735 [1/1] (0.00ns)   --->   "%trunc_ln83_51 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_8, i32 192, i32 223" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 735 'partselect' 'trunc_ln83_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 736 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_54)   --->   "%xor_ln83_54 = xor i32 %trunc_ln83_51, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 736 'xor' 'xor_ln83_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 737 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_54 = select i1 %p_Result_55, i32 %trunc_ln83_51, i32 %xor_ln83_54" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 737 'select' 'select_ln79_54' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 738 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_55)   --->   "%p_Result_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3, i32 7"   --->   Operation 738 'bitselect' 'p_Result_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 739 [1/1] (0.00ns)   --->   "%trunc_ln83_52 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_8, i32 224, i32 255" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 739 'partselect' 'trunc_ln83_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 740 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_55)   --->   "%xor_ln83_55 = xor i32 %trunc_ln83_52, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 740 'xor' 'xor_ln83_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 741 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_55 = select i1 %p_Result_56, i32 %trunc_ln83_52, i32 %xor_ln83_55" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 741 'select' 'select_ln79_55' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 742 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_56)   --->   "%p_Result_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3, i32 8"   --->   Operation 742 'bitselect' 'p_Result_57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 743 [1/1] (0.00ns)   --->   "%trunc_ln83_53 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_8, i32 256, i32 287" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 743 'partselect' 'trunc_ln83_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 744 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_56)   --->   "%xor_ln83_56 = xor i32 %trunc_ln83_53, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 744 'xor' 'xor_ln83_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 745 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_56 = select i1 %p_Result_57, i32 %trunc_ln83_53, i32 %xor_ln83_56" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 745 'select' 'select_ln79_56' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 746 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_57)   --->   "%p_Result_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3, i32 9"   --->   Operation 746 'bitselect' 'p_Result_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 747 [1/1] (0.00ns)   --->   "%trunc_ln83_54 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_8, i32 288, i32 319" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 747 'partselect' 'trunc_ln83_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 748 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_57)   --->   "%xor_ln83_57 = xor i32 %trunc_ln83_54, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 748 'xor' 'xor_ln83_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 749 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_57 = select i1 %p_Result_58, i32 %trunc_ln83_54, i32 %xor_ln83_57" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 749 'select' 'select_ln79_57' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 750 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_58)   --->   "%p_Result_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3, i32 10"   --->   Operation 750 'bitselect' 'p_Result_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 751 [1/1] (0.00ns)   --->   "%trunc_ln83_55 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_8, i32 320, i32 351" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 751 'partselect' 'trunc_ln83_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 752 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_58)   --->   "%xor_ln83_58 = xor i32 %trunc_ln83_55, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 752 'xor' 'xor_ln83_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 753 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_58 = select i1 %p_Result_59, i32 %trunc_ln83_55, i32 %xor_ln83_58" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 753 'select' 'select_ln79_58' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 754 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_59)   --->   "%p_Result_60 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3, i32 11"   --->   Operation 754 'bitselect' 'p_Result_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 755 [1/1] (0.00ns)   --->   "%trunc_ln83_56 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_8, i32 352, i32 383" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 755 'partselect' 'trunc_ln83_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 756 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_59)   --->   "%xor_ln83_59 = xor i32 %trunc_ln83_56, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 756 'xor' 'xor_ln83_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 757 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_59 = select i1 %p_Result_60, i32 %trunc_ln83_56, i32 %xor_ln83_59" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 757 'select' 'select_ln79_59' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 758 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_60)   --->   "%p_Result_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3, i32 12"   --->   Operation 758 'bitselect' 'p_Result_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 759 [1/1] (0.00ns)   --->   "%trunc_ln83_57 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_8, i32 384, i32 415" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 759 'partselect' 'trunc_ln83_57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 760 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_60)   --->   "%xor_ln83_60 = xor i32 %trunc_ln83_57, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 760 'xor' 'xor_ln83_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 761 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_60 = select i1 %p_Result_61, i32 %trunc_ln83_57, i32 %xor_ln83_60" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 761 'select' 'select_ln79_60' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 762 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_61)   --->   "%p_Result_62 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3, i32 13"   --->   Operation 762 'bitselect' 'p_Result_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 763 [1/1] (0.00ns)   --->   "%trunc_ln83_58 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_8, i32 416, i32 447" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 763 'partselect' 'trunc_ln83_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 764 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_61)   --->   "%xor_ln83_61 = xor i32 %trunc_ln83_58, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 764 'xor' 'xor_ln83_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 765 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_61 = select i1 %p_Result_62, i32 %trunc_ln83_58, i32 %xor_ln83_61" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 765 'select' 'select_ln79_61' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 766 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_62)   --->   "%p_Result_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3, i32 14"   --->   Operation 766 'bitselect' 'p_Result_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 767 [1/1] (0.00ns)   --->   "%trunc_ln83_59 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_8, i32 448, i32 479" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 767 'partselect' 'trunc_ln83_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 768 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_62)   --->   "%xor_ln83_62 = xor i32 %trunc_ln83_59, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 768 'xor' 'xor_ln83_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 769 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_62 = select i1 %p_Result_63, i32 %trunc_ln83_59, i32 %xor_ln83_62" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 769 'select' 'select_ln79_62' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 770 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_63)   --->   "%p_Result_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3, i32 15"   --->   Operation 770 'bitselect' 'p_Result_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 771 [1/1] (0.00ns)   --->   "%trunc_ln83_60 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_8, i32 480, i32 511" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 771 'partselect' 'trunc_ln83_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 772 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_63)   --->   "%xor_ln83_63 = xor i32 %trunc_ln83_60, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 772 'xor' 'xor_ln83_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 773 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_63 = select i1 %p_Result_64, i32 %trunc_ln83_60, i32 %xor_ln83_63" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 773 'select' 'select_ln79_63' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 774 [1/1] (0.70ns)   --->   "%add4_4 = add i8 %packOfst_read, i8 4"   --->   Operation 774 'add' 'add4_4' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 775 [1/1] (0.00ns)   --->   "%newIndex5 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %add4_4, i32 4, i32 7"   --->   Operation 775 'partselect' 'newIndex5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 776 [1/1] (0.00ns)   --->   "%zext_ln819_5 = zext i4 %newIndex5"   --->   Operation 776 'zext' 'zext_ln819_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 777 [1/1] (0.00ns)   --->   "%trotters_addr_4 = getelementptr i16 %trotters, i64 0, i64 %zext_ln819_5"   --->   Operation 777 'getelementptr' 'trotters_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 778 [2/2] (0.68ns)   --->   "%trotters_load_4 = load i4 %trotters_addr_4"   --->   Operation 778 'load' 'trotters_load_4' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 779 [1/1] (0.00ns)   --->   "%trotters1_addr_4 = getelementptr i16 %trotters1, i64 0, i64 %zext_ln819_5"   --->   Operation 779 'getelementptr' 'trotters1_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 780 [2/2] (0.68ns)   --->   "%trotters1_load_4 = load i4 %trotters1_addr_4"   --->   Operation 780 'load' 'trotters1_load_4' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 781 [1/1] (0.00ns)   --->   "%trotters2_addr_4 = getelementptr i16 %trotters2, i64 0, i64 %zext_ln819_5"   --->   Operation 781 'getelementptr' 'trotters2_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 782 [2/2] (0.68ns)   --->   "%trotters2_load_4 = load i4 %trotters2_addr_4"   --->   Operation 782 'load' 'trotters2_load_4' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 783 [1/1] (0.00ns)   --->   "%trotters3_addr_4 = getelementptr i16 %trotters3, i64 0, i64 %zext_ln819_5"   --->   Operation 783 'getelementptr' 'trotters3_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 784 [2/2] (0.68ns)   --->   "%trotters3_load_4 = load i4 %trotters3_addr_4"   --->   Operation 784 'load' 'trotters3_load_4' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 785 [1/1] (0.00ns)   --->   "%trotters4_addr_4 = getelementptr i16 %trotters4, i64 0, i64 %zext_ln819_5"   --->   Operation 785 'getelementptr' 'trotters4_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 786 [2/2] (0.68ns)   --->   "%trotters4_load_4 = load i4 %trotters4_addr_4"   --->   Operation 786 'load' 'trotters4_load_4' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 787 [1/1] (0.00ns)   --->   "%trotters5_addr_4 = getelementptr i16 %trotters5, i64 0, i64 %zext_ln819_5"   --->   Operation 787 'getelementptr' 'trotters5_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 788 [2/2] (0.68ns)   --->   "%trotters5_load_4 = load i4 %trotters5_addr_4"   --->   Operation 788 'load' 'trotters5_load_4' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 789 [1/1] (0.00ns)   --->   "%trotters6_addr_4 = getelementptr i16 %trotters6, i64 0, i64 %zext_ln819_5"   --->   Operation 789 'getelementptr' 'trotters6_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 790 [2/2] (0.68ns)   --->   "%trotters6_load_4 = load i4 %trotters6_addr_4"   --->   Operation 790 'load' 'trotters6_load_4' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 791 [1/1] (0.00ns)   --->   "%trotters7_addr_4 = getelementptr i16 %trotters7, i64 0, i64 %zext_ln819_5"   --->   Operation 791 'getelementptr' 'trotters7_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 792 [2/2] (0.68ns)   --->   "%trotters7_load_4 = load i4 %trotters7_addr_4"   --->   Operation 792 'load' 'trotters7_load_4' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 793 [1/1] (0.00ns)   --->   "%trotters8_addr_4 = getelementptr i16 %trotters8, i64 0, i64 %zext_ln819_5"   --->   Operation 793 'getelementptr' 'trotters8_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 794 [2/2] (0.68ns)   --->   "%trotters8_load_4 = load i4 %trotters8_addr_4"   --->   Operation 794 'load' 'trotters8_load_4' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 795 [1/1] (0.00ns)   --->   "%trotters9_addr_4 = getelementptr i16 %trotters9, i64 0, i64 %zext_ln819_5"   --->   Operation 795 'getelementptr' 'trotters9_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 796 [2/2] (0.68ns)   --->   "%trotters9_load_4 = load i4 %trotters9_addr_4"   --->   Operation 796 'load' 'trotters9_load_4' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 797 [1/1] (0.00ns)   --->   "%trotters10_addr_4 = getelementptr i16 %trotters10, i64 0, i64 %zext_ln819_5"   --->   Operation 797 'getelementptr' 'trotters10_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 798 [2/2] (0.68ns)   --->   "%trotters10_load_4 = load i4 %trotters10_addr_4"   --->   Operation 798 'load' 'trotters10_load_4' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 799 [1/1] (0.00ns)   --->   "%trotters11_addr_4 = getelementptr i16 %trotters11, i64 0, i64 %zext_ln819_5"   --->   Operation 799 'getelementptr' 'trotters11_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 800 [2/2] (0.68ns)   --->   "%trotters11_load_4 = load i4 %trotters11_addr_4"   --->   Operation 800 'load' 'trotters11_load_4' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 801 [1/1] (0.00ns)   --->   "%trotters12_addr_4 = getelementptr i16 %trotters12, i64 0, i64 %zext_ln819_5"   --->   Operation 801 'getelementptr' 'trotters12_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 802 [2/2] (0.68ns)   --->   "%trotters12_load_4 = load i4 %trotters12_addr_4"   --->   Operation 802 'load' 'trotters12_load_4' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 803 [1/1] (0.00ns)   --->   "%trotters13_addr_4 = getelementptr i16 %trotters13, i64 0, i64 %zext_ln819_5"   --->   Operation 803 'getelementptr' 'trotters13_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 804 [2/2] (0.68ns)   --->   "%trotters13_load_4 = load i4 %trotters13_addr_4"   --->   Operation 804 'load' 'trotters13_load_4' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 805 [1/1] (0.00ns)   --->   "%trotters14_addr_4 = getelementptr i16 %trotters14, i64 0, i64 %zext_ln819_5"   --->   Operation 805 'getelementptr' 'trotters14_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 806 [2/2] (0.68ns)   --->   "%trotters14_load_4 = load i4 %trotters14_addr_4"   --->   Operation 806 'load' 'trotters14_load_4' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 807 [1/1] (0.00ns)   --->   "%trotters15_addr_4 = getelementptr i16 %trotters15, i64 0, i64 %zext_ln819_5"   --->   Operation 807 'getelementptr' 'trotters15_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 808 [2/2] (0.68ns)   --->   "%trotters15_load_4 = load i4 %trotters15_addr_4"   --->   Operation 808 'load' 'trotters15_load_4' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 809 [1/1] (0.00ns)   --->   "%JcoupLocal_addr_4 = getelementptr i512 %JcoupLocal, i64 0, i64 %zext_ln819_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 809 'getelementptr' 'JcoupLocal_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 810 [2/2] (0.74ns)   --->   "%JcoupLocal_load_4 = load i4 %JcoupLocal_addr_4" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 810 'load' 'JcoupLocal_load_4' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_3 : Operation 811 [1/1] (0.00ns)   --->   "%JcoupLocal16_addr_4 = getelementptr i512 %JcoupLocal16, i64 0, i64 %zext_ln819_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 811 'getelementptr' 'JcoupLocal16_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 812 [2/2] (0.74ns)   --->   "%JcoupLocal16_load_4 = load i4 %JcoupLocal16_addr_4" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 812 'load' 'JcoupLocal16_load_4' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_3 : Operation 813 [1/1] (0.00ns)   --->   "%JcoupLocal17_addr_4 = getelementptr i512 %JcoupLocal17, i64 0, i64 %zext_ln819_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 813 'getelementptr' 'JcoupLocal17_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 814 [2/2] (0.74ns)   --->   "%JcoupLocal17_load_4 = load i4 %JcoupLocal17_addr_4" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 814 'load' 'JcoupLocal17_load_4' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_3 : Operation 815 [1/1] (0.00ns)   --->   "%JcoupLocal18_addr_4 = getelementptr i512 %JcoupLocal18, i64 0, i64 %zext_ln819_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 815 'getelementptr' 'JcoupLocal18_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 816 [2/2] (0.74ns)   --->   "%JcoupLocal18_load_4 = load i4 %JcoupLocal18_addr_4" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 816 'load' 'JcoupLocal18_load_4' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_3 : Operation 817 [1/1] (0.00ns)   --->   "%JcoupLocal19_addr_4 = getelementptr i512 %JcoupLocal19, i64 0, i64 %zext_ln819_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 817 'getelementptr' 'JcoupLocal19_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 818 [2/2] (0.74ns)   --->   "%JcoupLocal19_load_4 = load i4 %JcoupLocal19_addr_4" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 818 'load' 'JcoupLocal19_load_4' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_3 : Operation 819 [1/1] (0.00ns)   --->   "%JcoupLocal20_addr_4 = getelementptr i512 %JcoupLocal20, i64 0, i64 %zext_ln819_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 819 'getelementptr' 'JcoupLocal20_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 820 [2/2] (0.74ns)   --->   "%JcoupLocal20_load_4 = load i4 %JcoupLocal20_addr_4" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 820 'load' 'JcoupLocal20_load_4' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_3 : Operation 821 [1/1] (0.00ns)   --->   "%JcoupLocal21_addr_4 = getelementptr i512 %JcoupLocal21, i64 0, i64 %zext_ln819_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 821 'getelementptr' 'JcoupLocal21_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 822 [2/2] (0.74ns)   --->   "%JcoupLocal21_load_4 = load i4 %JcoupLocal21_addr_4" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 822 'load' 'JcoupLocal21_load_4' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_3 : Operation 823 [1/1] (0.00ns)   --->   "%JcoupLocal22_addr_4 = getelementptr i512 %JcoupLocal22, i64 0, i64 %zext_ln819_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 823 'getelementptr' 'JcoupLocal22_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 824 [2/2] (0.74ns)   --->   "%JcoupLocal22_load_4 = load i4 %JcoupLocal22_addr_4" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 824 'load' 'JcoupLocal22_load_4' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_3 : Operation 825 [1/1] (0.00ns)   --->   "%JcoupLocal23_addr_4 = getelementptr i512 %JcoupLocal23, i64 0, i64 %zext_ln819_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 825 'getelementptr' 'JcoupLocal23_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 826 [2/2] (0.74ns)   --->   "%JcoupLocal23_load_4 = load i4 %JcoupLocal23_addr_4" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 826 'load' 'JcoupLocal23_load_4' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_3 : Operation 827 [1/1] (0.00ns)   --->   "%JcoupLocal24_addr_4 = getelementptr i512 %JcoupLocal24, i64 0, i64 %zext_ln819_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 827 'getelementptr' 'JcoupLocal24_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 828 [2/2] (0.74ns)   --->   "%JcoupLocal24_load_4 = load i4 %JcoupLocal24_addr_4" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 828 'load' 'JcoupLocal24_load_4' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_3 : Operation 829 [1/1] (0.00ns)   --->   "%JcoupLocal25_addr_4 = getelementptr i512 %JcoupLocal25, i64 0, i64 %zext_ln819_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 829 'getelementptr' 'JcoupLocal25_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 830 [2/2] (0.74ns)   --->   "%JcoupLocal25_load_4 = load i4 %JcoupLocal25_addr_4" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 830 'load' 'JcoupLocal25_load_4' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_3 : Operation 831 [1/1] (0.00ns)   --->   "%JcoupLocal26_addr_4 = getelementptr i512 %JcoupLocal26, i64 0, i64 %zext_ln819_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 831 'getelementptr' 'JcoupLocal26_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 832 [2/2] (0.74ns)   --->   "%JcoupLocal26_load_4 = load i4 %JcoupLocal26_addr_4" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 832 'load' 'JcoupLocal26_load_4' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_3 : Operation 833 [1/1] (0.00ns)   --->   "%JcoupLocal27_addr_4 = getelementptr i512 %JcoupLocal27, i64 0, i64 %zext_ln819_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 833 'getelementptr' 'JcoupLocal27_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 834 [2/2] (0.74ns)   --->   "%JcoupLocal27_load_4 = load i4 %JcoupLocal27_addr_4" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 834 'load' 'JcoupLocal27_load_4' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_3 : Operation 835 [1/1] (0.00ns)   --->   "%JcoupLocal28_addr_4 = getelementptr i512 %JcoupLocal28, i64 0, i64 %zext_ln819_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 835 'getelementptr' 'JcoupLocal28_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 836 [2/2] (0.74ns)   --->   "%JcoupLocal28_load_4 = load i4 %JcoupLocal28_addr_4" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 836 'load' 'JcoupLocal28_load_4' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_3 : Operation 837 [1/1] (0.00ns)   --->   "%JcoupLocal29_addr_4 = getelementptr i512 %JcoupLocal29, i64 0, i64 %zext_ln819_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 837 'getelementptr' 'JcoupLocal29_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 838 [2/2] (0.74ns)   --->   "%JcoupLocal29_load_4 = load i4 %JcoupLocal29_addr_4" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 838 'load' 'JcoupLocal29_load_4' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_3 : Operation 839 [1/1] (0.00ns)   --->   "%JcoupLocal30_addr_4 = getelementptr i512 %JcoupLocal30, i64 0, i64 %zext_ln819_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 839 'getelementptr' 'JcoupLocal30_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 840 [2/2] (0.74ns)   --->   "%JcoupLocal30_load_4 = load i4 %JcoupLocal30_addr_4" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 840 'load' 'JcoupLocal30_load_4' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_3 : Operation 841 [1/1] (0.70ns)   --->   "%add4_5 = add i8 %packOfst_read, i8 5"   --->   Operation 841 'add' 'add4_5' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 842 [1/1] (0.00ns)   --->   "%newIndex6 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %add4_5, i32 4, i32 7"   --->   Operation 842 'partselect' 'newIndex6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 843 [1/1] (0.00ns)   --->   "%zext_ln819_6 = zext i4 %newIndex6"   --->   Operation 843 'zext' 'zext_ln819_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 844 [1/1] (0.00ns)   --->   "%trotters_addr_5 = getelementptr i16 %trotters, i64 0, i64 %zext_ln819_6"   --->   Operation 844 'getelementptr' 'trotters_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 845 [2/2] (0.68ns)   --->   "%trotters_load_5 = load i4 %trotters_addr_5"   --->   Operation 845 'load' 'trotters_load_5' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 846 [1/1] (0.00ns)   --->   "%trotters1_addr_5 = getelementptr i16 %trotters1, i64 0, i64 %zext_ln819_6"   --->   Operation 846 'getelementptr' 'trotters1_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 847 [2/2] (0.68ns)   --->   "%trotters1_load_5 = load i4 %trotters1_addr_5"   --->   Operation 847 'load' 'trotters1_load_5' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 848 [1/1] (0.00ns)   --->   "%trotters2_addr_5 = getelementptr i16 %trotters2, i64 0, i64 %zext_ln819_6"   --->   Operation 848 'getelementptr' 'trotters2_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 849 [2/2] (0.68ns)   --->   "%trotters2_load_5 = load i4 %trotters2_addr_5"   --->   Operation 849 'load' 'trotters2_load_5' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 850 [1/1] (0.00ns)   --->   "%trotters3_addr_5 = getelementptr i16 %trotters3, i64 0, i64 %zext_ln819_6"   --->   Operation 850 'getelementptr' 'trotters3_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 851 [2/2] (0.68ns)   --->   "%trotters3_load_5 = load i4 %trotters3_addr_5"   --->   Operation 851 'load' 'trotters3_load_5' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 852 [1/1] (0.00ns)   --->   "%trotters4_addr_5 = getelementptr i16 %trotters4, i64 0, i64 %zext_ln819_6"   --->   Operation 852 'getelementptr' 'trotters4_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 853 [2/2] (0.68ns)   --->   "%trotters4_load_5 = load i4 %trotters4_addr_5"   --->   Operation 853 'load' 'trotters4_load_5' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 854 [1/1] (0.00ns)   --->   "%trotters5_addr_5 = getelementptr i16 %trotters5, i64 0, i64 %zext_ln819_6"   --->   Operation 854 'getelementptr' 'trotters5_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 855 [2/2] (0.68ns)   --->   "%trotters5_load_5 = load i4 %trotters5_addr_5"   --->   Operation 855 'load' 'trotters5_load_5' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 856 [1/1] (0.00ns)   --->   "%trotters6_addr_5 = getelementptr i16 %trotters6, i64 0, i64 %zext_ln819_6"   --->   Operation 856 'getelementptr' 'trotters6_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 857 [2/2] (0.68ns)   --->   "%trotters6_load_5 = load i4 %trotters6_addr_5"   --->   Operation 857 'load' 'trotters6_load_5' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 858 [1/1] (0.00ns)   --->   "%trotters7_addr_5 = getelementptr i16 %trotters7, i64 0, i64 %zext_ln819_6"   --->   Operation 858 'getelementptr' 'trotters7_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 859 [2/2] (0.68ns)   --->   "%trotters7_load_5 = load i4 %trotters7_addr_5"   --->   Operation 859 'load' 'trotters7_load_5' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 860 [1/1] (0.00ns)   --->   "%trotters8_addr_5 = getelementptr i16 %trotters8, i64 0, i64 %zext_ln819_6"   --->   Operation 860 'getelementptr' 'trotters8_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 861 [2/2] (0.68ns)   --->   "%trotters8_load_5 = load i4 %trotters8_addr_5"   --->   Operation 861 'load' 'trotters8_load_5' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 862 [1/1] (0.00ns)   --->   "%trotters9_addr_5 = getelementptr i16 %trotters9, i64 0, i64 %zext_ln819_6"   --->   Operation 862 'getelementptr' 'trotters9_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 863 [2/2] (0.68ns)   --->   "%trotters9_load_5 = load i4 %trotters9_addr_5"   --->   Operation 863 'load' 'trotters9_load_5' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 864 [1/1] (0.00ns)   --->   "%trotters10_addr_5 = getelementptr i16 %trotters10, i64 0, i64 %zext_ln819_6"   --->   Operation 864 'getelementptr' 'trotters10_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 865 [2/2] (0.68ns)   --->   "%trotters10_load_5 = load i4 %trotters10_addr_5"   --->   Operation 865 'load' 'trotters10_load_5' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 866 [1/1] (0.00ns)   --->   "%trotters11_addr_5 = getelementptr i16 %trotters11, i64 0, i64 %zext_ln819_6"   --->   Operation 866 'getelementptr' 'trotters11_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 867 [2/2] (0.68ns)   --->   "%trotters11_load_5 = load i4 %trotters11_addr_5"   --->   Operation 867 'load' 'trotters11_load_5' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 868 [1/1] (0.00ns)   --->   "%trotters12_addr_5 = getelementptr i16 %trotters12, i64 0, i64 %zext_ln819_6"   --->   Operation 868 'getelementptr' 'trotters12_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 869 [2/2] (0.68ns)   --->   "%trotters12_load_5 = load i4 %trotters12_addr_5"   --->   Operation 869 'load' 'trotters12_load_5' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 870 [1/1] (0.00ns)   --->   "%trotters13_addr_5 = getelementptr i16 %trotters13, i64 0, i64 %zext_ln819_6"   --->   Operation 870 'getelementptr' 'trotters13_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 871 [2/2] (0.68ns)   --->   "%trotters13_load_5 = load i4 %trotters13_addr_5"   --->   Operation 871 'load' 'trotters13_load_5' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 872 [1/1] (0.00ns)   --->   "%trotters14_addr_5 = getelementptr i16 %trotters14, i64 0, i64 %zext_ln819_6"   --->   Operation 872 'getelementptr' 'trotters14_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 873 [2/2] (0.68ns)   --->   "%trotters14_load_5 = load i4 %trotters14_addr_5"   --->   Operation 873 'load' 'trotters14_load_5' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 874 [1/1] (0.00ns)   --->   "%trotters15_addr_5 = getelementptr i16 %trotters15, i64 0, i64 %zext_ln819_6"   --->   Operation 874 'getelementptr' 'trotters15_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 875 [2/2] (0.68ns)   --->   "%trotters15_load_5 = load i4 %trotters15_addr_5"   --->   Operation 875 'load' 'trotters15_load_5' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 876 [1/1] (0.00ns)   --->   "%JcoupLocal_addr_5 = getelementptr i512 %JcoupLocal, i64 0, i64 %zext_ln819_6" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 876 'getelementptr' 'JcoupLocal_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 877 [2/2] (0.74ns)   --->   "%JcoupLocal_load_5 = load i4 %JcoupLocal_addr_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 877 'load' 'JcoupLocal_load_5' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_3 : Operation 878 [1/1] (0.00ns)   --->   "%JcoupLocal16_addr_5 = getelementptr i512 %JcoupLocal16, i64 0, i64 %zext_ln819_6" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 878 'getelementptr' 'JcoupLocal16_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 879 [2/2] (0.74ns)   --->   "%JcoupLocal16_load_5 = load i4 %JcoupLocal16_addr_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 879 'load' 'JcoupLocal16_load_5' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_3 : Operation 880 [1/1] (0.00ns)   --->   "%JcoupLocal17_addr_5 = getelementptr i512 %JcoupLocal17, i64 0, i64 %zext_ln819_6" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 880 'getelementptr' 'JcoupLocal17_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 881 [2/2] (0.74ns)   --->   "%JcoupLocal17_load_5 = load i4 %JcoupLocal17_addr_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 881 'load' 'JcoupLocal17_load_5' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_3 : Operation 882 [1/1] (0.00ns)   --->   "%JcoupLocal18_addr_5 = getelementptr i512 %JcoupLocal18, i64 0, i64 %zext_ln819_6" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 882 'getelementptr' 'JcoupLocal18_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 883 [2/2] (0.74ns)   --->   "%JcoupLocal18_load_5 = load i4 %JcoupLocal18_addr_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 883 'load' 'JcoupLocal18_load_5' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_3 : Operation 884 [1/1] (0.00ns)   --->   "%JcoupLocal19_addr_5 = getelementptr i512 %JcoupLocal19, i64 0, i64 %zext_ln819_6" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 884 'getelementptr' 'JcoupLocal19_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 885 [2/2] (0.74ns)   --->   "%JcoupLocal19_load_5 = load i4 %JcoupLocal19_addr_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 885 'load' 'JcoupLocal19_load_5' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_3 : Operation 886 [1/1] (0.00ns)   --->   "%JcoupLocal20_addr_5 = getelementptr i512 %JcoupLocal20, i64 0, i64 %zext_ln819_6" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 886 'getelementptr' 'JcoupLocal20_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 887 [2/2] (0.74ns)   --->   "%JcoupLocal20_load_5 = load i4 %JcoupLocal20_addr_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 887 'load' 'JcoupLocal20_load_5' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_3 : Operation 888 [1/1] (0.00ns)   --->   "%JcoupLocal21_addr_5 = getelementptr i512 %JcoupLocal21, i64 0, i64 %zext_ln819_6" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 888 'getelementptr' 'JcoupLocal21_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 889 [2/2] (0.74ns)   --->   "%JcoupLocal21_load_5 = load i4 %JcoupLocal21_addr_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 889 'load' 'JcoupLocal21_load_5' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_3 : Operation 890 [1/1] (0.00ns)   --->   "%JcoupLocal22_addr_5 = getelementptr i512 %JcoupLocal22, i64 0, i64 %zext_ln819_6" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 890 'getelementptr' 'JcoupLocal22_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 891 [2/2] (0.74ns)   --->   "%JcoupLocal22_load_5 = load i4 %JcoupLocal22_addr_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 891 'load' 'JcoupLocal22_load_5' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_3 : Operation 892 [1/1] (0.00ns)   --->   "%JcoupLocal23_addr_5 = getelementptr i512 %JcoupLocal23, i64 0, i64 %zext_ln819_6" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 892 'getelementptr' 'JcoupLocal23_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 893 [2/2] (0.74ns)   --->   "%JcoupLocal23_load_5 = load i4 %JcoupLocal23_addr_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 893 'load' 'JcoupLocal23_load_5' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_3 : Operation 894 [1/1] (0.00ns)   --->   "%JcoupLocal24_addr_5 = getelementptr i512 %JcoupLocal24, i64 0, i64 %zext_ln819_6" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 894 'getelementptr' 'JcoupLocal24_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 895 [2/2] (0.74ns)   --->   "%JcoupLocal24_load_5 = load i4 %JcoupLocal24_addr_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 895 'load' 'JcoupLocal24_load_5' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_3 : Operation 896 [1/1] (0.00ns)   --->   "%JcoupLocal25_addr_5 = getelementptr i512 %JcoupLocal25, i64 0, i64 %zext_ln819_6" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 896 'getelementptr' 'JcoupLocal25_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 897 [2/2] (0.74ns)   --->   "%JcoupLocal25_load_5 = load i4 %JcoupLocal25_addr_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 897 'load' 'JcoupLocal25_load_5' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_3 : Operation 898 [1/1] (0.00ns)   --->   "%JcoupLocal26_addr_5 = getelementptr i512 %JcoupLocal26, i64 0, i64 %zext_ln819_6" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 898 'getelementptr' 'JcoupLocal26_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 899 [2/2] (0.74ns)   --->   "%JcoupLocal26_load_5 = load i4 %JcoupLocal26_addr_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 899 'load' 'JcoupLocal26_load_5' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_3 : Operation 900 [1/1] (0.00ns)   --->   "%JcoupLocal27_addr_5 = getelementptr i512 %JcoupLocal27, i64 0, i64 %zext_ln819_6" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 900 'getelementptr' 'JcoupLocal27_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 901 [2/2] (0.74ns)   --->   "%JcoupLocal27_load_5 = load i4 %JcoupLocal27_addr_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 901 'load' 'JcoupLocal27_load_5' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_3 : Operation 902 [1/1] (0.00ns)   --->   "%JcoupLocal28_addr_5 = getelementptr i512 %JcoupLocal28, i64 0, i64 %zext_ln819_6" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 902 'getelementptr' 'JcoupLocal28_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 903 [2/2] (0.74ns)   --->   "%JcoupLocal28_load_5 = load i4 %JcoupLocal28_addr_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 903 'load' 'JcoupLocal28_load_5' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_3 : Operation 904 [1/1] (0.00ns)   --->   "%JcoupLocal29_addr_5 = getelementptr i512 %JcoupLocal29, i64 0, i64 %zext_ln819_6" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 904 'getelementptr' 'JcoupLocal29_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 905 [2/2] (0.74ns)   --->   "%JcoupLocal29_load_5 = load i4 %JcoupLocal29_addr_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 905 'load' 'JcoupLocal29_load_5' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_3 : Operation 906 [1/1] (0.00ns)   --->   "%JcoupLocal30_addr_5 = getelementptr i512 %JcoupLocal30, i64 0, i64 %zext_ln819_6" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 906 'getelementptr' 'JcoupLocal30_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 907 [2/2] (0.74ns)   --->   "%JcoupLocal30_load_5 = load i4 %JcoupLocal30_addr_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 907 'load' 'JcoupLocal30_load_5' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_3 : Operation 908 [7/7] (2.34ns)   --->   "%add3_i_i_i_i = fadd i32 %bitcast_ln79, i32 %bitcast_ln79_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 908 'fadd' 'add3_i_i_i_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 909 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_s = fadd i32 %bitcast_ln79_2, i32 %bitcast_ln79_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 909 'fadd' 'add3_i_i_i_i_s' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 910 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_16 = fadd i32 %bitcast_ln79_4, i32 %bitcast_ln79_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 910 'fadd' 'add3_i_i_i_i_16' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 911 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_17 = fadd i32 %bitcast_ln79_6, i32 %bitcast_ln79_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 911 'fadd' 'add3_i_i_i_i_17' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 912 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_18 = fadd i32 %bitcast_ln79_8, i32 %bitcast_ln79_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 912 'fadd' 'add3_i_i_i_i_18' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 913 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_19 = fadd i32 %bitcast_ln79_10, i32 %bitcast_ln79_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 913 'fadd' 'add3_i_i_i_i_19' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 914 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_20 = fadd i32 %bitcast_ln79_12, i32 %bitcast_ln79_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 914 'fadd' 'add3_i_i_i_i_20' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 915 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_21 = fadd i32 %bitcast_ln79_14, i32 %bitcast_ln79_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 915 'fadd' 'add3_i_i_i_i_21' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 916 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_1 = fadd i32 %bitcast_ln79_16, i32 %bitcast_ln79_17" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 916 'fadd' 'add3_i_i_i_i_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 917 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_1_1 = fadd i32 %bitcast_ln79_18, i32 %bitcast_ln79_19" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 917 'fadd' 'add3_i_i_i_i_1_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 918 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_1_2 = fadd i32 %bitcast_ln79_20, i32 %bitcast_ln79_21" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 918 'fadd' 'add3_i_i_i_i_1_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 919 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_1_3 = fadd i32 %bitcast_ln79_22, i32 %bitcast_ln79_23" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 919 'fadd' 'add3_i_i_i_i_1_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 920 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_1_4 = fadd i32 %bitcast_ln79_24, i32 %bitcast_ln79_25" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 920 'fadd' 'add3_i_i_i_i_1_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 921 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_1_5 = fadd i32 %bitcast_ln79_26, i32 %bitcast_ln79_27" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 921 'fadd' 'add3_i_i_i_i_1_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 922 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_1_6 = fadd i32 %bitcast_ln79_28, i32 %bitcast_ln79_29" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 922 'fadd' 'add3_i_i_i_i_1_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 923 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_1_7 = fadd i32 %bitcast_ln79_30, i32 %bitcast_ln79_31" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 923 'fadd' 'add3_i_i_i_i_1_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.34>
ST_4 : Operation 924 [1/1] (0.00ns)   --->   "%bitcast_ln79_32 = bitcast i32 %select_ln79_32" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 924 'bitcast' 'bitcast_ln79_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 925 [1/1] (0.00ns)   --->   "%bitcast_ln79_33 = bitcast i32 %select_ln79_33" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 925 'bitcast' 'bitcast_ln79_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 926 [1/1] (0.00ns)   --->   "%bitcast_ln79_34 = bitcast i32 %select_ln79_34" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 926 'bitcast' 'bitcast_ln79_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 927 [1/1] (0.00ns)   --->   "%bitcast_ln79_35 = bitcast i32 %select_ln79_35" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 927 'bitcast' 'bitcast_ln79_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 928 [1/1] (0.00ns)   --->   "%bitcast_ln79_36 = bitcast i32 %select_ln79_36" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 928 'bitcast' 'bitcast_ln79_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 929 [1/1] (0.00ns)   --->   "%bitcast_ln79_37 = bitcast i32 %select_ln79_37" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 929 'bitcast' 'bitcast_ln79_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 930 [1/1] (0.00ns)   --->   "%bitcast_ln79_38 = bitcast i32 %select_ln79_38" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 930 'bitcast' 'bitcast_ln79_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 931 [1/1] (0.00ns)   --->   "%bitcast_ln79_39 = bitcast i32 %select_ln79_39" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 931 'bitcast' 'bitcast_ln79_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 932 [1/1] (0.00ns)   --->   "%bitcast_ln79_40 = bitcast i32 %select_ln79_40" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 932 'bitcast' 'bitcast_ln79_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 933 [1/1] (0.00ns)   --->   "%bitcast_ln79_41 = bitcast i32 %select_ln79_41" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 933 'bitcast' 'bitcast_ln79_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 934 [1/1] (0.00ns)   --->   "%bitcast_ln79_42 = bitcast i32 %select_ln79_42" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 934 'bitcast' 'bitcast_ln79_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 935 [1/1] (0.00ns)   --->   "%bitcast_ln79_43 = bitcast i32 %select_ln79_43" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 935 'bitcast' 'bitcast_ln79_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 936 [1/1] (0.00ns)   --->   "%bitcast_ln79_44 = bitcast i32 %select_ln79_44" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 936 'bitcast' 'bitcast_ln79_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 937 [1/1] (0.00ns)   --->   "%bitcast_ln79_45 = bitcast i32 %select_ln79_45" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 937 'bitcast' 'bitcast_ln79_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 938 [1/1] (0.00ns)   --->   "%bitcast_ln79_46 = bitcast i32 %select_ln79_46" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 938 'bitcast' 'bitcast_ln79_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 939 [1/1] (0.00ns)   --->   "%bitcast_ln79_47 = bitcast i32 %select_ln79_47" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 939 'bitcast' 'bitcast_ln79_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 940 [1/1] (0.00ns)   --->   "%bitcast_ln79_48 = bitcast i32 %select_ln79_48" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 940 'bitcast' 'bitcast_ln79_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 941 [1/1] (0.00ns)   --->   "%bitcast_ln79_49 = bitcast i32 %select_ln79_49" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 941 'bitcast' 'bitcast_ln79_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 942 [1/1] (0.00ns)   --->   "%bitcast_ln79_50 = bitcast i32 %select_ln79_50" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 942 'bitcast' 'bitcast_ln79_50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 943 [1/1] (0.00ns)   --->   "%bitcast_ln79_51 = bitcast i32 %select_ln79_51" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 943 'bitcast' 'bitcast_ln79_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 944 [1/1] (0.00ns)   --->   "%bitcast_ln79_52 = bitcast i32 %select_ln79_52" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 944 'bitcast' 'bitcast_ln79_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 945 [1/1] (0.00ns)   --->   "%bitcast_ln79_53 = bitcast i32 %select_ln79_53" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 945 'bitcast' 'bitcast_ln79_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 946 [1/1] (0.00ns)   --->   "%bitcast_ln79_54 = bitcast i32 %select_ln79_54" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 946 'bitcast' 'bitcast_ln79_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 947 [1/1] (0.00ns)   --->   "%bitcast_ln79_55 = bitcast i32 %select_ln79_55" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 947 'bitcast' 'bitcast_ln79_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 948 [1/1] (0.00ns)   --->   "%bitcast_ln79_56 = bitcast i32 %select_ln79_56" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 948 'bitcast' 'bitcast_ln79_56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 949 [1/1] (0.00ns)   --->   "%bitcast_ln79_57 = bitcast i32 %select_ln79_57" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 949 'bitcast' 'bitcast_ln79_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 950 [1/1] (0.00ns)   --->   "%bitcast_ln79_58 = bitcast i32 %select_ln79_58" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 950 'bitcast' 'bitcast_ln79_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 951 [1/1] (0.00ns)   --->   "%bitcast_ln79_59 = bitcast i32 %select_ln79_59" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 951 'bitcast' 'bitcast_ln79_59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 952 [1/1] (0.00ns)   --->   "%bitcast_ln79_60 = bitcast i32 %select_ln79_60" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 952 'bitcast' 'bitcast_ln79_60' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 953 [1/1] (0.00ns)   --->   "%bitcast_ln79_61 = bitcast i32 %select_ln79_61" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 953 'bitcast' 'bitcast_ln79_61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 954 [1/1] (0.00ns)   --->   "%bitcast_ln79_62 = bitcast i32 %select_ln79_62" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 954 'bitcast' 'bitcast_ln79_62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 955 [1/1] (0.00ns)   --->   "%bitcast_ln79_63 = bitcast i32 %select_ln79_63" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 955 'bitcast' 'bitcast_ln79_63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 956 [1/1] (0.70ns)   --->   "%arrayNo_trunc256 = add i4 %empty, i4 4"   --->   Operation 956 'add' 'arrayNo_trunc256' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 957 [1/1] (0.00ns)   --->   "%arrayNo257 = zext i4 %arrayNo_trunc256"   --->   Operation 957 'zext' 'arrayNo257' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 958 [1/2] (0.68ns)   --->   "%trotters_load_4 = load i4 %trotters_addr_4"   --->   Operation 958 'load' 'trotters_load_4' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 959 [1/2] (0.68ns)   --->   "%trotters1_load_4 = load i4 %trotters1_addr_4"   --->   Operation 959 'load' 'trotters1_load_4' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 960 [1/2] (0.68ns)   --->   "%trotters2_load_4 = load i4 %trotters2_addr_4"   --->   Operation 960 'load' 'trotters2_load_4' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 961 [1/2] (0.68ns)   --->   "%trotters3_load_4 = load i4 %trotters3_addr_4"   --->   Operation 961 'load' 'trotters3_load_4' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 962 [1/2] (0.68ns)   --->   "%trotters4_load_4 = load i4 %trotters4_addr_4"   --->   Operation 962 'load' 'trotters4_load_4' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 963 [1/2] (0.68ns)   --->   "%trotters5_load_4 = load i4 %trotters5_addr_4"   --->   Operation 963 'load' 'trotters5_load_4' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 964 [1/2] (0.68ns)   --->   "%trotters6_load_4 = load i4 %trotters6_addr_4"   --->   Operation 964 'load' 'trotters6_load_4' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 965 [1/2] (0.68ns)   --->   "%trotters7_load_4 = load i4 %trotters7_addr_4"   --->   Operation 965 'load' 'trotters7_load_4' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 966 [1/2] (0.68ns)   --->   "%trotters8_load_4 = load i4 %trotters8_addr_4"   --->   Operation 966 'load' 'trotters8_load_4' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 967 [1/2] (0.68ns)   --->   "%trotters9_load_4 = load i4 %trotters9_addr_4"   --->   Operation 967 'load' 'trotters9_load_4' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 968 [1/2] (0.68ns)   --->   "%trotters10_load_4 = load i4 %trotters10_addr_4"   --->   Operation 968 'load' 'trotters10_load_4' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 969 [1/2] (0.68ns)   --->   "%trotters11_load_4 = load i4 %trotters11_addr_4"   --->   Operation 969 'load' 'trotters11_load_4' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 970 [1/2] (0.68ns)   --->   "%trotters12_load_4 = load i4 %trotters12_addr_4"   --->   Operation 970 'load' 'trotters12_load_4' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 971 [1/2] (0.68ns)   --->   "%trotters13_load_4 = load i4 %trotters13_addr_4"   --->   Operation 971 'load' 'trotters13_load_4' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 972 [1/2] (0.68ns)   --->   "%trotters14_load_4 = load i4 %trotters14_addr_4"   --->   Operation 972 'load' 'trotters14_load_4' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 973 [1/2] (0.68ns)   --->   "%trotters15_load_4 = load i4 %trotters15_addr_4"   --->   Operation 973 'load' 'trotters15_load_4' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 974 [1/1] (0.49ns)   --->   "%p_Val2_4 = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i64, i16 %trotters_load_4, i16 %trotters1_load_4, i16 %trotters2_load_4, i16 %trotters3_load_4, i16 %trotters4_load_4, i16 %trotters5_load_4, i16 %trotters6_load_4, i16 %trotters7_load_4, i16 %trotters8_load_4, i16 %trotters9_load_4, i16 %trotters10_load_4, i16 %trotters11_load_4, i16 %trotters12_load_4, i16 %trotters13_load_4, i16 %trotters14_load_4, i16 %trotters15_load_4, i64 %arrayNo257"   --->   Operation 974 'mux' 'p_Val2_4' <Predicate = true> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 975 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_64)   --->   "%p_Result_65 = trunc i16 %p_Val2_4"   --->   Operation 975 'trunc' 'p_Result_65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 976 [1/2] (0.74ns)   --->   "%JcoupLocal_load_4 = load i4 %JcoupLocal_addr_4" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 976 'load' 'JcoupLocal_load_4' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_4 : Operation 977 [1/2] (0.74ns)   --->   "%JcoupLocal16_load_4 = load i4 %JcoupLocal16_addr_4" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 977 'load' 'JcoupLocal16_load_4' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_4 : Operation 978 [1/2] (0.74ns)   --->   "%JcoupLocal17_load_4 = load i4 %JcoupLocal17_addr_4" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 978 'load' 'JcoupLocal17_load_4' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_4 : Operation 979 [1/2] (0.74ns)   --->   "%JcoupLocal18_load_4 = load i4 %JcoupLocal18_addr_4" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 979 'load' 'JcoupLocal18_load_4' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_4 : Operation 980 [1/2] (0.74ns)   --->   "%JcoupLocal19_load_4 = load i4 %JcoupLocal19_addr_4" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 980 'load' 'JcoupLocal19_load_4' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_4 : Operation 981 [1/2] (0.74ns)   --->   "%JcoupLocal20_load_4 = load i4 %JcoupLocal20_addr_4" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 981 'load' 'JcoupLocal20_load_4' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_4 : Operation 982 [1/2] (0.74ns)   --->   "%JcoupLocal21_load_4 = load i4 %JcoupLocal21_addr_4" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 982 'load' 'JcoupLocal21_load_4' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_4 : Operation 983 [1/2] (0.74ns)   --->   "%JcoupLocal22_load_4 = load i4 %JcoupLocal22_addr_4" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 983 'load' 'JcoupLocal22_load_4' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_4 : Operation 984 [1/2] (0.74ns)   --->   "%JcoupLocal23_load_4 = load i4 %JcoupLocal23_addr_4" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 984 'load' 'JcoupLocal23_load_4' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_4 : Operation 985 [1/2] (0.74ns)   --->   "%JcoupLocal24_load_4 = load i4 %JcoupLocal24_addr_4" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 985 'load' 'JcoupLocal24_load_4' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_4 : Operation 986 [1/2] (0.74ns)   --->   "%JcoupLocal25_load_4 = load i4 %JcoupLocal25_addr_4" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 986 'load' 'JcoupLocal25_load_4' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_4 : Operation 987 [1/2] (0.74ns)   --->   "%JcoupLocal26_load_4 = load i4 %JcoupLocal26_addr_4" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 987 'load' 'JcoupLocal26_load_4' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_4 : Operation 988 [1/2] (0.74ns)   --->   "%JcoupLocal27_load_4 = load i4 %JcoupLocal27_addr_4" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 988 'load' 'JcoupLocal27_load_4' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_4 : Operation 989 [1/2] (0.74ns)   --->   "%JcoupLocal28_load_4 = load i4 %JcoupLocal28_addr_4" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 989 'load' 'JcoupLocal28_load_4' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_4 : Operation 990 [1/2] (0.74ns)   --->   "%JcoupLocal29_load_4 = load i4 %JcoupLocal29_addr_4" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 990 'load' 'JcoupLocal29_load_4' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_4 : Operation 991 [1/2] (0.74ns)   --->   "%JcoupLocal30_load_4 = load i4 %JcoupLocal30_addr_4" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 991 'load' 'JcoupLocal30_load_4' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_4 : Operation 992 [1/1] (0.49ns)   --->   "%tmp_s = mux i512 @_ssdm_op_Mux.ap_auto.16i512.i64, i512 %JcoupLocal_load_4, i512 %JcoupLocal16_load_4, i512 %JcoupLocal17_load_4, i512 %JcoupLocal18_load_4, i512 %JcoupLocal19_load_4, i512 %JcoupLocal20_load_4, i512 %JcoupLocal21_load_4, i512 %JcoupLocal22_load_4, i512 %JcoupLocal23_load_4, i512 %JcoupLocal24_load_4, i512 %JcoupLocal25_load_4, i512 %JcoupLocal26_load_4, i512 %JcoupLocal27_load_4, i512 %JcoupLocal28_load_4, i512 %JcoupLocal29_load_4, i512 %JcoupLocal30_load_4, i64 %arrayNo257" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 992 'mux' 'tmp_s' <Predicate = true> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 993 [1/1] (0.00ns)   --->   "%trunc_ln83_61 = trunc i512 %tmp_s" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 993 'trunc' 'trunc_ln83_61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 994 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_64)   --->   "%xor_ln83_64 = xor i32 %trunc_ln83_61, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 994 'xor' 'xor_ln83_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 995 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_64 = select i1 %p_Result_65, i32 %trunc_ln83_61, i32 %xor_ln83_64" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 995 'select' 'select_ln79_64' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 996 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_65)   --->   "%p_Result_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_4, i32 1"   --->   Operation 996 'bitselect' 'p_Result_66' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 997 [1/1] (0.00ns)   --->   "%trunc_ln83_62 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_s, i32 32, i32 63" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 997 'partselect' 'trunc_ln83_62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 998 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_65)   --->   "%xor_ln83_65 = xor i32 %trunc_ln83_62, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 998 'xor' 'xor_ln83_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 999 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_65 = select i1 %p_Result_66, i32 %trunc_ln83_62, i32 %xor_ln83_65" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 999 'select' 'select_ln79_65' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1000 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_66)   --->   "%p_Result_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_4, i32 2"   --->   Operation 1000 'bitselect' 'p_Result_67' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1001 [1/1] (0.00ns)   --->   "%trunc_ln83_63 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_s, i32 64, i32 95" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1001 'partselect' 'trunc_ln83_63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1002 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_66)   --->   "%xor_ln83_66 = xor i32 %trunc_ln83_63, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1002 'xor' 'xor_ln83_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1003 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_66 = select i1 %p_Result_67, i32 %trunc_ln83_63, i32 %xor_ln83_66" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1003 'select' 'select_ln79_66' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1004 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_67)   --->   "%p_Result_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_4, i32 3"   --->   Operation 1004 'bitselect' 'p_Result_68' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1005 [1/1] (0.00ns)   --->   "%trunc_ln83_64 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_s, i32 96, i32 127" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1005 'partselect' 'trunc_ln83_64' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1006 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_67)   --->   "%xor_ln83_67 = xor i32 %trunc_ln83_64, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1006 'xor' 'xor_ln83_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1007 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_67 = select i1 %p_Result_68, i32 %trunc_ln83_64, i32 %xor_ln83_67" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1007 'select' 'select_ln79_67' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1008 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_68)   --->   "%p_Result_69 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_4, i32 4"   --->   Operation 1008 'bitselect' 'p_Result_69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1009 [1/1] (0.00ns)   --->   "%trunc_ln83_65 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_s, i32 128, i32 159" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1009 'partselect' 'trunc_ln83_65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1010 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_68)   --->   "%xor_ln83_68 = xor i32 %trunc_ln83_65, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1010 'xor' 'xor_ln83_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1011 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_68 = select i1 %p_Result_69, i32 %trunc_ln83_65, i32 %xor_ln83_68" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1011 'select' 'select_ln79_68' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1012 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_69)   --->   "%p_Result_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_4, i32 5"   --->   Operation 1012 'bitselect' 'p_Result_70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1013 [1/1] (0.00ns)   --->   "%trunc_ln83_66 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_s, i32 160, i32 191" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1013 'partselect' 'trunc_ln83_66' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1014 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_69)   --->   "%xor_ln83_69 = xor i32 %trunc_ln83_66, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1014 'xor' 'xor_ln83_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1015 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_69 = select i1 %p_Result_70, i32 %trunc_ln83_66, i32 %xor_ln83_69" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1015 'select' 'select_ln79_69' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1016 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_70)   --->   "%p_Result_71 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_4, i32 6"   --->   Operation 1016 'bitselect' 'p_Result_71' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1017 [1/1] (0.00ns)   --->   "%trunc_ln83_67 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_s, i32 192, i32 223" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1017 'partselect' 'trunc_ln83_67' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1018 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_70)   --->   "%xor_ln83_70 = xor i32 %trunc_ln83_67, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1018 'xor' 'xor_ln83_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1019 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_70 = select i1 %p_Result_71, i32 %trunc_ln83_67, i32 %xor_ln83_70" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1019 'select' 'select_ln79_70' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1020 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_71)   --->   "%p_Result_72 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_4, i32 7"   --->   Operation 1020 'bitselect' 'p_Result_72' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1021 [1/1] (0.00ns)   --->   "%trunc_ln83_68 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_s, i32 224, i32 255" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1021 'partselect' 'trunc_ln83_68' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1022 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_71)   --->   "%xor_ln83_71 = xor i32 %trunc_ln83_68, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1022 'xor' 'xor_ln83_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1023 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_71 = select i1 %p_Result_72, i32 %trunc_ln83_68, i32 %xor_ln83_71" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1023 'select' 'select_ln79_71' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1024 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_72)   --->   "%p_Result_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_4, i32 8"   --->   Operation 1024 'bitselect' 'p_Result_73' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1025 [1/1] (0.00ns)   --->   "%trunc_ln83_69 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_s, i32 256, i32 287" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1025 'partselect' 'trunc_ln83_69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1026 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_72)   --->   "%xor_ln83_72 = xor i32 %trunc_ln83_69, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1026 'xor' 'xor_ln83_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1027 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_72 = select i1 %p_Result_73, i32 %trunc_ln83_69, i32 %xor_ln83_72" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1027 'select' 'select_ln79_72' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1028 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_73)   --->   "%p_Result_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_4, i32 9"   --->   Operation 1028 'bitselect' 'p_Result_74' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1029 [1/1] (0.00ns)   --->   "%trunc_ln83_70 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_s, i32 288, i32 319" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1029 'partselect' 'trunc_ln83_70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1030 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_73)   --->   "%xor_ln83_73 = xor i32 %trunc_ln83_70, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1030 'xor' 'xor_ln83_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1031 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_73 = select i1 %p_Result_74, i32 %trunc_ln83_70, i32 %xor_ln83_73" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1031 'select' 'select_ln79_73' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1032 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_74)   --->   "%p_Result_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_4, i32 10"   --->   Operation 1032 'bitselect' 'p_Result_75' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1033 [1/1] (0.00ns)   --->   "%trunc_ln83_71 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_s, i32 320, i32 351" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1033 'partselect' 'trunc_ln83_71' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1034 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_74)   --->   "%xor_ln83_74 = xor i32 %trunc_ln83_71, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1034 'xor' 'xor_ln83_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1035 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_74 = select i1 %p_Result_75, i32 %trunc_ln83_71, i32 %xor_ln83_74" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1035 'select' 'select_ln79_74' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1036 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_75)   --->   "%p_Result_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_4, i32 11"   --->   Operation 1036 'bitselect' 'p_Result_76' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1037 [1/1] (0.00ns)   --->   "%trunc_ln83_72 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_s, i32 352, i32 383" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1037 'partselect' 'trunc_ln83_72' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1038 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_75)   --->   "%xor_ln83_75 = xor i32 %trunc_ln83_72, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1038 'xor' 'xor_ln83_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1039 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_75 = select i1 %p_Result_76, i32 %trunc_ln83_72, i32 %xor_ln83_75" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1039 'select' 'select_ln79_75' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1040 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_76)   --->   "%p_Result_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_4, i32 12"   --->   Operation 1040 'bitselect' 'p_Result_77' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1041 [1/1] (0.00ns)   --->   "%trunc_ln83_73 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_s, i32 384, i32 415" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1041 'partselect' 'trunc_ln83_73' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1042 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_76)   --->   "%xor_ln83_76 = xor i32 %trunc_ln83_73, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1042 'xor' 'xor_ln83_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1043 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_76 = select i1 %p_Result_77, i32 %trunc_ln83_73, i32 %xor_ln83_76" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1043 'select' 'select_ln79_76' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1044 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_77)   --->   "%p_Result_78 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_4, i32 13"   --->   Operation 1044 'bitselect' 'p_Result_78' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1045 [1/1] (0.00ns)   --->   "%trunc_ln83_74 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_s, i32 416, i32 447" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1045 'partselect' 'trunc_ln83_74' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1046 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_77)   --->   "%xor_ln83_77 = xor i32 %trunc_ln83_74, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1046 'xor' 'xor_ln83_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1047 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_77 = select i1 %p_Result_78, i32 %trunc_ln83_74, i32 %xor_ln83_77" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1047 'select' 'select_ln79_77' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1048 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_78)   --->   "%p_Result_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_4, i32 14"   --->   Operation 1048 'bitselect' 'p_Result_79' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1049 [1/1] (0.00ns)   --->   "%trunc_ln83_75 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_s, i32 448, i32 479" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1049 'partselect' 'trunc_ln83_75' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1050 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_78)   --->   "%xor_ln83_78 = xor i32 %trunc_ln83_75, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1050 'xor' 'xor_ln83_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1051 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_78 = select i1 %p_Result_79, i32 %trunc_ln83_75, i32 %xor_ln83_78" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1051 'select' 'select_ln79_78' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1052 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_79)   --->   "%p_Result_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_4, i32 15"   --->   Operation 1052 'bitselect' 'p_Result_80' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1053 [1/1] (0.00ns)   --->   "%trunc_ln83_76 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_s, i32 480, i32 511" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1053 'partselect' 'trunc_ln83_76' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1054 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_79)   --->   "%xor_ln83_79 = xor i32 %trunc_ln83_76, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1054 'xor' 'xor_ln83_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1055 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_79 = select i1 %p_Result_80, i32 %trunc_ln83_76, i32 %xor_ln83_79" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1055 'select' 'select_ln79_79' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1056 [1/1] (0.70ns)   --->   "%arrayNo_trunc237 = add i4 %empty, i4 5"   --->   Operation 1056 'add' 'arrayNo_trunc237' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1057 [1/1] (0.00ns)   --->   "%arrayNo238 = zext i4 %arrayNo_trunc237"   --->   Operation 1057 'zext' 'arrayNo238' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1058 [1/2] (0.68ns)   --->   "%trotters_load_5 = load i4 %trotters_addr_5"   --->   Operation 1058 'load' 'trotters_load_5' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 1059 [1/2] (0.68ns)   --->   "%trotters1_load_5 = load i4 %trotters1_addr_5"   --->   Operation 1059 'load' 'trotters1_load_5' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 1060 [1/2] (0.68ns)   --->   "%trotters2_load_5 = load i4 %trotters2_addr_5"   --->   Operation 1060 'load' 'trotters2_load_5' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 1061 [1/2] (0.68ns)   --->   "%trotters3_load_5 = load i4 %trotters3_addr_5"   --->   Operation 1061 'load' 'trotters3_load_5' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 1062 [1/2] (0.68ns)   --->   "%trotters4_load_5 = load i4 %trotters4_addr_5"   --->   Operation 1062 'load' 'trotters4_load_5' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 1063 [1/2] (0.68ns)   --->   "%trotters5_load_5 = load i4 %trotters5_addr_5"   --->   Operation 1063 'load' 'trotters5_load_5' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 1064 [1/2] (0.68ns)   --->   "%trotters6_load_5 = load i4 %trotters6_addr_5"   --->   Operation 1064 'load' 'trotters6_load_5' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 1065 [1/2] (0.68ns)   --->   "%trotters7_load_5 = load i4 %trotters7_addr_5"   --->   Operation 1065 'load' 'trotters7_load_5' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 1066 [1/2] (0.68ns)   --->   "%trotters8_load_5 = load i4 %trotters8_addr_5"   --->   Operation 1066 'load' 'trotters8_load_5' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 1067 [1/2] (0.68ns)   --->   "%trotters9_load_5 = load i4 %trotters9_addr_5"   --->   Operation 1067 'load' 'trotters9_load_5' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 1068 [1/2] (0.68ns)   --->   "%trotters10_load_5 = load i4 %trotters10_addr_5"   --->   Operation 1068 'load' 'trotters10_load_5' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 1069 [1/2] (0.68ns)   --->   "%trotters11_load_5 = load i4 %trotters11_addr_5"   --->   Operation 1069 'load' 'trotters11_load_5' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 1070 [1/2] (0.68ns)   --->   "%trotters12_load_5 = load i4 %trotters12_addr_5"   --->   Operation 1070 'load' 'trotters12_load_5' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 1071 [1/2] (0.68ns)   --->   "%trotters13_load_5 = load i4 %trotters13_addr_5"   --->   Operation 1071 'load' 'trotters13_load_5' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 1072 [1/2] (0.68ns)   --->   "%trotters14_load_5 = load i4 %trotters14_addr_5"   --->   Operation 1072 'load' 'trotters14_load_5' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 1073 [1/2] (0.68ns)   --->   "%trotters15_load_5 = load i4 %trotters15_addr_5"   --->   Operation 1073 'load' 'trotters15_load_5' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 1074 [1/1] (0.49ns)   --->   "%p_Val2_5 = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i64, i16 %trotters_load_5, i16 %trotters1_load_5, i16 %trotters2_load_5, i16 %trotters3_load_5, i16 %trotters4_load_5, i16 %trotters5_load_5, i16 %trotters6_load_5, i16 %trotters7_load_5, i16 %trotters8_load_5, i16 %trotters9_load_5, i16 %trotters10_load_5, i16 %trotters11_load_5, i16 %trotters12_load_5, i16 %trotters13_load_5, i16 %trotters14_load_5, i16 %trotters15_load_5, i64 %arrayNo238"   --->   Operation 1074 'mux' 'p_Val2_5' <Predicate = true> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1075 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_80)   --->   "%p_Result_81 = trunc i16 %p_Val2_5"   --->   Operation 1075 'trunc' 'p_Result_81' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1076 [1/2] (0.74ns)   --->   "%JcoupLocal_load_5 = load i4 %JcoupLocal_addr_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1076 'load' 'JcoupLocal_load_5' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_4 : Operation 1077 [1/2] (0.74ns)   --->   "%JcoupLocal16_load_5 = load i4 %JcoupLocal16_addr_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1077 'load' 'JcoupLocal16_load_5' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_4 : Operation 1078 [1/2] (0.74ns)   --->   "%JcoupLocal17_load_5 = load i4 %JcoupLocal17_addr_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1078 'load' 'JcoupLocal17_load_5' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_4 : Operation 1079 [1/2] (0.74ns)   --->   "%JcoupLocal18_load_5 = load i4 %JcoupLocal18_addr_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1079 'load' 'JcoupLocal18_load_5' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_4 : Operation 1080 [1/2] (0.74ns)   --->   "%JcoupLocal19_load_5 = load i4 %JcoupLocal19_addr_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1080 'load' 'JcoupLocal19_load_5' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_4 : Operation 1081 [1/2] (0.74ns)   --->   "%JcoupLocal20_load_5 = load i4 %JcoupLocal20_addr_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1081 'load' 'JcoupLocal20_load_5' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_4 : Operation 1082 [1/2] (0.74ns)   --->   "%JcoupLocal21_load_5 = load i4 %JcoupLocal21_addr_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1082 'load' 'JcoupLocal21_load_5' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_4 : Operation 1083 [1/2] (0.74ns)   --->   "%JcoupLocal22_load_5 = load i4 %JcoupLocal22_addr_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1083 'load' 'JcoupLocal22_load_5' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_4 : Operation 1084 [1/2] (0.74ns)   --->   "%JcoupLocal23_load_5 = load i4 %JcoupLocal23_addr_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1084 'load' 'JcoupLocal23_load_5' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_4 : Operation 1085 [1/2] (0.74ns)   --->   "%JcoupLocal24_load_5 = load i4 %JcoupLocal24_addr_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1085 'load' 'JcoupLocal24_load_5' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_4 : Operation 1086 [1/2] (0.74ns)   --->   "%JcoupLocal25_load_5 = load i4 %JcoupLocal25_addr_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1086 'load' 'JcoupLocal25_load_5' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_4 : Operation 1087 [1/2] (0.74ns)   --->   "%JcoupLocal26_load_5 = load i4 %JcoupLocal26_addr_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1087 'load' 'JcoupLocal26_load_5' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_4 : Operation 1088 [1/2] (0.74ns)   --->   "%JcoupLocal27_load_5 = load i4 %JcoupLocal27_addr_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1088 'load' 'JcoupLocal27_load_5' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_4 : Operation 1089 [1/2] (0.74ns)   --->   "%JcoupLocal28_load_5 = load i4 %JcoupLocal28_addr_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1089 'load' 'JcoupLocal28_load_5' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_4 : Operation 1090 [1/2] (0.74ns)   --->   "%JcoupLocal29_load_5 = load i4 %JcoupLocal29_addr_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1090 'load' 'JcoupLocal29_load_5' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_4 : Operation 1091 [1/2] (0.74ns)   --->   "%JcoupLocal30_load_5 = load i4 %JcoupLocal30_addr_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1091 'load' 'JcoupLocal30_load_5' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_4 : Operation 1092 [1/1] (0.49ns)   --->   "%tmp_1 = mux i512 @_ssdm_op_Mux.ap_auto.16i512.i64, i512 %JcoupLocal_load_5, i512 %JcoupLocal16_load_5, i512 %JcoupLocal17_load_5, i512 %JcoupLocal18_load_5, i512 %JcoupLocal19_load_5, i512 %JcoupLocal20_load_5, i512 %JcoupLocal21_load_5, i512 %JcoupLocal22_load_5, i512 %JcoupLocal23_load_5, i512 %JcoupLocal24_load_5, i512 %JcoupLocal25_load_5, i512 %JcoupLocal26_load_5, i512 %JcoupLocal27_load_5, i512 %JcoupLocal28_load_5, i512 %JcoupLocal29_load_5, i512 %JcoupLocal30_load_5, i64 %arrayNo238" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1092 'mux' 'tmp_1' <Predicate = true> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1093 [1/1] (0.00ns)   --->   "%trunc_ln83_77 = trunc i512 %tmp_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1093 'trunc' 'trunc_ln83_77' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1094 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_80)   --->   "%xor_ln83_80 = xor i32 %trunc_ln83_77, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1094 'xor' 'xor_ln83_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1095 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_80 = select i1 %p_Result_81, i32 %trunc_ln83_77, i32 %xor_ln83_80" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1095 'select' 'select_ln79_80' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1096 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_81)   --->   "%p_Result_82 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_5, i32 1"   --->   Operation 1096 'bitselect' 'p_Result_82' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1097 [1/1] (0.00ns)   --->   "%trunc_ln83_78 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_1, i32 32, i32 63" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1097 'partselect' 'trunc_ln83_78' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1098 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_81)   --->   "%xor_ln83_81 = xor i32 %trunc_ln83_78, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1098 'xor' 'xor_ln83_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1099 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_81 = select i1 %p_Result_82, i32 %trunc_ln83_78, i32 %xor_ln83_81" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1099 'select' 'select_ln79_81' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1100 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_82)   --->   "%p_Result_83 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_5, i32 2"   --->   Operation 1100 'bitselect' 'p_Result_83' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1101 [1/1] (0.00ns)   --->   "%trunc_ln83_79 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_1, i32 64, i32 95" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1101 'partselect' 'trunc_ln83_79' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1102 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_82)   --->   "%xor_ln83_82 = xor i32 %trunc_ln83_79, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1102 'xor' 'xor_ln83_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1103 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_82 = select i1 %p_Result_83, i32 %trunc_ln83_79, i32 %xor_ln83_82" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1103 'select' 'select_ln79_82' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1104 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_83)   --->   "%p_Result_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_5, i32 3"   --->   Operation 1104 'bitselect' 'p_Result_84' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1105 [1/1] (0.00ns)   --->   "%trunc_ln83_80 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_1, i32 96, i32 127" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1105 'partselect' 'trunc_ln83_80' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1106 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_83)   --->   "%xor_ln83_83 = xor i32 %trunc_ln83_80, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1106 'xor' 'xor_ln83_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1107 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_83 = select i1 %p_Result_84, i32 %trunc_ln83_80, i32 %xor_ln83_83" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1107 'select' 'select_ln79_83' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1108 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_84)   --->   "%p_Result_85 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_5, i32 4"   --->   Operation 1108 'bitselect' 'p_Result_85' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1109 [1/1] (0.00ns)   --->   "%trunc_ln83_81 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_1, i32 128, i32 159" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1109 'partselect' 'trunc_ln83_81' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1110 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_84)   --->   "%xor_ln83_84 = xor i32 %trunc_ln83_81, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1110 'xor' 'xor_ln83_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1111 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_84 = select i1 %p_Result_85, i32 %trunc_ln83_81, i32 %xor_ln83_84" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1111 'select' 'select_ln79_84' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1112 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_85)   --->   "%p_Result_86 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_5, i32 5"   --->   Operation 1112 'bitselect' 'p_Result_86' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1113 [1/1] (0.00ns)   --->   "%trunc_ln83_82 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_1, i32 160, i32 191" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1113 'partselect' 'trunc_ln83_82' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1114 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_85)   --->   "%xor_ln83_85 = xor i32 %trunc_ln83_82, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1114 'xor' 'xor_ln83_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1115 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_85 = select i1 %p_Result_86, i32 %trunc_ln83_82, i32 %xor_ln83_85" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1115 'select' 'select_ln79_85' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1116 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_86)   --->   "%p_Result_87 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_5, i32 6"   --->   Operation 1116 'bitselect' 'p_Result_87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1117 [1/1] (0.00ns)   --->   "%trunc_ln83_83 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_1, i32 192, i32 223" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1117 'partselect' 'trunc_ln83_83' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1118 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_86)   --->   "%xor_ln83_86 = xor i32 %trunc_ln83_83, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1118 'xor' 'xor_ln83_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1119 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_86 = select i1 %p_Result_87, i32 %trunc_ln83_83, i32 %xor_ln83_86" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1119 'select' 'select_ln79_86' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1120 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_87)   --->   "%p_Result_88 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_5, i32 7"   --->   Operation 1120 'bitselect' 'p_Result_88' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1121 [1/1] (0.00ns)   --->   "%trunc_ln83_84 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_1, i32 224, i32 255" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1121 'partselect' 'trunc_ln83_84' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1122 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_87)   --->   "%xor_ln83_87 = xor i32 %trunc_ln83_84, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1122 'xor' 'xor_ln83_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1123 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_87 = select i1 %p_Result_88, i32 %trunc_ln83_84, i32 %xor_ln83_87" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1123 'select' 'select_ln79_87' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1124 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_88)   --->   "%p_Result_89 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_5, i32 8"   --->   Operation 1124 'bitselect' 'p_Result_89' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1125 [1/1] (0.00ns)   --->   "%trunc_ln83_85 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_1, i32 256, i32 287" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1125 'partselect' 'trunc_ln83_85' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1126 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_88)   --->   "%xor_ln83_88 = xor i32 %trunc_ln83_85, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1126 'xor' 'xor_ln83_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1127 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_88 = select i1 %p_Result_89, i32 %trunc_ln83_85, i32 %xor_ln83_88" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1127 'select' 'select_ln79_88' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1128 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_89)   --->   "%p_Result_90 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_5, i32 9"   --->   Operation 1128 'bitselect' 'p_Result_90' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1129 [1/1] (0.00ns)   --->   "%trunc_ln83_86 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_1, i32 288, i32 319" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1129 'partselect' 'trunc_ln83_86' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1130 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_89)   --->   "%xor_ln83_89 = xor i32 %trunc_ln83_86, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1130 'xor' 'xor_ln83_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1131 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_89 = select i1 %p_Result_90, i32 %trunc_ln83_86, i32 %xor_ln83_89" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1131 'select' 'select_ln79_89' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1132 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_90)   --->   "%p_Result_91 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_5, i32 10"   --->   Operation 1132 'bitselect' 'p_Result_91' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1133 [1/1] (0.00ns)   --->   "%trunc_ln83_87 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_1, i32 320, i32 351" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1133 'partselect' 'trunc_ln83_87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1134 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_90)   --->   "%xor_ln83_90 = xor i32 %trunc_ln83_87, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1134 'xor' 'xor_ln83_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1135 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_90 = select i1 %p_Result_91, i32 %trunc_ln83_87, i32 %xor_ln83_90" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1135 'select' 'select_ln79_90' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1136 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_91)   --->   "%p_Result_92 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_5, i32 11"   --->   Operation 1136 'bitselect' 'p_Result_92' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1137 [1/1] (0.00ns)   --->   "%trunc_ln83_88 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_1, i32 352, i32 383" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1137 'partselect' 'trunc_ln83_88' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1138 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_91)   --->   "%xor_ln83_91 = xor i32 %trunc_ln83_88, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1138 'xor' 'xor_ln83_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1139 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_91 = select i1 %p_Result_92, i32 %trunc_ln83_88, i32 %xor_ln83_91" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1139 'select' 'select_ln79_91' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1140 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_92)   --->   "%p_Result_93 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_5, i32 12"   --->   Operation 1140 'bitselect' 'p_Result_93' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1141 [1/1] (0.00ns)   --->   "%trunc_ln83_89 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_1, i32 384, i32 415" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1141 'partselect' 'trunc_ln83_89' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1142 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_92)   --->   "%xor_ln83_92 = xor i32 %trunc_ln83_89, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1142 'xor' 'xor_ln83_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1143 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_92 = select i1 %p_Result_93, i32 %trunc_ln83_89, i32 %xor_ln83_92" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1143 'select' 'select_ln79_92' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1144 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_93)   --->   "%p_Result_94 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_5, i32 13"   --->   Operation 1144 'bitselect' 'p_Result_94' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1145 [1/1] (0.00ns)   --->   "%trunc_ln83_90 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_1, i32 416, i32 447" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1145 'partselect' 'trunc_ln83_90' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1146 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_93)   --->   "%xor_ln83_93 = xor i32 %trunc_ln83_90, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1146 'xor' 'xor_ln83_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1147 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_93 = select i1 %p_Result_94, i32 %trunc_ln83_90, i32 %xor_ln83_93" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1147 'select' 'select_ln79_93' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1148 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_94)   --->   "%p_Result_95 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_5, i32 14"   --->   Operation 1148 'bitselect' 'p_Result_95' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1149 [1/1] (0.00ns)   --->   "%trunc_ln83_91 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_1, i32 448, i32 479" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1149 'partselect' 'trunc_ln83_91' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1150 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_94)   --->   "%xor_ln83_94 = xor i32 %trunc_ln83_91, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1150 'xor' 'xor_ln83_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1151 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_94 = select i1 %p_Result_95, i32 %trunc_ln83_91, i32 %xor_ln83_94" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1151 'select' 'select_ln79_94' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1152 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_95)   --->   "%p_Result_96 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_5, i32 15"   --->   Operation 1152 'bitselect' 'p_Result_96' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1153 [1/1] (0.00ns)   --->   "%trunc_ln83_92 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_1, i32 480, i32 511" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1153 'partselect' 'trunc_ln83_92' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1154 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_95)   --->   "%xor_ln83_95 = xor i32 %trunc_ln83_92, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1154 'xor' 'xor_ln83_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1155 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_95 = select i1 %p_Result_96, i32 %trunc_ln83_92, i32 %xor_ln83_95" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1155 'select' 'select_ln79_95' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1156 [1/1] (0.70ns)   --->   "%add4_6 = add i8 %packOfst_read, i8 6"   --->   Operation 1156 'add' 'add4_6' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1157 [1/1] (0.00ns)   --->   "%newIndex7 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %add4_6, i32 4, i32 7"   --->   Operation 1157 'partselect' 'newIndex7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1158 [1/1] (0.00ns)   --->   "%zext_ln819_7 = zext i4 %newIndex7"   --->   Operation 1158 'zext' 'zext_ln819_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1159 [1/1] (0.00ns)   --->   "%trotters_addr_6 = getelementptr i16 %trotters, i64 0, i64 %zext_ln819_7"   --->   Operation 1159 'getelementptr' 'trotters_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1160 [2/2] (0.68ns)   --->   "%trotters_load_6 = load i4 %trotters_addr_6"   --->   Operation 1160 'load' 'trotters_load_6' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 1161 [1/1] (0.00ns)   --->   "%trotters1_addr_6 = getelementptr i16 %trotters1, i64 0, i64 %zext_ln819_7"   --->   Operation 1161 'getelementptr' 'trotters1_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1162 [2/2] (0.68ns)   --->   "%trotters1_load_6 = load i4 %trotters1_addr_6"   --->   Operation 1162 'load' 'trotters1_load_6' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 1163 [1/1] (0.00ns)   --->   "%trotters2_addr_6 = getelementptr i16 %trotters2, i64 0, i64 %zext_ln819_7"   --->   Operation 1163 'getelementptr' 'trotters2_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1164 [2/2] (0.68ns)   --->   "%trotters2_load_6 = load i4 %trotters2_addr_6"   --->   Operation 1164 'load' 'trotters2_load_6' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 1165 [1/1] (0.00ns)   --->   "%trotters3_addr_6 = getelementptr i16 %trotters3, i64 0, i64 %zext_ln819_7"   --->   Operation 1165 'getelementptr' 'trotters3_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1166 [2/2] (0.68ns)   --->   "%trotters3_load_6 = load i4 %trotters3_addr_6"   --->   Operation 1166 'load' 'trotters3_load_6' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 1167 [1/1] (0.00ns)   --->   "%trotters4_addr_6 = getelementptr i16 %trotters4, i64 0, i64 %zext_ln819_7"   --->   Operation 1167 'getelementptr' 'trotters4_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1168 [2/2] (0.68ns)   --->   "%trotters4_load_6 = load i4 %trotters4_addr_6"   --->   Operation 1168 'load' 'trotters4_load_6' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 1169 [1/1] (0.00ns)   --->   "%trotters5_addr_6 = getelementptr i16 %trotters5, i64 0, i64 %zext_ln819_7"   --->   Operation 1169 'getelementptr' 'trotters5_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1170 [2/2] (0.68ns)   --->   "%trotters5_load_6 = load i4 %trotters5_addr_6"   --->   Operation 1170 'load' 'trotters5_load_6' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 1171 [1/1] (0.00ns)   --->   "%trotters6_addr_6 = getelementptr i16 %trotters6, i64 0, i64 %zext_ln819_7"   --->   Operation 1171 'getelementptr' 'trotters6_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1172 [2/2] (0.68ns)   --->   "%trotters6_load_6 = load i4 %trotters6_addr_6"   --->   Operation 1172 'load' 'trotters6_load_6' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 1173 [1/1] (0.00ns)   --->   "%trotters7_addr_6 = getelementptr i16 %trotters7, i64 0, i64 %zext_ln819_7"   --->   Operation 1173 'getelementptr' 'trotters7_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1174 [2/2] (0.68ns)   --->   "%trotters7_load_6 = load i4 %trotters7_addr_6"   --->   Operation 1174 'load' 'trotters7_load_6' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 1175 [1/1] (0.00ns)   --->   "%trotters8_addr_6 = getelementptr i16 %trotters8, i64 0, i64 %zext_ln819_7"   --->   Operation 1175 'getelementptr' 'trotters8_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1176 [2/2] (0.68ns)   --->   "%trotters8_load_6 = load i4 %trotters8_addr_6"   --->   Operation 1176 'load' 'trotters8_load_6' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 1177 [1/1] (0.00ns)   --->   "%trotters9_addr_6 = getelementptr i16 %trotters9, i64 0, i64 %zext_ln819_7"   --->   Operation 1177 'getelementptr' 'trotters9_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1178 [2/2] (0.68ns)   --->   "%trotters9_load_6 = load i4 %trotters9_addr_6"   --->   Operation 1178 'load' 'trotters9_load_6' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 1179 [1/1] (0.00ns)   --->   "%trotters10_addr_6 = getelementptr i16 %trotters10, i64 0, i64 %zext_ln819_7"   --->   Operation 1179 'getelementptr' 'trotters10_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1180 [2/2] (0.68ns)   --->   "%trotters10_load_6 = load i4 %trotters10_addr_6"   --->   Operation 1180 'load' 'trotters10_load_6' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 1181 [1/1] (0.00ns)   --->   "%trotters11_addr_6 = getelementptr i16 %trotters11, i64 0, i64 %zext_ln819_7"   --->   Operation 1181 'getelementptr' 'trotters11_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1182 [2/2] (0.68ns)   --->   "%trotters11_load_6 = load i4 %trotters11_addr_6"   --->   Operation 1182 'load' 'trotters11_load_6' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 1183 [1/1] (0.00ns)   --->   "%trotters12_addr_6 = getelementptr i16 %trotters12, i64 0, i64 %zext_ln819_7"   --->   Operation 1183 'getelementptr' 'trotters12_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1184 [2/2] (0.68ns)   --->   "%trotters12_load_6 = load i4 %trotters12_addr_6"   --->   Operation 1184 'load' 'trotters12_load_6' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 1185 [1/1] (0.00ns)   --->   "%trotters13_addr_6 = getelementptr i16 %trotters13, i64 0, i64 %zext_ln819_7"   --->   Operation 1185 'getelementptr' 'trotters13_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1186 [2/2] (0.68ns)   --->   "%trotters13_load_6 = load i4 %trotters13_addr_6"   --->   Operation 1186 'load' 'trotters13_load_6' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 1187 [1/1] (0.00ns)   --->   "%trotters14_addr_6 = getelementptr i16 %trotters14, i64 0, i64 %zext_ln819_7"   --->   Operation 1187 'getelementptr' 'trotters14_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1188 [2/2] (0.68ns)   --->   "%trotters14_load_6 = load i4 %trotters14_addr_6"   --->   Operation 1188 'load' 'trotters14_load_6' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 1189 [1/1] (0.00ns)   --->   "%trotters15_addr_6 = getelementptr i16 %trotters15, i64 0, i64 %zext_ln819_7"   --->   Operation 1189 'getelementptr' 'trotters15_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1190 [2/2] (0.68ns)   --->   "%trotters15_load_6 = load i4 %trotters15_addr_6"   --->   Operation 1190 'load' 'trotters15_load_6' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 1191 [1/1] (0.00ns)   --->   "%JcoupLocal_addr_6 = getelementptr i512 %JcoupLocal, i64 0, i64 %zext_ln819_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1191 'getelementptr' 'JcoupLocal_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1192 [2/2] (0.74ns)   --->   "%JcoupLocal_load_6 = load i4 %JcoupLocal_addr_6" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1192 'load' 'JcoupLocal_load_6' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_4 : Operation 1193 [1/1] (0.00ns)   --->   "%JcoupLocal16_addr_6 = getelementptr i512 %JcoupLocal16, i64 0, i64 %zext_ln819_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1193 'getelementptr' 'JcoupLocal16_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1194 [2/2] (0.74ns)   --->   "%JcoupLocal16_load_6 = load i4 %JcoupLocal16_addr_6" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1194 'load' 'JcoupLocal16_load_6' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_4 : Operation 1195 [1/1] (0.00ns)   --->   "%JcoupLocal17_addr_6 = getelementptr i512 %JcoupLocal17, i64 0, i64 %zext_ln819_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1195 'getelementptr' 'JcoupLocal17_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1196 [2/2] (0.74ns)   --->   "%JcoupLocal17_load_6 = load i4 %JcoupLocal17_addr_6" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1196 'load' 'JcoupLocal17_load_6' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_4 : Operation 1197 [1/1] (0.00ns)   --->   "%JcoupLocal18_addr_6 = getelementptr i512 %JcoupLocal18, i64 0, i64 %zext_ln819_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1197 'getelementptr' 'JcoupLocal18_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1198 [2/2] (0.74ns)   --->   "%JcoupLocal18_load_6 = load i4 %JcoupLocal18_addr_6" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1198 'load' 'JcoupLocal18_load_6' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_4 : Operation 1199 [1/1] (0.00ns)   --->   "%JcoupLocal19_addr_6 = getelementptr i512 %JcoupLocal19, i64 0, i64 %zext_ln819_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1199 'getelementptr' 'JcoupLocal19_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1200 [2/2] (0.74ns)   --->   "%JcoupLocal19_load_6 = load i4 %JcoupLocal19_addr_6" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1200 'load' 'JcoupLocal19_load_6' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_4 : Operation 1201 [1/1] (0.00ns)   --->   "%JcoupLocal20_addr_6 = getelementptr i512 %JcoupLocal20, i64 0, i64 %zext_ln819_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1201 'getelementptr' 'JcoupLocal20_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1202 [2/2] (0.74ns)   --->   "%JcoupLocal20_load_6 = load i4 %JcoupLocal20_addr_6" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1202 'load' 'JcoupLocal20_load_6' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_4 : Operation 1203 [1/1] (0.00ns)   --->   "%JcoupLocal21_addr_6 = getelementptr i512 %JcoupLocal21, i64 0, i64 %zext_ln819_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1203 'getelementptr' 'JcoupLocal21_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1204 [2/2] (0.74ns)   --->   "%JcoupLocal21_load_6 = load i4 %JcoupLocal21_addr_6" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1204 'load' 'JcoupLocal21_load_6' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_4 : Operation 1205 [1/1] (0.00ns)   --->   "%JcoupLocal22_addr_6 = getelementptr i512 %JcoupLocal22, i64 0, i64 %zext_ln819_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1205 'getelementptr' 'JcoupLocal22_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1206 [2/2] (0.74ns)   --->   "%JcoupLocal22_load_6 = load i4 %JcoupLocal22_addr_6" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1206 'load' 'JcoupLocal22_load_6' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_4 : Operation 1207 [1/1] (0.00ns)   --->   "%JcoupLocal23_addr_6 = getelementptr i512 %JcoupLocal23, i64 0, i64 %zext_ln819_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1207 'getelementptr' 'JcoupLocal23_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1208 [2/2] (0.74ns)   --->   "%JcoupLocal23_load_6 = load i4 %JcoupLocal23_addr_6" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1208 'load' 'JcoupLocal23_load_6' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_4 : Operation 1209 [1/1] (0.00ns)   --->   "%JcoupLocal24_addr_6 = getelementptr i512 %JcoupLocal24, i64 0, i64 %zext_ln819_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1209 'getelementptr' 'JcoupLocal24_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1210 [2/2] (0.74ns)   --->   "%JcoupLocal24_load_6 = load i4 %JcoupLocal24_addr_6" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1210 'load' 'JcoupLocal24_load_6' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_4 : Operation 1211 [1/1] (0.00ns)   --->   "%JcoupLocal25_addr_6 = getelementptr i512 %JcoupLocal25, i64 0, i64 %zext_ln819_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1211 'getelementptr' 'JcoupLocal25_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1212 [2/2] (0.74ns)   --->   "%JcoupLocal25_load_6 = load i4 %JcoupLocal25_addr_6" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1212 'load' 'JcoupLocal25_load_6' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_4 : Operation 1213 [1/1] (0.00ns)   --->   "%JcoupLocal26_addr_6 = getelementptr i512 %JcoupLocal26, i64 0, i64 %zext_ln819_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1213 'getelementptr' 'JcoupLocal26_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1214 [2/2] (0.74ns)   --->   "%JcoupLocal26_load_6 = load i4 %JcoupLocal26_addr_6" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1214 'load' 'JcoupLocal26_load_6' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_4 : Operation 1215 [1/1] (0.00ns)   --->   "%JcoupLocal27_addr_6 = getelementptr i512 %JcoupLocal27, i64 0, i64 %zext_ln819_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1215 'getelementptr' 'JcoupLocal27_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1216 [2/2] (0.74ns)   --->   "%JcoupLocal27_load_6 = load i4 %JcoupLocal27_addr_6" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1216 'load' 'JcoupLocal27_load_6' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_4 : Operation 1217 [1/1] (0.00ns)   --->   "%JcoupLocal28_addr_6 = getelementptr i512 %JcoupLocal28, i64 0, i64 %zext_ln819_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1217 'getelementptr' 'JcoupLocal28_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1218 [2/2] (0.74ns)   --->   "%JcoupLocal28_load_6 = load i4 %JcoupLocal28_addr_6" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1218 'load' 'JcoupLocal28_load_6' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_4 : Operation 1219 [1/1] (0.00ns)   --->   "%JcoupLocal29_addr_6 = getelementptr i512 %JcoupLocal29, i64 0, i64 %zext_ln819_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1219 'getelementptr' 'JcoupLocal29_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1220 [2/2] (0.74ns)   --->   "%JcoupLocal29_load_6 = load i4 %JcoupLocal29_addr_6" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1220 'load' 'JcoupLocal29_load_6' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_4 : Operation 1221 [1/1] (0.00ns)   --->   "%JcoupLocal30_addr_6 = getelementptr i512 %JcoupLocal30, i64 0, i64 %zext_ln819_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1221 'getelementptr' 'JcoupLocal30_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1222 [2/2] (0.74ns)   --->   "%JcoupLocal30_load_6 = load i4 %JcoupLocal30_addr_6" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1222 'load' 'JcoupLocal30_load_6' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_4 : Operation 1223 [1/1] (0.70ns)   --->   "%add4_7 = add i8 %packOfst_read, i8 7"   --->   Operation 1223 'add' 'add4_7' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1224 [1/1] (0.00ns)   --->   "%newIndex8 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %add4_7, i32 4, i32 7"   --->   Operation 1224 'partselect' 'newIndex8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1225 [1/1] (0.00ns)   --->   "%zext_ln819_8 = zext i4 %newIndex8"   --->   Operation 1225 'zext' 'zext_ln819_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1226 [1/1] (0.00ns)   --->   "%trotters_addr_7 = getelementptr i16 %trotters, i64 0, i64 %zext_ln819_8"   --->   Operation 1226 'getelementptr' 'trotters_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1227 [2/2] (0.68ns)   --->   "%trotters_load_7 = load i4 %trotters_addr_7"   --->   Operation 1227 'load' 'trotters_load_7' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 1228 [1/1] (0.00ns)   --->   "%trotters1_addr_7 = getelementptr i16 %trotters1, i64 0, i64 %zext_ln819_8"   --->   Operation 1228 'getelementptr' 'trotters1_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1229 [2/2] (0.68ns)   --->   "%trotters1_load_7 = load i4 %trotters1_addr_7"   --->   Operation 1229 'load' 'trotters1_load_7' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 1230 [1/1] (0.00ns)   --->   "%trotters2_addr_7 = getelementptr i16 %trotters2, i64 0, i64 %zext_ln819_8"   --->   Operation 1230 'getelementptr' 'trotters2_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1231 [2/2] (0.68ns)   --->   "%trotters2_load_7 = load i4 %trotters2_addr_7"   --->   Operation 1231 'load' 'trotters2_load_7' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 1232 [1/1] (0.00ns)   --->   "%trotters3_addr_7 = getelementptr i16 %trotters3, i64 0, i64 %zext_ln819_8"   --->   Operation 1232 'getelementptr' 'trotters3_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1233 [2/2] (0.68ns)   --->   "%trotters3_load_7 = load i4 %trotters3_addr_7"   --->   Operation 1233 'load' 'trotters3_load_7' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 1234 [1/1] (0.00ns)   --->   "%trotters4_addr_7 = getelementptr i16 %trotters4, i64 0, i64 %zext_ln819_8"   --->   Operation 1234 'getelementptr' 'trotters4_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1235 [2/2] (0.68ns)   --->   "%trotters4_load_7 = load i4 %trotters4_addr_7"   --->   Operation 1235 'load' 'trotters4_load_7' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 1236 [1/1] (0.00ns)   --->   "%trotters5_addr_7 = getelementptr i16 %trotters5, i64 0, i64 %zext_ln819_8"   --->   Operation 1236 'getelementptr' 'trotters5_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1237 [2/2] (0.68ns)   --->   "%trotters5_load_7 = load i4 %trotters5_addr_7"   --->   Operation 1237 'load' 'trotters5_load_7' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 1238 [1/1] (0.00ns)   --->   "%trotters6_addr_7 = getelementptr i16 %trotters6, i64 0, i64 %zext_ln819_8"   --->   Operation 1238 'getelementptr' 'trotters6_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1239 [2/2] (0.68ns)   --->   "%trotters6_load_7 = load i4 %trotters6_addr_7"   --->   Operation 1239 'load' 'trotters6_load_7' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 1240 [1/1] (0.00ns)   --->   "%trotters7_addr_7 = getelementptr i16 %trotters7, i64 0, i64 %zext_ln819_8"   --->   Operation 1240 'getelementptr' 'trotters7_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1241 [2/2] (0.68ns)   --->   "%trotters7_load_7 = load i4 %trotters7_addr_7"   --->   Operation 1241 'load' 'trotters7_load_7' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 1242 [1/1] (0.00ns)   --->   "%trotters8_addr_7 = getelementptr i16 %trotters8, i64 0, i64 %zext_ln819_8"   --->   Operation 1242 'getelementptr' 'trotters8_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1243 [2/2] (0.68ns)   --->   "%trotters8_load_7 = load i4 %trotters8_addr_7"   --->   Operation 1243 'load' 'trotters8_load_7' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 1244 [1/1] (0.00ns)   --->   "%trotters9_addr_7 = getelementptr i16 %trotters9, i64 0, i64 %zext_ln819_8"   --->   Operation 1244 'getelementptr' 'trotters9_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1245 [2/2] (0.68ns)   --->   "%trotters9_load_7 = load i4 %trotters9_addr_7"   --->   Operation 1245 'load' 'trotters9_load_7' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 1246 [1/1] (0.00ns)   --->   "%trotters10_addr_7 = getelementptr i16 %trotters10, i64 0, i64 %zext_ln819_8"   --->   Operation 1246 'getelementptr' 'trotters10_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1247 [2/2] (0.68ns)   --->   "%trotters10_load_7 = load i4 %trotters10_addr_7"   --->   Operation 1247 'load' 'trotters10_load_7' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 1248 [1/1] (0.00ns)   --->   "%trotters11_addr_7 = getelementptr i16 %trotters11, i64 0, i64 %zext_ln819_8"   --->   Operation 1248 'getelementptr' 'trotters11_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1249 [2/2] (0.68ns)   --->   "%trotters11_load_7 = load i4 %trotters11_addr_7"   --->   Operation 1249 'load' 'trotters11_load_7' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 1250 [1/1] (0.00ns)   --->   "%trotters12_addr_7 = getelementptr i16 %trotters12, i64 0, i64 %zext_ln819_8"   --->   Operation 1250 'getelementptr' 'trotters12_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1251 [2/2] (0.68ns)   --->   "%trotters12_load_7 = load i4 %trotters12_addr_7"   --->   Operation 1251 'load' 'trotters12_load_7' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 1252 [1/1] (0.00ns)   --->   "%trotters13_addr_7 = getelementptr i16 %trotters13, i64 0, i64 %zext_ln819_8"   --->   Operation 1252 'getelementptr' 'trotters13_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1253 [2/2] (0.68ns)   --->   "%trotters13_load_7 = load i4 %trotters13_addr_7"   --->   Operation 1253 'load' 'trotters13_load_7' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 1254 [1/1] (0.00ns)   --->   "%trotters14_addr_7 = getelementptr i16 %trotters14, i64 0, i64 %zext_ln819_8"   --->   Operation 1254 'getelementptr' 'trotters14_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1255 [2/2] (0.68ns)   --->   "%trotters14_load_7 = load i4 %trotters14_addr_7"   --->   Operation 1255 'load' 'trotters14_load_7' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 1256 [1/1] (0.00ns)   --->   "%trotters15_addr_7 = getelementptr i16 %trotters15, i64 0, i64 %zext_ln819_8"   --->   Operation 1256 'getelementptr' 'trotters15_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1257 [2/2] (0.68ns)   --->   "%trotters15_load_7 = load i4 %trotters15_addr_7"   --->   Operation 1257 'load' 'trotters15_load_7' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 1258 [1/1] (0.00ns)   --->   "%JcoupLocal_addr_7 = getelementptr i512 %JcoupLocal, i64 0, i64 %zext_ln819_8" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1258 'getelementptr' 'JcoupLocal_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1259 [2/2] (0.74ns)   --->   "%JcoupLocal_load_7 = load i4 %JcoupLocal_addr_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1259 'load' 'JcoupLocal_load_7' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_4 : Operation 1260 [1/1] (0.00ns)   --->   "%JcoupLocal16_addr_7 = getelementptr i512 %JcoupLocal16, i64 0, i64 %zext_ln819_8" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1260 'getelementptr' 'JcoupLocal16_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1261 [2/2] (0.74ns)   --->   "%JcoupLocal16_load_7 = load i4 %JcoupLocal16_addr_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1261 'load' 'JcoupLocal16_load_7' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_4 : Operation 1262 [1/1] (0.00ns)   --->   "%JcoupLocal17_addr_7 = getelementptr i512 %JcoupLocal17, i64 0, i64 %zext_ln819_8" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1262 'getelementptr' 'JcoupLocal17_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1263 [2/2] (0.74ns)   --->   "%JcoupLocal17_load_7 = load i4 %JcoupLocal17_addr_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1263 'load' 'JcoupLocal17_load_7' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_4 : Operation 1264 [1/1] (0.00ns)   --->   "%JcoupLocal18_addr_7 = getelementptr i512 %JcoupLocal18, i64 0, i64 %zext_ln819_8" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1264 'getelementptr' 'JcoupLocal18_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1265 [2/2] (0.74ns)   --->   "%JcoupLocal18_load_7 = load i4 %JcoupLocal18_addr_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1265 'load' 'JcoupLocal18_load_7' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_4 : Operation 1266 [1/1] (0.00ns)   --->   "%JcoupLocal19_addr_7 = getelementptr i512 %JcoupLocal19, i64 0, i64 %zext_ln819_8" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1266 'getelementptr' 'JcoupLocal19_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1267 [2/2] (0.74ns)   --->   "%JcoupLocal19_load_7 = load i4 %JcoupLocal19_addr_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1267 'load' 'JcoupLocal19_load_7' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_4 : Operation 1268 [1/1] (0.00ns)   --->   "%JcoupLocal20_addr_7 = getelementptr i512 %JcoupLocal20, i64 0, i64 %zext_ln819_8" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1268 'getelementptr' 'JcoupLocal20_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1269 [2/2] (0.74ns)   --->   "%JcoupLocal20_load_7 = load i4 %JcoupLocal20_addr_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1269 'load' 'JcoupLocal20_load_7' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_4 : Operation 1270 [1/1] (0.00ns)   --->   "%JcoupLocal21_addr_7 = getelementptr i512 %JcoupLocal21, i64 0, i64 %zext_ln819_8" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1270 'getelementptr' 'JcoupLocal21_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1271 [2/2] (0.74ns)   --->   "%JcoupLocal21_load_7 = load i4 %JcoupLocal21_addr_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1271 'load' 'JcoupLocal21_load_7' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_4 : Operation 1272 [1/1] (0.00ns)   --->   "%JcoupLocal22_addr_7 = getelementptr i512 %JcoupLocal22, i64 0, i64 %zext_ln819_8" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1272 'getelementptr' 'JcoupLocal22_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1273 [2/2] (0.74ns)   --->   "%JcoupLocal22_load_7 = load i4 %JcoupLocal22_addr_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1273 'load' 'JcoupLocal22_load_7' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_4 : Operation 1274 [1/1] (0.00ns)   --->   "%JcoupLocal23_addr_7 = getelementptr i512 %JcoupLocal23, i64 0, i64 %zext_ln819_8" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1274 'getelementptr' 'JcoupLocal23_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1275 [2/2] (0.74ns)   --->   "%JcoupLocal23_load_7 = load i4 %JcoupLocal23_addr_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1275 'load' 'JcoupLocal23_load_7' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_4 : Operation 1276 [1/1] (0.00ns)   --->   "%JcoupLocal24_addr_7 = getelementptr i512 %JcoupLocal24, i64 0, i64 %zext_ln819_8" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1276 'getelementptr' 'JcoupLocal24_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1277 [2/2] (0.74ns)   --->   "%JcoupLocal24_load_7 = load i4 %JcoupLocal24_addr_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1277 'load' 'JcoupLocal24_load_7' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_4 : Operation 1278 [1/1] (0.00ns)   --->   "%JcoupLocal25_addr_7 = getelementptr i512 %JcoupLocal25, i64 0, i64 %zext_ln819_8" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1278 'getelementptr' 'JcoupLocal25_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1279 [2/2] (0.74ns)   --->   "%JcoupLocal25_load_7 = load i4 %JcoupLocal25_addr_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1279 'load' 'JcoupLocal25_load_7' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_4 : Operation 1280 [1/1] (0.00ns)   --->   "%JcoupLocal26_addr_7 = getelementptr i512 %JcoupLocal26, i64 0, i64 %zext_ln819_8" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1280 'getelementptr' 'JcoupLocal26_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1281 [2/2] (0.74ns)   --->   "%JcoupLocal26_load_7 = load i4 %JcoupLocal26_addr_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1281 'load' 'JcoupLocal26_load_7' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_4 : Operation 1282 [1/1] (0.00ns)   --->   "%JcoupLocal27_addr_7 = getelementptr i512 %JcoupLocal27, i64 0, i64 %zext_ln819_8" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1282 'getelementptr' 'JcoupLocal27_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1283 [2/2] (0.74ns)   --->   "%JcoupLocal27_load_7 = load i4 %JcoupLocal27_addr_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1283 'load' 'JcoupLocal27_load_7' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_4 : Operation 1284 [1/1] (0.00ns)   --->   "%JcoupLocal28_addr_7 = getelementptr i512 %JcoupLocal28, i64 0, i64 %zext_ln819_8" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1284 'getelementptr' 'JcoupLocal28_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1285 [2/2] (0.74ns)   --->   "%JcoupLocal28_load_7 = load i4 %JcoupLocal28_addr_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1285 'load' 'JcoupLocal28_load_7' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_4 : Operation 1286 [1/1] (0.00ns)   --->   "%JcoupLocal29_addr_7 = getelementptr i512 %JcoupLocal29, i64 0, i64 %zext_ln819_8" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1286 'getelementptr' 'JcoupLocal29_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1287 [2/2] (0.74ns)   --->   "%JcoupLocal29_load_7 = load i4 %JcoupLocal29_addr_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1287 'load' 'JcoupLocal29_load_7' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_4 : Operation 1288 [1/1] (0.00ns)   --->   "%JcoupLocal30_addr_7 = getelementptr i512 %JcoupLocal30, i64 0, i64 %zext_ln819_8" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1288 'getelementptr' 'JcoupLocal30_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1289 [2/2] (0.74ns)   --->   "%JcoupLocal30_load_7 = load i4 %JcoupLocal30_addr_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1289 'load' 'JcoupLocal30_load_7' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_4 : Operation 1290 [6/7] (2.34ns)   --->   "%add3_i_i_i_i = fadd i32 %bitcast_ln79, i32 %bitcast_ln79_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 1290 'fadd' 'add3_i_i_i_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1291 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_s = fadd i32 %bitcast_ln79_2, i32 %bitcast_ln79_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 1291 'fadd' 'add3_i_i_i_i_s' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1292 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_16 = fadd i32 %bitcast_ln79_4, i32 %bitcast_ln79_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 1292 'fadd' 'add3_i_i_i_i_16' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1293 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_17 = fadd i32 %bitcast_ln79_6, i32 %bitcast_ln79_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 1293 'fadd' 'add3_i_i_i_i_17' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1294 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_18 = fadd i32 %bitcast_ln79_8, i32 %bitcast_ln79_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 1294 'fadd' 'add3_i_i_i_i_18' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1295 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_19 = fadd i32 %bitcast_ln79_10, i32 %bitcast_ln79_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 1295 'fadd' 'add3_i_i_i_i_19' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1296 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_20 = fadd i32 %bitcast_ln79_12, i32 %bitcast_ln79_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 1296 'fadd' 'add3_i_i_i_i_20' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1297 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_21 = fadd i32 %bitcast_ln79_14, i32 %bitcast_ln79_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 1297 'fadd' 'add3_i_i_i_i_21' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1298 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_1 = fadd i32 %bitcast_ln79_16, i32 %bitcast_ln79_17" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 1298 'fadd' 'add3_i_i_i_i_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1299 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_1_1 = fadd i32 %bitcast_ln79_18, i32 %bitcast_ln79_19" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 1299 'fadd' 'add3_i_i_i_i_1_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1300 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_1_2 = fadd i32 %bitcast_ln79_20, i32 %bitcast_ln79_21" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 1300 'fadd' 'add3_i_i_i_i_1_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1301 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_1_3 = fadd i32 %bitcast_ln79_22, i32 %bitcast_ln79_23" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 1301 'fadd' 'add3_i_i_i_i_1_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1302 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_1_4 = fadd i32 %bitcast_ln79_24, i32 %bitcast_ln79_25" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 1302 'fadd' 'add3_i_i_i_i_1_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1303 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_1_5 = fadd i32 %bitcast_ln79_26, i32 %bitcast_ln79_27" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 1303 'fadd' 'add3_i_i_i_i_1_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1304 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_1_6 = fadd i32 %bitcast_ln79_28, i32 %bitcast_ln79_29" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 1304 'fadd' 'add3_i_i_i_i_1_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1305 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_1_7 = fadd i32 %bitcast_ln79_30, i32 %bitcast_ln79_31" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 1305 'fadd' 'add3_i_i_i_i_1_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1306 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_2 = fadd i32 %bitcast_ln79_32, i32 %bitcast_ln79_33" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 1306 'fadd' 'add3_i_i_i_i_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1307 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_2_1 = fadd i32 %bitcast_ln79_34, i32 %bitcast_ln79_35" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 1307 'fadd' 'add3_i_i_i_i_2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1308 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_2_2 = fadd i32 %bitcast_ln79_36, i32 %bitcast_ln79_37" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 1308 'fadd' 'add3_i_i_i_i_2_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1309 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_2_3 = fadd i32 %bitcast_ln79_38, i32 %bitcast_ln79_39" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 1309 'fadd' 'add3_i_i_i_i_2_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1310 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_2_4 = fadd i32 %bitcast_ln79_40, i32 %bitcast_ln79_41" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 1310 'fadd' 'add3_i_i_i_i_2_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1311 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_2_5 = fadd i32 %bitcast_ln79_42, i32 %bitcast_ln79_43" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 1311 'fadd' 'add3_i_i_i_i_2_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1312 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_2_6 = fadd i32 %bitcast_ln79_44, i32 %bitcast_ln79_45" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 1312 'fadd' 'add3_i_i_i_i_2_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1313 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_2_7 = fadd i32 %bitcast_ln79_46, i32 %bitcast_ln79_47" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 1313 'fadd' 'add3_i_i_i_i_2_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1314 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_3 = fadd i32 %bitcast_ln79_48, i32 %bitcast_ln79_49" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 1314 'fadd' 'add3_i_i_i_i_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1315 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_3_1 = fadd i32 %bitcast_ln79_50, i32 %bitcast_ln79_51" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 1315 'fadd' 'add3_i_i_i_i_3_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1316 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_3_2 = fadd i32 %bitcast_ln79_52, i32 %bitcast_ln79_53" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 1316 'fadd' 'add3_i_i_i_i_3_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1317 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_3_3 = fadd i32 %bitcast_ln79_54, i32 %bitcast_ln79_55" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 1317 'fadd' 'add3_i_i_i_i_3_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1318 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_3_4 = fadd i32 %bitcast_ln79_56, i32 %bitcast_ln79_57" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 1318 'fadd' 'add3_i_i_i_i_3_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1319 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_3_5 = fadd i32 %bitcast_ln79_58, i32 %bitcast_ln79_59" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 1319 'fadd' 'add3_i_i_i_i_3_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1320 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_3_6 = fadd i32 %bitcast_ln79_60, i32 %bitcast_ln79_61" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 1320 'fadd' 'add3_i_i_i_i_3_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1321 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_3_7 = fadd i32 %bitcast_ln79_62, i32 %bitcast_ln79_63" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 1321 'fadd' 'add3_i_i_i_i_3_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.34>
ST_5 : Operation 1322 [1/1] (0.00ns)   --->   "%bitcast_ln79_64 = bitcast i32 %select_ln79_64" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1322 'bitcast' 'bitcast_ln79_64' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1323 [1/1] (0.00ns)   --->   "%bitcast_ln79_65 = bitcast i32 %select_ln79_65" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1323 'bitcast' 'bitcast_ln79_65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1324 [1/1] (0.00ns)   --->   "%bitcast_ln79_66 = bitcast i32 %select_ln79_66" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1324 'bitcast' 'bitcast_ln79_66' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1325 [1/1] (0.00ns)   --->   "%bitcast_ln79_67 = bitcast i32 %select_ln79_67" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1325 'bitcast' 'bitcast_ln79_67' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1326 [1/1] (0.00ns)   --->   "%bitcast_ln79_68 = bitcast i32 %select_ln79_68" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1326 'bitcast' 'bitcast_ln79_68' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1327 [1/1] (0.00ns)   --->   "%bitcast_ln79_69 = bitcast i32 %select_ln79_69" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1327 'bitcast' 'bitcast_ln79_69' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1328 [1/1] (0.00ns)   --->   "%bitcast_ln79_70 = bitcast i32 %select_ln79_70" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1328 'bitcast' 'bitcast_ln79_70' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1329 [1/1] (0.00ns)   --->   "%bitcast_ln79_71 = bitcast i32 %select_ln79_71" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1329 'bitcast' 'bitcast_ln79_71' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1330 [1/1] (0.00ns)   --->   "%fpBuffer_4_8 = bitcast i32 %select_ln79_72" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1330 'bitcast' 'fpBuffer_4_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1331 [1/1] (0.00ns)   --->   "%fpBuffer_4_9 = bitcast i32 %select_ln79_73" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1331 'bitcast' 'fpBuffer_4_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1332 [1/1] (0.00ns)   --->   "%fpBuffer_4_10 = bitcast i32 %select_ln79_74" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1332 'bitcast' 'fpBuffer_4_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1333 [1/1] (0.00ns)   --->   "%fpBuffer_4_11 = bitcast i32 %select_ln79_75" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1333 'bitcast' 'fpBuffer_4_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1334 [1/1] (0.00ns)   --->   "%fpBuffer_4_12 = bitcast i32 %select_ln79_76" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1334 'bitcast' 'fpBuffer_4_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1335 [1/1] (0.00ns)   --->   "%fpBuffer_4_13 = bitcast i32 %select_ln79_77" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1335 'bitcast' 'fpBuffer_4_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1336 [1/1] (0.00ns)   --->   "%fpBuffer_4_14 = bitcast i32 %select_ln79_78" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1336 'bitcast' 'fpBuffer_4_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1337 [1/1] (0.00ns)   --->   "%fpBuffer_4_15 = bitcast i32 %select_ln79_79" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1337 'bitcast' 'fpBuffer_4_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1338 [1/1] (0.00ns)   --->   "%fpBuffer_5_0 = bitcast i32 %select_ln79_80" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1338 'bitcast' 'fpBuffer_5_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1339 [1/1] (0.00ns)   --->   "%fpBuffer_5_1 = bitcast i32 %select_ln79_81" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1339 'bitcast' 'fpBuffer_5_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1340 [1/1] (0.00ns)   --->   "%fpBuffer_5_2 = bitcast i32 %select_ln79_82" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1340 'bitcast' 'fpBuffer_5_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1341 [1/1] (0.00ns)   --->   "%fpBuffer_5_3 = bitcast i32 %select_ln79_83" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1341 'bitcast' 'fpBuffer_5_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1342 [1/1] (0.00ns)   --->   "%fpBuffer_5_4 = bitcast i32 %select_ln79_84" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1342 'bitcast' 'fpBuffer_5_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1343 [1/1] (0.00ns)   --->   "%fpBuffer_5_5 = bitcast i32 %select_ln79_85" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1343 'bitcast' 'fpBuffer_5_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1344 [1/1] (0.00ns)   --->   "%fpBuffer_5_6 = bitcast i32 %select_ln79_86" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1344 'bitcast' 'fpBuffer_5_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1345 [1/1] (0.00ns)   --->   "%fpBuffer_5_7 = bitcast i32 %select_ln79_87" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1345 'bitcast' 'fpBuffer_5_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1346 [1/1] (0.00ns)   --->   "%fpBuffer_5_8 = bitcast i32 %select_ln79_88" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1346 'bitcast' 'fpBuffer_5_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1347 [1/1] (0.00ns)   --->   "%fpBuffer_5_9 = bitcast i32 %select_ln79_89" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1347 'bitcast' 'fpBuffer_5_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1348 [1/1] (0.00ns)   --->   "%fpBuffer_5_10 = bitcast i32 %select_ln79_90" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1348 'bitcast' 'fpBuffer_5_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1349 [1/1] (0.00ns)   --->   "%fpBuffer_5_11 = bitcast i32 %select_ln79_91" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1349 'bitcast' 'fpBuffer_5_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1350 [1/1] (0.00ns)   --->   "%fpBuffer_5_12 = bitcast i32 %select_ln79_92" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1350 'bitcast' 'fpBuffer_5_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1351 [1/1] (0.00ns)   --->   "%fpBuffer_5_13 = bitcast i32 %select_ln79_93" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1351 'bitcast' 'fpBuffer_5_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1352 [1/1] (0.00ns)   --->   "%fpBuffer_5_14 = bitcast i32 %select_ln79_94" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1352 'bitcast' 'fpBuffer_5_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1353 [1/1] (0.00ns)   --->   "%fpBuffer_5_15 = bitcast i32 %select_ln79_95" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1353 'bitcast' 'fpBuffer_5_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1354 [1/1] (0.70ns)   --->   "%arrayNo_trunc218 = add i4 %empty, i4 6"   --->   Operation 1354 'add' 'arrayNo_trunc218' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1355 [1/1] (0.00ns)   --->   "%arrayNo219 = zext i4 %arrayNo_trunc218"   --->   Operation 1355 'zext' 'arrayNo219' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1356 [1/2] (0.68ns)   --->   "%trotters_load_6 = load i4 %trotters_addr_6"   --->   Operation 1356 'load' 'trotters_load_6' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 1357 [1/2] (0.68ns)   --->   "%trotters1_load_6 = load i4 %trotters1_addr_6"   --->   Operation 1357 'load' 'trotters1_load_6' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 1358 [1/2] (0.68ns)   --->   "%trotters2_load_6 = load i4 %trotters2_addr_6"   --->   Operation 1358 'load' 'trotters2_load_6' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 1359 [1/2] (0.68ns)   --->   "%trotters3_load_6 = load i4 %trotters3_addr_6"   --->   Operation 1359 'load' 'trotters3_load_6' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 1360 [1/2] (0.68ns)   --->   "%trotters4_load_6 = load i4 %trotters4_addr_6"   --->   Operation 1360 'load' 'trotters4_load_6' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 1361 [1/2] (0.68ns)   --->   "%trotters5_load_6 = load i4 %trotters5_addr_6"   --->   Operation 1361 'load' 'trotters5_load_6' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 1362 [1/2] (0.68ns)   --->   "%trotters6_load_6 = load i4 %trotters6_addr_6"   --->   Operation 1362 'load' 'trotters6_load_6' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 1363 [1/2] (0.68ns)   --->   "%trotters7_load_6 = load i4 %trotters7_addr_6"   --->   Operation 1363 'load' 'trotters7_load_6' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 1364 [1/2] (0.68ns)   --->   "%trotters8_load_6 = load i4 %trotters8_addr_6"   --->   Operation 1364 'load' 'trotters8_load_6' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 1365 [1/2] (0.68ns)   --->   "%trotters9_load_6 = load i4 %trotters9_addr_6"   --->   Operation 1365 'load' 'trotters9_load_6' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 1366 [1/2] (0.68ns)   --->   "%trotters10_load_6 = load i4 %trotters10_addr_6"   --->   Operation 1366 'load' 'trotters10_load_6' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 1367 [1/2] (0.68ns)   --->   "%trotters11_load_6 = load i4 %trotters11_addr_6"   --->   Operation 1367 'load' 'trotters11_load_6' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 1368 [1/2] (0.68ns)   --->   "%trotters12_load_6 = load i4 %trotters12_addr_6"   --->   Operation 1368 'load' 'trotters12_load_6' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 1369 [1/2] (0.68ns)   --->   "%trotters13_load_6 = load i4 %trotters13_addr_6"   --->   Operation 1369 'load' 'trotters13_load_6' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 1370 [1/2] (0.68ns)   --->   "%trotters14_load_6 = load i4 %trotters14_addr_6"   --->   Operation 1370 'load' 'trotters14_load_6' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 1371 [1/2] (0.68ns)   --->   "%trotters15_load_6 = load i4 %trotters15_addr_6"   --->   Operation 1371 'load' 'trotters15_load_6' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 1372 [1/1] (0.49ns)   --->   "%p_Val2_6 = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i64, i16 %trotters_load_6, i16 %trotters1_load_6, i16 %trotters2_load_6, i16 %trotters3_load_6, i16 %trotters4_load_6, i16 %trotters5_load_6, i16 %trotters6_load_6, i16 %trotters7_load_6, i16 %trotters8_load_6, i16 %trotters9_load_6, i16 %trotters10_load_6, i16 %trotters11_load_6, i16 %trotters12_load_6, i16 %trotters13_load_6, i16 %trotters14_load_6, i16 %trotters15_load_6, i64 %arrayNo219"   --->   Operation 1372 'mux' 'p_Val2_6' <Predicate = true> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1373 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_96)   --->   "%p_Result_97 = trunc i16 %p_Val2_6"   --->   Operation 1373 'trunc' 'p_Result_97' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1374 [1/2] (0.74ns)   --->   "%JcoupLocal_load_6 = load i4 %JcoupLocal_addr_6" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1374 'load' 'JcoupLocal_load_6' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_5 : Operation 1375 [1/2] (0.74ns)   --->   "%JcoupLocal16_load_6 = load i4 %JcoupLocal16_addr_6" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1375 'load' 'JcoupLocal16_load_6' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_5 : Operation 1376 [1/2] (0.74ns)   --->   "%JcoupLocal17_load_6 = load i4 %JcoupLocal17_addr_6" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1376 'load' 'JcoupLocal17_load_6' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_5 : Operation 1377 [1/2] (0.74ns)   --->   "%JcoupLocal18_load_6 = load i4 %JcoupLocal18_addr_6" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1377 'load' 'JcoupLocal18_load_6' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_5 : Operation 1378 [1/2] (0.74ns)   --->   "%JcoupLocal19_load_6 = load i4 %JcoupLocal19_addr_6" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1378 'load' 'JcoupLocal19_load_6' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_5 : Operation 1379 [1/2] (0.74ns)   --->   "%JcoupLocal20_load_6 = load i4 %JcoupLocal20_addr_6" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1379 'load' 'JcoupLocal20_load_6' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_5 : Operation 1380 [1/2] (0.74ns)   --->   "%JcoupLocal21_load_6 = load i4 %JcoupLocal21_addr_6" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1380 'load' 'JcoupLocal21_load_6' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_5 : Operation 1381 [1/2] (0.74ns)   --->   "%JcoupLocal22_load_6 = load i4 %JcoupLocal22_addr_6" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1381 'load' 'JcoupLocal22_load_6' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_5 : Operation 1382 [1/2] (0.74ns)   --->   "%JcoupLocal23_load_6 = load i4 %JcoupLocal23_addr_6" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1382 'load' 'JcoupLocal23_load_6' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_5 : Operation 1383 [1/2] (0.74ns)   --->   "%JcoupLocal24_load_6 = load i4 %JcoupLocal24_addr_6" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1383 'load' 'JcoupLocal24_load_6' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_5 : Operation 1384 [1/2] (0.74ns)   --->   "%JcoupLocal25_load_6 = load i4 %JcoupLocal25_addr_6" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1384 'load' 'JcoupLocal25_load_6' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_5 : Operation 1385 [1/2] (0.74ns)   --->   "%JcoupLocal26_load_6 = load i4 %JcoupLocal26_addr_6" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1385 'load' 'JcoupLocal26_load_6' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_5 : Operation 1386 [1/2] (0.74ns)   --->   "%JcoupLocal27_load_6 = load i4 %JcoupLocal27_addr_6" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1386 'load' 'JcoupLocal27_load_6' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_5 : Operation 1387 [1/2] (0.74ns)   --->   "%JcoupLocal28_load_6 = load i4 %JcoupLocal28_addr_6" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1387 'load' 'JcoupLocal28_load_6' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_5 : Operation 1388 [1/2] (0.74ns)   --->   "%JcoupLocal29_load_6 = load i4 %JcoupLocal29_addr_6" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1388 'load' 'JcoupLocal29_load_6' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_5 : Operation 1389 [1/2] (0.74ns)   --->   "%JcoupLocal30_load_6 = load i4 %JcoupLocal30_addr_6" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1389 'load' 'JcoupLocal30_load_6' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_5 : Operation 1390 [1/1] (0.49ns)   --->   "%tmp_2 = mux i512 @_ssdm_op_Mux.ap_auto.16i512.i64, i512 %JcoupLocal_load_6, i512 %JcoupLocal16_load_6, i512 %JcoupLocal17_load_6, i512 %JcoupLocal18_load_6, i512 %JcoupLocal19_load_6, i512 %JcoupLocal20_load_6, i512 %JcoupLocal21_load_6, i512 %JcoupLocal22_load_6, i512 %JcoupLocal23_load_6, i512 %JcoupLocal24_load_6, i512 %JcoupLocal25_load_6, i512 %JcoupLocal26_load_6, i512 %JcoupLocal27_load_6, i512 %JcoupLocal28_load_6, i512 %JcoupLocal29_load_6, i512 %JcoupLocal30_load_6, i64 %arrayNo219" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1390 'mux' 'tmp_2' <Predicate = true> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1391 [1/1] (0.00ns)   --->   "%trunc_ln83_93 = trunc i512 %tmp_2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1391 'trunc' 'trunc_ln83_93' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1392 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_96)   --->   "%xor_ln83_96 = xor i32 %trunc_ln83_93, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1392 'xor' 'xor_ln83_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1393 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_96 = select i1 %p_Result_97, i32 %trunc_ln83_93, i32 %xor_ln83_96" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1393 'select' 'select_ln79_96' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1394 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_97)   --->   "%p_Result_98 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_6, i32 1"   --->   Operation 1394 'bitselect' 'p_Result_98' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1395 [1/1] (0.00ns)   --->   "%trunc_ln83_94 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_2, i32 32, i32 63" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1395 'partselect' 'trunc_ln83_94' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1396 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_97)   --->   "%xor_ln83_97 = xor i32 %trunc_ln83_94, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1396 'xor' 'xor_ln83_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1397 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_97 = select i1 %p_Result_98, i32 %trunc_ln83_94, i32 %xor_ln83_97" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1397 'select' 'select_ln79_97' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1398 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_98)   --->   "%p_Result_99 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_6, i32 2"   --->   Operation 1398 'bitselect' 'p_Result_99' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1399 [1/1] (0.00ns)   --->   "%trunc_ln83_95 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_2, i32 64, i32 95" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1399 'partselect' 'trunc_ln83_95' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1400 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_98)   --->   "%xor_ln83_98 = xor i32 %trunc_ln83_95, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1400 'xor' 'xor_ln83_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1401 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_98 = select i1 %p_Result_99, i32 %trunc_ln83_95, i32 %xor_ln83_98" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1401 'select' 'select_ln79_98' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1402 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_99)   --->   "%p_Result_100 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_6, i32 3"   --->   Operation 1402 'bitselect' 'p_Result_100' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1403 [1/1] (0.00ns)   --->   "%trunc_ln83_96 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_2, i32 96, i32 127" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1403 'partselect' 'trunc_ln83_96' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1404 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_99)   --->   "%xor_ln83_99 = xor i32 %trunc_ln83_96, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1404 'xor' 'xor_ln83_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1405 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_99 = select i1 %p_Result_100, i32 %trunc_ln83_96, i32 %xor_ln83_99" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1405 'select' 'select_ln79_99' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1406 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_100)   --->   "%p_Result_101 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_6, i32 4"   --->   Operation 1406 'bitselect' 'p_Result_101' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1407 [1/1] (0.00ns)   --->   "%trunc_ln83_97 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_2, i32 128, i32 159" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1407 'partselect' 'trunc_ln83_97' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1408 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_100)   --->   "%xor_ln83_100 = xor i32 %trunc_ln83_97, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1408 'xor' 'xor_ln83_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1409 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_100 = select i1 %p_Result_101, i32 %trunc_ln83_97, i32 %xor_ln83_100" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1409 'select' 'select_ln79_100' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1410 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_101)   --->   "%p_Result_102 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_6, i32 5"   --->   Operation 1410 'bitselect' 'p_Result_102' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1411 [1/1] (0.00ns)   --->   "%trunc_ln83_98 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_2, i32 160, i32 191" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1411 'partselect' 'trunc_ln83_98' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1412 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_101)   --->   "%xor_ln83_101 = xor i32 %trunc_ln83_98, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1412 'xor' 'xor_ln83_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1413 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_101 = select i1 %p_Result_102, i32 %trunc_ln83_98, i32 %xor_ln83_101" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1413 'select' 'select_ln79_101' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1414 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_102)   --->   "%p_Result_103 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_6, i32 6"   --->   Operation 1414 'bitselect' 'p_Result_103' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1415 [1/1] (0.00ns)   --->   "%trunc_ln83_99 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_2, i32 192, i32 223" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1415 'partselect' 'trunc_ln83_99' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1416 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_102)   --->   "%xor_ln83_102 = xor i32 %trunc_ln83_99, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1416 'xor' 'xor_ln83_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1417 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_102 = select i1 %p_Result_103, i32 %trunc_ln83_99, i32 %xor_ln83_102" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1417 'select' 'select_ln79_102' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1418 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_103)   --->   "%p_Result_104 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_6, i32 7"   --->   Operation 1418 'bitselect' 'p_Result_104' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1419 [1/1] (0.00ns)   --->   "%trunc_ln83_100 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_2, i32 224, i32 255" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1419 'partselect' 'trunc_ln83_100' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1420 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_103)   --->   "%xor_ln83_103 = xor i32 %trunc_ln83_100, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1420 'xor' 'xor_ln83_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1421 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_103 = select i1 %p_Result_104, i32 %trunc_ln83_100, i32 %xor_ln83_103" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1421 'select' 'select_ln79_103' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1422 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_104)   --->   "%p_Result_105 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_6, i32 8"   --->   Operation 1422 'bitselect' 'p_Result_105' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1423 [1/1] (0.00ns)   --->   "%trunc_ln83_101 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_2, i32 256, i32 287" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1423 'partselect' 'trunc_ln83_101' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1424 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_104)   --->   "%xor_ln83_104 = xor i32 %trunc_ln83_101, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1424 'xor' 'xor_ln83_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1425 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_104 = select i1 %p_Result_105, i32 %trunc_ln83_101, i32 %xor_ln83_104" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1425 'select' 'select_ln79_104' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1426 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_105)   --->   "%p_Result_106 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_6, i32 9"   --->   Operation 1426 'bitselect' 'p_Result_106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1427 [1/1] (0.00ns)   --->   "%trunc_ln83_102 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_2, i32 288, i32 319" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1427 'partselect' 'trunc_ln83_102' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1428 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_105)   --->   "%xor_ln83_105 = xor i32 %trunc_ln83_102, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1428 'xor' 'xor_ln83_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1429 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_105 = select i1 %p_Result_106, i32 %trunc_ln83_102, i32 %xor_ln83_105" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1429 'select' 'select_ln79_105' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1430 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_106)   --->   "%p_Result_107 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_6, i32 10"   --->   Operation 1430 'bitselect' 'p_Result_107' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1431 [1/1] (0.00ns)   --->   "%trunc_ln83_103 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_2, i32 320, i32 351" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1431 'partselect' 'trunc_ln83_103' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1432 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_106)   --->   "%xor_ln83_106 = xor i32 %trunc_ln83_103, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1432 'xor' 'xor_ln83_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1433 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_106 = select i1 %p_Result_107, i32 %trunc_ln83_103, i32 %xor_ln83_106" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1433 'select' 'select_ln79_106' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1434 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_107)   --->   "%p_Result_108 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_6, i32 11"   --->   Operation 1434 'bitselect' 'p_Result_108' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1435 [1/1] (0.00ns)   --->   "%trunc_ln83_104 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_2, i32 352, i32 383" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1435 'partselect' 'trunc_ln83_104' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1436 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_107)   --->   "%xor_ln83_107 = xor i32 %trunc_ln83_104, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1436 'xor' 'xor_ln83_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1437 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_107 = select i1 %p_Result_108, i32 %trunc_ln83_104, i32 %xor_ln83_107" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1437 'select' 'select_ln79_107' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1438 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_108)   --->   "%p_Result_109 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_6, i32 12"   --->   Operation 1438 'bitselect' 'p_Result_109' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1439 [1/1] (0.00ns)   --->   "%trunc_ln83_105 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_2, i32 384, i32 415" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1439 'partselect' 'trunc_ln83_105' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1440 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_108)   --->   "%xor_ln83_108 = xor i32 %trunc_ln83_105, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1440 'xor' 'xor_ln83_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1441 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_108 = select i1 %p_Result_109, i32 %trunc_ln83_105, i32 %xor_ln83_108" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1441 'select' 'select_ln79_108' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1442 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_109)   --->   "%p_Result_110 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_6, i32 13"   --->   Operation 1442 'bitselect' 'p_Result_110' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1443 [1/1] (0.00ns)   --->   "%trunc_ln83_106 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_2, i32 416, i32 447" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1443 'partselect' 'trunc_ln83_106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1444 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_109)   --->   "%xor_ln83_109 = xor i32 %trunc_ln83_106, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1444 'xor' 'xor_ln83_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1445 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_109 = select i1 %p_Result_110, i32 %trunc_ln83_106, i32 %xor_ln83_109" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1445 'select' 'select_ln79_109' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1446 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_110)   --->   "%p_Result_111 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_6, i32 14"   --->   Operation 1446 'bitselect' 'p_Result_111' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1447 [1/1] (0.00ns)   --->   "%trunc_ln83_107 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_2, i32 448, i32 479" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1447 'partselect' 'trunc_ln83_107' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1448 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_110)   --->   "%xor_ln83_110 = xor i32 %trunc_ln83_107, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1448 'xor' 'xor_ln83_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1449 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_110 = select i1 %p_Result_111, i32 %trunc_ln83_107, i32 %xor_ln83_110" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1449 'select' 'select_ln79_110' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1450 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_111)   --->   "%p_Result_112 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_6, i32 15"   --->   Operation 1450 'bitselect' 'p_Result_112' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1451 [1/1] (0.00ns)   --->   "%trunc_ln83_108 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_2, i32 480, i32 511" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1451 'partselect' 'trunc_ln83_108' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1452 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_111)   --->   "%xor_ln83_111 = xor i32 %trunc_ln83_108, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1452 'xor' 'xor_ln83_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1453 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_111 = select i1 %p_Result_112, i32 %trunc_ln83_108, i32 %xor_ln83_111" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1453 'select' 'select_ln79_111' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1454 [1/1] (0.70ns)   --->   "%arrayNo_trunc199 = add i4 %empty, i4 7"   --->   Operation 1454 'add' 'arrayNo_trunc199' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1455 [1/1] (0.00ns)   --->   "%arrayNo200 = zext i4 %arrayNo_trunc199"   --->   Operation 1455 'zext' 'arrayNo200' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1456 [1/2] (0.68ns)   --->   "%trotters_load_7 = load i4 %trotters_addr_7"   --->   Operation 1456 'load' 'trotters_load_7' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 1457 [1/2] (0.68ns)   --->   "%trotters1_load_7 = load i4 %trotters1_addr_7"   --->   Operation 1457 'load' 'trotters1_load_7' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 1458 [1/2] (0.68ns)   --->   "%trotters2_load_7 = load i4 %trotters2_addr_7"   --->   Operation 1458 'load' 'trotters2_load_7' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 1459 [1/2] (0.68ns)   --->   "%trotters3_load_7 = load i4 %trotters3_addr_7"   --->   Operation 1459 'load' 'trotters3_load_7' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 1460 [1/2] (0.68ns)   --->   "%trotters4_load_7 = load i4 %trotters4_addr_7"   --->   Operation 1460 'load' 'trotters4_load_7' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 1461 [1/2] (0.68ns)   --->   "%trotters5_load_7 = load i4 %trotters5_addr_7"   --->   Operation 1461 'load' 'trotters5_load_7' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 1462 [1/2] (0.68ns)   --->   "%trotters6_load_7 = load i4 %trotters6_addr_7"   --->   Operation 1462 'load' 'trotters6_load_7' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 1463 [1/2] (0.68ns)   --->   "%trotters7_load_7 = load i4 %trotters7_addr_7"   --->   Operation 1463 'load' 'trotters7_load_7' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 1464 [1/2] (0.68ns)   --->   "%trotters8_load_7 = load i4 %trotters8_addr_7"   --->   Operation 1464 'load' 'trotters8_load_7' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 1465 [1/2] (0.68ns)   --->   "%trotters9_load_7 = load i4 %trotters9_addr_7"   --->   Operation 1465 'load' 'trotters9_load_7' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 1466 [1/2] (0.68ns)   --->   "%trotters10_load_7 = load i4 %trotters10_addr_7"   --->   Operation 1466 'load' 'trotters10_load_7' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 1467 [1/2] (0.68ns)   --->   "%trotters11_load_7 = load i4 %trotters11_addr_7"   --->   Operation 1467 'load' 'trotters11_load_7' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 1468 [1/2] (0.68ns)   --->   "%trotters12_load_7 = load i4 %trotters12_addr_7"   --->   Operation 1468 'load' 'trotters12_load_7' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 1469 [1/2] (0.68ns)   --->   "%trotters13_load_7 = load i4 %trotters13_addr_7"   --->   Operation 1469 'load' 'trotters13_load_7' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 1470 [1/2] (0.68ns)   --->   "%trotters14_load_7 = load i4 %trotters14_addr_7"   --->   Operation 1470 'load' 'trotters14_load_7' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 1471 [1/2] (0.68ns)   --->   "%trotters15_load_7 = load i4 %trotters15_addr_7"   --->   Operation 1471 'load' 'trotters15_load_7' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 1472 [1/1] (0.49ns)   --->   "%p_Val2_7 = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i64, i16 %trotters_load_7, i16 %trotters1_load_7, i16 %trotters2_load_7, i16 %trotters3_load_7, i16 %trotters4_load_7, i16 %trotters5_load_7, i16 %trotters6_load_7, i16 %trotters7_load_7, i16 %trotters8_load_7, i16 %trotters9_load_7, i16 %trotters10_load_7, i16 %trotters11_load_7, i16 %trotters12_load_7, i16 %trotters13_load_7, i16 %trotters14_load_7, i16 %trotters15_load_7, i64 %arrayNo200"   --->   Operation 1472 'mux' 'p_Val2_7' <Predicate = true> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1473 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_112)   --->   "%p_Result_113 = trunc i16 %p_Val2_7"   --->   Operation 1473 'trunc' 'p_Result_113' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1474 [1/2] (0.74ns)   --->   "%JcoupLocal_load_7 = load i4 %JcoupLocal_addr_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1474 'load' 'JcoupLocal_load_7' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_5 : Operation 1475 [1/2] (0.74ns)   --->   "%JcoupLocal16_load_7 = load i4 %JcoupLocal16_addr_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1475 'load' 'JcoupLocal16_load_7' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_5 : Operation 1476 [1/2] (0.74ns)   --->   "%JcoupLocal17_load_7 = load i4 %JcoupLocal17_addr_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1476 'load' 'JcoupLocal17_load_7' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_5 : Operation 1477 [1/2] (0.74ns)   --->   "%JcoupLocal18_load_7 = load i4 %JcoupLocal18_addr_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1477 'load' 'JcoupLocal18_load_7' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_5 : Operation 1478 [1/2] (0.74ns)   --->   "%JcoupLocal19_load_7 = load i4 %JcoupLocal19_addr_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1478 'load' 'JcoupLocal19_load_7' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_5 : Operation 1479 [1/2] (0.74ns)   --->   "%JcoupLocal20_load_7 = load i4 %JcoupLocal20_addr_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1479 'load' 'JcoupLocal20_load_7' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_5 : Operation 1480 [1/2] (0.74ns)   --->   "%JcoupLocal21_load_7 = load i4 %JcoupLocal21_addr_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1480 'load' 'JcoupLocal21_load_7' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_5 : Operation 1481 [1/2] (0.74ns)   --->   "%JcoupLocal22_load_7 = load i4 %JcoupLocal22_addr_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1481 'load' 'JcoupLocal22_load_7' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_5 : Operation 1482 [1/2] (0.74ns)   --->   "%JcoupLocal23_load_7 = load i4 %JcoupLocal23_addr_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1482 'load' 'JcoupLocal23_load_7' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_5 : Operation 1483 [1/2] (0.74ns)   --->   "%JcoupLocal24_load_7 = load i4 %JcoupLocal24_addr_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1483 'load' 'JcoupLocal24_load_7' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_5 : Operation 1484 [1/2] (0.74ns)   --->   "%JcoupLocal25_load_7 = load i4 %JcoupLocal25_addr_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1484 'load' 'JcoupLocal25_load_7' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_5 : Operation 1485 [1/2] (0.74ns)   --->   "%JcoupLocal26_load_7 = load i4 %JcoupLocal26_addr_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1485 'load' 'JcoupLocal26_load_7' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_5 : Operation 1486 [1/2] (0.74ns)   --->   "%JcoupLocal27_load_7 = load i4 %JcoupLocal27_addr_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1486 'load' 'JcoupLocal27_load_7' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_5 : Operation 1487 [1/2] (0.74ns)   --->   "%JcoupLocal28_load_7 = load i4 %JcoupLocal28_addr_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1487 'load' 'JcoupLocal28_load_7' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_5 : Operation 1488 [1/2] (0.74ns)   --->   "%JcoupLocal29_load_7 = load i4 %JcoupLocal29_addr_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1488 'load' 'JcoupLocal29_load_7' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_5 : Operation 1489 [1/2] (0.74ns)   --->   "%JcoupLocal30_load_7 = load i4 %JcoupLocal30_addr_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1489 'load' 'JcoupLocal30_load_7' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_5 : Operation 1490 [1/1] (0.49ns)   --->   "%tmp_3 = mux i512 @_ssdm_op_Mux.ap_auto.16i512.i64, i512 %JcoupLocal_load_7, i512 %JcoupLocal16_load_7, i512 %JcoupLocal17_load_7, i512 %JcoupLocal18_load_7, i512 %JcoupLocal19_load_7, i512 %JcoupLocal20_load_7, i512 %JcoupLocal21_load_7, i512 %JcoupLocal22_load_7, i512 %JcoupLocal23_load_7, i512 %JcoupLocal24_load_7, i512 %JcoupLocal25_load_7, i512 %JcoupLocal26_load_7, i512 %JcoupLocal27_load_7, i512 %JcoupLocal28_load_7, i512 %JcoupLocal29_load_7, i512 %JcoupLocal30_load_7, i64 %arrayNo200" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1490 'mux' 'tmp_3' <Predicate = true> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1491 [1/1] (0.00ns)   --->   "%trunc_ln83_109 = trunc i512 %tmp_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1491 'trunc' 'trunc_ln83_109' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1492 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_112)   --->   "%xor_ln83_112 = xor i32 %trunc_ln83_109, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1492 'xor' 'xor_ln83_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1493 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_112 = select i1 %p_Result_113, i32 %trunc_ln83_109, i32 %xor_ln83_112" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1493 'select' 'select_ln79_112' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1494 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_113)   --->   "%p_Result_114 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_7, i32 1"   --->   Operation 1494 'bitselect' 'p_Result_114' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1495 [1/1] (0.00ns)   --->   "%trunc_ln83_110 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_3, i32 32, i32 63" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1495 'partselect' 'trunc_ln83_110' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1496 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_113)   --->   "%xor_ln83_113 = xor i32 %trunc_ln83_110, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1496 'xor' 'xor_ln83_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1497 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_113 = select i1 %p_Result_114, i32 %trunc_ln83_110, i32 %xor_ln83_113" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1497 'select' 'select_ln79_113' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1498 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_114)   --->   "%p_Result_115 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_7, i32 2"   --->   Operation 1498 'bitselect' 'p_Result_115' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1499 [1/1] (0.00ns)   --->   "%trunc_ln83_111 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_3, i32 64, i32 95" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1499 'partselect' 'trunc_ln83_111' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1500 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_114)   --->   "%xor_ln83_114 = xor i32 %trunc_ln83_111, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1500 'xor' 'xor_ln83_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1501 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_114 = select i1 %p_Result_115, i32 %trunc_ln83_111, i32 %xor_ln83_114" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1501 'select' 'select_ln79_114' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1502 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_115)   --->   "%p_Result_116 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_7, i32 3"   --->   Operation 1502 'bitselect' 'p_Result_116' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1503 [1/1] (0.00ns)   --->   "%trunc_ln83_112 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_3, i32 96, i32 127" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1503 'partselect' 'trunc_ln83_112' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1504 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_115)   --->   "%xor_ln83_115 = xor i32 %trunc_ln83_112, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1504 'xor' 'xor_ln83_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1505 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_115 = select i1 %p_Result_116, i32 %trunc_ln83_112, i32 %xor_ln83_115" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1505 'select' 'select_ln79_115' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1506 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_116)   --->   "%p_Result_117 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_7, i32 4"   --->   Operation 1506 'bitselect' 'p_Result_117' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1507 [1/1] (0.00ns)   --->   "%trunc_ln83_113 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_3, i32 128, i32 159" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1507 'partselect' 'trunc_ln83_113' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1508 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_116)   --->   "%xor_ln83_116 = xor i32 %trunc_ln83_113, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1508 'xor' 'xor_ln83_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1509 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_116 = select i1 %p_Result_117, i32 %trunc_ln83_113, i32 %xor_ln83_116" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1509 'select' 'select_ln79_116' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1510 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_117)   --->   "%p_Result_118 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_7, i32 5"   --->   Operation 1510 'bitselect' 'p_Result_118' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1511 [1/1] (0.00ns)   --->   "%trunc_ln83_114 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_3, i32 160, i32 191" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1511 'partselect' 'trunc_ln83_114' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1512 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_117)   --->   "%xor_ln83_117 = xor i32 %trunc_ln83_114, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1512 'xor' 'xor_ln83_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1513 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_117 = select i1 %p_Result_118, i32 %trunc_ln83_114, i32 %xor_ln83_117" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1513 'select' 'select_ln79_117' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1514 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_118)   --->   "%p_Result_119 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_7, i32 6"   --->   Operation 1514 'bitselect' 'p_Result_119' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1515 [1/1] (0.00ns)   --->   "%trunc_ln83_115 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_3, i32 192, i32 223" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1515 'partselect' 'trunc_ln83_115' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1516 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_118)   --->   "%xor_ln83_118 = xor i32 %trunc_ln83_115, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1516 'xor' 'xor_ln83_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1517 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_118 = select i1 %p_Result_119, i32 %trunc_ln83_115, i32 %xor_ln83_118" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1517 'select' 'select_ln79_118' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1518 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_119)   --->   "%p_Result_120 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_7, i32 7"   --->   Operation 1518 'bitselect' 'p_Result_120' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1519 [1/1] (0.00ns)   --->   "%trunc_ln83_116 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_3, i32 224, i32 255" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1519 'partselect' 'trunc_ln83_116' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1520 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_119)   --->   "%xor_ln83_119 = xor i32 %trunc_ln83_116, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1520 'xor' 'xor_ln83_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1521 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_119 = select i1 %p_Result_120, i32 %trunc_ln83_116, i32 %xor_ln83_119" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1521 'select' 'select_ln79_119' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1522 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_120)   --->   "%p_Result_121 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_7, i32 8"   --->   Operation 1522 'bitselect' 'p_Result_121' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1523 [1/1] (0.00ns)   --->   "%trunc_ln83_117 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_3, i32 256, i32 287" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1523 'partselect' 'trunc_ln83_117' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1524 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_120)   --->   "%xor_ln83_120 = xor i32 %trunc_ln83_117, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1524 'xor' 'xor_ln83_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1525 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_120 = select i1 %p_Result_121, i32 %trunc_ln83_117, i32 %xor_ln83_120" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1525 'select' 'select_ln79_120' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1526 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_121)   --->   "%p_Result_122 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_7, i32 9"   --->   Operation 1526 'bitselect' 'p_Result_122' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1527 [1/1] (0.00ns)   --->   "%trunc_ln83_118 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_3, i32 288, i32 319" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1527 'partselect' 'trunc_ln83_118' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1528 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_121)   --->   "%xor_ln83_121 = xor i32 %trunc_ln83_118, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1528 'xor' 'xor_ln83_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1529 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_121 = select i1 %p_Result_122, i32 %trunc_ln83_118, i32 %xor_ln83_121" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1529 'select' 'select_ln79_121' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1530 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_122)   --->   "%p_Result_123 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_7, i32 10"   --->   Operation 1530 'bitselect' 'p_Result_123' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1531 [1/1] (0.00ns)   --->   "%trunc_ln83_119 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_3, i32 320, i32 351" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1531 'partselect' 'trunc_ln83_119' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1532 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_122)   --->   "%xor_ln83_122 = xor i32 %trunc_ln83_119, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1532 'xor' 'xor_ln83_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1533 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_122 = select i1 %p_Result_123, i32 %trunc_ln83_119, i32 %xor_ln83_122" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1533 'select' 'select_ln79_122' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1534 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_123)   --->   "%p_Result_124 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_7, i32 11"   --->   Operation 1534 'bitselect' 'p_Result_124' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1535 [1/1] (0.00ns)   --->   "%trunc_ln83_120 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_3, i32 352, i32 383" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1535 'partselect' 'trunc_ln83_120' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1536 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_123)   --->   "%xor_ln83_123 = xor i32 %trunc_ln83_120, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1536 'xor' 'xor_ln83_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1537 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_123 = select i1 %p_Result_124, i32 %trunc_ln83_120, i32 %xor_ln83_123" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1537 'select' 'select_ln79_123' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1538 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_124)   --->   "%p_Result_125 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_7, i32 12"   --->   Operation 1538 'bitselect' 'p_Result_125' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1539 [1/1] (0.00ns)   --->   "%trunc_ln83_121 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_3, i32 384, i32 415" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1539 'partselect' 'trunc_ln83_121' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1540 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_124)   --->   "%xor_ln83_124 = xor i32 %trunc_ln83_121, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1540 'xor' 'xor_ln83_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1541 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_124 = select i1 %p_Result_125, i32 %trunc_ln83_121, i32 %xor_ln83_124" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1541 'select' 'select_ln79_124' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1542 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_125)   --->   "%p_Result_126 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_7, i32 13"   --->   Operation 1542 'bitselect' 'p_Result_126' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1543 [1/1] (0.00ns)   --->   "%trunc_ln83_122 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_3, i32 416, i32 447" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1543 'partselect' 'trunc_ln83_122' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1544 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_125)   --->   "%xor_ln83_125 = xor i32 %trunc_ln83_122, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1544 'xor' 'xor_ln83_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1545 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_125 = select i1 %p_Result_126, i32 %trunc_ln83_122, i32 %xor_ln83_125" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1545 'select' 'select_ln79_125' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1546 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_126)   --->   "%p_Result_127 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_7, i32 14"   --->   Operation 1546 'bitselect' 'p_Result_127' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1547 [1/1] (0.00ns)   --->   "%trunc_ln83_123 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_3, i32 448, i32 479" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1547 'partselect' 'trunc_ln83_123' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1548 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_126)   --->   "%xor_ln83_126 = xor i32 %trunc_ln83_123, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1548 'xor' 'xor_ln83_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1549 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_126 = select i1 %p_Result_127, i32 %trunc_ln83_123, i32 %xor_ln83_126" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1549 'select' 'select_ln79_126' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1550 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_127)   --->   "%p_Result_128 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_7, i32 15"   --->   Operation 1550 'bitselect' 'p_Result_128' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1551 [1/1] (0.00ns)   --->   "%trunc_ln83_124 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_3, i32 480, i32 511" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1551 'partselect' 'trunc_ln83_124' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1552 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_127)   --->   "%xor_ln83_127 = xor i32 %trunc_ln83_124, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1552 'xor' 'xor_ln83_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1553 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_127 = select i1 %p_Result_128, i32 %trunc_ln83_124, i32 %xor_ln83_127" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1553 'select' 'select_ln79_127' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1554 [1/1] (0.70ns)   --->   "%add4_8 = add i8 %packOfst_read, i8 8"   --->   Operation 1554 'add' 'add4_8' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1555 [1/1] (0.00ns)   --->   "%newIndex9 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %add4_8, i32 4, i32 7"   --->   Operation 1555 'partselect' 'newIndex9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1556 [1/1] (0.00ns)   --->   "%zext_ln819_9 = zext i4 %newIndex9"   --->   Operation 1556 'zext' 'zext_ln819_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1557 [1/1] (0.00ns)   --->   "%trotters_addr_8 = getelementptr i16 %trotters, i64 0, i64 %zext_ln819_9"   --->   Operation 1557 'getelementptr' 'trotters_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1558 [2/2] (0.68ns)   --->   "%trotters_load_8 = load i4 %trotters_addr_8"   --->   Operation 1558 'load' 'trotters_load_8' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 1559 [1/1] (0.00ns)   --->   "%trotters1_addr_8 = getelementptr i16 %trotters1, i64 0, i64 %zext_ln819_9"   --->   Operation 1559 'getelementptr' 'trotters1_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1560 [2/2] (0.68ns)   --->   "%trotters1_load_8 = load i4 %trotters1_addr_8"   --->   Operation 1560 'load' 'trotters1_load_8' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 1561 [1/1] (0.00ns)   --->   "%trotters2_addr_8 = getelementptr i16 %trotters2, i64 0, i64 %zext_ln819_9"   --->   Operation 1561 'getelementptr' 'trotters2_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1562 [2/2] (0.68ns)   --->   "%trotters2_load_8 = load i4 %trotters2_addr_8"   --->   Operation 1562 'load' 'trotters2_load_8' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 1563 [1/1] (0.00ns)   --->   "%trotters3_addr_8 = getelementptr i16 %trotters3, i64 0, i64 %zext_ln819_9"   --->   Operation 1563 'getelementptr' 'trotters3_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1564 [2/2] (0.68ns)   --->   "%trotters3_load_8 = load i4 %trotters3_addr_8"   --->   Operation 1564 'load' 'trotters3_load_8' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 1565 [1/1] (0.00ns)   --->   "%trotters4_addr_8 = getelementptr i16 %trotters4, i64 0, i64 %zext_ln819_9"   --->   Operation 1565 'getelementptr' 'trotters4_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1566 [2/2] (0.68ns)   --->   "%trotters4_load_8 = load i4 %trotters4_addr_8"   --->   Operation 1566 'load' 'trotters4_load_8' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 1567 [1/1] (0.00ns)   --->   "%trotters5_addr_8 = getelementptr i16 %trotters5, i64 0, i64 %zext_ln819_9"   --->   Operation 1567 'getelementptr' 'trotters5_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1568 [2/2] (0.68ns)   --->   "%trotters5_load_8 = load i4 %trotters5_addr_8"   --->   Operation 1568 'load' 'trotters5_load_8' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 1569 [1/1] (0.00ns)   --->   "%trotters6_addr_8 = getelementptr i16 %trotters6, i64 0, i64 %zext_ln819_9"   --->   Operation 1569 'getelementptr' 'trotters6_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1570 [2/2] (0.68ns)   --->   "%trotters6_load_8 = load i4 %trotters6_addr_8"   --->   Operation 1570 'load' 'trotters6_load_8' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 1571 [1/1] (0.00ns)   --->   "%trotters7_addr_8 = getelementptr i16 %trotters7, i64 0, i64 %zext_ln819_9"   --->   Operation 1571 'getelementptr' 'trotters7_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1572 [2/2] (0.68ns)   --->   "%trotters7_load_8 = load i4 %trotters7_addr_8"   --->   Operation 1572 'load' 'trotters7_load_8' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 1573 [1/1] (0.00ns)   --->   "%trotters8_addr_8 = getelementptr i16 %trotters8, i64 0, i64 %zext_ln819_9"   --->   Operation 1573 'getelementptr' 'trotters8_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1574 [2/2] (0.68ns)   --->   "%trotters8_load_8 = load i4 %trotters8_addr_8"   --->   Operation 1574 'load' 'trotters8_load_8' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 1575 [1/1] (0.00ns)   --->   "%trotters9_addr_8 = getelementptr i16 %trotters9, i64 0, i64 %zext_ln819_9"   --->   Operation 1575 'getelementptr' 'trotters9_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1576 [2/2] (0.68ns)   --->   "%trotters9_load_8 = load i4 %trotters9_addr_8"   --->   Operation 1576 'load' 'trotters9_load_8' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 1577 [1/1] (0.00ns)   --->   "%trotters10_addr_8 = getelementptr i16 %trotters10, i64 0, i64 %zext_ln819_9"   --->   Operation 1577 'getelementptr' 'trotters10_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1578 [2/2] (0.68ns)   --->   "%trotters10_load_8 = load i4 %trotters10_addr_8"   --->   Operation 1578 'load' 'trotters10_load_8' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 1579 [1/1] (0.00ns)   --->   "%trotters11_addr_8 = getelementptr i16 %trotters11, i64 0, i64 %zext_ln819_9"   --->   Operation 1579 'getelementptr' 'trotters11_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1580 [2/2] (0.68ns)   --->   "%trotters11_load_8 = load i4 %trotters11_addr_8"   --->   Operation 1580 'load' 'trotters11_load_8' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 1581 [1/1] (0.00ns)   --->   "%trotters12_addr_8 = getelementptr i16 %trotters12, i64 0, i64 %zext_ln819_9"   --->   Operation 1581 'getelementptr' 'trotters12_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1582 [2/2] (0.68ns)   --->   "%trotters12_load_8 = load i4 %trotters12_addr_8"   --->   Operation 1582 'load' 'trotters12_load_8' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 1583 [1/1] (0.00ns)   --->   "%trotters13_addr_8 = getelementptr i16 %trotters13, i64 0, i64 %zext_ln819_9"   --->   Operation 1583 'getelementptr' 'trotters13_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1584 [2/2] (0.68ns)   --->   "%trotters13_load_8 = load i4 %trotters13_addr_8"   --->   Operation 1584 'load' 'trotters13_load_8' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 1585 [1/1] (0.00ns)   --->   "%trotters14_addr_8 = getelementptr i16 %trotters14, i64 0, i64 %zext_ln819_9"   --->   Operation 1585 'getelementptr' 'trotters14_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1586 [2/2] (0.68ns)   --->   "%trotters14_load_8 = load i4 %trotters14_addr_8"   --->   Operation 1586 'load' 'trotters14_load_8' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 1587 [1/1] (0.00ns)   --->   "%trotters15_addr_8 = getelementptr i16 %trotters15, i64 0, i64 %zext_ln819_9"   --->   Operation 1587 'getelementptr' 'trotters15_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1588 [2/2] (0.68ns)   --->   "%trotters15_load_8 = load i4 %trotters15_addr_8"   --->   Operation 1588 'load' 'trotters15_load_8' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 1589 [1/1] (0.00ns)   --->   "%JcoupLocal_addr_8 = getelementptr i512 %JcoupLocal, i64 0, i64 %zext_ln819_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1589 'getelementptr' 'JcoupLocal_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1590 [2/2] (0.74ns)   --->   "%JcoupLocal_load_8 = load i4 %JcoupLocal_addr_8" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1590 'load' 'JcoupLocal_load_8' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_5 : Operation 1591 [1/1] (0.00ns)   --->   "%JcoupLocal16_addr_8 = getelementptr i512 %JcoupLocal16, i64 0, i64 %zext_ln819_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1591 'getelementptr' 'JcoupLocal16_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1592 [2/2] (0.74ns)   --->   "%JcoupLocal16_load_8 = load i4 %JcoupLocal16_addr_8" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1592 'load' 'JcoupLocal16_load_8' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_5 : Operation 1593 [1/1] (0.00ns)   --->   "%JcoupLocal17_addr_8 = getelementptr i512 %JcoupLocal17, i64 0, i64 %zext_ln819_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1593 'getelementptr' 'JcoupLocal17_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1594 [2/2] (0.74ns)   --->   "%JcoupLocal17_load_8 = load i4 %JcoupLocal17_addr_8" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1594 'load' 'JcoupLocal17_load_8' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_5 : Operation 1595 [1/1] (0.00ns)   --->   "%JcoupLocal18_addr_8 = getelementptr i512 %JcoupLocal18, i64 0, i64 %zext_ln819_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1595 'getelementptr' 'JcoupLocal18_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1596 [2/2] (0.74ns)   --->   "%JcoupLocal18_load_8 = load i4 %JcoupLocal18_addr_8" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1596 'load' 'JcoupLocal18_load_8' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_5 : Operation 1597 [1/1] (0.00ns)   --->   "%JcoupLocal19_addr_8 = getelementptr i512 %JcoupLocal19, i64 0, i64 %zext_ln819_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1597 'getelementptr' 'JcoupLocal19_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1598 [2/2] (0.74ns)   --->   "%JcoupLocal19_load_8 = load i4 %JcoupLocal19_addr_8" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1598 'load' 'JcoupLocal19_load_8' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_5 : Operation 1599 [1/1] (0.00ns)   --->   "%JcoupLocal20_addr_8 = getelementptr i512 %JcoupLocal20, i64 0, i64 %zext_ln819_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1599 'getelementptr' 'JcoupLocal20_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1600 [2/2] (0.74ns)   --->   "%JcoupLocal20_load_8 = load i4 %JcoupLocal20_addr_8" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1600 'load' 'JcoupLocal20_load_8' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_5 : Operation 1601 [1/1] (0.00ns)   --->   "%JcoupLocal21_addr_8 = getelementptr i512 %JcoupLocal21, i64 0, i64 %zext_ln819_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1601 'getelementptr' 'JcoupLocal21_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1602 [2/2] (0.74ns)   --->   "%JcoupLocal21_load_8 = load i4 %JcoupLocal21_addr_8" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1602 'load' 'JcoupLocal21_load_8' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_5 : Operation 1603 [1/1] (0.00ns)   --->   "%JcoupLocal22_addr_8 = getelementptr i512 %JcoupLocal22, i64 0, i64 %zext_ln819_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1603 'getelementptr' 'JcoupLocal22_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1604 [2/2] (0.74ns)   --->   "%JcoupLocal22_load_8 = load i4 %JcoupLocal22_addr_8" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1604 'load' 'JcoupLocal22_load_8' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_5 : Operation 1605 [1/1] (0.00ns)   --->   "%JcoupLocal23_addr_8 = getelementptr i512 %JcoupLocal23, i64 0, i64 %zext_ln819_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1605 'getelementptr' 'JcoupLocal23_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1606 [2/2] (0.74ns)   --->   "%JcoupLocal23_load_8 = load i4 %JcoupLocal23_addr_8" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1606 'load' 'JcoupLocal23_load_8' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_5 : Operation 1607 [1/1] (0.00ns)   --->   "%JcoupLocal24_addr_8 = getelementptr i512 %JcoupLocal24, i64 0, i64 %zext_ln819_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1607 'getelementptr' 'JcoupLocal24_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1608 [2/2] (0.74ns)   --->   "%JcoupLocal24_load_8 = load i4 %JcoupLocal24_addr_8" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1608 'load' 'JcoupLocal24_load_8' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_5 : Operation 1609 [1/1] (0.00ns)   --->   "%JcoupLocal25_addr_8 = getelementptr i512 %JcoupLocal25, i64 0, i64 %zext_ln819_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1609 'getelementptr' 'JcoupLocal25_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1610 [2/2] (0.74ns)   --->   "%JcoupLocal25_load_8 = load i4 %JcoupLocal25_addr_8" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1610 'load' 'JcoupLocal25_load_8' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_5 : Operation 1611 [1/1] (0.00ns)   --->   "%JcoupLocal26_addr_8 = getelementptr i512 %JcoupLocal26, i64 0, i64 %zext_ln819_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1611 'getelementptr' 'JcoupLocal26_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1612 [2/2] (0.74ns)   --->   "%JcoupLocal26_load_8 = load i4 %JcoupLocal26_addr_8" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1612 'load' 'JcoupLocal26_load_8' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_5 : Operation 1613 [1/1] (0.00ns)   --->   "%JcoupLocal27_addr_8 = getelementptr i512 %JcoupLocal27, i64 0, i64 %zext_ln819_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1613 'getelementptr' 'JcoupLocal27_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1614 [2/2] (0.74ns)   --->   "%JcoupLocal27_load_8 = load i4 %JcoupLocal27_addr_8" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1614 'load' 'JcoupLocal27_load_8' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_5 : Operation 1615 [1/1] (0.00ns)   --->   "%JcoupLocal28_addr_8 = getelementptr i512 %JcoupLocal28, i64 0, i64 %zext_ln819_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1615 'getelementptr' 'JcoupLocal28_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1616 [2/2] (0.74ns)   --->   "%JcoupLocal28_load_8 = load i4 %JcoupLocal28_addr_8" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1616 'load' 'JcoupLocal28_load_8' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_5 : Operation 1617 [1/1] (0.00ns)   --->   "%JcoupLocal29_addr_8 = getelementptr i512 %JcoupLocal29, i64 0, i64 %zext_ln819_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1617 'getelementptr' 'JcoupLocal29_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1618 [2/2] (0.74ns)   --->   "%JcoupLocal29_load_8 = load i4 %JcoupLocal29_addr_8" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1618 'load' 'JcoupLocal29_load_8' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_5 : Operation 1619 [1/1] (0.00ns)   --->   "%JcoupLocal30_addr_8 = getelementptr i512 %JcoupLocal30, i64 0, i64 %zext_ln819_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1619 'getelementptr' 'JcoupLocal30_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1620 [2/2] (0.74ns)   --->   "%JcoupLocal30_load_8 = load i4 %JcoupLocal30_addr_8" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1620 'load' 'JcoupLocal30_load_8' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_5 : Operation 1621 [1/1] (0.70ns)   --->   "%add4_9 = add i8 %packOfst_read, i8 9"   --->   Operation 1621 'add' 'add4_9' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1622 [1/1] (0.00ns)   --->   "%newIndex10 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %add4_9, i32 4, i32 7"   --->   Operation 1622 'partselect' 'newIndex10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1623 [1/1] (0.00ns)   --->   "%zext_ln819_10 = zext i4 %newIndex10"   --->   Operation 1623 'zext' 'zext_ln819_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1624 [1/1] (0.00ns)   --->   "%trotters_addr_9 = getelementptr i16 %trotters, i64 0, i64 %zext_ln819_10"   --->   Operation 1624 'getelementptr' 'trotters_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1625 [2/2] (0.68ns)   --->   "%trotters_load_9 = load i4 %trotters_addr_9"   --->   Operation 1625 'load' 'trotters_load_9' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 1626 [1/1] (0.00ns)   --->   "%trotters1_addr_9 = getelementptr i16 %trotters1, i64 0, i64 %zext_ln819_10"   --->   Operation 1626 'getelementptr' 'trotters1_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1627 [2/2] (0.68ns)   --->   "%trotters1_load_9 = load i4 %trotters1_addr_9"   --->   Operation 1627 'load' 'trotters1_load_9' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 1628 [1/1] (0.00ns)   --->   "%trotters2_addr_9 = getelementptr i16 %trotters2, i64 0, i64 %zext_ln819_10"   --->   Operation 1628 'getelementptr' 'trotters2_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1629 [2/2] (0.68ns)   --->   "%trotters2_load_9 = load i4 %trotters2_addr_9"   --->   Operation 1629 'load' 'trotters2_load_9' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 1630 [1/1] (0.00ns)   --->   "%trotters3_addr_9 = getelementptr i16 %trotters3, i64 0, i64 %zext_ln819_10"   --->   Operation 1630 'getelementptr' 'trotters3_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1631 [2/2] (0.68ns)   --->   "%trotters3_load_9 = load i4 %trotters3_addr_9"   --->   Operation 1631 'load' 'trotters3_load_9' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 1632 [1/1] (0.00ns)   --->   "%trotters4_addr_9 = getelementptr i16 %trotters4, i64 0, i64 %zext_ln819_10"   --->   Operation 1632 'getelementptr' 'trotters4_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1633 [2/2] (0.68ns)   --->   "%trotters4_load_9 = load i4 %trotters4_addr_9"   --->   Operation 1633 'load' 'trotters4_load_9' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 1634 [1/1] (0.00ns)   --->   "%trotters5_addr_9 = getelementptr i16 %trotters5, i64 0, i64 %zext_ln819_10"   --->   Operation 1634 'getelementptr' 'trotters5_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1635 [2/2] (0.68ns)   --->   "%trotters5_load_9 = load i4 %trotters5_addr_9"   --->   Operation 1635 'load' 'trotters5_load_9' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 1636 [1/1] (0.00ns)   --->   "%trotters6_addr_9 = getelementptr i16 %trotters6, i64 0, i64 %zext_ln819_10"   --->   Operation 1636 'getelementptr' 'trotters6_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1637 [2/2] (0.68ns)   --->   "%trotters6_load_9 = load i4 %trotters6_addr_9"   --->   Operation 1637 'load' 'trotters6_load_9' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 1638 [1/1] (0.00ns)   --->   "%trotters7_addr_9 = getelementptr i16 %trotters7, i64 0, i64 %zext_ln819_10"   --->   Operation 1638 'getelementptr' 'trotters7_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1639 [2/2] (0.68ns)   --->   "%trotters7_load_9 = load i4 %trotters7_addr_9"   --->   Operation 1639 'load' 'trotters7_load_9' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 1640 [1/1] (0.00ns)   --->   "%trotters8_addr_9 = getelementptr i16 %trotters8, i64 0, i64 %zext_ln819_10"   --->   Operation 1640 'getelementptr' 'trotters8_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1641 [2/2] (0.68ns)   --->   "%trotters8_load_9 = load i4 %trotters8_addr_9"   --->   Operation 1641 'load' 'trotters8_load_9' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 1642 [1/1] (0.00ns)   --->   "%trotters9_addr_9 = getelementptr i16 %trotters9, i64 0, i64 %zext_ln819_10"   --->   Operation 1642 'getelementptr' 'trotters9_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1643 [2/2] (0.68ns)   --->   "%trotters9_load_9 = load i4 %trotters9_addr_9"   --->   Operation 1643 'load' 'trotters9_load_9' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 1644 [1/1] (0.00ns)   --->   "%trotters10_addr_9 = getelementptr i16 %trotters10, i64 0, i64 %zext_ln819_10"   --->   Operation 1644 'getelementptr' 'trotters10_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1645 [2/2] (0.68ns)   --->   "%trotters10_load_9 = load i4 %trotters10_addr_9"   --->   Operation 1645 'load' 'trotters10_load_9' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 1646 [1/1] (0.00ns)   --->   "%trotters11_addr_9 = getelementptr i16 %trotters11, i64 0, i64 %zext_ln819_10"   --->   Operation 1646 'getelementptr' 'trotters11_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1647 [2/2] (0.68ns)   --->   "%trotters11_load_9 = load i4 %trotters11_addr_9"   --->   Operation 1647 'load' 'trotters11_load_9' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 1648 [1/1] (0.00ns)   --->   "%trotters12_addr_9 = getelementptr i16 %trotters12, i64 0, i64 %zext_ln819_10"   --->   Operation 1648 'getelementptr' 'trotters12_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1649 [2/2] (0.68ns)   --->   "%trotters12_load_9 = load i4 %trotters12_addr_9"   --->   Operation 1649 'load' 'trotters12_load_9' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 1650 [1/1] (0.00ns)   --->   "%trotters13_addr_9 = getelementptr i16 %trotters13, i64 0, i64 %zext_ln819_10"   --->   Operation 1650 'getelementptr' 'trotters13_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1651 [2/2] (0.68ns)   --->   "%trotters13_load_9 = load i4 %trotters13_addr_9"   --->   Operation 1651 'load' 'trotters13_load_9' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 1652 [1/1] (0.00ns)   --->   "%trotters14_addr_9 = getelementptr i16 %trotters14, i64 0, i64 %zext_ln819_10"   --->   Operation 1652 'getelementptr' 'trotters14_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1653 [2/2] (0.68ns)   --->   "%trotters14_load_9 = load i4 %trotters14_addr_9"   --->   Operation 1653 'load' 'trotters14_load_9' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 1654 [1/1] (0.00ns)   --->   "%trotters15_addr_9 = getelementptr i16 %trotters15, i64 0, i64 %zext_ln819_10"   --->   Operation 1654 'getelementptr' 'trotters15_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1655 [2/2] (0.68ns)   --->   "%trotters15_load_9 = load i4 %trotters15_addr_9"   --->   Operation 1655 'load' 'trotters15_load_9' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 1656 [1/1] (0.00ns)   --->   "%JcoupLocal_addr_9 = getelementptr i512 %JcoupLocal, i64 0, i64 %zext_ln819_10" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1656 'getelementptr' 'JcoupLocal_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1657 [2/2] (0.74ns)   --->   "%JcoupLocal_load_9 = load i4 %JcoupLocal_addr_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1657 'load' 'JcoupLocal_load_9' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_5 : Operation 1658 [1/1] (0.00ns)   --->   "%JcoupLocal16_addr_9 = getelementptr i512 %JcoupLocal16, i64 0, i64 %zext_ln819_10" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1658 'getelementptr' 'JcoupLocal16_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1659 [2/2] (0.74ns)   --->   "%JcoupLocal16_load_9 = load i4 %JcoupLocal16_addr_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1659 'load' 'JcoupLocal16_load_9' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_5 : Operation 1660 [1/1] (0.00ns)   --->   "%JcoupLocal17_addr_9 = getelementptr i512 %JcoupLocal17, i64 0, i64 %zext_ln819_10" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1660 'getelementptr' 'JcoupLocal17_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1661 [2/2] (0.74ns)   --->   "%JcoupLocal17_load_9 = load i4 %JcoupLocal17_addr_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1661 'load' 'JcoupLocal17_load_9' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_5 : Operation 1662 [1/1] (0.00ns)   --->   "%JcoupLocal18_addr_9 = getelementptr i512 %JcoupLocal18, i64 0, i64 %zext_ln819_10" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1662 'getelementptr' 'JcoupLocal18_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1663 [2/2] (0.74ns)   --->   "%JcoupLocal18_load_9 = load i4 %JcoupLocal18_addr_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1663 'load' 'JcoupLocal18_load_9' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_5 : Operation 1664 [1/1] (0.00ns)   --->   "%JcoupLocal19_addr_9 = getelementptr i512 %JcoupLocal19, i64 0, i64 %zext_ln819_10" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1664 'getelementptr' 'JcoupLocal19_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1665 [2/2] (0.74ns)   --->   "%JcoupLocal19_load_9 = load i4 %JcoupLocal19_addr_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1665 'load' 'JcoupLocal19_load_9' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_5 : Operation 1666 [1/1] (0.00ns)   --->   "%JcoupLocal20_addr_9 = getelementptr i512 %JcoupLocal20, i64 0, i64 %zext_ln819_10" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1666 'getelementptr' 'JcoupLocal20_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1667 [2/2] (0.74ns)   --->   "%JcoupLocal20_load_9 = load i4 %JcoupLocal20_addr_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1667 'load' 'JcoupLocal20_load_9' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_5 : Operation 1668 [1/1] (0.00ns)   --->   "%JcoupLocal21_addr_9 = getelementptr i512 %JcoupLocal21, i64 0, i64 %zext_ln819_10" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1668 'getelementptr' 'JcoupLocal21_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1669 [2/2] (0.74ns)   --->   "%JcoupLocal21_load_9 = load i4 %JcoupLocal21_addr_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1669 'load' 'JcoupLocal21_load_9' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_5 : Operation 1670 [1/1] (0.00ns)   --->   "%JcoupLocal22_addr_9 = getelementptr i512 %JcoupLocal22, i64 0, i64 %zext_ln819_10" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1670 'getelementptr' 'JcoupLocal22_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1671 [2/2] (0.74ns)   --->   "%JcoupLocal22_load_9 = load i4 %JcoupLocal22_addr_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1671 'load' 'JcoupLocal22_load_9' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_5 : Operation 1672 [1/1] (0.00ns)   --->   "%JcoupLocal23_addr_9 = getelementptr i512 %JcoupLocal23, i64 0, i64 %zext_ln819_10" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1672 'getelementptr' 'JcoupLocal23_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1673 [2/2] (0.74ns)   --->   "%JcoupLocal23_load_9 = load i4 %JcoupLocal23_addr_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1673 'load' 'JcoupLocal23_load_9' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_5 : Operation 1674 [1/1] (0.00ns)   --->   "%JcoupLocal24_addr_9 = getelementptr i512 %JcoupLocal24, i64 0, i64 %zext_ln819_10" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1674 'getelementptr' 'JcoupLocal24_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1675 [2/2] (0.74ns)   --->   "%JcoupLocal24_load_9 = load i4 %JcoupLocal24_addr_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1675 'load' 'JcoupLocal24_load_9' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_5 : Operation 1676 [1/1] (0.00ns)   --->   "%JcoupLocal25_addr_9 = getelementptr i512 %JcoupLocal25, i64 0, i64 %zext_ln819_10" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1676 'getelementptr' 'JcoupLocal25_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1677 [2/2] (0.74ns)   --->   "%JcoupLocal25_load_9 = load i4 %JcoupLocal25_addr_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1677 'load' 'JcoupLocal25_load_9' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_5 : Operation 1678 [1/1] (0.00ns)   --->   "%JcoupLocal26_addr_9 = getelementptr i512 %JcoupLocal26, i64 0, i64 %zext_ln819_10" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1678 'getelementptr' 'JcoupLocal26_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1679 [2/2] (0.74ns)   --->   "%JcoupLocal26_load_9 = load i4 %JcoupLocal26_addr_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1679 'load' 'JcoupLocal26_load_9' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_5 : Operation 1680 [1/1] (0.00ns)   --->   "%JcoupLocal27_addr_9 = getelementptr i512 %JcoupLocal27, i64 0, i64 %zext_ln819_10" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1680 'getelementptr' 'JcoupLocal27_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1681 [2/2] (0.74ns)   --->   "%JcoupLocal27_load_9 = load i4 %JcoupLocal27_addr_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1681 'load' 'JcoupLocal27_load_9' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_5 : Operation 1682 [1/1] (0.00ns)   --->   "%JcoupLocal28_addr_9 = getelementptr i512 %JcoupLocal28, i64 0, i64 %zext_ln819_10" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1682 'getelementptr' 'JcoupLocal28_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1683 [2/2] (0.74ns)   --->   "%JcoupLocal28_load_9 = load i4 %JcoupLocal28_addr_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1683 'load' 'JcoupLocal28_load_9' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_5 : Operation 1684 [1/1] (0.00ns)   --->   "%JcoupLocal29_addr_9 = getelementptr i512 %JcoupLocal29, i64 0, i64 %zext_ln819_10" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1684 'getelementptr' 'JcoupLocal29_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1685 [2/2] (0.74ns)   --->   "%JcoupLocal29_load_9 = load i4 %JcoupLocal29_addr_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1685 'load' 'JcoupLocal29_load_9' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_5 : Operation 1686 [1/1] (0.00ns)   --->   "%JcoupLocal30_addr_9 = getelementptr i512 %JcoupLocal30, i64 0, i64 %zext_ln819_10" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1686 'getelementptr' 'JcoupLocal30_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1687 [2/2] (0.74ns)   --->   "%JcoupLocal30_load_9 = load i4 %JcoupLocal30_addr_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1687 'load' 'JcoupLocal30_load_9' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_5 : Operation 1688 [5/7] (2.34ns)   --->   "%add3_i_i_i_i = fadd i32 %bitcast_ln79, i32 %bitcast_ln79_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 1688 'fadd' 'add3_i_i_i_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1689 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_s = fadd i32 %bitcast_ln79_2, i32 %bitcast_ln79_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 1689 'fadd' 'add3_i_i_i_i_s' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1690 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_16 = fadd i32 %bitcast_ln79_4, i32 %bitcast_ln79_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 1690 'fadd' 'add3_i_i_i_i_16' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1691 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_17 = fadd i32 %bitcast_ln79_6, i32 %bitcast_ln79_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 1691 'fadd' 'add3_i_i_i_i_17' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1692 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_18 = fadd i32 %bitcast_ln79_8, i32 %bitcast_ln79_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 1692 'fadd' 'add3_i_i_i_i_18' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1693 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_19 = fadd i32 %bitcast_ln79_10, i32 %bitcast_ln79_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 1693 'fadd' 'add3_i_i_i_i_19' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1694 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_20 = fadd i32 %bitcast_ln79_12, i32 %bitcast_ln79_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 1694 'fadd' 'add3_i_i_i_i_20' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1695 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_21 = fadd i32 %bitcast_ln79_14, i32 %bitcast_ln79_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 1695 'fadd' 'add3_i_i_i_i_21' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1696 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_1 = fadd i32 %bitcast_ln79_16, i32 %bitcast_ln79_17" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 1696 'fadd' 'add3_i_i_i_i_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1697 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_1_1 = fadd i32 %bitcast_ln79_18, i32 %bitcast_ln79_19" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 1697 'fadd' 'add3_i_i_i_i_1_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1698 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_1_2 = fadd i32 %bitcast_ln79_20, i32 %bitcast_ln79_21" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 1698 'fadd' 'add3_i_i_i_i_1_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1699 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_1_3 = fadd i32 %bitcast_ln79_22, i32 %bitcast_ln79_23" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 1699 'fadd' 'add3_i_i_i_i_1_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1700 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_1_4 = fadd i32 %bitcast_ln79_24, i32 %bitcast_ln79_25" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 1700 'fadd' 'add3_i_i_i_i_1_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1701 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_1_5 = fadd i32 %bitcast_ln79_26, i32 %bitcast_ln79_27" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 1701 'fadd' 'add3_i_i_i_i_1_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1702 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_1_6 = fadd i32 %bitcast_ln79_28, i32 %bitcast_ln79_29" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 1702 'fadd' 'add3_i_i_i_i_1_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1703 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_1_7 = fadd i32 %bitcast_ln79_30, i32 %bitcast_ln79_31" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 1703 'fadd' 'add3_i_i_i_i_1_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1704 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_2 = fadd i32 %bitcast_ln79_32, i32 %bitcast_ln79_33" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 1704 'fadd' 'add3_i_i_i_i_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1705 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_2_1 = fadd i32 %bitcast_ln79_34, i32 %bitcast_ln79_35" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 1705 'fadd' 'add3_i_i_i_i_2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1706 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_2_2 = fadd i32 %bitcast_ln79_36, i32 %bitcast_ln79_37" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 1706 'fadd' 'add3_i_i_i_i_2_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1707 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_2_3 = fadd i32 %bitcast_ln79_38, i32 %bitcast_ln79_39" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 1707 'fadd' 'add3_i_i_i_i_2_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1708 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_2_4 = fadd i32 %bitcast_ln79_40, i32 %bitcast_ln79_41" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 1708 'fadd' 'add3_i_i_i_i_2_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1709 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_2_5 = fadd i32 %bitcast_ln79_42, i32 %bitcast_ln79_43" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 1709 'fadd' 'add3_i_i_i_i_2_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1710 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_2_6 = fadd i32 %bitcast_ln79_44, i32 %bitcast_ln79_45" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 1710 'fadd' 'add3_i_i_i_i_2_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1711 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_2_7 = fadd i32 %bitcast_ln79_46, i32 %bitcast_ln79_47" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 1711 'fadd' 'add3_i_i_i_i_2_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1712 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_3 = fadd i32 %bitcast_ln79_48, i32 %bitcast_ln79_49" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 1712 'fadd' 'add3_i_i_i_i_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1713 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_3_1 = fadd i32 %bitcast_ln79_50, i32 %bitcast_ln79_51" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 1713 'fadd' 'add3_i_i_i_i_3_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1714 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_3_2 = fadd i32 %bitcast_ln79_52, i32 %bitcast_ln79_53" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 1714 'fadd' 'add3_i_i_i_i_3_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1715 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_3_3 = fadd i32 %bitcast_ln79_54, i32 %bitcast_ln79_55" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 1715 'fadd' 'add3_i_i_i_i_3_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1716 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_3_4 = fadd i32 %bitcast_ln79_56, i32 %bitcast_ln79_57" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 1716 'fadd' 'add3_i_i_i_i_3_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1717 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_3_5 = fadd i32 %bitcast_ln79_58, i32 %bitcast_ln79_59" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 1717 'fadd' 'add3_i_i_i_i_3_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1718 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_3_6 = fadd i32 %bitcast_ln79_60, i32 %bitcast_ln79_61" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 1718 'fadd' 'add3_i_i_i_i_3_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1719 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_3_7 = fadd i32 %bitcast_ln79_62, i32 %bitcast_ln79_63" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 1719 'fadd' 'add3_i_i_i_i_3_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1720 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_4 = fadd i32 %bitcast_ln79_64, i32 %bitcast_ln79_65" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 1720 'fadd' 'add3_i_i_i_i_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1721 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_4_1 = fadd i32 %bitcast_ln79_66, i32 %bitcast_ln79_67" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 1721 'fadd' 'add3_i_i_i_i_4_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1722 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_4_2 = fadd i32 %bitcast_ln79_68, i32 %bitcast_ln79_69" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 1722 'fadd' 'add3_i_i_i_i_4_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1723 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_4_3 = fadd i32 %bitcast_ln79_70, i32 %bitcast_ln79_71" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 1723 'fadd' 'add3_i_i_i_i_4_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1724 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_4_4 = fadd i32 %fpBuffer_4_8, i32 %fpBuffer_4_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 1724 'fadd' 'add3_i_i_i_i_4_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1725 [7/7] (2.34ns)   --->   "%fpBuffer_4_10_1 = fadd i32 %fpBuffer_4_10, i32 %fpBuffer_4_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 1725 'fadd' 'fpBuffer_4_10_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1726 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_4_6 = fadd i32 %fpBuffer_4_12, i32 %fpBuffer_4_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 1726 'fadd' 'add3_i_i_i_i_4_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1727 [7/7] (2.34ns)   --->   "%fpBuffer_4_14_1 = fadd i32 %fpBuffer_4_14, i32 %fpBuffer_4_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 1727 'fadd' 'fpBuffer_4_14_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1728 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_5 = fadd i32 %fpBuffer_5_0, i32 %fpBuffer_5_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 1728 'fadd' 'add3_i_i_i_i_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1729 [7/7] (2.34ns)   --->   "%fpBuffer_5_2_1 = fadd i32 %fpBuffer_5_2, i32 %fpBuffer_5_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 1729 'fadd' 'fpBuffer_5_2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1730 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_5_2 = fadd i32 %fpBuffer_5_4, i32 %fpBuffer_5_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 1730 'fadd' 'add3_i_i_i_i_5_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1731 [7/7] (2.34ns)   --->   "%fpBuffer_5_6_1 = fadd i32 %fpBuffer_5_6, i32 %fpBuffer_5_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 1731 'fadd' 'fpBuffer_5_6_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1732 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_5_4 = fadd i32 %fpBuffer_5_8, i32 %fpBuffer_5_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 1732 'fadd' 'add3_i_i_i_i_5_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1733 [7/7] (2.34ns)   --->   "%fpBuffer_5_10_1 = fadd i32 %fpBuffer_5_10, i32 %fpBuffer_5_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 1733 'fadd' 'fpBuffer_5_10_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1734 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_5_6 = fadd i32 %fpBuffer_5_12, i32 %fpBuffer_5_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 1734 'fadd' 'add3_i_i_i_i_5_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1735 [7/7] (2.34ns)   --->   "%fpBuffer_5_14_1 = fadd i32 %fpBuffer_5_14, i32 %fpBuffer_5_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 1735 'fadd' 'fpBuffer_5_14_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.34>
ST_6 : Operation 1736 [1/1] (0.00ns)   --->   "%fpBuffer_6_0 = bitcast i32 %select_ln79_96" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1736 'bitcast' 'fpBuffer_6_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1737 [1/1] (0.00ns)   --->   "%fpBuffer_6_1 = bitcast i32 %select_ln79_97" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1737 'bitcast' 'fpBuffer_6_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1738 [1/1] (0.00ns)   --->   "%fpBuffer_6_2 = bitcast i32 %select_ln79_98" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1738 'bitcast' 'fpBuffer_6_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1739 [1/1] (0.00ns)   --->   "%fpBuffer_6_3 = bitcast i32 %select_ln79_99" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1739 'bitcast' 'fpBuffer_6_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1740 [1/1] (0.00ns)   --->   "%fpBuffer_6_4 = bitcast i32 %select_ln79_100" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1740 'bitcast' 'fpBuffer_6_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1741 [1/1] (0.00ns)   --->   "%fpBuffer_6_5 = bitcast i32 %select_ln79_101" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1741 'bitcast' 'fpBuffer_6_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1742 [1/1] (0.00ns)   --->   "%fpBuffer_6_6 = bitcast i32 %select_ln79_102" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1742 'bitcast' 'fpBuffer_6_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1743 [1/1] (0.00ns)   --->   "%fpBuffer_6_7 = bitcast i32 %select_ln79_103" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1743 'bitcast' 'fpBuffer_6_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1744 [1/1] (0.00ns)   --->   "%fpBuffer_6_8 = bitcast i32 %select_ln79_104" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1744 'bitcast' 'fpBuffer_6_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1745 [1/1] (0.00ns)   --->   "%fpBuffer_6_9 = bitcast i32 %select_ln79_105" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1745 'bitcast' 'fpBuffer_6_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1746 [1/1] (0.00ns)   --->   "%fpBuffer_6_10 = bitcast i32 %select_ln79_106" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1746 'bitcast' 'fpBuffer_6_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1747 [1/1] (0.00ns)   --->   "%fpBuffer_6_11 = bitcast i32 %select_ln79_107" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1747 'bitcast' 'fpBuffer_6_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1748 [1/1] (0.00ns)   --->   "%fpBuffer_6_12 = bitcast i32 %select_ln79_108" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1748 'bitcast' 'fpBuffer_6_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1749 [1/1] (0.00ns)   --->   "%fpBuffer_6_13 = bitcast i32 %select_ln79_109" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1749 'bitcast' 'fpBuffer_6_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1750 [1/1] (0.00ns)   --->   "%fpBuffer_6_14 = bitcast i32 %select_ln79_110" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1750 'bitcast' 'fpBuffer_6_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1751 [1/1] (0.00ns)   --->   "%fpBuffer_6_15 = bitcast i32 %select_ln79_111" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1751 'bitcast' 'fpBuffer_6_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1752 [1/1] (0.00ns)   --->   "%fpBuffer_7_0 = bitcast i32 %select_ln79_112" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1752 'bitcast' 'fpBuffer_7_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1753 [1/1] (0.00ns)   --->   "%fpBuffer_7_1 = bitcast i32 %select_ln79_113" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1753 'bitcast' 'fpBuffer_7_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1754 [1/1] (0.00ns)   --->   "%fpBuffer_7_2 = bitcast i32 %select_ln79_114" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1754 'bitcast' 'fpBuffer_7_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1755 [1/1] (0.00ns)   --->   "%fpBuffer_7_3 = bitcast i32 %select_ln79_115" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1755 'bitcast' 'fpBuffer_7_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1756 [1/1] (0.00ns)   --->   "%fpBuffer_7_4 = bitcast i32 %select_ln79_116" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1756 'bitcast' 'fpBuffer_7_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1757 [1/1] (0.00ns)   --->   "%fpBuffer_7_5 = bitcast i32 %select_ln79_117" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1757 'bitcast' 'fpBuffer_7_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1758 [1/1] (0.00ns)   --->   "%fpBuffer_7_6 = bitcast i32 %select_ln79_118" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1758 'bitcast' 'fpBuffer_7_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1759 [1/1] (0.00ns)   --->   "%fpBuffer_7_7 = bitcast i32 %select_ln79_119" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1759 'bitcast' 'fpBuffer_7_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1760 [1/1] (0.00ns)   --->   "%fpBuffer_7_8 = bitcast i32 %select_ln79_120" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1760 'bitcast' 'fpBuffer_7_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1761 [1/1] (0.00ns)   --->   "%fpBuffer_7_9 = bitcast i32 %select_ln79_121" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1761 'bitcast' 'fpBuffer_7_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1762 [1/1] (0.00ns)   --->   "%fpBuffer_7_10 = bitcast i32 %select_ln79_122" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1762 'bitcast' 'fpBuffer_7_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1763 [1/1] (0.00ns)   --->   "%fpBuffer_7_11 = bitcast i32 %select_ln79_123" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1763 'bitcast' 'fpBuffer_7_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1764 [1/1] (0.00ns)   --->   "%fpBuffer_7_12 = bitcast i32 %select_ln79_124" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1764 'bitcast' 'fpBuffer_7_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1765 [1/1] (0.00ns)   --->   "%fpBuffer_7_13 = bitcast i32 %select_ln79_125" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1765 'bitcast' 'fpBuffer_7_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1766 [1/1] (0.00ns)   --->   "%fpBuffer_7_14 = bitcast i32 %select_ln79_126" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1766 'bitcast' 'fpBuffer_7_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1767 [1/1] (0.00ns)   --->   "%fpBuffer_7_15 = bitcast i32 %select_ln79_127" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1767 'bitcast' 'fpBuffer_7_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1768 [1/1] (0.22ns)   --->   "%arrayNo_trunc180 = xor i4 %empty, i4 8"   --->   Operation 1768 'xor' 'arrayNo_trunc180' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1769 [1/1] (0.00ns)   --->   "%arrayNo181 = zext i4 %arrayNo_trunc180"   --->   Operation 1769 'zext' 'arrayNo181' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1770 [1/2] (0.68ns)   --->   "%trotters_load_8 = load i4 %trotters_addr_8"   --->   Operation 1770 'load' 'trotters_load_8' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 1771 [1/2] (0.68ns)   --->   "%trotters1_load_8 = load i4 %trotters1_addr_8"   --->   Operation 1771 'load' 'trotters1_load_8' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 1772 [1/2] (0.68ns)   --->   "%trotters2_load_8 = load i4 %trotters2_addr_8"   --->   Operation 1772 'load' 'trotters2_load_8' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 1773 [1/2] (0.68ns)   --->   "%trotters3_load_8 = load i4 %trotters3_addr_8"   --->   Operation 1773 'load' 'trotters3_load_8' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 1774 [1/2] (0.68ns)   --->   "%trotters4_load_8 = load i4 %trotters4_addr_8"   --->   Operation 1774 'load' 'trotters4_load_8' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 1775 [1/2] (0.68ns)   --->   "%trotters5_load_8 = load i4 %trotters5_addr_8"   --->   Operation 1775 'load' 'trotters5_load_8' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 1776 [1/2] (0.68ns)   --->   "%trotters6_load_8 = load i4 %trotters6_addr_8"   --->   Operation 1776 'load' 'trotters6_load_8' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 1777 [1/2] (0.68ns)   --->   "%trotters7_load_8 = load i4 %trotters7_addr_8"   --->   Operation 1777 'load' 'trotters7_load_8' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 1778 [1/2] (0.68ns)   --->   "%trotters8_load_8 = load i4 %trotters8_addr_8"   --->   Operation 1778 'load' 'trotters8_load_8' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 1779 [1/2] (0.68ns)   --->   "%trotters9_load_8 = load i4 %trotters9_addr_8"   --->   Operation 1779 'load' 'trotters9_load_8' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 1780 [1/2] (0.68ns)   --->   "%trotters10_load_8 = load i4 %trotters10_addr_8"   --->   Operation 1780 'load' 'trotters10_load_8' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 1781 [1/2] (0.68ns)   --->   "%trotters11_load_8 = load i4 %trotters11_addr_8"   --->   Operation 1781 'load' 'trotters11_load_8' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 1782 [1/2] (0.68ns)   --->   "%trotters12_load_8 = load i4 %trotters12_addr_8"   --->   Operation 1782 'load' 'trotters12_load_8' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 1783 [1/2] (0.68ns)   --->   "%trotters13_load_8 = load i4 %trotters13_addr_8"   --->   Operation 1783 'load' 'trotters13_load_8' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 1784 [1/2] (0.68ns)   --->   "%trotters14_load_8 = load i4 %trotters14_addr_8"   --->   Operation 1784 'load' 'trotters14_load_8' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 1785 [1/2] (0.68ns)   --->   "%trotters15_load_8 = load i4 %trotters15_addr_8"   --->   Operation 1785 'load' 'trotters15_load_8' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 1786 [1/1] (0.49ns)   --->   "%p_Val2_8 = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i64, i16 %trotters_load_8, i16 %trotters1_load_8, i16 %trotters2_load_8, i16 %trotters3_load_8, i16 %trotters4_load_8, i16 %trotters5_load_8, i16 %trotters6_load_8, i16 %trotters7_load_8, i16 %trotters8_load_8, i16 %trotters9_load_8, i16 %trotters10_load_8, i16 %trotters11_load_8, i16 %trotters12_load_8, i16 %trotters13_load_8, i16 %trotters14_load_8, i16 %trotters15_load_8, i64 %arrayNo181"   --->   Operation 1786 'mux' 'p_Val2_8' <Predicate = true> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1787 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_128)   --->   "%p_Result_129 = trunc i16 %p_Val2_8"   --->   Operation 1787 'trunc' 'p_Result_129' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1788 [1/2] (0.74ns)   --->   "%JcoupLocal_load_8 = load i4 %JcoupLocal_addr_8" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1788 'load' 'JcoupLocal_load_8' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_6 : Operation 1789 [1/2] (0.74ns)   --->   "%JcoupLocal16_load_8 = load i4 %JcoupLocal16_addr_8" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1789 'load' 'JcoupLocal16_load_8' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_6 : Operation 1790 [1/2] (0.74ns)   --->   "%JcoupLocal17_load_8 = load i4 %JcoupLocal17_addr_8" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1790 'load' 'JcoupLocal17_load_8' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_6 : Operation 1791 [1/2] (0.74ns)   --->   "%JcoupLocal18_load_8 = load i4 %JcoupLocal18_addr_8" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1791 'load' 'JcoupLocal18_load_8' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_6 : Operation 1792 [1/2] (0.74ns)   --->   "%JcoupLocal19_load_8 = load i4 %JcoupLocal19_addr_8" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1792 'load' 'JcoupLocal19_load_8' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_6 : Operation 1793 [1/2] (0.74ns)   --->   "%JcoupLocal20_load_8 = load i4 %JcoupLocal20_addr_8" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1793 'load' 'JcoupLocal20_load_8' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_6 : Operation 1794 [1/2] (0.74ns)   --->   "%JcoupLocal21_load_8 = load i4 %JcoupLocal21_addr_8" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1794 'load' 'JcoupLocal21_load_8' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_6 : Operation 1795 [1/2] (0.74ns)   --->   "%JcoupLocal22_load_8 = load i4 %JcoupLocal22_addr_8" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1795 'load' 'JcoupLocal22_load_8' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_6 : Operation 1796 [1/2] (0.74ns)   --->   "%JcoupLocal23_load_8 = load i4 %JcoupLocal23_addr_8" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1796 'load' 'JcoupLocal23_load_8' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_6 : Operation 1797 [1/2] (0.74ns)   --->   "%JcoupLocal24_load_8 = load i4 %JcoupLocal24_addr_8" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1797 'load' 'JcoupLocal24_load_8' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_6 : Operation 1798 [1/2] (0.74ns)   --->   "%JcoupLocal25_load_8 = load i4 %JcoupLocal25_addr_8" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1798 'load' 'JcoupLocal25_load_8' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_6 : Operation 1799 [1/2] (0.74ns)   --->   "%JcoupLocal26_load_8 = load i4 %JcoupLocal26_addr_8" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1799 'load' 'JcoupLocal26_load_8' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_6 : Operation 1800 [1/2] (0.74ns)   --->   "%JcoupLocal27_load_8 = load i4 %JcoupLocal27_addr_8" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1800 'load' 'JcoupLocal27_load_8' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_6 : Operation 1801 [1/2] (0.74ns)   --->   "%JcoupLocal28_load_8 = load i4 %JcoupLocal28_addr_8" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1801 'load' 'JcoupLocal28_load_8' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_6 : Operation 1802 [1/2] (0.74ns)   --->   "%JcoupLocal29_load_8 = load i4 %JcoupLocal29_addr_8" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1802 'load' 'JcoupLocal29_load_8' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_6 : Operation 1803 [1/2] (0.74ns)   --->   "%JcoupLocal30_load_8 = load i4 %JcoupLocal30_addr_8" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1803 'load' 'JcoupLocal30_load_8' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_6 : Operation 1804 [1/1] (0.49ns)   --->   "%tmp_5 = mux i512 @_ssdm_op_Mux.ap_auto.16i512.i64, i512 %JcoupLocal_load_8, i512 %JcoupLocal16_load_8, i512 %JcoupLocal17_load_8, i512 %JcoupLocal18_load_8, i512 %JcoupLocal19_load_8, i512 %JcoupLocal20_load_8, i512 %JcoupLocal21_load_8, i512 %JcoupLocal22_load_8, i512 %JcoupLocal23_load_8, i512 %JcoupLocal24_load_8, i512 %JcoupLocal25_load_8, i512 %JcoupLocal26_load_8, i512 %JcoupLocal27_load_8, i512 %JcoupLocal28_load_8, i512 %JcoupLocal29_load_8, i512 %JcoupLocal30_load_8, i64 %arrayNo181" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1804 'mux' 'tmp_5' <Predicate = true> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1805 [1/1] (0.00ns)   --->   "%trunc_ln83_125 = trunc i512 %tmp_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1805 'trunc' 'trunc_ln83_125' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1806 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_128)   --->   "%xor_ln83_128 = xor i32 %trunc_ln83_125, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1806 'xor' 'xor_ln83_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1807 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_128 = select i1 %p_Result_129, i32 %trunc_ln83_125, i32 %xor_ln83_128" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1807 'select' 'select_ln79_128' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1808 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_129)   --->   "%p_Result_130 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_8, i32 1"   --->   Operation 1808 'bitselect' 'p_Result_130' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1809 [1/1] (0.00ns)   --->   "%trunc_ln83_126 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_5, i32 32, i32 63" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1809 'partselect' 'trunc_ln83_126' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1810 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_129)   --->   "%xor_ln83_129 = xor i32 %trunc_ln83_126, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1810 'xor' 'xor_ln83_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1811 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_129 = select i1 %p_Result_130, i32 %trunc_ln83_126, i32 %xor_ln83_129" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1811 'select' 'select_ln79_129' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1812 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_130)   --->   "%p_Result_131 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_8, i32 2"   --->   Operation 1812 'bitselect' 'p_Result_131' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1813 [1/1] (0.00ns)   --->   "%trunc_ln83_127 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_5, i32 64, i32 95" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1813 'partselect' 'trunc_ln83_127' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1814 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_130)   --->   "%xor_ln83_130 = xor i32 %trunc_ln83_127, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1814 'xor' 'xor_ln83_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1815 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_130 = select i1 %p_Result_131, i32 %trunc_ln83_127, i32 %xor_ln83_130" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1815 'select' 'select_ln79_130' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1816 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_131)   --->   "%p_Result_132 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_8, i32 3"   --->   Operation 1816 'bitselect' 'p_Result_132' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1817 [1/1] (0.00ns)   --->   "%trunc_ln83_128 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_5, i32 96, i32 127" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1817 'partselect' 'trunc_ln83_128' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1818 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_131)   --->   "%xor_ln83_131 = xor i32 %trunc_ln83_128, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1818 'xor' 'xor_ln83_131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1819 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_131 = select i1 %p_Result_132, i32 %trunc_ln83_128, i32 %xor_ln83_131" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1819 'select' 'select_ln79_131' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1820 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_132)   --->   "%p_Result_133 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_8, i32 4"   --->   Operation 1820 'bitselect' 'p_Result_133' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1821 [1/1] (0.00ns)   --->   "%trunc_ln83_129 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_5, i32 128, i32 159" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1821 'partselect' 'trunc_ln83_129' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1822 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_132)   --->   "%xor_ln83_132 = xor i32 %trunc_ln83_129, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1822 'xor' 'xor_ln83_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1823 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_132 = select i1 %p_Result_133, i32 %trunc_ln83_129, i32 %xor_ln83_132" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1823 'select' 'select_ln79_132' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1824 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_133)   --->   "%p_Result_134 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_8, i32 5"   --->   Operation 1824 'bitselect' 'p_Result_134' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1825 [1/1] (0.00ns)   --->   "%trunc_ln83_130 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_5, i32 160, i32 191" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1825 'partselect' 'trunc_ln83_130' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1826 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_133)   --->   "%xor_ln83_133 = xor i32 %trunc_ln83_130, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1826 'xor' 'xor_ln83_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1827 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_133 = select i1 %p_Result_134, i32 %trunc_ln83_130, i32 %xor_ln83_133" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1827 'select' 'select_ln79_133' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1828 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_134)   --->   "%p_Result_135 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_8, i32 6"   --->   Operation 1828 'bitselect' 'p_Result_135' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1829 [1/1] (0.00ns)   --->   "%trunc_ln83_131 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_5, i32 192, i32 223" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1829 'partselect' 'trunc_ln83_131' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1830 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_134)   --->   "%xor_ln83_134 = xor i32 %trunc_ln83_131, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1830 'xor' 'xor_ln83_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1831 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_134 = select i1 %p_Result_135, i32 %trunc_ln83_131, i32 %xor_ln83_134" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1831 'select' 'select_ln79_134' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1832 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_135)   --->   "%p_Result_136 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_8, i32 7"   --->   Operation 1832 'bitselect' 'p_Result_136' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1833 [1/1] (0.00ns)   --->   "%trunc_ln83_132 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_5, i32 224, i32 255" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1833 'partselect' 'trunc_ln83_132' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1834 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_135)   --->   "%xor_ln83_135 = xor i32 %trunc_ln83_132, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1834 'xor' 'xor_ln83_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1835 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_135 = select i1 %p_Result_136, i32 %trunc_ln83_132, i32 %xor_ln83_135" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1835 'select' 'select_ln79_135' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1836 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_136)   --->   "%p_Result_137 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_8, i32 8"   --->   Operation 1836 'bitselect' 'p_Result_137' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1837 [1/1] (0.00ns)   --->   "%trunc_ln83_133 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_5, i32 256, i32 287" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1837 'partselect' 'trunc_ln83_133' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1838 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_136)   --->   "%xor_ln83_136 = xor i32 %trunc_ln83_133, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1838 'xor' 'xor_ln83_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1839 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_136 = select i1 %p_Result_137, i32 %trunc_ln83_133, i32 %xor_ln83_136" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1839 'select' 'select_ln79_136' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1840 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_137)   --->   "%p_Result_138 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_8, i32 9"   --->   Operation 1840 'bitselect' 'p_Result_138' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1841 [1/1] (0.00ns)   --->   "%trunc_ln83_134 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_5, i32 288, i32 319" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1841 'partselect' 'trunc_ln83_134' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1842 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_137)   --->   "%xor_ln83_137 = xor i32 %trunc_ln83_134, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1842 'xor' 'xor_ln83_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1843 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_137 = select i1 %p_Result_138, i32 %trunc_ln83_134, i32 %xor_ln83_137" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1843 'select' 'select_ln79_137' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1844 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_138)   --->   "%p_Result_139 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_8, i32 10"   --->   Operation 1844 'bitselect' 'p_Result_139' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1845 [1/1] (0.00ns)   --->   "%trunc_ln83_135 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_5, i32 320, i32 351" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1845 'partselect' 'trunc_ln83_135' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1846 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_138)   --->   "%xor_ln83_138 = xor i32 %trunc_ln83_135, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1846 'xor' 'xor_ln83_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1847 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_138 = select i1 %p_Result_139, i32 %trunc_ln83_135, i32 %xor_ln83_138" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1847 'select' 'select_ln79_138' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1848 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_139)   --->   "%p_Result_140 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_8, i32 11"   --->   Operation 1848 'bitselect' 'p_Result_140' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1849 [1/1] (0.00ns)   --->   "%trunc_ln83_136 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_5, i32 352, i32 383" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1849 'partselect' 'trunc_ln83_136' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1850 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_139)   --->   "%xor_ln83_139 = xor i32 %trunc_ln83_136, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1850 'xor' 'xor_ln83_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1851 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_139 = select i1 %p_Result_140, i32 %trunc_ln83_136, i32 %xor_ln83_139" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1851 'select' 'select_ln79_139' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1852 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_140)   --->   "%p_Result_141 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_8, i32 12"   --->   Operation 1852 'bitselect' 'p_Result_141' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1853 [1/1] (0.00ns)   --->   "%trunc_ln83_137 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_5, i32 384, i32 415" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1853 'partselect' 'trunc_ln83_137' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1854 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_140)   --->   "%xor_ln83_140 = xor i32 %trunc_ln83_137, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1854 'xor' 'xor_ln83_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1855 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_140 = select i1 %p_Result_141, i32 %trunc_ln83_137, i32 %xor_ln83_140" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1855 'select' 'select_ln79_140' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1856 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_141)   --->   "%p_Result_142 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_8, i32 13"   --->   Operation 1856 'bitselect' 'p_Result_142' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1857 [1/1] (0.00ns)   --->   "%trunc_ln83_138 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_5, i32 416, i32 447" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1857 'partselect' 'trunc_ln83_138' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1858 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_141)   --->   "%xor_ln83_141 = xor i32 %trunc_ln83_138, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1858 'xor' 'xor_ln83_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1859 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_141 = select i1 %p_Result_142, i32 %trunc_ln83_138, i32 %xor_ln83_141" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1859 'select' 'select_ln79_141' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1860 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_142)   --->   "%p_Result_143 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_8, i32 14"   --->   Operation 1860 'bitselect' 'p_Result_143' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1861 [1/1] (0.00ns)   --->   "%trunc_ln83_139 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_5, i32 448, i32 479" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1861 'partselect' 'trunc_ln83_139' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1862 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_142)   --->   "%xor_ln83_142 = xor i32 %trunc_ln83_139, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1862 'xor' 'xor_ln83_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1863 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_142 = select i1 %p_Result_143, i32 %trunc_ln83_139, i32 %xor_ln83_142" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1863 'select' 'select_ln79_142' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1864 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_143)   --->   "%p_Result_144 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_8, i32 15"   --->   Operation 1864 'bitselect' 'p_Result_144' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1865 [1/1] (0.00ns)   --->   "%trunc_ln83_140 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_5, i32 480, i32 511" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1865 'partselect' 'trunc_ln83_140' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1866 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_143)   --->   "%xor_ln83_143 = xor i32 %trunc_ln83_140, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1866 'xor' 'xor_ln83_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1867 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_143 = select i1 %p_Result_144, i32 %trunc_ln83_140, i32 %xor_ln83_143" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1867 'select' 'select_ln79_143' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1868 [1/1] (0.70ns)   --->   "%arrayNo_trunc161 = add i4 %empty, i4 9"   --->   Operation 1868 'add' 'arrayNo_trunc161' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1869 [1/1] (0.00ns)   --->   "%arrayNo162 = zext i4 %arrayNo_trunc161"   --->   Operation 1869 'zext' 'arrayNo162' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1870 [1/2] (0.68ns)   --->   "%trotters_load_9 = load i4 %trotters_addr_9"   --->   Operation 1870 'load' 'trotters_load_9' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 1871 [1/2] (0.68ns)   --->   "%trotters1_load_9 = load i4 %trotters1_addr_9"   --->   Operation 1871 'load' 'trotters1_load_9' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 1872 [1/2] (0.68ns)   --->   "%trotters2_load_9 = load i4 %trotters2_addr_9"   --->   Operation 1872 'load' 'trotters2_load_9' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 1873 [1/2] (0.68ns)   --->   "%trotters3_load_9 = load i4 %trotters3_addr_9"   --->   Operation 1873 'load' 'trotters3_load_9' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 1874 [1/2] (0.68ns)   --->   "%trotters4_load_9 = load i4 %trotters4_addr_9"   --->   Operation 1874 'load' 'trotters4_load_9' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 1875 [1/2] (0.68ns)   --->   "%trotters5_load_9 = load i4 %trotters5_addr_9"   --->   Operation 1875 'load' 'trotters5_load_9' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 1876 [1/2] (0.68ns)   --->   "%trotters6_load_9 = load i4 %trotters6_addr_9"   --->   Operation 1876 'load' 'trotters6_load_9' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 1877 [1/2] (0.68ns)   --->   "%trotters7_load_9 = load i4 %trotters7_addr_9"   --->   Operation 1877 'load' 'trotters7_load_9' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 1878 [1/2] (0.68ns)   --->   "%trotters8_load_9 = load i4 %trotters8_addr_9"   --->   Operation 1878 'load' 'trotters8_load_9' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 1879 [1/2] (0.68ns)   --->   "%trotters9_load_9 = load i4 %trotters9_addr_9"   --->   Operation 1879 'load' 'trotters9_load_9' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 1880 [1/2] (0.68ns)   --->   "%trotters10_load_9 = load i4 %trotters10_addr_9"   --->   Operation 1880 'load' 'trotters10_load_9' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 1881 [1/2] (0.68ns)   --->   "%trotters11_load_9 = load i4 %trotters11_addr_9"   --->   Operation 1881 'load' 'trotters11_load_9' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 1882 [1/2] (0.68ns)   --->   "%trotters12_load_9 = load i4 %trotters12_addr_9"   --->   Operation 1882 'load' 'trotters12_load_9' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 1883 [1/2] (0.68ns)   --->   "%trotters13_load_9 = load i4 %trotters13_addr_9"   --->   Operation 1883 'load' 'trotters13_load_9' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 1884 [1/2] (0.68ns)   --->   "%trotters14_load_9 = load i4 %trotters14_addr_9"   --->   Operation 1884 'load' 'trotters14_load_9' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 1885 [1/2] (0.68ns)   --->   "%trotters15_load_9 = load i4 %trotters15_addr_9"   --->   Operation 1885 'load' 'trotters15_load_9' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 1886 [1/1] (0.49ns)   --->   "%p_Val2_9 = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i64, i16 %trotters_load_9, i16 %trotters1_load_9, i16 %trotters2_load_9, i16 %trotters3_load_9, i16 %trotters4_load_9, i16 %trotters5_load_9, i16 %trotters6_load_9, i16 %trotters7_load_9, i16 %trotters8_load_9, i16 %trotters9_load_9, i16 %trotters10_load_9, i16 %trotters11_load_9, i16 %trotters12_load_9, i16 %trotters13_load_9, i16 %trotters14_load_9, i16 %trotters15_load_9, i64 %arrayNo162"   --->   Operation 1886 'mux' 'p_Val2_9' <Predicate = true> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1887 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_144)   --->   "%p_Result_145 = trunc i16 %p_Val2_9"   --->   Operation 1887 'trunc' 'p_Result_145' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1888 [1/2] (0.74ns)   --->   "%JcoupLocal_load_9 = load i4 %JcoupLocal_addr_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1888 'load' 'JcoupLocal_load_9' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_6 : Operation 1889 [1/2] (0.74ns)   --->   "%JcoupLocal16_load_9 = load i4 %JcoupLocal16_addr_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1889 'load' 'JcoupLocal16_load_9' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_6 : Operation 1890 [1/2] (0.74ns)   --->   "%JcoupLocal17_load_9 = load i4 %JcoupLocal17_addr_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1890 'load' 'JcoupLocal17_load_9' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_6 : Operation 1891 [1/2] (0.74ns)   --->   "%JcoupLocal18_load_9 = load i4 %JcoupLocal18_addr_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1891 'load' 'JcoupLocal18_load_9' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_6 : Operation 1892 [1/2] (0.74ns)   --->   "%JcoupLocal19_load_9 = load i4 %JcoupLocal19_addr_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1892 'load' 'JcoupLocal19_load_9' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_6 : Operation 1893 [1/2] (0.74ns)   --->   "%JcoupLocal20_load_9 = load i4 %JcoupLocal20_addr_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1893 'load' 'JcoupLocal20_load_9' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_6 : Operation 1894 [1/2] (0.74ns)   --->   "%JcoupLocal21_load_9 = load i4 %JcoupLocal21_addr_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1894 'load' 'JcoupLocal21_load_9' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_6 : Operation 1895 [1/2] (0.74ns)   --->   "%JcoupLocal22_load_9 = load i4 %JcoupLocal22_addr_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1895 'load' 'JcoupLocal22_load_9' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_6 : Operation 1896 [1/2] (0.74ns)   --->   "%JcoupLocal23_load_9 = load i4 %JcoupLocal23_addr_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1896 'load' 'JcoupLocal23_load_9' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_6 : Operation 1897 [1/2] (0.74ns)   --->   "%JcoupLocal24_load_9 = load i4 %JcoupLocal24_addr_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1897 'load' 'JcoupLocal24_load_9' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_6 : Operation 1898 [1/2] (0.74ns)   --->   "%JcoupLocal25_load_9 = load i4 %JcoupLocal25_addr_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1898 'load' 'JcoupLocal25_load_9' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_6 : Operation 1899 [1/2] (0.74ns)   --->   "%JcoupLocal26_load_9 = load i4 %JcoupLocal26_addr_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1899 'load' 'JcoupLocal26_load_9' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_6 : Operation 1900 [1/2] (0.74ns)   --->   "%JcoupLocal27_load_9 = load i4 %JcoupLocal27_addr_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1900 'load' 'JcoupLocal27_load_9' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_6 : Operation 1901 [1/2] (0.74ns)   --->   "%JcoupLocal28_load_9 = load i4 %JcoupLocal28_addr_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1901 'load' 'JcoupLocal28_load_9' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_6 : Operation 1902 [1/2] (0.74ns)   --->   "%JcoupLocal29_load_9 = load i4 %JcoupLocal29_addr_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1902 'load' 'JcoupLocal29_load_9' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_6 : Operation 1903 [1/2] (0.74ns)   --->   "%JcoupLocal30_load_9 = load i4 %JcoupLocal30_addr_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1903 'load' 'JcoupLocal30_load_9' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_6 : Operation 1904 [1/1] (0.49ns)   --->   "%tmp_7 = mux i512 @_ssdm_op_Mux.ap_auto.16i512.i64, i512 %JcoupLocal_load_9, i512 %JcoupLocal16_load_9, i512 %JcoupLocal17_load_9, i512 %JcoupLocal18_load_9, i512 %JcoupLocal19_load_9, i512 %JcoupLocal20_load_9, i512 %JcoupLocal21_load_9, i512 %JcoupLocal22_load_9, i512 %JcoupLocal23_load_9, i512 %JcoupLocal24_load_9, i512 %JcoupLocal25_load_9, i512 %JcoupLocal26_load_9, i512 %JcoupLocal27_load_9, i512 %JcoupLocal28_load_9, i512 %JcoupLocal29_load_9, i512 %JcoupLocal30_load_9, i64 %arrayNo162" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1904 'mux' 'tmp_7' <Predicate = true> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1905 [1/1] (0.00ns)   --->   "%trunc_ln83_141 = trunc i512 %tmp_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1905 'trunc' 'trunc_ln83_141' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1906 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_144)   --->   "%xor_ln83_144 = xor i32 %trunc_ln83_141, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1906 'xor' 'xor_ln83_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1907 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_144 = select i1 %p_Result_145, i32 %trunc_ln83_141, i32 %xor_ln83_144" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1907 'select' 'select_ln79_144' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1908 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_145)   --->   "%p_Result_146 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_9, i32 1"   --->   Operation 1908 'bitselect' 'p_Result_146' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1909 [1/1] (0.00ns)   --->   "%trunc_ln83_142 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_7, i32 32, i32 63" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1909 'partselect' 'trunc_ln83_142' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1910 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_145)   --->   "%xor_ln83_145 = xor i32 %trunc_ln83_142, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1910 'xor' 'xor_ln83_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1911 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_145 = select i1 %p_Result_146, i32 %trunc_ln83_142, i32 %xor_ln83_145" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1911 'select' 'select_ln79_145' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1912 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_146)   --->   "%p_Result_147 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_9, i32 2"   --->   Operation 1912 'bitselect' 'p_Result_147' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1913 [1/1] (0.00ns)   --->   "%trunc_ln83_143 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_7, i32 64, i32 95" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1913 'partselect' 'trunc_ln83_143' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1914 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_146)   --->   "%xor_ln83_146 = xor i32 %trunc_ln83_143, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1914 'xor' 'xor_ln83_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1915 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_146 = select i1 %p_Result_147, i32 %trunc_ln83_143, i32 %xor_ln83_146" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1915 'select' 'select_ln79_146' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1916 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_147)   --->   "%p_Result_148 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_9, i32 3"   --->   Operation 1916 'bitselect' 'p_Result_148' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1917 [1/1] (0.00ns)   --->   "%trunc_ln83_144 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_7, i32 96, i32 127" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1917 'partselect' 'trunc_ln83_144' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1918 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_147)   --->   "%xor_ln83_147 = xor i32 %trunc_ln83_144, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1918 'xor' 'xor_ln83_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1919 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_147 = select i1 %p_Result_148, i32 %trunc_ln83_144, i32 %xor_ln83_147" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1919 'select' 'select_ln79_147' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1920 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_148)   --->   "%p_Result_149 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_9, i32 4"   --->   Operation 1920 'bitselect' 'p_Result_149' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1921 [1/1] (0.00ns)   --->   "%trunc_ln83_145 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_7, i32 128, i32 159" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1921 'partselect' 'trunc_ln83_145' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1922 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_148)   --->   "%xor_ln83_148 = xor i32 %trunc_ln83_145, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1922 'xor' 'xor_ln83_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1923 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_148 = select i1 %p_Result_149, i32 %trunc_ln83_145, i32 %xor_ln83_148" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1923 'select' 'select_ln79_148' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1924 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_149)   --->   "%p_Result_150 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_9, i32 5"   --->   Operation 1924 'bitselect' 'p_Result_150' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1925 [1/1] (0.00ns)   --->   "%trunc_ln83_146 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_7, i32 160, i32 191" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1925 'partselect' 'trunc_ln83_146' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1926 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_149)   --->   "%xor_ln83_149 = xor i32 %trunc_ln83_146, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1926 'xor' 'xor_ln83_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1927 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_149 = select i1 %p_Result_150, i32 %trunc_ln83_146, i32 %xor_ln83_149" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1927 'select' 'select_ln79_149' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1928 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_150)   --->   "%p_Result_151 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_9, i32 6"   --->   Operation 1928 'bitselect' 'p_Result_151' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1929 [1/1] (0.00ns)   --->   "%trunc_ln83_147 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_7, i32 192, i32 223" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1929 'partselect' 'trunc_ln83_147' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1930 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_150)   --->   "%xor_ln83_150 = xor i32 %trunc_ln83_147, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1930 'xor' 'xor_ln83_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1931 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_150 = select i1 %p_Result_151, i32 %trunc_ln83_147, i32 %xor_ln83_150" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1931 'select' 'select_ln79_150' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1932 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_151)   --->   "%p_Result_152 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_9, i32 7"   --->   Operation 1932 'bitselect' 'p_Result_152' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1933 [1/1] (0.00ns)   --->   "%trunc_ln83_148 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_7, i32 224, i32 255" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1933 'partselect' 'trunc_ln83_148' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1934 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_151)   --->   "%xor_ln83_151 = xor i32 %trunc_ln83_148, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1934 'xor' 'xor_ln83_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1935 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_151 = select i1 %p_Result_152, i32 %trunc_ln83_148, i32 %xor_ln83_151" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1935 'select' 'select_ln79_151' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1936 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_152)   --->   "%p_Result_153 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_9, i32 8"   --->   Operation 1936 'bitselect' 'p_Result_153' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1937 [1/1] (0.00ns)   --->   "%trunc_ln83_149 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_7, i32 256, i32 287" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1937 'partselect' 'trunc_ln83_149' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1938 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_152)   --->   "%xor_ln83_152 = xor i32 %trunc_ln83_149, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1938 'xor' 'xor_ln83_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1939 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_152 = select i1 %p_Result_153, i32 %trunc_ln83_149, i32 %xor_ln83_152" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1939 'select' 'select_ln79_152' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1940 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_153)   --->   "%p_Result_154 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_9, i32 9"   --->   Operation 1940 'bitselect' 'p_Result_154' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1941 [1/1] (0.00ns)   --->   "%trunc_ln83_150 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_7, i32 288, i32 319" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1941 'partselect' 'trunc_ln83_150' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1942 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_153)   --->   "%xor_ln83_153 = xor i32 %trunc_ln83_150, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1942 'xor' 'xor_ln83_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1943 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_153 = select i1 %p_Result_154, i32 %trunc_ln83_150, i32 %xor_ln83_153" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1943 'select' 'select_ln79_153' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1944 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_154)   --->   "%p_Result_155 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_9, i32 10"   --->   Operation 1944 'bitselect' 'p_Result_155' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1945 [1/1] (0.00ns)   --->   "%trunc_ln83_151 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_7, i32 320, i32 351" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1945 'partselect' 'trunc_ln83_151' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1946 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_154)   --->   "%xor_ln83_154 = xor i32 %trunc_ln83_151, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1946 'xor' 'xor_ln83_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1947 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_154 = select i1 %p_Result_155, i32 %trunc_ln83_151, i32 %xor_ln83_154" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1947 'select' 'select_ln79_154' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1948 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_155)   --->   "%p_Result_156 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_9, i32 11"   --->   Operation 1948 'bitselect' 'p_Result_156' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1949 [1/1] (0.00ns)   --->   "%trunc_ln83_152 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_7, i32 352, i32 383" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1949 'partselect' 'trunc_ln83_152' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1950 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_155)   --->   "%xor_ln83_155 = xor i32 %trunc_ln83_152, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1950 'xor' 'xor_ln83_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1951 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_155 = select i1 %p_Result_156, i32 %trunc_ln83_152, i32 %xor_ln83_155" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1951 'select' 'select_ln79_155' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1952 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_156)   --->   "%p_Result_157 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_9, i32 12"   --->   Operation 1952 'bitselect' 'p_Result_157' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1953 [1/1] (0.00ns)   --->   "%trunc_ln83_153 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_7, i32 384, i32 415" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1953 'partselect' 'trunc_ln83_153' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1954 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_156)   --->   "%xor_ln83_156 = xor i32 %trunc_ln83_153, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1954 'xor' 'xor_ln83_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1955 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_156 = select i1 %p_Result_157, i32 %trunc_ln83_153, i32 %xor_ln83_156" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1955 'select' 'select_ln79_156' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1956 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_157)   --->   "%p_Result_158 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_9, i32 13"   --->   Operation 1956 'bitselect' 'p_Result_158' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1957 [1/1] (0.00ns)   --->   "%trunc_ln83_154 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_7, i32 416, i32 447" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1957 'partselect' 'trunc_ln83_154' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1958 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_157)   --->   "%xor_ln83_157 = xor i32 %trunc_ln83_154, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1958 'xor' 'xor_ln83_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1959 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_157 = select i1 %p_Result_158, i32 %trunc_ln83_154, i32 %xor_ln83_157" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1959 'select' 'select_ln79_157' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1960 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_158)   --->   "%p_Result_159 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_9, i32 14"   --->   Operation 1960 'bitselect' 'p_Result_159' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1961 [1/1] (0.00ns)   --->   "%trunc_ln83_155 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_7, i32 448, i32 479" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1961 'partselect' 'trunc_ln83_155' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1962 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_158)   --->   "%xor_ln83_158 = xor i32 %trunc_ln83_155, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1962 'xor' 'xor_ln83_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1963 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_158 = select i1 %p_Result_159, i32 %trunc_ln83_155, i32 %xor_ln83_158" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1963 'select' 'select_ln79_158' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1964 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_159)   --->   "%p_Result_160 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_9, i32 15"   --->   Operation 1964 'bitselect' 'p_Result_160' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1965 [1/1] (0.00ns)   --->   "%trunc_ln83_156 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_7, i32 480, i32 511" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1965 'partselect' 'trunc_ln83_156' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1966 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_159)   --->   "%xor_ln83_159 = xor i32 %trunc_ln83_156, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 1966 'xor' 'xor_ln83_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1967 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_159 = select i1 %p_Result_160, i32 %trunc_ln83_156, i32 %xor_ln83_159" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 1967 'select' 'select_ln79_159' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1968 [1/1] (0.70ns)   --->   "%add4_10 = add i8 %packOfst_read, i8 10"   --->   Operation 1968 'add' 'add4_10' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1969 [1/1] (0.00ns)   --->   "%newIndex11 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %add4_10, i32 4, i32 7"   --->   Operation 1969 'partselect' 'newIndex11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1970 [1/1] (0.00ns)   --->   "%zext_ln819_11 = zext i4 %newIndex11"   --->   Operation 1970 'zext' 'zext_ln819_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1971 [1/1] (0.00ns)   --->   "%trotters_addr_10 = getelementptr i16 %trotters, i64 0, i64 %zext_ln819_11"   --->   Operation 1971 'getelementptr' 'trotters_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1972 [2/2] (0.68ns)   --->   "%trotters_load_10 = load i4 %trotters_addr_10"   --->   Operation 1972 'load' 'trotters_load_10' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 1973 [1/1] (0.00ns)   --->   "%trotters1_addr_10 = getelementptr i16 %trotters1, i64 0, i64 %zext_ln819_11"   --->   Operation 1973 'getelementptr' 'trotters1_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1974 [2/2] (0.68ns)   --->   "%trotters1_load_10 = load i4 %trotters1_addr_10"   --->   Operation 1974 'load' 'trotters1_load_10' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 1975 [1/1] (0.00ns)   --->   "%trotters2_addr_10 = getelementptr i16 %trotters2, i64 0, i64 %zext_ln819_11"   --->   Operation 1975 'getelementptr' 'trotters2_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1976 [2/2] (0.68ns)   --->   "%trotters2_load_10 = load i4 %trotters2_addr_10"   --->   Operation 1976 'load' 'trotters2_load_10' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 1977 [1/1] (0.00ns)   --->   "%trotters3_addr_10 = getelementptr i16 %trotters3, i64 0, i64 %zext_ln819_11"   --->   Operation 1977 'getelementptr' 'trotters3_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1978 [2/2] (0.68ns)   --->   "%trotters3_load_10 = load i4 %trotters3_addr_10"   --->   Operation 1978 'load' 'trotters3_load_10' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 1979 [1/1] (0.00ns)   --->   "%trotters4_addr_10 = getelementptr i16 %trotters4, i64 0, i64 %zext_ln819_11"   --->   Operation 1979 'getelementptr' 'trotters4_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1980 [2/2] (0.68ns)   --->   "%trotters4_load_10 = load i4 %trotters4_addr_10"   --->   Operation 1980 'load' 'trotters4_load_10' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 1981 [1/1] (0.00ns)   --->   "%trotters5_addr_10 = getelementptr i16 %trotters5, i64 0, i64 %zext_ln819_11"   --->   Operation 1981 'getelementptr' 'trotters5_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1982 [2/2] (0.68ns)   --->   "%trotters5_load_10 = load i4 %trotters5_addr_10"   --->   Operation 1982 'load' 'trotters5_load_10' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 1983 [1/1] (0.00ns)   --->   "%trotters6_addr_10 = getelementptr i16 %trotters6, i64 0, i64 %zext_ln819_11"   --->   Operation 1983 'getelementptr' 'trotters6_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1984 [2/2] (0.68ns)   --->   "%trotters6_load_10 = load i4 %trotters6_addr_10"   --->   Operation 1984 'load' 'trotters6_load_10' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 1985 [1/1] (0.00ns)   --->   "%trotters7_addr_10 = getelementptr i16 %trotters7, i64 0, i64 %zext_ln819_11"   --->   Operation 1985 'getelementptr' 'trotters7_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1986 [2/2] (0.68ns)   --->   "%trotters7_load_10 = load i4 %trotters7_addr_10"   --->   Operation 1986 'load' 'trotters7_load_10' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 1987 [1/1] (0.00ns)   --->   "%trotters8_addr_10 = getelementptr i16 %trotters8, i64 0, i64 %zext_ln819_11"   --->   Operation 1987 'getelementptr' 'trotters8_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1988 [2/2] (0.68ns)   --->   "%trotters8_load_10 = load i4 %trotters8_addr_10"   --->   Operation 1988 'load' 'trotters8_load_10' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 1989 [1/1] (0.00ns)   --->   "%trotters9_addr_10 = getelementptr i16 %trotters9, i64 0, i64 %zext_ln819_11"   --->   Operation 1989 'getelementptr' 'trotters9_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1990 [2/2] (0.68ns)   --->   "%trotters9_load_10 = load i4 %trotters9_addr_10"   --->   Operation 1990 'load' 'trotters9_load_10' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 1991 [1/1] (0.00ns)   --->   "%trotters10_addr_10 = getelementptr i16 %trotters10, i64 0, i64 %zext_ln819_11"   --->   Operation 1991 'getelementptr' 'trotters10_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1992 [2/2] (0.68ns)   --->   "%trotters10_load_10 = load i4 %trotters10_addr_10"   --->   Operation 1992 'load' 'trotters10_load_10' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 1993 [1/1] (0.00ns)   --->   "%trotters11_addr_10 = getelementptr i16 %trotters11, i64 0, i64 %zext_ln819_11"   --->   Operation 1993 'getelementptr' 'trotters11_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1994 [2/2] (0.68ns)   --->   "%trotters11_load_10 = load i4 %trotters11_addr_10"   --->   Operation 1994 'load' 'trotters11_load_10' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 1995 [1/1] (0.00ns)   --->   "%trotters12_addr_10 = getelementptr i16 %trotters12, i64 0, i64 %zext_ln819_11"   --->   Operation 1995 'getelementptr' 'trotters12_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1996 [2/2] (0.68ns)   --->   "%trotters12_load_10 = load i4 %trotters12_addr_10"   --->   Operation 1996 'load' 'trotters12_load_10' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 1997 [1/1] (0.00ns)   --->   "%trotters13_addr_10 = getelementptr i16 %trotters13, i64 0, i64 %zext_ln819_11"   --->   Operation 1997 'getelementptr' 'trotters13_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1998 [2/2] (0.68ns)   --->   "%trotters13_load_10 = load i4 %trotters13_addr_10"   --->   Operation 1998 'load' 'trotters13_load_10' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 1999 [1/1] (0.00ns)   --->   "%trotters14_addr_10 = getelementptr i16 %trotters14, i64 0, i64 %zext_ln819_11"   --->   Operation 1999 'getelementptr' 'trotters14_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2000 [2/2] (0.68ns)   --->   "%trotters14_load_10 = load i4 %trotters14_addr_10"   --->   Operation 2000 'load' 'trotters14_load_10' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 2001 [1/1] (0.00ns)   --->   "%trotters15_addr_10 = getelementptr i16 %trotters15, i64 0, i64 %zext_ln819_11"   --->   Operation 2001 'getelementptr' 'trotters15_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2002 [2/2] (0.68ns)   --->   "%trotters15_load_10 = load i4 %trotters15_addr_10"   --->   Operation 2002 'load' 'trotters15_load_10' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 2003 [1/1] (0.00ns)   --->   "%JcoupLocal_addr_10 = getelementptr i512 %JcoupLocal, i64 0, i64 %zext_ln819_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2003 'getelementptr' 'JcoupLocal_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2004 [2/2] (0.74ns)   --->   "%JcoupLocal_load_10 = load i4 %JcoupLocal_addr_10" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2004 'load' 'JcoupLocal_load_10' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_6 : Operation 2005 [1/1] (0.00ns)   --->   "%JcoupLocal16_addr_10 = getelementptr i512 %JcoupLocal16, i64 0, i64 %zext_ln819_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2005 'getelementptr' 'JcoupLocal16_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2006 [2/2] (0.74ns)   --->   "%JcoupLocal16_load_10 = load i4 %JcoupLocal16_addr_10" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2006 'load' 'JcoupLocal16_load_10' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_6 : Operation 2007 [1/1] (0.00ns)   --->   "%JcoupLocal17_addr_10 = getelementptr i512 %JcoupLocal17, i64 0, i64 %zext_ln819_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2007 'getelementptr' 'JcoupLocal17_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2008 [2/2] (0.74ns)   --->   "%JcoupLocal17_load_10 = load i4 %JcoupLocal17_addr_10" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2008 'load' 'JcoupLocal17_load_10' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_6 : Operation 2009 [1/1] (0.00ns)   --->   "%JcoupLocal18_addr_10 = getelementptr i512 %JcoupLocal18, i64 0, i64 %zext_ln819_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2009 'getelementptr' 'JcoupLocal18_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2010 [2/2] (0.74ns)   --->   "%JcoupLocal18_load_10 = load i4 %JcoupLocal18_addr_10" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2010 'load' 'JcoupLocal18_load_10' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_6 : Operation 2011 [1/1] (0.00ns)   --->   "%JcoupLocal19_addr_10 = getelementptr i512 %JcoupLocal19, i64 0, i64 %zext_ln819_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2011 'getelementptr' 'JcoupLocal19_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2012 [2/2] (0.74ns)   --->   "%JcoupLocal19_load_10 = load i4 %JcoupLocal19_addr_10" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2012 'load' 'JcoupLocal19_load_10' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_6 : Operation 2013 [1/1] (0.00ns)   --->   "%JcoupLocal20_addr_10 = getelementptr i512 %JcoupLocal20, i64 0, i64 %zext_ln819_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2013 'getelementptr' 'JcoupLocal20_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2014 [2/2] (0.74ns)   --->   "%JcoupLocal20_load_10 = load i4 %JcoupLocal20_addr_10" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2014 'load' 'JcoupLocal20_load_10' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_6 : Operation 2015 [1/1] (0.00ns)   --->   "%JcoupLocal21_addr_10 = getelementptr i512 %JcoupLocal21, i64 0, i64 %zext_ln819_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2015 'getelementptr' 'JcoupLocal21_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2016 [2/2] (0.74ns)   --->   "%JcoupLocal21_load_10 = load i4 %JcoupLocal21_addr_10" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2016 'load' 'JcoupLocal21_load_10' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_6 : Operation 2017 [1/1] (0.00ns)   --->   "%JcoupLocal22_addr_10 = getelementptr i512 %JcoupLocal22, i64 0, i64 %zext_ln819_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2017 'getelementptr' 'JcoupLocal22_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2018 [2/2] (0.74ns)   --->   "%JcoupLocal22_load_10 = load i4 %JcoupLocal22_addr_10" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2018 'load' 'JcoupLocal22_load_10' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_6 : Operation 2019 [1/1] (0.00ns)   --->   "%JcoupLocal23_addr_10 = getelementptr i512 %JcoupLocal23, i64 0, i64 %zext_ln819_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2019 'getelementptr' 'JcoupLocal23_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2020 [2/2] (0.74ns)   --->   "%JcoupLocal23_load_10 = load i4 %JcoupLocal23_addr_10" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2020 'load' 'JcoupLocal23_load_10' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_6 : Operation 2021 [1/1] (0.00ns)   --->   "%JcoupLocal24_addr_10 = getelementptr i512 %JcoupLocal24, i64 0, i64 %zext_ln819_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2021 'getelementptr' 'JcoupLocal24_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2022 [2/2] (0.74ns)   --->   "%JcoupLocal24_load_10 = load i4 %JcoupLocal24_addr_10" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2022 'load' 'JcoupLocal24_load_10' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_6 : Operation 2023 [1/1] (0.00ns)   --->   "%JcoupLocal25_addr_10 = getelementptr i512 %JcoupLocal25, i64 0, i64 %zext_ln819_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2023 'getelementptr' 'JcoupLocal25_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2024 [2/2] (0.74ns)   --->   "%JcoupLocal25_load_10 = load i4 %JcoupLocal25_addr_10" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2024 'load' 'JcoupLocal25_load_10' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_6 : Operation 2025 [1/1] (0.00ns)   --->   "%JcoupLocal26_addr_10 = getelementptr i512 %JcoupLocal26, i64 0, i64 %zext_ln819_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2025 'getelementptr' 'JcoupLocal26_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2026 [2/2] (0.74ns)   --->   "%JcoupLocal26_load_10 = load i4 %JcoupLocal26_addr_10" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2026 'load' 'JcoupLocal26_load_10' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_6 : Operation 2027 [1/1] (0.00ns)   --->   "%JcoupLocal27_addr_10 = getelementptr i512 %JcoupLocal27, i64 0, i64 %zext_ln819_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2027 'getelementptr' 'JcoupLocal27_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2028 [2/2] (0.74ns)   --->   "%JcoupLocal27_load_10 = load i4 %JcoupLocal27_addr_10" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2028 'load' 'JcoupLocal27_load_10' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_6 : Operation 2029 [1/1] (0.00ns)   --->   "%JcoupLocal28_addr_10 = getelementptr i512 %JcoupLocal28, i64 0, i64 %zext_ln819_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2029 'getelementptr' 'JcoupLocal28_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2030 [2/2] (0.74ns)   --->   "%JcoupLocal28_load_10 = load i4 %JcoupLocal28_addr_10" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2030 'load' 'JcoupLocal28_load_10' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_6 : Operation 2031 [1/1] (0.00ns)   --->   "%JcoupLocal29_addr_10 = getelementptr i512 %JcoupLocal29, i64 0, i64 %zext_ln819_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2031 'getelementptr' 'JcoupLocal29_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2032 [2/2] (0.74ns)   --->   "%JcoupLocal29_load_10 = load i4 %JcoupLocal29_addr_10" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2032 'load' 'JcoupLocal29_load_10' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_6 : Operation 2033 [1/1] (0.00ns)   --->   "%JcoupLocal30_addr_10 = getelementptr i512 %JcoupLocal30, i64 0, i64 %zext_ln819_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2033 'getelementptr' 'JcoupLocal30_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2034 [2/2] (0.74ns)   --->   "%JcoupLocal30_load_10 = load i4 %JcoupLocal30_addr_10" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2034 'load' 'JcoupLocal30_load_10' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_6 : Operation 2035 [1/1] (0.70ns)   --->   "%add4_11 = add i8 %packOfst_read, i8 11"   --->   Operation 2035 'add' 'add4_11' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2036 [1/1] (0.00ns)   --->   "%newIndex12 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %add4_11, i32 4, i32 7"   --->   Operation 2036 'partselect' 'newIndex12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2037 [1/1] (0.00ns)   --->   "%zext_ln819_12 = zext i4 %newIndex12"   --->   Operation 2037 'zext' 'zext_ln819_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2038 [1/1] (0.00ns)   --->   "%trotters_addr_11 = getelementptr i16 %trotters, i64 0, i64 %zext_ln819_12"   --->   Operation 2038 'getelementptr' 'trotters_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2039 [2/2] (0.68ns)   --->   "%trotters_load_11 = load i4 %trotters_addr_11"   --->   Operation 2039 'load' 'trotters_load_11' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 2040 [1/1] (0.00ns)   --->   "%trotters1_addr_11 = getelementptr i16 %trotters1, i64 0, i64 %zext_ln819_12"   --->   Operation 2040 'getelementptr' 'trotters1_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2041 [2/2] (0.68ns)   --->   "%trotters1_load_11 = load i4 %trotters1_addr_11"   --->   Operation 2041 'load' 'trotters1_load_11' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 2042 [1/1] (0.00ns)   --->   "%trotters2_addr_11 = getelementptr i16 %trotters2, i64 0, i64 %zext_ln819_12"   --->   Operation 2042 'getelementptr' 'trotters2_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2043 [2/2] (0.68ns)   --->   "%trotters2_load_11 = load i4 %trotters2_addr_11"   --->   Operation 2043 'load' 'trotters2_load_11' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 2044 [1/1] (0.00ns)   --->   "%trotters3_addr_11 = getelementptr i16 %trotters3, i64 0, i64 %zext_ln819_12"   --->   Operation 2044 'getelementptr' 'trotters3_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2045 [2/2] (0.68ns)   --->   "%trotters3_load_11 = load i4 %trotters3_addr_11"   --->   Operation 2045 'load' 'trotters3_load_11' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 2046 [1/1] (0.00ns)   --->   "%trotters4_addr_11 = getelementptr i16 %trotters4, i64 0, i64 %zext_ln819_12"   --->   Operation 2046 'getelementptr' 'trotters4_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2047 [2/2] (0.68ns)   --->   "%trotters4_load_11 = load i4 %trotters4_addr_11"   --->   Operation 2047 'load' 'trotters4_load_11' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 2048 [1/1] (0.00ns)   --->   "%trotters5_addr_11 = getelementptr i16 %trotters5, i64 0, i64 %zext_ln819_12"   --->   Operation 2048 'getelementptr' 'trotters5_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2049 [2/2] (0.68ns)   --->   "%trotters5_load_11 = load i4 %trotters5_addr_11"   --->   Operation 2049 'load' 'trotters5_load_11' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 2050 [1/1] (0.00ns)   --->   "%trotters6_addr_11 = getelementptr i16 %trotters6, i64 0, i64 %zext_ln819_12"   --->   Operation 2050 'getelementptr' 'trotters6_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2051 [2/2] (0.68ns)   --->   "%trotters6_load_11 = load i4 %trotters6_addr_11"   --->   Operation 2051 'load' 'trotters6_load_11' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 2052 [1/1] (0.00ns)   --->   "%trotters7_addr_11 = getelementptr i16 %trotters7, i64 0, i64 %zext_ln819_12"   --->   Operation 2052 'getelementptr' 'trotters7_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2053 [2/2] (0.68ns)   --->   "%trotters7_load_11 = load i4 %trotters7_addr_11"   --->   Operation 2053 'load' 'trotters7_load_11' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 2054 [1/1] (0.00ns)   --->   "%trotters8_addr_11 = getelementptr i16 %trotters8, i64 0, i64 %zext_ln819_12"   --->   Operation 2054 'getelementptr' 'trotters8_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2055 [2/2] (0.68ns)   --->   "%trotters8_load_11 = load i4 %trotters8_addr_11"   --->   Operation 2055 'load' 'trotters8_load_11' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 2056 [1/1] (0.00ns)   --->   "%trotters9_addr_11 = getelementptr i16 %trotters9, i64 0, i64 %zext_ln819_12"   --->   Operation 2056 'getelementptr' 'trotters9_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2057 [2/2] (0.68ns)   --->   "%trotters9_load_11 = load i4 %trotters9_addr_11"   --->   Operation 2057 'load' 'trotters9_load_11' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 2058 [1/1] (0.00ns)   --->   "%trotters10_addr_11 = getelementptr i16 %trotters10, i64 0, i64 %zext_ln819_12"   --->   Operation 2058 'getelementptr' 'trotters10_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2059 [2/2] (0.68ns)   --->   "%trotters10_load_11 = load i4 %trotters10_addr_11"   --->   Operation 2059 'load' 'trotters10_load_11' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 2060 [1/1] (0.00ns)   --->   "%trotters11_addr_11 = getelementptr i16 %trotters11, i64 0, i64 %zext_ln819_12"   --->   Operation 2060 'getelementptr' 'trotters11_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2061 [2/2] (0.68ns)   --->   "%trotters11_load_11 = load i4 %trotters11_addr_11"   --->   Operation 2061 'load' 'trotters11_load_11' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 2062 [1/1] (0.00ns)   --->   "%trotters12_addr_11 = getelementptr i16 %trotters12, i64 0, i64 %zext_ln819_12"   --->   Operation 2062 'getelementptr' 'trotters12_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2063 [2/2] (0.68ns)   --->   "%trotters12_load_11 = load i4 %trotters12_addr_11"   --->   Operation 2063 'load' 'trotters12_load_11' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 2064 [1/1] (0.00ns)   --->   "%trotters13_addr_11 = getelementptr i16 %trotters13, i64 0, i64 %zext_ln819_12"   --->   Operation 2064 'getelementptr' 'trotters13_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2065 [2/2] (0.68ns)   --->   "%trotters13_load_11 = load i4 %trotters13_addr_11"   --->   Operation 2065 'load' 'trotters13_load_11' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 2066 [1/1] (0.00ns)   --->   "%trotters14_addr_11 = getelementptr i16 %trotters14, i64 0, i64 %zext_ln819_12"   --->   Operation 2066 'getelementptr' 'trotters14_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2067 [2/2] (0.68ns)   --->   "%trotters14_load_11 = load i4 %trotters14_addr_11"   --->   Operation 2067 'load' 'trotters14_load_11' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 2068 [1/1] (0.00ns)   --->   "%trotters15_addr_11 = getelementptr i16 %trotters15, i64 0, i64 %zext_ln819_12"   --->   Operation 2068 'getelementptr' 'trotters15_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2069 [2/2] (0.68ns)   --->   "%trotters15_load_11 = load i4 %trotters15_addr_11"   --->   Operation 2069 'load' 'trotters15_load_11' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 2070 [1/1] (0.00ns)   --->   "%JcoupLocal_addr_11 = getelementptr i512 %JcoupLocal, i64 0, i64 %zext_ln819_12" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2070 'getelementptr' 'JcoupLocal_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2071 [2/2] (0.74ns)   --->   "%JcoupLocal_load_11 = load i4 %JcoupLocal_addr_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2071 'load' 'JcoupLocal_load_11' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_6 : Operation 2072 [1/1] (0.00ns)   --->   "%JcoupLocal16_addr_11 = getelementptr i512 %JcoupLocal16, i64 0, i64 %zext_ln819_12" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2072 'getelementptr' 'JcoupLocal16_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2073 [2/2] (0.74ns)   --->   "%JcoupLocal16_load_11 = load i4 %JcoupLocal16_addr_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2073 'load' 'JcoupLocal16_load_11' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_6 : Operation 2074 [1/1] (0.00ns)   --->   "%JcoupLocal17_addr_11 = getelementptr i512 %JcoupLocal17, i64 0, i64 %zext_ln819_12" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2074 'getelementptr' 'JcoupLocal17_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2075 [2/2] (0.74ns)   --->   "%JcoupLocal17_load_11 = load i4 %JcoupLocal17_addr_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2075 'load' 'JcoupLocal17_load_11' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_6 : Operation 2076 [1/1] (0.00ns)   --->   "%JcoupLocal18_addr_11 = getelementptr i512 %JcoupLocal18, i64 0, i64 %zext_ln819_12" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2076 'getelementptr' 'JcoupLocal18_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2077 [2/2] (0.74ns)   --->   "%JcoupLocal18_load_11 = load i4 %JcoupLocal18_addr_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2077 'load' 'JcoupLocal18_load_11' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_6 : Operation 2078 [1/1] (0.00ns)   --->   "%JcoupLocal19_addr_11 = getelementptr i512 %JcoupLocal19, i64 0, i64 %zext_ln819_12" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2078 'getelementptr' 'JcoupLocal19_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2079 [2/2] (0.74ns)   --->   "%JcoupLocal19_load_11 = load i4 %JcoupLocal19_addr_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2079 'load' 'JcoupLocal19_load_11' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_6 : Operation 2080 [1/1] (0.00ns)   --->   "%JcoupLocal20_addr_11 = getelementptr i512 %JcoupLocal20, i64 0, i64 %zext_ln819_12" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2080 'getelementptr' 'JcoupLocal20_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2081 [2/2] (0.74ns)   --->   "%JcoupLocal20_load_11 = load i4 %JcoupLocal20_addr_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2081 'load' 'JcoupLocal20_load_11' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_6 : Operation 2082 [1/1] (0.00ns)   --->   "%JcoupLocal21_addr_11 = getelementptr i512 %JcoupLocal21, i64 0, i64 %zext_ln819_12" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2082 'getelementptr' 'JcoupLocal21_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2083 [2/2] (0.74ns)   --->   "%JcoupLocal21_load_11 = load i4 %JcoupLocal21_addr_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2083 'load' 'JcoupLocal21_load_11' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_6 : Operation 2084 [1/1] (0.00ns)   --->   "%JcoupLocal22_addr_11 = getelementptr i512 %JcoupLocal22, i64 0, i64 %zext_ln819_12" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2084 'getelementptr' 'JcoupLocal22_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2085 [2/2] (0.74ns)   --->   "%JcoupLocal22_load_11 = load i4 %JcoupLocal22_addr_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2085 'load' 'JcoupLocal22_load_11' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_6 : Operation 2086 [1/1] (0.00ns)   --->   "%JcoupLocal23_addr_11 = getelementptr i512 %JcoupLocal23, i64 0, i64 %zext_ln819_12" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2086 'getelementptr' 'JcoupLocal23_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2087 [2/2] (0.74ns)   --->   "%JcoupLocal23_load_11 = load i4 %JcoupLocal23_addr_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2087 'load' 'JcoupLocal23_load_11' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_6 : Operation 2088 [1/1] (0.00ns)   --->   "%JcoupLocal24_addr_11 = getelementptr i512 %JcoupLocal24, i64 0, i64 %zext_ln819_12" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2088 'getelementptr' 'JcoupLocal24_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2089 [2/2] (0.74ns)   --->   "%JcoupLocal24_load_11 = load i4 %JcoupLocal24_addr_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2089 'load' 'JcoupLocal24_load_11' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_6 : Operation 2090 [1/1] (0.00ns)   --->   "%JcoupLocal25_addr_11 = getelementptr i512 %JcoupLocal25, i64 0, i64 %zext_ln819_12" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2090 'getelementptr' 'JcoupLocal25_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2091 [2/2] (0.74ns)   --->   "%JcoupLocal25_load_11 = load i4 %JcoupLocal25_addr_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2091 'load' 'JcoupLocal25_load_11' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_6 : Operation 2092 [1/1] (0.00ns)   --->   "%JcoupLocal26_addr_11 = getelementptr i512 %JcoupLocal26, i64 0, i64 %zext_ln819_12" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2092 'getelementptr' 'JcoupLocal26_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2093 [2/2] (0.74ns)   --->   "%JcoupLocal26_load_11 = load i4 %JcoupLocal26_addr_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2093 'load' 'JcoupLocal26_load_11' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_6 : Operation 2094 [1/1] (0.00ns)   --->   "%JcoupLocal27_addr_11 = getelementptr i512 %JcoupLocal27, i64 0, i64 %zext_ln819_12" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2094 'getelementptr' 'JcoupLocal27_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2095 [2/2] (0.74ns)   --->   "%JcoupLocal27_load_11 = load i4 %JcoupLocal27_addr_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2095 'load' 'JcoupLocal27_load_11' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_6 : Operation 2096 [1/1] (0.00ns)   --->   "%JcoupLocal28_addr_11 = getelementptr i512 %JcoupLocal28, i64 0, i64 %zext_ln819_12" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2096 'getelementptr' 'JcoupLocal28_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2097 [2/2] (0.74ns)   --->   "%JcoupLocal28_load_11 = load i4 %JcoupLocal28_addr_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2097 'load' 'JcoupLocal28_load_11' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_6 : Operation 2098 [1/1] (0.00ns)   --->   "%JcoupLocal29_addr_11 = getelementptr i512 %JcoupLocal29, i64 0, i64 %zext_ln819_12" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2098 'getelementptr' 'JcoupLocal29_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2099 [2/2] (0.74ns)   --->   "%JcoupLocal29_load_11 = load i4 %JcoupLocal29_addr_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2099 'load' 'JcoupLocal29_load_11' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_6 : Operation 2100 [1/1] (0.00ns)   --->   "%JcoupLocal30_addr_11 = getelementptr i512 %JcoupLocal30, i64 0, i64 %zext_ln819_12" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2100 'getelementptr' 'JcoupLocal30_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2101 [2/2] (0.74ns)   --->   "%JcoupLocal30_load_11 = load i4 %JcoupLocal30_addr_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2101 'load' 'JcoupLocal30_load_11' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_6 : Operation 2102 [4/7] (2.34ns)   --->   "%add3_i_i_i_i = fadd i32 %bitcast_ln79, i32 %bitcast_ln79_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2102 'fadd' 'add3_i_i_i_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2103 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_s = fadd i32 %bitcast_ln79_2, i32 %bitcast_ln79_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2103 'fadd' 'add3_i_i_i_i_s' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2104 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_16 = fadd i32 %bitcast_ln79_4, i32 %bitcast_ln79_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2104 'fadd' 'add3_i_i_i_i_16' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2105 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_17 = fadd i32 %bitcast_ln79_6, i32 %bitcast_ln79_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2105 'fadd' 'add3_i_i_i_i_17' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2106 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_18 = fadd i32 %bitcast_ln79_8, i32 %bitcast_ln79_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2106 'fadd' 'add3_i_i_i_i_18' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2107 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_19 = fadd i32 %bitcast_ln79_10, i32 %bitcast_ln79_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2107 'fadd' 'add3_i_i_i_i_19' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2108 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_20 = fadd i32 %bitcast_ln79_12, i32 %bitcast_ln79_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2108 'fadd' 'add3_i_i_i_i_20' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2109 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_21 = fadd i32 %bitcast_ln79_14, i32 %bitcast_ln79_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2109 'fadd' 'add3_i_i_i_i_21' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2110 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_1 = fadd i32 %bitcast_ln79_16, i32 %bitcast_ln79_17" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2110 'fadd' 'add3_i_i_i_i_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2111 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_1_1 = fadd i32 %bitcast_ln79_18, i32 %bitcast_ln79_19" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2111 'fadd' 'add3_i_i_i_i_1_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2112 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_1_2 = fadd i32 %bitcast_ln79_20, i32 %bitcast_ln79_21" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2112 'fadd' 'add3_i_i_i_i_1_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2113 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_1_3 = fadd i32 %bitcast_ln79_22, i32 %bitcast_ln79_23" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2113 'fadd' 'add3_i_i_i_i_1_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2114 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_1_4 = fadd i32 %bitcast_ln79_24, i32 %bitcast_ln79_25" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2114 'fadd' 'add3_i_i_i_i_1_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2115 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_1_5 = fadd i32 %bitcast_ln79_26, i32 %bitcast_ln79_27" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2115 'fadd' 'add3_i_i_i_i_1_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2116 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_1_6 = fadd i32 %bitcast_ln79_28, i32 %bitcast_ln79_29" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2116 'fadd' 'add3_i_i_i_i_1_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2117 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_1_7 = fadd i32 %bitcast_ln79_30, i32 %bitcast_ln79_31" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2117 'fadd' 'add3_i_i_i_i_1_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2118 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_2 = fadd i32 %bitcast_ln79_32, i32 %bitcast_ln79_33" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2118 'fadd' 'add3_i_i_i_i_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2119 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_2_1 = fadd i32 %bitcast_ln79_34, i32 %bitcast_ln79_35" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2119 'fadd' 'add3_i_i_i_i_2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2120 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_2_2 = fadd i32 %bitcast_ln79_36, i32 %bitcast_ln79_37" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2120 'fadd' 'add3_i_i_i_i_2_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2121 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_2_3 = fadd i32 %bitcast_ln79_38, i32 %bitcast_ln79_39" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2121 'fadd' 'add3_i_i_i_i_2_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2122 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_2_4 = fadd i32 %bitcast_ln79_40, i32 %bitcast_ln79_41" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2122 'fadd' 'add3_i_i_i_i_2_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2123 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_2_5 = fadd i32 %bitcast_ln79_42, i32 %bitcast_ln79_43" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2123 'fadd' 'add3_i_i_i_i_2_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2124 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_2_6 = fadd i32 %bitcast_ln79_44, i32 %bitcast_ln79_45" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2124 'fadd' 'add3_i_i_i_i_2_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2125 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_2_7 = fadd i32 %bitcast_ln79_46, i32 %bitcast_ln79_47" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2125 'fadd' 'add3_i_i_i_i_2_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2126 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_3 = fadd i32 %bitcast_ln79_48, i32 %bitcast_ln79_49" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2126 'fadd' 'add3_i_i_i_i_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2127 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_3_1 = fadd i32 %bitcast_ln79_50, i32 %bitcast_ln79_51" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2127 'fadd' 'add3_i_i_i_i_3_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2128 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_3_2 = fadd i32 %bitcast_ln79_52, i32 %bitcast_ln79_53" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2128 'fadd' 'add3_i_i_i_i_3_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2129 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_3_3 = fadd i32 %bitcast_ln79_54, i32 %bitcast_ln79_55" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2129 'fadd' 'add3_i_i_i_i_3_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2130 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_3_4 = fadd i32 %bitcast_ln79_56, i32 %bitcast_ln79_57" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2130 'fadd' 'add3_i_i_i_i_3_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2131 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_3_5 = fadd i32 %bitcast_ln79_58, i32 %bitcast_ln79_59" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2131 'fadd' 'add3_i_i_i_i_3_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2132 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_3_6 = fadd i32 %bitcast_ln79_60, i32 %bitcast_ln79_61" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2132 'fadd' 'add3_i_i_i_i_3_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2133 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_3_7 = fadd i32 %bitcast_ln79_62, i32 %bitcast_ln79_63" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2133 'fadd' 'add3_i_i_i_i_3_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2134 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_4 = fadd i32 %bitcast_ln79_64, i32 %bitcast_ln79_65" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2134 'fadd' 'add3_i_i_i_i_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2135 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_4_1 = fadd i32 %bitcast_ln79_66, i32 %bitcast_ln79_67" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2135 'fadd' 'add3_i_i_i_i_4_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2136 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_4_2 = fadd i32 %bitcast_ln79_68, i32 %bitcast_ln79_69" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2136 'fadd' 'add3_i_i_i_i_4_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2137 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_4_3 = fadd i32 %bitcast_ln79_70, i32 %bitcast_ln79_71" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2137 'fadd' 'add3_i_i_i_i_4_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2138 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_4_4 = fadd i32 %fpBuffer_4_8, i32 %fpBuffer_4_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2138 'fadd' 'add3_i_i_i_i_4_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2139 [6/7] (2.34ns)   --->   "%fpBuffer_4_10_1 = fadd i32 %fpBuffer_4_10, i32 %fpBuffer_4_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2139 'fadd' 'fpBuffer_4_10_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2140 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_4_6 = fadd i32 %fpBuffer_4_12, i32 %fpBuffer_4_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2140 'fadd' 'add3_i_i_i_i_4_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2141 [6/7] (2.34ns)   --->   "%fpBuffer_4_14_1 = fadd i32 %fpBuffer_4_14, i32 %fpBuffer_4_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2141 'fadd' 'fpBuffer_4_14_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2142 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_5 = fadd i32 %fpBuffer_5_0, i32 %fpBuffer_5_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2142 'fadd' 'add3_i_i_i_i_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2143 [6/7] (2.34ns)   --->   "%fpBuffer_5_2_1 = fadd i32 %fpBuffer_5_2, i32 %fpBuffer_5_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2143 'fadd' 'fpBuffer_5_2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2144 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_5_2 = fadd i32 %fpBuffer_5_4, i32 %fpBuffer_5_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2144 'fadd' 'add3_i_i_i_i_5_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2145 [6/7] (2.34ns)   --->   "%fpBuffer_5_6_1 = fadd i32 %fpBuffer_5_6, i32 %fpBuffer_5_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2145 'fadd' 'fpBuffer_5_6_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2146 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_5_4 = fadd i32 %fpBuffer_5_8, i32 %fpBuffer_5_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2146 'fadd' 'add3_i_i_i_i_5_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2147 [6/7] (2.34ns)   --->   "%fpBuffer_5_10_1 = fadd i32 %fpBuffer_5_10, i32 %fpBuffer_5_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2147 'fadd' 'fpBuffer_5_10_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2148 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_5_6 = fadd i32 %fpBuffer_5_12, i32 %fpBuffer_5_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2148 'fadd' 'add3_i_i_i_i_5_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2149 [6/7] (2.34ns)   --->   "%fpBuffer_5_14_1 = fadd i32 %fpBuffer_5_14, i32 %fpBuffer_5_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2149 'fadd' 'fpBuffer_5_14_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2150 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_6 = fadd i32 %fpBuffer_6_0, i32 %fpBuffer_6_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2150 'fadd' 'add3_i_i_i_i_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2151 [7/7] (2.34ns)   --->   "%fpBuffer_6_2_1 = fadd i32 %fpBuffer_6_2, i32 %fpBuffer_6_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2151 'fadd' 'fpBuffer_6_2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2152 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_6_2 = fadd i32 %fpBuffer_6_4, i32 %fpBuffer_6_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2152 'fadd' 'add3_i_i_i_i_6_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2153 [7/7] (2.34ns)   --->   "%fpBuffer_6_6_1 = fadd i32 %fpBuffer_6_6, i32 %fpBuffer_6_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2153 'fadd' 'fpBuffer_6_6_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2154 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_6_4 = fadd i32 %fpBuffer_6_8, i32 %fpBuffer_6_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2154 'fadd' 'add3_i_i_i_i_6_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2155 [7/7] (2.34ns)   --->   "%fpBuffer_6_10_1 = fadd i32 %fpBuffer_6_10, i32 %fpBuffer_6_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2155 'fadd' 'fpBuffer_6_10_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2156 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_6_6 = fadd i32 %fpBuffer_6_12, i32 %fpBuffer_6_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2156 'fadd' 'add3_i_i_i_i_6_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2157 [7/7] (2.34ns)   --->   "%fpBuffer_6_14_1 = fadd i32 %fpBuffer_6_14, i32 %fpBuffer_6_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2157 'fadd' 'fpBuffer_6_14_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2158 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_7 = fadd i32 %fpBuffer_7_0, i32 %fpBuffer_7_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2158 'fadd' 'add3_i_i_i_i_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2159 [7/7] (2.34ns)   --->   "%fpBuffer_7_2_1 = fadd i32 %fpBuffer_7_2, i32 %fpBuffer_7_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2159 'fadd' 'fpBuffer_7_2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2160 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_7_2 = fadd i32 %fpBuffer_7_4, i32 %fpBuffer_7_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2160 'fadd' 'add3_i_i_i_i_7_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2161 [7/7] (2.34ns)   --->   "%fpBuffer_7_6_1 = fadd i32 %fpBuffer_7_6, i32 %fpBuffer_7_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2161 'fadd' 'fpBuffer_7_6_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2162 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_7_4 = fadd i32 %fpBuffer_7_8, i32 %fpBuffer_7_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2162 'fadd' 'add3_i_i_i_i_7_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2163 [7/7] (2.34ns)   --->   "%fpBuffer_7_10_1 = fadd i32 %fpBuffer_7_10, i32 %fpBuffer_7_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2163 'fadd' 'fpBuffer_7_10_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2164 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_7_6 = fadd i32 %fpBuffer_7_12, i32 %fpBuffer_7_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2164 'fadd' 'add3_i_i_i_i_7_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2165 [7/7] (2.34ns)   --->   "%fpBuffer_7_14_1 = fadd i32 %fpBuffer_7_14, i32 %fpBuffer_7_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2165 'fadd' 'fpBuffer_7_14_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.34>
ST_7 : Operation 2166 [1/1] (0.00ns)   --->   "%fpBuffer_8_0 = bitcast i32 %select_ln79_128" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2166 'bitcast' 'fpBuffer_8_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2167 [1/1] (0.00ns)   --->   "%fpBuffer_8_1 = bitcast i32 %select_ln79_129" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2167 'bitcast' 'fpBuffer_8_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2168 [1/1] (0.00ns)   --->   "%fpBuffer_8_2 = bitcast i32 %select_ln79_130" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2168 'bitcast' 'fpBuffer_8_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2169 [1/1] (0.00ns)   --->   "%fpBuffer_8_3 = bitcast i32 %select_ln79_131" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2169 'bitcast' 'fpBuffer_8_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2170 [1/1] (0.00ns)   --->   "%fpBuffer_8_4 = bitcast i32 %select_ln79_132" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2170 'bitcast' 'fpBuffer_8_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2171 [1/1] (0.00ns)   --->   "%fpBuffer_8_5 = bitcast i32 %select_ln79_133" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2171 'bitcast' 'fpBuffer_8_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2172 [1/1] (0.00ns)   --->   "%fpBuffer_8_6 = bitcast i32 %select_ln79_134" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2172 'bitcast' 'fpBuffer_8_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2173 [1/1] (0.00ns)   --->   "%fpBuffer_8_7 = bitcast i32 %select_ln79_135" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2173 'bitcast' 'fpBuffer_8_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2174 [1/1] (0.00ns)   --->   "%fpBuffer_8_8 = bitcast i32 %select_ln79_136" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2174 'bitcast' 'fpBuffer_8_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2175 [1/1] (0.00ns)   --->   "%fpBuffer_8_9 = bitcast i32 %select_ln79_137" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2175 'bitcast' 'fpBuffer_8_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2176 [1/1] (0.00ns)   --->   "%fpBuffer_8_10 = bitcast i32 %select_ln79_138" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2176 'bitcast' 'fpBuffer_8_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2177 [1/1] (0.00ns)   --->   "%fpBuffer_8_11 = bitcast i32 %select_ln79_139" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2177 'bitcast' 'fpBuffer_8_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2178 [1/1] (0.00ns)   --->   "%fpBuffer_8_12 = bitcast i32 %select_ln79_140" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2178 'bitcast' 'fpBuffer_8_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2179 [1/1] (0.00ns)   --->   "%fpBuffer_8_13 = bitcast i32 %select_ln79_141" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2179 'bitcast' 'fpBuffer_8_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2180 [1/1] (0.00ns)   --->   "%fpBuffer_8_14 = bitcast i32 %select_ln79_142" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2180 'bitcast' 'fpBuffer_8_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2181 [1/1] (0.00ns)   --->   "%fpBuffer_8_15 = bitcast i32 %select_ln79_143" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2181 'bitcast' 'fpBuffer_8_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2182 [1/1] (0.00ns)   --->   "%fpBuffer_9_0 = bitcast i32 %select_ln79_144" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2182 'bitcast' 'fpBuffer_9_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2183 [1/1] (0.00ns)   --->   "%fpBuffer_9_1 = bitcast i32 %select_ln79_145" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2183 'bitcast' 'fpBuffer_9_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2184 [1/1] (0.00ns)   --->   "%fpBuffer_9_2 = bitcast i32 %select_ln79_146" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2184 'bitcast' 'fpBuffer_9_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2185 [1/1] (0.00ns)   --->   "%fpBuffer_9_3 = bitcast i32 %select_ln79_147" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2185 'bitcast' 'fpBuffer_9_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2186 [1/1] (0.00ns)   --->   "%fpBuffer_9_4 = bitcast i32 %select_ln79_148" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2186 'bitcast' 'fpBuffer_9_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2187 [1/1] (0.00ns)   --->   "%fpBuffer_9_5 = bitcast i32 %select_ln79_149" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2187 'bitcast' 'fpBuffer_9_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2188 [1/1] (0.00ns)   --->   "%fpBuffer_9_6 = bitcast i32 %select_ln79_150" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2188 'bitcast' 'fpBuffer_9_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2189 [1/1] (0.00ns)   --->   "%fpBuffer_9_7 = bitcast i32 %select_ln79_151" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2189 'bitcast' 'fpBuffer_9_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2190 [1/1] (0.00ns)   --->   "%fpBuffer_9_8 = bitcast i32 %select_ln79_152" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2190 'bitcast' 'fpBuffer_9_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2191 [1/1] (0.00ns)   --->   "%fpBuffer_9_9 = bitcast i32 %select_ln79_153" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2191 'bitcast' 'fpBuffer_9_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2192 [1/1] (0.00ns)   --->   "%fpBuffer_9_10 = bitcast i32 %select_ln79_154" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2192 'bitcast' 'fpBuffer_9_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2193 [1/1] (0.00ns)   --->   "%fpBuffer_9_11 = bitcast i32 %select_ln79_155" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2193 'bitcast' 'fpBuffer_9_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2194 [1/1] (0.00ns)   --->   "%fpBuffer_9_12 = bitcast i32 %select_ln79_156" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2194 'bitcast' 'fpBuffer_9_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2195 [1/1] (0.00ns)   --->   "%fpBuffer_9_13 = bitcast i32 %select_ln79_157" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2195 'bitcast' 'fpBuffer_9_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2196 [1/1] (0.00ns)   --->   "%fpBuffer_9_14 = bitcast i32 %select_ln79_158" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2196 'bitcast' 'fpBuffer_9_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2197 [1/1] (0.00ns)   --->   "%fpBuffer_9_15 = bitcast i32 %select_ln79_159" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2197 'bitcast' 'fpBuffer_9_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2198 [1/1] (0.70ns)   --->   "%arrayNo_trunc142 = add i4 %empty, i4 10"   --->   Operation 2198 'add' 'arrayNo_trunc142' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2199 [1/1] (0.00ns)   --->   "%arrayNo143 = zext i4 %arrayNo_trunc142"   --->   Operation 2199 'zext' 'arrayNo143' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2200 [1/2] (0.68ns)   --->   "%trotters_load_10 = load i4 %trotters_addr_10"   --->   Operation 2200 'load' 'trotters_load_10' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 2201 [1/2] (0.68ns)   --->   "%trotters1_load_10 = load i4 %trotters1_addr_10"   --->   Operation 2201 'load' 'trotters1_load_10' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 2202 [1/2] (0.68ns)   --->   "%trotters2_load_10 = load i4 %trotters2_addr_10"   --->   Operation 2202 'load' 'trotters2_load_10' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 2203 [1/2] (0.68ns)   --->   "%trotters3_load_10 = load i4 %trotters3_addr_10"   --->   Operation 2203 'load' 'trotters3_load_10' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 2204 [1/2] (0.68ns)   --->   "%trotters4_load_10 = load i4 %trotters4_addr_10"   --->   Operation 2204 'load' 'trotters4_load_10' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 2205 [1/2] (0.68ns)   --->   "%trotters5_load_10 = load i4 %trotters5_addr_10"   --->   Operation 2205 'load' 'trotters5_load_10' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 2206 [1/2] (0.68ns)   --->   "%trotters6_load_10 = load i4 %trotters6_addr_10"   --->   Operation 2206 'load' 'trotters6_load_10' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 2207 [1/2] (0.68ns)   --->   "%trotters7_load_10 = load i4 %trotters7_addr_10"   --->   Operation 2207 'load' 'trotters7_load_10' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 2208 [1/2] (0.68ns)   --->   "%trotters8_load_10 = load i4 %trotters8_addr_10"   --->   Operation 2208 'load' 'trotters8_load_10' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 2209 [1/2] (0.68ns)   --->   "%trotters9_load_10 = load i4 %trotters9_addr_10"   --->   Operation 2209 'load' 'trotters9_load_10' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 2210 [1/2] (0.68ns)   --->   "%trotters10_load_10 = load i4 %trotters10_addr_10"   --->   Operation 2210 'load' 'trotters10_load_10' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 2211 [1/2] (0.68ns)   --->   "%trotters11_load_10 = load i4 %trotters11_addr_10"   --->   Operation 2211 'load' 'trotters11_load_10' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 2212 [1/2] (0.68ns)   --->   "%trotters12_load_10 = load i4 %trotters12_addr_10"   --->   Operation 2212 'load' 'trotters12_load_10' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 2213 [1/2] (0.68ns)   --->   "%trotters13_load_10 = load i4 %trotters13_addr_10"   --->   Operation 2213 'load' 'trotters13_load_10' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 2214 [1/2] (0.68ns)   --->   "%trotters14_load_10 = load i4 %trotters14_addr_10"   --->   Operation 2214 'load' 'trotters14_load_10' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 2215 [1/2] (0.68ns)   --->   "%trotters15_load_10 = load i4 %trotters15_addr_10"   --->   Operation 2215 'load' 'trotters15_load_10' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 2216 [1/1] (0.49ns)   --->   "%p_Val2_10 = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i64, i16 %trotters_load_10, i16 %trotters1_load_10, i16 %trotters2_load_10, i16 %trotters3_load_10, i16 %trotters4_load_10, i16 %trotters5_load_10, i16 %trotters6_load_10, i16 %trotters7_load_10, i16 %trotters8_load_10, i16 %trotters9_load_10, i16 %trotters10_load_10, i16 %trotters11_load_10, i16 %trotters12_load_10, i16 %trotters13_load_10, i16 %trotters14_load_10, i16 %trotters15_load_10, i64 %arrayNo143"   --->   Operation 2216 'mux' 'p_Val2_10' <Predicate = true> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2217 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_160)   --->   "%p_Result_161 = trunc i16 %p_Val2_10"   --->   Operation 2217 'trunc' 'p_Result_161' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2218 [1/2] (0.74ns)   --->   "%JcoupLocal_load_10 = load i4 %JcoupLocal_addr_10" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2218 'load' 'JcoupLocal_load_10' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_7 : Operation 2219 [1/2] (0.74ns)   --->   "%JcoupLocal16_load_10 = load i4 %JcoupLocal16_addr_10" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2219 'load' 'JcoupLocal16_load_10' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_7 : Operation 2220 [1/2] (0.74ns)   --->   "%JcoupLocal17_load_10 = load i4 %JcoupLocal17_addr_10" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2220 'load' 'JcoupLocal17_load_10' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_7 : Operation 2221 [1/2] (0.74ns)   --->   "%JcoupLocal18_load_10 = load i4 %JcoupLocal18_addr_10" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2221 'load' 'JcoupLocal18_load_10' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_7 : Operation 2222 [1/2] (0.74ns)   --->   "%JcoupLocal19_load_10 = load i4 %JcoupLocal19_addr_10" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2222 'load' 'JcoupLocal19_load_10' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_7 : Operation 2223 [1/2] (0.74ns)   --->   "%JcoupLocal20_load_10 = load i4 %JcoupLocal20_addr_10" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2223 'load' 'JcoupLocal20_load_10' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_7 : Operation 2224 [1/2] (0.74ns)   --->   "%JcoupLocal21_load_10 = load i4 %JcoupLocal21_addr_10" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2224 'load' 'JcoupLocal21_load_10' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_7 : Operation 2225 [1/2] (0.74ns)   --->   "%JcoupLocal22_load_10 = load i4 %JcoupLocal22_addr_10" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2225 'load' 'JcoupLocal22_load_10' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_7 : Operation 2226 [1/2] (0.74ns)   --->   "%JcoupLocal23_load_10 = load i4 %JcoupLocal23_addr_10" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2226 'load' 'JcoupLocal23_load_10' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_7 : Operation 2227 [1/2] (0.74ns)   --->   "%JcoupLocal24_load_10 = load i4 %JcoupLocal24_addr_10" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2227 'load' 'JcoupLocal24_load_10' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_7 : Operation 2228 [1/2] (0.74ns)   --->   "%JcoupLocal25_load_10 = load i4 %JcoupLocal25_addr_10" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2228 'load' 'JcoupLocal25_load_10' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_7 : Operation 2229 [1/2] (0.74ns)   --->   "%JcoupLocal26_load_10 = load i4 %JcoupLocal26_addr_10" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2229 'load' 'JcoupLocal26_load_10' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_7 : Operation 2230 [1/2] (0.74ns)   --->   "%JcoupLocal27_load_10 = load i4 %JcoupLocal27_addr_10" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2230 'load' 'JcoupLocal27_load_10' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_7 : Operation 2231 [1/2] (0.74ns)   --->   "%JcoupLocal28_load_10 = load i4 %JcoupLocal28_addr_10" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2231 'load' 'JcoupLocal28_load_10' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_7 : Operation 2232 [1/2] (0.74ns)   --->   "%JcoupLocal29_load_10 = load i4 %JcoupLocal29_addr_10" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2232 'load' 'JcoupLocal29_load_10' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_7 : Operation 2233 [1/2] (0.74ns)   --->   "%JcoupLocal30_load_10 = load i4 %JcoupLocal30_addr_10" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2233 'load' 'JcoupLocal30_load_10' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_7 : Operation 2234 [1/1] (0.49ns)   --->   "%tmp_9 = mux i512 @_ssdm_op_Mux.ap_auto.16i512.i64, i512 %JcoupLocal_load_10, i512 %JcoupLocal16_load_10, i512 %JcoupLocal17_load_10, i512 %JcoupLocal18_load_10, i512 %JcoupLocal19_load_10, i512 %JcoupLocal20_load_10, i512 %JcoupLocal21_load_10, i512 %JcoupLocal22_load_10, i512 %JcoupLocal23_load_10, i512 %JcoupLocal24_load_10, i512 %JcoupLocal25_load_10, i512 %JcoupLocal26_load_10, i512 %JcoupLocal27_load_10, i512 %JcoupLocal28_load_10, i512 %JcoupLocal29_load_10, i512 %JcoupLocal30_load_10, i64 %arrayNo143" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2234 'mux' 'tmp_9' <Predicate = true> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2235 [1/1] (0.00ns)   --->   "%trunc_ln83_157 = trunc i512 %tmp_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2235 'trunc' 'trunc_ln83_157' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2236 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_160)   --->   "%xor_ln83_160 = xor i32 %trunc_ln83_157, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2236 'xor' 'xor_ln83_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2237 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_160 = select i1 %p_Result_161, i32 %trunc_ln83_157, i32 %xor_ln83_160" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2237 'select' 'select_ln79_160' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2238 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_161)   --->   "%p_Result_162 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_10, i32 1"   --->   Operation 2238 'bitselect' 'p_Result_162' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2239 [1/1] (0.00ns)   --->   "%trunc_ln83_158 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_9, i32 32, i32 63" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2239 'partselect' 'trunc_ln83_158' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2240 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_161)   --->   "%xor_ln83_161 = xor i32 %trunc_ln83_158, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2240 'xor' 'xor_ln83_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2241 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_161 = select i1 %p_Result_162, i32 %trunc_ln83_158, i32 %xor_ln83_161" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2241 'select' 'select_ln79_161' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2242 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_162)   --->   "%p_Result_163 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_10, i32 2"   --->   Operation 2242 'bitselect' 'p_Result_163' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2243 [1/1] (0.00ns)   --->   "%trunc_ln83_159 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_9, i32 64, i32 95" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2243 'partselect' 'trunc_ln83_159' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2244 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_162)   --->   "%xor_ln83_162 = xor i32 %trunc_ln83_159, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2244 'xor' 'xor_ln83_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2245 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_162 = select i1 %p_Result_163, i32 %trunc_ln83_159, i32 %xor_ln83_162" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2245 'select' 'select_ln79_162' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2246 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_163)   --->   "%p_Result_164 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_10, i32 3"   --->   Operation 2246 'bitselect' 'p_Result_164' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2247 [1/1] (0.00ns)   --->   "%trunc_ln83_160 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_9, i32 96, i32 127" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2247 'partselect' 'trunc_ln83_160' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2248 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_163)   --->   "%xor_ln83_163 = xor i32 %trunc_ln83_160, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2248 'xor' 'xor_ln83_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2249 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_163 = select i1 %p_Result_164, i32 %trunc_ln83_160, i32 %xor_ln83_163" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2249 'select' 'select_ln79_163' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2250 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_164)   --->   "%p_Result_165 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_10, i32 4"   --->   Operation 2250 'bitselect' 'p_Result_165' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2251 [1/1] (0.00ns)   --->   "%trunc_ln83_161 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_9, i32 128, i32 159" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2251 'partselect' 'trunc_ln83_161' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2252 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_164)   --->   "%xor_ln83_164 = xor i32 %trunc_ln83_161, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2252 'xor' 'xor_ln83_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2253 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_164 = select i1 %p_Result_165, i32 %trunc_ln83_161, i32 %xor_ln83_164" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2253 'select' 'select_ln79_164' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2254 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_165)   --->   "%p_Result_166 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_10, i32 5"   --->   Operation 2254 'bitselect' 'p_Result_166' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2255 [1/1] (0.00ns)   --->   "%trunc_ln83_162 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_9, i32 160, i32 191" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2255 'partselect' 'trunc_ln83_162' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2256 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_165)   --->   "%xor_ln83_165 = xor i32 %trunc_ln83_162, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2256 'xor' 'xor_ln83_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2257 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_165 = select i1 %p_Result_166, i32 %trunc_ln83_162, i32 %xor_ln83_165" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2257 'select' 'select_ln79_165' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2258 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_166)   --->   "%p_Result_167 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_10, i32 6"   --->   Operation 2258 'bitselect' 'p_Result_167' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2259 [1/1] (0.00ns)   --->   "%trunc_ln83_163 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_9, i32 192, i32 223" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2259 'partselect' 'trunc_ln83_163' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2260 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_166)   --->   "%xor_ln83_166 = xor i32 %trunc_ln83_163, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2260 'xor' 'xor_ln83_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2261 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_166 = select i1 %p_Result_167, i32 %trunc_ln83_163, i32 %xor_ln83_166" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2261 'select' 'select_ln79_166' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2262 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_167)   --->   "%p_Result_168 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_10, i32 7"   --->   Operation 2262 'bitselect' 'p_Result_168' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2263 [1/1] (0.00ns)   --->   "%trunc_ln83_164 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_9, i32 224, i32 255" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2263 'partselect' 'trunc_ln83_164' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2264 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_167)   --->   "%xor_ln83_167 = xor i32 %trunc_ln83_164, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2264 'xor' 'xor_ln83_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2265 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_167 = select i1 %p_Result_168, i32 %trunc_ln83_164, i32 %xor_ln83_167" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2265 'select' 'select_ln79_167' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2266 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_168)   --->   "%p_Result_169 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_10, i32 8"   --->   Operation 2266 'bitselect' 'p_Result_169' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2267 [1/1] (0.00ns)   --->   "%trunc_ln83_165 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_9, i32 256, i32 287" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2267 'partselect' 'trunc_ln83_165' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2268 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_168)   --->   "%xor_ln83_168 = xor i32 %trunc_ln83_165, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2268 'xor' 'xor_ln83_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2269 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_168 = select i1 %p_Result_169, i32 %trunc_ln83_165, i32 %xor_ln83_168" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2269 'select' 'select_ln79_168' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2270 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_169)   --->   "%p_Result_170 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_10, i32 9"   --->   Operation 2270 'bitselect' 'p_Result_170' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2271 [1/1] (0.00ns)   --->   "%trunc_ln83_166 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_9, i32 288, i32 319" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2271 'partselect' 'trunc_ln83_166' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2272 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_169)   --->   "%xor_ln83_169 = xor i32 %trunc_ln83_166, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2272 'xor' 'xor_ln83_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2273 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_169 = select i1 %p_Result_170, i32 %trunc_ln83_166, i32 %xor_ln83_169" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2273 'select' 'select_ln79_169' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2274 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_170)   --->   "%p_Result_171 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_10, i32 10"   --->   Operation 2274 'bitselect' 'p_Result_171' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2275 [1/1] (0.00ns)   --->   "%trunc_ln83_167 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_9, i32 320, i32 351" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2275 'partselect' 'trunc_ln83_167' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2276 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_170)   --->   "%xor_ln83_170 = xor i32 %trunc_ln83_167, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2276 'xor' 'xor_ln83_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2277 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_170 = select i1 %p_Result_171, i32 %trunc_ln83_167, i32 %xor_ln83_170" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2277 'select' 'select_ln79_170' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2278 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_171)   --->   "%p_Result_172 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_10, i32 11"   --->   Operation 2278 'bitselect' 'p_Result_172' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2279 [1/1] (0.00ns)   --->   "%trunc_ln83_168 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_9, i32 352, i32 383" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2279 'partselect' 'trunc_ln83_168' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2280 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_171)   --->   "%xor_ln83_171 = xor i32 %trunc_ln83_168, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2280 'xor' 'xor_ln83_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2281 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_171 = select i1 %p_Result_172, i32 %trunc_ln83_168, i32 %xor_ln83_171" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2281 'select' 'select_ln79_171' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2282 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_172)   --->   "%p_Result_173 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_10, i32 12"   --->   Operation 2282 'bitselect' 'p_Result_173' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2283 [1/1] (0.00ns)   --->   "%trunc_ln83_169 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_9, i32 384, i32 415" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2283 'partselect' 'trunc_ln83_169' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2284 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_172)   --->   "%xor_ln83_172 = xor i32 %trunc_ln83_169, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2284 'xor' 'xor_ln83_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2285 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_172 = select i1 %p_Result_173, i32 %trunc_ln83_169, i32 %xor_ln83_172" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2285 'select' 'select_ln79_172' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2286 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_173)   --->   "%p_Result_174 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_10, i32 13"   --->   Operation 2286 'bitselect' 'p_Result_174' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2287 [1/1] (0.00ns)   --->   "%trunc_ln83_170 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_9, i32 416, i32 447" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2287 'partselect' 'trunc_ln83_170' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2288 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_173)   --->   "%xor_ln83_173 = xor i32 %trunc_ln83_170, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2288 'xor' 'xor_ln83_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2289 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_173 = select i1 %p_Result_174, i32 %trunc_ln83_170, i32 %xor_ln83_173" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2289 'select' 'select_ln79_173' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2290 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_174)   --->   "%p_Result_175 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_10, i32 14"   --->   Operation 2290 'bitselect' 'p_Result_175' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2291 [1/1] (0.00ns)   --->   "%trunc_ln83_171 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_9, i32 448, i32 479" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2291 'partselect' 'trunc_ln83_171' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2292 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_174)   --->   "%xor_ln83_174 = xor i32 %trunc_ln83_171, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2292 'xor' 'xor_ln83_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2293 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_174 = select i1 %p_Result_175, i32 %trunc_ln83_171, i32 %xor_ln83_174" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2293 'select' 'select_ln79_174' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2294 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_175)   --->   "%p_Result_176 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_10, i32 15"   --->   Operation 2294 'bitselect' 'p_Result_176' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2295 [1/1] (0.00ns)   --->   "%trunc_ln83_172 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_9, i32 480, i32 511" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2295 'partselect' 'trunc_ln83_172' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2296 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_175)   --->   "%xor_ln83_175 = xor i32 %trunc_ln83_172, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2296 'xor' 'xor_ln83_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2297 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_175 = select i1 %p_Result_176, i32 %trunc_ln83_172, i32 %xor_ln83_175" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2297 'select' 'select_ln79_175' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2298 [1/1] (0.70ns)   --->   "%arrayNo_trunc123 = add i4 %empty, i4 11"   --->   Operation 2298 'add' 'arrayNo_trunc123' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2299 [1/1] (0.00ns)   --->   "%arrayNo124 = zext i4 %arrayNo_trunc123"   --->   Operation 2299 'zext' 'arrayNo124' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2300 [1/2] (0.68ns)   --->   "%trotters_load_11 = load i4 %trotters_addr_11"   --->   Operation 2300 'load' 'trotters_load_11' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 2301 [1/2] (0.68ns)   --->   "%trotters1_load_11 = load i4 %trotters1_addr_11"   --->   Operation 2301 'load' 'trotters1_load_11' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 2302 [1/2] (0.68ns)   --->   "%trotters2_load_11 = load i4 %trotters2_addr_11"   --->   Operation 2302 'load' 'trotters2_load_11' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 2303 [1/2] (0.68ns)   --->   "%trotters3_load_11 = load i4 %trotters3_addr_11"   --->   Operation 2303 'load' 'trotters3_load_11' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 2304 [1/2] (0.68ns)   --->   "%trotters4_load_11 = load i4 %trotters4_addr_11"   --->   Operation 2304 'load' 'trotters4_load_11' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 2305 [1/2] (0.68ns)   --->   "%trotters5_load_11 = load i4 %trotters5_addr_11"   --->   Operation 2305 'load' 'trotters5_load_11' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 2306 [1/2] (0.68ns)   --->   "%trotters6_load_11 = load i4 %trotters6_addr_11"   --->   Operation 2306 'load' 'trotters6_load_11' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 2307 [1/2] (0.68ns)   --->   "%trotters7_load_11 = load i4 %trotters7_addr_11"   --->   Operation 2307 'load' 'trotters7_load_11' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 2308 [1/2] (0.68ns)   --->   "%trotters8_load_11 = load i4 %trotters8_addr_11"   --->   Operation 2308 'load' 'trotters8_load_11' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 2309 [1/2] (0.68ns)   --->   "%trotters9_load_11 = load i4 %trotters9_addr_11"   --->   Operation 2309 'load' 'trotters9_load_11' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 2310 [1/2] (0.68ns)   --->   "%trotters10_load_11 = load i4 %trotters10_addr_11"   --->   Operation 2310 'load' 'trotters10_load_11' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 2311 [1/2] (0.68ns)   --->   "%trotters11_load_11 = load i4 %trotters11_addr_11"   --->   Operation 2311 'load' 'trotters11_load_11' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 2312 [1/2] (0.68ns)   --->   "%trotters12_load_11 = load i4 %trotters12_addr_11"   --->   Operation 2312 'load' 'trotters12_load_11' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 2313 [1/2] (0.68ns)   --->   "%trotters13_load_11 = load i4 %trotters13_addr_11"   --->   Operation 2313 'load' 'trotters13_load_11' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 2314 [1/2] (0.68ns)   --->   "%trotters14_load_11 = load i4 %trotters14_addr_11"   --->   Operation 2314 'load' 'trotters14_load_11' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 2315 [1/2] (0.68ns)   --->   "%trotters15_load_11 = load i4 %trotters15_addr_11"   --->   Operation 2315 'load' 'trotters15_load_11' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 2316 [1/1] (0.49ns)   --->   "%p_Val2_11 = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i64, i16 %trotters_load_11, i16 %trotters1_load_11, i16 %trotters2_load_11, i16 %trotters3_load_11, i16 %trotters4_load_11, i16 %trotters5_load_11, i16 %trotters6_load_11, i16 %trotters7_load_11, i16 %trotters8_load_11, i16 %trotters9_load_11, i16 %trotters10_load_11, i16 %trotters11_load_11, i16 %trotters12_load_11, i16 %trotters13_load_11, i16 %trotters14_load_11, i16 %trotters15_load_11, i64 %arrayNo124"   --->   Operation 2316 'mux' 'p_Val2_11' <Predicate = true> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2317 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_176)   --->   "%p_Result_177 = trunc i16 %p_Val2_11"   --->   Operation 2317 'trunc' 'p_Result_177' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2318 [1/2] (0.74ns)   --->   "%JcoupLocal_load_11 = load i4 %JcoupLocal_addr_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2318 'load' 'JcoupLocal_load_11' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_7 : Operation 2319 [1/2] (0.74ns)   --->   "%JcoupLocal16_load_11 = load i4 %JcoupLocal16_addr_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2319 'load' 'JcoupLocal16_load_11' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_7 : Operation 2320 [1/2] (0.74ns)   --->   "%JcoupLocal17_load_11 = load i4 %JcoupLocal17_addr_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2320 'load' 'JcoupLocal17_load_11' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_7 : Operation 2321 [1/2] (0.74ns)   --->   "%JcoupLocal18_load_11 = load i4 %JcoupLocal18_addr_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2321 'load' 'JcoupLocal18_load_11' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_7 : Operation 2322 [1/2] (0.74ns)   --->   "%JcoupLocal19_load_11 = load i4 %JcoupLocal19_addr_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2322 'load' 'JcoupLocal19_load_11' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_7 : Operation 2323 [1/2] (0.74ns)   --->   "%JcoupLocal20_load_11 = load i4 %JcoupLocal20_addr_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2323 'load' 'JcoupLocal20_load_11' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_7 : Operation 2324 [1/2] (0.74ns)   --->   "%JcoupLocal21_load_11 = load i4 %JcoupLocal21_addr_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2324 'load' 'JcoupLocal21_load_11' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_7 : Operation 2325 [1/2] (0.74ns)   --->   "%JcoupLocal22_load_11 = load i4 %JcoupLocal22_addr_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2325 'load' 'JcoupLocal22_load_11' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_7 : Operation 2326 [1/2] (0.74ns)   --->   "%JcoupLocal23_load_11 = load i4 %JcoupLocal23_addr_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2326 'load' 'JcoupLocal23_load_11' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_7 : Operation 2327 [1/2] (0.74ns)   --->   "%JcoupLocal24_load_11 = load i4 %JcoupLocal24_addr_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2327 'load' 'JcoupLocal24_load_11' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_7 : Operation 2328 [1/2] (0.74ns)   --->   "%JcoupLocal25_load_11 = load i4 %JcoupLocal25_addr_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2328 'load' 'JcoupLocal25_load_11' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_7 : Operation 2329 [1/2] (0.74ns)   --->   "%JcoupLocal26_load_11 = load i4 %JcoupLocal26_addr_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2329 'load' 'JcoupLocal26_load_11' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_7 : Operation 2330 [1/2] (0.74ns)   --->   "%JcoupLocal27_load_11 = load i4 %JcoupLocal27_addr_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2330 'load' 'JcoupLocal27_load_11' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_7 : Operation 2331 [1/2] (0.74ns)   --->   "%JcoupLocal28_load_11 = load i4 %JcoupLocal28_addr_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2331 'load' 'JcoupLocal28_load_11' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_7 : Operation 2332 [1/2] (0.74ns)   --->   "%JcoupLocal29_load_11 = load i4 %JcoupLocal29_addr_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2332 'load' 'JcoupLocal29_load_11' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_7 : Operation 2333 [1/2] (0.74ns)   --->   "%JcoupLocal30_load_11 = load i4 %JcoupLocal30_addr_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2333 'load' 'JcoupLocal30_load_11' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_7 : Operation 2334 [1/1] (0.49ns)   --->   "%tmp_10 = mux i512 @_ssdm_op_Mux.ap_auto.16i512.i64, i512 %JcoupLocal_load_11, i512 %JcoupLocal16_load_11, i512 %JcoupLocal17_load_11, i512 %JcoupLocal18_load_11, i512 %JcoupLocal19_load_11, i512 %JcoupLocal20_load_11, i512 %JcoupLocal21_load_11, i512 %JcoupLocal22_load_11, i512 %JcoupLocal23_load_11, i512 %JcoupLocal24_load_11, i512 %JcoupLocal25_load_11, i512 %JcoupLocal26_load_11, i512 %JcoupLocal27_load_11, i512 %JcoupLocal28_load_11, i512 %JcoupLocal29_load_11, i512 %JcoupLocal30_load_11, i64 %arrayNo124" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2334 'mux' 'tmp_10' <Predicate = true> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2335 [1/1] (0.00ns)   --->   "%trunc_ln83_173 = trunc i512 %tmp_10" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2335 'trunc' 'trunc_ln83_173' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2336 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_176)   --->   "%xor_ln83_176 = xor i32 %trunc_ln83_173, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2336 'xor' 'xor_ln83_176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2337 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_176 = select i1 %p_Result_177, i32 %trunc_ln83_173, i32 %xor_ln83_176" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2337 'select' 'select_ln79_176' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2338 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_177)   --->   "%p_Result_178 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_11, i32 1"   --->   Operation 2338 'bitselect' 'p_Result_178' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2339 [1/1] (0.00ns)   --->   "%trunc_ln83_174 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_10, i32 32, i32 63" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2339 'partselect' 'trunc_ln83_174' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2340 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_177)   --->   "%xor_ln83_177 = xor i32 %trunc_ln83_174, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2340 'xor' 'xor_ln83_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2341 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_177 = select i1 %p_Result_178, i32 %trunc_ln83_174, i32 %xor_ln83_177" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2341 'select' 'select_ln79_177' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2342 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_178)   --->   "%p_Result_179 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_11, i32 2"   --->   Operation 2342 'bitselect' 'p_Result_179' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2343 [1/1] (0.00ns)   --->   "%trunc_ln83_175 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_10, i32 64, i32 95" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2343 'partselect' 'trunc_ln83_175' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2344 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_178)   --->   "%xor_ln83_178 = xor i32 %trunc_ln83_175, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2344 'xor' 'xor_ln83_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2345 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_178 = select i1 %p_Result_179, i32 %trunc_ln83_175, i32 %xor_ln83_178" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2345 'select' 'select_ln79_178' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2346 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_179)   --->   "%p_Result_180 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_11, i32 3"   --->   Operation 2346 'bitselect' 'p_Result_180' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2347 [1/1] (0.00ns)   --->   "%trunc_ln83_176 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_10, i32 96, i32 127" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2347 'partselect' 'trunc_ln83_176' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2348 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_179)   --->   "%xor_ln83_179 = xor i32 %trunc_ln83_176, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2348 'xor' 'xor_ln83_179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2349 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_179 = select i1 %p_Result_180, i32 %trunc_ln83_176, i32 %xor_ln83_179" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2349 'select' 'select_ln79_179' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2350 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_180)   --->   "%p_Result_181 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_11, i32 4"   --->   Operation 2350 'bitselect' 'p_Result_181' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2351 [1/1] (0.00ns)   --->   "%trunc_ln83_177 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_10, i32 128, i32 159" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2351 'partselect' 'trunc_ln83_177' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2352 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_180)   --->   "%xor_ln83_180 = xor i32 %trunc_ln83_177, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2352 'xor' 'xor_ln83_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2353 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_180 = select i1 %p_Result_181, i32 %trunc_ln83_177, i32 %xor_ln83_180" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2353 'select' 'select_ln79_180' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2354 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_181)   --->   "%p_Result_182 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_11, i32 5"   --->   Operation 2354 'bitselect' 'p_Result_182' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2355 [1/1] (0.00ns)   --->   "%trunc_ln83_178 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_10, i32 160, i32 191" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2355 'partselect' 'trunc_ln83_178' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2356 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_181)   --->   "%xor_ln83_181 = xor i32 %trunc_ln83_178, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2356 'xor' 'xor_ln83_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2357 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_181 = select i1 %p_Result_182, i32 %trunc_ln83_178, i32 %xor_ln83_181" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2357 'select' 'select_ln79_181' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2358 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_182)   --->   "%p_Result_183 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_11, i32 6"   --->   Operation 2358 'bitselect' 'p_Result_183' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2359 [1/1] (0.00ns)   --->   "%trunc_ln83_179 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_10, i32 192, i32 223" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2359 'partselect' 'trunc_ln83_179' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2360 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_182)   --->   "%xor_ln83_182 = xor i32 %trunc_ln83_179, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2360 'xor' 'xor_ln83_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2361 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_182 = select i1 %p_Result_183, i32 %trunc_ln83_179, i32 %xor_ln83_182" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2361 'select' 'select_ln79_182' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2362 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_183)   --->   "%p_Result_184 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_11, i32 7"   --->   Operation 2362 'bitselect' 'p_Result_184' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2363 [1/1] (0.00ns)   --->   "%trunc_ln83_180 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_10, i32 224, i32 255" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2363 'partselect' 'trunc_ln83_180' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2364 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_183)   --->   "%xor_ln83_183 = xor i32 %trunc_ln83_180, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2364 'xor' 'xor_ln83_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2365 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_183 = select i1 %p_Result_184, i32 %trunc_ln83_180, i32 %xor_ln83_183" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2365 'select' 'select_ln79_183' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2366 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_184)   --->   "%p_Result_185 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_11, i32 8"   --->   Operation 2366 'bitselect' 'p_Result_185' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2367 [1/1] (0.00ns)   --->   "%trunc_ln83_181 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_10, i32 256, i32 287" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2367 'partselect' 'trunc_ln83_181' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2368 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_184)   --->   "%xor_ln83_184 = xor i32 %trunc_ln83_181, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2368 'xor' 'xor_ln83_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2369 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_184 = select i1 %p_Result_185, i32 %trunc_ln83_181, i32 %xor_ln83_184" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2369 'select' 'select_ln79_184' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2370 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_185)   --->   "%p_Result_186 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_11, i32 9"   --->   Operation 2370 'bitselect' 'p_Result_186' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2371 [1/1] (0.00ns)   --->   "%trunc_ln83_182 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_10, i32 288, i32 319" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2371 'partselect' 'trunc_ln83_182' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2372 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_185)   --->   "%xor_ln83_185 = xor i32 %trunc_ln83_182, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2372 'xor' 'xor_ln83_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2373 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_185 = select i1 %p_Result_186, i32 %trunc_ln83_182, i32 %xor_ln83_185" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2373 'select' 'select_ln79_185' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2374 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_186)   --->   "%p_Result_187 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_11, i32 10"   --->   Operation 2374 'bitselect' 'p_Result_187' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2375 [1/1] (0.00ns)   --->   "%trunc_ln83_183 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_10, i32 320, i32 351" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2375 'partselect' 'trunc_ln83_183' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2376 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_186)   --->   "%xor_ln83_186 = xor i32 %trunc_ln83_183, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2376 'xor' 'xor_ln83_186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2377 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_186 = select i1 %p_Result_187, i32 %trunc_ln83_183, i32 %xor_ln83_186" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2377 'select' 'select_ln79_186' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2378 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_187)   --->   "%p_Result_188 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_11, i32 11"   --->   Operation 2378 'bitselect' 'p_Result_188' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2379 [1/1] (0.00ns)   --->   "%trunc_ln83_184 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_10, i32 352, i32 383" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2379 'partselect' 'trunc_ln83_184' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2380 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_187)   --->   "%xor_ln83_187 = xor i32 %trunc_ln83_184, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2380 'xor' 'xor_ln83_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2381 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_187 = select i1 %p_Result_188, i32 %trunc_ln83_184, i32 %xor_ln83_187" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2381 'select' 'select_ln79_187' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2382 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_188)   --->   "%p_Result_189 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_11, i32 12"   --->   Operation 2382 'bitselect' 'p_Result_189' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2383 [1/1] (0.00ns)   --->   "%trunc_ln83_185 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_10, i32 384, i32 415" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2383 'partselect' 'trunc_ln83_185' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2384 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_188)   --->   "%xor_ln83_188 = xor i32 %trunc_ln83_185, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2384 'xor' 'xor_ln83_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2385 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_188 = select i1 %p_Result_189, i32 %trunc_ln83_185, i32 %xor_ln83_188" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2385 'select' 'select_ln79_188' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2386 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_189)   --->   "%p_Result_190 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_11, i32 13"   --->   Operation 2386 'bitselect' 'p_Result_190' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2387 [1/1] (0.00ns)   --->   "%trunc_ln83_186 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_10, i32 416, i32 447" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2387 'partselect' 'trunc_ln83_186' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2388 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_189)   --->   "%xor_ln83_189 = xor i32 %trunc_ln83_186, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2388 'xor' 'xor_ln83_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2389 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_189 = select i1 %p_Result_190, i32 %trunc_ln83_186, i32 %xor_ln83_189" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2389 'select' 'select_ln79_189' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2390 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_190)   --->   "%p_Result_191 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_11, i32 14"   --->   Operation 2390 'bitselect' 'p_Result_191' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2391 [1/1] (0.00ns)   --->   "%trunc_ln83_187 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_10, i32 448, i32 479" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2391 'partselect' 'trunc_ln83_187' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2392 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_190)   --->   "%xor_ln83_190 = xor i32 %trunc_ln83_187, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2392 'xor' 'xor_ln83_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2393 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_190 = select i1 %p_Result_191, i32 %trunc_ln83_187, i32 %xor_ln83_190" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2393 'select' 'select_ln79_190' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2394 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_191)   --->   "%p_Result_192 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_11, i32 15"   --->   Operation 2394 'bitselect' 'p_Result_192' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2395 [1/1] (0.00ns)   --->   "%trunc_ln83_188 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_10, i32 480, i32 511" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2395 'partselect' 'trunc_ln83_188' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2396 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_191)   --->   "%xor_ln83_191 = xor i32 %trunc_ln83_188, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2396 'xor' 'xor_ln83_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2397 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_191 = select i1 %p_Result_192, i32 %trunc_ln83_188, i32 %xor_ln83_191" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2397 'select' 'select_ln79_191' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2398 [1/1] (0.70ns)   --->   "%add4_12 = add i8 %packOfst_read, i8 12"   --->   Operation 2398 'add' 'add4_12' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2399 [1/1] (0.00ns)   --->   "%newIndex13 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %add4_12, i32 4, i32 7"   --->   Operation 2399 'partselect' 'newIndex13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2400 [1/1] (0.00ns)   --->   "%zext_ln819_13 = zext i4 %newIndex13"   --->   Operation 2400 'zext' 'zext_ln819_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2401 [1/1] (0.00ns)   --->   "%trotters_addr_12 = getelementptr i16 %trotters, i64 0, i64 %zext_ln819_13"   --->   Operation 2401 'getelementptr' 'trotters_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2402 [2/2] (0.68ns)   --->   "%trotters_load_12 = load i4 %trotters_addr_12"   --->   Operation 2402 'load' 'trotters_load_12' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 2403 [1/1] (0.00ns)   --->   "%trotters1_addr_12 = getelementptr i16 %trotters1, i64 0, i64 %zext_ln819_13"   --->   Operation 2403 'getelementptr' 'trotters1_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2404 [2/2] (0.68ns)   --->   "%trotters1_load_12 = load i4 %trotters1_addr_12"   --->   Operation 2404 'load' 'trotters1_load_12' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 2405 [1/1] (0.00ns)   --->   "%trotters2_addr_12 = getelementptr i16 %trotters2, i64 0, i64 %zext_ln819_13"   --->   Operation 2405 'getelementptr' 'trotters2_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2406 [2/2] (0.68ns)   --->   "%trotters2_load_12 = load i4 %trotters2_addr_12"   --->   Operation 2406 'load' 'trotters2_load_12' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 2407 [1/1] (0.00ns)   --->   "%trotters3_addr_12 = getelementptr i16 %trotters3, i64 0, i64 %zext_ln819_13"   --->   Operation 2407 'getelementptr' 'trotters3_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2408 [2/2] (0.68ns)   --->   "%trotters3_load_12 = load i4 %trotters3_addr_12"   --->   Operation 2408 'load' 'trotters3_load_12' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 2409 [1/1] (0.00ns)   --->   "%trotters4_addr_12 = getelementptr i16 %trotters4, i64 0, i64 %zext_ln819_13"   --->   Operation 2409 'getelementptr' 'trotters4_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2410 [2/2] (0.68ns)   --->   "%trotters4_load_12 = load i4 %trotters4_addr_12"   --->   Operation 2410 'load' 'trotters4_load_12' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 2411 [1/1] (0.00ns)   --->   "%trotters5_addr_12 = getelementptr i16 %trotters5, i64 0, i64 %zext_ln819_13"   --->   Operation 2411 'getelementptr' 'trotters5_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2412 [2/2] (0.68ns)   --->   "%trotters5_load_12 = load i4 %trotters5_addr_12"   --->   Operation 2412 'load' 'trotters5_load_12' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 2413 [1/1] (0.00ns)   --->   "%trotters6_addr_12 = getelementptr i16 %trotters6, i64 0, i64 %zext_ln819_13"   --->   Operation 2413 'getelementptr' 'trotters6_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2414 [2/2] (0.68ns)   --->   "%trotters6_load_12 = load i4 %trotters6_addr_12"   --->   Operation 2414 'load' 'trotters6_load_12' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 2415 [1/1] (0.00ns)   --->   "%trotters7_addr_12 = getelementptr i16 %trotters7, i64 0, i64 %zext_ln819_13"   --->   Operation 2415 'getelementptr' 'trotters7_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2416 [2/2] (0.68ns)   --->   "%trotters7_load_12 = load i4 %trotters7_addr_12"   --->   Operation 2416 'load' 'trotters7_load_12' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 2417 [1/1] (0.00ns)   --->   "%trotters8_addr_12 = getelementptr i16 %trotters8, i64 0, i64 %zext_ln819_13"   --->   Operation 2417 'getelementptr' 'trotters8_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2418 [2/2] (0.68ns)   --->   "%trotters8_load_12 = load i4 %trotters8_addr_12"   --->   Operation 2418 'load' 'trotters8_load_12' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 2419 [1/1] (0.00ns)   --->   "%trotters9_addr_12 = getelementptr i16 %trotters9, i64 0, i64 %zext_ln819_13"   --->   Operation 2419 'getelementptr' 'trotters9_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2420 [2/2] (0.68ns)   --->   "%trotters9_load_12 = load i4 %trotters9_addr_12"   --->   Operation 2420 'load' 'trotters9_load_12' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 2421 [1/1] (0.00ns)   --->   "%trotters10_addr_12 = getelementptr i16 %trotters10, i64 0, i64 %zext_ln819_13"   --->   Operation 2421 'getelementptr' 'trotters10_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2422 [2/2] (0.68ns)   --->   "%trotters10_load_12 = load i4 %trotters10_addr_12"   --->   Operation 2422 'load' 'trotters10_load_12' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 2423 [1/1] (0.00ns)   --->   "%trotters11_addr_12 = getelementptr i16 %trotters11, i64 0, i64 %zext_ln819_13"   --->   Operation 2423 'getelementptr' 'trotters11_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2424 [2/2] (0.68ns)   --->   "%trotters11_load_12 = load i4 %trotters11_addr_12"   --->   Operation 2424 'load' 'trotters11_load_12' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 2425 [1/1] (0.00ns)   --->   "%trotters12_addr_12 = getelementptr i16 %trotters12, i64 0, i64 %zext_ln819_13"   --->   Operation 2425 'getelementptr' 'trotters12_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2426 [2/2] (0.68ns)   --->   "%trotters12_load_12 = load i4 %trotters12_addr_12"   --->   Operation 2426 'load' 'trotters12_load_12' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 2427 [1/1] (0.00ns)   --->   "%trotters13_addr_12 = getelementptr i16 %trotters13, i64 0, i64 %zext_ln819_13"   --->   Operation 2427 'getelementptr' 'trotters13_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2428 [2/2] (0.68ns)   --->   "%trotters13_load_12 = load i4 %trotters13_addr_12"   --->   Operation 2428 'load' 'trotters13_load_12' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 2429 [1/1] (0.00ns)   --->   "%trotters14_addr_12 = getelementptr i16 %trotters14, i64 0, i64 %zext_ln819_13"   --->   Operation 2429 'getelementptr' 'trotters14_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2430 [2/2] (0.68ns)   --->   "%trotters14_load_12 = load i4 %trotters14_addr_12"   --->   Operation 2430 'load' 'trotters14_load_12' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 2431 [1/1] (0.00ns)   --->   "%trotters15_addr_12 = getelementptr i16 %trotters15, i64 0, i64 %zext_ln819_13"   --->   Operation 2431 'getelementptr' 'trotters15_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2432 [2/2] (0.68ns)   --->   "%trotters15_load_12 = load i4 %trotters15_addr_12"   --->   Operation 2432 'load' 'trotters15_load_12' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 2433 [1/1] (0.00ns)   --->   "%JcoupLocal_addr_12 = getelementptr i512 %JcoupLocal, i64 0, i64 %zext_ln819_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2433 'getelementptr' 'JcoupLocal_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2434 [2/2] (0.74ns)   --->   "%JcoupLocal_load_12 = load i4 %JcoupLocal_addr_12" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2434 'load' 'JcoupLocal_load_12' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_7 : Operation 2435 [1/1] (0.00ns)   --->   "%JcoupLocal16_addr_12 = getelementptr i512 %JcoupLocal16, i64 0, i64 %zext_ln819_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2435 'getelementptr' 'JcoupLocal16_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2436 [2/2] (0.74ns)   --->   "%JcoupLocal16_load_12 = load i4 %JcoupLocal16_addr_12" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2436 'load' 'JcoupLocal16_load_12' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_7 : Operation 2437 [1/1] (0.00ns)   --->   "%JcoupLocal17_addr_12 = getelementptr i512 %JcoupLocal17, i64 0, i64 %zext_ln819_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2437 'getelementptr' 'JcoupLocal17_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2438 [2/2] (0.74ns)   --->   "%JcoupLocal17_load_12 = load i4 %JcoupLocal17_addr_12" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2438 'load' 'JcoupLocal17_load_12' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_7 : Operation 2439 [1/1] (0.00ns)   --->   "%JcoupLocal18_addr_12 = getelementptr i512 %JcoupLocal18, i64 0, i64 %zext_ln819_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2439 'getelementptr' 'JcoupLocal18_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2440 [2/2] (0.74ns)   --->   "%JcoupLocal18_load_12 = load i4 %JcoupLocal18_addr_12" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2440 'load' 'JcoupLocal18_load_12' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_7 : Operation 2441 [1/1] (0.00ns)   --->   "%JcoupLocal19_addr_12 = getelementptr i512 %JcoupLocal19, i64 0, i64 %zext_ln819_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2441 'getelementptr' 'JcoupLocal19_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2442 [2/2] (0.74ns)   --->   "%JcoupLocal19_load_12 = load i4 %JcoupLocal19_addr_12" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2442 'load' 'JcoupLocal19_load_12' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_7 : Operation 2443 [1/1] (0.00ns)   --->   "%JcoupLocal20_addr_12 = getelementptr i512 %JcoupLocal20, i64 0, i64 %zext_ln819_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2443 'getelementptr' 'JcoupLocal20_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2444 [2/2] (0.74ns)   --->   "%JcoupLocal20_load_12 = load i4 %JcoupLocal20_addr_12" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2444 'load' 'JcoupLocal20_load_12' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_7 : Operation 2445 [1/1] (0.00ns)   --->   "%JcoupLocal21_addr_12 = getelementptr i512 %JcoupLocal21, i64 0, i64 %zext_ln819_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2445 'getelementptr' 'JcoupLocal21_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2446 [2/2] (0.74ns)   --->   "%JcoupLocal21_load_12 = load i4 %JcoupLocal21_addr_12" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2446 'load' 'JcoupLocal21_load_12' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_7 : Operation 2447 [1/1] (0.00ns)   --->   "%JcoupLocal22_addr_12 = getelementptr i512 %JcoupLocal22, i64 0, i64 %zext_ln819_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2447 'getelementptr' 'JcoupLocal22_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2448 [2/2] (0.74ns)   --->   "%JcoupLocal22_load_12 = load i4 %JcoupLocal22_addr_12" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2448 'load' 'JcoupLocal22_load_12' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_7 : Operation 2449 [1/1] (0.00ns)   --->   "%JcoupLocal23_addr_12 = getelementptr i512 %JcoupLocal23, i64 0, i64 %zext_ln819_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2449 'getelementptr' 'JcoupLocal23_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2450 [2/2] (0.74ns)   --->   "%JcoupLocal23_load_12 = load i4 %JcoupLocal23_addr_12" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2450 'load' 'JcoupLocal23_load_12' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_7 : Operation 2451 [1/1] (0.00ns)   --->   "%JcoupLocal24_addr_12 = getelementptr i512 %JcoupLocal24, i64 0, i64 %zext_ln819_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2451 'getelementptr' 'JcoupLocal24_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2452 [2/2] (0.74ns)   --->   "%JcoupLocal24_load_12 = load i4 %JcoupLocal24_addr_12" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2452 'load' 'JcoupLocal24_load_12' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_7 : Operation 2453 [1/1] (0.00ns)   --->   "%JcoupLocal25_addr_12 = getelementptr i512 %JcoupLocal25, i64 0, i64 %zext_ln819_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2453 'getelementptr' 'JcoupLocal25_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2454 [2/2] (0.74ns)   --->   "%JcoupLocal25_load_12 = load i4 %JcoupLocal25_addr_12" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2454 'load' 'JcoupLocal25_load_12' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_7 : Operation 2455 [1/1] (0.00ns)   --->   "%JcoupLocal26_addr_12 = getelementptr i512 %JcoupLocal26, i64 0, i64 %zext_ln819_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2455 'getelementptr' 'JcoupLocal26_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2456 [2/2] (0.74ns)   --->   "%JcoupLocal26_load_12 = load i4 %JcoupLocal26_addr_12" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2456 'load' 'JcoupLocal26_load_12' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_7 : Operation 2457 [1/1] (0.00ns)   --->   "%JcoupLocal27_addr_12 = getelementptr i512 %JcoupLocal27, i64 0, i64 %zext_ln819_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2457 'getelementptr' 'JcoupLocal27_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2458 [2/2] (0.74ns)   --->   "%JcoupLocal27_load_12 = load i4 %JcoupLocal27_addr_12" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2458 'load' 'JcoupLocal27_load_12' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_7 : Operation 2459 [1/1] (0.00ns)   --->   "%JcoupLocal28_addr_12 = getelementptr i512 %JcoupLocal28, i64 0, i64 %zext_ln819_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2459 'getelementptr' 'JcoupLocal28_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2460 [2/2] (0.74ns)   --->   "%JcoupLocal28_load_12 = load i4 %JcoupLocal28_addr_12" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2460 'load' 'JcoupLocal28_load_12' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_7 : Operation 2461 [1/1] (0.00ns)   --->   "%JcoupLocal29_addr_12 = getelementptr i512 %JcoupLocal29, i64 0, i64 %zext_ln819_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2461 'getelementptr' 'JcoupLocal29_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2462 [2/2] (0.74ns)   --->   "%JcoupLocal29_load_12 = load i4 %JcoupLocal29_addr_12" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2462 'load' 'JcoupLocal29_load_12' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_7 : Operation 2463 [1/1] (0.00ns)   --->   "%JcoupLocal30_addr_12 = getelementptr i512 %JcoupLocal30, i64 0, i64 %zext_ln819_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2463 'getelementptr' 'JcoupLocal30_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2464 [2/2] (0.74ns)   --->   "%JcoupLocal30_load_12 = load i4 %JcoupLocal30_addr_12" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2464 'load' 'JcoupLocal30_load_12' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_7 : Operation 2465 [1/1] (0.70ns)   --->   "%add4_13 = add i8 %packOfst_read, i8 13"   --->   Operation 2465 'add' 'add4_13' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2466 [1/1] (0.00ns)   --->   "%newIndex14 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %add4_13, i32 4, i32 7"   --->   Operation 2466 'partselect' 'newIndex14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2467 [1/1] (0.00ns)   --->   "%zext_ln819_14 = zext i4 %newIndex14"   --->   Operation 2467 'zext' 'zext_ln819_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2468 [1/1] (0.00ns)   --->   "%trotters_addr_13 = getelementptr i16 %trotters, i64 0, i64 %zext_ln819_14"   --->   Operation 2468 'getelementptr' 'trotters_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2469 [2/2] (0.68ns)   --->   "%trotters_load_13 = load i4 %trotters_addr_13"   --->   Operation 2469 'load' 'trotters_load_13' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 2470 [1/1] (0.00ns)   --->   "%trotters1_addr_13 = getelementptr i16 %trotters1, i64 0, i64 %zext_ln819_14"   --->   Operation 2470 'getelementptr' 'trotters1_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2471 [2/2] (0.68ns)   --->   "%trotters1_load_13 = load i4 %trotters1_addr_13"   --->   Operation 2471 'load' 'trotters1_load_13' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 2472 [1/1] (0.00ns)   --->   "%trotters2_addr_13 = getelementptr i16 %trotters2, i64 0, i64 %zext_ln819_14"   --->   Operation 2472 'getelementptr' 'trotters2_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2473 [2/2] (0.68ns)   --->   "%trotters2_load_13 = load i4 %trotters2_addr_13"   --->   Operation 2473 'load' 'trotters2_load_13' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 2474 [1/1] (0.00ns)   --->   "%trotters3_addr_13 = getelementptr i16 %trotters3, i64 0, i64 %zext_ln819_14"   --->   Operation 2474 'getelementptr' 'trotters3_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2475 [2/2] (0.68ns)   --->   "%trotters3_load_13 = load i4 %trotters3_addr_13"   --->   Operation 2475 'load' 'trotters3_load_13' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 2476 [1/1] (0.00ns)   --->   "%trotters4_addr_13 = getelementptr i16 %trotters4, i64 0, i64 %zext_ln819_14"   --->   Operation 2476 'getelementptr' 'trotters4_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2477 [2/2] (0.68ns)   --->   "%trotters4_load_13 = load i4 %trotters4_addr_13"   --->   Operation 2477 'load' 'trotters4_load_13' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 2478 [1/1] (0.00ns)   --->   "%trotters5_addr_13 = getelementptr i16 %trotters5, i64 0, i64 %zext_ln819_14"   --->   Operation 2478 'getelementptr' 'trotters5_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2479 [2/2] (0.68ns)   --->   "%trotters5_load_13 = load i4 %trotters5_addr_13"   --->   Operation 2479 'load' 'trotters5_load_13' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 2480 [1/1] (0.00ns)   --->   "%trotters6_addr_13 = getelementptr i16 %trotters6, i64 0, i64 %zext_ln819_14"   --->   Operation 2480 'getelementptr' 'trotters6_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2481 [2/2] (0.68ns)   --->   "%trotters6_load_13 = load i4 %trotters6_addr_13"   --->   Operation 2481 'load' 'trotters6_load_13' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 2482 [1/1] (0.00ns)   --->   "%trotters7_addr_13 = getelementptr i16 %trotters7, i64 0, i64 %zext_ln819_14"   --->   Operation 2482 'getelementptr' 'trotters7_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2483 [2/2] (0.68ns)   --->   "%trotters7_load_13 = load i4 %trotters7_addr_13"   --->   Operation 2483 'load' 'trotters7_load_13' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 2484 [1/1] (0.00ns)   --->   "%trotters8_addr_13 = getelementptr i16 %trotters8, i64 0, i64 %zext_ln819_14"   --->   Operation 2484 'getelementptr' 'trotters8_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2485 [2/2] (0.68ns)   --->   "%trotters8_load_13 = load i4 %trotters8_addr_13"   --->   Operation 2485 'load' 'trotters8_load_13' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 2486 [1/1] (0.00ns)   --->   "%trotters9_addr_13 = getelementptr i16 %trotters9, i64 0, i64 %zext_ln819_14"   --->   Operation 2486 'getelementptr' 'trotters9_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2487 [2/2] (0.68ns)   --->   "%trotters9_load_13 = load i4 %trotters9_addr_13"   --->   Operation 2487 'load' 'trotters9_load_13' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 2488 [1/1] (0.00ns)   --->   "%trotters10_addr_13 = getelementptr i16 %trotters10, i64 0, i64 %zext_ln819_14"   --->   Operation 2488 'getelementptr' 'trotters10_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2489 [2/2] (0.68ns)   --->   "%trotters10_load_13 = load i4 %trotters10_addr_13"   --->   Operation 2489 'load' 'trotters10_load_13' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 2490 [1/1] (0.00ns)   --->   "%trotters11_addr_13 = getelementptr i16 %trotters11, i64 0, i64 %zext_ln819_14"   --->   Operation 2490 'getelementptr' 'trotters11_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2491 [2/2] (0.68ns)   --->   "%trotters11_load_13 = load i4 %trotters11_addr_13"   --->   Operation 2491 'load' 'trotters11_load_13' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 2492 [1/1] (0.00ns)   --->   "%trotters12_addr_13 = getelementptr i16 %trotters12, i64 0, i64 %zext_ln819_14"   --->   Operation 2492 'getelementptr' 'trotters12_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2493 [2/2] (0.68ns)   --->   "%trotters12_load_13 = load i4 %trotters12_addr_13"   --->   Operation 2493 'load' 'trotters12_load_13' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 2494 [1/1] (0.00ns)   --->   "%trotters13_addr_13 = getelementptr i16 %trotters13, i64 0, i64 %zext_ln819_14"   --->   Operation 2494 'getelementptr' 'trotters13_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2495 [2/2] (0.68ns)   --->   "%trotters13_load_13 = load i4 %trotters13_addr_13"   --->   Operation 2495 'load' 'trotters13_load_13' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 2496 [1/1] (0.00ns)   --->   "%trotters14_addr_13 = getelementptr i16 %trotters14, i64 0, i64 %zext_ln819_14"   --->   Operation 2496 'getelementptr' 'trotters14_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2497 [2/2] (0.68ns)   --->   "%trotters14_load_13 = load i4 %trotters14_addr_13"   --->   Operation 2497 'load' 'trotters14_load_13' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 2498 [1/1] (0.00ns)   --->   "%trotters15_addr_13 = getelementptr i16 %trotters15, i64 0, i64 %zext_ln819_14"   --->   Operation 2498 'getelementptr' 'trotters15_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2499 [2/2] (0.68ns)   --->   "%trotters15_load_13 = load i4 %trotters15_addr_13"   --->   Operation 2499 'load' 'trotters15_load_13' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 2500 [1/1] (0.00ns)   --->   "%JcoupLocal_addr_13 = getelementptr i512 %JcoupLocal, i64 0, i64 %zext_ln819_14" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2500 'getelementptr' 'JcoupLocal_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2501 [2/2] (0.74ns)   --->   "%JcoupLocal_load_13 = load i4 %JcoupLocal_addr_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2501 'load' 'JcoupLocal_load_13' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_7 : Operation 2502 [1/1] (0.00ns)   --->   "%JcoupLocal16_addr_13 = getelementptr i512 %JcoupLocal16, i64 0, i64 %zext_ln819_14" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2502 'getelementptr' 'JcoupLocal16_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2503 [2/2] (0.74ns)   --->   "%JcoupLocal16_load_13 = load i4 %JcoupLocal16_addr_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2503 'load' 'JcoupLocal16_load_13' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_7 : Operation 2504 [1/1] (0.00ns)   --->   "%JcoupLocal17_addr_13 = getelementptr i512 %JcoupLocal17, i64 0, i64 %zext_ln819_14" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2504 'getelementptr' 'JcoupLocal17_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2505 [2/2] (0.74ns)   --->   "%JcoupLocal17_load_13 = load i4 %JcoupLocal17_addr_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2505 'load' 'JcoupLocal17_load_13' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_7 : Operation 2506 [1/1] (0.00ns)   --->   "%JcoupLocal18_addr_13 = getelementptr i512 %JcoupLocal18, i64 0, i64 %zext_ln819_14" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2506 'getelementptr' 'JcoupLocal18_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2507 [2/2] (0.74ns)   --->   "%JcoupLocal18_load_13 = load i4 %JcoupLocal18_addr_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2507 'load' 'JcoupLocal18_load_13' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_7 : Operation 2508 [1/1] (0.00ns)   --->   "%JcoupLocal19_addr_13 = getelementptr i512 %JcoupLocal19, i64 0, i64 %zext_ln819_14" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2508 'getelementptr' 'JcoupLocal19_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2509 [2/2] (0.74ns)   --->   "%JcoupLocal19_load_13 = load i4 %JcoupLocal19_addr_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2509 'load' 'JcoupLocal19_load_13' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_7 : Operation 2510 [1/1] (0.00ns)   --->   "%JcoupLocal20_addr_13 = getelementptr i512 %JcoupLocal20, i64 0, i64 %zext_ln819_14" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2510 'getelementptr' 'JcoupLocal20_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2511 [2/2] (0.74ns)   --->   "%JcoupLocal20_load_13 = load i4 %JcoupLocal20_addr_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2511 'load' 'JcoupLocal20_load_13' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_7 : Operation 2512 [1/1] (0.00ns)   --->   "%JcoupLocal21_addr_13 = getelementptr i512 %JcoupLocal21, i64 0, i64 %zext_ln819_14" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2512 'getelementptr' 'JcoupLocal21_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2513 [2/2] (0.74ns)   --->   "%JcoupLocal21_load_13 = load i4 %JcoupLocal21_addr_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2513 'load' 'JcoupLocal21_load_13' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_7 : Operation 2514 [1/1] (0.00ns)   --->   "%JcoupLocal22_addr_13 = getelementptr i512 %JcoupLocal22, i64 0, i64 %zext_ln819_14" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2514 'getelementptr' 'JcoupLocal22_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2515 [2/2] (0.74ns)   --->   "%JcoupLocal22_load_13 = load i4 %JcoupLocal22_addr_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2515 'load' 'JcoupLocal22_load_13' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_7 : Operation 2516 [1/1] (0.00ns)   --->   "%JcoupLocal23_addr_13 = getelementptr i512 %JcoupLocal23, i64 0, i64 %zext_ln819_14" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2516 'getelementptr' 'JcoupLocal23_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2517 [2/2] (0.74ns)   --->   "%JcoupLocal23_load_13 = load i4 %JcoupLocal23_addr_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2517 'load' 'JcoupLocal23_load_13' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_7 : Operation 2518 [1/1] (0.00ns)   --->   "%JcoupLocal24_addr_13 = getelementptr i512 %JcoupLocal24, i64 0, i64 %zext_ln819_14" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2518 'getelementptr' 'JcoupLocal24_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2519 [2/2] (0.74ns)   --->   "%JcoupLocal24_load_13 = load i4 %JcoupLocal24_addr_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2519 'load' 'JcoupLocal24_load_13' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_7 : Operation 2520 [1/1] (0.00ns)   --->   "%JcoupLocal25_addr_13 = getelementptr i512 %JcoupLocal25, i64 0, i64 %zext_ln819_14" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2520 'getelementptr' 'JcoupLocal25_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2521 [2/2] (0.74ns)   --->   "%JcoupLocal25_load_13 = load i4 %JcoupLocal25_addr_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2521 'load' 'JcoupLocal25_load_13' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_7 : Operation 2522 [1/1] (0.00ns)   --->   "%JcoupLocal26_addr_13 = getelementptr i512 %JcoupLocal26, i64 0, i64 %zext_ln819_14" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2522 'getelementptr' 'JcoupLocal26_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2523 [2/2] (0.74ns)   --->   "%JcoupLocal26_load_13 = load i4 %JcoupLocal26_addr_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2523 'load' 'JcoupLocal26_load_13' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_7 : Operation 2524 [1/1] (0.00ns)   --->   "%JcoupLocal27_addr_13 = getelementptr i512 %JcoupLocal27, i64 0, i64 %zext_ln819_14" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2524 'getelementptr' 'JcoupLocal27_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2525 [2/2] (0.74ns)   --->   "%JcoupLocal27_load_13 = load i4 %JcoupLocal27_addr_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2525 'load' 'JcoupLocal27_load_13' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_7 : Operation 2526 [1/1] (0.00ns)   --->   "%JcoupLocal28_addr_13 = getelementptr i512 %JcoupLocal28, i64 0, i64 %zext_ln819_14" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2526 'getelementptr' 'JcoupLocal28_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2527 [2/2] (0.74ns)   --->   "%JcoupLocal28_load_13 = load i4 %JcoupLocal28_addr_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2527 'load' 'JcoupLocal28_load_13' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_7 : Operation 2528 [1/1] (0.00ns)   --->   "%JcoupLocal29_addr_13 = getelementptr i512 %JcoupLocal29, i64 0, i64 %zext_ln819_14" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2528 'getelementptr' 'JcoupLocal29_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2529 [2/2] (0.74ns)   --->   "%JcoupLocal29_load_13 = load i4 %JcoupLocal29_addr_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2529 'load' 'JcoupLocal29_load_13' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_7 : Operation 2530 [1/1] (0.00ns)   --->   "%JcoupLocal30_addr_13 = getelementptr i512 %JcoupLocal30, i64 0, i64 %zext_ln819_14" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2530 'getelementptr' 'JcoupLocal30_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2531 [2/2] (0.74ns)   --->   "%JcoupLocal30_load_13 = load i4 %JcoupLocal30_addr_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2531 'load' 'JcoupLocal30_load_13' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_7 : Operation 2532 [3/7] (2.34ns)   --->   "%add3_i_i_i_i = fadd i32 %bitcast_ln79, i32 %bitcast_ln79_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2532 'fadd' 'add3_i_i_i_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2533 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_s = fadd i32 %bitcast_ln79_2, i32 %bitcast_ln79_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2533 'fadd' 'add3_i_i_i_i_s' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2534 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_16 = fadd i32 %bitcast_ln79_4, i32 %bitcast_ln79_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2534 'fadd' 'add3_i_i_i_i_16' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2535 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_17 = fadd i32 %bitcast_ln79_6, i32 %bitcast_ln79_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2535 'fadd' 'add3_i_i_i_i_17' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2536 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_18 = fadd i32 %bitcast_ln79_8, i32 %bitcast_ln79_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2536 'fadd' 'add3_i_i_i_i_18' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2537 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_19 = fadd i32 %bitcast_ln79_10, i32 %bitcast_ln79_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2537 'fadd' 'add3_i_i_i_i_19' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2538 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_20 = fadd i32 %bitcast_ln79_12, i32 %bitcast_ln79_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2538 'fadd' 'add3_i_i_i_i_20' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2539 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_21 = fadd i32 %bitcast_ln79_14, i32 %bitcast_ln79_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2539 'fadd' 'add3_i_i_i_i_21' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2540 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_1 = fadd i32 %bitcast_ln79_16, i32 %bitcast_ln79_17" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2540 'fadd' 'add3_i_i_i_i_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2541 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_1_1 = fadd i32 %bitcast_ln79_18, i32 %bitcast_ln79_19" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2541 'fadd' 'add3_i_i_i_i_1_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2542 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_1_2 = fadd i32 %bitcast_ln79_20, i32 %bitcast_ln79_21" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2542 'fadd' 'add3_i_i_i_i_1_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2543 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_1_3 = fadd i32 %bitcast_ln79_22, i32 %bitcast_ln79_23" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2543 'fadd' 'add3_i_i_i_i_1_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2544 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_1_4 = fadd i32 %bitcast_ln79_24, i32 %bitcast_ln79_25" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2544 'fadd' 'add3_i_i_i_i_1_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2545 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_1_5 = fadd i32 %bitcast_ln79_26, i32 %bitcast_ln79_27" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2545 'fadd' 'add3_i_i_i_i_1_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2546 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_1_6 = fadd i32 %bitcast_ln79_28, i32 %bitcast_ln79_29" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2546 'fadd' 'add3_i_i_i_i_1_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2547 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_1_7 = fadd i32 %bitcast_ln79_30, i32 %bitcast_ln79_31" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2547 'fadd' 'add3_i_i_i_i_1_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2548 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_2 = fadd i32 %bitcast_ln79_32, i32 %bitcast_ln79_33" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2548 'fadd' 'add3_i_i_i_i_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2549 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_2_1 = fadd i32 %bitcast_ln79_34, i32 %bitcast_ln79_35" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2549 'fadd' 'add3_i_i_i_i_2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2550 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_2_2 = fadd i32 %bitcast_ln79_36, i32 %bitcast_ln79_37" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2550 'fadd' 'add3_i_i_i_i_2_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2551 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_2_3 = fadd i32 %bitcast_ln79_38, i32 %bitcast_ln79_39" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2551 'fadd' 'add3_i_i_i_i_2_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2552 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_2_4 = fadd i32 %bitcast_ln79_40, i32 %bitcast_ln79_41" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2552 'fadd' 'add3_i_i_i_i_2_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2553 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_2_5 = fadd i32 %bitcast_ln79_42, i32 %bitcast_ln79_43" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2553 'fadd' 'add3_i_i_i_i_2_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2554 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_2_6 = fadd i32 %bitcast_ln79_44, i32 %bitcast_ln79_45" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2554 'fadd' 'add3_i_i_i_i_2_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2555 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_2_7 = fadd i32 %bitcast_ln79_46, i32 %bitcast_ln79_47" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2555 'fadd' 'add3_i_i_i_i_2_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2556 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_3 = fadd i32 %bitcast_ln79_48, i32 %bitcast_ln79_49" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2556 'fadd' 'add3_i_i_i_i_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2557 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_3_1 = fadd i32 %bitcast_ln79_50, i32 %bitcast_ln79_51" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2557 'fadd' 'add3_i_i_i_i_3_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2558 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_3_2 = fadd i32 %bitcast_ln79_52, i32 %bitcast_ln79_53" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2558 'fadd' 'add3_i_i_i_i_3_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2559 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_3_3 = fadd i32 %bitcast_ln79_54, i32 %bitcast_ln79_55" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2559 'fadd' 'add3_i_i_i_i_3_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2560 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_3_4 = fadd i32 %bitcast_ln79_56, i32 %bitcast_ln79_57" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2560 'fadd' 'add3_i_i_i_i_3_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2561 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_3_5 = fadd i32 %bitcast_ln79_58, i32 %bitcast_ln79_59" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2561 'fadd' 'add3_i_i_i_i_3_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2562 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_3_6 = fadd i32 %bitcast_ln79_60, i32 %bitcast_ln79_61" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2562 'fadd' 'add3_i_i_i_i_3_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2563 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_3_7 = fadd i32 %bitcast_ln79_62, i32 %bitcast_ln79_63" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2563 'fadd' 'add3_i_i_i_i_3_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2564 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_4 = fadd i32 %bitcast_ln79_64, i32 %bitcast_ln79_65" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2564 'fadd' 'add3_i_i_i_i_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2565 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_4_1 = fadd i32 %bitcast_ln79_66, i32 %bitcast_ln79_67" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2565 'fadd' 'add3_i_i_i_i_4_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2566 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_4_2 = fadd i32 %bitcast_ln79_68, i32 %bitcast_ln79_69" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2566 'fadd' 'add3_i_i_i_i_4_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2567 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_4_3 = fadd i32 %bitcast_ln79_70, i32 %bitcast_ln79_71" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2567 'fadd' 'add3_i_i_i_i_4_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2568 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_4_4 = fadd i32 %fpBuffer_4_8, i32 %fpBuffer_4_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2568 'fadd' 'add3_i_i_i_i_4_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2569 [5/7] (2.34ns)   --->   "%fpBuffer_4_10_1 = fadd i32 %fpBuffer_4_10, i32 %fpBuffer_4_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2569 'fadd' 'fpBuffer_4_10_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2570 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_4_6 = fadd i32 %fpBuffer_4_12, i32 %fpBuffer_4_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2570 'fadd' 'add3_i_i_i_i_4_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2571 [5/7] (2.34ns)   --->   "%fpBuffer_4_14_1 = fadd i32 %fpBuffer_4_14, i32 %fpBuffer_4_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2571 'fadd' 'fpBuffer_4_14_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2572 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_5 = fadd i32 %fpBuffer_5_0, i32 %fpBuffer_5_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2572 'fadd' 'add3_i_i_i_i_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2573 [5/7] (2.34ns)   --->   "%fpBuffer_5_2_1 = fadd i32 %fpBuffer_5_2, i32 %fpBuffer_5_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2573 'fadd' 'fpBuffer_5_2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2574 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_5_2 = fadd i32 %fpBuffer_5_4, i32 %fpBuffer_5_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2574 'fadd' 'add3_i_i_i_i_5_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2575 [5/7] (2.34ns)   --->   "%fpBuffer_5_6_1 = fadd i32 %fpBuffer_5_6, i32 %fpBuffer_5_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2575 'fadd' 'fpBuffer_5_6_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2576 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_5_4 = fadd i32 %fpBuffer_5_8, i32 %fpBuffer_5_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2576 'fadd' 'add3_i_i_i_i_5_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2577 [5/7] (2.34ns)   --->   "%fpBuffer_5_10_1 = fadd i32 %fpBuffer_5_10, i32 %fpBuffer_5_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2577 'fadd' 'fpBuffer_5_10_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2578 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_5_6 = fadd i32 %fpBuffer_5_12, i32 %fpBuffer_5_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2578 'fadd' 'add3_i_i_i_i_5_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2579 [5/7] (2.34ns)   --->   "%fpBuffer_5_14_1 = fadd i32 %fpBuffer_5_14, i32 %fpBuffer_5_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2579 'fadd' 'fpBuffer_5_14_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2580 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_6 = fadd i32 %fpBuffer_6_0, i32 %fpBuffer_6_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2580 'fadd' 'add3_i_i_i_i_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2581 [6/7] (2.34ns)   --->   "%fpBuffer_6_2_1 = fadd i32 %fpBuffer_6_2, i32 %fpBuffer_6_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2581 'fadd' 'fpBuffer_6_2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2582 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_6_2 = fadd i32 %fpBuffer_6_4, i32 %fpBuffer_6_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2582 'fadd' 'add3_i_i_i_i_6_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2583 [6/7] (2.34ns)   --->   "%fpBuffer_6_6_1 = fadd i32 %fpBuffer_6_6, i32 %fpBuffer_6_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2583 'fadd' 'fpBuffer_6_6_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2584 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_6_4 = fadd i32 %fpBuffer_6_8, i32 %fpBuffer_6_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2584 'fadd' 'add3_i_i_i_i_6_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2585 [6/7] (2.34ns)   --->   "%fpBuffer_6_10_1 = fadd i32 %fpBuffer_6_10, i32 %fpBuffer_6_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2585 'fadd' 'fpBuffer_6_10_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2586 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_6_6 = fadd i32 %fpBuffer_6_12, i32 %fpBuffer_6_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2586 'fadd' 'add3_i_i_i_i_6_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2587 [6/7] (2.34ns)   --->   "%fpBuffer_6_14_1 = fadd i32 %fpBuffer_6_14, i32 %fpBuffer_6_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2587 'fadd' 'fpBuffer_6_14_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2588 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_7 = fadd i32 %fpBuffer_7_0, i32 %fpBuffer_7_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2588 'fadd' 'add3_i_i_i_i_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2589 [6/7] (2.34ns)   --->   "%fpBuffer_7_2_1 = fadd i32 %fpBuffer_7_2, i32 %fpBuffer_7_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2589 'fadd' 'fpBuffer_7_2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2590 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_7_2 = fadd i32 %fpBuffer_7_4, i32 %fpBuffer_7_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2590 'fadd' 'add3_i_i_i_i_7_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2591 [6/7] (2.34ns)   --->   "%fpBuffer_7_6_1 = fadd i32 %fpBuffer_7_6, i32 %fpBuffer_7_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2591 'fadd' 'fpBuffer_7_6_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2592 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_7_4 = fadd i32 %fpBuffer_7_8, i32 %fpBuffer_7_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2592 'fadd' 'add3_i_i_i_i_7_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2593 [6/7] (2.34ns)   --->   "%fpBuffer_7_10_1 = fadd i32 %fpBuffer_7_10, i32 %fpBuffer_7_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2593 'fadd' 'fpBuffer_7_10_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2594 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_7_6 = fadd i32 %fpBuffer_7_12, i32 %fpBuffer_7_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2594 'fadd' 'add3_i_i_i_i_7_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2595 [6/7] (2.34ns)   --->   "%fpBuffer_7_14_1 = fadd i32 %fpBuffer_7_14, i32 %fpBuffer_7_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2595 'fadd' 'fpBuffer_7_14_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2596 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_8 = fadd i32 %fpBuffer_8_0, i32 %fpBuffer_8_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2596 'fadd' 'add3_i_i_i_i_8' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2597 [7/7] (2.34ns)   --->   "%fpBuffer_8_2_1 = fadd i32 %fpBuffer_8_2, i32 %fpBuffer_8_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2597 'fadd' 'fpBuffer_8_2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2598 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_8_2 = fadd i32 %fpBuffer_8_4, i32 %fpBuffer_8_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2598 'fadd' 'add3_i_i_i_i_8_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2599 [7/7] (2.34ns)   --->   "%fpBuffer_8_6_1 = fadd i32 %fpBuffer_8_6, i32 %fpBuffer_8_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2599 'fadd' 'fpBuffer_8_6_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2600 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_8_4 = fadd i32 %fpBuffer_8_8, i32 %fpBuffer_8_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2600 'fadd' 'add3_i_i_i_i_8_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2601 [7/7] (2.34ns)   --->   "%fpBuffer_8_10_1 = fadd i32 %fpBuffer_8_10, i32 %fpBuffer_8_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2601 'fadd' 'fpBuffer_8_10_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2602 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_8_6 = fadd i32 %fpBuffer_8_12, i32 %fpBuffer_8_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2602 'fadd' 'add3_i_i_i_i_8_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2603 [7/7] (2.34ns)   --->   "%fpBuffer_8_14_1 = fadd i32 %fpBuffer_8_14, i32 %fpBuffer_8_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2603 'fadd' 'fpBuffer_8_14_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2604 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_9 = fadd i32 %fpBuffer_9_0, i32 %fpBuffer_9_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2604 'fadd' 'add3_i_i_i_i_9' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2605 [7/7] (2.34ns)   --->   "%fpBuffer_9_2_1 = fadd i32 %fpBuffer_9_2, i32 %fpBuffer_9_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2605 'fadd' 'fpBuffer_9_2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2606 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_9_2 = fadd i32 %fpBuffer_9_4, i32 %fpBuffer_9_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2606 'fadd' 'add3_i_i_i_i_9_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2607 [7/7] (2.34ns)   --->   "%fpBuffer_9_6_1 = fadd i32 %fpBuffer_9_6, i32 %fpBuffer_9_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2607 'fadd' 'fpBuffer_9_6_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2608 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_9_4 = fadd i32 %fpBuffer_9_8, i32 %fpBuffer_9_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2608 'fadd' 'add3_i_i_i_i_9_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2609 [7/7] (2.34ns)   --->   "%fpBuffer_9_10_1 = fadd i32 %fpBuffer_9_10, i32 %fpBuffer_9_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2609 'fadd' 'fpBuffer_9_10_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2610 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_9_6 = fadd i32 %fpBuffer_9_12, i32 %fpBuffer_9_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2610 'fadd' 'add3_i_i_i_i_9_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2611 [7/7] (2.34ns)   --->   "%fpBuffer_9_14_1 = fadd i32 %fpBuffer_9_14, i32 %fpBuffer_9_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2611 'fadd' 'fpBuffer_9_14_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.34>
ST_8 : Operation 2612 [1/1] (0.00ns)   --->   "%dH_read_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %dH_read"   --->   Operation 2612 'read' 'dH_read_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2613 [1/1] (0.00ns)   --->   "%stage_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %stage"   --->   Operation 2613 'read' 'stage_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2614 [1/1] (0.00ns)   --->   "%t_offset_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %t_offset"   --->   Operation 2614 'read' 't_offset_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2615 [1/1] (0.00ns)   --->   "%t_offset_cast = zext i2 %t_offset_read"   --->   Operation 2615 'zext' 't_offset_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2616 [1/1] (0.64ns)   --->   "%icmp_ln61 = icmp_ult  i13 %stage_read, i13 %t_offset_cast" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:61]   --->   Operation 2616 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2617 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 1024, i2 %t_offset_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:61]   --->   Operation 2617 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2618 [1/1] (0.64ns)   --->   "%icmp_ln61_1 = icmp_ugt  i13 %or_ln, i13 %stage_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:61]   --->   Operation 2618 'icmp' 'icmp_ln61_1' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2619 [1/1] (0.00ns)   --->   "%fpBuffer_10_0 = bitcast i32 %select_ln79_160" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2619 'bitcast' 'fpBuffer_10_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2620 [1/1] (0.00ns)   --->   "%fpBuffer_10_1 = bitcast i32 %select_ln79_161" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2620 'bitcast' 'fpBuffer_10_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2621 [1/1] (0.00ns)   --->   "%fpBuffer_10_2 = bitcast i32 %select_ln79_162" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2621 'bitcast' 'fpBuffer_10_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2622 [1/1] (0.00ns)   --->   "%fpBuffer_10_3 = bitcast i32 %select_ln79_163" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2622 'bitcast' 'fpBuffer_10_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2623 [1/1] (0.00ns)   --->   "%fpBuffer_10_4 = bitcast i32 %select_ln79_164" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2623 'bitcast' 'fpBuffer_10_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2624 [1/1] (0.00ns)   --->   "%fpBuffer_10_5 = bitcast i32 %select_ln79_165" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2624 'bitcast' 'fpBuffer_10_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2625 [1/1] (0.00ns)   --->   "%fpBuffer_10_6 = bitcast i32 %select_ln79_166" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2625 'bitcast' 'fpBuffer_10_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2626 [1/1] (0.00ns)   --->   "%fpBuffer_10_7 = bitcast i32 %select_ln79_167" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2626 'bitcast' 'fpBuffer_10_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2627 [1/1] (0.00ns)   --->   "%fpBuffer_10_8 = bitcast i32 %select_ln79_168" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2627 'bitcast' 'fpBuffer_10_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2628 [1/1] (0.00ns)   --->   "%fpBuffer_10_9 = bitcast i32 %select_ln79_169" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2628 'bitcast' 'fpBuffer_10_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2629 [1/1] (0.00ns)   --->   "%fpBuffer_10_10 = bitcast i32 %select_ln79_170" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2629 'bitcast' 'fpBuffer_10_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2630 [1/1] (0.00ns)   --->   "%fpBuffer_10_11 = bitcast i32 %select_ln79_171" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2630 'bitcast' 'fpBuffer_10_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2631 [1/1] (0.00ns)   --->   "%fpBuffer_10_12 = bitcast i32 %select_ln79_172" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2631 'bitcast' 'fpBuffer_10_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2632 [1/1] (0.00ns)   --->   "%fpBuffer_10_13 = bitcast i32 %select_ln79_173" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2632 'bitcast' 'fpBuffer_10_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2633 [1/1] (0.00ns)   --->   "%fpBuffer_10_14 = bitcast i32 %select_ln79_174" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2633 'bitcast' 'fpBuffer_10_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2634 [1/1] (0.00ns)   --->   "%fpBuffer_10_15 = bitcast i32 %select_ln79_175" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2634 'bitcast' 'fpBuffer_10_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2635 [1/1] (0.00ns)   --->   "%fpBuffer_11_0 = bitcast i32 %select_ln79_176" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2635 'bitcast' 'fpBuffer_11_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2636 [1/1] (0.00ns)   --->   "%fpBuffer_11_1 = bitcast i32 %select_ln79_177" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2636 'bitcast' 'fpBuffer_11_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2637 [1/1] (0.00ns)   --->   "%fpBuffer_11_2 = bitcast i32 %select_ln79_178" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2637 'bitcast' 'fpBuffer_11_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2638 [1/1] (0.00ns)   --->   "%fpBuffer_11_3 = bitcast i32 %select_ln79_179" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2638 'bitcast' 'fpBuffer_11_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2639 [1/1] (0.00ns)   --->   "%fpBuffer_11_4 = bitcast i32 %select_ln79_180" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2639 'bitcast' 'fpBuffer_11_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2640 [1/1] (0.00ns)   --->   "%fpBuffer_11_5 = bitcast i32 %select_ln79_181" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2640 'bitcast' 'fpBuffer_11_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2641 [1/1] (0.00ns)   --->   "%bitcast_ln79_182 = bitcast i32 %select_ln79_182" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2641 'bitcast' 'bitcast_ln79_182' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2642 [1/1] (0.00ns)   --->   "%bitcast_ln79_183 = bitcast i32 %select_ln79_183" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2642 'bitcast' 'bitcast_ln79_183' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2643 [1/1] (0.00ns)   --->   "%bitcast_ln79_184 = bitcast i32 %select_ln79_184" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2643 'bitcast' 'bitcast_ln79_184' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2644 [1/1] (0.00ns)   --->   "%bitcast_ln79_185 = bitcast i32 %select_ln79_185" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2644 'bitcast' 'bitcast_ln79_185' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2645 [1/1] (0.00ns)   --->   "%bitcast_ln79_186 = bitcast i32 %select_ln79_186" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2645 'bitcast' 'bitcast_ln79_186' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2646 [1/1] (0.00ns)   --->   "%bitcast_ln79_187 = bitcast i32 %select_ln79_187" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2646 'bitcast' 'bitcast_ln79_187' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2647 [1/1] (0.00ns)   --->   "%bitcast_ln79_188 = bitcast i32 %select_ln79_188" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2647 'bitcast' 'bitcast_ln79_188' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2648 [1/1] (0.00ns)   --->   "%bitcast_ln79_189 = bitcast i32 %select_ln79_189" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2648 'bitcast' 'bitcast_ln79_189' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2649 [1/1] (0.00ns)   --->   "%bitcast_ln79_190 = bitcast i32 %select_ln79_190" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2649 'bitcast' 'bitcast_ln79_190' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2650 [1/1] (0.00ns)   --->   "%bitcast_ln79_191 = bitcast i32 %select_ln79_191" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2650 'bitcast' 'bitcast_ln79_191' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2651 [1/1] (0.70ns)   --->   "%arrayNo_trunc99 = add i4 %empty, i4 12"   --->   Operation 2651 'add' 'arrayNo_trunc99' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2652 [1/1] (0.00ns)   --->   "%arrayNo100 = zext i4 %arrayNo_trunc99"   --->   Operation 2652 'zext' 'arrayNo100' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2653 [1/2] (0.68ns)   --->   "%trotters_load_12 = load i4 %trotters_addr_12"   --->   Operation 2653 'load' 'trotters_load_12' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 2654 [1/2] (0.68ns)   --->   "%trotters1_load_12 = load i4 %trotters1_addr_12"   --->   Operation 2654 'load' 'trotters1_load_12' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 2655 [1/2] (0.68ns)   --->   "%trotters2_load_12 = load i4 %trotters2_addr_12"   --->   Operation 2655 'load' 'trotters2_load_12' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 2656 [1/2] (0.68ns)   --->   "%trotters3_load_12 = load i4 %trotters3_addr_12"   --->   Operation 2656 'load' 'trotters3_load_12' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 2657 [1/2] (0.68ns)   --->   "%trotters4_load_12 = load i4 %trotters4_addr_12"   --->   Operation 2657 'load' 'trotters4_load_12' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 2658 [1/2] (0.68ns)   --->   "%trotters5_load_12 = load i4 %trotters5_addr_12"   --->   Operation 2658 'load' 'trotters5_load_12' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 2659 [1/2] (0.68ns)   --->   "%trotters6_load_12 = load i4 %trotters6_addr_12"   --->   Operation 2659 'load' 'trotters6_load_12' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 2660 [1/2] (0.68ns)   --->   "%trotters7_load_12 = load i4 %trotters7_addr_12"   --->   Operation 2660 'load' 'trotters7_load_12' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 2661 [1/2] (0.68ns)   --->   "%trotters8_load_12 = load i4 %trotters8_addr_12"   --->   Operation 2661 'load' 'trotters8_load_12' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 2662 [1/2] (0.68ns)   --->   "%trotters9_load_12 = load i4 %trotters9_addr_12"   --->   Operation 2662 'load' 'trotters9_load_12' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 2663 [1/2] (0.68ns)   --->   "%trotters10_load_12 = load i4 %trotters10_addr_12"   --->   Operation 2663 'load' 'trotters10_load_12' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 2664 [1/2] (0.68ns)   --->   "%trotters11_load_12 = load i4 %trotters11_addr_12"   --->   Operation 2664 'load' 'trotters11_load_12' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 2665 [1/2] (0.68ns)   --->   "%trotters12_load_12 = load i4 %trotters12_addr_12"   --->   Operation 2665 'load' 'trotters12_load_12' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 2666 [1/2] (0.68ns)   --->   "%trotters13_load_12 = load i4 %trotters13_addr_12"   --->   Operation 2666 'load' 'trotters13_load_12' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 2667 [1/2] (0.68ns)   --->   "%trotters14_load_12 = load i4 %trotters14_addr_12"   --->   Operation 2667 'load' 'trotters14_load_12' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 2668 [1/2] (0.68ns)   --->   "%trotters15_load_12 = load i4 %trotters15_addr_12"   --->   Operation 2668 'load' 'trotters15_load_12' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 2669 [1/1] (0.49ns)   --->   "%p_Val2_12 = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i64, i16 %trotters_load_12, i16 %trotters1_load_12, i16 %trotters2_load_12, i16 %trotters3_load_12, i16 %trotters4_load_12, i16 %trotters5_load_12, i16 %trotters6_load_12, i16 %trotters7_load_12, i16 %trotters8_load_12, i16 %trotters9_load_12, i16 %trotters10_load_12, i16 %trotters11_load_12, i16 %trotters12_load_12, i16 %trotters13_load_12, i16 %trotters14_load_12, i16 %trotters15_load_12, i64 %arrayNo100"   --->   Operation 2669 'mux' 'p_Val2_12' <Predicate = true> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2670 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_192)   --->   "%p_Result_193 = trunc i16 %p_Val2_12"   --->   Operation 2670 'trunc' 'p_Result_193' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2671 [1/2] (0.74ns)   --->   "%JcoupLocal_load_12 = load i4 %JcoupLocal_addr_12" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2671 'load' 'JcoupLocal_load_12' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_8 : Operation 2672 [1/2] (0.74ns)   --->   "%JcoupLocal16_load_12 = load i4 %JcoupLocal16_addr_12" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2672 'load' 'JcoupLocal16_load_12' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_8 : Operation 2673 [1/2] (0.74ns)   --->   "%JcoupLocal17_load_12 = load i4 %JcoupLocal17_addr_12" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2673 'load' 'JcoupLocal17_load_12' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_8 : Operation 2674 [1/2] (0.74ns)   --->   "%JcoupLocal18_load_12 = load i4 %JcoupLocal18_addr_12" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2674 'load' 'JcoupLocal18_load_12' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_8 : Operation 2675 [1/2] (0.74ns)   --->   "%JcoupLocal19_load_12 = load i4 %JcoupLocal19_addr_12" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2675 'load' 'JcoupLocal19_load_12' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_8 : Operation 2676 [1/2] (0.74ns)   --->   "%JcoupLocal20_load_12 = load i4 %JcoupLocal20_addr_12" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2676 'load' 'JcoupLocal20_load_12' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_8 : Operation 2677 [1/2] (0.74ns)   --->   "%JcoupLocal21_load_12 = load i4 %JcoupLocal21_addr_12" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2677 'load' 'JcoupLocal21_load_12' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_8 : Operation 2678 [1/2] (0.74ns)   --->   "%JcoupLocal22_load_12 = load i4 %JcoupLocal22_addr_12" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2678 'load' 'JcoupLocal22_load_12' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_8 : Operation 2679 [1/2] (0.74ns)   --->   "%JcoupLocal23_load_12 = load i4 %JcoupLocal23_addr_12" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2679 'load' 'JcoupLocal23_load_12' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_8 : Operation 2680 [1/2] (0.74ns)   --->   "%JcoupLocal24_load_12 = load i4 %JcoupLocal24_addr_12" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2680 'load' 'JcoupLocal24_load_12' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_8 : Operation 2681 [1/2] (0.74ns)   --->   "%JcoupLocal25_load_12 = load i4 %JcoupLocal25_addr_12" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2681 'load' 'JcoupLocal25_load_12' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_8 : Operation 2682 [1/2] (0.74ns)   --->   "%JcoupLocal26_load_12 = load i4 %JcoupLocal26_addr_12" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2682 'load' 'JcoupLocal26_load_12' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_8 : Operation 2683 [1/2] (0.74ns)   --->   "%JcoupLocal27_load_12 = load i4 %JcoupLocal27_addr_12" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2683 'load' 'JcoupLocal27_load_12' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_8 : Operation 2684 [1/2] (0.74ns)   --->   "%JcoupLocal28_load_12 = load i4 %JcoupLocal28_addr_12" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2684 'load' 'JcoupLocal28_load_12' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_8 : Operation 2685 [1/2] (0.74ns)   --->   "%JcoupLocal29_load_12 = load i4 %JcoupLocal29_addr_12" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2685 'load' 'JcoupLocal29_load_12' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_8 : Operation 2686 [1/2] (0.74ns)   --->   "%JcoupLocal30_load_12 = load i4 %JcoupLocal30_addr_12" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2686 'load' 'JcoupLocal30_load_12' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_8 : Operation 2687 [1/1] (0.49ns)   --->   "%tmp_11 = mux i512 @_ssdm_op_Mux.ap_auto.16i512.i64, i512 %JcoupLocal_load_12, i512 %JcoupLocal16_load_12, i512 %JcoupLocal17_load_12, i512 %JcoupLocal18_load_12, i512 %JcoupLocal19_load_12, i512 %JcoupLocal20_load_12, i512 %JcoupLocal21_load_12, i512 %JcoupLocal22_load_12, i512 %JcoupLocal23_load_12, i512 %JcoupLocal24_load_12, i512 %JcoupLocal25_load_12, i512 %JcoupLocal26_load_12, i512 %JcoupLocal27_load_12, i512 %JcoupLocal28_load_12, i512 %JcoupLocal29_load_12, i512 %JcoupLocal30_load_12, i64 %arrayNo100" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2687 'mux' 'tmp_11' <Predicate = true> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2688 [1/1] (0.00ns)   --->   "%trunc_ln83_189 = trunc i512 %tmp_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2688 'trunc' 'trunc_ln83_189' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2689 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_192)   --->   "%xor_ln83_192 = xor i32 %trunc_ln83_189, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2689 'xor' 'xor_ln83_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2690 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_192 = select i1 %p_Result_193, i32 %trunc_ln83_189, i32 %xor_ln83_192" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2690 'select' 'select_ln79_192' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2691 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_193)   --->   "%p_Result_194 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_12, i32 1"   --->   Operation 2691 'bitselect' 'p_Result_194' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2692 [1/1] (0.00ns)   --->   "%trunc_ln83_190 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_11, i32 32, i32 63" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2692 'partselect' 'trunc_ln83_190' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2693 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_193)   --->   "%xor_ln83_193 = xor i32 %trunc_ln83_190, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2693 'xor' 'xor_ln83_193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2694 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_193 = select i1 %p_Result_194, i32 %trunc_ln83_190, i32 %xor_ln83_193" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2694 'select' 'select_ln79_193' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2695 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_194)   --->   "%p_Result_195 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_12, i32 2"   --->   Operation 2695 'bitselect' 'p_Result_195' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2696 [1/1] (0.00ns)   --->   "%trunc_ln83_191 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_11, i32 64, i32 95" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2696 'partselect' 'trunc_ln83_191' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2697 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_194)   --->   "%xor_ln83_194 = xor i32 %trunc_ln83_191, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2697 'xor' 'xor_ln83_194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2698 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_194 = select i1 %p_Result_195, i32 %trunc_ln83_191, i32 %xor_ln83_194" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2698 'select' 'select_ln79_194' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2699 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_195)   --->   "%p_Result_196 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_12, i32 3"   --->   Operation 2699 'bitselect' 'p_Result_196' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2700 [1/1] (0.00ns)   --->   "%trunc_ln83_192 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_11, i32 96, i32 127" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2700 'partselect' 'trunc_ln83_192' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2701 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_195)   --->   "%xor_ln83_195 = xor i32 %trunc_ln83_192, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2701 'xor' 'xor_ln83_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2702 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_195 = select i1 %p_Result_196, i32 %trunc_ln83_192, i32 %xor_ln83_195" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2702 'select' 'select_ln79_195' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2703 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_196)   --->   "%p_Result_197 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_12, i32 4"   --->   Operation 2703 'bitselect' 'p_Result_197' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2704 [1/1] (0.00ns)   --->   "%trunc_ln83_193 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_11, i32 128, i32 159" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2704 'partselect' 'trunc_ln83_193' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2705 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_196)   --->   "%xor_ln83_196 = xor i32 %trunc_ln83_193, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2705 'xor' 'xor_ln83_196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2706 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_196 = select i1 %p_Result_197, i32 %trunc_ln83_193, i32 %xor_ln83_196" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2706 'select' 'select_ln79_196' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2707 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_197)   --->   "%p_Result_198 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_12, i32 5"   --->   Operation 2707 'bitselect' 'p_Result_198' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2708 [1/1] (0.00ns)   --->   "%trunc_ln83_194 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_11, i32 160, i32 191" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2708 'partselect' 'trunc_ln83_194' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2709 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_197)   --->   "%xor_ln83_197 = xor i32 %trunc_ln83_194, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2709 'xor' 'xor_ln83_197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2710 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_197 = select i1 %p_Result_198, i32 %trunc_ln83_194, i32 %xor_ln83_197" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2710 'select' 'select_ln79_197' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2711 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_198)   --->   "%p_Result_199 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_12, i32 6"   --->   Operation 2711 'bitselect' 'p_Result_199' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2712 [1/1] (0.00ns)   --->   "%trunc_ln83_195 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_11, i32 192, i32 223" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2712 'partselect' 'trunc_ln83_195' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2713 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_198)   --->   "%xor_ln83_198 = xor i32 %trunc_ln83_195, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2713 'xor' 'xor_ln83_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2714 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_198 = select i1 %p_Result_199, i32 %trunc_ln83_195, i32 %xor_ln83_198" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2714 'select' 'select_ln79_198' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2715 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_199)   --->   "%p_Result_200 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_12, i32 7"   --->   Operation 2715 'bitselect' 'p_Result_200' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2716 [1/1] (0.00ns)   --->   "%trunc_ln83_196 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_11, i32 224, i32 255" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2716 'partselect' 'trunc_ln83_196' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2717 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_199)   --->   "%xor_ln83_199 = xor i32 %trunc_ln83_196, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2717 'xor' 'xor_ln83_199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2718 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_199 = select i1 %p_Result_200, i32 %trunc_ln83_196, i32 %xor_ln83_199" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2718 'select' 'select_ln79_199' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2719 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_200)   --->   "%p_Result_201 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_12, i32 8"   --->   Operation 2719 'bitselect' 'p_Result_201' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2720 [1/1] (0.00ns)   --->   "%trunc_ln83_197 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_11, i32 256, i32 287" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2720 'partselect' 'trunc_ln83_197' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2721 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_200)   --->   "%xor_ln83_200 = xor i32 %trunc_ln83_197, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2721 'xor' 'xor_ln83_200' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2722 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_200 = select i1 %p_Result_201, i32 %trunc_ln83_197, i32 %xor_ln83_200" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2722 'select' 'select_ln79_200' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2723 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_201)   --->   "%p_Result_202 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_12, i32 9"   --->   Operation 2723 'bitselect' 'p_Result_202' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2724 [1/1] (0.00ns)   --->   "%trunc_ln83_198 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_11, i32 288, i32 319" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2724 'partselect' 'trunc_ln83_198' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2725 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_201)   --->   "%xor_ln83_201 = xor i32 %trunc_ln83_198, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2725 'xor' 'xor_ln83_201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2726 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_201 = select i1 %p_Result_202, i32 %trunc_ln83_198, i32 %xor_ln83_201" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2726 'select' 'select_ln79_201' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2727 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_202)   --->   "%p_Result_203 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_12, i32 10"   --->   Operation 2727 'bitselect' 'p_Result_203' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2728 [1/1] (0.00ns)   --->   "%trunc_ln83_199 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_11, i32 320, i32 351" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2728 'partselect' 'trunc_ln83_199' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2729 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_202)   --->   "%xor_ln83_202 = xor i32 %trunc_ln83_199, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2729 'xor' 'xor_ln83_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2730 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_202 = select i1 %p_Result_203, i32 %trunc_ln83_199, i32 %xor_ln83_202" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2730 'select' 'select_ln79_202' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2731 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_203)   --->   "%p_Result_204 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_12, i32 11"   --->   Operation 2731 'bitselect' 'p_Result_204' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2732 [1/1] (0.00ns)   --->   "%trunc_ln83_200 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_11, i32 352, i32 383" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2732 'partselect' 'trunc_ln83_200' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2733 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_203)   --->   "%xor_ln83_203 = xor i32 %trunc_ln83_200, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2733 'xor' 'xor_ln83_203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2734 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_203 = select i1 %p_Result_204, i32 %trunc_ln83_200, i32 %xor_ln83_203" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2734 'select' 'select_ln79_203' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2735 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_204)   --->   "%p_Result_205 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_12, i32 12"   --->   Operation 2735 'bitselect' 'p_Result_205' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2736 [1/1] (0.00ns)   --->   "%trunc_ln83_201 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_11, i32 384, i32 415" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2736 'partselect' 'trunc_ln83_201' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2737 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_204)   --->   "%xor_ln83_204 = xor i32 %trunc_ln83_201, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2737 'xor' 'xor_ln83_204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2738 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_204 = select i1 %p_Result_205, i32 %trunc_ln83_201, i32 %xor_ln83_204" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2738 'select' 'select_ln79_204' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2739 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_205)   --->   "%p_Result_206 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_12, i32 13"   --->   Operation 2739 'bitselect' 'p_Result_206' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2740 [1/1] (0.00ns)   --->   "%trunc_ln83_202 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_11, i32 416, i32 447" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2740 'partselect' 'trunc_ln83_202' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2741 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_205)   --->   "%xor_ln83_205 = xor i32 %trunc_ln83_202, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2741 'xor' 'xor_ln83_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2742 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_205 = select i1 %p_Result_206, i32 %trunc_ln83_202, i32 %xor_ln83_205" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2742 'select' 'select_ln79_205' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2743 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_206)   --->   "%p_Result_207 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_12, i32 14"   --->   Operation 2743 'bitselect' 'p_Result_207' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2744 [1/1] (0.00ns)   --->   "%trunc_ln83_203 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_11, i32 448, i32 479" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2744 'partselect' 'trunc_ln83_203' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2745 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_206)   --->   "%xor_ln83_206 = xor i32 %trunc_ln83_203, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2745 'xor' 'xor_ln83_206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2746 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_206 = select i1 %p_Result_207, i32 %trunc_ln83_203, i32 %xor_ln83_206" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2746 'select' 'select_ln79_206' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2747 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_207)   --->   "%p_Result_208 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_12, i32 15"   --->   Operation 2747 'bitselect' 'p_Result_208' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2748 [1/1] (0.00ns)   --->   "%trunc_ln83_204 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_11, i32 480, i32 511" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2748 'partselect' 'trunc_ln83_204' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2749 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_207)   --->   "%xor_ln83_207 = xor i32 %trunc_ln83_204, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2749 'xor' 'xor_ln83_207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2750 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_207 = select i1 %p_Result_208, i32 %trunc_ln83_204, i32 %xor_ln83_207" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2750 'select' 'select_ln79_207' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2751 [1/1] (0.70ns)   --->   "%arrayNo_trunc75 = add i4 %empty, i4 13"   --->   Operation 2751 'add' 'arrayNo_trunc75' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2752 [1/1] (0.00ns)   --->   "%arrayNo76 = zext i4 %arrayNo_trunc75"   --->   Operation 2752 'zext' 'arrayNo76' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2753 [1/2] (0.68ns)   --->   "%trotters_load_13 = load i4 %trotters_addr_13"   --->   Operation 2753 'load' 'trotters_load_13' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 2754 [1/2] (0.68ns)   --->   "%trotters1_load_13 = load i4 %trotters1_addr_13"   --->   Operation 2754 'load' 'trotters1_load_13' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 2755 [1/2] (0.68ns)   --->   "%trotters2_load_13 = load i4 %trotters2_addr_13"   --->   Operation 2755 'load' 'trotters2_load_13' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 2756 [1/2] (0.68ns)   --->   "%trotters3_load_13 = load i4 %trotters3_addr_13"   --->   Operation 2756 'load' 'trotters3_load_13' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 2757 [1/2] (0.68ns)   --->   "%trotters4_load_13 = load i4 %trotters4_addr_13"   --->   Operation 2757 'load' 'trotters4_load_13' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 2758 [1/2] (0.68ns)   --->   "%trotters5_load_13 = load i4 %trotters5_addr_13"   --->   Operation 2758 'load' 'trotters5_load_13' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 2759 [1/2] (0.68ns)   --->   "%trotters6_load_13 = load i4 %trotters6_addr_13"   --->   Operation 2759 'load' 'trotters6_load_13' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 2760 [1/2] (0.68ns)   --->   "%trotters7_load_13 = load i4 %trotters7_addr_13"   --->   Operation 2760 'load' 'trotters7_load_13' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 2761 [1/2] (0.68ns)   --->   "%trotters8_load_13 = load i4 %trotters8_addr_13"   --->   Operation 2761 'load' 'trotters8_load_13' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 2762 [1/2] (0.68ns)   --->   "%trotters9_load_13 = load i4 %trotters9_addr_13"   --->   Operation 2762 'load' 'trotters9_load_13' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 2763 [1/2] (0.68ns)   --->   "%trotters10_load_13 = load i4 %trotters10_addr_13"   --->   Operation 2763 'load' 'trotters10_load_13' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 2764 [1/2] (0.68ns)   --->   "%trotters11_load_13 = load i4 %trotters11_addr_13"   --->   Operation 2764 'load' 'trotters11_load_13' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 2765 [1/2] (0.68ns)   --->   "%trotters12_load_13 = load i4 %trotters12_addr_13"   --->   Operation 2765 'load' 'trotters12_load_13' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 2766 [1/2] (0.68ns)   --->   "%trotters13_load_13 = load i4 %trotters13_addr_13"   --->   Operation 2766 'load' 'trotters13_load_13' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 2767 [1/2] (0.68ns)   --->   "%trotters14_load_13 = load i4 %trotters14_addr_13"   --->   Operation 2767 'load' 'trotters14_load_13' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 2768 [1/2] (0.68ns)   --->   "%trotters15_load_13 = load i4 %trotters15_addr_13"   --->   Operation 2768 'load' 'trotters15_load_13' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 2769 [1/1] (0.49ns)   --->   "%p_Val2_13 = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i64, i16 %trotters_load_13, i16 %trotters1_load_13, i16 %trotters2_load_13, i16 %trotters3_load_13, i16 %trotters4_load_13, i16 %trotters5_load_13, i16 %trotters6_load_13, i16 %trotters7_load_13, i16 %trotters8_load_13, i16 %trotters9_load_13, i16 %trotters10_load_13, i16 %trotters11_load_13, i16 %trotters12_load_13, i16 %trotters13_load_13, i16 %trotters14_load_13, i16 %trotters15_load_13, i64 %arrayNo76"   --->   Operation 2769 'mux' 'p_Val2_13' <Predicate = true> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2770 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_208)   --->   "%p_Result_209 = trunc i16 %p_Val2_13"   --->   Operation 2770 'trunc' 'p_Result_209' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2771 [1/2] (0.74ns)   --->   "%JcoupLocal_load_13 = load i4 %JcoupLocal_addr_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2771 'load' 'JcoupLocal_load_13' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_8 : Operation 2772 [1/2] (0.74ns)   --->   "%JcoupLocal16_load_13 = load i4 %JcoupLocal16_addr_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2772 'load' 'JcoupLocal16_load_13' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_8 : Operation 2773 [1/2] (0.74ns)   --->   "%JcoupLocal17_load_13 = load i4 %JcoupLocal17_addr_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2773 'load' 'JcoupLocal17_load_13' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_8 : Operation 2774 [1/2] (0.74ns)   --->   "%JcoupLocal18_load_13 = load i4 %JcoupLocal18_addr_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2774 'load' 'JcoupLocal18_load_13' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_8 : Operation 2775 [1/2] (0.74ns)   --->   "%JcoupLocal19_load_13 = load i4 %JcoupLocal19_addr_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2775 'load' 'JcoupLocal19_load_13' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_8 : Operation 2776 [1/2] (0.74ns)   --->   "%JcoupLocal20_load_13 = load i4 %JcoupLocal20_addr_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2776 'load' 'JcoupLocal20_load_13' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_8 : Operation 2777 [1/2] (0.74ns)   --->   "%JcoupLocal21_load_13 = load i4 %JcoupLocal21_addr_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2777 'load' 'JcoupLocal21_load_13' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_8 : Operation 2778 [1/2] (0.74ns)   --->   "%JcoupLocal22_load_13 = load i4 %JcoupLocal22_addr_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2778 'load' 'JcoupLocal22_load_13' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_8 : Operation 2779 [1/2] (0.74ns)   --->   "%JcoupLocal23_load_13 = load i4 %JcoupLocal23_addr_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2779 'load' 'JcoupLocal23_load_13' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_8 : Operation 2780 [1/2] (0.74ns)   --->   "%JcoupLocal24_load_13 = load i4 %JcoupLocal24_addr_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2780 'load' 'JcoupLocal24_load_13' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_8 : Operation 2781 [1/2] (0.74ns)   --->   "%JcoupLocal25_load_13 = load i4 %JcoupLocal25_addr_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2781 'load' 'JcoupLocal25_load_13' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_8 : Operation 2782 [1/2] (0.74ns)   --->   "%JcoupLocal26_load_13 = load i4 %JcoupLocal26_addr_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2782 'load' 'JcoupLocal26_load_13' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_8 : Operation 2783 [1/2] (0.74ns)   --->   "%JcoupLocal27_load_13 = load i4 %JcoupLocal27_addr_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2783 'load' 'JcoupLocal27_load_13' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_8 : Operation 2784 [1/2] (0.74ns)   --->   "%JcoupLocal28_load_13 = load i4 %JcoupLocal28_addr_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2784 'load' 'JcoupLocal28_load_13' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_8 : Operation 2785 [1/2] (0.74ns)   --->   "%JcoupLocal29_load_13 = load i4 %JcoupLocal29_addr_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2785 'load' 'JcoupLocal29_load_13' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_8 : Operation 2786 [1/2] (0.74ns)   --->   "%JcoupLocal30_load_13 = load i4 %JcoupLocal30_addr_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2786 'load' 'JcoupLocal30_load_13' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_8 : Operation 2787 [1/1] (0.49ns)   --->   "%tmp_12 = mux i512 @_ssdm_op_Mux.ap_auto.16i512.i64, i512 %JcoupLocal_load_13, i512 %JcoupLocal16_load_13, i512 %JcoupLocal17_load_13, i512 %JcoupLocal18_load_13, i512 %JcoupLocal19_load_13, i512 %JcoupLocal20_load_13, i512 %JcoupLocal21_load_13, i512 %JcoupLocal22_load_13, i512 %JcoupLocal23_load_13, i512 %JcoupLocal24_load_13, i512 %JcoupLocal25_load_13, i512 %JcoupLocal26_load_13, i512 %JcoupLocal27_load_13, i512 %JcoupLocal28_load_13, i512 %JcoupLocal29_load_13, i512 %JcoupLocal30_load_13, i64 %arrayNo76" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2787 'mux' 'tmp_12' <Predicate = true> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2788 [1/1] (0.00ns)   --->   "%trunc_ln83_205 = trunc i512 %tmp_12" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2788 'trunc' 'trunc_ln83_205' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2789 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_208)   --->   "%xor_ln83_208 = xor i32 %trunc_ln83_205, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2789 'xor' 'xor_ln83_208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2790 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_208 = select i1 %p_Result_209, i32 %trunc_ln83_205, i32 %xor_ln83_208" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2790 'select' 'select_ln79_208' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2791 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_209)   --->   "%p_Result_210 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_13, i32 1"   --->   Operation 2791 'bitselect' 'p_Result_210' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2792 [1/1] (0.00ns)   --->   "%trunc_ln83_206 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_12, i32 32, i32 63" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2792 'partselect' 'trunc_ln83_206' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2793 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_209)   --->   "%xor_ln83_209 = xor i32 %trunc_ln83_206, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2793 'xor' 'xor_ln83_209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2794 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_209 = select i1 %p_Result_210, i32 %trunc_ln83_206, i32 %xor_ln83_209" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2794 'select' 'select_ln79_209' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2795 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_210)   --->   "%p_Result_211 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_13, i32 2"   --->   Operation 2795 'bitselect' 'p_Result_211' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2796 [1/1] (0.00ns)   --->   "%trunc_ln83_207 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_12, i32 64, i32 95" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2796 'partselect' 'trunc_ln83_207' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2797 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_210)   --->   "%xor_ln83_210 = xor i32 %trunc_ln83_207, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2797 'xor' 'xor_ln83_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2798 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_210 = select i1 %p_Result_211, i32 %trunc_ln83_207, i32 %xor_ln83_210" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2798 'select' 'select_ln79_210' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2799 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_211)   --->   "%p_Result_212 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_13, i32 3"   --->   Operation 2799 'bitselect' 'p_Result_212' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2800 [1/1] (0.00ns)   --->   "%trunc_ln83_208 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_12, i32 96, i32 127" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2800 'partselect' 'trunc_ln83_208' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2801 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_211)   --->   "%xor_ln83_211 = xor i32 %trunc_ln83_208, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2801 'xor' 'xor_ln83_211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2802 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_211 = select i1 %p_Result_212, i32 %trunc_ln83_208, i32 %xor_ln83_211" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2802 'select' 'select_ln79_211' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2803 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_212)   --->   "%p_Result_213 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_13, i32 4"   --->   Operation 2803 'bitselect' 'p_Result_213' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2804 [1/1] (0.00ns)   --->   "%trunc_ln83_209 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_12, i32 128, i32 159" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2804 'partselect' 'trunc_ln83_209' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2805 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_212)   --->   "%xor_ln83_212 = xor i32 %trunc_ln83_209, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2805 'xor' 'xor_ln83_212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2806 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_212 = select i1 %p_Result_213, i32 %trunc_ln83_209, i32 %xor_ln83_212" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2806 'select' 'select_ln79_212' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2807 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_213)   --->   "%p_Result_214 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_13, i32 5"   --->   Operation 2807 'bitselect' 'p_Result_214' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2808 [1/1] (0.00ns)   --->   "%trunc_ln83_210 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_12, i32 160, i32 191" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2808 'partselect' 'trunc_ln83_210' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2809 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_213)   --->   "%xor_ln83_213 = xor i32 %trunc_ln83_210, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2809 'xor' 'xor_ln83_213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2810 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_213 = select i1 %p_Result_214, i32 %trunc_ln83_210, i32 %xor_ln83_213" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2810 'select' 'select_ln79_213' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2811 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_214)   --->   "%p_Result_215 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_13, i32 6"   --->   Operation 2811 'bitselect' 'p_Result_215' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2812 [1/1] (0.00ns)   --->   "%trunc_ln83_211 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_12, i32 192, i32 223" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2812 'partselect' 'trunc_ln83_211' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2813 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_214)   --->   "%xor_ln83_214 = xor i32 %trunc_ln83_211, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2813 'xor' 'xor_ln83_214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2814 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_214 = select i1 %p_Result_215, i32 %trunc_ln83_211, i32 %xor_ln83_214" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2814 'select' 'select_ln79_214' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2815 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_215)   --->   "%p_Result_216 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_13, i32 7"   --->   Operation 2815 'bitselect' 'p_Result_216' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2816 [1/1] (0.00ns)   --->   "%trunc_ln83_212 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_12, i32 224, i32 255" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2816 'partselect' 'trunc_ln83_212' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2817 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_215)   --->   "%xor_ln83_215 = xor i32 %trunc_ln83_212, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2817 'xor' 'xor_ln83_215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2818 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_215 = select i1 %p_Result_216, i32 %trunc_ln83_212, i32 %xor_ln83_215" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2818 'select' 'select_ln79_215' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2819 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_216)   --->   "%p_Result_217 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_13, i32 8"   --->   Operation 2819 'bitselect' 'p_Result_217' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2820 [1/1] (0.00ns)   --->   "%trunc_ln83_213 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_12, i32 256, i32 287" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2820 'partselect' 'trunc_ln83_213' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2821 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_216)   --->   "%xor_ln83_216 = xor i32 %trunc_ln83_213, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2821 'xor' 'xor_ln83_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2822 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_216 = select i1 %p_Result_217, i32 %trunc_ln83_213, i32 %xor_ln83_216" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2822 'select' 'select_ln79_216' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2823 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_217)   --->   "%p_Result_218 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_13, i32 9"   --->   Operation 2823 'bitselect' 'p_Result_218' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2824 [1/1] (0.00ns)   --->   "%trunc_ln83_214 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_12, i32 288, i32 319" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2824 'partselect' 'trunc_ln83_214' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2825 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_217)   --->   "%xor_ln83_217 = xor i32 %trunc_ln83_214, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2825 'xor' 'xor_ln83_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2826 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_217 = select i1 %p_Result_218, i32 %trunc_ln83_214, i32 %xor_ln83_217" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2826 'select' 'select_ln79_217' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2827 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_218)   --->   "%p_Result_219 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_13, i32 10"   --->   Operation 2827 'bitselect' 'p_Result_219' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2828 [1/1] (0.00ns)   --->   "%trunc_ln83_215 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_12, i32 320, i32 351" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2828 'partselect' 'trunc_ln83_215' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2829 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_218)   --->   "%xor_ln83_218 = xor i32 %trunc_ln83_215, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2829 'xor' 'xor_ln83_218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2830 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_218 = select i1 %p_Result_219, i32 %trunc_ln83_215, i32 %xor_ln83_218" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2830 'select' 'select_ln79_218' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2831 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_219)   --->   "%p_Result_220 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_13, i32 11"   --->   Operation 2831 'bitselect' 'p_Result_220' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2832 [1/1] (0.00ns)   --->   "%trunc_ln83_216 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_12, i32 352, i32 383" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2832 'partselect' 'trunc_ln83_216' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2833 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_219)   --->   "%xor_ln83_219 = xor i32 %trunc_ln83_216, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2833 'xor' 'xor_ln83_219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2834 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_219 = select i1 %p_Result_220, i32 %trunc_ln83_216, i32 %xor_ln83_219" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2834 'select' 'select_ln79_219' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2835 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_220)   --->   "%p_Result_221 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_13, i32 12"   --->   Operation 2835 'bitselect' 'p_Result_221' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2836 [1/1] (0.00ns)   --->   "%trunc_ln83_217 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_12, i32 384, i32 415" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2836 'partselect' 'trunc_ln83_217' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2837 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_220)   --->   "%xor_ln83_220 = xor i32 %trunc_ln83_217, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2837 'xor' 'xor_ln83_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2838 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_220 = select i1 %p_Result_221, i32 %trunc_ln83_217, i32 %xor_ln83_220" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2838 'select' 'select_ln79_220' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2839 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_221)   --->   "%p_Result_222 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_13, i32 13"   --->   Operation 2839 'bitselect' 'p_Result_222' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2840 [1/1] (0.00ns)   --->   "%trunc_ln83_218 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_12, i32 416, i32 447" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2840 'partselect' 'trunc_ln83_218' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2841 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_221)   --->   "%xor_ln83_221 = xor i32 %trunc_ln83_218, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2841 'xor' 'xor_ln83_221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2842 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_221 = select i1 %p_Result_222, i32 %trunc_ln83_218, i32 %xor_ln83_221" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2842 'select' 'select_ln79_221' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2843 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_222)   --->   "%p_Result_223 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_13, i32 14"   --->   Operation 2843 'bitselect' 'p_Result_223' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2844 [1/1] (0.00ns)   --->   "%trunc_ln83_219 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_12, i32 448, i32 479" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2844 'partselect' 'trunc_ln83_219' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2845 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_222)   --->   "%xor_ln83_222 = xor i32 %trunc_ln83_219, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2845 'xor' 'xor_ln83_222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2846 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_222 = select i1 %p_Result_223, i32 %trunc_ln83_219, i32 %xor_ln83_222" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2846 'select' 'select_ln79_222' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2847 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_223)   --->   "%p_Result_224 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_13, i32 15"   --->   Operation 2847 'bitselect' 'p_Result_224' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2848 [1/1] (0.00ns)   --->   "%trunc_ln83_220 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_12, i32 480, i32 511" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2848 'partselect' 'trunc_ln83_220' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2849 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_223)   --->   "%xor_ln83_223 = xor i32 %trunc_ln83_220, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2849 'xor' 'xor_ln83_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2850 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_223 = select i1 %p_Result_224, i32 %trunc_ln83_220, i32 %xor_ln83_223" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 2850 'select' 'select_ln79_223' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2851 [1/1] (0.70ns)   --->   "%add4_14 = add i8 %packOfst_read, i8 14"   --->   Operation 2851 'add' 'add4_14' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2852 [1/1] (0.00ns)   --->   "%newIndex15 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %add4_14, i32 4, i32 7"   --->   Operation 2852 'partselect' 'newIndex15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2853 [1/1] (0.00ns)   --->   "%zext_ln819_15 = zext i4 %newIndex15"   --->   Operation 2853 'zext' 'zext_ln819_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2854 [1/1] (0.00ns)   --->   "%trotters_addr_14 = getelementptr i16 %trotters, i64 0, i64 %zext_ln819_15"   --->   Operation 2854 'getelementptr' 'trotters_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2855 [2/2] (0.68ns)   --->   "%trotters_load_14 = load i4 %trotters_addr_14"   --->   Operation 2855 'load' 'trotters_load_14' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 2856 [1/1] (0.00ns)   --->   "%trotters1_addr_14 = getelementptr i16 %trotters1, i64 0, i64 %zext_ln819_15"   --->   Operation 2856 'getelementptr' 'trotters1_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2857 [2/2] (0.68ns)   --->   "%trotters1_load_14 = load i4 %trotters1_addr_14"   --->   Operation 2857 'load' 'trotters1_load_14' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 2858 [1/1] (0.00ns)   --->   "%trotters2_addr_14 = getelementptr i16 %trotters2, i64 0, i64 %zext_ln819_15"   --->   Operation 2858 'getelementptr' 'trotters2_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2859 [2/2] (0.68ns)   --->   "%trotters2_load_14 = load i4 %trotters2_addr_14"   --->   Operation 2859 'load' 'trotters2_load_14' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 2860 [1/1] (0.00ns)   --->   "%trotters3_addr_14 = getelementptr i16 %trotters3, i64 0, i64 %zext_ln819_15"   --->   Operation 2860 'getelementptr' 'trotters3_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2861 [2/2] (0.68ns)   --->   "%trotters3_load_14 = load i4 %trotters3_addr_14"   --->   Operation 2861 'load' 'trotters3_load_14' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 2862 [1/1] (0.00ns)   --->   "%trotters4_addr_14 = getelementptr i16 %trotters4, i64 0, i64 %zext_ln819_15"   --->   Operation 2862 'getelementptr' 'trotters4_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2863 [2/2] (0.68ns)   --->   "%trotters4_load_14 = load i4 %trotters4_addr_14"   --->   Operation 2863 'load' 'trotters4_load_14' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 2864 [1/1] (0.00ns)   --->   "%trotters5_addr_14 = getelementptr i16 %trotters5, i64 0, i64 %zext_ln819_15"   --->   Operation 2864 'getelementptr' 'trotters5_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2865 [2/2] (0.68ns)   --->   "%trotters5_load_14 = load i4 %trotters5_addr_14"   --->   Operation 2865 'load' 'trotters5_load_14' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 2866 [1/1] (0.00ns)   --->   "%trotters6_addr_14 = getelementptr i16 %trotters6, i64 0, i64 %zext_ln819_15"   --->   Operation 2866 'getelementptr' 'trotters6_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2867 [2/2] (0.68ns)   --->   "%trotters6_load_14 = load i4 %trotters6_addr_14"   --->   Operation 2867 'load' 'trotters6_load_14' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 2868 [1/1] (0.00ns)   --->   "%trotters7_addr_14 = getelementptr i16 %trotters7, i64 0, i64 %zext_ln819_15"   --->   Operation 2868 'getelementptr' 'trotters7_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2869 [2/2] (0.68ns)   --->   "%trotters7_load_14 = load i4 %trotters7_addr_14"   --->   Operation 2869 'load' 'trotters7_load_14' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 2870 [1/1] (0.00ns)   --->   "%trotters8_addr_14 = getelementptr i16 %trotters8, i64 0, i64 %zext_ln819_15"   --->   Operation 2870 'getelementptr' 'trotters8_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2871 [2/2] (0.68ns)   --->   "%trotters8_load_14 = load i4 %trotters8_addr_14"   --->   Operation 2871 'load' 'trotters8_load_14' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 2872 [1/1] (0.00ns)   --->   "%trotters9_addr_14 = getelementptr i16 %trotters9, i64 0, i64 %zext_ln819_15"   --->   Operation 2872 'getelementptr' 'trotters9_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2873 [2/2] (0.68ns)   --->   "%trotters9_load_14 = load i4 %trotters9_addr_14"   --->   Operation 2873 'load' 'trotters9_load_14' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 2874 [1/1] (0.00ns)   --->   "%trotters10_addr_14 = getelementptr i16 %trotters10, i64 0, i64 %zext_ln819_15"   --->   Operation 2874 'getelementptr' 'trotters10_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2875 [2/2] (0.68ns)   --->   "%trotters10_load_14 = load i4 %trotters10_addr_14"   --->   Operation 2875 'load' 'trotters10_load_14' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 2876 [1/1] (0.00ns)   --->   "%trotters11_addr_14 = getelementptr i16 %trotters11, i64 0, i64 %zext_ln819_15"   --->   Operation 2876 'getelementptr' 'trotters11_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2877 [2/2] (0.68ns)   --->   "%trotters11_load_14 = load i4 %trotters11_addr_14"   --->   Operation 2877 'load' 'trotters11_load_14' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 2878 [1/1] (0.00ns)   --->   "%trotters12_addr_14 = getelementptr i16 %trotters12, i64 0, i64 %zext_ln819_15"   --->   Operation 2878 'getelementptr' 'trotters12_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2879 [2/2] (0.68ns)   --->   "%trotters12_load_14 = load i4 %trotters12_addr_14"   --->   Operation 2879 'load' 'trotters12_load_14' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 2880 [1/1] (0.00ns)   --->   "%trotters13_addr_14 = getelementptr i16 %trotters13, i64 0, i64 %zext_ln819_15"   --->   Operation 2880 'getelementptr' 'trotters13_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2881 [2/2] (0.68ns)   --->   "%trotters13_load_14 = load i4 %trotters13_addr_14"   --->   Operation 2881 'load' 'trotters13_load_14' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 2882 [1/1] (0.00ns)   --->   "%trotters14_addr_14 = getelementptr i16 %trotters14, i64 0, i64 %zext_ln819_15"   --->   Operation 2882 'getelementptr' 'trotters14_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2883 [2/2] (0.68ns)   --->   "%trotters14_load_14 = load i4 %trotters14_addr_14"   --->   Operation 2883 'load' 'trotters14_load_14' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 2884 [1/1] (0.00ns)   --->   "%trotters15_addr_14 = getelementptr i16 %trotters15, i64 0, i64 %zext_ln819_15"   --->   Operation 2884 'getelementptr' 'trotters15_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2885 [2/2] (0.68ns)   --->   "%trotters15_load_14 = load i4 %trotters15_addr_14"   --->   Operation 2885 'load' 'trotters15_load_14' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 2886 [1/1] (0.00ns)   --->   "%JcoupLocal_addr_14 = getelementptr i512 %JcoupLocal, i64 0, i64 %zext_ln819_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2886 'getelementptr' 'JcoupLocal_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2887 [2/2] (0.74ns)   --->   "%JcoupLocal_load_14 = load i4 %JcoupLocal_addr_14" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2887 'load' 'JcoupLocal_load_14' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_8 : Operation 2888 [1/1] (0.00ns)   --->   "%JcoupLocal16_addr_14 = getelementptr i512 %JcoupLocal16, i64 0, i64 %zext_ln819_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2888 'getelementptr' 'JcoupLocal16_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2889 [2/2] (0.74ns)   --->   "%JcoupLocal16_load_14 = load i4 %JcoupLocal16_addr_14" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2889 'load' 'JcoupLocal16_load_14' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_8 : Operation 2890 [1/1] (0.00ns)   --->   "%JcoupLocal17_addr_14 = getelementptr i512 %JcoupLocal17, i64 0, i64 %zext_ln819_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2890 'getelementptr' 'JcoupLocal17_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2891 [2/2] (0.74ns)   --->   "%JcoupLocal17_load_14 = load i4 %JcoupLocal17_addr_14" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2891 'load' 'JcoupLocal17_load_14' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_8 : Operation 2892 [1/1] (0.00ns)   --->   "%JcoupLocal18_addr_14 = getelementptr i512 %JcoupLocal18, i64 0, i64 %zext_ln819_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2892 'getelementptr' 'JcoupLocal18_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2893 [2/2] (0.74ns)   --->   "%JcoupLocal18_load_14 = load i4 %JcoupLocal18_addr_14" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2893 'load' 'JcoupLocal18_load_14' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_8 : Operation 2894 [1/1] (0.00ns)   --->   "%JcoupLocal19_addr_14 = getelementptr i512 %JcoupLocal19, i64 0, i64 %zext_ln819_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2894 'getelementptr' 'JcoupLocal19_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2895 [2/2] (0.74ns)   --->   "%JcoupLocal19_load_14 = load i4 %JcoupLocal19_addr_14" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2895 'load' 'JcoupLocal19_load_14' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_8 : Operation 2896 [1/1] (0.00ns)   --->   "%JcoupLocal20_addr_14 = getelementptr i512 %JcoupLocal20, i64 0, i64 %zext_ln819_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2896 'getelementptr' 'JcoupLocal20_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2897 [2/2] (0.74ns)   --->   "%JcoupLocal20_load_14 = load i4 %JcoupLocal20_addr_14" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2897 'load' 'JcoupLocal20_load_14' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_8 : Operation 2898 [1/1] (0.00ns)   --->   "%JcoupLocal21_addr_14 = getelementptr i512 %JcoupLocal21, i64 0, i64 %zext_ln819_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2898 'getelementptr' 'JcoupLocal21_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2899 [2/2] (0.74ns)   --->   "%JcoupLocal21_load_14 = load i4 %JcoupLocal21_addr_14" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2899 'load' 'JcoupLocal21_load_14' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_8 : Operation 2900 [1/1] (0.00ns)   --->   "%JcoupLocal22_addr_14 = getelementptr i512 %JcoupLocal22, i64 0, i64 %zext_ln819_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2900 'getelementptr' 'JcoupLocal22_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2901 [2/2] (0.74ns)   --->   "%JcoupLocal22_load_14 = load i4 %JcoupLocal22_addr_14" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2901 'load' 'JcoupLocal22_load_14' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_8 : Operation 2902 [1/1] (0.00ns)   --->   "%JcoupLocal23_addr_14 = getelementptr i512 %JcoupLocal23, i64 0, i64 %zext_ln819_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2902 'getelementptr' 'JcoupLocal23_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2903 [2/2] (0.74ns)   --->   "%JcoupLocal23_load_14 = load i4 %JcoupLocal23_addr_14" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2903 'load' 'JcoupLocal23_load_14' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_8 : Operation 2904 [1/1] (0.00ns)   --->   "%JcoupLocal24_addr_14 = getelementptr i512 %JcoupLocal24, i64 0, i64 %zext_ln819_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2904 'getelementptr' 'JcoupLocal24_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2905 [2/2] (0.74ns)   --->   "%JcoupLocal24_load_14 = load i4 %JcoupLocal24_addr_14" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2905 'load' 'JcoupLocal24_load_14' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_8 : Operation 2906 [1/1] (0.00ns)   --->   "%JcoupLocal25_addr_14 = getelementptr i512 %JcoupLocal25, i64 0, i64 %zext_ln819_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2906 'getelementptr' 'JcoupLocal25_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2907 [2/2] (0.74ns)   --->   "%JcoupLocal25_load_14 = load i4 %JcoupLocal25_addr_14" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2907 'load' 'JcoupLocal25_load_14' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_8 : Operation 2908 [1/1] (0.00ns)   --->   "%JcoupLocal26_addr_14 = getelementptr i512 %JcoupLocal26, i64 0, i64 %zext_ln819_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2908 'getelementptr' 'JcoupLocal26_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2909 [2/2] (0.74ns)   --->   "%JcoupLocal26_load_14 = load i4 %JcoupLocal26_addr_14" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2909 'load' 'JcoupLocal26_load_14' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_8 : Operation 2910 [1/1] (0.00ns)   --->   "%JcoupLocal27_addr_14 = getelementptr i512 %JcoupLocal27, i64 0, i64 %zext_ln819_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2910 'getelementptr' 'JcoupLocal27_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2911 [2/2] (0.74ns)   --->   "%JcoupLocal27_load_14 = load i4 %JcoupLocal27_addr_14" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2911 'load' 'JcoupLocal27_load_14' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_8 : Operation 2912 [1/1] (0.00ns)   --->   "%JcoupLocal28_addr_14 = getelementptr i512 %JcoupLocal28, i64 0, i64 %zext_ln819_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2912 'getelementptr' 'JcoupLocal28_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2913 [2/2] (0.74ns)   --->   "%JcoupLocal28_load_14 = load i4 %JcoupLocal28_addr_14" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2913 'load' 'JcoupLocal28_load_14' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_8 : Operation 2914 [1/1] (0.00ns)   --->   "%JcoupLocal29_addr_14 = getelementptr i512 %JcoupLocal29, i64 0, i64 %zext_ln819_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2914 'getelementptr' 'JcoupLocal29_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2915 [2/2] (0.74ns)   --->   "%JcoupLocal29_load_14 = load i4 %JcoupLocal29_addr_14" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2915 'load' 'JcoupLocal29_load_14' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_8 : Operation 2916 [1/1] (0.00ns)   --->   "%JcoupLocal30_addr_14 = getelementptr i512 %JcoupLocal30, i64 0, i64 %zext_ln819_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2916 'getelementptr' 'JcoupLocal30_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2917 [2/2] (0.74ns)   --->   "%JcoupLocal30_load_14 = load i4 %JcoupLocal30_addr_14" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2917 'load' 'JcoupLocal30_load_14' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_8 : Operation 2918 [1/1] (0.70ns)   --->   "%add4_15 = add i8 %packOfst_read, i8 15"   --->   Operation 2918 'add' 'add4_15' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2919 [1/1] (0.00ns)   --->   "%newIndex = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %add4_15, i32 4, i32 7"   --->   Operation 2919 'partselect' 'newIndex' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2920 [1/1] (0.00ns)   --->   "%zext_ln819_16 = zext i4 %newIndex"   --->   Operation 2920 'zext' 'zext_ln819_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2921 [1/1] (0.00ns)   --->   "%trotters_addr_15 = getelementptr i16 %trotters, i64 0, i64 %zext_ln819_16"   --->   Operation 2921 'getelementptr' 'trotters_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2922 [2/2] (0.68ns)   --->   "%trotters_load_15 = load i4 %trotters_addr_15"   --->   Operation 2922 'load' 'trotters_load_15' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 2923 [1/1] (0.00ns)   --->   "%trotters1_addr_15 = getelementptr i16 %trotters1, i64 0, i64 %zext_ln819_16"   --->   Operation 2923 'getelementptr' 'trotters1_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2924 [2/2] (0.68ns)   --->   "%trotters1_load_15 = load i4 %trotters1_addr_15"   --->   Operation 2924 'load' 'trotters1_load_15' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 2925 [1/1] (0.00ns)   --->   "%trotters2_addr_15 = getelementptr i16 %trotters2, i64 0, i64 %zext_ln819_16"   --->   Operation 2925 'getelementptr' 'trotters2_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2926 [2/2] (0.68ns)   --->   "%trotters2_load_15 = load i4 %trotters2_addr_15"   --->   Operation 2926 'load' 'trotters2_load_15' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 2927 [1/1] (0.00ns)   --->   "%trotters3_addr_15 = getelementptr i16 %trotters3, i64 0, i64 %zext_ln819_16"   --->   Operation 2927 'getelementptr' 'trotters3_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2928 [2/2] (0.68ns)   --->   "%trotters3_load_15 = load i4 %trotters3_addr_15"   --->   Operation 2928 'load' 'trotters3_load_15' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 2929 [1/1] (0.00ns)   --->   "%trotters4_addr_15 = getelementptr i16 %trotters4, i64 0, i64 %zext_ln819_16"   --->   Operation 2929 'getelementptr' 'trotters4_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2930 [2/2] (0.68ns)   --->   "%trotters4_load_15 = load i4 %trotters4_addr_15"   --->   Operation 2930 'load' 'trotters4_load_15' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 2931 [1/1] (0.00ns)   --->   "%trotters5_addr_15 = getelementptr i16 %trotters5, i64 0, i64 %zext_ln819_16"   --->   Operation 2931 'getelementptr' 'trotters5_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2932 [2/2] (0.68ns)   --->   "%trotters5_load_15 = load i4 %trotters5_addr_15"   --->   Operation 2932 'load' 'trotters5_load_15' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 2933 [1/1] (0.00ns)   --->   "%trotters6_addr_15 = getelementptr i16 %trotters6, i64 0, i64 %zext_ln819_16"   --->   Operation 2933 'getelementptr' 'trotters6_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2934 [2/2] (0.68ns)   --->   "%trotters6_load_15 = load i4 %trotters6_addr_15"   --->   Operation 2934 'load' 'trotters6_load_15' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 2935 [1/1] (0.00ns)   --->   "%trotters7_addr_15 = getelementptr i16 %trotters7, i64 0, i64 %zext_ln819_16"   --->   Operation 2935 'getelementptr' 'trotters7_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2936 [2/2] (0.68ns)   --->   "%trotters7_load_15 = load i4 %trotters7_addr_15"   --->   Operation 2936 'load' 'trotters7_load_15' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 2937 [1/1] (0.00ns)   --->   "%trotters8_addr_15 = getelementptr i16 %trotters8, i64 0, i64 %zext_ln819_16"   --->   Operation 2937 'getelementptr' 'trotters8_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2938 [2/2] (0.68ns)   --->   "%trotters8_load_15 = load i4 %trotters8_addr_15"   --->   Operation 2938 'load' 'trotters8_load_15' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 2939 [1/1] (0.00ns)   --->   "%trotters9_addr_15 = getelementptr i16 %trotters9, i64 0, i64 %zext_ln819_16"   --->   Operation 2939 'getelementptr' 'trotters9_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2940 [2/2] (0.68ns)   --->   "%trotters9_load_15 = load i4 %trotters9_addr_15"   --->   Operation 2940 'load' 'trotters9_load_15' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 2941 [1/1] (0.00ns)   --->   "%trotters10_addr_15 = getelementptr i16 %trotters10, i64 0, i64 %zext_ln819_16"   --->   Operation 2941 'getelementptr' 'trotters10_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2942 [2/2] (0.68ns)   --->   "%trotters10_load_15 = load i4 %trotters10_addr_15"   --->   Operation 2942 'load' 'trotters10_load_15' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 2943 [1/1] (0.00ns)   --->   "%trotters11_addr_15 = getelementptr i16 %trotters11, i64 0, i64 %zext_ln819_16"   --->   Operation 2943 'getelementptr' 'trotters11_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2944 [2/2] (0.68ns)   --->   "%trotters11_load_15 = load i4 %trotters11_addr_15"   --->   Operation 2944 'load' 'trotters11_load_15' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 2945 [1/1] (0.00ns)   --->   "%trotters12_addr_15 = getelementptr i16 %trotters12, i64 0, i64 %zext_ln819_16"   --->   Operation 2945 'getelementptr' 'trotters12_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2946 [2/2] (0.68ns)   --->   "%trotters12_load_15 = load i4 %trotters12_addr_15"   --->   Operation 2946 'load' 'trotters12_load_15' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 2947 [1/1] (0.00ns)   --->   "%trotters13_addr_15 = getelementptr i16 %trotters13, i64 0, i64 %zext_ln819_16"   --->   Operation 2947 'getelementptr' 'trotters13_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2948 [2/2] (0.68ns)   --->   "%trotters13_load_15 = load i4 %trotters13_addr_15"   --->   Operation 2948 'load' 'trotters13_load_15' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 2949 [1/1] (0.00ns)   --->   "%trotters14_addr_15 = getelementptr i16 %trotters14, i64 0, i64 %zext_ln819_16"   --->   Operation 2949 'getelementptr' 'trotters14_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2950 [2/2] (0.68ns)   --->   "%trotters14_load_15 = load i4 %trotters14_addr_15"   --->   Operation 2950 'load' 'trotters14_load_15' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 2951 [1/1] (0.00ns)   --->   "%trotters15_addr_15 = getelementptr i16 %trotters15, i64 0, i64 %zext_ln819_16"   --->   Operation 2951 'getelementptr' 'trotters15_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2952 [2/2] (0.68ns)   --->   "%trotters15_load_15 = load i4 %trotters15_addr_15"   --->   Operation 2952 'load' 'trotters15_load_15' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 2953 [1/1] (0.00ns)   --->   "%JcoupLocal_addr_15 = getelementptr i512 %JcoupLocal, i64 0, i64 %zext_ln819_16" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2953 'getelementptr' 'JcoupLocal_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2954 [2/2] (0.74ns)   --->   "%JcoupLocal_load_15 = load i4 %JcoupLocal_addr_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2954 'load' 'JcoupLocal_load_15' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_8 : Operation 2955 [1/1] (0.00ns)   --->   "%JcoupLocal16_addr_15 = getelementptr i512 %JcoupLocal16, i64 0, i64 %zext_ln819_16" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2955 'getelementptr' 'JcoupLocal16_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2956 [2/2] (0.74ns)   --->   "%JcoupLocal16_load_15 = load i4 %JcoupLocal16_addr_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2956 'load' 'JcoupLocal16_load_15' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_8 : Operation 2957 [1/1] (0.00ns)   --->   "%JcoupLocal17_addr_15 = getelementptr i512 %JcoupLocal17, i64 0, i64 %zext_ln819_16" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2957 'getelementptr' 'JcoupLocal17_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2958 [2/2] (0.74ns)   --->   "%JcoupLocal17_load_15 = load i4 %JcoupLocal17_addr_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2958 'load' 'JcoupLocal17_load_15' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_8 : Operation 2959 [1/1] (0.00ns)   --->   "%JcoupLocal18_addr_15 = getelementptr i512 %JcoupLocal18, i64 0, i64 %zext_ln819_16" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2959 'getelementptr' 'JcoupLocal18_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2960 [2/2] (0.74ns)   --->   "%JcoupLocal18_load_15 = load i4 %JcoupLocal18_addr_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2960 'load' 'JcoupLocal18_load_15' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_8 : Operation 2961 [1/1] (0.00ns)   --->   "%JcoupLocal19_addr_15 = getelementptr i512 %JcoupLocal19, i64 0, i64 %zext_ln819_16" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2961 'getelementptr' 'JcoupLocal19_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2962 [2/2] (0.74ns)   --->   "%JcoupLocal19_load_15 = load i4 %JcoupLocal19_addr_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2962 'load' 'JcoupLocal19_load_15' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_8 : Operation 2963 [1/1] (0.00ns)   --->   "%JcoupLocal20_addr_15 = getelementptr i512 %JcoupLocal20, i64 0, i64 %zext_ln819_16" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2963 'getelementptr' 'JcoupLocal20_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2964 [2/2] (0.74ns)   --->   "%JcoupLocal20_load_15 = load i4 %JcoupLocal20_addr_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2964 'load' 'JcoupLocal20_load_15' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_8 : Operation 2965 [1/1] (0.00ns)   --->   "%JcoupLocal21_addr_15 = getelementptr i512 %JcoupLocal21, i64 0, i64 %zext_ln819_16" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2965 'getelementptr' 'JcoupLocal21_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2966 [2/2] (0.74ns)   --->   "%JcoupLocal21_load_15 = load i4 %JcoupLocal21_addr_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2966 'load' 'JcoupLocal21_load_15' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_8 : Operation 2967 [1/1] (0.00ns)   --->   "%JcoupLocal22_addr_15 = getelementptr i512 %JcoupLocal22, i64 0, i64 %zext_ln819_16" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2967 'getelementptr' 'JcoupLocal22_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2968 [2/2] (0.74ns)   --->   "%JcoupLocal22_load_15 = load i4 %JcoupLocal22_addr_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2968 'load' 'JcoupLocal22_load_15' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_8 : Operation 2969 [1/1] (0.00ns)   --->   "%JcoupLocal23_addr_15 = getelementptr i512 %JcoupLocal23, i64 0, i64 %zext_ln819_16" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2969 'getelementptr' 'JcoupLocal23_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2970 [2/2] (0.74ns)   --->   "%JcoupLocal23_load_15 = load i4 %JcoupLocal23_addr_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2970 'load' 'JcoupLocal23_load_15' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_8 : Operation 2971 [1/1] (0.00ns)   --->   "%JcoupLocal24_addr_15 = getelementptr i512 %JcoupLocal24, i64 0, i64 %zext_ln819_16" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2971 'getelementptr' 'JcoupLocal24_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2972 [2/2] (0.74ns)   --->   "%JcoupLocal24_load_15 = load i4 %JcoupLocal24_addr_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2972 'load' 'JcoupLocal24_load_15' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_8 : Operation 2973 [1/1] (0.00ns)   --->   "%JcoupLocal25_addr_15 = getelementptr i512 %JcoupLocal25, i64 0, i64 %zext_ln819_16" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2973 'getelementptr' 'JcoupLocal25_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2974 [2/2] (0.74ns)   --->   "%JcoupLocal25_load_15 = load i4 %JcoupLocal25_addr_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2974 'load' 'JcoupLocal25_load_15' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_8 : Operation 2975 [1/1] (0.00ns)   --->   "%JcoupLocal26_addr_15 = getelementptr i512 %JcoupLocal26, i64 0, i64 %zext_ln819_16" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2975 'getelementptr' 'JcoupLocal26_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2976 [2/2] (0.74ns)   --->   "%JcoupLocal26_load_15 = load i4 %JcoupLocal26_addr_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2976 'load' 'JcoupLocal26_load_15' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_8 : Operation 2977 [1/1] (0.00ns)   --->   "%JcoupLocal27_addr_15 = getelementptr i512 %JcoupLocal27, i64 0, i64 %zext_ln819_16" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2977 'getelementptr' 'JcoupLocal27_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2978 [2/2] (0.74ns)   --->   "%JcoupLocal27_load_15 = load i4 %JcoupLocal27_addr_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2978 'load' 'JcoupLocal27_load_15' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_8 : Operation 2979 [1/1] (0.00ns)   --->   "%JcoupLocal28_addr_15 = getelementptr i512 %JcoupLocal28, i64 0, i64 %zext_ln819_16" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2979 'getelementptr' 'JcoupLocal28_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2980 [2/2] (0.74ns)   --->   "%JcoupLocal28_load_15 = load i4 %JcoupLocal28_addr_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2980 'load' 'JcoupLocal28_load_15' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_8 : Operation 2981 [1/1] (0.00ns)   --->   "%JcoupLocal29_addr_15 = getelementptr i512 %JcoupLocal29, i64 0, i64 %zext_ln819_16" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2981 'getelementptr' 'JcoupLocal29_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2982 [2/2] (0.74ns)   --->   "%JcoupLocal29_load_15 = load i4 %JcoupLocal29_addr_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2982 'load' 'JcoupLocal29_load_15' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_8 : Operation 2983 [1/1] (0.00ns)   --->   "%JcoupLocal30_addr_15 = getelementptr i512 %JcoupLocal30, i64 0, i64 %zext_ln819_16" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2983 'getelementptr' 'JcoupLocal30_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2984 [2/2] (0.74ns)   --->   "%JcoupLocal30_load_15 = load i4 %JcoupLocal30_addr_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 2984 'load' 'JcoupLocal30_load_15' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_8 : Operation 2985 [2/7] (2.34ns)   --->   "%add3_i_i_i_i = fadd i32 %bitcast_ln79, i32 %bitcast_ln79_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2985 'fadd' 'add3_i_i_i_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2986 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_s = fadd i32 %bitcast_ln79_2, i32 %bitcast_ln79_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2986 'fadd' 'add3_i_i_i_i_s' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2987 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_16 = fadd i32 %bitcast_ln79_4, i32 %bitcast_ln79_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2987 'fadd' 'add3_i_i_i_i_16' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2988 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_17 = fadd i32 %bitcast_ln79_6, i32 %bitcast_ln79_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2988 'fadd' 'add3_i_i_i_i_17' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2989 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_18 = fadd i32 %bitcast_ln79_8, i32 %bitcast_ln79_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2989 'fadd' 'add3_i_i_i_i_18' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2990 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_19 = fadd i32 %bitcast_ln79_10, i32 %bitcast_ln79_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2990 'fadd' 'add3_i_i_i_i_19' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2991 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_20 = fadd i32 %bitcast_ln79_12, i32 %bitcast_ln79_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2991 'fadd' 'add3_i_i_i_i_20' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2992 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_21 = fadd i32 %bitcast_ln79_14, i32 %bitcast_ln79_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2992 'fadd' 'add3_i_i_i_i_21' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2993 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_1 = fadd i32 %bitcast_ln79_16, i32 %bitcast_ln79_17" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2993 'fadd' 'add3_i_i_i_i_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2994 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_1_1 = fadd i32 %bitcast_ln79_18, i32 %bitcast_ln79_19" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2994 'fadd' 'add3_i_i_i_i_1_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2995 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_1_2 = fadd i32 %bitcast_ln79_20, i32 %bitcast_ln79_21" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2995 'fadd' 'add3_i_i_i_i_1_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2996 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_1_3 = fadd i32 %bitcast_ln79_22, i32 %bitcast_ln79_23" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2996 'fadd' 'add3_i_i_i_i_1_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2997 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_1_4 = fadd i32 %bitcast_ln79_24, i32 %bitcast_ln79_25" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2997 'fadd' 'add3_i_i_i_i_1_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2998 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_1_5 = fadd i32 %bitcast_ln79_26, i32 %bitcast_ln79_27" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2998 'fadd' 'add3_i_i_i_i_1_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2999 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_1_6 = fadd i32 %bitcast_ln79_28, i32 %bitcast_ln79_29" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 2999 'fadd' 'add3_i_i_i_i_1_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3000 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_1_7 = fadd i32 %bitcast_ln79_30, i32 %bitcast_ln79_31" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3000 'fadd' 'add3_i_i_i_i_1_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3001 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_2 = fadd i32 %bitcast_ln79_32, i32 %bitcast_ln79_33" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3001 'fadd' 'add3_i_i_i_i_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3002 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_2_1 = fadd i32 %bitcast_ln79_34, i32 %bitcast_ln79_35" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3002 'fadd' 'add3_i_i_i_i_2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3003 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_2_2 = fadd i32 %bitcast_ln79_36, i32 %bitcast_ln79_37" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3003 'fadd' 'add3_i_i_i_i_2_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3004 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_2_3 = fadd i32 %bitcast_ln79_38, i32 %bitcast_ln79_39" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3004 'fadd' 'add3_i_i_i_i_2_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3005 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_2_4 = fadd i32 %bitcast_ln79_40, i32 %bitcast_ln79_41" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3005 'fadd' 'add3_i_i_i_i_2_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3006 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_2_5 = fadd i32 %bitcast_ln79_42, i32 %bitcast_ln79_43" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3006 'fadd' 'add3_i_i_i_i_2_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3007 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_2_6 = fadd i32 %bitcast_ln79_44, i32 %bitcast_ln79_45" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3007 'fadd' 'add3_i_i_i_i_2_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3008 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_2_7 = fadd i32 %bitcast_ln79_46, i32 %bitcast_ln79_47" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3008 'fadd' 'add3_i_i_i_i_2_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3009 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_3 = fadd i32 %bitcast_ln79_48, i32 %bitcast_ln79_49" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3009 'fadd' 'add3_i_i_i_i_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3010 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_3_1 = fadd i32 %bitcast_ln79_50, i32 %bitcast_ln79_51" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3010 'fadd' 'add3_i_i_i_i_3_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3011 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_3_2 = fadd i32 %bitcast_ln79_52, i32 %bitcast_ln79_53" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3011 'fadd' 'add3_i_i_i_i_3_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3012 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_3_3 = fadd i32 %bitcast_ln79_54, i32 %bitcast_ln79_55" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3012 'fadd' 'add3_i_i_i_i_3_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3013 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_3_4 = fadd i32 %bitcast_ln79_56, i32 %bitcast_ln79_57" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3013 'fadd' 'add3_i_i_i_i_3_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3014 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_3_5 = fadd i32 %bitcast_ln79_58, i32 %bitcast_ln79_59" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3014 'fadd' 'add3_i_i_i_i_3_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3015 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_3_6 = fadd i32 %bitcast_ln79_60, i32 %bitcast_ln79_61" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3015 'fadd' 'add3_i_i_i_i_3_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3016 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_3_7 = fadd i32 %bitcast_ln79_62, i32 %bitcast_ln79_63" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3016 'fadd' 'add3_i_i_i_i_3_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3017 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_4 = fadd i32 %bitcast_ln79_64, i32 %bitcast_ln79_65" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3017 'fadd' 'add3_i_i_i_i_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3018 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_4_1 = fadd i32 %bitcast_ln79_66, i32 %bitcast_ln79_67" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3018 'fadd' 'add3_i_i_i_i_4_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3019 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_4_2 = fadd i32 %bitcast_ln79_68, i32 %bitcast_ln79_69" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3019 'fadd' 'add3_i_i_i_i_4_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3020 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_4_3 = fadd i32 %bitcast_ln79_70, i32 %bitcast_ln79_71" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3020 'fadd' 'add3_i_i_i_i_4_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3021 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_4_4 = fadd i32 %fpBuffer_4_8, i32 %fpBuffer_4_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3021 'fadd' 'add3_i_i_i_i_4_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3022 [4/7] (2.34ns)   --->   "%fpBuffer_4_10_1 = fadd i32 %fpBuffer_4_10, i32 %fpBuffer_4_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3022 'fadd' 'fpBuffer_4_10_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3023 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_4_6 = fadd i32 %fpBuffer_4_12, i32 %fpBuffer_4_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3023 'fadd' 'add3_i_i_i_i_4_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3024 [4/7] (2.34ns)   --->   "%fpBuffer_4_14_1 = fadd i32 %fpBuffer_4_14, i32 %fpBuffer_4_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3024 'fadd' 'fpBuffer_4_14_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3025 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_5 = fadd i32 %fpBuffer_5_0, i32 %fpBuffer_5_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3025 'fadd' 'add3_i_i_i_i_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3026 [4/7] (2.34ns)   --->   "%fpBuffer_5_2_1 = fadd i32 %fpBuffer_5_2, i32 %fpBuffer_5_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3026 'fadd' 'fpBuffer_5_2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3027 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_5_2 = fadd i32 %fpBuffer_5_4, i32 %fpBuffer_5_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3027 'fadd' 'add3_i_i_i_i_5_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3028 [4/7] (2.34ns)   --->   "%fpBuffer_5_6_1 = fadd i32 %fpBuffer_5_6, i32 %fpBuffer_5_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3028 'fadd' 'fpBuffer_5_6_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3029 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_5_4 = fadd i32 %fpBuffer_5_8, i32 %fpBuffer_5_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3029 'fadd' 'add3_i_i_i_i_5_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3030 [4/7] (2.34ns)   --->   "%fpBuffer_5_10_1 = fadd i32 %fpBuffer_5_10, i32 %fpBuffer_5_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3030 'fadd' 'fpBuffer_5_10_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3031 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_5_6 = fadd i32 %fpBuffer_5_12, i32 %fpBuffer_5_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3031 'fadd' 'add3_i_i_i_i_5_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3032 [4/7] (2.34ns)   --->   "%fpBuffer_5_14_1 = fadd i32 %fpBuffer_5_14, i32 %fpBuffer_5_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3032 'fadd' 'fpBuffer_5_14_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3033 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_6 = fadd i32 %fpBuffer_6_0, i32 %fpBuffer_6_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3033 'fadd' 'add3_i_i_i_i_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3034 [5/7] (2.34ns)   --->   "%fpBuffer_6_2_1 = fadd i32 %fpBuffer_6_2, i32 %fpBuffer_6_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3034 'fadd' 'fpBuffer_6_2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3035 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_6_2 = fadd i32 %fpBuffer_6_4, i32 %fpBuffer_6_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3035 'fadd' 'add3_i_i_i_i_6_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3036 [5/7] (2.34ns)   --->   "%fpBuffer_6_6_1 = fadd i32 %fpBuffer_6_6, i32 %fpBuffer_6_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3036 'fadd' 'fpBuffer_6_6_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3037 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_6_4 = fadd i32 %fpBuffer_6_8, i32 %fpBuffer_6_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3037 'fadd' 'add3_i_i_i_i_6_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3038 [5/7] (2.34ns)   --->   "%fpBuffer_6_10_1 = fadd i32 %fpBuffer_6_10, i32 %fpBuffer_6_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3038 'fadd' 'fpBuffer_6_10_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3039 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_6_6 = fadd i32 %fpBuffer_6_12, i32 %fpBuffer_6_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3039 'fadd' 'add3_i_i_i_i_6_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3040 [5/7] (2.34ns)   --->   "%fpBuffer_6_14_1 = fadd i32 %fpBuffer_6_14, i32 %fpBuffer_6_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3040 'fadd' 'fpBuffer_6_14_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3041 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_7 = fadd i32 %fpBuffer_7_0, i32 %fpBuffer_7_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3041 'fadd' 'add3_i_i_i_i_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3042 [5/7] (2.34ns)   --->   "%fpBuffer_7_2_1 = fadd i32 %fpBuffer_7_2, i32 %fpBuffer_7_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3042 'fadd' 'fpBuffer_7_2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3043 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_7_2 = fadd i32 %fpBuffer_7_4, i32 %fpBuffer_7_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3043 'fadd' 'add3_i_i_i_i_7_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3044 [5/7] (2.34ns)   --->   "%fpBuffer_7_6_1 = fadd i32 %fpBuffer_7_6, i32 %fpBuffer_7_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3044 'fadd' 'fpBuffer_7_6_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3045 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_7_4 = fadd i32 %fpBuffer_7_8, i32 %fpBuffer_7_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3045 'fadd' 'add3_i_i_i_i_7_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3046 [5/7] (2.34ns)   --->   "%fpBuffer_7_10_1 = fadd i32 %fpBuffer_7_10, i32 %fpBuffer_7_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3046 'fadd' 'fpBuffer_7_10_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3047 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_7_6 = fadd i32 %fpBuffer_7_12, i32 %fpBuffer_7_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3047 'fadd' 'add3_i_i_i_i_7_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3048 [5/7] (2.34ns)   --->   "%fpBuffer_7_14_1 = fadd i32 %fpBuffer_7_14, i32 %fpBuffer_7_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3048 'fadd' 'fpBuffer_7_14_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3049 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_8 = fadd i32 %fpBuffer_8_0, i32 %fpBuffer_8_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3049 'fadd' 'add3_i_i_i_i_8' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3050 [6/7] (2.34ns)   --->   "%fpBuffer_8_2_1 = fadd i32 %fpBuffer_8_2, i32 %fpBuffer_8_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3050 'fadd' 'fpBuffer_8_2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3051 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_8_2 = fadd i32 %fpBuffer_8_4, i32 %fpBuffer_8_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3051 'fadd' 'add3_i_i_i_i_8_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3052 [6/7] (2.34ns)   --->   "%fpBuffer_8_6_1 = fadd i32 %fpBuffer_8_6, i32 %fpBuffer_8_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3052 'fadd' 'fpBuffer_8_6_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3053 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_8_4 = fadd i32 %fpBuffer_8_8, i32 %fpBuffer_8_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3053 'fadd' 'add3_i_i_i_i_8_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3054 [6/7] (2.34ns)   --->   "%fpBuffer_8_10_1 = fadd i32 %fpBuffer_8_10, i32 %fpBuffer_8_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3054 'fadd' 'fpBuffer_8_10_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3055 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_8_6 = fadd i32 %fpBuffer_8_12, i32 %fpBuffer_8_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3055 'fadd' 'add3_i_i_i_i_8_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3056 [6/7] (2.34ns)   --->   "%fpBuffer_8_14_1 = fadd i32 %fpBuffer_8_14, i32 %fpBuffer_8_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3056 'fadd' 'fpBuffer_8_14_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3057 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_9 = fadd i32 %fpBuffer_9_0, i32 %fpBuffer_9_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3057 'fadd' 'add3_i_i_i_i_9' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3058 [6/7] (2.34ns)   --->   "%fpBuffer_9_2_1 = fadd i32 %fpBuffer_9_2, i32 %fpBuffer_9_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3058 'fadd' 'fpBuffer_9_2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3059 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_9_2 = fadd i32 %fpBuffer_9_4, i32 %fpBuffer_9_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3059 'fadd' 'add3_i_i_i_i_9_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3060 [6/7] (2.34ns)   --->   "%fpBuffer_9_6_1 = fadd i32 %fpBuffer_9_6, i32 %fpBuffer_9_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3060 'fadd' 'fpBuffer_9_6_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3061 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_9_4 = fadd i32 %fpBuffer_9_8, i32 %fpBuffer_9_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3061 'fadd' 'add3_i_i_i_i_9_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3062 [6/7] (2.34ns)   --->   "%fpBuffer_9_10_1 = fadd i32 %fpBuffer_9_10, i32 %fpBuffer_9_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3062 'fadd' 'fpBuffer_9_10_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3063 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_9_6 = fadd i32 %fpBuffer_9_12, i32 %fpBuffer_9_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3063 'fadd' 'add3_i_i_i_i_9_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3064 [6/7] (2.34ns)   --->   "%fpBuffer_9_14_1 = fadd i32 %fpBuffer_9_14, i32 %fpBuffer_9_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3064 'fadd' 'fpBuffer_9_14_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3065 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_10 = fadd i32 %fpBuffer_10_0, i32 %fpBuffer_10_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3065 'fadd' 'add3_i_i_i_i_10' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3066 [7/7] (2.34ns)   --->   "%fpBuffer_10_2_1 = fadd i32 %fpBuffer_10_2, i32 %fpBuffer_10_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3066 'fadd' 'fpBuffer_10_2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3067 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_10_2 = fadd i32 %fpBuffer_10_4, i32 %fpBuffer_10_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3067 'fadd' 'add3_i_i_i_i_10_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3068 [7/7] (2.34ns)   --->   "%fpBuffer_10_6_1 = fadd i32 %fpBuffer_10_6, i32 %fpBuffer_10_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3068 'fadd' 'fpBuffer_10_6_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3069 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_10_4 = fadd i32 %fpBuffer_10_8, i32 %fpBuffer_10_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3069 'fadd' 'add3_i_i_i_i_10_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3070 [7/7] (2.34ns)   --->   "%fpBuffer_10_10_1 = fadd i32 %fpBuffer_10_10, i32 %fpBuffer_10_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3070 'fadd' 'fpBuffer_10_10_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3071 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_10_6 = fadd i32 %fpBuffer_10_12, i32 %fpBuffer_10_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3071 'fadd' 'add3_i_i_i_i_10_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3072 [7/7] (2.34ns)   --->   "%fpBuffer_10_14_1 = fadd i32 %fpBuffer_10_14, i32 %fpBuffer_10_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3072 'fadd' 'fpBuffer_10_14_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3073 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_11 = fadd i32 %fpBuffer_11_0, i32 %fpBuffer_11_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3073 'fadd' 'add3_i_i_i_i_11' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3074 [7/7] (2.34ns)   --->   "%fpBuffer_11_2_1 = fadd i32 %fpBuffer_11_2, i32 %fpBuffer_11_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3074 'fadd' 'fpBuffer_11_2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3075 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_11_2 = fadd i32 %fpBuffer_11_4, i32 %fpBuffer_11_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3075 'fadd' 'add3_i_i_i_i_11_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3076 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_11_3 = fadd i32 %bitcast_ln79_182, i32 %bitcast_ln79_183" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3076 'fadd' 'add3_i_i_i_i_11_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3077 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_11_4 = fadd i32 %bitcast_ln79_184, i32 %bitcast_ln79_185" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3077 'fadd' 'add3_i_i_i_i_11_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3078 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_11_5 = fadd i32 %bitcast_ln79_186, i32 %bitcast_ln79_187" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3078 'fadd' 'add3_i_i_i_i_11_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3079 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_11_6 = fadd i32 %bitcast_ln79_188, i32 %bitcast_ln79_189" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3079 'fadd' 'add3_i_i_i_i_11_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3080 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_11_7 = fadd i32 %bitcast_ln79_190, i32 %bitcast_ln79_191" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3080 'fadd' 'add3_i_i_i_i_11_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.34>
ST_9 : Operation 3081 [1/1] (0.00ns)   --->   "%bitcast_ln79_192 = bitcast i32 %select_ln79_192" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3081 'bitcast' 'bitcast_ln79_192' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3082 [1/1] (0.00ns)   --->   "%bitcast_ln79_193 = bitcast i32 %select_ln79_193" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3082 'bitcast' 'bitcast_ln79_193' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3083 [1/1] (0.00ns)   --->   "%bitcast_ln79_194 = bitcast i32 %select_ln79_194" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3083 'bitcast' 'bitcast_ln79_194' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3084 [1/1] (0.00ns)   --->   "%bitcast_ln79_195 = bitcast i32 %select_ln79_195" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3084 'bitcast' 'bitcast_ln79_195' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3085 [1/1] (0.00ns)   --->   "%bitcast_ln79_196 = bitcast i32 %select_ln79_196" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3085 'bitcast' 'bitcast_ln79_196' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3086 [1/1] (0.00ns)   --->   "%bitcast_ln79_197 = bitcast i32 %select_ln79_197" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3086 'bitcast' 'bitcast_ln79_197' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3087 [1/1] (0.00ns)   --->   "%bitcast_ln79_198 = bitcast i32 %select_ln79_198" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3087 'bitcast' 'bitcast_ln79_198' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3088 [1/1] (0.00ns)   --->   "%bitcast_ln79_199 = bitcast i32 %select_ln79_199" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3088 'bitcast' 'bitcast_ln79_199' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3089 [1/1] (0.00ns)   --->   "%bitcast_ln79_200 = bitcast i32 %select_ln79_200" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3089 'bitcast' 'bitcast_ln79_200' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3090 [1/1] (0.00ns)   --->   "%bitcast_ln79_201 = bitcast i32 %select_ln79_201" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3090 'bitcast' 'bitcast_ln79_201' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3091 [1/1] (0.00ns)   --->   "%bitcast_ln79_202 = bitcast i32 %select_ln79_202" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3091 'bitcast' 'bitcast_ln79_202' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3092 [1/1] (0.00ns)   --->   "%bitcast_ln79_203 = bitcast i32 %select_ln79_203" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3092 'bitcast' 'bitcast_ln79_203' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3093 [1/1] (0.00ns)   --->   "%bitcast_ln79_204 = bitcast i32 %select_ln79_204" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3093 'bitcast' 'bitcast_ln79_204' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3094 [1/1] (0.00ns)   --->   "%bitcast_ln79_205 = bitcast i32 %select_ln79_205" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3094 'bitcast' 'bitcast_ln79_205' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3095 [1/1] (0.00ns)   --->   "%bitcast_ln79_206 = bitcast i32 %select_ln79_206" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3095 'bitcast' 'bitcast_ln79_206' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3096 [1/1] (0.00ns)   --->   "%bitcast_ln79_207 = bitcast i32 %select_ln79_207" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3096 'bitcast' 'bitcast_ln79_207' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3097 [1/1] (0.00ns)   --->   "%bitcast_ln79_208 = bitcast i32 %select_ln79_208" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3097 'bitcast' 'bitcast_ln79_208' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3098 [1/1] (0.00ns)   --->   "%bitcast_ln79_209 = bitcast i32 %select_ln79_209" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3098 'bitcast' 'bitcast_ln79_209' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3099 [1/1] (0.00ns)   --->   "%bitcast_ln79_210 = bitcast i32 %select_ln79_210" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3099 'bitcast' 'bitcast_ln79_210' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3100 [1/1] (0.00ns)   --->   "%bitcast_ln79_211 = bitcast i32 %select_ln79_211" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3100 'bitcast' 'bitcast_ln79_211' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3101 [1/1] (0.00ns)   --->   "%bitcast_ln79_212 = bitcast i32 %select_ln79_212" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3101 'bitcast' 'bitcast_ln79_212' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3102 [1/1] (0.00ns)   --->   "%bitcast_ln79_213 = bitcast i32 %select_ln79_213" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3102 'bitcast' 'bitcast_ln79_213' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3103 [1/1] (0.00ns)   --->   "%bitcast_ln79_214 = bitcast i32 %select_ln79_214" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3103 'bitcast' 'bitcast_ln79_214' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3104 [1/1] (0.00ns)   --->   "%bitcast_ln79_215 = bitcast i32 %select_ln79_215" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3104 'bitcast' 'bitcast_ln79_215' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3105 [1/1] (0.00ns)   --->   "%bitcast_ln79_216 = bitcast i32 %select_ln79_216" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3105 'bitcast' 'bitcast_ln79_216' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3106 [1/1] (0.00ns)   --->   "%bitcast_ln79_217 = bitcast i32 %select_ln79_217" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3106 'bitcast' 'bitcast_ln79_217' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3107 [1/1] (0.00ns)   --->   "%bitcast_ln79_218 = bitcast i32 %select_ln79_218" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3107 'bitcast' 'bitcast_ln79_218' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3108 [1/1] (0.00ns)   --->   "%bitcast_ln79_219 = bitcast i32 %select_ln79_219" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3108 'bitcast' 'bitcast_ln79_219' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3109 [1/1] (0.00ns)   --->   "%bitcast_ln79_220 = bitcast i32 %select_ln79_220" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3109 'bitcast' 'bitcast_ln79_220' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3110 [1/1] (0.00ns)   --->   "%bitcast_ln79_221 = bitcast i32 %select_ln79_221" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3110 'bitcast' 'bitcast_ln79_221' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3111 [1/1] (0.00ns)   --->   "%bitcast_ln79_222 = bitcast i32 %select_ln79_222" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3111 'bitcast' 'bitcast_ln79_222' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3112 [1/1] (0.00ns)   --->   "%bitcast_ln79_223 = bitcast i32 %select_ln79_223" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3112 'bitcast' 'bitcast_ln79_223' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3113 [1/1] (0.70ns)   --->   "%arrayNo_trunc52 = add i4 %empty, i4 14"   --->   Operation 3113 'add' 'arrayNo_trunc52' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3114 [1/1] (0.00ns)   --->   "%arrayNo53 = zext i4 %arrayNo_trunc52"   --->   Operation 3114 'zext' 'arrayNo53' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3115 [1/2] (0.68ns)   --->   "%trotters_load_14 = load i4 %trotters_addr_14"   --->   Operation 3115 'load' 'trotters_load_14' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_9 : Operation 3116 [1/2] (0.68ns)   --->   "%trotters1_load_14 = load i4 %trotters1_addr_14"   --->   Operation 3116 'load' 'trotters1_load_14' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_9 : Operation 3117 [1/2] (0.68ns)   --->   "%trotters2_load_14 = load i4 %trotters2_addr_14"   --->   Operation 3117 'load' 'trotters2_load_14' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_9 : Operation 3118 [1/2] (0.68ns)   --->   "%trotters3_load_14 = load i4 %trotters3_addr_14"   --->   Operation 3118 'load' 'trotters3_load_14' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_9 : Operation 3119 [1/2] (0.68ns)   --->   "%trotters4_load_14 = load i4 %trotters4_addr_14"   --->   Operation 3119 'load' 'trotters4_load_14' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_9 : Operation 3120 [1/2] (0.68ns)   --->   "%trotters5_load_14 = load i4 %trotters5_addr_14"   --->   Operation 3120 'load' 'trotters5_load_14' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_9 : Operation 3121 [1/2] (0.68ns)   --->   "%trotters6_load_14 = load i4 %trotters6_addr_14"   --->   Operation 3121 'load' 'trotters6_load_14' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_9 : Operation 3122 [1/2] (0.68ns)   --->   "%trotters7_load_14 = load i4 %trotters7_addr_14"   --->   Operation 3122 'load' 'trotters7_load_14' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_9 : Operation 3123 [1/2] (0.68ns)   --->   "%trotters8_load_14 = load i4 %trotters8_addr_14"   --->   Operation 3123 'load' 'trotters8_load_14' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_9 : Operation 3124 [1/2] (0.68ns)   --->   "%trotters9_load_14 = load i4 %trotters9_addr_14"   --->   Operation 3124 'load' 'trotters9_load_14' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_9 : Operation 3125 [1/2] (0.68ns)   --->   "%trotters10_load_14 = load i4 %trotters10_addr_14"   --->   Operation 3125 'load' 'trotters10_load_14' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_9 : Operation 3126 [1/2] (0.68ns)   --->   "%trotters11_load_14 = load i4 %trotters11_addr_14"   --->   Operation 3126 'load' 'trotters11_load_14' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_9 : Operation 3127 [1/2] (0.68ns)   --->   "%trotters12_load_14 = load i4 %trotters12_addr_14"   --->   Operation 3127 'load' 'trotters12_load_14' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_9 : Operation 3128 [1/2] (0.68ns)   --->   "%trotters13_load_14 = load i4 %trotters13_addr_14"   --->   Operation 3128 'load' 'trotters13_load_14' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_9 : Operation 3129 [1/2] (0.68ns)   --->   "%trotters14_load_14 = load i4 %trotters14_addr_14"   --->   Operation 3129 'load' 'trotters14_load_14' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_9 : Operation 3130 [1/2] (0.68ns)   --->   "%trotters15_load_14 = load i4 %trotters15_addr_14"   --->   Operation 3130 'load' 'trotters15_load_14' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_9 : Operation 3131 [1/1] (0.49ns)   --->   "%p_Val2_14 = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i64, i16 %trotters_load_14, i16 %trotters1_load_14, i16 %trotters2_load_14, i16 %trotters3_load_14, i16 %trotters4_load_14, i16 %trotters5_load_14, i16 %trotters6_load_14, i16 %trotters7_load_14, i16 %trotters8_load_14, i16 %trotters9_load_14, i16 %trotters10_load_14, i16 %trotters11_load_14, i16 %trotters12_load_14, i16 %trotters13_load_14, i16 %trotters14_load_14, i16 %trotters15_load_14, i64 %arrayNo53"   --->   Operation 3131 'mux' 'p_Val2_14' <Predicate = true> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3132 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_224)   --->   "%p_Result_225 = trunc i16 %p_Val2_14"   --->   Operation 3132 'trunc' 'p_Result_225' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3133 [1/2] (0.74ns)   --->   "%JcoupLocal_load_14 = load i4 %JcoupLocal_addr_14" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3133 'load' 'JcoupLocal_load_14' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_9 : Operation 3134 [1/2] (0.74ns)   --->   "%JcoupLocal16_load_14 = load i4 %JcoupLocal16_addr_14" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3134 'load' 'JcoupLocal16_load_14' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_9 : Operation 3135 [1/2] (0.74ns)   --->   "%JcoupLocal17_load_14 = load i4 %JcoupLocal17_addr_14" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3135 'load' 'JcoupLocal17_load_14' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_9 : Operation 3136 [1/2] (0.74ns)   --->   "%JcoupLocal18_load_14 = load i4 %JcoupLocal18_addr_14" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3136 'load' 'JcoupLocal18_load_14' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_9 : Operation 3137 [1/2] (0.74ns)   --->   "%JcoupLocal19_load_14 = load i4 %JcoupLocal19_addr_14" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3137 'load' 'JcoupLocal19_load_14' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_9 : Operation 3138 [1/2] (0.74ns)   --->   "%JcoupLocal20_load_14 = load i4 %JcoupLocal20_addr_14" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3138 'load' 'JcoupLocal20_load_14' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_9 : Operation 3139 [1/2] (0.74ns)   --->   "%JcoupLocal21_load_14 = load i4 %JcoupLocal21_addr_14" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3139 'load' 'JcoupLocal21_load_14' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_9 : Operation 3140 [1/2] (0.74ns)   --->   "%JcoupLocal22_load_14 = load i4 %JcoupLocal22_addr_14" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3140 'load' 'JcoupLocal22_load_14' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_9 : Operation 3141 [1/2] (0.74ns)   --->   "%JcoupLocal23_load_14 = load i4 %JcoupLocal23_addr_14" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3141 'load' 'JcoupLocal23_load_14' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_9 : Operation 3142 [1/2] (0.74ns)   --->   "%JcoupLocal24_load_14 = load i4 %JcoupLocal24_addr_14" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3142 'load' 'JcoupLocal24_load_14' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_9 : Operation 3143 [1/2] (0.74ns)   --->   "%JcoupLocal25_load_14 = load i4 %JcoupLocal25_addr_14" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3143 'load' 'JcoupLocal25_load_14' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_9 : Operation 3144 [1/2] (0.74ns)   --->   "%JcoupLocal26_load_14 = load i4 %JcoupLocal26_addr_14" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3144 'load' 'JcoupLocal26_load_14' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_9 : Operation 3145 [1/2] (0.74ns)   --->   "%JcoupLocal27_load_14 = load i4 %JcoupLocal27_addr_14" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3145 'load' 'JcoupLocal27_load_14' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_9 : Operation 3146 [1/2] (0.74ns)   --->   "%JcoupLocal28_load_14 = load i4 %JcoupLocal28_addr_14" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3146 'load' 'JcoupLocal28_load_14' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_9 : Operation 3147 [1/2] (0.74ns)   --->   "%JcoupLocal29_load_14 = load i4 %JcoupLocal29_addr_14" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3147 'load' 'JcoupLocal29_load_14' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_9 : Operation 3148 [1/2] (0.74ns)   --->   "%JcoupLocal30_load_14 = load i4 %JcoupLocal30_addr_14" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3148 'load' 'JcoupLocal30_load_14' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_9 : Operation 3149 [1/1] (0.49ns)   --->   "%tmp_13 = mux i512 @_ssdm_op_Mux.ap_auto.16i512.i64, i512 %JcoupLocal_load_14, i512 %JcoupLocal16_load_14, i512 %JcoupLocal17_load_14, i512 %JcoupLocal18_load_14, i512 %JcoupLocal19_load_14, i512 %JcoupLocal20_load_14, i512 %JcoupLocal21_load_14, i512 %JcoupLocal22_load_14, i512 %JcoupLocal23_load_14, i512 %JcoupLocal24_load_14, i512 %JcoupLocal25_load_14, i512 %JcoupLocal26_load_14, i512 %JcoupLocal27_load_14, i512 %JcoupLocal28_load_14, i512 %JcoupLocal29_load_14, i512 %JcoupLocal30_load_14, i64 %arrayNo53" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3149 'mux' 'tmp_13' <Predicate = true> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3150 [1/1] (0.00ns)   --->   "%trunc_ln83_221 = trunc i512 %tmp_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3150 'trunc' 'trunc_ln83_221' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3151 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_224)   --->   "%xor_ln83_224 = xor i32 %trunc_ln83_221, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3151 'xor' 'xor_ln83_224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3152 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_224 = select i1 %p_Result_225, i32 %trunc_ln83_221, i32 %xor_ln83_224" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3152 'select' 'select_ln79_224' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3153 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_225)   --->   "%p_Result_226 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_14, i32 1"   --->   Operation 3153 'bitselect' 'p_Result_226' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3154 [1/1] (0.00ns)   --->   "%trunc_ln83_222 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_13, i32 32, i32 63" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3154 'partselect' 'trunc_ln83_222' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3155 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_225)   --->   "%xor_ln83_225 = xor i32 %trunc_ln83_222, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3155 'xor' 'xor_ln83_225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3156 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_225 = select i1 %p_Result_226, i32 %trunc_ln83_222, i32 %xor_ln83_225" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3156 'select' 'select_ln79_225' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3157 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_226)   --->   "%p_Result_227 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_14, i32 2"   --->   Operation 3157 'bitselect' 'p_Result_227' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3158 [1/1] (0.00ns)   --->   "%trunc_ln83_223 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_13, i32 64, i32 95" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3158 'partselect' 'trunc_ln83_223' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3159 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_226)   --->   "%xor_ln83_226 = xor i32 %trunc_ln83_223, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3159 'xor' 'xor_ln83_226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3160 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_226 = select i1 %p_Result_227, i32 %trunc_ln83_223, i32 %xor_ln83_226" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3160 'select' 'select_ln79_226' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3161 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_227)   --->   "%p_Result_228 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_14, i32 3"   --->   Operation 3161 'bitselect' 'p_Result_228' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3162 [1/1] (0.00ns)   --->   "%trunc_ln83_224 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_13, i32 96, i32 127" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3162 'partselect' 'trunc_ln83_224' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3163 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_227)   --->   "%xor_ln83_227 = xor i32 %trunc_ln83_224, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3163 'xor' 'xor_ln83_227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3164 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_227 = select i1 %p_Result_228, i32 %trunc_ln83_224, i32 %xor_ln83_227" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3164 'select' 'select_ln79_227' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3165 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_228)   --->   "%p_Result_229 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_14, i32 4"   --->   Operation 3165 'bitselect' 'p_Result_229' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3166 [1/1] (0.00ns)   --->   "%trunc_ln83_225 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_13, i32 128, i32 159" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3166 'partselect' 'trunc_ln83_225' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3167 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_228)   --->   "%xor_ln83_228 = xor i32 %trunc_ln83_225, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3167 'xor' 'xor_ln83_228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3168 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_228 = select i1 %p_Result_229, i32 %trunc_ln83_225, i32 %xor_ln83_228" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3168 'select' 'select_ln79_228' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3169 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_229)   --->   "%p_Result_230 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_14, i32 5"   --->   Operation 3169 'bitselect' 'p_Result_230' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3170 [1/1] (0.00ns)   --->   "%trunc_ln83_226 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_13, i32 160, i32 191" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3170 'partselect' 'trunc_ln83_226' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3171 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_229)   --->   "%xor_ln83_229 = xor i32 %trunc_ln83_226, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3171 'xor' 'xor_ln83_229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3172 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_229 = select i1 %p_Result_230, i32 %trunc_ln83_226, i32 %xor_ln83_229" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3172 'select' 'select_ln79_229' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3173 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_230)   --->   "%p_Result_231 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_14, i32 6"   --->   Operation 3173 'bitselect' 'p_Result_231' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3174 [1/1] (0.00ns)   --->   "%trunc_ln83_227 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_13, i32 192, i32 223" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3174 'partselect' 'trunc_ln83_227' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3175 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_230)   --->   "%xor_ln83_230 = xor i32 %trunc_ln83_227, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3175 'xor' 'xor_ln83_230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3176 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_230 = select i1 %p_Result_231, i32 %trunc_ln83_227, i32 %xor_ln83_230" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3176 'select' 'select_ln79_230' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3177 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_231)   --->   "%p_Result_232 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_14, i32 7"   --->   Operation 3177 'bitselect' 'p_Result_232' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3178 [1/1] (0.00ns)   --->   "%trunc_ln83_228 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_13, i32 224, i32 255" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3178 'partselect' 'trunc_ln83_228' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3179 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_231)   --->   "%xor_ln83_231 = xor i32 %trunc_ln83_228, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3179 'xor' 'xor_ln83_231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3180 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_231 = select i1 %p_Result_232, i32 %trunc_ln83_228, i32 %xor_ln83_231" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3180 'select' 'select_ln79_231' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3181 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_232)   --->   "%p_Result_233 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_14, i32 8"   --->   Operation 3181 'bitselect' 'p_Result_233' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3182 [1/1] (0.00ns)   --->   "%trunc_ln83_229 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_13, i32 256, i32 287" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3182 'partselect' 'trunc_ln83_229' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3183 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_232)   --->   "%xor_ln83_232 = xor i32 %trunc_ln83_229, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3183 'xor' 'xor_ln83_232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3184 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_232 = select i1 %p_Result_233, i32 %trunc_ln83_229, i32 %xor_ln83_232" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3184 'select' 'select_ln79_232' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3185 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_233)   --->   "%p_Result_234 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_14, i32 9"   --->   Operation 3185 'bitselect' 'p_Result_234' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3186 [1/1] (0.00ns)   --->   "%trunc_ln83_230 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_13, i32 288, i32 319" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3186 'partselect' 'trunc_ln83_230' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3187 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_233)   --->   "%xor_ln83_233 = xor i32 %trunc_ln83_230, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3187 'xor' 'xor_ln83_233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3188 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_233 = select i1 %p_Result_234, i32 %trunc_ln83_230, i32 %xor_ln83_233" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3188 'select' 'select_ln79_233' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3189 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_234)   --->   "%p_Result_235 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_14, i32 10"   --->   Operation 3189 'bitselect' 'p_Result_235' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3190 [1/1] (0.00ns)   --->   "%trunc_ln83_231 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_13, i32 320, i32 351" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3190 'partselect' 'trunc_ln83_231' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3191 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_234)   --->   "%xor_ln83_234 = xor i32 %trunc_ln83_231, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3191 'xor' 'xor_ln83_234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3192 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_234 = select i1 %p_Result_235, i32 %trunc_ln83_231, i32 %xor_ln83_234" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3192 'select' 'select_ln79_234' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3193 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_235)   --->   "%p_Result_236 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_14, i32 11"   --->   Operation 3193 'bitselect' 'p_Result_236' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3194 [1/1] (0.00ns)   --->   "%trunc_ln83_232 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_13, i32 352, i32 383" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3194 'partselect' 'trunc_ln83_232' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3195 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_235)   --->   "%xor_ln83_235 = xor i32 %trunc_ln83_232, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3195 'xor' 'xor_ln83_235' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3196 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_235 = select i1 %p_Result_236, i32 %trunc_ln83_232, i32 %xor_ln83_235" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3196 'select' 'select_ln79_235' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3197 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_236)   --->   "%p_Result_237 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_14, i32 12"   --->   Operation 3197 'bitselect' 'p_Result_237' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3198 [1/1] (0.00ns)   --->   "%trunc_ln83_233 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_13, i32 384, i32 415" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3198 'partselect' 'trunc_ln83_233' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3199 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_236)   --->   "%xor_ln83_236 = xor i32 %trunc_ln83_233, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3199 'xor' 'xor_ln83_236' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3200 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_236 = select i1 %p_Result_237, i32 %trunc_ln83_233, i32 %xor_ln83_236" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3200 'select' 'select_ln79_236' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3201 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_237)   --->   "%p_Result_238 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_14, i32 13"   --->   Operation 3201 'bitselect' 'p_Result_238' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3202 [1/1] (0.00ns)   --->   "%trunc_ln83_234 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_13, i32 416, i32 447" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3202 'partselect' 'trunc_ln83_234' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3203 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_237)   --->   "%xor_ln83_237 = xor i32 %trunc_ln83_234, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3203 'xor' 'xor_ln83_237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3204 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_237 = select i1 %p_Result_238, i32 %trunc_ln83_234, i32 %xor_ln83_237" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3204 'select' 'select_ln79_237' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3205 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_238)   --->   "%p_Result_239 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_14, i32 14"   --->   Operation 3205 'bitselect' 'p_Result_239' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3206 [1/1] (0.00ns)   --->   "%trunc_ln83_235 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_13, i32 448, i32 479" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3206 'partselect' 'trunc_ln83_235' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3207 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_238)   --->   "%xor_ln83_238 = xor i32 %trunc_ln83_235, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3207 'xor' 'xor_ln83_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3208 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_238 = select i1 %p_Result_239, i32 %trunc_ln83_235, i32 %xor_ln83_238" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3208 'select' 'select_ln79_238' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3209 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_239)   --->   "%p_Result_240 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_14, i32 15"   --->   Operation 3209 'bitselect' 'p_Result_240' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3210 [1/1] (0.00ns)   --->   "%trunc_ln83_236 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_13, i32 480, i32 511" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3210 'partselect' 'trunc_ln83_236' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3211 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_239)   --->   "%xor_ln83_239 = xor i32 %trunc_ln83_236, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3211 'xor' 'xor_ln83_239' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3212 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_239 = select i1 %p_Result_240, i32 %trunc_ln83_236, i32 %xor_ln83_239" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3212 'select' 'select_ln79_239' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3213 [1/1] (0.70ns)   --->   "%arrayNo_trunc = add i4 %empty, i4 15"   --->   Operation 3213 'add' 'arrayNo_trunc' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3214 [1/1] (0.00ns)   --->   "%arrayNo = zext i4 %arrayNo_trunc"   --->   Operation 3214 'zext' 'arrayNo' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3215 [1/2] (0.68ns)   --->   "%trotters_load_15 = load i4 %trotters_addr_15"   --->   Operation 3215 'load' 'trotters_load_15' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_9 : Operation 3216 [1/2] (0.68ns)   --->   "%trotters1_load_15 = load i4 %trotters1_addr_15"   --->   Operation 3216 'load' 'trotters1_load_15' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_9 : Operation 3217 [1/2] (0.68ns)   --->   "%trotters2_load_15 = load i4 %trotters2_addr_15"   --->   Operation 3217 'load' 'trotters2_load_15' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_9 : Operation 3218 [1/2] (0.68ns)   --->   "%trotters3_load_15 = load i4 %trotters3_addr_15"   --->   Operation 3218 'load' 'trotters3_load_15' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_9 : Operation 3219 [1/2] (0.68ns)   --->   "%trotters4_load_15 = load i4 %trotters4_addr_15"   --->   Operation 3219 'load' 'trotters4_load_15' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_9 : Operation 3220 [1/2] (0.68ns)   --->   "%trotters5_load_15 = load i4 %trotters5_addr_15"   --->   Operation 3220 'load' 'trotters5_load_15' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_9 : Operation 3221 [1/2] (0.68ns)   --->   "%trotters6_load_15 = load i4 %trotters6_addr_15"   --->   Operation 3221 'load' 'trotters6_load_15' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_9 : Operation 3222 [1/2] (0.68ns)   --->   "%trotters7_load_15 = load i4 %trotters7_addr_15"   --->   Operation 3222 'load' 'trotters7_load_15' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_9 : Operation 3223 [1/2] (0.68ns)   --->   "%trotters8_load_15 = load i4 %trotters8_addr_15"   --->   Operation 3223 'load' 'trotters8_load_15' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_9 : Operation 3224 [1/2] (0.68ns)   --->   "%trotters9_load_15 = load i4 %trotters9_addr_15"   --->   Operation 3224 'load' 'trotters9_load_15' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_9 : Operation 3225 [1/2] (0.68ns)   --->   "%trotters10_load_15 = load i4 %trotters10_addr_15"   --->   Operation 3225 'load' 'trotters10_load_15' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_9 : Operation 3226 [1/2] (0.68ns)   --->   "%trotters11_load_15 = load i4 %trotters11_addr_15"   --->   Operation 3226 'load' 'trotters11_load_15' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_9 : Operation 3227 [1/2] (0.68ns)   --->   "%trotters12_load_15 = load i4 %trotters12_addr_15"   --->   Operation 3227 'load' 'trotters12_load_15' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_9 : Operation 3228 [1/2] (0.68ns)   --->   "%trotters13_load_15 = load i4 %trotters13_addr_15"   --->   Operation 3228 'load' 'trotters13_load_15' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_9 : Operation 3229 [1/2] (0.68ns)   --->   "%trotters14_load_15 = load i4 %trotters14_addr_15"   --->   Operation 3229 'load' 'trotters14_load_15' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_9 : Operation 3230 [1/2] (0.68ns)   --->   "%trotters15_load_15 = load i4 %trotters15_addr_15"   --->   Operation 3230 'load' 'trotters15_load_15' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_9 : Operation 3231 [1/1] (0.49ns)   --->   "%p_Val2_15 = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i64, i16 %trotters_load_15, i16 %trotters1_load_15, i16 %trotters2_load_15, i16 %trotters3_load_15, i16 %trotters4_load_15, i16 %trotters5_load_15, i16 %trotters6_load_15, i16 %trotters7_load_15, i16 %trotters8_load_15, i16 %trotters9_load_15, i16 %trotters10_load_15, i16 %trotters11_load_15, i16 %trotters12_load_15, i16 %trotters13_load_15, i16 %trotters14_load_15, i16 %trotters15_load_15, i64 %arrayNo"   --->   Operation 3231 'mux' 'p_Val2_15' <Predicate = true> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3232 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_240)   --->   "%p_Result_241 = trunc i16 %p_Val2_15"   --->   Operation 3232 'trunc' 'p_Result_241' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3233 [1/2] (0.74ns)   --->   "%JcoupLocal_load_15 = load i4 %JcoupLocal_addr_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3233 'load' 'JcoupLocal_load_15' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_9 : Operation 3234 [1/2] (0.74ns)   --->   "%JcoupLocal16_load_15 = load i4 %JcoupLocal16_addr_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3234 'load' 'JcoupLocal16_load_15' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_9 : Operation 3235 [1/2] (0.74ns)   --->   "%JcoupLocal17_load_15 = load i4 %JcoupLocal17_addr_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3235 'load' 'JcoupLocal17_load_15' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_9 : Operation 3236 [1/2] (0.74ns)   --->   "%JcoupLocal18_load_15 = load i4 %JcoupLocal18_addr_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3236 'load' 'JcoupLocal18_load_15' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_9 : Operation 3237 [1/2] (0.74ns)   --->   "%JcoupLocal19_load_15 = load i4 %JcoupLocal19_addr_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3237 'load' 'JcoupLocal19_load_15' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_9 : Operation 3238 [1/2] (0.74ns)   --->   "%JcoupLocal20_load_15 = load i4 %JcoupLocal20_addr_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3238 'load' 'JcoupLocal20_load_15' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_9 : Operation 3239 [1/2] (0.74ns)   --->   "%JcoupLocal21_load_15 = load i4 %JcoupLocal21_addr_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3239 'load' 'JcoupLocal21_load_15' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_9 : Operation 3240 [1/2] (0.74ns)   --->   "%JcoupLocal22_load_15 = load i4 %JcoupLocal22_addr_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3240 'load' 'JcoupLocal22_load_15' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_9 : Operation 3241 [1/2] (0.74ns)   --->   "%JcoupLocal23_load_15 = load i4 %JcoupLocal23_addr_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3241 'load' 'JcoupLocal23_load_15' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_9 : Operation 3242 [1/2] (0.74ns)   --->   "%JcoupLocal24_load_15 = load i4 %JcoupLocal24_addr_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3242 'load' 'JcoupLocal24_load_15' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_9 : Operation 3243 [1/2] (0.74ns)   --->   "%JcoupLocal25_load_15 = load i4 %JcoupLocal25_addr_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3243 'load' 'JcoupLocal25_load_15' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_9 : Operation 3244 [1/2] (0.74ns)   --->   "%JcoupLocal26_load_15 = load i4 %JcoupLocal26_addr_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3244 'load' 'JcoupLocal26_load_15' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_9 : Operation 3245 [1/2] (0.74ns)   --->   "%JcoupLocal27_load_15 = load i4 %JcoupLocal27_addr_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3245 'load' 'JcoupLocal27_load_15' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_9 : Operation 3246 [1/2] (0.74ns)   --->   "%JcoupLocal28_load_15 = load i4 %JcoupLocal28_addr_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3246 'load' 'JcoupLocal28_load_15' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_9 : Operation 3247 [1/2] (0.74ns)   --->   "%JcoupLocal29_load_15 = load i4 %JcoupLocal29_addr_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3247 'load' 'JcoupLocal29_load_15' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_9 : Operation 3248 [1/2] (0.74ns)   --->   "%JcoupLocal30_load_15 = load i4 %JcoupLocal30_addr_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3248 'load' 'JcoupLocal30_load_15' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_9 : Operation 3249 [1/1] (0.49ns)   --->   "%tmp_14 = mux i512 @_ssdm_op_Mux.ap_auto.16i512.i64, i512 %JcoupLocal_load_15, i512 %JcoupLocal16_load_15, i512 %JcoupLocal17_load_15, i512 %JcoupLocal18_load_15, i512 %JcoupLocal19_load_15, i512 %JcoupLocal20_load_15, i512 %JcoupLocal21_load_15, i512 %JcoupLocal22_load_15, i512 %JcoupLocal23_load_15, i512 %JcoupLocal24_load_15, i512 %JcoupLocal25_load_15, i512 %JcoupLocal26_load_15, i512 %JcoupLocal27_load_15, i512 %JcoupLocal28_load_15, i512 %JcoupLocal29_load_15, i512 %JcoupLocal30_load_15, i64 %arrayNo" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3249 'mux' 'tmp_14' <Predicate = true> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3250 [1/1] (0.00ns)   --->   "%trunc_ln83_237 = trunc i512 %tmp_14" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3250 'trunc' 'trunc_ln83_237' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3251 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_240)   --->   "%xor_ln83_240 = xor i32 %trunc_ln83_237, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3251 'xor' 'xor_ln83_240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3252 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_240 = select i1 %p_Result_241, i32 %trunc_ln83_237, i32 %xor_ln83_240" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3252 'select' 'select_ln79_240' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3253 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_241)   --->   "%p_Result_242 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_15, i32 1"   --->   Operation 3253 'bitselect' 'p_Result_242' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3254 [1/1] (0.00ns)   --->   "%trunc_ln83_238 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_14, i32 32, i32 63" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3254 'partselect' 'trunc_ln83_238' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3255 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_241)   --->   "%xor_ln83_241 = xor i32 %trunc_ln83_238, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3255 'xor' 'xor_ln83_241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3256 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_241 = select i1 %p_Result_242, i32 %trunc_ln83_238, i32 %xor_ln83_241" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3256 'select' 'select_ln79_241' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3257 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_242)   --->   "%p_Result_243 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_15, i32 2"   --->   Operation 3257 'bitselect' 'p_Result_243' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3258 [1/1] (0.00ns)   --->   "%trunc_ln83_239 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_14, i32 64, i32 95" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3258 'partselect' 'trunc_ln83_239' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3259 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_242)   --->   "%xor_ln83_242 = xor i32 %trunc_ln83_239, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3259 'xor' 'xor_ln83_242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3260 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_242 = select i1 %p_Result_243, i32 %trunc_ln83_239, i32 %xor_ln83_242" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3260 'select' 'select_ln79_242' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3261 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_243)   --->   "%p_Result_244 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_15, i32 3"   --->   Operation 3261 'bitselect' 'p_Result_244' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3262 [1/1] (0.00ns)   --->   "%trunc_ln83_240 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_14, i32 96, i32 127" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3262 'partselect' 'trunc_ln83_240' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3263 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_243)   --->   "%xor_ln83_243 = xor i32 %trunc_ln83_240, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3263 'xor' 'xor_ln83_243' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3264 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_243 = select i1 %p_Result_244, i32 %trunc_ln83_240, i32 %xor_ln83_243" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3264 'select' 'select_ln79_243' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3265 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_244)   --->   "%p_Result_245 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_15, i32 4"   --->   Operation 3265 'bitselect' 'p_Result_245' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3266 [1/1] (0.00ns)   --->   "%trunc_ln83_241 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_14, i32 128, i32 159" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3266 'partselect' 'trunc_ln83_241' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3267 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_244)   --->   "%xor_ln83_244 = xor i32 %trunc_ln83_241, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3267 'xor' 'xor_ln83_244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3268 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_244 = select i1 %p_Result_245, i32 %trunc_ln83_241, i32 %xor_ln83_244" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3268 'select' 'select_ln79_244' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3269 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_245)   --->   "%p_Result_246 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_15, i32 5"   --->   Operation 3269 'bitselect' 'p_Result_246' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3270 [1/1] (0.00ns)   --->   "%trunc_ln83_242 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_14, i32 160, i32 191" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3270 'partselect' 'trunc_ln83_242' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3271 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_245)   --->   "%xor_ln83_245 = xor i32 %trunc_ln83_242, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3271 'xor' 'xor_ln83_245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3272 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_245 = select i1 %p_Result_246, i32 %trunc_ln83_242, i32 %xor_ln83_245" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3272 'select' 'select_ln79_245' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3273 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_246)   --->   "%p_Result_247 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_15, i32 6"   --->   Operation 3273 'bitselect' 'p_Result_247' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3274 [1/1] (0.00ns)   --->   "%trunc_ln83_243 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_14, i32 192, i32 223" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3274 'partselect' 'trunc_ln83_243' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3275 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_246)   --->   "%xor_ln83_246 = xor i32 %trunc_ln83_243, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3275 'xor' 'xor_ln83_246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3276 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_246 = select i1 %p_Result_247, i32 %trunc_ln83_243, i32 %xor_ln83_246" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3276 'select' 'select_ln79_246' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3277 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_247)   --->   "%p_Result_248 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_15, i32 7"   --->   Operation 3277 'bitselect' 'p_Result_248' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3278 [1/1] (0.00ns)   --->   "%trunc_ln83_244 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_14, i32 224, i32 255" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3278 'partselect' 'trunc_ln83_244' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3279 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_247)   --->   "%xor_ln83_247 = xor i32 %trunc_ln83_244, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3279 'xor' 'xor_ln83_247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3280 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_247 = select i1 %p_Result_248, i32 %trunc_ln83_244, i32 %xor_ln83_247" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3280 'select' 'select_ln79_247' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3281 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_248)   --->   "%p_Result_249 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_15, i32 8"   --->   Operation 3281 'bitselect' 'p_Result_249' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3282 [1/1] (0.00ns)   --->   "%trunc_ln83_245 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_14, i32 256, i32 287" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3282 'partselect' 'trunc_ln83_245' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3283 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_248)   --->   "%xor_ln83_248 = xor i32 %trunc_ln83_245, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3283 'xor' 'xor_ln83_248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3284 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_248 = select i1 %p_Result_249, i32 %trunc_ln83_245, i32 %xor_ln83_248" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3284 'select' 'select_ln79_248' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3285 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_249)   --->   "%p_Result_250 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_15, i32 9"   --->   Operation 3285 'bitselect' 'p_Result_250' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3286 [1/1] (0.00ns)   --->   "%trunc_ln83_246 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_14, i32 288, i32 319" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3286 'partselect' 'trunc_ln83_246' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3287 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_249)   --->   "%xor_ln83_249 = xor i32 %trunc_ln83_246, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3287 'xor' 'xor_ln83_249' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3288 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_249 = select i1 %p_Result_250, i32 %trunc_ln83_246, i32 %xor_ln83_249" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3288 'select' 'select_ln79_249' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3289 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_250)   --->   "%p_Result_251 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_15, i32 10"   --->   Operation 3289 'bitselect' 'p_Result_251' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3290 [1/1] (0.00ns)   --->   "%trunc_ln83_247 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_14, i32 320, i32 351" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3290 'partselect' 'trunc_ln83_247' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3291 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_250)   --->   "%xor_ln83_250 = xor i32 %trunc_ln83_247, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3291 'xor' 'xor_ln83_250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3292 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_250 = select i1 %p_Result_251, i32 %trunc_ln83_247, i32 %xor_ln83_250" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3292 'select' 'select_ln79_250' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3293 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_251)   --->   "%p_Result_252 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_15, i32 11"   --->   Operation 3293 'bitselect' 'p_Result_252' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3294 [1/1] (0.00ns)   --->   "%trunc_ln83_248 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_14, i32 352, i32 383" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3294 'partselect' 'trunc_ln83_248' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3295 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_251)   --->   "%xor_ln83_251 = xor i32 %trunc_ln83_248, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3295 'xor' 'xor_ln83_251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3296 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_251 = select i1 %p_Result_252, i32 %trunc_ln83_248, i32 %xor_ln83_251" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3296 'select' 'select_ln79_251' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3297 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_252)   --->   "%p_Result_253 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_15, i32 12"   --->   Operation 3297 'bitselect' 'p_Result_253' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3298 [1/1] (0.00ns)   --->   "%trunc_ln83_249 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_14, i32 384, i32 415" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3298 'partselect' 'trunc_ln83_249' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3299 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_252)   --->   "%xor_ln83_252 = xor i32 %trunc_ln83_249, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3299 'xor' 'xor_ln83_252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3300 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_252 = select i1 %p_Result_253, i32 %trunc_ln83_249, i32 %xor_ln83_252" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3300 'select' 'select_ln79_252' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3301 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_253)   --->   "%p_Result_254 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_15, i32 13"   --->   Operation 3301 'bitselect' 'p_Result_254' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3302 [1/1] (0.00ns)   --->   "%trunc_ln83_250 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_14, i32 416, i32 447" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3302 'partselect' 'trunc_ln83_250' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3303 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_253)   --->   "%xor_ln83_253 = xor i32 %trunc_ln83_250, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3303 'xor' 'xor_ln83_253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3304 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_253 = select i1 %p_Result_254, i32 %trunc_ln83_250, i32 %xor_ln83_253" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3304 'select' 'select_ln79_253' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3305 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_254)   --->   "%p_Result_255 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_15, i32 14"   --->   Operation 3305 'bitselect' 'p_Result_255' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3306 [1/1] (0.00ns)   --->   "%trunc_ln83_251 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_14, i32 448, i32 479" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3306 'partselect' 'trunc_ln83_251' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3307 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_254)   --->   "%xor_ln83_254 = xor i32 %trunc_ln83_251, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3307 'xor' 'xor_ln83_254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3308 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_254 = select i1 %p_Result_255, i32 %trunc_ln83_251, i32 %xor_ln83_254" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3308 'select' 'select_ln79_254' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3309 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_255)   --->   "%p_Result_256 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_15, i32 15"   --->   Operation 3309 'bitselect' 'p_Result_256' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3310 [1/1] (0.00ns)   --->   "%trunc_ln83_252 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_14, i32 480, i32 511" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3310 'partselect' 'trunc_ln83_252' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3311 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_255)   --->   "%xor_ln83_255 = xor i32 %trunc_ln83_252, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:83]   --->   Operation 3311 'xor' 'xor_ln83_255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3312 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln79_255 = select i1 %p_Result_256, i32 %trunc_ln83_252, i32 %xor_ln83_255" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3312 'select' 'select_ln79_255' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3313 [1/7] (2.34ns)   --->   "%add3_i_i_i_i = fadd i32 %bitcast_ln79, i32 %bitcast_ln79_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3313 'fadd' 'add3_i_i_i_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3314 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_s = fadd i32 %bitcast_ln79_2, i32 %bitcast_ln79_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3314 'fadd' 'add3_i_i_i_i_s' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3315 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_16 = fadd i32 %bitcast_ln79_4, i32 %bitcast_ln79_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3315 'fadd' 'add3_i_i_i_i_16' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3316 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_17 = fadd i32 %bitcast_ln79_6, i32 %bitcast_ln79_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3316 'fadd' 'add3_i_i_i_i_17' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3317 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_18 = fadd i32 %bitcast_ln79_8, i32 %bitcast_ln79_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3317 'fadd' 'add3_i_i_i_i_18' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3318 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_19 = fadd i32 %bitcast_ln79_10, i32 %bitcast_ln79_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3318 'fadd' 'add3_i_i_i_i_19' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3319 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_20 = fadd i32 %bitcast_ln79_12, i32 %bitcast_ln79_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3319 'fadd' 'add3_i_i_i_i_20' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3320 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_21 = fadd i32 %bitcast_ln79_14, i32 %bitcast_ln79_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3320 'fadd' 'add3_i_i_i_i_21' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3321 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_1 = fadd i32 %bitcast_ln79_16, i32 %bitcast_ln79_17" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3321 'fadd' 'add3_i_i_i_i_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3322 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_1_1 = fadd i32 %bitcast_ln79_18, i32 %bitcast_ln79_19" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3322 'fadd' 'add3_i_i_i_i_1_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3323 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_1_2 = fadd i32 %bitcast_ln79_20, i32 %bitcast_ln79_21" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3323 'fadd' 'add3_i_i_i_i_1_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3324 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_1_3 = fadd i32 %bitcast_ln79_22, i32 %bitcast_ln79_23" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3324 'fadd' 'add3_i_i_i_i_1_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3325 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_1_4 = fadd i32 %bitcast_ln79_24, i32 %bitcast_ln79_25" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3325 'fadd' 'add3_i_i_i_i_1_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3326 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_1_5 = fadd i32 %bitcast_ln79_26, i32 %bitcast_ln79_27" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3326 'fadd' 'add3_i_i_i_i_1_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3327 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_1_6 = fadd i32 %bitcast_ln79_28, i32 %bitcast_ln79_29" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3327 'fadd' 'add3_i_i_i_i_1_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3328 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_1_7 = fadd i32 %bitcast_ln79_30, i32 %bitcast_ln79_31" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3328 'fadd' 'add3_i_i_i_i_1_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3329 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_2 = fadd i32 %bitcast_ln79_32, i32 %bitcast_ln79_33" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3329 'fadd' 'add3_i_i_i_i_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3330 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_2_1 = fadd i32 %bitcast_ln79_34, i32 %bitcast_ln79_35" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3330 'fadd' 'add3_i_i_i_i_2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3331 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_2_2 = fadd i32 %bitcast_ln79_36, i32 %bitcast_ln79_37" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3331 'fadd' 'add3_i_i_i_i_2_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3332 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_2_3 = fadd i32 %bitcast_ln79_38, i32 %bitcast_ln79_39" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3332 'fadd' 'add3_i_i_i_i_2_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3333 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_2_4 = fadd i32 %bitcast_ln79_40, i32 %bitcast_ln79_41" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3333 'fadd' 'add3_i_i_i_i_2_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3334 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_2_5 = fadd i32 %bitcast_ln79_42, i32 %bitcast_ln79_43" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3334 'fadd' 'add3_i_i_i_i_2_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3335 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_2_6 = fadd i32 %bitcast_ln79_44, i32 %bitcast_ln79_45" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3335 'fadd' 'add3_i_i_i_i_2_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3336 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_2_7 = fadd i32 %bitcast_ln79_46, i32 %bitcast_ln79_47" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3336 'fadd' 'add3_i_i_i_i_2_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3337 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_3 = fadd i32 %bitcast_ln79_48, i32 %bitcast_ln79_49" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3337 'fadd' 'add3_i_i_i_i_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3338 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_3_1 = fadd i32 %bitcast_ln79_50, i32 %bitcast_ln79_51" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3338 'fadd' 'add3_i_i_i_i_3_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3339 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_3_2 = fadd i32 %bitcast_ln79_52, i32 %bitcast_ln79_53" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3339 'fadd' 'add3_i_i_i_i_3_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3340 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_3_3 = fadd i32 %bitcast_ln79_54, i32 %bitcast_ln79_55" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3340 'fadd' 'add3_i_i_i_i_3_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3341 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_3_4 = fadd i32 %bitcast_ln79_56, i32 %bitcast_ln79_57" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3341 'fadd' 'add3_i_i_i_i_3_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3342 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_3_5 = fadd i32 %bitcast_ln79_58, i32 %bitcast_ln79_59" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3342 'fadd' 'add3_i_i_i_i_3_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3343 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_3_6 = fadd i32 %bitcast_ln79_60, i32 %bitcast_ln79_61" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3343 'fadd' 'add3_i_i_i_i_3_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3344 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_3_7 = fadd i32 %bitcast_ln79_62, i32 %bitcast_ln79_63" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3344 'fadd' 'add3_i_i_i_i_3_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3345 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_4 = fadd i32 %bitcast_ln79_64, i32 %bitcast_ln79_65" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3345 'fadd' 'add3_i_i_i_i_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3346 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_4_1 = fadd i32 %bitcast_ln79_66, i32 %bitcast_ln79_67" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3346 'fadd' 'add3_i_i_i_i_4_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3347 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_4_2 = fadd i32 %bitcast_ln79_68, i32 %bitcast_ln79_69" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3347 'fadd' 'add3_i_i_i_i_4_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3348 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_4_3 = fadd i32 %bitcast_ln79_70, i32 %bitcast_ln79_71" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3348 'fadd' 'add3_i_i_i_i_4_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3349 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_4_4 = fadd i32 %fpBuffer_4_8, i32 %fpBuffer_4_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3349 'fadd' 'add3_i_i_i_i_4_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3350 [3/7] (2.34ns)   --->   "%fpBuffer_4_10_1 = fadd i32 %fpBuffer_4_10, i32 %fpBuffer_4_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3350 'fadd' 'fpBuffer_4_10_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3351 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_4_6 = fadd i32 %fpBuffer_4_12, i32 %fpBuffer_4_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3351 'fadd' 'add3_i_i_i_i_4_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3352 [3/7] (2.34ns)   --->   "%fpBuffer_4_14_1 = fadd i32 %fpBuffer_4_14, i32 %fpBuffer_4_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3352 'fadd' 'fpBuffer_4_14_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3353 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_5 = fadd i32 %fpBuffer_5_0, i32 %fpBuffer_5_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3353 'fadd' 'add3_i_i_i_i_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3354 [3/7] (2.34ns)   --->   "%fpBuffer_5_2_1 = fadd i32 %fpBuffer_5_2, i32 %fpBuffer_5_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3354 'fadd' 'fpBuffer_5_2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3355 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_5_2 = fadd i32 %fpBuffer_5_4, i32 %fpBuffer_5_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3355 'fadd' 'add3_i_i_i_i_5_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3356 [3/7] (2.34ns)   --->   "%fpBuffer_5_6_1 = fadd i32 %fpBuffer_5_6, i32 %fpBuffer_5_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3356 'fadd' 'fpBuffer_5_6_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3357 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_5_4 = fadd i32 %fpBuffer_5_8, i32 %fpBuffer_5_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3357 'fadd' 'add3_i_i_i_i_5_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3358 [3/7] (2.34ns)   --->   "%fpBuffer_5_10_1 = fadd i32 %fpBuffer_5_10, i32 %fpBuffer_5_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3358 'fadd' 'fpBuffer_5_10_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3359 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_5_6 = fadd i32 %fpBuffer_5_12, i32 %fpBuffer_5_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3359 'fadd' 'add3_i_i_i_i_5_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3360 [3/7] (2.34ns)   --->   "%fpBuffer_5_14_1 = fadd i32 %fpBuffer_5_14, i32 %fpBuffer_5_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3360 'fadd' 'fpBuffer_5_14_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3361 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_6 = fadd i32 %fpBuffer_6_0, i32 %fpBuffer_6_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3361 'fadd' 'add3_i_i_i_i_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3362 [4/7] (2.34ns)   --->   "%fpBuffer_6_2_1 = fadd i32 %fpBuffer_6_2, i32 %fpBuffer_6_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3362 'fadd' 'fpBuffer_6_2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3363 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_6_2 = fadd i32 %fpBuffer_6_4, i32 %fpBuffer_6_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3363 'fadd' 'add3_i_i_i_i_6_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3364 [4/7] (2.34ns)   --->   "%fpBuffer_6_6_1 = fadd i32 %fpBuffer_6_6, i32 %fpBuffer_6_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3364 'fadd' 'fpBuffer_6_6_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3365 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_6_4 = fadd i32 %fpBuffer_6_8, i32 %fpBuffer_6_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3365 'fadd' 'add3_i_i_i_i_6_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3366 [4/7] (2.34ns)   --->   "%fpBuffer_6_10_1 = fadd i32 %fpBuffer_6_10, i32 %fpBuffer_6_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3366 'fadd' 'fpBuffer_6_10_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3367 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_6_6 = fadd i32 %fpBuffer_6_12, i32 %fpBuffer_6_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3367 'fadd' 'add3_i_i_i_i_6_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3368 [4/7] (2.34ns)   --->   "%fpBuffer_6_14_1 = fadd i32 %fpBuffer_6_14, i32 %fpBuffer_6_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3368 'fadd' 'fpBuffer_6_14_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3369 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_7 = fadd i32 %fpBuffer_7_0, i32 %fpBuffer_7_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3369 'fadd' 'add3_i_i_i_i_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3370 [4/7] (2.34ns)   --->   "%fpBuffer_7_2_1 = fadd i32 %fpBuffer_7_2, i32 %fpBuffer_7_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3370 'fadd' 'fpBuffer_7_2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3371 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_7_2 = fadd i32 %fpBuffer_7_4, i32 %fpBuffer_7_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3371 'fadd' 'add3_i_i_i_i_7_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3372 [4/7] (2.34ns)   --->   "%fpBuffer_7_6_1 = fadd i32 %fpBuffer_7_6, i32 %fpBuffer_7_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3372 'fadd' 'fpBuffer_7_6_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3373 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_7_4 = fadd i32 %fpBuffer_7_8, i32 %fpBuffer_7_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3373 'fadd' 'add3_i_i_i_i_7_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3374 [4/7] (2.34ns)   --->   "%fpBuffer_7_10_1 = fadd i32 %fpBuffer_7_10, i32 %fpBuffer_7_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3374 'fadd' 'fpBuffer_7_10_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3375 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_7_6 = fadd i32 %fpBuffer_7_12, i32 %fpBuffer_7_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3375 'fadd' 'add3_i_i_i_i_7_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3376 [4/7] (2.34ns)   --->   "%fpBuffer_7_14_1 = fadd i32 %fpBuffer_7_14, i32 %fpBuffer_7_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3376 'fadd' 'fpBuffer_7_14_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3377 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_8 = fadd i32 %fpBuffer_8_0, i32 %fpBuffer_8_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3377 'fadd' 'add3_i_i_i_i_8' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3378 [5/7] (2.34ns)   --->   "%fpBuffer_8_2_1 = fadd i32 %fpBuffer_8_2, i32 %fpBuffer_8_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3378 'fadd' 'fpBuffer_8_2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3379 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_8_2 = fadd i32 %fpBuffer_8_4, i32 %fpBuffer_8_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3379 'fadd' 'add3_i_i_i_i_8_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3380 [5/7] (2.34ns)   --->   "%fpBuffer_8_6_1 = fadd i32 %fpBuffer_8_6, i32 %fpBuffer_8_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3380 'fadd' 'fpBuffer_8_6_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3381 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_8_4 = fadd i32 %fpBuffer_8_8, i32 %fpBuffer_8_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3381 'fadd' 'add3_i_i_i_i_8_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3382 [5/7] (2.34ns)   --->   "%fpBuffer_8_10_1 = fadd i32 %fpBuffer_8_10, i32 %fpBuffer_8_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3382 'fadd' 'fpBuffer_8_10_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3383 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_8_6 = fadd i32 %fpBuffer_8_12, i32 %fpBuffer_8_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3383 'fadd' 'add3_i_i_i_i_8_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3384 [5/7] (2.34ns)   --->   "%fpBuffer_8_14_1 = fadd i32 %fpBuffer_8_14, i32 %fpBuffer_8_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3384 'fadd' 'fpBuffer_8_14_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3385 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_9 = fadd i32 %fpBuffer_9_0, i32 %fpBuffer_9_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3385 'fadd' 'add3_i_i_i_i_9' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3386 [5/7] (2.34ns)   --->   "%fpBuffer_9_2_1 = fadd i32 %fpBuffer_9_2, i32 %fpBuffer_9_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3386 'fadd' 'fpBuffer_9_2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3387 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_9_2 = fadd i32 %fpBuffer_9_4, i32 %fpBuffer_9_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3387 'fadd' 'add3_i_i_i_i_9_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3388 [5/7] (2.34ns)   --->   "%fpBuffer_9_6_1 = fadd i32 %fpBuffer_9_6, i32 %fpBuffer_9_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3388 'fadd' 'fpBuffer_9_6_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3389 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_9_4 = fadd i32 %fpBuffer_9_8, i32 %fpBuffer_9_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3389 'fadd' 'add3_i_i_i_i_9_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3390 [5/7] (2.34ns)   --->   "%fpBuffer_9_10_1 = fadd i32 %fpBuffer_9_10, i32 %fpBuffer_9_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3390 'fadd' 'fpBuffer_9_10_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3391 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_9_6 = fadd i32 %fpBuffer_9_12, i32 %fpBuffer_9_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3391 'fadd' 'add3_i_i_i_i_9_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3392 [5/7] (2.34ns)   --->   "%fpBuffer_9_14_1 = fadd i32 %fpBuffer_9_14, i32 %fpBuffer_9_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3392 'fadd' 'fpBuffer_9_14_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3393 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_10 = fadd i32 %fpBuffer_10_0, i32 %fpBuffer_10_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3393 'fadd' 'add3_i_i_i_i_10' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3394 [6/7] (2.34ns)   --->   "%fpBuffer_10_2_1 = fadd i32 %fpBuffer_10_2, i32 %fpBuffer_10_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3394 'fadd' 'fpBuffer_10_2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3395 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_10_2 = fadd i32 %fpBuffer_10_4, i32 %fpBuffer_10_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3395 'fadd' 'add3_i_i_i_i_10_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3396 [6/7] (2.34ns)   --->   "%fpBuffer_10_6_1 = fadd i32 %fpBuffer_10_6, i32 %fpBuffer_10_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3396 'fadd' 'fpBuffer_10_6_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3397 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_10_4 = fadd i32 %fpBuffer_10_8, i32 %fpBuffer_10_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3397 'fadd' 'add3_i_i_i_i_10_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3398 [6/7] (2.34ns)   --->   "%fpBuffer_10_10_1 = fadd i32 %fpBuffer_10_10, i32 %fpBuffer_10_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3398 'fadd' 'fpBuffer_10_10_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3399 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_10_6 = fadd i32 %fpBuffer_10_12, i32 %fpBuffer_10_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3399 'fadd' 'add3_i_i_i_i_10_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3400 [6/7] (2.34ns)   --->   "%fpBuffer_10_14_1 = fadd i32 %fpBuffer_10_14, i32 %fpBuffer_10_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3400 'fadd' 'fpBuffer_10_14_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3401 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_11 = fadd i32 %fpBuffer_11_0, i32 %fpBuffer_11_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3401 'fadd' 'add3_i_i_i_i_11' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3402 [6/7] (2.34ns)   --->   "%fpBuffer_11_2_1 = fadd i32 %fpBuffer_11_2, i32 %fpBuffer_11_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3402 'fadd' 'fpBuffer_11_2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3403 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_11_2 = fadd i32 %fpBuffer_11_4, i32 %fpBuffer_11_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3403 'fadd' 'add3_i_i_i_i_11_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3404 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_11_3 = fadd i32 %bitcast_ln79_182, i32 %bitcast_ln79_183" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3404 'fadd' 'add3_i_i_i_i_11_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3405 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_11_4 = fadd i32 %bitcast_ln79_184, i32 %bitcast_ln79_185" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3405 'fadd' 'add3_i_i_i_i_11_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3406 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_11_5 = fadd i32 %bitcast_ln79_186, i32 %bitcast_ln79_187" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3406 'fadd' 'add3_i_i_i_i_11_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3407 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_11_6 = fadd i32 %bitcast_ln79_188, i32 %bitcast_ln79_189" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3407 'fadd' 'add3_i_i_i_i_11_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3408 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_11_7 = fadd i32 %bitcast_ln79_190, i32 %bitcast_ln79_191" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3408 'fadd' 'add3_i_i_i_i_11_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3409 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_12 = fadd i32 %bitcast_ln79_192, i32 %bitcast_ln79_193" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3409 'fadd' 'add3_i_i_i_i_12' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3410 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_12_1 = fadd i32 %bitcast_ln79_194, i32 %bitcast_ln79_195" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3410 'fadd' 'add3_i_i_i_i_12_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3411 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_12_2 = fadd i32 %bitcast_ln79_196, i32 %bitcast_ln79_197" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3411 'fadd' 'add3_i_i_i_i_12_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3412 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_12_3 = fadd i32 %bitcast_ln79_198, i32 %bitcast_ln79_199" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3412 'fadd' 'add3_i_i_i_i_12_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3413 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_12_4 = fadd i32 %bitcast_ln79_200, i32 %bitcast_ln79_201" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3413 'fadd' 'add3_i_i_i_i_12_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3414 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_12_5 = fadd i32 %bitcast_ln79_202, i32 %bitcast_ln79_203" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3414 'fadd' 'add3_i_i_i_i_12_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3415 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_12_6 = fadd i32 %bitcast_ln79_204, i32 %bitcast_ln79_205" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3415 'fadd' 'add3_i_i_i_i_12_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3416 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_12_7 = fadd i32 %bitcast_ln79_206, i32 %bitcast_ln79_207" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3416 'fadd' 'add3_i_i_i_i_12_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3417 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_13 = fadd i32 %bitcast_ln79_208, i32 %bitcast_ln79_209" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3417 'fadd' 'add3_i_i_i_i_13' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3418 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_13_1 = fadd i32 %bitcast_ln79_210, i32 %bitcast_ln79_211" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3418 'fadd' 'add3_i_i_i_i_13_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3419 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_13_2 = fadd i32 %bitcast_ln79_212, i32 %bitcast_ln79_213" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3419 'fadd' 'add3_i_i_i_i_13_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3420 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_13_3 = fadd i32 %bitcast_ln79_214, i32 %bitcast_ln79_215" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3420 'fadd' 'add3_i_i_i_i_13_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3421 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_13_4 = fadd i32 %bitcast_ln79_216, i32 %bitcast_ln79_217" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3421 'fadd' 'add3_i_i_i_i_13_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3422 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_13_5 = fadd i32 %bitcast_ln79_218, i32 %bitcast_ln79_219" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3422 'fadd' 'add3_i_i_i_i_13_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3423 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_13_6 = fadd i32 %bitcast_ln79_220, i32 %bitcast_ln79_221" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3423 'fadd' 'add3_i_i_i_i_13_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3424 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_13_7 = fadd i32 %bitcast_ln79_222, i32 %bitcast_ln79_223" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3424 'fadd' 'add3_i_i_i_i_13_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.34>
ST_10 : Operation 3425 [1/1] (0.00ns)   --->   "%bitcast_ln79_224 = bitcast i32 %select_ln79_224" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3425 'bitcast' 'bitcast_ln79_224' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3426 [1/1] (0.00ns)   --->   "%bitcast_ln79_225 = bitcast i32 %select_ln79_225" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3426 'bitcast' 'bitcast_ln79_225' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3427 [1/1] (0.00ns)   --->   "%bitcast_ln79_226 = bitcast i32 %select_ln79_226" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3427 'bitcast' 'bitcast_ln79_226' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3428 [1/1] (0.00ns)   --->   "%bitcast_ln79_227 = bitcast i32 %select_ln79_227" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3428 'bitcast' 'bitcast_ln79_227' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3429 [1/1] (0.00ns)   --->   "%bitcast_ln79_228 = bitcast i32 %select_ln79_228" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3429 'bitcast' 'bitcast_ln79_228' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3430 [1/1] (0.00ns)   --->   "%bitcast_ln79_229 = bitcast i32 %select_ln79_229" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3430 'bitcast' 'bitcast_ln79_229' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3431 [1/1] (0.00ns)   --->   "%bitcast_ln79_230 = bitcast i32 %select_ln79_230" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3431 'bitcast' 'bitcast_ln79_230' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3432 [1/1] (0.00ns)   --->   "%bitcast_ln79_231 = bitcast i32 %select_ln79_231" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3432 'bitcast' 'bitcast_ln79_231' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3433 [1/1] (0.00ns)   --->   "%bitcast_ln79_232 = bitcast i32 %select_ln79_232" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3433 'bitcast' 'bitcast_ln79_232' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3434 [1/1] (0.00ns)   --->   "%bitcast_ln79_233 = bitcast i32 %select_ln79_233" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3434 'bitcast' 'bitcast_ln79_233' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3435 [1/1] (0.00ns)   --->   "%bitcast_ln79_234 = bitcast i32 %select_ln79_234" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3435 'bitcast' 'bitcast_ln79_234' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3436 [1/1] (0.00ns)   --->   "%bitcast_ln79_235 = bitcast i32 %select_ln79_235" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3436 'bitcast' 'bitcast_ln79_235' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3437 [1/1] (0.00ns)   --->   "%bitcast_ln79_236 = bitcast i32 %select_ln79_236" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3437 'bitcast' 'bitcast_ln79_236' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3438 [1/1] (0.00ns)   --->   "%bitcast_ln79_237 = bitcast i32 %select_ln79_237" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3438 'bitcast' 'bitcast_ln79_237' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3439 [1/1] (0.00ns)   --->   "%bitcast_ln79_238 = bitcast i32 %select_ln79_238" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3439 'bitcast' 'bitcast_ln79_238' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3440 [1/1] (0.00ns)   --->   "%bitcast_ln79_239 = bitcast i32 %select_ln79_239" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3440 'bitcast' 'bitcast_ln79_239' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3441 [1/1] (0.00ns)   --->   "%bitcast_ln79_240 = bitcast i32 %select_ln79_240" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3441 'bitcast' 'bitcast_ln79_240' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3442 [1/1] (0.00ns)   --->   "%bitcast_ln79_241 = bitcast i32 %select_ln79_241" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3442 'bitcast' 'bitcast_ln79_241' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3443 [1/1] (0.00ns)   --->   "%bitcast_ln79_242 = bitcast i32 %select_ln79_242" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3443 'bitcast' 'bitcast_ln79_242' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3444 [1/1] (0.00ns)   --->   "%bitcast_ln79_243 = bitcast i32 %select_ln79_243" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3444 'bitcast' 'bitcast_ln79_243' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3445 [1/1] (0.00ns)   --->   "%bitcast_ln79_244 = bitcast i32 %select_ln79_244" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3445 'bitcast' 'bitcast_ln79_244' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3446 [1/1] (0.00ns)   --->   "%bitcast_ln79_245 = bitcast i32 %select_ln79_245" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3446 'bitcast' 'bitcast_ln79_245' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3447 [1/1] (0.00ns)   --->   "%bitcast_ln79_246 = bitcast i32 %select_ln79_246" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3447 'bitcast' 'bitcast_ln79_246' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3448 [1/1] (0.00ns)   --->   "%bitcast_ln79_247 = bitcast i32 %select_ln79_247" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3448 'bitcast' 'bitcast_ln79_247' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3449 [1/1] (0.00ns)   --->   "%bitcast_ln79_248 = bitcast i32 %select_ln79_248" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3449 'bitcast' 'bitcast_ln79_248' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3450 [1/1] (0.00ns)   --->   "%bitcast_ln79_249 = bitcast i32 %select_ln79_249" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3450 'bitcast' 'bitcast_ln79_249' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3451 [1/1] (0.00ns)   --->   "%bitcast_ln79_250 = bitcast i32 %select_ln79_250" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3451 'bitcast' 'bitcast_ln79_250' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3452 [1/1] (0.00ns)   --->   "%bitcast_ln79_251 = bitcast i32 %select_ln79_251" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3452 'bitcast' 'bitcast_ln79_251' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3453 [1/1] (0.00ns)   --->   "%bitcast_ln79_252 = bitcast i32 %select_ln79_252" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3453 'bitcast' 'bitcast_ln79_252' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3454 [1/1] (0.00ns)   --->   "%bitcast_ln79_253 = bitcast i32 %select_ln79_253" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3454 'bitcast' 'bitcast_ln79_253' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3455 [1/1] (0.00ns)   --->   "%bitcast_ln79_254 = bitcast i32 %select_ln79_254" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3455 'bitcast' 'bitcast_ln79_254' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3456 [1/1] (0.00ns)   --->   "%bitcast_ln79_255 = bitcast i32 %select_ln79_255" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:79]   --->   Operation 3456 'bitcast' 'bitcast_ln79_255' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3457 [7/7] (2.34ns)   --->   "%add3_i_i_i = fadd i32 %add3_i_i_i_i, i32 %add3_i_i_i_i_s" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3457 'fadd' 'add3_i_i_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3458 [7/7] (2.34ns)   --->   "%add3_i_i_i_s = fadd i32 %add3_i_i_i_i_16, i32 %add3_i_i_i_i_17" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3458 'fadd' 'add3_i_i_i_s' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3459 [7/7] (2.34ns)   --->   "%add3_i_i_i_16 = fadd i32 %add3_i_i_i_i_18, i32 %add3_i_i_i_i_19" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3459 'fadd' 'add3_i_i_i_16' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3460 [7/7] (2.34ns)   --->   "%add3_i_i_i_17 = fadd i32 %add3_i_i_i_i_20, i32 %add3_i_i_i_i_21" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3460 'fadd' 'add3_i_i_i_17' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3461 [7/7] (2.34ns)   --->   "%add3_i_i_i_1 = fadd i32 %add3_i_i_i_i_1, i32 %add3_i_i_i_i_1_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3461 'fadd' 'add3_i_i_i_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3462 [7/7] (2.34ns)   --->   "%add3_i_i_i_1_1 = fadd i32 %add3_i_i_i_i_1_2, i32 %add3_i_i_i_i_1_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3462 'fadd' 'add3_i_i_i_1_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3463 [7/7] (2.34ns)   --->   "%add3_i_i_i_1_2 = fadd i32 %add3_i_i_i_i_1_4, i32 %add3_i_i_i_i_1_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3463 'fadd' 'add3_i_i_i_1_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3464 [7/7] (2.34ns)   --->   "%add3_i_i_i_1_3 = fadd i32 %add3_i_i_i_i_1_6, i32 %add3_i_i_i_i_1_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3464 'fadd' 'add3_i_i_i_1_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3465 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_2 = fadd i32 %bitcast_ln79_32, i32 %bitcast_ln79_33" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3465 'fadd' 'add3_i_i_i_i_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3466 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_2_1 = fadd i32 %bitcast_ln79_34, i32 %bitcast_ln79_35" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3466 'fadd' 'add3_i_i_i_i_2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3467 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_2_2 = fadd i32 %bitcast_ln79_36, i32 %bitcast_ln79_37" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3467 'fadd' 'add3_i_i_i_i_2_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3468 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_2_3 = fadd i32 %bitcast_ln79_38, i32 %bitcast_ln79_39" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3468 'fadd' 'add3_i_i_i_i_2_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3469 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_2_4 = fadd i32 %bitcast_ln79_40, i32 %bitcast_ln79_41" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3469 'fadd' 'add3_i_i_i_i_2_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3470 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_2_5 = fadd i32 %bitcast_ln79_42, i32 %bitcast_ln79_43" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3470 'fadd' 'add3_i_i_i_i_2_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3471 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_2_6 = fadd i32 %bitcast_ln79_44, i32 %bitcast_ln79_45" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3471 'fadd' 'add3_i_i_i_i_2_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3472 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_2_7 = fadd i32 %bitcast_ln79_46, i32 %bitcast_ln79_47" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3472 'fadd' 'add3_i_i_i_i_2_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3473 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_3 = fadd i32 %bitcast_ln79_48, i32 %bitcast_ln79_49" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3473 'fadd' 'add3_i_i_i_i_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3474 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_3_1 = fadd i32 %bitcast_ln79_50, i32 %bitcast_ln79_51" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3474 'fadd' 'add3_i_i_i_i_3_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3475 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_3_2 = fadd i32 %bitcast_ln79_52, i32 %bitcast_ln79_53" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3475 'fadd' 'add3_i_i_i_i_3_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3476 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_3_3 = fadd i32 %bitcast_ln79_54, i32 %bitcast_ln79_55" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3476 'fadd' 'add3_i_i_i_i_3_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3477 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_3_4 = fadd i32 %bitcast_ln79_56, i32 %bitcast_ln79_57" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3477 'fadd' 'add3_i_i_i_i_3_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3478 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_3_5 = fadd i32 %bitcast_ln79_58, i32 %bitcast_ln79_59" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3478 'fadd' 'add3_i_i_i_i_3_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3479 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_3_6 = fadd i32 %bitcast_ln79_60, i32 %bitcast_ln79_61" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3479 'fadd' 'add3_i_i_i_i_3_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3480 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_3_7 = fadd i32 %bitcast_ln79_62, i32 %bitcast_ln79_63" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3480 'fadd' 'add3_i_i_i_i_3_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3481 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_4 = fadd i32 %bitcast_ln79_64, i32 %bitcast_ln79_65" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3481 'fadd' 'add3_i_i_i_i_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3482 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_4_1 = fadd i32 %bitcast_ln79_66, i32 %bitcast_ln79_67" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3482 'fadd' 'add3_i_i_i_i_4_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3483 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_4_2 = fadd i32 %bitcast_ln79_68, i32 %bitcast_ln79_69" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3483 'fadd' 'add3_i_i_i_i_4_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3484 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_4_3 = fadd i32 %bitcast_ln79_70, i32 %bitcast_ln79_71" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3484 'fadd' 'add3_i_i_i_i_4_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3485 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_4_4 = fadd i32 %fpBuffer_4_8, i32 %fpBuffer_4_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3485 'fadd' 'add3_i_i_i_i_4_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3486 [2/7] (2.34ns)   --->   "%fpBuffer_4_10_1 = fadd i32 %fpBuffer_4_10, i32 %fpBuffer_4_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3486 'fadd' 'fpBuffer_4_10_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3487 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_4_6 = fadd i32 %fpBuffer_4_12, i32 %fpBuffer_4_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3487 'fadd' 'add3_i_i_i_i_4_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3488 [2/7] (2.34ns)   --->   "%fpBuffer_4_14_1 = fadd i32 %fpBuffer_4_14, i32 %fpBuffer_4_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3488 'fadd' 'fpBuffer_4_14_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3489 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_5 = fadd i32 %fpBuffer_5_0, i32 %fpBuffer_5_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3489 'fadd' 'add3_i_i_i_i_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3490 [2/7] (2.34ns)   --->   "%fpBuffer_5_2_1 = fadd i32 %fpBuffer_5_2, i32 %fpBuffer_5_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3490 'fadd' 'fpBuffer_5_2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3491 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_5_2 = fadd i32 %fpBuffer_5_4, i32 %fpBuffer_5_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3491 'fadd' 'add3_i_i_i_i_5_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3492 [2/7] (2.34ns)   --->   "%fpBuffer_5_6_1 = fadd i32 %fpBuffer_5_6, i32 %fpBuffer_5_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3492 'fadd' 'fpBuffer_5_6_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3493 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_5_4 = fadd i32 %fpBuffer_5_8, i32 %fpBuffer_5_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3493 'fadd' 'add3_i_i_i_i_5_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3494 [2/7] (2.34ns)   --->   "%fpBuffer_5_10_1 = fadd i32 %fpBuffer_5_10, i32 %fpBuffer_5_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3494 'fadd' 'fpBuffer_5_10_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3495 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_5_6 = fadd i32 %fpBuffer_5_12, i32 %fpBuffer_5_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3495 'fadd' 'add3_i_i_i_i_5_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3496 [2/7] (2.34ns)   --->   "%fpBuffer_5_14_1 = fadd i32 %fpBuffer_5_14, i32 %fpBuffer_5_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3496 'fadd' 'fpBuffer_5_14_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3497 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_6 = fadd i32 %fpBuffer_6_0, i32 %fpBuffer_6_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3497 'fadd' 'add3_i_i_i_i_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3498 [3/7] (2.34ns)   --->   "%fpBuffer_6_2_1 = fadd i32 %fpBuffer_6_2, i32 %fpBuffer_6_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3498 'fadd' 'fpBuffer_6_2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3499 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_6_2 = fadd i32 %fpBuffer_6_4, i32 %fpBuffer_6_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3499 'fadd' 'add3_i_i_i_i_6_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3500 [3/7] (2.34ns)   --->   "%fpBuffer_6_6_1 = fadd i32 %fpBuffer_6_6, i32 %fpBuffer_6_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3500 'fadd' 'fpBuffer_6_6_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3501 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_6_4 = fadd i32 %fpBuffer_6_8, i32 %fpBuffer_6_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3501 'fadd' 'add3_i_i_i_i_6_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3502 [3/7] (2.34ns)   --->   "%fpBuffer_6_10_1 = fadd i32 %fpBuffer_6_10, i32 %fpBuffer_6_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3502 'fadd' 'fpBuffer_6_10_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3503 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_6_6 = fadd i32 %fpBuffer_6_12, i32 %fpBuffer_6_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3503 'fadd' 'add3_i_i_i_i_6_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3504 [3/7] (2.34ns)   --->   "%fpBuffer_6_14_1 = fadd i32 %fpBuffer_6_14, i32 %fpBuffer_6_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3504 'fadd' 'fpBuffer_6_14_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3505 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_7 = fadd i32 %fpBuffer_7_0, i32 %fpBuffer_7_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3505 'fadd' 'add3_i_i_i_i_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3506 [3/7] (2.34ns)   --->   "%fpBuffer_7_2_1 = fadd i32 %fpBuffer_7_2, i32 %fpBuffer_7_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3506 'fadd' 'fpBuffer_7_2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3507 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_7_2 = fadd i32 %fpBuffer_7_4, i32 %fpBuffer_7_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3507 'fadd' 'add3_i_i_i_i_7_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3508 [3/7] (2.34ns)   --->   "%fpBuffer_7_6_1 = fadd i32 %fpBuffer_7_6, i32 %fpBuffer_7_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3508 'fadd' 'fpBuffer_7_6_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3509 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_7_4 = fadd i32 %fpBuffer_7_8, i32 %fpBuffer_7_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3509 'fadd' 'add3_i_i_i_i_7_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3510 [3/7] (2.34ns)   --->   "%fpBuffer_7_10_1 = fadd i32 %fpBuffer_7_10, i32 %fpBuffer_7_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3510 'fadd' 'fpBuffer_7_10_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3511 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_7_6 = fadd i32 %fpBuffer_7_12, i32 %fpBuffer_7_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3511 'fadd' 'add3_i_i_i_i_7_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3512 [3/7] (2.34ns)   --->   "%fpBuffer_7_14_1 = fadd i32 %fpBuffer_7_14, i32 %fpBuffer_7_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3512 'fadd' 'fpBuffer_7_14_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3513 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_8 = fadd i32 %fpBuffer_8_0, i32 %fpBuffer_8_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3513 'fadd' 'add3_i_i_i_i_8' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3514 [4/7] (2.34ns)   --->   "%fpBuffer_8_2_1 = fadd i32 %fpBuffer_8_2, i32 %fpBuffer_8_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3514 'fadd' 'fpBuffer_8_2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3515 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_8_2 = fadd i32 %fpBuffer_8_4, i32 %fpBuffer_8_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3515 'fadd' 'add3_i_i_i_i_8_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3516 [4/7] (2.34ns)   --->   "%fpBuffer_8_6_1 = fadd i32 %fpBuffer_8_6, i32 %fpBuffer_8_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3516 'fadd' 'fpBuffer_8_6_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3517 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_8_4 = fadd i32 %fpBuffer_8_8, i32 %fpBuffer_8_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3517 'fadd' 'add3_i_i_i_i_8_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3518 [4/7] (2.34ns)   --->   "%fpBuffer_8_10_1 = fadd i32 %fpBuffer_8_10, i32 %fpBuffer_8_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3518 'fadd' 'fpBuffer_8_10_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3519 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_8_6 = fadd i32 %fpBuffer_8_12, i32 %fpBuffer_8_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3519 'fadd' 'add3_i_i_i_i_8_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3520 [4/7] (2.34ns)   --->   "%fpBuffer_8_14_1 = fadd i32 %fpBuffer_8_14, i32 %fpBuffer_8_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3520 'fadd' 'fpBuffer_8_14_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3521 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_9 = fadd i32 %fpBuffer_9_0, i32 %fpBuffer_9_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3521 'fadd' 'add3_i_i_i_i_9' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3522 [4/7] (2.34ns)   --->   "%fpBuffer_9_2_1 = fadd i32 %fpBuffer_9_2, i32 %fpBuffer_9_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3522 'fadd' 'fpBuffer_9_2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3523 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_9_2 = fadd i32 %fpBuffer_9_4, i32 %fpBuffer_9_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3523 'fadd' 'add3_i_i_i_i_9_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3524 [4/7] (2.34ns)   --->   "%fpBuffer_9_6_1 = fadd i32 %fpBuffer_9_6, i32 %fpBuffer_9_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3524 'fadd' 'fpBuffer_9_6_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3525 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_9_4 = fadd i32 %fpBuffer_9_8, i32 %fpBuffer_9_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3525 'fadd' 'add3_i_i_i_i_9_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3526 [4/7] (2.34ns)   --->   "%fpBuffer_9_10_1 = fadd i32 %fpBuffer_9_10, i32 %fpBuffer_9_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3526 'fadd' 'fpBuffer_9_10_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3527 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_9_6 = fadd i32 %fpBuffer_9_12, i32 %fpBuffer_9_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3527 'fadd' 'add3_i_i_i_i_9_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3528 [4/7] (2.34ns)   --->   "%fpBuffer_9_14_1 = fadd i32 %fpBuffer_9_14, i32 %fpBuffer_9_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3528 'fadd' 'fpBuffer_9_14_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3529 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_10 = fadd i32 %fpBuffer_10_0, i32 %fpBuffer_10_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3529 'fadd' 'add3_i_i_i_i_10' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3530 [5/7] (2.34ns)   --->   "%fpBuffer_10_2_1 = fadd i32 %fpBuffer_10_2, i32 %fpBuffer_10_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3530 'fadd' 'fpBuffer_10_2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3531 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_10_2 = fadd i32 %fpBuffer_10_4, i32 %fpBuffer_10_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3531 'fadd' 'add3_i_i_i_i_10_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3532 [5/7] (2.34ns)   --->   "%fpBuffer_10_6_1 = fadd i32 %fpBuffer_10_6, i32 %fpBuffer_10_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3532 'fadd' 'fpBuffer_10_6_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3533 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_10_4 = fadd i32 %fpBuffer_10_8, i32 %fpBuffer_10_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3533 'fadd' 'add3_i_i_i_i_10_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3534 [5/7] (2.34ns)   --->   "%fpBuffer_10_10_1 = fadd i32 %fpBuffer_10_10, i32 %fpBuffer_10_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3534 'fadd' 'fpBuffer_10_10_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3535 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_10_6 = fadd i32 %fpBuffer_10_12, i32 %fpBuffer_10_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3535 'fadd' 'add3_i_i_i_i_10_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3536 [5/7] (2.34ns)   --->   "%fpBuffer_10_14_1 = fadd i32 %fpBuffer_10_14, i32 %fpBuffer_10_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3536 'fadd' 'fpBuffer_10_14_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3537 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_11 = fadd i32 %fpBuffer_11_0, i32 %fpBuffer_11_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3537 'fadd' 'add3_i_i_i_i_11' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3538 [5/7] (2.34ns)   --->   "%fpBuffer_11_2_1 = fadd i32 %fpBuffer_11_2, i32 %fpBuffer_11_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3538 'fadd' 'fpBuffer_11_2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3539 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_11_2 = fadd i32 %fpBuffer_11_4, i32 %fpBuffer_11_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3539 'fadd' 'add3_i_i_i_i_11_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3540 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_11_3 = fadd i32 %bitcast_ln79_182, i32 %bitcast_ln79_183" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3540 'fadd' 'add3_i_i_i_i_11_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3541 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_11_4 = fadd i32 %bitcast_ln79_184, i32 %bitcast_ln79_185" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3541 'fadd' 'add3_i_i_i_i_11_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3542 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_11_5 = fadd i32 %bitcast_ln79_186, i32 %bitcast_ln79_187" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3542 'fadd' 'add3_i_i_i_i_11_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3543 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_11_6 = fadd i32 %bitcast_ln79_188, i32 %bitcast_ln79_189" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3543 'fadd' 'add3_i_i_i_i_11_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3544 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_11_7 = fadd i32 %bitcast_ln79_190, i32 %bitcast_ln79_191" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3544 'fadd' 'add3_i_i_i_i_11_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3545 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_12 = fadd i32 %bitcast_ln79_192, i32 %bitcast_ln79_193" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3545 'fadd' 'add3_i_i_i_i_12' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3546 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_12_1 = fadd i32 %bitcast_ln79_194, i32 %bitcast_ln79_195" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3546 'fadd' 'add3_i_i_i_i_12_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3547 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_12_2 = fadd i32 %bitcast_ln79_196, i32 %bitcast_ln79_197" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3547 'fadd' 'add3_i_i_i_i_12_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3548 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_12_3 = fadd i32 %bitcast_ln79_198, i32 %bitcast_ln79_199" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3548 'fadd' 'add3_i_i_i_i_12_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3549 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_12_4 = fadd i32 %bitcast_ln79_200, i32 %bitcast_ln79_201" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3549 'fadd' 'add3_i_i_i_i_12_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3550 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_12_5 = fadd i32 %bitcast_ln79_202, i32 %bitcast_ln79_203" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3550 'fadd' 'add3_i_i_i_i_12_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3551 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_12_6 = fadd i32 %bitcast_ln79_204, i32 %bitcast_ln79_205" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3551 'fadd' 'add3_i_i_i_i_12_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3552 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_12_7 = fadd i32 %bitcast_ln79_206, i32 %bitcast_ln79_207" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3552 'fadd' 'add3_i_i_i_i_12_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3553 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_13 = fadd i32 %bitcast_ln79_208, i32 %bitcast_ln79_209" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3553 'fadd' 'add3_i_i_i_i_13' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3554 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_13_1 = fadd i32 %bitcast_ln79_210, i32 %bitcast_ln79_211" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3554 'fadd' 'add3_i_i_i_i_13_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3555 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_13_2 = fadd i32 %bitcast_ln79_212, i32 %bitcast_ln79_213" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3555 'fadd' 'add3_i_i_i_i_13_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3556 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_13_3 = fadd i32 %bitcast_ln79_214, i32 %bitcast_ln79_215" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3556 'fadd' 'add3_i_i_i_i_13_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3557 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_13_4 = fadd i32 %bitcast_ln79_216, i32 %bitcast_ln79_217" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3557 'fadd' 'add3_i_i_i_i_13_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3558 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_13_5 = fadd i32 %bitcast_ln79_218, i32 %bitcast_ln79_219" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3558 'fadd' 'add3_i_i_i_i_13_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3559 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_13_6 = fadd i32 %bitcast_ln79_220, i32 %bitcast_ln79_221" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3559 'fadd' 'add3_i_i_i_i_13_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3560 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_13_7 = fadd i32 %bitcast_ln79_222, i32 %bitcast_ln79_223" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3560 'fadd' 'add3_i_i_i_i_13_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3561 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_14 = fadd i32 %bitcast_ln79_224, i32 %bitcast_ln79_225" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3561 'fadd' 'add3_i_i_i_i_14' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3562 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_14_1 = fadd i32 %bitcast_ln79_226, i32 %bitcast_ln79_227" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3562 'fadd' 'add3_i_i_i_i_14_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3563 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_14_2 = fadd i32 %bitcast_ln79_228, i32 %bitcast_ln79_229" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3563 'fadd' 'add3_i_i_i_i_14_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3564 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_14_3 = fadd i32 %bitcast_ln79_230, i32 %bitcast_ln79_231" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3564 'fadd' 'add3_i_i_i_i_14_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3565 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_14_4 = fadd i32 %bitcast_ln79_232, i32 %bitcast_ln79_233" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3565 'fadd' 'add3_i_i_i_i_14_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3566 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_14_5 = fadd i32 %bitcast_ln79_234, i32 %bitcast_ln79_235" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3566 'fadd' 'add3_i_i_i_i_14_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3567 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_14_6 = fadd i32 %bitcast_ln79_236, i32 %bitcast_ln79_237" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3567 'fadd' 'add3_i_i_i_i_14_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3568 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_14_7 = fadd i32 %bitcast_ln79_238, i32 %bitcast_ln79_239" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3568 'fadd' 'add3_i_i_i_i_14_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3569 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_15 = fadd i32 %bitcast_ln79_240, i32 %bitcast_ln79_241" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3569 'fadd' 'add3_i_i_i_i_15' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3570 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_15_1 = fadd i32 %bitcast_ln79_242, i32 %bitcast_ln79_243" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3570 'fadd' 'add3_i_i_i_i_15_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3571 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_15_2 = fadd i32 %bitcast_ln79_244, i32 %bitcast_ln79_245" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3571 'fadd' 'add3_i_i_i_i_15_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3572 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_15_3 = fadd i32 %bitcast_ln79_246, i32 %bitcast_ln79_247" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3572 'fadd' 'add3_i_i_i_i_15_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3573 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_15_4 = fadd i32 %bitcast_ln79_248, i32 %bitcast_ln79_249" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3573 'fadd' 'add3_i_i_i_i_15_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3574 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_15_5 = fadd i32 %bitcast_ln79_250, i32 %bitcast_ln79_251" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3574 'fadd' 'add3_i_i_i_i_15_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3575 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_15_6 = fadd i32 %bitcast_ln79_252, i32 %bitcast_ln79_253" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3575 'fadd' 'add3_i_i_i_i_15_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3576 [7/7] (2.34ns)   --->   "%add3_i_i_i_i_15_7 = fadd i32 %bitcast_ln79_254, i32 %bitcast_ln79_255" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3576 'fadd' 'add3_i_i_i_i_15_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.34>
ST_11 : Operation 3577 [6/7] (2.34ns)   --->   "%add3_i_i_i = fadd i32 %add3_i_i_i_i, i32 %add3_i_i_i_i_s" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3577 'fadd' 'add3_i_i_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3578 [6/7] (2.34ns)   --->   "%add3_i_i_i_s = fadd i32 %add3_i_i_i_i_16, i32 %add3_i_i_i_i_17" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3578 'fadd' 'add3_i_i_i_s' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3579 [6/7] (2.34ns)   --->   "%add3_i_i_i_16 = fadd i32 %add3_i_i_i_i_18, i32 %add3_i_i_i_i_19" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3579 'fadd' 'add3_i_i_i_16' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3580 [6/7] (2.34ns)   --->   "%add3_i_i_i_17 = fadd i32 %add3_i_i_i_i_20, i32 %add3_i_i_i_i_21" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3580 'fadd' 'add3_i_i_i_17' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3581 [6/7] (2.34ns)   --->   "%add3_i_i_i_1 = fadd i32 %add3_i_i_i_i_1, i32 %add3_i_i_i_i_1_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3581 'fadd' 'add3_i_i_i_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3582 [6/7] (2.34ns)   --->   "%add3_i_i_i_1_1 = fadd i32 %add3_i_i_i_i_1_2, i32 %add3_i_i_i_i_1_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3582 'fadd' 'add3_i_i_i_1_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3583 [6/7] (2.34ns)   --->   "%add3_i_i_i_1_2 = fadd i32 %add3_i_i_i_i_1_4, i32 %add3_i_i_i_i_1_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3583 'fadd' 'add3_i_i_i_1_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3584 [6/7] (2.34ns)   --->   "%add3_i_i_i_1_3 = fadd i32 %add3_i_i_i_i_1_6, i32 %add3_i_i_i_i_1_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3584 'fadd' 'add3_i_i_i_1_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3585 [7/7] (2.34ns)   --->   "%add3_i_i_i_2 = fadd i32 %add3_i_i_i_i_2, i32 %add3_i_i_i_i_2_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3585 'fadd' 'add3_i_i_i_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3586 [7/7] (2.34ns)   --->   "%add3_i_i_i_2_1 = fadd i32 %add3_i_i_i_i_2_2, i32 %add3_i_i_i_i_2_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3586 'fadd' 'add3_i_i_i_2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3587 [7/7] (2.34ns)   --->   "%add3_i_i_i_2_2 = fadd i32 %add3_i_i_i_i_2_4, i32 %add3_i_i_i_i_2_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3587 'fadd' 'add3_i_i_i_2_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3588 [7/7] (2.34ns)   --->   "%add3_i_i_i_2_3 = fadd i32 %add3_i_i_i_i_2_6, i32 %add3_i_i_i_i_2_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3588 'fadd' 'add3_i_i_i_2_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3589 [7/7] (2.34ns)   --->   "%add3_i_i_i_3 = fadd i32 %add3_i_i_i_i_3, i32 %add3_i_i_i_i_3_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3589 'fadd' 'add3_i_i_i_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3590 [7/7] (2.34ns)   --->   "%add3_i_i_i_3_1 = fadd i32 %add3_i_i_i_i_3_2, i32 %add3_i_i_i_i_3_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3590 'fadd' 'add3_i_i_i_3_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3591 [7/7] (2.34ns)   --->   "%add3_i_i_i_3_2 = fadd i32 %add3_i_i_i_i_3_4, i32 %add3_i_i_i_i_3_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3591 'fadd' 'add3_i_i_i_3_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3592 [7/7] (2.34ns)   --->   "%add3_i_i_i_3_3 = fadd i32 %add3_i_i_i_i_3_6, i32 %add3_i_i_i_i_3_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3592 'fadd' 'add3_i_i_i_3_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3593 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_4 = fadd i32 %bitcast_ln79_64, i32 %bitcast_ln79_65" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3593 'fadd' 'add3_i_i_i_i_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3594 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_4_1 = fadd i32 %bitcast_ln79_66, i32 %bitcast_ln79_67" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3594 'fadd' 'add3_i_i_i_i_4_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3595 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_4_2 = fadd i32 %bitcast_ln79_68, i32 %bitcast_ln79_69" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3595 'fadd' 'add3_i_i_i_i_4_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3596 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_4_3 = fadd i32 %bitcast_ln79_70, i32 %bitcast_ln79_71" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3596 'fadd' 'add3_i_i_i_i_4_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3597 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_4_4 = fadd i32 %fpBuffer_4_8, i32 %fpBuffer_4_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3597 'fadd' 'add3_i_i_i_i_4_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3598 [1/7] (2.34ns)   --->   "%fpBuffer_4_10_1 = fadd i32 %fpBuffer_4_10, i32 %fpBuffer_4_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3598 'fadd' 'fpBuffer_4_10_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3599 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_4_6 = fadd i32 %fpBuffer_4_12, i32 %fpBuffer_4_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3599 'fadd' 'add3_i_i_i_i_4_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3600 [1/7] (2.34ns)   --->   "%fpBuffer_4_14_1 = fadd i32 %fpBuffer_4_14, i32 %fpBuffer_4_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3600 'fadd' 'fpBuffer_4_14_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3601 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_5 = fadd i32 %fpBuffer_5_0, i32 %fpBuffer_5_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3601 'fadd' 'add3_i_i_i_i_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3602 [1/7] (2.34ns)   --->   "%fpBuffer_5_2_1 = fadd i32 %fpBuffer_5_2, i32 %fpBuffer_5_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3602 'fadd' 'fpBuffer_5_2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3603 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_5_2 = fadd i32 %fpBuffer_5_4, i32 %fpBuffer_5_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3603 'fadd' 'add3_i_i_i_i_5_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3604 [1/7] (2.34ns)   --->   "%fpBuffer_5_6_1 = fadd i32 %fpBuffer_5_6, i32 %fpBuffer_5_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3604 'fadd' 'fpBuffer_5_6_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3605 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_5_4 = fadd i32 %fpBuffer_5_8, i32 %fpBuffer_5_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3605 'fadd' 'add3_i_i_i_i_5_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3606 [1/7] (2.34ns)   --->   "%fpBuffer_5_10_1 = fadd i32 %fpBuffer_5_10, i32 %fpBuffer_5_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3606 'fadd' 'fpBuffer_5_10_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3607 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_5_6 = fadd i32 %fpBuffer_5_12, i32 %fpBuffer_5_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3607 'fadd' 'add3_i_i_i_i_5_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3608 [1/7] (2.34ns)   --->   "%fpBuffer_5_14_1 = fadd i32 %fpBuffer_5_14, i32 %fpBuffer_5_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3608 'fadd' 'fpBuffer_5_14_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3609 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_6 = fadd i32 %fpBuffer_6_0, i32 %fpBuffer_6_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3609 'fadd' 'add3_i_i_i_i_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3610 [2/7] (2.34ns)   --->   "%fpBuffer_6_2_1 = fadd i32 %fpBuffer_6_2, i32 %fpBuffer_6_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3610 'fadd' 'fpBuffer_6_2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3611 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_6_2 = fadd i32 %fpBuffer_6_4, i32 %fpBuffer_6_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3611 'fadd' 'add3_i_i_i_i_6_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3612 [2/7] (2.34ns)   --->   "%fpBuffer_6_6_1 = fadd i32 %fpBuffer_6_6, i32 %fpBuffer_6_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3612 'fadd' 'fpBuffer_6_6_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3613 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_6_4 = fadd i32 %fpBuffer_6_8, i32 %fpBuffer_6_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3613 'fadd' 'add3_i_i_i_i_6_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3614 [2/7] (2.34ns)   --->   "%fpBuffer_6_10_1 = fadd i32 %fpBuffer_6_10, i32 %fpBuffer_6_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3614 'fadd' 'fpBuffer_6_10_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3615 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_6_6 = fadd i32 %fpBuffer_6_12, i32 %fpBuffer_6_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3615 'fadd' 'add3_i_i_i_i_6_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3616 [2/7] (2.34ns)   --->   "%fpBuffer_6_14_1 = fadd i32 %fpBuffer_6_14, i32 %fpBuffer_6_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3616 'fadd' 'fpBuffer_6_14_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3617 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_7 = fadd i32 %fpBuffer_7_0, i32 %fpBuffer_7_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3617 'fadd' 'add3_i_i_i_i_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3618 [2/7] (2.34ns)   --->   "%fpBuffer_7_2_1 = fadd i32 %fpBuffer_7_2, i32 %fpBuffer_7_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3618 'fadd' 'fpBuffer_7_2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3619 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_7_2 = fadd i32 %fpBuffer_7_4, i32 %fpBuffer_7_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3619 'fadd' 'add3_i_i_i_i_7_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3620 [2/7] (2.34ns)   --->   "%fpBuffer_7_6_1 = fadd i32 %fpBuffer_7_6, i32 %fpBuffer_7_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3620 'fadd' 'fpBuffer_7_6_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3621 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_7_4 = fadd i32 %fpBuffer_7_8, i32 %fpBuffer_7_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3621 'fadd' 'add3_i_i_i_i_7_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3622 [2/7] (2.34ns)   --->   "%fpBuffer_7_10_1 = fadd i32 %fpBuffer_7_10, i32 %fpBuffer_7_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3622 'fadd' 'fpBuffer_7_10_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3623 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_7_6 = fadd i32 %fpBuffer_7_12, i32 %fpBuffer_7_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3623 'fadd' 'add3_i_i_i_i_7_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3624 [2/7] (2.34ns)   --->   "%fpBuffer_7_14_1 = fadd i32 %fpBuffer_7_14, i32 %fpBuffer_7_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3624 'fadd' 'fpBuffer_7_14_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3625 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_8 = fadd i32 %fpBuffer_8_0, i32 %fpBuffer_8_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3625 'fadd' 'add3_i_i_i_i_8' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3626 [3/7] (2.34ns)   --->   "%fpBuffer_8_2_1 = fadd i32 %fpBuffer_8_2, i32 %fpBuffer_8_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3626 'fadd' 'fpBuffer_8_2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3627 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_8_2 = fadd i32 %fpBuffer_8_4, i32 %fpBuffer_8_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3627 'fadd' 'add3_i_i_i_i_8_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3628 [3/7] (2.34ns)   --->   "%fpBuffer_8_6_1 = fadd i32 %fpBuffer_8_6, i32 %fpBuffer_8_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3628 'fadd' 'fpBuffer_8_6_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3629 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_8_4 = fadd i32 %fpBuffer_8_8, i32 %fpBuffer_8_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3629 'fadd' 'add3_i_i_i_i_8_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3630 [3/7] (2.34ns)   --->   "%fpBuffer_8_10_1 = fadd i32 %fpBuffer_8_10, i32 %fpBuffer_8_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3630 'fadd' 'fpBuffer_8_10_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3631 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_8_6 = fadd i32 %fpBuffer_8_12, i32 %fpBuffer_8_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3631 'fadd' 'add3_i_i_i_i_8_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3632 [3/7] (2.34ns)   --->   "%fpBuffer_8_14_1 = fadd i32 %fpBuffer_8_14, i32 %fpBuffer_8_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3632 'fadd' 'fpBuffer_8_14_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3633 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_9 = fadd i32 %fpBuffer_9_0, i32 %fpBuffer_9_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3633 'fadd' 'add3_i_i_i_i_9' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3634 [3/7] (2.34ns)   --->   "%fpBuffer_9_2_1 = fadd i32 %fpBuffer_9_2, i32 %fpBuffer_9_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3634 'fadd' 'fpBuffer_9_2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3635 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_9_2 = fadd i32 %fpBuffer_9_4, i32 %fpBuffer_9_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3635 'fadd' 'add3_i_i_i_i_9_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3636 [3/7] (2.34ns)   --->   "%fpBuffer_9_6_1 = fadd i32 %fpBuffer_9_6, i32 %fpBuffer_9_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3636 'fadd' 'fpBuffer_9_6_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3637 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_9_4 = fadd i32 %fpBuffer_9_8, i32 %fpBuffer_9_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3637 'fadd' 'add3_i_i_i_i_9_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3638 [3/7] (2.34ns)   --->   "%fpBuffer_9_10_1 = fadd i32 %fpBuffer_9_10, i32 %fpBuffer_9_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3638 'fadd' 'fpBuffer_9_10_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3639 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_9_6 = fadd i32 %fpBuffer_9_12, i32 %fpBuffer_9_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3639 'fadd' 'add3_i_i_i_i_9_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3640 [3/7] (2.34ns)   --->   "%fpBuffer_9_14_1 = fadd i32 %fpBuffer_9_14, i32 %fpBuffer_9_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3640 'fadd' 'fpBuffer_9_14_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3641 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_10 = fadd i32 %fpBuffer_10_0, i32 %fpBuffer_10_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3641 'fadd' 'add3_i_i_i_i_10' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3642 [4/7] (2.34ns)   --->   "%fpBuffer_10_2_1 = fadd i32 %fpBuffer_10_2, i32 %fpBuffer_10_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3642 'fadd' 'fpBuffer_10_2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3643 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_10_2 = fadd i32 %fpBuffer_10_4, i32 %fpBuffer_10_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3643 'fadd' 'add3_i_i_i_i_10_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3644 [4/7] (2.34ns)   --->   "%fpBuffer_10_6_1 = fadd i32 %fpBuffer_10_6, i32 %fpBuffer_10_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3644 'fadd' 'fpBuffer_10_6_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3645 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_10_4 = fadd i32 %fpBuffer_10_8, i32 %fpBuffer_10_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3645 'fadd' 'add3_i_i_i_i_10_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3646 [4/7] (2.34ns)   --->   "%fpBuffer_10_10_1 = fadd i32 %fpBuffer_10_10, i32 %fpBuffer_10_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3646 'fadd' 'fpBuffer_10_10_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3647 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_10_6 = fadd i32 %fpBuffer_10_12, i32 %fpBuffer_10_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3647 'fadd' 'add3_i_i_i_i_10_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3648 [4/7] (2.34ns)   --->   "%fpBuffer_10_14_1 = fadd i32 %fpBuffer_10_14, i32 %fpBuffer_10_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3648 'fadd' 'fpBuffer_10_14_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3649 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_11 = fadd i32 %fpBuffer_11_0, i32 %fpBuffer_11_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3649 'fadd' 'add3_i_i_i_i_11' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3650 [4/7] (2.34ns)   --->   "%fpBuffer_11_2_1 = fadd i32 %fpBuffer_11_2, i32 %fpBuffer_11_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3650 'fadd' 'fpBuffer_11_2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3651 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_11_2 = fadd i32 %fpBuffer_11_4, i32 %fpBuffer_11_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3651 'fadd' 'add3_i_i_i_i_11_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3652 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_11_3 = fadd i32 %bitcast_ln79_182, i32 %bitcast_ln79_183" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3652 'fadd' 'add3_i_i_i_i_11_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3653 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_11_4 = fadd i32 %bitcast_ln79_184, i32 %bitcast_ln79_185" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3653 'fadd' 'add3_i_i_i_i_11_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3654 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_11_5 = fadd i32 %bitcast_ln79_186, i32 %bitcast_ln79_187" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3654 'fadd' 'add3_i_i_i_i_11_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3655 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_11_6 = fadd i32 %bitcast_ln79_188, i32 %bitcast_ln79_189" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3655 'fadd' 'add3_i_i_i_i_11_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3656 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_11_7 = fadd i32 %bitcast_ln79_190, i32 %bitcast_ln79_191" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3656 'fadd' 'add3_i_i_i_i_11_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3657 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_12 = fadd i32 %bitcast_ln79_192, i32 %bitcast_ln79_193" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3657 'fadd' 'add3_i_i_i_i_12' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3658 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_12_1 = fadd i32 %bitcast_ln79_194, i32 %bitcast_ln79_195" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3658 'fadd' 'add3_i_i_i_i_12_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3659 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_12_2 = fadd i32 %bitcast_ln79_196, i32 %bitcast_ln79_197" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3659 'fadd' 'add3_i_i_i_i_12_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3660 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_12_3 = fadd i32 %bitcast_ln79_198, i32 %bitcast_ln79_199" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3660 'fadd' 'add3_i_i_i_i_12_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3661 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_12_4 = fadd i32 %bitcast_ln79_200, i32 %bitcast_ln79_201" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3661 'fadd' 'add3_i_i_i_i_12_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3662 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_12_5 = fadd i32 %bitcast_ln79_202, i32 %bitcast_ln79_203" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3662 'fadd' 'add3_i_i_i_i_12_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3663 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_12_6 = fadd i32 %bitcast_ln79_204, i32 %bitcast_ln79_205" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3663 'fadd' 'add3_i_i_i_i_12_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3664 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_12_7 = fadd i32 %bitcast_ln79_206, i32 %bitcast_ln79_207" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3664 'fadd' 'add3_i_i_i_i_12_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3665 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_13 = fadd i32 %bitcast_ln79_208, i32 %bitcast_ln79_209" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3665 'fadd' 'add3_i_i_i_i_13' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3666 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_13_1 = fadd i32 %bitcast_ln79_210, i32 %bitcast_ln79_211" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3666 'fadd' 'add3_i_i_i_i_13_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3667 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_13_2 = fadd i32 %bitcast_ln79_212, i32 %bitcast_ln79_213" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3667 'fadd' 'add3_i_i_i_i_13_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3668 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_13_3 = fadd i32 %bitcast_ln79_214, i32 %bitcast_ln79_215" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3668 'fadd' 'add3_i_i_i_i_13_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3669 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_13_4 = fadd i32 %bitcast_ln79_216, i32 %bitcast_ln79_217" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3669 'fadd' 'add3_i_i_i_i_13_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3670 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_13_5 = fadd i32 %bitcast_ln79_218, i32 %bitcast_ln79_219" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3670 'fadd' 'add3_i_i_i_i_13_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3671 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_13_6 = fadd i32 %bitcast_ln79_220, i32 %bitcast_ln79_221" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3671 'fadd' 'add3_i_i_i_i_13_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3672 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_13_7 = fadd i32 %bitcast_ln79_222, i32 %bitcast_ln79_223" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3672 'fadd' 'add3_i_i_i_i_13_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3673 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_14 = fadd i32 %bitcast_ln79_224, i32 %bitcast_ln79_225" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3673 'fadd' 'add3_i_i_i_i_14' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3674 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_14_1 = fadd i32 %bitcast_ln79_226, i32 %bitcast_ln79_227" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3674 'fadd' 'add3_i_i_i_i_14_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3675 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_14_2 = fadd i32 %bitcast_ln79_228, i32 %bitcast_ln79_229" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3675 'fadd' 'add3_i_i_i_i_14_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3676 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_14_3 = fadd i32 %bitcast_ln79_230, i32 %bitcast_ln79_231" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3676 'fadd' 'add3_i_i_i_i_14_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3677 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_14_4 = fadd i32 %bitcast_ln79_232, i32 %bitcast_ln79_233" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3677 'fadd' 'add3_i_i_i_i_14_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3678 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_14_5 = fadd i32 %bitcast_ln79_234, i32 %bitcast_ln79_235" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3678 'fadd' 'add3_i_i_i_i_14_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3679 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_14_6 = fadd i32 %bitcast_ln79_236, i32 %bitcast_ln79_237" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3679 'fadd' 'add3_i_i_i_i_14_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3680 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_14_7 = fadd i32 %bitcast_ln79_238, i32 %bitcast_ln79_239" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3680 'fadd' 'add3_i_i_i_i_14_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3681 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_15 = fadd i32 %bitcast_ln79_240, i32 %bitcast_ln79_241" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3681 'fadd' 'add3_i_i_i_i_15' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3682 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_15_1 = fadd i32 %bitcast_ln79_242, i32 %bitcast_ln79_243" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3682 'fadd' 'add3_i_i_i_i_15_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3683 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_15_2 = fadd i32 %bitcast_ln79_244, i32 %bitcast_ln79_245" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3683 'fadd' 'add3_i_i_i_i_15_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3684 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_15_3 = fadd i32 %bitcast_ln79_246, i32 %bitcast_ln79_247" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3684 'fadd' 'add3_i_i_i_i_15_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3685 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_15_4 = fadd i32 %bitcast_ln79_248, i32 %bitcast_ln79_249" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3685 'fadd' 'add3_i_i_i_i_15_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3686 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_15_5 = fadd i32 %bitcast_ln79_250, i32 %bitcast_ln79_251" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3686 'fadd' 'add3_i_i_i_i_15_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3687 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_15_6 = fadd i32 %bitcast_ln79_252, i32 %bitcast_ln79_253" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3687 'fadd' 'add3_i_i_i_i_15_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3688 [6/7] (2.34ns)   --->   "%add3_i_i_i_i_15_7 = fadd i32 %bitcast_ln79_254, i32 %bitcast_ln79_255" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3688 'fadd' 'add3_i_i_i_i_15_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.34>
ST_12 : Operation 3689 [5/7] (2.34ns)   --->   "%add3_i_i_i = fadd i32 %add3_i_i_i_i, i32 %add3_i_i_i_i_s" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3689 'fadd' 'add3_i_i_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3690 [5/7] (2.34ns)   --->   "%add3_i_i_i_s = fadd i32 %add3_i_i_i_i_16, i32 %add3_i_i_i_i_17" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3690 'fadd' 'add3_i_i_i_s' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3691 [5/7] (2.34ns)   --->   "%add3_i_i_i_16 = fadd i32 %add3_i_i_i_i_18, i32 %add3_i_i_i_i_19" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3691 'fadd' 'add3_i_i_i_16' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3692 [5/7] (2.34ns)   --->   "%add3_i_i_i_17 = fadd i32 %add3_i_i_i_i_20, i32 %add3_i_i_i_i_21" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3692 'fadd' 'add3_i_i_i_17' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3693 [5/7] (2.34ns)   --->   "%add3_i_i_i_1 = fadd i32 %add3_i_i_i_i_1, i32 %add3_i_i_i_i_1_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3693 'fadd' 'add3_i_i_i_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3694 [5/7] (2.34ns)   --->   "%add3_i_i_i_1_1 = fadd i32 %add3_i_i_i_i_1_2, i32 %add3_i_i_i_i_1_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3694 'fadd' 'add3_i_i_i_1_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3695 [5/7] (2.34ns)   --->   "%add3_i_i_i_1_2 = fadd i32 %add3_i_i_i_i_1_4, i32 %add3_i_i_i_i_1_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3695 'fadd' 'add3_i_i_i_1_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3696 [5/7] (2.34ns)   --->   "%add3_i_i_i_1_3 = fadd i32 %add3_i_i_i_i_1_6, i32 %add3_i_i_i_i_1_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3696 'fadd' 'add3_i_i_i_1_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3697 [6/7] (2.34ns)   --->   "%add3_i_i_i_2 = fadd i32 %add3_i_i_i_i_2, i32 %add3_i_i_i_i_2_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3697 'fadd' 'add3_i_i_i_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3698 [6/7] (2.34ns)   --->   "%add3_i_i_i_2_1 = fadd i32 %add3_i_i_i_i_2_2, i32 %add3_i_i_i_i_2_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3698 'fadd' 'add3_i_i_i_2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3699 [6/7] (2.34ns)   --->   "%add3_i_i_i_2_2 = fadd i32 %add3_i_i_i_i_2_4, i32 %add3_i_i_i_i_2_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3699 'fadd' 'add3_i_i_i_2_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3700 [6/7] (2.34ns)   --->   "%add3_i_i_i_2_3 = fadd i32 %add3_i_i_i_i_2_6, i32 %add3_i_i_i_i_2_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3700 'fadd' 'add3_i_i_i_2_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3701 [6/7] (2.34ns)   --->   "%add3_i_i_i_3 = fadd i32 %add3_i_i_i_i_3, i32 %add3_i_i_i_i_3_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3701 'fadd' 'add3_i_i_i_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3702 [6/7] (2.34ns)   --->   "%add3_i_i_i_3_1 = fadd i32 %add3_i_i_i_i_3_2, i32 %add3_i_i_i_i_3_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3702 'fadd' 'add3_i_i_i_3_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3703 [6/7] (2.34ns)   --->   "%add3_i_i_i_3_2 = fadd i32 %add3_i_i_i_i_3_4, i32 %add3_i_i_i_i_3_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3703 'fadd' 'add3_i_i_i_3_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3704 [6/7] (2.34ns)   --->   "%add3_i_i_i_3_3 = fadd i32 %add3_i_i_i_i_3_6, i32 %add3_i_i_i_i_3_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3704 'fadd' 'add3_i_i_i_3_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3705 [7/7] (2.34ns)   --->   "%add3_i_i_i_4 = fadd i32 %add3_i_i_i_i_4, i32 %add3_i_i_i_i_4_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3705 'fadd' 'add3_i_i_i_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3706 [7/7] (2.34ns)   --->   "%add3_i_i_i_4_1 = fadd i32 %add3_i_i_i_i_4_2, i32 %add3_i_i_i_i_4_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3706 'fadd' 'add3_i_i_i_4_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3707 [7/7] (2.34ns)   --->   "%add3_i_i_i_4_2 = fadd i32 %add3_i_i_i_i_4_4, i32 %fpBuffer_4_10_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3707 'fadd' 'add3_i_i_i_4_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3708 [7/7] (2.34ns)   --->   "%fpBuffer_4_12_1 = fadd i32 %add3_i_i_i_i_4_6, i32 %fpBuffer_4_14_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3708 'fadd' 'fpBuffer_4_12_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3709 [7/7] (2.34ns)   --->   "%add3_i_i_i_5 = fadd i32 %add3_i_i_i_i_5, i32 %fpBuffer_5_2_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3709 'fadd' 'add3_i_i_i_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3710 [7/7] (2.34ns)   --->   "%fpBuffer_5_4_1 = fadd i32 %add3_i_i_i_i_5_2, i32 %fpBuffer_5_6_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3710 'fadd' 'fpBuffer_5_4_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3711 [7/7] (2.34ns)   --->   "%add3_i_i_i_5_2 = fadd i32 %add3_i_i_i_i_5_4, i32 %fpBuffer_5_10_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3711 'fadd' 'add3_i_i_i_5_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3712 [7/7] (2.34ns)   --->   "%fpBuffer_5_12_1 = fadd i32 %add3_i_i_i_i_5_6, i32 %fpBuffer_5_14_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3712 'fadd' 'fpBuffer_5_12_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3713 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_6 = fadd i32 %fpBuffer_6_0, i32 %fpBuffer_6_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3713 'fadd' 'add3_i_i_i_i_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3714 [1/7] (2.34ns)   --->   "%fpBuffer_6_2_1 = fadd i32 %fpBuffer_6_2, i32 %fpBuffer_6_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3714 'fadd' 'fpBuffer_6_2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3715 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_6_2 = fadd i32 %fpBuffer_6_4, i32 %fpBuffer_6_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3715 'fadd' 'add3_i_i_i_i_6_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3716 [1/7] (2.34ns)   --->   "%fpBuffer_6_6_1 = fadd i32 %fpBuffer_6_6, i32 %fpBuffer_6_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3716 'fadd' 'fpBuffer_6_6_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3717 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_6_4 = fadd i32 %fpBuffer_6_8, i32 %fpBuffer_6_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3717 'fadd' 'add3_i_i_i_i_6_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3718 [1/7] (2.34ns)   --->   "%fpBuffer_6_10_1 = fadd i32 %fpBuffer_6_10, i32 %fpBuffer_6_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3718 'fadd' 'fpBuffer_6_10_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3719 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_6_6 = fadd i32 %fpBuffer_6_12, i32 %fpBuffer_6_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3719 'fadd' 'add3_i_i_i_i_6_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3720 [1/7] (2.34ns)   --->   "%fpBuffer_6_14_1 = fadd i32 %fpBuffer_6_14, i32 %fpBuffer_6_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3720 'fadd' 'fpBuffer_6_14_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3721 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_7 = fadd i32 %fpBuffer_7_0, i32 %fpBuffer_7_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3721 'fadd' 'add3_i_i_i_i_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3722 [1/7] (2.34ns)   --->   "%fpBuffer_7_2_1 = fadd i32 %fpBuffer_7_2, i32 %fpBuffer_7_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3722 'fadd' 'fpBuffer_7_2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3723 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_7_2 = fadd i32 %fpBuffer_7_4, i32 %fpBuffer_7_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3723 'fadd' 'add3_i_i_i_i_7_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3724 [1/7] (2.34ns)   --->   "%fpBuffer_7_6_1 = fadd i32 %fpBuffer_7_6, i32 %fpBuffer_7_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3724 'fadd' 'fpBuffer_7_6_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3725 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_7_4 = fadd i32 %fpBuffer_7_8, i32 %fpBuffer_7_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3725 'fadd' 'add3_i_i_i_i_7_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3726 [1/7] (2.34ns)   --->   "%fpBuffer_7_10_1 = fadd i32 %fpBuffer_7_10, i32 %fpBuffer_7_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3726 'fadd' 'fpBuffer_7_10_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3727 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_7_6 = fadd i32 %fpBuffer_7_12, i32 %fpBuffer_7_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3727 'fadd' 'add3_i_i_i_i_7_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3728 [1/7] (2.34ns)   --->   "%fpBuffer_7_14_1 = fadd i32 %fpBuffer_7_14, i32 %fpBuffer_7_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3728 'fadd' 'fpBuffer_7_14_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3729 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_8 = fadd i32 %fpBuffer_8_0, i32 %fpBuffer_8_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3729 'fadd' 'add3_i_i_i_i_8' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3730 [2/7] (2.34ns)   --->   "%fpBuffer_8_2_1 = fadd i32 %fpBuffer_8_2, i32 %fpBuffer_8_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3730 'fadd' 'fpBuffer_8_2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3731 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_8_2 = fadd i32 %fpBuffer_8_4, i32 %fpBuffer_8_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3731 'fadd' 'add3_i_i_i_i_8_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3732 [2/7] (2.34ns)   --->   "%fpBuffer_8_6_1 = fadd i32 %fpBuffer_8_6, i32 %fpBuffer_8_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3732 'fadd' 'fpBuffer_8_6_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3733 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_8_4 = fadd i32 %fpBuffer_8_8, i32 %fpBuffer_8_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3733 'fadd' 'add3_i_i_i_i_8_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3734 [2/7] (2.34ns)   --->   "%fpBuffer_8_10_1 = fadd i32 %fpBuffer_8_10, i32 %fpBuffer_8_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3734 'fadd' 'fpBuffer_8_10_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3735 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_8_6 = fadd i32 %fpBuffer_8_12, i32 %fpBuffer_8_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3735 'fadd' 'add3_i_i_i_i_8_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3736 [2/7] (2.34ns)   --->   "%fpBuffer_8_14_1 = fadd i32 %fpBuffer_8_14, i32 %fpBuffer_8_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3736 'fadd' 'fpBuffer_8_14_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3737 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_9 = fadd i32 %fpBuffer_9_0, i32 %fpBuffer_9_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3737 'fadd' 'add3_i_i_i_i_9' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3738 [2/7] (2.34ns)   --->   "%fpBuffer_9_2_1 = fadd i32 %fpBuffer_9_2, i32 %fpBuffer_9_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3738 'fadd' 'fpBuffer_9_2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3739 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_9_2 = fadd i32 %fpBuffer_9_4, i32 %fpBuffer_9_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3739 'fadd' 'add3_i_i_i_i_9_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3740 [2/7] (2.34ns)   --->   "%fpBuffer_9_6_1 = fadd i32 %fpBuffer_9_6, i32 %fpBuffer_9_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3740 'fadd' 'fpBuffer_9_6_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3741 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_9_4 = fadd i32 %fpBuffer_9_8, i32 %fpBuffer_9_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3741 'fadd' 'add3_i_i_i_i_9_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3742 [2/7] (2.34ns)   --->   "%fpBuffer_9_10_1 = fadd i32 %fpBuffer_9_10, i32 %fpBuffer_9_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3742 'fadd' 'fpBuffer_9_10_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3743 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_9_6 = fadd i32 %fpBuffer_9_12, i32 %fpBuffer_9_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3743 'fadd' 'add3_i_i_i_i_9_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3744 [2/7] (2.34ns)   --->   "%fpBuffer_9_14_1 = fadd i32 %fpBuffer_9_14, i32 %fpBuffer_9_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3744 'fadd' 'fpBuffer_9_14_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3745 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_10 = fadd i32 %fpBuffer_10_0, i32 %fpBuffer_10_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3745 'fadd' 'add3_i_i_i_i_10' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3746 [3/7] (2.34ns)   --->   "%fpBuffer_10_2_1 = fadd i32 %fpBuffer_10_2, i32 %fpBuffer_10_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3746 'fadd' 'fpBuffer_10_2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3747 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_10_2 = fadd i32 %fpBuffer_10_4, i32 %fpBuffer_10_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3747 'fadd' 'add3_i_i_i_i_10_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3748 [3/7] (2.34ns)   --->   "%fpBuffer_10_6_1 = fadd i32 %fpBuffer_10_6, i32 %fpBuffer_10_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3748 'fadd' 'fpBuffer_10_6_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3749 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_10_4 = fadd i32 %fpBuffer_10_8, i32 %fpBuffer_10_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3749 'fadd' 'add3_i_i_i_i_10_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3750 [3/7] (2.34ns)   --->   "%fpBuffer_10_10_1 = fadd i32 %fpBuffer_10_10, i32 %fpBuffer_10_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3750 'fadd' 'fpBuffer_10_10_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3751 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_10_6 = fadd i32 %fpBuffer_10_12, i32 %fpBuffer_10_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3751 'fadd' 'add3_i_i_i_i_10_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3752 [3/7] (2.34ns)   --->   "%fpBuffer_10_14_1 = fadd i32 %fpBuffer_10_14, i32 %fpBuffer_10_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3752 'fadd' 'fpBuffer_10_14_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3753 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_11 = fadd i32 %fpBuffer_11_0, i32 %fpBuffer_11_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3753 'fadd' 'add3_i_i_i_i_11' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3754 [3/7] (2.34ns)   --->   "%fpBuffer_11_2_1 = fadd i32 %fpBuffer_11_2, i32 %fpBuffer_11_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3754 'fadd' 'fpBuffer_11_2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3755 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_11_2 = fadd i32 %fpBuffer_11_4, i32 %fpBuffer_11_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3755 'fadd' 'add3_i_i_i_i_11_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3756 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_11_3 = fadd i32 %bitcast_ln79_182, i32 %bitcast_ln79_183" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3756 'fadd' 'add3_i_i_i_i_11_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3757 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_11_4 = fadd i32 %bitcast_ln79_184, i32 %bitcast_ln79_185" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3757 'fadd' 'add3_i_i_i_i_11_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3758 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_11_5 = fadd i32 %bitcast_ln79_186, i32 %bitcast_ln79_187" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3758 'fadd' 'add3_i_i_i_i_11_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3759 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_11_6 = fadd i32 %bitcast_ln79_188, i32 %bitcast_ln79_189" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3759 'fadd' 'add3_i_i_i_i_11_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3760 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_11_7 = fadd i32 %bitcast_ln79_190, i32 %bitcast_ln79_191" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3760 'fadd' 'add3_i_i_i_i_11_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3761 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_12 = fadd i32 %bitcast_ln79_192, i32 %bitcast_ln79_193" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3761 'fadd' 'add3_i_i_i_i_12' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3762 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_12_1 = fadd i32 %bitcast_ln79_194, i32 %bitcast_ln79_195" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3762 'fadd' 'add3_i_i_i_i_12_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3763 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_12_2 = fadd i32 %bitcast_ln79_196, i32 %bitcast_ln79_197" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3763 'fadd' 'add3_i_i_i_i_12_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3764 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_12_3 = fadd i32 %bitcast_ln79_198, i32 %bitcast_ln79_199" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3764 'fadd' 'add3_i_i_i_i_12_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3765 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_12_4 = fadd i32 %bitcast_ln79_200, i32 %bitcast_ln79_201" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3765 'fadd' 'add3_i_i_i_i_12_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3766 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_12_5 = fadd i32 %bitcast_ln79_202, i32 %bitcast_ln79_203" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3766 'fadd' 'add3_i_i_i_i_12_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3767 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_12_6 = fadd i32 %bitcast_ln79_204, i32 %bitcast_ln79_205" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3767 'fadd' 'add3_i_i_i_i_12_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3768 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_12_7 = fadd i32 %bitcast_ln79_206, i32 %bitcast_ln79_207" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3768 'fadd' 'add3_i_i_i_i_12_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3769 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_13 = fadd i32 %bitcast_ln79_208, i32 %bitcast_ln79_209" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3769 'fadd' 'add3_i_i_i_i_13' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3770 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_13_1 = fadd i32 %bitcast_ln79_210, i32 %bitcast_ln79_211" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3770 'fadd' 'add3_i_i_i_i_13_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3771 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_13_2 = fadd i32 %bitcast_ln79_212, i32 %bitcast_ln79_213" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3771 'fadd' 'add3_i_i_i_i_13_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3772 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_13_3 = fadd i32 %bitcast_ln79_214, i32 %bitcast_ln79_215" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3772 'fadd' 'add3_i_i_i_i_13_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3773 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_13_4 = fadd i32 %bitcast_ln79_216, i32 %bitcast_ln79_217" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3773 'fadd' 'add3_i_i_i_i_13_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3774 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_13_5 = fadd i32 %bitcast_ln79_218, i32 %bitcast_ln79_219" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3774 'fadd' 'add3_i_i_i_i_13_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3775 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_13_6 = fadd i32 %bitcast_ln79_220, i32 %bitcast_ln79_221" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3775 'fadd' 'add3_i_i_i_i_13_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3776 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_13_7 = fadd i32 %bitcast_ln79_222, i32 %bitcast_ln79_223" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3776 'fadd' 'add3_i_i_i_i_13_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3777 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_14 = fadd i32 %bitcast_ln79_224, i32 %bitcast_ln79_225" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3777 'fadd' 'add3_i_i_i_i_14' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3778 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_14_1 = fadd i32 %bitcast_ln79_226, i32 %bitcast_ln79_227" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3778 'fadd' 'add3_i_i_i_i_14_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3779 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_14_2 = fadd i32 %bitcast_ln79_228, i32 %bitcast_ln79_229" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3779 'fadd' 'add3_i_i_i_i_14_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3780 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_14_3 = fadd i32 %bitcast_ln79_230, i32 %bitcast_ln79_231" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3780 'fadd' 'add3_i_i_i_i_14_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3781 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_14_4 = fadd i32 %bitcast_ln79_232, i32 %bitcast_ln79_233" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3781 'fadd' 'add3_i_i_i_i_14_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3782 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_14_5 = fadd i32 %bitcast_ln79_234, i32 %bitcast_ln79_235" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3782 'fadd' 'add3_i_i_i_i_14_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3783 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_14_6 = fadd i32 %bitcast_ln79_236, i32 %bitcast_ln79_237" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3783 'fadd' 'add3_i_i_i_i_14_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3784 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_14_7 = fadd i32 %bitcast_ln79_238, i32 %bitcast_ln79_239" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3784 'fadd' 'add3_i_i_i_i_14_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3785 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_15 = fadd i32 %bitcast_ln79_240, i32 %bitcast_ln79_241" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3785 'fadd' 'add3_i_i_i_i_15' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3786 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_15_1 = fadd i32 %bitcast_ln79_242, i32 %bitcast_ln79_243" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3786 'fadd' 'add3_i_i_i_i_15_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3787 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_15_2 = fadd i32 %bitcast_ln79_244, i32 %bitcast_ln79_245" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3787 'fadd' 'add3_i_i_i_i_15_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3788 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_15_3 = fadd i32 %bitcast_ln79_246, i32 %bitcast_ln79_247" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3788 'fadd' 'add3_i_i_i_i_15_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3789 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_15_4 = fadd i32 %bitcast_ln79_248, i32 %bitcast_ln79_249" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3789 'fadd' 'add3_i_i_i_i_15_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3790 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_15_5 = fadd i32 %bitcast_ln79_250, i32 %bitcast_ln79_251" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3790 'fadd' 'add3_i_i_i_i_15_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3791 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_15_6 = fadd i32 %bitcast_ln79_252, i32 %bitcast_ln79_253" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3791 'fadd' 'add3_i_i_i_i_15_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3792 [5/7] (2.34ns)   --->   "%add3_i_i_i_i_15_7 = fadd i32 %bitcast_ln79_254, i32 %bitcast_ln79_255" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3792 'fadd' 'add3_i_i_i_i_15_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.34>
ST_13 : Operation 3793 [4/7] (2.34ns)   --->   "%add3_i_i_i = fadd i32 %add3_i_i_i_i, i32 %add3_i_i_i_i_s" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3793 'fadd' 'add3_i_i_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3794 [4/7] (2.34ns)   --->   "%add3_i_i_i_s = fadd i32 %add3_i_i_i_i_16, i32 %add3_i_i_i_i_17" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3794 'fadd' 'add3_i_i_i_s' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3795 [4/7] (2.34ns)   --->   "%add3_i_i_i_16 = fadd i32 %add3_i_i_i_i_18, i32 %add3_i_i_i_i_19" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3795 'fadd' 'add3_i_i_i_16' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3796 [4/7] (2.34ns)   --->   "%add3_i_i_i_17 = fadd i32 %add3_i_i_i_i_20, i32 %add3_i_i_i_i_21" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3796 'fadd' 'add3_i_i_i_17' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3797 [4/7] (2.34ns)   --->   "%add3_i_i_i_1 = fadd i32 %add3_i_i_i_i_1, i32 %add3_i_i_i_i_1_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3797 'fadd' 'add3_i_i_i_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3798 [4/7] (2.34ns)   --->   "%add3_i_i_i_1_1 = fadd i32 %add3_i_i_i_i_1_2, i32 %add3_i_i_i_i_1_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3798 'fadd' 'add3_i_i_i_1_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3799 [4/7] (2.34ns)   --->   "%add3_i_i_i_1_2 = fadd i32 %add3_i_i_i_i_1_4, i32 %add3_i_i_i_i_1_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3799 'fadd' 'add3_i_i_i_1_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3800 [4/7] (2.34ns)   --->   "%add3_i_i_i_1_3 = fadd i32 %add3_i_i_i_i_1_6, i32 %add3_i_i_i_i_1_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3800 'fadd' 'add3_i_i_i_1_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3801 [5/7] (2.34ns)   --->   "%add3_i_i_i_2 = fadd i32 %add3_i_i_i_i_2, i32 %add3_i_i_i_i_2_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3801 'fadd' 'add3_i_i_i_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3802 [5/7] (2.34ns)   --->   "%add3_i_i_i_2_1 = fadd i32 %add3_i_i_i_i_2_2, i32 %add3_i_i_i_i_2_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3802 'fadd' 'add3_i_i_i_2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3803 [5/7] (2.34ns)   --->   "%add3_i_i_i_2_2 = fadd i32 %add3_i_i_i_i_2_4, i32 %add3_i_i_i_i_2_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3803 'fadd' 'add3_i_i_i_2_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3804 [5/7] (2.34ns)   --->   "%add3_i_i_i_2_3 = fadd i32 %add3_i_i_i_i_2_6, i32 %add3_i_i_i_i_2_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3804 'fadd' 'add3_i_i_i_2_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3805 [5/7] (2.34ns)   --->   "%add3_i_i_i_3 = fadd i32 %add3_i_i_i_i_3, i32 %add3_i_i_i_i_3_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3805 'fadd' 'add3_i_i_i_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3806 [5/7] (2.34ns)   --->   "%add3_i_i_i_3_1 = fadd i32 %add3_i_i_i_i_3_2, i32 %add3_i_i_i_i_3_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3806 'fadd' 'add3_i_i_i_3_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3807 [5/7] (2.34ns)   --->   "%add3_i_i_i_3_2 = fadd i32 %add3_i_i_i_i_3_4, i32 %add3_i_i_i_i_3_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3807 'fadd' 'add3_i_i_i_3_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3808 [5/7] (2.34ns)   --->   "%add3_i_i_i_3_3 = fadd i32 %add3_i_i_i_i_3_6, i32 %add3_i_i_i_i_3_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3808 'fadd' 'add3_i_i_i_3_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3809 [6/7] (2.34ns)   --->   "%add3_i_i_i_4 = fadd i32 %add3_i_i_i_i_4, i32 %add3_i_i_i_i_4_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3809 'fadd' 'add3_i_i_i_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3810 [6/7] (2.34ns)   --->   "%add3_i_i_i_4_1 = fadd i32 %add3_i_i_i_i_4_2, i32 %add3_i_i_i_i_4_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3810 'fadd' 'add3_i_i_i_4_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3811 [6/7] (2.34ns)   --->   "%add3_i_i_i_4_2 = fadd i32 %add3_i_i_i_i_4_4, i32 %fpBuffer_4_10_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3811 'fadd' 'add3_i_i_i_4_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3812 [6/7] (2.34ns)   --->   "%fpBuffer_4_12_1 = fadd i32 %add3_i_i_i_i_4_6, i32 %fpBuffer_4_14_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3812 'fadd' 'fpBuffer_4_12_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3813 [6/7] (2.34ns)   --->   "%add3_i_i_i_5 = fadd i32 %add3_i_i_i_i_5, i32 %fpBuffer_5_2_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3813 'fadd' 'add3_i_i_i_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3814 [6/7] (2.34ns)   --->   "%fpBuffer_5_4_1 = fadd i32 %add3_i_i_i_i_5_2, i32 %fpBuffer_5_6_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3814 'fadd' 'fpBuffer_5_4_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3815 [6/7] (2.34ns)   --->   "%add3_i_i_i_5_2 = fadd i32 %add3_i_i_i_i_5_4, i32 %fpBuffer_5_10_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3815 'fadd' 'add3_i_i_i_5_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3816 [6/7] (2.34ns)   --->   "%fpBuffer_5_12_1 = fadd i32 %add3_i_i_i_i_5_6, i32 %fpBuffer_5_14_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3816 'fadd' 'fpBuffer_5_12_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3817 [7/7] (2.34ns)   --->   "%add3_i_i_i_6 = fadd i32 %add3_i_i_i_i_6, i32 %fpBuffer_6_2_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3817 'fadd' 'add3_i_i_i_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3818 [7/7] (2.34ns)   --->   "%fpBuffer_6_4_1 = fadd i32 %add3_i_i_i_i_6_2, i32 %fpBuffer_6_6_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3818 'fadd' 'fpBuffer_6_4_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3819 [7/7] (2.34ns)   --->   "%add3_i_i_i_6_2 = fadd i32 %add3_i_i_i_i_6_4, i32 %fpBuffer_6_10_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3819 'fadd' 'add3_i_i_i_6_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3820 [7/7] (2.34ns)   --->   "%fpBuffer_6_12_1 = fadd i32 %add3_i_i_i_i_6_6, i32 %fpBuffer_6_14_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3820 'fadd' 'fpBuffer_6_12_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3821 [7/7] (2.34ns)   --->   "%add3_i_i_i_7 = fadd i32 %add3_i_i_i_i_7, i32 %fpBuffer_7_2_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3821 'fadd' 'add3_i_i_i_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3822 [7/7] (2.34ns)   --->   "%fpBuffer_7_4_1 = fadd i32 %add3_i_i_i_i_7_2, i32 %fpBuffer_7_6_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3822 'fadd' 'fpBuffer_7_4_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3823 [7/7] (2.34ns)   --->   "%add3_i_i_i_7_2 = fadd i32 %add3_i_i_i_i_7_4, i32 %fpBuffer_7_10_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3823 'fadd' 'add3_i_i_i_7_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3824 [7/7] (2.34ns)   --->   "%fpBuffer_7_12_1 = fadd i32 %add3_i_i_i_i_7_6, i32 %fpBuffer_7_14_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3824 'fadd' 'fpBuffer_7_12_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3825 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_8 = fadd i32 %fpBuffer_8_0, i32 %fpBuffer_8_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3825 'fadd' 'add3_i_i_i_i_8' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3826 [1/7] (2.34ns)   --->   "%fpBuffer_8_2_1 = fadd i32 %fpBuffer_8_2, i32 %fpBuffer_8_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3826 'fadd' 'fpBuffer_8_2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3827 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_8_2 = fadd i32 %fpBuffer_8_4, i32 %fpBuffer_8_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3827 'fadd' 'add3_i_i_i_i_8_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3828 [1/7] (2.34ns)   --->   "%fpBuffer_8_6_1 = fadd i32 %fpBuffer_8_6, i32 %fpBuffer_8_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3828 'fadd' 'fpBuffer_8_6_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3829 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_8_4 = fadd i32 %fpBuffer_8_8, i32 %fpBuffer_8_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3829 'fadd' 'add3_i_i_i_i_8_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3830 [1/7] (2.34ns)   --->   "%fpBuffer_8_10_1 = fadd i32 %fpBuffer_8_10, i32 %fpBuffer_8_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3830 'fadd' 'fpBuffer_8_10_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3831 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_8_6 = fadd i32 %fpBuffer_8_12, i32 %fpBuffer_8_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3831 'fadd' 'add3_i_i_i_i_8_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3832 [1/7] (2.34ns)   --->   "%fpBuffer_8_14_1 = fadd i32 %fpBuffer_8_14, i32 %fpBuffer_8_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3832 'fadd' 'fpBuffer_8_14_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3833 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_9 = fadd i32 %fpBuffer_9_0, i32 %fpBuffer_9_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3833 'fadd' 'add3_i_i_i_i_9' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3834 [1/7] (2.34ns)   --->   "%fpBuffer_9_2_1 = fadd i32 %fpBuffer_9_2, i32 %fpBuffer_9_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3834 'fadd' 'fpBuffer_9_2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3835 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_9_2 = fadd i32 %fpBuffer_9_4, i32 %fpBuffer_9_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3835 'fadd' 'add3_i_i_i_i_9_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3836 [1/7] (2.34ns)   --->   "%fpBuffer_9_6_1 = fadd i32 %fpBuffer_9_6, i32 %fpBuffer_9_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3836 'fadd' 'fpBuffer_9_6_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3837 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_9_4 = fadd i32 %fpBuffer_9_8, i32 %fpBuffer_9_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3837 'fadd' 'add3_i_i_i_i_9_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3838 [1/7] (2.34ns)   --->   "%fpBuffer_9_10_1 = fadd i32 %fpBuffer_9_10, i32 %fpBuffer_9_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3838 'fadd' 'fpBuffer_9_10_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3839 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_9_6 = fadd i32 %fpBuffer_9_12, i32 %fpBuffer_9_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3839 'fadd' 'add3_i_i_i_i_9_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3840 [1/7] (2.34ns)   --->   "%fpBuffer_9_14_1 = fadd i32 %fpBuffer_9_14, i32 %fpBuffer_9_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3840 'fadd' 'fpBuffer_9_14_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3841 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_10 = fadd i32 %fpBuffer_10_0, i32 %fpBuffer_10_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3841 'fadd' 'add3_i_i_i_i_10' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3842 [2/7] (2.34ns)   --->   "%fpBuffer_10_2_1 = fadd i32 %fpBuffer_10_2, i32 %fpBuffer_10_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3842 'fadd' 'fpBuffer_10_2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3843 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_10_2 = fadd i32 %fpBuffer_10_4, i32 %fpBuffer_10_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3843 'fadd' 'add3_i_i_i_i_10_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3844 [2/7] (2.34ns)   --->   "%fpBuffer_10_6_1 = fadd i32 %fpBuffer_10_6, i32 %fpBuffer_10_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3844 'fadd' 'fpBuffer_10_6_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3845 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_10_4 = fadd i32 %fpBuffer_10_8, i32 %fpBuffer_10_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3845 'fadd' 'add3_i_i_i_i_10_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3846 [2/7] (2.34ns)   --->   "%fpBuffer_10_10_1 = fadd i32 %fpBuffer_10_10, i32 %fpBuffer_10_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3846 'fadd' 'fpBuffer_10_10_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3847 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_10_6 = fadd i32 %fpBuffer_10_12, i32 %fpBuffer_10_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3847 'fadd' 'add3_i_i_i_i_10_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3848 [2/7] (2.34ns)   --->   "%fpBuffer_10_14_1 = fadd i32 %fpBuffer_10_14, i32 %fpBuffer_10_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3848 'fadd' 'fpBuffer_10_14_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3849 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_11 = fadd i32 %fpBuffer_11_0, i32 %fpBuffer_11_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3849 'fadd' 'add3_i_i_i_i_11' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3850 [2/7] (2.34ns)   --->   "%fpBuffer_11_2_1 = fadd i32 %fpBuffer_11_2, i32 %fpBuffer_11_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3850 'fadd' 'fpBuffer_11_2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3851 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_11_2 = fadd i32 %fpBuffer_11_4, i32 %fpBuffer_11_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3851 'fadd' 'add3_i_i_i_i_11_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3852 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_11_3 = fadd i32 %bitcast_ln79_182, i32 %bitcast_ln79_183" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3852 'fadd' 'add3_i_i_i_i_11_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3853 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_11_4 = fadd i32 %bitcast_ln79_184, i32 %bitcast_ln79_185" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3853 'fadd' 'add3_i_i_i_i_11_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3854 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_11_5 = fadd i32 %bitcast_ln79_186, i32 %bitcast_ln79_187" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3854 'fadd' 'add3_i_i_i_i_11_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3855 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_11_6 = fadd i32 %bitcast_ln79_188, i32 %bitcast_ln79_189" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3855 'fadd' 'add3_i_i_i_i_11_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3856 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_11_7 = fadd i32 %bitcast_ln79_190, i32 %bitcast_ln79_191" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3856 'fadd' 'add3_i_i_i_i_11_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3857 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_12 = fadd i32 %bitcast_ln79_192, i32 %bitcast_ln79_193" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3857 'fadd' 'add3_i_i_i_i_12' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3858 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_12_1 = fadd i32 %bitcast_ln79_194, i32 %bitcast_ln79_195" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3858 'fadd' 'add3_i_i_i_i_12_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3859 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_12_2 = fadd i32 %bitcast_ln79_196, i32 %bitcast_ln79_197" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3859 'fadd' 'add3_i_i_i_i_12_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3860 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_12_3 = fadd i32 %bitcast_ln79_198, i32 %bitcast_ln79_199" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3860 'fadd' 'add3_i_i_i_i_12_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3861 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_12_4 = fadd i32 %bitcast_ln79_200, i32 %bitcast_ln79_201" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3861 'fadd' 'add3_i_i_i_i_12_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3862 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_12_5 = fadd i32 %bitcast_ln79_202, i32 %bitcast_ln79_203" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3862 'fadd' 'add3_i_i_i_i_12_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3863 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_12_6 = fadd i32 %bitcast_ln79_204, i32 %bitcast_ln79_205" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3863 'fadd' 'add3_i_i_i_i_12_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3864 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_12_7 = fadd i32 %bitcast_ln79_206, i32 %bitcast_ln79_207" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3864 'fadd' 'add3_i_i_i_i_12_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3865 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_13 = fadd i32 %bitcast_ln79_208, i32 %bitcast_ln79_209" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3865 'fadd' 'add3_i_i_i_i_13' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3866 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_13_1 = fadd i32 %bitcast_ln79_210, i32 %bitcast_ln79_211" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3866 'fadd' 'add3_i_i_i_i_13_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3867 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_13_2 = fadd i32 %bitcast_ln79_212, i32 %bitcast_ln79_213" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3867 'fadd' 'add3_i_i_i_i_13_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3868 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_13_3 = fadd i32 %bitcast_ln79_214, i32 %bitcast_ln79_215" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3868 'fadd' 'add3_i_i_i_i_13_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3869 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_13_4 = fadd i32 %bitcast_ln79_216, i32 %bitcast_ln79_217" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3869 'fadd' 'add3_i_i_i_i_13_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3870 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_13_5 = fadd i32 %bitcast_ln79_218, i32 %bitcast_ln79_219" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3870 'fadd' 'add3_i_i_i_i_13_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3871 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_13_6 = fadd i32 %bitcast_ln79_220, i32 %bitcast_ln79_221" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3871 'fadd' 'add3_i_i_i_i_13_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3872 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_13_7 = fadd i32 %bitcast_ln79_222, i32 %bitcast_ln79_223" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3872 'fadd' 'add3_i_i_i_i_13_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3873 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_14 = fadd i32 %bitcast_ln79_224, i32 %bitcast_ln79_225" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3873 'fadd' 'add3_i_i_i_i_14' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3874 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_14_1 = fadd i32 %bitcast_ln79_226, i32 %bitcast_ln79_227" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3874 'fadd' 'add3_i_i_i_i_14_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3875 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_14_2 = fadd i32 %bitcast_ln79_228, i32 %bitcast_ln79_229" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3875 'fadd' 'add3_i_i_i_i_14_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3876 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_14_3 = fadd i32 %bitcast_ln79_230, i32 %bitcast_ln79_231" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3876 'fadd' 'add3_i_i_i_i_14_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3877 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_14_4 = fadd i32 %bitcast_ln79_232, i32 %bitcast_ln79_233" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3877 'fadd' 'add3_i_i_i_i_14_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3878 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_14_5 = fadd i32 %bitcast_ln79_234, i32 %bitcast_ln79_235" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3878 'fadd' 'add3_i_i_i_i_14_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3879 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_14_6 = fadd i32 %bitcast_ln79_236, i32 %bitcast_ln79_237" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3879 'fadd' 'add3_i_i_i_i_14_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3880 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_14_7 = fadd i32 %bitcast_ln79_238, i32 %bitcast_ln79_239" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3880 'fadd' 'add3_i_i_i_i_14_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3881 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_15 = fadd i32 %bitcast_ln79_240, i32 %bitcast_ln79_241" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3881 'fadd' 'add3_i_i_i_i_15' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3882 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_15_1 = fadd i32 %bitcast_ln79_242, i32 %bitcast_ln79_243" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3882 'fadd' 'add3_i_i_i_i_15_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3883 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_15_2 = fadd i32 %bitcast_ln79_244, i32 %bitcast_ln79_245" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3883 'fadd' 'add3_i_i_i_i_15_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3884 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_15_3 = fadd i32 %bitcast_ln79_246, i32 %bitcast_ln79_247" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3884 'fadd' 'add3_i_i_i_i_15_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3885 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_15_4 = fadd i32 %bitcast_ln79_248, i32 %bitcast_ln79_249" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3885 'fadd' 'add3_i_i_i_i_15_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3886 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_15_5 = fadd i32 %bitcast_ln79_250, i32 %bitcast_ln79_251" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3886 'fadd' 'add3_i_i_i_i_15_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3887 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_15_6 = fadd i32 %bitcast_ln79_252, i32 %bitcast_ln79_253" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3887 'fadd' 'add3_i_i_i_i_15_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3888 [4/7] (2.34ns)   --->   "%add3_i_i_i_i_15_7 = fadd i32 %bitcast_ln79_254, i32 %bitcast_ln79_255" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3888 'fadd' 'add3_i_i_i_i_15_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.34>
ST_14 : Operation 3889 [3/7] (2.34ns)   --->   "%add3_i_i_i = fadd i32 %add3_i_i_i_i, i32 %add3_i_i_i_i_s" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3889 'fadd' 'add3_i_i_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3890 [3/7] (2.34ns)   --->   "%add3_i_i_i_s = fadd i32 %add3_i_i_i_i_16, i32 %add3_i_i_i_i_17" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3890 'fadd' 'add3_i_i_i_s' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3891 [3/7] (2.34ns)   --->   "%add3_i_i_i_16 = fadd i32 %add3_i_i_i_i_18, i32 %add3_i_i_i_i_19" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3891 'fadd' 'add3_i_i_i_16' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3892 [3/7] (2.34ns)   --->   "%add3_i_i_i_17 = fadd i32 %add3_i_i_i_i_20, i32 %add3_i_i_i_i_21" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3892 'fadd' 'add3_i_i_i_17' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3893 [3/7] (2.34ns)   --->   "%add3_i_i_i_1 = fadd i32 %add3_i_i_i_i_1, i32 %add3_i_i_i_i_1_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3893 'fadd' 'add3_i_i_i_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3894 [3/7] (2.34ns)   --->   "%add3_i_i_i_1_1 = fadd i32 %add3_i_i_i_i_1_2, i32 %add3_i_i_i_i_1_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3894 'fadd' 'add3_i_i_i_1_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3895 [3/7] (2.34ns)   --->   "%add3_i_i_i_1_2 = fadd i32 %add3_i_i_i_i_1_4, i32 %add3_i_i_i_i_1_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3895 'fadd' 'add3_i_i_i_1_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3896 [3/7] (2.34ns)   --->   "%add3_i_i_i_1_3 = fadd i32 %add3_i_i_i_i_1_6, i32 %add3_i_i_i_i_1_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3896 'fadd' 'add3_i_i_i_1_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3897 [4/7] (2.34ns)   --->   "%add3_i_i_i_2 = fadd i32 %add3_i_i_i_i_2, i32 %add3_i_i_i_i_2_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3897 'fadd' 'add3_i_i_i_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3898 [4/7] (2.34ns)   --->   "%add3_i_i_i_2_1 = fadd i32 %add3_i_i_i_i_2_2, i32 %add3_i_i_i_i_2_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3898 'fadd' 'add3_i_i_i_2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3899 [4/7] (2.34ns)   --->   "%add3_i_i_i_2_2 = fadd i32 %add3_i_i_i_i_2_4, i32 %add3_i_i_i_i_2_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3899 'fadd' 'add3_i_i_i_2_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3900 [4/7] (2.34ns)   --->   "%add3_i_i_i_2_3 = fadd i32 %add3_i_i_i_i_2_6, i32 %add3_i_i_i_i_2_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3900 'fadd' 'add3_i_i_i_2_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3901 [4/7] (2.34ns)   --->   "%add3_i_i_i_3 = fadd i32 %add3_i_i_i_i_3, i32 %add3_i_i_i_i_3_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3901 'fadd' 'add3_i_i_i_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3902 [4/7] (2.34ns)   --->   "%add3_i_i_i_3_1 = fadd i32 %add3_i_i_i_i_3_2, i32 %add3_i_i_i_i_3_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3902 'fadd' 'add3_i_i_i_3_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3903 [4/7] (2.34ns)   --->   "%add3_i_i_i_3_2 = fadd i32 %add3_i_i_i_i_3_4, i32 %add3_i_i_i_i_3_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3903 'fadd' 'add3_i_i_i_3_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3904 [4/7] (2.34ns)   --->   "%add3_i_i_i_3_3 = fadd i32 %add3_i_i_i_i_3_6, i32 %add3_i_i_i_i_3_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3904 'fadd' 'add3_i_i_i_3_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3905 [5/7] (2.34ns)   --->   "%add3_i_i_i_4 = fadd i32 %add3_i_i_i_i_4, i32 %add3_i_i_i_i_4_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3905 'fadd' 'add3_i_i_i_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3906 [5/7] (2.34ns)   --->   "%add3_i_i_i_4_1 = fadd i32 %add3_i_i_i_i_4_2, i32 %add3_i_i_i_i_4_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3906 'fadd' 'add3_i_i_i_4_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3907 [5/7] (2.34ns)   --->   "%add3_i_i_i_4_2 = fadd i32 %add3_i_i_i_i_4_4, i32 %fpBuffer_4_10_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3907 'fadd' 'add3_i_i_i_4_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3908 [5/7] (2.34ns)   --->   "%fpBuffer_4_12_1 = fadd i32 %add3_i_i_i_i_4_6, i32 %fpBuffer_4_14_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3908 'fadd' 'fpBuffer_4_12_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3909 [5/7] (2.34ns)   --->   "%add3_i_i_i_5 = fadd i32 %add3_i_i_i_i_5, i32 %fpBuffer_5_2_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3909 'fadd' 'add3_i_i_i_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3910 [5/7] (2.34ns)   --->   "%fpBuffer_5_4_1 = fadd i32 %add3_i_i_i_i_5_2, i32 %fpBuffer_5_6_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3910 'fadd' 'fpBuffer_5_4_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3911 [5/7] (2.34ns)   --->   "%add3_i_i_i_5_2 = fadd i32 %add3_i_i_i_i_5_4, i32 %fpBuffer_5_10_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3911 'fadd' 'add3_i_i_i_5_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3912 [5/7] (2.34ns)   --->   "%fpBuffer_5_12_1 = fadd i32 %add3_i_i_i_i_5_6, i32 %fpBuffer_5_14_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3912 'fadd' 'fpBuffer_5_12_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3913 [6/7] (2.34ns)   --->   "%add3_i_i_i_6 = fadd i32 %add3_i_i_i_i_6, i32 %fpBuffer_6_2_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3913 'fadd' 'add3_i_i_i_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3914 [6/7] (2.34ns)   --->   "%fpBuffer_6_4_1 = fadd i32 %add3_i_i_i_i_6_2, i32 %fpBuffer_6_6_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3914 'fadd' 'fpBuffer_6_4_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3915 [6/7] (2.34ns)   --->   "%add3_i_i_i_6_2 = fadd i32 %add3_i_i_i_i_6_4, i32 %fpBuffer_6_10_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3915 'fadd' 'add3_i_i_i_6_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3916 [6/7] (2.34ns)   --->   "%fpBuffer_6_12_1 = fadd i32 %add3_i_i_i_i_6_6, i32 %fpBuffer_6_14_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3916 'fadd' 'fpBuffer_6_12_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3917 [6/7] (2.34ns)   --->   "%add3_i_i_i_7 = fadd i32 %add3_i_i_i_i_7, i32 %fpBuffer_7_2_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3917 'fadd' 'add3_i_i_i_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3918 [6/7] (2.34ns)   --->   "%fpBuffer_7_4_1 = fadd i32 %add3_i_i_i_i_7_2, i32 %fpBuffer_7_6_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3918 'fadd' 'fpBuffer_7_4_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3919 [6/7] (2.34ns)   --->   "%add3_i_i_i_7_2 = fadd i32 %add3_i_i_i_i_7_4, i32 %fpBuffer_7_10_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3919 'fadd' 'add3_i_i_i_7_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3920 [6/7] (2.34ns)   --->   "%fpBuffer_7_12_1 = fadd i32 %add3_i_i_i_i_7_6, i32 %fpBuffer_7_14_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3920 'fadd' 'fpBuffer_7_12_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3921 [7/7] (2.34ns)   --->   "%add3_i_i_i_8 = fadd i32 %add3_i_i_i_i_8, i32 %fpBuffer_8_2_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3921 'fadd' 'add3_i_i_i_8' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3922 [7/7] (2.34ns)   --->   "%fpBuffer_8_4_1 = fadd i32 %add3_i_i_i_i_8_2, i32 %fpBuffer_8_6_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3922 'fadd' 'fpBuffer_8_4_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3923 [7/7] (2.34ns)   --->   "%add3_i_i_i_8_2 = fadd i32 %add3_i_i_i_i_8_4, i32 %fpBuffer_8_10_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3923 'fadd' 'add3_i_i_i_8_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3924 [7/7] (2.34ns)   --->   "%fpBuffer_8_12_1 = fadd i32 %add3_i_i_i_i_8_6, i32 %fpBuffer_8_14_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3924 'fadd' 'fpBuffer_8_12_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3925 [7/7] (2.34ns)   --->   "%add3_i_i_i_9 = fadd i32 %add3_i_i_i_i_9, i32 %fpBuffer_9_2_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3925 'fadd' 'add3_i_i_i_9' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3926 [7/7] (2.34ns)   --->   "%fpBuffer_9_4_1 = fadd i32 %add3_i_i_i_i_9_2, i32 %fpBuffer_9_6_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3926 'fadd' 'fpBuffer_9_4_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3927 [7/7] (2.34ns)   --->   "%add3_i_i_i_9_2 = fadd i32 %add3_i_i_i_i_9_4, i32 %fpBuffer_9_10_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3927 'fadd' 'add3_i_i_i_9_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3928 [7/7] (2.34ns)   --->   "%fpBuffer_9_12_1 = fadd i32 %add3_i_i_i_i_9_6, i32 %fpBuffer_9_14_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3928 'fadd' 'fpBuffer_9_12_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3929 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_10 = fadd i32 %fpBuffer_10_0, i32 %fpBuffer_10_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3929 'fadd' 'add3_i_i_i_i_10' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3930 [1/7] (2.34ns)   --->   "%fpBuffer_10_2_1 = fadd i32 %fpBuffer_10_2, i32 %fpBuffer_10_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3930 'fadd' 'fpBuffer_10_2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3931 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_10_2 = fadd i32 %fpBuffer_10_4, i32 %fpBuffer_10_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3931 'fadd' 'add3_i_i_i_i_10_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3932 [1/7] (2.34ns)   --->   "%fpBuffer_10_6_1 = fadd i32 %fpBuffer_10_6, i32 %fpBuffer_10_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3932 'fadd' 'fpBuffer_10_6_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3933 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_10_4 = fadd i32 %fpBuffer_10_8, i32 %fpBuffer_10_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3933 'fadd' 'add3_i_i_i_i_10_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3934 [1/7] (2.34ns)   --->   "%fpBuffer_10_10_1 = fadd i32 %fpBuffer_10_10, i32 %fpBuffer_10_11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3934 'fadd' 'fpBuffer_10_10_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3935 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_10_6 = fadd i32 %fpBuffer_10_12, i32 %fpBuffer_10_13" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3935 'fadd' 'add3_i_i_i_i_10_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3936 [1/7] (2.34ns)   --->   "%fpBuffer_10_14_1 = fadd i32 %fpBuffer_10_14, i32 %fpBuffer_10_15" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3936 'fadd' 'fpBuffer_10_14_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3937 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_11 = fadd i32 %fpBuffer_11_0, i32 %fpBuffer_11_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3937 'fadd' 'add3_i_i_i_i_11' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3938 [1/7] (2.34ns)   --->   "%fpBuffer_11_2_1 = fadd i32 %fpBuffer_11_2, i32 %fpBuffer_11_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3938 'fadd' 'fpBuffer_11_2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3939 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_11_2 = fadd i32 %fpBuffer_11_4, i32 %fpBuffer_11_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3939 'fadd' 'add3_i_i_i_i_11_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3940 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_11_3 = fadd i32 %bitcast_ln79_182, i32 %bitcast_ln79_183" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3940 'fadd' 'add3_i_i_i_i_11_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3941 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_11_4 = fadd i32 %bitcast_ln79_184, i32 %bitcast_ln79_185" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3941 'fadd' 'add3_i_i_i_i_11_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3942 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_11_5 = fadd i32 %bitcast_ln79_186, i32 %bitcast_ln79_187" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3942 'fadd' 'add3_i_i_i_i_11_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3943 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_11_6 = fadd i32 %bitcast_ln79_188, i32 %bitcast_ln79_189" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3943 'fadd' 'add3_i_i_i_i_11_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3944 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_11_7 = fadd i32 %bitcast_ln79_190, i32 %bitcast_ln79_191" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3944 'fadd' 'add3_i_i_i_i_11_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3945 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_12 = fadd i32 %bitcast_ln79_192, i32 %bitcast_ln79_193" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3945 'fadd' 'add3_i_i_i_i_12' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3946 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_12_1 = fadd i32 %bitcast_ln79_194, i32 %bitcast_ln79_195" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3946 'fadd' 'add3_i_i_i_i_12_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3947 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_12_2 = fadd i32 %bitcast_ln79_196, i32 %bitcast_ln79_197" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3947 'fadd' 'add3_i_i_i_i_12_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3948 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_12_3 = fadd i32 %bitcast_ln79_198, i32 %bitcast_ln79_199" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3948 'fadd' 'add3_i_i_i_i_12_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3949 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_12_4 = fadd i32 %bitcast_ln79_200, i32 %bitcast_ln79_201" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3949 'fadd' 'add3_i_i_i_i_12_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3950 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_12_5 = fadd i32 %bitcast_ln79_202, i32 %bitcast_ln79_203" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3950 'fadd' 'add3_i_i_i_i_12_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3951 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_12_6 = fadd i32 %bitcast_ln79_204, i32 %bitcast_ln79_205" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3951 'fadd' 'add3_i_i_i_i_12_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3952 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_12_7 = fadd i32 %bitcast_ln79_206, i32 %bitcast_ln79_207" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3952 'fadd' 'add3_i_i_i_i_12_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3953 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_13 = fadd i32 %bitcast_ln79_208, i32 %bitcast_ln79_209" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3953 'fadd' 'add3_i_i_i_i_13' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3954 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_13_1 = fadd i32 %bitcast_ln79_210, i32 %bitcast_ln79_211" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3954 'fadd' 'add3_i_i_i_i_13_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3955 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_13_2 = fadd i32 %bitcast_ln79_212, i32 %bitcast_ln79_213" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3955 'fadd' 'add3_i_i_i_i_13_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3956 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_13_3 = fadd i32 %bitcast_ln79_214, i32 %bitcast_ln79_215" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3956 'fadd' 'add3_i_i_i_i_13_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3957 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_13_4 = fadd i32 %bitcast_ln79_216, i32 %bitcast_ln79_217" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3957 'fadd' 'add3_i_i_i_i_13_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3958 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_13_5 = fadd i32 %bitcast_ln79_218, i32 %bitcast_ln79_219" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3958 'fadd' 'add3_i_i_i_i_13_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3959 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_13_6 = fadd i32 %bitcast_ln79_220, i32 %bitcast_ln79_221" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3959 'fadd' 'add3_i_i_i_i_13_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3960 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_13_7 = fadd i32 %bitcast_ln79_222, i32 %bitcast_ln79_223" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3960 'fadd' 'add3_i_i_i_i_13_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3961 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_14 = fadd i32 %bitcast_ln79_224, i32 %bitcast_ln79_225" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3961 'fadd' 'add3_i_i_i_i_14' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3962 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_14_1 = fadd i32 %bitcast_ln79_226, i32 %bitcast_ln79_227" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3962 'fadd' 'add3_i_i_i_i_14_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3963 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_14_2 = fadd i32 %bitcast_ln79_228, i32 %bitcast_ln79_229" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3963 'fadd' 'add3_i_i_i_i_14_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3964 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_14_3 = fadd i32 %bitcast_ln79_230, i32 %bitcast_ln79_231" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3964 'fadd' 'add3_i_i_i_i_14_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3965 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_14_4 = fadd i32 %bitcast_ln79_232, i32 %bitcast_ln79_233" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3965 'fadd' 'add3_i_i_i_i_14_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3966 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_14_5 = fadd i32 %bitcast_ln79_234, i32 %bitcast_ln79_235" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3966 'fadd' 'add3_i_i_i_i_14_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3967 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_14_6 = fadd i32 %bitcast_ln79_236, i32 %bitcast_ln79_237" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3967 'fadd' 'add3_i_i_i_i_14_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3968 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_14_7 = fadd i32 %bitcast_ln79_238, i32 %bitcast_ln79_239" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3968 'fadd' 'add3_i_i_i_i_14_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3969 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_15 = fadd i32 %bitcast_ln79_240, i32 %bitcast_ln79_241" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3969 'fadd' 'add3_i_i_i_i_15' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3970 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_15_1 = fadd i32 %bitcast_ln79_242, i32 %bitcast_ln79_243" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3970 'fadd' 'add3_i_i_i_i_15_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3971 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_15_2 = fadd i32 %bitcast_ln79_244, i32 %bitcast_ln79_245" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3971 'fadd' 'add3_i_i_i_i_15_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3972 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_15_3 = fadd i32 %bitcast_ln79_246, i32 %bitcast_ln79_247" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3972 'fadd' 'add3_i_i_i_i_15_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3973 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_15_4 = fadd i32 %bitcast_ln79_248, i32 %bitcast_ln79_249" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3973 'fadd' 'add3_i_i_i_i_15_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3974 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_15_5 = fadd i32 %bitcast_ln79_250, i32 %bitcast_ln79_251" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3974 'fadd' 'add3_i_i_i_i_15_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3975 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_15_6 = fadd i32 %bitcast_ln79_252, i32 %bitcast_ln79_253" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3975 'fadd' 'add3_i_i_i_i_15_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3976 [3/7] (2.34ns)   --->   "%add3_i_i_i_i_15_7 = fadd i32 %bitcast_ln79_254, i32 %bitcast_ln79_255" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 3976 'fadd' 'add3_i_i_i_i_15_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.34>
ST_15 : Operation 3977 [2/7] (2.34ns)   --->   "%add3_i_i_i = fadd i32 %add3_i_i_i_i, i32 %add3_i_i_i_i_s" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3977 'fadd' 'add3_i_i_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3978 [2/7] (2.34ns)   --->   "%add3_i_i_i_s = fadd i32 %add3_i_i_i_i_16, i32 %add3_i_i_i_i_17" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3978 'fadd' 'add3_i_i_i_s' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3979 [2/7] (2.34ns)   --->   "%add3_i_i_i_16 = fadd i32 %add3_i_i_i_i_18, i32 %add3_i_i_i_i_19" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3979 'fadd' 'add3_i_i_i_16' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3980 [2/7] (2.34ns)   --->   "%add3_i_i_i_17 = fadd i32 %add3_i_i_i_i_20, i32 %add3_i_i_i_i_21" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3980 'fadd' 'add3_i_i_i_17' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3981 [2/7] (2.34ns)   --->   "%add3_i_i_i_1 = fadd i32 %add3_i_i_i_i_1, i32 %add3_i_i_i_i_1_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3981 'fadd' 'add3_i_i_i_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3982 [2/7] (2.34ns)   --->   "%add3_i_i_i_1_1 = fadd i32 %add3_i_i_i_i_1_2, i32 %add3_i_i_i_i_1_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3982 'fadd' 'add3_i_i_i_1_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3983 [2/7] (2.34ns)   --->   "%add3_i_i_i_1_2 = fadd i32 %add3_i_i_i_i_1_4, i32 %add3_i_i_i_i_1_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3983 'fadd' 'add3_i_i_i_1_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3984 [2/7] (2.34ns)   --->   "%add3_i_i_i_1_3 = fadd i32 %add3_i_i_i_i_1_6, i32 %add3_i_i_i_i_1_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3984 'fadd' 'add3_i_i_i_1_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3985 [3/7] (2.34ns)   --->   "%add3_i_i_i_2 = fadd i32 %add3_i_i_i_i_2, i32 %add3_i_i_i_i_2_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3985 'fadd' 'add3_i_i_i_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3986 [3/7] (2.34ns)   --->   "%add3_i_i_i_2_1 = fadd i32 %add3_i_i_i_i_2_2, i32 %add3_i_i_i_i_2_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3986 'fadd' 'add3_i_i_i_2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3987 [3/7] (2.34ns)   --->   "%add3_i_i_i_2_2 = fadd i32 %add3_i_i_i_i_2_4, i32 %add3_i_i_i_i_2_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3987 'fadd' 'add3_i_i_i_2_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3988 [3/7] (2.34ns)   --->   "%add3_i_i_i_2_3 = fadd i32 %add3_i_i_i_i_2_6, i32 %add3_i_i_i_i_2_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3988 'fadd' 'add3_i_i_i_2_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3989 [3/7] (2.34ns)   --->   "%add3_i_i_i_3 = fadd i32 %add3_i_i_i_i_3, i32 %add3_i_i_i_i_3_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3989 'fadd' 'add3_i_i_i_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3990 [3/7] (2.34ns)   --->   "%add3_i_i_i_3_1 = fadd i32 %add3_i_i_i_i_3_2, i32 %add3_i_i_i_i_3_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3990 'fadd' 'add3_i_i_i_3_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3991 [3/7] (2.34ns)   --->   "%add3_i_i_i_3_2 = fadd i32 %add3_i_i_i_i_3_4, i32 %add3_i_i_i_i_3_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3991 'fadd' 'add3_i_i_i_3_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3992 [3/7] (2.34ns)   --->   "%add3_i_i_i_3_3 = fadd i32 %add3_i_i_i_i_3_6, i32 %add3_i_i_i_i_3_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3992 'fadd' 'add3_i_i_i_3_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3993 [4/7] (2.34ns)   --->   "%add3_i_i_i_4 = fadd i32 %add3_i_i_i_i_4, i32 %add3_i_i_i_i_4_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3993 'fadd' 'add3_i_i_i_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3994 [4/7] (2.34ns)   --->   "%add3_i_i_i_4_1 = fadd i32 %add3_i_i_i_i_4_2, i32 %add3_i_i_i_i_4_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3994 'fadd' 'add3_i_i_i_4_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3995 [4/7] (2.34ns)   --->   "%add3_i_i_i_4_2 = fadd i32 %add3_i_i_i_i_4_4, i32 %fpBuffer_4_10_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3995 'fadd' 'add3_i_i_i_4_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3996 [4/7] (2.34ns)   --->   "%fpBuffer_4_12_1 = fadd i32 %add3_i_i_i_i_4_6, i32 %fpBuffer_4_14_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3996 'fadd' 'fpBuffer_4_12_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3997 [4/7] (2.34ns)   --->   "%add3_i_i_i_5 = fadd i32 %add3_i_i_i_i_5, i32 %fpBuffer_5_2_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3997 'fadd' 'add3_i_i_i_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3998 [4/7] (2.34ns)   --->   "%fpBuffer_5_4_1 = fadd i32 %add3_i_i_i_i_5_2, i32 %fpBuffer_5_6_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3998 'fadd' 'fpBuffer_5_4_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3999 [4/7] (2.34ns)   --->   "%add3_i_i_i_5_2 = fadd i32 %add3_i_i_i_i_5_4, i32 %fpBuffer_5_10_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 3999 'fadd' 'add3_i_i_i_5_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4000 [4/7] (2.34ns)   --->   "%fpBuffer_5_12_1 = fadd i32 %add3_i_i_i_i_5_6, i32 %fpBuffer_5_14_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4000 'fadd' 'fpBuffer_5_12_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4001 [5/7] (2.34ns)   --->   "%add3_i_i_i_6 = fadd i32 %add3_i_i_i_i_6, i32 %fpBuffer_6_2_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4001 'fadd' 'add3_i_i_i_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4002 [5/7] (2.34ns)   --->   "%fpBuffer_6_4_1 = fadd i32 %add3_i_i_i_i_6_2, i32 %fpBuffer_6_6_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4002 'fadd' 'fpBuffer_6_4_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4003 [5/7] (2.34ns)   --->   "%add3_i_i_i_6_2 = fadd i32 %add3_i_i_i_i_6_4, i32 %fpBuffer_6_10_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4003 'fadd' 'add3_i_i_i_6_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4004 [5/7] (2.34ns)   --->   "%fpBuffer_6_12_1 = fadd i32 %add3_i_i_i_i_6_6, i32 %fpBuffer_6_14_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4004 'fadd' 'fpBuffer_6_12_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4005 [5/7] (2.34ns)   --->   "%add3_i_i_i_7 = fadd i32 %add3_i_i_i_i_7, i32 %fpBuffer_7_2_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4005 'fadd' 'add3_i_i_i_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4006 [5/7] (2.34ns)   --->   "%fpBuffer_7_4_1 = fadd i32 %add3_i_i_i_i_7_2, i32 %fpBuffer_7_6_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4006 'fadd' 'fpBuffer_7_4_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4007 [5/7] (2.34ns)   --->   "%add3_i_i_i_7_2 = fadd i32 %add3_i_i_i_i_7_4, i32 %fpBuffer_7_10_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4007 'fadd' 'add3_i_i_i_7_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4008 [5/7] (2.34ns)   --->   "%fpBuffer_7_12_1 = fadd i32 %add3_i_i_i_i_7_6, i32 %fpBuffer_7_14_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4008 'fadd' 'fpBuffer_7_12_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4009 [6/7] (2.34ns)   --->   "%add3_i_i_i_8 = fadd i32 %add3_i_i_i_i_8, i32 %fpBuffer_8_2_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4009 'fadd' 'add3_i_i_i_8' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4010 [6/7] (2.34ns)   --->   "%fpBuffer_8_4_1 = fadd i32 %add3_i_i_i_i_8_2, i32 %fpBuffer_8_6_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4010 'fadd' 'fpBuffer_8_4_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4011 [6/7] (2.34ns)   --->   "%add3_i_i_i_8_2 = fadd i32 %add3_i_i_i_i_8_4, i32 %fpBuffer_8_10_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4011 'fadd' 'add3_i_i_i_8_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4012 [6/7] (2.34ns)   --->   "%fpBuffer_8_12_1 = fadd i32 %add3_i_i_i_i_8_6, i32 %fpBuffer_8_14_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4012 'fadd' 'fpBuffer_8_12_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4013 [6/7] (2.34ns)   --->   "%add3_i_i_i_9 = fadd i32 %add3_i_i_i_i_9, i32 %fpBuffer_9_2_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4013 'fadd' 'add3_i_i_i_9' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4014 [6/7] (2.34ns)   --->   "%fpBuffer_9_4_1 = fadd i32 %add3_i_i_i_i_9_2, i32 %fpBuffer_9_6_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4014 'fadd' 'fpBuffer_9_4_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4015 [6/7] (2.34ns)   --->   "%add3_i_i_i_9_2 = fadd i32 %add3_i_i_i_i_9_4, i32 %fpBuffer_9_10_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4015 'fadd' 'add3_i_i_i_9_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4016 [6/7] (2.34ns)   --->   "%fpBuffer_9_12_1 = fadd i32 %add3_i_i_i_i_9_6, i32 %fpBuffer_9_14_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4016 'fadd' 'fpBuffer_9_12_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4017 [7/7] (2.34ns)   --->   "%add3_i_i_i_10 = fadd i32 %add3_i_i_i_i_10, i32 %fpBuffer_10_2_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4017 'fadd' 'add3_i_i_i_10' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4018 [7/7] (2.34ns)   --->   "%fpBuffer_10_4_1 = fadd i32 %add3_i_i_i_i_10_2, i32 %fpBuffer_10_6_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4018 'fadd' 'fpBuffer_10_4_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4019 [7/7] (2.34ns)   --->   "%add3_i_i_i_10_2 = fadd i32 %add3_i_i_i_i_10_4, i32 %fpBuffer_10_10_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4019 'fadd' 'add3_i_i_i_10_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4020 [7/7] (2.34ns)   --->   "%fpBuffer_10_12_1 = fadd i32 %add3_i_i_i_i_10_6, i32 %fpBuffer_10_14_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4020 'fadd' 'fpBuffer_10_12_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4021 [7/7] (2.34ns)   --->   "%add3_i_i_i_11 = fadd i32 %add3_i_i_i_i_11, i32 %fpBuffer_11_2_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4021 'fadd' 'add3_i_i_i_11' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4022 [7/7] (2.34ns)   --->   "%fpBuffer_11_4_1 = fadd i32 %add3_i_i_i_i_11_2, i32 %add3_i_i_i_i_11_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4022 'fadd' 'fpBuffer_11_4_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4023 [7/7] (2.34ns)   --->   "%add3_i_i_i_11_2 = fadd i32 %add3_i_i_i_i_11_4, i32 %add3_i_i_i_i_11_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4023 'fadd' 'add3_i_i_i_11_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4024 [7/7] (2.34ns)   --->   "%add3_i_i_i_11_3 = fadd i32 %add3_i_i_i_i_11_6, i32 %add3_i_i_i_i_11_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4024 'fadd' 'add3_i_i_i_11_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4025 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_12 = fadd i32 %bitcast_ln79_192, i32 %bitcast_ln79_193" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 4025 'fadd' 'add3_i_i_i_i_12' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4026 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_12_1 = fadd i32 %bitcast_ln79_194, i32 %bitcast_ln79_195" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 4026 'fadd' 'add3_i_i_i_i_12_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4027 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_12_2 = fadd i32 %bitcast_ln79_196, i32 %bitcast_ln79_197" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 4027 'fadd' 'add3_i_i_i_i_12_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4028 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_12_3 = fadd i32 %bitcast_ln79_198, i32 %bitcast_ln79_199" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 4028 'fadd' 'add3_i_i_i_i_12_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4029 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_12_4 = fadd i32 %bitcast_ln79_200, i32 %bitcast_ln79_201" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 4029 'fadd' 'add3_i_i_i_i_12_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4030 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_12_5 = fadd i32 %bitcast_ln79_202, i32 %bitcast_ln79_203" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 4030 'fadd' 'add3_i_i_i_i_12_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4031 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_12_6 = fadd i32 %bitcast_ln79_204, i32 %bitcast_ln79_205" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 4031 'fadd' 'add3_i_i_i_i_12_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4032 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_12_7 = fadd i32 %bitcast_ln79_206, i32 %bitcast_ln79_207" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 4032 'fadd' 'add3_i_i_i_i_12_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4033 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_13 = fadd i32 %bitcast_ln79_208, i32 %bitcast_ln79_209" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 4033 'fadd' 'add3_i_i_i_i_13' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4034 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_13_1 = fadd i32 %bitcast_ln79_210, i32 %bitcast_ln79_211" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 4034 'fadd' 'add3_i_i_i_i_13_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4035 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_13_2 = fadd i32 %bitcast_ln79_212, i32 %bitcast_ln79_213" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 4035 'fadd' 'add3_i_i_i_i_13_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4036 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_13_3 = fadd i32 %bitcast_ln79_214, i32 %bitcast_ln79_215" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 4036 'fadd' 'add3_i_i_i_i_13_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4037 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_13_4 = fadd i32 %bitcast_ln79_216, i32 %bitcast_ln79_217" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 4037 'fadd' 'add3_i_i_i_i_13_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4038 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_13_5 = fadd i32 %bitcast_ln79_218, i32 %bitcast_ln79_219" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 4038 'fadd' 'add3_i_i_i_i_13_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4039 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_13_6 = fadd i32 %bitcast_ln79_220, i32 %bitcast_ln79_221" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 4039 'fadd' 'add3_i_i_i_i_13_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4040 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_13_7 = fadd i32 %bitcast_ln79_222, i32 %bitcast_ln79_223" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 4040 'fadd' 'add3_i_i_i_i_13_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4041 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_14 = fadd i32 %bitcast_ln79_224, i32 %bitcast_ln79_225" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 4041 'fadd' 'add3_i_i_i_i_14' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4042 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_14_1 = fadd i32 %bitcast_ln79_226, i32 %bitcast_ln79_227" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 4042 'fadd' 'add3_i_i_i_i_14_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4043 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_14_2 = fadd i32 %bitcast_ln79_228, i32 %bitcast_ln79_229" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 4043 'fadd' 'add3_i_i_i_i_14_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4044 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_14_3 = fadd i32 %bitcast_ln79_230, i32 %bitcast_ln79_231" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 4044 'fadd' 'add3_i_i_i_i_14_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4045 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_14_4 = fadd i32 %bitcast_ln79_232, i32 %bitcast_ln79_233" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 4045 'fadd' 'add3_i_i_i_i_14_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4046 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_14_5 = fadd i32 %bitcast_ln79_234, i32 %bitcast_ln79_235" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 4046 'fadd' 'add3_i_i_i_i_14_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4047 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_14_6 = fadd i32 %bitcast_ln79_236, i32 %bitcast_ln79_237" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 4047 'fadd' 'add3_i_i_i_i_14_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4048 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_14_7 = fadd i32 %bitcast_ln79_238, i32 %bitcast_ln79_239" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 4048 'fadd' 'add3_i_i_i_i_14_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4049 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_15 = fadd i32 %bitcast_ln79_240, i32 %bitcast_ln79_241" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 4049 'fadd' 'add3_i_i_i_i_15' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4050 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_15_1 = fadd i32 %bitcast_ln79_242, i32 %bitcast_ln79_243" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 4050 'fadd' 'add3_i_i_i_i_15_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4051 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_15_2 = fadd i32 %bitcast_ln79_244, i32 %bitcast_ln79_245" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 4051 'fadd' 'add3_i_i_i_i_15_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4052 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_15_3 = fadd i32 %bitcast_ln79_246, i32 %bitcast_ln79_247" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 4052 'fadd' 'add3_i_i_i_i_15_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4053 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_15_4 = fadd i32 %bitcast_ln79_248, i32 %bitcast_ln79_249" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 4053 'fadd' 'add3_i_i_i_i_15_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4054 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_15_5 = fadd i32 %bitcast_ln79_250, i32 %bitcast_ln79_251" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 4054 'fadd' 'add3_i_i_i_i_15_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4055 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_15_6 = fadd i32 %bitcast_ln79_252, i32 %bitcast_ln79_253" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 4055 'fadd' 'add3_i_i_i_i_15_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4056 [2/7] (2.34ns)   --->   "%add3_i_i_i_i_15_7 = fadd i32 %bitcast_ln79_254, i32 %bitcast_ln79_255" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 4056 'fadd' 'add3_i_i_i_i_15_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.34>
ST_16 : Operation 4057 [1/7] (2.34ns)   --->   "%add3_i_i_i = fadd i32 %add3_i_i_i_i, i32 %add3_i_i_i_i_s" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4057 'fadd' 'add3_i_i_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4058 [1/7] (2.34ns)   --->   "%add3_i_i_i_s = fadd i32 %add3_i_i_i_i_16, i32 %add3_i_i_i_i_17" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4058 'fadd' 'add3_i_i_i_s' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4059 [1/7] (2.34ns)   --->   "%add3_i_i_i_16 = fadd i32 %add3_i_i_i_i_18, i32 %add3_i_i_i_i_19" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4059 'fadd' 'add3_i_i_i_16' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4060 [1/7] (2.34ns)   --->   "%add3_i_i_i_17 = fadd i32 %add3_i_i_i_i_20, i32 %add3_i_i_i_i_21" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4060 'fadd' 'add3_i_i_i_17' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4061 [1/7] (2.34ns)   --->   "%add3_i_i_i_1 = fadd i32 %add3_i_i_i_i_1, i32 %add3_i_i_i_i_1_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4061 'fadd' 'add3_i_i_i_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4062 [1/7] (2.34ns)   --->   "%add3_i_i_i_1_1 = fadd i32 %add3_i_i_i_i_1_2, i32 %add3_i_i_i_i_1_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4062 'fadd' 'add3_i_i_i_1_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4063 [1/7] (2.34ns)   --->   "%add3_i_i_i_1_2 = fadd i32 %add3_i_i_i_i_1_4, i32 %add3_i_i_i_i_1_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4063 'fadd' 'add3_i_i_i_1_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4064 [1/7] (2.34ns)   --->   "%add3_i_i_i_1_3 = fadd i32 %add3_i_i_i_i_1_6, i32 %add3_i_i_i_i_1_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4064 'fadd' 'add3_i_i_i_1_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4065 [2/7] (2.34ns)   --->   "%add3_i_i_i_2 = fadd i32 %add3_i_i_i_i_2, i32 %add3_i_i_i_i_2_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4065 'fadd' 'add3_i_i_i_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4066 [2/7] (2.34ns)   --->   "%add3_i_i_i_2_1 = fadd i32 %add3_i_i_i_i_2_2, i32 %add3_i_i_i_i_2_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4066 'fadd' 'add3_i_i_i_2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4067 [2/7] (2.34ns)   --->   "%add3_i_i_i_2_2 = fadd i32 %add3_i_i_i_i_2_4, i32 %add3_i_i_i_i_2_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4067 'fadd' 'add3_i_i_i_2_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4068 [2/7] (2.34ns)   --->   "%add3_i_i_i_2_3 = fadd i32 %add3_i_i_i_i_2_6, i32 %add3_i_i_i_i_2_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4068 'fadd' 'add3_i_i_i_2_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4069 [2/7] (2.34ns)   --->   "%add3_i_i_i_3 = fadd i32 %add3_i_i_i_i_3, i32 %add3_i_i_i_i_3_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4069 'fadd' 'add3_i_i_i_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4070 [2/7] (2.34ns)   --->   "%add3_i_i_i_3_1 = fadd i32 %add3_i_i_i_i_3_2, i32 %add3_i_i_i_i_3_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4070 'fadd' 'add3_i_i_i_3_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4071 [2/7] (2.34ns)   --->   "%add3_i_i_i_3_2 = fadd i32 %add3_i_i_i_i_3_4, i32 %add3_i_i_i_i_3_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4071 'fadd' 'add3_i_i_i_3_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4072 [2/7] (2.34ns)   --->   "%add3_i_i_i_3_3 = fadd i32 %add3_i_i_i_i_3_6, i32 %add3_i_i_i_i_3_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4072 'fadd' 'add3_i_i_i_3_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4073 [3/7] (2.34ns)   --->   "%add3_i_i_i_4 = fadd i32 %add3_i_i_i_i_4, i32 %add3_i_i_i_i_4_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4073 'fadd' 'add3_i_i_i_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4074 [3/7] (2.34ns)   --->   "%add3_i_i_i_4_1 = fadd i32 %add3_i_i_i_i_4_2, i32 %add3_i_i_i_i_4_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4074 'fadd' 'add3_i_i_i_4_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4075 [3/7] (2.34ns)   --->   "%add3_i_i_i_4_2 = fadd i32 %add3_i_i_i_i_4_4, i32 %fpBuffer_4_10_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4075 'fadd' 'add3_i_i_i_4_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4076 [3/7] (2.34ns)   --->   "%fpBuffer_4_12_1 = fadd i32 %add3_i_i_i_i_4_6, i32 %fpBuffer_4_14_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4076 'fadd' 'fpBuffer_4_12_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4077 [3/7] (2.34ns)   --->   "%add3_i_i_i_5 = fadd i32 %add3_i_i_i_i_5, i32 %fpBuffer_5_2_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4077 'fadd' 'add3_i_i_i_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4078 [3/7] (2.34ns)   --->   "%fpBuffer_5_4_1 = fadd i32 %add3_i_i_i_i_5_2, i32 %fpBuffer_5_6_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4078 'fadd' 'fpBuffer_5_4_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4079 [3/7] (2.34ns)   --->   "%add3_i_i_i_5_2 = fadd i32 %add3_i_i_i_i_5_4, i32 %fpBuffer_5_10_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4079 'fadd' 'add3_i_i_i_5_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4080 [3/7] (2.34ns)   --->   "%fpBuffer_5_12_1 = fadd i32 %add3_i_i_i_i_5_6, i32 %fpBuffer_5_14_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4080 'fadd' 'fpBuffer_5_12_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4081 [4/7] (2.34ns)   --->   "%add3_i_i_i_6 = fadd i32 %add3_i_i_i_i_6, i32 %fpBuffer_6_2_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4081 'fadd' 'add3_i_i_i_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4082 [4/7] (2.34ns)   --->   "%fpBuffer_6_4_1 = fadd i32 %add3_i_i_i_i_6_2, i32 %fpBuffer_6_6_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4082 'fadd' 'fpBuffer_6_4_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4083 [4/7] (2.34ns)   --->   "%add3_i_i_i_6_2 = fadd i32 %add3_i_i_i_i_6_4, i32 %fpBuffer_6_10_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4083 'fadd' 'add3_i_i_i_6_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4084 [4/7] (2.34ns)   --->   "%fpBuffer_6_12_1 = fadd i32 %add3_i_i_i_i_6_6, i32 %fpBuffer_6_14_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4084 'fadd' 'fpBuffer_6_12_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4085 [4/7] (2.34ns)   --->   "%add3_i_i_i_7 = fadd i32 %add3_i_i_i_i_7, i32 %fpBuffer_7_2_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4085 'fadd' 'add3_i_i_i_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4086 [4/7] (2.34ns)   --->   "%fpBuffer_7_4_1 = fadd i32 %add3_i_i_i_i_7_2, i32 %fpBuffer_7_6_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4086 'fadd' 'fpBuffer_7_4_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4087 [4/7] (2.34ns)   --->   "%add3_i_i_i_7_2 = fadd i32 %add3_i_i_i_i_7_4, i32 %fpBuffer_7_10_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4087 'fadd' 'add3_i_i_i_7_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4088 [4/7] (2.34ns)   --->   "%fpBuffer_7_12_1 = fadd i32 %add3_i_i_i_i_7_6, i32 %fpBuffer_7_14_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4088 'fadd' 'fpBuffer_7_12_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4089 [5/7] (2.34ns)   --->   "%add3_i_i_i_8 = fadd i32 %add3_i_i_i_i_8, i32 %fpBuffer_8_2_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4089 'fadd' 'add3_i_i_i_8' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4090 [5/7] (2.34ns)   --->   "%fpBuffer_8_4_1 = fadd i32 %add3_i_i_i_i_8_2, i32 %fpBuffer_8_6_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4090 'fadd' 'fpBuffer_8_4_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4091 [5/7] (2.34ns)   --->   "%add3_i_i_i_8_2 = fadd i32 %add3_i_i_i_i_8_4, i32 %fpBuffer_8_10_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4091 'fadd' 'add3_i_i_i_8_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4092 [5/7] (2.34ns)   --->   "%fpBuffer_8_12_1 = fadd i32 %add3_i_i_i_i_8_6, i32 %fpBuffer_8_14_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4092 'fadd' 'fpBuffer_8_12_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4093 [5/7] (2.34ns)   --->   "%add3_i_i_i_9 = fadd i32 %add3_i_i_i_i_9, i32 %fpBuffer_9_2_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4093 'fadd' 'add3_i_i_i_9' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4094 [5/7] (2.34ns)   --->   "%fpBuffer_9_4_1 = fadd i32 %add3_i_i_i_i_9_2, i32 %fpBuffer_9_6_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4094 'fadd' 'fpBuffer_9_4_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4095 [5/7] (2.34ns)   --->   "%add3_i_i_i_9_2 = fadd i32 %add3_i_i_i_i_9_4, i32 %fpBuffer_9_10_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4095 'fadd' 'add3_i_i_i_9_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4096 [5/7] (2.34ns)   --->   "%fpBuffer_9_12_1 = fadd i32 %add3_i_i_i_i_9_6, i32 %fpBuffer_9_14_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4096 'fadd' 'fpBuffer_9_12_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4097 [6/7] (2.34ns)   --->   "%add3_i_i_i_10 = fadd i32 %add3_i_i_i_i_10, i32 %fpBuffer_10_2_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4097 'fadd' 'add3_i_i_i_10' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4098 [6/7] (2.34ns)   --->   "%fpBuffer_10_4_1 = fadd i32 %add3_i_i_i_i_10_2, i32 %fpBuffer_10_6_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4098 'fadd' 'fpBuffer_10_4_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4099 [6/7] (2.34ns)   --->   "%add3_i_i_i_10_2 = fadd i32 %add3_i_i_i_i_10_4, i32 %fpBuffer_10_10_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4099 'fadd' 'add3_i_i_i_10_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4100 [6/7] (2.34ns)   --->   "%fpBuffer_10_12_1 = fadd i32 %add3_i_i_i_i_10_6, i32 %fpBuffer_10_14_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4100 'fadd' 'fpBuffer_10_12_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4101 [6/7] (2.34ns)   --->   "%add3_i_i_i_11 = fadd i32 %add3_i_i_i_i_11, i32 %fpBuffer_11_2_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4101 'fadd' 'add3_i_i_i_11' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4102 [6/7] (2.34ns)   --->   "%fpBuffer_11_4_1 = fadd i32 %add3_i_i_i_i_11_2, i32 %add3_i_i_i_i_11_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4102 'fadd' 'fpBuffer_11_4_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4103 [6/7] (2.34ns)   --->   "%add3_i_i_i_11_2 = fadd i32 %add3_i_i_i_i_11_4, i32 %add3_i_i_i_i_11_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4103 'fadd' 'add3_i_i_i_11_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4104 [6/7] (2.34ns)   --->   "%add3_i_i_i_11_3 = fadd i32 %add3_i_i_i_i_11_6, i32 %add3_i_i_i_i_11_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4104 'fadd' 'add3_i_i_i_11_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4105 [7/7] (2.34ns)   --->   "%add3_i_i_i_12 = fadd i32 %add3_i_i_i_i_12, i32 %add3_i_i_i_i_12_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4105 'fadd' 'add3_i_i_i_12' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4106 [7/7] (2.34ns)   --->   "%add3_i_i_i_12_1 = fadd i32 %add3_i_i_i_i_12_2, i32 %add3_i_i_i_i_12_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4106 'fadd' 'add3_i_i_i_12_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4107 [7/7] (2.34ns)   --->   "%add3_i_i_i_12_2 = fadd i32 %add3_i_i_i_i_12_4, i32 %add3_i_i_i_i_12_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4107 'fadd' 'add3_i_i_i_12_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4108 [7/7] (2.34ns)   --->   "%add3_i_i_i_12_3 = fadd i32 %add3_i_i_i_i_12_6, i32 %add3_i_i_i_i_12_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4108 'fadd' 'add3_i_i_i_12_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4109 [7/7] (2.34ns)   --->   "%add3_i_i_i_13 = fadd i32 %add3_i_i_i_i_13, i32 %add3_i_i_i_i_13_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4109 'fadd' 'add3_i_i_i_13' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4110 [7/7] (2.34ns)   --->   "%add3_i_i_i_13_1 = fadd i32 %add3_i_i_i_i_13_2, i32 %add3_i_i_i_i_13_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4110 'fadd' 'add3_i_i_i_13_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4111 [7/7] (2.34ns)   --->   "%add3_i_i_i_13_2 = fadd i32 %add3_i_i_i_i_13_4, i32 %add3_i_i_i_i_13_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4111 'fadd' 'add3_i_i_i_13_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4112 [7/7] (2.34ns)   --->   "%add3_i_i_i_13_3 = fadd i32 %add3_i_i_i_i_13_6, i32 %add3_i_i_i_i_13_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4112 'fadd' 'add3_i_i_i_13_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4113 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_14 = fadd i32 %bitcast_ln79_224, i32 %bitcast_ln79_225" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 4113 'fadd' 'add3_i_i_i_i_14' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4114 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_14_1 = fadd i32 %bitcast_ln79_226, i32 %bitcast_ln79_227" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 4114 'fadd' 'add3_i_i_i_i_14_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4115 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_14_2 = fadd i32 %bitcast_ln79_228, i32 %bitcast_ln79_229" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 4115 'fadd' 'add3_i_i_i_i_14_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4116 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_14_3 = fadd i32 %bitcast_ln79_230, i32 %bitcast_ln79_231" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 4116 'fadd' 'add3_i_i_i_i_14_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4117 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_14_4 = fadd i32 %bitcast_ln79_232, i32 %bitcast_ln79_233" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 4117 'fadd' 'add3_i_i_i_i_14_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4118 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_14_5 = fadd i32 %bitcast_ln79_234, i32 %bitcast_ln79_235" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 4118 'fadd' 'add3_i_i_i_i_14_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4119 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_14_6 = fadd i32 %bitcast_ln79_236, i32 %bitcast_ln79_237" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 4119 'fadd' 'add3_i_i_i_i_14_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4120 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_14_7 = fadd i32 %bitcast_ln79_238, i32 %bitcast_ln79_239" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 4120 'fadd' 'add3_i_i_i_i_14_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4121 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_15 = fadd i32 %bitcast_ln79_240, i32 %bitcast_ln79_241" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 4121 'fadd' 'add3_i_i_i_i_15' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4122 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_15_1 = fadd i32 %bitcast_ln79_242, i32 %bitcast_ln79_243" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 4122 'fadd' 'add3_i_i_i_i_15_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4123 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_15_2 = fadd i32 %bitcast_ln79_244, i32 %bitcast_ln79_245" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 4123 'fadd' 'add3_i_i_i_i_15_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4124 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_15_3 = fadd i32 %bitcast_ln79_246, i32 %bitcast_ln79_247" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 4124 'fadd' 'add3_i_i_i_i_15_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4125 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_15_4 = fadd i32 %bitcast_ln79_248, i32 %bitcast_ln79_249" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 4125 'fadd' 'add3_i_i_i_i_15_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4126 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_15_5 = fadd i32 %bitcast_ln79_250, i32 %bitcast_ln79_251" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 4126 'fadd' 'add3_i_i_i_i_15_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4127 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_15_6 = fadd i32 %bitcast_ln79_252, i32 %bitcast_ln79_253" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 4127 'fadd' 'add3_i_i_i_i_15_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4128 [1/7] (2.34ns)   --->   "%add3_i_i_i_i_15_7 = fadd i32 %bitcast_ln79_254, i32 %bitcast_ln79_255" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:20]   --->   Operation 4128 'fadd' 'add3_i_i_i_i_15_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.34>
ST_17 : Operation 4129 [7/7] (2.34ns)   --->   "%add3_i_i = fadd i32 %add3_i_i_i, i32 %add3_i_i_i_s" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4129 'fadd' 'add3_i_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4130 [7/7] (2.34ns)   --->   "%add3_i_i_s = fadd i32 %add3_i_i_i_16, i32 %add3_i_i_i_17" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4130 'fadd' 'add3_i_i_s' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4131 [7/7] (2.34ns)   --->   "%add3_i_i_1 = fadd i32 %add3_i_i_i_1, i32 %add3_i_i_i_1_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4131 'fadd' 'add3_i_i_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4132 [7/7] (2.34ns)   --->   "%add3_i_i_1_1 = fadd i32 %add3_i_i_i_1_2, i32 %add3_i_i_i_1_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4132 'fadd' 'add3_i_i_1_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4133 [1/7] (2.34ns)   --->   "%add3_i_i_i_2 = fadd i32 %add3_i_i_i_i_2, i32 %add3_i_i_i_i_2_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4133 'fadd' 'add3_i_i_i_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4134 [1/7] (2.34ns)   --->   "%add3_i_i_i_2_1 = fadd i32 %add3_i_i_i_i_2_2, i32 %add3_i_i_i_i_2_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4134 'fadd' 'add3_i_i_i_2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4135 [1/7] (2.34ns)   --->   "%add3_i_i_i_2_2 = fadd i32 %add3_i_i_i_i_2_4, i32 %add3_i_i_i_i_2_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4135 'fadd' 'add3_i_i_i_2_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4136 [1/7] (2.34ns)   --->   "%add3_i_i_i_2_3 = fadd i32 %add3_i_i_i_i_2_6, i32 %add3_i_i_i_i_2_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4136 'fadd' 'add3_i_i_i_2_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4137 [1/7] (2.34ns)   --->   "%add3_i_i_i_3 = fadd i32 %add3_i_i_i_i_3, i32 %add3_i_i_i_i_3_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4137 'fadd' 'add3_i_i_i_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4138 [1/7] (2.34ns)   --->   "%add3_i_i_i_3_1 = fadd i32 %add3_i_i_i_i_3_2, i32 %add3_i_i_i_i_3_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4138 'fadd' 'add3_i_i_i_3_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4139 [1/7] (2.34ns)   --->   "%add3_i_i_i_3_2 = fadd i32 %add3_i_i_i_i_3_4, i32 %add3_i_i_i_i_3_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4139 'fadd' 'add3_i_i_i_3_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4140 [1/7] (2.34ns)   --->   "%add3_i_i_i_3_3 = fadd i32 %add3_i_i_i_i_3_6, i32 %add3_i_i_i_i_3_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4140 'fadd' 'add3_i_i_i_3_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4141 [2/7] (2.34ns)   --->   "%add3_i_i_i_4 = fadd i32 %add3_i_i_i_i_4, i32 %add3_i_i_i_i_4_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4141 'fadd' 'add3_i_i_i_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4142 [2/7] (2.34ns)   --->   "%add3_i_i_i_4_1 = fadd i32 %add3_i_i_i_i_4_2, i32 %add3_i_i_i_i_4_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4142 'fadd' 'add3_i_i_i_4_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4143 [2/7] (2.34ns)   --->   "%add3_i_i_i_4_2 = fadd i32 %add3_i_i_i_i_4_4, i32 %fpBuffer_4_10_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4143 'fadd' 'add3_i_i_i_4_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4144 [2/7] (2.34ns)   --->   "%fpBuffer_4_12_1 = fadd i32 %add3_i_i_i_i_4_6, i32 %fpBuffer_4_14_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4144 'fadd' 'fpBuffer_4_12_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4145 [2/7] (2.34ns)   --->   "%add3_i_i_i_5 = fadd i32 %add3_i_i_i_i_5, i32 %fpBuffer_5_2_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4145 'fadd' 'add3_i_i_i_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4146 [2/7] (2.34ns)   --->   "%fpBuffer_5_4_1 = fadd i32 %add3_i_i_i_i_5_2, i32 %fpBuffer_5_6_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4146 'fadd' 'fpBuffer_5_4_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4147 [2/7] (2.34ns)   --->   "%add3_i_i_i_5_2 = fadd i32 %add3_i_i_i_i_5_4, i32 %fpBuffer_5_10_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4147 'fadd' 'add3_i_i_i_5_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4148 [2/7] (2.34ns)   --->   "%fpBuffer_5_12_1 = fadd i32 %add3_i_i_i_i_5_6, i32 %fpBuffer_5_14_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4148 'fadd' 'fpBuffer_5_12_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4149 [3/7] (2.34ns)   --->   "%add3_i_i_i_6 = fadd i32 %add3_i_i_i_i_6, i32 %fpBuffer_6_2_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4149 'fadd' 'add3_i_i_i_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4150 [3/7] (2.34ns)   --->   "%fpBuffer_6_4_1 = fadd i32 %add3_i_i_i_i_6_2, i32 %fpBuffer_6_6_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4150 'fadd' 'fpBuffer_6_4_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4151 [3/7] (2.34ns)   --->   "%add3_i_i_i_6_2 = fadd i32 %add3_i_i_i_i_6_4, i32 %fpBuffer_6_10_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4151 'fadd' 'add3_i_i_i_6_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4152 [3/7] (2.34ns)   --->   "%fpBuffer_6_12_1 = fadd i32 %add3_i_i_i_i_6_6, i32 %fpBuffer_6_14_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4152 'fadd' 'fpBuffer_6_12_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4153 [3/7] (2.34ns)   --->   "%add3_i_i_i_7 = fadd i32 %add3_i_i_i_i_7, i32 %fpBuffer_7_2_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4153 'fadd' 'add3_i_i_i_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4154 [3/7] (2.34ns)   --->   "%fpBuffer_7_4_1 = fadd i32 %add3_i_i_i_i_7_2, i32 %fpBuffer_7_6_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4154 'fadd' 'fpBuffer_7_4_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4155 [3/7] (2.34ns)   --->   "%add3_i_i_i_7_2 = fadd i32 %add3_i_i_i_i_7_4, i32 %fpBuffer_7_10_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4155 'fadd' 'add3_i_i_i_7_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4156 [3/7] (2.34ns)   --->   "%fpBuffer_7_12_1 = fadd i32 %add3_i_i_i_i_7_6, i32 %fpBuffer_7_14_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4156 'fadd' 'fpBuffer_7_12_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4157 [4/7] (2.34ns)   --->   "%add3_i_i_i_8 = fadd i32 %add3_i_i_i_i_8, i32 %fpBuffer_8_2_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4157 'fadd' 'add3_i_i_i_8' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4158 [4/7] (2.34ns)   --->   "%fpBuffer_8_4_1 = fadd i32 %add3_i_i_i_i_8_2, i32 %fpBuffer_8_6_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4158 'fadd' 'fpBuffer_8_4_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4159 [4/7] (2.34ns)   --->   "%add3_i_i_i_8_2 = fadd i32 %add3_i_i_i_i_8_4, i32 %fpBuffer_8_10_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4159 'fadd' 'add3_i_i_i_8_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4160 [4/7] (2.34ns)   --->   "%fpBuffer_8_12_1 = fadd i32 %add3_i_i_i_i_8_6, i32 %fpBuffer_8_14_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4160 'fadd' 'fpBuffer_8_12_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4161 [4/7] (2.34ns)   --->   "%add3_i_i_i_9 = fadd i32 %add3_i_i_i_i_9, i32 %fpBuffer_9_2_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4161 'fadd' 'add3_i_i_i_9' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4162 [4/7] (2.34ns)   --->   "%fpBuffer_9_4_1 = fadd i32 %add3_i_i_i_i_9_2, i32 %fpBuffer_9_6_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4162 'fadd' 'fpBuffer_9_4_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4163 [4/7] (2.34ns)   --->   "%add3_i_i_i_9_2 = fadd i32 %add3_i_i_i_i_9_4, i32 %fpBuffer_9_10_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4163 'fadd' 'add3_i_i_i_9_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4164 [4/7] (2.34ns)   --->   "%fpBuffer_9_12_1 = fadd i32 %add3_i_i_i_i_9_6, i32 %fpBuffer_9_14_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4164 'fadd' 'fpBuffer_9_12_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4165 [5/7] (2.34ns)   --->   "%add3_i_i_i_10 = fadd i32 %add3_i_i_i_i_10, i32 %fpBuffer_10_2_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4165 'fadd' 'add3_i_i_i_10' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4166 [5/7] (2.34ns)   --->   "%fpBuffer_10_4_1 = fadd i32 %add3_i_i_i_i_10_2, i32 %fpBuffer_10_6_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4166 'fadd' 'fpBuffer_10_4_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4167 [5/7] (2.34ns)   --->   "%add3_i_i_i_10_2 = fadd i32 %add3_i_i_i_i_10_4, i32 %fpBuffer_10_10_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4167 'fadd' 'add3_i_i_i_10_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4168 [5/7] (2.34ns)   --->   "%fpBuffer_10_12_1 = fadd i32 %add3_i_i_i_i_10_6, i32 %fpBuffer_10_14_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4168 'fadd' 'fpBuffer_10_12_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4169 [5/7] (2.34ns)   --->   "%add3_i_i_i_11 = fadd i32 %add3_i_i_i_i_11, i32 %fpBuffer_11_2_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4169 'fadd' 'add3_i_i_i_11' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4170 [5/7] (2.34ns)   --->   "%fpBuffer_11_4_1 = fadd i32 %add3_i_i_i_i_11_2, i32 %add3_i_i_i_i_11_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4170 'fadd' 'fpBuffer_11_4_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4171 [5/7] (2.34ns)   --->   "%add3_i_i_i_11_2 = fadd i32 %add3_i_i_i_i_11_4, i32 %add3_i_i_i_i_11_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4171 'fadd' 'add3_i_i_i_11_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4172 [5/7] (2.34ns)   --->   "%add3_i_i_i_11_3 = fadd i32 %add3_i_i_i_i_11_6, i32 %add3_i_i_i_i_11_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4172 'fadd' 'add3_i_i_i_11_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4173 [6/7] (2.34ns)   --->   "%add3_i_i_i_12 = fadd i32 %add3_i_i_i_i_12, i32 %add3_i_i_i_i_12_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4173 'fadd' 'add3_i_i_i_12' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4174 [6/7] (2.34ns)   --->   "%add3_i_i_i_12_1 = fadd i32 %add3_i_i_i_i_12_2, i32 %add3_i_i_i_i_12_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4174 'fadd' 'add3_i_i_i_12_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4175 [6/7] (2.34ns)   --->   "%add3_i_i_i_12_2 = fadd i32 %add3_i_i_i_i_12_4, i32 %add3_i_i_i_i_12_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4175 'fadd' 'add3_i_i_i_12_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4176 [6/7] (2.34ns)   --->   "%add3_i_i_i_12_3 = fadd i32 %add3_i_i_i_i_12_6, i32 %add3_i_i_i_i_12_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4176 'fadd' 'add3_i_i_i_12_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4177 [6/7] (2.34ns)   --->   "%add3_i_i_i_13 = fadd i32 %add3_i_i_i_i_13, i32 %add3_i_i_i_i_13_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4177 'fadd' 'add3_i_i_i_13' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4178 [6/7] (2.34ns)   --->   "%add3_i_i_i_13_1 = fadd i32 %add3_i_i_i_i_13_2, i32 %add3_i_i_i_i_13_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4178 'fadd' 'add3_i_i_i_13_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4179 [6/7] (2.34ns)   --->   "%add3_i_i_i_13_2 = fadd i32 %add3_i_i_i_i_13_4, i32 %add3_i_i_i_i_13_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4179 'fadd' 'add3_i_i_i_13_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4180 [6/7] (2.34ns)   --->   "%add3_i_i_i_13_3 = fadd i32 %add3_i_i_i_i_13_6, i32 %add3_i_i_i_i_13_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4180 'fadd' 'add3_i_i_i_13_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4181 [7/7] (2.34ns)   --->   "%add3_i_i_i_14 = fadd i32 %add3_i_i_i_i_14, i32 %add3_i_i_i_i_14_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4181 'fadd' 'add3_i_i_i_14' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4182 [7/7] (2.34ns)   --->   "%add3_i_i_i_14_1 = fadd i32 %add3_i_i_i_i_14_2, i32 %add3_i_i_i_i_14_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4182 'fadd' 'add3_i_i_i_14_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4183 [7/7] (2.34ns)   --->   "%add3_i_i_i_14_2 = fadd i32 %add3_i_i_i_i_14_4, i32 %add3_i_i_i_i_14_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4183 'fadd' 'add3_i_i_i_14_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4184 [7/7] (2.34ns)   --->   "%add3_i_i_i_14_3 = fadd i32 %add3_i_i_i_i_14_6, i32 %add3_i_i_i_i_14_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4184 'fadd' 'add3_i_i_i_14_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4185 [7/7] (2.34ns)   --->   "%add3_i_i_i_15 = fadd i32 %add3_i_i_i_i_15, i32 %add3_i_i_i_i_15_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4185 'fadd' 'add3_i_i_i_15' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4186 [7/7] (2.34ns)   --->   "%add3_i_i_i_15_1 = fadd i32 %add3_i_i_i_i_15_2, i32 %add3_i_i_i_i_15_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4186 'fadd' 'add3_i_i_i_15_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4187 [7/7] (2.34ns)   --->   "%add3_i_i_i_15_2 = fadd i32 %add3_i_i_i_i_15_4, i32 %add3_i_i_i_i_15_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4187 'fadd' 'add3_i_i_i_15_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4188 [7/7] (2.34ns)   --->   "%add3_i_i_i_15_3 = fadd i32 %add3_i_i_i_i_15_6, i32 %add3_i_i_i_i_15_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4188 'fadd' 'add3_i_i_i_15_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.34>
ST_18 : Operation 4189 [6/7] (2.34ns)   --->   "%add3_i_i = fadd i32 %add3_i_i_i, i32 %add3_i_i_i_s" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4189 'fadd' 'add3_i_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4190 [6/7] (2.34ns)   --->   "%add3_i_i_s = fadd i32 %add3_i_i_i_16, i32 %add3_i_i_i_17" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4190 'fadd' 'add3_i_i_s' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4191 [6/7] (2.34ns)   --->   "%add3_i_i_1 = fadd i32 %add3_i_i_i_1, i32 %add3_i_i_i_1_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4191 'fadd' 'add3_i_i_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4192 [6/7] (2.34ns)   --->   "%add3_i_i_1_1 = fadd i32 %add3_i_i_i_1_2, i32 %add3_i_i_i_1_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4192 'fadd' 'add3_i_i_1_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4193 [7/7] (2.34ns)   --->   "%add3_i_i_2 = fadd i32 %add3_i_i_i_2, i32 %add3_i_i_i_2_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4193 'fadd' 'add3_i_i_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4194 [7/7] (2.34ns)   --->   "%add3_i_i_2_1 = fadd i32 %add3_i_i_i_2_2, i32 %add3_i_i_i_2_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4194 'fadd' 'add3_i_i_2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4195 [7/7] (2.34ns)   --->   "%add3_i_i_3 = fadd i32 %add3_i_i_i_3, i32 %add3_i_i_i_3_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4195 'fadd' 'add3_i_i_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4196 [7/7] (2.34ns)   --->   "%add3_i_i_3_1 = fadd i32 %add3_i_i_i_3_2, i32 %add3_i_i_i_3_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4196 'fadd' 'add3_i_i_3_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4197 [1/7] (2.34ns)   --->   "%add3_i_i_i_4 = fadd i32 %add3_i_i_i_i_4, i32 %add3_i_i_i_i_4_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4197 'fadd' 'add3_i_i_i_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4198 [1/7] (2.34ns)   --->   "%add3_i_i_i_4_1 = fadd i32 %add3_i_i_i_i_4_2, i32 %add3_i_i_i_i_4_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4198 'fadd' 'add3_i_i_i_4_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4199 [1/7] (2.34ns)   --->   "%add3_i_i_i_4_2 = fadd i32 %add3_i_i_i_i_4_4, i32 %fpBuffer_4_10_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4199 'fadd' 'add3_i_i_i_4_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4200 [1/7] (2.34ns)   --->   "%fpBuffer_4_12_1 = fadd i32 %add3_i_i_i_i_4_6, i32 %fpBuffer_4_14_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4200 'fadd' 'fpBuffer_4_12_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4201 [1/7] (2.34ns)   --->   "%add3_i_i_i_5 = fadd i32 %add3_i_i_i_i_5, i32 %fpBuffer_5_2_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4201 'fadd' 'add3_i_i_i_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4202 [1/7] (2.34ns)   --->   "%fpBuffer_5_4_1 = fadd i32 %add3_i_i_i_i_5_2, i32 %fpBuffer_5_6_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4202 'fadd' 'fpBuffer_5_4_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4203 [1/7] (2.34ns)   --->   "%add3_i_i_i_5_2 = fadd i32 %add3_i_i_i_i_5_4, i32 %fpBuffer_5_10_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4203 'fadd' 'add3_i_i_i_5_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4204 [1/7] (2.34ns)   --->   "%fpBuffer_5_12_1 = fadd i32 %add3_i_i_i_i_5_6, i32 %fpBuffer_5_14_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4204 'fadd' 'fpBuffer_5_12_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4205 [2/7] (2.34ns)   --->   "%add3_i_i_i_6 = fadd i32 %add3_i_i_i_i_6, i32 %fpBuffer_6_2_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4205 'fadd' 'add3_i_i_i_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4206 [2/7] (2.34ns)   --->   "%fpBuffer_6_4_1 = fadd i32 %add3_i_i_i_i_6_2, i32 %fpBuffer_6_6_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4206 'fadd' 'fpBuffer_6_4_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4207 [2/7] (2.34ns)   --->   "%add3_i_i_i_6_2 = fadd i32 %add3_i_i_i_i_6_4, i32 %fpBuffer_6_10_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4207 'fadd' 'add3_i_i_i_6_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4208 [2/7] (2.34ns)   --->   "%fpBuffer_6_12_1 = fadd i32 %add3_i_i_i_i_6_6, i32 %fpBuffer_6_14_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4208 'fadd' 'fpBuffer_6_12_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4209 [2/7] (2.34ns)   --->   "%add3_i_i_i_7 = fadd i32 %add3_i_i_i_i_7, i32 %fpBuffer_7_2_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4209 'fadd' 'add3_i_i_i_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4210 [2/7] (2.34ns)   --->   "%fpBuffer_7_4_1 = fadd i32 %add3_i_i_i_i_7_2, i32 %fpBuffer_7_6_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4210 'fadd' 'fpBuffer_7_4_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4211 [2/7] (2.34ns)   --->   "%add3_i_i_i_7_2 = fadd i32 %add3_i_i_i_i_7_4, i32 %fpBuffer_7_10_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4211 'fadd' 'add3_i_i_i_7_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4212 [2/7] (2.34ns)   --->   "%fpBuffer_7_12_1 = fadd i32 %add3_i_i_i_i_7_6, i32 %fpBuffer_7_14_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4212 'fadd' 'fpBuffer_7_12_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4213 [3/7] (2.34ns)   --->   "%add3_i_i_i_8 = fadd i32 %add3_i_i_i_i_8, i32 %fpBuffer_8_2_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4213 'fadd' 'add3_i_i_i_8' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4214 [3/7] (2.34ns)   --->   "%fpBuffer_8_4_1 = fadd i32 %add3_i_i_i_i_8_2, i32 %fpBuffer_8_6_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4214 'fadd' 'fpBuffer_8_4_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4215 [3/7] (2.34ns)   --->   "%add3_i_i_i_8_2 = fadd i32 %add3_i_i_i_i_8_4, i32 %fpBuffer_8_10_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4215 'fadd' 'add3_i_i_i_8_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4216 [3/7] (2.34ns)   --->   "%fpBuffer_8_12_1 = fadd i32 %add3_i_i_i_i_8_6, i32 %fpBuffer_8_14_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4216 'fadd' 'fpBuffer_8_12_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4217 [3/7] (2.34ns)   --->   "%add3_i_i_i_9 = fadd i32 %add3_i_i_i_i_9, i32 %fpBuffer_9_2_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4217 'fadd' 'add3_i_i_i_9' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4218 [3/7] (2.34ns)   --->   "%fpBuffer_9_4_1 = fadd i32 %add3_i_i_i_i_9_2, i32 %fpBuffer_9_6_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4218 'fadd' 'fpBuffer_9_4_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4219 [3/7] (2.34ns)   --->   "%add3_i_i_i_9_2 = fadd i32 %add3_i_i_i_i_9_4, i32 %fpBuffer_9_10_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4219 'fadd' 'add3_i_i_i_9_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4220 [3/7] (2.34ns)   --->   "%fpBuffer_9_12_1 = fadd i32 %add3_i_i_i_i_9_6, i32 %fpBuffer_9_14_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4220 'fadd' 'fpBuffer_9_12_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4221 [4/7] (2.34ns)   --->   "%add3_i_i_i_10 = fadd i32 %add3_i_i_i_i_10, i32 %fpBuffer_10_2_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4221 'fadd' 'add3_i_i_i_10' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4222 [4/7] (2.34ns)   --->   "%fpBuffer_10_4_1 = fadd i32 %add3_i_i_i_i_10_2, i32 %fpBuffer_10_6_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4222 'fadd' 'fpBuffer_10_4_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4223 [4/7] (2.34ns)   --->   "%add3_i_i_i_10_2 = fadd i32 %add3_i_i_i_i_10_4, i32 %fpBuffer_10_10_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4223 'fadd' 'add3_i_i_i_10_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4224 [4/7] (2.34ns)   --->   "%fpBuffer_10_12_1 = fadd i32 %add3_i_i_i_i_10_6, i32 %fpBuffer_10_14_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4224 'fadd' 'fpBuffer_10_12_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4225 [4/7] (2.34ns)   --->   "%add3_i_i_i_11 = fadd i32 %add3_i_i_i_i_11, i32 %fpBuffer_11_2_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4225 'fadd' 'add3_i_i_i_11' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4226 [4/7] (2.34ns)   --->   "%fpBuffer_11_4_1 = fadd i32 %add3_i_i_i_i_11_2, i32 %add3_i_i_i_i_11_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4226 'fadd' 'fpBuffer_11_4_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4227 [4/7] (2.34ns)   --->   "%add3_i_i_i_11_2 = fadd i32 %add3_i_i_i_i_11_4, i32 %add3_i_i_i_i_11_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4227 'fadd' 'add3_i_i_i_11_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4228 [4/7] (2.34ns)   --->   "%add3_i_i_i_11_3 = fadd i32 %add3_i_i_i_i_11_6, i32 %add3_i_i_i_i_11_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4228 'fadd' 'add3_i_i_i_11_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4229 [5/7] (2.34ns)   --->   "%add3_i_i_i_12 = fadd i32 %add3_i_i_i_i_12, i32 %add3_i_i_i_i_12_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4229 'fadd' 'add3_i_i_i_12' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4230 [5/7] (2.34ns)   --->   "%add3_i_i_i_12_1 = fadd i32 %add3_i_i_i_i_12_2, i32 %add3_i_i_i_i_12_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4230 'fadd' 'add3_i_i_i_12_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4231 [5/7] (2.34ns)   --->   "%add3_i_i_i_12_2 = fadd i32 %add3_i_i_i_i_12_4, i32 %add3_i_i_i_i_12_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4231 'fadd' 'add3_i_i_i_12_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4232 [5/7] (2.34ns)   --->   "%add3_i_i_i_12_3 = fadd i32 %add3_i_i_i_i_12_6, i32 %add3_i_i_i_i_12_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4232 'fadd' 'add3_i_i_i_12_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4233 [5/7] (2.34ns)   --->   "%add3_i_i_i_13 = fadd i32 %add3_i_i_i_i_13, i32 %add3_i_i_i_i_13_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4233 'fadd' 'add3_i_i_i_13' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4234 [5/7] (2.34ns)   --->   "%add3_i_i_i_13_1 = fadd i32 %add3_i_i_i_i_13_2, i32 %add3_i_i_i_i_13_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4234 'fadd' 'add3_i_i_i_13_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4235 [5/7] (2.34ns)   --->   "%add3_i_i_i_13_2 = fadd i32 %add3_i_i_i_i_13_4, i32 %add3_i_i_i_i_13_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4235 'fadd' 'add3_i_i_i_13_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4236 [5/7] (2.34ns)   --->   "%add3_i_i_i_13_3 = fadd i32 %add3_i_i_i_i_13_6, i32 %add3_i_i_i_i_13_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4236 'fadd' 'add3_i_i_i_13_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4237 [6/7] (2.34ns)   --->   "%add3_i_i_i_14 = fadd i32 %add3_i_i_i_i_14, i32 %add3_i_i_i_i_14_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4237 'fadd' 'add3_i_i_i_14' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4238 [6/7] (2.34ns)   --->   "%add3_i_i_i_14_1 = fadd i32 %add3_i_i_i_i_14_2, i32 %add3_i_i_i_i_14_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4238 'fadd' 'add3_i_i_i_14_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4239 [6/7] (2.34ns)   --->   "%add3_i_i_i_14_2 = fadd i32 %add3_i_i_i_i_14_4, i32 %add3_i_i_i_i_14_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4239 'fadd' 'add3_i_i_i_14_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4240 [6/7] (2.34ns)   --->   "%add3_i_i_i_14_3 = fadd i32 %add3_i_i_i_i_14_6, i32 %add3_i_i_i_i_14_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4240 'fadd' 'add3_i_i_i_14_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4241 [6/7] (2.34ns)   --->   "%add3_i_i_i_15 = fadd i32 %add3_i_i_i_i_15, i32 %add3_i_i_i_i_15_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4241 'fadd' 'add3_i_i_i_15' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4242 [6/7] (2.34ns)   --->   "%add3_i_i_i_15_1 = fadd i32 %add3_i_i_i_i_15_2, i32 %add3_i_i_i_i_15_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4242 'fadd' 'add3_i_i_i_15_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4243 [6/7] (2.34ns)   --->   "%add3_i_i_i_15_2 = fadd i32 %add3_i_i_i_i_15_4, i32 %add3_i_i_i_i_15_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4243 'fadd' 'add3_i_i_i_15_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4244 [6/7] (2.34ns)   --->   "%add3_i_i_i_15_3 = fadd i32 %add3_i_i_i_i_15_6, i32 %add3_i_i_i_i_15_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4244 'fadd' 'add3_i_i_i_15_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.34>
ST_19 : Operation 4245 [5/7] (2.34ns)   --->   "%add3_i_i = fadd i32 %add3_i_i_i, i32 %add3_i_i_i_s" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4245 'fadd' 'add3_i_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 4246 [5/7] (2.34ns)   --->   "%add3_i_i_s = fadd i32 %add3_i_i_i_16, i32 %add3_i_i_i_17" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4246 'fadd' 'add3_i_i_s' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 4247 [5/7] (2.34ns)   --->   "%add3_i_i_1 = fadd i32 %add3_i_i_i_1, i32 %add3_i_i_i_1_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4247 'fadd' 'add3_i_i_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 4248 [5/7] (2.34ns)   --->   "%add3_i_i_1_1 = fadd i32 %add3_i_i_i_1_2, i32 %add3_i_i_i_1_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4248 'fadd' 'add3_i_i_1_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 4249 [6/7] (2.34ns)   --->   "%add3_i_i_2 = fadd i32 %add3_i_i_i_2, i32 %add3_i_i_i_2_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4249 'fadd' 'add3_i_i_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 4250 [6/7] (2.34ns)   --->   "%add3_i_i_2_1 = fadd i32 %add3_i_i_i_2_2, i32 %add3_i_i_i_2_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4250 'fadd' 'add3_i_i_2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 4251 [6/7] (2.34ns)   --->   "%add3_i_i_3 = fadd i32 %add3_i_i_i_3, i32 %add3_i_i_i_3_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4251 'fadd' 'add3_i_i_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 4252 [6/7] (2.34ns)   --->   "%add3_i_i_3_1 = fadd i32 %add3_i_i_i_3_2, i32 %add3_i_i_i_3_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4252 'fadd' 'add3_i_i_3_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 4253 [7/7] (2.34ns)   --->   "%add3_i_i_4 = fadd i32 %add3_i_i_i_4, i32 %add3_i_i_i_4_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4253 'fadd' 'add3_i_i_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 4254 [7/7] (2.34ns)   --->   "%fpBuffer_4_8_1 = fadd i32 %add3_i_i_i_4_2, i32 %fpBuffer_4_12_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4254 'fadd' 'fpBuffer_4_8_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 4255 [7/7] (2.34ns)   --->   "%add3_i_i_5 = fadd i32 %add3_i_i_i_5, i32 %fpBuffer_5_4_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4255 'fadd' 'add3_i_i_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 4256 [7/7] (2.34ns)   --->   "%fpBuffer_5_8_1 = fadd i32 %add3_i_i_i_5_2, i32 %fpBuffer_5_12_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4256 'fadd' 'fpBuffer_5_8_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 4257 [1/7] (2.34ns)   --->   "%add3_i_i_i_6 = fadd i32 %add3_i_i_i_i_6, i32 %fpBuffer_6_2_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4257 'fadd' 'add3_i_i_i_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 4258 [1/7] (2.34ns)   --->   "%fpBuffer_6_4_1 = fadd i32 %add3_i_i_i_i_6_2, i32 %fpBuffer_6_6_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4258 'fadd' 'fpBuffer_6_4_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 4259 [1/7] (2.34ns)   --->   "%add3_i_i_i_6_2 = fadd i32 %add3_i_i_i_i_6_4, i32 %fpBuffer_6_10_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4259 'fadd' 'add3_i_i_i_6_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 4260 [1/7] (2.34ns)   --->   "%fpBuffer_6_12_1 = fadd i32 %add3_i_i_i_i_6_6, i32 %fpBuffer_6_14_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4260 'fadd' 'fpBuffer_6_12_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 4261 [1/7] (2.34ns)   --->   "%add3_i_i_i_7 = fadd i32 %add3_i_i_i_i_7, i32 %fpBuffer_7_2_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4261 'fadd' 'add3_i_i_i_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 4262 [1/7] (2.34ns)   --->   "%fpBuffer_7_4_1 = fadd i32 %add3_i_i_i_i_7_2, i32 %fpBuffer_7_6_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4262 'fadd' 'fpBuffer_7_4_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 4263 [1/7] (2.34ns)   --->   "%add3_i_i_i_7_2 = fadd i32 %add3_i_i_i_i_7_4, i32 %fpBuffer_7_10_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4263 'fadd' 'add3_i_i_i_7_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 4264 [1/7] (2.34ns)   --->   "%fpBuffer_7_12_1 = fadd i32 %add3_i_i_i_i_7_6, i32 %fpBuffer_7_14_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4264 'fadd' 'fpBuffer_7_12_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 4265 [2/7] (2.34ns)   --->   "%add3_i_i_i_8 = fadd i32 %add3_i_i_i_i_8, i32 %fpBuffer_8_2_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4265 'fadd' 'add3_i_i_i_8' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 4266 [2/7] (2.34ns)   --->   "%fpBuffer_8_4_1 = fadd i32 %add3_i_i_i_i_8_2, i32 %fpBuffer_8_6_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4266 'fadd' 'fpBuffer_8_4_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 4267 [2/7] (2.34ns)   --->   "%add3_i_i_i_8_2 = fadd i32 %add3_i_i_i_i_8_4, i32 %fpBuffer_8_10_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4267 'fadd' 'add3_i_i_i_8_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 4268 [2/7] (2.34ns)   --->   "%fpBuffer_8_12_1 = fadd i32 %add3_i_i_i_i_8_6, i32 %fpBuffer_8_14_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4268 'fadd' 'fpBuffer_8_12_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 4269 [2/7] (2.34ns)   --->   "%add3_i_i_i_9 = fadd i32 %add3_i_i_i_i_9, i32 %fpBuffer_9_2_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4269 'fadd' 'add3_i_i_i_9' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 4270 [2/7] (2.34ns)   --->   "%fpBuffer_9_4_1 = fadd i32 %add3_i_i_i_i_9_2, i32 %fpBuffer_9_6_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4270 'fadd' 'fpBuffer_9_4_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 4271 [2/7] (2.34ns)   --->   "%add3_i_i_i_9_2 = fadd i32 %add3_i_i_i_i_9_4, i32 %fpBuffer_9_10_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4271 'fadd' 'add3_i_i_i_9_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 4272 [2/7] (2.34ns)   --->   "%fpBuffer_9_12_1 = fadd i32 %add3_i_i_i_i_9_6, i32 %fpBuffer_9_14_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4272 'fadd' 'fpBuffer_9_12_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 4273 [3/7] (2.34ns)   --->   "%add3_i_i_i_10 = fadd i32 %add3_i_i_i_i_10, i32 %fpBuffer_10_2_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4273 'fadd' 'add3_i_i_i_10' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 4274 [3/7] (2.34ns)   --->   "%fpBuffer_10_4_1 = fadd i32 %add3_i_i_i_i_10_2, i32 %fpBuffer_10_6_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4274 'fadd' 'fpBuffer_10_4_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 4275 [3/7] (2.34ns)   --->   "%add3_i_i_i_10_2 = fadd i32 %add3_i_i_i_i_10_4, i32 %fpBuffer_10_10_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4275 'fadd' 'add3_i_i_i_10_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 4276 [3/7] (2.34ns)   --->   "%fpBuffer_10_12_1 = fadd i32 %add3_i_i_i_i_10_6, i32 %fpBuffer_10_14_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4276 'fadd' 'fpBuffer_10_12_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 4277 [3/7] (2.34ns)   --->   "%add3_i_i_i_11 = fadd i32 %add3_i_i_i_i_11, i32 %fpBuffer_11_2_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4277 'fadd' 'add3_i_i_i_11' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 4278 [3/7] (2.34ns)   --->   "%fpBuffer_11_4_1 = fadd i32 %add3_i_i_i_i_11_2, i32 %add3_i_i_i_i_11_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4278 'fadd' 'fpBuffer_11_4_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 4279 [3/7] (2.34ns)   --->   "%add3_i_i_i_11_2 = fadd i32 %add3_i_i_i_i_11_4, i32 %add3_i_i_i_i_11_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4279 'fadd' 'add3_i_i_i_11_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 4280 [3/7] (2.34ns)   --->   "%add3_i_i_i_11_3 = fadd i32 %add3_i_i_i_i_11_6, i32 %add3_i_i_i_i_11_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4280 'fadd' 'add3_i_i_i_11_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 4281 [4/7] (2.34ns)   --->   "%add3_i_i_i_12 = fadd i32 %add3_i_i_i_i_12, i32 %add3_i_i_i_i_12_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4281 'fadd' 'add3_i_i_i_12' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 4282 [4/7] (2.34ns)   --->   "%add3_i_i_i_12_1 = fadd i32 %add3_i_i_i_i_12_2, i32 %add3_i_i_i_i_12_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4282 'fadd' 'add3_i_i_i_12_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 4283 [4/7] (2.34ns)   --->   "%add3_i_i_i_12_2 = fadd i32 %add3_i_i_i_i_12_4, i32 %add3_i_i_i_i_12_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4283 'fadd' 'add3_i_i_i_12_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 4284 [4/7] (2.34ns)   --->   "%add3_i_i_i_12_3 = fadd i32 %add3_i_i_i_i_12_6, i32 %add3_i_i_i_i_12_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4284 'fadd' 'add3_i_i_i_12_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 4285 [4/7] (2.34ns)   --->   "%add3_i_i_i_13 = fadd i32 %add3_i_i_i_i_13, i32 %add3_i_i_i_i_13_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4285 'fadd' 'add3_i_i_i_13' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 4286 [4/7] (2.34ns)   --->   "%add3_i_i_i_13_1 = fadd i32 %add3_i_i_i_i_13_2, i32 %add3_i_i_i_i_13_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4286 'fadd' 'add3_i_i_i_13_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 4287 [4/7] (2.34ns)   --->   "%add3_i_i_i_13_2 = fadd i32 %add3_i_i_i_i_13_4, i32 %add3_i_i_i_i_13_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4287 'fadd' 'add3_i_i_i_13_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 4288 [4/7] (2.34ns)   --->   "%add3_i_i_i_13_3 = fadd i32 %add3_i_i_i_i_13_6, i32 %add3_i_i_i_i_13_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4288 'fadd' 'add3_i_i_i_13_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 4289 [5/7] (2.34ns)   --->   "%add3_i_i_i_14 = fadd i32 %add3_i_i_i_i_14, i32 %add3_i_i_i_i_14_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4289 'fadd' 'add3_i_i_i_14' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 4290 [5/7] (2.34ns)   --->   "%add3_i_i_i_14_1 = fadd i32 %add3_i_i_i_i_14_2, i32 %add3_i_i_i_i_14_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4290 'fadd' 'add3_i_i_i_14_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 4291 [5/7] (2.34ns)   --->   "%add3_i_i_i_14_2 = fadd i32 %add3_i_i_i_i_14_4, i32 %add3_i_i_i_i_14_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4291 'fadd' 'add3_i_i_i_14_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 4292 [5/7] (2.34ns)   --->   "%add3_i_i_i_14_3 = fadd i32 %add3_i_i_i_i_14_6, i32 %add3_i_i_i_i_14_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4292 'fadd' 'add3_i_i_i_14_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 4293 [5/7] (2.34ns)   --->   "%add3_i_i_i_15 = fadd i32 %add3_i_i_i_i_15, i32 %add3_i_i_i_i_15_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4293 'fadd' 'add3_i_i_i_15' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 4294 [5/7] (2.34ns)   --->   "%add3_i_i_i_15_1 = fadd i32 %add3_i_i_i_i_15_2, i32 %add3_i_i_i_i_15_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4294 'fadd' 'add3_i_i_i_15_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 4295 [5/7] (2.34ns)   --->   "%add3_i_i_i_15_2 = fadd i32 %add3_i_i_i_i_15_4, i32 %add3_i_i_i_i_15_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4295 'fadd' 'add3_i_i_i_15_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 4296 [5/7] (2.34ns)   --->   "%add3_i_i_i_15_3 = fadd i32 %add3_i_i_i_i_15_6, i32 %add3_i_i_i_i_15_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4296 'fadd' 'add3_i_i_i_15_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.34>
ST_20 : Operation 4297 [4/7] (2.34ns)   --->   "%add3_i_i = fadd i32 %add3_i_i_i, i32 %add3_i_i_i_s" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4297 'fadd' 'add3_i_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 4298 [4/7] (2.34ns)   --->   "%add3_i_i_s = fadd i32 %add3_i_i_i_16, i32 %add3_i_i_i_17" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4298 'fadd' 'add3_i_i_s' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 4299 [4/7] (2.34ns)   --->   "%add3_i_i_1 = fadd i32 %add3_i_i_i_1, i32 %add3_i_i_i_1_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4299 'fadd' 'add3_i_i_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 4300 [4/7] (2.34ns)   --->   "%add3_i_i_1_1 = fadd i32 %add3_i_i_i_1_2, i32 %add3_i_i_i_1_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4300 'fadd' 'add3_i_i_1_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 4301 [5/7] (2.34ns)   --->   "%add3_i_i_2 = fadd i32 %add3_i_i_i_2, i32 %add3_i_i_i_2_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4301 'fadd' 'add3_i_i_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 4302 [5/7] (2.34ns)   --->   "%add3_i_i_2_1 = fadd i32 %add3_i_i_i_2_2, i32 %add3_i_i_i_2_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4302 'fadd' 'add3_i_i_2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 4303 [5/7] (2.34ns)   --->   "%add3_i_i_3 = fadd i32 %add3_i_i_i_3, i32 %add3_i_i_i_3_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4303 'fadd' 'add3_i_i_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 4304 [5/7] (2.34ns)   --->   "%add3_i_i_3_1 = fadd i32 %add3_i_i_i_3_2, i32 %add3_i_i_i_3_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4304 'fadd' 'add3_i_i_3_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 4305 [6/7] (2.34ns)   --->   "%add3_i_i_4 = fadd i32 %add3_i_i_i_4, i32 %add3_i_i_i_4_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4305 'fadd' 'add3_i_i_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 4306 [6/7] (2.34ns)   --->   "%fpBuffer_4_8_1 = fadd i32 %add3_i_i_i_4_2, i32 %fpBuffer_4_12_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4306 'fadd' 'fpBuffer_4_8_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 4307 [6/7] (2.34ns)   --->   "%add3_i_i_5 = fadd i32 %add3_i_i_i_5, i32 %fpBuffer_5_4_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4307 'fadd' 'add3_i_i_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 4308 [6/7] (2.34ns)   --->   "%fpBuffer_5_8_1 = fadd i32 %add3_i_i_i_5_2, i32 %fpBuffer_5_12_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4308 'fadd' 'fpBuffer_5_8_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 4309 [7/7] (2.34ns)   --->   "%add3_i_i_6 = fadd i32 %add3_i_i_i_6, i32 %fpBuffer_6_4_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4309 'fadd' 'add3_i_i_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 4310 [7/7] (2.34ns)   --->   "%fpBuffer_6_8_1 = fadd i32 %add3_i_i_i_6_2, i32 %fpBuffer_6_12_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4310 'fadd' 'fpBuffer_6_8_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 4311 [7/7] (2.34ns)   --->   "%add3_i_i_7 = fadd i32 %add3_i_i_i_7, i32 %fpBuffer_7_4_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4311 'fadd' 'add3_i_i_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 4312 [7/7] (2.34ns)   --->   "%fpBuffer_7_8_1 = fadd i32 %add3_i_i_i_7_2, i32 %fpBuffer_7_12_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4312 'fadd' 'fpBuffer_7_8_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 4313 [1/7] (2.34ns)   --->   "%add3_i_i_i_8 = fadd i32 %add3_i_i_i_i_8, i32 %fpBuffer_8_2_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4313 'fadd' 'add3_i_i_i_8' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 4314 [1/7] (2.34ns)   --->   "%fpBuffer_8_4_1 = fadd i32 %add3_i_i_i_i_8_2, i32 %fpBuffer_8_6_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4314 'fadd' 'fpBuffer_8_4_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 4315 [1/7] (2.34ns)   --->   "%add3_i_i_i_8_2 = fadd i32 %add3_i_i_i_i_8_4, i32 %fpBuffer_8_10_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4315 'fadd' 'add3_i_i_i_8_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 4316 [1/7] (2.34ns)   --->   "%fpBuffer_8_12_1 = fadd i32 %add3_i_i_i_i_8_6, i32 %fpBuffer_8_14_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4316 'fadd' 'fpBuffer_8_12_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 4317 [1/7] (2.34ns)   --->   "%add3_i_i_i_9 = fadd i32 %add3_i_i_i_i_9, i32 %fpBuffer_9_2_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4317 'fadd' 'add3_i_i_i_9' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 4318 [1/7] (2.34ns)   --->   "%fpBuffer_9_4_1 = fadd i32 %add3_i_i_i_i_9_2, i32 %fpBuffer_9_6_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4318 'fadd' 'fpBuffer_9_4_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 4319 [1/7] (2.34ns)   --->   "%add3_i_i_i_9_2 = fadd i32 %add3_i_i_i_i_9_4, i32 %fpBuffer_9_10_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4319 'fadd' 'add3_i_i_i_9_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 4320 [1/7] (2.34ns)   --->   "%fpBuffer_9_12_1 = fadd i32 %add3_i_i_i_i_9_6, i32 %fpBuffer_9_14_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4320 'fadd' 'fpBuffer_9_12_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 4321 [2/7] (2.34ns)   --->   "%add3_i_i_i_10 = fadd i32 %add3_i_i_i_i_10, i32 %fpBuffer_10_2_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4321 'fadd' 'add3_i_i_i_10' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 4322 [2/7] (2.34ns)   --->   "%fpBuffer_10_4_1 = fadd i32 %add3_i_i_i_i_10_2, i32 %fpBuffer_10_6_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4322 'fadd' 'fpBuffer_10_4_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 4323 [2/7] (2.34ns)   --->   "%add3_i_i_i_10_2 = fadd i32 %add3_i_i_i_i_10_4, i32 %fpBuffer_10_10_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4323 'fadd' 'add3_i_i_i_10_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 4324 [2/7] (2.34ns)   --->   "%fpBuffer_10_12_1 = fadd i32 %add3_i_i_i_i_10_6, i32 %fpBuffer_10_14_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4324 'fadd' 'fpBuffer_10_12_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 4325 [2/7] (2.34ns)   --->   "%add3_i_i_i_11 = fadd i32 %add3_i_i_i_i_11, i32 %fpBuffer_11_2_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4325 'fadd' 'add3_i_i_i_11' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 4326 [2/7] (2.34ns)   --->   "%fpBuffer_11_4_1 = fadd i32 %add3_i_i_i_i_11_2, i32 %add3_i_i_i_i_11_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4326 'fadd' 'fpBuffer_11_4_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 4327 [2/7] (2.34ns)   --->   "%add3_i_i_i_11_2 = fadd i32 %add3_i_i_i_i_11_4, i32 %add3_i_i_i_i_11_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4327 'fadd' 'add3_i_i_i_11_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 4328 [2/7] (2.34ns)   --->   "%add3_i_i_i_11_3 = fadd i32 %add3_i_i_i_i_11_6, i32 %add3_i_i_i_i_11_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4328 'fadd' 'add3_i_i_i_11_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 4329 [3/7] (2.34ns)   --->   "%add3_i_i_i_12 = fadd i32 %add3_i_i_i_i_12, i32 %add3_i_i_i_i_12_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4329 'fadd' 'add3_i_i_i_12' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 4330 [3/7] (2.34ns)   --->   "%add3_i_i_i_12_1 = fadd i32 %add3_i_i_i_i_12_2, i32 %add3_i_i_i_i_12_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4330 'fadd' 'add3_i_i_i_12_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 4331 [3/7] (2.34ns)   --->   "%add3_i_i_i_12_2 = fadd i32 %add3_i_i_i_i_12_4, i32 %add3_i_i_i_i_12_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4331 'fadd' 'add3_i_i_i_12_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 4332 [3/7] (2.34ns)   --->   "%add3_i_i_i_12_3 = fadd i32 %add3_i_i_i_i_12_6, i32 %add3_i_i_i_i_12_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4332 'fadd' 'add3_i_i_i_12_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 4333 [3/7] (2.34ns)   --->   "%add3_i_i_i_13 = fadd i32 %add3_i_i_i_i_13, i32 %add3_i_i_i_i_13_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4333 'fadd' 'add3_i_i_i_13' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 4334 [3/7] (2.34ns)   --->   "%add3_i_i_i_13_1 = fadd i32 %add3_i_i_i_i_13_2, i32 %add3_i_i_i_i_13_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4334 'fadd' 'add3_i_i_i_13_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 4335 [3/7] (2.34ns)   --->   "%add3_i_i_i_13_2 = fadd i32 %add3_i_i_i_i_13_4, i32 %add3_i_i_i_i_13_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4335 'fadd' 'add3_i_i_i_13_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 4336 [3/7] (2.34ns)   --->   "%add3_i_i_i_13_3 = fadd i32 %add3_i_i_i_i_13_6, i32 %add3_i_i_i_i_13_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4336 'fadd' 'add3_i_i_i_13_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 4337 [4/7] (2.34ns)   --->   "%add3_i_i_i_14 = fadd i32 %add3_i_i_i_i_14, i32 %add3_i_i_i_i_14_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4337 'fadd' 'add3_i_i_i_14' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 4338 [4/7] (2.34ns)   --->   "%add3_i_i_i_14_1 = fadd i32 %add3_i_i_i_i_14_2, i32 %add3_i_i_i_i_14_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4338 'fadd' 'add3_i_i_i_14_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 4339 [4/7] (2.34ns)   --->   "%add3_i_i_i_14_2 = fadd i32 %add3_i_i_i_i_14_4, i32 %add3_i_i_i_i_14_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4339 'fadd' 'add3_i_i_i_14_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 4340 [4/7] (2.34ns)   --->   "%add3_i_i_i_14_3 = fadd i32 %add3_i_i_i_i_14_6, i32 %add3_i_i_i_i_14_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4340 'fadd' 'add3_i_i_i_14_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 4341 [4/7] (2.34ns)   --->   "%add3_i_i_i_15 = fadd i32 %add3_i_i_i_i_15, i32 %add3_i_i_i_i_15_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4341 'fadd' 'add3_i_i_i_15' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 4342 [4/7] (2.34ns)   --->   "%add3_i_i_i_15_1 = fadd i32 %add3_i_i_i_i_15_2, i32 %add3_i_i_i_i_15_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4342 'fadd' 'add3_i_i_i_15_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 4343 [4/7] (2.34ns)   --->   "%add3_i_i_i_15_2 = fadd i32 %add3_i_i_i_i_15_4, i32 %add3_i_i_i_i_15_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4343 'fadd' 'add3_i_i_i_15_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 4344 [4/7] (2.34ns)   --->   "%add3_i_i_i_15_3 = fadd i32 %add3_i_i_i_i_15_6, i32 %add3_i_i_i_i_15_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4344 'fadd' 'add3_i_i_i_15_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.34>
ST_21 : Operation 4345 [3/7] (2.34ns)   --->   "%add3_i_i = fadd i32 %add3_i_i_i, i32 %add3_i_i_i_s" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4345 'fadd' 'add3_i_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4346 [3/7] (2.34ns)   --->   "%add3_i_i_s = fadd i32 %add3_i_i_i_16, i32 %add3_i_i_i_17" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4346 'fadd' 'add3_i_i_s' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4347 [3/7] (2.34ns)   --->   "%add3_i_i_1 = fadd i32 %add3_i_i_i_1, i32 %add3_i_i_i_1_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4347 'fadd' 'add3_i_i_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4348 [3/7] (2.34ns)   --->   "%add3_i_i_1_1 = fadd i32 %add3_i_i_i_1_2, i32 %add3_i_i_i_1_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4348 'fadd' 'add3_i_i_1_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4349 [4/7] (2.34ns)   --->   "%add3_i_i_2 = fadd i32 %add3_i_i_i_2, i32 %add3_i_i_i_2_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4349 'fadd' 'add3_i_i_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4350 [4/7] (2.34ns)   --->   "%add3_i_i_2_1 = fadd i32 %add3_i_i_i_2_2, i32 %add3_i_i_i_2_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4350 'fadd' 'add3_i_i_2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4351 [4/7] (2.34ns)   --->   "%add3_i_i_3 = fadd i32 %add3_i_i_i_3, i32 %add3_i_i_i_3_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4351 'fadd' 'add3_i_i_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4352 [4/7] (2.34ns)   --->   "%add3_i_i_3_1 = fadd i32 %add3_i_i_i_3_2, i32 %add3_i_i_i_3_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4352 'fadd' 'add3_i_i_3_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4353 [5/7] (2.34ns)   --->   "%add3_i_i_4 = fadd i32 %add3_i_i_i_4, i32 %add3_i_i_i_4_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4353 'fadd' 'add3_i_i_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4354 [5/7] (2.34ns)   --->   "%fpBuffer_4_8_1 = fadd i32 %add3_i_i_i_4_2, i32 %fpBuffer_4_12_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4354 'fadd' 'fpBuffer_4_8_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4355 [5/7] (2.34ns)   --->   "%add3_i_i_5 = fadd i32 %add3_i_i_i_5, i32 %fpBuffer_5_4_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4355 'fadd' 'add3_i_i_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4356 [5/7] (2.34ns)   --->   "%fpBuffer_5_8_1 = fadd i32 %add3_i_i_i_5_2, i32 %fpBuffer_5_12_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4356 'fadd' 'fpBuffer_5_8_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4357 [6/7] (2.34ns)   --->   "%add3_i_i_6 = fadd i32 %add3_i_i_i_6, i32 %fpBuffer_6_4_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4357 'fadd' 'add3_i_i_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4358 [6/7] (2.34ns)   --->   "%fpBuffer_6_8_1 = fadd i32 %add3_i_i_i_6_2, i32 %fpBuffer_6_12_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4358 'fadd' 'fpBuffer_6_8_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4359 [6/7] (2.34ns)   --->   "%add3_i_i_7 = fadd i32 %add3_i_i_i_7, i32 %fpBuffer_7_4_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4359 'fadd' 'add3_i_i_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4360 [6/7] (2.34ns)   --->   "%fpBuffer_7_8_1 = fadd i32 %add3_i_i_i_7_2, i32 %fpBuffer_7_12_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4360 'fadd' 'fpBuffer_7_8_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4361 [7/7] (2.34ns)   --->   "%add3_i_i_8 = fadd i32 %add3_i_i_i_8, i32 %fpBuffer_8_4_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4361 'fadd' 'add3_i_i_8' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4362 [7/7] (2.34ns)   --->   "%fpBuffer_8_8_1 = fadd i32 %add3_i_i_i_8_2, i32 %fpBuffer_8_12_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4362 'fadd' 'fpBuffer_8_8_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4363 [7/7] (2.34ns)   --->   "%add3_i_i_9 = fadd i32 %add3_i_i_i_9, i32 %fpBuffer_9_4_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4363 'fadd' 'add3_i_i_9' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4364 [7/7] (2.34ns)   --->   "%fpBuffer_9_8_1 = fadd i32 %add3_i_i_i_9_2, i32 %fpBuffer_9_12_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4364 'fadd' 'fpBuffer_9_8_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4365 [1/7] (2.34ns)   --->   "%add3_i_i_i_10 = fadd i32 %add3_i_i_i_i_10, i32 %fpBuffer_10_2_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4365 'fadd' 'add3_i_i_i_10' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4366 [1/7] (2.34ns)   --->   "%fpBuffer_10_4_1 = fadd i32 %add3_i_i_i_i_10_2, i32 %fpBuffer_10_6_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4366 'fadd' 'fpBuffer_10_4_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4367 [1/7] (2.34ns)   --->   "%add3_i_i_i_10_2 = fadd i32 %add3_i_i_i_i_10_4, i32 %fpBuffer_10_10_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4367 'fadd' 'add3_i_i_i_10_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4368 [1/7] (2.34ns)   --->   "%fpBuffer_10_12_1 = fadd i32 %add3_i_i_i_i_10_6, i32 %fpBuffer_10_14_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4368 'fadd' 'fpBuffer_10_12_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4369 [1/7] (2.34ns)   --->   "%add3_i_i_i_11 = fadd i32 %add3_i_i_i_i_11, i32 %fpBuffer_11_2_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4369 'fadd' 'add3_i_i_i_11' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4370 [1/7] (2.34ns)   --->   "%fpBuffer_11_4_1 = fadd i32 %add3_i_i_i_i_11_2, i32 %add3_i_i_i_i_11_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4370 'fadd' 'fpBuffer_11_4_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4371 [1/7] (2.34ns)   --->   "%add3_i_i_i_11_2 = fadd i32 %add3_i_i_i_i_11_4, i32 %add3_i_i_i_i_11_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4371 'fadd' 'add3_i_i_i_11_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4372 [1/7] (2.34ns)   --->   "%add3_i_i_i_11_3 = fadd i32 %add3_i_i_i_i_11_6, i32 %add3_i_i_i_i_11_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4372 'fadd' 'add3_i_i_i_11_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4373 [2/7] (2.34ns)   --->   "%add3_i_i_i_12 = fadd i32 %add3_i_i_i_i_12, i32 %add3_i_i_i_i_12_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4373 'fadd' 'add3_i_i_i_12' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4374 [2/7] (2.34ns)   --->   "%add3_i_i_i_12_1 = fadd i32 %add3_i_i_i_i_12_2, i32 %add3_i_i_i_i_12_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4374 'fadd' 'add3_i_i_i_12_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4375 [2/7] (2.34ns)   --->   "%add3_i_i_i_12_2 = fadd i32 %add3_i_i_i_i_12_4, i32 %add3_i_i_i_i_12_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4375 'fadd' 'add3_i_i_i_12_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4376 [2/7] (2.34ns)   --->   "%add3_i_i_i_12_3 = fadd i32 %add3_i_i_i_i_12_6, i32 %add3_i_i_i_i_12_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4376 'fadd' 'add3_i_i_i_12_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4377 [2/7] (2.34ns)   --->   "%add3_i_i_i_13 = fadd i32 %add3_i_i_i_i_13, i32 %add3_i_i_i_i_13_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4377 'fadd' 'add3_i_i_i_13' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4378 [2/7] (2.34ns)   --->   "%add3_i_i_i_13_1 = fadd i32 %add3_i_i_i_i_13_2, i32 %add3_i_i_i_i_13_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4378 'fadd' 'add3_i_i_i_13_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4379 [2/7] (2.34ns)   --->   "%add3_i_i_i_13_2 = fadd i32 %add3_i_i_i_i_13_4, i32 %add3_i_i_i_i_13_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4379 'fadd' 'add3_i_i_i_13_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4380 [2/7] (2.34ns)   --->   "%add3_i_i_i_13_3 = fadd i32 %add3_i_i_i_i_13_6, i32 %add3_i_i_i_i_13_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4380 'fadd' 'add3_i_i_i_13_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4381 [3/7] (2.34ns)   --->   "%add3_i_i_i_14 = fadd i32 %add3_i_i_i_i_14, i32 %add3_i_i_i_i_14_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4381 'fadd' 'add3_i_i_i_14' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4382 [3/7] (2.34ns)   --->   "%add3_i_i_i_14_1 = fadd i32 %add3_i_i_i_i_14_2, i32 %add3_i_i_i_i_14_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4382 'fadd' 'add3_i_i_i_14_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4383 [3/7] (2.34ns)   --->   "%add3_i_i_i_14_2 = fadd i32 %add3_i_i_i_i_14_4, i32 %add3_i_i_i_i_14_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4383 'fadd' 'add3_i_i_i_14_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4384 [3/7] (2.34ns)   --->   "%add3_i_i_i_14_3 = fadd i32 %add3_i_i_i_i_14_6, i32 %add3_i_i_i_i_14_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4384 'fadd' 'add3_i_i_i_14_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4385 [3/7] (2.34ns)   --->   "%add3_i_i_i_15 = fadd i32 %add3_i_i_i_i_15, i32 %add3_i_i_i_i_15_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4385 'fadd' 'add3_i_i_i_15' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4386 [3/7] (2.34ns)   --->   "%add3_i_i_i_15_1 = fadd i32 %add3_i_i_i_i_15_2, i32 %add3_i_i_i_i_15_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4386 'fadd' 'add3_i_i_i_15_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4387 [3/7] (2.34ns)   --->   "%add3_i_i_i_15_2 = fadd i32 %add3_i_i_i_i_15_4, i32 %add3_i_i_i_i_15_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4387 'fadd' 'add3_i_i_i_15_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 4388 [3/7] (2.34ns)   --->   "%add3_i_i_i_15_3 = fadd i32 %add3_i_i_i_i_15_6, i32 %add3_i_i_i_i_15_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4388 'fadd' 'add3_i_i_i_15_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.34>
ST_22 : Operation 4389 [2/7] (2.34ns)   --->   "%add3_i_i = fadd i32 %add3_i_i_i, i32 %add3_i_i_i_s" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4389 'fadd' 'add3_i_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4390 [2/7] (2.34ns)   --->   "%add3_i_i_s = fadd i32 %add3_i_i_i_16, i32 %add3_i_i_i_17" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4390 'fadd' 'add3_i_i_s' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4391 [2/7] (2.34ns)   --->   "%add3_i_i_1 = fadd i32 %add3_i_i_i_1, i32 %add3_i_i_i_1_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4391 'fadd' 'add3_i_i_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4392 [2/7] (2.34ns)   --->   "%add3_i_i_1_1 = fadd i32 %add3_i_i_i_1_2, i32 %add3_i_i_i_1_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4392 'fadd' 'add3_i_i_1_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4393 [3/7] (2.34ns)   --->   "%add3_i_i_2 = fadd i32 %add3_i_i_i_2, i32 %add3_i_i_i_2_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4393 'fadd' 'add3_i_i_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4394 [3/7] (2.34ns)   --->   "%add3_i_i_2_1 = fadd i32 %add3_i_i_i_2_2, i32 %add3_i_i_i_2_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4394 'fadd' 'add3_i_i_2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4395 [3/7] (2.34ns)   --->   "%add3_i_i_3 = fadd i32 %add3_i_i_i_3, i32 %add3_i_i_i_3_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4395 'fadd' 'add3_i_i_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4396 [3/7] (2.34ns)   --->   "%add3_i_i_3_1 = fadd i32 %add3_i_i_i_3_2, i32 %add3_i_i_i_3_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4396 'fadd' 'add3_i_i_3_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4397 [4/7] (2.34ns)   --->   "%add3_i_i_4 = fadd i32 %add3_i_i_i_4, i32 %add3_i_i_i_4_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4397 'fadd' 'add3_i_i_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4398 [4/7] (2.34ns)   --->   "%fpBuffer_4_8_1 = fadd i32 %add3_i_i_i_4_2, i32 %fpBuffer_4_12_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4398 'fadd' 'fpBuffer_4_8_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4399 [4/7] (2.34ns)   --->   "%add3_i_i_5 = fadd i32 %add3_i_i_i_5, i32 %fpBuffer_5_4_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4399 'fadd' 'add3_i_i_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4400 [4/7] (2.34ns)   --->   "%fpBuffer_5_8_1 = fadd i32 %add3_i_i_i_5_2, i32 %fpBuffer_5_12_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4400 'fadd' 'fpBuffer_5_8_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4401 [5/7] (2.34ns)   --->   "%add3_i_i_6 = fadd i32 %add3_i_i_i_6, i32 %fpBuffer_6_4_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4401 'fadd' 'add3_i_i_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4402 [5/7] (2.34ns)   --->   "%fpBuffer_6_8_1 = fadd i32 %add3_i_i_i_6_2, i32 %fpBuffer_6_12_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4402 'fadd' 'fpBuffer_6_8_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4403 [5/7] (2.34ns)   --->   "%add3_i_i_7 = fadd i32 %add3_i_i_i_7, i32 %fpBuffer_7_4_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4403 'fadd' 'add3_i_i_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4404 [5/7] (2.34ns)   --->   "%fpBuffer_7_8_1 = fadd i32 %add3_i_i_i_7_2, i32 %fpBuffer_7_12_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4404 'fadd' 'fpBuffer_7_8_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4405 [6/7] (2.34ns)   --->   "%add3_i_i_8 = fadd i32 %add3_i_i_i_8, i32 %fpBuffer_8_4_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4405 'fadd' 'add3_i_i_8' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4406 [6/7] (2.34ns)   --->   "%fpBuffer_8_8_1 = fadd i32 %add3_i_i_i_8_2, i32 %fpBuffer_8_12_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4406 'fadd' 'fpBuffer_8_8_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4407 [6/7] (2.34ns)   --->   "%add3_i_i_9 = fadd i32 %add3_i_i_i_9, i32 %fpBuffer_9_4_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4407 'fadd' 'add3_i_i_9' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4408 [6/7] (2.34ns)   --->   "%fpBuffer_9_8_1 = fadd i32 %add3_i_i_i_9_2, i32 %fpBuffer_9_12_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4408 'fadd' 'fpBuffer_9_8_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4409 [7/7] (2.34ns)   --->   "%add3_i_i_10 = fadd i32 %add3_i_i_i_10, i32 %fpBuffer_10_4_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4409 'fadd' 'add3_i_i_10' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4410 [7/7] (2.34ns)   --->   "%fpBuffer_10_8_1 = fadd i32 %add3_i_i_i_10_2, i32 %fpBuffer_10_12_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4410 'fadd' 'fpBuffer_10_8_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4411 [7/7] (2.34ns)   --->   "%add3_i_i_11 = fadd i32 %add3_i_i_i_11, i32 %fpBuffer_11_4_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4411 'fadd' 'add3_i_i_11' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4412 [7/7] (2.34ns)   --->   "%add3_i_i_11_1 = fadd i32 %add3_i_i_i_11_2, i32 %add3_i_i_i_11_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4412 'fadd' 'add3_i_i_11_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4413 [1/7] (2.34ns)   --->   "%add3_i_i_i_12 = fadd i32 %add3_i_i_i_i_12, i32 %add3_i_i_i_i_12_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4413 'fadd' 'add3_i_i_i_12' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4414 [1/7] (2.34ns)   --->   "%add3_i_i_i_12_1 = fadd i32 %add3_i_i_i_i_12_2, i32 %add3_i_i_i_i_12_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4414 'fadd' 'add3_i_i_i_12_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4415 [1/7] (2.34ns)   --->   "%add3_i_i_i_12_2 = fadd i32 %add3_i_i_i_i_12_4, i32 %add3_i_i_i_i_12_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4415 'fadd' 'add3_i_i_i_12_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4416 [1/7] (2.34ns)   --->   "%add3_i_i_i_12_3 = fadd i32 %add3_i_i_i_i_12_6, i32 %add3_i_i_i_i_12_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4416 'fadd' 'add3_i_i_i_12_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4417 [1/7] (2.34ns)   --->   "%add3_i_i_i_13 = fadd i32 %add3_i_i_i_i_13, i32 %add3_i_i_i_i_13_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4417 'fadd' 'add3_i_i_i_13' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4418 [1/7] (2.34ns)   --->   "%add3_i_i_i_13_1 = fadd i32 %add3_i_i_i_i_13_2, i32 %add3_i_i_i_i_13_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4418 'fadd' 'add3_i_i_i_13_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4419 [1/7] (2.34ns)   --->   "%add3_i_i_i_13_2 = fadd i32 %add3_i_i_i_i_13_4, i32 %add3_i_i_i_i_13_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4419 'fadd' 'add3_i_i_i_13_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4420 [1/7] (2.34ns)   --->   "%add3_i_i_i_13_3 = fadd i32 %add3_i_i_i_i_13_6, i32 %add3_i_i_i_i_13_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4420 'fadd' 'add3_i_i_i_13_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4421 [2/7] (2.34ns)   --->   "%add3_i_i_i_14 = fadd i32 %add3_i_i_i_i_14, i32 %add3_i_i_i_i_14_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4421 'fadd' 'add3_i_i_i_14' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4422 [2/7] (2.34ns)   --->   "%add3_i_i_i_14_1 = fadd i32 %add3_i_i_i_i_14_2, i32 %add3_i_i_i_i_14_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4422 'fadd' 'add3_i_i_i_14_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4423 [2/7] (2.34ns)   --->   "%add3_i_i_i_14_2 = fadd i32 %add3_i_i_i_i_14_4, i32 %add3_i_i_i_i_14_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4423 'fadd' 'add3_i_i_i_14_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4424 [2/7] (2.34ns)   --->   "%add3_i_i_i_14_3 = fadd i32 %add3_i_i_i_i_14_6, i32 %add3_i_i_i_i_14_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4424 'fadd' 'add3_i_i_i_14_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4425 [2/7] (2.34ns)   --->   "%add3_i_i_i_15 = fadd i32 %add3_i_i_i_i_15, i32 %add3_i_i_i_i_15_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4425 'fadd' 'add3_i_i_i_15' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4426 [2/7] (2.34ns)   --->   "%add3_i_i_i_15_1 = fadd i32 %add3_i_i_i_i_15_2, i32 %add3_i_i_i_i_15_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4426 'fadd' 'add3_i_i_i_15_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4427 [2/7] (2.34ns)   --->   "%add3_i_i_i_15_2 = fadd i32 %add3_i_i_i_i_15_4, i32 %add3_i_i_i_i_15_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4427 'fadd' 'add3_i_i_i_15_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4428 [2/7] (2.34ns)   --->   "%add3_i_i_i_15_3 = fadd i32 %add3_i_i_i_i_15_6, i32 %add3_i_i_i_i_15_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4428 'fadd' 'add3_i_i_i_15_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.34>
ST_23 : Operation 4429 [1/7] (2.34ns)   --->   "%add3_i_i = fadd i32 %add3_i_i_i, i32 %add3_i_i_i_s" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4429 'fadd' 'add3_i_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4430 [1/7] (2.34ns)   --->   "%add3_i_i_s = fadd i32 %add3_i_i_i_16, i32 %add3_i_i_i_17" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4430 'fadd' 'add3_i_i_s' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4431 [1/7] (2.34ns)   --->   "%add3_i_i_1 = fadd i32 %add3_i_i_i_1, i32 %add3_i_i_i_1_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4431 'fadd' 'add3_i_i_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4432 [1/7] (2.34ns)   --->   "%add3_i_i_1_1 = fadd i32 %add3_i_i_i_1_2, i32 %add3_i_i_i_1_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4432 'fadd' 'add3_i_i_1_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4433 [2/7] (2.34ns)   --->   "%add3_i_i_2 = fadd i32 %add3_i_i_i_2, i32 %add3_i_i_i_2_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4433 'fadd' 'add3_i_i_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4434 [2/7] (2.34ns)   --->   "%add3_i_i_2_1 = fadd i32 %add3_i_i_i_2_2, i32 %add3_i_i_i_2_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4434 'fadd' 'add3_i_i_2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4435 [2/7] (2.34ns)   --->   "%add3_i_i_3 = fadd i32 %add3_i_i_i_3, i32 %add3_i_i_i_3_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4435 'fadd' 'add3_i_i_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4436 [2/7] (2.34ns)   --->   "%add3_i_i_3_1 = fadd i32 %add3_i_i_i_3_2, i32 %add3_i_i_i_3_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4436 'fadd' 'add3_i_i_3_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4437 [3/7] (2.34ns)   --->   "%add3_i_i_4 = fadd i32 %add3_i_i_i_4, i32 %add3_i_i_i_4_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4437 'fadd' 'add3_i_i_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4438 [3/7] (2.34ns)   --->   "%fpBuffer_4_8_1 = fadd i32 %add3_i_i_i_4_2, i32 %fpBuffer_4_12_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4438 'fadd' 'fpBuffer_4_8_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4439 [3/7] (2.34ns)   --->   "%add3_i_i_5 = fadd i32 %add3_i_i_i_5, i32 %fpBuffer_5_4_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4439 'fadd' 'add3_i_i_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4440 [3/7] (2.34ns)   --->   "%fpBuffer_5_8_1 = fadd i32 %add3_i_i_i_5_2, i32 %fpBuffer_5_12_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4440 'fadd' 'fpBuffer_5_8_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4441 [4/7] (2.34ns)   --->   "%add3_i_i_6 = fadd i32 %add3_i_i_i_6, i32 %fpBuffer_6_4_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4441 'fadd' 'add3_i_i_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4442 [4/7] (2.34ns)   --->   "%fpBuffer_6_8_1 = fadd i32 %add3_i_i_i_6_2, i32 %fpBuffer_6_12_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4442 'fadd' 'fpBuffer_6_8_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4443 [4/7] (2.34ns)   --->   "%add3_i_i_7 = fadd i32 %add3_i_i_i_7, i32 %fpBuffer_7_4_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4443 'fadd' 'add3_i_i_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4444 [4/7] (2.34ns)   --->   "%fpBuffer_7_8_1 = fadd i32 %add3_i_i_i_7_2, i32 %fpBuffer_7_12_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4444 'fadd' 'fpBuffer_7_8_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4445 [5/7] (2.34ns)   --->   "%add3_i_i_8 = fadd i32 %add3_i_i_i_8, i32 %fpBuffer_8_4_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4445 'fadd' 'add3_i_i_8' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4446 [5/7] (2.34ns)   --->   "%fpBuffer_8_8_1 = fadd i32 %add3_i_i_i_8_2, i32 %fpBuffer_8_12_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4446 'fadd' 'fpBuffer_8_8_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4447 [5/7] (2.34ns)   --->   "%add3_i_i_9 = fadd i32 %add3_i_i_i_9, i32 %fpBuffer_9_4_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4447 'fadd' 'add3_i_i_9' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4448 [5/7] (2.34ns)   --->   "%fpBuffer_9_8_1 = fadd i32 %add3_i_i_i_9_2, i32 %fpBuffer_9_12_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4448 'fadd' 'fpBuffer_9_8_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4449 [6/7] (2.34ns)   --->   "%add3_i_i_10 = fadd i32 %add3_i_i_i_10, i32 %fpBuffer_10_4_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4449 'fadd' 'add3_i_i_10' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4450 [6/7] (2.34ns)   --->   "%fpBuffer_10_8_1 = fadd i32 %add3_i_i_i_10_2, i32 %fpBuffer_10_12_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4450 'fadd' 'fpBuffer_10_8_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4451 [6/7] (2.34ns)   --->   "%add3_i_i_11 = fadd i32 %add3_i_i_i_11, i32 %fpBuffer_11_4_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4451 'fadd' 'add3_i_i_11' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4452 [6/7] (2.34ns)   --->   "%add3_i_i_11_1 = fadd i32 %add3_i_i_i_11_2, i32 %add3_i_i_i_11_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4452 'fadd' 'add3_i_i_11_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4453 [7/7] (2.34ns)   --->   "%add3_i_i_12 = fadd i32 %add3_i_i_i_12, i32 %add3_i_i_i_12_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4453 'fadd' 'add3_i_i_12' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4454 [7/7] (2.34ns)   --->   "%add3_i_i_12_1 = fadd i32 %add3_i_i_i_12_2, i32 %add3_i_i_i_12_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4454 'fadd' 'add3_i_i_12_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4455 [7/7] (2.34ns)   --->   "%add3_i_i_13 = fadd i32 %add3_i_i_i_13, i32 %add3_i_i_i_13_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4455 'fadd' 'add3_i_i_13' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4456 [7/7] (2.34ns)   --->   "%add3_i_i_13_1 = fadd i32 %add3_i_i_i_13_2, i32 %add3_i_i_i_13_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4456 'fadd' 'add3_i_i_13_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4457 [1/7] (2.34ns)   --->   "%add3_i_i_i_14 = fadd i32 %add3_i_i_i_i_14, i32 %add3_i_i_i_i_14_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4457 'fadd' 'add3_i_i_i_14' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4458 [1/7] (2.34ns)   --->   "%add3_i_i_i_14_1 = fadd i32 %add3_i_i_i_i_14_2, i32 %add3_i_i_i_i_14_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4458 'fadd' 'add3_i_i_i_14_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4459 [1/7] (2.34ns)   --->   "%add3_i_i_i_14_2 = fadd i32 %add3_i_i_i_i_14_4, i32 %add3_i_i_i_i_14_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4459 'fadd' 'add3_i_i_i_14_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4460 [1/7] (2.34ns)   --->   "%add3_i_i_i_14_3 = fadd i32 %add3_i_i_i_i_14_6, i32 %add3_i_i_i_i_14_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4460 'fadd' 'add3_i_i_i_14_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4461 [1/7] (2.34ns)   --->   "%add3_i_i_i_15 = fadd i32 %add3_i_i_i_i_15, i32 %add3_i_i_i_i_15_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4461 'fadd' 'add3_i_i_i_15' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4462 [1/7] (2.34ns)   --->   "%add3_i_i_i_15_1 = fadd i32 %add3_i_i_i_i_15_2, i32 %add3_i_i_i_i_15_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4462 'fadd' 'add3_i_i_i_15_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4463 [1/7] (2.34ns)   --->   "%add3_i_i_i_15_2 = fadd i32 %add3_i_i_i_i_15_4, i32 %add3_i_i_i_i_15_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4463 'fadd' 'add3_i_i_i_15_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4464 [1/7] (2.34ns)   --->   "%add3_i_i_i_15_3 = fadd i32 %add3_i_i_i_i_15_6, i32 %add3_i_i_i_i_15_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4464 'fadd' 'add3_i_i_i_15_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.34>
ST_24 : Operation 4465 [7/7] (2.34ns)   --->   "%add3_i = fadd i32 %add3_i_i, i32 %add3_i_i_s" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4465 'fadd' 'add3_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4466 [7/7] (2.34ns)   --->   "%add3_i_1 = fadd i32 %add3_i_i_1, i32 %add3_i_i_1_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4466 'fadd' 'add3_i_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4467 [1/7] (2.34ns)   --->   "%add3_i_i_2 = fadd i32 %add3_i_i_i_2, i32 %add3_i_i_i_2_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4467 'fadd' 'add3_i_i_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4468 [1/7] (2.34ns)   --->   "%add3_i_i_2_1 = fadd i32 %add3_i_i_i_2_2, i32 %add3_i_i_i_2_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4468 'fadd' 'add3_i_i_2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4469 [1/7] (2.34ns)   --->   "%add3_i_i_3 = fadd i32 %add3_i_i_i_3, i32 %add3_i_i_i_3_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4469 'fadd' 'add3_i_i_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4470 [1/7] (2.34ns)   --->   "%add3_i_i_3_1 = fadd i32 %add3_i_i_i_3_2, i32 %add3_i_i_i_3_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4470 'fadd' 'add3_i_i_3_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4471 [2/7] (2.34ns)   --->   "%add3_i_i_4 = fadd i32 %add3_i_i_i_4, i32 %add3_i_i_i_4_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4471 'fadd' 'add3_i_i_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4472 [2/7] (2.34ns)   --->   "%fpBuffer_4_8_1 = fadd i32 %add3_i_i_i_4_2, i32 %fpBuffer_4_12_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4472 'fadd' 'fpBuffer_4_8_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4473 [2/7] (2.34ns)   --->   "%add3_i_i_5 = fadd i32 %add3_i_i_i_5, i32 %fpBuffer_5_4_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4473 'fadd' 'add3_i_i_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4474 [2/7] (2.34ns)   --->   "%fpBuffer_5_8_1 = fadd i32 %add3_i_i_i_5_2, i32 %fpBuffer_5_12_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4474 'fadd' 'fpBuffer_5_8_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4475 [3/7] (2.34ns)   --->   "%add3_i_i_6 = fadd i32 %add3_i_i_i_6, i32 %fpBuffer_6_4_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4475 'fadd' 'add3_i_i_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4476 [3/7] (2.34ns)   --->   "%fpBuffer_6_8_1 = fadd i32 %add3_i_i_i_6_2, i32 %fpBuffer_6_12_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4476 'fadd' 'fpBuffer_6_8_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4477 [3/7] (2.34ns)   --->   "%add3_i_i_7 = fadd i32 %add3_i_i_i_7, i32 %fpBuffer_7_4_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4477 'fadd' 'add3_i_i_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4478 [3/7] (2.34ns)   --->   "%fpBuffer_7_8_1 = fadd i32 %add3_i_i_i_7_2, i32 %fpBuffer_7_12_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4478 'fadd' 'fpBuffer_7_8_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4479 [4/7] (2.34ns)   --->   "%add3_i_i_8 = fadd i32 %add3_i_i_i_8, i32 %fpBuffer_8_4_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4479 'fadd' 'add3_i_i_8' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4480 [4/7] (2.34ns)   --->   "%fpBuffer_8_8_1 = fadd i32 %add3_i_i_i_8_2, i32 %fpBuffer_8_12_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4480 'fadd' 'fpBuffer_8_8_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4481 [4/7] (2.34ns)   --->   "%add3_i_i_9 = fadd i32 %add3_i_i_i_9, i32 %fpBuffer_9_4_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4481 'fadd' 'add3_i_i_9' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4482 [4/7] (2.34ns)   --->   "%fpBuffer_9_8_1 = fadd i32 %add3_i_i_i_9_2, i32 %fpBuffer_9_12_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4482 'fadd' 'fpBuffer_9_8_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4483 [5/7] (2.34ns)   --->   "%add3_i_i_10 = fadd i32 %add3_i_i_i_10, i32 %fpBuffer_10_4_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4483 'fadd' 'add3_i_i_10' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4484 [5/7] (2.34ns)   --->   "%fpBuffer_10_8_1 = fadd i32 %add3_i_i_i_10_2, i32 %fpBuffer_10_12_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4484 'fadd' 'fpBuffer_10_8_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4485 [5/7] (2.34ns)   --->   "%add3_i_i_11 = fadd i32 %add3_i_i_i_11, i32 %fpBuffer_11_4_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4485 'fadd' 'add3_i_i_11' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4486 [5/7] (2.34ns)   --->   "%add3_i_i_11_1 = fadd i32 %add3_i_i_i_11_2, i32 %add3_i_i_i_11_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4486 'fadd' 'add3_i_i_11_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4487 [6/7] (2.34ns)   --->   "%add3_i_i_12 = fadd i32 %add3_i_i_i_12, i32 %add3_i_i_i_12_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4487 'fadd' 'add3_i_i_12' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4488 [6/7] (2.34ns)   --->   "%add3_i_i_12_1 = fadd i32 %add3_i_i_i_12_2, i32 %add3_i_i_i_12_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4488 'fadd' 'add3_i_i_12_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4489 [6/7] (2.34ns)   --->   "%add3_i_i_13 = fadd i32 %add3_i_i_i_13, i32 %add3_i_i_i_13_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4489 'fadd' 'add3_i_i_13' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4490 [6/7] (2.34ns)   --->   "%add3_i_i_13_1 = fadd i32 %add3_i_i_i_13_2, i32 %add3_i_i_i_13_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4490 'fadd' 'add3_i_i_13_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4491 [7/7] (2.34ns)   --->   "%add3_i_i_14 = fadd i32 %add3_i_i_i_14, i32 %add3_i_i_i_14_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4491 'fadd' 'add3_i_i_14' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4492 [7/7] (2.34ns)   --->   "%add3_i_i_14_1 = fadd i32 %add3_i_i_i_14_2, i32 %add3_i_i_i_14_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4492 'fadd' 'add3_i_i_14_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4493 [7/7] (2.34ns)   --->   "%add3_i_i_15 = fadd i32 %add3_i_i_i_15, i32 %add3_i_i_i_15_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4493 'fadd' 'add3_i_i_15' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4494 [7/7] (2.34ns)   --->   "%add3_i_i_15_1 = fadd i32 %add3_i_i_i_15_2, i32 %add3_i_i_i_15_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4494 'fadd' 'add3_i_i_15_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.34>
ST_25 : Operation 4495 [6/7] (2.34ns)   --->   "%add3_i = fadd i32 %add3_i_i, i32 %add3_i_i_s" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4495 'fadd' 'add3_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4496 [6/7] (2.34ns)   --->   "%add3_i_1 = fadd i32 %add3_i_i_1, i32 %add3_i_i_1_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4496 'fadd' 'add3_i_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4497 [7/7] (2.34ns)   --->   "%add3_i_2 = fadd i32 %add3_i_i_2, i32 %add3_i_i_2_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4497 'fadd' 'add3_i_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4498 [7/7] (2.34ns)   --->   "%add3_i_3 = fadd i32 %add3_i_i_3, i32 %add3_i_i_3_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4498 'fadd' 'add3_i_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4499 [1/7] (2.34ns)   --->   "%add3_i_i_4 = fadd i32 %add3_i_i_i_4, i32 %add3_i_i_i_4_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4499 'fadd' 'add3_i_i_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4500 [1/7] (2.34ns)   --->   "%fpBuffer_4_8_1 = fadd i32 %add3_i_i_i_4_2, i32 %fpBuffer_4_12_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4500 'fadd' 'fpBuffer_4_8_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4501 [1/7] (2.34ns)   --->   "%add3_i_i_5 = fadd i32 %add3_i_i_i_5, i32 %fpBuffer_5_4_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4501 'fadd' 'add3_i_i_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4502 [1/7] (2.34ns)   --->   "%fpBuffer_5_8_1 = fadd i32 %add3_i_i_i_5_2, i32 %fpBuffer_5_12_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4502 'fadd' 'fpBuffer_5_8_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4503 [2/7] (2.34ns)   --->   "%add3_i_i_6 = fadd i32 %add3_i_i_i_6, i32 %fpBuffer_6_4_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4503 'fadd' 'add3_i_i_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4504 [2/7] (2.34ns)   --->   "%fpBuffer_6_8_1 = fadd i32 %add3_i_i_i_6_2, i32 %fpBuffer_6_12_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4504 'fadd' 'fpBuffer_6_8_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4505 [2/7] (2.34ns)   --->   "%add3_i_i_7 = fadd i32 %add3_i_i_i_7, i32 %fpBuffer_7_4_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4505 'fadd' 'add3_i_i_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4506 [2/7] (2.34ns)   --->   "%fpBuffer_7_8_1 = fadd i32 %add3_i_i_i_7_2, i32 %fpBuffer_7_12_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4506 'fadd' 'fpBuffer_7_8_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4507 [3/7] (2.34ns)   --->   "%add3_i_i_8 = fadd i32 %add3_i_i_i_8, i32 %fpBuffer_8_4_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4507 'fadd' 'add3_i_i_8' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4508 [3/7] (2.34ns)   --->   "%fpBuffer_8_8_1 = fadd i32 %add3_i_i_i_8_2, i32 %fpBuffer_8_12_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4508 'fadd' 'fpBuffer_8_8_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4509 [3/7] (2.34ns)   --->   "%add3_i_i_9 = fadd i32 %add3_i_i_i_9, i32 %fpBuffer_9_4_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4509 'fadd' 'add3_i_i_9' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4510 [3/7] (2.34ns)   --->   "%fpBuffer_9_8_1 = fadd i32 %add3_i_i_i_9_2, i32 %fpBuffer_9_12_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4510 'fadd' 'fpBuffer_9_8_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4511 [4/7] (2.34ns)   --->   "%add3_i_i_10 = fadd i32 %add3_i_i_i_10, i32 %fpBuffer_10_4_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4511 'fadd' 'add3_i_i_10' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4512 [4/7] (2.34ns)   --->   "%fpBuffer_10_8_1 = fadd i32 %add3_i_i_i_10_2, i32 %fpBuffer_10_12_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4512 'fadd' 'fpBuffer_10_8_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4513 [4/7] (2.34ns)   --->   "%add3_i_i_11 = fadd i32 %add3_i_i_i_11, i32 %fpBuffer_11_4_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4513 'fadd' 'add3_i_i_11' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4514 [4/7] (2.34ns)   --->   "%add3_i_i_11_1 = fadd i32 %add3_i_i_i_11_2, i32 %add3_i_i_i_11_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4514 'fadd' 'add3_i_i_11_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4515 [5/7] (2.34ns)   --->   "%add3_i_i_12 = fadd i32 %add3_i_i_i_12, i32 %add3_i_i_i_12_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4515 'fadd' 'add3_i_i_12' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4516 [5/7] (2.34ns)   --->   "%add3_i_i_12_1 = fadd i32 %add3_i_i_i_12_2, i32 %add3_i_i_i_12_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4516 'fadd' 'add3_i_i_12_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4517 [5/7] (2.34ns)   --->   "%add3_i_i_13 = fadd i32 %add3_i_i_i_13, i32 %add3_i_i_i_13_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4517 'fadd' 'add3_i_i_13' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4518 [5/7] (2.34ns)   --->   "%add3_i_i_13_1 = fadd i32 %add3_i_i_i_13_2, i32 %add3_i_i_i_13_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4518 'fadd' 'add3_i_i_13_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4519 [6/7] (2.34ns)   --->   "%add3_i_i_14 = fadd i32 %add3_i_i_i_14, i32 %add3_i_i_i_14_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4519 'fadd' 'add3_i_i_14' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4520 [6/7] (2.34ns)   --->   "%add3_i_i_14_1 = fadd i32 %add3_i_i_i_14_2, i32 %add3_i_i_i_14_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4520 'fadd' 'add3_i_i_14_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4521 [6/7] (2.34ns)   --->   "%add3_i_i_15 = fadd i32 %add3_i_i_i_15, i32 %add3_i_i_i_15_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4521 'fadd' 'add3_i_i_15' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4522 [6/7] (2.34ns)   --->   "%add3_i_i_15_1 = fadd i32 %add3_i_i_i_15_2, i32 %add3_i_i_i_15_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4522 'fadd' 'add3_i_i_15_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.34>
ST_26 : Operation 4523 [5/7] (2.34ns)   --->   "%add3_i = fadd i32 %add3_i_i, i32 %add3_i_i_s" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4523 'fadd' 'add3_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4524 [5/7] (2.34ns)   --->   "%add3_i_1 = fadd i32 %add3_i_i_1, i32 %add3_i_i_1_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4524 'fadd' 'add3_i_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4525 [6/7] (2.34ns)   --->   "%add3_i_2 = fadd i32 %add3_i_i_2, i32 %add3_i_i_2_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4525 'fadd' 'add3_i_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4526 [6/7] (2.34ns)   --->   "%add3_i_3 = fadd i32 %add3_i_i_3, i32 %add3_i_i_3_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4526 'fadd' 'add3_i_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4527 [7/7] (2.34ns)   --->   "%add3_i_4 = fadd i32 %add3_i_i_4, i32 %fpBuffer_4_8_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4527 'fadd' 'add3_i_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4528 [7/7] (2.34ns)   --->   "%fpBuffer_5_0_1 = fadd i32 %add3_i_i_5, i32 %fpBuffer_5_8_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4528 'fadd' 'fpBuffer_5_0_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4529 [1/7] (2.34ns)   --->   "%add3_i_i_6 = fadd i32 %add3_i_i_i_6, i32 %fpBuffer_6_4_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4529 'fadd' 'add3_i_i_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4530 [1/7] (2.34ns)   --->   "%fpBuffer_6_8_1 = fadd i32 %add3_i_i_i_6_2, i32 %fpBuffer_6_12_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4530 'fadd' 'fpBuffer_6_8_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4531 [1/7] (2.34ns)   --->   "%add3_i_i_7 = fadd i32 %add3_i_i_i_7, i32 %fpBuffer_7_4_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4531 'fadd' 'add3_i_i_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4532 [1/7] (2.34ns)   --->   "%fpBuffer_7_8_1 = fadd i32 %add3_i_i_i_7_2, i32 %fpBuffer_7_12_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4532 'fadd' 'fpBuffer_7_8_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4533 [2/7] (2.34ns)   --->   "%add3_i_i_8 = fadd i32 %add3_i_i_i_8, i32 %fpBuffer_8_4_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4533 'fadd' 'add3_i_i_8' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4534 [2/7] (2.34ns)   --->   "%fpBuffer_8_8_1 = fadd i32 %add3_i_i_i_8_2, i32 %fpBuffer_8_12_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4534 'fadd' 'fpBuffer_8_8_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4535 [2/7] (2.34ns)   --->   "%add3_i_i_9 = fadd i32 %add3_i_i_i_9, i32 %fpBuffer_9_4_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4535 'fadd' 'add3_i_i_9' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4536 [2/7] (2.34ns)   --->   "%fpBuffer_9_8_1 = fadd i32 %add3_i_i_i_9_2, i32 %fpBuffer_9_12_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4536 'fadd' 'fpBuffer_9_8_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4537 [3/7] (2.34ns)   --->   "%add3_i_i_10 = fadd i32 %add3_i_i_i_10, i32 %fpBuffer_10_4_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4537 'fadd' 'add3_i_i_10' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4538 [3/7] (2.34ns)   --->   "%fpBuffer_10_8_1 = fadd i32 %add3_i_i_i_10_2, i32 %fpBuffer_10_12_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4538 'fadd' 'fpBuffer_10_8_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4539 [3/7] (2.34ns)   --->   "%add3_i_i_11 = fadd i32 %add3_i_i_i_11, i32 %fpBuffer_11_4_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4539 'fadd' 'add3_i_i_11' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4540 [3/7] (2.34ns)   --->   "%add3_i_i_11_1 = fadd i32 %add3_i_i_i_11_2, i32 %add3_i_i_i_11_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4540 'fadd' 'add3_i_i_11_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4541 [4/7] (2.34ns)   --->   "%add3_i_i_12 = fadd i32 %add3_i_i_i_12, i32 %add3_i_i_i_12_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4541 'fadd' 'add3_i_i_12' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4542 [4/7] (2.34ns)   --->   "%add3_i_i_12_1 = fadd i32 %add3_i_i_i_12_2, i32 %add3_i_i_i_12_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4542 'fadd' 'add3_i_i_12_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4543 [4/7] (2.34ns)   --->   "%add3_i_i_13 = fadd i32 %add3_i_i_i_13, i32 %add3_i_i_i_13_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4543 'fadd' 'add3_i_i_13' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4544 [4/7] (2.34ns)   --->   "%add3_i_i_13_1 = fadd i32 %add3_i_i_i_13_2, i32 %add3_i_i_i_13_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4544 'fadd' 'add3_i_i_13_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4545 [5/7] (2.34ns)   --->   "%add3_i_i_14 = fadd i32 %add3_i_i_i_14, i32 %add3_i_i_i_14_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4545 'fadd' 'add3_i_i_14' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4546 [5/7] (2.34ns)   --->   "%add3_i_i_14_1 = fadd i32 %add3_i_i_i_14_2, i32 %add3_i_i_i_14_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4546 'fadd' 'add3_i_i_14_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4547 [5/7] (2.34ns)   --->   "%add3_i_i_15 = fadd i32 %add3_i_i_i_15, i32 %add3_i_i_i_15_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4547 'fadd' 'add3_i_i_15' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4548 [5/7] (2.34ns)   --->   "%add3_i_i_15_1 = fadd i32 %add3_i_i_i_15_2, i32 %add3_i_i_i_15_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4548 'fadd' 'add3_i_i_15_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.34>
ST_27 : Operation 4549 [4/7] (2.34ns)   --->   "%add3_i = fadd i32 %add3_i_i, i32 %add3_i_i_s" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4549 'fadd' 'add3_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4550 [4/7] (2.34ns)   --->   "%add3_i_1 = fadd i32 %add3_i_i_1, i32 %add3_i_i_1_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4550 'fadd' 'add3_i_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4551 [5/7] (2.34ns)   --->   "%add3_i_2 = fadd i32 %add3_i_i_2, i32 %add3_i_i_2_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4551 'fadd' 'add3_i_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4552 [5/7] (2.34ns)   --->   "%add3_i_3 = fadd i32 %add3_i_i_3, i32 %add3_i_i_3_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4552 'fadd' 'add3_i_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4553 [6/7] (2.34ns)   --->   "%add3_i_4 = fadd i32 %add3_i_i_4, i32 %fpBuffer_4_8_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4553 'fadd' 'add3_i_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4554 [6/7] (2.34ns)   --->   "%fpBuffer_5_0_1 = fadd i32 %add3_i_i_5, i32 %fpBuffer_5_8_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4554 'fadd' 'fpBuffer_5_0_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4555 [7/7] (2.34ns)   --->   "%add3_i_6 = fadd i32 %add3_i_i_6, i32 %fpBuffer_6_8_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4555 'fadd' 'add3_i_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4556 [7/7] (2.34ns)   --->   "%fpBuffer_7_0_1 = fadd i32 %add3_i_i_7, i32 %fpBuffer_7_8_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4556 'fadd' 'fpBuffer_7_0_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4557 [1/7] (2.34ns)   --->   "%add3_i_i_8 = fadd i32 %add3_i_i_i_8, i32 %fpBuffer_8_4_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4557 'fadd' 'add3_i_i_8' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4558 [1/7] (2.34ns)   --->   "%fpBuffer_8_8_1 = fadd i32 %add3_i_i_i_8_2, i32 %fpBuffer_8_12_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4558 'fadd' 'fpBuffer_8_8_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4559 [1/7] (2.34ns)   --->   "%add3_i_i_9 = fadd i32 %add3_i_i_i_9, i32 %fpBuffer_9_4_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4559 'fadd' 'add3_i_i_9' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4560 [1/7] (2.34ns)   --->   "%fpBuffer_9_8_1 = fadd i32 %add3_i_i_i_9_2, i32 %fpBuffer_9_12_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4560 'fadd' 'fpBuffer_9_8_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4561 [2/7] (2.34ns)   --->   "%add3_i_i_10 = fadd i32 %add3_i_i_i_10, i32 %fpBuffer_10_4_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4561 'fadd' 'add3_i_i_10' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4562 [2/7] (2.34ns)   --->   "%fpBuffer_10_8_1 = fadd i32 %add3_i_i_i_10_2, i32 %fpBuffer_10_12_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4562 'fadd' 'fpBuffer_10_8_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4563 [2/7] (2.34ns)   --->   "%add3_i_i_11 = fadd i32 %add3_i_i_i_11, i32 %fpBuffer_11_4_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4563 'fadd' 'add3_i_i_11' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4564 [2/7] (2.34ns)   --->   "%add3_i_i_11_1 = fadd i32 %add3_i_i_i_11_2, i32 %add3_i_i_i_11_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4564 'fadd' 'add3_i_i_11_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4565 [3/7] (2.34ns)   --->   "%add3_i_i_12 = fadd i32 %add3_i_i_i_12, i32 %add3_i_i_i_12_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4565 'fadd' 'add3_i_i_12' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4566 [3/7] (2.34ns)   --->   "%add3_i_i_12_1 = fadd i32 %add3_i_i_i_12_2, i32 %add3_i_i_i_12_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4566 'fadd' 'add3_i_i_12_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4567 [3/7] (2.34ns)   --->   "%add3_i_i_13 = fadd i32 %add3_i_i_i_13, i32 %add3_i_i_i_13_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4567 'fadd' 'add3_i_i_13' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4568 [3/7] (2.34ns)   --->   "%add3_i_i_13_1 = fadd i32 %add3_i_i_i_13_2, i32 %add3_i_i_i_13_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4568 'fadd' 'add3_i_i_13_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4569 [4/7] (2.34ns)   --->   "%add3_i_i_14 = fadd i32 %add3_i_i_i_14, i32 %add3_i_i_i_14_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4569 'fadd' 'add3_i_i_14' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4570 [4/7] (2.34ns)   --->   "%add3_i_i_14_1 = fadd i32 %add3_i_i_i_14_2, i32 %add3_i_i_i_14_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4570 'fadd' 'add3_i_i_14_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4571 [4/7] (2.34ns)   --->   "%add3_i_i_15 = fadd i32 %add3_i_i_i_15, i32 %add3_i_i_i_15_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4571 'fadd' 'add3_i_i_15' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4572 [4/7] (2.34ns)   --->   "%add3_i_i_15_1 = fadd i32 %add3_i_i_i_15_2, i32 %add3_i_i_i_15_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4572 'fadd' 'add3_i_i_15_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 2.34>
ST_28 : Operation 4573 [3/7] (2.34ns)   --->   "%add3_i = fadd i32 %add3_i_i, i32 %add3_i_i_s" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4573 'fadd' 'add3_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4574 [3/7] (2.34ns)   --->   "%add3_i_1 = fadd i32 %add3_i_i_1, i32 %add3_i_i_1_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4574 'fadd' 'add3_i_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4575 [4/7] (2.34ns)   --->   "%add3_i_2 = fadd i32 %add3_i_i_2, i32 %add3_i_i_2_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4575 'fadd' 'add3_i_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4576 [4/7] (2.34ns)   --->   "%add3_i_3 = fadd i32 %add3_i_i_3, i32 %add3_i_i_3_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4576 'fadd' 'add3_i_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4577 [5/7] (2.34ns)   --->   "%add3_i_4 = fadd i32 %add3_i_i_4, i32 %fpBuffer_4_8_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4577 'fadd' 'add3_i_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4578 [5/7] (2.34ns)   --->   "%fpBuffer_5_0_1 = fadd i32 %add3_i_i_5, i32 %fpBuffer_5_8_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4578 'fadd' 'fpBuffer_5_0_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4579 [6/7] (2.34ns)   --->   "%add3_i_6 = fadd i32 %add3_i_i_6, i32 %fpBuffer_6_8_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4579 'fadd' 'add3_i_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4580 [6/7] (2.34ns)   --->   "%fpBuffer_7_0_1 = fadd i32 %add3_i_i_7, i32 %fpBuffer_7_8_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4580 'fadd' 'fpBuffer_7_0_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4581 [7/7] (2.34ns)   --->   "%add3_i_8 = fadd i32 %add3_i_i_8, i32 %fpBuffer_8_8_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4581 'fadd' 'add3_i_8' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4582 [7/7] (2.34ns)   --->   "%fpBuffer_9_0_1 = fadd i32 %add3_i_i_9, i32 %fpBuffer_9_8_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4582 'fadd' 'fpBuffer_9_0_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4583 [1/7] (2.34ns)   --->   "%add3_i_i_10 = fadd i32 %add3_i_i_i_10, i32 %fpBuffer_10_4_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4583 'fadd' 'add3_i_i_10' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4584 [1/7] (2.34ns)   --->   "%fpBuffer_10_8_1 = fadd i32 %add3_i_i_i_10_2, i32 %fpBuffer_10_12_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4584 'fadd' 'fpBuffer_10_8_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4585 [1/7] (2.34ns)   --->   "%add3_i_i_11 = fadd i32 %add3_i_i_i_11, i32 %fpBuffer_11_4_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4585 'fadd' 'add3_i_i_11' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4586 [1/7] (2.34ns)   --->   "%add3_i_i_11_1 = fadd i32 %add3_i_i_i_11_2, i32 %add3_i_i_i_11_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4586 'fadd' 'add3_i_i_11_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4587 [2/7] (2.34ns)   --->   "%add3_i_i_12 = fadd i32 %add3_i_i_i_12, i32 %add3_i_i_i_12_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4587 'fadd' 'add3_i_i_12' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4588 [2/7] (2.34ns)   --->   "%add3_i_i_12_1 = fadd i32 %add3_i_i_i_12_2, i32 %add3_i_i_i_12_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4588 'fadd' 'add3_i_i_12_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4589 [2/7] (2.34ns)   --->   "%add3_i_i_13 = fadd i32 %add3_i_i_i_13, i32 %add3_i_i_i_13_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4589 'fadd' 'add3_i_i_13' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4590 [2/7] (2.34ns)   --->   "%add3_i_i_13_1 = fadd i32 %add3_i_i_i_13_2, i32 %add3_i_i_i_13_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4590 'fadd' 'add3_i_i_13_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4591 [3/7] (2.34ns)   --->   "%add3_i_i_14 = fadd i32 %add3_i_i_i_14, i32 %add3_i_i_i_14_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4591 'fadd' 'add3_i_i_14' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4592 [3/7] (2.34ns)   --->   "%add3_i_i_14_1 = fadd i32 %add3_i_i_i_14_2, i32 %add3_i_i_i_14_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4592 'fadd' 'add3_i_i_14_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4593 [3/7] (2.34ns)   --->   "%add3_i_i_15 = fadd i32 %add3_i_i_i_15, i32 %add3_i_i_i_15_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4593 'fadd' 'add3_i_i_15' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4594 [3/7] (2.34ns)   --->   "%add3_i_i_15_1 = fadd i32 %add3_i_i_i_15_2, i32 %add3_i_i_i_15_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4594 'fadd' 'add3_i_i_15_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 2.34>
ST_29 : Operation 4595 [2/7] (2.34ns)   --->   "%add3_i = fadd i32 %add3_i_i, i32 %add3_i_i_s" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4595 'fadd' 'add3_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4596 [2/7] (2.34ns)   --->   "%add3_i_1 = fadd i32 %add3_i_i_1, i32 %add3_i_i_1_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4596 'fadd' 'add3_i_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4597 [3/7] (2.34ns)   --->   "%add3_i_2 = fadd i32 %add3_i_i_2, i32 %add3_i_i_2_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4597 'fadd' 'add3_i_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4598 [3/7] (2.34ns)   --->   "%add3_i_3 = fadd i32 %add3_i_i_3, i32 %add3_i_i_3_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4598 'fadd' 'add3_i_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4599 [4/7] (2.34ns)   --->   "%add3_i_4 = fadd i32 %add3_i_i_4, i32 %fpBuffer_4_8_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4599 'fadd' 'add3_i_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4600 [4/7] (2.34ns)   --->   "%fpBuffer_5_0_1 = fadd i32 %add3_i_i_5, i32 %fpBuffer_5_8_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4600 'fadd' 'fpBuffer_5_0_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4601 [5/7] (2.34ns)   --->   "%add3_i_6 = fadd i32 %add3_i_i_6, i32 %fpBuffer_6_8_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4601 'fadd' 'add3_i_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4602 [5/7] (2.34ns)   --->   "%fpBuffer_7_0_1 = fadd i32 %add3_i_i_7, i32 %fpBuffer_7_8_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4602 'fadd' 'fpBuffer_7_0_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4603 [6/7] (2.34ns)   --->   "%add3_i_8 = fadd i32 %add3_i_i_8, i32 %fpBuffer_8_8_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4603 'fadd' 'add3_i_8' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4604 [6/7] (2.34ns)   --->   "%fpBuffer_9_0_1 = fadd i32 %add3_i_i_9, i32 %fpBuffer_9_8_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4604 'fadd' 'fpBuffer_9_0_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4605 [7/7] (2.34ns)   --->   "%add3_i_s = fadd i32 %add3_i_i_10, i32 %fpBuffer_10_8_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4605 'fadd' 'add3_i_s' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4606 [7/7] (2.34ns)   --->   "%fpBuffer_11_0_1 = fadd i32 %add3_i_i_11, i32 %add3_i_i_11_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4606 'fadd' 'fpBuffer_11_0_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4607 [1/7] (2.34ns)   --->   "%add3_i_i_12 = fadd i32 %add3_i_i_i_12, i32 %add3_i_i_i_12_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4607 'fadd' 'add3_i_i_12' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4608 [1/7] (2.34ns)   --->   "%add3_i_i_12_1 = fadd i32 %add3_i_i_i_12_2, i32 %add3_i_i_i_12_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4608 'fadd' 'add3_i_i_12_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4609 [1/7] (2.34ns)   --->   "%add3_i_i_13 = fadd i32 %add3_i_i_i_13, i32 %add3_i_i_i_13_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4609 'fadd' 'add3_i_i_13' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4610 [1/7] (2.34ns)   --->   "%add3_i_i_13_1 = fadd i32 %add3_i_i_i_13_2, i32 %add3_i_i_i_13_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4610 'fadd' 'add3_i_i_13_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4611 [2/7] (2.34ns)   --->   "%add3_i_i_14 = fadd i32 %add3_i_i_i_14, i32 %add3_i_i_i_14_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4611 'fadd' 'add3_i_i_14' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4612 [2/7] (2.34ns)   --->   "%add3_i_i_14_1 = fadd i32 %add3_i_i_i_14_2, i32 %add3_i_i_i_14_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4612 'fadd' 'add3_i_i_14_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4613 [2/7] (2.34ns)   --->   "%add3_i_i_15 = fadd i32 %add3_i_i_i_15, i32 %add3_i_i_i_15_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4613 'fadd' 'add3_i_i_15' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4614 [2/7] (2.34ns)   --->   "%add3_i_i_15_1 = fadd i32 %add3_i_i_i_15_2, i32 %add3_i_i_i_15_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4614 'fadd' 'add3_i_i_15_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 2.34>
ST_30 : Operation 4615 [1/7] (2.34ns)   --->   "%add3_i = fadd i32 %add3_i_i, i32 %add3_i_i_s" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4615 'fadd' 'add3_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4616 [1/7] (2.34ns)   --->   "%add3_i_1 = fadd i32 %add3_i_i_1, i32 %add3_i_i_1_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4616 'fadd' 'add3_i_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4617 [2/7] (2.34ns)   --->   "%add3_i_2 = fadd i32 %add3_i_i_2, i32 %add3_i_i_2_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4617 'fadd' 'add3_i_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4618 [2/7] (2.34ns)   --->   "%add3_i_3 = fadd i32 %add3_i_i_3, i32 %add3_i_i_3_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4618 'fadd' 'add3_i_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4619 [3/7] (2.34ns)   --->   "%add3_i_4 = fadd i32 %add3_i_i_4, i32 %fpBuffer_4_8_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4619 'fadd' 'add3_i_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4620 [3/7] (2.34ns)   --->   "%fpBuffer_5_0_1 = fadd i32 %add3_i_i_5, i32 %fpBuffer_5_8_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4620 'fadd' 'fpBuffer_5_0_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4621 [4/7] (2.34ns)   --->   "%add3_i_6 = fadd i32 %add3_i_i_6, i32 %fpBuffer_6_8_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4621 'fadd' 'add3_i_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4622 [4/7] (2.34ns)   --->   "%fpBuffer_7_0_1 = fadd i32 %add3_i_i_7, i32 %fpBuffer_7_8_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4622 'fadd' 'fpBuffer_7_0_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4623 [5/7] (2.34ns)   --->   "%add3_i_8 = fadd i32 %add3_i_i_8, i32 %fpBuffer_8_8_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4623 'fadd' 'add3_i_8' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4624 [5/7] (2.34ns)   --->   "%fpBuffer_9_0_1 = fadd i32 %add3_i_i_9, i32 %fpBuffer_9_8_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4624 'fadd' 'fpBuffer_9_0_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4625 [6/7] (2.34ns)   --->   "%add3_i_s = fadd i32 %add3_i_i_10, i32 %fpBuffer_10_8_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4625 'fadd' 'add3_i_s' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4626 [6/7] (2.34ns)   --->   "%fpBuffer_11_0_1 = fadd i32 %add3_i_i_11, i32 %add3_i_i_11_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4626 'fadd' 'fpBuffer_11_0_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4627 [7/7] (2.34ns)   --->   "%add3_i_7 = fadd i32 %add3_i_i_12, i32 %add3_i_i_12_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4627 'fadd' 'add3_i_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4628 [7/7] (2.34ns)   --->   "%add3_i_9 = fadd i32 %add3_i_i_13, i32 %add3_i_i_13_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4628 'fadd' 'add3_i_9' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4629 [1/7] (2.34ns)   --->   "%add3_i_i_14 = fadd i32 %add3_i_i_i_14, i32 %add3_i_i_i_14_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4629 'fadd' 'add3_i_i_14' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4630 [1/7] (2.34ns)   --->   "%add3_i_i_14_1 = fadd i32 %add3_i_i_i_14_2, i32 %add3_i_i_i_14_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4630 'fadd' 'add3_i_i_14_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4631 [1/7] (2.34ns)   --->   "%add3_i_i_15 = fadd i32 %add3_i_i_i_15, i32 %add3_i_i_i_15_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4631 'fadd' 'add3_i_i_15' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4632 [1/7] (2.34ns)   --->   "%add3_i_i_15_1 = fadd i32 %add3_i_i_i_15_2, i32 %add3_i_i_i_15_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4632 'fadd' 'add3_i_i_15_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 2.34>
ST_31 : Operation 4633 [1/7] (2.34ns)   --->   "%add3_i_2 = fadd i32 %add3_i_i_2, i32 %add3_i_i_2_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4633 'fadd' 'add3_i_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4634 [1/7] (2.34ns)   --->   "%add3_i_3 = fadd i32 %add3_i_i_3, i32 %add3_i_i_3_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4634 'fadd' 'add3_i_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4635 [2/7] (2.34ns)   --->   "%add3_i_4 = fadd i32 %add3_i_i_4, i32 %fpBuffer_4_8_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4635 'fadd' 'add3_i_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4636 [2/7] (2.34ns)   --->   "%fpBuffer_5_0_1 = fadd i32 %add3_i_i_5, i32 %fpBuffer_5_8_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4636 'fadd' 'fpBuffer_5_0_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4637 [3/7] (2.34ns)   --->   "%add3_i_6 = fadd i32 %add3_i_i_6, i32 %fpBuffer_6_8_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4637 'fadd' 'add3_i_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4638 [3/7] (2.34ns)   --->   "%fpBuffer_7_0_1 = fadd i32 %add3_i_i_7, i32 %fpBuffer_7_8_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4638 'fadd' 'fpBuffer_7_0_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4639 [4/7] (2.34ns)   --->   "%add3_i_8 = fadd i32 %add3_i_i_8, i32 %fpBuffer_8_8_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4639 'fadd' 'add3_i_8' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4640 [4/7] (2.34ns)   --->   "%fpBuffer_9_0_1 = fadd i32 %add3_i_i_9, i32 %fpBuffer_9_8_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4640 'fadd' 'fpBuffer_9_0_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4641 [5/7] (2.34ns)   --->   "%add3_i_s = fadd i32 %add3_i_i_10, i32 %fpBuffer_10_8_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4641 'fadd' 'add3_i_s' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4642 [5/7] (2.34ns)   --->   "%fpBuffer_11_0_1 = fadd i32 %add3_i_i_11, i32 %add3_i_i_11_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4642 'fadd' 'fpBuffer_11_0_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4643 [6/7] (2.34ns)   --->   "%add3_i_7 = fadd i32 %add3_i_i_12, i32 %add3_i_i_12_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4643 'fadd' 'add3_i_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4644 [6/7] (2.34ns)   --->   "%add3_i_9 = fadd i32 %add3_i_i_13, i32 %add3_i_i_13_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4644 'fadd' 'add3_i_9' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4645 [7/7] (2.34ns)   --->   "%add3_i_5 = fadd i32 %add3_i_i_14, i32 %add3_i_i_14_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4645 'fadd' 'add3_i_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4646 [7/7] (2.34ns)   --->   "%add3_i_10 = fadd i32 %add3_i_i_15, i32 %add3_i_i_15_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4646 'fadd' 'add3_i_10' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 4647 [7/7] (2.34ns)   --->   "%add5_i_i_i_i = fadd i32 %add3_i, i32 %add3_i_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:44]   --->   Operation 4647 'fadd' 'add5_i_i_i_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 2.34>
ST_32 : Operation 4648 [1/7] (2.34ns)   --->   "%add3_i_4 = fadd i32 %add3_i_i_4, i32 %fpBuffer_4_8_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4648 'fadd' 'add3_i_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4649 [1/7] (2.34ns)   --->   "%fpBuffer_5_0_1 = fadd i32 %add3_i_i_5, i32 %fpBuffer_5_8_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4649 'fadd' 'fpBuffer_5_0_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4650 [2/7] (2.34ns)   --->   "%add3_i_6 = fadd i32 %add3_i_i_6, i32 %fpBuffer_6_8_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4650 'fadd' 'add3_i_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4651 [2/7] (2.34ns)   --->   "%fpBuffer_7_0_1 = fadd i32 %add3_i_i_7, i32 %fpBuffer_7_8_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4651 'fadd' 'fpBuffer_7_0_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4652 [3/7] (2.34ns)   --->   "%add3_i_8 = fadd i32 %add3_i_i_8, i32 %fpBuffer_8_8_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4652 'fadd' 'add3_i_8' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4653 [3/7] (2.34ns)   --->   "%fpBuffer_9_0_1 = fadd i32 %add3_i_i_9, i32 %fpBuffer_9_8_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4653 'fadd' 'fpBuffer_9_0_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4654 [4/7] (2.34ns)   --->   "%add3_i_s = fadd i32 %add3_i_i_10, i32 %fpBuffer_10_8_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4654 'fadd' 'add3_i_s' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4655 [4/7] (2.34ns)   --->   "%fpBuffer_11_0_1 = fadd i32 %add3_i_i_11, i32 %add3_i_i_11_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4655 'fadd' 'fpBuffer_11_0_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4656 [5/7] (2.34ns)   --->   "%add3_i_7 = fadd i32 %add3_i_i_12, i32 %add3_i_i_12_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4656 'fadd' 'add3_i_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4657 [5/7] (2.34ns)   --->   "%add3_i_9 = fadd i32 %add3_i_i_13, i32 %add3_i_i_13_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4657 'fadd' 'add3_i_9' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4658 [6/7] (2.34ns)   --->   "%add3_i_5 = fadd i32 %add3_i_i_14, i32 %add3_i_i_14_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4658 'fadd' 'add3_i_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4659 [6/7] (2.34ns)   --->   "%add3_i_10 = fadd i32 %add3_i_i_15, i32 %add3_i_i_15_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4659 'fadd' 'add3_i_10' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4660 [6/7] (2.34ns)   --->   "%add5_i_i_i_i = fadd i32 %add3_i, i32 %add3_i_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:44]   --->   Operation 4660 'fadd' 'add5_i_i_i_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 4661 [7/7] (2.34ns)   --->   "%add5_i_i_i_i_1 = fadd i32 %add3_i_2, i32 %add3_i_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:44]   --->   Operation 4661 'fadd' 'add5_i_i_i_i_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 2.34>
ST_33 : Operation 4662 [1/7] (2.34ns)   --->   "%add3_i_6 = fadd i32 %add3_i_i_6, i32 %fpBuffer_6_8_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4662 'fadd' 'add3_i_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4663 [1/7] (2.34ns)   --->   "%fpBuffer_7_0_1 = fadd i32 %add3_i_i_7, i32 %fpBuffer_7_8_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4663 'fadd' 'fpBuffer_7_0_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4664 [2/7] (2.34ns)   --->   "%add3_i_8 = fadd i32 %add3_i_i_8, i32 %fpBuffer_8_8_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4664 'fadd' 'add3_i_8' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4665 [2/7] (2.34ns)   --->   "%fpBuffer_9_0_1 = fadd i32 %add3_i_i_9, i32 %fpBuffer_9_8_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4665 'fadd' 'fpBuffer_9_0_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4666 [3/7] (2.34ns)   --->   "%add3_i_s = fadd i32 %add3_i_i_10, i32 %fpBuffer_10_8_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4666 'fadd' 'add3_i_s' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4667 [3/7] (2.34ns)   --->   "%fpBuffer_11_0_1 = fadd i32 %add3_i_i_11, i32 %add3_i_i_11_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4667 'fadd' 'fpBuffer_11_0_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4668 [4/7] (2.34ns)   --->   "%add3_i_7 = fadd i32 %add3_i_i_12, i32 %add3_i_i_12_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4668 'fadd' 'add3_i_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4669 [4/7] (2.34ns)   --->   "%add3_i_9 = fadd i32 %add3_i_i_13, i32 %add3_i_i_13_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4669 'fadd' 'add3_i_9' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4670 [5/7] (2.34ns)   --->   "%add3_i_5 = fadd i32 %add3_i_i_14, i32 %add3_i_i_14_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4670 'fadd' 'add3_i_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4671 [5/7] (2.34ns)   --->   "%add3_i_10 = fadd i32 %add3_i_i_15, i32 %add3_i_i_15_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4671 'fadd' 'add3_i_10' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4672 [5/7] (2.34ns)   --->   "%add5_i_i_i_i = fadd i32 %add3_i, i32 %add3_i_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:44]   --->   Operation 4672 'fadd' 'add5_i_i_i_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4673 [6/7] (2.34ns)   --->   "%add5_i_i_i_i_1 = fadd i32 %add3_i_2, i32 %add3_i_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:44]   --->   Operation 4673 'fadd' 'add5_i_i_i_i_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 4674 [7/7] (2.34ns)   --->   "%add5_i_i_i_i_2 = fadd i32 %add3_i_4, i32 %fpBuffer_5_0_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:44]   --->   Operation 4674 'fadd' 'add5_i_i_i_i_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 2.34>
ST_34 : Operation 4675 [1/7] (2.34ns)   --->   "%add3_i_8 = fadd i32 %add3_i_i_8, i32 %fpBuffer_8_8_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4675 'fadd' 'add3_i_8' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4676 [1/7] (2.34ns)   --->   "%fpBuffer_9_0_1 = fadd i32 %add3_i_i_9, i32 %fpBuffer_9_8_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4676 'fadd' 'fpBuffer_9_0_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4677 [2/7] (2.34ns)   --->   "%add3_i_s = fadd i32 %add3_i_i_10, i32 %fpBuffer_10_8_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4677 'fadd' 'add3_i_s' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4678 [2/7] (2.34ns)   --->   "%fpBuffer_11_0_1 = fadd i32 %add3_i_i_11, i32 %add3_i_i_11_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4678 'fadd' 'fpBuffer_11_0_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4679 [3/7] (2.34ns)   --->   "%add3_i_7 = fadd i32 %add3_i_i_12, i32 %add3_i_i_12_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4679 'fadd' 'add3_i_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4680 [3/7] (2.34ns)   --->   "%add3_i_9 = fadd i32 %add3_i_i_13, i32 %add3_i_i_13_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4680 'fadd' 'add3_i_9' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4681 [4/7] (2.34ns)   --->   "%add3_i_5 = fadd i32 %add3_i_i_14, i32 %add3_i_i_14_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4681 'fadd' 'add3_i_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4682 [4/7] (2.34ns)   --->   "%add3_i_10 = fadd i32 %add3_i_i_15, i32 %add3_i_i_15_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4682 'fadd' 'add3_i_10' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4683 [4/7] (2.34ns)   --->   "%add5_i_i_i_i = fadd i32 %add3_i, i32 %add3_i_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:44]   --->   Operation 4683 'fadd' 'add5_i_i_i_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4684 [5/7] (2.34ns)   --->   "%add5_i_i_i_i_1 = fadd i32 %add3_i_2, i32 %add3_i_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:44]   --->   Operation 4684 'fadd' 'add5_i_i_i_i_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4685 [6/7] (2.34ns)   --->   "%add5_i_i_i_i_2 = fadd i32 %add3_i_4, i32 %fpBuffer_5_0_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:44]   --->   Operation 4685 'fadd' 'add5_i_i_i_i_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 4686 [7/7] (2.34ns)   --->   "%fpBuffer_6_0_1 = fadd i32 %add3_i_6, i32 %fpBuffer_7_0_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:44]   --->   Operation 4686 'fadd' 'fpBuffer_6_0_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 2.34>
ST_35 : Operation 4687 [1/7] (2.34ns)   --->   "%add3_i_s = fadd i32 %add3_i_i_10, i32 %fpBuffer_10_8_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4687 'fadd' 'add3_i_s' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4688 [1/7] (2.34ns)   --->   "%fpBuffer_11_0_1 = fadd i32 %add3_i_i_11, i32 %add3_i_i_11_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4688 'fadd' 'fpBuffer_11_0_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4689 [2/7] (2.34ns)   --->   "%add3_i_7 = fadd i32 %add3_i_i_12, i32 %add3_i_i_12_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4689 'fadd' 'add3_i_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4690 [2/7] (2.34ns)   --->   "%add3_i_9 = fadd i32 %add3_i_i_13, i32 %add3_i_i_13_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4690 'fadd' 'add3_i_9' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4691 [3/7] (2.34ns)   --->   "%add3_i_5 = fadd i32 %add3_i_i_14, i32 %add3_i_i_14_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4691 'fadd' 'add3_i_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4692 [3/7] (2.34ns)   --->   "%add3_i_10 = fadd i32 %add3_i_i_15, i32 %add3_i_i_15_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4692 'fadd' 'add3_i_10' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4693 [3/7] (2.34ns)   --->   "%add5_i_i_i_i = fadd i32 %add3_i, i32 %add3_i_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:44]   --->   Operation 4693 'fadd' 'add5_i_i_i_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4694 [4/7] (2.34ns)   --->   "%add5_i_i_i_i_1 = fadd i32 %add3_i_2, i32 %add3_i_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:44]   --->   Operation 4694 'fadd' 'add5_i_i_i_i_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4695 [5/7] (2.34ns)   --->   "%add5_i_i_i_i_2 = fadd i32 %add3_i_4, i32 %fpBuffer_5_0_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:44]   --->   Operation 4695 'fadd' 'add5_i_i_i_i_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4696 [6/7] (2.34ns)   --->   "%fpBuffer_6_0_1 = fadd i32 %add3_i_6, i32 %fpBuffer_7_0_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:44]   --->   Operation 4696 'fadd' 'fpBuffer_6_0_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 4697 [7/7] (2.34ns)   --->   "%add5_i_i_i_i_4 = fadd i32 %add3_i_8, i32 %fpBuffer_9_0_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:44]   --->   Operation 4697 'fadd' 'add5_i_i_i_i_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 2.34>
ST_36 : Operation 4698 [1/7] (2.34ns)   --->   "%add3_i_7 = fadd i32 %add3_i_i_12, i32 %add3_i_i_12_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4698 'fadd' 'add3_i_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4699 [1/7] (2.34ns)   --->   "%add3_i_9 = fadd i32 %add3_i_i_13, i32 %add3_i_i_13_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4699 'fadd' 'add3_i_9' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4700 [2/7] (2.34ns)   --->   "%add3_i_5 = fadd i32 %add3_i_i_14, i32 %add3_i_i_14_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4700 'fadd' 'add3_i_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4701 [2/7] (2.34ns)   --->   "%add3_i_10 = fadd i32 %add3_i_i_15, i32 %add3_i_i_15_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4701 'fadd' 'add3_i_10' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4702 [2/7] (2.34ns)   --->   "%add5_i_i_i_i = fadd i32 %add3_i, i32 %add3_i_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:44]   --->   Operation 4702 'fadd' 'add5_i_i_i_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4703 [3/7] (2.34ns)   --->   "%add5_i_i_i_i_1 = fadd i32 %add3_i_2, i32 %add3_i_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:44]   --->   Operation 4703 'fadd' 'add5_i_i_i_i_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4704 [4/7] (2.34ns)   --->   "%add5_i_i_i_i_2 = fadd i32 %add3_i_4, i32 %fpBuffer_5_0_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:44]   --->   Operation 4704 'fadd' 'add5_i_i_i_i_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4705 [5/7] (2.34ns)   --->   "%fpBuffer_6_0_1 = fadd i32 %add3_i_6, i32 %fpBuffer_7_0_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:44]   --->   Operation 4705 'fadd' 'fpBuffer_6_0_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4706 [6/7] (2.34ns)   --->   "%add5_i_i_i_i_4 = fadd i32 %add3_i_8, i32 %fpBuffer_9_0_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:44]   --->   Operation 4706 'fadd' 'add5_i_i_i_i_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4707 [7/7] (2.34ns)   --->   "%fpBuffer_10_0_1 = fadd i32 %add3_i_s, i32 %fpBuffer_11_0_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:44]   --->   Operation 4707 'fadd' 'fpBuffer_10_0_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 2.34>
ST_37 : Operation 4708 [1/7] (2.34ns)   --->   "%add3_i_5 = fadd i32 %add3_i_i_14, i32 %add3_i_i_14_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4708 'fadd' 'add3_i_5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4709 [1/7] (2.34ns)   --->   "%add3_i_10 = fadd i32 %add3_i_i_15, i32 %add3_i_i_15_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:11]   --->   Operation 4709 'fadd' 'add3_i_10' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4710 [1/7] (2.34ns)   --->   "%add5_i_i_i_i = fadd i32 %add3_i, i32 %add3_i_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:44]   --->   Operation 4710 'fadd' 'add5_i_i_i_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4711 [2/7] (2.34ns)   --->   "%add5_i_i_i_i_1 = fadd i32 %add3_i_2, i32 %add3_i_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:44]   --->   Operation 4711 'fadd' 'add5_i_i_i_i_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4712 [3/7] (2.34ns)   --->   "%add5_i_i_i_i_2 = fadd i32 %add3_i_4, i32 %fpBuffer_5_0_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:44]   --->   Operation 4712 'fadd' 'add5_i_i_i_i_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4713 [4/7] (2.34ns)   --->   "%fpBuffer_6_0_1 = fadd i32 %add3_i_6, i32 %fpBuffer_7_0_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:44]   --->   Operation 4713 'fadd' 'fpBuffer_6_0_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4714 [5/7] (2.34ns)   --->   "%add5_i_i_i_i_4 = fadd i32 %add3_i_8, i32 %fpBuffer_9_0_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:44]   --->   Operation 4714 'fadd' 'add5_i_i_i_i_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4715 [6/7] (2.34ns)   --->   "%fpBuffer_10_0_1 = fadd i32 %add3_i_s, i32 %fpBuffer_11_0_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:44]   --->   Operation 4715 'fadd' 'fpBuffer_10_0_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 4716 [7/7] (2.34ns)   --->   "%add5_i_i_i_i_6 = fadd i32 %add3_i_7, i32 %add3_i_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:44]   --->   Operation 4716 'fadd' 'add5_i_i_i_i_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 2.34>
ST_38 : Operation 4717 [1/7] (2.34ns)   --->   "%add5_i_i_i_i_1 = fadd i32 %add3_i_2, i32 %add3_i_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:44]   --->   Operation 4717 'fadd' 'add5_i_i_i_i_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4718 [2/7] (2.34ns)   --->   "%add5_i_i_i_i_2 = fadd i32 %add3_i_4, i32 %fpBuffer_5_0_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:44]   --->   Operation 4718 'fadd' 'add5_i_i_i_i_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4719 [3/7] (2.34ns)   --->   "%fpBuffer_6_0_1 = fadd i32 %add3_i_6, i32 %fpBuffer_7_0_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:44]   --->   Operation 4719 'fadd' 'fpBuffer_6_0_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4720 [4/7] (2.34ns)   --->   "%add5_i_i_i_i_4 = fadd i32 %add3_i_8, i32 %fpBuffer_9_0_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:44]   --->   Operation 4720 'fadd' 'add5_i_i_i_i_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4721 [5/7] (2.34ns)   --->   "%fpBuffer_10_0_1 = fadd i32 %add3_i_s, i32 %fpBuffer_11_0_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:44]   --->   Operation 4721 'fadd' 'fpBuffer_10_0_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4722 [6/7] (2.34ns)   --->   "%add5_i_i_i_i_6 = fadd i32 %add3_i_7, i32 %add3_i_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:44]   --->   Operation 4722 'fadd' 'add5_i_i_i_i_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4723 [7/7] (2.34ns)   --->   "%add5_i_i_i_i_7 = fadd i32 %add3_i_5, i32 %add3_i_10" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:44]   --->   Operation 4723 'fadd' 'add5_i_i_i_i_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 2.34>
ST_39 : Operation 4724 [1/7] (2.34ns)   --->   "%add5_i_i_i_i_2 = fadd i32 %add3_i_4, i32 %fpBuffer_5_0_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:44]   --->   Operation 4724 'fadd' 'add5_i_i_i_i_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4725 [2/7] (2.34ns)   --->   "%fpBuffer_6_0_1 = fadd i32 %add3_i_6, i32 %fpBuffer_7_0_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:44]   --->   Operation 4725 'fadd' 'fpBuffer_6_0_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4726 [3/7] (2.34ns)   --->   "%add5_i_i_i_i_4 = fadd i32 %add3_i_8, i32 %fpBuffer_9_0_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:44]   --->   Operation 4726 'fadd' 'add5_i_i_i_i_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4727 [4/7] (2.34ns)   --->   "%fpBuffer_10_0_1 = fadd i32 %add3_i_s, i32 %fpBuffer_11_0_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:44]   --->   Operation 4727 'fadd' 'fpBuffer_10_0_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4728 [5/7] (2.34ns)   --->   "%add5_i_i_i_i_6 = fadd i32 %add3_i_7, i32 %add3_i_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:44]   --->   Operation 4728 'fadd' 'add5_i_i_i_i_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4729 [6/7] (2.34ns)   --->   "%add5_i_i_i_i_7 = fadd i32 %add3_i_5, i32 %add3_i_10" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:44]   --->   Operation 4729 'fadd' 'add5_i_i_i_i_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4730 [7/7] (2.34ns)   --->   "%add5_i_i_i = fadd i32 %add5_i_i_i_i, i32 %add5_i_i_i_i_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:35]   --->   Operation 4730 'fadd' 'add5_i_i_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 2.34>
ST_40 : Operation 4731 [1/7] (2.34ns)   --->   "%fpBuffer_6_0_1 = fadd i32 %add3_i_6, i32 %fpBuffer_7_0_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:44]   --->   Operation 4731 'fadd' 'fpBuffer_6_0_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4732 [2/7] (2.34ns)   --->   "%add5_i_i_i_i_4 = fadd i32 %add3_i_8, i32 %fpBuffer_9_0_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:44]   --->   Operation 4732 'fadd' 'add5_i_i_i_i_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4733 [3/7] (2.34ns)   --->   "%fpBuffer_10_0_1 = fadd i32 %add3_i_s, i32 %fpBuffer_11_0_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:44]   --->   Operation 4733 'fadd' 'fpBuffer_10_0_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4734 [4/7] (2.34ns)   --->   "%add5_i_i_i_i_6 = fadd i32 %add3_i_7, i32 %add3_i_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:44]   --->   Operation 4734 'fadd' 'add5_i_i_i_i_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4735 [5/7] (2.34ns)   --->   "%add5_i_i_i_i_7 = fadd i32 %add3_i_5, i32 %add3_i_10" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:44]   --->   Operation 4735 'fadd' 'add5_i_i_i_i_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4736 [6/7] (2.34ns)   --->   "%add5_i_i_i = fadd i32 %add5_i_i_i_i, i32 %add5_i_i_i_i_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:35]   --->   Operation 4736 'fadd' 'add5_i_i_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 2.34>
ST_41 : Operation 4737 [1/7] (2.34ns)   --->   "%add5_i_i_i_i_4 = fadd i32 %add3_i_8, i32 %fpBuffer_9_0_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:44]   --->   Operation 4737 'fadd' 'add5_i_i_i_i_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4738 [2/7] (2.34ns)   --->   "%fpBuffer_10_0_1 = fadd i32 %add3_i_s, i32 %fpBuffer_11_0_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:44]   --->   Operation 4738 'fadd' 'fpBuffer_10_0_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4739 [3/7] (2.34ns)   --->   "%add5_i_i_i_i_6 = fadd i32 %add3_i_7, i32 %add3_i_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:44]   --->   Operation 4739 'fadd' 'add5_i_i_i_i_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4740 [4/7] (2.34ns)   --->   "%add5_i_i_i_i_7 = fadd i32 %add3_i_5, i32 %add3_i_10" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:44]   --->   Operation 4740 'fadd' 'add5_i_i_i_i_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4741 [5/7] (2.34ns)   --->   "%add5_i_i_i = fadd i32 %add5_i_i_i_i, i32 %add5_i_i_i_i_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:35]   --->   Operation 4741 'fadd' 'add5_i_i_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4742 [7/7] (2.34ns)   --->   "%add5_i_i_i_1 = fadd i32 %add5_i_i_i_i_2, i32 %fpBuffer_6_0_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:35]   --->   Operation 4742 'fadd' 'add5_i_i_i_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 2.34>
ST_42 : Operation 4743 [1/7] (2.34ns)   --->   "%fpBuffer_10_0_1 = fadd i32 %add3_i_s, i32 %fpBuffer_11_0_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:44]   --->   Operation 4743 'fadd' 'fpBuffer_10_0_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4744 [2/7] (2.34ns)   --->   "%add5_i_i_i_i_6 = fadd i32 %add3_i_7, i32 %add3_i_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:44]   --->   Operation 4744 'fadd' 'add5_i_i_i_i_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4745 [3/7] (2.34ns)   --->   "%add5_i_i_i_i_7 = fadd i32 %add3_i_5, i32 %add3_i_10" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:44]   --->   Operation 4745 'fadd' 'add5_i_i_i_i_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4746 [4/7] (2.34ns)   --->   "%add5_i_i_i = fadd i32 %add5_i_i_i_i, i32 %add5_i_i_i_i_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:35]   --->   Operation 4746 'fadd' 'add5_i_i_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4747 [6/7] (2.34ns)   --->   "%add5_i_i_i_1 = fadd i32 %add5_i_i_i_i_2, i32 %fpBuffer_6_0_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:35]   --->   Operation 4747 'fadd' 'add5_i_i_i_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 2.34>
ST_43 : Operation 4748 [1/7] (2.34ns)   --->   "%add5_i_i_i_i_6 = fadd i32 %add3_i_7, i32 %add3_i_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:44]   --->   Operation 4748 'fadd' 'add5_i_i_i_i_6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4749 [2/7] (2.34ns)   --->   "%add5_i_i_i_i_7 = fadd i32 %add3_i_5, i32 %add3_i_10" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:44]   --->   Operation 4749 'fadd' 'add5_i_i_i_i_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4750 [3/7] (2.34ns)   --->   "%add5_i_i_i = fadd i32 %add5_i_i_i_i, i32 %add5_i_i_i_i_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:35]   --->   Operation 4750 'fadd' 'add5_i_i_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4751 [5/7] (2.34ns)   --->   "%add5_i_i_i_1 = fadd i32 %add5_i_i_i_i_2, i32 %fpBuffer_6_0_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:35]   --->   Operation 4751 'fadd' 'add5_i_i_i_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4752 [7/7] (2.34ns)   --->   "%add5_i_i_i_2 = fadd i32 %add5_i_i_i_i_4, i32 %fpBuffer_10_0_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:35]   --->   Operation 4752 'fadd' 'add5_i_i_i_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 2.34>
ST_44 : Operation 4753 [1/7] (2.34ns)   --->   "%add5_i_i_i_i_7 = fadd i32 %add3_i_5, i32 %add3_i_10" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:44]   --->   Operation 4753 'fadd' 'add5_i_i_i_i_7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4754 [2/7] (2.34ns)   --->   "%add5_i_i_i = fadd i32 %add5_i_i_i_i, i32 %add5_i_i_i_i_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:35]   --->   Operation 4754 'fadd' 'add5_i_i_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4755 [4/7] (2.34ns)   --->   "%add5_i_i_i_1 = fadd i32 %add5_i_i_i_i_2, i32 %fpBuffer_6_0_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:35]   --->   Operation 4755 'fadd' 'add5_i_i_i_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4756 [6/7] (2.34ns)   --->   "%add5_i_i_i_2 = fadd i32 %add5_i_i_i_i_4, i32 %fpBuffer_10_0_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:35]   --->   Operation 4756 'fadd' 'add5_i_i_i_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 2.34>
ST_45 : Operation 4757 [1/7] (2.34ns)   --->   "%add5_i_i_i = fadd i32 %add5_i_i_i_i, i32 %add5_i_i_i_i_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:35]   --->   Operation 4757 'fadd' 'add5_i_i_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 4758 [3/7] (2.34ns)   --->   "%add5_i_i_i_1 = fadd i32 %add5_i_i_i_i_2, i32 %fpBuffer_6_0_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:35]   --->   Operation 4758 'fadd' 'add5_i_i_i_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 4759 [5/7] (2.34ns)   --->   "%add5_i_i_i_2 = fadd i32 %add5_i_i_i_i_4, i32 %fpBuffer_10_0_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:35]   --->   Operation 4759 'fadd' 'add5_i_i_i_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 4760 [7/7] (2.34ns)   --->   "%add5_i_i_i_3 = fadd i32 %add5_i_i_i_i_6, i32 %add5_i_i_i_i_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:35]   --->   Operation 4760 'fadd' 'add5_i_i_i_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 2.34>
ST_46 : Operation 4761 [2/7] (2.34ns)   --->   "%add5_i_i_i_1 = fadd i32 %add5_i_i_i_i_2, i32 %fpBuffer_6_0_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:35]   --->   Operation 4761 'fadd' 'add5_i_i_i_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4762 [4/7] (2.34ns)   --->   "%add5_i_i_i_2 = fadd i32 %add5_i_i_i_i_4, i32 %fpBuffer_10_0_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:35]   --->   Operation 4762 'fadd' 'add5_i_i_i_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4763 [6/7] (2.34ns)   --->   "%add5_i_i_i_3 = fadd i32 %add5_i_i_i_i_6, i32 %add5_i_i_i_i_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:35]   --->   Operation 4763 'fadd' 'add5_i_i_i_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 2.34>
ST_47 : Operation 4764 [1/7] (2.34ns)   --->   "%add5_i_i_i_1 = fadd i32 %add5_i_i_i_i_2, i32 %fpBuffer_6_0_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:35]   --->   Operation 4764 'fadd' 'add5_i_i_i_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4765 [3/7] (2.34ns)   --->   "%add5_i_i_i_2 = fadd i32 %add5_i_i_i_i_4, i32 %fpBuffer_10_0_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:35]   --->   Operation 4765 'fadd' 'add5_i_i_i_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4766 [5/7] (2.34ns)   --->   "%add5_i_i_i_3 = fadd i32 %add5_i_i_i_i_6, i32 %add5_i_i_i_i_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:35]   --->   Operation 4766 'fadd' 'add5_i_i_i_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 2.34>
ST_48 : Operation 4767 [2/7] (2.34ns)   --->   "%add5_i_i_i_2 = fadd i32 %add5_i_i_i_i_4, i32 %fpBuffer_10_0_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:35]   --->   Operation 4767 'fadd' 'add5_i_i_i_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 4768 [4/7] (2.34ns)   --->   "%add5_i_i_i_3 = fadd i32 %add5_i_i_i_i_6, i32 %add5_i_i_i_i_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:35]   --->   Operation 4768 'fadd' 'add5_i_i_i_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 4769 [7/7] (2.34ns)   --->   "%add5_i_i = fadd i32 %add5_i_i_i, i32 %add5_i_i_i_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:35]   --->   Operation 4769 'fadd' 'add5_i_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 2.34>
ST_49 : Operation 4770 [1/7] (2.34ns)   --->   "%add5_i_i_i_2 = fadd i32 %add5_i_i_i_i_4, i32 %fpBuffer_10_0_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:35]   --->   Operation 4770 'fadd' 'add5_i_i_i_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4771 [3/7] (2.34ns)   --->   "%add5_i_i_i_3 = fadd i32 %add5_i_i_i_i_6, i32 %add5_i_i_i_i_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:35]   --->   Operation 4771 'fadd' 'add5_i_i_i_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4772 [6/7] (2.34ns)   --->   "%add5_i_i = fadd i32 %add5_i_i_i, i32 %add5_i_i_i_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:35]   --->   Operation 4772 'fadd' 'add5_i_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 2.34>
ST_50 : Operation 4773 [2/7] (2.34ns)   --->   "%add5_i_i_i_3 = fadd i32 %add5_i_i_i_i_6, i32 %add5_i_i_i_i_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:35]   --->   Operation 4773 'fadd' 'add5_i_i_i_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4774 [5/7] (2.34ns)   --->   "%add5_i_i = fadd i32 %add5_i_i_i, i32 %add5_i_i_i_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:35]   --->   Operation 4774 'fadd' 'add5_i_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 2.34>
ST_51 : Operation 4775 [1/7] (2.34ns)   --->   "%add5_i_i_i_3 = fadd i32 %add5_i_i_i_i_6, i32 %add5_i_i_i_i_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:35]   --->   Operation 4775 'fadd' 'add5_i_i_i_3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4776 [4/7] (2.34ns)   --->   "%add5_i_i = fadd i32 %add5_i_i_i, i32 %add5_i_i_i_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:35]   --->   Operation 4776 'fadd' 'add5_i_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 2.34>
ST_52 : Operation 4777 [3/7] (2.34ns)   --->   "%add5_i_i = fadd i32 %add5_i_i_i, i32 %add5_i_i_i_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:35]   --->   Operation 4777 'fadd' 'add5_i_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4778 [7/7] (2.34ns)   --->   "%fpBuffer_8_0_1 = fadd i32 %add5_i_i_i_2, i32 %add5_i_i_i_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:35]   --->   Operation 4778 'fadd' 'fpBuffer_8_0_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 2.34>
ST_53 : Operation 4779 [2/7] (2.34ns)   --->   "%add5_i_i = fadd i32 %add5_i_i_i, i32 %add5_i_i_i_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:35]   --->   Operation 4779 'fadd' 'add5_i_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4780 [6/7] (2.34ns)   --->   "%fpBuffer_8_0_1 = fadd i32 %add5_i_i_i_2, i32 %add5_i_i_i_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:35]   --->   Operation 4780 'fadd' 'fpBuffer_8_0_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 2.34>
ST_54 : Operation 4781 [1/7] (2.34ns)   --->   "%add5_i_i = fadd i32 %add5_i_i_i, i32 %add5_i_i_i_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:35]   --->   Operation 4781 'fadd' 'add5_i_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4782 [5/7] (2.34ns)   --->   "%fpBuffer_8_0_1 = fadd i32 %add5_i_i_i_2, i32 %add5_i_i_i_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:35]   --->   Operation 4782 'fadd' 'fpBuffer_8_0_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 2.34>
ST_55 : Operation 4783 [4/7] (2.34ns)   --->   "%fpBuffer_8_0_1 = fadd i32 %add5_i_i_i_2, i32 %add5_i_i_i_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:35]   --->   Operation 4783 'fadd' 'fpBuffer_8_0_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 2.34>
ST_56 : Operation 4784 [3/7] (2.34ns)   --->   "%fpBuffer_8_0_1 = fadd i32 %add5_i_i_i_2, i32 %add5_i_i_i_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:35]   --->   Operation 4784 'fadd' 'fpBuffer_8_0_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 2.34>
ST_57 : Operation 4785 [2/7] (2.34ns)   --->   "%fpBuffer_8_0_1 = fadd i32 %add5_i_i_i_2, i32 %add5_i_i_i_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:35]   --->   Operation 4785 'fadd' 'fpBuffer_8_0_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 2.34>
ST_58 : Operation 4786 [1/7] (2.34ns)   --->   "%fpBuffer_8_0_1 = fadd i32 %add5_i_i_i_2, i32 %add5_i_i_i_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:35]   --->   Operation 4786 'fadd' 'fpBuffer_8_0_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 2.34>
ST_59 : Operation 4787 [7/7] (2.34ns)   --->   "%add5_i = fadd i32 %add5_i_i, i32 %fpBuffer_8_0_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:35]   --->   Operation 4787 'fadd' 'add5_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 2.34>
ST_60 : Operation 4788 [6/7] (2.34ns)   --->   "%add5_i = fadd i32 %add5_i_i, i32 %fpBuffer_8_0_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:35]   --->   Operation 4788 'fadd' 'add5_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 2.34>
ST_61 : Operation 4789 [5/7] (2.34ns)   --->   "%add5_i = fadd i32 %add5_i_i, i32 %fpBuffer_8_0_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:35]   --->   Operation 4789 'fadd' 'add5_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 2.34>
ST_62 : Operation 4790 [4/7] (2.34ns)   --->   "%add5_i = fadd i32 %add5_i_i, i32 %fpBuffer_8_0_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:35]   --->   Operation 4790 'fadd' 'add5_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 2.34>
ST_63 : Operation 4791 [3/7] (2.34ns)   --->   "%add5_i = fadd i32 %add5_i_i, i32 %fpBuffer_8_0_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:35]   --->   Operation 4791 'fadd' 'add5_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 2.34>
ST_64 : Operation 4792 [2/7] (2.34ns)   --->   "%add5_i = fadd i32 %add5_i_i, i32 %fpBuffer_8_0_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:35]   --->   Operation 4792 'fadd' 'add5_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 2.34>
ST_65 : Operation 4793 [1/7] (2.34ns)   --->   "%add5_i = fadd i32 %add5_i_i, i32 %fpBuffer_8_0_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:35]   --->   Operation 4793 'fadd' 'add5_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 2.34>
ST_66 : Operation 4794 [7/7] (2.34ns)   --->   "%dHTmp = fadd i32 %add5_i, i32 %dH_read_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:97]   --->   Operation 4794 'fadd' 'dHTmp' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 2.34>
ST_67 : Operation 4795 [6/7] (2.34ns)   --->   "%dHTmp = fadd i32 %add5_i, i32 %dH_read_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:97]   --->   Operation 4795 'fadd' 'dHTmp' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 2.34>
ST_68 : Operation 4796 [5/7] (2.34ns)   --->   "%dHTmp = fadd i32 %add5_i, i32 %dH_read_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:97]   --->   Operation 4796 'fadd' 'dHTmp' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 2.34>
ST_69 : Operation 4797 [4/7] (2.34ns)   --->   "%dHTmp = fadd i32 %add5_i, i32 %dH_read_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:97]   --->   Operation 4797 'fadd' 'dHTmp' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 2.34>
ST_70 : Operation 4798 [3/7] (2.34ns)   --->   "%dHTmp = fadd i32 %add5_i, i32 %dH_read_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:97]   --->   Operation 4798 'fadd' 'dHTmp' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 2.34>
ST_71 : Operation 4799 [2/7] (2.34ns)   --->   "%dHTmp = fadd i32 %add5_i, i32 %dH_read_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:97]   --->   Operation 4799 'fadd' 'dHTmp' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 2.34>
ST_72 : Operation 4800 [1/7] (2.34ns)   --->   "%dHTmp = fadd i32 %add5_i, i32 %dH_read_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:97]   --->   Operation 4800 'fadd' 'dHTmp' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 0.22>
ST_73 : Operation 4801 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 8, i32 0, i32 0, i32 0, void @empty_10"   --->   Operation 4801 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 4802 [1/1] (0.00ns)   --->   "%specresourcelimit_ln55 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 64, void @empty_9, void @empty_10, void @empty_10, void @empty_10" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:55]   --->   Operation 4802 'specresourcelimit' 'specresourcelimit_ln55' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 4803 [1/1] (0.00ns) (grouped into LUT with out node dHTmp_2)   --->   "%xor_ln61 = xor i1 %icmp_ln61, i1 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:61]   --->   Operation 4803 'xor' 'xor_ln61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4804 [1/1] (0.00ns) (grouped into LUT with out node dHTmp_2)   --->   "%inside = and i1 %xor_ln61, i1 %icmp_ln61_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:61]   --->   Operation 4804 'and' 'inside' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4805 [1/1] (0.22ns) (out node of the LUT)   --->   "%dHTmp_2 = select i1 %inside, i32 %dHTmp, i32 %dH_read_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:61]   --->   Operation 4805 'select' 'dHTmp_2' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 4806 [1/1] (0.00ns)   --->   "%ret_ln101 = ret i32 %dHTmp_2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:101]   --->   Operation 4806 'ret' 'ret_ln101' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 1.45ns
The critical path consists of the following:
	wire read operation ('packOfst_read') on port 'packOfst' [38]  (0 ns)
	'add' operation ('add4_1') [199]  (0.705 ns)
	'getelementptr' operation ('JcoupLocal_addr_1', /home/edci/workspace/SQA_kernels/src/qmc.cpp:83) [238]  (0 ns)
	'load' operation ('JcoupLocal_load_1', /home/edci/workspace/SQA_kernels/src/qmc.cpp:83) on array 'JcoupLocal' [239]  (0.746 ns)

 <State 2>: 1.47ns
The critical path consists of the following:
	'load' operation ('JcoupLocal_load', /home/edci/workspace/SQA_kernels/src/qmc.cpp:85) on array 'JcoupLocal' [88]  (0.746 ns)
	'mux' operation ('tmp', /home/edci/workspace/SQA_kernels/src/qmc.cpp:85) [119]  (0.493 ns)
	'select' operation ('select_ln79_1', /home/edci/workspace/SQA_kernels/src/qmc.cpp:79) [122]  (0.227 ns)

 <State 3>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add3_i_i_i_i', /home/edci/workspace/SQA_kernels/src/qmc.cpp:20) [2464]  (2.34 ns)

 <State 4>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add3_i_i_i_i', /home/edci/workspace/SQA_kernels/src/qmc.cpp:20) [2464]  (2.34 ns)

 <State 5>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add3_i_i_i_i', /home/edci/workspace/SQA_kernels/src/qmc.cpp:20) [2464]  (2.34 ns)

 <State 6>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add3_i_i_i_i', /home/edci/workspace/SQA_kernels/src/qmc.cpp:20) [2464]  (2.34 ns)

 <State 7>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add3_i_i_i_i', /home/edci/workspace/SQA_kernels/src/qmc.cpp:20) [2464]  (2.34 ns)

 <State 8>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add3_i_i_i_i', /home/edci/workspace/SQA_kernels/src/qmc.cpp:20) [2464]  (2.34 ns)

 <State 9>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add3_i_i_i_i', /home/edci/workspace/SQA_kernels/src/qmc.cpp:20) [2464]  (2.34 ns)

 <State 10>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add3_i_i_i', /home/edci/workspace/SQA_kernels/src/qmc.cpp:11) [2472]  (2.34 ns)

 <State 11>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add3_i_i_i', /home/edci/workspace/SQA_kernels/src/qmc.cpp:11) [2472]  (2.34 ns)

 <State 12>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add3_i_i_i', /home/edci/workspace/SQA_kernels/src/qmc.cpp:11) [2472]  (2.34 ns)

 <State 13>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add3_i_i_i', /home/edci/workspace/SQA_kernels/src/qmc.cpp:11) [2472]  (2.34 ns)

 <State 14>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add3_i_i_i', /home/edci/workspace/SQA_kernels/src/qmc.cpp:11) [2472]  (2.34 ns)

 <State 15>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add3_i_i_i', /home/edci/workspace/SQA_kernels/src/qmc.cpp:11) [2472]  (2.34 ns)

 <State 16>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add3_i_i_i', /home/edci/workspace/SQA_kernels/src/qmc.cpp:11) [2472]  (2.34 ns)

 <State 17>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add3_i_i', /home/edci/workspace/SQA_kernels/src/qmc.cpp:11) [2476]  (2.34 ns)

 <State 18>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add3_i_i', /home/edci/workspace/SQA_kernels/src/qmc.cpp:11) [2476]  (2.34 ns)

 <State 19>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add3_i_i', /home/edci/workspace/SQA_kernels/src/qmc.cpp:11) [2476]  (2.34 ns)

 <State 20>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add3_i_i', /home/edci/workspace/SQA_kernels/src/qmc.cpp:11) [2476]  (2.34 ns)

 <State 21>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add3_i_i', /home/edci/workspace/SQA_kernels/src/qmc.cpp:11) [2476]  (2.34 ns)

 <State 22>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add3_i_i', /home/edci/workspace/SQA_kernels/src/qmc.cpp:11) [2476]  (2.34 ns)

 <State 23>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add3_i_i', /home/edci/workspace/SQA_kernels/src/qmc.cpp:11) [2476]  (2.34 ns)

 <State 24>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add3_i', /home/edci/workspace/SQA_kernels/src/qmc.cpp:11) [2478]  (2.34 ns)

 <State 25>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add3_i', /home/edci/workspace/SQA_kernels/src/qmc.cpp:11) [2478]  (2.34 ns)

 <State 26>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add3_i', /home/edci/workspace/SQA_kernels/src/qmc.cpp:11) [2478]  (2.34 ns)

 <State 27>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add3_i', /home/edci/workspace/SQA_kernels/src/qmc.cpp:11) [2478]  (2.34 ns)

 <State 28>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add3_i', /home/edci/workspace/SQA_kernels/src/qmc.cpp:11) [2478]  (2.34 ns)

 <State 29>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add3_i', /home/edci/workspace/SQA_kernels/src/qmc.cpp:11) [2478]  (2.34 ns)

 <State 30>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add3_i', /home/edci/workspace/SQA_kernels/src/qmc.cpp:11) [2478]  (2.34 ns)

 <State 31>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add3_i_2', /home/edci/workspace/SQA_kernels/src/qmc.cpp:11) [2508]  (2.34 ns)

 <State 32>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add3_i_4', /home/edci/workspace/SQA_kernels/src/qmc.cpp:11) [2538]  (2.34 ns)

 <State 33>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add3_i_6', /home/edci/workspace/SQA_kernels/src/qmc.cpp:11) [2568]  (2.34 ns)

 <State 34>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add3_i_8', /home/edci/workspace/SQA_kernels/src/qmc.cpp:11) [2598]  (2.34 ns)

 <State 35>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add3_i_s', /home/edci/workspace/SQA_kernels/src/qmc.cpp:11) [2628]  (2.34 ns)

 <State 36>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add3_i_7', /home/edci/workspace/SQA_kernels/src/qmc.cpp:11) [2658]  (2.34 ns)

 <State 37>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add3_i_5', /home/edci/workspace/SQA_kernels/src/qmc.cpp:11) [2688]  (2.34 ns)

 <State 38>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add5_i_i_i_i_1', /home/edci/workspace/SQA_kernels/src/qmc.cpp:44) [2705]  (2.34 ns)

 <State 39>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add5_i_i_i_i_2', /home/edci/workspace/SQA_kernels/src/qmc.cpp:44) [2706]  (2.34 ns)

 <State 40>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('fpBuffer[6][0]', /home/edci/workspace/SQA_kernels/src/qmc.cpp:44) [2707]  (2.34 ns)

 <State 41>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add5_i_i_i_i_4', /home/edci/workspace/SQA_kernels/src/qmc.cpp:44) [2708]  (2.34 ns)

 <State 42>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('fpBuffer[10][0]', /home/edci/workspace/SQA_kernels/src/qmc.cpp:44) [2709]  (2.34 ns)

 <State 43>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add5_i_i_i_i_6', /home/edci/workspace/SQA_kernels/src/qmc.cpp:44) [2710]  (2.34 ns)

 <State 44>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add5_i_i_i_i_7', /home/edci/workspace/SQA_kernels/src/qmc.cpp:44) [2711]  (2.34 ns)

 <State 45>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add5_i_i_i', /home/edci/workspace/SQA_kernels/src/qmc.cpp:35) [2712]  (2.34 ns)

 <State 46>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add5_i_i_i_1', /home/edci/workspace/SQA_kernels/src/qmc.cpp:35) [2713]  (2.34 ns)

 <State 47>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add5_i_i_i_1', /home/edci/workspace/SQA_kernels/src/qmc.cpp:35) [2713]  (2.34 ns)

 <State 48>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add5_i_i_i_2', /home/edci/workspace/SQA_kernels/src/qmc.cpp:35) [2714]  (2.34 ns)

 <State 49>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add5_i_i_i_2', /home/edci/workspace/SQA_kernels/src/qmc.cpp:35) [2714]  (2.34 ns)

 <State 50>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add5_i_i_i_3', /home/edci/workspace/SQA_kernels/src/qmc.cpp:35) [2715]  (2.34 ns)

 <State 51>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add5_i_i_i_3', /home/edci/workspace/SQA_kernels/src/qmc.cpp:35) [2715]  (2.34 ns)

 <State 52>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add5_i_i', /home/edci/workspace/SQA_kernels/src/qmc.cpp:35) [2716]  (2.34 ns)

 <State 53>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add5_i_i', /home/edci/workspace/SQA_kernels/src/qmc.cpp:35) [2716]  (2.34 ns)

 <State 54>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add5_i_i', /home/edci/workspace/SQA_kernels/src/qmc.cpp:35) [2716]  (2.34 ns)

 <State 55>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('fpBuffer[8][0]', /home/edci/workspace/SQA_kernels/src/qmc.cpp:35) [2717]  (2.34 ns)

 <State 56>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('fpBuffer[8][0]', /home/edci/workspace/SQA_kernels/src/qmc.cpp:35) [2717]  (2.34 ns)

 <State 57>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('fpBuffer[8][0]', /home/edci/workspace/SQA_kernels/src/qmc.cpp:35) [2717]  (2.34 ns)

 <State 58>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('fpBuffer[8][0]', /home/edci/workspace/SQA_kernels/src/qmc.cpp:35) [2717]  (2.34 ns)

 <State 59>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add5_i', /home/edci/workspace/SQA_kernels/src/qmc.cpp:35) [2718]  (2.34 ns)

 <State 60>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add5_i', /home/edci/workspace/SQA_kernels/src/qmc.cpp:35) [2718]  (2.34 ns)

 <State 61>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add5_i', /home/edci/workspace/SQA_kernels/src/qmc.cpp:35) [2718]  (2.34 ns)

 <State 62>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add5_i', /home/edci/workspace/SQA_kernels/src/qmc.cpp:35) [2718]  (2.34 ns)

 <State 63>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add5_i', /home/edci/workspace/SQA_kernels/src/qmc.cpp:35) [2718]  (2.34 ns)

 <State 64>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add5_i', /home/edci/workspace/SQA_kernels/src/qmc.cpp:35) [2718]  (2.34 ns)

 <State 65>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add5_i', /home/edci/workspace/SQA_kernels/src/qmc.cpp:35) [2718]  (2.34 ns)

 <State 66>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('dHTmp', /home/edci/workspace/SQA_kernels/src/qmc.cpp:97) [2719]  (2.34 ns)

 <State 67>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('dHTmp', /home/edci/workspace/SQA_kernels/src/qmc.cpp:97) [2719]  (2.34 ns)

 <State 68>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('dHTmp', /home/edci/workspace/SQA_kernels/src/qmc.cpp:97) [2719]  (2.34 ns)

 <State 69>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('dHTmp', /home/edci/workspace/SQA_kernels/src/qmc.cpp:97) [2719]  (2.34 ns)

 <State 70>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('dHTmp', /home/edci/workspace/SQA_kernels/src/qmc.cpp:97) [2719]  (2.34 ns)

 <State 71>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('dHTmp', /home/edci/workspace/SQA_kernels/src/qmc.cpp:97) [2719]  (2.34 ns)

 <State 72>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('dHTmp', /home/edci/workspace/SQA_kernels/src/qmc.cpp:97) [2719]  (2.34 ns)

 <State 73>: 0.227ns
The critical path consists of the following:
	'xor' operation ('xor_ln61', /home/edci/workspace/SQA_kernels/src/qmc.cpp:61) [45]  (0 ns)
	'and' operation ('inside', /home/edci/workspace/SQA_kernels/src/qmc.cpp:61) [48]  (0 ns)
	'select' operation ('dHTmp', /home/edci/workspace/SQA_kernels/src/qmc.cpp:61) [2720]  (0.227 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
