

================================================================
== Vivado HLS Report for 'Conv1DMac_new74'
================================================================
* Date:           Sat Apr 29 23:09:05 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        S4_3
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.198|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  524293|  524293|  524293|  524293|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |                                                     |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        |                      Loop Name                      |   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |- loop_ofmChannels_loop_neuronFold_loop_synapseFold  |  524291|  524291|         5|          1|          1|  524288|    yes   |
        +-----------------------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      0|       0|     604|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       0|    1092|
|Memory           |       28|      -|       0|       0|
|Multiplexer      |        -|      -|       -|     147|
|Register         |        0|      -|     380|      96|
+-----------------+---------+-------+--------+--------+
|Total            |       28|      0|     380|    1939|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        2|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT |
    +-------------------------+----------------------+---------+-------+---+-----+
    |computeS4_3_mux_6g8j_U6  |computeS4_3_mux_6g8j  |        0|      0|  0|  273|
    |computeS4_3_mux_6g8j_U7  |computeS4_3_mux_6g8j  |        0|      0|  0|  273|
    |computeS4_3_mux_6g8j_U8  |computeS4_3_mux_6g8j  |        0|      0|  0|  273|
    |computeS4_3_mux_6g8j_U9  |computeS4_3_mux_6g8j  |        0|      0|  0|  273|
    +-------------------------+----------------------+---------+-------+---+-----+
    |Total                    |                      |        0|      0|  0| 1092|
    +-------------------------+----------------------+---------+-------+---+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-------------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |          Memory         |        Module        | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |weights23_m_weights_3_U  |Conv1DMac_new74_wcud  |        7|  0|   0|  16384|    7|     1|       114688|
    |weights23_m_weights_2_U  |Conv1DMac_new74_wdEe  |        7|  0|   0|  16384|    7|     1|       114688|
    |weights23_m_weights_1_U  |Conv1DMac_new74_weOg  |        7|  0|   0|  16384|    7|     1|       114688|
    |weights23_m_weights_s_U  |Conv1DMac_new74_wfYi  |        7|  0|   0|  16384|    7|     1|       114688|
    +-------------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |Total                    |                      |       28|  0|   0|  65536|   28|     4|       458752|
    +-------------------------+----------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_3_fu_742_p2                |     *    |      0|  0|  41|           7|           8|
    |p_Val2_4_fu_812_p2                |     *    |      0|  0|  41|           7|           8|
    |p_Val2_s_58_fu_672_p2             |     *    |      0|  0|  41|           7|           8|
    |p_Val2_s_fu_602_p2                |     *    |      0|  0|  41|           7|           8|
    |indvar_flatten_next1_fu_441_p2    |     +    |      0|  0|  27|           1|          20|
    |indvar_flatten_op_fu_573_p2       |     +    |      0|  0|  23|          16|           1|
    |macRegisters_0_V_fu_904_p2        |     +    |      0|  0|   8|           8|           8|
    |macRegisters_1_V_fu_923_p2        |     +    |      0|  0|   8|           8|           8|
    |macRegisters_2_V_fu_942_p2        |     +    |      0|  0|   8|           8|           8|
    |macRegisters_3_V_fu_961_p2        |     +    |      0|  0|   8|           8|           8|
    |nm_1_fu_495_p2                    |     +    |      0|  0|  15|           1|           7|
    |p_Val2_7_1_fu_1258_p2             |     +    |      0|  0|  15|           8|           8|
    |p_Val2_7_2_fu_1397_p2             |     +    |      0|  0|  15|           8|           8|
    |p_Val2_7_3_fu_1536_p2             |     +    |      0|  0|  15|           8|           8|
    |p_Val2_7_fu_1119_p2               |     +    |      0|  0|  15|           8|           8|
    |sf_1_fu_567_p2                    |     +    |      0|  0|  16|           9|           1|
    |tmp1_fu_898_p2                    |     +    |      0|  0|   8|           8|           8|
    |tmp2_fu_917_p2                    |     +    |      0|  0|   8|           8|           8|
    |tmp3_fu_936_p2                    |     +    |      0|  0|   8|           8|           8|
    |tmp4_fu_955_p2                    |     +    |      0|  0|   8|           8|           8|
    |tmp_9_fu_555_p2                   |     +    |      0|  0|  21|          14|          14|
    |ap_block_state4_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter4  |    and   |      0|  0|   2|           1|           1|
    |qb_assign_1_1_fu_909_p2           |    and   |      0|  0|   2|           1|           1|
    |qb_assign_1_2_fu_928_p2           |    and   |      0|  0|   2|           1|           1|
    |qb_assign_1_3_fu_947_p2           |    and   |      0|  0|   2|           1|           1|
    |qb_assign_1_fu_890_p2             |    and   |      0|  0|   2|           1|           1|
    |tmp_8_mid_fu_489_p2               |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten1_fu_435_p2       |   icmp   |      0|  0|  18|          20|          21|
    |exitcond_flatten_fu_447_p2        |   icmp   |      0|  0|  13|          16|          15|
    |tmp_12_fu_662_p2                  |   icmp   |      0|  0|  11|           6|           1|
    |tmp_19_1_fu_732_p2                |   icmp   |      0|  0|  11|           6|           1|
    |tmp_19_2_fu_802_p2                |   icmp   |      0|  0|  11|           6|           1|
    |tmp_19_3_fu_872_p2                |   icmp   |      0|  0|  11|           6|           1|
    |tmp_1_fu_561_p2                   |   icmp   |      0|  0|  13|           9|           8|
    |tmp_4_fu_483_p2                   |   icmp   |      0|  0|  13|           9|          10|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |tmp_15_fu_708_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_20_fu_778_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_25_fu_848_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_2_fu_501_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_7_fu_638_p2                   |    or    |      0|  0|   2|           1|           1|
    |indvar_flatten_next_fu_579_p3     |  select  |      0|  0|  16|           1|           1|
    |nm_mid2_fu_543_p3                 |  select  |      0|  0|   7|           1|           7|
    |nm_mid_fu_453_p3                  |  select  |      0|  0|   7|           1|           1|
    |nm_t_mid2_fu_535_p3               |  select  |      0|  0|   6|           1|           6|
    |nm_t_mid_fu_469_p3                |  select  |      0|  0|   6|           1|           1|
    |sf_mid2_fu_507_p3                 |  select  |      0|  0|   9|           1|           1|
    |tmp_6_mid2_fu_527_p3              |  select  |      0|  0|  14|           1|          14|
    |tmp_6_mid_fu_461_p3               |  select  |      0|  0|  14|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |not_exitcond_flatten_fu_477_p2    |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 604|         269|         280|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  21|          4|    1|          4|
    |ap_done                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4    |   9|          2|    1|          2|
    |in_V_V_blk_n               |   9|          2|    1|          2|
    |indvar_flatten1_reg_359    |   9|          2|   20|         40|
    |indvar_flatten_reg_370     |   9|          2|   16|         32|
    |macRegisters_0_V_1_fu_278  |   9|          2|    8|         16|
    |macRegisters_1_V_1_fu_282  |   9|          2|    8|         16|
    |macRegisters_2_V_1_fu_286  |   9|          2|    8|         16|
    |macRegisters_3_V_1_fu_290  |   9|          2|    8|         16|
    |nm_reg_381                 |   9|          2|    7|         14|
    |out_V_V_blk_n              |   9|          2|    1|          2|
    |real_start                 |   9|          2|    1|          2|
    |sf_reg_392                 |   9|          2|    9|         18|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 147|         32|   91|        184|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |   3|   0|    3|          0|
    |ap_done_reg                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4     |   1|   0|    1|          0|
    |exitcond_flatten1_reg_1579  |   1|   0|    1|          0|
    |indvar_flatten1_reg_359     |  20|   0|   20|          0|
    |indvar_flatten_reg_370      |  16|   0|   16|          0|
    |macRegisters_0_V_1_fu_278   |   8|   0|    8|          0|
    |macRegisters_1_V_1_fu_282   |   8|   0|    8|          0|
    |macRegisters_2_V_1_fu_286   |   8|   0|    8|          0|
    |macRegisters_3_V_1_fu_290   |   8|   0|    8|          0|
    |nm_reg_381                  |   7|   0|    7|          0|
    |nm_t_mid2_reg_1588          |   6|   0|    6|          0|
    |p_Val2_7_1_reg_1705         |   8|   0|    8|          0|
    |p_Val2_7_2_reg_1710         |   8|   0|    8|          0|
    |p_Val2_7_3_reg_1715         |   8|   0|    8|          0|
    |p_Val2_7_reg_1700           |   8|   0|    8|          0|
    |sf_reg_392                  |   9|   0|    9|          0|
    |start_once_reg              |   1|   0|    1|          0|
    |tmp_12_reg_1650             |   1|   0|    1|          0|
    |tmp_14_reg_1655             |   8|   0|    8|          0|
    |tmp_19_1_reg_1665           |   1|   0|    1|          0|
    |tmp_19_2_reg_1680           |   1|   0|    1|          0|
    |tmp_19_3_reg_1695           |   1|   0|    1|          0|
    |tmp_19_reg_1670             |   8|   0|    8|          0|
    |tmp_1_reg_1606              |   1|   0|    1|          0|
    |tmp_21_reg_1645             |   1|   0|    1|          0|
    |tmp_24_reg_1685             |   8|   0|    8|          0|
    |tmp_35_reg_1660             |   1|   0|    1|          0|
    |tmp_38_reg_1675             |   1|   0|    1|          0|
    |tmp_41_reg_1690             |   1|   0|    1|          0|
    |tmp_5_reg_1640              |   8|   0|    8|          0|
    |tmp_9_reg_1601              |  14|   0|   14|          0|
    |exitcond_flatten1_reg_1579  |  64|  32|    1|          0|
    |nm_t_mid2_reg_1588          |  64|  32|    6|          0|
    |tmp_1_reg_1606              |  64|  32|    1|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 380|  96|  196|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-----------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+----------------+-----+-----+------------+-----------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | Conv1DMac_new74 | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | Conv1DMac_new74 | return value |
|ap_start        |  in |    1| ap_ctrl_hs | Conv1DMac_new74 | return value |
|start_full_n    |  in |    1| ap_ctrl_hs | Conv1DMac_new74 | return value |
|ap_done         | out |    1| ap_ctrl_hs | Conv1DMac_new74 | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | Conv1DMac_new74 | return value |
|ap_idle         | out |    1| ap_ctrl_hs | Conv1DMac_new74 | return value |
|ap_ready        | out |    1| ap_ctrl_hs | Conv1DMac_new74 | return value |
|start_out       | out |    1| ap_ctrl_hs | Conv1DMac_new74 | return value |
|start_write     | out |    1| ap_ctrl_hs | Conv1DMac_new74 | return value |
|in_V_V_dout     |  in |    8|   ap_fifo  |      in_V_V     |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |      in_V_V     |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |      in_V_V     |    pointer   |
|out_V_V_din     | out |   32|   ap_fifo  |     out_V_V     |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |     out_V_V     |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |     out_V_V     |    pointer   |
+----------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	7  / (exitcond_flatten1)
	3  / (!exitcond_flatten1)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	2  / true
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.30>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%macRegisters_0_V_1 = alloca i8"   --->   Operation 8 'alloca' 'macRegisters_0_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%macRegisters_1_V_1 = alloca i8"   --->   Operation 9 'alloca' 'macRegisters_1_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%macRegisters_2_V_1 = alloca i8"   --->   Operation 10 'alloca' 'macRegisters_2_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%macRegisters_3_V_1 = alloca i8"   --->   Operation 11 'alloca' 'macRegisters_3_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str94, i32 0, i32 0, [1 x i8]* @p_str95, [1 x i8]* @p_str96, [1 x i8]* @p_str97, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str98, [1 x i8]* @p_str99)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str87, i32 0, i32 0, [1 x i8]* @p_str88, [1 x i8]* @p_str89, [1 x i8]* @p_str90, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str91, [1 x i8]* @p_str92)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_3_V_1"   --->   Operation 14 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 15 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_2_V_1"   --->   Operation 15 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 16 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_1_V_1"   --->   Operation 16 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 17 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_0_V_1"   --->   Operation 17 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 18 [1/1] (1.30ns)   --->   "br label %0" [S4_3/conv1d.h:791]   --->   Operation 18 'br' <Predicate = true> <Delay = 1.30>

State 2 <SV = 1> <Delay = 6.11>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten1 = phi i20 [ 0, %.preheader177.preheader ], [ %indvar_flatten_next1, %._crit_edge ]"   --->   Operation 19 'phi' 'indvar_flatten1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i16 [ 0, %.preheader177.preheader ], [ %indvar_flatten_next, %._crit_edge ]"   --->   Operation 20 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%nm = phi i7 [ 0, %.preheader177.preheader ], [ %nm_mid2, %._crit_edge ]" [S4_3/conv1d.h:793]   --->   Operation 21 'phi' 'nm' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%sf = phi i9 [ 0, %.preheader177.preheader ], [ %sf_1, %._crit_edge ]"   --->   Operation 22 'phi' 'sf' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = trunc i7 %nm to i6" [S4_3/conv1d.h:793]   --->   Operation 23 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_6 = call i14 @_ssdm_op_BitConcatenate.i14.i6.i8(i6 %tmp, i8 0)" [S4_3/conv1d.h:817]   --->   Operation 24 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.98ns)   --->   "%exitcond_flatten1 = icmp eq i20 %indvar_flatten1, -524288"   --->   Operation 25 'icmp' 'exitcond_flatten1' <Predicate = true> <Delay = 1.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.85ns)   --->   "%indvar_flatten_next1 = add i20 1, %indvar_flatten1"   --->   Operation 26 'add' 'indvar_flatten_next1' <Predicate = true> <Delay = 1.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten1, label %1, label %.preheader177"   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.93ns)   --->   "%exitcond_flatten = icmp eq i16 %indvar_flatten, 16384"   --->   Operation 28 'icmp' 'exitcond_flatten' <Predicate = (!exitcond_flatten1)> <Delay = 1.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.80ns)   --->   "%nm_mid = select i1 %exitcond_flatten, i7 0, i7 %nm" [S4_3/conv1d.h:793]   --->   Operation 29 'select' 'nm_mid' <Predicate = (!exitcond_flatten1)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node tmp_9)   --->   "%tmp_6_mid = select i1 %exitcond_flatten, i14 0, i14 %tmp_6" [S4_3/conv1d.h:817]   --->   Operation 30 'select' 'tmp_6_mid' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node nm_t_mid2)   --->   "%nm_t_mid = select i1 %exitcond_flatten, i6 0, i6 %tmp" [S4_3/conv1d.h:793]   --->   Operation 31 'select' 'nm_t_mid' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node tmp_8_mid)   --->   "%not_exitcond_flatten = xor i1 %exitcond_flatten, true" [S4_3/conv1d.h:793]   --->   Operation 32 'xor' 'not_exitcond_flatten' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.36ns)   --->   "%tmp_4 = icmp eq i9 %sf, -256" [S4_3/conv1d.h:793]   --->   Operation 33 'icmp' 'tmp_4' <Predicate = (!exitcond_flatten1)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_8_mid = and i1 %tmp_4, %not_exitcond_flatten" [S4_3/conv1d.h:793]   --->   Operation 34 'and' 'tmp_8_mid' <Predicate = (!exitcond_flatten1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.65ns)   --->   "%nm_1 = add i7 1, %nm_mid" [S4_3/conv1d.h:792]   --->   Operation 35 'add' 'nm_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node sf_mid2)   --->   "%tmp_2 = or i1 %tmp_8_mid, %exitcond_flatten" [S4_3/conv1d.h:793]   --->   Operation 36 'or' 'tmp_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.80ns) (out node of the LUT)   --->   "%sf_mid2 = select i1 %tmp_2, i9 0, i9 %sf" [S4_3/conv1d.h:793]   --->   Operation 37 'select' 'sf_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_8 = trunc i7 %nm_1 to i6" [S4_3/conv1d.h:792]   --->   Operation 38 'trunc' 'tmp_8' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node tmp_9)   --->   "%tmp_6_mid1 = call i14 @_ssdm_op_BitConcatenate.i14.i6.i8(i6 %tmp_8, i8 0)" [S4_3/conv1d.h:817]   --->   Operation 39 'bitconcatenate' 'tmp_6_mid1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node tmp_9)   --->   "%tmp_6_mid2 = select i1 %tmp_8_mid, i14 %tmp_6_mid1, i14 %tmp_6_mid" [S4_3/conv1d.h:817]   --->   Operation 40 'select' 'tmp_6_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.97ns) (out node of the LUT)   --->   "%nm_t_mid2 = select i1 %tmp_8_mid, i6 %tmp_8, i6 %nm_t_mid" [S4_3/conv1d.h:793]   --->   Operation 41 'select' 'nm_t_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.80ns)   --->   "%nm_mid2 = select i1 %tmp_8_mid, i7 %nm_1, i7 %nm_mid" [S4_3/conv1d.h:793]   --->   Operation 42 'select' 'nm_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node tmp_9)   --->   "%sf_cast1 = zext i9 %sf_mid2 to i14" [S4_3/conv1d.h:793]   --->   Operation 43 'zext' 'sf_cast1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.71ns) (out node of the LUT)   --->   "%tmp_9 = add i14 %sf_cast1, %tmp_6_mid2" [S4_3/conv1d.h:817]   --->   Operation 44 'add' 'tmp_9' <Predicate = (!exitcond_flatten1)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.36ns)   --->   "%tmp_1 = icmp eq i9 %sf_mid2, 255" [S4_3/conv1d.h:847]   --->   Operation 45 'icmp' 'tmp_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %.preheader.0, label %.preheader177.._crit_edge_crit_edge" [S4_3/conv1d.h:847]   --->   Operation 46 'br' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.70ns)   --->   "%sf_1 = add i9 %sf_mid2, 1" [S4_3/conv1d.h:793]   --->   Operation 47 'add' 'sf_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.72ns)   --->   "%indvar_flatten_op = add i16 %indvar_flatten, 1"   --->   Operation 48 'add' 'indvar_flatten_op' <Predicate = (!exitcond_flatten1)> <Delay = 1.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.62ns)   --->   "%indvar_flatten_next = select i1 %exitcond_flatten, i16 1, i16 %indvar_flatten_op"   --->   Operation 49 'select' 'indvar_flatten_next' <Predicate = (!exitcond_flatten1)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_s = zext i14 %tmp_9 to i64" [S4_3/conv1d.h:817]   --->   Operation 50 'zext' 'tmp_s' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%weights23_m_weights_4 = getelementptr [16384 x i7]* @weights23_m_weights_3, i64 0, i64 %tmp_s" [S4_3/conv1d.h:817]   --->   Operation 51 'getelementptr' 'weights23_m_weights_4' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (2.77ns)   --->   "%weights23_m_weights_5 = load i7* %weights23_m_weights_4, align 1" [S4_3/conv1d.h:817]   --->   Operation 52 'load' 'weights23_m_weights_5' <Predicate = (!exitcond_flatten1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 16384> <ROM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%weights23_m_weights_6 = getelementptr [16384 x i7]* @weights23_m_weights_2, i64 0, i64 %tmp_s" [S4_3/conv1d.h:817]   --->   Operation 53 'getelementptr' 'weights23_m_weights_6' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (2.77ns)   --->   "%weights23_m_weights_7 = load i7* %weights23_m_weights_6, align 1" [S4_3/conv1d.h:817]   --->   Operation 54 'load' 'weights23_m_weights_7' <Predicate = (!exitcond_flatten1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 16384> <ROM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%weights23_m_weights_8 = getelementptr [16384 x i7]* @weights23_m_weights_1, i64 0, i64 %tmp_s" [S4_3/conv1d.h:817]   --->   Operation 55 'getelementptr' 'weights23_m_weights_8' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_3 : Operation 56 [2/2] (2.77ns)   --->   "%weights23_m_weights_9 = load i7* %weights23_m_weights_8, align 1" [S4_3/conv1d.h:817]   --->   Operation 56 'load' 'weights23_m_weights_9' <Predicate = (!exitcond_flatten1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 16384> <ROM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%weights23_m_weights_10 = getelementptr [16384 x i7]* @weights23_m_weights_s, i64 0, i64 %tmp_s" [S4_3/conv1d.h:817]   --->   Operation 57 'getelementptr' 'weights23_m_weights_10' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_3 : Operation 58 [2/2] (2.77ns)   --->   "%weights23_m_weights_11 = load i7* %weights23_m_weights_10, align 1" [S4_3/conv1d.h:817]   --->   Operation 58 'load' 'weights23_m_weights_11' <Predicate = (!exitcond_flatten1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 16384> <ROM>

State 4 <SV = 3> <Delay = 8.19>
ST_4 : Operation 59 [1/1] (3.40ns)   --->   "%tmp_V = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %in_V_V)" [S4_3/conv1d.h:796]   --->   Operation 59 'read' 'tmp_V' <Predicate = (!exitcond_flatten1)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 60 [1/2] (2.77ns)   --->   "%weights23_m_weights_5 = load i7* %weights23_m_weights_4, align 1" [S4_3/conv1d.h:817]   --->   Operation 60 'load' 'weights23_m_weights_5' <Predicate = (!exitcond_flatten1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 16384> <ROM>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%p_08_cast = sext i8 %tmp_V to i15" [S4_3/conv1d.h:823]   --->   Operation 61 'sext' 'p_08_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%p_0132_cast = sext i7 %weights23_m_weights_5 to i15" [S4_3/conv1d.h:823]   --->   Operation 62 'sext' 'p_0132_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (3.61ns)   --->   "%p_Val2_s = mul i15 %p_0132_cast, %p_08_cast" [S4_3/conv1d.h:823]   --->   Operation 63 'mul' 'p_Val2_s' <Predicate = (!exitcond_flatten1)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node tmp_12)   --->   "%tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_s, i32 14)" [S4_3/conv1d.h:823]   --->   Operation 64 'bitselect' 'tmp_16' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i15.i32.i32(i15 %p_Val2_s, i32 7, i32 14)" [S4_3/conv1d.h:823]   --->   Operation 65 'partselect' 'tmp_5' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_s, i32 6)" [S4_3/conv1d.h:823]   --->   Operation 66 'bitselect' 'tmp_21' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node tmp_12)   --->   "%tmp_26 = trunc i15 %p_Val2_s to i1" [S4_3/conv1d.h:823]   --->   Operation 67 'trunc' 'tmp_26' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node tmp_12)   --->   "%tmp_7 = or i1 %tmp_26, %tmp_16" [S4_3/conv1d.h:823]   --->   Operation 68 'or' 'tmp_7' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node tmp_12)   --->   "%tmp_10 = call i5 @_ssdm_op_PartSelect.i5.i15.i32.i32(i15 %p_Val2_s, i32 1, i32 5)" [S4_3/conv1d.h:823]   --->   Operation 69 'partselect' 'tmp_10' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node tmp_12)   --->   "%tmp_11 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_10, i1 %tmp_7)" [S4_3/conv1d.h:823]   --->   Operation 70 'bitconcatenate' 'tmp_11' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_12 = icmp ne i6 %tmp_11, 0" [S4_3/conv1d.h:823]   --->   Operation 71 'icmp' 'tmp_12' <Predicate = (!exitcond_flatten1)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/2] (2.77ns)   --->   "%weights23_m_weights_7 = load i7* %weights23_m_weights_6, align 1" [S4_3/conv1d.h:817]   --->   Operation 72 'load' 'weights23_m_weights_7' <Predicate = (!exitcond_flatten1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 16384> <ROM>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%p_0132_1_cast = sext i7 %weights23_m_weights_7 to i15" [S4_3/conv1d.h:823]   --->   Operation 73 'sext' 'p_0132_1_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (3.61ns)   --->   "%p_Val2_s_58 = mul i15 %p_0132_1_cast, %p_08_cast" [S4_3/conv1d.h:823]   --->   Operation 74 'mul' 'p_Val2_s_58' <Predicate = (!exitcond_flatten1)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node tmp_19_1)   --->   "%tmp_34 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_s_58, i32 14)" [S4_3/conv1d.h:823]   --->   Operation 75 'bitselect' 'tmp_34' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_14 = call i8 @_ssdm_op_PartSelect.i8.i15.i32.i32(i15 %p_Val2_s_58, i32 7, i32 14)" [S4_3/conv1d.h:823]   --->   Operation 76 'partselect' 'tmp_14' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_s_58, i32 6)" [S4_3/conv1d.h:823]   --->   Operation 77 'bitselect' 'tmp_35' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node tmp_19_1)   --->   "%tmp_36 = trunc i15 %p_Val2_s_58 to i1" [S4_3/conv1d.h:823]   --->   Operation 78 'trunc' 'tmp_36' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node tmp_19_1)   --->   "%tmp_15 = or i1 %tmp_36, %tmp_34" [S4_3/conv1d.h:823]   --->   Operation 79 'or' 'tmp_15' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node tmp_19_1)   --->   "%tmp_17 = call i5 @_ssdm_op_PartSelect.i5.i15.i32.i32(i15 %p_Val2_s_58, i32 1, i32 5)" [S4_3/conv1d.h:823]   --->   Operation 80 'partselect' 'tmp_17' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node tmp_19_1)   --->   "%tmp_18 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_17, i1 %tmp_15)" [S4_3/conv1d.h:823]   --->   Operation 81 'bitconcatenate' 'tmp_18' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_19_1 = icmp ne i6 %tmp_18, 0" [S4_3/conv1d.h:823]   --->   Operation 82 'icmp' 'tmp_19_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/2] (2.77ns)   --->   "%weights23_m_weights_9 = load i7* %weights23_m_weights_8, align 1" [S4_3/conv1d.h:817]   --->   Operation 83 'load' 'weights23_m_weights_9' <Predicate = (!exitcond_flatten1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 16384> <ROM>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%p_0132_2_cast = sext i7 %weights23_m_weights_9 to i15" [S4_3/conv1d.h:823]   --->   Operation 84 'sext' 'p_0132_2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (3.61ns)   --->   "%p_Val2_3 = mul i15 %p_0132_2_cast, %p_08_cast" [S4_3/conv1d.h:823]   --->   Operation 85 'mul' 'p_Val2_3' <Predicate = (!exitcond_flatten1)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node tmp_19_2)   --->   "%tmp_37 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_3, i32 14)" [S4_3/conv1d.h:823]   --->   Operation 86 'bitselect' 'tmp_37' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_19 = call i8 @_ssdm_op_PartSelect.i8.i15.i32.i32(i15 %p_Val2_3, i32 7, i32 14)" [S4_3/conv1d.h:823]   --->   Operation 87 'partselect' 'tmp_19' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_38 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_3, i32 6)" [S4_3/conv1d.h:823]   --->   Operation 88 'bitselect' 'tmp_38' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node tmp_19_2)   --->   "%tmp_39 = trunc i15 %p_Val2_3 to i1" [S4_3/conv1d.h:823]   --->   Operation 89 'trunc' 'tmp_39' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node tmp_19_2)   --->   "%tmp_20 = or i1 %tmp_39, %tmp_37" [S4_3/conv1d.h:823]   --->   Operation 90 'or' 'tmp_20' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node tmp_19_2)   --->   "%tmp_22 = call i5 @_ssdm_op_PartSelect.i5.i15.i32.i32(i15 %p_Val2_3, i32 1, i32 5)" [S4_3/conv1d.h:823]   --->   Operation 91 'partselect' 'tmp_22' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node tmp_19_2)   --->   "%tmp_23 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_22, i1 %tmp_20)" [S4_3/conv1d.h:823]   --->   Operation 92 'bitconcatenate' 'tmp_23' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_19_2 = icmp ne i6 %tmp_23, 0" [S4_3/conv1d.h:823]   --->   Operation 93 'icmp' 'tmp_19_2' <Predicate = (!exitcond_flatten1)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/2] (2.77ns)   --->   "%weights23_m_weights_11 = load i7* %weights23_m_weights_10, align 1" [S4_3/conv1d.h:817]   --->   Operation 94 'load' 'weights23_m_weights_11' <Predicate = (!exitcond_flatten1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 16384> <ROM>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%p_0132_3_cast = sext i7 %weights23_m_weights_11 to i15" [S4_3/conv1d.h:823]   --->   Operation 95 'sext' 'p_0132_3_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (3.61ns)   --->   "%p_Val2_4 = mul i15 %p_0132_3_cast, %p_08_cast" [S4_3/conv1d.h:823]   --->   Operation 96 'mul' 'p_Val2_4' <Predicate = (!exitcond_flatten1)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node tmp_19_3)   --->   "%tmp_40 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_4, i32 14)" [S4_3/conv1d.h:823]   --->   Operation 97 'bitselect' 'tmp_40' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_24 = call i8 @_ssdm_op_PartSelect.i8.i15.i32.i32(i15 %p_Val2_4, i32 7, i32 14)" [S4_3/conv1d.h:823]   --->   Operation 98 'partselect' 'tmp_24' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_41 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_4, i32 6)" [S4_3/conv1d.h:823]   --->   Operation 99 'bitselect' 'tmp_41' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node tmp_19_3)   --->   "%tmp_42 = trunc i15 %p_Val2_4 to i1" [S4_3/conv1d.h:823]   --->   Operation 100 'trunc' 'tmp_42' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node tmp_19_3)   --->   "%tmp_25 = or i1 %tmp_42, %tmp_40" [S4_3/conv1d.h:823]   --->   Operation 101 'or' 'tmp_25' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node tmp_19_3)   --->   "%tmp_27 = call i5 @_ssdm_op_PartSelect.i5.i15.i32.i32(i15 %p_Val2_4, i32 1, i32 5)" [S4_3/conv1d.h:823]   --->   Operation 102 'partselect' 'tmp_27' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node tmp_19_3)   --->   "%tmp_28 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_27, i1 %tmp_25)" [S4_3/conv1d.h:823]   --->   Operation 103 'bitconcatenate' 'tmp_28' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_19_3 = icmp ne i6 %tmp_28, 0" [S4_3/conv1d.h:823]   --->   Operation 104 'icmp' 'tmp_19_3' <Predicate = (!exitcond_flatten1)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.29>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%macRegisters_0_V_1_s = load i8* %macRegisters_0_V_1" [S4_3/conv1d.h:836]   --->   Operation 105 'load' 'macRegisters_0_V_1_s' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%macRegisters_1_V_1_s = load i8* %macRegisters_1_V_1" [S4_3/conv1d.h:836]   --->   Operation 106 'load' 'macRegisters_1_V_1_s' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%macRegisters_2_V_1_s = load i8* %macRegisters_2_V_1" [S4_3/conv1d.h:836]   --->   Operation 107 'load' 'macRegisters_2_V_1_s' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%macRegisters_3_V_1_s = load i8* %macRegisters_3_V_1" [S4_3/conv1d.h:836]   --->   Operation 108 'load' 'macRegisters_3_V_1_s' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.80ns)   --->   "%qb_assign_1 = and i1 %tmp_12, %tmp_21" [S4_3/conv1d.h:823]   --->   Operation 109 'and' 'qb_assign_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_13 = zext i1 %qb_assign_1 to i8" [S4_3/conv1d.h:823]   --->   Operation 110 'zext' 'tmp_13' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i8 %tmp_13, %macRegisters_0_V_1_s" [S4_3/conv1d.h:836]   --->   Operation 111 'add' 'tmp1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 112 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_0_V = add i8 %tmp_5, %tmp1" [S4_3/conv1d.h:836]   --->   Operation 112 'add' 'macRegisters_0_V' <Predicate = (!exitcond_flatten1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 113 [1/1] (0.80ns)   --->   "%qb_assign_1_1 = and i1 %tmp_19_1, %tmp_35" [S4_3/conv1d.h:823]   --->   Operation 113 'and' 'qb_assign_1_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_20_1 = zext i1 %qb_assign_1_1 to i8" [S4_3/conv1d.h:823]   --->   Operation 114 'zext' 'tmp_20_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i8 %tmp_20_1, %macRegisters_1_V_1_s" [S4_3/conv1d.h:836]   --->   Operation 115 'add' 'tmp2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 116 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_1_V = add i8 %tmp_14, %tmp2" [S4_3/conv1d.h:836]   --->   Operation 116 'add' 'macRegisters_1_V' <Predicate = (!exitcond_flatten1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 117 [1/1] (0.80ns)   --->   "%qb_assign_1_2 = and i1 %tmp_19_2, %tmp_38" [S4_3/conv1d.h:823]   --->   Operation 117 'and' 'qb_assign_1_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_20_2 = zext i1 %qb_assign_1_2 to i8" [S4_3/conv1d.h:823]   --->   Operation 118 'zext' 'tmp_20_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i8 %tmp_20_2, %macRegisters_2_V_1_s" [S4_3/conv1d.h:836]   --->   Operation 119 'add' 'tmp3' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 120 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_2_V = add i8 %tmp_19, %tmp3" [S4_3/conv1d.h:836]   --->   Operation 120 'add' 'macRegisters_2_V' <Predicate = (!exitcond_flatten1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 121 [1/1] (0.80ns)   --->   "%qb_assign_1_3 = and i1 %tmp_19_3, %tmp_41" [S4_3/conv1d.h:823]   --->   Operation 121 'and' 'qb_assign_1_3' <Predicate = (!exitcond_flatten1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_20_3 = zext i1 %qb_assign_1_3 to i8" [S4_3/conv1d.h:823]   --->   Operation 122 'zext' 'tmp_20_3' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i8 %tmp_20_3, %macRegisters_3_V_1_s" [S4_3/conv1d.h:836]   --->   Operation 123 'add' 'tmp4' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 124 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_3_V = add i8 %tmp_24, %tmp4" [S4_3/conv1d.h:836]   --->   Operation 124 'add' 'macRegisters_3_V' <Predicate = (!exitcond_flatten1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 125 [1/1] (1.30ns)   --->   "store i8 %macRegisters_3_V, i8* %macRegisters_3_V_1" [S4_3/conv1d.h:844]   --->   Operation 125 'store' <Predicate = (!tmp_1)> <Delay = 1.30>
ST_5 : Operation 126 [1/1] (1.30ns)   --->   "store i8 %macRegisters_2_V, i8* %macRegisters_2_V_1" [S4_3/conv1d.h:844]   --->   Operation 126 'store' <Predicate = (!tmp_1)> <Delay = 1.30>
ST_5 : Operation 127 [1/1] (1.30ns)   --->   "store i8 %macRegisters_1_V, i8* %macRegisters_1_V_1" [S4_3/conv1d.h:844]   --->   Operation 127 'store' <Predicate = (!tmp_1)> <Delay = 1.30>
ST_5 : Operation 128 [1/1] (1.30ns)   --->   "store i8 %macRegisters_0_V, i8* %macRegisters_0_V_1" [S4_3/conv1d.h:844]   --->   Operation 128 'store' <Predicate = (!tmp_1)> <Delay = 1.30>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "br label %._crit_edge" [S4_3/conv1d.h:847]   --->   Operation 129 'br' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%tmp_29 = call i8 @_ssdm_op_Mux.ap_auto.64i8.i6(i8 13, i8 18, i8 8, i8 3, i8 24, i8 -21, i8 -5, i8 -15, i8 -27, i8 14, i8 -4, i8 -1, i8 2, i8 -9, i8 26, i8 -24, i8 -7, i8 16, i8 -7, i8 2, i8 21, i8 -6, i8 15, i8 6, i8 16, i8 -5, i8 7, i8 24, i8 15, i8 -35, i8 4, i8 -4, i8 17, i8 23, i8 -16, i8 41, i8 -20, i8 -4, i8 2, i8 -7, i8 -2, i8 -18, i8 18, i8 -19, i8 7, i8 -20, i8 11, i8 -4, i8 12, i8 -44, i8 12, i8 -15, i8 0, i8 25, i8 2, i8 22, i8 -16, i8 21, i8 -14, i8 4, i8 -15, i8 9, i8 26, i8 18, i6 %nm_t_mid2)" [S4_3/conv1d.h:793]   --->   Operation 130 'mux' 'tmp_29' <Predicate = (tmp_1)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (2.53ns) (out node of the LUT)   --->   "%p_Val2_7 = add i8 %macRegisters_0_V, %tmp_29" [S4_3/conv1d.h:859]   --->   Operation 131 'add' 'p_Val2_7' <Predicate = (tmp_1)> <Delay = 2.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7_1)   --->   "%tmp_30 = call i8 @_ssdm_op_Mux.ap_auto.64i8.i6(i8 -20, i8 18, i8 5, i8 13, i8 -47, i8 -3, i8 -5, i8 50, i8 -25, i8 2, i8 13, i8 -30, i8 9, i8 8, i8 -40, i8 -13, i8 -10, i8 12, i8 3, i8 20, i8 -17, i8 0, i8 23, i8 -36, i8 5, i8 7, i8 -5, i8 -15, i8 14, i8 6, i8 2, i8 -8, i8 -29, i8 -16, i8 40, i8 8, i8 -12, i8 -5, i8 -6, i8 6, i8 -2, i8 -12, i8 2, i8 -7, i8 -9, i8 7, i8 -24, i8 10, i8 11, i8 3, i8 -12, i8 14, i8 0, i8 -15, i8 -23, i8 9, i8 3, i8 -16, i8 -25, i8 -10, i8 -14, i8 -5, i8 -8, i8 -37, i6 %nm_t_mid2)" [S4_3/conv1d.h:793]   --->   Operation 132 'mux' 'tmp_30' <Predicate = (tmp_1)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (2.53ns) (out node of the LUT)   --->   "%p_Val2_7_1 = add i8 %macRegisters_1_V, %tmp_30" [S4_3/conv1d.h:859]   --->   Operation 133 'add' 'p_Val2_7_1' <Predicate = (tmp_1)> <Delay = 2.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7_2)   --->   "%tmp_31 = call i8 @_ssdm_op_Mux.ap_auto.64i8.i6(i8 -14, i8 -1, i8 -22, i8 5, i8 -5, i8 22, i8 1, i8 8, i8 3, i8 9, i8 4, i8 23, i8 -26, i8 -53, i8 -10, i8 0, i8 6, i8 -39, i8 -10, i8 -5, i8 -6, i8 -9, i8 -14, i8 0, i8 -16, i8 -23, i8 -9, i8 -24, i8 -44, i8 1, i8 -17, i8 -42, i8 -24, i8 -25, i8 -2, i8 8, i8 1, i8 25, i8 3, i8 16, i8 -16, i8 -7, i8 -37, i8 34, i8 -23, i8 33, i8 -35, i8 -3, i8 11, i8 -11, i8 -7, i8 -17, i8 -16, i8 -12, i8 13, i8 24, i8 34, i8 5, i8 4, i8 -58, i8 -4, i8 -9, i8 -24, i8 -11, i6 %nm_t_mid2)" [S4_3/conv1d.h:793]   --->   Operation 134 'mux' 'tmp_31' <Predicate = (tmp_1)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (2.53ns) (out node of the LUT)   --->   "%p_Val2_7_2 = add i8 %macRegisters_2_V, %tmp_31" [S4_3/conv1d.h:859]   --->   Operation 135 'add' 'p_Val2_7_2' <Predicate = (tmp_1)> <Delay = 2.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7_3)   --->   "%tmp_32 = call i8 @_ssdm_op_Mux.ap_auto.64i8.i6(i8 9, i8 33, i8 -9, i8 -45, i8 -2, i8 -2, i8 13, i8 14, i8 7, i8 7, i8 -18, i8 -14, i8 0, i8 1, i8 -17, i8 8, i8 -24, i8 4, i8 -8, i8 -13, i8 5, i8 33, i8 -7, i8 7, i8 -8, i8 -16, i8 -3, i8 18, i8 -6, i8 27, i8 -11, i8 -26, i8 5, i8 20, i8 6, i8 -15, i8 -1, i8 -9, i8 2, i8 16, i8 -15, i8 -28, i8 9, i8 -26, i8 9, i8 18, i8 -31, i8 21, i8 -3, i8 16, i8 45, i8 7, i8 7, i8 29, i8 30, i8 12, i8 9, i8 1, i8 -17, i8 -21, i8 -1, i8 15, i8 -19, i8 42, i6 %nm_t_mid2)" [S4_3/conv1d.h:793]   --->   Operation 136 'mux' 'tmp_32' <Predicate = (tmp_1)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (2.53ns) (out node of the LUT)   --->   "%p_Val2_7_3 = add i8 %macRegisters_3_V, %tmp_32" [S4_3/conv1d.h:859]   --->   Operation 137 'add' 'p_Val2_7_3' <Predicate = (tmp_1)> <Delay = 2.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_3_V_1"   --->   Operation 138 'store' <Predicate = (tmp_1)> <Delay = 1.30>
ST_5 : Operation 139 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_2_V_1"   --->   Operation 139 'store' <Predicate = (tmp_1)> <Delay = 1.30>
ST_5 : Operation 140 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_1_V_1"   --->   Operation 140 'store' <Predicate = (tmp_1)> <Delay = 1.30>
ST_5 : Operation 141 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_0_V_1"   --->   Operation 141 'store' <Predicate = (tmp_1)> <Delay = 1.30>

State 6 <SV = 5> <Delay = 3.40>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([50 x i8]* @loop_ofmChannels_loo)"   --->   Operation 142 'specloopname' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([33 x i8]* @loop_neuronFold_loop)"   --->   Operation 143 'specloopname' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str33) nounwind" [S4_3/conv1d.h:793]   --->   Operation 144 'specloopname' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str33)" [S4_3/conv1d.h:793]   --->   Operation 145 'specregionbegin' 'tmp_3' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str6) nounwind" [S4_3/conv1d.h:794]   --->   Operation 146 'specpipeline' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_V_8 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %p_Val2_7_3, i8 %p_Val2_7_2, i8 %p_Val2_7_1, i8 %p_Val2_7)" [S4_3/conv1d.h:870]   --->   Operation 147 'bitconcatenate' 'tmp_V_8' <Predicate = (tmp_1)> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_8)" [S4_3/conv1d.h:876]   --->   Operation 148 'write' <Predicate = (tmp_1)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "br label %._crit_edge" [S4_3/conv1d.h:877]   --->   Operation 149 'br' <Predicate = (tmp_1)> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str33, i32 %tmp_3)" [S4_3/conv1d.h:878]   --->   Operation 150 'specregionend' 'empty' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 151 'br' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "ret void" [S4_3/conv1d.h:884]   --->   Operation 152 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights23_m_weights_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights23_m_weights_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights23_m_weights_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights23_m_weights_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
macRegisters_0_V_1     (alloca         ) [ 01111110]
macRegisters_1_V_1     (alloca         ) [ 01111110]
macRegisters_2_V_1     (alloca         ) [ 01111110]
macRegisters_3_V_1     (alloca         ) [ 01111110]
StgValue_12            (specinterface  ) [ 00000000]
StgValue_13            (specinterface  ) [ 00000000]
StgValue_14            (store          ) [ 00000000]
StgValue_15            (store          ) [ 00000000]
StgValue_16            (store          ) [ 00000000]
StgValue_17            (store          ) [ 00000000]
StgValue_18            (br             ) [ 01111110]
indvar_flatten1        (phi            ) [ 00100000]
indvar_flatten         (phi            ) [ 00100000]
nm                     (phi            ) [ 00100000]
sf                     (phi            ) [ 00100000]
tmp                    (trunc          ) [ 00000000]
tmp_6                  (bitconcatenate ) [ 00000000]
exitcond_flatten1      (icmp           ) [ 00111110]
indvar_flatten_next1   (add            ) [ 01111110]
StgValue_27            (br             ) [ 00000000]
exitcond_flatten       (icmp           ) [ 00000000]
nm_mid                 (select         ) [ 00000000]
tmp_6_mid              (select         ) [ 00000000]
nm_t_mid               (select         ) [ 00000000]
not_exitcond_flatten   (xor            ) [ 00000000]
tmp_4                  (icmp           ) [ 00000000]
tmp_8_mid              (and            ) [ 00000000]
nm_1                   (add            ) [ 00000000]
tmp_2                  (or             ) [ 00000000]
sf_mid2                (select         ) [ 00000000]
tmp_8                  (trunc          ) [ 00000000]
tmp_6_mid1             (bitconcatenate ) [ 00000000]
tmp_6_mid2             (select         ) [ 00000000]
nm_t_mid2              (select         ) [ 00111100]
nm_mid2                (select         ) [ 01111110]
sf_cast1               (zext           ) [ 00000000]
tmp_9                  (add            ) [ 00110000]
tmp_1                  (icmp           ) [ 00111110]
StgValue_46            (br             ) [ 00000000]
sf_1                   (add            ) [ 01111110]
indvar_flatten_op      (add            ) [ 00000000]
indvar_flatten_next    (select         ) [ 01111110]
tmp_s                  (zext           ) [ 00000000]
weights23_m_weights_4  (getelementptr  ) [ 00101000]
weights23_m_weights_6  (getelementptr  ) [ 00101000]
weights23_m_weights_8  (getelementptr  ) [ 00101000]
weights23_m_weights_10 (getelementptr  ) [ 00101000]
tmp_V                  (read           ) [ 00000000]
weights23_m_weights_5  (load           ) [ 00000000]
p_08_cast              (sext           ) [ 00000000]
p_0132_cast            (sext           ) [ 00000000]
p_Val2_s               (mul            ) [ 00000000]
tmp_16                 (bitselect      ) [ 00000000]
tmp_5                  (partselect     ) [ 00100100]
tmp_21                 (bitselect      ) [ 00100100]
tmp_26                 (trunc          ) [ 00000000]
tmp_7                  (or             ) [ 00000000]
tmp_10                 (partselect     ) [ 00000000]
tmp_11                 (bitconcatenate ) [ 00000000]
tmp_12                 (icmp           ) [ 00100100]
weights23_m_weights_7  (load           ) [ 00000000]
p_0132_1_cast          (sext           ) [ 00000000]
p_Val2_s_58            (mul            ) [ 00000000]
tmp_34                 (bitselect      ) [ 00000000]
tmp_14                 (partselect     ) [ 00100100]
tmp_35                 (bitselect      ) [ 00100100]
tmp_36                 (trunc          ) [ 00000000]
tmp_15                 (or             ) [ 00000000]
tmp_17                 (partselect     ) [ 00000000]
tmp_18                 (bitconcatenate ) [ 00000000]
tmp_19_1               (icmp           ) [ 00100100]
weights23_m_weights_9  (load           ) [ 00000000]
p_0132_2_cast          (sext           ) [ 00000000]
p_Val2_3               (mul            ) [ 00000000]
tmp_37                 (bitselect      ) [ 00000000]
tmp_19                 (partselect     ) [ 00100100]
tmp_38                 (bitselect      ) [ 00100100]
tmp_39                 (trunc          ) [ 00000000]
tmp_20                 (or             ) [ 00000000]
tmp_22                 (partselect     ) [ 00000000]
tmp_23                 (bitconcatenate ) [ 00000000]
tmp_19_2               (icmp           ) [ 00100100]
weights23_m_weights_11 (load           ) [ 00000000]
p_0132_3_cast          (sext           ) [ 00000000]
p_Val2_4               (mul            ) [ 00000000]
tmp_40                 (bitselect      ) [ 00000000]
tmp_24                 (partselect     ) [ 00100100]
tmp_41                 (bitselect      ) [ 00100100]
tmp_42                 (trunc          ) [ 00000000]
tmp_25                 (or             ) [ 00000000]
tmp_27                 (partselect     ) [ 00000000]
tmp_28                 (bitconcatenate ) [ 00000000]
tmp_19_3               (icmp           ) [ 00100100]
macRegisters_0_V_1_s   (load           ) [ 00000000]
macRegisters_1_V_1_s   (load           ) [ 00000000]
macRegisters_2_V_1_s   (load           ) [ 00000000]
macRegisters_3_V_1_s   (load           ) [ 00000000]
qb_assign_1            (and            ) [ 00000000]
tmp_13                 (zext           ) [ 00000000]
tmp1                   (add            ) [ 00000000]
macRegisters_0_V       (add            ) [ 00000000]
qb_assign_1_1          (and            ) [ 00000000]
tmp_20_1               (zext           ) [ 00000000]
tmp2                   (add            ) [ 00000000]
macRegisters_1_V       (add            ) [ 00000000]
qb_assign_1_2          (and            ) [ 00000000]
tmp_20_2               (zext           ) [ 00000000]
tmp3                   (add            ) [ 00000000]
macRegisters_2_V       (add            ) [ 00000000]
qb_assign_1_3          (and            ) [ 00000000]
tmp_20_3               (zext           ) [ 00000000]
tmp4                   (add            ) [ 00000000]
macRegisters_3_V       (add            ) [ 00000000]
StgValue_125           (store          ) [ 00000000]
StgValue_126           (store          ) [ 00000000]
StgValue_127           (store          ) [ 00000000]
StgValue_128           (store          ) [ 00000000]
StgValue_129           (br             ) [ 00000000]
tmp_29                 (mux            ) [ 00000000]
p_Val2_7               (add            ) [ 00100010]
tmp_30                 (mux            ) [ 00000000]
p_Val2_7_1             (add            ) [ 00100010]
tmp_31                 (mux            ) [ 00000000]
p_Val2_7_2             (add            ) [ 00100010]
tmp_32                 (mux            ) [ 00000000]
p_Val2_7_3             (add            ) [ 00100010]
StgValue_138           (store          ) [ 00000000]
StgValue_139           (store          ) [ 00000000]
StgValue_140           (store          ) [ 00000000]
StgValue_141           (store          ) [ 00000000]
StgValue_142           (specloopname   ) [ 00000000]
StgValue_143           (specloopname   ) [ 00000000]
StgValue_144           (specloopname   ) [ 00000000]
tmp_3                  (specregionbegin) [ 00000000]
StgValue_146           (specpipeline   ) [ 00000000]
tmp_V_8                (bitconcatenate ) [ 00000000]
StgValue_148           (write          ) [ 00000000]
StgValue_149           (br             ) [ 00000000]
empty                  (specregionend  ) [ 00000000]
StgValue_151           (br             ) [ 01111110]
StgValue_152           (ret            ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weights23_m_weights_3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights23_m_weights_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weights23_m_weights_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights23_m_weights_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="weights23_m_weights_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights23_m_weights_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="weights23_m_weights_s">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights23_m_weights_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str94"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str95"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str96"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str97"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str98"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str99"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str87"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str88"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str89"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str90"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str91"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str92"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i6.i8"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i15.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.64i8.i6"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_ofmChannels_loo"/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_neuronFold_loop"/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str33"/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="272" class="1001" name="const_272">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="274" class="1001" name="const_274">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="276" class="1001" name="const_276">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="278" class="1004" name="macRegisters_0_V_1_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_0_V_1/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="macRegisters_1_V_1_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_1_V_1/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="macRegisters_2_V_1_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_2_V_1/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="macRegisters_3_V_1_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_3_V_1/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_V_read_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="0"/>
<pin id="296" dir="0" index="1" bw="8" slack="0"/>
<pin id="297" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/4 "/>
</bind>
</comp>

<comp id="300" class="1004" name="StgValue_148_write_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="0" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="0"/>
<pin id="303" dir="0" index="2" bw="32" slack="0"/>
<pin id="304" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_148/6 "/>
</bind>
</comp>

<comp id="307" class="1004" name="weights23_m_weights_4_gep_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="7" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="0" index="2" bw="14" slack="0"/>
<pin id="311" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights23_m_weights_4/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="grp_access_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="14" slack="0"/>
<pin id="316" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="317" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="318" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights23_m_weights_5/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="weights23_m_weights_6_gep_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="7" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="0" index="2" bw="14" slack="0"/>
<pin id="324" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights23_m_weights_6/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="grp_access_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="14" slack="0"/>
<pin id="329" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="330" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="331" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights23_m_weights_7/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="weights23_m_weights_8_gep_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="7" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="0" index="2" bw="14" slack="0"/>
<pin id="337" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights23_m_weights_8/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="grp_access_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="14" slack="0"/>
<pin id="342" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="343" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="344" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights23_m_weights_9/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="weights23_m_weights_10_gep_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="7" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="0" index="2" bw="14" slack="0"/>
<pin id="350" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights23_m_weights_10/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="grp_access_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="14" slack="0"/>
<pin id="355" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="356" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="357" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights23_m_weights_11/3 "/>
</bind>
</comp>

<comp id="359" class="1005" name="indvar_flatten1_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="20" slack="1"/>
<pin id="361" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten1 (phireg) "/>
</bind>
</comp>

<comp id="363" class="1004" name="indvar_flatten1_phi_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="1"/>
<pin id="365" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="366" dir="0" index="2" bw="20" slack="0"/>
<pin id="367" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="368" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten1/2 "/>
</bind>
</comp>

<comp id="370" class="1005" name="indvar_flatten_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="16" slack="1"/>
<pin id="372" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="374" class="1004" name="indvar_flatten_phi_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="1"/>
<pin id="376" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="377" dir="0" index="2" bw="16" slack="0"/>
<pin id="378" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="379" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="381" class="1005" name="nm_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="7" slack="1"/>
<pin id="383" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="nm (phireg) "/>
</bind>
</comp>

<comp id="385" class="1004" name="nm_phi_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="1"/>
<pin id="387" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="388" dir="0" index="2" bw="7" slack="0"/>
<pin id="389" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="390" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nm/2 "/>
</bind>
</comp>

<comp id="392" class="1005" name="sf_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="9" slack="1"/>
<pin id="394" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sf (phireg) "/>
</bind>
</comp>

<comp id="396" class="1004" name="sf_phi_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="1"/>
<pin id="398" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="399" dir="0" index="2" bw="9" slack="0"/>
<pin id="400" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="401" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sf/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="grp_store_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="8" slack="0"/>
<pin id="406" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_14/1 StgValue_138/5 "/>
</bind>
</comp>

<comp id="408" class="1004" name="grp_store_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="0" index="1" bw="8" slack="0"/>
<pin id="411" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_15/1 StgValue_139/5 "/>
</bind>
</comp>

<comp id="413" class="1004" name="grp_store_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="0"/>
<pin id="415" dir="0" index="1" bw="8" slack="0"/>
<pin id="416" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_16/1 StgValue_140/5 "/>
</bind>
</comp>

<comp id="418" class="1004" name="grp_store_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="8" slack="0"/>
<pin id="421" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_17/1 StgValue_141/5 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="7" slack="0"/>
<pin id="425" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="tmp_6_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="14" slack="0"/>
<pin id="429" dir="0" index="1" bw="6" slack="0"/>
<pin id="430" dir="0" index="2" bw="1" slack="0"/>
<pin id="431" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="exitcond_flatten1_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="20" slack="0"/>
<pin id="437" dir="0" index="1" bw="20" slack="0"/>
<pin id="438" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten1/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="indvar_flatten_next1_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="0" index="1" bw="20" slack="0"/>
<pin id="444" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next1/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="exitcond_flatten_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="16" slack="0"/>
<pin id="449" dir="0" index="1" bw="16" slack="0"/>
<pin id="450" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="nm_mid_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="0"/>
<pin id="455" dir="0" index="1" bw="7" slack="0"/>
<pin id="456" dir="0" index="2" bw="7" slack="0"/>
<pin id="457" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_mid/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="tmp_6_mid_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="0"/>
<pin id="463" dir="0" index="1" bw="14" slack="0"/>
<pin id="464" dir="0" index="2" bw="14" slack="0"/>
<pin id="465" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_6_mid/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="nm_t_mid_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="0"/>
<pin id="471" dir="0" index="1" bw="6" slack="0"/>
<pin id="472" dir="0" index="2" bw="6" slack="0"/>
<pin id="473" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_t_mid/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="not_exitcond_flatten_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="0"/>
<pin id="479" dir="0" index="1" bw="1" slack="0"/>
<pin id="480" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="483" class="1004" name="tmp_4_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="9" slack="0"/>
<pin id="485" dir="0" index="1" bw="9" slack="0"/>
<pin id="486" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="489" class="1004" name="tmp_8_mid_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="0"/>
<pin id="491" dir="0" index="1" bw="1" slack="0"/>
<pin id="492" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_8_mid/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="nm_1_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="0"/>
<pin id="497" dir="0" index="1" bw="7" slack="0"/>
<pin id="498" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="nm_1/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="tmp_2_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="0"/>
<pin id="503" dir="0" index="1" bw="1" slack="0"/>
<pin id="504" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="507" class="1004" name="sf_mid2_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="0"/>
<pin id="509" dir="0" index="1" bw="9" slack="0"/>
<pin id="510" dir="0" index="2" bw="9" slack="0"/>
<pin id="511" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sf_mid2/2 "/>
</bind>
</comp>

<comp id="515" class="1004" name="tmp_8_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="7" slack="0"/>
<pin id="517" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="519" class="1004" name="tmp_6_mid1_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="14" slack="0"/>
<pin id="521" dir="0" index="1" bw="6" slack="0"/>
<pin id="522" dir="0" index="2" bw="1" slack="0"/>
<pin id="523" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6_mid1/2 "/>
</bind>
</comp>

<comp id="527" class="1004" name="tmp_6_mid2_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="0"/>
<pin id="529" dir="0" index="1" bw="14" slack="0"/>
<pin id="530" dir="0" index="2" bw="14" slack="0"/>
<pin id="531" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_6_mid2/2 "/>
</bind>
</comp>

<comp id="535" class="1004" name="nm_t_mid2_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="0"/>
<pin id="537" dir="0" index="1" bw="6" slack="0"/>
<pin id="538" dir="0" index="2" bw="6" slack="0"/>
<pin id="539" dir="1" index="3" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_t_mid2/2 "/>
</bind>
</comp>

<comp id="543" class="1004" name="nm_mid2_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="0"/>
<pin id="545" dir="0" index="1" bw="7" slack="0"/>
<pin id="546" dir="0" index="2" bw="7" slack="0"/>
<pin id="547" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_mid2/2 "/>
</bind>
</comp>

<comp id="551" class="1004" name="sf_cast1_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="9" slack="0"/>
<pin id="553" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sf_cast1/2 "/>
</bind>
</comp>

<comp id="555" class="1004" name="tmp_9_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="9" slack="0"/>
<pin id="557" dir="0" index="1" bw="14" slack="0"/>
<pin id="558" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="561" class="1004" name="tmp_1_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="9" slack="0"/>
<pin id="563" dir="0" index="1" bw="9" slack="0"/>
<pin id="564" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="567" class="1004" name="sf_1_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="9" slack="0"/>
<pin id="569" dir="0" index="1" bw="1" slack="0"/>
<pin id="570" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sf_1/2 "/>
</bind>
</comp>

<comp id="573" class="1004" name="indvar_flatten_op_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="16" slack="0"/>
<pin id="575" dir="0" index="1" bw="1" slack="0"/>
<pin id="576" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_op/2 "/>
</bind>
</comp>

<comp id="579" class="1004" name="indvar_flatten_next_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="0"/>
<pin id="581" dir="0" index="1" bw="16" slack="0"/>
<pin id="582" dir="0" index="2" bw="16" slack="0"/>
<pin id="583" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="587" class="1004" name="tmp_s_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="14" slack="1"/>
<pin id="589" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="594" class="1004" name="p_08_cast_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="8" slack="0"/>
<pin id="596" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_08_cast/4 "/>
</bind>
</comp>

<comp id="598" class="1004" name="p_0132_cast_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="7" slack="0"/>
<pin id="600" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_cast/4 "/>
</bind>
</comp>

<comp id="602" class="1004" name="p_Val2_s_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="7" slack="0"/>
<pin id="604" dir="0" index="1" bw="8" slack="0"/>
<pin id="605" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_s/4 "/>
</bind>
</comp>

<comp id="608" class="1004" name="tmp_16_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="0"/>
<pin id="610" dir="0" index="1" bw="15" slack="0"/>
<pin id="611" dir="0" index="2" bw="5" slack="0"/>
<pin id="612" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_16/4 "/>
</bind>
</comp>

<comp id="616" class="1004" name="tmp_5_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="8" slack="0"/>
<pin id="618" dir="0" index="1" bw="15" slack="0"/>
<pin id="619" dir="0" index="2" bw="4" slack="0"/>
<pin id="620" dir="0" index="3" bw="5" slack="0"/>
<pin id="621" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="626" class="1004" name="tmp_21_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="1" slack="0"/>
<pin id="628" dir="0" index="1" bw="15" slack="0"/>
<pin id="629" dir="0" index="2" bw="4" slack="0"/>
<pin id="630" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_21/4 "/>
</bind>
</comp>

<comp id="634" class="1004" name="tmp_26_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="15" slack="0"/>
<pin id="636" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_26/4 "/>
</bind>
</comp>

<comp id="638" class="1004" name="tmp_7_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="0"/>
<pin id="640" dir="0" index="1" bw="1" slack="0"/>
<pin id="641" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="644" class="1004" name="tmp_10_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="5" slack="0"/>
<pin id="646" dir="0" index="1" bw="15" slack="0"/>
<pin id="647" dir="0" index="2" bw="1" slack="0"/>
<pin id="648" dir="0" index="3" bw="4" slack="0"/>
<pin id="649" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="654" class="1004" name="tmp_11_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="6" slack="0"/>
<pin id="656" dir="0" index="1" bw="5" slack="0"/>
<pin id="657" dir="0" index="2" bw="1" slack="0"/>
<pin id="658" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/4 "/>
</bind>
</comp>

<comp id="662" class="1004" name="tmp_12_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="6" slack="0"/>
<pin id="664" dir="0" index="1" bw="6" slack="0"/>
<pin id="665" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_12/4 "/>
</bind>
</comp>

<comp id="668" class="1004" name="p_0132_1_cast_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="7" slack="0"/>
<pin id="670" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_1_cast/4 "/>
</bind>
</comp>

<comp id="672" class="1004" name="p_Val2_s_58_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="7" slack="0"/>
<pin id="674" dir="0" index="1" bw="8" slack="0"/>
<pin id="675" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_s_58/4 "/>
</bind>
</comp>

<comp id="678" class="1004" name="tmp_34_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="1" slack="0"/>
<pin id="680" dir="0" index="1" bw="15" slack="0"/>
<pin id="681" dir="0" index="2" bw="5" slack="0"/>
<pin id="682" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_34/4 "/>
</bind>
</comp>

<comp id="686" class="1004" name="tmp_14_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="8" slack="0"/>
<pin id="688" dir="0" index="1" bw="15" slack="0"/>
<pin id="689" dir="0" index="2" bw="4" slack="0"/>
<pin id="690" dir="0" index="3" bw="5" slack="0"/>
<pin id="691" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/4 "/>
</bind>
</comp>

<comp id="696" class="1004" name="tmp_35_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="1" slack="0"/>
<pin id="698" dir="0" index="1" bw="15" slack="0"/>
<pin id="699" dir="0" index="2" bw="4" slack="0"/>
<pin id="700" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_35/4 "/>
</bind>
</comp>

<comp id="704" class="1004" name="tmp_36_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="15" slack="0"/>
<pin id="706" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_36/4 "/>
</bind>
</comp>

<comp id="708" class="1004" name="tmp_15_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="1" slack="0"/>
<pin id="710" dir="0" index="1" bw="1" slack="0"/>
<pin id="711" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_15/4 "/>
</bind>
</comp>

<comp id="714" class="1004" name="tmp_17_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="5" slack="0"/>
<pin id="716" dir="0" index="1" bw="15" slack="0"/>
<pin id="717" dir="0" index="2" bw="1" slack="0"/>
<pin id="718" dir="0" index="3" bw="4" slack="0"/>
<pin id="719" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/4 "/>
</bind>
</comp>

<comp id="724" class="1004" name="tmp_18_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="6" slack="0"/>
<pin id="726" dir="0" index="1" bw="5" slack="0"/>
<pin id="727" dir="0" index="2" bw="1" slack="0"/>
<pin id="728" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_18/4 "/>
</bind>
</comp>

<comp id="732" class="1004" name="tmp_19_1_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="6" slack="0"/>
<pin id="734" dir="0" index="1" bw="6" slack="0"/>
<pin id="735" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_19_1/4 "/>
</bind>
</comp>

<comp id="738" class="1004" name="p_0132_2_cast_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="7" slack="0"/>
<pin id="740" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_2_cast/4 "/>
</bind>
</comp>

<comp id="742" class="1004" name="p_Val2_3_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="7" slack="0"/>
<pin id="744" dir="0" index="1" bw="8" slack="0"/>
<pin id="745" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_3/4 "/>
</bind>
</comp>

<comp id="748" class="1004" name="tmp_37_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="1" slack="0"/>
<pin id="750" dir="0" index="1" bw="15" slack="0"/>
<pin id="751" dir="0" index="2" bw="5" slack="0"/>
<pin id="752" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_37/4 "/>
</bind>
</comp>

<comp id="756" class="1004" name="tmp_19_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="8" slack="0"/>
<pin id="758" dir="0" index="1" bw="15" slack="0"/>
<pin id="759" dir="0" index="2" bw="4" slack="0"/>
<pin id="760" dir="0" index="3" bw="5" slack="0"/>
<pin id="761" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19/4 "/>
</bind>
</comp>

<comp id="766" class="1004" name="tmp_38_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="1" slack="0"/>
<pin id="768" dir="0" index="1" bw="15" slack="0"/>
<pin id="769" dir="0" index="2" bw="4" slack="0"/>
<pin id="770" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_38/4 "/>
</bind>
</comp>

<comp id="774" class="1004" name="tmp_39_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="15" slack="0"/>
<pin id="776" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_39/4 "/>
</bind>
</comp>

<comp id="778" class="1004" name="tmp_20_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="1" slack="0"/>
<pin id="780" dir="0" index="1" bw="1" slack="0"/>
<pin id="781" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_20/4 "/>
</bind>
</comp>

<comp id="784" class="1004" name="tmp_22_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="5" slack="0"/>
<pin id="786" dir="0" index="1" bw="15" slack="0"/>
<pin id="787" dir="0" index="2" bw="1" slack="0"/>
<pin id="788" dir="0" index="3" bw="4" slack="0"/>
<pin id="789" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_22/4 "/>
</bind>
</comp>

<comp id="794" class="1004" name="tmp_23_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="6" slack="0"/>
<pin id="796" dir="0" index="1" bw="5" slack="0"/>
<pin id="797" dir="0" index="2" bw="1" slack="0"/>
<pin id="798" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_23/4 "/>
</bind>
</comp>

<comp id="802" class="1004" name="tmp_19_2_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="6" slack="0"/>
<pin id="804" dir="0" index="1" bw="6" slack="0"/>
<pin id="805" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_19_2/4 "/>
</bind>
</comp>

<comp id="808" class="1004" name="p_0132_3_cast_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="7" slack="0"/>
<pin id="810" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_3_cast/4 "/>
</bind>
</comp>

<comp id="812" class="1004" name="p_Val2_4_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="7" slack="0"/>
<pin id="814" dir="0" index="1" bw="8" slack="0"/>
<pin id="815" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_4/4 "/>
</bind>
</comp>

<comp id="818" class="1004" name="tmp_40_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="1" slack="0"/>
<pin id="820" dir="0" index="1" bw="15" slack="0"/>
<pin id="821" dir="0" index="2" bw="5" slack="0"/>
<pin id="822" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_40/4 "/>
</bind>
</comp>

<comp id="826" class="1004" name="tmp_24_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="8" slack="0"/>
<pin id="828" dir="0" index="1" bw="15" slack="0"/>
<pin id="829" dir="0" index="2" bw="4" slack="0"/>
<pin id="830" dir="0" index="3" bw="5" slack="0"/>
<pin id="831" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_24/4 "/>
</bind>
</comp>

<comp id="836" class="1004" name="tmp_41_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="1" slack="0"/>
<pin id="838" dir="0" index="1" bw="15" slack="0"/>
<pin id="839" dir="0" index="2" bw="4" slack="0"/>
<pin id="840" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_41/4 "/>
</bind>
</comp>

<comp id="844" class="1004" name="tmp_42_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="15" slack="0"/>
<pin id="846" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_42/4 "/>
</bind>
</comp>

<comp id="848" class="1004" name="tmp_25_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="1" slack="0"/>
<pin id="850" dir="0" index="1" bw="1" slack="0"/>
<pin id="851" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_25/4 "/>
</bind>
</comp>

<comp id="854" class="1004" name="tmp_27_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="5" slack="0"/>
<pin id="856" dir="0" index="1" bw="15" slack="0"/>
<pin id="857" dir="0" index="2" bw="1" slack="0"/>
<pin id="858" dir="0" index="3" bw="4" slack="0"/>
<pin id="859" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_27/4 "/>
</bind>
</comp>

<comp id="864" class="1004" name="tmp_28_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="6" slack="0"/>
<pin id="866" dir="0" index="1" bw="5" slack="0"/>
<pin id="867" dir="0" index="2" bw="1" slack="0"/>
<pin id="868" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_28/4 "/>
</bind>
</comp>

<comp id="872" class="1004" name="tmp_19_3_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="6" slack="0"/>
<pin id="874" dir="0" index="1" bw="6" slack="0"/>
<pin id="875" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_19_3/4 "/>
</bind>
</comp>

<comp id="878" class="1004" name="macRegisters_0_V_1_s_load_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="8" slack="4"/>
<pin id="880" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_0_V_1_s/5 "/>
</bind>
</comp>

<comp id="881" class="1004" name="macRegisters_1_V_1_s_load_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="8" slack="4"/>
<pin id="883" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_1_V_1_s/5 "/>
</bind>
</comp>

<comp id="884" class="1004" name="macRegisters_2_V_1_s_load_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="8" slack="4"/>
<pin id="886" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_2_V_1_s/5 "/>
</bind>
</comp>

<comp id="887" class="1004" name="macRegisters_3_V_1_s_load_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="8" slack="4"/>
<pin id="889" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_3_V_1_s/5 "/>
</bind>
</comp>

<comp id="890" class="1004" name="qb_assign_1_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="1" slack="1"/>
<pin id="892" dir="0" index="1" bw="1" slack="1"/>
<pin id="893" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_1/5 "/>
</bind>
</comp>

<comp id="894" class="1004" name="tmp_13_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="1" slack="0"/>
<pin id="896" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13/5 "/>
</bind>
</comp>

<comp id="898" class="1004" name="tmp1_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="1" slack="0"/>
<pin id="900" dir="0" index="1" bw="8" slack="0"/>
<pin id="901" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/5 "/>
</bind>
</comp>

<comp id="904" class="1004" name="macRegisters_0_V_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="8" slack="1"/>
<pin id="906" dir="0" index="1" bw="8" slack="0"/>
<pin id="907" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_0_V/5 "/>
</bind>
</comp>

<comp id="909" class="1004" name="qb_assign_1_1_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="1" slack="1"/>
<pin id="911" dir="0" index="1" bw="1" slack="1"/>
<pin id="912" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_1_1/5 "/>
</bind>
</comp>

<comp id="913" class="1004" name="tmp_20_1_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="1" slack="0"/>
<pin id="915" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20_1/5 "/>
</bind>
</comp>

<comp id="917" class="1004" name="tmp2_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="1" slack="0"/>
<pin id="919" dir="0" index="1" bw="8" slack="0"/>
<pin id="920" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/5 "/>
</bind>
</comp>

<comp id="923" class="1004" name="macRegisters_1_V_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="8" slack="1"/>
<pin id="925" dir="0" index="1" bw="8" slack="0"/>
<pin id="926" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_1_V/5 "/>
</bind>
</comp>

<comp id="928" class="1004" name="qb_assign_1_2_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="1" slack="1"/>
<pin id="930" dir="0" index="1" bw="1" slack="1"/>
<pin id="931" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_1_2/5 "/>
</bind>
</comp>

<comp id="932" class="1004" name="tmp_20_2_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="1" slack="0"/>
<pin id="934" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20_2/5 "/>
</bind>
</comp>

<comp id="936" class="1004" name="tmp3_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="1" slack="0"/>
<pin id="938" dir="0" index="1" bw="8" slack="0"/>
<pin id="939" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/5 "/>
</bind>
</comp>

<comp id="942" class="1004" name="macRegisters_2_V_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="8" slack="1"/>
<pin id="944" dir="0" index="1" bw="8" slack="0"/>
<pin id="945" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_2_V/5 "/>
</bind>
</comp>

<comp id="947" class="1004" name="qb_assign_1_3_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="1" slack="1"/>
<pin id="949" dir="0" index="1" bw="1" slack="1"/>
<pin id="950" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_1_3/5 "/>
</bind>
</comp>

<comp id="951" class="1004" name="tmp_20_3_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="1" slack="0"/>
<pin id="953" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20_3/5 "/>
</bind>
</comp>

<comp id="955" class="1004" name="tmp4_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="1" slack="0"/>
<pin id="957" dir="0" index="1" bw="8" slack="0"/>
<pin id="958" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/5 "/>
</bind>
</comp>

<comp id="961" class="1004" name="macRegisters_3_V_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="8" slack="1"/>
<pin id="963" dir="0" index="1" bw="8" slack="0"/>
<pin id="964" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_3_V/5 "/>
</bind>
</comp>

<comp id="966" class="1004" name="StgValue_125_store_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="8" slack="0"/>
<pin id="968" dir="0" index="1" bw="8" slack="4"/>
<pin id="969" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_125/5 "/>
</bind>
</comp>

<comp id="971" class="1004" name="StgValue_126_store_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="8" slack="0"/>
<pin id="973" dir="0" index="1" bw="8" slack="4"/>
<pin id="974" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_126/5 "/>
</bind>
</comp>

<comp id="976" class="1004" name="StgValue_127_store_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="8" slack="0"/>
<pin id="978" dir="0" index="1" bw="8" slack="4"/>
<pin id="979" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_127/5 "/>
</bind>
</comp>

<comp id="981" class="1004" name="StgValue_128_store_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="8" slack="0"/>
<pin id="983" dir="0" index="1" bw="8" slack="4"/>
<pin id="984" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_128/5 "/>
</bind>
</comp>

<comp id="986" class="1004" name="tmp_29_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="8" slack="0"/>
<pin id="988" dir="0" index="1" bw="5" slack="0"/>
<pin id="989" dir="0" index="2" bw="6" slack="0"/>
<pin id="990" dir="0" index="3" bw="5" slack="0"/>
<pin id="991" dir="0" index="4" bw="3" slack="0"/>
<pin id="992" dir="0" index="5" bw="6" slack="0"/>
<pin id="993" dir="0" index="6" bw="6" slack="0"/>
<pin id="994" dir="0" index="7" bw="4" slack="0"/>
<pin id="995" dir="0" index="8" bw="5" slack="0"/>
<pin id="996" dir="0" index="9" bw="6" slack="0"/>
<pin id="997" dir="0" index="10" bw="5" slack="0"/>
<pin id="998" dir="0" index="11" bw="3" slack="0"/>
<pin id="999" dir="0" index="12" bw="1" slack="0"/>
<pin id="1000" dir="0" index="13" bw="3" slack="0"/>
<pin id="1001" dir="0" index="14" bw="5" slack="0"/>
<pin id="1002" dir="0" index="15" bw="6" slack="0"/>
<pin id="1003" dir="0" index="16" bw="6" slack="0"/>
<pin id="1004" dir="0" index="17" bw="4" slack="0"/>
<pin id="1005" dir="0" index="18" bw="6" slack="0"/>
<pin id="1006" dir="0" index="19" bw="4" slack="0"/>
<pin id="1007" dir="0" index="20" bw="3" slack="0"/>
<pin id="1008" dir="0" index="21" bw="6" slack="0"/>
<pin id="1009" dir="0" index="22" bw="4" slack="0"/>
<pin id="1010" dir="0" index="23" bw="5" slack="0"/>
<pin id="1011" dir="0" index="24" bw="4" slack="0"/>
<pin id="1012" dir="0" index="25" bw="6" slack="0"/>
<pin id="1013" dir="0" index="26" bw="4" slack="0"/>
<pin id="1014" dir="0" index="27" bw="4" slack="0"/>
<pin id="1015" dir="0" index="28" bw="6" slack="0"/>
<pin id="1016" dir="0" index="29" bw="5" slack="0"/>
<pin id="1017" dir="0" index="30" bw="7" slack="0"/>
<pin id="1018" dir="0" index="31" bw="4" slack="0"/>
<pin id="1019" dir="0" index="32" bw="3" slack="0"/>
<pin id="1020" dir="0" index="33" bw="6" slack="0"/>
<pin id="1021" dir="0" index="34" bw="6" slack="0"/>
<pin id="1022" dir="0" index="35" bw="5" slack="0"/>
<pin id="1023" dir="0" index="36" bw="7" slack="0"/>
<pin id="1024" dir="0" index="37" bw="6" slack="0"/>
<pin id="1025" dir="0" index="38" bw="3" slack="0"/>
<pin id="1026" dir="0" index="39" bw="3" slack="0"/>
<pin id="1027" dir="0" index="40" bw="4" slack="0"/>
<pin id="1028" dir="0" index="41" bw="2" slack="0"/>
<pin id="1029" dir="0" index="42" bw="6" slack="0"/>
<pin id="1030" dir="0" index="43" bw="6" slack="0"/>
<pin id="1031" dir="0" index="44" bw="6" slack="0"/>
<pin id="1032" dir="0" index="45" bw="4" slack="0"/>
<pin id="1033" dir="0" index="46" bw="6" slack="0"/>
<pin id="1034" dir="0" index="47" bw="5" slack="0"/>
<pin id="1035" dir="0" index="48" bw="3" slack="0"/>
<pin id="1036" dir="0" index="49" bw="5" slack="0"/>
<pin id="1037" dir="0" index="50" bw="7" slack="0"/>
<pin id="1038" dir="0" index="51" bw="5" slack="0"/>
<pin id="1039" dir="0" index="52" bw="5" slack="0"/>
<pin id="1040" dir="0" index="53" bw="1" slack="0"/>
<pin id="1041" dir="0" index="54" bw="6" slack="0"/>
<pin id="1042" dir="0" index="55" bw="3" slack="0"/>
<pin id="1043" dir="0" index="56" bw="6" slack="0"/>
<pin id="1044" dir="0" index="57" bw="5" slack="0"/>
<pin id="1045" dir="0" index="58" bw="6" slack="0"/>
<pin id="1046" dir="0" index="59" bw="5" slack="0"/>
<pin id="1047" dir="0" index="60" bw="4" slack="0"/>
<pin id="1048" dir="0" index="61" bw="5" slack="0"/>
<pin id="1049" dir="0" index="62" bw="5" slack="0"/>
<pin id="1050" dir="0" index="63" bw="6" slack="0"/>
<pin id="1051" dir="0" index="64" bw="6" slack="0"/>
<pin id="1052" dir="0" index="65" bw="6" slack="3"/>
<pin id="1053" dir="1" index="66" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_29/5 "/>
</bind>
</comp>

<comp id="1119" class="1004" name="p_Val2_7_fu_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="8" slack="0"/>
<pin id="1121" dir="0" index="1" bw="8" slack="0"/>
<pin id="1122" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_7/5 "/>
</bind>
</comp>

<comp id="1125" class="1004" name="tmp_30_fu_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="8" slack="0"/>
<pin id="1127" dir="0" index="1" bw="6" slack="0"/>
<pin id="1128" dir="0" index="2" bw="6" slack="0"/>
<pin id="1129" dir="0" index="3" bw="4" slack="0"/>
<pin id="1130" dir="0" index="4" bw="5" slack="0"/>
<pin id="1131" dir="0" index="5" bw="7" slack="0"/>
<pin id="1132" dir="0" index="6" bw="3" slack="0"/>
<pin id="1133" dir="0" index="7" bw="4" slack="0"/>
<pin id="1134" dir="0" index="8" bw="7" slack="0"/>
<pin id="1135" dir="0" index="9" bw="6" slack="0"/>
<pin id="1136" dir="0" index="10" bw="3" slack="0"/>
<pin id="1137" dir="0" index="11" bw="5" slack="0"/>
<pin id="1138" dir="0" index="12" bw="6" slack="0"/>
<pin id="1139" dir="0" index="13" bw="5" slack="0"/>
<pin id="1140" dir="0" index="14" bw="5" slack="0"/>
<pin id="1141" dir="0" index="15" bw="7" slack="0"/>
<pin id="1142" dir="0" index="16" bw="5" slack="0"/>
<pin id="1143" dir="0" index="17" bw="5" slack="0"/>
<pin id="1144" dir="0" index="18" bw="5" slack="0"/>
<pin id="1145" dir="0" index="19" bw="3" slack="0"/>
<pin id="1146" dir="0" index="20" bw="6" slack="0"/>
<pin id="1147" dir="0" index="21" bw="6" slack="0"/>
<pin id="1148" dir="0" index="22" bw="1" slack="0"/>
<pin id="1149" dir="0" index="23" bw="6" slack="0"/>
<pin id="1150" dir="0" index="24" bw="7" slack="0"/>
<pin id="1151" dir="0" index="25" bw="4" slack="0"/>
<pin id="1152" dir="0" index="26" bw="4" slack="0"/>
<pin id="1153" dir="0" index="27" bw="4" slack="0"/>
<pin id="1154" dir="0" index="28" bw="5" slack="0"/>
<pin id="1155" dir="0" index="29" bw="5" slack="0"/>
<pin id="1156" dir="0" index="30" bw="4" slack="0"/>
<pin id="1157" dir="0" index="31" bw="3" slack="0"/>
<pin id="1158" dir="0" index="32" bw="4" slack="0"/>
<pin id="1159" dir="0" index="33" bw="6" slack="0"/>
<pin id="1160" dir="0" index="34" bw="5" slack="0"/>
<pin id="1161" dir="0" index="35" bw="7" slack="0"/>
<pin id="1162" dir="0" index="36" bw="5" slack="0"/>
<pin id="1163" dir="0" index="37" bw="5" slack="0"/>
<pin id="1164" dir="0" index="38" bw="4" slack="0"/>
<pin id="1165" dir="0" index="39" bw="4" slack="0"/>
<pin id="1166" dir="0" index="40" bw="4" slack="0"/>
<pin id="1167" dir="0" index="41" bw="2" slack="0"/>
<pin id="1168" dir="0" index="42" bw="5" slack="0"/>
<pin id="1169" dir="0" index="43" bw="3" slack="0"/>
<pin id="1170" dir="0" index="44" bw="4" slack="0"/>
<pin id="1171" dir="0" index="45" bw="5" slack="0"/>
<pin id="1172" dir="0" index="46" bw="4" slack="0"/>
<pin id="1173" dir="0" index="47" bw="6" slack="0"/>
<pin id="1174" dir="0" index="48" bw="5" slack="0"/>
<pin id="1175" dir="0" index="49" bw="5" slack="0"/>
<pin id="1176" dir="0" index="50" bw="3" slack="0"/>
<pin id="1177" dir="0" index="51" bw="5" slack="0"/>
<pin id="1178" dir="0" index="52" bw="5" slack="0"/>
<pin id="1179" dir="0" index="53" bw="1" slack="0"/>
<pin id="1180" dir="0" index="54" bw="5" slack="0"/>
<pin id="1181" dir="0" index="55" bw="6" slack="0"/>
<pin id="1182" dir="0" index="56" bw="5" slack="0"/>
<pin id="1183" dir="0" index="57" bw="3" slack="0"/>
<pin id="1184" dir="0" index="58" bw="5" slack="0"/>
<pin id="1185" dir="0" index="59" bw="6" slack="0"/>
<pin id="1186" dir="0" index="60" bw="5" slack="0"/>
<pin id="1187" dir="0" index="61" bw="5" slack="0"/>
<pin id="1188" dir="0" index="62" bw="4" slack="0"/>
<pin id="1189" dir="0" index="63" bw="4" slack="0"/>
<pin id="1190" dir="0" index="64" bw="7" slack="0"/>
<pin id="1191" dir="0" index="65" bw="6" slack="3"/>
<pin id="1192" dir="1" index="66" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_30/5 "/>
</bind>
</comp>

<comp id="1258" class="1004" name="p_Val2_7_1_fu_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="8" slack="0"/>
<pin id="1260" dir="0" index="1" bw="8" slack="0"/>
<pin id="1261" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_7_1/5 "/>
</bind>
</comp>

<comp id="1264" class="1004" name="tmp_31_fu_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="8" slack="0"/>
<pin id="1266" dir="0" index="1" bw="5" slack="0"/>
<pin id="1267" dir="0" index="2" bw="1" slack="0"/>
<pin id="1268" dir="0" index="3" bw="6" slack="0"/>
<pin id="1269" dir="0" index="4" bw="4" slack="0"/>
<pin id="1270" dir="0" index="5" bw="4" slack="0"/>
<pin id="1271" dir="0" index="6" bw="6" slack="0"/>
<pin id="1272" dir="0" index="7" bw="1" slack="0"/>
<pin id="1273" dir="0" index="8" bw="5" slack="0"/>
<pin id="1274" dir="0" index="9" bw="3" slack="0"/>
<pin id="1275" dir="0" index="10" bw="5" slack="0"/>
<pin id="1276" dir="0" index="11" bw="4" slack="0"/>
<pin id="1277" dir="0" index="12" bw="6" slack="0"/>
<pin id="1278" dir="0" index="13" bw="6" slack="0"/>
<pin id="1279" dir="0" index="14" bw="7" slack="0"/>
<pin id="1280" dir="0" index="15" bw="5" slack="0"/>
<pin id="1281" dir="0" index="16" bw="1" slack="0"/>
<pin id="1282" dir="0" index="17" bw="4" slack="0"/>
<pin id="1283" dir="0" index="18" bw="7" slack="0"/>
<pin id="1284" dir="0" index="19" bw="5" slack="0"/>
<pin id="1285" dir="0" index="20" bw="4" slack="0"/>
<pin id="1286" dir="0" index="21" bw="4" slack="0"/>
<pin id="1287" dir="0" index="22" bw="5" slack="0"/>
<pin id="1288" dir="0" index="23" bw="5" slack="0"/>
<pin id="1289" dir="0" index="24" bw="1" slack="0"/>
<pin id="1290" dir="0" index="25" bw="5" slack="0"/>
<pin id="1291" dir="0" index="26" bw="6" slack="0"/>
<pin id="1292" dir="0" index="27" bw="5" slack="0"/>
<pin id="1293" dir="0" index="28" bw="6" slack="0"/>
<pin id="1294" dir="0" index="29" bw="7" slack="0"/>
<pin id="1295" dir="0" index="30" bw="1" slack="0"/>
<pin id="1296" dir="0" index="31" bw="6" slack="0"/>
<pin id="1297" dir="0" index="32" bw="7" slack="0"/>
<pin id="1298" dir="0" index="33" bw="6" slack="0"/>
<pin id="1299" dir="0" index="34" bw="6" slack="0"/>
<pin id="1300" dir="0" index="35" bw="2" slack="0"/>
<pin id="1301" dir="0" index="36" bw="5" slack="0"/>
<pin id="1302" dir="0" index="37" bw="1" slack="0"/>
<pin id="1303" dir="0" index="38" bw="6" slack="0"/>
<pin id="1304" dir="0" index="39" bw="3" slack="0"/>
<pin id="1305" dir="0" index="40" bw="6" slack="0"/>
<pin id="1306" dir="0" index="41" bw="5" slack="0"/>
<pin id="1307" dir="0" index="42" bw="4" slack="0"/>
<pin id="1308" dir="0" index="43" bw="7" slack="0"/>
<pin id="1309" dir="0" index="44" bw="7" slack="0"/>
<pin id="1310" dir="0" index="45" bw="6" slack="0"/>
<pin id="1311" dir="0" index="46" bw="7" slack="0"/>
<pin id="1312" dir="0" index="47" bw="7" slack="0"/>
<pin id="1313" dir="0" index="48" bw="3" slack="0"/>
<pin id="1314" dir="0" index="49" bw="5" slack="0"/>
<pin id="1315" dir="0" index="50" bw="5" slack="0"/>
<pin id="1316" dir="0" index="51" bw="4" slack="0"/>
<pin id="1317" dir="0" index="52" bw="6" slack="0"/>
<pin id="1318" dir="0" index="53" bw="5" slack="0"/>
<pin id="1319" dir="0" index="54" bw="5" slack="0"/>
<pin id="1320" dir="0" index="55" bw="5" slack="0"/>
<pin id="1321" dir="0" index="56" bw="6" slack="0"/>
<pin id="1322" dir="0" index="57" bw="7" slack="0"/>
<pin id="1323" dir="0" index="58" bw="4" slack="0"/>
<pin id="1324" dir="0" index="59" bw="4" slack="0"/>
<pin id="1325" dir="0" index="60" bw="7" slack="0"/>
<pin id="1326" dir="0" index="61" bw="3" slack="0"/>
<pin id="1327" dir="0" index="62" bw="5" slack="0"/>
<pin id="1328" dir="0" index="63" bw="6" slack="0"/>
<pin id="1329" dir="0" index="64" bw="5" slack="0"/>
<pin id="1330" dir="0" index="65" bw="6" slack="3"/>
<pin id="1331" dir="1" index="66" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_31/5 "/>
</bind>
</comp>

<comp id="1397" class="1004" name="p_Val2_7_2_fu_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="8" slack="0"/>
<pin id="1399" dir="0" index="1" bw="8" slack="0"/>
<pin id="1400" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_7_2/5 "/>
</bind>
</comp>

<comp id="1403" class="1004" name="tmp_32_fu_1403">
<pin_list>
<pin id="1404" dir="0" index="0" bw="8" slack="0"/>
<pin id="1405" dir="0" index="1" bw="5" slack="0"/>
<pin id="1406" dir="0" index="2" bw="7" slack="0"/>
<pin id="1407" dir="0" index="3" bw="5" slack="0"/>
<pin id="1408" dir="0" index="4" bw="7" slack="0"/>
<pin id="1409" dir="0" index="5" bw="2" slack="0"/>
<pin id="1410" dir="0" index="6" bw="2" slack="0"/>
<pin id="1411" dir="0" index="7" bw="5" slack="0"/>
<pin id="1412" dir="0" index="8" bw="5" slack="0"/>
<pin id="1413" dir="0" index="9" bw="4" slack="0"/>
<pin id="1414" dir="0" index="10" bw="4" slack="0"/>
<pin id="1415" dir="0" index="11" bw="6" slack="0"/>
<pin id="1416" dir="0" index="12" bw="5" slack="0"/>
<pin id="1417" dir="0" index="13" bw="1" slack="0"/>
<pin id="1418" dir="0" index="14" bw="1" slack="0"/>
<pin id="1419" dir="0" index="15" bw="6" slack="0"/>
<pin id="1420" dir="0" index="16" bw="5" slack="0"/>
<pin id="1421" dir="0" index="17" bw="6" slack="0"/>
<pin id="1422" dir="0" index="18" bw="4" slack="0"/>
<pin id="1423" dir="0" index="19" bw="4" slack="0"/>
<pin id="1424" dir="0" index="20" bw="5" slack="0"/>
<pin id="1425" dir="0" index="21" bw="4" slack="0"/>
<pin id="1426" dir="0" index="22" bw="7" slack="0"/>
<pin id="1427" dir="0" index="23" bw="4" slack="0"/>
<pin id="1428" dir="0" index="24" bw="4" slack="0"/>
<pin id="1429" dir="0" index="25" bw="4" slack="0"/>
<pin id="1430" dir="0" index="26" bw="5" slack="0"/>
<pin id="1431" dir="0" index="27" bw="3" slack="0"/>
<pin id="1432" dir="0" index="28" bw="6" slack="0"/>
<pin id="1433" dir="0" index="29" bw="4" slack="0"/>
<pin id="1434" dir="0" index="30" bw="6" slack="0"/>
<pin id="1435" dir="0" index="31" bw="5" slack="0"/>
<pin id="1436" dir="0" index="32" bw="6" slack="0"/>
<pin id="1437" dir="0" index="33" bw="4" slack="0"/>
<pin id="1438" dir="0" index="34" bw="6" slack="0"/>
<pin id="1439" dir="0" index="35" bw="4" slack="0"/>
<pin id="1440" dir="0" index="36" bw="5" slack="0"/>
<pin id="1441" dir="0" index="37" bw="1" slack="0"/>
<pin id="1442" dir="0" index="38" bw="5" slack="0"/>
<pin id="1443" dir="0" index="39" bw="3" slack="0"/>
<pin id="1444" dir="0" index="40" bw="6" slack="0"/>
<pin id="1445" dir="0" index="41" bw="5" slack="0"/>
<pin id="1446" dir="0" index="42" bw="6" slack="0"/>
<pin id="1447" dir="0" index="43" bw="5" slack="0"/>
<pin id="1448" dir="0" index="44" bw="6" slack="0"/>
<pin id="1449" dir="0" index="45" bw="5" slack="0"/>
<pin id="1450" dir="0" index="46" bw="6" slack="0"/>
<pin id="1451" dir="0" index="47" bw="6" slack="0"/>
<pin id="1452" dir="0" index="48" bw="6" slack="0"/>
<pin id="1453" dir="0" index="49" bw="3" slack="0"/>
<pin id="1454" dir="0" index="50" bw="6" slack="0"/>
<pin id="1455" dir="0" index="51" bw="7" slack="0"/>
<pin id="1456" dir="0" index="52" bw="4" slack="0"/>
<pin id="1457" dir="0" index="53" bw="4" slack="0"/>
<pin id="1458" dir="0" index="54" bw="6" slack="0"/>
<pin id="1459" dir="0" index="55" bw="6" slack="0"/>
<pin id="1460" dir="0" index="56" bw="5" slack="0"/>
<pin id="1461" dir="0" index="57" bw="5" slack="0"/>
<pin id="1462" dir="0" index="58" bw="1" slack="0"/>
<pin id="1463" dir="0" index="59" bw="6" slack="0"/>
<pin id="1464" dir="0" index="60" bw="6" slack="0"/>
<pin id="1465" dir="0" index="61" bw="1" slack="0"/>
<pin id="1466" dir="0" index="62" bw="5" slack="0"/>
<pin id="1467" dir="0" index="63" bw="6" slack="0"/>
<pin id="1468" dir="0" index="64" bw="7" slack="0"/>
<pin id="1469" dir="0" index="65" bw="6" slack="3"/>
<pin id="1470" dir="1" index="66" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_32/5 "/>
</bind>
</comp>

<comp id="1536" class="1004" name="p_Val2_7_3_fu_1536">
<pin_list>
<pin id="1537" dir="0" index="0" bw="8" slack="0"/>
<pin id="1538" dir="0" index="1" bw="8" slack="0"/>
<pin id="1539" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_7_3/5 "/>
</bind>
</comp>

<comp id="1542" class="1004" name="tmp_V_8_fu_1542">
<pin_list>
<pin id="1543" dir="0" index="0" bw="32" slack="0"/>
<pin id="1544" dir="0" index="1" bw="8" slack="1"/>
<pin id="1545" dir="0" index="2" bw="8" slack="1"/>
<pin id="1546" dir="0" index="3" bw="8" slack="1"/>
<pin id="1547" dir="0" index="4" bw="8" slack="1"/>
<pin id="1548" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_V_8/6 "/>
</bind>
</comp>

<comp id="1551" class="1005" name="macRegisters_0_V_1_reg_1551">
<pin_list>
<pin id="1552" dir="0" index="0" bw="8" slack="0"/>
<pin id="1553" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_0_V_1 "/>
</bind>
</comp>

<comp id="1558" class="1005" name="macRegisters_1_V_1_reg_1558">
<pin_list>
<pin id="1559" dir="0" index="0" bw="8" slack="0"/>
<pin id="1560" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_1_V_1 "/>
</bind>
</comp>

<comp id="1565" class="1005" name="macRegisters_2_V_1_reg_1565">
<pin_list>
<pin id="1566" dir="0" index="0" bw="8" slack="0"/>
<pin id="1567" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_2_V_1 "/>
</bind>
</comp>

<comp id="1572" class="1005" name="macRegisters_3_V_1_reg_1572">
<pin_list>
<pin id="1573" dir="0" index="0" bw="8" slack="0"/>
<pin id="1574" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_3_V_1 "/>
</bind>
</comp>

<comp id="1579" class="1005" name="exitcond_flatten1_reg_1579">
<pin_list>
<pin id="1580" dir="0" index="0" bw="1" slack="1"/>
<pin id="1581" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten1 "/>
</bind>
</comp>

<comp id="1583" class="1005" name="indvar_flatten_next1_reg_1583">
<pin_list>
<pin id="1584" dir="0" index="0" bw="20" slack="0"/>
<pin id="1585" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next1 "/>
</bind>
</comp>

<comp id="1588" class="1005" name="nm_t_mid2_reg_1588">
<pin_list>
<pin id="1589" dir="0" index="0" bw="6" slack="3"/>
<pin id="1590" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="nm_t_mid2 "/>
</bind>
</comp>

<comp id="1596" class="1005" name="nm_mid2_reg_1596">
<pin_list>
<pin id="1597" dir="0" index="0" bw="7" slack="0"/>
<pin id="1598" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="nm_mid2 "/>
</bind>
</comp>

<comp id="1601" class="1005" name="tmp_9_reg_1601">
<pin_list>
<pin id="1602" dir="0" index="0" bw="14" slack="1"/>
<pin id="1603" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="1606" class="1005" name="tmp_1_reg_1606">
<pin_list>
<pin id="1607" dir="0" index="0" bw="1" slack="3"/>
<pin id="1608" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1610" class="1005" name="sf_1_reg_1610">
<pin_list>
<pin id="1611" dir="0" index="0" bw="9" slack="0"/>
<pin id="1612" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="sf_1 "/>
</bind>
</comp>

<comp id="1615" class="1005" name="indvar_flatten_next_reg_1615">
<pin_list>
<pin id="1616" dir="0" index="0" bw="16" slack="0"/>
<pin id="1617" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="1620" class="1005" name="weights23_m_weights_4_reg_1620">
<pin_list>
<pin id="1621" dir="0" index="0" bw="14" slack="1"/>
<pin id="1622" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="weights23_m_weights_4 "/>
</bind>
</comp>

<comp id="1625" class="1005" name="weights23_m_weights_6_reg_1625">
<pin_list>
<pin id="1626" dir="0" index="0" bw="14" slack="1"/>
<pin id="1627" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="weights23_m_weights_6 "/>
</bind>
</comp>

<comp id="1630" class="1005" name="weights23_m_weights_8_reg_1630">
<pin_list>
<pin id="1631" dir="0" index="0" bw="14" slack="1"/>
<pin id="1632" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="weights23_m_weights_8 "/>
</bind>
</comp>

<comp id="1635" class="1005" name="weights23_m_weights_10_reg_1635">
<pin_list>
<pin id="1636" dir="0" index="0" bw="14" slack="1"/>
<pin id="1637" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="weights23_m_weights_10 "/>
</bind>
</comp>

<comp id="1640" class="1005" name="tmp_5_reg_1640">
<pin_list>
<pin id="1641" dir="0" index="0" bw="8" slack="1"/>
<pin id="1642" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1645" class="1005" name="tmp_21_reg_1645">
<pin_list>
<pin id="1646" dir="0" index="0" bw="1" slack="1"/>
<pin id="1647" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="1650" class="1005" name="tmp_12_reg_1650">
<pin_list>
<pin id="1651" dir="0" index="0" bw="1" slack="1"/>
<pin id="1652" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="1655" class="1005" name="tmp_14_reg_1655">
<pin_list>
<pin id="1656" dir="0" index="0" bw="8" slack="1"/>
<pin id="1657" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="1660" class="1005" name="tmp_35_reg_1660">
<pin_list>
<pin id="1661" dir="0" index="0" bw="1" slack="1"/>
<pin id="1662" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_35 "/>
</bind>
</comp>

<comp id="1665" class="1005" name="tmp_19_1_reg_1665">
<pin_list>
<pin id="1666" dir="0" index="0" bw="1" slack="1"/>
<pin id="1667" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19_1 "/>
</bind>
</comp>

<comp id="1670" class="1005" name="tmp_19_reg_1670">
<pin_list>
<pin id="1671" dir="0" index="0" bw="8" slack="1"/>
<pin id="1672" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="1675" class="1005" name="tmp_38_reg_1675">
<pin_list>
<pin id="1676" dir="0" index="0" bw="1" slack="1"/>
<pin id="1677" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_38 "/>
</bind>
</comp>

<comp id="1680" class="1005" name="tmp_19_2_reg_1680">
<pin_list>
<pin id="1681" dir="0" index="0" bw="1" slack="1"/>
<pin id="1682" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19_2 "/>
</bind>
</comp>

<comp id="1685" class="1005" name="tmp_24_reg_1685">
<pin_list>
<pin id="1686" dir="0" index="0" bw="8" slack="1"/>
<pin id="1687" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="1690" class="1005" name="tmp_41_reg_1690">
<pin_list>
<pin id="1691" dir="0" index="0" bw="1" slack="1"/>
<pin id="1692" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_41 "/>
</bind>
</comp>

<comp id="1695" class="1005" name="tmp_19_3_reg_1695">
<pin_list>
<pin id="1696" dir="0" index="0" bw="1" slack="1"/>
<pin id="1697" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19_3 "/>
</bind>
</comp>

<comp id="1700" class="1005" name="p_Val2_7_reg_1700">
<pin_list>
<pin id="1701" dir="0" index="0" bw="8" slack="1"/>
<pin id="1702" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_7 "/>
</bind>
</comp>

<comp id="1705" class="1005" name="p_Val2_7_1_reg_1705">
<pin_list>
<pin id="1706" dir="0" index="0" bw="8" slack="1"/>
<pin id="1707" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_7_1 "/>
</bind>
</comp>

<comp id="1710" class="1005" name="p_Val2_7_2_reg_1710">
<pin_list>
<pin id="1711" dir="0" index="0" bw="8" slack="1"/>
<pin id="1712" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_7_2 "/>
</bind>
</comp>

<comp id="1715" class="1005" name="p_Val2_7_3_reg_1715">
<pin_list>
<pin id="1716" dir="0" index="0" bw="8" slack="1"/>
<pin id="1717" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_7_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="281"><net_src comp="12" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="12" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="12" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="12" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="298"><net_src comp="84" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="0" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="305"><net_src comp="274" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="2" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="312"><net_src comp="4" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="82" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="319"><net_src comp="307" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="325"><net_src comp="6" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="82" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="332"><net_src comp="320" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="338"><net_src comp="8" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="82" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="345"><net_src comp="333" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="351"><net_src comp="10" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="82" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="358"><net_src comp="346" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="362"><net_src comp="50" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="369"><net_src comp="359" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="373"><net_src comp="52" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="380"><net_src comp="370" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="384"><net_src comp="54" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="391"><net_src comp="381" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="395"><net_src comp="56" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="402"><net_src comp="392" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="407"><net_src comp="48" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="412"><net_src comp="48" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="417"><net_src comp="48" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="422"><net_src comp="48" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="426"><net_src comp="385" pin="4"/><net_sink comp="423" pin=0"/></net>

<net id="432"><net_src comp="58" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="423" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="434"><net_src comp="48" pin="0"/><net_sink comp="427" pin=2"/></net>

<net id="439"><net_src comp="363" pin="4"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="60" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="445"><net_src comp="62" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="363" pin="4"/><net_sink comp="441" pin=1"/></net>

<net id="451"><net_src comp="374" pin="4"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="64" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="458"><net_src comp="447" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="54" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="460"><net_src comp="385" pin="4"/><net_sink comp="453" pin=2"/></net>

<net id="466"><net_src comp="447" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="467"><net_src comp="66" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="468"><net_src comp="427" pin="3"/><net_sink comp="461" pin=2"/></net>

<net id="474"><net_src comp="447" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="475"><net_src comp="68" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="476"><net_src comp="423" pin="1"/><net_sink comp="469" pin=2"/></net>

<net id="481"><net_src comp="447" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="70" pin="0"/><net_sink comp="477" pin=1"/></net>

<net id="487"><net_src comp="396" pin="4"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="72" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="493"><net_src comp="483" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="477" pin="2"/><net_sink comp="489" pin=1"/></net>

<net id="499"><net_src comp="74" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="453" pin="3"/><net_sink comp="495" pin=1"/></net>

<net id="505"><net_src comp="489" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="447" pin="2"/><net_sink comp="501" pin=1"/></net>

<net id="512"><net_src comp="501" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="513"><net_src comp="56" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="514"><net_src comp="396" pin="4"/><net_sink comp="507" pin=2"/></net>

<net id="518"><net_src comp="495" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="524"><net_src comp="58" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="525"><net_src comp="515" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="526"><net_src comp="48" pin="0"/><net_sink comp="519" pin=2"/></net>

<net id="532"><net_src comp="489" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="533"><net_src comp="519" pin="3"/><net_sink comp="527" pin=1"/></net>

<net id="534"><net_src comp="461" pin="3"/><net_sink comp="527" pin=2"/></net>

<net id="540"><net_src comp="489" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="541"><net_src comp="515" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="542"><net_src comp="469" pin="3"/><net_sink comp="535" pin=2"/></net>

<net id="548"><net_src comp="489" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="549"><net_src comp="495" pin="2"/><net_sink comp="543" pin=1"/></net>

<net id="550"><net_src comp="453" pin="3"/><net_sink comp="543" pin=2"/></net>

<net id="554"><net_src comp="507" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="559"><net_src comp="551" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="527" pin="3"/><net_sink comp="555" pin=1"/></net>

<net id="565"><net_src comp="507" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="76" pin="0"/><net_sink comp="561" pin=1"/></net>

<net id="571"><net_src comp="507" pin="3"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="78" pin="0"/><net_sink comp="567" pin=1"/></net>

<net id="577"><net_src comp="374" pin="4"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="80" pin="0"/><net_sink comp="573" pin=1"/></net>

<net id="584"><net_src comp="447" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="585"><net_src comp="80" pin="0"/><net_sink comp="579" pin=1"/></net>

<net id="586"><net_src comp="573" pin="2"/><net_sink comp="579" pin=2"/></net>

<net id="590"><net_src comp="587" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="592"><net_src comp="587" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="593"><net_src comp="587" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="597"><net_src comp="294" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="601"><net_src comp="314" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="606"><net_src comp="598" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="594" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="613"><net_src comp="86" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="614"><net_src comp="602" pin="2"/><net_sink comp="608" pin=1"/></net>

<net id="615"><net_src comp="88" pin="0"/><net_sink comp="608" pin=2"/></net>

<net id="622"><net_src comp="90" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="623"><net_src comp="602" pin="2"/><net_sink comp="616" pin=1"/></net>

<net id="624"><net_src comp="92" pin="0"/><net_sink comp="616" pin=2"/></net>

<net id="625"><net_src comp="88" pin="0"/><net_sink comp="616" pin=3"/></net>

<net id="631"><net_src comp="86" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="632"><net_src comp="602" pin="2"/><net_sink comp="626" pin=1"/></net>

<net id="633"><net_src comp="94" pin="0"/><net_sink comp="626" pin=2"/></net>

<net id="637"><net_src comp="602" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="642"><net_src comp="634" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="608" pin="3"/><net_sink comp="638" pin=1"/></net>

<net id="650"><net_src comp="96" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="651"><net_src comp="602" pin="2"/><net_sink comp="644" pin=1"/></net>

<net id="652"><net_src comp="12" pin="0"/><net_sink comp="644" pin=2"/></net>

<net id="653"><net_src comp="98" pin="0"/><net_sink comp="644" pin=3"/></net>

<net id="659"><net_src comp="100" pin="0"/><net_sink comp="654" pin=0"/></net>

<net id="660"><net_src comp="644" pin="4"/><net_sink comp="654" pin=1"/></net>

<net id="661"><net_src comp="638" pin="2"/><net_sink comp="654" pin=2"/></net>

<net id="666"><net_src comp="654" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="68" pin="0"/><net_sink comp="662" pin=1"/></net>

<net id="671"><net_src comp="327" pin="3"/><net_sink comp="668" pin=0"/></net>

<net id="676"><net_src comp="668" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="594" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="683"><net_src comp="86" pin="0"/><net_sink comp="678" pin=0"/></net>

<net id="684"><net_src comp="672" pin="2"/><net_sink comp="678" pin=1"/></net>

<net id="685"><net_src comp="88" pin="0"/><net_sink comp="678" pin=2"/></net>

<net id="692"><net_src comp="90" pin="0"/><net_sink comp="686" pin=0"/></net>

<net id="693"><net_src comp="672" pin="2"/><net_sink comp="686" pin=1"/></net>

<net id="694"><net_src comp="92" pin="0"/><net_sink comp="686" pin=2"/></net>

<net id="695"><net_src comp="88" pin="0"/><net_sink comp="686" pin=3"/></net>

<net id="701"><net_src comp="86" pin="0"/><net_sink comp="696" pin=0"/></net>

<net id="702"><net_src comp="672" pin="2"/><net_sink comp="696" pin=1"/></net>

<net id="703"><net_src comp="94" pin="0"/><net_sink comp="696" pin=2"/></net>

<net id="707"><net_src comp="672" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="712"><net_src comp="704" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="678" pin="3"/><net_sink comp="708" pin=1"/></net>

<net id="720"><net_src comp="96" pin="0"/><net_sink comp="714" pin=0"/></net>

<net id="721"><net_src comp="672" pin="2"/><net_sink comp="714" pin=1"/></net>

<net id="722"><net_src comp="12" pin="0"/><net_sink comp="714" pin=2"/></net>

<net id="723"><net_src comp="98" pin="0"/><net_sink comp="714" pin=3"/></net>

<net id="729"><net_src comp="100" pin="0"/><net_sink comp="724" pin=0"/></net>

<net id="730"><net_src comp="714" pin="4"/><net_sink comp="724" pin=1"/></net>

<net id="731"><net_src comp="708" pin="2"/><net_sink comp="724" pin=2"/></net>

<net id="736"><net_src comp="724" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="737"><net_src comp="68" pin="0"/><net_sink comp="732" pin=1"/></net>

<net id="741"><net_src comp="340" pin="3"/><net_sink comp="738" pin=0"/></net>

<net id="746"><net_src comp="738" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="594" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="753"><net_src comp="86" pin="0"/><net_sink comp="748" pin=0"/></net>

<net id="754"><net_src comp="742" pin="2"/><net_sink comp="748" pin=1"/></net>

<net id="755"><net_src comp="88" pin="0"/><net_sink comp="748" pin=2"/></net>

<net id="762"><net_src comp="90" pin="0"/><net_sink comp="756" pin=0"/></net>

<net id="763"><net_src comp="742" pin="2"/><net_sink comp="756" pin=1"/></net>

<net id="764"><net_src comp="92" pin="0"/><net_sink comp="756" pin=2"/></net>

<net id="765"><net_src comp="88" pin="0"/><net_sink comp="756" pin=3"/></net>

<net id="771"><net_src comp="86" pin="0"/><net_sink comp="766" pin=0"/></net>

<net id="772"><net_src comp="742" pin="2"/><net_sink comp="766" pin=1"/></net>

<net id="773"><net_src comp="94" pin="0"/><net_sink comp="766" pin=2"/></net>

<net id="777"><net_src comp="742" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="782"><net_src comp="774" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="783"><net_src comp="748" pin="3"/><net_sink comp="778" pin=1"/></net>

<net id="790"><net_src comp="96" pin="0"/><net_sink comp="784" pin=0"/></net>

<net id="791"><net_src comp="742" pin="2"/><net_sink comp="784" pin=1"/></net>

<net id="792"><net_src comp="12" pin="0"/><net_sink comp="784" pin=2"/></net>

<net id="793"><net_src comp="98" pin="0"/><net_sink comp="784" pin=3"/></net>

<net id="799"><net_src comp="100" pin="0"/><net_sink comp="794" pin=0"/></net>

<net id="800"><net_src comp="784" pin="4"/><net_sink comp="794" pin=1"/></net>

<net id="801"><net_src comp="778" pin="2"/><net_sink comp="794" pin=2"/></net>

<net id="806"><net_src comp="794" pin="3"/><net_sink comp="802" pin=0"/></net>

<net id="807"><net_src comp="68" pin="0"/><net_sink comp="802" pin=1"/></net>

<net id="811"><net_src comp="353" pin="3"/><net_sink comp="808" pin=0"/></net>

<net id="816"><net_src comp="808" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="817"><net_src comp="594" pin="1"/><net_sink comp="812" pin=1"/></net>

<net id="823"><net_src comp="86" pin="0"/><net_sink comp="818" pin=0"/></net>

<net id="824"><net_src comp="812" pin="2"/><net_sink comp="818" pin=1"/></net>

<net id="825"><net_src comp="88" pin="0"/><net_sink comp="818" pin=2"/></net>

<net id="832"><net_src comp="90" pin="0"/><net_sink comp="826" pin=0"/></net>

<net id="833"><net_src comp="812" pin="2"/><net_sink comp="826" pin=1"/></net>

<net id="834"><net_src comp="92" pin="0"/><net_sink comp="826" pin=2"/></net>

<net id="835"><net_src comp="88" pin="0"/><net_sink comp="826" pin=3"/></net>

<net id="841"><net_src comp="86" pin="0"/><net_sink comp="836" pin=0"/></net>

<net id="842"><net_src comp="812" pin="2"/><net_sink comp="836" pin=1"/></net>

<net id="843"><net_src comp="94" pin="0"/><net_sink comp="836" pin=2"/></net>

<net id="847"><net_src comp="812" pin="2"/><net_sink comp="844" pin=0"/></net>

<net id="852"><net_src comp="844" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="853"><net_src comp="818" pin="3"/><net_sink comp="848" pin=1"/></net>

<net id="860"><net_src comp="96" pin="0"/><net_sink comp="854" pin=0"/></net>

<net id="861"><net_src comp="812" pin="2"/><net_sink comp="854" pin=1"/></net>

<net id="862"><net_src comp="12" pin="0"/><net_sink comp="854" pin=2"/></net>

<net id="863"><net_src comp="98" pin="0"/><net_sink comp="854" pin=3"/></net>

<net id="869"><net_src comp="100" pin="0"/><net_sink comp="864" pin=0"/></net>

<net id="870"><net_src comp="854" pin="4"/><net_sink comp="864" pin=1"/></net>

<net id="871"><net_src comp="848" pin="2"/><net_sink comp="864" pin=2"/></net>

<net id="876"><net_src comp="864" pin="3"/><net_sink comp="872" pin=0"/></net>

<net id="877"><net_src comp="68" pin="0"/><net_sink comp="872" pin=1"/></net>

<net id="897"><net_src comp="890" pin="2"/><net_sink comp="894" pin=0"/></net>

<net id="902"><net_src comp="894" pin="1"/><net_sink comp="898" pin=0"/></net>

<net id="903"><net_src comp="878" pin="1"/><net_sink comp="898" pin=1"/></net>

<net id="908"><net_src comp="898" pin="2"/><net_sink comp="904" pin=1"/></net>

<net id="916"><net_src comp="909" pin="2"/><net_sink comp="913" pin=0"/></net>

<net id="921"><net_src comp="913" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="922"><net_src comp="881" pin="1"/><net_sink comp="917" pin=1"/></net>

<net id="927"><net_src comp="917" pin="2"/><net_sink comp="923" pin=1"/></net>

<net id="935"><net_src comp="928" pin="2"/><net_sink comp="932" pin=0"/></net>

<net id="940"><net_src comp="932" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="941"><net_src comp="884" pin="1"/><net_sink comp="936" pin=1"/></net>

<net id="946"><net_src comp="936" pin="2"/><net_sink comp="942" pin=1"/></net>

<net id="954"><net_src comp="947" pin="2"/><net_sink comp="951" pin=0"/></net>

<net id="959"><net_src comp="951" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="960"><net_src comp="887" pin="1"/><net_sink comp="955" pin=1"/></net>

<net id="965"><net_src comp="955" pin="2"/><net_sink comp="961" pin=1"/></net>

<net id="970"><net_src comp="961" pin="2"/><net_sink comp="966" pin=0"/></net>

<net id="975"><net_src comp="942" pin="2"/><net_sink comp="971" pin=0"/></net>

<net id="980"><net_src comp="923" pin="2"/><net_sink comp="976" pin=0"/></net>

<net id="985"><net_src comp="904" pin="2"/><net_sink comp="981" pin=0"/></net>

<net id="1054"><net_src comp="102" pin="0"/><net_sink comp="986" pin=0"/></net>

<net id="1055"><net_src comp="104" pin="0"/><net_sink comp="986" pin=1"/></net>

<net id="1056"><net_src comp="106" pin="0"/><net_sink comp="986" pin=2"/></net>

<net id="1057"><net_src comp="108" pin="0"/><net_sink comp="986" pin=3"/></net>

<net id="1058"><net_src comp="110" pin="0"/><net_sink comp="986" pin=4"/></net>

<net id="1059"><net_src comp="112" pin="0"/><net_sink comp="986" pin=5"/></net>

<net id="1060"><net_src comp="114" pin="0"/><net_sink comp="986" pin=6"/></net>

<net id="1061"><net_src comp="116" pin="0"/><net_sink comp="986" pin=7"/></net>

<net id="1062"><net_src comp="118" pin="0"/><net_sink comp="986" pin=8"/></net>

<net id="1063"><net_src comp="120" pin="0"/><net_sink comp="986" pin=9"/></net>

<net id="1064"><net_src comp="122" pin="0"/><net_sink comp="986" pin=10"/></net>

<net id="1065"><net_src comp="124" pin="0"/><net_sink comp="986" pin=11"/></net>

<net id="1066"><net_src comp="126" pin="0"/><net_sink comp="986" pin=12"/></net>

<net id="1067"><net_src comp="128" pin="0"/><net_sink comp="986" pin=13"/></net>

<net id="1068"><net_src comp="130" pin="0"/><net_sink comp="986" pin=14"/></net>

<net id="1069"><net_src comp="132" pin="0"/><net_sink comp="986" pin=15"/></net>

<net id="1070"><net_src comp="134" pin="0"/><net_sink comp="986" pin=16"/></net>

<net id="1071"><net_src comp="136" pin="0"/><net_sink comp="986" pin=17"/></net>

<net id="1072"><net_src comp="138" pin="0"/><net_sink comp="986" pin=18"/></net>

<net id="1073"><net_src comp="136" pin="0"/><net_sink comp="986" pin=19"/></net>

<net id="1074"><net_src comp="128" pin="0"/><net_sink comp="986" pin=20"/></net>

<net id="1075"><net_src comp="140" pin="0"/><net_sink comp="986" pin=21"/></net>

<net id="1076"><net_src comp="142" pin="0"/><net_sink comp="986" pin=22"/></net>

<net id="1077"><net_src comp="144" pin="0"/><net_sink comp="986" pin=23"/></net>

<net id="1078"><net_src comp="146" pin="0"/><net_sink comp="986" pin=24"/></net>

<net id="1079"><net_src comp="138" pin="0"/><net_sink comp="986" pin=25"/></net>

<net id="1080"><net_src comp="116" pin="0"/><net_sink comp="986" pin=26"/></net>

<net id="1081"><net_src comp="148" pin="0"/><net_sink comp="986" pin=27"/></net>

<net id="1082"><net_src comp="112" pin="0"/><net_sink comp="986" pin=28"/></net>

<net id="1083"><net_src comp="144" pin="0"/><net_sink comp="986" pin=29"/></net>

<net id="1084"><net_src comp="150" pin="0"/><net_sink comp="986" pin=30"/></net>

<net id="1085"><net_src comp="152" pin="0"/><net_sink comp="986" pin=31"/></net>

<net id="1086"><net_src comp="124" pin="0"/><net_sink comp="986" pin=32"/></net>

<net id="1087"><net_src comp="154" pin="0"/><net_sink comp="986" pin=33"/></net>

<net id="1088"><net_src comp="156" pin="0"/><net_sink comp="986" pin=34"/></net>

<net id="1089"><net_src comp="158" pin="0"/><net_sink comp="986" pin=35"/></net>

<net id="1090"><net_src comp="160" pin="0"/><net_sink comp="986" pin=36"/></net>

<net id="1091"><net_src comp="162" pin="0"/><net_sink comp="986" pin=37"/></net>

<net id="1092"><net_src comp="124" pin="0"/><net_sink comp="986" pin=38"/></net>

<net id="1093"><net_src comp="128" pin="0"/><net_sink comp="986" pin=39"/></net>

<net id="1094"><net_src comp="136" pin="0"/><net_sink comp="986" pin=40"/></net>

<net id="1095"><net_src comp="164" pin="0"/><net_sink comp="986" pin=41"/></net>

<net id="1096"><net_src comp="166" pin="0"/><net_sink comp="986" pin=42"/></net>

<net id="1097"><net_src comp="106" pin="0"/><net_sink comp="986" pin=43"/></net>

<net id="1098"><net_src comp="168" pin="0"/><net_sink comp="986" pin=44"/></net>

<net id="1099"><net_src comp="148" pin="0"/><net_sink comp="986" pin=45"/></net>

<net id="1100"><net_src comp="162" pin="0"/><net_sink comp="986" pin=46"/></net>

<net id="1101"><net_src comp="170" pin="0"/><net_sink comp="986" pin=47"/></net>

<net id="1102"><net_src comp="124" pin="0"/><net_sink comp="986" pin=48"/></net>

<net id="1103"><net_src comp="172" pin="0"/><net_sink comp="986" pin=49"/></net>

<net id="1104"><net_src comp="174" pin="0"/><net_sink comp="986" pin=50"/></net>

<net id="1105"><net_src comp="172" pin="0"/><net_sink comp="986" pin=51"/></net>

<net id="1106"><net_src comp="118" pin="0"/><net_sink comp="986" pin=52"/></net>

<net id="1107"><net_src comp="48" pin="0"/><net_sink comp="986" pin=53"/></net>

<net id="1108"><net_src comp="176" pin="0"/><net_sink comp="986" pin=54"/></net>

<net id="1109"><net_src comp="128" pin="0"/><net_sink comp="986" pin=55"/></net>

<net id="1110"><net_src comp="178" pin="0"/><net_sink comp="986" pin=56"/></net>

<net id="1111"><net_src comp="158" pin="0"/><net_sink comp="986" pin=57"/></net>

<net id="1112"><net_src comp="140" pin="0"/><net_sink comp="986" pin=58"/></net>

<net id="1113"><net_src comp="180" pin="0"/><net_sink comp="986" pin=59"/></net>

<net id="1114"><net_src comp="152" pin="0"/><net_sink comp="986" pin=60"/></net>

<net id="1115"><net_src comp="118" pin="0"/><net_sink comp="986" pin=61"/></net>

<net id="1116"><net_src comp="182" pin="0"/><net_sink comp="986" pin=62"/></net>

<net id="1117"><net_src comp="132" pin="0"/><net_sink comp="986" pin=63"/></net>

<net id="1118"><net_src comp="106" pin="0"/><net_sink comp="986" pin=64"/></net>

<net id="1123"><net_src comp="904" pin="2"/><net_sink comp="1119" pin=0"/></net>

<net id="1124"><net_src comp="986" pin="66"/><net_sink comp="1119" pin=1"/></net>

<net id="1193"><net_src comp="102" pin="0"/><net_sink comp="1125" pin=0"/></net>

<net id="1194"><net_src comp="162" pin="0"/><net_sink comp="1125" pin=1"/></net>

<net id="1195"><net_src comp="106" pin="0"/><net_sink comp="1125" pin=2"/></net>

<net id="1196"><net_src comp="184" pin="0"/><net_sink comp="1125" pin=3"/></net>

<net id="1197"><net_src comp="104" pin="0"/><net_sink comp="1125" pin=4"/></net>

<net id="1198"><net_src comp="186" pin="0"/><net_sink comp="1125" pin=5"/></net>

<net id="1199"><net_src comp="188" pin="0"/><net_sink comp="1125" pin=6"/></net>

<net id="1200"><net_src comp="116" pin="0"/><net_sink comp="1125" pin=7"/></net>

<net id="1201"><net_src comp="190" pin="0"/><net_sink comp="1125" pin=8"/></net>

<net id="1202"><net_src comp="192" pin="0"/><net_sink comp="1125" pin=9"/></net>

<net id="1203"><net_src comp="128" pin="0"/><net_sink comp="1125" pin=10"/></net>

<net id="1204"><net_src comp="104" pin="0"/><net_sink comp="1125" pin=11"/></net>

<net id="1205"><net_src comp="194" pin="0"/><net_sink comp="1125" pin=12"/></net>

<net id="1206"><net_src comp="182" pin="0"/><net_sink comp="1125" pin=13"/></net>

<net id="1207"><net_src comp="108" pin="0"/><net_sink comp="1125" pin=14"/></net>

<net id="1208"><net_src comp="196" pin="0"/><net_sink comp="1125" pin=15"/></net>

<net id="1209"><net_src comp="198" pin="0"/><net_sink comp="1125" pin=16"/></net>

<net id="1210"><net_src comp="200" pin="0"/><net_sink comp="1125" pin=17"/></net>

<net id="1211"><net_src comp="172" pin="0"/><net_sink comp="1125" pin=18"/></net>

<net id="1212"><net_src comp="110" pin="0"/><net_sink comp="1125" pin=19"/></net>

<net id="1213"><net_src comp="202" pin="0"/><net_sink comp="1125" pin=20"/></net>

<net id="1214"><net_src comp="204" pin="0"/><net_sink comp="1125" pin=21"/></net>

<net id="1215"><net_src comp="48" pin="0"/><net_sink comp="1125" pin=22"/></net>

<net id="1216"><net_src comp="156" pin="0"/><net_sink comp="1125" pin=23"/></net>

<net id="1217"><net_src comp="206" pin="0"/><net_sink comp="1125" pin=24"/></net>

<net id="1218"><net_src comp="184" pin="0"/><net_sink comp="1125" pin=25"/></net>

<net id="1219"><net_src comp="148" pin="0"/><net_sink comp="1125" pin=26"/></net>

<net id="1220"><net_src comp="116" pin="0"/><net_sink comp="1125" pin=27"/></net>

<net id="1221"><net_src comp="118" pin="0"/><net_sink comp="1125" pin=28"/></net>

<net id="1222"><net_src comp="122" pin="0"/><net_sink comp="1125" pin=29"/></net>

<net id="1223"><net_src comp="146" pin="0"/><net_sink comp="1125" pin=30"/></net>

<net id="1224"><net_src comp="128" pin="0"/><net_sink comp="1125" pin=31"/></net>

<net id="1225"><net_src comp="208" pin="0"/><net_sink comp="1125" pin=32"/></net>

<net id="1226"><net_src comp="210" pin="0"/><net_sink comp="1125" pin=33"/></net>

<net id="1227"><net_src comp="158" pin="0"/><net_sink comp="1125" pin=34"/></net>

<net id="1228"><net_src comp="212" pin="0"/><net_sink comp="1125" pin=35"/></net>

<net id="1229"><net_src comp="108" pin="0"/><net_sink comp="1125" pin=36"/></net>

<net id="1230"><net_src comp="214" pin="0"/><net_sink comp="1125" pin=37"/></net>

<net id="1231"><net_src comp="116" pin="0"/><net_sink comp="1125" pin=38"/></net>

<net id="1232"><net_src comp="142" pin="0"/><net_sink comp="1125" pin=39"/></net>

<net id="1233"><net_src comp="146" pin="0"/><net_sink comp="1125" pin=40"/></net>

<net id="1234"><net_src comp="164" pin="0"/><net_sink comp="1125" pin=41"/></net>

<net id="1235"><net_src comp="214" pin="0"/><net_sink comp="1125" pin=42"/></net>

<net id="1236"><net_src comp="128" pin="0"/><net_sink comp="1125" pin=43"/></net>

<net id="1237"><net_src comp="136" pin="0"/><net_sink comp="1125" pin=44"/></net>

<net id="1238"><net_src comp="130" pin="0"/><net_sink comp="1125" pin=45"/></net>

<net id="1239"><net_src comp="148" pin="0"/><net_sink comp="1125" pin=46"/></net>

<net id="1240"><net_src comp="134" pin="0"/><net_sink comp="1125" pin=47"/></net>

<net id="1241"><net_src comp="216" pin="0"/><net_sink comp="1125" pin=48"/></net>

<net id="1242"><net_src comp="170" pin="0"/><net_sink comp="1125" pin=49"/></net>

<net id="1243"><net_src comp="110" pin="0"/><net_sink comp="1125" pin=50"/></net>

<net id="1244"><net_src comp="214" pin="0"/><net_sink comp="1125" pin=51"/></net>

<net id="1245"><net_src comp="122" pin="0"/><net_sink comp="1125" pin=52"/></net>

<net id="1246"><net_src comp="48" pin="0"/><net_sink comp="1125" pin=53"/></net>

<net id="1247"><net_src comp="118" pin="0"/><net_sink comp="1125" pin=54"/></net>

<net id="1248"><net_src comp="218" pin="0"/><net_sink comp="1125" pin=55"/></net>

<net id="1249"><net_src comp="182" pin="0"/><net_sink comp="1125" pin=56"/></net>

<net id="1250"><net_src comp="110" pin="0"/><net_sink comp="1125" pin=57"/></net>

<net id="1251"><net_src comp="158" pin="0"/><net_sink comp="1125" pin=58"/></net>

<net id="1252"><net_src comp="192" pin="0"/><net_sink comp="1125" pin=59"/></net>

<net id="1253"><net_src comp="200" pin="0"/><net_sink comp="1125" pin=60"/></net>

<net id="1254"><net_src comp="180" pin="0"/><net_sink comp="1125" pin=61"/></net>

<net id="1255"><net_src comp="116" pin="0"/><net_sink comp="1125" pin=62"/></net>

<net id="1256"><net_src comp="208" pin="0"/><net_sink comp="1125" pin=63"/></net>

<net id="1257"><net_src comp="220" pin="0"/><net_sink comp="1125" pin=64"/></net>

<net id="1262"><net_src comp="923" pin="2"/><net_sink comp="1258" pin=0"/></net>

<net id="1263"><net_src comp="1125" pin="66"/><net_sink comp="1258" pin=1"/></net>

<net id="1332"><net_src comp="102" pin="0"/><net_sink comp="1264" pin=0"/></net>

<net id="1333"><net_src comp="180" pin="0"/><net_sink comp="1264" pin=1"/></net>

<net id="1334"><net_src comp="126" pin="0"/><net_sink comp="1264" pin=2"/></net>

<net id="1335"><net_src comp="222" pin="0"/><net_sink comp="1264" pin=3"/></net>

<net id="1336"><net_src comp="184" pin="0"/><net_sink comp="1264" pin=4"/></net>

<net id="1337"><net_src comp="116" pin="0"/><net_sink comp="1264" pin=5"/></net>

<net id="1338"><net_src comp="178" pin="0"/><net_sink comp="1264" pin=6"/></net>

<net id="1339"><net_src comp="224" pin="0"/><net_sink comp="1264" pin=7"/></net>

<net id="1340"><net_src comp="108" pin="0"/><net_sink comp="1264" pin=8"/></net>

<net id="1341"><net_src comp="110" pin="0"/><net_sink comp="1264" pin=9"/></net>

<net id="1342"><net_src comp="182" pin="0"/><net_sink comp="1264" pin=10"/></net>

<net id="1343"><net_src comp="152" pin="0"/><net_sink comp="1264" pin=11"/></net>

<net id="1344"><net_src comp="156" pin="0"/><net_sink comp="1264" pin=12"/></net>

<net id="1345"><net_src comp="226" pin="0"/><net_sink comp="1264" pin=13"/></net>

<net id="1346"><net_src comp="228" pin="0"/><net_sink comp="1264" pin=14"/></net>

<net id="1347"><net_src comp="200" pin="0"/><net_sink comp="1264" pin=15"/></net>

<net id="1348"><net_src comp="48" pin="0"/><net_sink comp="1264" pin=16"/></net>

<net id="1349"><net_src comp="146" pin="0"/><net_sink comp="1264" pin=17"/></net>

<net id="1350"><net_src comp="230" pin="0"/><net_sink comp="1264" pin=18"/></net>

<net id="1351"><net_src comp="200" pin="0"/><net_sink comp="1264" pin=19"/></net>

<net id="1352"><net_src comp="116" pin="0"/><net_sink comp="1264" pin=20"/></net>

<net id="1353"><net_src comp="142" pin="0"/><net_sink comp="1264" pin=21"/></net>

<net id="1354"><net_src comp="130" pin="0"/><net_sink comp="1264" pin=22"/></net>

<net id="1355"><net_src comp="180" pin="0"/><net_sink comp="1264" pin=23"/></net>

<net id="1356"><net_src comp="48" pin="0"/><net_sink comp="1264" pin=24"/></net>

<net id="1357"><net_src comp="158" pin="0"/><net_sink comp="1264" pin=25"/></net>

<net id="1358"><net_src comp="218" pin="0"/><net_sink comp="1264" pin=26"/></net>

<net id="1359"><net_src comp="130" pin="0"/><net_sink comp="1264" pin=27"/></net>

<net id="1360"><net_src comp="134" pin="0"/><net_sink comp="1264" pin=28"/></net>

<net id="1361"><net_src comp="174" pin="0"/><net_sink comp="1264" pin=29"/></net>

<net id="1362"><net_src comp="224" pin="0"/><net_sink comp="1264" pin=30"/></net>

<net id="1363"><net_src comp="204" pin="0"/><net_sink comp="1264" pin=31"/></net>

<net id="1364"><net_src comp="232" pin="0"/><net_sink comp="1264" pin=32"/></net>

<net id="1365"><net_src comp="134" pin="0"/><net_sink comp="1264" pin=33"/></net>

<net id="1366"><net_src comp="192" pin="0"/><net_sink comp="1264" pin=34"/></net>

<net id="1367"><net_src comp="164" pin="0"/><net_sink comp="1264" pin=35"/></net>

<net id="1368"><net_src comp="108" pin="0"/><net_sink comp="1264" pin=36"/></net>

<net id="1369"><net_src comp="224" pin="0"/><net_sink comp="1264" pin=37"/></net>

<net id="1370"><net_src comp="176" pin="0"/><net_sink comp="1264" pin=38"/></net>

<net id="1371"><net_src comp="110" pin="0"/><net_sink comp="1264" pin=39"/></net>

<net id="1372"><net_src comp="138" pin="0"/><net_sink comp="1264" pin=40"/></net>

<net id="1373"><net_src comp="158" pin="0"/><net_sink comp="1264" pin=41"/></net>

<net id="1374"><net_src comp="136" pin="0"/><net_sink comp="1264" pin=42"/></net>

<net id="1375"><net_src comp="220" pin="0"/><net_sink comp="1264" pin=43"/></net>

<net id="1376"><net_src comp="234" pin="0"/><net_sink comp="1264" pin=44"/></net>

<net id="1377"><net_src comp="218" pin="0"/><net_sink comp="1264" pin=45"/></net>

<net id="1378"><net_src comp="236" pin="0"/><net_sink comp="1264" pin=46"/></net>

<net id="1379"><net_src comp="150" pin="0"/><net_sink comp="1264" pin=47"/></net>

<net id="1380"><net_src comp="188" pin="0"/><net_sink comp="1264" pin=48"/></net>

<net id="1381"><net_src comp="170" pin="0"/><net_sink comp="1264" pin=49"/></net>

<net id="1382"><net_src comp="238" pin="0"/><net_sink comp="1264" pin=50"/></net>

<net id="1383"><net_src comp="136" pin="0"/><net_sink comp="1264" pin=51"/></net>

<net id="1384"><net_src comp="204" pin="0"/><net_sink comp="1264" pin=52"/></net>

<net id="1385"><net_src comp="158" pin="0"/><net_sink comp="1264" pin=53"/></net>

<net id="1386"><net_src comp="214" pin="0"/><net_sink comp="1264" pin=54"/></net>

<net id="1387"><net_src comp="104" pin="0"/><net_sink comp="1264" pin=55"/></net>

<net id="1388"><net_src comp="112" pin="0"/><net_sink comp="1264" pin=56"/></net>

<net id="1389"><net_src comp="234" pin="0"/><net_sink comp="1264" pin=57"/></net>

<net id="1390"><net_src comp="184" pin="0"/><net_sink comp="1264" pin=58"/></net>

<net id="1391"><net_src comp="152" pin="0"/><net_sink comp="1264" pin=59"/></net>

<net id="1392"><net_src comp="240" pin="0"/><net_sink comp="1264" pin=60"/></net>

<net id="1393"><net_src comp="124" pin="0"/><net_sink comp="1264" pin=61"/></net>

<net id="1394"><net_src comp="130" pin="0"/><net_sink comp="1264" pin=62"/></net>

<net id="1395"><net_src comp="134" pin="0"/><net_sink comp="1264" pin=63"/></net>

<net id="1396"><net_src comp="238" pin="0"/><net_sink comp="1264" pin=64"/></net>

<net id="1401"><net_src comp="942" pin="2"/><net_sink comp="1397" pin=0"/></net>

<net id="1402"><net_src comp="1264" pin="66"/><net_sink comp="1397" pin=1"/></net>

<net id="1471"><net_src comp="102" pin="0"/><net_sink comp="1403" pin=0"/></net>

<net id="1472"><net_src comp="182" pin="0"/><net_sink comp="1403" pin=1"/></net>

<net id="1473"><net_src comp="236" pin="0"/><net_sink comp="1403" pin=2"/></net>

<net id="1474"><net_src comp="130" pin="0"/><net_sink comp="1403" pin=3"/></net>

<net id="1475"><net_src comp="242" pin="0"/><net_sink comp="1403" pin=4"/></net>

<net id="1476"><net_src comp="164" pin="0"/><net_sink comp="1403" pin=5"/></net>

<net id="1477"><net_src comp="164" pin="0"/><net_sink comp="1403" pin=6"/></net>

<net id="1478"><net_src comp="104" pin="0"/><net_sink comp="1403" pin=7"/></net>

<net id="1479"><net_src comp="122" pin="0"/><net_sink comp="1403" pin=8"/></net>

<net id="1480"><net_src comp="148" pin="0"/><net_sink comp="1403" pin=9"/></net>

<net id="1481"><net_src comp="148" pin="0"/><net_sink comp="1403" pin=10"/></net>

<net id="1482"><net_src comp="166" pin="0"/><net_sink comp="1403" pin=11"/></net>

<net id="1483"><net_src comp="180" pin="0"/><net_sink comp="1403" pin=12"/></net>

<net id="1484"><net_src comp="48" pin="0"/><net_sink comp="1403" pin=13"/></net>

<net id="1485"><net_src comp="224" pin="0"/><net_sink comp="1403" pin=14"/></net>

<net id="1486"><net_src comp="204" pin="0"/><net_sink comp="1403" pin=15"/></net>

<net id="1487"><net_src comp="108" pin="0"/><net_sink comp="1403" pin=16"/></net>

<net id="1488"><net_src comp="134" pin="0"/><net_sink comp="1403" pin=17"/></net>

<net id="1489"><net_src comp="152" pin="0"/><net_sink comp="1403" pin=18"/></net>

<net id="1490"><net_src comp="208" pin="0"/><net_sink comp="1403" pin=19"/></net>

<net id="1491"><net_src comp="198" pin="0"/><net_sink comp="1403" pin=20"/></net>

<net id="1492"><net_src comp="184" pin="0"/><net_sink comp="1403" pin=21"/></net>

<net id="1493"><net_src comp="236" pin="0"/><net_sink comp="1403" pin=22"/></net>

<net id="1494"><net_src comp="136" pin="0"/><net_sink comp="1403" pin=23"/></net>

<net id="1495"><net_src comp="148" pin="0"/><net_sink comp="1403" pin=24"/></net>

<net id="1496"><net_src comp="208" pin="0"/><net_sink comp="1403" pin=25"/></net>

<net id="1497"><net_src comp="158" pin="0"/><net_sink comp="1403" pin=26"/></net>

<net id="1498"><net_src comp="188" pin="0"/><net_sink comp="1403" pin=27"/></net>

<net id="1499"><net_src comp="106" pin="0"/><net_sink comp="1403" pin=28"/></net>

<net id="1500"><net_src comp="142" pin="0"/><net_sink comp="1403" pin=29"/></net>

<net id="1501"><net_src comp="244" pin="0"/><net_sink comp="1403" pin=30"/></net>

<net id="1502"><net_src comp="238" pin="0"/><net_sink comp="1403" pin=31"/></net>

<net id="1503"><net_src comp="226" pin="0"/><net_sink comp="1403" pin=32"/></net>

<net id="1504"><net_src comp="184" pin="0"/><net_sink comp="1403" pin=33"/></net>

<net id="1505"><net_src comp="202" pin="0"/><net_sink comp="1403" pin=34"/></net>

<net id="1506"><net_src comp="146" pin="0"/><net_sink comp="1403" pin=35"/></net>

<net id="1507"><net_src comp="118" pin="0"/><net_sink comp="1403" pin=36"/></net>

<net id="1508"><net_src comp="126" pin="0"/><net_sink comp="1403" pin=37"/></net>

<net id="1509"><net_src comp="130" pin="0"/><net_sink comp="1403" pin=38"/></net>

<net id="1510"><net_src comp="128" pin="0"/><net_sink comp="1403" pin=39"/></net>

<net id="1511"><net_src comp="138" pin="0"/><net_sink comp="1403" pin=40"/></net>

<net id="1512"><net_src comp="118" pin="0"/><net_sink comp="1403" pin=41"/></net>

<net id="1513"><net_src comp="246" pin="0"/><net_sink comp="1403" pin=42"/></net>

<net id="1514"><net_src comp="182" pin="0"/><net_sink comp="1403" pin=43"/></net>

<net id="1515"><net_src comp="226" pin="0"/><net_sink comp="1403" pin=44"/></net>

<net id="1516"><net_src comp="182" pin="0"/><net_sink comp="1403" pin=45"/></net>

<net id="1517"><net_src comp="106" pin="0"/><net_sink comp="1403" pin=46"/></net>

<net id="1518"><net_src comp="248" pin="0"/><net_sink comp="1403" pin=47"/></net>

<net id="1519"><net_src comp="140" pin="0"/><net_sink comp="1403" pin=48"/></net>

<net id="1520"><net_src comp="188" pin="0"/><net_sink comp="1403" pin=49"/></net>

<net id="1521"><net_src comp="138" pin="0"/><net_sink comp="1403" pin=50"/></net>

<net id="1522"><net_src comp="250" pin="0"/><net_sink comp="1403" pin=51"/></net>

<net id="1523"><net_src comp="148" pin="0"/><net_sink comp="1403" pin=52"/></net>

<net id="1524"><net_src comp="148" pin="0"/><net_sink comp="1403" pin=53"/></net>

<net id="1525"><net_src comp="252" pin="0"/><net_sink comp="1403" pin=54"/></net>

<net id="1526"><net_src comp="254" pin="0"/><net_sink comp="1403" pin=55"/></net>

<net id="1527"><net_src comp="172" pin="0"/><net_sink comp="1403" pin=56"/></net>

<net id="1528"><net_src comp="182" pin="0"/><net_sink comp="1403" pin=57"/></net>

<net id="1529"><net_src comp="224" pin="0"/><net_sink comp="1403" pin=58"/></net>

<net id="1530"><net_src comp="204" pin="0"/><net_sink comp="1403" pin=59"/></net>

<net id="1531"><net_src comp="114" pin="0"/><net_sink comp="1403" pin=60"/></net>

<net id="1532"><net_src comp="126" pin="0"/><net_sink comp="1403" pin=61"/></net>

<net id="1533"><net_src comp="144" pin="0"/><net_sink comp="1403" pin=62"/></net>

<net id="1534"><net_src comp="168" pin="0"/><net_sink comp="1403" pin=63"/></net>

<net id="1535"><net_src comp="256" pin="0"/><net_sink comp="1403" pin=64"/></net>

<net id="1540"><net_src comp="961" pin="2"/><net_sink comp="1536" pin=0"/></net>

<net id="1541"><net_src comp="1403" pin="66"/><net_sink comp="1536" pin=1"/></net>

<net id="1549"><net_src comp="272" pin="0"/><net_sink comp="1542" pin=0"/></net>

<net id="1550"><net_src comp="1542" pin="5"/><net_sink comp="300" pin=2"/></net>

<net id="1554"><net_src comp="278" pin="1"/><net_sink comp="1551" pin=0"/></net>

<net id="1555"><net_src comp="1551" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="1556"><net_src comp="1551" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="1557"><net_src comp="1551" pin="1"/><net_sink comp="981" pin=1"/></net>

<net id="1561"><net_src comp="282" pin="1"/><net_sink comp="1558" pin=0"/></net>

<net id="1562"><net_src comp="1558" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="1563"><net_src comp="1558" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="1564"><net_src comp="1558" pin="1"/><net_sink comp="976" pin=1"/></net>

<net id="1568"><net_src comp="286" pin="1"/><net_sink comp="1565" pin=0"/></net>

<net id="1569"><net_src comp="1565" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="1570"><net_src comp="1565" pin="1"/><net_sink comp="884" pin=0"/></net>

<net id="1571"><net_src comp="1565" pin="1"/><net_sink comp="971" pin=1"/></net>

<net id="1575"><net_src comp="290" pin="1"/><net_sink comp="1572" pin=0"/></net>

<net id="1576"><net_src comp="1572" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="1577"><net_src comp="1572" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="1578"><net_src comp="1572" pin="1"/><net_sink comp="966" pin=1"/></net>

<net id="1582"><net_src comp="435" pin="2"/><net_sink comp="1579" pin=0"/></net>

<net id="1586"><net_src comp="441" pin="2"/><net_sink comp="1583" pin=0"/></net>

<net id="1587"><net_src comp="1583" pin="1"/><net_sink comp="363" pin=2"/></net>

<net id="1591"><net_src comp="535" pin="3"/><net_sink comp="1588" pin=0"/></net>

<net id="1592"><net_src comp="1588" pin="1"/><net_sink comp="986" pin=65"/></net>

<net id="1593"><net_src comp="1588" pin="1"/><net_sink comp="1125" pin=65"/></net>

<net id="1594"><net_src comp="1588" pin="1"/><net_sink comp="1264" pin=65"/></net>

<net id="1595"><net_src comp="1588" pin="1"/><net_sink comp="1403" pin=65"/></net>

<net id="1599"><net_src comp="543" pin="3"/><net_sink comp="1596" pin=0"/></net>

<net id="1600"><net_src comp="1596" pin="1"/><net_sink comp="385" pin=2"/></net>

<net id="1604"><net_src comp="555" pin="2"/><net_sink comp="1601" pin=0"/></net>

<net id="1605"><net_src comp="1601" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="1609"><net_src comp="561" pin="2"/><net_sink comp="1606" pin=0"/></net>

<net id="1613"><net_src comp="567" pin="2"/><net_sink comp="1610" pin=0"/></net>

<net id="1614"><net_src comp="1610" pin="1"/><net_sink comp="396" pin=2"/></net>

<net id="1618"><net_src comp="579" pin="3"/><net_sink comp="1615" pin=0"/></net>

<net id="1619"><net_src comp="1615" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="1623"><net_src comp="307" pin="3"/><net_sink comp="1620" pin=0"/></net>

<net id="1624"><net_src comp="1620" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="1628"><net_src comp="320" pin="3"/><net_sink comp="1625" pin=0"/></net>

<net id="1629"><net_src comp="1625" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="1633"><net_src comp="333" pin="3"/><net_sink comp="1630" pin=0"/></net>

<net id="1634"><net_src comp="1630" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="1638"><net_src comp="346" pin="3"/><net_sink comp="1635" pin=0"/></net>

<net id="1639"><net_src comp="1635" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="1643"><net_src comp="616" pin="4"/><net_sink comp="1640" pin=0"/></net>

<net id="1644"><net_src comp="1640" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="1648"><net_src comp="626" pin="3"/><net_sink comp="1645" pin=0"/></net>

<net id="1649"><net_src comp="1645" pin="1"/><net_sink comp="890" pin=1"/></net>

<net id="1653"><net_src comp="662" pin="2"/><net_sink comp="1650" pin=0"/></net>

<net id="1654"><net_src comp="1650" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="1658"><net_src comp="686" pin="4"/><net_sink comp="1655" pin=0"/></net>

<net id="1659"><net_src comp="1655" pin="1"/><net_sink comp="923" pin=0"/></net>

<net id="1663"><net_src comp="696" pin="3"/><net_sink comp="1660" pin=0"/></net>

<net id="1664"><net_src comp="1660" pin="1"/><net_sink comp="909" pin=1"/></net>

<net id="1668"><net_src comp="732" pin="2"/><net_sink comp="1665" pin=0"/></net>

<net id="1669"><net_src comp="1665" pin="1"/><net_sink comp="909" pin=0"/></net>

<net id="1673"><net_src comp="756" pin="4"/><net_sink comp="1670" pin=0"/></net>

<net id="1674"><net_src comp="1670" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="1678"><net_src comp="766" pin="3"/><net_sink comp="1675" pin=0"/></net>

<net id="1679"><net_src comp="1675" pin="1"/><net_sink comp="928" pin=1"/></net>

<net id="1683"><net_src comp="802" pin="2"/><net_sink comp="1680" pin=0"/></net>

<net id="1684"><net_src comp="1680" pin="1"/><net_sink comp="928" pin=0"/></net>

<net id="1688"><net_src comp="826" pin="4"/><net_sink comp="1685" pin=0"/></net>

<net id="1689"><net_src comp="1685" pin="1"/><net_sink comp="961" pin=0"/></net>

<net id="1693"><net_src comp="836" pin="3"/><net_sink comp="1690" pin=0"/></net>

<net id="1694"><net_src comp="1690" pin="1"/><net_sink comp="947" pin=1"/></net>

<net id="1698"><net_src comp="872" pin="2"/><net_sink comp="1695" pin=0"/></net>

<net id="1699"><net_src comp="1695" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="1703"><net_src comp="1119" pin="2"/><net_sink comp="1700" pin=0"/></net>

<net id="1704"><net_src comp="1700" pin="1"/><net_sink comp="1542" pin=4"/></net>

<net id="1708"><net_src comp="1258" pin="2"/><net_sink comp="1705" pin=0"/></net>

<net id="1709"><net_src comp="1705" pin="1"/><net_sink comp="1542" pin=3"/></net>

<net id="1713"><net_src comp="1397" pin="2"/><net_sink comp="1710" pin=0"/></net>

<net id="1714"><net_src comp="1710" pin="1"/><net_sink comp="1542" pin=2"/></net>

<net id="1718"><net_src comp="1536" pin="2"/><net_sink comp="1715" pin=0"/></net>

<net id="1719"><net_src comp="1715" pin="1"/><net_sink comp="1542" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {6 }
	Port: weights23_m_weights_3 | {}
	Port: weights23_m_weights_2 | {}
	Port: weights23_m_weights_1 | {}
	Port: weights23_m_weights_s | {}
 - Input state : 
	Port: Conv1DMac_new74 : in_V_V | {4 }
	Port: Conv1DMac_new74 : weights23_m_weights_3 | {3 4 }
	Port: Conv1DMac_new74 : weights23_m_weights_2 | {3 4 }
	Port: Conv1DMac_new74 : weights23_m_weights_1 | {3 4 }
	Port: Conv1DMac_new74 : weights23_m_weights_s | {3 4 }
  - Chain level:
	State 1
		StgValue_14 : 1
		StgValue_15 : 1
		StgValue_16 : 1
		StgValue_17 : 1
	State 2
		tmp : 1
		tmp_6 : 2
		exitcond_flatten1 : 1
		indvar_flatten_next1 : 1
		StgValue_27 : 2
		exitcond_flatten : 1
		nm_mid : 2
		tmp_6_mid : 3
		nm_t_mid : 2
		not_exitcond_flatten : 2
		tmp_4 : 1
		tmp_8_mid : 2
		nm_1 : 3
		tmp_2 : 2
		sf_mid2 : 2
		tmp_8 : 4
		tmp_6_mid1 : 5
		tmp_6_mid2 : 6
		nm_t_mid2 : 5
		nm_mid2 : 2
		sf_cast1 : 3
		tmp_9 : 4
		tmp_1 : 3
		StgValue_46 : 4
		sf_1 : 3
		indvar_flatten_op : 1
		indvar_flatten_next : 2
	State 3
		weights23_m_weights_4 : 1
		weights23_m_weights_5 : 2
		weights23_m_weights_6 : 1
		weights23_m_weights_7 : 2
		weights23_m_weights_8 : 1
		weights23_m_weights_9 : 2
		weights23_m_weights_10 : 1
		weights23_m_weights_11 : 2
	State 4
		p_0132_cast : 1
		p_Val2_s : 2
		tmp_16 : 3
		tmp_5 : 3
		tmp_21 : 3
		tmp_26 : 3
		tmp_7 : 4
		tmp_10 : 3
		tmp_11 : 4
		tmp_12 : 5
		p_0132_1_cast : 1
		p_Val2_s_58 : 2
		tmp_34 : 3
		tmp_14 : 3
		tmp_35 : 3
		tmp_36 : 3
		tmp_15 : 4
		tmp_17 : 3
		tmp_18 : 4
		tmp_19_1 : 5
		p_0132_2_cast : 1
		p_Val2_3 : 2
		tmp_37 : 3
		tmp_19 : 3
		tmp_38 : 3
		tmp_39 : 3
		tmp_20 : 4
		tmp_22 : 3
		tmp_23 : 4
		tmp_19_2 : 5
		p_0132_3_cast : 1
		p_Val2_4 : 2
		tmp_40 : 3
		tmp_24 : 3
		tmp_41 : 3
		tmp_42 : 3
		tmp_25 : 4
		tmp_27 : 3
		tmp_28 : 4
		tmp_19_3 : 5
	State 5
		tmp1 : 1
		macRegisters_0_V : 2
		tmp2 : 1
		macRegisters_1_V : 2
		tmp3 : 1
		macRegisters_2_V : 2
		tmp4 : 1
		macRegisters_3_V : 2
		StgValue_125 : 3
		StgValue_126 : 3
		StgValue_127 : 3
		StgValue_128 : 3
		p_Val2_7 : 3
		p_Val2_7_1 : 3
		p_Val2_7_2 : 3
		p_Val2_7_3 : 3
	State 6
		StgValue_148 : 1
		empty : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_29_fu_986        |    0    |    0    |   273   |
|    mux   |        tmp_30_fu_1125       |    0    |    0    |   273   |
|          |        tmp_31_fu_1264       |    0    |    0    |   273   |
|          |        tmp_32_fu_1403       |    0    |    0    |   273   |
|----------|-----------------------------|---------|---------|---------|
|          | indvar_flatten_next1_fu_441 |    0    |    0    |    27   |
|          |         nm_1_fu_495         |    0    |    0    |    15   |
|          |         tmp_9_fu_555        |    0    |    0    |    21   |
|          |         sf_1_fu_567         |    0    |    0    |    16   |
|          |   indvar_flatten_op_fu_573  |    0    |    0    |    23   |
|          |         tmp1_fu_898         |    0    |    0    |    8    |
|          |   macRegisters_0_V_fu_904   |    0    |    0    |    8    |
|          |         tmp2_fu_917         |    0    |    0    |    8    |
|    add   |   macRegisters_1_V_fu_923   |    0    |    0    |    8    |
|          |         tmp3_fu_936         |    0    |    0    |    8    |
|          |   macRegisters_2_V_fu_942   |    0    |    0    |    8    |
|          |         tmp4_fu_955         |    0    |    0    |    8    |
|          |   macRegisters_3_V_fu_961   |    0    |    0    |    8    |
|          |       p_Val2_7_fu_1119      |    0    |    0    |    15   |
|          |      p_Val2_7_1_fu_1258     |    0    |    0    |    15   |
|          |      p_Val2_7_2_fu_1397     |    0    |    0    |    15   |
|          |      p_Val2_7_3_fu_1536     |    0    |    0    |    15   |
|----------|-----------------------------|---------|---------|---------|
|          |       p_Val2_s_fu_602       |    0    |    0    |    41   |
|    mul   |      p_Val2_s_58_fu_672     |    0    |    0    |    41   |
|          |       p_Val2_3_fu_742       |    0    |    0    |    41   |
|          |       p_Val2_4_fu_812       |    0    |    0    |    41   |
|----------|-----------------------------|---------|---------|---------|
|          |   exitcond_flatten1_fu_435  |    0    |    0    |    18   |
|          |   exitcond_flatten_fu_447   |    0    |    0    |    13   |
|          |         tmp_4_fu_483        |    0    |    0    |    13   |
|   icmp   |         tmp_1_fu_561        |    0    |    0    |    13   |
|          |        tmp_12_fu_662        |    0    |    0    |    11   |
|          |       tmp_19_1_fu_732       |    0    |    0    |    11   |
|          |       tmp_19_2_fu_802       |    0    |    0    |    11   |
|          |       tmp_19_3_fu_872       |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|
|          |        nm_mid_fu_453        |    0    |    0    |    7    |
|          |       tmp_6_mid_fu_461      |    0    |    0    |    14   |
|          |       nm_t_mid_fu_469       |    0    |    0    |    6    |
|  select  |        sf_mid2_fu_507       |    0    |    0    |    9    |
|          |      tmp_6_mid2_fu_527      |    0    |    0    |    14   |
|          |       nm_t_mid2_fu_535      |    0    |    0    |    6    |
|          |        nm_mid2_fu_543       |    0    |    0    |    7    |
|          |  indvar_flatten_next_fu_579 |    0    |    0    |    16   |
|----------|-----------------------------|---------|---------|---------|
|          |       tmp_8_mid_fu_489      |    0    |    0    |    2    |
|          |      qb_assign_1_fu_890     |    0    |    0    |    2    |
|    and   |     qb_assign_1_1_fu_909    |    0    |    0    |    2    |
|          |     qb_assign_1_2_fu_928    |    0    |    0    |    2    |
|          |     qb_assign_1_3_fu_947    |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_2_fu_501        |    0    |    0    |    2    |
|          |         tmp_7_fu_638        |    0    |    0    |    2    |
|    or    |        tmp_15_fu_708        |    0    |    0    |    2    |
|          |        tmp_20_fu_778        |    0    |    0    |    2    |
|          |        tmp_25_fu_848        |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|    xor   | not_exitcond_flatten_fu_477 |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|   read   |      tmp_V_read_fu_294      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |  StgValue_148_write_fu_300  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          tmp_fu_423         |    0    |    0    |    0    |
|          |         tmp_8_fu_515        |    0    |    0    |    0    |
|   trunc  |        tmp_26_fu_634        |    0    |    0    |    0    |
|          |        tmp_36_fu_704        |    0    |    0    |    0    |
|          |        tmp_39_fu_774        |    0    |    0    |    0    |
|          |        tmp_42_fu_844        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_6_fu_427        |    0    |    0    |    0    |
|          |      tmp_6_mid1_fu_519      |    0    |    0    |    0    |
|          |        tmp_11_fu_654        |    0    |    0    |    0    |
|bitconcatenate|        tmp_18_fu_724        |    0    |    0    |    0    |
|          |        tmp_23_fu_794        |    0    |    0    |    0    |
|          |        tmp_28_fu_864        |    0    |    0    |    0    |
|          |       tmp_V_8_fu_1542       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       sf_cast1_fu_551       |    0    |    0    |    0    |
|          |         tmp_s_fu_587        |    0    |    0    |    0    |
|   zext   |        tmp_13_fu_894        |    0    |    0    |    0    |
|          |       tmp_20_1_fu_913       |    0    |    0    |    0    |
|          |       tmp_20_2_fu_932       |    0    |    0    |    0    |
|          |       tmp_20_3_fu_951       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       p_08_cast_fu_594      |    0    |    0    |    0    |
|          |      p_0132_cast_fu_598     |    0    |    0    |    0    |
|   sext   |     p_0132_1_cast_fu_668    |    0    |    0    |    0    |
|          |     p_0132_2_cast_fu_738    |    0    |    0    |    0    |
|          |     p_0132_3_cast_fu_808    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_16_fu_608        |    0    |    0    |    0    |
|          |        tmp_21_fu_626        |    0    |    0    |    0    |
|          |        tmp_34_fu_678        |    0    |    0    |    0    |
| bitselect|        tmp_35_fu_696        |    0    |    0    |    0    |
|          |        tmp_37_fu_748        |    0    |    0    |    0    |
|          |        tmp_38_fu_766        |    0    |    0    |    0    |
|          |        tmp_40_fu_818        |    0    |    0    |    0    |
|          |        tmp_41_fu_836        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_5_fu_616        |    0    |    0    |    0    |
|          |        tmp_10_fu_644        |    0    |    0    |    0    |
|          |        tmp_14_fu_686        |    0    |    0    |    0    |
|partselect|        tmp_17_fu_714        |    0    |    0    |    0    |
|          |        tmp_19_fu_756        |    0    |    0    |    0    |
|          |        tmp_22_fu_784        |    0    |    0    |    0    |
|          |        tmp_24_fu_826        |    0    |    0    |    0    |
|          |        tmp_27_fu_854        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    0    |    0    |   1684  |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|   exitcond_flatten1_reg_1579  |    1   |
|    indvar_flatten1_reg_359    |   20   |
| indvar_flatten_next1_reg_1583 |   20   |
|  indvar_flatten_next_reg_1615 |   16   |
|     indvar_flatten_reg_370    |   16   |
|  macRegisters_0_V_1_reg_1551  |    8   |
|  macRegisters_1_V_1_reg_1558  |    8   |
|  macRegisters_2_V_1_reg_1565  |    8   |
|  macRegisters_3_V_1_reg_1572  |    8   |
|        nm_mid2_reg_1596       |    7   |
|           nm_reg_381          |    7   |
|       nm_t_mid2_reg_1588      |    6   |
|      p_Val2_7_1_reg_1705      |    8   |
|      p_Val2_7_2_reg_1710      |    8   |
|      p_Val2_7_3_reg_1715      |    8   |
|       p_Val2_7_reg_1700       |    8   |
|         sf_1_reg_1610         |    9   |
|           sf_reg_392          |    9   |
|        tmp_12_reg_1650        |    1   |
|        tmp_14_reg_1655        |    8   |
|       tmp_19_1_reg_1665       |    1   |
|       tmp_19_2_reg_1680       |    1   |
|       tmp_19_3_reg_1695       |    1   |
|        tmp_19_reg_1670        |    8   |
|         tmp_1_reg_1606        |    1   |
|        tmp_21_reg_1645        |    1   |
|        tmp_24_reg_1685        |    8   |
|        tmp_35_reg_1660        |    1   |
|        tmp_38_reg_1675        |    1   |
|        tmp_41_reg_1690        |    1   |
|         tmp_5_reg_1640        |    8   |
|         tmp_9_reg_1601        |   14   |
|weights23_m_weights_10_reg_1635|   14   |
| weights23_m_weights_4_reg_1620|   14   |
| weights23_m_weights_6_reg_1625|   14   |
| weights23_m_weights_8_reg_1630|   14   |
+-------------------------------+--------+
|             Total             |   286  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_314 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_327 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_340 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_353 |  p0  |   2  |  14  |   28   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   112  ||  5.216  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |  1684  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   36   |
|  Register |    -   |    -   |   286  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   286  |  1720  |
+-----------+--------+--------+--------+--------+
