
---------- Begin Simulation Statistics ----------
simSeconds                                   0.007609                       # Number of seconds simulated (Second)
simTicks                                   7609497885                       # Number of ticks simulated (Tick)
finalTick                                  7609497885                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    103.54                       # Real time elapsed on the host (Second)
hostTickRate                                 73491081                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    2526936                       # Number of bytes of host memory used (Byte)
simInsts                                     16896977                       # Number of instructions simulated (Count)
simOps                                       34971726                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   163188                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     337750                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.cache_hierarchy.ruby_system.delayHistogram::bucket_size            8                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::max_bucket           79                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::samples      1002166                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::mean     0.667541                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::stdev     2.389123                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram |      937442     93.54%     93.54% |       59718      5.96%     99.50% |        4977      0.50%    100.00% |          17      0.00%    100.00% |           6      0.00%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::total      1002166                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::samples     10374882                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::mean     2.059035                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::gmean     1.664787                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::stdev     1.862461                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr |     5145428     49.60%     49.60% |     4271465     41.17%     90.77% |      681897      6.57%     97.34% |       91745      0.88%     98.22% |       26170      0.25%     98.48% |       26501      0.26%     98.73% |       24120      0.23%     98.96% |       88994      0.86%     99.82% |       18562      0.18%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::total     10374882                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::samples     10418468                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::mean     2.829102                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::gmean     1.070006                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::stdev    21.503122                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr |    10413523     99.95%     99.95% |        3672      0.04%     99.99% |         151      0.00%     99.99% |         145      0.00%     99.99% |         931      0.01%    100.00% |          39      0.00%    100.00% |           7      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::total     10418468                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::bucket_size           32                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::max_bucket          319                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::samples     10254138                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::mean     1.004404                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::gmean     1.003036                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::stdev     0.097258                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr |    10254136    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::total     10254138                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::samples       164330                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::mean   116.689643                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::gmean    60.386337                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::stdev   127.053257                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr |      159385     96.99%     96.99% |        3672      2.23%     99.23% |         151      0.09%     99.32% |         145      0.09%     99.41% |         931      0.57%     99.97% |          39      0.02%    100.00% |           7      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::total       164330                       (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::bucket_size            8                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::max_bucket           79                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::samples       489239                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::mean     1.255581                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::stdev     3.196020                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0 |      429192     87.73%     87.73% |       55092     11.26%     98.99% |        4927      1.01%     99.99% |          16      0.00%    100.00% |           6      0.00%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::total       489239                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::bucket_size            4                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::max_bucket           39                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::samples       511262                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::mean     0.107002                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::stdev     0.876041                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1 |      503759     98.53%     98.53% |        2826      0.55%     99.09% |        4576      0.90%     99.98% |          50      0.01%     99.99% |          47      0.01%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::total       511262                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::bucket_size            1                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::max_bucket            9                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::samples         1665                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::mean     0.001201                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::stdev     0.049014                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2 |        1664     99.94%     99.94% |           0      0.00%     99.94% |           1      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::total         1665                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Fetch        93570      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Data        40354      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Memory_Data        93569      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Memory_Ack        40354      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.CleanReplacement        49120      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.I.Fetch        93570      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M.Data        40354      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M.CleanReplacement        49120      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.IM.Memory_Data        93569      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.MI.Memory_Ack        40354      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Load      3839961      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ifetch      4040169      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Store      2538366      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Inv         1665      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.L1_Replacement       163072      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_Exclusive       136356      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_all_Acks        27969      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack_all            5      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.WB_Ack       162224      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Load       136223      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Ifetch         1057      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Store        26304      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Inv          566      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Load          142      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Ifetch          583      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Store           18      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.L1_Replacement          222      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Load           31      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Ifetch      4038521      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Store            5      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Inv          881      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.L1_Replacement          626      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Load      1872336      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Store        32096      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Inv          125      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.L1_Replacement       103930      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Load      1831218      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Store      2479936      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Inv           93      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.L1_Replacement        58294      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_Exclusive       136356      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_all_Acks         1647      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data_all_Acks        26322      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack_all            5      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Load           11      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Ifetch            8      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Store            7      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.WB_Ack       162224      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GET_INSTR         1698      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GETS       136399      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GETX        26325      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_UPGRADE            5      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_PUTX       162224      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L2_Replacement        40280      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L2_Replacement_clean        49194      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Mem_Data        93569      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Mem_Ack        89474      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.WB_Data           93      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Ack_all         1572      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Exclusive_Unblock       162683      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GET_INSTR         1586      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GETS        75476      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GETX        16508      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GET_INSTR           46      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GETS            8      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GETX            3      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_UPGRADE            5      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L2_Replacement            2      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L2_Replacement_clean         1445      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GET_INSTR            8      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GETS        60881      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GETX         9811      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L2_Replacement        40238      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L2_Replacement_clean        47571      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_PUTX       162224      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L2_Replacement           40      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L2_Replacement_clean          178      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.L1_GET_INSTR           58      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.L1_GETS           34      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.L1_GETX            3      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.Mem_Ack        89474      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_I.WB_Data           19      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_I.Ack_all           21      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MCT_I.WB_Data           74      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MCT_I.Ack_all          104      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.I_I.Ack_all         1445      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.S_I.Ack_all            2      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.ISS.Mem_Data        75475      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.Mem_Data         1586      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IM.Mem_Data        16508      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS_MB.Exclusive_Unblock            8      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.Exclusive_Unblock       162675      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::samples      3839949                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::mean     5.076663                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::gmean     1.155566                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::stdev    31.948856                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr |     3836027     99.90%     99.90% |        2941      0.08%     99.97% |         108      0.00%     99.98% |         102      0.00%     99.98% |         727      0.02%    100.00% |          38      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::total      3839949                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::samples      3703585                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::mean     1.000132                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::gmean     1.000091                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::stdev     0.011478                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |     3703097     99.99%     99.99% |         488      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::total      3703585                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::samples       136364                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::mean   115.793413                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::gmean    58.505767                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::stdev   126.624838                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr |      132442     97.12%     97.12% |        2941      2.16%     99.28% |         108      0.08%     99.36% |         102      0.07%     99.43% |         727      0.53%     99.97% |          38      0.03%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::total       136364                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::samples      2495660                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::mean     2.097077                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::gmean     1.054140                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::stdev    16.659717                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr |     2494836     99.97%     99.97% |         569      0.02%     99.99% |          42      0.00%     99.99% |          43      0.00%     99.99% |         168      0.01%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::total      2495660                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::bucket_size           32                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::max_bucket          319                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::samples      2471217                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::mean     1.018065                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::gmean     1.012510                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::stdev     0.196962                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr |     2471215    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::total      2471217                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::samples        24443                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::mean   111.186475                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::gmean    61.956406                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::stdev   127.735393                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr |       23619     96.63%     96.63% |         569      2.33%     98.96% |          42      0.17%     99.13% |          43      0.18%     99.30% |         168      0.69%     99.99% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::total        24443                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::bucket_size          128                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::max_bucket         1279                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::samples      4040160                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::mean     1.070747                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::gmean     1.002051                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::stdev     4.177922                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr |     4038575     99.96%     99.96% |        1515      0.04%    100.00% |          45      0.00%    100.00% |           9      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           4      0.00%    100.00% |          12      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::total      4040160                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::samples      4038521                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |     4038521    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::total      4038521                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::samples         1639                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::mean   175.392923                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::gmean   156.171253                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::stdev   112.401336                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr |          54      3.29%      3.29% |        1515     92.43%     95.73% |          45      2.75%     98.47% |           9      0.55%     99.02% |           0      0.00%     99.02% |           0      0.00%     99.02% |           0      0.00%     99.02% |           0      0.00%     99.02% |           4      0.24%     99.27% |          12      0.73%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::total         1639                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::bucket_size          128                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::max_bucket         1279                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::samples        42639                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::mean     9.858111                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::gmean     1.260064                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::stdev    48.206560                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr |       40761     95.60%     95.60% |        1750      4.10%     99.70% |          28      0.07%     99.77% |          79      0.19%     99.95% |           1      0.00%     99.95% |           0      0.00%     99.95% |           0      0.00%     99.95% |           0      0.00%     99.95% |           7      0.02%     99.97% |          13      0.03%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::total        42639                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::samples        40759                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.000785                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.000544                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.028009                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |       40727     99.92%     99.92% |          32      0.08%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::total        40759                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::samples         1880                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::mean   201.887766                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::gmean   186.987211                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::stdev   118.895658                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr |           2      0.11%      0.11% |        1750     93.09%     93.19% |          28      1.49%     94.68% |          79      4.20%     98.88% |           1      0.05%     98.94% |           0      0.00%     98.94% |           0      0.00%     98.94% |           0      0.00%     98.94% |           7      0.37%     99.31% |          13      0.69%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::total         1880                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::bucket_size           64                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::max_bucket          639                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::samples           30                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::mean    27.766667                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::gmean     2.009368                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::stdev    76.167095                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr |          26     86.67%     86.67% |           0      0.00%     86.67% |           3     10.00%     96.67% |           0      0.00%     96.67% |           0      0.00%     96.67% |           1      3.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::total           30                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::samples           26                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::mean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::gmean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |          26    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::total           26                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::samples            4                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::mean   201.750000                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::gmean   187.476267                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::stdev    97.523929                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           3     75.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::total            4                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::samples           30                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::mean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::gmean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |          30    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::total           30                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::samples           30                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |          30    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::total           30                       (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.power_state.pwrStateResidencyTicks::UNDEFINED   7609497885                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.directory_controllers.requestToDir.m_msg_count        93570                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.directory_controllers.requestToDir.m_buf_msgs     0.004095                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.directory_controllers.requestToMemory.m_msg_count       133924                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.directory_controllers.requestToMemory.m_buf_msgs     0.005908                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.directory_controllers.requestToMemory.m_stall_time       361638                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.directory_controllers.requestToMemory.m_avg_stall_time     2.700323                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.directory_controllers.responseFromDir.m_msg_count       183043                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.directory_controllers.responseFromDir.m_buf_msgs     0.008010                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.directory_controllers.responseFromMemory.m_msg_count       133923                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.directory_controllers.responseFromMemory.m_buf_msgs     0.009592                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.directory_controllers.responseToDir.m_msg_count        89474                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.directory_controllers.responseToDir.m_buf_msgs     0.003915                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers.fullyBusyCycles        64093                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.delayHistogram::samples       328219                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.delayHistogram::mean     0.164348                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.delayHistogram::stdev     1.083753                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.delayHistogram::0-3       320834     97.75%     97.75% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.delayHistogram::4-7         2713      0.83%     98.58% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.delayHistogram::8-11         4571      1.39%     99.97% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.delayHistogram::12-15           50      0.02%     99.98% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.delayHistogram::16-19           47      0.01%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.delayHistogram::20-23            3      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.delayHistogram::24-27            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.delayHistogram::total       328219                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.L1Dcache.m_demand_hits      6215617                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.L1Dcache.m_demand_misses       162692                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.L1Dcache.m_demand_accesses      6378309                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.L1Icache.m_demand_hits      4038521                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.L1Icache.m_demand_misses         1640                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.L1Icache.m_demand_accesses      4040161                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.mandatoryQueue.m_msg_count     10418470                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers.mandatoryQueue.m_buf_msgs     0.456031                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers.mandatoryQueue.m_stall_time       815184                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.l1_controllers.mandatoryQueue.m_stall_count           26                       # Number of times messages were stalled (Count)
board.cache_hierarchy.ruby_system.l1_controllers.mandatoryQueue.m_avg_stall_time     0.078244                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.l1_controllers.power_state.pwrStateResidencyTicks::UNDEFINED   7609497885                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.requestFromL1Cache.m_msg_count       326556                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers.requestFromL1Cache.m_buf_msgs     0.028581                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers.requestToL1Cache.m_msg_count         1665                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers.requestToL1Cache.m_buf_msgs     0.000073                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers.responseFromL1Cache.m_msg_count         1665                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers.responseFromL1Cache.m_buf_msgs     0.000146                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers.responseToL1Cache.m_msg_count       326554                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers.responseToL1Cache.m_buf_msgs     0.014290                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   7609497885                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers.unblockFromL1Cache.m_msg_count       162683                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers.unblockFromL1Cache.m_buf_msgs     0.007119                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers.fullyBusyCycles            4                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::samples       673947                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::mean     0.912601                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::stdev     2.780711                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::0-7       613895     91.09%     91.09% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::8-15        55097      8.18%     99.26% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::16-23         4927      0.73%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::24-31           16      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::32-39            6      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::40-47            5      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::48-55            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::total       673947                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.DirRequestFromL2Cache.m_msg_count        93570                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers.DirRequestFromL2Cache.m_buf_msgs     0.008189                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestFromL2Cache.m_msg_count         1673                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestFromL2Cache.m_buf_msgs     0.000073                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestToL2Cache.m_msg_count       326556                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestToL2Cache.m_buf_msgs     0.014341                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestToL2Cache.m_stall_time       382617                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestToL2Cache.m_stall_count           95                       # Number of times messages were stalled (Count)
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestToL2Cache.m_avg_stall_time     1.171673                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.l2_controllers.L2cache.m_demand_hits        70762                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L2cache.m_demand_misses        93570                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L2cache.m_demand_accesses       164332                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.power_state.pwrStateResidencyTicks::UNDEFINED   7609497885                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers.responseFromL2Cache.m_msg_count       416029                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers.responseFromL2Cache.m_buf_msgs     0.025218                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers.responseToL2Cache.m_msg_count       184708                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers.responseToL2Cache.m_buf_msgs     0.008083                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers.unblockToL2Cache.m_msg_count       162683                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers.unblockToL2Cache.m_buf_msgs     0.007119                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.msg_count.Control       515804                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Control      4126432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Request_Control         3330                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Request_Control        26640                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Response_Data       596496                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Response_Data     42947712                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Response_Control       930156                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Response_Control      7441248                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Writeback_Data       116774                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Writeback_Data      8407728                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Writeback_Control       207860                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Writeback_Control      1662880                       (Unspecified)
board.cache_hierarchy.ruby_system.network.int_links0.buffers0.m_msg_count       326556                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links0.buffers0.m_buf_msgs     0.014290                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links0.buffers1.m_msg_count         1665                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links0.buffers1.m_buf_msgs     0.000073                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links0.buffers2.m_msg_count       162683                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links0.buffers2.m_buf_msgs     0.007119                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links2.buffers1.m_msg_count       326554                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links2.buffers1.m_buf_msgs     0.014290                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links2.buffers2.m_msg_count         1665                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links2.buffers2.m_buf_msgs     0.000073                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links3.buffers0.m_msg_count        93570                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links3.buffers0.m_buf_msgs     0.004095                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links3.buffers1.m_msg_count        89474                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links3.buffers1.m_buf_msgs     0.003915                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links5.buffers1.m_msg_count       183043                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links5.buffers1.m_buf_msgs     0.008010                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.power_state.pwrStateResidencyTicks::UNDEFINED   7609497885                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers0.percent_links_utilized     1.896912                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Control::0       164332                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Control::0      1314656                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Request_Control::2         1665                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Request_Control::2        13320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Response_Data::1       164325                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Response_Data::1     11831400                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Response_Control::1       163801                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Response_Control::2       162683                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Response_Control::1      1310408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Response_Control::2      1301464                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Writeback_Data::0        58294                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Writeback_Data::1           93                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Writeback_Data::0      4197168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Writeback_Data::1         6696                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Writeback_Control::0       103930                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Writeback_Control::0       831440                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers1.m_msg_count       326554                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers1.m_buf_msgs     0.014290                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers0.port_buffers2.m_msg_count         1665                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers2.m_buf_msgs     0.000073                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers0.port_buffers3.m_msg_count       326556                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers3.m_buf_msgs     0.025237                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers0.port_buffers3.m_stall_time     83300283                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers3.m_avg_stall_time   255.087284                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers0.port_buffers4.m_msg_count         1665                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers4.m_buf_msgs     0.000073                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers0.port_buffers5.m_msg_count       162683                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers5.m_buf_msgs     0.007120                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers0.port_buffers5.m_stall_time         2664                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers5.m_avg_stall_time     0.016375                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED   7609497885                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.acc_link_utilization 821409.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.link_utilization     3.594578                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.total_msg_count       328219                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.total_msg_bytes     13142552                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.total_data_msg_bytes     10516800                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.total_bw_sat_cy       657300                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.avg_bandwidth         1.61                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.avg_useful_bandwidth         1.29                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_count.Request_Control::2         1665                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_bytes.Request_Control::2        13320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_count.Response_Data::1       164325                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_bytes.Response_Data::1     11831400                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_count.Response_Control::1       162229                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_bytes.Response_Control::1      1297832                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.acc_link_utilization       479000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.link_utilization     2.096157                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.total_msg_count       490904                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.total_msg_bytes      7664000                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.total_data_msg_bytes      3736768                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.total_msg_wait_time     83302947                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.total_bw_sat_cy       238616                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.avg_msg_wait_time   169.692948                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.avg_bandwidth         0.94                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.avg_useful_bandwidth         0.46                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_count.Control::0       164332                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_bytes.Control::0      1314656                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_count.Response_Control::1         1572                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_count.Response_Control::2       162683                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_bytes.Response_Control::1        12576                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_bytes.Response_Control::2      1301464                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_count.Writeback_Data::0        58294                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_count.Writeback_Data::1           93                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_bytes.Writeback_Data::0      4197168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_bytes.Writeback_Data::1         6696                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_count.Writeback_Control::0       103930                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_bytes.Writeback_Control::0       831440                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.percent_links_utilized     2.945331                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Control::0       257902                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Control::0      2063216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Request_Control::2         1665                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Request_Control::2        13320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Response_Data::1       298248                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Response_Data::1     21473856                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Response_Control::1       302395                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Response_Control::2       162683                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Response_Control::1      2419160                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Response_Control::2      1301464                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Writeback_Data::0        58294                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Writeback_Data::1           93                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Writeback_Data::0      4197168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Writeback_Data::1         6696                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Writeback_Control::0       103930                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Writeback_Control::0       831440                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers0.m_msg_count       326556                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers0.m_buf_msgs     0.016758                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers1.port_buffers0.m_stall_time     18779535                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers0.m_avg_stall_time    57.507855                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers1.port_buffers1.m_msg_count       184708                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers1.m_buf_msgs     0.008085                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers1.port_buffers1.m_stall_time        12654                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers1.m_avg_stall_time     0.068508                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers1.port_buffers2.m_msg_count       162683                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers2.m_buf_msgs     0.007120                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers1.port_buffers2.m_stall_time         3663                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers2.m_avg_stall_time     0.022516                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers1.port_buffers4.m_msg_count       326554                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers4.m_buf_msgs     0.015471                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers1.port_buffers4.m_stall_time      8981010                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers4.m_avg_stall_time    27.502373                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers1.port_buffers5.m_msg_count         1665                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers5.m_buf_msgs     0.000073                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers1.port_buffers5.m_stall_time          333                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers5.m_avg_stall_time     0.200000                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers1.port_buffers6.m_msg_count        93570                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers6.m_buf_msgs     0.011218                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers1.port_buffers6.m_stall_time     54203742                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers6.m_avg_stall_time   579.285476                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers1.port_buffers7.m_msg_count        89474                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers7.m_buf_msgs     0.003996                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers1.port_buffers7.m_stall_time       613386                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers7.m_avg_stall_time     6.855466                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED   7609497885                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.acc_link_utilization       944796                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.link_utilization     4.134531                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.total_msg_count       673947                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.total_msg_bytes     15116760                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.total_data_msg_bytes      9725184                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.total_msg_wait_time     18795852                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.total_bw_sat_cy       617855                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.avg_msg_wait_time    27.889214                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.avg_bandwidth         1.85                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.avg_useful_bandwidth         1.19                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_count.Control::0       164332                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_bytes.Control::0      1314656                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_count.Response_Data::1        93569                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_bytes.Response_Data::1      6736968                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_count.Response_Control::1        91046                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_count.Response_Control::2       162683                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_bytes.Response_Control::1       728368                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_bytes.Response_Control::2      1301464                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_count.Writeback_Data::0        58294                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_count.Writeback_Data::1           93                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_bytes.Writeback_Data::0      4197168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_bytes.Writeback_Data::1         6696                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_count.Writeback_Control::0       103930                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_bytes.Writeback_Control::0       831440                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.acc_link_utilization 821409.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.link_utilization     3.594578                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.total_msg_count       328219                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.total_msg_bytes     13142552                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.total_data_msg_bytes     10516800                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.total_msg_wait_time      8981343                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.total_bw_sat_cy       660411                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.avg_msg_wait_time    27.363873                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.avg_bandwidth         1.61                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.avg_useful_bandwidth         1.29                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_count.Request_Control::2         1665                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_bytes.Request_Control::2        13320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_count.Response_Data::1       164325                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_bytes.Response_Data::1     11831400                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_count.Response_Control::1       162229                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_bytes.Response_Control::1      1297832                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.acc_link_utilization       252938                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.link_utilization     1.106885                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.total_msg_count       183044                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.total_msg_bytes      4047008                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.total_data_msg_bytes      2582656                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.total_msg_wait_time     54817128                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.total_bw_sat_cy       162238                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.avg_msg_wait_time   299.475143                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.avg_bandwidth         0.50                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.avg_useful_bandwidth         0.32                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_count.Control::0        93570                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_bytes.Control::0       748560                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_count.Response_Data::1        40354                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_bytes.Response_Data::1      2905488                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_count.Response_Control::1        49120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_bytes.Response_Control::1       392960                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.percent_links_utilized     1.048422                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Control::0        93570                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Control::0       748560                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Response_Data::1       133923                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Response_Data::1      9642456                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Response_Control::1       138594                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Response_Control::1      1108752                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers0.m_msg_count        93570                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers0.m_buf_msgs     0.004095                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers2.port_buffers1.m_msg_count        89474                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers1.m_buf_msgs     0.003915                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers2.port_buffers7.m_msg_count       183043                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers7.m_buf_msgs     0.008025                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers2.port_buffers7.m_stall_time       114885                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers7.m_avg_stall_time     0.627639                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED   7609497885                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.acc_link_utilization       252938                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.link_utilization     1.106885                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.total_msg_count       183044                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.total_msg_bytes      4047008                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.total_data_msg_bytes      2582656                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.total_bw_sat_cy       161460                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.avg_bandwidth         0.50                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.avg_useful_bandwidth         0.32                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Control::0        93570                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Control::0       748560                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Response_Data::1        40354                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Response_Data::1      2905488                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Response_Control::1        49120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Response_Control::1       392960                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.acc_link_utilization 465797.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.link_utilization     2.038381                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.total_msg_count       183043                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.total_msg_bytes      7452760                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.total_data_msg_bytes      5988416                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.total_msg_wait_time       114885                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.total_bw_sat_cy       374277                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.avg_msg_wait_time     0.627639                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.avg_bandwidth         0.91                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.avg_useful_bandwidth         0.73                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.msg_count.Response_Data::1        93569                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.msg_bytes.Response_Data::1      6736968                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.msg_count.Response_Control::1        89474                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.msg_bytes.Response_Control::1       715792                       (Unspecified)
board.cache_hierarchy.ruby_system.power_state.pwrStateResidencyTicks::UNDEFINED   7609497885                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED   7609497885                       # Cumulative time (in ticks) in various power states (Tick)
board.clk_domain.clock                            333                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.ruby_system.directory_controllers::samples    133112.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.priorityMinLatency 0.000000017492                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl.priorityMaxLatency 0.000655819208                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl.numReadWriteTurnArounds         2507                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl.numWriteReadTurnArounds         2507                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl.numStayReadState         220494                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl.numStayWriteState         37793                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl.readReqs                  93570                       # Number of read requests accepted (Count)
board.memory.mem_ctrl.writeReqs                 40354                       # Number of write requests accepted (Count)
board.memory.mem_ctrl.readBursts                93570                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl.writeBursts               40354                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl.servicedByWrQ               791                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl.mergedWrBursts               21                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl.avgRdQLen                  1.26                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.avgWrQLen                 57.14                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.numRdRetry                    0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl.numWrRetry                    0                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl.readPktSize::0                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::1                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::2                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::3                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::4                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::5                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::6            93570                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::0               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::1               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::2               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::3               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::4               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::5               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::6           40354                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.rdQLenPdf::0              67322                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::1              23886                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::2               1462                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::3                 92                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::4                 13                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::5                  3                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::6                  1                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::7                  0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::8                  0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::9                  0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::10                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::11                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::12                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::13                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::14                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::15                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::16                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::17                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::18                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::19                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::20                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::21                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::22                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::23                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::24                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::25                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::26                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::27                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::28                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::29                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::30                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::31                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::32                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::33                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::34                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::35                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::36                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::37                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::38                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::39                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::40                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::41                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::42                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::43                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::44                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::45                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::46                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::47                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::48                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::49                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::50                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::51                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::52                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::53                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::54                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::55                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::56                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::57                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::58                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::59                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::60                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::61                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::62                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::63                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::0                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::1                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::2                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::3                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::4                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::5                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::6                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::7                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::8                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::9                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::10                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::11                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::12                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::13                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::14                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::15                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::16                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::17                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::18                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::19                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::20                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::21                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::22                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::23                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::24                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::25                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::26                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::27                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::28                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::29                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::30                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::31                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::32                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::33                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::34                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::35                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::36                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::37                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::38                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::39                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::40                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::41                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::42                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::43                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::44                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::45                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::46                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::47                78                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::48                80                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::49              1922                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::50              2496                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::51              2508                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::52              2515                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::53              2593                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::54              2559                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::55              2646                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::56              2646                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::57              2574                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::58              2584                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::59              2526                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::60              2519                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::61              2508                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::62              2508                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::63              2509                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::64              2510                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::65                 5                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::66                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::67                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::68                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::69                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::70                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::71                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::72                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::73                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::74                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::75                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::76                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::77                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::78                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::79                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::80                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::81                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::82                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::83                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::84                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::85                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::86                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::87                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::88                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::89                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::90                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::91                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::92                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::93                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::94                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::95                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::96                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::97                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::98                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::99                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::100                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::101                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::102                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::103                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::104                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::105                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::106                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::107                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::108                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::109                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::110                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::111                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::112                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::113                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::114                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::115                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::116                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::117                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::118                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::119                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::120                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::121                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::122                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::123                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::124                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::125                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::126                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::127                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdPerTurnAround::samples         2507                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::mean    36.998404                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::gmean    22.379004                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::stdev    77.749300                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::0-31         2094     83.53%     83.53% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::32-63          153      6.10%     89.63% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::64-95           67      2.67%     92.30% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::96-127           36      1.44%     93.74% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::128-159           32      1.28%     95.01% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::160-191           31      1.24%     96.25% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::192-223           25      1.00%     97.25% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::224-255           15      0.60%     97.85% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::256-287           10      0.40%     98.24% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::288-319           12      0.48%     98.72% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::320-351           12      0.48%     99.20% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::352-383            6      0.24%     99.44% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::384-415            2      0.08%     99.52% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::416-447            2      0.08%     99.60% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::448-479            1      0.04%     99.64% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::480-511            1      0.04%     99.68% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::640-671            1      0.04%     99.72% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::736-767            1      0.04%     99.76% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::832-863            2      0.08%     99.84% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::864-895            1      0.04%     99.88% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::992-1023            1      0.04%     99.92% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::1184-1215            1      0.04%     99.96% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::1568-1599            1      0.04%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::total         2507                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.wrPerTurnAround::samples         2507                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::mean    16.065018                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::gmean    16.061187                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::stdev     0.365295                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::16         2428     96.85%     96.85% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::17            2      0.08%     96.93% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::18           70      2.79%     99.72% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::19            7      0.28%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::total         2507                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.bytesReadWrQ              50624                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl.bytesReadSys            5988480                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl.bytesWrittenSys         2582656                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl.avgRdBWSys         786974395.74884641                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.avgWrBWSys         339399003.59141767                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.totGap               7609425291                       # Total gap between requests (Tick)
board.memory.mem_ctrl.avgGap                 56818.98                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.ruby_system.directory_controllers      5937856                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorWriteBytes::cache_hierarchy.ruby_system.directory_controllers      2577600                       # Per-requestor bytes write to memory (Byte)
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.ruby_system.directory_controllers 780321657.189080119133                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorWriteRate::cache_hierarchy.ruby_system.directory_controllers 338734570.789620518684                       # Per-requestor bytes write to memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.ruby_system.directory_controllers        93570                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorWriteAccesses::cache_hierarchy.ruby_system.directory_controllers        40354                       # Per-requestor write serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.ruby_system.directory_controllers   3270836793                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorWriteTotalLat::cache_hierarchy.ruby_system.directory_controllers 426274906744                       # Per-requestor write total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.ruby_system.directory_controllers     34956.04                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorWriteAvgLat::cache_hierarchy.ruby_system.directory_controllers  10563386.70                       # Per-requestor write average memory access latency ((Tick/Count))
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.ruby_system.directory_controllers      5988480                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::total      5988480                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesWritten::cache_hierarchy.ruby_system.directory_controllers      2582656                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl.dram.bytesWritten::total      2582656                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.ruby_system.directory_controllers        93570                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::total        93570                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numWrites::cache_hierarchy.ruby_system.directory_controllers        40354                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numWrites::total        40354                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.ruby_system.directory_controllers    786974396                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::total    786974396                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwWrite::cache_hierarchy.ruby_system.directory_controllers    339399004                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwWrite::total    339399004                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.ruby_system.directory_controllers   1126373399                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::total   1126373399                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.readBursts           92779                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl.dram.writeBursts          40275                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::0         3111                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::1         3325                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::2         3345                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::3         3094                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::4         3061                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::5         2892                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::6         2727                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::7         2804                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::8         2756                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::9         2720                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::10         2684                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::11         2628                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::12         2616                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::13         2620                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::14         2555                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::15         2645                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::16         2503                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::17         2563                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::18         2591                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::19         2507                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::20         2147                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::21         2289                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::22         2635                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::23         3127                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::24         3315                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::25         3374                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::26         3215                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::27         3364                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::28         3358                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::29         3406                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::30         3384                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::31         3418                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::0         1247                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::1         1429                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::2         1364                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::3         1270                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::4         1303                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::5         1158                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::6         1140                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::7         1157                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::8         1152                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::9         1094                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::10         1042                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::11         1012                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::12         1010                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::13         1012                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::14         1011                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::15         1011                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::16         1010                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::17         1014                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::18         1010                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::19         1075                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::20          824                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::21         1063                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::22         1280                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::23         1554                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::24         1624                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::25         1657                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::26         1645                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::27         1641                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::28         1606                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::29         1621                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::30         1613                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::31         1626                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.totQLat         1647946525                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl.dram.totBusLat        309139628                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl.dram.totMemAccLat    3270836793                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl.dram.avgQLat           17762.06                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgBusLat          3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgMemAccLat      35254.06                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.readRowHits          56775                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl.dram.writeRowHits         24019                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl.dram.readRowHitRate        61.19                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl.dram.writeRowHitRate        59.64                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl.dram.bytesPerActivate::samples        52248                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::mean   162.916552                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::gmean   114.242033                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::stdev   201.697707                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::0-127        25055     47.95%     47.95% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::128-255        19789     37.88%     85.83% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::256-383         3215      6.15%     91.98% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::384-511          919      1.76%     93.74% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::512-639          649      1.24%     94.98% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::640-767          326      0.62%     95.61% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::768-895          240      0.46%     96.07% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::896-1023          235      0.45%     96.52% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::1024-1151         1820      3.48%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::total        52248                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesRead          5937856                       # Total bytes read (Byte)
board.memory.mem_ctrl.dram.bytesWritten       2577600                       # Total bytes written (Byte)
board.memory.mem_ctrl.dram.avgRdBW         780.321657                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.avgWrBW         338.734571                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.peakBW            19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl.dram.busUtil               5.83                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl.dram.busUtilRead           4.06                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl.dram.busUtilWrite          1.76                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl.dram.pageHitRate          60.72                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   7609497885                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl.dram.rank0.actEnergy 38987518.752000                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preEnergy 68803189.711200                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.readEnergy 125029720.099200                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.writeEnergy 43434939.072000                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.refreshEnergy 660310871.959204                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actBackEnergy 2832826070.138394                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preBackEnergy 528083674.003205                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.totalEnergy 4297475983.735198                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.averagePower   564.751584                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::IDLE   1589264270                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::REF    341950000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT   5678283615                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.actEnergy 42505471.008000                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preEnergy 75030245.892000                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.readEnergy 129454021.670400                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.writeEnergy 51576041.328000                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.refreshEnergy 660310871.959204                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actBackEnergy 2981435016.772796                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preBackEnergy 425490695.616003                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.totalEnergy 4365802364.246401                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.averagePower   573.730676                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::IDLE   1274658003                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::REF    341950000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT   5992889882                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   7609497885                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.numCycles         22851346                       # Number of cpu cycles simulated (Cycle)
board.processor.cores.core.cpi               1.352393                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores.core.ipc               0.739430                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores.core.instsAdded        43902741                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores.core.nonSpecInstsAdded          364                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores.core.instsIssued       41512785                       # Number of instructions issued (Count)
board.processor.cores.core.squashedInstsIssued       118625                       # Number of squashed instructions issued (Count)
board.processor.cores.core.squashedInstsExamined      8931373                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores.core.squashedOperandsExamined     13626953                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores.core.squashedNonSpecRemoved          274                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores.core.numIssuedDist::samples     21014439                       # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::mean     1.975441                       # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::stdev     2.385495                       # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::0      9776116     46.52%     46.52% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::1      1843045      8.77%     55.29% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::2      2046016      9.74%     65.03% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::3      2086265      9.93%     74.96% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::4      1545218      7.35%     82.31% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::5      1110573      5.28%     87.59% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::6      1262564      6.01%     93.60% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::7       747344      3.56%     97.16% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::8       597298      2.84%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::total     21014439                       # Number of insts issued each cycle (Count)
board.processor.cores.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::IntAlu       373275     60.34%     60.34% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::IntMult            0      0.00%     60.34% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::IntDiv            0      0.00%     60.34% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatAdd            0      0.00%     60.34% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatCmp            0      0.00%     60.34% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatCvt            0      0.00%     60.34% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatMult            0      0.00%     60.34% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatMultAcc            0      0.00%     60.34% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatDiv            0      0.00%     60.34% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatMisc            0      0.00%     60.34% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatSqrt            0      0.00%     60.34% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdAdd            0      0.00%     60.34% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdAddAcc            0      0.00%     60.34% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdAlu        10029      1.62%     61.97% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdCmp            0      0.00%     61.97% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdCvt           30      0.00%     61.97% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdMisc            0      0.00%     61.97% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdMult            0      0.00%     61.97% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdMultAcc            0      0.00%     61.97% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdMatMultAcc            0      0.00%     61.97% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdShift            0      0.00%     61.97% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdShiftAcc            0      0.00%     61.97% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdDiv            0      0.00%     61.97% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdSqrt            0      0.00%     61.97% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatAdd            0      0.00%     61.97% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatAlu            0      0.00%     61.97% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatCmp            0      0.00%     61.97% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatCvt            0      0.00%     61.97% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatDiv            0      0.00%     61.97% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatMisc            0      0.00%     61.97% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatMult            0      0.00%     61.97% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatMultAcc            0      0.00%     61.97% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%     61.97% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatSqrt            0      0.00%     61.97% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdReduceAdd            0      0.00%     61.97% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdReduceAlu            0      0.00%     61.97% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdReduceCmp            0      0.00%     61.97% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     61.97% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     61.97% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdAes            0      0.00%     61.97% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdAesMix            0      0.00%     61.97% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdSha1Hash            0      0.00%     61.97% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdSha1Hash2            0      0.00%     61.97% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdSha256Hash            0      0.00%     61.97% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdSha256Hash2            0      0.00%     61.97% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdShaSigma2            0      0.00%     61.97% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdShaSigma3            0      0.00%     61.97% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdPredAlu            0      0.00%     61.97% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::Matrix            0      0.00%     61.97% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::MatrixMov            0      0.00%     61.97% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::MatrixOP            0      0.00%     61.97% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::MemRead       100418     16.23%     78.20% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::MemWrite         3413      0.55%     78.76% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatMemRead        93545     15.12%     93.88% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatMemWrite        37868      6.12%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statIssuedInstType_0::No_OpClass       953904      2.30%      2.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::IntAlu     29972833     72.20%     74.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::IntMult        32883      0.08%     74.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::IntDiv       103123      0.25%     74.83% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatAdd        33472      0.08%     74.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatCmp            0      0.00%     74.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatCvt            0      0.00%     74.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatMult            0      0.00%     74.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     74.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatDiv            0      0.00%     74.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatMisc            0      0.00%     74.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatSqrt            0      0.00%     74.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdAdd       317410      0.76%     75.67% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     75.67% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdAlu       408361      0.98%     76.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdCmp            2      0.00%     76.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdCvt       641292      1.54%     78.20% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdMisc       378251      0.91%     79.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdMult            0      0.00%     79.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     79.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     79.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdShift            7      0.00%     79.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     79.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdDiv            0      0.00%     79.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdSqrt            0      0.00%     79.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     79.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     79.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     79.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     79.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     79.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     79.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     79.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdAes            0      0.00%     79.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdAesMix            0      0.00%     79.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::Matrix            0      0.00%     79.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::MatrixMov            0      0.00%     79.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::MatrixOP            0      0.00%     79.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::MemRead      4629755     11.15%     90.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::MemWrite      2279443      5.49%     95.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatMemRead      1244910      3.00%     98.75% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatMemWrite       517139      1.25%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::total     41512785                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.issueRate         1.816645                       # Inst issue rate ((Count/Cycle))
board.processor.cores.core.fuBusy              618578                       # FU busy when requested (Count)
board.processor.cores.core.fuBusyRate        0.014901                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores.core.intInstQueueReads     97351916                       # Number of integer instruction queue reads (Count)
board.processor.cores.core.intInstQueueWrites     48182646                       # Number of integer instruction queue writes (Count)
board.processor.cores.core.intInstQueueWakeupAccesses     37483569                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores.core.fpInstQueueReads      7425296                       # Number of floating instruction queue reads (Count)
board.processor.cores.core.fpInstQueueWrites      4651968                       # Number of floating instruction queue writes (Count)
board.processor.cores.core.fpInstQueueWakeupAccesses      3447413                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores.core.intAluAccesses     37397572                       # Number of integer alu accesses (Count)
board.processor.cores.core.fpAluAccesses      3779887                       # Number of floating point alu accesses (Count)
board.processor.cores.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores.core.numSquashedInsts       272655                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores.core.numSwp                   0                       # Number of swp insts executed (Count)
board.processor.cores.core.timesIdled           10981                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores.core.idleCycles         1836907                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores.core.MemDepUnit__0.insertedLoads      5978418                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__0.insertedStores      2939269                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__0.conflictingLoads       144346                       # Number of conflicting loads. (Count)
board.processor.cores.core.MemDepUnit__0.conflictingStores        63335                       # Number of conflicting stores. (Count)
board.processor.cores.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores.core.branchPred.lookups      4695673                       # Number of BP lookups (Count)
board.processor.cores.core.branchPred.condPredicted      2991705                       # Number of conditional branches predicted (Count)
board.processor.cores.core.branchPred.condIncorrect       175286                       # Number of conditional branches incorrect (Count)
board.processor.cores.core.branchPred.BTBLookups      1869756                       # Number of BTB lookups (Count)
board.processor.cores.core.branchPred.BTBUpdates       119317                       # Number of BTB updates (Count)
board.processor.cores.core.branchPred.BTBHits      1839448                       # Number of BTB hits (Count)
board.processor.cores.core.branchPred.BTBHitRatio     0.983790                       # BTB Hit Ratio (Ratio)
board.processor.cores.core.branchPred.RASUsed       532507                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores.core.branchPred.RASIncorrect           19                       # Number of incorrect RAS predictions. (Count)
board.processor.cores.core.branchPred.indirectLookups       520172                       # Number of indirect predictor lookups. (Count)
board.processor.cores.core.branchPred.indirectHits       506891                       # Number of indirect target hits. (Count)
board.processor.cores.core.branchPred.indirectMisses        13281                       # Number of indirect misses. (Count)
board.processor.cores.core.branchPred.indirectMispredicted         1223                       # Number of mispredicted indirect branches. (Count)
board.processor.cores.core.commit.commitSquashedInsts      8576677                       # The number of squashed insts skipped by commit (Count)
board.processor.cores.core.commit.commitNonSpecStalls           90                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores.core.commit.branchMispredicts       119126                       # The number of times a branch was mispredicted (Count)
board.processor.cores.core.commit.numCommittedDist::samples     19841295                       # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::mean     1.762573                       # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::stdev     2.730096                       # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::0     11345733     57.18%     57.18% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::1      1717925      8.66%     65.84% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::2      1825683      9.20%     75.04% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::3      1229992      6.20%     81.24% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::4       616680      3.11%     84.35% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::5       182654      0.92%     85.27% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::6       341072      1.72%     86.99% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::7       166411      0.84%     87.83% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::8      2415145     12.17%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::total     19841295                       # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.amos              0                       # Number of atomic instructions committed (Count)
board.processor.cores.core.commit.membars           60                       # Number of memory barriers committed (Count)
board.processor.cores.core.commit.functionCalls       407890                       # Number of function calls committed. (Count)
board.processor.cores.core.commit.committedInstType_0::No_OpClass       721041      2.06%      2.06% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::IntAlu     25439675     72.74%     74.81% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::IntMult        24478      0.07%     74.88% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::IntDiv        94833      0.27%     75.15% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatAdd        30164      0.09%     75.23% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatCmp            0      0.00%     75.23% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatCvt            0      0.00%     75.23% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatMult            0      0.00%     75.23% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     75.23% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatDiv            0      0.00%     75.23% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatMisc            0      0.00%     75.23% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatSqrt            0      0.00%     75.23% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdAdd       250878      0.72%     75.95% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     75.95% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdAlu       321105      0.92%     76.87% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdCmp            2      0.00%     76.87% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdCvt       501814      1.43%     78.30% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdMisc       310348      0.89%     79.19% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdMult            0      0.00%     79.19% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdShift            3      0.00%     79.19% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.19% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdDiv            0      0.00%     79.19% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdSqrt            0      0.00%     79.19% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.19% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.19% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.19% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.19% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.19% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.19% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.19% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.19% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.19% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.19% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.19% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.19% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.19% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdAes            0      0.00%     79.19% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdAesMix            0      0.00%     79.19% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.19% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.19% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.19% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.19% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.19% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.19% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.19% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::Matrix            0      0.00%     79.19% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::MatrixMov            0      0.00%     79.19% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::MatrixOP            0      0.00%     79.19% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::MemRead      3884988     11.11%     90.30% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::MemWrite      2024095      5.79%     96.09% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatMemRead       896546      2.56%     98.65% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatMemWrite       471756      1.35%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::total     34971726                       # Class of committed instruction (Count)
board.processor.cores.core.commit.commitEligibleSamples      2415145                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores.core.commitStats0.numInsts     16896977                       # Number of instructions committed (thread level) (Count)
board.processor.cores.core.commitStats0.numOps     34971726                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores.core.commitStats0.numInstsNotNOP     16896977                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores.core.commitStats0.numOpsNotNOP     34971726                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores.core.commitStats0.cpi     1.352393                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores.core.commitStats0.ipc     0.739430                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores.core.commitStats0.numMemRefs      7277385                       # Number of memory references committed (Count)
board.processor.cores.core.commitStats0.numFpInsts      2866902                       # Number of float instructions (Count)
board.processor.cores.core.commitStats0.numIntInsts     32886274                       # Number of integer instructions (Count)
board.processor.cores.core.commitStats0.numLoadInsts      4781534                       # Number of load instructions (Count)
board.processor.cores.core.commitStats0.numStoreInsts      2495851                       # Number of store instructions (Count)
board.processor.cores.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores.core.commitStats0.committedInstType::No_OpClass       721041      2.06%      2.06% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::IntAlu     25439675     72.74%     74.81% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::IntMult        24478      0.07%     74.88% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::IntDiv        94833      0.27%     75.15% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatAdd        30164      0.09%     75.23% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatCmp            0      0.00%     75.23% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatCvt            0      0.00%     75.23% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatMult            0      0.00%     75.23% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     75.23% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatDiv            0      0.00%     75.23% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatMisc            0      0.00%     75.23% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     75.23% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdAdd       250878      0.72%     75.95% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     75.95% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdAlu       321105      0.92%     76.87% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdCmp            2      0.00%     76.87% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdCvt       501814      1.43%     78.30% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdMisc       310348      0.89%     79.19% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdMult            0      0.00%     79.19% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdShift            3      0.00%     79.19% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdDiv            0      0.00%     79.19% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.19% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     79.19% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.19% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.19% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     79.19% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     79.19% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.19% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.19% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.19% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.19% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.19% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.19% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.19% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.19% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdAes            0      0.00%     79.19% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.19% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.19% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.19% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.19% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.19% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.19% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.19% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.19% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::Matrix            0      0.00%     79.19% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::MatrixMov            0      0.00%     79.19% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::MatrixOP            0      0.00%     79.19% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::MemRead      3884988     11.11%     90.30% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::MemWrite      2024095      5.79%     96.09% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatMemRead       896546      2.56%     98.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatMemWrite       471756      1.35%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::total     34971726                       # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedControl::IsControl      3424724                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsDirectControl      2667402                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsIndirectControl       757322                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsCondControl      2230210                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsUncondControl      1194514                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsCall       407890                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsReturn       407885                       # Class of control type instructions committed (Count)
board.processor.cores.core.decode.idleCycles      3642405                       # Number of cycles decode is idle (Cycle)
board.processor.cores.core.decode.blockedCycles     10395052                       # Number of cycles decode is blocked (Cycle)
board.processor.cores.core.decode.runCycles      6016182                       # Number of cycles decode is running (Cycle)
board.processor.cores.core.decode.unblockCycles       829563                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores.core.decode.squashCycles       131237                       # Number of cycles decode is squashing (Cycle)
board.processor.cores.core.decode.branchResolved      1781902                       # Number of times decode resolved a branch (Count)
board.processor.cores.core.decode.branchMispred        56544                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores.core.decode.decodedInsts     45417498                       # Number of instructions handled by decode (Count)
board.processor.cores.core.decode.squashedInsts       191656                       # Number of squashed instructions handled by decode (Count)
board.processor.cores.core.executeStats0.numInsts     41240130                       # Number of executed instructions (Count)
board.processor.cores.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores.core.executeStats0.numBranches      4052046                       # Number of branches executed (Count)
board.processor.cores.core.executeStats0.numLoadInsts      5811746                       # Number of load instructions executed (Count)
board.processor.cores.core.executeStats0.numStoreInsts      2767366                       # Number of stores executed (Count)
board.processor.cores.core.executeStats0.instRate     1.804713                       # Inst execution rate ((Count/Cycle))
board.processor.cores.core.executeStats0.numCCRegReads     25191703                       # Number of times the CC registers were read (Count)
board.processor.cores.core.executeStats0.numCCRegWrites     11327533                       # Number of times the CC registers were written (Count)
board.processor.cores.core.executeStats0.numFpRegReads      4855029                       # Number of times the floating registers were read (Count)
board.processor.cores.core.executeStats0.numFpRegWrites      2627844                       # Number of times the floating registers were written (Count)
board.processor.cores.core.executeStats0.numIntRegReads     51232487                       # Number of times the integer registers were read (Count)
board.processor.cores.core.executeStats0.numIntRegWrites     28495548                       # Number of times the integer registers were written (Count)
board.processor.cores.core.executeStats0.numMemRefs      8579112                       # Number of memory refs (Count)
board.processor.cores.core.executeStats0.numMiscRegReads     16116450                       # Number of times the Misc registers were read (Count)
board.processor.cores.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores.core.fetch.predictedBranches      2878846                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores.core.fetch.cycles      16408951                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores.core.fetch.squashCycles       375272                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores.core.fetch.miscStallCycles         1572                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores.core.fetch.pendingTrapStallCycles         1617                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores.core.fetch.icacheWaitRetryStallCycles       163659                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores.core.fetch.cacheLines      4040599                       # Number of cache lines fetched (Count)
board.processor.cores.core.fetch.icacheSquashes        43145                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores.core.fetch.nisnDist::samples     21014439                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::mean     2.245674                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::stdev     3.275594                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::0     13425587     63.89%     63.89% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::1       237007      1.13%     65.02% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::2       514740      2.45%     67.46% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::3       482233      2.29%     69.76% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::4       729171      3.47%     73.23% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::5       585927      2.79%     76.02% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::6       623469      2.97%     78.98% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::7       439189      2.09%     81.07% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::8      3977116     18.93%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::total     21014439                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetchStats0.numInsts     22693663                       # Number of instructions fetched (thread level) (Count)
board.processor.cores.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores.core.fetchStats0.fetchRate     0.993100                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores.core.fetchStats0.numBranches      4695673                       # Number of branches fetched (Count)
board.processor.cores.core.fetchStats0.branchRate     0.205488                       # Number of branch fetches per cycle (Ratio)
board.processor.cores.core.fetchStats0.icacheStallCycles      4251004                       # ICache total stall cycles (Cycle)
board.processor.cores.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores.core.iew.squashCycles       131237                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores.core.iew.blockCycles      5483710                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores.core.iew.unblockCycles       178696                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores.core.iew.dispatchedInsts     43903105                       # Number of instructions dispatched to IQ (Count)
board.processor.cores.core.iew.dispSquashedInsts         9066                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores.core.iew.dispLoadInsts      5978418                       # Number of dispatched load instructions (Count)
board.processor.cores.core.iew.dispStoreInsts      2939269                       # Number of dispatched store instructions (Count)
board.processor.cores.core.iew.dispNonSpecInsts          123                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores.core.iew.iqFullEvents        52995                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores.core.iew.lsqFullEvents        93709                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores.core.iew.memOrderViolationEvents          136                       # Number of memory order violations (Count)
board.processor.cores.core.iew.predictedTakenIncorrect        61409                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores.core.iew.predictedNotTakenIncorrect        81293                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores.core.iew.branchMispredicts       142702                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores.core.iew.instsToCommit     41039580                       # Cumulative count of insts sent to commit (Count)
board.processor.cores.core.iew.writebackCount     40930982                       # Cumulative count of insts written-back (Count)
board.processor.cores.core.iew.producerInst     28994182                       # Number of instructions producing a value (Count)
board.processor.cores.core.iew.consumerInst     55148877                       # Number of instructions consuming a value (Count)
board.processor.cores.core.iew.wbRate        1.791185                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores.core.iew.wbFanout      0.525744                       # Average fanout of values written-back ((Count/Count))
board.processor.cores.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores.core.lsq0.forwLoads       944659                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores.core.lsq0.squashedLoads      1196884                       # Number of loads squashed (Count)
board.processor.cores.core.lsq0.ignoredResponses         1337                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores.core.lsq0.memOrderViolation          136                       # Number of memory ordering violations (Count)
board.processor.cores.core.lsq0.squashedStores       443418                       # Number of stores squashed (Count)
board.processor.cores.core.lsq0.rescheduledLoads         9993                       # Number of loads that were rescheduled (Count)
board.processor.cores.core.lsq0.blockedByCache        22065                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores.core.lsq0.loadToUse::samples      4781534                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::mean    17.732864                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::stdev    62.005814                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::0-9      4342678     90.82%     90.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::10-19        85867      1.80%     92.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::20-29         4837      0.10%     92.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::30-39         1337      0.03%     92.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::40-49          942      0.02%     92.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::50-59         2120      0.04%     92.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::60-69         1516      0.03%     92.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::70-79          899      0.02%     92.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::80-89          668      0.01%     92.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::90-99          739      0.02%     92.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::100-109         2870      0.06%     92.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::110-119         4276      0.09%     93.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::120-129         2816      0.06%     93.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::130-139        24736      0.52%     93.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::140-149        43015      0.90%     94.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::150-159        24822      0.52%     95.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::160-169        16708      0.35%     95.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::170-179        28635      0.60%     95.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::180-189        21416      0.45%     96.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::190-199        35427      0.74%     97.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::200-209        14606      0.31%     97.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::210-219        32137      0.67%     98.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::220-229        33038      0.69%     98.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::230-239        25219      0.53%     99.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::240-249         1076      0.02%     99.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::250-259          430      0.01%     99.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::260-269          242      0.01%     99.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::270-279          540      0.01%     99.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::280-289          543      0.01%     99.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::290-299          956      0.02%     99.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::overflows        26423      0.55%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::max_value         1745                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::total      4781534                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.mmu.dtb.rdAccesses      5687737                       # TLB accesses on read requests (Count)
board.processor.cores.core.mmu.dtb.wrAccesses      2767366                       # TLB accesses on write requests (Count)
board.processor.cores.core.mmu.dtb.rdMisses        68973                       # TLB misses on read requests (Count)
board.processor.cores.core.mmu.dtb.wrMisses         1355                       # TLB misses on write requests (Count)
board.processor.cores.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7609497885                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores.core.mmu.itb.wrAccesses      4040871                       # TLB accesses on write requests (Count)
board.processor.cores.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores.core.mmu.itb.wrMisses          364                       # TLB misses on write requests (Count)
board.processor.cores.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7609497885                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.power_state.pwrStateResidencyTicks::ON   7609497885                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.rename.squashCycles       131237                       # Number of cycles rename is squashing (Cycle)
board.processor.cores.core.rename.idleCycles      4037643                       # Number of cycles rename is idle (Cycle)
board.processor.cores.core.rename.blockCycles      8308402                       # Number of cycles rename is blocking (Cycle)
board.processor.cores.core.rename.serializeStallCycles         1579                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores.core.rename.runCycles      6399968                       # Number of cycles rename is running (Cycle)
board.processor.cores.core.rename.unblockCycles      2135610                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores.core.rename.renamedInsts     44838546                       # Number of instructions processed by rename (Count)
board.processor.cores.core.rename.ROBFullEvents       109081                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores.core.rename.IQFullEvents      1459844                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores.core.rename.SQFullEvents       378929                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores.core.rename.renamedOperands     71759198                       # Number of destination operands rename has renamed (Count)
board.processor.cores.core.rename.lookups    151860800                       # Number of register rename lookups that rename has made (Count)
board.processor.cores.core.rename.intLookups     57359957                       # Number of integer rename lookups (Count)
board.processor.cores.core.rename.fpLookups      5237027                       # Number of floating rename lookups (Count)
board.processor.cores.core.rename.committedMaps     55271980                       # Number of HB maps that are committed (Count)
board.processor.cores.core.rename.undoneMaps     16487209                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores.core.rename.serializing           48                       # count of serializing insts renamed (Count)
board.processor.cores.core.rename.tempSerializing           47                       # count of temporary serializing insts renamed (Count)
board.processor.cores.core.rename.skidInsts      4152383                       # count of insts added to the skid buffer (Count)
board.processor.cores.core.rob.reads         60818657                       # The number of ROB reads (Count)
board.processor.cores.core.rob.writes        88279604                       # The number of ROB writes (Count)
board.processor.cores.core.thread_0.numInsts     16896977                       # Number of Instructions committed (Count)
board.processor.cores.core.thread_0.numOps     34971726                       # Number of Ops committed (Count)
board.processor.cores.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores.core.workload.numSyscalls        10030                       # Number of system calls (Count)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
