// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.3
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

/***************************** Include Files *********************************/
#include "xcopia_mem.h"

/************************** Function Implementation *************************/
#ifndef __linux__
int XCopia_mem_CfgInitialize(XCopia_mem *InstancePtr, XCopia_mem_Config *ConfigPtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(ConfigPtr != NULL);

    InstancePtr->Axilites_BaseAddress = ConfigPtr->Axilites_BaseAddress;
    InstancePtr->Ctrl_bus_BaseAddress = ConfigPtr->Ctrl_bus_BaseAddress;
    InstancePtr->IsReady = XIL_COMPONENT_IS_READY;

    return XST_SUCCESS;
}
#endif

void XCopia_mem_Start(XCopia_mem *InstancePtr) {
    u32 Data;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCopia_mem_ReadReg(InstancePtr->Axilites_BaseAddress, XCOPIA_MEM_AXILITES_ADDR_AP_CTRL) & 0x80;
    XCopia_mem_WriteReg(InstancePtr->Axilites_BaseAddress, XCOPIA_MEM_AXILITES_ADDR_AP_CTRL, Data | 0x01);
}

u32 XCopia_mem_IsDone(XCopia_mem *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCopia_mem_ReadReg(InstancePtr->Axilites_BaseAddress, XCOPIA_MEM_AXILITES_ADDR_AP_CTRL);
    return (Data >> 1) & 0x1;
}

u32 XCopia_mem_IsIdle(XCopia_mem *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCopia_mem_ReadReg(InstancePtr->Axilites_BaseAddress, XCOPIA_MEM_AXILITES_ADDR_AP_CTRL);
    return (Data >> 2) & 0x1;
}

u32 XCopia_mem_IsReady(XCopia_mem *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCopia_mem_ReadReg(InstancePtr->Axilites_BaseAddress, XCOPIA_MEM_AXILITES_ADDR_AP_CTRL);
    // check ap_start to see if the pcore is ready for next input
    return !(Data & 0x1);
}

void XCopia_mem_EnableAutoRestart(XCopia_mem *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XCopia_mem_WriteReg(InstancePtr->Axilites_BaseAddress, XCOPIA_MEM_AXILITES_ADDR_AP_CTRL, 0x80);
}

void XCopia_mem_DisableAutoRestart(XCopia_mem *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XCopia_mem_WriteReg(InstancePtr->Axilites_BaseAddress, XCOPIA_MEM_AXILITES_ADDR_AP_CTRL, 0);
}

u32 XCopia_mem_Get_return(XCopia_mem *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCopia_mem_ReadReg(InstancePtr->Axilites_BaseAddress, XCOPIA_MEM_AXILITES_ADDR_AP_RETURN);
    return Data;
}
void XCopia_mem_Set_source(XCopia_mem *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XCopia_mem_WriteReg(InstancePtr->Axilites_BaseAddress, XCOPIA_MEM_AXILITES_ADDR_SOURCE_DATA, Data);
}

u32 XCopia_mem_Get_source(XCopia_mem *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCopia_mem_ReadReg(InstancePtr->Axilites_BaseAddress, XCOPIA_MEM_AXILITES_ADDR_SOURCE_DATA);
    return Data;
}

void XCopia_mem_Set_start(XCopia_mem *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XCopia_mem_WriteReg(InstancePtr->Ctrl_bus_BaseAddress, XCOPIA_MEM_CTRL_BUS_ADDR_START_DATA, Data);
}

u32 XCopia_mem_Get_start(XCopia_mem *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCopia_mem_ReadReg(InstancePtr->Ctrl_bus_BaseAddress, XCOPIA_MEM_CTRL_BUS_ADDR_START_DATA);
    return Data;
}

void XCopia_mem_InterruptGlobalEnable(XCopia_mem *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XCopia_mem_WriteReg(InstancePtr->Axilites_BaseAddress, XCOPIA_MEM_AXILITES_ADDR_GIE, 1);
}

void XCopia_mem_InterruptGlobalDisable(XCopia_mem *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XCopia_mem_WriteReg(InstancePtr->Axilites_BaseAddress, XCOPIA_MEM_AXILITES_ADDR_GIE, 0);
}

void XCopia_mem_InterruptEnable(XCopia_mem *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XCopia_mem_ReadReg(InstancePtr->Axilites_BaseAddress, XCOPIA_MEM_AXILITES_ADDR_IER);
    XCopia_mem_WriteReg(InstancePtr->Axilites_BaseAddress, XCOPIA_MEM_AXILITES_ADDR_IER, Register | Mask);
}

void XCopia_mem_InterruptDisable(XCopia_mem *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XCopia_mem_ReadReg(InstancePtr->Axilites_BaseAddress, XCOPIA_MEM_AXILITES_ADDR_IER);
    XCopia_mem_WriteReg(InstancePtr->Axilites_BaseAddress, XCOPIA_MEM_AXILITES_ADDR_IER, Register & (~Mask));
}

void XCopia_mem_InterruptClear(XCopia_mem *InstancePtr, u32 Mask) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XCopia_mem_WriteReg(InstancePtr->Axilites_BaseAddress, XCOPIA_MEM_AXILITES_ADDR_ISR, Mask);
}

u32 XCopia_mem_InterruptGetEnabled(XCopia_mem *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XCopia_mem_ReadReg(InstancePtr->Axilites_BaseAddress, XCOPIA_MEM_AXILITES_ADDR_IER);
}

u32 XCopia_mem_InterruptGetStatus(XCopia_mem *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XCopia_mem_ReadReg(InstancePtr->Axilites_BaseAddress, XCOPIA_MEM_AXILITES_ADDR_ISR);
}

