Command: /home/users14/ad477306/Verilog/Lab3/./simv -l SR_Latch.log
Chronologic VCS simulator copyright 1991-2017
Contains Synopsys proprietary information.
Compiler version N-2017.12-SP2-9_Full64; Runtime version N-2017.12-SP2-9_Full64;  Feb 27 21:21 2023
VCD+ Writer N-2017.12-SP2-9_Full64 Copyright (c) 1991-2017 by Synopsys Inc.
                   0:  s0 = x,  s1 = x,  r0 = x,  r1 = x,  |  Q = x, Qnot = x
                  15:  s0 = 0,  s1 = 0,  r0 = x,  r1 = x,  |  Q = x, Qnot = x
                  30:  s0 = 0,  s1 = 1,  r0 = x,  r1 = x,  |  Q = x, Qnot = x
                  45:  s0 = 0,  s1 = 1,  r0 = 0,  r1 = 0,  |  Q = x, Qnot = x
                  60:  s0 = 0,  s1 = 1,  r0 = 0,  r1 = 1,  |  Q = x, Qnot = x
$finish called from file "SR_Latch2_tb.v", line 43.
$finish at simulation time                   75
           V C S   S i m u l a t i o n   R e p o r t 
Time: 75 ns
CPU Time:      0.280 seconds;       Data structure size:   0.0Mb
Mon Feb 27 21:21:11 2023
