// Seed: 3226496530
module module_0 (
    output wand id_0,
    input supply1 id_1
    , id_7,
    input tri id_2,
    output tri1 id_3,
    input wor id_4,
    input tri id_5
);
  wire id_8;
  assign id_0 = 1;
  initial id_7 <= id_7;
  wire id_9, id_10, id_11;
endmodule
module module_1 (
    input supply1 id_0,
    output wand id_1,
    output wor id_2,
    input wor id_3,
    output wire id_4,
    input uwire id_5,
    output supply0 id_6,
    input wire id_7,
    input uwire id_8,
    input supply0 id_9,
    output uwire id_10
);
  module_0(
      id_2, id_7, id_7, id_2, id_7, id_3
  );
  wire id_12;
endmodule
