#include "cumetal/ptx/lower_to_llvm.h"

#include <cstdio>
#include <string>
#include <tuple>
#include <vector>

namespace {

bool expect(bool condition, const char* message) {
    if (!condition) {
        std::fprintf(stderr, "FAIL: %s\n", message);
        return false;
    }
    return true;
}

bool contains(const std::string& haystack, const std::string& needle) {
    return haystack.find(needle) != std::string::npos;
}

}  // namespace

int main() {
    // Every fixture in this file used to be a stub -- `mov.u32 %r0, %tid.x; ret;` -- while the
    // assertions below checked for a fully computed body. They passed because lower_to_llvm.cpp
    // carried name-matched templates that substituted a canned implementation for any kernel
    // called vector_add / matrix_mul / negate / reduce_sum with roughly the right parameters,
    // discarding the real PTX. The tests were verifying those templates, so they could not have
    // caught the templates miscompiling real kernels -- which they did; see ptx_sweep_numeric.
    //
    // The templates are gone. These fixtures are now real kernels, and the assertions check what
    // the compiler actually emitted for them.
    const std::string ptx = R"PTX(
.version 8.0
.target sm_90
.address_size 64
.visible .entry vector_add(
    .param .u64 vector_add_param_0,
    .param .u64 vector_add_param_1,
    .param .u64 vector_add_param_2
)
{
    .reg .b64 %rd<8>;
    .reg .b32 %r<4>;
    .reg .f32 %f<4>;
    ld.param.u64 %rd1, [vector_add_param_0];
    ld.param.u64 %rd2, [vector_add_param_1];
    ld.param.u64 %rd3, [vector_add_param_2];
    cvta.to.global.u64 %rd4, %rd1;
    cvta.to.global.u64 %rd5, %rd2;
    cvta.to.global.u64 %rd6, %rd3;
    mov.u32 %r1, %tid.x;
    mul.wide.u32 %rd7, %r1, 4;
    add.s64 %rd4, %rd4, %rd7;
    add.s64 %rd5, %rd5, %rd7;
    add.s64 %rd6, %rd6, %rd7;
    ld.global.f32 %f1, [%rd4];
    ld.global.f32 %f2, [%rd5];
    add.f32 %f3, %f1, %f2;
    st.global.f32 [%rd6], %f3;
    ret;
}
)PTX";

    cumetal::ptx::LowerToLlvmOptions options;
    options.entry_name = "vector_add";
    options.module_id = "unit.ptx.vector_add";
    const auto lowered = cumetal::ptx::lower_ptx_to_llvm_ir(ptx, options);
    if (!expect(lowered.ok, "lower_ptx_to_llvm_ir succeeds")) {
        return 1;
    }
    if (!expect(lowered.entry_name == "vector_add", "entry name propagated")) {
        return 1;
    }
    if (!expect(contains(lowered.llvm_ir, "; ModuleID = 'unit.ptx.vector_add'"), "module id emitted")) {
        return 1;
    }
    if (!expect(contains(lowered.llvm_ir, "define void @vector_add("), "kernel definition emitted")) {
        return 1;
    }
    if (!expect(contains(lowered.llvm_ir, "float addrspace(1)* %vector_add_param_0"),
                "u64 param mapped")) {
        return 1;
    }
    // Assert on the operations the PTX actually asked for, not on template-generated SSA names.
    if (!expect(contains(lowered.llvm_ir, "fadd float"),
                "vector-add floating add emitted from the real add.f32")) {
        return 1;
    }
    if (!expect(contains(lowered.llvm_ir, "load float"),
                "vector-add loads its operands from device memory")) {
        return 1;
    }
    if (!expect(contains(lowered.llvm_ir, "store float"),
                "vector-add stores its result to device memory")) {
        return 1;
    }
    if (!expect(contains(lowered.llvm_ir, "\"air.kernel\""), "air.kernel attribute emitted")) {
        return 1;
    }
    if (!expect(contains(lowered.llvm_ir, "\"air.version\"=\"2.5\""),
                "air.version follows the default macOS 13 deployment target")) {
        return 1;
    }
    if (!expect(contains(lowered.llvm_ir, "target triple = \"air64_v25-apple-macosx13.0.0\""),
                "triple follows the default macOS 13 deployment target")) {
        return 1;
    }
    if (!expect(contains(lowered.llvm_ir, "!air.language_version = !{!"),
                "air language version metadata emitted")) {
        return 1;
    }
    if (!expect(lowered.warnings.empty(), "no warnings for supported vector-add lowering path")) {
        return 1;
    }

    // air-lld rejects a module whose air.version disagrees with the target it is compiled for,
    // so the triple and the version metadata have to move together with the deployment target.
    for (const auto& [target, triple, air, language] :
         std::vector<std::tuple<std::string, std::string, std::string, std::string>>{
             {"14.0", "air64_v26-apple-macosx14.0.0", "2.6", "3, i32 1"},
             {"15.0", "air64_v27-apple-macosx15.0.0", "2.7", "3, i32 2"},
             {"26.0", "air64_v28-apple-macosx26.0.0", "2.8", "4, i32 0"}}) {
        cumetal::ptx::LowerToLlvmOptions targeted;
        targeted.entry_name = "vector_add";
        targeted.macos_deployment_target = target;
        const auto result = cumetal::ptx::lower_ptx_to_llvm_ir(ptx, targeted);
        if (!expect(result.ok && contains(result.llvm_ir, "target triple = \"" + triple + "\"") &&
                        contains(result.llvm_ir, "\"air.version\"=\"" + air + "\"") &&
                        contains(result.llvm_ir, "!{!\"Metal\", i32 " + language + ", i32 0}"),
                    ("macOS " + target + " lowers to " + triple + " / AIR " + air).c_str())) {
            return 1;
        }
    }

    // A kernel named `negate` whose body multiplies instead. Under the old name-matched templates
    // this lowered to `fneg` regardless -- the entry name decided the semantics and the PTX was
    // discarded. Guarding against that specifically, because the name still matches.
    const std::string misleading_name_ptx = R"PTX(
.version 8.0
.target sm_90
.address_size 64
.visible .entry negate(
    .param .u64 negate_param_0,
    .param .u64 negate_param_1
)
{
    .reg .b64 %rd<8>;
    .reg .f32 %f<4>;
    ld.param.u64 %rd1, [negate_param_0];
    ld.param.u64 %rd2, [negate_param_1];
    cvta.to.global.u64 %rd3, %rd1;
    cvta.to.global.u64 %rd4, %rd2;
    ld.global.f32 %f1, [%rd3];
    mul.f32 %f2, %f1, %f1;
    st.global.f32 [%rd4], %f2;
    ret;
}
)PTX";

    cumetal::ptx::LowerToLlvmOptions misleading_options;
    misleading_options.entry_name = "negate";
    const auto misleading_lowered =
        cumetal::ptx::lower_ptx_to_llvm_ir(misleading_name_ptx, misleading_options);
    if (!expect(misleading_lowered.ok, "kernel named negate lowers")) {
        return 1;
    }
    if (!expect(contains(misleading_lowered.llvm_ir, "fmul float"),
                "kernel named negate emits the multiply its PTX actually specifies")) {
        return 1;
    }
    if (!expect(!contains(misleading_lowered.llvm_ir, "fneg"),
                "entry name must not substitute a negate body for unrelated PTX")) {
        return 1;
    }

    // Same guard for the reduce_sum template: a matching name plus an atomic body must lower the
    // real atomic, not a canned reduction.
    const std::string reduce_ptx = R"PTX(
.version 8.0
.target sm_90
.address_size 64
.visible .entry reduce_sum(
    .param .u64 reduce_param_0,
    .param .u64 reduce_param_1
)
{
    .reg .b64 %rd<8>;
    .reg .f32 %f<4>;
    ld.param.u64 %rd1, [reduce_param_0];
    ld.param.u64 %rd2, [reduce_param_1];
    cvta.to.global.u64 %rd3, %rd1;
    cvta.to.global.u64 %rd4, %rd2;
    ld.global.f32 %f1, [%rd3];
    atom.global.add.f32 %f2, [%rd4], %f1;
    ret;
}
)PTX";

    cumetal::ptx::LowerToLlvmOptions reduce_options;
    reduce_options.entry_name = "reduce_sum";
    const auto reduce_lowered = cumetal::ptx::lower_ptx_to_llvm_ir(reduce_ptx, reduce_options);
    if (!expect(reduce_lowered.ok, "reduce_sum lowering succeeds")) {
        return 1;
    }
    if (!expect(contains(reduce_lowered.llvm_ir, "atomicrmw fadd"),
                "reduce_sum emits the atomic add its PTX specifies")) {
        return 1;
    }
    if (!expect(reduce_lowered.warnings.empty(), "reduce_sum path should not emit warnings")) {
        return 1;
    }

    const std::string unsupported_ptx = R"PTX(
.version 8.0
.target sm_90
.visible .entry vector_add(
    .param .u64 vector_add_param_0,
    .param .u64 vector_add_param_1,
    .param .u64 vector_add_param_2,
    .param .u32 vector_add_param_3
)
{
    foo.shared.u32 %r3, %r2;
    ret;
}
)PTX";

    // Tolerant (non-strict) mode used to "accept" an unsupported opcode by emitting the kernel
    // signature with a bare `ret void` body. That kernel loaded and launched successfully and
    // wrote nothing, so the caller read back whatever was already in the output buffer and had no
    // way to tell. For a translation layer that is worse than failing: it is an unsupported
    // opcode reported as a successful run. Both modes now refuse.
    const auto tolerant = cumetal::ptx::lower_ptx_to_llvm_ir(unsupported_ptx, options);
    if (!expect(!tolerant.ok, "tolerant lowering refuses an unsupported opcode")) {
        return 1;
    }
    if (!expect(!tolerant.error.empty(), "refusal carries a diagnostic")) {
        return 1;
    }

    cumetal::ptx::LowerToLlvmOptions strict_options;
    strict_options.entry_name = "vector_add";
    strict_options.strict = true;
    const auto strict = cumetal::ptx::lower_ptx_to_llvm_ir(unsupported_ptx, strict_options);
    if (!expect(!strict.ok, "strict lowering fails on unsupported opcode set")) {
        return 1;
    }

    const std::string llvm_printf_ptx = R"PTX(
.version 8.0
.target sm_80
.visible .entry llvm_printf()
{
    .reg .b32 %r<2>;
    mov.u32 %r1, 7;
    call.uni (%r0), vprintf, ("value=%d", %r1);
    ret;
}
)PTX";
    cumetal::ptx::LowerToLlvmOptions printf_options;
    printf_options.entry_name = "llvm_printf";
    const auto llvm_printf =
        cumetal::ptx::lower_ptx_to_llvm_ir(llvm_printf_ptx, printf_options);
    if (!expect(!llvm_printf.ok,
                "LLVM PTX backend refuses vprintf instead of deleting output")) {
        return 1;
    }
    if (!expect(contains(llvm_printf.error, "vprintf is unsupported"),
                "LLVM vprintf refusal carries an actionable diagnostic")) {
        return 1;
    }

    // Test: .u64 parameter used in arithmetic is inferred as non-pointer scalar,
    // lowered to i64 in LLVM IR rather than float addrspace(1)*.
    // This exercises the ld.param erase-bug fix end-to-end: without the fix,
    // the register-to-param mapping for %rd1 would be immediately erased by the
    // propagation block processing the ld.param instruction itself, causing
    // scale_step_param_1 to default to is_pointer=true → float addrspace(1)*.
    const std::string scale_step_ptx = R"PTX(
.version 8.0
.target sm_90
.visible .entry scale_step(
    .param .u64 scale_step_param_0,
    .param .u64 scale_step_param_1
)
{
    ld.param.u64 %rd0, [scale_step_param_0];
    ld.param.u64 %rd1, [scale_step_param_1];
    ld.global.f32 %f0, [%rd0];
    mul.lo.u64 %rd2, %rd1, 4;
    ret;
}
)PTX";

    cumetal::ptx::LowerToLlvmOptions scale_step_options;
    scale_step_options.entry_name = "scale_step";
    const auto scale_step_lowered = cumetal::ptx::lower_ptx_to_llvm_ir(scale_step_ptx, scale_step_options);
    if (!expect(scale_step_lowered.ok, "scale_step lowering succeeds")) {
        return 1;
    }
    if (!expect(contains(scale_step_lowered.llvm_ir,
                         "float addrspace(1)* %scale_step_param_0"),
                "scale_step pointer param lowered as device buffer pointer")) {
        return 1;
    }
    if (!expect(contains(scale_step_lowered.llvm_ir, "i64 addrspace(2)* %scale_step_param_1"),
                "scale_step scalar .u64 param lowered as i64 (not pointer)")) {
        return 1;
    }

    // Regression coverage for the real generic PTX→LLVM path:
    // - parser preserves labels as control-flow targets
    // - inline `.reg ...; mov...` on one line keeps the trailing instruction
    // - `.param .b8 name[N]` aggregate symbols can be addressed via mov.b64 + ld.param
    const std::string generic_branch_ptx = R"PTX(
.version 8.0
.target sm_90
.visible .entry branchy_generic(
    .param .u64 branchy_param_0,
    .param .u64 branchy_param_1,
    .param .align 4 .b8 branchy_param_2[12]
)
{
    .reg .pred %p<2>;
    .reg .b16  %rs<4>;
    .reg .b32  %r<8>;
    .reg .b64  %rd<4>;
    mov.u32 %r1, %tid.x;
    setp.gt.u32 %p1, %r1, 15;
    @%p1 bra $L1;
    { .reg .b16 tmp; mov.b32 {tmp, %rs1}, %r1; }
$L1:
    mov.b64 %rd1, branchy_param_2;
    ld.param.b32 %r2, [%rd1+4];
    ret;
}
)PTX";

    cumetal::ptx::LowerToLlvmOptions generic_branch_options;
    generic_branch_options.entry_name = "branchy_generic";
    generic_branch_options.strict = true;
    generic_branch_options.module_id = "unit.ptx.branchy_generic";
    const auto generic_branch_lowered =
        cumetal::ptx::lower_ptx_to_llvm_ir(generic_branch_ptx, generic_branch_options);
    if (!expect(generic_branch_lowered.ok, "generic branchy PTX lowering succeeds")) {
        return 1;
    }
    if (!expect(contains(generic_branch_lowered.llvm_ir,
                         "air.thread_position_in_threadgroup"),
                "generic PTX lowering injects threadgroup builtin metadata")) {
        return 1;
    }
    if (!expect(contains(generic_branch_lowered.llvm_ir, "cm_bb_"),
                "generic PTX lowering emits structured control-flow blocks")) {
        return 1;
    }
    if (!expect(!contains(generic_branch_lowered.llvm_ir, "ptx.lower opcode="),
                "generic PTX lowering should not fall back to comment-only stub body")) {
        return 1;
    }
    if (!expect(generic_branch_lowered.warnings.empty(),
                "generic branchy PTX lowering should not emit warnings")) {
        return 1;
    }

    // CUDA frontends use vectorized memory operations for ordinary struct
    // copies. Scalarize both v2 and v4 forms so large CUDA projects do not
    // require source changes merely to express the same contiguous accesses.
    const std::string vector_memory_ptx = R"PTX(
.version 8.0
.target sm_80
.visible .entry vector_memory_generic(
    .param .u64 vector_memory_param_0,
    .param .u64 vector_memory_param_1
)
{
    .reg .b32 %r<7>;
    .reg .b64 %rd<3>;
    .param .b32 call_arg;
    .param .b32 call_ret;
    .param .b64 call_arg64;
    .param .b64 sin_ptr_arg;
    .param .b64 cos_ptr_arg;
    ld.param.u64 %rd1, [vector_memory_param_0];
    ld.param.u64 %rd2, [vector_memory_param_1];
    ld.global.v4.b32 {%r1, %r2, %r3, %r4}, [%rd1];
    st.global.v4.b32 [%rd2], {%r1, %r2, %r3, %r4};
    ld.global.v2.b32 {%r5, %r6}, [%rd1+16];
    st.global.v2.b32 [%rd2+16], {%r5, %r6};
    ld.b32 %r1, [%rd1];
    st.b32 [%rd2], %r1;
    st.param.b32 [call_arg], %r1;
    call.uni (call_ret), __nv_sqrtf, (call_arg);
    call.uni (call_ret), __nv_acosf, (call_arg);
    ld.param.b32 %r1, [call_ret];
    call.uni (call_ret), __nv_float_as_int, (call_arg);
    call.uni (call_ret), __nv_abs, (call_arg);
    call.uni (call_ret), __nv_clz, (call_arg);
    st.param.b64 [call_arg64], %rd1;
    call.uni (call_ret), __nv_clzll, (call_arg64);
    call.uni (call_ret), __nv_popc, (call_arg);
    call.uni (call_ret), __nv_ffs, (call_arg);
    call.uni (call_ret), __nv_fast_fdividef, (call_arg, call_arg);
    st.param.b64 [sin_ptr_arg], %rd1;
    st.param.b64 [cos_ptr_arg], %rd2;
    call.uni __nv_fast_sincosf, (call_arg, sin_ptr_arg, cos_ptr_arg);
    ret;
}
)PTX";
    cumetal::ptx::LowerToLlvmOptions vector_memory_options;
    vector_memory_options.entry_name = "vector_memory_generic";
    vector_memory_options.strict = true;
    const auto vector_memory_lowered =
        cumetal::ptx::lower_ptx_to_llvm_ir(vector_memory_ptx, vector_memory_options);
    if (!expect(vector_memory_lowered.ok, "v2/v4 vector memory lowering succeeds")) {
        return 1;
    }
    if (!expect(vector_memory_lowered.warnings.empty(),
                "v2/v4 vector memory lowering emits no warnings")) {
        return 1;
    }
    if (!expect(contains(vector_memory_lowered.llvm_ir, "@air.fast_sqrt.f32"),
                "__nv_sqrtf lowers to Metal sqrt intrinsic")) {
        return 1;
    }
    if (!expect(contains(vector_memory_lowered.llvm_ir, "@air.fast_acos.f32"),
                "__nv_acosf lowers to Metal inverse-cosine intrinsic")) {
        return 1;
    }
    if (!expect(contains(vector_memory_lowered.llvm_ir, "abs_negative") &&
                    contains(vector_memory_lowered.llvm_ir, "abs_negated") &&
                    !contains(vector_memory_lowered.llvm_ir, "sub nsw i32"),
                "__nv_abs lowers with wrapping INT_MIN semantics")) {
        return 1;
    }
    if (!expect(contains(vector_memory_lowered.llvm_ir, "@llvm.ctlz.i32") &&
                    contains(vector_memory_lowered.llvm_ir, "@llvm.ctlz.i64") &&
                    contains(vector_memory_lowered.llvm_ir, "clz_i32"),
                "__nv_clz and __nv_clzll lower with defined zero semantics")) {
        return 1;
    }
    if (!expect(contains(vector_memory_lowered.llvm_ir, "@llvm.cttz.i32") &&
                    contains(vector_memory_lowered.llvm_ir, "ffs_zero"),
                "__nv_ffs lowers to count-trailing-zeros plus one")) {
        return 1;
    }
    if (!expect(contains(vector_memory_lowered.llvm_ir, "@air.fast_sin.f32") &&
                    contains(vector_memory_lowered.llvm_ir, "@air.fast_cos.f32"),
                "destination-less __nv_fast_sincosf call lowers to Metal trig intrinsics")) {
        return 1;
    }

    const std::string malformed_abs_ptx = R"PTX(
.version 8.0
.target sm_80
.visible .entry malformed_abs()
{
    .param .b32 call_ret;
    call.uni (call_ret), __nv_abs, ();
    ret;
}
)PTX";
    cumetal::ptx::LowerToLlvmOptions malformed_abs_options;
    malformed_abs_options.entry_name = "malformed_abs";
    malformed_abs_options.strict = true;
    const auto malformed_abs_lowered =
        cumetal::ptx::lower_ptx_to_llvm_ir(malformed_abs_ptx, malformed_abs_options);
    if (!expect(!malformed_abs_lowered.ok &&
                    contains(malformed_abs_lowered.error, "__nv_abs expects 1 arg"),
                "strict lowering rejects malformed __nv_abs calls")) {
        return 1;
    }

    const std::string malformed_clz_ptx = R"PTX(
.version 8.0
.target sm_80
.visible .entry malformed_clz()
{
    .param .b32 call_ret;
    call.uni (call_ret), __nv_clz, ();
    ret;
}
)PTX";
    cumetal::ptx::LowerToLlvmOptions malformed_clz_options;
    malformed_clz_options.entry_name = "malformed_clz";
    malformed_clz_options.strict = true;
    const auto malformed_clz_lowered =
        cumetal::ptx::lower_ptx_to_llvm_ir(malformed_clz_ptx, malformed_clz_options);
    if (!expect(!malformed_clz_lowered.ok &&
                    contains(malformed_clz_lowered.error, "__nv_clz expects 1 arg"),
                "strict lowering rejects malformed __nv_clz calls")) {
        return 1;
    }

    const std::string masked_vote_ptx = R"PTX(
.version 8.0
.target sm_80
.visible .entry masked_vote()
{
    .reg .pred %p<5>;
    .reg .b32 %r<8>;
    mov.u32 %r1, %laneid;
    and.b32 %r2, %r1, 1;
    setp.eq.u32 %p1, %r2, 0;
    vote.sync.ballot.b32 %r3, %p1, 0x0000ffff;
    vote.sync.any.pred %p2, %p1, 0x000000ff;
    vote.sync.all.pred %p3, %p1, 0x00000055;
    activemask.b32 %r4;
    shfl.sync.idx.b32 %r5|%p4, %r1, 0, 0x1f, 0x0000ffff;
    bar.warp.sync 0x0000ffff;
    ret;
}
)PTX";
    cumetal::ptx::LowerToLlvmOptions masked_vote_options;
    masked_vote_options.entry_name = "masked_vote";
    masked_vote_options.strict = true;
    const auto masked_vote_lowered =
        cumetal::ptx::lower_ptx_to_llvm_ir(masked_vote_ptx, masked_vote_options);
    if (!expect(masked_vote_lowered.ok, "masked vote/shuffle lowering succeeds")) {
        return 1;
    }
    if (!expect(contains(masked_vote_lowered.llvm_ir,
                         "declare i64 @air.simd_ballot.i64(i1)"),
                "vote and activemask use AIR SIMD ballot")) {
        return 1;
    }
    if (!expect(contains(masked_vote_lowered.llvm_ir, "and i32") &&
                    contains(masked_vote_lowered.llvm_ir, "65535"),
                "partial vote member mask is retained")) {
        return 1;
    }
    if (!expect(contains(masked_vote_lowered.llvm_ir, "shfl_lane_participates") &&
                    contains(masked_vote_lowered.llvm_ir, "shfl_defined"),
                "partial shuffle predicates non-member lanes")) {
        return 1;
    }
    if (!expect(contains(masked_vote_lowered.llvm_ir,
                         "call void @air.simdgroup.barrier(i32 2, i32 4)"),
                "bar.warp.sync uses AIR simdgroup barrier scope")) {
        return 1;
    }
    if (!expect(!contains(masked_vote_lowered.llvm_ir,
                          "call void @air.wg.barrier(i32 2, i32 1)"),
                "bar.warp.sync does not use a threadgroup barrier")) {
        return 1;
    }
    if (!expect(!contains(masked_vote_lowered.llvm_ir, "zext i1") ||
                    contains(masked_vote_lowered.llvm_ir, "vote_ballot64"),
                "ballot is not lowered to only the caller predicate")) {
        return 1;
    }

    const std::string multi_entry_shared_ptx = R"PTX(
.version 8.0
.target sm_80
.shared .align 16 .b8 shared_for_second[128];
.visible .entry no_shared()
{
    ret;
}
.visible .entry with_shared()
{
    .reg .b64 %rd<2>;
    mov.u64 %rd1, shared_for_second;
    ret;
}
)PTX";
    if (!expect(cumetal::ptx::compute_static_shared_bytes(multi_entry_shared_ptx,
                                                          "no_shared") == 0,
                "entry-specific shared accounting excludes other kernels")) {
        return 1;
    }
    if (!expect(cumetal::ptx::compute_static_shared_bytes(multi_entry_shared_ptx,
                                                          "with_shared") == 128,
                "entry-specific shared accounting includes selected kernel")) {
        return 1;
    }
    if (!expect(cumetal::ptx::compute_static_shared_bytes(multi_entry_shared_ptx) == 128,
                "module-wide shared accounting remains available for registration")) {
        return 1;
    }

    const std::string selected_shared_layout_ptx = R"PTX(
.version 8.0
.target sm_80
.shared .align 16 .b8 unrelated_shared[64];
.shared .align 4 .b8 selected_first[12];
.shared .align 16 .b8 selected_second[32];
.visible .entry other_shared()
{
    .reg .b64 %rd<2>;
    mov.u64 %rd1, unrelated_shared;
    ret;
}
.visible .entry selected_shared()
{
    .reg .b64 %rd<3>;
    mov.u64 %rd1, selected_first;
    mov.u64 %rd2, selected_second;
    ret;
}
)PTX";
    cumetal::ptx::LowerToLlvmOptions selected_shared_options;
    selected_shared_options.entry_name = "selected_shared";
    selected_shared_options.strict = true;
    const auto selected_shared_lowered =
        cumetal::ptx::lower_ptx_to_llvm_ir(selected_shared_layout_ptx,
                                           selected_shared_options);
    if (!selected_shared_lowered.ok) {
        std::fprintf(stderr, "selected shared lowering error: %s\n",
                     selected_shared_lowered.error.c_str());
    }
    if (!expect(selected_shared_lowered.ok,
                "multiple selected static shared symbols lower")) {
        return 1;
    }
    if (!expect(cumetal::ptx::compute_static_shared_bytes(selected_shared_layout_ptx,
                                                          "selected_shared") == 48,
                "selected static shared allocation includes alignment padding")) {
        return 1;
    }
    if (!expect(contains(selected_shared_lowered.llvm_ir, "tg_sym_off") &&
                    contains(selected_shared_lowered.llvm_ir, ", 16\n") &&
                    !contains(selected_shared_lowered.llvm_ir, ", 80\n"),
                "selected shared symbols start at zero and ignore other entries")) {
        return 1;
    }

    const std::string mixed_shared_const_ptx = R"PTX(
.version 8.0
.target sm_80
.const .align 8 .b8 constant_table[16] = {1, 0, 0, 0, 2, 0, 0, 0, 3, 0, 0, 0, 4, 0, 0, 0};
.shared .align 16 .b8 shared_scratch[16];
.visible .entry mixed_shared_const()
{
    .reg .b64 %rd<3>;
    .reg .b32 %r<2>;
    mov.u64 %rd1, shared_scratch;
    mov.u64 %rd2, constant_table;
    ld.const.u32 %r1, [%rd2];
    st.shared.u32 [%rd1], %r1;
    ret;
}
)PTX";
    cumetal::ptx::LowerToLlvmOptions mixed_shared_const_options;
    mixed_shared_const_options.entry_name = "mixed_shared_const";
    mixed_shared_const_options.strict = true;
    const auto mixed_shared_const_lowered =
        cumetal::ptx::lower_ptx_to_llvm_ir(mixed_shared_const_ptx,
                                           mixed_shared_const_options);
    if (!mixed_shared_const_lowered.ok) {
        std::fprintf(stderr, "mixed shared/const lowering error: %s\n",
                     mixed_shared_const_lowered.error.c_str());
    }
    if (!expect(mixed_shared_const_lowered.ok,
                "mixed static shared and constant symbols lower")) {
        return 1;
    }
    if (!expect(contains(mixed_shared_const_lowered.llvm_ir,
                         "getelementptr inbounds [16 x i8], [16 x i8] addrspace(2)* @\"constant_table\"") &&
                    contains(mixed_shared_const_lowered.llvm_ir,
                             "ptrtoint i8 addrspace(3)* %__air_tg0 to i64"),
                "constant and shared symbols keep distinct address-space bases")) {
        return 1;
    }

    const std::string extern_shared_ptx = R"PTX(
.version 8.0
.target sm_80
.extern .shared .align 16 .b8 dynamic_smem[];
.visible .entry use_extern_shared()
{
    .reg .b64 %rd<2>;
    mov.u64 %rd1, dynamic_smem;
    ret;
}
)PTX";
    cumetal::ptx::LowerToLlvmOptions extern_shared_options;
    extern_shared_options.entry_name = "use_extern_shared";
    extern_shared_options.strict = true;
    const auto extern_shared_lowered =
        cumetal::ptx::lower_ptx_to_llvm_ir(extern_shared_ptx,
                                           extern_shared_options);
    if (!expect(extern_shared_lowered.ok &&
                    contains(extern_shared_lowered.llvm_ir,
                             "ptrtoint i8 addrspace(3)* %__air_tg0 to i64"),
                "declared extern shared symbol resolves to dynamic threadgroup memory")) {
        return 1;
    }

    const std::string scalar_shared_ptx = R"PTX(
.version 8.0
.target sm_80
.shared .align 4 .u32 scalar_shared;
.visible .entry use_scalar_shared()
{
    .reg .b32 %r<2>;
    mov.u32 %r1, 7;
    st.shared.u32 [scalar_shared], %r1;
    ret;
}
)PTX";
    cumetal::ptx::LowerToLlvmOptions scalar_shared_options;
    scalar_shared_options.entry_name = "use_scalar_shared";
    scalar_shared_options.strict = true;
    const auto scalar_shared_lowered =
        cumetal::ptx::lower_ptx_to_llvm_ir(scalar_shared_ptx,
                                           scalar_shared_options);
    if (!expect(scalar_shared_lowered.ok &&
                    contains(scalar_shared_lowered.llvm_ir,
                             "ptrtoint i8 addrspace(3)* %__air_tg0 to i64"),
                "declared scalar shared symbol resolves to threadgroup memory")) {
        return 1;
    }

    const std::string undeclared_symbol_ptx = R"PTX(
.version 8.0
.target sm_80
.shared .align 16 .b8 declared_shared[16];
.visible .entry reject_undeclared_symbol()
{
    .reg .b64 %rd<3>;
    mov.u64 %rd1, declared_shared;
    mov.u64 %rd2, undeclared_symbol;
    ret;
}
)PTX";
    cumetal::ptx::LowerToLlvmOptions undeclared_symbol_options;
    undeclared_symbol_options.entry_name = "reject_undeclared_symbol";
    undeclared_symbol_options.strict = true;
    const auto undeclared_symbol_lowered =
        cumetal::ptx::lower_ptx_to_llvm_ir(undeclared_symbol_ptx,
                                           undeclared_symbol_options);
    if (!expect(!undeclared_symbol_lowered.ok &&
                    contains(undeclared_symbol_lowered.error,
                             "mov source unsupported"),
                "strict lowering rejects undeclared symbols instead of aliasing shared memory")) {
        return 1;
    }

    const std::string suffixed_immediate_ptx = R"PTX(
.version 8.0
.target sm_80
.visible .entry suffixed_immediate()
{
    .reg .b32 %r<4>;
    mov.u32 %r1, 287454020U;
    prmt.b32 %r2, %r1, 0, 0x3340U;
    ret;
}
)PTX";
    cumetal::ptx::LowerToLlvmOptions suffixed_immediate_options;
    suffixed_immediate_options.entry_name = "suffixed_immediate";
    suffixed_immediate_options.strict = true;
    const auto suffixed_immediate_lowered =
        cumetal::ptx::lower_ptx_to_llvm_ir(suffixed_immediate_ptx,
                                           suffixed_immediate_options);
    if (!expect(suffixed_immediate_lowered.ok &&
                    contains(suffixed_immediate_lowered.llvm_ir, "prmt_src"),
                "Clang-style unsigned PTX immediates lower")) {
        return 1;
    }

    const std::string malformed_suffixed_immediate_ptx = R"PTX(
.version 8.0
.target sm_80
.visible .entry malformed_suffixed_immediate()
{
    .reg .b32 %r<3>;
    prmt.b32 %r1, 0, 0, 0x33G0U;
    ret;
}
)PTX";
    cumetal::ptx::LowerToLlvmOptions malformed_suffixed_immediate_options;
    malformed_suffixed_immediate_options.entry_name =
        "malformed_suffixed_immediate";
    malformed_suffixed_immediate_options.strict = true;
    const auto malformed_suffixed_immediate_lowered =
        cumetal::ptx::lower_ptx_to_llvm_ir(malformed_suffixed_immediate_ptx,
                                           malformed_suffixed_immediate_options);
    if (!expect(!malformed_suffixed_immediate_lowered.ok &&
                    contains(malformed_suffixed_immediate_lowered.error,
                             "prmt sources unsupported"),
                "malformed suffixed PTX immediate is rejected")) {
        return 1;
    }

    const std::string tuple_pack_ptx = R"PTX(
.version 8.0
.target sm_80
.visible .entry tuple_pack()
{
    .reg .b8 %b<5>;
    .reg .b16 %rs<4>;
    .reg .b32 %r<3>;
    .reg .b64 %rd<2>;
    mov.b16 %rs1, 1;
    mov.b16 %rs2, 2;
    mov.b32 %r1, {%rs1, %rs2};
    mov.b8 %b1, 1;
    mov.b8 %b2, 2;
    mov.b8 %b3, 3;
    mov.b8 %b4, 4;
    mov.b32 %r2, {%b1, %b2, %b3, %b4};
    mov.b64 %rd1, {%r1, %r2};
    ret;
}
)PTX";
    cumetal::ptx::LowerToLlvmOptions tuple_pack_options;
    tuple_pack_options.entry_name = "tuple_pack";
    tuple_pack_options.strict = true;
    const auto tuple_pack_lowered =
        cumetal::ptx::lower_ptx_to_llvm_ir(tuple_pack_ptx, tuple_pack_options);
    if (!expect(tuple_pack_lowered.ok &&
                    contains(tuple_pack_lowered.llvm_ir, "movpack_sh") &&
                    contains(tuple_pack_lowered.llvm_ir, "movpack_or"),
                "mov.b32/mov.b64 pack evenly sized source tuples")) {
        return 1;
    }

    const std::string malformed_tuple_pack_ptx = R"PTX(
.version 8.0
.target sm_80
.visible .entry malformed_tuple_pack()
{
    .reg .b8 %b<4>;
    .reg .b32 %r<2>;
    mov.b32 %r1, {%b1, %b2, %b3};
    ret;
}
)PTX";
    cumetal::ptx::LowerToLlvmOptions malformed_tuple_pack_options;
    malformed_tuple_pack_options.entry_name = "malformed_tuple_pack";
    malformed_tuple_pack_options.strict = true;
    const auto malformed_tuple_pack_lowered =
        cumetal::ptx::lower_ptx_to_llvm_ir(malformed_tuple_pack_ptx,
                                           malformed_tuple_pack_options);
    if (!expect(!malformed_tuple_pack_lowered.ok &&
                    contains(malformed_tuple_pack_lowered.error,
                             "evenly sized b32/b64 source tuple"),
                "malformed mov tuple pack is rejected")) {
        return 1;
    }

    const std::string malformed_masked_vote_ptx = R"PTX(
.version 8.0
.target sm_80
.visible .entry malformed_masked_vote()
{
    .reg .pred %p<2>;
    .reg .b32 %r<2>;
    vote.sync.ballot.b32 %r1, %p1;
    ret;
}
)PTX";
    cumetal::ptx::LowerToLlvmOptions malformed_masked_vote_options;
    malformed_masked_vote_options.entry_name = "malformed_masked_vote";
    malformed_masked_vote_options.strict = true;
    const auto malformed_masked_vote_lowered =
        cumetal::ptx::lower_ptx_to_llvm_ir(malformed_masked_vote_ptx,
                                           malformed_masked_vote_options);
    if (!expect(!malformed_masked_vote_lowered.ok,
                "strict lowering rejects vote.sync without member mask")) {
        return 1;
    }

    const std::string malformed_masked_shuffle_ptx = R"PTX(
.version 8.0
.target sm_80
.visible .entry malformed_masked_shuffle()
{
    .reg .b32 %r<3>;
    shfl.sync.idx.b32 %r1, %r2, 0, 0x1f;
    ret;
}
)PTX";
    cumetal::ptx::LowerToLlvmOptions malformed_masked_shuffle_options;
    malformed_masked_shuffle_options.entry_name = "malformed_masked_shuffle";
    malformed_masked_shuffle_options.strict = true;
    const auto malformed_masked_shuffle_lowered =
        cumetal::ptx::lower_ptx_to_llvm_ir(malformed_masked_shuffle_ptx,
                                           malformed_masked_shuffle_options);
    if (!expect(!malformed_masked_shuffle_lowered.ok,
                "strict lowering rejects shfl.sync without member mask")) {
        return 1;
    }

    const std::string malformed_warp_barrier_ptx = R"PTX(
.version 8.0
.target sm_80
.visible .entry malformed_warp_barrier()
{
    bar.warp.sync;
    ret;
}
)PTX";
    cumetal::ptx::LowerToLlvmOptions malformed_warp_barrier_options;
    malformed_warp_barrier_options.entry_name = "malformed_warp_barrier";
    malformed_warp_barrier_options.strict = true;
    const auto malformed_warp_barrier_lowered =
        cumetal::ptx::lower_ptx_to_llvm_ir(malformed_warp_barrier_ptx,
                                           malformed_warp_barrier_options);
    if (!expect(!malformed_warp_barrier_lowered.ok,
                "strict lowering rejects bar.warp.sync without member mask")) {
        return 1;
    }

    // A `.local` stack depot must be allocated at its declared size. Guessing a
    // fixed size silently truncates the frame: out-of-range slots read as zero
    // instead of faulting, so a register-tiled kernel quietly computes zeros.
    const std::string local_depot_ptx = R"PTX(
.version 8.0
.target sm_80
.visible .entry local_depot_frame(
    .param .u64 local_depot_frame_param_0
)
{
    .local .align 4 .b8 __local_depot0[288];
    .reg .b64 %SP;
    .reg .b64 %SPL;
    .reg .b32 %r<2>;
    .reg .b64 %rd<4>;

    mov.b64 %SPL, __local_depot0;
    ld.param.b64 %rd1, [local_depot_frame_param_0];
    add.u64 %rd2, %SPL, 256;
    mov.b32 %r1, 0;
    st.local.b32 [%rd2], %r1;
    ld.local.b32 %r1, [%rd2];
    ret;
}
)PTX";
    cumetal::ptx::LowerToLlvmOptions local_depot_options;
    local_depot_options.entry_name = "local_depot_frame";
    local_depot_options.strict = true;
    const auto local_depot_lowered =
        cumetal::ptx::lower_ptx_to_llvm_ir(local_depot_ptx, local_depot_options);
    if (!expect(local_depot_lowered.ok, "local depot kernel lowers")) {
        std::fprintf(stderr, "  error: %s\n", local_depot_lowered.error.c_str());
        return 1;
    }
    if (!expect(contains(local_depot_lowered.llvm_ir, "alloca [288 x i8]"),
                "local depot alloca uses the declared frame size")) {
        return 1;
    }
    if (!expect(!contains(local_depot_lowered.llvm_ir, "alloca [256 x i8]"),
                "local depot alloca is not a fixed-size guess")) {
        return 1;
    }

    // Without a parseable depot declaration the frame size is unknown; refuse to
    // lower rather than emit an under-sized frame that reads zeros.
    const std::string undeclared_depot_ptx = R"PTX(
.version 8.0
.target sm_80
.visible .entry undeclared_depot()
{
    .reg .b64 %SP;
    .reg .b64 %SPL;
    .reg .b32 %r<2>;
    .reg .b64 %rd<3>;

    mov.b64 %SPL, __local_depot0;
    add.u64 %rd2, %SPL, 16;
    mov.b32 %r1, 0;
    st.local.b32 [%rd2], %r1;
    ret;
}
)PTX";
    cumetal::ptx::LowerToLlvmOptions undeclared_depot_options;
    undeclared_depot_options.entry_name = "undeclared_depot";
    undeclared_depot_options.strict = true;
    const auto undeclared_depot_lowered =
        cumetal::ptx::lower_ptx_to_llvm_ir(undeclared_depot_ptx, undeclared_depot_options);
    if (!expect(!undeclared_depot_lowered.ok,
                "strict lowering refuses a local depot with no declared size")) {
        return 1;
    }

    // FP64 emulation is selected by instruction type, not by a magic kernel
    // name. Its register representation is two packed FP32 values, so the AIR
    // module must contain no native double ALU operations.
    const std::string generic_fp64_ptx = R"PTX(
.version 8.0
.target sm_80
.visible .entry arbitrary_precision_work()
{
    .reg .f32 %f<3>;
    .reg .f64 %fd<8>;
    mov.f32 %f1, 1.25;
    cvt.rn.f64.f32 %fd1, %f1;
    mov.f64 %fd2, 0d4000000000000000;
    add.f64 %fd3, %fd1, %fd2;
    mul.f64 %fd4, %fd3, %fd2;
    div.f64 %fd5, %fd4, %fd2;
    fma.rn.f64 %fd6, %fd5, %fd2, %fd1;
    neg.f64 %fd7, %fd6;
    cvt.rn.f32.f64 %f2, %fd7;
    ret;
}
)PTX";
    cumetal::ptx::LowerToLlvmOptions generic_fp64_options;
    generic_fp64_options.entry_name = "arbitrary_precision_work";
    generic_fp64_options.strict = true;
    generic_fp64_options.fp64_mode = cumetal::ptx::Fp64Mode::kEmulate;
    const auto generic_fp64_lowered =
        cumetal::ptx::lower_ptx_to_llvm_ir(generic_fp64_ptx, generic_fp64_options);
    if (!expect(generic_fp64_lowered.ok,
                "generic non-name-matched fp64 register arithmetic lowers")) {
        std::fprintf(stderr, "  error: %s\n", generic_fp64_lowered.error.c_str());
        return 1;
    }
    if (!expect(!contains(generic_fp64_lowered.llvm_ir, "double"),
                "fp64 emulation emits no native double operations")) {
        return 1;
    }
    if (!expect(contains(generic_fp64_lowered.llvm_ir, "fp64_pack"),
                "fp64 emulation stores packed FP32 pairs")) {
        return 1;
    }

    const std::string integer_width_conversion_ptx = R"PTX(
.version 8.0
.target sm_80
.visible .entry integer_width_conversion()
{
    .reg .u32 %r1;
    .reg .u64 %rd1;
    mov.u32 %r1, 7;
    cvt.u64.u32 %rd1, %r1;
    ret;
}
)PTX";
    cumetal::ptx::LowerToLlvmOptions integer_width_conversion_options;
    integer_width_conversion_options.entry_name = "integer_width_conversion";
    integer_width_conversion_options.strict = true;
    integer_width_conversion_options.fp64_mode = cumetal::ptx::Fp64Mode::kEmulate;
    const auto integer_width_conversion_lowered = cumetal::ptx::lower_ptx_to_llvm_ir(
        integer_width_conversion_ptx, integer_width_conversion_options);
    if (!expect(integer_width_conversion_lowered.ok,
                "FP64 emulation does not intercept 64-bit integer conversions")) {
        std::fprintf(stderr, "  error: %s\n", integer_width_conversion_lowered.error.c_str());
        return 1;
    }

    const std::string fp64_memory_ptx = R"PTX(
.version 8.0
.target sm_80
.visible .entry unsupported_fp64_memory(.param .u64 p)
{
    .reg .b64 %rd1;
    .reg .f64 %fd1;
    ld.param.u64 %rd1, [p];
    ld.global.f64 %fd1, [%rd1];
    ret;
}
)PTX";
    cumetal::ptx::LowerToLlvmOptions fp64_memory_options;
    fp64_memory_options.entry_name = "unsupported_fp64_memory";
    fp64_memory_options.strict = true;
    fp64_memory_options.fp64_mode = cumetal::ptx::Fp64Mode::kEmulate;
    const auto fp64_memory_lowered =
        cumetal::ptx::lower_ptx_to_llvm_ir(fp64_memory_ptx, fp64_memory_options);
    if (!expect(!fp64_memory_lowered.ok,
                "unsupported fp64 memory representation is rejected explicitly")) {
        return 1;
    }
    if (!expect(contains(fp64_memory_lowered.error, "fp64 memory load/store"),
                "fp64 memory rejection identifies the unsupported boundary")) {
        return 1;
    }

    std::printf("PASS: ptx lower-to-llvm unit tests\n");
    return 0;
}
