#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x19a8a20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x19a8bb0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x19b3ef0 .functor NOT 1, L_0x19dea50, C4<0>, C4<0>, C4<0>;
L_0x19de7b0 .functor XOR 1, L_0x19de650, L_0x19de710, C4<0>, C4<0>;
L_0x19de940 .functor XOR 1, L_0x19de7b0, L_0x19de870, C4<0>, C4<0>;
v0x19da940_0 .net *"_ivl_10", 0 0, L_0x19de870;  1 drivers
v0x19daa40_0 .net *"_ivl_12", 0 0, L_0x19de940;  1 drivers
v0x19dab20_0 .net *"_ivl_2", 0 0, L_0x19dc820;  1 drivers
v0x19dabe0_0 .net *"_ivl_4", 0 0, L_0x19de650;  1 drivers
v0x19dacc0_0 .net *"_ivl_6", 0 0, L_0x19de710;  1 drivers
v0x19dadf0_0 .net *"_ivl_8", 0 0, L_0x19de7b0;  1 drivers
v0x19daed0_0 .net "a", 0 0, v0x19d7720_0;  1 drivers
v0x19daf70_0 .net "b", 0 0, v0x19d77c0_0;  1 drivers
v0x19db010_0 .net "c", 0 0, v0x19d7860_0;  1 drivers
v0x19db0b0_0 .var "clk", 0 0;
v0x19db150_0 .net "d", 0 0, v0x19d79a0_0;  1 drivers
v0x19db1f0_0 .net "q_dut", 0 0, L_0x19de3b0;  1 drivers
v0x19db290_0 .net "q_ref", 0 0, L_0x19b3f60;  1 drivers
v0x19db330_0 .var/2u "stats1", 159 0;
v0x19db3d0_0 .var/2u "strobe", 0 0;
v0x19db470_0 .net "tb_match", 0 0, L_0x19dea50;  1 drivers
v0x19db530_0 .net "tb_mismatch", 0 0, L_0x19b3ef0;  1 drivers
v0x19db5f0_0 .net "wavedrom_enable", 0 0, v0x19d7a90_0;  1 drivers
v0x19db690_0 .net "wavedrom_title", 511 0, v0x19d7b30_0;  1 drivers
L_0x19dc820 .concat [ 1 0 0 0], L_0x19b3f60;
L_0x19de650 .concat [ 1 0 0 0], L_0x19b3f60;
L_0x19de710 .concat [ 1 0 0 0], L_0x19de3b0;
L_0x19de870 .concat [ 1 0 0 0], L_0x19b3f60;
L_0x19dea50 .cmp/eeq 1, L_0x19dc820, L_0x19de940;
S_0x19a8d40 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x19a8bb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1994ea0 .functor OR 1, v0x19d7720_0, v0x19d77c0_0, C4<0>, C4<0>;
L_0x19a94a0 .functor OR 1, v0x19d7860_0, v0x19d79a0_0, C4<0>, C4<0>;
L_0x19b3f60 .functor AND 1, L_0x1994ea0, L_0x19a94a0, C4<1>, C4<1>;
v0x19b4160_0 .net *"_ivl_0", 0 0, L_0x1994ea0;  1 drivers
v0x19b4200_0 .net *"_ivl_2", 0 0, L_0x19a94a0;  1 drivers
v0x1994ff0_0 .net "a", 0 0, v0x19d7720_0;  alias, 1 drivers
v0x1995090_0 .net "b", 0 0, v0x19d77c0_0;  alias, 1 drivers
v0x19d6ba0_0 .net "c", 0 0, v0x19d7860_0;  alias, 1 drivers
v0x19d6cb0_0 .net "d", 0 0, v0x19d79a0_0;  alias, 1 drivers
v0x19d6d70_0 .net "q", 0 0, L_0x19b3f60;  alias, 1 drivers
S_0x19d6ed0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x19a8bb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x19d7720_0 .var "a", 0 0;
v0x19d77c0_0 .var "b", 0 0;
v0x19d7860_0 .var "c", 0 0;
v0x19d7900_0 .net "clk", 0 0, v0x19db0b0_0;  1 drivers
v0x19d79a0_0 .var "d", 0 0;
v0x19d7a90_0 .var "wavedrom_enable", 0 0;
v0x19d7b30_0 .var "wavedrom_title", 511 0;
E_0x19a39c0/0 .event negedge, v0x19d7900_0;
E_0x19a39c0/1 .event posedge, v0x19d7900_0;
E_0x19a39c0 .event/or E_0x19a39c0/0, E_0x19a39c0/1;
E_0x19a3c10 .event posedge, v0x19d7900_0;
E_0x198d9f0 .event negedge, v0x19d7900_0;
S_0x19d7220 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x19d6ed0;
 .timescale -12 -12;
v0x19d7420_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x19d7520 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x19d6ed0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x19d7c90 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x19a8bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x19db9c0 .functor NOT 1, v0x19d7720_0, C4<0>, C4<0>, C4<0>;
L_0x19dba50 .functor NOT 1, v0x19d77c0_0, C4<0>, C4<0>, C4<0>;
L_0x19dbae0 .functor AND 1, L_0x19db9c0, L_0x19dba50, C4<1>, C4<1>;
L_0x19dbb50 .functor NOT 1, v0x19d7860_0, C4<0>, C4<0>, C4<0>;
L_0x19dbbf0 .functor AND 1, L_0x19dbae0, L_0x19dbb50, C4<1>, C4<1>;
L_0x19dbd00 .functor AND 1, L_0x19dbbf0, v0x19d79a0_0, C4<1>, C4<1>;
L_0x19dbe00 .functor NOT 1, v0x19d7720_0, C4<0>, C4<0>, C4<0>;
L_0x19dbe70 .functor NOT 1, v0x19d77c0_0, C4<0>, C4<0>, C4<0>;
L_0x19dbf30 .functor AND 1, L_0x19dbe00, L_0x19dbe70, C4<1>, C4<1>;
L_0x19dc040 .functor AND 1, L_0x19dbf30, v0x19d7860_0, C4<1>, C4<1>;
L_0x19dc160 .functor NOT 1, v0x19d79a0_0, C4<0>, C4<0>, C4<0>;
L_0x19dc1d0 .functor AND 1, L_0x19dc040, L_0x19dc160, C4<1>, C4<1>;
L_0x19dc300 .functor OR 1, L_0x19dbd00, L_0x19dc1d0, C4<0>, C4<0>;
L_0x19dc410 .functor NOT 1, v0x19d7720_0, C4<0>, C4<0>, C4<0>;
L_0x19dc290 .functor AND 1, L_0x19dc410, v0x19d77c0_0, C4<1>, C4<1>;
L_0x19dc550 .functor NOT 1, v0x19d7860_0, C4<0>, C4<0>, C4<0>;
L_0x19dc650 .functor AND 1, L_0x19dc290, L_0x19dc550, C4<1>, C4<1>;
L_0x19dc760 .functor AND 1, L_0x19dc650, v0x19d79a0_0, C4<1>, C4<1>;
L_0x19dc8c0 .functor OR 1, L_0x19dc300, L_0x19dc760, C4<0>, C4<0>;
L_0x19dc9d0 .functor NOT 1, v0x19d7720_0, C4<0>, C4<0>, C4<0>;
L_0x19dcc00 .functor AND 1, L_0x19dc9d0, v0x19d77c0_0, C4<1>, C4<1>;
L_0x19dcdd0 .functor AND 1, L_0x19dcc00, v0x19d7860_0, C4<1>, C4<1>;
L_0x19dd060 .functor NOT 1, v0x19d79a0_0, C4<0>, C4<0>, C4<0>;
L_0x19dd1e0 .functor AND 1, L_0x19dcdd0, L_0x19dd060, C4<1>, C4<1>;
L_0x19dd3c0 .functor OR 1, L_0x19dc8c0, L_0x19dd1e0, C4<0>, C4<0>;
L_0x19dd4d0 .functor NOT 1, v0x19d77c0_0, C4<0>, C4<0>, C4<0>;
L_0x19dd620 .functor AND 1, v0x19d7720_0, L_0x19dd4d0, C4<1>, C4<1>;
L_0x19dd6e0 .functor NOT 1, v0x19d7860_0, C4<0>, C4<0>, C4<0>;
L_0x19dd840 .functor AND 1, L_0x19dd620, L_0x19dd6e0, C4<1>, C4<1>;
L_0x19dd950 .functor NOT 1, v0x19d79a0_0, C4<0>, C4<0>, C4<0>;
L_0x19ddac0 .functor AND 1, L_0x19dd840, L_0x19dd950, C4<1>, C4<1>;
L_0x19ddbd0 .functor OR 1, L_0x19dd3c0, L_0x19ddac0, C4<0>, C4<0>;
L_0x19dddf0 .functor NOT 1, v0x19d77c0_0, C4<0>, C4<0>, C4<0>;
L_0x19dde60 .functor AND 1, v0x19d7720_0, L_0x19dddf0, C4<1>, C4<1>;
L_0x19de040 .functor NOT 1, v0x19d7860_0, C4<0>, C4<0>, C4<0>;
L_0x19de0b0 .functor AND 1, L_0x19dde60, L_0x19de040, C4<1>, C4<1>;
L_0x19de2f0 .functor AND 1, L_0x19de0b0, v0x19d79a0_0, C4<1>, C4<1>;
L_0x19de3b0 .functor OR 1, L_0x19ddbd0, L_0x19de2f0, C4<0>, C4<0>;
v0x19d7f80_0 .net *"_ivl_0", 0 0, L_0x19db9c0;  1 drivers
v0x19d8060_0 .net *"_ivl_10", 0 0, L_0x19dbd00;  1 drivers
v0x19d8140_0 .net *"_ivl_12", 0 0, L_0x19dbe00;  1 drivers
v0x19d8230_0 .net *"_ivl_14", 0 0, L_0x19dbe70;  1 drivers
v0x19d8310_0 .net *"_ivl_16", 0 0, L_0x19dbf30;  1 drivers
v0x19d8440_0 .net *"_ivl_18", 0 0, L_0x19dc040;  1 drivers
v0x19d8520_0 .net *"_ivl_2", 0 0, L_0x19dba50;  1 drivers
v0x19d8600_0 .net *"_ivl_20", 0 0, L_0x19dc160;  1 drivers
v0x19d86e0_0 .net *"_ivl_22", 0 0, L_0x19dc1d0;  1 drivers
v0x19d87c0_0 .net *"_ivl_24", 0 0, L_0x19dc300;  1 drivers
v0x19d88a0_0 .net *"_ivl_26", 0 0, L_0x19dc410;  1 drivers
v0x19d8980_0 .net *"_ivl_28", 0 0, L_0x19dc290;  1 drivers
v0x19d8a60_0 .net *"_ivl_30", 0 0, L_0x19dc550;  1 drivers
v0x19d8b40_0 .net *"_ivl_32", 0 0, L_0x19dc650;  1 drivers
v0x19d8c20_0 .net *"_ivl_34", 0 0, L_0x19dc760;  1 drivers
v0x19d8d00_0 .net *"_ivl_36", 0 0, L_0x19dc8c0;  1 drivers
v0x19d8de0_0 .net *"_ivl_38", 0 0, L_0x19dc9d0;  1 drivers
v0x19d8ec0_0 .net *"_ivl_4", 0 0, L_0x19dbae0;  1 drivers
v0x19d8fa0_0 .net *"_ivl_40", 0 0, L_0x19dcc00;  1 drivers
v0x19d9080_0 .net *"_ivl_42", 0 0, L_0x19dcdd0;  1 drivers
v0x19d9160_0 .net *"_ivl_44", 0 0, L_0x19dd060;  1 drivers
v0x19d9240_0 .net *"_ivl_46", 0 0, L_0x19dd1e0;  1 drivers
v0x19d9320_0 .net *"_ivl_48", 0 0, L_0x19dd3c0;  1 drivers
v0x19d9400_0 .net *"_ivl_50", 0 0, L_0x19dd4d0;  1 drivers
v0x19d94e0_0 .net *"_ivl_52", 0 0, L_0x19dd620;  1 drivers
v0x19d95c0_0 .net *"_ivl_54", 0 0, L_0x19dd6e0;  1 drivers
v0x19d96a0_0 .net *"_ivl_56", 0 0, L_0x19dd840;  1 drivers
v0x19d9780_0 .net *"_ivl_58", 0 0, L_0x19dd950;  1 drivers
v0x19d9860_0 .net *"_ivl_6", 0 0, L_0x19dbb50;  1 drivers
v0x19d9940_0 .net *"_ivl_60", 0 0, L_0x19ddac0;  1 drivers
v0x19d9a20_0 .net *"_ivl_62", 0 0, L_0x19ddbd0;  1 drivers
v0x19d9b00_0 .net *"_ivl_64", 0 0, L_0x19dddf0;  1 drivers
v0x19d9be0_0 .net *"_ivl_66", 0 0, L_0x19dde60;  1 drivers
v0x19d9ed0_0 .net *"_ivl_68", 0 0, L_0x19de040;  1 drivers
v0x19d9fb0_0 .net *"_ivl_70", 0 0, L_0x19de0b0;  1 drivers
v0x19da090_0 .net *"_ivl_72", 0 0, L_0x19de2f0;  1 drivers
v0x19da170_0 .net *"_ivl_8", 0 0, L_0x19dbbf0;  1 drivers
v0x19da250_0 .net "a", 0 0, v0x19d7720_0;  alias, 1 drivers
v0x19da2f0_0 .net "b", 0 0, v0x19d77c0_0;  alias, 1 drivers
v0x19da3e0_0 .net "c", 0 0, v0x19d7860_0;  alias, 1 drivers
v0x19da4d0_0 .net "d", 0 0, v0x19d79a0_0;  alias, 1 drivers
v0x19da5c0_0 .net "q", 0 0, L_0x19de3b0;  alias, 1 drivers
S_0x19da720 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x19a8bb0;
 .timescale -12 -12;
E_0x19a3760 .event anyedge, v0x19db3d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x19db3d0_0;
    %nor/r;
    %assign/vec4 v0x19db3d0_0, 0;
    %wait E_0x19a3760;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x19d6ed0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19d79a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19d7860_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19d77c0_0, 0;
    %assign/vec4 v0x19d7720_0, 0;
    %wait E_0x198d9f0;
    %wait E_0x19a3c10;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19d79a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19d7860_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19d77c0_0, 0;
    %assign/vec4 v0x19d7720_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x19a39c0;
    %load/vec4 v0x19d7720_0;
    %load/vec4 v0x19d77c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x19d7860_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x19d79a0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19d79a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19d7860_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19d77c0_0, 0;
    %assign/vec4 v0x19d7720_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x19d7520;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x19a39c0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x19d79a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19d7860_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19d77c0_0, 0;
    %assign/vec4 v0x19d7720_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x19a8bb0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19db0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19db3d0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x19a8bb0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x19db0b0_0;
    %inv;
    %store/vec4 v0x19db0b0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x19a8bb0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x19d7900_0, v0x19db530_0, v0x19daed0_0, v0x19daf70_0, v0x19db010_0, v0x19db150_0, v0x19db290_0, v0x19db1f0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x19a8bb0;
T_7 ;
    %load/vec4 v0x19db330_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x19db330_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x19db330_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x19db330_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x19db330_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x19db330_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x19db330_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x19a8bb0;
T_8 ;
    %wait E_0x19a39c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x19db330_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19db330_0, 4, 32;
    %load/vec4 v0x19db470_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x19db330_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19db330_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x19db330_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19db330_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x19db290_0;
    %load/vec4 v0x19db290_0;
    %load/vec4 v0x19db1f0_0;
    %xor;
    %load/vec4 v0x19db290_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x19db330_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19db330_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x19db330_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19db330_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit3/circuit3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth5/human/circuit3/iter1/response3/top_module.sv";
