// SPDX-License-Identifier: GPL-2.0+ OR MIT
/*
* Copyright 2021 Au-Zone
*/

/dts-v1/;

#include "imx8mp-maivin.dtsi"

/ {
	model = "Maivin AI Vision Starter Kit";
	compatible = "toradex,verdin-imx8mp-nonwifi",
	"toradex,verdin-imx8mp",
	"fsl,imx8mp";

	csi_3v3: regulator-csi-3v3 {
		compatible = "regulator-fixed";
		regulator-name = "CSI_3V3";
		pinctrl-0 = <&pinctrl_csi_3v3>;
		gpio = <&gpio3 7 GPIO_ACTIVE_HIGH>;
		enable-active-high;
		startup-delay-us = <50000>;	/* TODO: Determine the right value */
	};

	m2_3v3: regulator-m2-3v3 {
		compatible = "regulator-fixed";
		regulator-name = "M2_3V3";
		regulator-max-microvolt = <3300000>;
		regulator-min-microvolt = <3300000>;
		pinctrl-0 = <&pinctrl_m2_3v3>;
		gpio = <&gpio3 1 GPIO_ACTIVE_HIGH>;
		enable-active-high;
	};

	/* Carrier Board Supply 3V3_SW */
	reg_3v3: regulator-3v3-sw {
		compatible = "regulator-fixed";
		regulator-max-microvolt = <3300000>;
		regulator-min-microvolt = <3300000>;
		regulator-name = "3V3_SW";
	};
};

&eqos {
	status = "okay";
};

/* Disable IEEE power saving */
&ethphy0 {
	eee-broken-100tx;
	eee-broken-1000t;
};

/* Verdin CAN_1 */
&flexcan1 {
	status = "okay";
};

/* Verdin CAN_2 */
&flexcan2 {
	status = "okay";
};

/* Verdin I2C_2_DSI */
#if 0
&i2c2 {
	status = "okay";

	clock-frequency = <400000>;
	scl-gpios = <&gpio5 16 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
	sda-gpios = <&gpio5 17 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;

	dac@d {
		compatible = "ti,dac081c081", "ti,dac5571";
		reg = <0x0d>;
		vref-supply = <&csi_3v3>;
	};
};
#endif

/* Verdin I2C_4_CSI */
&i2c3 {
	status = "okay";

	dac@d {
		compatible = "ti,dac081c081", "ti,dac5571";
		reg = <0x0d>;
		vref-supply = <&csi_3v3>;
	};
};

/* Verdin I2C_1 */
&i2c4 {
	status = "okay";

	/* To be compatible with old versions of the board */
	temp-sensor@4a {
		compatible = "ti,tmp102","tmp102";
		reg = <0x4a>;
	};

	temp-sensor@4b {
		compatible = "ti,tmp102", "tmp102";
		reg = <0x4b>;
	};
};

&iomuxc {
	pinctrl-0 = <&pinctrl_gpio1>, <&pinctrl_gpio2>,
	<&pinctrl_gpio3>, <&pinctrl_gpio4>,
	<&pinctrl_gpio_hog1>, <&pinctrl_gpio_hog2>, <&pinctrl_gpio_hog3>,
	<&pinctrl_hdmi_hog>;

	pinctrl_flexspi0: flexspi0grp {
		fsl,pins = <
		MX8MP_IOMUXC_NAND_READY_B__GPIO3_IO16           0x1C4   /* SODIMM 64 */
		/*
		* Setting bit 8(Pull up select field) high to enable pull
		* Setting bit 7(Input select field) high to use Schmitt
		* Setting bit 2(Drive strength field) high
		* Setting bit 6(Pull Up/Down config field) high
		* This needs to be a pull up since when the SW1 switch is pressed it is
		* shorting this pin to ground
		*/

		MX8MP_IOMUXC_NAND_DATA00__FLEXSPI_A_DATA00      0x82    /* SODIMM 56 */
		MX8MP_IOMUXC_NAND_DATA03__FLEXSPI_A_DATA03      0x82    /* SODIMM 62 */
		>;
	};

	/* Used to enable DAC U5 output */
	pinctrl_pwm_1: pwm1grp {
		fsl,pins = <
		MX8MP_IOMUXC_SPDIF_EXT_CLK__GPIO5_IO05		0x184	/* SODIMM 15 */
		>;
	};

	/* Used to enable DAC U6 output */
	pinctrl_pwm_2: pwm2grp {
		fsl,pins = <
		MX8MP_IOMUXC_GPIO1_IO11__GPIO1_IO11		0x184	/* SODIMM 16 */
		>;
	};

	led_control: led {
		fsl,pins = <
		MX8MP_IOMUXC_NAND_DQS__GPIO3_IO14		0x82	/* SODIMM 66 */
		>;
	};

	led_wdi_control: led_wdi {
		fsl,pins = <
		MX8MP_IOMUXC_NAND_DATA02__GPIO3_IO08		0x82	/* SODIMM 60 */
		>;
	};

	Watchdog_control: WDI {
		fsl,pins = <
		MX8MP_IOMUXC_NAND_ALE__GPIO3_IO00		0x82	/* SODIMM 52 */
		>;
	};

	pinctrl_m2_3v3: m2-3v3-grp {
		fsl,pins = <
		MX8MP_IOMUXC_NAND_CE0_B__GPIO3_IO01             0x82    /* SODIMM 54 */
		>;
	};

	pinctrl_csi_3v3: csi-3v3-grp {
		fsl,pins = <
		MX8MP_IOMUXC_NAND_DATA01__GPIO3_IO07		0x184	/* SODIMM 58 */
		>;
	};

	pinctrl_trigger: trigger {
		fsl,pins = <
		MX8MP_IOMUXC_SAI1_RXD1__GPIO4_IO03		0x184	/* SODIMM 220 */
		>;
	};

	pinctrl_trigger_2: trigger_2 {
		fsl,pins = <
		MX8MP_IOMUXC_SAI1_RXC__GPIO4_IO01		0x184	/* SODIMM 222 */
		>;
	};

	powerdown_enable: pwdn_en {
		fsl,pins = <
		MX8MP_IOMUXC_SAI3_TXD__GPIO5_IO01               0x142   /* SODIMM 46  */
		>;
	};

	reset_enable: reset_en {
		fsl,pins = <
		MX8MP_IOMUXC_SAI3_RXD__GPIO4_IO30               0x142   /* SODIMM 48 */
		>;
	};
};

/* Verdin PCIE_1, for M.2 card slot */
&pcie {
	status = "okay";
	epdev_on-supply = <&m2_3v3>;
};

&pcie_phy {
	status = "okay";
};

&reg_usdhc2_vmmc {
	vin-supply = <&reg_3v3>;
};

/* Verdin UART_1 to Maivin RS-485 on rear connector */
&uart1 {
	fsl,uart-has-rtscts;
	linux,rs485-enabled-at-boot-time;
	rs485-rts-active-low;
	rs485-rx-during-tx;
	status = "okay";
};

/* Verdin UART_2, for M.2 card slot */
&uart2 {
	status = "okay";
};

/* Verdin UART_3, internal UART headers used as the Linux Console */
&uart3 {
	status = "okay";
};

/* Verdin USB_1, USB recovery */
&usb3_phy0 {
	status = "okay";
};

&usb3_0 {
	status = "okay";
};

&usb_dwc3_0 {
	status = "okay";
};

/* Verdin USB_2, for M.2 card slot */
&usb3_phy1 {
	status = "okay";
};

&usb3_1 {
	status = "okay";
};

&usb_dwc3_1 {
	status = "okay";
};

/* Verdin SD_1, for SD card slot */
&usdhc2 {
	/* Limit frequency on dev board due to long traces and bad signal integrity */
	// TODO: Is this needed on Maivin?
	max-frequency = <100000000>;
	status = "okay";
};

/* Verdin SPI_1 */
&ecspi1 {
	status = "okay";
};

/* EEPROM on Verdin Development board */
&eeprom_carrier_board {
	status = "okay";
};

&eqos {
	status = "okay";
};

&flexcan1 {
	status = "okay";
};

&flexcan2 {
	status = "okay";
};

/* Verdin QSPI_1 */
&flexspi {
	status = "okay";
};

/* Current measurement into module VCC */
&hwmon {
	status = "okay";
};

&hwmon_temp {
	vs-supply = <&reg_1p8v>;
	status = "okay";
};

/* Verdin I2C_2_DSI */
&i2c2 {
	status = "okay";
};

&i2c3 {
	status = "okay";
};

/* Verdin I2C_1 */
&i2c4 {
	status = "okay";
};

/* Verdin PWM_1 */
&pwm1 {
	status = "okay";
};

/* Verdin PWM_2 */
&pwm2 {
	status = "okay";
};

/* Verdin PWM_3_DSI */
&pwm3 {
	status = "okay";
};

&gpu_2d {
	status = "okay";
};

&gpu_3d {
	status = "okay";
};

&mix_gpu_ml {
	status = "okay";
};

&ml_vipsi {
	status = "okay";
};

&cameradev {
	status = "okay";
};

/* Verdin I2C_4_CSI */
&i2c3 {
	#address-cells = <1>;
	#size-cells = <0>;
	status = "okay";

	ar0521_mipi@42 {
		assigned-clocks = <&clk IMX8MP_CLK_IPP_DO_CLKO2>;
		assigned-clock-parents = <&clk IMX8MP_CLK_24M>;
		assigned-clock-rates = <24000000>;
		AVDD-supply = <&reg_3p3v>;
		compatible = "ar0521";
		clock-names = "xclk";
		clocks = <&clk IMX8MP_CLK_IPP_DO_CLKO2>;
		csi_id = <0>;
		DOVDD-supply = <&reg_3p3v>;
		DVDD-supply = <&reg_3p3v>;
		mclk = <24000000>;
		mclk_source = <0>;
		mipi_csi;
		camera_mipi_lanes = <4>;
		pinctrl-names = "default";
		reg = <0x42>;
		PVDD-supply = <&reg_3p3v>;
		vref-supply = <&csi_3v3>;

		pinctrl-0 = <&pinctrl_gpio5>,<&pinctrl_gpio7>,<&pinctrl_csi_3v3>,<&powerdown_enable>,<&reset_enable>;

		// pinctrl_gpio5 is for GPIO 1 IO 7 (rst)
		// pinctrl_gpio7 is for GPIO 4 IO 3 (pwn)

		pwn-gpios = <&gpio1 7 GPIO_ACTIVE_HIGH>;
		rst-gpios = <&gpio4 3 GPIO_ACTIVE_LOW>;

		pwn_en-gpios = <&gpio5 1 GPIO_ACTIVE_HIGH>;
		rst_en-gpios = <&gpio4 30 GPIO_ACTIVE_HIGH>;

		status = "okay";

		port {
			ar0521_mipi_0_ep: endpoint {
				clock-lanes = <0>;
				data-lanes = <1 2 3 4>;
				remote-endpoint = <&mipi_csi0_ep>;
			};
		};
	};
};

&isi_0 {
	status = "okay";

	cap_device {
		status = "okay";
	};

	m2m_device {
		status = "okay";
	};
};

&mipi_csi_0 {
	#address-cells = <1>;
	#size-cells = <0>;
	status = "okay";

	port@0 {
		reg = <0>;

		mipi_csi0_ep: endpoint {
			csis-hs-settle = <13>;
			csis-clk-settle = <2>;
			csis-wclk;
			data-lanes = <4>;
			remote-endpoint = <&ar0521_mipi_0_ep>;
		};
	};
};
