<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Fri Nov 27 23:40:54 2020" VIVADOVERSION="2020.1">

  <SYSTEMINFO ARCH="artix7" DEVICE="7a35t" NAME="design_1" PACKAGE="csg324" SPEEDGRADE="-3"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="clk" SIGIS="undef" SIGNAME="External_Ports_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="FlipD_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="Res_4" RIGHT="0" SIGIS="data" SIGNAME="util_vector_logic_2_Res">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_vector_logic_2" PORT="Res"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="Res" RIGHT="0" SIGIS="data" SIGNAME="util_vector_logic_3_Res">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_vector_logic_3" PORT="Res"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="Res_1" RIGHT="0" SIGIS="data" SIGNAME="util_vector_logic_4_Res">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_vector_logic_4" PORT="Res"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="Res_2" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_5_Res">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_vector_logic_5" PORT="Res"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/FlipD_0" HWVERSION="1.0" INSTANCE="FlipD_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="FlipD" VLNV="xilinx.com:user:FlipD:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_FlipD_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="q" SIGIS="undef" SIGNAME="FlipD_0_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FlipD_1" PORT="clk"/>
            <CONNECTION INSTANCE="util_vector_logic_0" PORT="Op1"/>
            <CONNECTION INSTANCE="util_vector_logic_3" PORT="Op1"/>
            <CONNECTION INSTANCE="util_vector_logic_5" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data" SIGIS="undef" SIGNAME="util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/FlipD_1" HWVERSION="1.0" INSTANCE="FlipD_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="FlipD" VLNV="xilinx.com:user:FlipD:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_FlipD_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="q" SIGIS="undef" SIGNAME="FlipD_1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_1" PORT="Op1"/>
            <CONNECTION INSTANCE="util_vector_logic_3" PORT="Op2"/>
            <CONNECTION INSTANCE="util_vector_logic_4" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="FlipD_0_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FlipD_0" PORT="q"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/util_vector_logic_0" HWVERSION="2.0" INSTANCE="util_vector_logic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_util_vector_logic_0_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="FlipD_0_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FlipD_0" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_2" PORT="Op1"/>
            <CONNECTION INSTANCE="util_vector_logic_4" PORT="Op2"/>
            <CONNECTION INSTANCE="FlipD_0" PORT="data"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/util_vector_logic_1" HWVERSION="2.0" INSTANCE="util_vector_logic_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_util_vector_logic_0_1"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="FlipD_1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FlipD_1" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/util_vector_logic_2" HWVERSION="2.0" INSTANCE="util_vector_logic_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_util_vector_logic_1_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Res_4"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/util_vector_logic_3" HWVERSION="2.0" INSTANCE="util_vector_logic_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_util_vector_logic_1_1"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="FlipD_0_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FlipD_0" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="FlipD_1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FlipD_1" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_3_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/util_vector_logic_4" HWVERSION="2.0" INSTANCE="util_vector_logic_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_util_vector_logic_1_2"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="FlipD_1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FlipD_1" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_4_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Res_1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/util_vector_logic_5" HWVERSION="2.0" INSTANCE="util_vector_logic_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_util_vector_logic_1_3"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="FlipD_0_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FlipD_0" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_5_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Res_2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
