// Seed: 173728053
module module_0 (
    output tri0 id_0,
    output tri  id_1
    , id_7,
    input  wand id_2,
    input  wor  id_3,
    output tri  id_4,
    input  wand id_5
);
  assign id_0 = 1;
  always @(-1 or 1 or negedge id_2) begin : LABEL_0
    id_7 <= 1;
  end
  parameter id_8 = -1;
  wire id_9 = id_5;
  assign module_1.id_10 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    output wire id_1,
    input tri0 id_2,
    input tri id_3,
    input tri1 id_4,
    input uwire id_5,
    input wire id_6,
    input wand id_7,
    input wor id_8,
    input wand id_9,
    input tri0 id_10,
    output supply1 id_11,
    input tri1 id_12,
    input tri0 id_13,
    output tri1 id_14
);
  module_0 modCall_1 (
      id_14,
      id_11,
      id_4,
      id_4,
      id_1,
      id_4
  );
  assign id_11 = 1;
endmodule
