Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Wed Dec  7 18:20:17 2016
| Host         : centennial.andrew.cmu.edu running 64-bit Red Hat Enterprise Linux Server release 7.2 (Maipo)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file chip_interface_timing_summary_routed.rpt -rpx chip_interface_timing_summary_routed.rpx
| Design       : chip_interface
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 347 register/latch pins with no clock driven by root clock pin: count100_reg[0]/C (HIGH)

 There are 347 register/latch pins with no clock driven by root clock pin: count100_reg[1]/C (HIGH)

 There are 347 register/latch pins with no clock driven by root clock pin: count100_reg[2]/C (HIGH)

 There are 347 register/latch pins with no clock driven by root clock pin: count100_reg[3]/C (HIGH)

 There are 1059 register/latch pins with no clock driven by root clock pin: jt/uut/p1_reg/C (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: tbt/count_reg[1]/C (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: tbt/count_reg[2]/C (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: tbt/count_reg[3]/C (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: tbt/count_reg[4]/C (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: tbt/count_reg[5]/C (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: tbt/count_reg[6]/C (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: tbt/count_reg[7]/C (HIGH)

 There is 1 register/latch pin with no clock (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.822        0.000                      0                  284        0.106        0.000                      0                  284        3.000        0.000                       0                   175  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                ------------       ----------      --------------
clk_100              {0.000 5.000}      10.000          100.000         
  clk_feedback       {0.000 25.000}     50.000          20.000          
  zed_audio_clk_48M  {0.000 10.417}     20.833          48.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100                    6.822        0.000                      0                   20        0.188        0.000                      0                   20        3.000        0.000                       0                    47  
  clk_feedback                                                                                                                                                        48.751        0.000                       0                     2  
  zed_audio_clk_48M       11.706        0.000                      0                  264        0.106        0.000                      0                  264        9.437        0.000                       0                   126  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100
  To Clock:  clk_100

Setup :            0  Failing Endpoints,  Worst Slack        6.822ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.822ns  (required time - arrival time)
  Source:                 tbt/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tbt/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.059ns  (logic 1.149ns (37.561%)  route 1.910ns (62.439%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 14.974 - 10.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.665     5.427    tbt/CLK
    SLICE_X46Y46         FDRE                                         r  tbt/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.478     5.905 f  tbt/count_reg[1]/Q
                         net (fo=8, routed)           0.897     6.802    tbt/count_reg__0[1]
    SLICE_X46Y46         LUT3 (Prop_lut3_I0_O)        0.323     7.125 r  tbt/count[7]_i_4/O
                         net (fo=2, routed)           0.416     7.542    tbt/count[7]_i_4_n_0
    SLICE_X47Y46         LUT5 (Prop_lut5_I1_O)        0.348     7.890 r  tbt/count[6]_i_1/O
                         net (fo=1, routed)           0.597     8.486    tbt/p_0_in[6]
    SLICE_X47Y46         FDRE                                         r  tbt/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    clk_100_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.491    14.974    tbt/CLK
    SLICE_X47Y46         FDRE                                         r  tbt/count_reg[6]/C
                         clock pessimism              0.431    15.405    
                         clock uncertainty           -0.035    15.370    
    SLICE_X47Y46         FDRE (Setup_fdre_C_D)       -0.062    15.308    tbt/count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.308    
                         arrival time                          -8.486    
  -------------------------------------------------------------------
                         slack                                  6.822    

Slack (MET) :             7.026ns  (required time - arrival time)
  Source:                 tbt/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tbt/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.414ns  (logic 0.897ns (37.152%)  route 1.517ns (62.848%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 14.974 - 10.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.665     5.427    tbt/CLK
    SLICE_X46Y46         FDRE                                         r  tbt/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.478     5.905 r  tbt/count_reg[1]/Q
                         net (fo=8, routed)           0.688     6.593    tbt/count_reg__0[1]
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.295     6.888 r  tbt/count[7]_i_3/O
                         net (fo=1, routed)           0.433     7.321    tbt/count[7]_i_3_n_0
    SLICE_X47Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.445 r  tbt/count[7]_i_1/O
                         net (fo=8, routed)           0.397     7.842    tbt/clear
    SLICE_X46Y46         FDRE                                         r  tbt/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    clk_100_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.491    14.974    tbt/CLK
    SLICE_X46Y46         FDRE                                         r  tbt/count_reg[0]/C
                         clock pessimism              0.453    15.427    
                         clock uncertainty           -0.035    15.392    
    SLICE_X46Y46         FDRE (Setup_fdre_C_R)       -0.524    14.868    tbt/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                          -7.842    
  -------------------------------------------------------------------
                         slack                                  7.026    

Slack (MET) :             7.026ns  (required time - arrival time)
  Source:                 tbt/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tbt/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.414ns  (logic 0.897ns (37.152%)  route 1.517ns (62.848%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 14.974 - 10.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.665     5.427    tbt/CLK
    SLICE_X46Y46         FDRE                                         r  tbt/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.478     5.905 r  tbt/count_reg[1]/Q
                         net (fo=8, routed)           0.688     6.593    tbt/count_reg__0[1]
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.295     6.888 r  tbt/count[7]_i_3/O
                         net (fo=1, routed)           0.433     7.321    tbt/count[7]_i_3_n_0
    SLICE_X47Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.445 r  tbt/count[7]_i_1/O
                         net (fo=8, routed)           0.397     7.842    tbt/clear
    SLICE_X46Y46         FDRE                                         r  tbt/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    clk_100_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.491    14.974    tbt/CLK
    SLICE_X46Y46         FDRE                                         r  tbt/count_reg[1]/C
                         clock pessimism              0.453    15.427    
                         clock uncertainty           -0.035    15.392    
    SLICE_X46Y46         FDRE (Setup_fdre_C_R)       -0.524    14.868    tbt/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                          -7.842    
  -------------------------------------------------------------------
                         slack                                  7.026    

Slack (MET) :             7.026ns  (required time - arrival time)
  Source:                 tbt/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tbt/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.414ns  (logic 0.897ns (37.152%)  route 1.517ns (62.848%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 14.974 - 10.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.665     5.427    tbt/CLK
    SLICE_X46Y46         FDRE                                         r  tbt/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.478     5.905 r  tbt/count_reg[1]/Q
                         net (fo=8, routed)           0.688     6.593    tbt/count_reg__0[1]
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.295     6.888 r  tbt/count[7]_i_3/O
                         net (fo=1, routed)           0.433     7.321    tbt/count[7]_i_3_n_0
    SLICE_X47Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.445 r  tbt/count[7]_i_1/O
                         net (fo=8, routed)           0.397     7.842    tbt/clear
    SLICE_X46Y46         FDRE                                         r  tbt/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    clk_100_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.491    14.974    tbt/CLK
    SLICE_X46Y46         FDRE                                         r  tbt/count_reg[3]/C
                         clock pessimism              0.453    15.427    
                         clock uncertainty           -0.035    15.392    
    SLICE_X46Y46         FDRE (Setup_fdre_C_R)       -0.524    14.868    tbt/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                          -7.842    
  -------------------------------------------------------------------
                         slack                                  7.026    

Slack (MET) :             7.026ns  (required time - arrival time)
  Source:                 tbt/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tbt/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.414ns  (logic 0.897ns (37.152%)  route 1.517ns (62.848%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 14.974 - 10.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.665     5.427    tbt/CLK
    SLICE_X46Y46         FDRE                                         r  tbt/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.478     5.905 r  tbt/count_reg[1]/Q
                         net (fo=8, routed)           0.688     6.593    tbt/count_reg__0[1]
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.295     6.888 r  tbt/count[7]_i_3/O
                         net (fo=1, routed)           0.433     7.321    tbt/count[7]_i_3_n_0
    SLICE_X47Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.445 r  tbt/count[7]_i_1/O
                         net (fo=8, routed)           0.397     7.842    tbt/clear
    SLICE_X46Y46         FDRE                                         r  tbt/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    clk_100_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.491    14.974    tbt/CLK
    SLICE_X46Y46         FDRE                                         r  tbt/count_reg[4]/C
                         clock pessimism              0.453    15.427    
                         clock uncertainty           -0.035    15.392    
    SLICE_X46Y46         FDRE (Setup_fdre_C_R)       -0.524    14.868    tbt/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                          -7.842    
  -------------------------------------------------------------------
                         slack                                  7.026    

Slack (MET) :             7.026ns  (required time - arrival time)
  Source:                 tbt/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tbt/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.414ns  (logic 0.897ns (37.152%)  route 1.517ns (62.848%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 14.974 - 10.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.665     5.427    tbt/CLK
    SLICE_X46Y46         FDRE                                         r  tbt/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.478     5.905 r  tbt/count_reg[1]/Q
                         net (fo=8, routed)           0.688     6.593    tbt/count_reg__0[1]
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.295     6.888 r  tbt/count[7]_i_3/O
                         net (fo=1, routed)           0.433     7.321    tbt/count[7]_i_3_n_0
    SLICE_X47Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.445 r  tbt/count[7]_i_1/O
                         net (fo=8, routed)           0.397     7.842    tbt/clear
    SLICE_X46Y46         FDRE                                         r  tbt/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    clk_100_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.491    14.974    tbt/CLK
    SLICE_X46Y46         FDRE                                         r  tbt/count_reg[5]/C
                         clock pessimism              0.453    15.427    
                         clock uncertainty           -0.035    15.392    
    SLICE_X46Y46         FDRE (Setup_fdre_C_R)       -0.524    14.868    tbt/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                          -7.842    
  -------------------------------------------------------------------
                         slack                                  7.026    

Slack (MET) :             7.099ns  (required time - arrival time)
  Source:                 tbt/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tbt/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.414ns  (logic 0.897ns (37.152%)  route 1.517ns (62.848%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 14.974 - 10.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.665     5.427    tbt/CLK
    SLICE_X46Y46         FDRE                                         r  tbt/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.478     5.905 r  tbt/count_reg[1]/Q
                         net (fo=8, routed)           0.688     6.593    tbt/count_reg__0[1]
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.295     6.888 r  tbt/count[7]_i_3/O
                         net (fo=1, routed)           0.433     7.321    tbt/count[7]_i_3_n_0
    SLICE_X47Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.445 r  tbt/count[7]_i_1/O
                         net (fo=8, routed)           0.397     7.842    tbt/clear
    SLICE_X47Y46         FDRE                                         r  tbt/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    clk_100_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.491    14.974    tbt/CLK
    SLICE_X47Y46         FDRE                                         r  tbt/count_reg[2]/C
                         clock pessimism              0.431    15.405    
                         clock uncertainty           -0.035    15.370    
    SLICE_X47Y46         FDRE (Setup_fdre_C_R)       -0.429    14.941    tbt/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.941    
                         arrival time                          -7.842    
  -------------------------------------------------------------------
                         slack                                  7.099    

Slack (MET) :             7.099ns  (required time - arrival time)
  Source:                 tbt/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tbt/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.414ns  (logic 0.897ns (37.152%)  route 1.517ns (62.848%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 14.974 - 10.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.665     5.427    tbt/CLK
    SLICE_X46Y46         FDRE                                         r  tbt/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.478     5.905 r  tbt/count_reg[1]/Q
                         net (fo=8, routed)           0.688     6.593    tbt/count_reg__0[1]
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.295     6.888 r  tbt/count[7]_i_3/O
                         net (fo=1, routed)           0.433     7.321    tbt/count[7]_i_3_n_0
    SLICE_X47Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.445 r  tbt/count[7]_i_1/O
                         net (fo=8, routed)           0.397     7.842    tbt/clear
    SLICE_X47Y46         FDRE                                         r  tbt/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    clk_100_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.491    14.974    tbt/CLK
    SLICE_X47Y46         FDRE                                         r  tbt/count_reg[6]/C
                         clock pessimism              0.431    15.405    
                         clock uncertainty           -0.035    15.370    
    SLICE_X47Y46         FDRE (Setup_fdre_C_R)       -0.429    14.941    tbt/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.941    
                         arrival time                          -7.842    
  -------------------------------------------------------------------
                         slack                                  7.099    

Slack (MET) :             7.099ns  (required time - arrival time)
  Source:                 tbt/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tbt/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.414ns  (logic 0.897ns (37.152%)  route 1.517ns (62.848%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 14.974 - 10.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.665     5.427    tbt/CLK
    SLICE_X46Y46         FDRE                                         r  tbt/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.478     5.905 r  tbt/count_reg[1]/Q
                         net (fo=8, routed)           0.688     6.593    tbt/count_reg__0[1]
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.295     6.888 r  tbt/count[7]_i_3/O
                         net (fo=1, routed)           0.433     7.321    tbt/count[7]_i_3_n_0
    SLICE_X47Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.445 r  tbt/count[7]_i_1/O
                         net (fo=8, routed)           0.397     7.842    tbt/clear
    SLICE_X47Y46         FDRE                                         r  tbt/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    clk_100_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.491    14.974    tbt/CLK
    SLICE_X47Y46         FDRE                                         r  tbt/count_reg[7]/C
                         clock pessimism              0.431    15.405    
                         clock uncertainty           -0.035    15.370    
    SLICE_X47Y46         FDRE (Setup_fdre_C_R)       -0.429    14.941    tbt/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.941    
                         arrival time                          -7.842    
  -------------------------------------------------------------------
                         slack                                  7.099    

Slack (MET) :             7.341ns  (required time - arrival time)
  Source:                 tbt/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tbt/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.632ns  (logic 1.149ns (43.652%)  route 1.483ns (56.348%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 14.974 - 10.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.665     5.427    tbt/CLK
    SLICE_X46Y46         FDRE                                         r  tbt/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.478     5.905 f  tbt/count_reg[1]/Q
                         net (fo=8, routed)           0.897     6.802    tbt/count_reg__0[1]
    SLICE_X46Y46         LUT3 (Prop_lut3_I0_O)        0.323     7.125 r  tbt/count[7]_i_4/O
                         net (fo=2, routed)           0.586     7.712    tbt/count[7]_i_4_n_0
    SLICE_X47Y46         LUT6 (Prop_lut6_I4_O)        0.348     8.060 r  tbt/count[7]_i_2/O
                         net (fo=1, routed)           0.000     8.060    tbt/p_0_in[7]
    SLICE_X47Y46         FDRE                                         r  tbt/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    clk_100_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.491    14.974    tbt/CLK
    SLICE_X47Y46         FDRE                                         r  tbt/count_reg[7]/C
                         clock pessimism              0.431    15.405    
                         clock uncertainty           -0.035    15.370    
    SLICE_X47Y46         FDRE (Setup_fdre_C_D)        0.031    15.401    tbt/count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.401    
                         arrival time                          -8.060    
  -------------------------------------------------------------------
                         slack                                  7.341    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 tbt/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tbt/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.209ns (71.307%)  route 0.084ns (28.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.560     1.507    tbt/CLK
    SLICE_X46Y46         FDRE                                         r  tbt/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  tbt/count_reg[3]/Q
                         net (fo=7, routed)           0.084     1.755    tbt/count_reg__0[3]
    SLICE_X47Y46         LUT6 (Prop_lut6_I1_O)        0.045     1.800 r  tbt/count[7]_i_2/O
                         net (fo=1, routed)           0.000     1.800    tbt/p_0_in[7]
    SLICE_X47Y46         FDRE                                         r  tbt/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.827     2.021    tbt/CLK
    SLICE_X47Y46         FDRE                                         r  tbt/count_reg[7]/C
                         clock pessimism             -0.501     1.520    
    SLICE_X47Y46         FDRE (Hold_fdre_C_D)         0.092     1.612    tbt/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 count100_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count100_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.292%)  route 0.144ns (43.708%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.560     1.507    clk_100_IBUF_BUFG
    SLICE_X48Y49         FDCE                                         r  count100_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDCE (Prop_fdce_C_Q)         0.141     1.648 r  count100_reg[3]/Q
                         net (fo=5, routed)           0.144     1.792    count100_reg__0[3]
    SLICE_X48Y49         LUT4 (Prop_lut4_I3_O)        0.045     1.837 r  count100[3]_i_1/O
                         net (fo=1, routed)           0.000     1.837    p_0_in__0[3]
    SLICE_X48Y49         FDCE                                         r  count100_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.828     2.022    clk_100_IBUF_BUFG
    SLICE_X48Y49         FDCE                                         r  count100_reg[3]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X48Y49         FDCE (Hold_fdce_C_D)         0.092     1.599    count100_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 tbt/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tbt/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.209ns (55.085%)  route 0.170ns (44.915%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.560     1.507    tbt/CLK
    SLICE_X46Y46         FDRE                                         r  tbt/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  tbt/count_reg[5]/Q
                         net (fo=5, routed)           0.170     1.841    tbt/count_reg__0[5]
    SLICE_X46Y46         LUT6 (Prop_lut6_I0_O)        0.045     1.886 r  tbt/count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.886    tbt/p_0_in[5]
    SLICE_X46Y46         FDRE                                         r  tbt/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.827     2.021    tbt/CLK
    SLICE_X46Y46         FDRE                                         r  tbt/count_reg[5]/C
                         clock pessimism             -0.514     1.507    
    SLICE_X46Y46         FDRE (Hold_fdre_C_D)         0.121     1.628    tbt/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 tbt/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tbt/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.792%)  route 0.185ns (47.208%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.560     1.507    tbt/CLK
    SLICE_X46Y46         FDRE                                         r  tbt/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  tbt/count_reg[0]/Q
                         net (fo=7, routed)           0.185     1.856    tbt/count_reg_n_0_[0]
    SLICE_X46Y46         LUT2 (Prop_lut2_I0_O)        0.043     1.899 r  tbt/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.899    tbt/p_0_in[1]
    SLICE_X46Y46         FDRE                                         r  tbt/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.827     2.021    tbt/CLK
    SLICE_X46Y46         FDRE                                         r  tbt/count_reg[1]/C
                         clock pessimism             -0.514     1.507    
    SLICE_X46Y46         FDRE (Hold_fdre_C_D)         0.131     1.638    tbt/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 count100_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count100_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.125%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.560     1.507    clk_100_IBUF_BUFG
    SLICE_X48Y49         FDCE                                         r  count100_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDCE (Prop_fdce_C_Q)         0.141     1.648 r  count100_reg[0]/Q
                         net (fo=5, routed)           0.185     1.833    count100_reg__0[0]
    SLICE_X48Y49         LUT4 (Prop_lut4_I1_O)        0.043     1.876 r  count100[2]_i_1/O
                         net (fo=1, routed)           0.000     1.876    p_0_in__0[2]
    SLICE_X48Y49         FDCE                                         r  count100_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.828     2.022    clk_100_IBUF_BUFG
    SLICE_X48Y49         FDCE                                         r  count100_reg[2]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X48Y49         FDCE (Hold_fdce_C_D)         0.107     1.614    count100_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 count100_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count100_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.183ns (48.306%)  route 0.196ns (51.694%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.560     1.507    clk_100_IBUF_BUFG
    SLICE_X48Y49         FDCE                                         r  count100_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDCE (Prop_fdce_C_Q)         0.141     1.648 f  count100_reg[0]/Q
                         net (fo=5, routed)           0.196     1.844    count100_reg__0[0]
    SLICE_X48Y49         LUT4 (Prop_lut4_I2_O)        0.042     1.886 r  count100[0]_i_1/O
                         net (fo=1, routed)           0.000     1.886    p_0_in__0[0]
    SLICE_X48Y49         FDCE                                         r  count100_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.828     2.022    clk_100_IBUF_BUFG
    SLICE_X48Y49         FDCE                                         r  count100_reg[0]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X48Y49         FDCE (Hold_fdce_C_D)         0.105     1.612    count100_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 tbt/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tbt/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.031%)  route 0.185ns (46.969%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.560     1.507    tbt/CLK
    SLICE_X46Y46         FDRE                                         r  tbt/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.164     1.671 f  tbt/count_reg[0]/Q
                         net (fo=7, routed)           0.185     1.856    tbt/count_reg_n_0_[0]
    SLICE_X46Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.901 r  tbt/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.901    tbt/p_0_in[0]
    SLICE_X46Y46         FDRE                                         r  tbt/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.827     2.021    tbt/CLK
    SLICE_X46Y46         FDRE                                         r  tbt/count_reg[0]/C
                         clock pessimism             -0.514     1.507    
    SLICE_X46Y46         FDRE (Hold_fdre_C_D)         0.120     1.627    tbt/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 tbt/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tbt/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.213ns (52.198%)  route 0.195ns (47.802%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.560     1.507    tbt/CLK
    SLICE_X46Y46         FDRE                                         r  tbt/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  tbt/count_reg[3]/Q
                         net (fo=7, routed)           0.195     1.866    tbt/count_reg__0[3]
    SLICE_X46Y46         LUT5 (Prop_lut5_I4_O)        0.049     1.915 r  tbt/count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.915    tbt/p_0_in[4]
    SLICE_X46Y46         FDRE                                         r  tbt/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.827     2.021    tbt/CLK
    SLICE_X46Y46         FDRE                                         r  tbt/count_reg[4]/C
                         clock pessimism             -0.514     1.507    
    SLICE_X46Y46         FDRE (Hold_fdre_C_D)         0.131     1.638    tbt/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 count100_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count100_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.146%)  route 0.185ns (49.854%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.560     1.507    clk_100_IBUF_BUFG
    SLICE_X48Y49         FDCE                                         r  count100_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDCE (Prop_fdce_C_Q)         0.141     1.648 r  count100_reg[0]/Q
                         net (fo=5, routed)           0.185     1.833    count100_reg__0[0]
    SLICE_X48Y49         LUT4 (Prop_lut4_I3_O)        0.045     1.878 r  count100[1]_i_1/O
                         net (fo=1, routed)           0.000     1.878    p_0_in__0[1]
    SLICE_X48Y49         FDCE                                         r  count100_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.828     2.022    clk_100_IBUF_BUFG
    SLICE_X48Y49         FDCE                                         r  count100_reg[1]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X48Y49         FDCE (Hold_fdce_C_D)         0.092     1.599    count100_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 tbt/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tbt/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.209ns (51.725%)  route 0.195ns (48.275%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.560     1.507    tbt/CLK
    SLICE_X46Y46         FDRE                                         r  tbt/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  tbt/count_reg[3]/Q
                         net (fo=7, routed)           0.195     1.866    tbt/count_reg__0[3]
    SLICE_X46Y46         LUT4 (Prop_lut4_I0_O)        0.045     1.911 r  tbt/count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.911    tbt/count[3]_i_1_n_0
    SLICE_X46Y46         FDRE                                         r  tbt/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.827     2.021    tbt/CLK
    SLICE_X46Y46         FDRE                                         r  tbt/count_reg[3]/C
                         clock pessimism             -0.514     1.507    
    SLICE_X46Y46         FDRE (Hold_fdre_C_D)         0.121     1.628    tbt/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.283    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    audHelp/BUFG_inst/I
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    clk_100_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  at/i_clocking/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X54Y47     at/hphone_l_freeze_100_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X50Y46     at/hphone_l_freeze_100_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X50Y50     at/hphone_l_freeze_100_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X55Y48     at/hphone_l_freeze_100_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X52Y43     at/hphone_l_freeze_100_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X52Y43     at/hphone_l_freeze_100_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X55Y45     at/hphone_l_freeze_100_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  at/i_clocking/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  at/i_clocking/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  at/i_clocking/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X50Y50     at/hphone_l_freeze_100_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X50Y50     at/hphone_r_freeze_100_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X50Y50     at/hphone_r_freeze_100_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X50Y50     at/hphone_r_freeze_100_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X50Y50     at/hphone_r_freeze_100_reg[18]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X54Y47     at/hphone_l_freeze_100_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X55Y48     at/hphone_l_freeze_100_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X54Y47     at/hphone_l_freeze_100_reg[19]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  at/i_clocking/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  at/i_clocking/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X50Y50     at/hphone_l_freeze_100_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X50Y50     at/hphone_r_freeze_100_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X50Y50     at/hphone_r_freeze_100_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X50Y50     at/hphone_r_freeze_100_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X50Y50     at/hphone_r_freeze_100_reg[18]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X54Y47     at/hphone_l_freeze_100_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X50Y46     at/hphone_l_freeze_100_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X50Y46     at/hphone_l_freeze_100_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_feedback
  To Clock:  clk_feedback

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_feedback
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { at/i_clocking/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  at/i_clocking/mmcm_adv_inst/CLKFBIN
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  at/i_clocking/mmcm_adv_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  at/i_clocking/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  at/i_clocking/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  zed_audio_clk_48M
  To Clock:  zed_audio_clk_48M

Setup :            0  Failing Endpoints,  Worst Slack       11.706ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.437ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.706ns  (required time - arrival time)
  Source:                 at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        8.401ns  (logic 3.074ns (36.590%)  route 5.327ns (63.410%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.567ns = ( 29.400 - 20.833 ) 
    Source Clock Delay      (SCD):    9.434ns
    Clock Pessimism Removal (CPR):    0.803ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    audHelp/clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.762 r  audHelp/BUFG_inst/O
                         net (fo=33, routed)          1.803     5.565    at/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.653 r  at/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.542    at/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     7.643 r  at/i_clocking/clkout1_buf/O
                         net (fo=124, routed)         1.790     9.434    at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y4          RAMB18E1                                     r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454    11.888 r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[1]
                         net (fo=22, routed)          2.473    14.360    at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[1]
    SLICE_X6Y11          LUT4 (Prop_lut4_I1_O)        0.124    14.484 f  at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[2]_i_5/O
                         net (fo=1, routed)           0.670    15.155    at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[2]_i_5_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I5_O)        0.124    15.279 r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[2]_i_2/O
                         net (fo=8, routed)           0.502    15.781    at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state_reg[2]_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I4_O)        0.124    15.905 r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[2]_i_6/O
                         net (fo=1, routed)           0.288    16.193    at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/skip_reg_1
    SLICE_X5Y14          LUT6 (Prop_lut6_I3_O)        0.124    16.317 r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[2]_i_1/O
                         net (fo=22, routed)          0.708    17.025    at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[2]_i_1_n_0
    SLICE_X11Y13         LUT2 (Prop_lut2_I1_O)        0.124    17.149 r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=15, routed)          0.686    17.835    at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X8Y10          FDRE                                         r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.833    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    24.225    audHelp/clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    24.316 r  audHelp/BUFG_inst/O
                         net (fo=33, routed)          1.609    25.925    at/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.008 r  at/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    27.734    at/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    27.825 r  at/i_clocking/clkout1_buf/O
                         net (fo=124, routed)         1.575    29.400    at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y10          FDRE                                         r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[6]/C
                         clock pessimism              0.803    30.203    
                         clock uncertainty           -0.138    30.065    
    SLICE_X8Y10          FDRE (Setup_fdre_C_R)       -0.524    29.541    at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[6]
  -------------------------------------------------------------------
                         required time                         29.541    
                         arrival time                         -17.835    
  -------------------------------------------------------------------
                         slack                                 11.706    

Slack (MET) :             11.706ns  (required time - arrival time)
  Source:                 at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        8.401ns  (logic 3.074ns (36.590%)  route 5.327ns (63.410%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.567ns = ( 29.400 - 20.833 ) 
    Source Clock Delay      (SCD):    9.434ns
    Clock Pessimism Removal (CPR):    0.803ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    audHelp/clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.762 r  audHelp/BUFG_inst/O
                         net (fo=33, routed)          1.803     5.565    at/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.653 r  at/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.542    at/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     7.643 r  at/i_clocking/clkout1_buf/O
                         net (fo=124, routed)         1.790     9.434    at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y4          RAMB18E1                                     r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454    11.888 r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[1]
                         net (fo=22, routed)          2.473    14.360    at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[1]
    SLICE_X6Y11          LUT4 (Prop_lut4_I1_O)        0.124    14.484 f  at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[2]_i_5/O
                         net (fo=1, routed)           0.670    15.155    at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[2]_i_5_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I5_O)        0.124    15.279 r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[2]_i_2/O
                         net (fo=8, routed)           0.502    15.781    at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state_reg[2]_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I4_O)        0.124    15.905 r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[2]_i_6/O
                         net (fo=1, routed)           0.288    16.193    at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/skip_reg_1
    SLICE_X5Y14          LUT6 (Prop_lut6_I3_O)        0.124    16.317 r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[2]_i_1/O
                         net (fo=22, routed)          0.708    17.025    at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[2]_i_1_n_0
    SLICE_X11Y13         LUT2 (Prop_lut2_I1_O)        0.124    17.149 r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=15, routed)          0.686    17.835    at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X8Y10          FDRE                                         r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.833    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    24.225    audHelp/clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    24.316 r  audHelp/BUFG_inst/O
                         net (fo=33, routed)          1.609    25.925    at/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.008 r  at/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    27.734    at/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    27.825 r  at/i_clocking/clkout1_buf/O
                         net (fo=124, routed)         1.575    29.400    at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y10          FDRE                                         r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[7]/C
                         clock pessimism              0.803    30.203    
                         clock uncertainty           -0.138    30.065    
    SLICE_X8Y10          FDRE (Setup_fdre_C_R)       -0.524    29.541    at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[7]
  -------------------------------------------------------------------
                         required time                         29.541    
                         arrival time                         -17.835    
  -------------------------------------------------------------------
                         slack                                 11.706    

Slack (MET) :             11.706ns  (required time - arrival time)
  Source:                 at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]/R
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        8.401ns  (logic 3.074ns (36.590%)  route 5.327ns (63.410%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.567ns = ( 29.400 - 20.833 ) 
    Source Clock Delay      (SCD):    9.434ns
    Clock Pessimism Removal (CPR):    0.803ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    audHelp/clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.762 r  audHelp/BUFG_inst/O
                         net (fo=33, routed)          1.803     5.565    at/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.653 r  at/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.542    at/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     7.643 r  at/i_clocking/clkout1_buf/O
                         net (fo=124, routed)         1.790     9.434    at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y4          RAMB18E1                                     r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454    11.888 r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[1]
                         net (fo=22, routed)          2.473    14.360    at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[1]
    SLICE_X6Y11          LUT4 (Prop_lut4_I1_O)        0.124    14.484 f  at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[2]_i_5/O
                         net (fo=1, routed)           0.670    15.155    at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[2]_i_5_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I5_O)        0.124    15.279 r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[2]_i_2/O
                         net (fo=8, routed)           0.502    15.781    at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state_reg[2]_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I4_O)        0.124    15.905 r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[2]_i_6/O
                         net (fo=1, routed)           0.288    16.193    at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/skip_reg_1
    SLICE_X5Y14          LUT6 (Prop_lut6_I3_O)        0.124    16.317 r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[2]_i_1/O
                         net (fo=22, routed)          0.708    17.025    at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[2]_i_1_n_0
    SLICE_X11Y13         LUT2 (Prop_lut2_I1_O)        0.124    17.149 r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=15, routed)          0.686    17.835    at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X8Y10          FDRE                                         r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.833    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    24.225    audHelp/clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    24.316 r  audHelp/BUFG_inst/O
                         net (fo=33, routed)          1.609    25.925    at/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.008 r  at/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    27.734    at/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    27.825 r  at/i_clocking/clkout1_buf/O
                         net (fo=124, routed)         1.575    29.400    at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y10          FDRE                                         r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]/C
                         clock pessimism              0.803    30.203    
                         clock uncertainty           -0.138    30.065    
    SLICE_X8Y10          FDRE (Setup_fdre_C_R)       -0.524    29.541    at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]
  -------------------------------------------------------------------
                         required time                         29.541    
                         arrival time                         -17.835    
  -------------------------------------------------------------------
                         slack                                 11.706    

Slack (MET) :             11.706ns  (required time - arrival time)
  Source:                 at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[7]/R
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        8.401ns  (logic 3.074ns (36.590%)  route 5.327ns (63.410%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.567ns = ( 29.400 - 20.833 ) 
    Source Clock Delay      (SCD):    9.434ns
    Clock Pessimism Removal (CPR):    0.803ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    audHelp/clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.762 r  audHelp/BUFG_inst/O
                         net (fo=33, routed)          1.803     5.565    at/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.653 r  at/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.542    at/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     7.643 r  at/i_clocking/clkout1_buf/O
                         net (fo=124, routed)         1.790     9.434    at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y4          RAMB18E1                                     r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454    11.888 r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[1]
                         net (fo=22, routed)          2.473    14.360    at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[1]
    SLICE_X6Y11          LUT4 (Prop_lut4_I1_O)        0.124    14.484 f  at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[2]_i_5/O
                         net (fo=1, routed)           0.670    15.155    at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[2]_i_5_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I5_O)        0.124    15.279 r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[2]_i_2/O
                         net (fo=8, routed)           0.502    15.781    at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state_reg[2]_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I4_O)        0.124    15.905 r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[2]_i_6/O
                         net (fo=1, routed)           0.288    16.193    at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/skip_reg_1
    SLICE_X5Y14          LUT6 (Prop_lut6_I3_O)        0.124    16.317 r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[2]_i_1/O
                         net (fo=22, routed)          0.708    17.025    at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[2]_i_1_n_0
    SLICE_X11Y13         LUT2 (Prop_lut2_I1_O)        0.124    17.149 r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=15, routed)          0.686    17.835    at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X8Y10          FDRE                                         r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.833    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    24.225    audHelp/clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    24.316 r  audHelp/BUFG_inst/O
                         net (fo=33, routed)          1.609    25.925    at/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.008 r  at/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    27.734    at/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    27.825 r  at/i_clocking/clkout1_buf/O
                         net (fo=124, routed)         1.575    29.400    at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y10          FDRE                                         r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[7]/C
                         clock pessimism              0.803    30.203    
                         clock uncertainty           -0.138    30.065    
    SLICE_X8Y10          FDRE (Setup_fdre_C_R)       -0.524    29.541    at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[7]
  -------------------------------------------------------------------
                         required time                         29.541    
                         arrival time                         -17.835    
  -------------------------------------------------------------------
                         slack                                 11.706    

Slack (MET) :             11.706ns  (required time - arrival time)
  Source:                 at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[8]/R
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        8.401ns  (logic 3.074ns (36.590%)  route 5.327ns (63.410%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.567ns = ( 29.400 - 20.833 ) 
    Source Clock Delay      (SCD):    9.434ns
    Clock Pessimism Removal (CPR):    0.803ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    audHelp/clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.762 r  audHelp/BUFG_inst/O
                         net (fo=33, routed)          1.803     5.565    at/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.653 r  at/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.542    at/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     7.643 r  at/i_clocking/clkout1_buf/O
                         net (fo=124, routed)         1.790     9.434    at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y4          RAMB18E1                                     r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454    11.888 r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[1]
                         net (fo=22, routed)          2.473    14.360    at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[1]
    SLICE_X6Y11          LUT4 (Prop_lut4_I1_O)        0.124    14.484 f  at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[2]_i_5/O
                         net (fo=1, routed)           0.670    15.155    at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[2]_i_5_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I5_O)        0.124    15.279 r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[2]_i_2/O
                         net (fo=8, routed)           0.502    15.781    at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state_reg[2]_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I4_O)        0.124    15.905 r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[2]_i_6/O
                         net (fo=1, routed)           0.288    16.193    at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/skip_reg_1
    SLICE_X5Y14          LUT6 (Prop_lut6_I3_O)        0.124    16.317 r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[2]_i_1/O
                         net (fo=22, routed)          0.708    17.025    at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[2]_i_1_n_0
    SLICE_X11Y13         LUT2 (Prop_lut2_I1_O)        0.124    17.149 r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=15, routed)          0.686    17.835    at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X8Y10          FDRE                                         r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.833    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    24.225    audHelp/clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    24.316 r  audHelp/BUFG_inst/O
                         net (fo=33, routed)          1.609    25.925    at/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.008 r  at/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    27.734    at/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    27.825 r  at/i_clocking/clkout1_buf/O
                         net (fo=124, routed)         1.575    29.400    at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y10          FDRE                                         r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[8]/C
                         clock pessimism              0.803    30.203    
                         clock uncertainty           -0.138    30.065    
    SLICE_X8Y10          FDRE (Setup_fdre_C_R)       -0.524    29.541    at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[8]
  -------------------------------------------------------------------
                         required time                         29.541    
                         arrival time                         -17.835    
  -------------------------------------------------------------------
                         slack                                 11.706    

Slack (MET) :             11.706ns  (required time - arrival time)
  Source:                 at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]/R
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        8.401ns  (logic 3.074ns (36.590%)  route 5.327ns (63.410%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.567ns = ( 29.400 - 20.833 ) 
    Source Clock Delay      (SCD):    9.434ns
    Clock Pessimism Removal (CPR):    0.803ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    audHelp/clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.762 r  audHelp/BUFG_inst/O
                         net (fo=33, routed)          1.803     5.565    at/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.653 r  at/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.542    at/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     7.643 r  at/i_clocking/clkout1_buf/O
                         net (fo=124, routed)         1.790     9.434    at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y4          RAMB18E1                                     r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454    11.888 r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[1]
                         net (fo=22, routed)          2.473    14.360    at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[1]
    SLICE_X6Y11          LUT4 (Prop_lut4_I1_O)        0.124    14.484 f  at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[2]_i_5/O
                         net (fo=1, routed)           0.670    15.155    at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[2]_i_5_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I5_O)        0.124    15.279 r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[2]_i_2/O
                         net (fo=8, routed)           0.502    15.781    at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state_reg[2]_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I4_O)        0.124    15.905 r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[2]_i_6/O
                         net (fo=1, routed)           0.288    16.193    at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/skip_reg_1
    SLICE_X5Y14          LUT6 (Prop_lut6_I3_O)        0.124    16.317 r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[2]_i_1/O
                         net (fo=22, routed)          0.708    17.025    at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[2]_i_1_n_0
    SLICE_X11Y13         LUT2 (Prop_lut2_I1_O)        0.124    17.149 r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=15, routed)          0.686    17.835    at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X8Y10          FDRE                                         r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.833    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    24.225    audHelp/clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    24.316 r  audHelp/BUFG_inst/O
                         net (fo=33, routed)          1.609    25.925    at/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.008 r  at/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    27.734    at/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    27.825 r  at/i_clocking/clkout1_buf/O
                         net (fo=124, routed)         1.575    29.400    at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y10          FDRE                                         r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]/C
                         clock pessimism              0.803    30.203    
                         clock uncertainty           -0.138    30.065    
    SLICE_X8Y10          FDRE (Setup_fdre_C_R)       -0.524    29.541    at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]
  -------------------------------------------------------------------
                         required time                         29.541    
                         arrival time                         -17.835    
  -------------------------------------------------------------------
                         slack                                 11.706    

Slack (MET) :             11.801ns  (required time - arrival time)
  Source:                 at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        8.401ns  (logic 3.074ns (36.590%)  route 5.327ns (63.410%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.567ns = ( 29.400 - 20.833 ) 
    Source Clock Delay      (SCD):    9.434ns
    Clock Pessimism Removal (CPR):    0.803ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    audHelp/clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.762 r  audHelp/BUFG_inst/O
                         net (fo=33, routed)          1.803     5.565    at/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.653 r  at/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.542    at/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     7.643 r  at/i_clocking/clkout1_buf/O
                         net (fo=124, routed)         1.790     9.434    at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y4          RAMB18E1                                     r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454    11.888 r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[1]
                         net (fo=22, routed)          2.473    14.360    at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[1]
    SLICE_X6Y11          LUT4 (Prop_lut4_I1_O)        0.124    14.484 f  at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[2]_i_5/O
                         net (fo=1, routed)           0.670    15.155    at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[2]_i_5_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I5_O)        0.124    15.279 r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[2]_i_2/O
                         net (fo=8, routed)           0.502    15.781    at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state_reg[2]_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I4_O)        0.124    15.905 r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[2]_i_6/O
                         net (fo=1, routed)           0.288    16.193    at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/skip_reg_1
    SLICE_X5Y14          LUT6 (Prop_lut6_I3_O)        0.124    16.317 r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[2]_i_1/O
                         net (fo=22, routed)          0.708    17.025    at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[2]_i_1_n_0
    SLICE_X11Y13         LUT2 (Prop_lut2_I1_O)        0.124    17.149 r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=15, routed)          0.686    17.835    at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X9Y10          FDRE                                         r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.833    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    24.225    audHelp/clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    24.316 r  audHelp/BUFG_inst/O
                         net (fo=33, routed)          1.609    25.925    at/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.008 r  at/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    27.734    at/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    27.825 r  at/i_clocking/clkout1_buf/O
                         net (fo=124, routed)         1.575    29.400    at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y10          FDRE                                         r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[3]/C
                         clock pessimism              0.803    30.203    
                         clock uncertainty           -0.138    30.065    
    SLICE_X9Y10          FDRE (Setup_fdre_C_R)       -0.429    29.636    at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[3]
  -------------------------------------------------------------------
                         required time                         29.636    
                         arrival time                         -17.835    
  -------------------------------------------------------------------
                         slack                                 11.801    

Slack (MET) :             11.801ns  (required time - arrival time)
  Source:                 at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        8.401ns  (logic 3.074ns (36.590%)  route 5.327ns (63.410%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.567ns = ( 29.400 - 20.833 ) 
    Source Clock Delay      (SCD):    9.434ns
    Clock Pessimism Removal (CPR):    0.803ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    audHelp/clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.762 r  audHelp/BUFG_inst/O
                         net (fo=33, routed)          1.803     5.565    at/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.653 r  at/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.542    at/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     7.643 r  at/i_clocking/clkout1_buf/O
                         net (fo=124, routed)         1.790     9.434    at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y4          RAMB18E1                                     r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454    11.888 r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[1]
                         net (fo=22, routed)          2.473    14.360    at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[1]
    SLICE_X6Y11          LUT4 (Prop_lut4_I1_O)        0.124    14.484 f  at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[2]_i_5/O
                         net (fo=1, routed)           0.670    15.155    at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[2]_i_5_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I5_O)        0.124    15.279 r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[2]_i_2/O
                         net (fo=8, routed)           0.502    15.781    at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state_reg[2]_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I4_O)        0.124    15.905 r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[2]_i_6/O
                         net (fo=1, routed)           0.288    16.193    at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/skip_reg_1
    SLICE_X5Y14          LUT6 (Prop_lut6_I3_O)        0.124    16.317 r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[2]_i_1/O
                         net (fo=22, routed)          0.708    17.025    at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[2]_i_1_n_0
    SLICE_X11Y13         LUT2 (Prop_lut2_I1_O)        0.124    17.149 r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=15, routed)          0.686    17.835    at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X9Y10          FDRE                                         r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.833    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    24.225    audHelp/clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    24.316 r  audHelp/BUFG_inst/O
                         net (fo=33, routed)          1.609    25.925    at/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.008 r  at/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    27.734    at/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    27.825 r  at/i_clocking/clkout1_buf/O
                         net (fo=124, routed)         1.575    29.400    at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y10          FDRE                                         r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[5]/C
                         clock pessimism              0.803    30.203    
                         clock uncertainty           -0.138    30.065    
    SLICE_X9Y10          FDRE (Setup_fdre_C_R)       -0.429    29.636    at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[5]
  -------------------------------------------------------------------
                         required time                         29.636    
                         arrival time                         -17.835    
  -------------------------------------------------------------------
                         slack                                 11.801    

Slack (MET) :             11.801ns  (required time - arrival time)
  Source:                 at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        8.401ns  (logic 3.074ns (36.590%)  route 5.327ns (63.410%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.567ns = ( 29.400 - 20.833 ) 
    Source Clock Delay      (SCD):    9.434ns
    Clock Pessimism Removal (CPR):    0.803ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    audHelp/clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.762 r  audHelp/BUFG_inst/O
                         net (fo=33, routed)          1.803     5.565    at/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.653 r  at/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.542    at/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     7.643 r  at/i_clocking/clkout1_buf/O
                         net (fo=124, routed)         1.790     9.434    at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y4          RAMB18E1                                     r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454    11.888 r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[1]
                         net (fo=22, routed)          2.473    14.360    at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[1]
    SLICE_X6Y11          LUT4 (Prop_lut4_I1_O)        0.124    14.484 f  at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[2]_i_5/O
                         net (fo=1, routed)           0.670    15.155    at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[2]_i_5_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I5_O)        0.124    15.279 r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[2]_i_2/O
                         net (fo=8, routed)           0.502    15.781    at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state_reg[2]_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I4_O)        0.124    15.905 r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[2]_i_6/O
                         net (fo=1, routed)           0.288    16.193    at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/skip_reg_1
    SLICE_X5Y14          LUT6 (Prop_lut6_I3_O)        0.124    16.317 r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[2]_i_1/O
                         net (fo=22, routed)          0.708    17.025    at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[2]_i_1_n_0
    SLICE_X11Y13         LUT2 (Prop_lut2_I1_O)        0.124    17.149 r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=15, routed)          0.686    17.835    at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X9Y10          FDRE                                         r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.833    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    24.225    audHelp/clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    24.316 r  audHelp/BUFG_inst/O
                         net (fo=33, routed)          1.609    25.925    at/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.008 r  at/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    27.734    at/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    27.825 r  at/i_clocking/clkout1_buf/O
                         net (fo=124, routed)         1.575    29.400    at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y10          FDRE                                         r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[9]/C
                         clock pessimism              0.803    30.203    
                         clock uncertainty           -0.138    30.065    
    SLICE_X9Y10          FDRE (Setup_fdre_C_R)       -0.429    29.636    at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[9]
  -------------------------------------------------------------------
                         required time                         29.636    
                         arrival time                         -17.835    
  -------------------------------------------------------------------
                         slack                                 11.801    

Slack (MET) :             11.801ns  (required time - arrival time)
  Source:                 at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[3]/R
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        8.401ns  (logic 3.074ns (36.590%)  route 5.327ns (63.410%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.567ns = ( 29.400 - 20.833 ) 
    Source Clock Delay      (SCD):    9.434ns
    Clock Pessimism Removal (CPR):    0.803ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    audHelp/clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.762 r  audHelp/BUFG_inst/O
                         net (fo=33, routed)          1.803     5.565    at/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.653 r  at/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.542    at/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     7.643 r  at/i_clocking/clkout1_buf/O
                         net (fo=124, routed)         1.790     9.434    at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y4          RAMB18E1                                     r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454    11.888 r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[1]
                         net (fo=22, routed)          2.473    14.360    at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[1]
    SLICE_X6Y11          LUT4 (Prop_lut4_I1_O)        0.124    14.484 f  at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[2]_i_5/O
                         net (fo=1, routed)           0.670    15.155    at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[2]_i_5_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I5_O)        0.124    15.279 r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[2]_i_2/O
                         net (fo=8, routed)           0.502    15.781    at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state_reg[2]_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I4_O)        0.124    15.905 r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[2]_i_6/O
                         net (fo=1, routed)           0.288    16.193    at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/skip_reg_1
    SLICE_X5Y14          LUT6 (Prop_lut6_I3_O)        0.124    16.317 r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[2]_i_1/O
                         net (fo=22, routed)          0.708    17.025    at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[2]_i_1_n_0
    SLICE_X11Y13         LUT2 (Prop_lut2_I1_O)        0.124    17.149 r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=15, routed)          0.686    17.835    at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X9Y10          FDRE                                         r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.833    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    24.225    audHelp/clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    24.316 r  audHelp/BUFG_inst/O
                         net (fo=33, routed)          1.609    25.925    at/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.008 r  at/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    27.734    at/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    27.825 r  at/i_clocking/clkout1_buf/O
                         net (fo=124, routed)         1.575    29.400    at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y10          FDRE                                         r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[3]/C
                         clock pessimism              0.803    30.203    
                         clock uncertainty           -0.138    30.065    
    SLICE_X9Y10          FDRE (Setup_fdre_C_R)       -0.429    29.636    at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[3]
  -------------------------------------------------------------------
                         required time                         29.636    
                         arrival time                         -17.835    
  -------------------------------------------------------------------
                         slack                                 11.801    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.975%)  route 0.203ns (59.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.615ns
    Source Clock Delay      (SCD):    2.738ns
    Clock Pessimism Removal (CPR):    0.821ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    audHelp/clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.947 r  audHelp/BUFG_inst/O
                         net (fo=33, routed)          0.595     1.542    at/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.592 r  at/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.121    at/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.147 r  at/i_clocking/clkout1_buf/O
                         net (fo=124, routed)         0.592     2.738    at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y10          FDRE                                         r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141     2.879 r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[3]/Q
                         net (fo=1, routed)           0.203     3.082    at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/ADDRARDADDR[3]
    RAMB18_X0Y4          RAMB18E1                                     r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    audHelp/clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.194 r  audHelp/BUFG_inst/O
                         net (fo=33, routed)          0.862     2.056    at/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.109 r  at/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.685    at/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.714 r  at/i_clocking/clkout1_buf/O
                         net (fo=124, routed)         0.900     3.615    at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y4          RAMB18E1                                     r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism             -0.821     2.794    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.977    at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                         -2.977    
                         arrival time                           3.082    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 at/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            at/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.186ns (38.605%)  route 0.296ns (61.395%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.537ns
    Source Clock Delay      (SCD):    2.701ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    audHelp/clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.947 r  audHelp/BUFG_inst/O
                         net (fo=33, routed)          0.595     1.542    at/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.592 r  at/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.121    at/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.147 r  at/i_clocking/clkout1_buf/O
                         net (fo=124, routed)         0.555     2.701    at/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X52Y50         FDRE                                         r  at/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y50         FDRE (Prop_fdre_C_Q)         0.141     2.842 r  at/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[21]/Q
                         net (fo=1, routed)           0.296     3.138    at/sr_out[21]
    SLICE_X51Y45         LUT4 (Prop_lut4_I1_O)        0.045     3.183 r  at/sr_out[22]_i_1/O
                         net (fo=1, routed)           0.000     3.183    at/Inst_adau1761_izedboard/Inst_i2s_data_interface/D[5]
    SLICE_X51Y45         FDRE                                         r  at/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    audHelp/clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.194 r  audHelp/BUFG_inst/O
                         net (fo=33, routed)          0.862     2.056    at/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.109 r  at/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.685    at/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.714 r  at/i_clocking/clkout1_buf/O
                         net (fo=124, routed)         0.823     3.537    at/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X51Y45         FDRE                                         r  at/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[22]/C
                         clock pessimism             -0.567     2.970    
    SLICE_X51Y45         FDRE (Hold_fdre_C_D)         0.091     3.061    at/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.061    
                         arrival time                           3.183    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.958%)  route 0.201ns (55.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.615ns
    Source Clock Delay      (SCD):    2.738ns
    Clock Pessimism Removal (CPR):    0.821ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    audHelp/clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.947 r  audHelp/BUFG_inst/O
                         net (fo=33, routed)          0.595     1.542    at/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.592 r  at/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.121    at/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.147 r  at/i_clocking/clkout1_buf/O
                         net (fo=124, routed)         0.592     2.738    at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y11          FDRE                                         r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDRE (Prop_fdre_C_Q)         0.164     2.902 r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]/Q
                         net (fo=1, routed)           0.201     3.103    at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/ADDRARDADDR[2]
    RAMB18_X0Y4          RAMB18E1                                     r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    audHelp/clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.194 r  audHelp/BUFG_inst/O
                         net (fo=33, routed)          0.862     2.056    at/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.109 r  at/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.685    at/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.714 r  at/i_clocking/clkout1_buf/O
                         net (fo=124, routed)         0.900     3.615    at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y4          RAMB18E1                                     r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism             -0.821     2.794    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     2.977    at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                         -2.977    
                         arrival time                           3.103    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.810%)  route 0.210ns (56.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.615ns
    Source Clock Delay      (SCD):    2.738ns
    Clock Pessimism Removal (CPR):    0.821ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    audHelp/clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.947 r  audHelp/BUFG_inst/O
                         net (fo=33, routed)          0.595     1.542    at/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.592 r  at/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.121    at/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.147 r  at/i_clocking/clkout1_buf/O
                         net (fo=124, routed)         0.592     2.738    at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y11          FDRE                                         r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDRE (Prop_fdre_C_Q)         0.164     2.902 r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]/Q
                         net (fo=1, routed)           0.210     3.113    at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/ADDRARDADDR[0]
    RAMB18_X0Y4          RAMB18E1                                     r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    audHelp/clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.194 r  audHelp/BUFG_inst/O
                         net (fo=33, routed)          0.862     2.056    at/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.109 r  at/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.685    at/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.714 r  at/i_clocking/clkout1_buf/O
                         net (fo=124, routed)         0.900     3.615    at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y4          RAMB18E1                                     r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism             -0.821     2.794    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     2.977    at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                         -2.977    
                         arrival time                           3.113    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.602ns
    Source Clock Delay      (SCD):    2.766ns
    Clock Pessimism Removal (CPR):    0.823ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    audHelp/clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.947 r  audHelp/BUFG_inst/O
                         net (fo=33, routed)          0.595     1.542    at/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.592 r  at/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.121    at/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.147 r  at/i_clocking/clkout1_buf/O
                         net (fo=124, routed)         0.620     2.766    at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X5Y12          FDRE                                         r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.141     2.907 r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_reg[4]/Q
                         net (fo=1, routed)           0.087     2.994    at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_reg_n_0_[4]
    SLICE_X4Y12          LUT4 (Prop_lut4_I0_O)        0.045     3.039 r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data[5]_i_1/O
                         net (fo=1, routed)           0.000     3.039    at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/p_1_in[5]
    SLICE_X4Y12          FDRE                                         r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    audHelp/clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.194 r  audHelp/BUFG_inst/O
                         net (fo=33, routed)          0.862     2.056    at/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.109 r  at/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.685    at/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.714 r  at/i_clocking/clkout1_buf/O
                         net (fo=124, routed)         0.888     3.602    at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X4Y12          FDRE                                         r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_reg[5]/C
                         clock pessimism             -0.823     2.779    
    SLICE_X4Y12          FDRE (Hold_fdre_C_D)         0.120     2.899    at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.899    
                         arrival time                           3.039    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.128ns (38.079%)  route 0.208ns (61.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.615ns
    Source Clock Delay      (SCD):    2.738ns
    Clock Pessimism Removal (CPR):    0.821ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    audHelp/clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.947 r  audHelp/BUFG_inst/O
                         net (fo=33, routed)          0.595     1.542    at/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.592 r  at/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.121    at/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.147 r  at/i_clocking/clkout1_buf/O
                         net (fo=124, routed)         0.592     2.738    at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y10          FDRE                                         r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.128     2.866 r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]/Q
                         net (fo=1, routed)           0.208     3.074    at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/ADDRARDADDR[5]
    RAMB18_X0Y4          RAMB18E1                                     r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    audHelp/clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.194 r  audHelp/BUFG_inst/O
                         net (fo=33, routed)          0.862     2.056    at/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.109 r  at/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.685    at/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.714 r  at/i_clocking/clkout1_buf/O
                         net (fo=124, routed)         0.900     3.615    at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y4          RAMB18E1                                     r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism             -0.821     2.794    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.130     2.924    at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                         -2.924    
                         arrival time                           3.074    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.128ns (37.402%)  route 0.214ns (62.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.615ns
    Source Clock Delay      (SCD):    2.738ns
    Clock Pessimism Removal (CPR):    0.821ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    audHelp/clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.947 r  audHelp/BUFG_inst/O
                         net (fo=33, routed)          0.595     1.542    at/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.592 r  at/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.121    at/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.147 r  at/i_clocking/clkout1_buf/O
                         net (fo=124, routed)         0.592     2.738    at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y10          FDRE                                         r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.128     2.866 r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[4]/Q
                         net (fo=1, routed)           0.214     3.081    at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/ADDRARDADDR[4]
    RAMB18_X0Y4          RAMB18E1                                     r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    audHelp/clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.194 r  audHelp/BUFG_inst/O
                         net (fo=33, routed)          0.862     2.056    at/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.109 r  at/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.685    at/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.714 r  at/i_clocking/clkout1_buf/O
                         net (fo=124, routed)         0.900     3.615    at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y4          RAMB18E1                                     r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism             -0.821     2.794    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.129     2.923    at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                         -2.923    
                         arrival time                           3.081    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.164ns (38.293%)  route 0.264ns (61.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.615ns
    Source Clock Delay      (SCD):    2.738ns
    Clock Pessimism Removal (CPR):    0.801ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    audHelp/clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.947 r  audHelp/BUFG_inst/O
                         net (fo=33, routed)          0.595     1.542    at/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.592 r  at/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.121    at/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.147 r  at/i_clocking/clkout1_buf/O
                         net (fo=124, routed)         0.592     2.738    at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X10Y11         FDRE                                         r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.164     2.902 r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[1]/Q
                         net (fo=1, routed)           0.264     3.167    at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/ADDRARDADDR[1]
    RAMB18_X0Y4          RAMB18E1                                     r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    audHelp/clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.194 r  audHelp/BUFG_inst/O
                         net (fo=33, routed)          0.862     2.056    at/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.109 r  at/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.685    at/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.714 r  at/i_clocking/clkout1_buf/O
                         net (fo=124, routed)         0.900     3.615    at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y4          RAMB18E1                                     r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism             -0.801     2.814    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     2.997    at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                         -2.997    
                         arrival time                           3.167    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.148ns (40.990%)  route 0.213ns (59.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.615ns
    Source Clock Delay      (SCD):    2.738ns
    Clock Pessimism Removal (CPR):    0.821ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    audHelp/clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.947 r  audHelp/BUFG_inst/O
                         net (fo=33, routed)          0.595     1.542    at/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.592 r  at/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.121    at/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.147 r  at/i_clocking/clkout1_buf/O
                         net (fo=124, routed)         0.592     2.738    at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y10          FDRE                                         r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.148     2.886 r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]/Q
                         net (fo=1, routed)           0.213     3.099    at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/ADDRARDADDR[9]
    RAMB18_X0Y4          RAMB18E1                                     r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    audHelp/clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.194 r  audHelp/BUFG_inst/O
                         net (fo=33, routed)          0.862     2.056    at/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.109 r  at/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.685    at/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.714 r  at/i_clocking/clkout1_buf/O
                         net (fo=124, routed)         0.900     3.615    at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y4          RAMB18E1                                     r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism             -0.821     2.794    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.129     2.923    at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                         -2.923    
                         arrival time                           3.099    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[8]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.148ns (40.856%)  route 0.214ns (59.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.615ns
    Source Clock Delay      (SCD):    2.738ns
    Clock Pessimism Removal (CPR):    0.821ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    audHelp/clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.947 r  audHelp/BUFG_inst/O
                         net (fo=33, routed)          0.595     1.542    at/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.592 r  at/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.121    at/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.147 r  at/i_clocking/clkout1_buf/O
                         net (fo=124, routed)         0.592     2.738    at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y10          FDRE                                         r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.148     2.886 r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[8]/Q
                         net (fo=1, routed)           0.214     3.101    at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/ADDRARDADDR[8]
    RAMB18_X0Y4          RAMB18E1                                     r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    audHelp/clk_100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.194 r  audHelp/BUFG_inst/O
                         net (fo=33, routed)          0.862     2.056    at/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.109 r  at/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.685    at/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.714 r  at/i_clocking/clkout1_buf/O
                         net (fo=124, routed)         0.900     3.615    at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y4          RAMB18E1                                     r  at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism             -0.821     2.794    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.130     2.924    at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                         -2.924    
                         arrival time                           3.101    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         zed_audio_clk_48M
Waveform(ns):       { 0.000 10.417 }
Period(ns):         20.833
Sources:            { at/i_clocking/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.833      18.257     RAMB18_X0Y4      at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.833      18.678     BUFGCTRL_X0Y2    at/i_clocking/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.833      19.584     MMCME2_ADV_X1Y0  at/i_clocking/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.833      19.833     SLICE_X9Y14      at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg_cooolgate_en_gate_3_cooolDelFlop/C
Min Period        n/a     FDCE/C              n/a            1.000         20.833      19.833     SLICE_X8Y13      at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg_cooolgate_en_gate_4_cooolDelFlop/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X5Y15      at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/ack_flag_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X0Y13      at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X1Y14      at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X1Y13      at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X1Y13      at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.833      192.527    MMCME2_ADV_X1Y0  at/i_clocking/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X46Y47     at/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[2]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X46Y47     at/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[2]_srl7/CLK
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X9Y14      at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg_cooolgate_en_gate_3_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X8Y13      at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg_cooolgate_en_gate_4_cooolDelFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X5Y15      at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/ack_flag_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X10Y13     at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X9Y13      at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X10Y13     at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X10Y13     at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X10Y13     at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_reg[14]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X46Y47     at/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[2]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X46Y47     at/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[2]_srl7/CLK
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X9Y14      at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg_cooolgate_en_gate_3_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X8Y13      at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/at/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg_cooolgate_en_gate_4_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X0Y13      at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X1Y14      at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X1Y13      at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X1Y13      at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X2Y14      at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X0Y13      at/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[5]/C



