TimeQuest Timing Analyzer report for top
Fri Oct 28 13:48:19 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLK'
 13. Slow 1200mV 85C Model Hold: 'CLK'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'CLK'
 22. Slow 1200mV 0C Model Hold: 'CLK'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'CLK'
 30. Fast 1200mV 0C Model Hold: 'CLK'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; top                                                 ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; CLK        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary             ;
+----------+-----------------+------------+------+
; Fmax     ; Restricted Fmax ; Clock Name ; Note ;
+----------+-----------------+------------+------+
; 54.7 MHz ; 54.7 MHz        ; CLK        ;      ;
+----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; CLK   ; -8.641 ; -9699.089          ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; CLK   ; 0.767 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; CLK   ; -3.000 ; -2820.865                        ;
+-------+--------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK'                                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                   ; To Node                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -8.641 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[40] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.011     ; 9.131      ;
; -8.640 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[40] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.011     ; 9.130      ;
; -8.602 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[33] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.011     ; 9.092      ;
; -8.601 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[33] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.011     ; 9.091      ;
; -8.563 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[18] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.015     ; 9.049      ;
; -8.562 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[18] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.015     ; 9.048      ;
; -8.555 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[28] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.015     ; 9.041      ;
; -8.554 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[28] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.015     ; 9.040      ;
; -8.553 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[20] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.015     ; 9.039      ;
; -8.552 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[20] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.015     ; 9.038      ;
; -8.552 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[26] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.015     ; 9.038      ;
; -8.551 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[26] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.015     ; 9.037      ;
; -8.548 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[22] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.015     ; 9.034      ;
; -8.547 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[22] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.015     ; 9.033      ;
; -8.531 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[36] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.011     ; 9.021      ;
; -8.530 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[36] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.011     ; 9.020      ;
; -8.521 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[42] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.011     ; 9.011      ;
; -8.520 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[42] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.011     ; 9.010      ;
; -8.493 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[23] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.015     ; 8.979      ;
; -8.492 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[23] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.015     ; 8.978      ;
; -8.471 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[50] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.011     ; 8.961      ;
; -8.470 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[50] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.011     ; 8.960      ;
; -8.464 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[38] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.011     ; 8.954      ;
; -8.463 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[38] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.011     ; 8.953      ;
; -8.460 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[37] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.011     ; 8.950      ;
; -8.460 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[37] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.011     ; 8.950      ;
; -8.456 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[24] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.015     ; 8.942      ;
; -8.455 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[24] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.015     ; 8.941      ;
; -8.450 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[34] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.011     ; 8.940      ;
; -8.449 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[34] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.011     ; 8.939      ;
; -8.434 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[31] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.015     ; 8.920      ;
; -8.433 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[31] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.015     ; 8.919      ;
; -8.426 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[43] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.011     ; 8.916      ;
; -8.425 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[43] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.011     ; 8.915      ;
; -8.389 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[27] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.015     ; 8.875      ;
; -8.388 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[27] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.015     ; 8.874      ;
; -8.376 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[46] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.011     ; 8.866      ;
; -8.375 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[46] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.011     ; 8.865      ;
; -8.355 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[52] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.011     ; 8.845      ;
; -8.354 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[52] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.011     ; 8.844      ;
; -8.353 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[21] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.015     ; 8.839      ;
; -8.352 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[21] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.015     ; 8.838      ;
; -8.342 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[14] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.015     ; 8.828      ;
; -8.342 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[14] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.015     ; 8.828      ;
; -8.341 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[19] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.015     ; 8.827      ;
; -8.340 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[19] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.015     ; 8.826      ;
; -8.320 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[44] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.011     ; 8.810      ;
; -8.319 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[44] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.011     ; 8.809      ;
; -8.299 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[29] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.015     ; 8.785      ;
; -8.298 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[29] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.015     ; 8.784      ;
; -8.297 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[16] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.015     ; 8.783      ;
; -8.296 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[16] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.015     ; 8.782      ;
; -8.291 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[35] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.011     ; 8.781      ;
; -8.290 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[32] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.015     ; 8.776      ;
; -8.290 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[32] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.015     ; 8.776      ;
; -8.290 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[35] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.011     ; 8.780      ;
; -8.286 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[41] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.011     ; 8.776      ;
; -8.285 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[41] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.011     ; 8.775      ;
; -8.283 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[30] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.015     ; 8.769      ;
; -8.282 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[30] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.015     ; 8.768      ;
; -8.278 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[25] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.015     ; 8.764      ;
; -8.277 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[25] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.015     ; 8.763      ;
; -8.269 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[56] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.011     ; 8.759      ;
; -8.268 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[56] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.011     ; 8.758      ;
; -8.264 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[39] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.011     ; 8.754      ;
; -8.263 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[39] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.011     ; 8.753      ;
; -8.256 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[12] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.015     ; 8.742      ;
; -8.256 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[12] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.015     ; 8.742      ;
; -8.232 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[48] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.011     ; 8.722      ;
; -8.231 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[48] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.011     ; 8.721      ;
; -8.204 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[18] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|cache_wr_set[3]          ; CLK          ; CLK         ; 1.000        ; 0.407      ; 9.612      ;
; -8.204 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[18] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|cache_wr_set[2]          ; CLK          ; CLK         ; 1.000        ; 0.407      ; 9.612      ;
; -8.204 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[18] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|cache_wr_set[0]          ; CLK          ; CLK         ; 1.000        ; 0.407      ; 9.612      ;
; -8.204 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[18] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|cache_wr_set[1]          ; CLK          ; CLK         ; 1.000        ; 0.407      ; 9.612      ;
; -8.204 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[18] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|cache_wr_set[4]          ; CLK          ; CLK         ; 1.000        ; 0.407      ; 9.612      ;
; -8.200 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[58] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.011     ; 8.690      ;
; -8.199 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[15] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.015     ; 8.685      ;
; -8.199 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[58] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.011     ; 8.689      ;
; -8.198 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[15] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.015     ; 8.684      ;
; -8.194 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[20] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|cache_wr_set[3]          ; CLK          ; CLK         ; 1.000        ; 0.407      ; 9.602      ;
; -8.194 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[20] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|cache_wr_set[2]          ; CLK          ; CLK         ; 1.000        ; 0.407      ; 9.602      ;
; -8.194 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[20] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|cache_wr_set[0]          ; CLK          ; CLK         ; 1.000        ; 0.407      ; 9.602      ;
; -8.194 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[20] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|cache_wr_set[1]          ; CLK          ; CLK         ; 1.000        ; 0.407      ; 9.602      ;
; -8.194 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[20] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|cache_wr_set[4]          ; CLK          ; CLK         ; 1.000        ; 0.407      ; 9.602      ;
; -8.180 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[57] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.011     ; 8.670      ;
; -8.179 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[57] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.011     ; 8.669      ;
; -8.178 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[40] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|cache_wr_set[3]          ; CLK          ; CLK         ; 1.000        ; 0.412      ; 9.591      ;
; -8.178 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[40] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|cache_wr_set[2]          ; CLK          ; CLK         ; 1.000        ; 0.412      ; 9.591      ;
; -8.178 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[40] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|cache_wr_set[0]          ; CLK          ; CLK         ; 1.000        ; 0.412      ; 9.591      ;
; -8.178 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[40] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|cache_wr_set[1]          ; CLK          ; CLK         ; 1.000        ; 0.412      ; 9.591      ;
; -8.178 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[40] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|cache_wr_set[4]          ; CLK          ; CLK         ; 1.000        ; 0.412      ; 9.591      ;
; -8.155 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[62] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.011     ; 8.645      ;
; -8.155 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[62] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.011     ; 8.645      ;
; -8.154 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[13] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.015     ; 8.640      ;
; -8.154 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[13] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.015     ; 8.640      ;
; -8.145 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[11] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.015     ; 8.631      ;
; -8.145 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[11] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.015     ; 8.631      ;
; -8.139 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[33] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|cache_wr_set[3]          ; CLK          ; CLK         ; 1.000        ; 0.412      ; 9.552      ;
; -8.139 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[33] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|cache_wr_set[2]          ; CLK          ; CLK         ; 1.000        ; 0.412      ; 9.552      ;
; -8.139 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[33] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|cache_wr_set[0]          ; CLK          ; CLK         ; 1.000        ; 0.412      ; 9.552      ;
+--------+---------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK'                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.767 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[59] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:13:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[49] ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.061      ;
; 0.794 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[63] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:13:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[53] ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.088      ;
; 0.797 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[61] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:13:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[51] ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.091      ;
; 0.976 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[47] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:1:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[37]  ; CLK          ; CLK         ; 0.000        ; 0.085      ; 1.273      ;
; 0.983 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[17] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:26:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[7]  ; CLK          ; CLK         ; 0.000        ; 0.084      ; 1.279      ;
; 0.983 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[39] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:1:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[29]  ; CLK          ; CLK         ; 0.000        ; 0.084      ; 1.279      ;
; 0.996 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[62] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:13:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[52] ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.290      ;
; 1.001 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[45] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:1:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[35]  ; CLK          ; CLK         ; 0.000        ; 0.085      ; 1.298      ;
; 1.004 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[63] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:1:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[53]  ; CLK          ; CLK         ; 0.000        ; 0.085      ; 1.301      ;
; 1.004 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[59] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:17:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[49] ; CLK          ; CLK         ; 0.000        ; 0.100      ; 1.316      ;
; 1.004 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[35] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:1:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[25]  ; CLK          ; CLK         ; 0.000        ; 0.084      ; 1.300      ;
; 1.009 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[55] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:1:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[45]  ; CLK          ; CLK         ; 0.000        ; 0.085      ; 1.306      ;
; 1.010 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[41] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:0:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[31]  ; CLK          ; CLK         ; 0.000        ; 0.076      ; 1.298      ;
; 1.015 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[53] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:1:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[43]  ; CLK          ; CLK         ; 0.000        ; 0.085      ; 1.312      ;
; 1.022 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[7]  ; FISC:FISC_CORE|L1_ICache:L1_ICache1|cache_wr_set[2]                                                        ; CLK          ; CLK         ; 0.000        ; 0.591      ; 1.825      ;
; 1.025 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[31] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:8:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[21]  ; CLK          ; CLK         ; 0.000        ; 0.084      ; 1.321      ;
; 1.026 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[59] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:18:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[49] ; CLK          ; CLK         ; 0.000        ; 0.076      ; 1.314      ;
; 1.030 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[51] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:1:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[41]  ; CLK          ; CLK         ; 0.000        ; 0.085      ; 1.327      ;
; 1.032 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[45] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:4:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[35]  ; CLK          ; CLK         ; 0.000        ; 0.100      ; 1.344      ;
; 1.034 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[51] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:25:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[41] ; CLK          ; CLK         ; 0.000        ; 0.084      ; 1.330      ;
; 1.040 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[15] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:0:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[5]   ; CLK          ; CLK         ; 0.000        ; 0.075      ; 1.327      ;
; 1.044 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[25] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:19:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[15] ; CLK          ; CLK         ; 0.000        ; 0.074      ; 1.330      ;
; 1.046 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[29] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:8:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[19]  ; CLK          ; CLK         ; 0.000        ; 0.084      ; 1.342      ;
; 1.051 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[57] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:1:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[47]  ; CLK          ; CLK         ; 0.000        ; 0.085      ; 1.348      ;
; 1.052 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[11] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:0:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[1]   ; CLK          ; CLK         ; 0.000        ; 0.075      ; 1.339      ;
; 1.054 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[43] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:1:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[33]  ; CLK          ; CLK         ; 0.000        ; 0.085      ; 1.351      ;
; 1.058 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[17] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:0:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[7]   ; CLK          ; CLK         ; 0.000        ; 0.074      ; 1.344      ;
; 1.067 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[61] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:18:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[51] ; CLK          ; CLK         ; 0.000        ; 0.076      ; 1.355      ;
; 1.080 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[63] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:17:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[53] ; CLK          ; CLK         ; 0.000        ; 0.100      ; 1.392      ;
; 1.084 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[31] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:22:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[21] ; CLK          ; CLK         ; 0.000        ; 0.093      ; 1.389      ;
; 1.089 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[8]  ; FISC:FISC_CORE|L1_ICache:L1_ICache1|cache_wr_set[3]                                                        ; CLK          ; CLK         ; 0.000        ; 0.591      ; 1.892      ;
; 1.098 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[19] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:18:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[9]  ; CLK          ; CLK         ; 0.000        ; 0.078      ; 1.388      ;
; 1.099 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[43] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:20:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[33] ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.392      ;
; 1.100 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[15] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:18:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[5]  ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.391      ;
; 1.107 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[37] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:1:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[27]  ; CLK          ; CLK         ; 0.000        ; 0.084      ; 1.403      ;
; 1.113 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[29] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:7:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[19]  ; CLK          ; CLK         ; 0.000        ; 0.077      ; 1.402      ;
; 1.120 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[55] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:23:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[45] ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.411      ;
; 1.122 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[17] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:18:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[7]  ; CLK          ; CLK         ; 0.000        ; 0.078      ; 1.412      ;
; 1.123 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[37] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:18:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[27] ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.417      ;
; 1.123 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]                                 ; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|microcode_ctrl[2]                                              ; CLK          ; CLK         ; 0.000        ; 0.064      ; 1.399      ;
; 1.124 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]                                 ; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|microcode_ctrl[1]                                              ; CLK          ; CLK         ; 0.000        ; 0.064      ; 1.400      ;
; 1.125 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[59] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:31:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[49] ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.417      ;
; 1.128 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[27] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:19:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[17] ; CLK          ; CLK         ; 0.000        ; 0.074      ; 1.414      ;
; 1.128 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[21] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:20:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[11] ; CLK          ; CLK         ; 0.000        ; 0.075      ; 1.415      ;
; 1.131 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[53] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:23:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[43] ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.422      ;
; 1.132 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[21] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:23:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[11] ; CLK          ; CLK         ; 0.000        ; 0.077      ; 1.421      ;
; 1.136 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[6]  ; FISC:FISC_CORE|L1_ICache:L1_ICache1|cache_wr_set[1]                                                        ; CLK          ; CLK         ; 0.000        ; 0.591      ; 1.939      ;
; 1.137 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[33] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:18:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[23] ; CLK          ; CLK         ; 0.000        ; 0.095      ; 1.444      ;
; 1.139 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[11] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:18:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[1]  ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.430      ;
; 1.140 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[14] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:29:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[4]  ; CLK          ; CLK         ; 0.000        ; 0.077      ; 1.429      ;
; 1.140 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[17] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:13:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[7]  ; CLK          ; CLK         ; 0.000        ; 0.077      ; 1.429      ;
; 1.144 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[13] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:18:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[3]  ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.435      ;
; 1.144 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[26] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:22:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[16] ; CLK          ; CLK         ; 0.000        ; 0.096      ; 1.452      ;
; 1.150 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[29] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:19:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[19] ; CLK          ; CLK         ; 0.000        ; 0.076      ; 1.438      ;
; 1.152 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[53] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:18:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[43] ; CLK          ; CLK         ; 0.000        ; 0.095      ; 1.459      ;
; 1.153 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[15] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:23:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[5]  ; CLK          ; CLK         ; 0.000        ; 0.078      ; 1.443      ;
; 1.158 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[41] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:31:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[31] ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.450      ;
; 1.161 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[63] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:20:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[53] ; CLK          ; CLK         ; 0.000        ; 0.067      ; 1.440      ;
; 1.162 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[5]  ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|pc_out[5]                                                        ; CLK          ; CLK         ; -0.500       ; 0.130      ; 1.024      ;
; 1.163 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[39] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:17:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[29] ; CLK          ; CLK         ; 0.000        ; 0.101      ; 1.476      ;
; 1.166 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[51] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:4:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[41]  ; CLK          ; CLK         ; 0.000        ; 0.101      ; 1.479      ;
; 1.167 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[13] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:30:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[3]  ; CLK          ; CLK         ; 0.000        ; 0.077      ; 1.456      ;
; 1.171 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[15] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:20:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[5]  ; CLK          ; CLK         ; 0.000        ; 0.077      ; 1.460      ;
; 1.174 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[53] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:4:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[43]  ; CLK          ; CLK         ; 0.000        ; 0.101      ; 1.487      ;
; 1.174 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[37] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:17:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[27] ; CLK          ; CLK         ; 0.000        ; 0.101      ; 1.487      ;
; 1.176 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[37] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:21:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[27] ; CLK          ; CLK         ; 0.000        ; 0.101      ; 1.489      ;
; 1.185 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[17] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:20:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[7]  ; CLK          ; CLK         ; 0.000        ; 0.076      ; 1.473      ;
; 1.185 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[10] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:30:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[0]  ; CLK          ; CLK         ; 0.000        ; 0.077      ; 1.474      ;
; 1.186 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[51] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|pc_out[51]                                                       ; CLK          ; CLK         ; -0.500       ; 0.133      ; 1.051      ;
; 1.194 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[13] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:23:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[3]  ; CLK          ; CLK         ; 0.000        ; 0.078      ; 1.484      ;
; 1.203 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[51] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:20:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[41] ; CLK          ; CLK         ; 0.000        ; 0.067      ; 1.482      ;
; 1.211 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[58] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:13:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[48] ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.505      ;
; 1.219 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[30] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:8:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[20]  ; CLK          ; CLK         ; 0.000        ; 0.084      ; 1.515      ;
; 1.222 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[38] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:0:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[28]  ; CLK          ; CLK         ; 0.000        ; 0.076      ; 1.510      ;
; 1.224 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[34] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:1:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[24]  ; CLK          ; CLK         ; 0.000        ; 0.084      ; 1.520      ;
; 1.226 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[40] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:1:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[30]  ; CLK          ; CLK         ; 0.000        ; 0.084      ; 1.522      ;
; 1.227 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[50] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:25:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[40] ; CLK          ; CLK         ; 0.000        ; 0.084      ; 1.523      ;
; 1.227 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[36] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:1:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[26]  ; CLK          ; CLK         ; 0.000        ; 0.084      ; 1.523      ;
; 1.232 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[32] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:8:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[22]  ; CLK          ; CLK         ; 0.000        ; 0.084      ; 1.528      ;
; 1.242 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[27] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:8:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[17]  ; CLK          ; CLK         ; 0.000        ; 0.084      ; 1.538      ;
; 1.244 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[38] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:1:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[28]  ; CLK          ; CLK         ; 0.000        ; 0.084      ; 1.540      ;
; 1.257 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[10] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:0:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[0]   ; CLK          ; CLK         ; 0.000        ; 0.075      ; 1.544      ;
; 1.265 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[35] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:0:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[25]  ; CLK          ; CLK         ; 0.000        ; 0.076      ; 1.553      ;
; 1.270 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[45] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:0:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[35]  ; CLK          ; CLK         ; 0.000        ; 0.076      ; 1.558      ;
; 1.275 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[60] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:13:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[50] ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.569      ;
; 1.277 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[61] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:1:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[51]  ; CLK          ; CLK         ; 0.000        ; 0.085      ; 1.574      ;
; 1.282 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[63] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:25:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[53] ; CLK          ; CLK         ; 0.000        ; 0.068      ; 1.562      ;
; 1.284 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[11] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:12:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[1]  ; CLK          ; CLK         ; 0.000        ; 0.090      ; 1.586      ;
; 1.291 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[48] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:13:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[38] ; CLK          ; CLK         ; 0.000        ; 0.084      ; 1.587      ;
; 1.291 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[47] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:13:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[37] ; CLK          ; CLK         ; 0.000        ; 0.084      ; 1.587      ;
; 1.296 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[44] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:0:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[34]  ; CLK          ; CLK         ; 0.000        ; 0.076      ; 1.584      ;
; 1.298 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[30] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:22:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[20] ; CLK          ; CLK         ; 0.000        ; 0.093      ; 1.603      ;
; 1.298 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[23] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:8:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[13]  ; CLK          ; CLK         ; 0.000        ; 0.089      ; 1.599      ;
; 1.301 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26]                                ; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|microcode_ctrl[2]                                              ; CLK          ; CLK         ; 0.000        ; 0.064      ; 1.577      ;
; 1.304 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[16] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:26:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[6]  ; CLK          ; CLK         ; 0.000        ; 0.085      ; 1.601      ;
; 1.305 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[11] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:14:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[1]  ; CLK          ; CLK         ; 0.000        ; 0.095      ; 1.612      ;
; 1.305 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[53] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:27:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[43] ; CLK          ; CLK         ; 0.000        ; 0.088      ; 1.605      ;
; 1.306 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[9]  ; FISC:FISC_CORE|L1_ICache:L1_ICache1|cache_wr_set[4]                                                        ; CLK          ; CLK         ; 0.000        ; 0.591      ; 2.109      ;
; 1.306 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[40] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:4:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[30]  ; CLK          ; CLK         ; 0.000        ; 0.100      ; 1.618      ;
; 1.309 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[49] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:1:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[39]  ; CLK          ; CLK         ; 0.000        ; 0.085      ; 1.606      ;
+-------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 57.05 MHz ; 57.05 MHz       ; CLK        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; CLK   ; -8.264 ; -9051.392         ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK   ; 0.677 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; CLK   ; -3.000 ; -2820.865                       ;
+-------+--------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                   ; To Node                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -8.264 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[40] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.031     ; 8.735      ;
; -8.264 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[40] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.031     ; 8.735      ;
; -8.248 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[33] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.031     ; 8.719      ;
; -8.248 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[33] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.031     ; 8.719      ;
; -8.129 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[23] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.034     ; 8.597      ;
; -8.129 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[23] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.034     ; 8.597      ;
; -8.093 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[18] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.034     ; 8.561      ;
; -8.093 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[18] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.034     ; 8.561      ;
; -8.076 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[28] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.034     ; 8.544      ;
; -8.075 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[28] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.034     ; 8.543      ;
; -8.075 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[37] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.031     ; 8.546      ;
; -8.075 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[37] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.031     ; 8.546      ;
; -8.065 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[31] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.034     ; 8.533      ;
; -8.065 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[31] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.034     ; 8.533      ;
; -8.059 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[36] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.031     ; 8.530      ;
; -8.059 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[36] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.031     ; 8.530      ;
; -8.040 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[22] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.034     ; 8.508      ;
; -8.039 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[22] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.034     ; 8.507      ;
; -8.035 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[38] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.031     ; 8.506      ;
; -8.035 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[38] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.031     ; 8.506      ;
; -8.018 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[34] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.031     ; 8.489      ;
; -8.018 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[34] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.031     ; 8.489      ;
; -8.011 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[27] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.034     ; 8.479      ;
; -8.011 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[27] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.034     ; 8.479      ;
; -7.996 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[26] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.034     ; 8.464      ;
; -7.996 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[26] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.034     ; 8.464      ;
; -7.996 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[42] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.031     ; 8.467      ;
; -7.995 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[42] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.031     ; 8.466      ;
; -7.972 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[14] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.034     ; 8.440      ;
; -7.972 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[14] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.034     ; 8.440      ;
; -7.952 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[32] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.034     ; 8.420      ;
; -7.952 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[32] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.034     ; 8.420      ;
; -7.948 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[25] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.034     ; 8.416      ;
; -7.948 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[25] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.034     ; 8.416      ;
; -7.938 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[20] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.034     ; 8.406      ;
; -7.937 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[20] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.034     ; 8.405      ;
; -7.935 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[29] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.034     ; 8.403      ;
; -7.935 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[29] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.034     ; 8.403      ;
; -7.919 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[19] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.034     ; 8.387      ;
; -7.919 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[19] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.034     ; 8.387      ;
; -7.910 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[44] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.031     ; 8.381      ;
; -7.910 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[44] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.031     ; 8.381      ;
; -7.908 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[39] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.031     ; 8.379      ;
; -7.908 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[39] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.031     ; 8.379      ;
; -7.888 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[24] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.034     ; 8.356      ;
; -7.888 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[24] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.034     ; 8.356      ;
; -7.885 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[12] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.034     ; 8.353      ;
; -7.885 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[12] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.034     ; 8.353      ;
; -7.880 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[43] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.031     ; 8.351      ;
; -7.879 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[43] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.031     ; 8.350      ;
; -7.875 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[16] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.034     ; 8.343      ;
; -7.875 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[16] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.034     ; 8.343      ;
; -7.873 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[46] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.031     ; 8.344      ;
; -7.872 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[46] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.031     ; 8.343      ;
; -7.869 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[50] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.031     ; 8.340      ;
; -7.868 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[50] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.031     ; 8.339      ;
; -7.863 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[30] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.034     ; 8.331      ;
; -7.863 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[30] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.034     ; 8.331      ;
; -7.853 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[41] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.031     ; 8.324      ;
; -7.853 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[41] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.031     ; 8.324      ;
; -7.822 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[35] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.031     ; 8.293      ;
; -7.822 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[35] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.031     ; 8.293      ;
; -7.821 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[15] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.034     ; 8.289      ;
; -7.821 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[15] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.034     ; 8.289      ;
; -7.801 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[21] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.034     ; 8.269      ;
; -7.801 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[21] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.034     ; 8.269      ;
; -7.781 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[52] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.031     ; 8.252      ;
; -7.780 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[52] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.031     ; 8.251      ;
; -7.774 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[11] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.034     ; 8.242      ;
; -7.774 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[11] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.034     ; 8.242      ;
; -7.761 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[13] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.034     ; 8.229      ;
; -7.761 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[13] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.034     ; 8.229      ;
; -7.748 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[56] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.031     ; 8.219      ;
; -7.748 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[56] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.031     ; 8.219      ;
; -7.743 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[10] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.034     ; 8.211      ;
; -7.743 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[10] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.034     ; 8.211      ;
; -7.739 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[62] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.031     ; 8.210      ;
; -7.739 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[62] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.031     ; 8.210      ;
; -7.738 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[48] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.031     ; 8.209      ;
; -7.737 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[48] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.031     ; 8.208      ;
; -7.734 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[17] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.034     ; 8.202      ;
; -7.734 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[17] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.034     ; 8.202      ;
; -7.700 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[58] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.031     ; 8.171      ;
; -7.699 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[58] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.031     ; 8.170      ;
; -7.646 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[57] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.031     ; 8.117      ;
; -7.645 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[57] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.031     ; 8.116      ;
; -7.637 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[40] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|cache_wr_set[3]          ; CLK          ; CLK         ; 1.000        ; 0.394      ; 9.033      ;
; -7.637 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[40] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|cache_wr_set[2]          ; CLK          ; CLK         ; 1.000        ; 0.394      ; 9.033      ;
; -7.637 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[40] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|cache_wr_set[0]          ; CLK          ; CLK         ; 1.000        ; 0.394      ; 9.033      ;
; -7.637 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[40] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|cache_wr_set[1]          ; CLK          ; CLK         ; 1.000        ; 0.394      ; 9.033      ;
; -7.637 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[40] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|cache_wr_set[4]          ; CLK          ; CLK         ; 1.000        ; 0.394      ; 9.033      ;
; -7.621 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[33] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|cache_wr_set[3]          ; CLK          ; CLK         ; 1.000        ; 0.394      ; 9.017      ;
; -7.621 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[33] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|cache_wr_set[2]          ; CLK          ; CLK         ; 1.000        ; 0.394      ; 9.017      ;
; -7.621 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[33] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|cache_wr_set[0]          ; CLK          ; CLK         ; 1.000        ; 0.394      ; 9.017      ;
; -7.621 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[33] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|cache_wr_set[1]          ; CLK          ; CLK         ; 1.000        ; 0.394      ; 9.017      ;
; -7.621 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[33] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|cache_wr_set[4]          ; CLK          ; CLK         ; 1.000        ; 0.394      ; 9.017      ;
; -7.596 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[47] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]  ; CLK          ; CLK         ; 0.500        ; -0.031     ; 8.067      ;
; -7.595 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[47] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26] ; CLK          ; CLK         ; 0.500        ; -0.031     ; 8.066      ;
; -7.580 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[28] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|cache_wr_set[3]          ; CLK          ; CLK         ; 1.000        ; 0.391      ; 8.973      ;
; -7.580 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[28] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|cache_wr_set[2]          ; CLK          ; CLK         ; 1.000        ; 0.391      ; 8.973      ;
+--------+---------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.677 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[59] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:13:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[49] ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.945      ;
; 0.703 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[63] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:13:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[53] ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.971      ;
; 0.708 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[61] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:13:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[51] ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.976      ;
; 0.870 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[47] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:1:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[37]  ; CLK          ; CLK         ; 0.000        ; 0.076      ; 1.141      ;
; 0.874 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[39] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:1:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[29]  ; CLK          ; CLK         ; 0.000        ; 0.075      ; 1.144      ;
; 0.875 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[17] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:26:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[7]  ; CLK          ; CLK         ; 0.000        ; 0.076      ; 1.146      ;
; 0.890 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[45] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:1:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[35]  ; CLK          ; CLK         ; 0.000        ; 0.076      ; 1.161      ;
; 0.891 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[63] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:1:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[53]  ; CLK          ; CLK         ; 0.000        ; 0.076      ; 1.162      ;
; 0.891 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[59] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:17:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[49] ; CLK          ; CLK         ; 0.000        ; 0.089      ; 1.175      ;
; 0.894 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[55] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:1:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[45]  ; CLK          ; CLK         ; 0.000        ; 0.076      ; 1.165      ;
; 0.897 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[41] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:0:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[31]  ; CLK          ; CLK         ; 0.000        ; 0.066      ; 1.158      ;
; 0.898 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[35] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:1:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[25]  ; CLK          ; CLK         ; 0.000        ; 0.074      ; 1.167      ;
; 0.903 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[7]  ; FISC:FISC_CORE|L1_ICache:L1_ICache1|cache_wr_set[2]                                                        ; CLK          ; CLK         ; 0.000        ; 0.556      ; 1.654      ;
; 0.903 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[53] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:1:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[43]  ; CLK          ; CLK         ; 0.000        ; 0.076      ; 1.174      ;
; 0.910 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[31] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:8:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[21]  ; CLK          ; CLK         ; 0.000        ; 0.076      ; 1.181      ;
; 0.912 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[59] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:18:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[49] ; CLK          ; CLK         ; 0.000        ; 0.066      ; 1.173      ;
; 0.916 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[45] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:4:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[35]  ; CLK          ; CLK         ; 0.000        ; 0.089      ; 1.200      ;
; 0.920 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[51] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:1:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[41]  ; CLK          ; CLK         ; 0.000        ; 0.076      ; 1.191      ;
; 0.923 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[15] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:0:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[5]   ; CLK          ; CLK         ; 0.000        ; 0.067      ; 1.185      ;
; 0.924 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[51] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:25:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[41] ; CLK          ; CLK         ; 0.000        ; 0.075      ; 1.194      ;
; 0.926 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[62] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:13:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[52] ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.194      ;
; 0.927 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[25] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:19:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[15] ; CLK          ; CLK         ; 0.000        ; 0.067      ; 1.189      ;
; 0.929 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[29] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:8:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[19]  ; CLK          ; CLK         ; 0.000        ; 0.076      ; 1.200      ;
; 0.933 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[57] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:1:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[47]  ; CLK          ; CLK         ; 0.000        ; 0.076      ; 1.204      ;
; 0.935 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[11] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:0:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[1]   ; CLK          ; CLK         ; 0.000        ; 0.067      ; 1.197      ;
; 0.938 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[17] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:0:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[7]   ; CLK          ; CLK         ; 0.000        ; 0.067      ; 1.200      ;
; 0.939 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[43] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:1:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[33]  ; CLK          ; CLK         ; 0.000        ; 0.076      ; 1.210      ;
; 0.949 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[61] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:18:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[51] ; CLK          ; CLK         ; 0.000        ; 0.066      ; 1.210      ;
; 0.955 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[8]  ; FISC:FISC_CORE|L1_ICache:L1_ICache1|cache_wr_set[3]                                                        ; CLK          ; CLK         ; 0.000        ; 0.556      ; 1.706      ;
; 0.960 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[63] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:17:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[53] ; CLK          ; CLK         ; 0.000        ; 0.089      ; 1.244      ;
; 0.968 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[31] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:22:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[21] ; CLK          ; CLK         ; 0.000        ; 0.084      ; 1.247      ;
; 0.976 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[43] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:20:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[33] ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.244      ;
; 0.979 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[19] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:18:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[9]  ; CLK          ; CLK         ; 0.000        ; 0.072      ; 1.246      ;
; 0.980 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[15] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:18:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[5]  ; CLK          ; CLK         ; 0.000        ; 0.072      ; 1.247      ;
; 0.988 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[37] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:1:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[27]  ; CLK          ; CLK         ; 0.000        ; 0.074      ; 1.257      ;
; 0.989 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[29] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:7:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[19]  ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.255      ;
; 0.998 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[55] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:23:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[45] ; CLK          ; CLK         ; 0.000        ; 0.070      ; 1.263      ;
; 0.999 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[27] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:19:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[17] ; CLK          ; CLK         ; 0.000        ; 0.067      ; 1.261      ;
; 0.999 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]                                 ; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|microcode_ctrl[2]                                              ; CLK          ; CLK         ; 0.000        ; 0.057      ; 1.251      ;
; 1.001 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[17] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:18:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[7]  ; CLK          ; CLK         ; 0.000        ; 0.072      ; 1.268      ;
; 1.002 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[37] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:18:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[27] ; CLK          ; CLK         ; 0.000        ; 0.072      ; 1.269      ;
; 1.004 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[21] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:20:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[11] ; CLK          ; CLK         ; 0.000        ; 0.070      ; 1.269      ;
; 1.004 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[59] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:31:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[49] ; CLK          ; CLK         ; 0.000        ; 0.070      ; 1.269      ;
; 1.006 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[6]  ; FISC:FISC_CORE|L1_ICache:L1_ICache1|cache_wr_set[1]                                                        ; CLK          ; CLK         ; 0.000        ; 0.556      ; 1.757      ;
; 1.008 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[53] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:23:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[43] ; CLK          ; CLK         ; 0.000        ; 0.070      ; 1.273      ;
; 1.012 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[21] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:23:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[11] ; CLK          ; CLK         ; 0.000        ; 0.070      ; 1.277      ;
; 1.013 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[11] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:18:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[1]  ; CLK          ; CLK         ; 0.000        ; 0.072      ; 1.280      ;
; 1.014 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[13] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:18:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[3]  ; CLK          ; CLK         ; 0.000        ; 0.072      ; 1.281      ;
; 1.016 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[17] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:13:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[7]  ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.282      ;
; 1.017 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[26] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:22:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[16] ; CLK          ; CLK         ; 0.000        ; 0.085      ; 1.297      ;
; 1.017 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[33] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:18:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[23] ; CLK          ; CLK         ; 0.000        ; 0.084      ; 1.296      ;
; 1.018 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[14] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:29:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[4]  ; CLK          ; CLK         ; 0.000        ; 0.069      ; 1.282      ;
; 1.022 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[29] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:19:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[19] ; CLK          ; CLK         ; 0.000        ; 0.070      ; 1.287      ;
; 1.024 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]                                 ; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|microcode_ctrl[1]                                              ; CLK          ; CLK         ; 0.000        ; 0.057      ; 1.276      ;
; 1.026 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[53] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:18:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[43] ; CLK          ; CLK         ; 0.000        ; 0.084      ; 1.305      ;
; 1.030 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[15] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:23:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[5]  ; CLK          ; CLK         ; 0.000        ; 0.070      ; 1.295      ;
; 1.032 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[41] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:31:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[31] ; CLK          ; CLK         ; 0.000        ; 0.070      ; 1.297      ;
; 1.036 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[63] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:20:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[53] ; CLK          ; CLK         ; 0.000        ; 0.057      ; 1.288      ;
; 1.039 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[13] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:30:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[3]  ; CLK          ; CLK         ; 0.000        ; 0.069      ; 1.303      ;
; 1.040 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[51] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:4:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[41]  ; CLK          ; CLK         ; 0.000        ; 0.090      ; 1.325      ;
; 1.040 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[39] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:17:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[29] ; CLK          ; CLK         ; 0.000        ; 0.090      ; 1.325      ;
; 1.041 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[15] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:20:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[5]  ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.307      ;
; 1.044 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[53] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:4:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[43]  ; CLK          ; CLK         ; 0.000        ; 0.090      ; 1.329      ;
; 1.048 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[37] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:17:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[27] ; CLK          ; CLK         ; 0.000        ; 0.090      ; 1.333      ;
; 1.050 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[37] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:21:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[27] ; CLK          ; CLK         ; 0.000        ; 0.090      ; 1.335      ;
; 1.054 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[17] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:20:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[7]  ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.320      ;
; 1.054 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[10] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:30:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[0]  ; CLK          ; CLK         ; 0.000        ; 0.069      ; 1.318      ;
; 1.062 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[13] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:23:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[3]  ; CLK          ; CLK         ; 0.000        ; 0.070      ; 1.327      ;
; 1.074 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[51] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:20:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[41] ; CLK          ; CLK         ; 0.000        ; 0.057      ; 1.326      ;
; 1.097 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[58] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:13:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[48] ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.365      ;
; 1.103 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[30] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:8:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[20]  ; CLK          ; CLK         ; 0.000        ; 0.076      ; 1.374      ;
; 1.105 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[38] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:0:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[28]  ; CLK          ; CLK         ; 0.000        ; 0.066      ; 1.366      ;
; 1.109 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[50] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:25:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[40] ; CLK          ; CLK         ; 0.000        ; 0.075      ; 1.379      ;
; 1.109 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[34] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:1:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[24]  ; CLK          ; CLK         ; 0.000        ; 0.074      ; 1.378      ;
; 1.113 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[40] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:1:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[30]  ; CLK          ; CLK         ; 0.000        ; 0.074      ; 1.382      ;
; 1.114 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[36] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:1:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[26]  ; CLK          ; CLK         ; 0.000        ; 0.074      ; 1.383      ;
; 1.115 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[32] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:8:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[22]  ; CLK          ; CLK         ; 0.000        ; 0.076      ; 1.386      ;
; 1.124 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[27] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:8:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[17]  ; CLK          ; CLK         ; 0.000        ; 0.076      ; 1.395      ;
; 1.128 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[38] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:1:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[28]  ; CLK          ; CLK         ; 0.000        ; 0.074      ; 1.397      ;
; 1.131 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[5]  ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|pc_out[5]                                                        ; CLK          ; CLK         ; -0.500       ; 0.096      ; 0.942      ;
; 1.140 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[10] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:0:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[0]   ; CLK          ; CLK         ; 0.000        ; 0.067      ; 1.402      ;
; 1.145 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[11] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:12:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[1]  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.421      ;
; 1.146 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[63] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:25:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[53] ; CLK          ; CLK         ; 0.000        ; 0.059      ; 1.400      ;
; 1.147 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[35] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:0:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[25]  ; CLK          ; CLK         ; 0.000        ; 0.066      ; 1.408      ;
; 1.148 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[45] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:0:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[35]  ; CLK          ; CLK         ; 0.000        ; 0.066      ; 1.409      ;
; 1.152 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[9]  ; FISC:FISC_CORE|L1_ICache:L1_ICache1|cache_wr_set[4]                                                        ; CLK          ; CLK         ; 0.000        ; 0.556      ; 1.903      ;
; 1.152 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[61] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:1:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[51]  ; CLK          ; CLK         ; 0.000        ; 0.076      ; 1.423      ;
; 1.152 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[47] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:13:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[37] ; CLK          ; CLK         ; 0.000        ; 0.074      ; 1.421      ;
; 1.153 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[60] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:13:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[50] ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.421      ;
; 1.156 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[51] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|pc_out[51]                                                       ; CLK          ; CLK         ; -0.500       ; 0.097      ; 0.968      ;
; 1.159 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[23] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:8:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[13]  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.435      ;
; 1.161 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[11] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:14:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[1]  ; CLK          ; CLK         ; 0.000        ; 0.086      ; 1.442      ;
; 1.161 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[33] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:1:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[23]  ; CLK          ; CLK         ; 0.000        ; 0.076      ; 1.432      ;
; 1.164 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[53] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:27:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[43] ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.440      ;
; 1.166 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[41] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:12:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[31] ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.442      ;
; 1.167 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[49] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:1:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[39]  ; CLK          ; CLK         ; 0.000        ; 0.076      ; 1.438      ;
; 1.168 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26]                                ; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|microcode_ctrl[2]                                              ; CLK          ; CLK         ; 0.000        ; 0.057      ; 1.420      ;
; 1.169 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[43] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:23:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[33] ; CLK          ; CLK         ; 0.000        ; 0.069      ; 1.433      ;
; 1.170 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[13] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:6:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[3]   ; CLK          ; CLK         ; 0.000        ; 0.075      ; 1.440      ;
; 1.170 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[48] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:13:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[38] ; CLK          ; CLK         ; 0.000        ; 0.074      ; 1.439      ;
+-------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; CLK   ; -3.569 ; -3205.039         ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK   ; 0.291 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; CLK   ; -3.000 ; -2024.931                       ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                   ; To Node                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.569 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26]                                ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[63] ; CLK          ; CLK         ; 0.500        ; -0.451     ; 3.605      ;
; -3.520 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26]                                ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[62] ; CLK          ; CLK         ; 0.500        ; -0.451     ; 3.556      ;
; -3.501 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26]                                ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[61] ; CLK          ; CLK         ; 0.500        ; -0.451     ; 3.537      ;
; -3.452 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26]                                ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[60] ; CLK          ; CLK         ; 0.500        ; -0.451     ; 3.488      ;
; -3.433 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26]                                ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[59] ; CLK          ; CLK         ; 0.500        ; -0.451     ; 3.469      ;
; -3.424 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]                                 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[63] ; CLK          ; CLK         ; 0.500        ; -0.451     ; 3.460      ;
; -3.402 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]                                 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[62] ; CLK          ; CLK         ; 0.500        ; -0.451     ; 3.438      ;
; -3.384 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26]                                ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[58] ; CLK          ; CLK         ; 0.500        ; -0.451     ; 3.420      ;
; -3.365 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26]                                ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[57] ; CLK          ; CLK         ; 0.500        ; -0.451     ; 3.401      ;
; -3.356 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]                                 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[61] ; CLK          ; CLK         ; 0.500        ; -0.451     ; 3.392      ;
; -3.334 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]                                 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[60] ; CLK          ; CLK         ; 0.500        ; -0.451     ; 3.370      ;
; -3.316 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26]                                ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[56] ; CLK          ; CLK         ; 0.500        ; -0.451     ; 3.352      ;
; -3.297 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26]                                ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[55] ; CLK          ; CLK         ; 0.500        ; -0.451     ; 3.333      ;
; -3.288 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]                                 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[59] ; CLK          ; CLK         ; 0.500        ; -0.451     ; 3.324      ;
; -3.266 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]                                 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[58] ; CLK          ; CLK         ; 0.500        ; -0.451     ; 3.302      ;
; -3.248 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26]                                ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[54] ; CLK          ; CLK         ; 0.500        ; -0.451     ; 3.284      ;
; -3.229 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26]                                ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[53] ; CLK          ; CLK         ; 0.500        ; -0.451     ; 3.265      ;
; -3.220 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]                                 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[57] ; CLK          ; CLK         ; 0.500        ; -0.451     ; 3.256      ;
; -3.215 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[40] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]                                 ; CLK          ; CLK         ; 0.500        ; 0.368      ; 4.070      ;
; -3.214 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[40] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26]                                ; CLK          ; CLK         ; 0.500        ; 0.368      ; 4.069      ;
; -3.198 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]                                 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[56] ; CLK          ; CLK         ; 0.500        ; -0.451     ; 3.234      ;
; -3.180 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26]                                ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[52] ; CLK          ; CLK         ; 0.500        ; -0.451     ; 3.216      ;
; -3.161 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26]                                ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[51] ; CLK          ; CLK         ; 0.500        ; -0.451     ; 3.197      ;
; -3.152 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]                                 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[55] ; CLK          ; CLK         ; 0.500        ; -0.451     ; 3.188      ;
; -3.142 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[33] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]                                 ; CLK          ; CLK         ; 0.500        ; 0.368      ; 3.997      ;
; -3.141 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[33] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26]                                ; CLK          ; CLK         ; 0.500        ; 0.368      ; 3.996      ;
; -3.134 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[28] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]                                 ; CLK          ; CLK         ; 0.500        ; 0.369      ; 3.990      ;
; -3.134 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[37] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]                                 ; CLK          ; CLK         ; 0.500        ; 0.368      ; 3.989      ;
; -3.133 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[28] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26]                                ; CLK          ; CLK         ; 0.500        ; 0.369      ; 3.989      ;
; -3.133 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[37] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26]                                ; CLK          ; CLK         ; 0.500        ; 0.368      ; 3.988      ;
; -3.130 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]                                 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[54] ; CLK          ; CLK         ; 0.500        ; -0.451     ; 3.166      ;
; -3.121 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[23] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]                                 ; CLK          ; CLK         ; 0.500        ; 0.369      ; 3.977      ;
; -3.121 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[36] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]                                 ; CLK          ; CLK         ; 0.500        ; 0.368      ; 3.976      ;
; -3.120 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[23] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26]                                ; CLK          ; CLK         ; 0.500        ; 0.369      ; 3.976      ;
; -3.120 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[36] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26]                                ; CLK          ; CLK         ; 0.500        ; 0.368      ; 3.975      ;
; -3.118 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[18] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]                                 ; CLK          ; CLK         ; 0.500        ; 0.369      ; 3.974      ;
; -3.118 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[34] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]                                 ; CLK          ; CLK         ; 0.500        ; 0.368      ; 3.973      ;
; -3.117 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[18] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26]                                ; CLK          ; CLK         ; 0.500        ; 0.369      ; 3.973      ;
; -3.117 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[34] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26]                                ; CLK          ; CLK         ; 0.500        ; 0.368      ; 3.972      ;
; -3.113 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[43] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]                                 ; CLK          ; CLK         ; 0.500        ; 0.368      ; 3.968      ;
; -3.112 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26]                                ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[50] ; CLK          ; CLK         ; 0.500        ; -0.451     ; 3.148      ;
; -3.112 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[43] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26]                                ; CLK          ; CLK         ; 0.500        ; 0.368      ; 3.967      ;
; -3.103 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[38] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]                                 ; CLK          ; CLK         ; 0.500        ; 0.368      ; 3.958      ;
; -3.102 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[38] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26]                                ; CLK          ; CLK         ; 0.500        ; 0.368      ; 3.957      ;
; -3.100 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[50] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]                                 ; CLK          ; CLK         ; 0.500        ; 0.368      ; 3.955      ;
; -3.099 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[31] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]                                 ; CLK          ; CLK         ; 0.500        ; 0.369      ; 3.955      ;
; -3.099 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[50] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26]                                ; CLK          ; CLK         ; 0.500        ; 0.368      ; 3.954      ;
; -3.098 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[31] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26]                                ; CLK          ; CLK         ; 0.500        ; 0.369      ; 3.954      ;
; -3.093 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26]                                ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[49] ; CLK          ; CLK         ; 0.500        ; -0.451     ; 3.129      ;
; -3.092 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[20] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]                                 ; CLK          ; CLK         ; 0.500        ; 0.369      ; 3.948      ;
; -3.091 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[20] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26]                                ; CLK          ; CLK         ; 0.500        ; 0.369      ; 3.947      ;
; -3.087 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[40] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|cache_wr_set[3]                                         ; CLK          ; CLK         ; 1.000        ; 0.162      ; 4.236      ;
; -3.087 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[40] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|cache_wr_set[2]                                         ; CLK          ; CLK         ; 1.000        ; 0.162      ; 4.236      ;
; -3.087 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[40] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|cache_wr_set[0]                                         ; CLK          ; CLK         ; 1.000        ; 0.162      ; 4.236      ;
; -3.087 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[40] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|cache_wr_set[1]                                         ; CLK          ; CLK         ; 1.000        ; 0.162      ; 4.236      ;
; -3.087 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[40] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|cache_wr_set[4]                                         ; CLK          ; CLK         ; 1.000        ; 0.162      ; 4.236      ;
; -3.087 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[26] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]                                 ; CLK          ; CLK         ; 0.500        ; 0.369      ; 3.943      ;
; -3.086 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[26] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26]                                ; CLK          ; CLK         ; 0.500        ; 0.369      ; 3.942      ;
; -3.084 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]                                 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[53] ; CLK          ; CLK         ; 0.500        ; -0.451     ; 3.120      ;
; -3.077 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[27] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]                                 ; CLK          ; CLK         ; 0.500        ; 0.369      ; 3.933      ;
; -3.076 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[27] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26]                                ; CLK          ; CLK         ; 0.500        ; 0.369      ; 3.932      ;
; -3.062 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]                                 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[52] ; CLK          ; CLK         ; 0.500        ; -0.451     ; 3.098      ;
; -3.062 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[42] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]                                 ; CLK          ; CLK         ; 0.500        ; 0.368      ; 3.917      ;
; -3.061 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[21] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]                                 ; CLK          ; CLK         ; 0.500        ; 0.369      ; 3.917      ;
; -3.061 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[42] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26]                                ; CLK          ; CLK         ; 0.500        ; 0.368      ; 3.916      ;
; -3.060 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[21] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26]                                ; CLK          ; CLK         ; 0.500        ; 0.369      ; 3.916      ;
; -3.059 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[62] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]                                 ; CLK          ; CLK         ; 0.500        ; 0.368      ; 3.914      ;
; -3.058 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[62] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26]                                ; CLK          ; CLK         ; 0.500        ; 0.368      ; 3.913      ;
; -3.056 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[14] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]                                 ; CLK          ; CLK         ; 0.500        ; 0.369      ; 3.912      ;
; -3.055 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[14] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26]                                ; CLK          ; CLK         ; 0.500        ; 0.369      ; 3.911      ;
; -3.053 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[19] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]                                 ; CLK          ; CLK         ; 0.500        ; 0.369      ; 3.909      ;
; -3.052 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[19] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26]                                ; CLK          ; CLK         ; 0.500        ; 0.369      ; 3.908      ;
; -3.051 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[44] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]                                 ; CLK          ; CLK         ; 0.500        ; 0.368      ; 3.906      ;
; -3.050 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[44] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26]                                ; CLK          ; CLK         ; 0.500        ; 0.368      ; 3.905      ;
; -3.049 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[43] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|cache_wr_set[3]                                         ; CLK          ; CLK         ; 1.000        ; 0.162      ; 4.198      ;
; -3.049 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[43] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|cache_wr_set[2]                                         ; CLK          ; CLK         ; 1.000        ; 0.162      ; 4.198      ;
; -3.049 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[43] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|cache_wr_set[0]                                         ; CLK          ; CLK         ; 1.000        ; 0.162      ; 4.198      ;
; -3.049 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[43] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|cache_wr_set[1]                                         ; CLK          ; CLK         ; 1.000        ; 0.162      ; 4.198      ;
; -3.049 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[43] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|cache_wr_set[4]                                         ; CLK          ; CLK         ; 1.000        ; 0.162      ; 4.198      ;
; -3.047 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[24] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]                                 ; CLK          ; CLK         ; 0.500        ; 0.369      ; 3.903      ;
; -3.046 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[30] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]                                 ; CLK          ; CLK         ; 0.500        ; 0.369      ; 3.902      ;
; -3.046 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[24] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26]                                ; CLK          ; CLK         ; 0.500        ; 0.369      ; 3.902      ;
; -3.045 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[18] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|cache_wr_set[3]                                         ; CLK          ; CLK         ; 1.000        ; 0.163      ; 4.195      ;
; -3.045 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[18] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|cache_wr_set[2]                                         ; CLK          ; CLK         ; 1.000        ; 0.163      ; 4.195      ;
; -3.045 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[18] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|cache_wr_set[0]                                         ; CLK          ; CLK         ; 1.000        ; 0.163      ; 4.195      ;
; -3.045 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[18] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|cache_wr_set[1]                                         ; CLK          ; CLK         ; 1.000        ; 0.163      ; 4.195      ;
; -3.045 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[18] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|cache_wr_set[4]                                         ; CLK          ; CLK         ; 1.000        ; 0.163      ; 4.195      ;
; -3.045 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[30] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26]                                ; CLK          ; CLK         ; 0.500        ; 0.369      ; 3.901      ;
; -3.044 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26]                                ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[48] ; CLK          ; CLK         ; 0.500        ; -0.451     ; 3.080      ;
; -3.038 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[39] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]                                 ; CLK          ; CLK         ; 0.500        ; 0.368      ; 3.893      ;
; -3.037 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[39] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[26]                                ; CLK          ; CLK         ; 0.500        ; 0.368      ; 3.892      ;
; -3.036 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[50] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|cache_wr_set[3]                                         ; CLK          ; CLK         ; 1.000        ; 0.162      ; 4.185      ;
; -3.036 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[50] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|cache_wr_set[2]                                         ; CLK          ; CLK         ; 1.000        ; 0.162      ; 4.185      ;
; -3.036 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[50] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|cache_wr_set[0]                                         ; CLK          ; CLK         ; 1.000        ; 0.162      ; 4.185      ;
; -3.036 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[50] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|cache_wr_set[1]                                         ; CLK          ; CLK         ; 1.000        ; 0.162      ; 4.185      ;
; -3.036 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[50] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|cache_wr_set[4]                                         ; CLK          ; CLK         ; 1.000        ; 0.162      ; 4.185      ;
; -3.029 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[52] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]                                 ; CLK          ; CLK         ; 0.500        ; 0.368      ; 3.884      ;
; -3.028 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[20] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|cache_wr_set[3]                                         ; CLK          ; CLK         ; 1.000        ; 0.163      ; 4.178      ;
; -3.028 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[20] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|cache_wr_set[2]                                         ; CLK          ; CLK         ; 1.000        ; 0.163      ; 4.178      ;
; -3.028 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[20] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|cache_wr_set[0]                                         ; CLK          ; CLK         ; 1.000        ; 0.163      ; 4.178      ;
+--------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.291 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[59] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:13:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[49] ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.413      ;
; 0.301 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[63] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:13:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[53] ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.423      ;
; 0.303 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[61] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:13:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[51] ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.425      ;
; 0.363 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[5]  ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|pc_out[5]                                                        ; CLK          ; CLK         ; -0.500       ; 0.436      ; 0.403      ;
; 0.374 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[62] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:13:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[52] ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.496      ;
; 0.378 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[51] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|pc_out[51]                                                       ; CLK          ; CLK         ; -0.500       ; 0.436      ; 0.418      ;
; 0.386 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[47] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:1:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[37]  ; CLK          ; CLK         ; 0.000        ; 0.041      ; 0.511      ;
; 0.390 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[39] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:1:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[29]  ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.514      ;
; 0.394 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[17] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:26:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[7]  ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.518      ;
; 0.397 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[45] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:1:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[35]  ; CLK          ; CLK         ; 0.000        ; 0.041      ; 0.522      ;
; 0.399 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[63] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:1:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[53]  ; CLK          ; CLK         ; 0.000        ; 0.041      ; 0.524      ;
; 0.399 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[55] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:1:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[45]  ; CLK          ; CLK         ; 0.000        ; 0.041      ; 0.524      ;
; 0.400 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[35] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:1:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[25]  ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.524      ;
; 0.402 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[59] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:17:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[49] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.530      ;
; 0.403 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[53] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:1:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[43]  ; CLK          ; CLK         ; 0.000        ; 0.041      ; 0.528      ;
; 0.407 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[41] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:0:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[31]  ; CLK          ; CLK         ; 0.000        ; 0.031      ; 0.522      ;
; 0.408 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[7]  ; FISC:FISC_CORE|L1_ICache:L1_ICache1|cache_wr_set[2]                                                        ; CLK          ; CLK         ; 0.000        ; 0.244      ; 0.736      ;
; 0.409 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[31] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:8:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[21]  ; CLK          ; CLK         ; 0.000        ; 0.041      ; 0.534      ;
; 0.411 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[51] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:1:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[41]  ; CLK          ; CLK         ; 0.000        ; 0.041      ; 0.536      ;
; 0.411 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[51] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:25:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[41] ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.535      ;
; 0.411 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[45] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:4:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[35]  ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.539      ;
; 0.414 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[29] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:8:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[19]  ; CLK          ; CLK         ; 0.000        ; 0.041      ; 0.539      ;
; 0.414 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[59] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:18:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[49] ; CLK          ; CLK         ; 0.000        ; 0.031      ; 0.529      ;
; 0.419 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[15] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:0:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[5]   ; CLK          ; CLK         ; 0.000        ; 0.031      ; 0.534      ;
; 0.419 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[57] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:1:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[47]  ; CLK          ; CLK         ; 0.000        ; 0.041      ; 0.544      ;
; 0.421 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[25] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:19:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[15] ; CLK          ; CLK         ; 0.000        ; 0.032      ; 0.537      ;
; 0.424 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[3]  ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|pc_out[3]                                                        ; CLK          ; CLK         ; -0.500       ; 0.437      ; 0.465      ;
; 0.425 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[43] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:1:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[33]  ; CLK          ; CLK         ; 0.000        ; 0.041      ; 0.550      ;
; 0.426 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[17] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:0:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[7]   ; CLK          ; CLK         ; 0.000        ; 0.031      ; 0.541      ;
; 0.426 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[11] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:0:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[1]   ; CLK          ; CLK         ; 0.000        ; 0.031      ; 0.541      ;
; 0.429 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[63] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:17:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[53] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.557      ;
; 0.431 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[8]  ; FISC:FISC_CORE|L1_ICache:L1_ICache1|cache_wr_set[3]                                                        ; CLK          ; CLK         ; 0.000        ; 0.244      ; 0.759      ;
; 0.431 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[61] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:18:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[51] ; CLK          ; CLK         ; 0.000        ; 0.031      ; 0.546      ;
; 0.434 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[9]  ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|pc_out[9]                                                        ; CLK          ; CLK         ; -0.500       ; 0.437      ; 0.475      ;
; 0.439 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[35] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|pc_out[35]                                                       ; CLK          ; CLK         ; -0.500       ; 0.437      ; 0.480      ;
; 0.440 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[15] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:18:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[5]  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.560      ;
; 0.441 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[19] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:18:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[9]  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.561      ;
; 0.442 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[33] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|pc_out[33]                                                       ; CLK          ; CLK         ; -0.500       ; 0.437      ; 0.483      ;
; 0.443 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[31] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:22:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[21] ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.569      ;
; 0.443 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[43] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:20:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[33] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.564      ;
; 0.444 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[46] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|pc_out[46]                                                       ; CLK          ; CLK         ; -0.500       ; 0.437      ; 0.485      ;
; 0.446 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[17] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|pc_out[17]                                                       ; CLK          ; CLK         ; -0.500       ; 0.437      ; 0.487      ;
; 0.448 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[20] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|pc_out[20]                                                       ; CLK          ; CLK         ; -0.500       ; 0.437      ; 0.489      ;
; 0.450 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[37] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:1:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[27]  ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.574      ;
; 0.451 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[17] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:18:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[7]  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.571      ;
; 0.452 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[27] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:19:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[17] ; CLK          ; CLK         ; 0.000        ; 0.032      ; 0.568      ;
; 0.453 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[29] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:7:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[19]  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[37] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:18:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[27] ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[14] ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|pc_out[14]                                                       ; CLK          ; CLK         ; -0.500       ; 0.437      ; 0.494      ;
; 0.453 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]                                 ; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|microcode_ctrl[2]                                              ; CLK          ; CLK         ; 0.000        ; 0.032      ; 0.569      ;
; 0.454 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[11] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:18:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[1]  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[6]  ; FISC:FISC_CORE|L1_ICache:L1_ICache1|cache_wr_set[1]                                                        ; CLK          ; CLK         ; 0.000        ; 0.244      ; 0.783      ;
; 0.455 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[55] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:23:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[45] ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[0]                                 ; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|microcode_ctrl[1]                                              ; CLK          ; CLK         ; 0.000        ; 0.032      ; 0.571      ;
; 0.456 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[13] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:18:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[3]  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.576      ;
; 0.458 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[21] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:20:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[11] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.579      ;
; 0.458 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[59] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:31:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[49] ; CLK          ; CLK         ; 0.000        ; 0.034      ; 0.576      ;
; 0.458 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[53] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:23:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[43] ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.577      ;
; 0.459 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[21] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:23:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[11] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.580      ;
; 0.461 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[17] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:13:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[7]  ; CLK          ; CLK         ; 0.000        ; 0.039      ; 0.584      ;
; 0.462 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[33] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:18:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[23] ; CLK          ; CLK         ; 0.000        ; 0.043      ; 0.589      ;
; 0.463 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[26] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:22:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[16] ; CLK          ; CLK         ; 0.000        ; 0.043      ; 0.590      ;
; 0.463 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[58] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:13:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[48] ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.585      ;
; 0.467 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[32] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:8:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[22]  ; CLK          ; CLK         ; 0.000        ; 0.041      ; 0.592      ;
; 0.467 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[53] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:18:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[43] ; CLK          ; CLK         ; 0.000        ; 0.043      ; 0.594      ;
; 0.468 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[14] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:29:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[4]  ; CLK          ; CLK         ; 0.000        ; 0.032      ; 0.584      ;
; 0.468 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[30] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:8:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[20]  ; CLK          ; CLK         ; 0.000        ; 0.041      ; 0.593      ;
; 0.468 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[29] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:19:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[19] ; CLK          ; CLK         ; 0.000        ; 0.034      ; 0.586      ;
; 0.468 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[36] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:1:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[26]  ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.592      ;
; 0.472 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[15] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:23:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[5]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.593      ;
; 0.472 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[34] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:1:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[24]  ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.596      ;
; 0.473 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[41] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:31:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[31] ; CLK          ; CLK         ; 0.000        ; 0.034      ; 0.591      ;
; 0.474 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[51] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:4:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[41]  ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.603      ;
; 0.474 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[40] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:1:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[30]  ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.598      ;
; 0.475 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[38] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:0:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[28]  ; CLK          ; CLK         ; 0.000        ; 0.031      ; 0.590      ;
; 0.476 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[63] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:20:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[53] ; CLK          ; CLK         ; 0.000        ; 0.027      ; 0.587      ;
; 0.477 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[15] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:20:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[5]  ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.599      ;
; 0.477 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[17] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:20:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[7]  ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.599      ;
; 0.477 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[53] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:4:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[43]  ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.606      ;
; 0.477 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[50] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:25:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[40] ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.601      ;
; 0.478 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[13] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:30:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[3]  ; CLK          ; CLK         ; 0.000        ; 0.032      ; 0.594      ;
; 0.478 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[39] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:17:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[29] ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.607      ;
; 0.478 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[37] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:17:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[27] ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.607      ;
; 0.480 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[27] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:8:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[17]  ; CLK          ; CLK         ; 0.000        ; 0.041      ; 0.605      ;
; 0.480 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[37] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:21:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[27] ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.609      ;
; 0.481 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[13] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:23:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[3]  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.602      ;
; 0.482 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[10] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:30:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[0]  ; CLK          ; CLK         ; 0.000        ; 0.032      ; 0.598      ;
; 0.482 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[38] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:1:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[28]  ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.606      ;
; 0.488 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[61] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:1:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[51]  ; CLK          ; CLK         ; 0.000        ; 0.041      ; 0.613      ;
; 0.491 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[51] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:20:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[41] ; CLK          ; CLK         ; 0.000        ; 0.027      ; 0.602      ;
; 0.492 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[10] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:0:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[0]   ; CLK          ; CLK         ; 0.000        ; 0.031      ; 0.607      ;
; 0.493 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[45] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:0:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[35]  ; CLK          ; CLK         ; 0.000        ; 0.031      ; 0.608      ;
; 0.495 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[60] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:13:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[50] ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.617      ;
; 0.497 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[35] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:0:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[25]  ; CLK          ; CLK         ; 0.000        ; 0.031      ; 0.612      ;
; 0.499 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[48] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:13:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[38] ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.623      ;
; 0.499 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[40] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:4:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[30]  ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.627      ;
; 0.503 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[16] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:26:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[6]  ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.627      ;
; 0.507 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[26] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:8:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[16]  ; CLK          ; CLK         ; 0.000        ; 0.041      ; 0.632      ;
; 0.507 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[44] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:0:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[34]  ; CLK          ; CLK         ; 0.000        ; 0.031      ; 0.622      ;
; 0.510 ; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[45] ; FISC:FISC_CORE|L1_ICache:L1_ICache1|L1_ICache_Set:\GEN_SETS:13:SETX|L1_ICache_Way:\GEN_WAYS:0:WAYX|tag[35] ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.632      ;
+-------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -8.641    ; 0.291 ; N/A      ; N/A     ; -3.000              ;
;  CLK             ; -8.641    ; 0.291 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -9699.089 ; 0.0   ; 0.0      ; 0.0     ; -2820.865           ;
;  CLK             ; -9699.089 ; 0.000 ; N/A      ; N/A     ; -2820.865           ;
+------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; DS_DP         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DS_G          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DS_C          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DS_D          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY3                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DS_DP         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DS_G          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DS_C          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DS_D          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DS_DP         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DS_G          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DS_C          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DS_D          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DS_DP         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DS_G          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DS_C          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DS_D          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 34982    ; 6045     ; 14017    ; 4        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 34982    ; 6045     ; 14017    ; 4        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 2     ; 2    ;
; Unconstrained Output Ports      ; 4     ; 4    ;
; Unconstrained Output Port Paths ; 4     ; 4    ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; CLK    ; CLK   ; Base ; Constrained ;
+--------+-------+------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                                          ;
+------------+-----------------------------------------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                                                               ;
+------------+-----------------------------------------------------------------------------------------------------------------------+
; CLK        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found. This port has clock assignment. ;
; KEY3       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
+------------+-----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; DS_C        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DS_D        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DS_DP       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DS_G        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                                          ;
+------------+-----------------------------------------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                                                               ;
+------------+-----------------------------------------------------------------------------------------------------------------------+
; CLK        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found. This port has clock assignment. ;
; KEY3       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
+------------+-----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; DS_C        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DS_D        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DS_DP       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DS_G        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Fri Oct 28 13:48:12 2016
Info: Command: quartus_sta FISC -c top
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK CLK
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -8.641
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.641           -9699.089 CLK 
Info (332146): Worst-case hold slack is 0.767
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.767               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -2820.865 CLK 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -8.264
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.264           -9051.392 CLK 
Info (332146): Worst-case hold slack is 0.677
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.677               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -2820.865 CLK 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.569
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.569           -3205.039 CLK 
Info (332146): Worst-case hold slack is 0.291
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.291               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -2024.931 CLK 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 806 megabytes
    Info: Processing ended: Fri Oct 28 13:48:19 2016
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:07


