{:input (genetic.crossover/dumb-crossover 281433652 (genetic.mutation/change-constant-value 1315400621 (genetic.mutation/change-constant-value 1388437305 (genetic.mutation/change-constant-value 1070060118 (genetic.mutation/change-constant-value 1268137827 (genetic.crossover/dumb-crossover 1450257477 (genetic.representation/genetic-representation "examples/57268.BAF2B86D.blif") (genetic.mutation/change-constant-value 607922943 (genetic.representation/genetic-representation "examples/58018.25F9EDF0.blif"))))))) (genetic.mutation/change-constant-value 1801051508 (genetic.mutation/change-constant-value 35081917 (genetic.mutation/change-constant-value 81537226 (genetic.representation/genetic-representation "examples/58018.25F9EDF0.blif"))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing , wire6_4, \\wire:missing_7 , wire8_11, wire9_7);\n  wire \\:missing_edge ;\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  wire wire1;\n  wire wire10;\n  wire \\wire2_:missing ;\n  wire wire6_11;\n  input wire6_4;\n  wire wire6_4;\n  output wire8_11;\n  wire wire8_11;\n  output wire9_7;\n  wire wire9_7;\n  wire \\wire:missing_5 ;\n  input \\wire:missing_7 ;\n  wire \\wire:missing_7 ;\n  wire \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'h1 >> wire6_4;\n  assign wire1 = 1'h0;\n  assign \\wire2_:missing  = 1'h1;\n  assign \\wire:missing_edge  = 1'h0;\n  assign wire10 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire8_11 = wire6_11;\n  assign \\wire:missing_5  = \\wire:missing_edge ;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount6020635C/AED50617.v:3.1-29.10\" *)\nmodule postsynth(\\wire0_:missing , wire6_4, \\wire:missing_7 , wire8_11, wire9_7);\n  (* src = \"/tmp/fuzzmount6020635C/AED50617.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount6020635C/AED50617.v:5.9-5.24\" *)\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  (* src = \"/tmp/fuzzmount6020635C/AED50617.v:7.8-7.13\" *)\n  wire wire1;\n  (* src = \"/tmp/fuzzmount6020635C/AED50617.v:8.8-8.14\" *)\n  wire wire10;\n  (* src = \"/tmp/fuzzmount6020635C/AED50617.v:9.8-9.23\" *)\n  wire \\wire2_:missing ;\n  (* src = \"/tmp/fuzzmount6020635C/AED50617.v:10.8-10.16\" *)\n  wire wire6_11;\n  (* src = \"/tmp/fuzzmount6020635C/AED50617.v:11.9-11.16\" *)\n  input wire6_4;\n  wire wire6_4;\n  (* src = \"/tmp/fuzzmount6020635C/AED50617.v:13.10-13.18\" *)\n  output wire8_11;\n  wire wire8_11;\n  (* src = \"/tmp/fuzzmount6020635C/AED50617.v:15.10-15.17\" *)\n  output wire9_7;\n  wire wire9_7;\n  (* src = \"/tmp/fuzzmount6020635C/AED50617.v:17.8-17.23\" *)\n  wire \\wire:missing_5 ;\n  (* src = \"/tmp/fuzzmount6020635C/AED50617.v:18.9-18.24\" *)\n  input \\wire:missing_7 ;\n  wire \\wire:missing_7 ;\n  (* src = \"/tmp/fuzzmount6020635C/AED50617.v:20.8-20.26\" *)\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire1 = 1'h0;\n  assign wire10 = 1'h0;\n  assign \\wire2_:missing  = 1'h1;\n  assign wire6_11 = 1'hx;\n  assign wire8_11 = 1'hx;\n  assign wire9_7 = 1'hx;\n  assign \\wire:missing_5  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY 13:16:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpys86rew7] Copy '/tmp/fuzzmount6020635C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpys86rew7/src/top.v'.\nSBY 13:16:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpys86rew7] Copy '/tmp/fuzzmount6020635C/AED50617.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpys86rew7/src/AED50617.v'.\nSBY 13:16:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpys86rew7] Copy '/tmp/fuzzmount6020635C/AED50617.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpys86rew7/src/AED50617.post.v'.\nSBY 13:16:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpys86rew7] engine_0: abc pdr\nSBY 13:16:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpys86rew7] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpys86rew7/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 13:16:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpys86rew7] base: /tmp/fuzzmount6020635C/top.v:11: Warning: Identifier `\\clk' is implicitly declared.\nSBY 13:16:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpys86rew7] base: Warning: Wire presynth.\\wire9_7 is used but has no driver.\nSBY 13:16:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpys86rew7] base: Warning: Wire presynth.\\wire8_11 is used but has no driver.\nSBY 13:16:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpys86rew7] base: Warning: Wire top.\\clk is used but has no driver.\nSBY 13:16:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpys86rew7] base: finished (returncode=0)\nSBY 13:16:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpys86rew7] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpys86rew7/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 13:16:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpys86rew7] aig: Warning: Wire presynth.\\wire9_7 is used but has no driver.\nSBY 13:16:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpys86rew7] aig: Warning: Wire presynth.\\wire8_11 is used but has no driver.\nSBY 13:16:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpys86rew7] aig: Warning: Wire top.\\clk is used but has no driver.\nSBY 13:16:08 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpys86rew7] aig: finished (returncode=0)\nSBY 13:16:08 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpys86rew7] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpys86rew7; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 13:16:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpys86rew7] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 13:16:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpys86rew7] engine_0: Warning: The network has no constraints.\nSBY 13:16:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpys86rew7] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY 13:16:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpys86rew7] engine_0: finished (returncode=0)\nSBY 13:16:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpys86rew7] engine_0: Status returned by engine: FAIL\nSBY 13:16:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpys86rew7] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:06 (6)\nSBY 13:16:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpys86rew7] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY 13:16:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpys86rew7] summary: engine_0 (abc pdr) returned FAIL\nSBY 13:16:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpys86rew7] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpys86rew7'.\nSBY 13:16:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpys86rew7] DONE (FAIL, rc=2)\n", :err ""}}}