# Loading project vlsi
# Error opening /run/media/bahaa/CMP/projects/VLSI20/modules/D:/CMP/CMP 3/CMP 302/VLSI/project/work/VLSI_IO/modules/file_handler.v
# Path name '/run/media/bahaa/CMP/projects/VLSI20/modules/D:/CMP/CMP 3/CMP 302/VLSI/project/work/VLSI_IO/modules/file_handler.v' doesn't exist.
# Compile of 16_bit_mux.v was successful with warnings.
# Compile of cpu.v was successful with warnings.
# Compile of decompress.v was successful with warnings.
# Compile of decompress_handler.v was successful with warnings.
# Compile of file_handler.v was successful with warnings.
# Compile of mux.v was successful with warnings.
# Compile of one_bit_mux.v was successful with warnings.
# Compile of ram.v was successful with warnings.
# Compile of test_bench.v was successful with warnings.
# 9 compiles, 0 failed with no errors.
do do-files/test_bench.do
# vsim work.test_bench 
# Start time: 16:35:13 on May 26,2021
# Loading work.test_bench
# Loading work.coordinator
# Loading work.decompress_handler
# Loading work.decompress
# Loading work.file_handler
# Loading work.MUX
# Loading work.ST_Bit_MUX
# Loading work.One_Bit_MUX
# Loading work.DMA
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 112
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 121
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 127
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 135
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 141
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 151
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 157
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 165
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 171
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 195
# writeSignal 1
# 
# accessing filters index           0 value   6 
# 
# accessing filters index           1 value   6 
# 
# accessing filters index           2 value   6 
# 
# accessing filters index           3 value  70 
# 
# accessing filters index           4 value  60 
# 
# accessing filters index           5 value  50 
# 
# accessing dense index           0 value  12 
# 
# accessing dense index           1 value  12 
# 
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "../parameters/bin_filtersconv2d_1.txt" for reading.
# No such file or directory. (errno = ENOENT)    : /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v(103)
#    Time: 1500 ps  Iteration: 0  Instance: /test_bench
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 1500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 1700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 1900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 2100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 2300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 2500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 2700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 2900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 3100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 3300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 3500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 3700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 3900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 4100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 4300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 4500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 4700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 4900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 5100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 5300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 5500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 5700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 5900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 6100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 6300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 6500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 6700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 6900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 7100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 7300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 7500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 7700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 7900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 8100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 8300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 8500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 8700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 8900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 9100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 9300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 9500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 9700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 9900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 10100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 10100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 10300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 10300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 10500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 10500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 10700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 10700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 10900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 10900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 11100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 11100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 11300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 11300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 11500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 11500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 11700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 11700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 11900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 11900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 12100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 12100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 12300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 12300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 12500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 12500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 12700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 12700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 12900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 12900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 13100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 13100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 13300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 13300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 13500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 13500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 13700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 13700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 13900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 13900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 14100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 14100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 14300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 14300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 14500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 14500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 14700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 14700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 14900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 14900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 15100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 15100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 15300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 15300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 15500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 15500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 15700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 15700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 15900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 15900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 16100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 16100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 16300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 16300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 16500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 16500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 16700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 16700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 16900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 16900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 17100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 17100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 17300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 17300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 17500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 17500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 17700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 17700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 17900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 17900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 18100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 18100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 18300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 18300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 18500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 18500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 18700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 18700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 18900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 18900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 19100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 19100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 19300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 19300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 19500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 19500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 19700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 19700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 19900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 19900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 20100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 20100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 20300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 20300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 20500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 20500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 20700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 20700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 20900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 20900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 21100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 21100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 21300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 21300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 21500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 21500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 21700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 21700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 21900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 21900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 22100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 22100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 22300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 22300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 22500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 22500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 22700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 22700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 22900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 22900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 23100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 23100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 23300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 23300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 23500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 23500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 23700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 23700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 23900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 23900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 24100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 24100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 24300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 24300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 24500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 24500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 24700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 24700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 24900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 24900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 25100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 25100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 25300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 25300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 25500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 25500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 25700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 25700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 25900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 25900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 26100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 26100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 26300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 26300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 26500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 26500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 26700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 26700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 26900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 26900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 27100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 27100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 27300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 27300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 27500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 27500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 27700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 27700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 27900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 27900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 28100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 28100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 28300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 28300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 28500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 28500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 28700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 28700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 28900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 28900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 29100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 29100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 29300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 29300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 29500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 29500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 29700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 29700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 29900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 29900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 30100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 30100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 30300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 30300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 30500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 30500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 30700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 30700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 30900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 30900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 31100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 31100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 31300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 31300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 31500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 31500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 31700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 31700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 31900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 31900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 32100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 32100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 32300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 32300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 32500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 32500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 32700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 32700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 32900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 32900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 33100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 33100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 33300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 33300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 33500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 33500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 33700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 33700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 33900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 33900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 34100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 34100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 34300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 34300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 34500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 34500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 34700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 34700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 34900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 34900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 35100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 35100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 35300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 35300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 35500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 35500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 35700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 35700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 35900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 35900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 36100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 36100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 36300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 36300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 36500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 36500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 36700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 36700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 36900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 36900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 37100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 37100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 37300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 37300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 37500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 37500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 37700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 37700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 37900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 37900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 38100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 38100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 38300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 38300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 38500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 38500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 38700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 38700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 38900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 38900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 39100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 39100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 39300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 39300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 39500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 39500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 39700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 39700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 39900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 39900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 40100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 40100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 40300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 40300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 40500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 40500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 40700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 40700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 40900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 40900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 41100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 41100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 41300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 41300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 41500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 41500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 41700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 41700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 41900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 41900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 42100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 42100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 42300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 42300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 42500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 42500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 42700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 42700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 42900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 42900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 43100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 43100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 43300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 43300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 43500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 43500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 43700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 43700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 43900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 43900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 44100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 44100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 44300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 44300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 44500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 44500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 44700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 44700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 44900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 44900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 45100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 45100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 45300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 45300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 45500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 45500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 45700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 45700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 45900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 45900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 46100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 46100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 46300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 46300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 46500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 46500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 46700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 46700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 46900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 46900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 47100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 47100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 47300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 47300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 47500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 47500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 47700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 47700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 47900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 47900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 48100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 48100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 48300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 48300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 48500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 48500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 48700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 48700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 48900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 48900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 49100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 49100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 49300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 49300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 49500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 49500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 49700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 49700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 49900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 49900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 50100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 50100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 50300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 50300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 50500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 50500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 50700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 50700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 50900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 50900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 51100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 51100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 51300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 51300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 51500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 51500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 51700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 51700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 51900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 51900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 52100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 52100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 52300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 52300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 52500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 52500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 52700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 52700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 52900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 52900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 53100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 53100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 53300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 53300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 53500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 53500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 53700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 53700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 53900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 53900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 54100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 54100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 54300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 54300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 54500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 54500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 54700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 54700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 54900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 54900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 55100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 55100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 55300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 55300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 55500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 55500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 55700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 55700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 55900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 55900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 56100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 56100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 56300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 56300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 56500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 56500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 56700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 56700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 56900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 56900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 57100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 57100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 57300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 57300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 57500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 57500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 57700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 57700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 57900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 57900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 58100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 58100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 58300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 58300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 58500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 58500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 58700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 58700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 58900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 58900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 59100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 59100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 59300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 59300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 59500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 59500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 59700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 59700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 59900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 59900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 60100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 60100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 60300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 60300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 60500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 60500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 60700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 60700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 60900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 60900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 61100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 61100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 61300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 61300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 61500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 61500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 61700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 61700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 61900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 61900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 62100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 62100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 62300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 62300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 62500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 62500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 62700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 62700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 62900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 62900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 63100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 63100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 63300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 63300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 63500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 63500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 63700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 63700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 63900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 63900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 64100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 64100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 64300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 64300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 64500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 64500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 64700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 64700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 64900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 64900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 65100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 65100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 65300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 65300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 65500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 65500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 65700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 65700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 65900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 65900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 66100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 66100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 66300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 66300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 66500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 66500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 66700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 66700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 66900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 66900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 67100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 67100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 67300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 67300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 67500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 67500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 67700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 67700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 67900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 67900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 68100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 68100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 68300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 68300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 68500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 68500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 68700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 68700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 68900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 68900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 69100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 69100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 69300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 69300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 69500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 69500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 69700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 69700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 69900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 69900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 70100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 70100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 70300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 70300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 70500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 70500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 70700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 70700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 70900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 70900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 71100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 71100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 71300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 71300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 71500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 71500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 71700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 71700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 71900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 71900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 72100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 72100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 72300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 72300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 72500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 72500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 72700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 72700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 72900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 72900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 73100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 73100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 73300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 73300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 73500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 73500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 73700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 73700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 73900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 73900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 74100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 74100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 74300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 74300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 74500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 74500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 74700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 74700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 74900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 74900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 75100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 75100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 75300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 75300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 75500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 75500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 75700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 75700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 75900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 75900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 76100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 76100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 76300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 76300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 76500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 76500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 76700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 76700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 76900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 76900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 77100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 77100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 77300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 77300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 77500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 77500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 77700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 77700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 77900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 77900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 78100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 78100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 78300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 78300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 78500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 78500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 78700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 78700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 78900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 78900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 79100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 79100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 79300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 79300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 79500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 79500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 79700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 79700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 79900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 79900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 80100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 80100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 80300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 80300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 80500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 80500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 80700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 80700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 80900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 80900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 81100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 81100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 81300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 81300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 81500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 81500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 81700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 81700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 81900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 81900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 82100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 82100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 82300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 82300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 82500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 82500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 82700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 82700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 82900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 82900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 83100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 83100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 83300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 83300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 83500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 83500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 83700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 83700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 83900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 83900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 84100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 84100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 84300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 84300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 84500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 84500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 84700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 84700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 84900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 84900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 85100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 85100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 85300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 85300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 85500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 85500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 85700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 85700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 85900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 85900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 86100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 86100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 86300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 86300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 86500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 86500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 86700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 86700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 86900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 86900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 87100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 87100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 87300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 87300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 87500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 87500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 87700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 87700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 87900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 87900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 88100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 88100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 88300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 88300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 88500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 88500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 88700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 88700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 88900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 88900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 89100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 89100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 89300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 89300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 89500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 89500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 89700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 89700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 89900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 89900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 90100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 90100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 90300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 90300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 90500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 90500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 90700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 90700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 90900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 90900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 91100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 91100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 91300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 91300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 91500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 91500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 91700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 91700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 91900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 91900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 92100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 92100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 92300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 92300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 92500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 92500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 92700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 92700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 92900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 92900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 93100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 93100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 93300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 93300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 93500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 93500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 93700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 93700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 93900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 93900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 94100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 94100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 94300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 94300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 94500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 94500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 94700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 94700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 94900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 94900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 95100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 95100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 95300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 95300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 95500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 95500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 95700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 95700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 95900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 95900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 96100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 96100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 96300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 96300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 96500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 96500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 96700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 96700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 96900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 96900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 97100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 97100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 97300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 97300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 97500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 97500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 97700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 97700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 97900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 97900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 98100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 98100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 98300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 98300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 98500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 98500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 98700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 98700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 98900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 98900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 99100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 99100 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 99300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 99300 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 99500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 99500 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 99700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 99700 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Error (suppressible): (vsim-PLI-3084) $feof : Argument 1 is not a valid file descriptor.
#    Time: 99900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Error (suppressible): (vsim-PLI-3084) $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 99900 ps  Iteration: 0  Process: /test_bench/#INITIAL#27 File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# Compile of 16_bit_mux.v was successful with warnings.
# Compile of cpu.v was successful with warnings.
# Compile of decompress.v was successful with warnings.
# Compile of decompress_handler.v was successful with warnings.
# Compile of file_handler.v was successful with warnings.
# Compile of mux.v was successful with warnings.
# Compile of one_bit_mux.v was successful with warnings.
# Compile of ram.v was successful with warnings.
# Compile of test_bench.v was successful with warnings.
# 9 compiles, 0 failed with no errors.
do do-files/test_bench.do
# End time: 16:36:10 on May 26,2021, Elapsed time: 0:00:57
# Errors: 986, Warnings: 18
# vsim work.test_bench 
# Start time: 16:36:10 on May 26,2021
# Loading work.test_bench
# Loading work.coordinator
# Loading work.decompress_handler
# Loading work.decompress
# Loading work.file_handler
# Loading work.MUX
# Loading work.ST_Bit_MUX
# Loading work.One_Bit_MUX
# Loading work.DMA
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 112
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 121
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 127
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 135
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 141
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 151
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 157
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 165
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 171
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 195
# writeSignal 1
# 
# accessing filters index           0 value   6 
# 
# accessing filters index           1 value   6 
# 
# accessing filters index           2 value   6 
# 
# accessing filters index           3 value  70 
# 
# accessing filters index           4 value  60 
# 
# accessing filters index           5 value  50 
# 
# accessing dense index           0 value  12 
# 
# accessing dense index           1 value  12 
# 
# done loading CNN Parameters 
# 
#  ramAddress   134
# 
# done loading image
# 
# Compile of 16_bit_mux.v was successful with warnings.
# Compile of cpu.v was successful with warnings.
# Compile of decompress.v was successful with warnings.
# Compile of decompress_handler.v was successful with warnings.
# Compile of file_handler.v was successful with warnings.
# Compile of mux.v was successful with warnings.
# Compile of one_bit_mux.v was successful with warnings.
# Compile of ram.v was successful with warnings.
# Compile of test_bench.v was successful with warnings.
# 9 compiles, 0 failed with no errors.
do do-files/test_bench.do
# End time: 16:40:18 on May 26,2021, Elapsed time: 0:04:08
# Errors: 0, Warnings: 13
# vsim work.test_bench 
# Start time: 16:40:18 on May 26,2021
# Loading work.test_bench
# Loading work.coordinator
# Loading work.decompress_handler
# Loading work.decompress
# Loading work.file_handler
# Loading work.MUX
# Loading work.ST_Bit_MUX
# Loading work.One_Bit_MUX
# Loading work.DMA
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 105
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 112
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 121
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 127
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 135
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 141
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 151
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 157
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 165
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 171
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 195
# writeSignal 1
# 
# accessing filters index           0 value   6 
# 
# accessing filters index           1 value   6 
# 
# accessing filters index           2 value   6 
# 
# accessing filters index           0 value   6 
# 
# accessing filters index           1 value   6 
# 
# accessing filters index           2 value   6 
# 
# accessing dense index           0 value  12 
# 
# accessing dense index           1 value  12 
# 
# done loading CNN Parameters 
# 
#  ramAddress   134
# 
# done loading image
# 
# Compile of 16_bit_mux.v was successful with warnings.
# Compile of cpu.v was successful with warnings.
# Compile of decompress.v was successful with warnings.
# Compile of decompress_handler.v was successful with warnings.
# Compile of file_handler.v was successful with warnings.
# Compile of mux.v was successful with warnings.
# Compile of one_bit_mux.v was successful with warnings.
# Compile of ram.v was successful with warnings.
# Compile of test_bench.v was successful with warnings.
# 9 compiles, 0 failed with no errors.
# Compile of 16_bit_mux.v was successful with warnings.
# Compile of cpu.v was successful with warnings.
# Compile of decompress.v was successful with warnings.
# Compile of decompress_handler.v was successful with warnings.
# Compile of file_handler.v failed with 4 errors.
# Compile of mux.v was successful with warnings.
# Compile of one_bit_mux.v was successful with warnings.
# Compile of ram.v was successful with warnings.
# Compile of test_bench.v was successful with warnings.
# 9 compiles, 1 failed with 4 errors.
# Compile of 16_bit_mux.v was successful with warnings.
# Compile of cpu.v was successful with warnings.
# Compile of decompress.v was successful with warnings.
# Compile of decompress_handler.v was successful with warnings.
# Compile of file_handler.v was successful with warnings.
# Compile of mux.v was successful with warnings.
# Compile of one_bit_mux.v was successful with warnings.
# Compile of ram.v was successful with warnings.
# Compile of test_bench.v was successful with warnings.
# 9 compiles, 0 failed with no errors.
do do-files/test_bench.do
# End time: 01:01:21 on May 27,2021, Elapsed time: 8:21:03
# Errors: 0, Warnings: 15
# vsim work.test_bench 
# Start time: 01:01:21 on May 27,2021
# Loading work.test_bench
# Loading work.coordinator
# Loading work.decompress_handler
# Loading work.decompress
# Loading work.file_handler
# Loading work.MUX
# Loading work.ST_Bit_MUX
# Loading work.One_Bit_MUX
# Loading work.DMA
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 107
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 114
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 123
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 129
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 137
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 143
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 153
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 159
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 167
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 173
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 197
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'DataInCNN'. The port definition is at: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /test_bench/coordiantor_module/Data_In_MUX File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/cpu.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'ToRAM'. The port definition is at: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /test_bench/coordiantor_module/Data_In_MUX File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/cpu.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'data'. The port definition is at: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/ram.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /test_bench/coordiantor_module/dma_module File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/cpu.v Line: 28
# writeSignal 1
# 
# accessing filters index           0 value     6 
# 
# accessing filters index           1 value     6 
# 
# accessing filters index           2 value     6 
# 
# accessing filters index           0 value     6 
# 
# accessing filters index           1 value     6 
# 
# accessing filters index           2 value     6 
# 
# accessing dense index           0 value    12 
# 
# accessing wight index           0 value    12 
# 
# accessing dense index           1 value    12 
# 
# accessing wight index           1 value    12 
# 
# done loading CNN Parameters 
# 
#  ramAddress    76
# 
# done loading image
# 
# Compile of 16_bit_mux.v was successful with warnings.
# Compile of cpu.v was successful with warnings.
# Compile of decompress.v was successful with warnings.
# Compile of decompress_handler.v was successful with warnings.
# Compile of file_handler.v was successful with warnings.
# Compile of mux.v was successful with warnings.
# Compile of one_bit_mux.v was successful with warnings.
# Compile of ram.v was successful with warnings.
# Compile of test_bench.v was successful with warnings.
# 9 compiles, 0 failed with no errors.
do do-files/test_bench.do
# End time: 01:03:16 on May 27,2021, Elapsed time: 0:01:55
# Errors: 0, Warnings: 16
# vsim work.test_bench 
# Start time: 01:03:16 on May 27,2021
# Loading work.test_bench
# Loading work.coordinator
# Loading work.decompress_handler
# Loading work.decompress
# Loading work.file_handler
# Loading work.MUX
# Loading work.ST_Bit_MUX
# Loading work.One_Bit_MUX
# Loading work.DMA
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 107
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 114
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 123
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 129
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 137
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 143
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 153
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 159
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 167
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 173
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 197
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'DataInCNN'. The port definition is at: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /test_bench/coordiantor_module/Data_In_MUX File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/cpu.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'ToRAM'. The port definition is at: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /test_bench/coordiantor_module/Data_In_MUX File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/cpu.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'data'. The port definition is at: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/ram.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /test_bench/coordiantor_module/dma_module File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/cpu.v Line: 28
# writeSignal 1
# 
# accessing filters index           0 value     6 
# 
# accessing filters index           1 value     6 
# 
# accessing filters index           2 value     6 
# 
# accessing filters index           0 value     6 
# 
# accessing filters index           1 value     6 
# 
# accessing filters index           2 value     6 
# 
# accessing dense index           0 value    12 
# 
# accessing wight index           0 value    12 
# 
# accessing dense index           1 value    12 
# 
# accessing wight index           1 value    12 
# 
# done loading CNN Parameters 
# 
#  ramAddress    76
# 
# done loading image
# 
# Compile of cpu.v was successful with warnings.
# Compile of file_handler.v failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
# Compile of 16_bit_mux.v was successful with warnings.
# Compile of cpu.v was successful with warnings.
# Compile of decompress.v was successful with warnings.
# Compile of decompress_handler.v was successful with warnings.
# Compile of file_handler.v failed with 1 errors.
# Compile of mux.v was successful with warnings.
# Compile of one_bit_mux.v was successful with warnings.
# Compile of ram.v was successful with warnings.
# Compile of test_bench.v was successful with warnings.
# 9 compiles, 1 failed with 1 error.
# Compile of 16_bit_mux.v was successful with warnings.
# Compile of cpu.v was successful with warnings.
# Compile of decompress.v was successful with warnings.
# Compile of decompress_handler.v was successful with warnings.
# Compile of file_handler.v was successful with warnings.
# Compile of mux.v was successful with warnings.
# Compile of one_bit_mux.v was successful with warnings.
# Compile of ram.v was successful with warnings.
# Compile of test_bench.v was successful with warnings.
# 9 compiles, 0 failed with no errors.
do do-files/test_bench.do
# End time: 01:05:40 on May 27,2021, Elapsed time: 0:02:24
# Errors: 0, Warnings: 18
# vsim work.test_bench 
# Start time: 01:05:40 on May 27,2021
# Loading work.test_bench
# Loading work.coordinator
# Loading work.decompress_handler
# Loading work.decompress
# Loading work.file_handler
# Loading work.MUX
# Loading work.ST_Bit_MUX
# Loading work.One_Bit_MUX
# Loading work.DMA
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 107
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 114
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 123
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 129
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 137
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 143
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 153
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 159
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 167
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 173
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 197
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'DataInCNN'. The port definition is at: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /test_bench/coordiantor_module/Data_In_MUX File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/cpu.v Line: 25
# writeSignal 1
# 
# accessing filters index           0 value     6 
# 
# accessing filters index           1 value     6 
# 
# accessing filters index           2 value     6 
# 
# accessing filters index           0 value     6 
# 
# accessing filters index           1 value     6 
# 
# accessing filters index           2 value     6 
# 
# accessing dense index           0 value    12 
# 
# accessing wight index           0 value    12 
# 
# accessing dense index           1 value    12 
# 
# accessing wight index           1 value    12 
# 
# done loading CNN Parameters 
# 
#  ramAddress    76
# 
# done loading image
# 
# Compile of 16_bit_mux.v was successful with warnings.
# Compile of cpu.v was successful with warnings.
# Compile of decompress.v was successful with warnings.
# Compile of decompress_handler.v was successful with warnings.
# Compile of file_handler.v was successful with warnings.
# Compile of mux.v was successful with warnings.
# Compile of one_bit_mux.v was successful with warnings.
# Compile of ram.v was successful with warnings.
# Compile of test_bench.v was successful with warnings.
# 9 compiles, 0 failed with no errors.
do do-files/test_bench.do
# End time: 01:07:49 on May 27,2021, Elapsed time: 0:02:09
# Errors: 0, Warnings: 14
# vsim work.test_bench 
# Start time: 01:07:49 on May 27,2021
# Loading work.test_bench
# Loading work.coordinator
# Loading work.decompress_handler
# Loading work.decompress
# Loading work.file_handler
# Loading work.MUX
# Loading work.ST_Bit_MUX
# Loading work.One_Bit_MUX
# Loading work.DMA
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 111
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 120
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 126
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 134
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 140
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 150
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 156
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 164
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 170
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 194
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'DataInCNN'. The port definition is at: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /test_bench/coordiantor_module/Data_In_MUX File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/cpu.v Line: 25
# writeSignal 1
# 
# accessing filters index           0 value     6 
# 
# accessing filters index           1 value     6 
# 
# accessing filters index           2 value     6 
# 
# accessing filters index           0 value     6 
# 
# accessing filters index           1 value     6 
# 
# accessing filters index           2 value     6 
# 
# accessing dense index           0 value    12 
# 
# accessing wight index           0 value    12 
# 
# accessing dense index           1 value    12 
# 
# accessing wight index           1 value    12 
# 
# done loading CNN Parameters 
# 
#  ramAddress    74
# 
# done loading image
# 
# Compile of 16_bit_mux.v was successful with warnings.
# Compile of cpu.v was successful with warnings.
# Compile of decompress.v was successful with warnings.
# Compile of decompress_handler.v was successful with warnings.
# Compile of file_handler.v was successful with warnings.
# Compile of mux.v was successful with warnings.
# Compile of one_bit_mux.v was successful with warnings.
# Compile of ram.v was successful with warnings.
# Compile of test_bench.v was successful with warnings.
# 9 compiles, 0 failed with no errors.
do do-files/test_bench.do
# End time: 01:10:30 on May 27,2021, Elapsed time: 0:02:41
# Errors: 0, Warnings: 14
# vsim work.test_bench 
# Start time: 01:10:30 on May 27,2021
# Loading work.test_bench
# Loading work.coordinator
# Loading work.decompress_handler
# Loading work.decompress
# Loading work.file_handler
# Loading work.MUX
# Loading work.ST_Bit_MUX
# Loading work.One_Bit_MUX
# Loading work.DMA
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 111
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 120
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 126
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 134
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 140
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 150
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 156
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 164
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 170
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 194
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'DataInCNN'. The port definition is at: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /test_bench/coordiantor_module/Data_In_MUX File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/cpu.v Line: 25
# writeSignal 1
# 
# accessing filters index           0 value     6 
# 
# accessing filters index           1 value     6 
# 
# accessing filters index           2 value     6 
# 
# accessing filters index           0 value     6 
# 
# accessing filters index           1 value     6 
# 
# accessing filters index           2 value     6 
# 
# accessing dense index           0 value    12 
# 
# accessing wight index           0 value    12 
# 
# accessing dense index           1 value    12 
# 
# accessing wight index           1 value    12 
# 
# done loading CNN Parameters 
# 
#  ramAddress    74
# 
# done loading image
# 
# Compile of 16_bit_mux.v was successful with warnings.
# Compile of cpu.v was successful with warnings.
# Compile of decompress.v was successful with warnings.
# Compile of decompress_handler.v was successful with warnings.
# Compile of file_handler.v was successful with warnings.
# Compile of mux.v was successful with warnings.
# Compile of one_bit_mux.v was successful with warnings.
# Compile of ram.v was successful with warnings.
# Compile of test_bench.v was successful with warnings.
# 9 compiles, 0 failed with no errors.
do do-files/test_bench.do
# End time: 01:28:05 on May 27,2021, Elapsed time: 0:17:35
# Errors: 0, Warnings: 14
# vsim work.test_bench 
# Start time: 01:28:05 on May 27,2021
# Loading work.test_bench
# Loading work.coordinator
# Loading work.decompress_handler
# Loading work.decompress
# Loading work.file_handler
# Loading work.MUX
# Loading work.ST_Bit_MUX
# Loading work.One_Bit_MUX
# Loading work.DMA
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 111
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 120
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 126
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 134
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 140
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 150
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 156
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 164
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 170
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 194
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'DataInCNN'. The port definition is at: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/mux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /test_bench/coordiantor_module/Data_In_MUX File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/cpu.v Line: 25
# writeSignal 1
# 
# accessing filters index           0 value     6 
# 
# accessing filters index           1 value     6 
# 
# accessing filters index           2 value     6 
# 
# accessing filters index           0 value     6 
# 
# accessing filters index           1 value     6 
# 
# accessing filters index           2 value     6 
# 
# accessing dense index           0 value    12 
# 
# accessing wight index           0 value    12 
# 
# accessing dense index           1 value    12 
# 
# accessing wight index           1 value    12 
# 
# done loading CNN Parameters 
# 
#  ramAddress    74
# 
# done loading image
# 
# Compile of 16_bit_mux.v was successful with warnings.
# Compile of cpu.v was successful with warnings.
# Compile of decompress.v was successful with warnings.
# Compile of decompress_handler.v was successful with warnings.
# Compile of file_handler.v was successful with warnings.
# Compile of mux.v was successful with warnings.
# Compile of one_bit_mux.v was successful with warnings.
# Compile of ram.v was successful with warnings.
# Compile of test_bench.v was successful with warnings.
# 9 compiles, 0 failed with no errors.
do do-files/test_bench.do
# End time: 01:28:41 on May 27,2021, Elapsed time: 0:00:36
# Errors: 0, Warnings: 14
# vsim work.test_bench 
# Start time: 01:28:41 on May 27,2021
# Loading work.test_bench
# Loading work.coordinator
# Loading work.decompress_handler
# Loading work.decompress
# Loading work.file_handler
# Loading work.MUX
# Loading work.ST_Bit_MUX
# Loading work.One_Bit_MUX
# Loading work.DMA
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 111
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 120
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 126
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 134
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 140
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 150
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 156
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 164
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 170
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 194
# writeSignal 1
# 
# accessing filters index           0 value     6 
# 
# accessing filters index           1 value     6 
# 
# accessing filters index           2 value     6 
# 
# accessing filters index           0 value     6 
# 
# accessing filters index           1 value     6 
# 
# accessing filters index           2 value     6 
# 
# accessing dense index           0 value    12 
# 
# accessing wight index           0 value    12 
# 
# accessing dense index           1 value    12 
# 
# accessing wight index           1 value    12 
# 
# done loading CNN Parameters 
# 
#  ramAddress    74
# 
# done loading image
# 
# Compile of 16_bit_mux.v was successful with warnings.
# Compile of cpu.v was successful with warnings.
# Compile of decompress.v was successful with warnings.
# Compile of decompress_handler.v was successful with warnings.
# Compile of file_handler.v was successful with warnings.
# Compile of mux.v was successful with warnings.
# Compile of one_bit_mux.v was successful with warnings.
# Compile of ram.v was successful with warnings.
# Compile of test_bench.v was successful with warnings.
# 9 compiles, 0 failed with no errors.
do do-files/test_bench.do
# End time: 01:30:34 on May 27,2021, Elapsed time: 0:01:53
# Errors: 0, Warnings: 13
# vsim work.test_bench 
# Start time: 01:30:34 on May 27,2021
# Loading work.test_bench
# Loading work.coordinator
# Loading work.decompress_handler
# Loading work.decompress
# Loading work.file_handler
# Loading work.MUX
# Loading work.ST_Bit_MUX
# Loading work.One_Bit_MUX
# Loading work.DMA
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 111
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 120
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 126
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 134
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 140
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 150
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 156
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 164
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 170
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 194
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (4) for port 'bitIndx'. The port definition is at: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/decompress_handler.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /test_bench/coordiantor_module/decompress_handler_module File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/cpu.v Line: 23
# writeSignal 1
# 
# accessing filters index           0 value     6 
# 
# accessing filters index           1 value     6 
# 
# accessing filters index           2 value     6 
# 
# accessing filters index           0 value     6 
# 
# accessing filters index           1 value     6 
# 
# accessing filters index           2 value     6 
# 
# accessing dense index           0 value    12 
# 
# accessing wight index           0 value    12 
# 
# accessing dense index           1 value    12 
# 
# accessing wight index           1 value    12 
# 
# done loading CNN Parameters 
# 
#  ramAddress    74
# 
# done loading image
# 
# Compile of 16_bit_mux.v was successful with warnings.
# Compile of cpu.v was successful with warnings.
# Compile of decompress.v was successful with warnings.
# Compile of decompress_handler.v was successful with warnings.
# Compile of file_handler.v was successful with warnings.
# Compile of mux.v was successful with warnings.
# Compile of one_bit_mux.v was successful with warnings.
# Compile of ram.v was successful with warnings.
# Compile of test_bench.v was successful with warnings.
# 9 compiles, 0 failed with no errors.
do do-files/test_bench.do
# End time: 01:32:24 on May 27,2021, Elapsed time: 0:01:50
# Errors: 0, Warnings: 14
# vsim work.test_bench 
# Start time: 01:32:24 on May 27,2021
# Loading work.test_bench
# Loading work.coordinator
# Loading work.decompress_handler
# Loading work.decompress
# Loading work.file_handler
# Loading work.MUX
# Loading work.ST_Bit_MUX
# Loading work.One_Bit_MUX
# Loading work.DMA
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 111
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 120
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 126
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 134
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 140
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 150
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 156
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 164
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 170
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 194
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (4) for port 'newBitIndx'. The port definition is at: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/decompress_handler.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /test_bench/coordiantor_module/decompress_handler_module File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/cpu.v Line: 23
# writeSignal 1
# 
# accessing filters index           0 value     6 
# 
# accessing filters index           1 value     6 
# 
# accessing filters index           2 value     6 
# 
# accessing filters index           0 value     6 
# 
# accessing filters index           1 value     6 
# 
# accessing filters index           2 value     6 
# 
# accessing dense index           0 value    12 
# 
# accessing wight index           0 value    12 
# 
# accessing dense index           1 value    12 
# 
# accessing wight index           1 value    12 
# 
# done loading CNN Parameters 
# 
#  ramAddress    74
# 
# done loading image
# 
# Compile of 16_bit_mux.v was successful with warnings.
# Compile of cpu.v was successful with warnings.
# Compile of decompress.v was successful with warnings.
# Compile of decompress_handler.v was successful with warnings.
# Compile of file_handler.v was successful with warnings.
# Compile of mux.v was successful with warnings.
# Compile of one_bit_mux.v was successful with warnings.
# Compile of ram.v was successful with warnings.
# Compile of test_bench.v was successful with warnings.
# 9 compiles, 0 failed with no errors.
do do-files/test_bench.do
# End time: 01:34:29 on May 27,2021, Elapsed time: 0:02:05
# Errors: 0, Warnings: 14
# vsim work.test_bench 
# Start time: 01:34:29 on May 27,2021
# Loading work.test_bench
# Loading work.coordinator
# Loading work.decompress_handler
# Loading work.decompress
# Loading work.file_handler
# Loading work.MUX
# Loading work.ST_Bit_MUX
# Loading work.One_Bit_MUX
# Loading work.DMA
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 111
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 120
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 126
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 134
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 140
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 150
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 156
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 164
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 170
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 194
# writeSignal 1
# 
# accessing filters index           0 value     6 
# 
# accessing filters index           1 value     6 
# 
# accessing filters index           2 value     6 
# 
# accessing filters index           0 value     6 
# 
# accessing filters index           1 value     6 
# 
# accessing filters index           2 value     6 
# 
# accessing dense index           0 value    12 
# 
# accessing wight index           0 value    12 
# 
# accessing dense index           1 value    12 
# 
# accessing wight index           1 value    12 
# 
# done loading CNN Parameters 
# 
#  ramAddress    74
# 
# done loading image
# 
# Compile of 16_bit_mux.v was successful with warnings.
# Compile of cpu.v was successful with warnings.
# Compile of decompress.v was successful with warnings.
# Compile of decompress_handler.v was successful with warnings.
# Compile of file_handler.v was successful with warnings.
# Compile of mux.v was successful with warnings.
# Compile of one_bit_mux.v was successful with warnings.
# Compile of ram.v was successful with warnings.
# Compile of test_bench.v was successful with warnings.
# 9 compiles, 0 failed with no errors.
do do-files/test_bench.do
# End time: 01:37:04 on May 27,2021, Elapsed time: 0:02:35
# Errors: 0, Warnings: 13
# vsim work.test_bench 
# Start time: 01:37:04 on May 27,2021
# Loading work.test_bench
# Loading work.coordinator
# Loading work.decompress_handler
# Loading work.decompress
# Loading work.file_handler
# Loading work.MUX
# Loading work.ST_Bit_MUX
# Loading work.One_Bit_MUX
# Loading work.DMA
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 111
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 120
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 126
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 134
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 140
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 150
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 156
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 164
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 170
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 194
# writeSignal 1
# 
# accessing filters index           0 value     6 
# 
# accessing filters index           1 value     6 
# 
# accessing filters index           2 value     6 
# 
# accessing filters index           0 value     6 
# 
# accessing filters index           1 value     6 
# 
# accessing filters index           2 value     6 
# 
# accessing dense index           0 value    12 
# 
# accessing wight index           0 value    12 
# 
# accessing dense index           1 value    12 
# 
# accessing wight index           1 value    12 
# 
# done loading CNN Parameters 
# 
#  ramAddress    74
# 
# done loading image
# 
# Compile of 16_bit_mux.v was successful with warnings.
# Compile of cpu.v was successful with warnings.
# Compile of decompress.v was successful with warnings.
# Compile of decompress_handler.v was successful with warnings.
# Compile of file_handler.v was successful with warnings.
# Compile of mux.v was successful with warnings.
# Compile of one_bit_mux.v was successful with warnings.
# Compile of ram.v was successful with warnings.
# Compile of test_bench.v was successful with warnings.
# 9 compiles, 0 failed with no errors.
# Compile of 16_bit_mux.v was successful with warnings.
# Compile of cpu.v was successful with warnings.
# Compile of decompress.v was successful with warnings.
# Compile of decompress_handler.v was successful with warnings.
# Compile of file_handler.v was successful with warnings.
# Compile of mux.v was successful with warnings.
# Compile of one_bit_mux.v was successful with warnings.
# Compile of ram.v was successful with warnings.
# Compile of test_bench.v was successful with warnings.
# 9 compiles, 0 failed with no errors.
do do-files/test_bench.do
# End time: 02:13:10 on May 27,2021, Elapsed time: 0:36:06
# Errors: 0, Warnings: 15
# vsim work.test_bench 
# Start time: 02:13:10 on May 27,2021
# Loading work.test_bench
# Loading work.coordinator
# Loading work.decompress_handler
# Loading work.decompress
# Loading work.file_handler
# Loading work.MUX
# Loading work.ST_Bit_MUX
# Loading work.One_Bit_MUX
# Loading work.DMA
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 111
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 120
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 126
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 134
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 140
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 150
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 156
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 164
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 170
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 194
# writeSignal 1
# 
# accessing filters index           0 value     6 
# 
# accessing filters index           1 value     6 
# 
# accessing filters index           2 value     6 
# 
# accessing filters index           0 value     6 
# 
# accessing filters index           1 value     6 
# 
# accessing filters index           2 value     6 
# 
# accessing dense index           0 value    12 
# 
# accessing wight index           0 value    12 
# 
# accessing dense index           1 value    12 
# 
# accessing wight index           1 value    12 
# 
# done loading CNN Parameters 
# 
#  ramAddress    74
# 
# Compile of 16_bit_mux.v was successful with warnings.
# Compile of cpu.v was successful with warnings.
# Compile of decompress.v was successful with warnings.
# Compile of decompress_handler.v was successful with warnings.
# Compile of file_handler.v was successful with warnings.
# Compile of mux.v was successful with warnings.
# Compile of one_bit_mux.v was successful with warnings.
# Compile of ram.v was successful with warnings.
# Compile of test_bench.v was successful with warnings.
# 9 compiles, 0 failed with no errors.
do do-files/test_bench.do
# End time: 02:13:56 on May 27,2021, Elapsed time: 0:00:46
# Errors: 0, Warnings: 13
# vsim work.test_bench 
# Start time: 02:13:56 on May 27,2021
# Loading work.test_bench
# Loading work.coordinator
# Loading work.decompress_handler
# Loading work.decompress
# Loading work.file_handler
# Loading work.MUX
# Loading work.ST_Bit_MUX
# Loading work.One_Bit_MUX
# Loading work.DMA
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 111
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 120
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 126
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 134
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 140
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 150
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 156
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 164
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 170
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 194
# writeSignal 1
# 
# accessing filters index           0 value     6 
# 
# accessing filters index           1 value     6 
# 
# accessing filters index           2 value     6 
# 
# accessing filters index           0 value     6 
# 
# accessing filters index           1 value     6 
# 
# accessing filters index           2 value     6 
# 
# accessing dense index           0 value    12 
# 
# accessing wight index           0 value    12 
# 
# accessing dense index           1 value    12 
# 
# accessing wight index           1 value    12 
# 
# done loading CNN Parameters 
# 
#  ramAddress    74
# 
run
run
do do-files/test_bench.do
# End time: 02:14:28 on May 27,2021, Elapsed time: 0:00:32
# Errors: 0, Warnings: 12
# vsim work.test_bench 
# Start time: 02:14:28 on May 27,2021
# Loading work.test_bench
# Loading work.coordinator
# Loading work.decompress_handler
# Loading work.decompress
# Loading work.file_handler
# Loading work.MUX
# Loading work.ST_Bit_MUX
# Loading work.One_Bit_MUX
# Loading work.DMA
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 111
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 120
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 126
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 134
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 140
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 150
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 156
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 164
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 170
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 194
# writeSignal 1
# 
# accessing filters index           0 value     6 
# 
# accessing filters index           1 value     6 
# 
# accessing filters index           2 value     6 
# 
# accessing filters index           0 value     6 
# 
# accessing filters index           1 value     6 
# 
# accessing filters index           2 value     6 
# 
# accessing dense index           0 value    12 
# 
# accessing wight index           0 value    12 
# 
# accessing dense index           1 value    12 
# 
# accessing wight index           1 value    12 
# 
# done loading CNN Parameters 
# 
#  ramAddress    74
# 
# done loading image address    74
# 
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
# Compile of 16_bit_mux.v was successful with warnings.
# Compile of cpu.v was successful with warnings.
# Compile of decompress.v was successful with warnings.
# Compile of decompress_handler.v was successful with warnings.
# Compile of file_handler.v was successful with warnings.
# Compile of mux.v was successful with warnings.
# Compile of one_bit_mux.v was successful with warnings.
# Compile of ram.v was successful with warnings.
# Compile of test_bench.v was successful with warnings.
# 9 compiles, 0 failed with no errors.
do do-files/test_bench.do
# End time: 02:14:56 on May 27,2021, Elapsed time: 0:00:28
# Errors: 0, Warnings: 13
# vsim work.test_bench 
# Start time: 02:14:56 on May 27,2021
# Loading work.test_bench
# Loading work.coordinator
# Loading work.decompress_handler
# Loading work.decompress
# Loading work.file_handler
# Loading work.MUX
# Loading work.ST_Bit_MUX
# Loading work.One_Bit_MUX
# Loading work.DMA
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 111
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 120
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 126
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 134
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 140
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 150
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 156
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 164
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 170
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 195
# writeSignal 1
# 
# accessing filters index           0 value     6 
# 
# accessing filters index           1 value     6 
# 
# accessing filters index           2 value     6 
# 
# accessing filters index           0 value     6 
# 
# accessing filters index           1 value     6 
# 
# accessing filters index           2 value     6 
# 
# accessing dense index           0 value    12 
# 
# accessing wight index           0 value    12 
# 
# accessing dense index           1 value    12 
# 
# accessing wight index           1 value    12 
# 
# done loading CNN Parameters 
# 
#  ramAddress    74
# 
# done loading image address        137
# 
# Compile of 16_bit_mux.v was successful with warnings.
# Compile of cpu.v was successful with warnings.
# Compile of decompress.v was successful with warnings.
# Compile of decompress_handler.v was successful with warnings.
# Compile of file_handler.v was successful with warnings.
# Compile of mux.v was successful with warnings.
# Compile of one_bit_mux.v was successful with warnings.
# Compile of ram.v was successful with warnings.
# Compile of test_bench.v was successful with warnings.
# 9 compiles, 0 failed with no errors.
do do-files/test_bench.do
# End time: 02:15:35 on May 27,2021, Elapsed time: 0:00:39
# Errors: 0, Warnings: 13
# vsim work.test_bench 
# Start time: 02:15:35 on May 27,2021
# Loading work.test_bench
# Loading work.coordinator
# Loading work.decompress_handler
# Loading work.decompress
# Loading work.file_handler
# Loading work.MUX
# Loading work.ST_Bit_MUX
# Loading work.One_Bit_MUX
# Loading work.DMA
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 104
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 111
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 120
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 126
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 134
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 140
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 150
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 156
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 164
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 170
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench File: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v Line: 195
# writeSignal 1
# 
# accessing filters index           0 value     6 
# 
# accessing filters index           1 value     6 
# 
# accessing filters index           2 value     6 
# 
# accessing filters index           0 value     6 
# 
# accessing filters index           1 value     6 
# 
# accessing filters index           2 value     6 
# 
# accessing dense index           0 value    12 
# 
# accessing wight index           0 value    12 
# 
# accessing dense index           1 value    12 
# 
# accessing wight index           1 value    12 
# 
# done loading CNN Parameters 
# 
#  ramAddress    74
# 
# done loading image  
# 
mem save -o exportedData.mem -f mti -data unsigned -addr decimal /test_bench/coordiantor_module/dma_module/mem
mem save -o exportedData.mem -f mti -data unsigned -addr decimal /test_bench/coordiantor_module/dma_module/mem
mem save -o exportedData.mem -f mti -data unsigned -addr decimal -wordsperline 1 /test_bench/coordiantor_module/dma_module/mem
