# 
# IC Compiler II write_def
# Release      : S-2021.06-SP3
# User Name    : wdavis
# Date         : Thu Sep 29 09:30:03 2022
# 
VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN counter ;
UNITS DISTANCE MICRONS 2000 ;
PROPERTYDEFINITIONS
COMPONENTPIN ACCESS_DIRECTION STRING ;
END PROPERTYDEFINITIONS
DIEAREA ( 0 0 ) ( 0 10752 ) ( 8704 10752 ) ( 8704 0 ) ;
ROW unit_row_1 unit 512 1536 N DO 60 BY 1 STEP 128 0 ;
ROW unit_row_2 unit 512 3072 FS DO 60 BY 1 STEP 128 0 ;
ROW unit_row_3 unit 512 4608 N DO 60 BY 1 STEP 128 0 ;
ROW unit_row_4 unit 512 6144 FS DO 60 BY 1 STEP 128 0 ;
ROW unit_row_5 unit 512 7680 N DO 60 BY 1 STEP 128 0 ;
TRACKS Y 0 DO 85 STEP 128 LAYER M1 ;
TRACKS X 0 DO 69 STEP 128 LAYER M1 ;
TRACKS Y 0 DO 85 STEP 128 LAYER MINT1 ;
TRACKS X 0 DO 69 STEP 128 LAYER MINT1 ;
TRACKS Y 0 DO 85 STEP 128 LAYER MINT2 ;
TRACKS X 0 DO 69 STEP 128 LAYER MINT2 ;
TRACKS Y 0 DO 85 STEP 128 LAYER MINT3 ;
TRACKS X 0 DO 69 STEP 128 LAYER MINT3 ;
TRACKS Y 0 DO 85 STEP 128 LAYER MINT4 ;
TRACKS X 0 DO 69 STEP 128 LAYER MINT4 ;
TRACKS Y 0 DO 85 STEP 128 LAYER MINT5 ;
TRACKS X 0 DO 69 STEP 128 LAYER MINT5 ;
TRACKS Y 192 DO 48 STEP 224 LAYER MSMG1 ;
TRACKS X 64 DO 39 STEP 224 LAYER MSMG1 ;
TRACKS Y 192 DO 48 STEP 224 LAYER MSMG2 ;
TRACKS X 64 DO 39 STEP 224 LAYER MSMG2 ;
TRACKS Y 192 DO 48 STEP 224 LAYER MSMG3 ;
TRACKS X 64 DO 39 STEP 224 LAYER MSMG3 ;
TRACKS Y 192 DO 48 STEP 224 LAYER MSMG4 ;
TRACKS X 64 DO 39 STEP 224 LAYER MSMG4 ;
TRACKS Y 192 DO 48 STEP 224 LAYER MSMG5 ;
TRACKS X 64 DO 39 STEP 224 LAYER MSMG5 ;
TRACKS Y 192 DO 24 STEP 448 LAYER MG1 ;
TRACKS X 64 DO 20 STEP 448 LAYER MG1 ;
TRACKS Y 192 DO 24 STEP 448 LAYER MG2 ;
TRACKS X 64 DO 20 STEP 448 LAYER MG2 ;
VIAS 19 ;
 - V1_0_1_2 + VIARULE V1_0
   + CUTSIZE 56 56
   + LAYERS M1 V1 MINT1
   + CUTSPACING 72 72
   + ENCLOSURE 0 64 64 0
   + ROWCOL 1 2 ;
 - V1_0_1_7 + VIARULE V1_0
   + CUTSIZE 56 56
   + LAYERS M1 V1 MINT1
   + CUTSPACING 72 72
   + ENCLOSURE 0 64 64 0
   + ROWCOL 1 7 ;
 - V1_0_2_1 + VIARULE V1_0
   + CUTSIZE 56 56
   + LAYERS M1 V1 MINT1
   + CUTSPACING 72 72
   + ENCLOSURE 0 64 64 0
   + ROWCOL 2 1 ;
 - VINT1_0_1_2 + VIARULE VINT1_0
   + CUTSIZE 56 56
   + LAYERS MINT1 VINT1 MINT2
   + CUTSPACING 72 72
   + ENCLOSURE 64 0 0 64
   + ROWCOL 1 2 ;
 - VINT1_0_1_7 + VIARULE VINT1_0
   + CUTSIZE 56 56
   + LAYERS MINT1 VINT1 MINT2
   + CUTSPACING 72 72
   + ENCLOSURE 64 0 0 64
   + ROWCOL 1 7 ;
 - VINT1_0_2_1 + VIARULE VINT1_0
   + CUTSIZE 56 56
   + LAYERS MINT1 VINT1 MINT2
   + CUTSPACING 72 72
   + ENCLOSURE 64 0 0 64
   + ROWCOL 2 1 ;
 - VINT2_0_1_2 + VIARULE VINT2_0
   + CUTSIZE 56 56
   + LAYERS MINT2 VINT2 MINT3
   + CUTSPACING 72 72
   + ENCLOSURE 0 64 64 0
   + ROWCOL 1 2 ;
 - VINT2_0_1_7 + VIARULE VINT2_0
   + CUTSIZE 56 56
   + LAYERS MINT2 VINT2 MINT3
   + CUTSPACING 72 72
   + ENCLOSURE 0 64 64 0
   + ROWCOL 1 7 ;
 - VINT2_0_2_1 + VIARULE VINT2_0
   + CUTSIZE 56 56
   + LAYERS MINT2 VINT2 MINT3
   + CUTSPACING 72 72
   + ENCLOSURE 0 64 64 0
   + ROWCOL 2 1 ;
 - VINT3_0_1_7 + VIARULE VINT3_0
   + CUTSIZE 56 56
   + LAYERS MINT3 VINT3 MINT4
   + CUTSPACING 72 72
   + ENCLOSURE 64 0 0 64
   + ROWCOL 1 7 ;
 - VINT4_0_1_7 + VIARULE VINT4_0
   + CUTSIZE 56 56
   + LAYERS MINT4 VINT4 MINT5
   + CUTSPACING 72 72
   + ENCLOSURE 0 64 64 0
   + ROWCOL 1 7 ;
 - VINT5_0_1_7 + VIARULE VINT5_0
   + CUTSIZE 56 56
   + LAYERS MINT5 VINT5 MSMG1
   + CUTSPACING 72 72
   + ENCLOSURE 64 0 28 84
   + ROWCOL 1 7 ;
 - VSMG1_0_1_3 + VIARULE VSMG1_0
   + CUTSIZE 112 112
   + LAYERS MSMG1 VSMG1 MSMG2
   + CUTSPACING 144 144
   + ENCLOSURE 0 64 64 0
   + ROWCOL 1 3 ;
 - VSMG2_0_1_3 + VIARULE VSMG2_0
   + CUTSIZE 112 112
   + LAYERS MSMG2 VSMG2 MSMG3
   + CUTSPACING 144 144
   + ENCLOSURE 64 0 0 64
   + ROWCOL 1 3 ;
 - VSMG3_0_1_3 + VIARULE VSMG3_0
   + CUTSIZE 112 112
   + LAYERS MSMG3 VSMG3 MSMG4
   + CUTSPACING 144 144
   + ENCLOSURE 0 64 64 0
   + ROWCOL 1 3 ;
 - VSMG4_0_1_3 + VIARULE VSMG4_0
   + CUTSIZE 112 112
   + LAYERS MSMG4 VSMG4 MSMG5
   + CUTSPACING 144 144
   + ENCLOSURE 64 0 0 64
   + ROWCOL 1 3 ;
 - VSMG5_0_1_3 + VIARULE VSMG5_0
   + CUTSIZE 112 112
   + LAYERS MSMG5 VSMG5 MG1
   + CUTSPACING 144 144
   + ENCLOSURE 0 64 168 56
   + ROWCOL 1 3 ;
 - VG1_0_1_2 + VIARULE VG1_0
   + CUTSIZE 224 224
   + LAYERS MG1 VG1 MG2
   + CUTSPACING 288 288
   + ENCLOSURE 112 0 0 112
   + ROWCOL 1 2 ;
 - VG1_0_2_2 + VIARULE VG1_0
   + CUTSIZE 224 224
   + LAYERS MG1 VG1 MG2
   + CUTSPACING 288 288
   + ENCLOSURE 112 0 0 112
   + ROWCOL 2 2 ;
END VIAS
NONDEFAULTRULES 1 ;
 - default_rule_equivalent_ndr_double_spacing
   + HARDSPACING
   + LAYER M1 WIDTH 56 SPACING 72
   + LAYER MINT1 WIDTH 56 SPACING 72
   + LAYER MINT2 WIDTH 56 SPACING 144
   + LAYER MINT3 WIDTH 56 SPACING 144
   + LAYER MINT4 WIDTH 56 SPACING 144
   + LAYER MINT5 WIDTH 56 SPACING 144
   + LAYER MSMG1 WIDTH 112 SPACING 224
   + LAYER MSMG2 WIDTH 112 SPACING 224
   + LAYER MSMG3 WIDTH 112 SPACING 224
   + LAYER MSMG4 WIDTH 112 SPACING 224
   + LAYER MSMG5 WIDTH 112 SPACING 224
   + LAYER MG1 WIDTH 224 SPACING 448
   + LAYER MG2 WIDTH 224 SPACING 448 ;
END NONDEFAULTRULES
COMPONENTS 23 ;
 - clk_gate_value_reg/latch CLKGATETST_X1 + PLACED ( 2560 7680 ) N ;
 - value_reg_0_ SDFFSNQ_X1 + PLACED ( 512 4608 ) N ;
 - value_reg_2_ SDFFSNQ_X1 + PLACED ( 768 6144 ) FS ;
 - value_reg_1_ SDFFSNQ_X1 + PLACED ( 3584 3072 ) FS ;
 - U20 OR2_X1 + PLACED ( 7424 3072 ) FS ;
 - U21 NOR2_X1 + PLACED ( 6272 6144 ) FS ;
 - U22 AOI21_X1 + PLACED ( 6784 6144 ) FS ;
 - U23 NOR2_X1 + PLACED ( 5248 6144 ) S ;
 - U24 NAND2_X1 + PLACED ( 6400 4608 ) FN ;
 - U25 AOI21_X1 + PLACED ( 5632 4608 ) FN ;
 - U26 NOR2_X1 + PLACED ( 5760 6144 ) S ;
 - U28 INV_X1 + PLACED ( 1280 7680 ) FN ;
 - U27 INV_X1 + PLACED ( 1792 7680 ) N ;
 - U29 AOI21_X1 + PLACED ( 512 7680 ) FN ;
 - ropt_h_inst_941 CLKBUF_X1 + PLACED ( 4608 6144 ) FS ;
 - copt_h_inst_790 CLKBUF_X2 + PLACED ( 5504 7680 ) N ;
 - copt_h_inst_791 CLKBUF_X1 + PLACED ( 4864 7680 ) N ;
 - copt_h_inst_793 CLKBUF_X1 + PLACED ( 7552 6144 ) FS ;
 - copt_h_inst_794 CLKBUF_X2 + PLACED ( 7552 4608 ) N ;
 - copt_h_inst_795 CLKBUF_X4 + PLACED ( 7168 7680 ) N ;
 - copt_h_inst_796 CLKBUF_X1 + PLACED ( 4992 4608 ) N ;
 - ropt_h_inst_942 BUF_X4 + PLACED ( 6144 7680 ) N ;
 - ropt_h_inst_943 CLKBUF_X1 + PLACED ( 6912 4608 ) N ;
END COMPONENTS
PINS 9 ;
 - clock + NET clock + DIRECTION INPUT + USE CLOCK
   + LAYER MINT2 ( 0 0 ) ( 56 56 )
   + PLACED ( 2660 0 ) N ;
 - reset + NET reset + DIRECTION INPUT + USE SIGNAL
   + LAYER MINT1 ( 0 0 ) ( 56 56 )
   + PLACED ( 0 7652 ) N ;
 - dec + NET dec + DIRECTION INPUT + USE SIGNAL
   + LAYER MINT1 ( 0 0 ) ( 56 56 )
   + PLACED ( 0 8292 ) N ;
 - zero + NET zero + DIRECTION OUTPUT + USE SIGNAL
   + LAYER MINT1 ( 0 0 ) ( 56 56 )
   + PLACED ( 8648 8548 ) N ;
 - test_si + NET test_si + DIRECTION INPUT + USE SIGNAL
   + LAYER MINT3 ( 0 0 ) ( 56 56 )
   + PLACED ( 0 5476 ) N ;
 - test_so + NET test_so + DIRECTION OUTPUT + USE SIGNAL
   + LAYER MINT1 ( 0 0 ) ( 56 56 )
   + PLACED ( 8648 6628 ) N ;
 - test_se + NET test_se + DIRECTION INPUT + USE SIGNAL
   + LAYER MINT3 ( 0 0 ) ( 56 56 )
   + PLACED ( 0 3940 ) N ;
 - VDD + NET VDD + SPECIAL + DIRECTION INPUT + USE POWER
   + PORT
   + LAYER MG2 ( 0 0 ) ( 1000 1000 )
   + PLACED ( 1524 0 ) N
   + PORT
   + LAYER MG2 ( 0 0 ) ( 1000 1000 )
   + PLACED ( 1524 9752 ) N
   + PORT
   + LAYER MG1 ( 0 0 ) ( 1000 1000 )
   + PLACED ( 0 3572 ) N
   + PORT
   + LAYER MG1 ( 0 0 ) ( 1000 1000 )
   + PLACED ( 7704 3572 ) N ;
 - VSS + NET VSS + SPECIAL + DIRECTION INPUT + USE GROUND
   + PORT
   + LAYER MG2 ( 0 0 ) ( 1000 1000 )
   + PLACED ( 5524 0 ) N
   + PORT
   + LAYER MG2 ( 0 0 ) ( 1000 1000 )
   + PLACED ( 5524 9752 ) N
   + PORT
   + LAYER MG1 ( 0 0 ) ( 1000 1000 )
   + PLACED ( 0 7572 ) N
   + PORT
   + LAYER MG1 ( 0 0 ) ( 1000 1000 )
   + PLACED ( 7704 7572 ) N ;
END PINS
PINPROPERTIES 7 ;
 - PIN clock
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN reset
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN dec
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN zero
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN test_si
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN test_so
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN test_se
   + PROPERTY ACCESS_DIRECTION "0 left" ;
END PINPROPERTIES
SPECIALNETS 3 ;
 - VDD
   ( PIN VDD )
   ( * VDD )
   + ROUTED M1 112 + SHAPE IOWIRE ( 512 3072 ) ( 8192 * )
   NEW M1 112 + SHAPE IOWIRE ( 512 6144 ) ( 8192 * )
   NEW M1 112 + SHAPE IOWIRE ( 512 9216 ) ( 8192 * )
   NEW MG2 1000 + SHAPE STRIPE ( 2024 0 ) ( * 10752 )
   NEW MG1 1000 + SHAPE STRIPE ( 0 4072 ) ( 8704 * )
   NEW MG1 224 + SHAPE STRIPE ( 2024 4072 ) VG1_0_2_2
   NEW M1 56 + SHAPE STRIPE ( 2024 3072 ) V1_0_1_7 VINT1_0_1_7 VINT2_0_1_7 VINT3_0_1_7 VINT4_0_1_7 VINT5_0_1_7 VSMG1_0_1_3 VSMG2_0_1_3 VSMG3_0_1_3 VSMG4_0_1_3 VSMG5_0_1_3 VG1_0_1_2
   NEW M1 56 + SHAPE STRIPE ( 2024 6144 ) V1_0_1_7 VINT1_0_1_7 VINT2_0_1_7 VINT3_0_1_7 VINT4_0_1_7 VINT5_0_1_7 VSMG1_0_1_3 VSMG2_0_1_3 VSMG3_0_1_3 VSMG4_0_1_3 VSMG5_0_1_3 VG1_0_1_2
   NEW M1 56 + SHAPE STRIPE ( 2024 9216 ) V1_0_1_7 VINT1_0_1_7 VINT2_0_1_7 VINT3_0_1_7 VINT4_0_1_7 VINT5_0_1_7 VSMG1_0_1_3 VSMG2_0_1_3 VSMG3_0_1_3 VSMG4_0_1_3 VSMG5_0_1_3 VG1_0_1_2
   NEW MINT1 120 ( 5984 3872 60 ) ( 6080 * 60 )
   NEW MINT1 120 ( 6080 3872 60 ) ( 6176 * 60 )
   NEW MINT1 120 ( 3616 5344 60 ) ( 3624 * 60 )
   NEW MINT1 120 ( 4096 6944 60 ) ( 4128 * 60 )
   NEW MINT1 120 ( 4064 6944 60 ) ( 4096 * 60 )
   + USE POWER ;
 - VSS
   ( PIN VSS )
   ( * VSS )
   + ROUTED M1 112 + SHAPE IOWIRE ( 512 1536 ) ( 8192 * )
   NEW M1 112 + SHAPE IOWIRE ( 512 4608 ) ( 8192 * )
   NEW M1 112 + SHAPE IOWIRE ( 512 7680 ) ( 8192 * )
   NEW MG2 1000 + SHAPE STRIPE ( 6024 0 ) ( * 10752 )
   NEW MG1 1000 + SHAPE STRIPE ( 0 8072 ) ( 8704 * )
   NEW MG1 224 + SHAPE STRIPE ( 6024 8072 ) VG1_0_2_2
   NEW M1 56 + SHAPE STRIPE ( 6024 1536 ) V1_0_1_7 VINT1_0_1_7 VINT2_0_1_7 VINT3_0_1_7 VINT4_0_1_7 VINT5_0_1_7 VSMG1_0_1_3 VSMG2_0_1_3 VSMG3_0_1_3 VSMG4_0_1_3 VSMG5_0_1_3 VG1_0_1_2
   NEW M1 56 + SHAPE STRIPE ( 6024 7680 ) V1_0_1_7 VINT1_0_1_7 VINT2_0_1_7 VINT3_0_1_7 VINT4_0_1_7 VINT5_0_1_7 VSMG1_0_1_3 VSMG2_0_1_3 VSMG3_0_1_3 VSMG4_0_1_3 VSMG5_0_1_3
   + USE GROUND ;
 - copt_net_53
   + ROUTED MINT2 120 ( 2144 6692 ) ( * 6812 )
   + USE SIGNAL ;
END SPECIALNETS
NETS 29 ;
 - ropt_net_56
   ( ropt_h_inst_941 Z )
   ( copt_h_inst_790 I )
   + ROUTED MINT2 ( 4224 7168 ) ( * 8320 )
   NEW MINT1 ( 4288 8320 ) VINT1_0_1_2
   NEW MINT1 ( 4288 8320 ) ( 5632 * )
   NEW M1 ( 5632 8384 ) V1_0_2_1
   NEW M1 ( 5120 7232 ) V1_0_2_1
   NEW MINT1 ( 4288 7168 ) ( 5120 * )
   NEW MINT1 ( 4288 7168 ) VINT1_0_1_2
   NEW MINT2 ( 4224 6912 ) ( * 7168 )
   + USE SIGNAL ;
 - clock
   ( PIN clock )
   ( clk_gate_value_reg/latch CLK )
   + ROUTED MINT2 ( 2688 28 ) ( * 704 ) VINT2_0_2_1
   NEW MINT3 ( 2688 640 ) ( 3968 * )
   NEW MINT2 ( 3968 704 ) VINT2_0_2_1
   NEW MINT2 ( 3968 704 ) ( * 8256 ) VINT1_0_2_1
   NEW M1 ( 3968 8320 ) V1_0_2_1
   + USE CLOCK ;
 - reset
   ( PIN reset )
   ( U29 B )
   ( U26 A1 )
   ( U25 B )
   ( U23 A1 )
   + ROUTED MINT1 ( 28 7680 ) ( 640 * )
   NEW M1 ( 5760 5312 ) V1_0_2_1
   NEW MINT1 ( 5312 5376 ) ( 5760 * )
   NEW MINT1 ( 5312 5376 ) VINT1_0_1_2
   NEW MINT2 ( 5248 5376 ) ( * 6912 )
   NEW M1 ( 5376 6976 ) V1_0_2_1
   NEW M1 ( 5824 6912 ) V1_0_1_2
   NEW MINT1 ( 5376 6912 ) ( 5824 * )
   NEW MINT1 ( 640 7680 ) ( 5312 * ) VINT1_0_1_2
   NEW MINT2 ( 5248 6912 ) ( * 7680 )
   NEW MINT1 ( 5312 6912 ) VINT1_0_1_2
   NEW M1 ( 576 8192 ) V1_0_1_2
   NEW MINT1 ( 640 7680 ) ( * 8192 )
   + USE SIGNAL ;
 - dec
   ( PIN dec )
   ( U29 A1 )
   + ROUTED MINT1 ( 28 8320 ) ( 896 * )
   NEW M1 ( 896 8384 ) V1_0_2_1
   + USE SIGNAL ;
 - zero
   ( PIN zero )
   ( U21 ZN )
   ( U28 I )
   ( U22 B )
   + ROUTED M1 ( 1536 8256 ) V1_0_2_1
   NEW MINT1 ( 1344 8192 ) VINT1_0_1_2
   NEW MINT2 ( 1280 7424 ) ( * 8192 )
   NEW MINT1 ( 1344 7424 ) VINT1_0_1_2
   NEW MINT1 ( 1344 7424 ) ( 6528 * )
   NEW MINT1 ( 7488 8576 ) ( 8676 * )
   NEW MINT1 ( 7488 8576 ) VINT1_0_1_2
   NEW MINT2 ( 7424 7424 ) ( * 8576 )
   NEW M1 ( 7424 6976 ) V1_0_2_1
   NEW MINT1 ( 7488 6912 ) VINT1_0_1_2
   NEW MINT2 ( 7424 6912 ) ( * 7424 )
   NEW M1 ( 6528 7360 ) V1_0_2_1
   NEW MINT1 ( 6528 7424 ) ( 7488 * ) VINT1_0_1_2
   + USE SIGNAL ;
 - test_si
   ( PIN test_si )
   ( value_reg_0_ SI )
   + ROUTED M1 ( 1344 5376 ) V1_0_1_2
   NEW MINT1 ( 832 5376 ) ( 1344 * )
   NEW MINT1 ( 832 5376 ) VINT1_0_1_2
   NEW MINT2 ( 896 5568 ) VINT2_0_2_1
   NEW MINT3 ( 56 5504 ) ( 896 * )
   + USE SIGNAL ;
 - aps_rename_1_
   ( value_reg_2_ Q )
   ( ropt_h_inst_942 I )
   ( U21 A1 )
   + ROUTED M1 ( 4480 6848 ) V1_0_2_1
   NEW MINT1 ( 4480 6784 ) ( 5568 * )
   NEW M1 ( 6656 6848 ) V1_0_2_1
   NEW MINT1 ( 5568 6784 ) ( 6656 * )
   NEW M1 ( 6528 8384 ) V1_0_2_1
   NEW MINT1 ( 6528 8320 ) VINT1_0_2_1 W
   NEW MINT2 ( 5504 8320 ) ( 6528 * )
   NEW MINT2 ( 5504 6784 ) ( * 8320 )
   NEW MINT1 ( 5568 6784 ) VINT1_0_1_2
   + USE SIGNAL ;
 - test_se
   ( PIN test_se )
   ( value_reg_1_ SE )
   ( value_reg_2_ SE )
   ( value_reg_0_ SE )
   ( clk_gate_value_reg/latch TE )
   + ROUTED MINT3 ( 28 3968 ) ( 1280 * )
   NEW MINT2 ( 1280 4032 ) VINT2_0_2_1
   NEW M1 ( 4224 3712 ) V1_0
   NEW MINT1 ( 1344 3712 ) ( 4224 * )
   NEW MINT1 ( 1344 3712 ) VINT1_0_1_2
   NEW MINT2 ( 1280 3712 ) ( * 4032 )
   NEW M1 ( 1152 5888 ) V1_0
   NEW MINT1 ( 1216 6016 ) VINT1_0_1_2 W
   NEW M1 ( 1920 6912 ) V1_0
   NEW MINT2 ( 1280 4032 ) ( * 6016 )
   NEW MINT2 ( 1280 6016 ) ( * 6912 )
   NEW MINT1 ( 1344 6912 ) VINT1_0_1_2
   NEW MINT1 ( 1344 6912 ) ( 1920 * ) VINT1_0 ( * 8320 )
   NEW MINT1 ( 1984 8320 ) VINT1_0_1_2
   NEW MINT1 ( 1984 8320 ) ( 2688 * )
   NEW M1 ( 2688 8384 ) V1_0_2_1
   + USE SIGNAL ;
 - value_1_
   ( value_reg_1_ Q )
   ( ropt_h_inst_943 I )
   + ROUTED M1 ( 7232 4352 ) V1_0_1_2
   NEW MINT1 ( 7360 4352 ) VINT1_0_1_2
   NEW MINT2 ( 7296 4352 ) ( * 5120 )
   NEW MINT1 ( 7360 5120 ) VINT1_0_1_2
   NEW MINT1 ( 7040 5120 ) ( 7360 * )
   NEW M1 ( 7040 5056 ) V1_0_2_1
   + USE SIGNAL ;
 - value_0_
   ( value_reg_0_ Q )
   ( ropt_h_inst_941 I )
   + ROUTED M1 ( 4224 5824 ) V1_0_2_1 ( 4800 * ) VINT1_0_1_2
   NEW MINT2 ( 4736 5824 ) ( * 6656 )
   NEW MINT1 ( 4800 6656 ) VINT1_0_1_2
   NEW M1 ( 4736 6592 ) V1_0_2_1
   + USE SIGNAL ;
 - N9
   ( U27 ZN )
   ( clk_gate_value_reg/latch E )
   + ROUTED M1 ( 2816 8896 ) V1_0_2_1
   NEW MINT1 ( 2112 8960 ) ( 2816 * )
   NEW M1 ( 2112 8960 ) V1_0_1_2
   + USE SIGNAL ;
 - net41
   ( clk_gate_value_reg/latch Q )
   ( value_reg_1_ CLK )
   ( value_reg_2_ CLK )
   ( value_reg_0_ CLK )
   + ROUTED M1 ( 4608 8000 ) V1_0_2_1
   NEW MINT1 ( 3776 7936 ) ( 4608 * )
   NEW MINT1 ( 3776 7936 ) VINT1_0_1_2
   NEW MINT2 ( 3712 6592 ) ( * 7936 )
   NEW M1 ( 3648 3840 ) V1_0_1_2
   NEW MINT1 ( 3776 3840 ) VINT1_0_1_2
   NEW MINT2 ( 3712 3840 ) ( * 6592 )
   NEW M1 ( 640 5568 ) V1_0_2_1
   NEW MINT1 ( 640 5504 ) ( 1088 * ) VINT1_0_1_2
   NEW MINT2 ( 1024 5504 ) ( * 6592 ) VINT2_0_2_1
   NEW M1 ( 896 6720 ) V1_0_2_1
   NEW MINT1 ( 832 6784 ) VINT1_0_1_2
   NEW MINT2 ( 768 6592 ) VINT2_0_2_1
   NEW MINT3 ( 768 6528 ) ( 1024 * )
   NEW MINT3 ( 1024 6528 ) ( 3712 * )
   NEW MINT2 ( 3712 6592 ) VINT2_0_2_1
   + USE CLOCK ;
 - n12
   ( U22 ZN )
   ( U23 A2 )
   + ROUTED M1 ( 7040 7104 ) V1_0_2_1
   NEW MINT1 ( 5632 7040 ) ( 7040 * )
   NEW M1 ( 5632 7104 ) V1_0_2_1
   + USE SIGNAL ;
 - n13
   ( U20 Z )
   ( U25 A2 )
   ( U22 A2 )
   ( U21 A2 )
   + ROUTED MINT1 ( 6976 5376 ) VINT1_0_1_2
   NEW MINT1 ( 6336 5376 ) ( 6976 * )
   NEW M1 ( 6336 5376 ) V1_0_1_2
   NEW MINT2 ( 6912 5376 ) ( * 6720 ) VINT1_0_2_1
   NEW M1 ( 8128 4096 ) V1_0_1_2
   NEW MINT1 ( 6976 4096 ) ( 8128 * )
   NEW MINT1 ( 6976 4096 ) VINT1_0_1_2
   NEW MINT2 ( 6912 4096 ) ( * 5376 )
   NEW M1 ( 6912 6848 ) V1_0_2_1
   NEW M1 ( 6336 6912 ) V1_0_1_2 VINT1_0_1_2
   NEW MINT2 ( 6400 6656 ) ( * 6912 )
   NEW MINT1 ( 6464 6656 ) VINT1_0_1_2
   NEW MINT1 ( 6464 6656 ) ( 6912 * )
   + USE SIGNAL ;
 - n14
   ( U24 ZN )
   ( U25 A1 )
   + ROUTED M1 ( 6016 5184 ) V1_0_2_1
   NEW MINT1 ( 6016 5120 ) ( 6656 * ) V1_0
   + USE SIGNAL ;
 - n15
   ( U28 ZN )
   ( U29 A2 )
   + ROUTED M1 ( 1408 8640 ) V1_0_2_1
   NEW M1 ( 1216 8576 ) V1_0_1_2
   + USE SIGNAL ;
 - n18
   ( U25 ZN )
   ( value_reg_1_ D )
   + ROUTED M1 ( 4608 3776 ) V1_0_2_1
   NEW MINT1 ( 4608 3712 ) ( 4864 * )
   NEW MINT1 ( 4864 3776 ) VINT1_0_2_1
   NEW MINT2 ( 4864 3712 ) ( 5888 * )
   NEW MINT2 ( 5888 3712 ) ( * 4834 )
   NEW MINT1 ( 5952 4834 ) VINT1_0_1_2
   NEW M1 ( 5880 4828 ) V1_0_1_2
   + USE SIGNAL ;
 - n19
   ( U23 ZN )
   ( value_reg_2_ D )
   + ROUTED M1 ( 1792 6784 ) V1_0 VINT1_0
   NEW MINT2 ( 1792 6400 ) ( * 6784 )
   NEW MINT1 ( 1856 6400 ) VINT1_0_1_2
   NEW MINT1 ( 1856 6400 ) ( 3584 * )
   NEW MINT1 ( 3584 6272 ) ( * 6400 )
   NEW MINT1 ( 3584 6272 ) ( 5376 * )
   NEW M1 ( 5376 6400 ) V1_0_1_2 W
   + USE SIGNAL ;
 - n20
   ( U26 ZN )
   ( value_reg_0_ D )
   + ROUTED M1 ( 1536 5504 ) V1_0
   NEW MINT1 ( 1472 5504 ) VINT1_0_1_2
   NEW MINT2 ( 1408 5504 ) ( * 5952 ) VINT1_0_2_1
   NEW MINT1 ( 1408 6016 ) ( 5952 * ) VINT1_0_1_2
   NEW MINT2 ( 5888 6016 ) ( * 6336 ) VINT1_0_2_1
   NEW M1 ( 5824 6400 ) V1_0_1_2
   + USE SIGNAL ;
 - n23
   ( U29 ZN )
   ( U27 I )
   + ROUTED M1 ( 1024 8128 ) V1_0_2_1
   NEW MINT1 ( 1024 8064 ) ( 1920 * )
   NEW M1 ( 1920 8128 ) V1_0_2_1
   + USE SIGNAL ;
 - VDD
   ( value_reg_1_ SN )
   ( value_reg_2_ SN )
   ( value_reg_0_ SN )
   + ROUTED MINT2 ( 4096 6144 ) ( * 6848 ) VINT1_0_2_1
   NEW MINT1 ( 6080 3840 ) VINT1_0_1_2
   NEW MINT2 ( 6016 3072 ) ( * 3840 )
   NEW MINT1 ( 6080 3072 ) VINT1_0_1_2
   NEW M1 ( 6016 3072 ) V1_0_2_1 W
   NEW MINT1 ( 4160 6144 ) VINT1_0_1_2
   NEW M1 ( 4032 6144 ) V1_0_1_2
   NEW MINT1 ( 3684 5376 ) ( 4160 * ) VINT1_0_1_2
   NEW MINT2 ( 4096 5376 ) ( * 6144 )
   NEW MINT1 ( 3928 6976 ) ( 4004 * )
   + USE POWER ;
 - copt_net_49
   ( copt_h_inst_790 Z )
   ( copt_h_inst_791 I )
   + ROUTED M1 ( 4992 8128 ) V1_0_2_1
   NEW MINT1 ( 4992 8064 ) ( 5888 * )
   NEW M1 ( 5888 8128 ) V1_0_2_1
   + USE SIGNAL ;
 - copt_net_50
   ( copt_h_inst_791 Z )
   ( copt_h_inst_796 I )
   + ROUTED M1 ( 5312 7936 ) V1_0_1_2
   NEW MINT1 ( 5184 7936 ) VINT1_0_1_2
   NEW MINT2 ( 5120 5696 ) ( * 7936 )
   NEW MINT1 ( 5120 5696 ) VINT1_0_2_1
   NEW M1 ( 5120 5568 ) V1_0_2_1
   + USE SIGNAL ;
 - copt_net_52
   ( copt_h_inst_793 Z )
   ( copt_h_inst_794 I )
   + ROUTED M1 ( 7680 5440 ) V1_0_2_1
   NEW MINT1 ( 7680 5504 ) ( 8128 * ) VINT1_0_1_2
   NEW MINT2 ( 8064 5504 ) ( * 6336 ) VINT1_0_2_1
   NEW M1 ( 8064 6464 ) V1_0_2_1
   + USE SIGNAL ;
 - copt_net_53
   ( copt_h_inst_794 Z )
   ( U20 A1 )
   ( U24 A2 )
   ( value_reg_2_ SI )
   + ROUTED M1 ( 7872 4224 ) V1_0_1_2
   NEW MINT1 ( 6784 4224 ) ( 7872 * )
   NEW MINT1 ( 6784 4288 ) VINT1_0_2_1 ( * 4928 )
   NEW M1 ( 6848 5248 ) V1_0_1_2
   NEW MINT1 ( 6720 5248 ) VINT1_0_1_2
   NEW MINT2 ( 6784 4928 ) ( * 5248 )
   NEW MINT2 ( 2112 6848 ) VINT2_0_2_1
   NEW MINT3 ( 1536 6784 ) ( 2112 * )
   NEW MINT2 ( 1536 6848 ) VINT2_0_2_1
   NEW MINT1 ( 1536 6784 ) VINT1_0
   NEW M1 ( 1536 6784 ) V1_0
   NEW MINT1 ( 6784 4928 ) VINT1_0_2_1
   NEW MINT1 ( 2752 4992 ) ( 6784 * )
   NEW MINT1 ( 2752 4992 ) VINT1_0_1_2
   NEW MINT2 ( 2688 4992 ) ( * 6400 )
   NEW MINT2 ( 2752 6400 ) VINT2_0_1_2
   NEW MINT3 ( 2240 6400 ) ( 2752 * )
   NEW MINT2 ( 2240 6400 ) VINT2_0_1_2
   NEW MINT2 ( 2176 6400 ) ( * 6692 )
   NEW MINT1 ( 6848 5248 ) ( 7936 * )
   NEW M1 ( 7936 5312 ) V1_0_2_1
   + USE SIGNAL ;
 - test_so
   ( PIN test_so )
   ( copt_h_inst_795 Z )
   ( U22 A1 )
   + ROUTED MINT1 ( 8320 6656 ) ( 8676 * )
   NEW M1 ( 7168 6848 ) V1_0_2_1
   NEW MINT1 ( 7168 6784 ) ( 8320 * )
   NEW MINT2 ( 8192 6656 ) ( * 6720 )
   NEW M1 ( 7936 8128 ) V1_0_2_1
   NEW MINT1 ( 7936 8064 ) ( 8256 * ) VINT1_0_1_2
   NEW MINT2 ( 8192 6720 ) ( * 8064 )
   NEW MINT1 ( 8320 6720 ) VINT1_0_2_1 W
   + USE SIGNAL ;
 - copt_net_55
   ( copt_h_inst_796 Z )
   ( U20 A2 )
   ( U24 A1 )
   ( U26 A2 )
   ( value_reg_1_ SI )
   + ROUTED MINT1 ( 6464 5504 ) VINT1_0_1_2
   NEW M1 ( 6528 5568 ) V1_0_2_1
   NEW M1 ( 5504 5568 ) V1_0_2_1
   NEW MINT1 ( 5504 5504 ) ( 6464 * )
   NEW M1 ( 6144 6464 ) ( * 6684 )
   NEW M1 ( 6144 6464 ) V1_0_2_1
   NEW MINT1 ( 6144 6400 ) ( 6464 * ) VINT1_0_1_2
   NEW MINT2 ( 6400 5504 ) ( * 6400 )
   NEW MINT2 ( 6400 4224 ) ( * 5504 )
   NEW M1 ( 7552 3392 ) V1_0_2_1
   NEW MINT1 ( 7552 3200 ) ( * 3392 )
   NEW MINT1 ( 6464 3200 ) ( 7552 * )
   NEW MINT1 ( 6464 3200 ) VINT1_0_1_2
   NEW MINT2 ( 6400 3200 ) ( * 4224 )
   NEW M1 ( 4352 3840 ) V1_0
   NEW MINT1 ( 4288 3840 ) VINT1_0_1_2
   NEW MINT2 ( 4352 3840 ) ( * 4224 )
   NEW MINT1 ( 4416 4224 ) VINT1_0_1_2
   NEW MINT1 ( 4416 4224 ) ( 6464 * ) VINT1_0_1_2
   + USE SIGNAL ;
 - ropt_net_57
   ( ropt_h_inst_942 Z )
   ( copt_h_inst_795 I )
   + ROUTED M1 ( 6912 8192 ) ( 7424 * )
   + USE SIGNAL ;
 - ropt_net_58
   ( ropt_h_inst_943 Z )
   ( copt_h_inst_793 I )
   + ROUTED M1 ( 7424 5696 ) V1_0_2_1
   NEW MINT1 ( 7424 5632 ) ( 7744 * ) VINT1_0_1_2
   NEW M1 ( 7680 6464 ) V1_0_2_1 VINT1_0_2_1
   NEW MINT2 ( 7680 5632 ) ( * 6464 )
   NEW MINT2 ( 7680 5376 ) ( * 5632 )
   + USE SIGNAL ;
END NETS
SCANCHAINS 1 ;
 - 1
   + PARTITION clock_45_45_0.720000
   + START PIN test_si
   + FLOATING
   value_reg_0_ ( IN SI ) ( OUT Q )
   value_reg_1_ ( IN SI ) ( OUT Q )
   value_reg_2_ ( IN SI ) ( OUT Q )
   + STOP PIN test_so ;
END SCANCHAINS
END DESIGN
