Analysis & Synthesis report for Flappy_Bird
Mon May 26 12:11:22 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Source assignments for BCD_to_SevenSeg:sso0|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
  6. Source assignments for BCD_to_SevenSeg:sst0|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
  7. Source assignments for BCD_to_SevenSeg:ssh0|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
  8. Source assignments for BCD_to_SevenSeg:sso1|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
  9. Source assignments for BCD_to_SevenSeg:sst1|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 10. Source assignments for BCD_to_SevenSeg:ssh1|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 11. Source assignments for char_rom:TextComponent|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 12. Source assignments for VGA_SYNC:VGASync
 13. Parameter Settings for User Entity Instance: BCD_to_SevenSeg:sso0|altsyncram:altsyncram_component
 14. Parameter Settings for User Entity Instance: BCD_to_SevenSeg:sst0|altsyncram:altsyncram_component
 15. Parameter Settings for User Entity Instance: BCD_to_SevenSeg:ssh0|altsyncram:altsyncram_component
 16. Parameter Settings for User Entity Instance: BCD_to_SevenSeg:sso1|altsyncram:altsyncram_component
 17. Parameter Settings for User Entity Instance: BCD_to_SevenSeg:sst1|altsyncram:altsyncram_component
 18. Parameter Settings for User Entity Instance: BCD_to_SevenSeg:ssh1|altsyncram:altsyncram_component
 19. Parameter Settings for User Entity Instance: char_rom:TextComponent|altsyncram:altsyncram_component
 20. Port Connectivity Checks: "pipe:pipe_2"
 21. Port Connectivity Checks: "pipe:pipe_1"
 22. Port Connectivity Checks: "BCD_to_SevenSeg:ssh1"
 23. Port Connectivity Checks: "BCD_to_SevenSeg:sst1"
 24. Port Connectivity Checks: "BCD_to_SevenSeg:sso1"
 25. Port Connectivity Checks: "BCD_to_SevenSeg:ssh0"
 26. Port Connectivity Checks: "BCD_to_SevenSeg:sst0"
 27. Port Connectivity Checks: "BCD_to_SevenSeg:sso0"
 28. Port Connectivity Checks: "MOUSE:ps2"
 29. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Mon May 26 12:11:22 2025           ;
; Quartus Prime Version       ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name               ; Flappy_Bird                                 ;
; Top-level Entity Name       ; Flappy_bird                                 ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; Flappy_bird        ; Flappy_Bird        ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for BCD_to_SevenSeg:sso0|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for BCD_to_SevenSeg:sst0|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for BCD_to_SevenSeg:ssh0|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for BCD_to_SevenSeg:sso1|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for BCD_to_SevenSeg:sst1|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for BCD_to_SevenSeg:ssh1|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for char_rom:TextComponent|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+------------------------------------------------------------------+
; Source assignments for VGA_SYNC:VGASync                          ;
+---------------------------------+--------------------+------+----+
; Assignment                      ; Value              ; From ; To ;
+---------------------------------+--------------------+------+----+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -  ;
+---------------------------------+--------------------+------+----+


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BCD_to_SevenSeg:sso0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------+
; Parameter Name                     ; Value                ; Type                                  ;
+------------------------------------+----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                               ;
; OPERATION_MODE                     ; ROM                  ; Untyped                               ;
; WIDTH_A                            ; 8                    ; Signed Integer                        ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                        ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WIDTH_B                            ; 1                    ; Untyped                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                               ;
+------------------------------------+----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BCD_to_SevenSeg:sst0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------+
; Parameter Name                     ; Value                ; Type                                  ;
+------------------------------------+----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                               ;
; OPERATION_MODE                     ; ROM                  ; Untyped                               ;
; WIDTH_A                            ; 8                    ; Signed Integer                        ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                        ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WIDTH_B                            ; 1                    ; Untyped                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                               ;
+------------------------------------+----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BCD_to_SevenSeg:ssh0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------+
; Parameter Name                     ; Value                ; Type                                  ;
+------------------------------------+----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                               ;
; OPERATION_MODE                     ; ROM                  ; Untyped                               ;
; WIDTH_A                            ; 8                    ; Signed Integer                        ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                        ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WIDTH_B                            ; 1                    ; Untyped                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                               ;
+------------------------------------+----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BCD_to_SevenSeg:sso1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------+
; Parameter Name                     ; Value                ; Type                                  ;
+------------------------------------+----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                               ;
; OPERATION_MODE                     ; ROM                  ; Untyped                               ;
; WIDTH_A                            ; 8                    ; Signed Integer                        ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                        ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WIDTH_B                            ; 1                    ; Untyped                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                               ;
+------------------------------------+----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BCD_to_SevenSeg:sst1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------+
; Parameter Name                     ; Value                ; Type                                  ;
+------------------------------------+----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                               ;
; OPERATION_MODE                     ; ROM                  ; Untyped                               ;
; WIDTH_A                            ; 8                    ; Signed Integer                        ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                        ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WIDTH_B                            ; 1                    ; Untyped                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                               ;
+------------------------------------+----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BCD_to_SevenSeg:ssh1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------+
; Parameter Name                     ; Value                ; Type                                  ;
+------------------------------------+----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                               ;
; OPERATION_MODE                     ; ROM                  ; Untyped                               ;
; WIDTH_A                            ; 8                    ; Signed Integer                        ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                        ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WIDTH_B                            ; 1                    ; Untyped                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                               ;
+------------------------------------+----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: char_rom:TextComponent|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                 ;
; WIDTH_A                            ; 8                    ; Signed Integer                          ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                          ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------+
; Port Connectivity Checks: "pipe:pipe_2"        ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; width[5..4]  ; Input ; Info     ; Stuck at VCC ;
; width[9..6]  ; Input ; Info     ; Stuck at GND ;
; width[3..2]  ; Input ; Info     ; Stuck at GND ;
; width[1]     ; Input ; Info     ; Stuck at VCC ;
; width[0]     ; Input ; Info     ; Stuck at GND ;
; speed[31..3] ; Input ; Info     ; Stuck at GND ;
; speed[2]     ; Input ; Info     ; Stuck at VCC ;
; speed[1]     ; Input ; Info     ; Stuck at GND ;
; speed[0]     ; Input ; Info     ; Stuck at VCC ;
; height[3..2] ; Input ; Info     ; Stuck at VCC ;
; height[7..6] ; Input ; Info     ; Stuck at GND ;
; height[1..0] ; Input ; Info     ; Stuck at GND ;
; height[9]    ; Input ; Info     ; Stuck at GND ;
; height[8]    ; Input ; Info     ; Stuck at VCC ;
; height[5]    ; Input ; Info     ; Stuck at VCC ;
; height[4]    ; Input ; Info     ; Stuck at GND ;
+--------------+-------+----------+--------------+


+------------------------------------------------+
; Port Connectivity Checks: "pipe:pipe_1"        ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; width[5..4]  ; Input ; Info     ; Stuck at VCC ;
; width[9..6]  ; Input ; Info     ; Stuck at GND ;
; width[3..2]  ; Input ; Info     ; Stuck at GND ;
; width[1]     ; Input ; Info     ; Stuck at VCC ;
; width[0]     ; Input ; Info     ; Stuck at GND ;
; speed[31..3] ; Input ; Info     ; Stuck at GND ;
; speed[2]     ; Input ; Info     ; Stuck at VCC ;
; speed[1]     ; Input ; Info     ; Stuck at GND ;
; speed[0]     ; Input ; Info     ; Stuck at VCC ;
; height[7..6] ; Input ; Info     ; Stuck at VCC ;
; height[9..8] ; Input ; Info     ; Stuck at GND ;
; height[5..4] ; Input ; Info     ; Stuck at GND ;
; height[2..0] ; Input ; Info     ; Stuck at GND ;
; height[3]    ; Input ; Info     ; Stuck at VCC ;
+--------------+-------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BCD_to_SevenSeg:ssh1"                                                                                                                                              ;
+-------------------+---------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type    ; Severity         ; Details                                                                                                                                      ;
+-------------------+---------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; BCD_digit         ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; SevenSeg_out      ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; character_address ; Input   ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; font_row          ; Input   ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; font_col          ; Input   ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clock             ; Input   ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rom_mux_output    ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+---------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BCD_to_SevenSeg:sst1"                                                                                                                                              ;
+-------------------+---------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type    ; Severity         ; Details                                                                                                                                      ;
+-------------------+---------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; BCD_digit         ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; SevenSeg_out      ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; character_address ; Input   ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; font_row          ; Input   ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; font_col          ; Input   ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clock             ; Input   ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rom_mux_output    ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+---------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BCD_to_SevenSeg:sso1"                                                                                                                                              ;
+-------------------+---------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type    ; Severity         ; Details                                                                                                                                      ;
+-------------------+---------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; BCD_digit         ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; SevenSeg_out      ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; character_address ; Input   ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; font_row          ; Input   ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; font_col          ; Input   ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clock             ; Input   ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rom_mux_output    ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+---------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BCD_to_SevenSeg:ssh0"                                                                                                                                              ;
+-------------------+---------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type    ; Severity         ; Details                                                                                                                                      ;
+-------------------+---------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; BCD_digit         ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; SevenSeg_out      ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; character_address ; Input   ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; font_row          ; Input   ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; font_col          ; Input   ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clock             ; Input   ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rom_mux_output    ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+---------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BCD_to_SevenSeg:sst0"                                                                                                                                              ;
+-------------------+---------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type    ; Severity         ; Details                                                                                                                                      ;
+-------------------+---------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; BCD_digit         ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; SevenSeg_out      ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; character_address ; Input   ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; font_row          ; Input   ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; font_col          ; Input   ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clock             ; Input   ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rom_mux_output    ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+---------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BCD_to_SevenSeg:sso0"                                                                                                                                              ;
+-------------------+---------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type    ; Severity         ; Details                                                                                                                                      ;
+-------------------+---------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; BCD_digit         ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; SevenSeg_out      ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; character_address ; Input   ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; font_row          ; Input   ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; font_col          ; Input   ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clock             ; Input   ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rom_mux_output    ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+---------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------+
; Port Connectivity Checks: "MOUSE:ps2"   ;
+-------+-------+----------+--------------+
; Port  ; Type  ; Severity ; Details      ;
+-------+-------+----------+--------------+
; reset ; Input ; Info     ; Stuck at GND ;
+-------+-------+----------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon May 26 12:11:12 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Flappy_Bird -c Flappy_Bird
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file miniprojectresources/textbox.vhd
    Info (12022): Found design unit 1: textBox-behaviour File: F:/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/textBox.vhd Line: 17
    Info (12023): Found entity 1: textBox File: F:/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/textBox.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file miniprojectresources/pipe.vhd
    Info (12022): Found design unit 1: pipe-behavior File: F:/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/pipe.vhd Line: 16
    Info (12023): Found entity 1: pipe File: F:/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/pipe.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file miniprojectresources/scorebox.vhd
    Info (12022): Found design unit 1: scoreBox-behaviour File: F:/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/scoreBox.vhd Line: 17
    Info (12023): Found entity 1: scoreBox File: F:/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/scoreBox.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file miniprojectresources/bcdtohex.vhd
    Info (12022): Found design unit 1: BCD_to_SevenSeg-arc1 File: F:/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/BCDtoHEX.vhd Line: 12
    Info (12023): Found entity 1: BCD_to_SevenSeg File: F:/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/BCDtoHEX.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file miniprojectresources/cursor.vhd
    Info (12022): Found design unit 1: cursor_drawer-Behavioral File: F:/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/cursor.vhd Line: 15
    Info (12023): Found entity 1: cursor_drawer File: F:/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/cursor.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file miniprojectresources/bouncy_bird.vhd
    Info (12022): Found design unit 1: bouncy_bird-behavior File: F:/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/bouncy_bird.vhd Line: 15
    Info (12023): Found entity 1: bouncy_bird File: F:/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/bouncy_bird.vhd Line: 6
Warning (12019): Can't analyze file -- file MiniprojectResources/ball.vhd is missing
Warning (12019): Can't analyze file -- file MiniprojectResources/bouncy_ball.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file miniprojectresources/char_rom.vhd
    Info (12022): Found design unit 1: char_rom-SYN File: F:/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/char_rom.vhd Line: 20
    Info (12023): Found entity 1: char_rom File: F:/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/char_rom.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file miniprojectresources/clock_divider_25mhz.vhd
    Info (12022): Found design unit 1: Clock_25MHz-arc File: F:/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/clock_divider_25MHz.vhd Line: 11
    Info (12023): Found entity 1: Clock_25MHz File: F:/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/clock_divider_25MHz.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file miniprojectresources/flappy_bird.vhd
    Info (12022): Found design unit 1: Flappy_bird-Behavioral File: F:/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/Flappy_bird.vhd Line: 33
    Info (12023): Found entity 1: Flappy_bird File: F:/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/Flappy_bird.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file miniprojectresources/mouse.vhd
    Info (12022): Found design unit 1: MOUSE-behavior File: F:/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/mouse.vhd Line: 18
    Info (12023): Found entity 1: MOUSE File: F:/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/mouse.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file miniprojectresources/vga_sync.vhd
    Info (12022): Found design unit 1: VGA_SYNC-a File: F:/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/vga_sync.vhd Line: 15
    Info (12023): Found entity 1: VGA_SYNC File: F:/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/vga_sync.vhd Line: 7
Info (12127): Elaborating entity "Flappy_bird" for the top level hierarchy
Warning (10540): VHDL Signal Declaration warning at Flappy_bird.vhd(40): used explicit default value for signal "ps2_reset" because signal was never assigned a value File: F:/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/Flappy_bird.vhd Line: 40
Warning (10540): VHDL Signal Declaration warning at Flappy_bird.vhd(47): used explicit default value for signal "pipe_width" because signal was never assigned a value File: F:/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/Flappy_bird.vhd Line: 47
Warning (10540): VHDL Signal Declaration warning at Flappy_bird.vhd(52): used explicit default value for signal "speed" because signal was never assigned a value File: F:/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/Flappy_bird.vhd Line: 52
Warning (10036): Verilog HDL or VHDL warning at Flappy_bird.vhd(102): object "game_active" assigned a value but never read File: F:/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/Flappy_bird.vhd Line: 102
Info (12128): Elaborating entity "Clock_25MHz" for hierarchy "Clock_25MHz:ClockDivider" File: F:/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/Flappy_bird.vhd Line: 328
Info (12128): Elaborating entity "MOUSE" for hierarchy "MOUSE:ps2" File: F:/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/Flappy_bird.vhd Line: 335
Warning (10036): Verilog HDL or VHDL warning at mouse.vhd(25): object "CHARIN" assigned a value but never read File: F:/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/mouse.vhd Line: 25
Warning (10492): VHDL Process Statement warning at mouse.vhd(151): signal "CHAROUT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/mouse.vhd Line: 151
Warning (10492): VHDL Process Statement warning at mouse.vhd(155): signal "CHAROUT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/mouse.vhd Line: 155
Warning (10492): VHDL Process Statement warning at mouse.vhd(156): signal "CHAROUT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/mouse.vhd Line: 156
Warning (10492): VHDL Process Statement warning at mouse.vhd(157): signal "CHAROUT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/mouse.vhd Line: 157
Info (12128): Elaborating entity "cursor_drawer" for hierarchy "cursor_drawer:cursor" File: F:/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/Flappy_bird.vhd Line: 347
Info (12128): Elaborating entity "BCD_to_SevenSeg" for hierarchy "BCD_to_SevenSeg:sso0" File: F:/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/Flappy_bird.vhd Line: 359
Info (12128): Elaborating entity "altsyncram" for hierarchy "BCD_to_SevenSeg:sso0|altsyncram:altsyncram_component" File: F:/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/char_rom.vhd Line: 51
Info (12130): Elaborated megafunction instantiation "BCD_to_SevenSeg:sso0|altsyncram:altsyncram_component" File: F:/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/char_rom.vhd Line: 51
Info (12133): Instantiated megafunction "BCD_to_SevenSeg:sso0|altsyncram:altsyncram_component" with the following parameter: File: F:/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/char_rom.vhd Line: 51
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "tcgrom.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d5g1.tdf
    Info (12023): Found entity 1: altsyncram_d5g1 File: F:/COMPSYS305-TechSupport/MiniProject/db/altsyncram_d5g1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_d5g1" for hierarchy "BCD_to_SevenSeg:sso0|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated" File: f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "bouncy_bird" for hierarchy "bouncy_bird:BallComponent" File: F:/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/Flappy_bird.vhd Line: 397
Warning (10540): VHDL Signal Declaration warning at bouncy_bird.vhd(26): used explicit default value for signal "size" because signal was never assigned a value File: F:/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/bouncy_bird.vhd Line: 26
Warning (10540): VHDL Signal Declaration warning at bouncy_bird.vhd(28): used explicit default value for signal "ball_x_pos" because signal was never assigned a value File: F:/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/bouncy_bird.vhd Line: 28
Info (12128): Elaborating entity "pipe" for hierarchy "pipe:pipe_1" File: F:/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/Flappy_bird.vhd Line: 419
Warning (10540): VHDL Signal Declaration warning at pipe.vhd(17): used explicit default value for signal "vertical_gap" because signal was never assigned a value File: F:/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/pipe.vhd Line: 17
Warning (10540): VHDL Signal Declaration warning at pipe.vhd(20): used explicit default value for signal "top_pipe_y_pos" because signal was never assigned a value File: F:/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/pipe.vhd Line: 20
Warning (10540): VHDL Signal Declaration warning at pipe.vhd(21): used explicit default value for signal "bottom_pipe_y_pos" because signal was never assigned a value File: F:/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/pipe.vhd Line: 21
Info (12128): Elaborating entity "char_rom" for hierarchy "char_rom:TextComponent" File: F:/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/Flappy_bird.vhd Line: 520
Info (12128): Elaborating entity "scoreBox" for hierarchy "scoreBox:ScoreDriver" File: F:/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/Flappy_bird.vhd Line: 530
Warning (10492): VHDL Process Statement warning at scoreBox.vhd(69): signal "state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/scoreBox.vhd Line: 69
Warning (10492): VHDL Process Statement warning at scoreBox.vhd(85): signal "state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/scoreBox.vhd Line: 85
Warning (10631): VHDL Process Statement warning at scoreBox.vhd(60): inferring latch(es) for signal or variable "found", which holds its previous value in one or more paths through the process File: F:/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/scoreBox.vhd Line: 60
Info (10041): Inferred latch for "found" at scoreBox.vhd(85) File: F:/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/scoreBox.vhd Line: 85
Info (12128): Elaborating entity "textBox" for hierarchy "textBox:TextDriver" File: F:/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/Flappy_bird.vhd Line: 542
Warning (10492): VHDL Process Statement warning at textBox.vhd(78): signal "state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/textBox.vhd Line: 78
Warning (10492): VHDL Process Statement warning at textBox.vhd(94): signal "state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/textBox.vhd Line: 94
Warning (10631): VHDL Process Statement warning at textBox.vhd(67): inferring latch(es) for signal or variable "found", which holds its previous value in one or more paths through the process File: F:/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/textBox.vhd Line: 67
Info (10041): Inferred latch for "found" at textBox.vhd(94) File: F:/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/textBox.vhd Line: 94
Info (12128): Elaborating entity "VGA_SYNC" for hierarchy "VGA_SYNC:VGASync" File: F:/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/Flappy_bird.vhd Line: 558
Error (12002): Port "blue" does not exist in macrofunction "VGASync" File: F:/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/Flappy_bird.vhd Line: 558
Error (12002): Port "blue_out" does not exist in macrofunction "VGASync" File: F:/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/Flappy_bird.vhd Line: 558
Error (12002): Port "clock_25Mhz" does not exist in macrofunction "VGASync" File: F:/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/Flappy_bird.vhd Line: 558
Error (12002): Port "green" does not exist in macrofunction "VGASync" File: F:/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/Flappy_bird.vhd Line: 558
Error (12002): Port "green_out" does not exist in macrofunction "VGASync" File: F:/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/Flappy_bird.vhd Line: 558
Error (12002): Port "horiz_sync_out" does not exist in macrofunction "VGASync" File: F:/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/Flappy_bird.vhd Line: 558
Error (12002): Port "pixel_column" does not exist in macrofunction "VGASync" File: F:/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/Flappy_bird.vhd Line: 558
Error (12002): Port "pixel_row" does not exist in macrofunction "VGASync" File: F:/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/Flappy_bird.vhd Line: 558
Error (12002): Port "red" does not exist in macrofunction "VGASync" File: F:/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/Flappy_bird.vhd Line: 558
Error (12002): Port "red_out" does not exist in macrofunction "VGASync" File: F:/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/Flappy_bird.vhd Line: 558
Error (12002): Port "vert_sync_out" does not exist in macrofunction "VGASync" File: F:/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/Flappy_bird.vhd Line: 558
Error (12002): Port "BCD_digit" does not exist in macrofunction "ssh1" File: F:/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/Flappy_bird.vhd Line: 390
Error (12002): Port "SevenSeg_out" does not exist in macrofunction "ssh1" File: F:/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/Flappy_bird.vhd Line: 390
Error (12002): Port "BCD_digit" does not exist in macrofunction "sst1" File: F:/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/Flappy_bird.vhd Line: 384
Error (12002): Port "SevenSeg_out" does not exist in macrofunction "sst1" File: F:/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/Flappy_bird.vhd Line: 384
Error (12002): Port "BCD_digit" does not exist in macrofunction "sso1" File: F:/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/Flappy_bird.vhd Line: 378
Error (12002): Port "SevenSeg_out" does not exist in macrofunction "sso1" File: F:/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/Flappy_bird.vhd Line: 378
Error (12002): Port "BCD_digit" does not exist in macrofunction "ssh0" File: F:/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/Flappy_bird.vhd Line: 371
Error (12002): Port "SevenSeg_out" does not exist in macrofunction "ssh0" File: F:/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/Flappy_bird.vhd Line: 371
Error (12002): Port "BCD_digit" does not exist in macrofunction "sst0" File: F:/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/Flappy_bird.vhd Line: 365
Error (12002): Port "SevenSeg_out" does not exist in macrofunction "sst0" File: F:/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/Flappy_bird.vhd Line: 365
Error (12002): Port "BCD_digit" does not exist in macrofunction "sso0" File: F:/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/Flappy_bird.vhd Line: 359
Error (12002): Port "SevenSeg_out" does not exist in macrofunction "sso0" File: F:/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/Flappy_bird.vhd Line: 359
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 23 errors, 24 warnings
    Error: Peak virtual memory: 4856 megabytes
    Error: Processing ended: Mon May 26 12:11:22 2025
    Error: Elapsed time: 00:00:10
    Error: Total CPU time (on all processors): 00:00:20


