Source Block: oh/elink/dv/dv_elink.v@78:88@HdlIdDef
   

   wire                 txrd_wait;
   wire                 txwr_wait;
   wire                 txrr_wait; 
   wire                 rxrr_wait;
   
   
   reg [31:0]    etime;  
   wire 	 itrace = 1'b1;
 

Diff Content:
+ 83    wire                 emem_wait;
+ 83    wire 		rxrd_wait;

Clone Blocks:
Clone Blocks 1:
oh/elink/dv/dv_elink.v@76:86
   wire 		txrd_access;
   wire [PW-1:0] 	txrd_packet;
   

   wire                 txrd_wait;
   wire                 txwr_wait;
   wire                 txrr_wait; 
   wire                 rxrr_wait;
   
   
   reg [31:0]    etime;  

Clone Blocks 2:
oh/elink/dv/dv_elink.v@82:92
   wire                 txrr_wait; 
   wire                 rxrr_wait;
   
   
   reg [31:0]    etime;  
   wire 	 itrace = 1'b1;
 
   
   //Clocks
   wire clkin         = clk[0]; //for pll-->cclk, rxclk, txclk


Clone Blocks 3:
oh/elink/dv/dv_elink.v@77:87
   wire [PW-1:0] 	txrd_packet;
   

   wire                 txrd_wait;
   wire                 txwr_wait;
   wire                 txrr_wait; 
   wire                 rxrr_wait;
   
   
   reg [31:0]    etime;  
   wire 	 itrace = 1'b1;

Clone Blocks 4:
oh/elink/dv/dv_elink.v@81:91
   wire                 txwr_wait;
   wire                 txrr_wait; 
   wire                 rxrr_wait;
   
   
   reg [31:0]    etime;  
   wire 	 itrace = 1'b1;
 
   
   //Clocks
   wire clkin         = clk[0]; //for pll-->cclk, rxclk, txclk

