#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Apr  3 15:17:26 2022
# Process ID: 18748
# Current directory: C:/Users/pepoo/Documents/PetoGit/digital-electronics-1/labs/07-display_driver/display_driver
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6352 C:\Users\pepoo\Documents\PetoGit\digital-electronics-1\labs\07-display_driver\display_driver\display_driver.xpr
# Log file: C:/Users/pepoo/Documents/PetoGit/digital-electronics-1/labs/07-display_driver/display_driver/vivado.log
# Journal file: C:/Users/pepoo/Documents/PetoGit/digital-electronics-1/labs/07-display_driver/display_driver\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/pepoo/Documents/PetoGit/digital-electronics-1/labs/07-display_driver/display_driver/display_driver.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/pepoo/Documents/PetoGit/digital-electronics-1/labs/07-display_driver/display_driver'
INFO: [Project 1-313] Project file moved from 'D:/Documents/xkonda01/digital-electronics-1/labs/07-display_driver/display_driver' since last save.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:nexys-a7-50t:part0:1.0. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [Project 1-230] Project 'display_driver.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1003.973 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property board_part xilinx.com:ac701:part0:1.4 [current_project]
WARNING: [Project 1-153] The current project device 'xc7a50ticsg324-1l' does not match with the device on the 'XILINX.COM:AC701:PART0:1.4' board part. A device change to match the device on 'XILINX.COM:AC701:PART0:1.4' board part is being done. Please upgrade the IP in the project via the upgrade_ip command or by selecting Reports => Reports IP Status.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\pepoo\Documents\PetoGit\digital-electronics-1\labs\07-display_driver\display_driver\display_driver.srcs\sim_1\new\tb_driver_7seg_4digits.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\pepoo\Documents\PetoGit\digital-electronics-1\labs\06-counter\project_1\project_1.srcs\sources_1\new\clock_enable.vhd:]
INFO: [Project 1-152] Project part set to artix7 (xc7a200tfbg676-2)
reset_property board_connections [get_projects display_driver]
undo
INFO: [Common 17-17] undo 'reset_property board_connections [get_projects display_driver]'
undo
INFO: [Common 17-17] undo 'set_property board_part xilinx.com:ac701:part0:1.4 [current_project]'
set_property part xc7a50ticpg236-1L [current_project]
undo
INFO: [Common 17-17] undo 'set_property part xc7a50ticpg236-1L [current_project]'
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pepoo/Documents/PetoGit/digital-electronics-1/labs/07-display_driver/display_driver/display_driver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'clock_enable' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pepoo/Documents/PetoGit/digital-electronics-1/labs/07-display_driver/display_driver/display_driver.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj clock_enable_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/pepoo/Documents/PetoGit/digital-electronics-1/labs/06-counter/project_1/project_1.srcs/sources_1/new/clock_enable.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_enable'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pepoo/Documents/PetoGit/digital-electronics-1/labs/07-display_driver/display_driver/display_driver.sim/sim_1/behav/xsim'
"xelab -wto 5f1f023ea8524cfc9d94f796aca3a8a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot clock_enable_behav xil_defaultlib.clock_enable -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 5f1f023ea8524cfc9d94f796aca3a8a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot clock_enable_behav xil_defaultlib.clock_enable -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable
Built simulation snapshot clock_enable_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/pepoo/Documents/PetoGit/digital-electronics-1/labs/07-display_driver/display_driver/display_driver.sim/sim_1/behav/xsim/xsim.dir/clock_enable_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/pepoo/Documents/PetoGit/digital-electronics-1/labs/07-display_driver/display_driver/display_driver.sim/sim_1/behav/xsim/xsim.dir/clock_enable_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Apr  3 15:40:57 2022. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Apr  3 15:40:57 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1003.973 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pepoo/Documents/PetoGit/digital-electronics-1/labs/07-display_driver/display_driver/display_driver.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "clock_enable_behav -key {Behavioral:sim_1:Functional:clock_enable} -tclbatch {clock_enable.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source clock_enable.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clock_enable_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 1003.973 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1003.973 ; gain = 0.000
file mkdir C:/Users/pepoo/Documents/PetoGit/digital-electronics-1/labs/07-display_driver/display_driver/display_driver.srcs/constrs_1
file mkdir C:/Users/pepoo/Documents/PetoGit/digital-electronics-1/labs/07-display_driver/display_driver/display_driver.srcs/constrs_1/new
close [ open C:/Users/pepoo/Documents/PetoGit/digital-electronics-1/labs/07-display_driver/display_driver/display_driver.srcs/constrs_1/new/nexys-a7-50t.xdc w ]
add_files -fileset constrs_1 C:/Users/pepoo/Documents/PetoGit/digital-electronics-1/labs/07-display_driver/display_driver/display_driver.srcs/constrs_1/new/nexys-a7-50t.xdc
add_files -norecurse C:/Users/pepoo/Documents/PetoGit/digital-electronics-1/labs/07-display_driver/display_driver/display_driver.srcs/sources_1/new/driver_7seg_4digits.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/pepoo/Documents/PetoGit/digital-electronics-1/labs/07-display_driver/display_driver/display_driver.srcs/sources_1/new/driver_7seg_4digits.vhd' cannot be added to the project because it already exists in the project, skipping this file
add_files -norecurse C:/Users/pepoo/Documents/PetoGit/digital-electronics-1/labs/07-display_driver/display_driver/display_driver.srcs/sources_1/new/driver_7seg_4digits.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/pepoo/Documents/PetoGit/digital-electronics-1/labs/07-display_driver/display_driver/display_driver.srcs/sources_1/new/driver_7seg_4digits.vhd' cannot be added to the project because it already exists in the project, skipping this file
exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr  3 16:26:15 2022...
