Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Jan 19 10:38:49 2023
| Host         : DESKTOP-HH5Q2RM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  21          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.265        0.000                      0                  311        0.123        0.000                      0                  311        4.020        0.000                       0                   162  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.265        0.000                      0                  311        0.123        0.000                      0                  311        4.020        0.000                       0                   162  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.265ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.265ns  (required time - arrival time)
  Source:                 SPI_acceler2/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_acceler2/z_data_int_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.509ns  (logic 2.709ns (41.622%)  route 3.800ns (58.378%))
  Logic Levels:           12  (CARRY4=8 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns = ( 14.992 - 10.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.688     5.290    SPI_acceler2/Clk_IBUF_BUFG
    SLICE_X7Y125         FDRE                                         r  SPI_acceler2/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y125         FDRE (Prop_fdre_C_Q)         0.456     5.746 r  SPI_acceler2/cnt_reg[1]/Q
                         net (fo=7, routed)           0.763     6.509    SPI_acceler2/cnt_reg_n_0_[1]
    SLICE_X9Y122         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.165 r  SPI_acceler2/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.165    SPI_acceler2/cnt0_carry_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.279 r  SPI_acceler2/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.279    SPI_acceler2/cnt0_carry__0_n_0
    SLICE_X9Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.393 r  SPI_acceler2/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.402    SPI_acceler2/cnt0_carry__1_n_0
    SLICE_X9Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.516 r  SPI_acceler2/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.516    SPI_acceler2/cnt0_carry__2_n_0
    SLICE_X9Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.630 r  SPI_acceler2/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.630    SPI_acceler2/cnt0_carry__3_n_0
    SLICE_X9Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.744 r  SPI_acceler2/cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.744    SPI_acceler2/cnt0_carry__4_n_0
    SLICE_X9Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.858 r  SPI_acceler2/cnt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.858    SPI_acceler2/cnt0_carry__5_n_0
    SLICE_X9Y129         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.097 f  SPI_acceler2/cnt0_carry__6/O[2]
                         net (fo=3, routed)           0.540     8.637    SPI_acceler2/SPI_master1/cnt_reg[31]_1[2]
    SLICE_X8Y129         LUT6 (Prop_lut6_I2_O)        0.302     8.939 f  SPI_acceler2/SPI_master1/FSM_sequential_state[2]_i_14/O
                         net (fo=1, routed)           0.689     9.628    SPI_acceler2/SPI_master1/FSM_sequential_state[2]_i_14_n_0
    SLICE_X8Y129         LUT4 (Prop_lut4_I1_O)        0.124     9.752 f  SPI_acceler2/SPI_master1/FSM_sequential_state[2]_i_6/O
                         net (fo=4, routed)           0.971    10.724    SPI_acceler2/SPI_master1/FSM_sequential_state[2]_i_6_n_0
    SLICE_X6Y126         LUT6 (Prop_lut6_I3_O)        0.124    10.848 f  SPI_acceler2/SPI_master1/cnt[3]_i_3/O
                         net (fo=2, routed)           0.448    11.296    SPI_acceler2/SPI_master1/cnt[3]_i_3_n_0
    SLICE_X6Y125         LUT6 (Prop_lut6_I5_O)        0.124    11.420 r  SPI_acceler2/SPI_master1/z_data_int[11]_i_1/O
                         net (fo=4, routed)           0.379    11.799    SPI_acceler2/SPI_master1_n_62
    SLICE_X6Y125         FDRE                                         r  SPI_acceler2/z_data_int_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.570    14.992    SPI_acceler2/Clk_IBUF_BUFG
    SLICE_X6Y125         FDRE                                         r  SPI_acceler2/z_data_int_reg[10]/C
                         clock pessimism              0.276    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X6Y125         FDRE (Setup_fdre_C_CE)      -0.169    15.064    SPI_acceler2/z_data_int_reg[10]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                         -11.799    
  -------------------------------------------------------------------
                         slack                                  3.265    

Slack (MET) :             3.265ns  (required time - arrival time)
  Source:                 SPI_acceler2/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_acceler2/z_data_int_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.509ns  (logic 2.709ns (41.622%)  route 3.800ns (58.378%))
  Logic Levels:           12  (CARRY4=8 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns = ( 14.992 - 10.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.688     5.290    SPI_acceler2/Clk_IBUF_BUFG
    SLICE_X7Y125         FDRE                                         r  SPI_acceler2/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y125         FDRE (Prop_fdre_C_Q)         0.456     5.746 r  SPI_acceler2/cnt_reg[1]/Q
                         net (fo=7, routed)           0.763     6.509    SPI_acceler2/cnt_reg_n_0_[1]
    SLICE_X9Y122         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.165 r  SPI_acceler2/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.165    SPI_acceler2/cnt0_carry_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.279 r  SPI_acceler2/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.279    SPI_acceler2/cnt0_carry__0_n_0
    SLICE_X9Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.393 r  SPI_acceler2/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.402    SPI_acceler2/cnt0_carry__1_n_0
    SLICE_X9Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.516 r  SPI_acceler2/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.516    SPI_acceler2/cnt0_carry__2_n_0
    SLICE_X9Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.630 r  SPI_acceler2/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.630    SPI_acceler2/cnt0_carry__3_n_0
    SLICE_X9Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.744 r  SPI_acceler2/cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.744    SPI_acceler2/cnt0_carry__4_n_0
    SLICE_X9Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.858 r  SPI_acceler2/cnt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.858    SPI_acceler2/cnt0_carry__5_n_0
    SLICE_X9Y129         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.097 f  SPI_acceler2/cnt0_carry__6/O[2]
                         net (fo=3, routed)           0.540     8.637    SPI_acceler2/SPI_master1/cnt_reg[31]_1[2]
    SLICE_X8Y129         LUT6 (Prop_lut6_I2_O)        0.302     8.939 f  SPI_acceler2/SPI_master1/FSM_sequential_state[2]_i_14/O
                         net (fo=1, routed)           0.689     9.628    SPI_acceler2/SPI_master1/FSM_sequential_state[2]_i_14_n_0
    SLICE_X8Y129         LUT4 (Prop_lut4_I1_O)        0.124     9.752 f  SPI_acceler2/SPI_master1/FSM_sequential_state[2]_i_6/O
                         net (fo=4, routed)           0.971    10.724    SPI_acceler2/SPI_master1/FSM_sequential_state[2]_i_6_n_0
    SLICE_X6Y126         LUT6 (Prop_lut6_I3_O)        0.124    10.848 f  SPI_acceler2/SPI_master1/cnt[3]_i_3/O
                         net (fo=2, routed)           0.448    11.296    SPI_acceler2/SPI_master1/cnt[3]_i_3_n_0
    SLICE_X6Y125         LUT6 (Prop_lut6_I5_O)        0.124    11.420 r  SPI_acceler2/SPI_master1/z_data_int[11]_i_1/O
                         net (fo=4, routed)           0.379    11.799    SPI_acceler2/SPI_master1_n_62
    SLICE_X6Y125         FDRE                                         r  SPI_acceler2/z_data_int_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.570    14.992    SPI_acceler2/Clk_IBUF_BUFG
    SLICE_X6Y125         FDRE                                         r  SPI_acceler2/z_data_int_reg[11]/C
                         clock pessimism              0.276    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X6Y125         FDRE (Setup_fdre_C_CE)      -0.169    15.064    SPI_acceler2/z_data_int_reg[11]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                         -11.799    
  -------------------------------------------------------------------
                         slack                                  3.265    

Slack (MET) :             3.265ns  (required time - arrival time)
  Source:                 SPI_acceler2/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_acceler2/z_data_int_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.509ns  (logic 2.709ns (41.622%)  route 3.800ns (58.378%))
  Logic Levels:           12  (CARRY4=8 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns = ( 14.992 - 10.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.688     5.290    SPI_acceler2/Clk_IBUF_BUFG
    SLICE_X7Y125         FDRE                                         r  SPI_acceler2/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y125         FDRE (Prop_fdre_C_Q)         0.456     5.746 r  SPI_acceler2/cnt_reg[1]/Q
                         net (fo=7, routed)           0.763     6.509    SPI_acceler2/cnt_reg_n_0_[1]
    SLICE_X9Y122         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.165 r  SPI_acceler2/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.165    SPI_acceler2/cnt0_carry_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.279 r  SPI_acceler2/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.279    SPI_acceler2/cnt0_carry__0_n_0
    SLICE_X9Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.393 r  SPI_acceler2/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.402    SPI_acceler2/cnt0_carry__1_n_0
    SLICE_X9Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.516 r  SPI_acceler2/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.516    SPI_acceler2/cnt0_carry__2_n_0
    SLICE_X9Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.630 r  SPI_acceler2/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.630    SPI_acceler2/cnt0_carry__3_n_0
    SLICE_X9Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.744 r  SPI_acceler2/cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.744    SPI_acceler2/cnt0_carry__4_n_0
    SLICE_X9Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.858 r  SPI_acceler2/cnt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.858    SPI_acceler2/cnt0_carry__5_n_0
    SLICE_X9Y129         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.097 f  SPI_acceler2/cnt0_carry__6/O[2]
                         net (fo=3, routed)           0.540     8.637    SPI_acceler2/SPI_master1/cnt_reg[31]_1[2]
    SLICE_X8Y129         LUT6 (Prop_lut6_I2_O)        0.302     8.939 f  SPI_acceler2/SPI_master1/FSM_sequential_state[2]_i_14/O
                         net (fo=1, routed)           0.689     9.628    SPI_acceler2/SPI_master1/FSM_sequential_state[2]_i_14_n_0
    SLICE_X8Y129         LUT4 (Prop_lut4_I1_O)        0.124     9.752 f  SPI_acceler2/SPI_master1/FSM_sequential_state[2]_i_6/O
                         net (fo=4, routed)           0.971    10.724    SPI_acceler2/SPI_master1/FSM_sequential_state[2]_i_6_n_0
    SLICE_X6Y126         LUT6 (Prop_lut6_I3_O)        0.124    10.848 f  SPI_acceler2/SPI_master1/cnt[3]_i_3/O
                         net (fo=2, routed)           0.448    11.296    SPI_acceler2/SPI_master1/cnt[3]_i_3_n_0
    SLICE_X6Y125         LUT6 (Prop_lut6_I5_O)        0.124    11.420 r  SPI_acceler2/SPI_master1/z_data_int[11]_i_1/O
                         net (fo=4, routed)           0.379    11.799    SPI_acceler2/SPI_master1_n_62
    SLICE_X6Y125         FDRE                                         r  SPI_acceler2/z_data_int_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.570    14.992    SPI_acceler2/Clk_IBUF_BUFG
    SLICE_X6Y125         FDRE                                         r  SPI_acceler2/z_data_int_reg[8]/C
                         clock pessimism              0.276    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X6Y125         FDRE (Setup_fdre_C_CE)      -0.169    15.064    SPI_acceler2/z_data_int_reg[8]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                         -11.799    
  -------------------------------------------------------------------
                         slack                                  3.265    

Slack (MET) :             3.265ns  (required time - arrival time)
  Source:                 SPI_acceler2/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_acceler2/z_data_int_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.509ns  (logic 2.709ns (41.622%)  route 3.800ns (58.378%))
  Logic Levels:           12  (CARRY4=8 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns = ( 14.992 - 10.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.688     5.290    SPI_acceler2/Clk_IBUF_BUFG
    SLICE_X7Y125         FDRE                                         r  SPI_acceler2/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y125         FDRE (Prop_fdre_C_Q)         0.456     5.746 r  SPI_acceler2/cnt_reg[1]/Q
                         net (fo=7, routed)           0.763     6.509    SPI_acceler2/cnt_reg_n_0_[1]
    SLICE_X9Y122         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.165 r  SPI_acceler2/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.165    SPI_acceler2/cnt0_carry_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.279 r  SPI_acceler2/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.279    SPI_acceler2/cnt0_carry__0_n_0
    SLICE_X9Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.393 r  SPI_acceler2/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.402    SPI_acceler2/cnt0_carry__1_n_0
    SLICE_X9Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.516 r  SPI_acceler2/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.516    SPI_acceler2/cnt0_carry__2_n_0
    SLICE_X9Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.630 r  SPI_acceler2/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.630    SPI_acceler2/cnt0_carry__3_n_0
    SLICE_X9Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.744 r  SPI_acceler2/cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.744    SPI_acceler2/cnt0_carry__4_n_0
    SLICE_X9Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.858 r  SPI_acceler2/cnt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.858    SPI_acceler2/cnt0_carry__5_n_0
    SLICE_X9Y129         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.097 f  SPI_acceler2/cnt0_carry__6/O[2]
                         net (fo=3, routed)           0.540     8.637    SPI_acceler2/SPI_master1/cnt_reg[31]_1[2]
    SLICE_X8Y129         LUT6 (Prop_lut6_I2_O)        0.302     8.939 f  SPI_acceler2/SPI_master1/FSM_sequential_state[2]_i_14/O
                         net (fo=1, routed)           0.689     9.628    SPI_acceler2/SPI_master1/FSM_sequential_state[2]_i_14_n_0
    SLICE_X8Y129         LUT4 (Prop_lut4_I1_O)        0.124     9.752 f  SPI_acceler2/SPI_master1/FSM_sequential_state[2]_i_6/O
                         net (fo=4, routed)           0.971    10.724    SPI_acceler2/SPI_master1/FSM_sequential_state[2]_i_6_n_0
    SLICE_X6Y126         LUT6 (Prop_lut6_I3_O)        0.124    10.848 f  SPI_acceler2/SPI_master1/cnt[3]_i_3/O
                         net (fo=2, routed)           0.448    11.296    SPI_acceler2/SPI_master1/cnt[3]_i_3_n_0
    SLICE_X6Y125         LUT6 (Prop_lut6_I5_O)        0.124    11.420 r  SPI_acceler2/SPI_master1/z_data_int[11]_i_1/O
                         net (fo=4, routed)           0.379    11.799    SPI_acceler2/SPI_master1_n_62
    SLICE_X6Y125         FDRE                                         r  SPI_acceler2/z_data_int_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.570    14.992    SPI_acceler2/Clk_IBUF_BUFG
    SLICE_X6Y125         FDRE                                         r  SPI_acceler2/z_data_int_reg[9]/C
                         clock pessimism              0.276    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X6Y125         FDRE (Setup_fdre_C_CE)      -0.169    15.064    SPI_acceler2/z_data_int_reg[9]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                         -11.799    
  -------------------------------------------------------------------
                         slack                                  3.265    

Slack (MET) :             3.285ns  (required time - arrival time)
  Source:                 SPI_acceler2/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_acceler2/x_data_int_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.440ns  (logic 2.691ns (41.788%)  route 3.749ns (58.212%))
  Logic Levels:           11  (CARRY4=7 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 14.996 - 10.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.688     5.290    SPI_acceler2/Clk_IBUF_BUFG
    SLICE_X7Y125         FDRE                                         r  SPI_acceler2/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y125         FDRE (Prop_fdre_C_Q)         0.456     5.746 r  SPI_acceler2/cnt_reg[1]/Q
                         net (fo=7, routed)           0.763     6.509    SPI_acceler2/cnt_reg_n_0_[1]
    SLICE_X9Y122         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.165 r  SPI_acceler2/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.165    SPI_acceler2/cnt0_carry_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.279 r  SPI_acceler2/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.279    SPI_acceler2/cnt0_carry__0_n_0
    SLICE_X9Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.393 r  SPI_acceler2/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.402    SPI_acceler2/cnt0_carry__1_n_0
    SLICE_X9Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.516 r  SPI_acceler2/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.516    SPI_acceler2/cnt0_carry__2_n_0
    SLICE_X9Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.630 r  SPI_acceler2/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.630    SPI_acceler2/cnt0_carry__3_n_0
    SLICE_X9Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.744 r  SPI_acceler2/cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.744    SPI_acceler2/cnt0_carry__4_n_0
    SLICE_X9Y128         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.078 f  SPI_acceler2/cnt0_carry__5/O[1]
                         net (fo=2, routed)           0.607     8.686    SPI_acceler2/SPI_master1/cnt_reg[28][1]
    SLICE_X10Y128        LUT6 (Prop_lut6_I0_O)        0.303     8.989 f  SPI_acceler2/SPI_master1/FSM_sequential_state[2]_i_20/O
                         net (fo=1, routed)           0.593     9.582    SPI_acceler2/SPI_master1/FSM_sequential_state[2]_i_20_n_0
    SLICE_X10Y125        LUT6 (Prop_lut6_I3_O)        0.124     9.706 f  SPI_acceler2/SPI_master1/FSM_sequential_state[2]_i_7/O
                         net (fo=6, routed)           0.746    10.452    SPI_acceler2/SPI_master1/FSM_sequential_state[2]_i_7_n_0
    SLICE_X7Y126         LUT6 (Prop_lut6_I4_O)        0.124    10.576 f  SPI_acceler2/SPI_master1/x_data_int[11]_i_3/O
                         net (fo=2, routed)           0.536    11.111    SPI_acceler2/SPI_master1/x_data_int[11]_i_3_n_0
    SLICE_X6Y124         LUT6 (Prop_lut6_I1_O)        0.124    11.235 r  SPI_acceler2/SPI_master1/x_data_int[11]_i_1/O
                         net (fo=4, routed)           0.494    11.730    SPI_acceler2/SPI_master1_n_60
    SLICE_X3Y123         FDRE                                         r  SPI_acceler2/x_data_int_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.574    14.996    SPI_acceler2/Clk_IBUF_BUFG
    SLICE_X3Y123         FDRE                                         r  SPI_acceler2/x_data_int_reg[10]/C
                         clock pessimism              0.259    15.255    
                         clock uncertainty           -0.035    15.220    
    SLICE_X3Y123         FDRE (Setup_fdre_C_CE)      -0.205    15.015    SPI_acceler2/x_data_int_reg[10]
  -------------------------------------------------------------------
                         required time                         15.015    
                         arrival time                         -11.730    
  -------------------------------------------------------------------
                         slack                                  3.285    

Slack (MET) :             3.285ns  (required time - arrival time)
  Source:                 SPI_acceler2/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_acceler2/x_data_int_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.440ns  (logic 2.691ns (41.788%)  route 3.749ns (58.212%))
  Logic Levels:           11  (CARRY4=7 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 14.996 - 10.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.688     5.290    SPI_acceler2/Clk_IBUF_BUFG
    SLICE_X7Y125         FDRE                                         r  SPI_acceler2/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y125         FDRE (Prop_fdre_C_Q)         0.456     5.746 r  SPI_acceler2/cnt_reg[1]/Q
                         net (fo=7, routed)           0.763     6.509    SPI_acceler2/cnt_reg_n_0_[1]
    SLICE_X9Y122         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.165 r  SPI_acceler2/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.165    SPI_acceler2/cnt0_carry_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.279 r  SPI_acceler2/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.279    SPI_acceler2/cnt0_carry__0_n_0
    SLICE_X9Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.393 r  SPI_acceler2/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.402    SPI_acceler2/cnt0_carry__1_n_0
    SLICE_X9Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.516 r  SPI_acceler2/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.516    SPI_acceler2/cnt0_carry__2_n_0
    SLICE_X9Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.630 r  SPI_acceler2/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.630    SPI_acceler2/cnt0_carry__3_n_0
    SLICE_X9Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.744 r  SPI_acceler2/cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.744    SPI_acceler2/cnt0_carry__4_n_0
    SLICE_X9Y128         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.078 f  SPI_acceler2/cnt0_carry__5/O[1]
                         net (fo=2, routed)           0.607     8.686    SPI_acceler2/SPI_master1/cnt_reg[28][1]
    SLICE_X10Y128        LUT6 (Prop_lut6_I0_O)        0.303     8.989 f  SPI_acceler2/SPI_master1/FSM_sequential_state[2]_i_20/O
                         net (fo=1, routed)           0.593     9.582    SPI_acceler2/SPI_master1/FSM_sequential_state[2]_i_20_n_0
    SLICE_X10Y125        LUT6 (Prop_lut6_I3_O)        0.124     9.706 f  SPI_acceler2/SPI_master1/FSM_sequential_state[2]_i_7/O
                         net (fo=6, routed)           0.746    10.452    SPI_acceler2/SPI_master1/FSM_sequential_state[2]_i_7_n_0
    SLICE_X7Y126         LUT6 (Prop_lut6_I4_O)        0.124    10.576 f  SPI_acceler2/SPI_master1/x_data_int[11]_i_3/O
                         net (fo=2, routed)           0.536    11.111    SPI_acceler2/SPI_master1/x_data_int[11]_i_3_n_0
    SLICE_X6Y124         LUT6 (Prop_lut6_I1_O)        0.124    11.235 r  SPI_acceler2/SPI_master1/x_data_int[11]_i_1/O
                         net (fo=4, routed)           0.494    11.730    SPI_acceler2/SPI_master1_n_60
    SLICE_X3Y123         FDRE                                         r  SPI_acceler2/x_data_int_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.574    14.996    SPI_acceler2/Clk_IBUF_BUFG
    SLICE_X3Y123         FDRE                                         r  SPI_acceler2/x_data_int_reg[11]/C
                         clock pessimism              0.259    15.255    
                         clock uncertainty           -0.035    15.220    
    SLICE_X3Y123         FDRE (Setup_fdre_C_CE)      -0.205    15.015    SPI_acceler2/x_data_int_reg[11]
  -------------------------------------------------------------------
                         required time                         15.015    
                         arrival time                         -11.730    
  -------------------------------------------------------------------
                         slack                                  3.285    

Slack (MET) :             3.321ns  (required time - arrival time)
  Source:                 SPI_acceler2/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_acceler2/x_data_int_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.440ns  (logic 2.691ns (41.788%)  route 3.749ns (58.212%))
  Logic Levels:           11  (CARRY4=7 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 14.996 - 10.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.688     5.290    SPI_acceler2/Clk_IBUF_BUFG
    SLICE_X7Y125         FDRE                                         r  SPI_acceler2/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y125         FDRE (Prop_fdre_C_Q)         0.456     5.746 r  SPI_acceler2/cnt_reg[1]/Q
                         net (fo=7, routed)           0.763     6.509    SPI_acceler2/cnt_reg_n_0_[1]
    SLICE_X9Y122         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.165 r  SPI_acceler2/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.165    SPI_acceler2/cnt0_carry_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.279 r  SPI_acceler2/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.279    SPI_acceler2/cnt0_carry__0_n_0
    SLICE_X9Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.393 r  SPI_acceler2/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.402    SPI_acceler2/cnt0_carry__1_n_0
    SLICE_X9Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.516 r  SPI_acceler2/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.516    SPI_acceler2/cnt0_carry__2_n_0
    SLICE_X9Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.630 r  SPI_acceler2/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.630    SPI_acceler2/cnt0_carry__3_n_0
    SLICE_X9Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.744 r  SPI_acceler2/cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.744    SPI_acceler2/cnt0_carry__4_n_0
    SLICE_X9Y128         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.078 f  SPI_acceler2/cnt0_carry__5/O[1]
                         net (fo=2, routed)           0.607     8.686    SPI_acceler2/SPI_master1/cnt_reg[28][1]
    SLICE_X10Y128        LUT6 (Prop_lut6_I0_O)        0.303     8.989 f  SPI_acceler2/SPI_master1/FSM_sequential_state[2]_i_20/O
                         net (fo=1, routed)           0.593     9.582    SPI_acceler2/SPI_master1/FSM_sequential_state[2]_i_20_n_0
    SLICE_X10Y125        LUT6 (Prop_lut6_I3_O)        0.124     9.706 f  SPI_acceler2/SPI_master1/FSM_sequential_state[2]_i_7/O
                         net (fo=6, routed)           0.746    10.452    SPI_acceler2/SPI_master1/FSM_sequential_state[2]_i_7_n_0
    SLICE_X7Y126         LUT6 (Prop_lut6_I4_O)        0.124    10.576 f  SPI_acceler2/SPI_master1/x_data_int[11]_i_3/O
                         net (fo=2, routed)           0.536    11.111    SPI_acceler2/SPI_master1/x_data_int[11]_i_3_n_0
    SLICE_X6Y124         LUT6 (Prop_lut6_I1_O)        0.124    11.235 r  SPI_acceler2/SPI_master1/x_data_int[11]_i_1/O
                         net (fo=4, routed)           0.494    11.730    SPI_acceler2/SPI_master1_n_60
    SLICE_X2Y123         FDRE                                         r  SPI_acceler2/x_data_int_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.574    14.996    SPI_acceler2/Clk_IBUF_BUFG
    SLICE_X2Y123         FDRE                                         r  SPI_acceler2/x_data_int_reg[8]/C
                         clock pessimism              0.259    15.255    
                         clock uncertainty           -0.035    15.220    
    SLICE_X2Y123         FDRE (Setup_fdre_C_CE)      -0.169    15.051    SPI_acceler2/x_data_int_reg[8]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                         -11.730    
  -------------------------------------------------------------------
                         slack                                  3.321    

Slack (MET) :             3.321ns  (required time - arrival time)
  Source:                 SPI_acceler2/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_acceler2/x_data_int_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.440ns  (logic 2.691ns (41.788%)  route 3.749ns (58.212%))
  Logic Levels:           11  (CARRY4=7 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 14.996 - 10.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.688     5.290    SPI_acceler2/Clk_IBUF_BUFG
    SLICE_X7Y125         FDRE                                         r  SPI_acceler2/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y125         FDRE (Prop_fdre_C_Q)         0.456     5.746 r  SPI_acceler2/cnt_reg[1]/Q
                         net (fo=7, routed)           0.763     6.509    SPI_acceler2/cnt_reg_n_0_[1]
    SLICE_X9Y122         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.165 r  SPI_acceler2/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.165    SPI_acceler2/cnt0_carry_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.279 r  SPI_acceler2/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.279    SPI_acceler2/cnt0_carry__0_n_0
    SLICE_X9Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.393 r  SPI_acceler2/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.402    SPI_acceler2/cnt0_carry__1_n_0
    SLICE_X9Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.516 r  SPI_acceler2/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.516    SPI_acceler2/cnt0_carry__2_n_0
    SLICE_X9Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.630 r  SPI_acceler2/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.630    SPI_acceler2/cnt0_carry__3_n_0
    SLICE_X9Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.744 r  SPI_acceler2/cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.744    SPI_acceler2/cnt0_carry__4_n_0
    SLICE_X9Y128         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.078 f  SPI_acceler2/cnt0_carry__5/O[1]
                         net (fo=2, routed)           0.607     8.686    SPI_acceler2/SPI_master1/cnt_reg[28][1]
    SLICE_X10Y128        LUT6 (Prop_lut6_I0_O)        0.303     8.989 f  SPI_acceler2/SPI_master1/FSM_sequential_state[2]_i_20/O
                         net (fo=1, routed)           0.593     9.582    SPI_acceler2/SPI_master1/FSM_sequential_state[2]_i_20_n_0
    SLICE_X10Y125        LUT6 (Prop_lut6_I3_O)        0.124     9.706 f  SPI_acceler2/SPI_master1/FSM_sequential_state[2]_i_7/O
                         net (fo=6, routed)           0.746    10.452    SPI_acceler2/SPI_master1/FSM_sequential_state[2]_i_7_n_0
    SLICE_X7Y126         LUT6 (Prop_lut6_I4_O)        0.124    10.576 f  SPI_acceler2/SPI_master1/x_data_int[11]_i_3/O
                         net (fo=2, routed)           0.536    11.111    SPI_acceler2/SPI_master1/x_data_int[11]_i_3_n_0
    SLICE_X6Y124         LUT6 (Prop_lut6_I1_O)        0.124    11.235 r  SPI_acceler2/SPI_master1/x_data_int[11]_i_1/O
                         net (fo=4, routed)           0.494    11.730    SPI_acceler2/SPI_master1_n_60
    SLICE_X2Y123         FDRE                                         r  SPI_acceler2/x_data_int_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.574    14.996    SPI_acceler2/Clk_IBUF_BUFG
    SLICE_X2Y123         FDRE                                         r  SPI_acceler2/x_data_int_reg[9]/C
                         clock pessimism              0.259    15.255    
                         clock uncertainty           -0.035    15.220    
    SLICE_X2Y123         FDRE (Setup_fdre_C_CE)      -0.169    15.051    SPI_acceler2/x_data_int_reg[9]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                         -11.730    
  -------------------------------------------------------------------
                         slack                                  3.321    

Slack (MET) :             3.419ns  (required time - arrival time)
  Source:                 SPI_acceler2/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_acceler2/spi_tx_data_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.322ns  (logic 2.103ns (33.266%)  route 4.219ns (66.734%))
  Logic Levels:           6  (CARRY4=2 LUT6=4)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 14.995 - 10.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.688     5.290    SPI_acceler2/Clk_IBUF_BUFG
    SLICE_X7Y125         FDRE                                         r  SPI_acceler2/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y125         FDRE (Prop_fdre_C_Q)         0.456     5.746 r  SPI_acceler2/cnt_reg[1]/Q
                         net (fo=7, routed)           0.763     6.509    SPI_acceler2/cnt_reg_n_0_[1]
    SLICE_X9Y122         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.165 r  SPI_acceler2/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.165    SPI_acceler2/cnt0_carry_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.478 f  SPI_acceler2/cnt0_carry__0/O[3]
                         net (fo=2, routed)           0.533     8.012    SPI_acceler2/SPI_master1/cnt_reg[8][3]
    SLICE_X10Y124        LUT6 (Prop_lut6_I2_O)        0.306     8.318 f  SPI_acceler2/SPI_master1/FSM_sequential_state[2]_i_13/O
                         net (fo=2, routed)           0.898     9.216    SPI_acceler2/SPI_master1/FSM_sequential_state[2]_i_13_n_0
    SLICE_X8Y129         LUT6 (Prop_lut6_I5_O)        0.124     9.340 f  SPI_acceler2/SPI_master1/cnt[1]_i_7/O
                         net (fo=2, routed)           1.206    10.545    SPI_acceler2/SPI_master1/cnt[1]_i_7_n_0
    SLICE_X7Y126         LUT6 (Prop_lut6_I3_O)        0.124    10.669 f  SPI_acceler2/SPI_master1/cnt[1]_i_3/O
                         net (fo=5, routed)           0.317    10.986    SPI_acceler2/SPI_master1/cnt[1]_i_3_n_0
    SLICE_X7Y125         LUT6 (Prop_lut6_I0_O)        0.124    11.110 r  SPI_acceler2/SPI_master1/spi_tx_data[5]_i_1/O
                         net (fo=6, routed)           0.502    11.612    SPI_acceler2/SPI_master1_n_63
    SLICE_X5Y127         FDCE                                         r  SPI_acceler2/spi_tx_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.573    14.995    SPI_acceler2/Clk_IBUF_BUFG
    SLICE_X5Y127         FDCE                                         r  SPI_acceler2/spi_tx_data_reg[0]/C
                         clock pessimism              0.276    15.271    
                         clock uncertainty           -0.035    15.236    
    SLICE_X5Y127         FDCE (Setup_fdce_C_CE)      -0.205    15.031    SPI_acceler2/spi_tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                         -11.612    
  -------------------------------------------------------------------
                         slack                                  3.419    

Slack (MET) :             3.419ns  (required time - arrival time)
  Source:                 SPI_acceler2/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_acceler2/spi_tx_data_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.322ns  (logic 2.103ns (33.266%)  route 4.219ns (66.734%))
  Logic Levels:           6  (CARRY4=2 LUT6=4)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 14.995 - 10.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.688     5.290    SPI_acceler2/Clk_IBUF_BUFG
    SLICE_X7Y125         FDRE                                         r  SPI_acceler2/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y125         FDRE (Prop_fdre_C_Q)         0.456     5.746 r  SPI_acceler2/cnt_reg[1]/Q
                         net (fo=7, routed)           0.763     6.509    SPI_acceler2/cnt_reg_n_0_[1]
    SLICE_X9Y122         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.165 r  SPI_acceler2/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.165    SPI_acceler2/cnt0_carry_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.478 f  SPI_acceler2/cnt0_carry__0/O[3]
                         net (fo=2, routed)           0.533     8.012    SPI_acceler2/SPI_master1/cnt_reg[8][3]
    SLICE_X10Y124        LUT6 (Prop_lut6_I2_O)        0.306     8.318 f  SPI_acceler2/SPI_master1/FSM_sequential_state[2]_i_13/O
                         net (fo=2, routed)           0.898     9.216    SPI_acceler2/SPI_master1/FSM_sequential_state[2]_i_13_n_0
    SLICE_X8Y129         LUT6 (Prop_lut6_I5_O)        0.124     9.340 f  SPI_acceler2/SPI_master1/cnt[1]_i_7/O
                         net (fo=2, routed)           1.206    10.545    SPI_acceler2/SPI_master1/cnt[1]_i_7_n_0
    SLICE_X7Y126         LUT6 (Prop_lut6_I3_O)        0.124    10.669 f  SPI_acceler2/SPI_master1/cnt[1]_i_3/O
                         net (fo=5, routed)           0.317    10.986    SPI_acceler2/SPI_master1/cnt[1]_i_3_n_0
    SLICE_X7Y125         LUT6 (Prop_lut6_I0_O)        0.124    11.110 r  SPI_acceler2/SPI_master1/spi_tx_data[5]_i_1/O
                         net (fo=6, routed)           0.502    11.612    SPI_acceler2/SPI_master1_n_63
    SLICE_X5Y127         FDCE                                         r  SPI_acceler2/spi_tx_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.573    14.995    SPI_acceler2/Clk_IBUF_BUFG
    SLICE_X5Y127         FDCE                                         r  SPI_acceler2/spi_tx_data_reg[1]/C
                         clock pessimism              0.276    15.271    
                         clock uncertainty           -0.035    15.236    
    SLICE_X5Y127         FDCE (Setup_fdce_C_CE)      -0.205    15.031    SPI_acceler2/spi_tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                         -11.612    
  -------------------------------------------------------------------
                         slack                                  3.419    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 SPI_acceler2/SPI_master1/rx_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_acceler2/SPI_master1/rx_buffer_reg[7]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.797%)  route 0.112ns (44.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.586     1.505    SPI_acceler2/SPI_master1/Clk_IBUF_BUFG
    SLICE_X0Y126         FDRE                                         r  SPI_acceler2/SPI_master1/rx_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  SPI_acceler2/SPI_master1/rx_buffer_reg[3]/Q
                         net (fo=2, routed)           0.112     1.758    SPI_acceler2/SPI_master1/rx_buffer__0[3]
    SLICE_X2Y126         SRL16E                                       r  SPI_acceler2/SPI_master1/rx_buffer_reg[7]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.855     2.021    SPI_acceler2/SPI_master1/Clk_IBUF_BUFG
    SLICE_X2Y126         SRL16E                                       r  SPI_acceler2/SPI_master1/rx_buffer_reg[7]_srl4/CLK
                         clock pessimism             -0.502     1.518    
    SLICE_X2Y126         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.635    SPI_acceler2/SPI_master1/rx_buffer_reg[7]_srl4
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 SPI_acceler2/x_data_int_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_acceler2/x_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.706%)  route 0.117ns (45.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.586     1.505    SPI_acceler2/Clk_IBUF_BUFG
    SLICE_X3Y123         FDRE                                         r  SPI_acceler2/x_data_int_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  SPI_acceler2/x_data_int_reg[11]/Q
                         net (fo=1, routed)           0.117     1.763    SPI_acceler2/p_1_in[4]
    SLICE_X4Y123         FDCE                                         r  SPI_acceler2/x_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.852     2.018    SPI_acceler2/Clk_IBUF_BUFG
    SLICE_X4Y123         FDCE                                         r  SPI_acceler2/x_data_reg[4]/C
                         clock pessimism             -0.479     1.538    
    SLICE_X4Y123         FDCE (Hold_fdce_C_D)         0.070     1.608    SPI_acceler2/x_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 SPI_acceler2/x_data_int_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_acceler2/x_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.706%)  route 0.117ns (45.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.586     1.505    SPI_acceler2/Clk_IBUF_BUFG
    SLICE_X3Y123         FDRE                                         r  SPI_acceler2/x_data_int_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  SPI_acceler2/x_data_int_reg[10]/Q
                         net (fo=1, routed)           0.117     1.763    SPI_acceler2/p_1_in[3]
    SLICE_X4Y123         FDCE                                         r  SPI_acceler2/x_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.852     2.018    SPI_acceler2/Clk_IBUF_BUFG
    SLICE_X4Y123         FDCE                                         r  SPI_acceler2/x_data_reg[3]/C
                         clock pessimism             -0.479     1.538    
    SLICE_X4Y123         FDCE (Hold_fdce_C_D)         0.066     1.604    SPI_acceler2/x_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 SPI_acceler2/SPI_master1/rx_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_acceler2/SPI_master1/rx_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.797%)  route 0.112ns (44.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.586     1.505    SPI_acceler2/SPI_master1/Clk_IBUF_BUFG
    SLICE_X0Y126         FDRE                                         r  SPI_acceler2/SPI_master1/rx_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  SPI_acceler2/SPI_master1/rx_buffer_reg[3]/Q
                         net (fo=2, routed)           0.112     1.758    SPI_acceler2/SPI_master1/rx_buffer__0[3]
    SLICE_X3Y125         FDCE                                         r  SPI_acceler2/SPI_master1/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.855     2.020    SPI_acceler2/SPI_master1/Clk_IBUF_BUFG
    SLICE_X3Y125         FDCE                                         r  SPI_acceler2/SPI_master1/rx_data_reg[3]/C
                         clock pessimism             -0.502     1.517    
    SLICE_X3Y125         FDCE (Hold_fdce_C_D)         0.072     1.589    SPI_acceler2/SPI_master1/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 SPI_acceler2/y_data_int_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_acceler2/y_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.164ns (61.611%)  route 0.102ns (38.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.584     1.503    SPI_acceler2/Clk_IBUF_BUFG
    SLICE_X6Y124         FDRE                                         r  SPI_acceler2/y_data_int_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDRE (Prop_fdre_C_Q)         0.164     1.667 r  SPI_acceler2/y_data_int_reg[9]/Q
                         net (fo=1, routed)           0.102     1.770    SPI_acceler2/y_data_int[9]
    SLICE_X4Y123         FDCE                                         r  SPI_acceler2/y_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.852     2.018    SPI_acceler2/Clk_IBUF_BUFG
    SLICE_X4Y123         FDCE                                         r  SPI_acceler2/y_data_reg[2]/C
                         clock pessimism             -0.500     1.517    
    SLICE_X4Y123         FDCE (Hold_fdce_C_D)         0.072     1.589    SPI_acceler2/y_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 SPI_acceler2/y_data_int_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_acceler2/y_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.584     1.503    SPI_acceler2/Clk_IBUF_BUFG
    SLICE_X6Y124         FDRE                                         r  SPI_acceler2/y_data_int_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDRE (Prop_fdre_C_Q)         0.164     1.667 r  SPI_acceler2/y_data_int_reg[11]/Q
                         net (fo=1, routed)           0.101     1.768    SPI_acceler2/y_data_int[11]
    SLICE_X5Y124         FDCE                                         r  SPI_acceler2/y_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.851     2.017    SPI_acceler2/Clk_IBUF_BUFG
    SLICE_X5Y124         FDCE                                         r  SPI_acceler2/y_data_reg[4]/C
                         clock pessimism             -0.500     1.516    
    SLICE_X5Y124         FDCE (Hold_fdce_C_D)         0.070     1.586    SPI_acceler2/y_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 SPI_acceler2/x_data_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_acceler2/x_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.436%)  route 0.133ns (48.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.585     1.504    SPI_acceler2/Clk_IBUF_BUFG
    SLICE_X5Y123         FDRE                                         r  SPI_acceler2/x_data_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y123         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  SPI_acceler2/x_data_int_reg[7]/Q
                         net (fo=2, routed)           0.133     1.779    SPI_acceler2/p_1_in[0]
    SLICE_X4Y123         FDCE                                         r  SPI_acceler2/x_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.852     2.018    SPI_acceler2/Clk_IBUF_BUFG
    SLICE_X4Y123         FDCE                                         r  SPI_acceler2/x_data_reg[0]/C
                         clock pessimism             -0.500     1.517    
    SLICE_X4Y123         FDCE (Hold_fdce_C_D)         0.070     1.587    SPI_acceler2/x_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 SPI_acceler2/x_data_int_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_acceler2/x_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.045%)  route 0.145ns (46.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.586     1.505    SPI_acceler2/Clk_IBUF_BUFG
    SLICE_X2Y123         FDRE                                         r  SPI_acceler2/x_data_int_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y123         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  SPI_acceler2/x_data_int_reg[9]/Q
                         net (fo=1, routed)           0.145     1.815    SPI_acceler2/p_1_in[2]
    SLICE_X2Y124         FDCE                                         r  SPI_acceler2/x_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.855     2.020    SPI_acceler2/Clk_IBUF_BUFG
    SLICE_X2Y124         FDCE                                         r  SPI_acceler2/x_data_reg[2]/C
                         clock pessimism             -0.502     1.517    
    SLICE_X2Y124         FDCE (Hold_fdce_C_D)         0.085     1.602    SPI_acceler2/x_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 SPI_acceler2/SPI_master1/tx_buffer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_acceler2/SPI_master1/MOSI_tristate_oe_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.226ns (65.522%)  route 0.119ns (34.478%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.587     1.506    SPI_acceler2/SPI_master1/Clk_IBUF_BUFG
    SLICE_X4Y128         FDRE                                         r  SPI_acceler2/SPI_master1/tx_buffer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128         FDRE (Prop_fdre_C_Q)         0.128     1.634 r  SPI_acceler2/SPI_master1/tx_buffer_reg[7]/Q
                         net (fo=1, routed)           0.119     1.753    SPI_acceler2/SPI_master1/tx_buffer_reg_n_0_[7]
    SLICE_X3Y128         LUT6 (Prop_lut6_I0_O)        0.098     1.851 r  SPI_acceler2/SPI_master1/MOSI_tristate_oe_i_1/O
                         net (fo=1, routed)           0.000     1.851    SPI_acceler2/SPI_master1/MOSI_tristate_oe_i_1_n_0
    SLICE_X3Y128         FDRE                                         r  SPI_acceler2/SPI_master1/MOSI_tristate_oe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.859     2.024    SPI_acceler2/SPI_master1/Clk_IBUF_BUFG
    SLICE_X3Y128         FDRE                                         r  SPI_acceler2/SPI_master1/MOSI_tristate_oe_reg/C
                         clock pessimism             -0.479     1.544    
    SLICE_X3Y128         FDRE (Hold_fdre_C_D)         0.091     1.635    SPI_acceler2/SPI_master1/MOSI_tristate_oe_reg
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 SPI_acceler2/spi_tx_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_acceler2/SPI_master1/tx_buffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.850%)  route 0.141ns (43.150%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.587     1.506    SPI_acceler2/Clk_IBUF_BUFG
    SLICE_X7Y127         FDCE                                         r  SPI_acceler2/spi_tx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y127         FDCE (Prop_fdce_C_Q)         0.141     1.647 r  SPI_acceler2/spi_tx_data_reg[5]/Q
                         net (fo=1, routed)           0.141     1.789    SPI_acceler2/SPI_master1/tx_buffer_reg[5]_0[5]
    SLICE_X4Y128         LUT4 (Prop_lut4_I3_O)        0.045     1.834 r  SPI_acceler2/SPI_master1/tx_buffer[5]_i_1/O
                         net (fo=1, routed)           0.000     1.834    SPI_acceler2/SPI_master1/tx_buffer[5]_i_1_n_0
    SLICE_X4Y128         FDRE                                         r  SPI_acceler2/SPI_master1/tx_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.855     2.021    SPI_acceler2/SPI_master1/Clk_IBUF_BUFG
    SLICE_X4Y128         FDRE                                         r  SPI_acceler2/SPI_master1/tx_buffer_reg[5]/C
                         clock pessimism             -0.500     1.520    
    SLICE_X4Y128         FDRE (Hold_fdre_C_D)         0.092     1.612    SPI_acceler2/SPI_master1/tx_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X2Y128    MOSI_OBUFT_inst_i_1/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X6Y128    SPI_acceler2/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X6Y128    SPI_acceler2/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X6Y128    SPI_acceler2/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X7Y126    SPI_acceler2/cnt_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X11Y125   SPI_acceler2/cnt_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X11Y124   SPI_acceler2/cnt_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X11Y124   SPI_acceler2/cnt_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X8Y128    SPI_acceler2/cnt_reg[13]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y126    SPI_acceler2/SPI_master1/rx_buffer_reg[7]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y126    SPI_acceler2/SPI_master1/rx_buffer_reg[7]_srl4/CLK
Low Pulse Width   Slow    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X2Y128    MOSI_OBUFT_inst_i_1/C
Low Pulse Width   Fast    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X2Y128    MOSI_OBUFT_inst_i_1/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X6Y128    SPI_acceler2/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X6Y128    SPI_acceler2/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X6Y128    SPI_acceler2/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X6Y128    SPI_acceler2/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X6Y128    SPI_acceler2/FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X6Y128    SPI_acceler2/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y126    SPI_acceler2/SPI_master1/rx_buffer_reg[7]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y126    SPI_acceler2/SPI_master1/rx_buffer_reg[7]_srl4/CLK
High Pulse Width  Slow    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X2Y128    MOSI_OBUFT_inst_i_1/C
High Pulse Width  Fast    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X2Y128    MOSI_OBUFT_inst_i_1/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X6Y128    SPI_acceler2/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X6Y128    SPI_acceler2/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X6Y128    SPI_acceler2/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X6Y128    SPI_acceler2/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X6Y128    SPI_acceler2/FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X6Y128    SPI_acceler2/FSM_sequential_state_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/Count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.684ns  (logic 4.739ns (40.559%)  route 6.945ns (59.441%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.691     5.293    display/Clk_IBUF_BUFG
    SLICE_X0Y123         FDRE                                         r  display/Count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.419     5.712 f  display/Count_reg[17]/Q
                         net (fo=30, routed)          1.332     7.044    display/Q[0]
    SLICE_X3Y125         LUT6 (Prop_lut6_I0_O)        0.299     7.343 r  display/Seg_OBUF[5]_inst_i_8/O
                         net (fo=4, routed)           0.840     8.183    SPI_acceler2/Seg_OBUF[5]_inst_i_1_0
    SLICE_X3Y123         LUT5 (Prop_lut5_I0_O)        0.118     8.301 r  SPI_acceler2/Seg_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.436     8.738    SPI_acceler2/Seg_OBUF[0]_inst_i_2_n_0
    SLICE_X3Y123         LUT5 (Prop_lut5_I0_O)        0.326     9.064 r  SPI_acceler2/Seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.337    13.401    Seg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    16.978 r  Seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.978    Seg[0]
    T10                                                               r  Seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/Count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.534ns  (logic 4.754ns (41.220%)  route 6.780ns (58.780%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.691     5.293    display/Clk_IBUF_BUFG
    SLICE_X0Y123         FDRE                                         r  display/Count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.419     5.712 r  display/Count_reg[19]/Q
                         net (fo=21, routed)          1.240     6.952    display/Q[2]
    SLICE_X4Y122         LUT3 (Prop_lut3_I0_O)        0.324     7.276 r  display/Seg_OBUF[4]_inst_i_5/O
                         net (fo=2, routed)           0.682     7.958    SPI_acceler2/Seg_OBUF[4]_inst_i_1_0
    SLICE_X4Y122         LUT5 (Prop_lut5_I1_O)        0.332     8.290 r  SPI_acceler2/Seg_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.669     8.959    SPI_acceler2/Seg_OBUF[1]_inst_i_4_n_0
    SLICE_X4Y122         LUT6 (Prop_lut6_I2_O)        0.124     9.083 r  SPI_acceler2/Seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.189    13.272    Seg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    16.828 r  Seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.828    Seg[1]
    R10                                                               r  Seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPI_acceler2/y_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.359ns  (logic 4.619ns (40.662%)  route 6.740ns (59.338%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.688     5.290    SPI_acceler2/Clk_IBUF_BUFG
    SLICE_X5Y124         FDCE                                         r  SPI_acceler2/y_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDCE (Prop_fdce_C_Q)         0.456     5.746 r  SPI_acceler2/y_data_reg[3]/Q
                         net (fo=8, routed)           1.228     6.975    SPI_acceler2/y_data[3]
    SLICE_X4Y123         LUT3 (Prop_lut3_I2_O)        0.124     7.099 f  SPI_acceler2/Seg_OBUF[5]_inst_i_6/O
                         net (fo=1, routed)           0.814     7.913    display/Seg_OBUF[0]_inst_i_1
    SLICE_X3Y122         LUT5 (Prop_lut5_I0_O)        0.152     8.065 r  display/Seg_OBUF[5]_inst_i_3/O
                         net (fo=4, routed)           0.873     8.938    SPI_acceler2/Seg[3]
    SLICE_X3Y124         LUT6 (Prop_lut6_I1_O)        0.326     9.264 r  SPI_acceler2/Seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.825    13.088    Seg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    16.649 r  Seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.649    Seg[5]
    T11                                                               r  Seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/Count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.878ns  (logic 4.963ns (45.618%)  route 5.916ns (54.382%))
  Logic Levels:           4  (LUT3=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.691     5.293    display/Clk_IBUF_BUFG
    SLICE_X0Y123         FDRE                                         r  display/Count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.419     5.712 r  display/Count_reg[19]/Q
                         net (fo=21, routed)          1.240     6.952    display/Q[2]
    SLICE_X4Y122         LUT3 (Prop_lut3_I0_O)        0.324     7.276 r  display/Seg_OBUF[4]_inst_i_5/O
                         net (fo=2, routed)           0.682     7.958    SPI_acceler2/Seg_OBUF[4]_inst_i_1_0
    SLICE_X4Y122         LUT5 (Prop_lut5_I0_O)        0.360     8.318 r  SPI_acceler2/Seg_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.436     8.755    SPI_acceler2/Seg_OBUF[4]_inst_i_4_n_0
    SLICE_X4Y122         LUT5 (Prop_lut5_I3_O)        0.326     9.081 r  SPI_acceler2/Seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.557    12.638    Seg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    16.172 r  Seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.172    Seg[4]
    P15                                                               r  Seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/Count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.916ns  (logic 4.233ns (42.682%)  route 5.684ns (57.318%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.691     5.293    display/Clk_IBUF_BUFG
    SLICE_X0Y123         FDRE                                         r  display/Count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.419     5.712 f  display/Count_reg[19]/Q
                         net (fo=21, routed)          1.240     6.952    display/Q[2]
    SLICE_X4Y122         LUT3 (Prop_lut3_I2_O)        0.296     7.248 r  display/An_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.444    11.692    An_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    15.210 r  An_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.210    An[6]
    K2                                                                r  An[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/Count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.769ns  (logic 4.292ns (43.937%)  route 5.477ns (56.063%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.691     5.293    display/Clk_IBUF_BUFG
    SLICE_X0Y123         FDRE                                         r  display/Count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.419     5.712 r  display/Count_reg[17]/Q
                         net (fo=30, routed)          1.504     7.217    display/Q[0]
    SLICE_X0Y119         LUT3 (Prop_lut3_I2_O)        0.299     7.516 r  display/An_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.973    11.488    An_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    15.063 r  An_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.063    An[2]
    T9                                                                r  An[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/Count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.561ns  (logic 4.459ns (46.638%)  route 5.102ns (53.362%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.691     5.293    display/Clk_IBUF_BUFG
    SLICE_X0Y123         FDRE                                         r  display/Count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.419     5.712 f  display/Count_reg[17]/Q
                         net (fo=30, routed)          1.332     7.044    display/Q[0]
    SLICE_X3Y125         LUT6 (Prop_lut6_I0_O)        0.299     7.343 r  display/Seg_OBUF[5]_inst_i_8/O
                         net (fo=4, routed)           0.840     8.183    SPI_acceler2/Seg_OBUF[5]_inst_i_1_0
    SLICE_X3Y123         LUT5 (Prop_lut5_I1_O)        0.124     8.307 r  SPI_acceler2/Seg_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.443     8.751    SPI_acceler2/Seg_OBUF[2]_inst_i_4_n_0
    SLICE_X4Y123         LUT6 (Prop_lut6_I2_O)        0.124     8.875 r  SPI_acceler2/Seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.486    11.361    Seg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    14.854 r  Seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.854    Seg[2]
    K16                                                               r  Seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPI_acceler2/y_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.385ns  (logic 4.608ns (49.102%)  route 4.777ns (50.898%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.688     5.290    SPI_acceler2/Clk_IBUF_BUFG
    SLICE_X5Y124         FDCE                                         r  SPI_acceler2/y_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDCE (Prop_fdce_C_Q)         0.456     5.746 r  SPI_acceler2/y_data_reg[3]/Q
                         net (fo=8, routed)           1.228     6.975    SPI_acceler2/y_data[3]
    SLICE_X4Y123         LUT3 (Prop_lut3_I2_O)        0.124     7.099 f  SPI_acceler2/Seg_OBUF[5]_inst_i_6/O
                         net (fo=1, routed)           0.814     7.913    display/Seg_OBUF[0]_inst_i_1
    SLICE_X3Y122         LUT5 (Prop_lut5_I0_O)        0.152     8.065 r  display/Seg_OBUF[5]_inst_i_3/O
                         net (fo=4, routed)           0.786     8.851    SPI_acceler2/Seg[3]
    SLICE_X3Y125         LUT6 (Prop_lut6_I1_O)        0.326     9.177 r  SPI_acceler2/Seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.948    11.125    Seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    14.675 r  Seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.675    Seg[3]
    K13                                                               r  Seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/Count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.069ns  (logic 4.615ns (50.893%)  route 4.453ns (49.107%))
  Logic Levels:           3  (LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.691     5.293    display/Clk_IBUF_BUFG
    SLICE_X0Y123         FDRE                                         r  display/Count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.419     5.712 r  display/Count_reg[17]/Q
                         net (fo=30, routed)          1.044     6.757    SPI_acceler2/Q[0]
    SLICE_X4Y124         LUT5 (Prop_lut5_I0_O)        0.327     7.084 r  SPI_acceler2/Seg_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.575     7.659    SPI_acceler2/Seg_OBUF[6]_inst_i_4_n_0
    SLICE_X3Y122         LUT5 (Prop_lut5_I4_O)        0.332     7.991 r  SPI_acceler2/Seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.834    10.825    Seg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    14.362 r  Seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.362    Seg[6]
    L18                                                               r  Seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/Count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.863ns  (logic 4.503ns (50.805%)  route 4.360ns (49.195%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.691     5.293    display/Clk_IBUF_BUFG
    SLICE_X0Y123         FDRE                                         r  display/Count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.419     5.712 f  display/Count_reg[17]/Q
                         net (fo=30, routed)          1.501     7.213    display/Q[0]
    SLICE_X0Y119         LUT3 (Prop_lut3_I2_O)        0.329     7.542 r  display/An_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.859    10.401    An_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.755    14.156 r  An_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.156    An[5]
    T14                                                               r  An[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPI_acceler2/SPI_master1/SS_aux_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.703ns  (logic 1.380ns (81.035%)  route 0.323ns (18.965%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.585     1.504    SPI_acceler2/SPI_master1/Clk_IBUF_BUFG
    SLICE_X0Y125         FDPE                                         r  SPI_acceler2/SPI_master1/SS_aux_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDPE (Prop_fdpe_C_Q)         0.141     1.645 r  SPI_acceler2/SPI_master1/SS_aux_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.323     1.968    lopt
    D15                  OBUF (Prop_obuf_I_O)         1.239     3.207 r  SS_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.207    SS[0]
    D15                                                               r  SS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOSI_OBUFT_inst_i_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOSI
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.762ns  (logic 0.988ns (56.059%)  route 0.774ns (43.941%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.588     1.507    Clk_IBUF_BUFG
    SLICE_X2Y128         FDPE                                         r  MOSI_OBUFT_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDPE (Prop_fdpe_C_Q)         0.164     1.671 r  MOSI_OBUFT_inst_i_1/Q
                         net (fo=2, routed)           0.774     2.446    MOSI_TRI
    F14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.270 r  MOSI_OBUFT_inst/O
                         net (fo=0)                   0.000     3.270    MOSI
    F14                                                               r  MOSI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPI_acceler2/SPI_master1/SCLK_aux_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.837ns  (logic 1.370ns (74.574%)  route 0.467ns (25.426%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.586     1.505    SPI_acceler2/SPI_master1/Clk_IBUF_BUFG
    SLICE_X3Y126         FDRE                                         r  SPI_acceler2/SPI_master1/SCLK_aux_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y126         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  SPI_acceler2/SPI_master1/SCLK_aux_reg/Q
                         net (fo=2, routed)           0.467     2.113    SCLK_OBUF
    F15                  OBUF (Prop_obuf_I_O)         1.229     3.342 r  SCLK_OBUF_inst/O
                         net (fo=0)                   0.000     3.342    SCLK
    F15                                                               r  SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPI_acceler2/x_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sign
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.426ns (68.877%)  route 0.644ns (31.123%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.585     1.504    SPI_acceler2/Clk_IBUF_BUFG
    SLICE_X4Y123         FDCE                                         r  SPI_acceler2/x_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y123         FDCE (Prop_fdce_C_Q)         0.141     1.645 f  SPI_acceler2/x_data_reg[4]/Q
                         net (fo=1, routed)           0.139     1.784    SPI_acceler2/x_data[4]
    SLICE_X5Y123         LUT6 (Prop_lut6_I0_O)        0.045     1.829 r  SPI_acceler2/sign_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.505     2.335    sign_OBUF
    H15                  OBUF (Prop_obuf_I_O)         1.240     3.574 r  sign_OBUF_inst/O
                         net (fo=0)                   0.000     3.574    sign
    H15                                                               r  sign (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPI_acceler2/z_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.152ns  (logic 1.482ns (68.848%)  route 0.671ns (31.152%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.584     1.503    SPI_acceler2/Clk_IBUF_BUFG
    SLICE_X5Y125         FDCE                                         r  SPI_acceler2/z_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDCE (Prop_fdce_C_Q)         0.141     1.644 r  SPI_acceler2/z_data_reg[3]/Q
                         net (fo=7, routed)           0.081     1.725    SPI_acceler2/z_data[3]
    SLICE_X4Y125         LUT5 (Prop_lut5_I2_O)        0.045     1.770 f  SPI_acceler2/Seg_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.110     1.881    SPI_acceler2/Seg_OBUF[3]_inst_i_3_n_0
    SLICE_X3Y125         LUT6 (Prop_lut6_I4_O)        0.045     1.926 r  SPI_acceler2/Seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.479     2.405    Seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     3.656 r  Seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.656    Seg[3]
    K13                                                               r  Seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/Count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.323ns  (logic 1.506ns (64.814%)  route 0.817ns (35.186%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.586     1.505    display/Clk_IBUF_BUFG
    SLICE_X0Y123         FDRE                                         r  display/Count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.141     1.646 f  display/Count_reg[18]/Q
                         net (fo=24, routed)          0.329     1.976    display/Q[1]
    SLICE_X0Y119         LUT3 (Prop_lut3_I2_O)        0.045     2.021 r  display/An_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.488     2.509    An_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.320     3.829 r  An_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.829    An[3]
    J14                                                               r  An[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/Count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.357ns  (logic 1.380ns (58.552%)  route 0.977ns (41.448%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.586     1.505    display/Clk_IBUF_BUFG
    SLICE_X0Y123         FDRE                                         r  display/Count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.141     1.646 f  display/Count_reg[18]/Q
                         net (fo=24, routed)          0.309     1.955    SPI_acceler2/Q[1]
    SLICE_X4Y123         LUT6 (Prop_lut6_I5_O)        0.045     2.000 r  SPI_acceler2/Seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.668     2.669    Seg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.863 r  Seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.863    Seg[2]
    K16                                                               r  Seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/Count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.464ns  (logic 1.463ns (59.388%)  route 1.001ns (40.612%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.586     1.505    display/Clk_IBUF_BUFG
    SLICE_X0Y123         FDRE                                         r  display/Count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.128     1.633 f  display/Count_reg[17]/Q
                         net (fo=30, routed)          0.423     2.057    display/Q[0]
    SLICE_X0Y119         LUT3 (Prop_lut3_I2_O)        0.099     2.156 r  display/An_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.577     2.733    An_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.970 r  An_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.970    An[1]
    J18                                                               r  An[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/Count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.527ns  (logic 1.526ns (60.394%)  route 1.001ns (39.606%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.586     1.505    display/Clk_IBUF_BUFG
    SLICE_X0Y123         FDRE                                         r  display/Count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.128     1.633 r  display/Count_reg[17]/Q
                         net (fo=30, routed)          0.423     2.057    display/Q[0]
    SLICE_X0Y119         LUT3 (Prop_lut3_I0_O)        0.100     2.157 r  display/An_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.578     2.734    An_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.298     4.033 r  An_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.033    An[0]
    J17                                                               r  An[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPI_acceler2/x_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.575ns  (logic 1.469ns (57.052%)  route 1.106ns (42.948%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.585     1.504    SPI_acceler2/Clk_IBUF_BUFG
    SLICE_X4Y123         FDCE                                         r  SPI_acceler2/x_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y123         FDCE (Prop_fdce_C_Q)         0.141     1.645 r  SPI_acceler2/x_data_reg[3]/Q
                         net (fo=9, routed)           0.228     1.873    SPI_acceler2/x_data_reg[3]_0[2]
    SLICE_X3Y122         LUT6 (Prop_lut6_I3_O)        0.045     1.918 r  SPI_acceler2/Seg_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.049     1.967    SPI_acceler2/Seg_OBUF[6]_inst_i_2_n_0
    SLICE_X3Y122         LUT5 (Prop_lut5_I0_O)        0.045     2.012 r  SPI_acceler2/Seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.830     2.841    Seg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     4.080 r  Seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.080    Seg[6]
    L18                                                               r  Seg[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           195 Endpoints
Min Delay           195 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            SPI_acceler2/cnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.875ns  (logic 1.602ns (27.259%)  route 4.274ns (72.741%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  Rst_IBUF_inst/O
                         net (fo=18, routed)          2.865     4.343    SPI_acceler2/SPI_master1/Rst_IBUF
    SLICE_X6Y127         LUT5 (Prop_lut5_I1_O)        0.124     4.467 r  SPI_acceler2/SPI_master1/cnt[31]_i_1/O
                         net (fo=32, routed)          1.409     5.875    SPI_acceler2/cnt0
    SLICE_X11Y124        FDRE                                         r  SPI_acceler2/cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.494     4.916    SPI_acceler2/Clk_IBUF_BUFG
    SLICE_X11Y124        FDRE                                         r  SPI_acceler2/cnt_reg[11]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            SPI_acceler2/cnt_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.875ns  (logic 1.602ns (27.259%)  route 4.274ns (72.741%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  Rst_IBUF_inst/O
                         net (fo=18, routed)          2.865     4.343    SPI_acceler2/SPI_master1/Rst_IBUF
    SLICE_X6Y127         LUT5 (Prop_lut5_I1_O)        0.124     4.467 r  SPI_acceler2/SPI_master1/cnt[31]_i_1/O
                         net (fo=32, routed)          1.409     5.875    SPI_acceler2/cnt0
    SLICE_X11Y124        FDRE                                         r  SPI_acceler2/cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.494     4.916    SPI_acceler2/Clk_IBUF_BUFG
    SLICE_X11Y124        FDRE                                         r  SPI_acceler2/cnt_reg[12]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            SPI_acceler2/cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.875ns  (logic 1.602ns (27.259%)  route 4.274ns (72.741%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  Rst_IBUF_inst/O
                         net (fo=18, routed)          2.865     4.343    SPI_acceler2/SPI_master1/Rst_IBUF
    SLICE_X6Y127         LUT5 (Prop_lut5_I1_O)        0.124     4.467 r  SPI_acceler2/SPI_master1/cnt[31]_i_1/O
                         net (fo=32, routed)          1.409     5.875    SPI_acceler2/cnt0
    SLICE_X11Y124        FDRE                                         r  SPI_acceler2/cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.494     4.916    SPI_acceler2/Clk_IBUF_BUFG
    SLICE_X11Y124        FDRE                                         r  SPI_acceler2/cnt_reg[7]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            SPI_acceler2/cnt_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.875ns  (logic 1.602ns (27.259%)  route 4.274ns (72.741%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  Rst_IBUF_inst/O
                         net (fo=18, routed)          2.865     4.343    SPI_acceler2/SPI_master1/Rst_IBUF
    SLICE_X6Y127         LUT5 (Prop_lut5_I1_O)        0.124     4.467 r  SPI_acceler2/SPI_master1/cnt[31]_i_1/O
                         net (fo=32, routed)          1.409     5.875    SPI_acceler2/cnt0
    SLICE_X11Y124        FDRE                                         r  SPI_acceler2/cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.494     4.916    SPI_acceler2/Clk_IBUF_BUFG
    SLICE_X11Y124        FDRE                                         r  SPI_acceler2/cnt_reg[8]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            SPI_acceler2/cnt_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.811ns  (logic 1.602ns (27.561%)  route 4.209ns (72.439%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  Rst_IBUF_inst/O
                         net (fo=18, routed)          2.865     4.343    SPI_acceler2/SPI_master1/Rst_IBUF
    SLICE_X6Y127         LUT5 (Prop_lut5_I1_O)        0.124     4.467 r  SPI_acceler2/SPI_master1/cnt[31]_i_1/O
                         net (fo=32, routed)          1.344     5.811    SPI_acceler2/cnt0
    SLICE_X11Y127        FDRE                                         r  SPI_acceler2/cnt_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.497     4.919    SPI_acceler2/Clk_IBUF_BUFG
    SLICE_X11Y127        FDRE                                         r  SPI_acceler2/cnt_reg[19]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            SPI_acceler2/cnt_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.811ns  (logic 1.602ns (27.561%)  route 4.209ns (72.439%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  Rst_IBUF_inst/O
                         net (fo=18, routed)          2.865     4.343    SPI_acceler2/SPI_master1/Rst_IBUF
    SLICE_X6Y127         LUT5 (Prop_lut5_I1_O)        0.124     4.467 r  SPI_acceler2/SPI_master1/cnt[31]_i_1/O
                         net (fo=32, routed)          1.344     5.811    SPI_acceler2/cnt0
    SLICE_X11Y127        FDRE                                         r  SPI_acceler2/cnt_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.497     4.919    SPI_acceler2/Clk_IBUF_BUFG
    SLICE_X11Y127        FDRE                                         r  SPI_acceler2/cnt_reg[21]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            SPI_acceler2/cnt_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.811ns  (logic 1.602ns (27.561%)  route 4.209ns (72.439%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  Rst_IBUF_inst/O
                         net (fo=18, routed)          2.865     4.343    SPI_acceler2/SPI_master1/Rst_IBUF
    SLICE_X6Y127         LUT5 (Prop_lut5_I1_O)        0.124     4.467 r  SPI_acceler2/SPI_master1/cnt[31]_i_1/O
                         net (fo=32, routed)          1.344     5.811    SPI_acceler2/cnt0
    SLICE_X11Y127        FDRE                                         r  SPI_acceler2/cnt_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.497     4.919    SPI_acceler2/Clk_IBUF_BUFG
    SLICE_X11Y127        FDRE                                         r  SPI_acceler2/cnt_reg[22]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            SPI_acceler2/cnt_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.811ns  (logic 1.602ns (27.561%)  route 4.209ns (72.439%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  Rst_IBUF_inst/O
                         net (fo=18, routed)          2.865     4.343    SPI_acceler2/SPI_master1/Rst_IBUF
    SLICE_X6Y127         LUT5 (Prop_lut5_I1_O)        0.124     4.467 r  SPI_acceler2/SPI_master1/cnt[31]_i_1/O
                         net (fo=32, routed)          1.344     5.811    SPI_acceler2/cnt0
    SLICE_X10Y127        FDRE                                         r  SPI_acceler2/cnt_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.497     4.919    SPI_acceler2/Clk_IBUF_BUFG
    SLICE_X10Y127        FDRE                                         r  SPI_acceler2/cnt_reg[23]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            SPI_acceler2/spi_tx_data_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.790ns  (logic 1.631ns (28.160%)  route 4.160ns (71.840%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  Rst_IBUF_inst/O
                         net (fo=18, routed)          2.237     3.714    SPI_acceler2/SPI_master1/Rst_IBUF
    SLICE_X2Y125         LUT1 (Prop_lut1_I0_O)        0.153     3.867 f  SPI_acceler2/SPI_master1/state_i_2/O
                         net (fo=56, routed)          1.923     5.790    SPI_acceler2/AR[0]
    SLICE_X4Y127         FDCE                                         f  SPI_acceler2/spi_tx_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.573     4.995    SPI_acceler2/Clk_IBUF_BUFG
    SLICE_X4Y127         FDCE                                         r  SPI_acceler2/spi_tx_data_reg[2]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            SPI_acceler2/spi_tx_data_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.786ns  (logic 1.631ns (28.181%)  route 4.156ns (71.819%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  Rst_IBUF_inst/O
                         net (fo=18, routed)          2.237     3.714    SPI_acceler2/SPI_master1/Rst_IBUF
    SLICE_X2Y125         LUT1 (Prop_lut1_I0_O)        0.153     3.867 f  SPI_acceler2/SPI_master1/state_i_2/O
                         net (fo=56, routed)          1.919     5.786    SPI_acceler2/AR[0]
    SLICE_X5Y127         FDCE                                         f  SPI_acceler2/spi_tx_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.573     4.995    SPI_acceler2/Clk_IBUF_BUFG
    SLICE_X5Y127         FDCE                                         r  SPI_acceler2/spi_tx_data_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MISO
                            (input port)
  Destination:            SPI_acceler2/SPI_master1/rx_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.709ns  (logic 0.247ns (34.927%)  route 0.461ns (65.073%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E15                                               0.000     0.000 r  MISO (IN)
                         net (fo=0)                   0.000     0.000    MISO
    E15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  MISO_IBUF_inst/O
                         net (fo=1, routed)           0.461     0.709    SPI_acceler2/SPI_master1/rx_buffer_reg[0]_0[0]
    SLICE_X0Y127         FDRE                                         r  SPI_acceler2/SPI_master1/rx_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.858     2.023    SPI_acceler2/SPI_master1/Clk_IBUF_BUFG
    SLICE_X0Y127         FDRE                                         r  SPI_acceler2/SPI_master1/rx_buffer_reg[0]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            SPI_acceler2/SPI_master1/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.005ns  (logic 0.290ns (28.897%)  route 0.715ns (71.103%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  Rst_IBUF_inst/O
                         net (fo=18, routed)          0.715     0.960    SPI_acceler2/SPI_master1/Rst_IBUF
    SLICE_X3Y124         LUT5 (Prop_lut5_I1_O)        0.045     1.005 r  SPI_acceler2/SPI_master1/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.005    SPI_acceler2/SPI_master1/count[0]_i_1_n_0
    SLICE_X3Y124         FDRE                                         r  SPI_acceler2/SPI_master1/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.855     2.020    SPI_acceler2/SPI_master1/Clk_IBUF_BUFG
    SLICE_X3Y124         FDRE                                         r  SPI_acceler2/SPI_master1/count_reg[0]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            SPI_acceler2/SPI_master1/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.020ns  (logic 0.290ns (28.465%)  route 0.730ns (71.535%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  Rst_IBUF_inst/O
                         net (fo=18, routed)          0.730     0.975    SPI_acceler2/SPI_master1/Rst_IBUF
    SLICE_X3Y124         LUT6 (Prop_lut6_I2_O)        0.045     1.020 r  SPI_acceler2/SPI_master1/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.020    SPI_acceler2/SPI_master1/count[1]_i_1_n_0
    SLICE_X3Y124         FDRE                                         r  SPI_acceler2/SPI_master1/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.855     2.020    SPI_acceler2/SPI_master1/Clk_IBUF_BUFG
    SLICE_X3Y124         FDRE                                         r  SPI_acceler2/SPI_master1/count_reg[1]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            SPI_acceler2/SPI_master1/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.090ns  (logic 0.290ns (26.644%)  route 0.800ns (73.356%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  Rst_IBUF_inst/O
                         net (fo=18, routed)          0.800     1.045    SPI_acceler2/SPI_master1/Rst_IBUF
    SLICE_X3Y124         LUT6 (Prop_lut6_I2_O)        0.045     1.090 r  SPI_acceler2/SPI_master1/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.090    SPI_acceler2/SPI_master1/count[2]_i_1_n_0
    SLICE_X3Y124         FDRE                                         r  SPI_acceler2/SPI_master1/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.855     2.020    SPI_acceler2/SPI_master1/Clk_IBUF_BUFG
    SLICE_X3Y124         FDRE                                         r  SPI_acceler2/SPI_master1/count_reg[2]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            SPI_acceler2/SPI_master1/continue_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.278ns  (logic 0.290ns (22.731%)  route 0.987ns (77.269%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  Rst_IBUF_inst/O
                         net (fo=18, routed)          0.987     1.233    SPI_acceler2/SPI_master1/Rst_IBUF
    SLICE_X4Y126         LUT5 (Prop_lut5_I4_O)        0.045     1.278 r  SPI_acceler2/SPI_master1/continue_i_1/O
                         net (fo=1, routed)           0.000     1.278    SPI_acceler2/SPI_master1/continue_i_1_n_0
    SLICE_X4Y126         FDRE                                         r  SPI_acceler2/SPI_master1/continue_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.852     2.018    SPI_acceler2/SPI_master1/Clk_IBUF_BUFG
    SLICE_X4Y126         FDRE                                         r  SPI_acceler2/SPI_master1/continue_reg/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            SPI_acceler2/SPI_master1/assert_data_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.287ns  (logic 0.290ns (22.568%)  route 0.997ns (77.432%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  Rst_IBUF_inst/O
                         net (fo=18, routed)          0.997     1.242    SPI_acceler2/SPI_master1/Rst_IBUF
    SLICE_X4Y126         LUT5 (Prop_lut5_I1_O)        0.045     1.287 r  SPI_acceler2/SPI_master1/assert_data_i_1/O
                         net (fo=1, routed)           0.000     1.287    SPI_acceler2/SPI_master1/assert_data_i_1_n_0
    SLICE_X4Y126         FDRE                                         r  SPI_acceler2/SPI_master1/assert_data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.852     2.018    SPI_acceler2/SPI_master1/Clk_IBUF_BUFG
    SLICE_X4Y126         FDRE                                         r  SPI_acceler2/SPI_master1/assert_data_reg/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            SPI_acceler2/SPI_master1/rx_buffer_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.316ns  (logic 0.290ns (22.071%)  route 1.026ns (77.929%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  Rst_IBUF_inst/O
                         net (fo=18, routed)          0.913     1.158    SPI_acceler2/SPI_master1/Rst_IBUF
    SLICE_X3Y126         LUT6 (Prop_lut6_I3_O)        0.045     1.203 r  SPI_acceler2/SPI_master1/rx_buffer[3]_i_1/O
                         net (fo=5, routed)           0.113     1.316    SPI_acceler2/SPI_master1/rx_buffer0
    SLICE_X0Y126         FDRE                                         r  SPI_acceler2/SPI_master1/rx_buffer_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.855     2.021    SPI_acceler2/SPI_master1/Clk_IBUF_BUFG
    SLICE_X0Y126         FDRE                                         r  SPI_acceler2/SPI_master1/rx_buffer_reg[2]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            SPI_acceler2/SPI_master1/rx_buffer_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.316ns  (logic 0.290ns (22.071%)  route 1.026ns (77.929%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  Rst_IBUF_inst/O
                         net (fo=18, routed)          0.913     1.158    SPI_acceler2/SPI_master1/Rst_IBUF
    SLICE_X3Y126         LUT6 (Prop_lut6_I3_O)        0.045     1.203 r  SPI_acceler2/SPI_master1/rx_buffer[3]_i_1/O
                         net (fo=5, routed)           0.113     1.316    SPI_acceler2/SPI_master1/rx_buffer0
    SLICE_X0Y126         FDRE                                         r  SPI_acceler2/SPI_master1/rx_buffer_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.855     2.021    SPI_acceler2/SPI_master1/Clk_IBUF_BUFG
    SLICE_X0Y126         FDRE                                         r  SPI_acceler2/SPI_master1/rx_buffer_reg[3]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            SPI_acceler2/SPI_master1/rx_buffer_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.317ns  (logic 0.290ns (22.051%)  route 1.027ns (77.949%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  Rst_IBUF_inst/O
                         net (fo=18, routed)          0.913     1.158    SPI_acceler2/SPI_master1/Rst_IBUF
    SLICE_X3Y126         LUT6 (Prop_lut6_I3_O)        0.045     1.203 r  SPI_acceler2/SPI_master1/rx_buffer[3]_i_1/O
                         net (fo=5, routed)           0.114     1.317    SPI_acceler2/SPI_master1/rx_buffer0
    SLICE_X0Y127         FDRE                                         r  SPI_acceler2/SPI_master1/rx_buffer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.858     2.023    SPI_acceler2/SPI_master1/Clk_IBUF_BUFG
    SLICE_X0Y127         FDRE                                         r  SPI_acceler2/SPI_master1/rx_buffer_reg[0]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            SPI_acceler2/SPI_master1/rx_buffer_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.317ns  (logic 0.290ns (22.051%)  route 1.027ns (77.949%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  Rst_IBUF_inst/O
                         net (fo=18, routed)          0.913     1.158    SPI_acceler2/SPI_master1/Rst_IBUF
    SLICE_X3Y126         LUT6 (Prop_lut6_I3_O)        0.045     1.203 r  SPI_acceler2/SPI_master1/rx_buffer[3]_i_1/O
                         net (fo=5, routed)           0.114     1.317    SPI_acceler2/SPI_master1/rx_buffer0
    SLICE_X0Y127         FDRE                                         r  SPI_acceler2/SPI_master1/rx_buffer_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.858     2.023    SPI_acceler2/SPI_master1/Clk_IBUF_BUFG
    SLICE_X0Y127         FDRE                                         r  SPI_acceler2/SPI_master1/rx_buffer_reg[1]/C





