================================================================================ 
Commit: c5dd2c69135f1532fd237b3d1f477d500e06cdc6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 12 13:30:04 2024 +0530 
-------------------------------------------------------------------------------- 
Added Doxygen folder and License file for ARL-S 4334_93 label.

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/Readme.md
ClientOneSiliconPkg/SiPkg.dec
Doxygen/BoardApi.chm
Doxygen/FspApi.chm
Doxygen/MeteorLake_FSP_Integration_Guide.chm
Doxygen/MeteorLake_FSP_Integration_Guide.pdf
Doxygen/PlatApi.chm
Doxygen/SiPkgApi.chm
LICENSE.txt
MeteorLakeBoardPkg/CapsuleUpdateConfig/.gitignore
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleGenerate/Ucode/.gitignore

================================================================================ 
Commit: 9da01cb1418854dadc1439a0698257727b1f7a51 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 12 13:25:49 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_4334_93

Hsd-es-id: N/A"
Original commit date: Wed Sep 11 08:36:06 2024 -0700
Original commit hash: 9ad017dae232ce3441f3861614f52ad6cca4497f

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 457cf9ecddc64be21e6fa69b4d54dfd877fed8a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 12 13:25:47 2024 +0530 
-------------------------------------------------------------------------------- 
SUT hang with BrownBear Card Connected

[Issue Description]
SUT Getting Hung at 10AD PC With
BrownBear Card Connected

[Resolution]
Remove referring to "ITBT Root Port" BIOS
knob to determine resources assignment.

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
ARL

Hsd-es-id: 16025483231
Original commit date: Wed Sep 11 06:56:27 2024 -0700
Change-Id: I235bc2853097fdcfedab02dcd709984f68e2f61c
Original commit hash: 52896091d73330ae8a5d53f1df683c1ed6909fdf

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.c
MeteorLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlugHelpersS.c
MeteorLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlugS.c

================================================================================ 
Commit: ce26807705fd1ab955f222f74fbc17f13a4a752d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 12 13:25:45 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_4334_92

Hsd-es-id: N/A"
Original commit date: Tue Sep 10 21:50:30 2024 -0700
Original commit hash: ea7eeba6036dbefe5d935fe8161d6efcaebcae2e

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 79d38d0d918cd882a5b8a6665bce761a5912002e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 12 13:25:43 2024 +0530 
-------------------------------------------------------------------------------- 
PCIe Port 15 and 16 cannot train up Gen3 and Gen4.

[Issue Description]
Customer spotted an issue, that Ports 15 and 16
are unable to train to Gen3 and above speeds.
It was root caused to incorrect access to equalization
registers, and miss in port of change from
previous projects.

[Resolution]
This change adds adaptation of missed port of PR
(c943f959aa16f33250c4374434ba0ab8cfc6edbe),
and corrects access to equalization registers
to reflect Pci Config Space, rather than Private
Config Space.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL.

Hsd-es-id: 18039951182
Original commit date: Mon Sep 9 09:06:57 2024 +0200
Change-Id: I28bf97a689e8b6fe6548114b56d1889382cd5b2c
Original commit hash: 7ef79dc44e0757c68d7f036f12c46d418756bb2a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipEqLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 0c2c0db8235b13beafee5149efafb77f80ac1970 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 12 13:25:40 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_4334_91

Hsd-es-id: N/A"
Original commit date: Fri Sep 6 09:21:25 2024 -0700
Original commit hash: 00cd572287680b02f1e5ab1059fbdbde76d09aac

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b390fa198ca4bf2e71fcd58d9caef0547bc43168 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 12 13:25:38 2024 +0530 
-------------------------------------------------------------------------------- 
[OC] Remove setup option for DLVR Mode

[Feature Description]
Remove setup option for DLVR Mode

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
S

Hsd-es-id: 14023285265
Original commit date: Mon Aug 26 23:04:18 2024 -0700
Change-Id: If231cd807d56cfb7f657b60dede78b8f14e2cb9d
Original commit hash: 437dfa8b691480331d33bbb649d15cafccdb3ff0

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Setup/OverClockSetup.hfr

================================================================================ 
Commit: c5af10ffd5ba60172299ce96fce0128db835f8d3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 12 13:25:35 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_4334_90

Hsd-es-id: N/A"
Original commit date: Thu Sep 5 11:59:54 2024 -0700
Original commit hash: b5b4d11286282aa9693ef69b88bda4ba37293a33

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a502c049af6b5ac51adbdbf3a8711d8657820fa6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 12 13:25:33 2024 +0530 
-------------------------------------------------------------------------------- 
Incorrect access method for STRPFUSECFG.

[Issue Description]
An error occurs, trying to access
device on Lane 15 and 16.

[Resolution]
This issue has been debugged to incorrect access
method for STRPFUSECFG register, resulting in
fail during readout. This change
corrects access method.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL.

Hsd-es-id: 14023369429
Original commit date: Tue Sep 3 10:05:23 2024 +0200
Change-Id: I7fee4022298dfee0ad75c38a0eb9859aa14c4d0f
Original commit hash: 7bdf5c23febc98e1977149003835ae90e53c7b8c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 2dbfd391a8a76e0b510996912d19b53b5151813e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 12 13:25:30 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_4334_89

Hsd-es-id: N/A"
Original commit date: Thu Sep 5 07:45:25 2024 -0700
Original commit hash: 17c42a75676aacac774f209b3c02e8b474101543

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4bebd717dbd0803d3032cf22b7e8f39e859bab15 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 12 13:25:28 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.6.52

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Thu Sep 5 16:35:15 2024 +0800
Change-Id: I4fe3bfd237d01bdeefbf6d823387f7e1dbab722c
Original commit hash: bf78dde30de08b0873b0c5e4e85cde938ae0b318

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2b52a3233ef06ecd6855e7d453d0b1b7a122e0a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 12 13:25:25 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5 | OC] Memory OC freq default at 6400 on ARL-HX

[Issue Description]
Unable to achieve Memory OC freq higher than 6400G4,
with OC enabled and XMP8000 profile selected.
This due to fmax is limited by board design freq check

[Resolution]
Skip MrcBoardDesignFreqCheck if OC is detected.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 15016731765
Original commit date: Wed Sep 4 09:16:51 2024 +0800
Change-Id: Idf6931b9719592358e89fd7d2a2606151fc58131
Original commit hash: 5aec9c1723ead964691c2a2dfb197762ee96fc35

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: a36c0dd65dd828e6f6cd6ff44bda9701f4aca4dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 12 13:25:23 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.6.51

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Thu Sep 5 16:34:57 2024 +0800
Change-Id: Ifaa5a25ef102a607ac4f5281144f7c97323c8ffe
Original commit hash: 537e2b84db7373b49f32621ef670a25a77cf680d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a5dedc8aacf805e0cf21e8dca80a3236b5676bf5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 12 13:25:20 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5 | OC] Disable MarginLimitCheck and RMC for OC

[Feature Description]
Disable MarginLimitCheck and RMC for OC

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 15016725059
Original commit date: Tue Sep 3 13:05:52 2024 +0800
Change-Id: I007d33c8642eb7df3911447136a59f73167ad2bf
Original commit hash: 15618da5b8096dfb999c7ba312893259e7248374

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 93561914c1f24348319012f8124234518ca0f05b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 12 13:25:17 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.6.50

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Sep 3 13:17:31 2024 +0800
Change-Id: Ie86a422c2d421202b62407902a942ab1dff1543f
Original commit hash: 262e471a2e7c4ec260980ccee21aba9b5a77cff9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 233a1963e44f8fe8a4c78b27c1fbb1d03b8f84f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 12 13:25:15 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL | DDR5] x16 devices to support DFE training

[Issue Description]
DFE training is disabled for x16 device, due to the Vendor
only outputs valid data on Lower DQ, but MRC reads both Lower DQ and
Upper DQ to determine if DFE is supported.

[Resolution]
Skip odd byte of MR111 when detects x16 for the vendor

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
ALL DDR5

Hsd-es-id: 15016678863
Original commit date: Thu Aug 22 21:27:25 2024 +0800
Change-Id: I94109406457d99be81b18446f7f1f29daccb3cd3
Original commit hash: 430fc15bd7326b4e6e4907256f35b95b0c07b2a1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 6d16f0e497087f9d30aea44d6bb8eb87ed90b932 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 12 13:25:12 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.6.49

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Sep 3 13:17:15 2024 +0800
Change-Id: I643dfea8ec509d75ade0aab3ab16be9673eaf988
Original commit hash: 4403a6540b067294355eacd62dfd402d253475ee

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2d843afd24e802647e011ab9746f94c4f15d88ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 12 13:25:09 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5] 3R Failure

[Feature Description]
1. Apply 2R2R Changes for 1R2R and 2R1R:
Set VrefPMCtrl and BiasPMCtrl to 0
Set ForceRxOn to 1
Disable Delay comp
Skip applying RxvrefTempOffset
Apply RxDqsDelayTempOffset
2. Update ODT table for A/M-Die 1R2R and 2R1R
RttWr:
UDIMM: 1R2R = 80 (DIMM0), 240 (DIMM1)
2R1R = 240 (DIMM0), 80 (DIMM1)
RttPark: 60
3. Update CAC ODT Table for 1R2R and 2R1R
1R2R: DIMM0 RttCa = 0
2R1R: DIMM1 RttCa = 0

Package/Module: ClientOneSiliconPkg/Ipblck/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 15016666826
Original commit date: Wed Aug 21 16:21:17 2024 +0800
Change-Id: I2b77d258ac0c6e071bda2d2bc74b15b8f48517f2
Original commit hash: 7b3a033eb06911cf0dcab57431edbe8a659dfdc8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c

================================================================================ 
Commit: 7a476bc7cac5377b908159179d22d6320ccf95e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 12 13:25:07 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.6.48

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Sep 3 13:17:01 2024 +0800
Change-Id: I5d6766c63bf13875c52955c02cb0e701c8c76fda
Original commit hash: ff79986d492d3321238e3e0e8f46f888f71c4c3c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3065554ff96ec0b14f502dac57713dbadc7d8430 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 12 13:25:04 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5] UPM limit update

[Feature Description]
Enable RMC and MarginLimitCheck for all except 6400 2R DIMM
Update UPM limit and separate the limit for 1DPC/2DPC

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 15016666836
Original commit date: Wed Aug 21 10:37:15 2024 +0800
Change-Id: I4e1a6ce4b3717ea6d20b0db0b2f652b2f5ba5889
Original commit hash: 2e26c86c7eef6788d4fec6f2d8e0600e01728183

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: c750bd3b9fc87a1f1f8773988bd71612047fd723 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 12 13:25:01 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.6.47

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Sep 3 13:16:45 2024 +0800
Change-Id: I57f7f90f1f05eb32e8e3c5f707895c7389ff2c25
Original commit hash: c93289138b64a906128e1553a124d880df485b87

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 288a6fe439329cf44142d125672e3cc7dd70e4f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 12 13:24:58 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL_H] UPM table limits update

[Feature Description]
Update the limits in the UPM table to make it easier to pass
cold and fast boot retrain margin checks.

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
H

Hsd-es-id: 22020230669
Original commit date: Thu Jun 27 13:31:33 2024 -0700
Change-Id: I8010aaeb50dd4fd9b0e5dea63f205931138899e3
Original commit hash: b34cd6e620de4b8cf0d5d338422e7eaa2d399bd1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: bf1a07846dc702ce3a97f2eb6cc1952f9da45cda 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 12 13:24:56 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.6.46

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Sep 3 13:16:27 2024 +0800
Change-Id: Ifc37e1dacdf1318f669bc958ef5a87ee8e005014
Original commit hash: b195ff10862c197957d9ffc0181f2c217eb1b276

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4b6ea9f7049a524f8e6e3bde592ebd399d990790 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 12 13:24:53 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL] New UPM & Aging limit tables fail with LPCAMM

[Feature Description]
(1) MRC must update UPM and aging limit tables to consider LPCAMM DIMM
type.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22020092716
Original commit date: Thu May 23 13:00:40 2024 -0700
Change-Id: Ia34a7847066ef3a07c325367d3f21d09328c69dc
Original commit hash: 3b39d3951d8682718da004741cd7910e7d94bc7e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 3b8c7ce8e4df6e9d5e69c1bbd74cc49ce9c402b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 12 13:24:51 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.6.45

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Sep 3 13:16:11 2024 +0800
Change-Id: Ife912240a0ea02734e156c72cf0bdc07143fe869
Original commit hash: 98781e418eab47fe51184609c210d205a76d1ea9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4e41c5a0a1d2f88e4729175f4e52ac541e1ce797 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 12 13:24:48 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL] CKD Control word is not programmed when DQPI Shift is 0

[Issue Description]
Programming of CkdShiftInCwSteps is in CkdShift check where
CKDShift could be 0 when CkdShiftInCwSteps is 1 due to PiToCkdScale

[Resolution]
Move programming of CkdShiftInCwSteps out of CkdShift check

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
ALL DDR5 with CKD

Hsd-es-id: 15016660659
Original commit date: Tue Aug 20 09:33:19 2024 +0800
Change-Id: I089a0fc8afc9b56dc6df76187a60be8b3747a309
Original commit hash: 3181491de81177a03b95487983fa755dd62b5bea

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: a3328b9d20e434f631c0f272f9ea9707b55c8100 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 12 13:24:45 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.6.44

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Sep 3 13:15:53 2024 +0800
Change-Id: I982b33a1914f532de970c5b78c811955ee227520
Original commit hash: a51394ed129afee4c1b0221506db82bff851a0ee

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f1b1cdb92ef231e0ebf1451aec16ea0891dafd2d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 12 13:24:43 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL | DDR5] 1DPC split rank not enabled for DDR5

[Issue Description]
By default the 1DPC split rank feature is disable when
the expectation that it should be enabled for ARL

[Resolution]
Edit default value to be enabled and if MTL detected, disabled option

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14023114394
Original commit date: Thu Aug 8 18:38:36 2024 -0700
Change-Id: I9a9b5960df9d6007e3edea92bbe9350c6201b9a5
Original commit hash: 94049a5b93595bd635d19dcb260ca2600793c683

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeSRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 7e8e416253a132433f15986209e544442804174c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 12 13:24:39 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.6.43

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Sep 3 13:15:33 2024 +0800
Change-Id: Idc1a9079327652d866d25aa9e92f6751c20bf021
Original commit hash: f3333488bcbd7c72183b3c6ccbb5ee7e080cf510

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2104883dee3b6f6414601d75907137ae0d17da8a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 12 13:24:37 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL] Round up TxVrefOverride value if not exactly an increment of 5

[Feature Description]
In case of a TxVrefOverride value which is not exactly an increment
of 5 but within valid range(350 to 975), MRC will still accept the
value and round up to the next valid VREF value for programming MR10.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14023165148
Original commit date: Tue Aug 13 15:08:32 2024 -0700
Change-Id: Ibaeaec9e5d3f07a31f296a4debafc07109ecc48b
Original commit hash: 09e1aea102219d7412718121a1951fa217157048

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: 49a091054d07d745dcd0dfd01431aeaf95ed23af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 12 13:24:34 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.6.42

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Sep 3 13:15:19 2024 +0800
Change-Id: I04f0ae6b5e8b3ce46df321ed035ccf57646bddd1
Original commit hash: 8e7b23af3d2b99fea23b5523f51dac68ed4c209d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0ba582ffc0e179c238c237b1709aff06b79409fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 12 13:24:30 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL ARL | DDR5 LP5] LP5 FAIL PC:DF38 Write Timing Centering 2D...

[Feature Description]
1) MRC must set a non-zero "VccSa Interpolated delta" value in SSKPD
before "PLL Lock" at "Qclk = 2100MHz", with a resolution of
"10mV per-bit".
2) MRC must define "VccSa Interpolated delta"
in "SSKPD[27:24]" bit fields.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14023185344
Original commit date: Fri Jul 26 16:45:33 2024 -0700
Change-Id: I911149d5c926bf6adc7315805851ec4f42df7819
Original commit hash: 7c17c62941e40996be62e09985612c9143501dcd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfigPrivate.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterStructMtl5xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcChipRouting.c

================================================================================ 
Commit: 602a5bcce27d43bf750b403649f5ad66f5ed2d0a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 12 13:24:27 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.6.41

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Sep 3 13:15:04 2024 +0800
Change-Id: Ifc3b2ced9d9c3f9764f6b89e6832cb6d3ff079e5
Original commit hash: 3186c3ab8bbc42f7ac5bc966471c7ad341441e10

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b3dd31a75d8fbd4430ded4eccdf70de68584464c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 12 13:24:21 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.6.40

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Sep 3 13:14:47 2024 +0800
Change-Id: I8d8c3af4b7f5f0400efb8c136703482749e9c574
Original commit hash: 461eb805060c3c8a542e2de2a9908a04fc0d34eb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4135009106bf00db963fe4f505d07dffacdc1b51 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 12 13:24:19 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL] Implement Override for initial DDR5 TxVref value

[Feature Description]
Implement Override for initial DDR5 TxVref value. TxVrefOverride shall
be (0=AUTO) and values from 350 to 975, in increments of 5. This will
represent a percentage (35% to 97.5%), where each increment
represents a change of 0.5%. When TxVrefOverride is 0=AUTO or not
valid range, MRC shall use the default TxVref value already
implemented.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14023090589
Original commit date: Thu Aug 8 12:12:31 2024 -0700
Change-Id: I4f5ccc0078fe9d47d4ed93b895b9f07e087d592d
Original commit hash: 98204d4924c4c62fb862b0351aa4d648649ad3b4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtInputs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 577ffadef4e3518ff3e4f5a6cbca6b3178bd27f2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 12 13:24:16 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.6.39

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Sep 3 13:14:25 2024 +0800
Change-Id: I38d35acc5234392068dabdcef0bec21449ccd022
Original commit hash: 4818d5bd8f36846ff871f5e82bec2cbebddf206c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fc668070ebadc0da782fc51801c92b8cfe01eab4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 12 13:24:14 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-H ARL-H | DDR5] The system occurs 3.2 beeps while mixed DIMMs...

[Issue Description]
When a DDR5 Mixed DIMM x16 vendor configuration includes specific vendor
MRC fails during Write Leveling training.

[Resolution]
During DDR5 Write Leveling training MRC detects specific vendor in the
mixed DIMM x16 configuration and applies a common value from the
lower and upper bytes to all DIMMs as when this common value should be
only applied to the specific vendor detected and not to the others in
the mixed DIMMs.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
DDR5

Hsd-es-id: 22020353137
Original commit date: Wed Aug 7 15:04:01 2024 -0700
Change-Id: I832a77c37322d944c97fef1226a39d78a80938f3
Original commit hash: 039e0c7782f1d4e4d7fafd904d1a0ec978b7d29e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: 76abaee01798bc089642755681482e499b85620f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 12 13:24:12 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.6.38

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Sep 3 13:14:08 2024 +0800
Change-Id: Ie8e3b8c8a1c11260be888d7e8cd700f732987284
Original commit hash: 4548ad31738e7ac458b8d6ce2d62798a8e820060

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ba932ffae79db0a4fa9424b81210ab098b73be2d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 12 13:24:10 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL][MTL][DDR5][LP5] "Refpi" training failing due to DLL lock loss...

[Feature Description]
MRC must perform "IoReset" before a DLL Reset to avoid an unlocked DLL.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14023114459
Original commit date: Thu Aug 8 18:09:57 2024 -0700
Change-Id: I55b4babdd06856eb8194047495337c03daf5ad34
Original commit hash: 595e39b78a812792cfdc610495f29317a0abd982

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 2a1eb7b4082edbcddc6e288eeedafebbd11cd98a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 12 13:24:08 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.6.37

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Sep 3 13:13:47 2024 +0800
Change-Id: I979a77939bf37742732146fa105a804ed6291c60
Original commit hash: 7966631bce7949fd0a616c9c062164fc123c9c4c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 90ce1b55aac2b7ed28ad553dc169b9c9a03113e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 12 13:24:06 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5] Max Frequency change in MRC for SAGV Disable

[Feature Description]
Utilize MrcBoardDesignFreqCheck to set MaxFreq to align FreqMax with
POR frequency when SAGV is disabled
1. Update UdimmSDaisy, SoDimmSDaisy, SoDimmHxTee based on POR FreqMax
2. Set BoardStackUp to Freq Limited
2. Set BoardTopology accordingly (0 - Daisy for LGA, 1 - Tee for BGA)

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl, MeteorLakeBoardPkg

[Impacted Platform]
S

Hsd-es-id: 15016587333
Original commit date: Wed Aug 7 15:28:16 2024 +0800
Change-Id: I189f1982900123737251ea8aab94cab5c5bd3f0b
Original commit hash: 806d6e03cff91a85c99049d18333bd4cb3f7b574

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeSRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 00b1448fe9d88a3b296157f559483697b8abe177 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 12 13:24:04 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.6.36

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 23 10:31:56 2024 +0800
Change-Id: Ia78a8b7154e69b6caad0fb04af1827fc9717d391
Original commit hash: 005fe23066d875bd7c0aaf674a7ad6e20536afa7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: dc691d710d2f19d4931fabacda23f3cde2ff695d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 12 13:24:00 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.6.35

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 23 10:31:04 2024 +0800
Change-Id: Ie7deffa0c2fdfb55378584f56a01d210069d77d0
Original commit hash: ac21079043aef7cad83a4eb1955517a820852f69

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 07205debfa0dcb21796de135bf6eae2c7eff942d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 12 13:23:58 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL ARL] MRC Update GetBERMargin Functionality

[Issue Description]
The recording of error count variable was not being recorded for 3 out
of the 4 possible code paths. This would result in interpolation errors
in BER margin-ing.

[Resolution]
Added error tracking in cases when the first point is passing

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14022610562
Original commit date: Fri Jun 14 09:26:57 2024 -0700
Change-Id: I820d200b934ebb8db7ea4c177f0e44914917e5f1
Original commit hash: 05e816a4ca84eada05a7134b8b11c534b7c8ee76

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 11b43b2159b17192cf727d3b923ca39710c13130 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 12 13:23:56 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.6.34

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 23 10:30:29 2024 +0800
Change-Id: I06ede3e6a9898acb3c995085a045795628ea41eb
Original commit hash: d6772592f2e78c530b4374e4eacba065cce03cc9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2d0937599cc228e6ce02a5dccde083fb1d149b2a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 12 13:23:52 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.6.33

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 23 10:30:11 2024 +0800
Change-Id: Ie4afc963d8fe12733385c978079745519cd25835
Original commit hash: a988093689a5977e3652c079283391821e5d7c15

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6c6f1755e840f73d573b43bba1fe1420bca4147a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 12 13:23:50 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-H] Adjust VT drift for DriftLimit calculation based on temperature

[Feature Description]
This MRC needs to use temperature data to calculate VTdrift value
instead of fixed value (currently set to 10ps).

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14022557643
Original commit date: Fri Jun 7 11:16:08 2024 -0700
Change-Id: Ie2c1f43c68eed86b56b259a1fdb21ea0873378af
Original commit hash: dc6e7577750ff5fd2cf47026b83aab555d9f15bf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: f04c331ab13f65b45c705944fca745b4e9007bc1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 12 13:23:48 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.6.32

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 23 10:29:56 2024 +0800
Change-Id: I287099d1b927cbcba6ef05c4d18e19e281544527
Original commit hash: ec467d446881644766c37eccdb97d9e83ee48e33

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 37bbef97ca5a7fd24739c238fe472cb39896636c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 12 13:23:46 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL ARL | DDR5] Remove Downgrade for Vendor Dimms

[Feature Description]
Memory FV has approved for certain subgroup of DIMMs to have the
frequency restriction removed

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/

[Impacted Platform]
ALL

Hsd-es-id: 22020135427
Original commit date: Tue Jun 4 11:16:42 2024 -0700
Change-Id: Id5a01ecf7dc0ee01db5f10de42a0a4a8418c6390
Original commit hash: 8101fb4bf660c28ad01cfb7f2ed3f00faab2f9fe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: c9469d22666b0eaf3402505ba7fe72a6c4218fff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 12 13:23:44 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.6.31

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 23 10:29:38 2024 +0800
Change-Id: Ied7f588f48b57306a77eef21cffd5c6ca44eb127
Original commit hash: d75caac7197f5f998f112b0fb1c7723e41382ea6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6354ef9859cd62950198c8e1ad5e585a76506228 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 12 13:23:42 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL] MRC RefPi Temp Coefficient LUT Update for Gear2/Gear4 split

[Feature Description]
(1) MRC must update Look Up Table (LUT) to optimize RefPi Temp
Coefficient calculation for SAGV points G2/G4 differences,
using separated values for additional Qclk, Gear2 & Gear4
calculated from EV data empirically sampled.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22020092738
Original commit date: Fri May 24 20:34:17 2024 -0700
Change-Id: Iab1039d3b6e320a6ce5704b06d03a4dbf0f0bac6
Original commit hash: 54a13b15914a251320628a755869d9435bb0cb94

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 3fc9dab7801df74419be46a6fb15117015ecadf8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 12 13:23:40 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_4334_88

Hsd-es-id: N/A"
Original commit date: Wed Sep 4 16:27:48 2024 -0700
Original commit hash: 411741d62641abf07ed1b558910a8e7f303107b3

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 04600b7bc9fbbf0dd402099cc54e4b925d070e60 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 12 13:23:38 2024 +0530 
-------------------------------------------------------------------------------- 
Update ISH MSI BIOS Knob

[Issue Description]
ISH MSI interrupt BIOS knob does not match the
actual function

[Resolution]
-Update ISH MSI knob description
-Add else case to disable knob (in case it was
enabled in previous boot)

Package/Module: PeiMtlPchInitLib

[Impacted Platform]
S

Hsd-es-id: 15016662777
Original commit date: Tue Aug 20 09:48:59 2024 -0700
Change-Id: Ib3166af5423153ad3c65cf18a6260498884fd61f
Original commit hash: 9769211d785984b4bd2f77990171dc717368db58

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchIshInit.c
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: e2cceffebe9f1186e634ad14cff918c96462ef75 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 12 13:23:36 2024 +0530 
-------------------------------------------------------------------------------- 
Invalid PCH SPBC Sideband port id

[Issue Description]
eSPI and SPI are elements of SPBC. On ARL-S there are 2 separate
SPBC - in SOC and in PCH. PCH SPBC has port id 0x72. Wrong SOC
port id 0x6D used for PCH SPBC sideband access.

[Resolution]
Sideband port id fixed.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ARL-S

Hsd-es-id: 18039808883
Original commit date: Thu Aug 29 15:00:50 2024 +0200
Change-Id: Ia2dd6ce9d2e3cb9eec901611aecfe6157bb0c263
Original commit hash: 6d78f7407421499a1833a06837e298cdefb3ada9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Register/MtlPchSbPortIds.h
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchPmc.c

================================================================================ 
Commit: f0691b90af3e3c5a5e0c1eff68edf9cfcd795ab6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 12 13:23:34 2024 +0530 
-------------------------------------------------------------------------------- 
Sndw Initialization fail for destop SKUs

[Issue Description]
When trying to enable the POST beep support
there is SoundWire initialization that fails.

[Resolution]
The issue is caused by wrong BAR assignment that is not
working for desktop platform SKUs.
Add PPI/Protocol that passes configuration information
of ACE that is necessary to program the device in the audio related
feature packages.

Package/Module:
Features/Audio/SndwFeaturePkg

[Impacted Platform]
MTL, ARL

Hsd-es-id: 16025357480
Original commit date: Fri Aug 30 12:07:25 2024 +0200
Change-Id: I9faebd479fed7f5ca20aa0d52aff1720cf07571b
Original commit hash: 8acf8fd3cadf92f4653b66b8dfe1995a6e047874

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Protocol/AceConfigInfo.h
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDxeDevices.c
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDxeDevices.inf
Features/Audio/SndwFeaturePkg/IncludePrivate/Register/SndwAceRegs.h
Features/Audio/SndwFeaturePkg/SndwBeepAlc1308/SndwBeepRltkAlc1308.inf
Features/Audio/SndwFeaturePkg/SndwBeepExample/SndwBeepExample.inf
Features/Audio/SndwFeaturePkg/SndwInitDxe/SndwInitDxe.c
Features/Audio/SndwFeaturePkg/SndwInitDxe/SndwInitDxe.inf

================================================================================ 
Commit: 6044f85d7ceaabba47a6c78089255d47089358b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 12 13:23:32 2024 +0530 
-------------------------------------------------------------------------------- 
Memory Type is incorrect in SMBIOS Type17

[Issue Description]
BIOS reports incorrect memory type in SMBIOS

[Resolution]
Updated SMBIOS Type17 for memory Type17

Package/Module:
SMBIOS

[Impacted Platform]
ALL

Hsd-es-id: 16025031672
Original commit date: Mon Aug 12 23:29:15 2024 +0530
Change-Id: I8a03f66c58c8a54f79987a7fb1af5b2e54b1e64e
Original commit hash: 67bf305ce1a008b769e7cba89f0b02918adaa546

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/LibraryPrivate/DxeSmbiosMemoryLib/SmbiosMemory.h
ClientOneSiliconPkg/LibraryPrivate/DxeSmbiosMemoryLib/SmbiosType17.c

================================================================================ 
Commit: 1fda056c57c1c9bd84d42d85f0a88d72ffad9fbc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 12 13:23:30 2024 +0530 
-------------------------------------------------------------------------------- 
DMI ASPM menu L0s setting removal

[Feature Description]
L0s is not POR.

Package/Module: DMI

[Impacted Platform]
ARL

Hsd-es-id: 16025248320
Original commit date: Wed Aug 21 17:16:08 2024 +0530
Change-Id: I39650bfb6abab42caf644d22d96c30b91a7ee112
Original commit hash: 67a6b239d60533bdd0ccce1231d902b46ce1bb08

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Dmi/PeiDmiConfig.h
ClientOneSiliconPkg/IpBlock/Dmi/LibraryPrivate/PeiDmiInitLib/PeiDmiInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiDmiSipInitLib.c
MeteorLakePlatSamplePkg/Setup/DmiSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 6c22ebda2bf729efe717e6af270c733003b650e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 12 13:23:27 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_4334_87

Hsd-es-id: N/A"
Original commit date: Wed Sep 4 15:44:31 2024 -0700
Original commit hash: 3023e02cad978c0a60b888039a68cc68cae7d989

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f9fb7e632cbe3bcc6ce6c57b66cd3a28bdc8c43f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 12 13:23:25 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL][ARL] Correct the Dummy File Check Code Flow

[Issue Description]
- FINSTR command in batch script would search all the content.
- Expectation of dummy signature shall be start from specific offset.

[Resolution]
- Add the DummyChecker.py script to check the dummy signature in the
specific offset only (0x0)

- Migrate the "FINDSTR" command into new Python script

Package/Module:
BoardPkg/Features/CapsuleUpdate/Tools/ToolScripts
BoardPkg/CapsuleBuild.bat

[Impacted Platform]
ALL

Hsd-es-id: 16025265930
Original commit date: Fri Aug 23 21:23:47 2024 +0800
Change-Id: I7375abeecaa5e3326f11befc0231be8dd675a05a
Original commit hash: 3d7f30a6e51449eb7c36a576d5b6931b170e792e

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/CapsuleBuild.bat
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/ToolScripts/DummyChecker.py

================================================================================ 
Commit: 4611ef90100c8ee74aef295fdff7b0b9c389223d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 12 13:23:23 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL][OC] Changing DLVR PG mode requires a cold reset

[Issue Description]
By changing the PG Mode in BIOS from PG Mode -> Regulation Mode
(or vice versa) E-cores get stuck in PG Mode.

[Resolution]
Issue was resolved when reset type was modified to cold reset instead
of earlier warm reset (which seemed to be working for P-core).

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
S

Hsd-es-id: 22020410575
Original commit date: Tue Aug 20 16:12:52 2024 -0700
Change-Id: Ie4abb576409ce4dee6f1d30c9beca68bd95322a7
Original commit hash: 6ee9e926367fb5d096bfa6375ceba8390cb80af1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c

================================================================================ 
Commit: f9f192fdebc7c3f3f36ed43ae71af6ef81e2afcf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 12 13:23:21 2024 +0530 
-------------------------------------------------------------------------------- 
Modify Enable BR Win10 support for ARL-H and ARL-SBGA configure

[Feature Description]
Modify Enable BR support Win10 for ARL-H and ARL-SBGA configure

Package/Module:
BoardPkg
PlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 15016671835
Original commit date: Wed Aug 21 19:27:39 2024 +0800
Change-Id: I91814552d6a57b7d3888dd55d4851c93f9e11b25
Original commit hash: ad1ea327cc7708048171abb386e63e3d27535179

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiTbtPolicyUpdate.c

================================================================================ 
Commit: 2d094fe29621bcd61636a8a046efd955e92cecfa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 12 13:23:19 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_4334_86

Hsd-es-id: N/A"
Original commit date: Wed Sep 4 14:33:40 2024 -0700
Original commit hash: f3e424bfa48a84c903b9d81f073798e071874d6e

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 359b9d66706acd1bf3e1da945faa907cf915301c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 12 13:23:16 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_4334_85

Hsd-es-id: N/A"
Original commit date: Wed Aug 21 17:05:11 2024 -0700
Original commit hash: d0557bc7061db9fe65a1ff114713cb4818df2c5d

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6fc607341f9ee5928c7bcb111139c3f72db30faf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 12 13:23:14 2024 +0530 
-------------------------------------------------------------------------------- 
Sensitive device fail to train at gen4/g4n5

[Issue Description]
BIOS was not checking CLS during re-attempt to program TLS=CLS+1
So CLS was set to previous value during 1st attempt

[Resolution]
Read CLS before Re-attempt

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
S

Hsd-es-id: 15016537416
Original commit date: Wed Aug 21 04:04:37 2024 +0530
Change-Id: I5462762f5e5cf62cdbbf2fd98a984b7d9080a951
Original commit hash: c5bbcde07619fcfc6c1341aaca18e6d226fa0804

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 550b1bb420dc11c5d643f44d960822893bc1f2ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 12 13:23:12 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_4334_84

Hsd-es-id: N/A"
Original commit date: Wed Aug 21 13:01:00 2024 -0700
Original commit hash: bea46ff187b4239d903368ae2bcfe68e6d085b7d

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0dd66347a0d26025eee917901a9865feb09872c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 12 13:23:08 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_4334_83

Hsd-es-id: N/A"
Original commit date: Wed Aug 21 10:50:38 2024 -0700
Original commit hash: cd53bda8f63191f115341327002975d17f7fc9d4

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 65da5c57808517922fbf3f00aa106d49105cfc74 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 12 13:23:05 2024 +0530 
-------------------------------------------------------------------------------- 
Increase SMBUS timeout timer.

[Issue Description]
Platform hangs during atom only boot with higher
frequency, which is caused by SMBUS transaction
timeout timer being too low.

[Resolution]
Increased SMBUS transaction timeout to 1 milisecond.

Package/Module: OneSiliconPkg

[Impacted Platform]
ARL

Hsd-es-id: 14022630713
Original commit date: Tue Aug 20 07:08:20 2024 -0700
Change-Id: I4a0d827474171cbff3ad43beb08a91467791b884
Original commit hash: 11a7bba233ee00a023751ee875f0b3e02952eb14

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Smbus/SmbDriver/SmbusCommon.c

================================================================================ 
Commit: 8e488004b6e68c8a498f63a2ada6329ecc423d31 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 12 13:23:02 2024 +0530 
-------------------------------------------------------------------------------- 
[ARLS] USB 3.2 Tx fail to enter the Compliance mode , on retimer port

[Issue Description]
Re-timer force power pin will be pulled high and then pulled low
when enabled USB compliance mode.

[Resolution]
Remove force power GPIO init in post mem.

Package/Module:
MeteorLakeBoards
MeteorLakePlatSamplePkg

[Impacted Platform]
ARL ALL

Hsd-es-id: 15016659463
Original commit date: Mon Aug 19 12:51:19 2024 +0800
Change-Id: I3f1c4f1a07f8aa94214ca8d95015ac981ca29642
Original commit hash: 688b993878f7ef4e2fb86df5fddbd8a79ebd2aa7

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdArlHDDR5MemSDTBTRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdArlHDdr5SODimmRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdArlHDdr5SODimmRvpBomSku.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdArlHLp5CammRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdArlHLp5xT3Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdArlHLp5xT4Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdArlHLp5xT4RvpBomSku.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm1DCrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm1DErb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm2DAep.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm2DCrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPDdr5Crb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5Crb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5CrbFabB.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5OnlyDpRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5OnlyDpRvpFabB.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5RvpFabB.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5TcpRvpFabB.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf1Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf2Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf3Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdArlHDdr5SODimmErb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPDdr5MemSolderDowndTBTRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPDdr5SODimmSbsRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPDdr5SODimmSbsRvpBomSku.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5Gcs.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5GcsFab2.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5xT3Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5xT4Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSOcRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm2DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm2DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdArlHDdr5SODimmPpvRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdMtlMLp5xConf1PpvRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdMtlPDdr5SODimmSbsPpvRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdMtlPSDdr5Ppv.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdMtlPSDdr5PpvFabB.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/ArlH/SkuIdArlHBep.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/MtlH/SkuIdMtlHLpCammModularPc.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/MtlM/SkuIdMtlMLp5xAep.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/MtlM/SkuIdMtlMLp5xAepp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/MtlP/SkuIdMtlPLp5xAep.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/MtlP/SkuIdMtlPLp5xBep.dsc
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c

================================================================================ 
Commit: 4851dfc6e68f6388cc1966f962f0431466d47595 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 12 13:22:57 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL] PCI reserved resources are assigned when iTBT is disabled

[Issue Description]
PCI reserved resources for TCSS ports are still assigned
when the port is disabled.

[Resolution]
Referring to "ITBT Root Port" BIOS knob to determine
resources assignment.

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
ARL

Hsd-es-id: 15016627900
Original commit date: Fri Aug 16 13:00:11 2024 +0800
Change-Id: Ie0c97b4a07ad54da5993b76c7fb4ec5e10d5240c
Original commit hash: 4705f247572537b9a4b5b2a3082d392fde30c274

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.c
MeteorLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlugHelpersS.c
MeteorLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlugS.c

================================================================================ 
Commit: 09e620a9a17eab4f7c4c2d47268796950945262f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 12 13:22:53 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_4334_82

Hsd-es-id: N/A"
Original commit date: Wed Aug 21 08:35:19 2024 -0700
Original commit hash: 655e3e58a03102b5a591113ee35bb6347a998975

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 5103eba0adcf20291e249dd4065a7c1b6fd37ba0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 12 13:22:50 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S]CATERR occurred during hybrid shutdown cycling with GFx card

[Issue Description]
MPS value for endpoint got override due to 10-bit tag programming.
Intialized DctlCtrl variable with value 0 and wrote that value in dctl
register

[Resolution]
Now intialize DctlCtrl variable by reading DCTL register

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
S

Hsd-es-id: 15016637636
Original commit date: Fri Aug 16 19:57:22 2024 +0530
Change-Id: I23b55b3ebf591ee13ed47f79fbda3ff88b6b95e8
Original commit hash: 1a2e7d49e5347422242589cd92cdc6804cfcfd15

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c

================================================================================ 
Commit: 9419a7c92e1024ec764cc90e24a4930438269b0c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 12 13:22:37 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_4334_81

Hsd-es-id: N/A"
Original commit date: Thu Aug 15 20:46:45 2024 -0700
Original commit hash: e9da346b95fd4a96e7b216336a0c7ed9a890daa4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/Readme.md
ClientOneSiliconPkg/SiPkg.dec
Doxygen/BoardApi.chm
Doxygen/FspApi.chm
Doxygen/MeteorLake_FSP_Integration_Guide.chm
Doxygen/MeteorLake_FSP_Integration_Guide.pdf
Doxygen/PlatApi.chm
Doxygen/SiPkgApi.chm
LICENSE.txt
MeteorLakeBoardPkg/CapsuleUpdateConfig/.gitignore
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleGenerate/Ucode/.gitignore
