// Seed: 855695618
`timescale 1 ps / 1 ps
module module_0 (
    input id_0,
    input id_1,
    output id_2,
    input logic id_3
);
  type_5(
      1, 1'h0
  );
  assign id_2 = id_1;
endmodule
