

================================================================
== Vivado HLS Report for 'k2c_affine_matmul_3'
================================================================
* Date:           Tue Apr 23 22:51:54 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Group_5
* Solution:       Latency_2
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.301|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1      |    ?|    ?|       783|          -|          -|     ?|    no    |
        |  ++ Loop 1.1.1  |  134|  134|        15|          8|          2|    16|    yes   |
        |  ++ Loop 1.1.2  |   32|   32|         2|          2|          2|    16|    yes   |
        |  ++ Loop 1.1.3  |   32|   32|         2|          2|          2|    16|    yes   |
        |  ++ Loop 1.1.4  |   32|   32|         2|          2|          2|    16|    yes   |
        |  ++ Loop 1.1.5  |  134|  134|        15|          8|          2|    16|    yes   |
        |  ++ Loop 1.1.6  |  134|  134|        15|          8|          2|    16|    yes   |
        |  ++ Loop 1.1.7  |  134|  134|        15|          8|          2|    16|    yes   |
        |  ++ Loop 1.1.8  |  134|  134|        15|          8|          2|    16|    yes   |
        | + Loop 1.2      |    ?|    ?|       783|          -|          -|     ?|    no    |
        |  ++ Loop 1.2.1  |  134|  134|        15|          8|          2|    16|    yes   |
        |  ++ Loop 1.2.2  |   32|   32|         2|          2|          2|    16|    yes   |
        |  ++ Loop 1.2.3  |   32|   32|         2|          2|          2|    16|    yes   |
        |  ++ Loop 1.2.4  |   32|   32|         2|          2|          2|    16|    yes   |
        |  ++ Loop 1.2.5  |  134|  134|        15|          8|          2|    16|    yes   |
        |  ++ Loop 1.2.6  |  134|  134|        15|          8|          2|    16|    yes   |
        |  ++ Loop 1.2.7  |  134|  134|        15|          8|          2|    16|    yes   |
        |  ++ Loop 1.2.8  |  134|  134|        15|          8|          2|    16|    yes   |
        | + Loop 1.3      |    ?|    ?|       783|          -|          -|     ?|    no    |
        |  ++ Loop 1.3.1  |  134|  134|        15|          8|          2|    16|    yes   |
        |  ++ Loop 1.3.2  |   32|   32|         2|          2|          2|    16|    yes   |
        |  ++ Loop 1.3.3  |   32|   32|         2|          2|          2|    16|    yes   |
        |  ++ Loop 1.3.4  |   32|   32|         2|          2|          2|    16|    yes   |
        |  ++ Loop 1.3.5  |  134|  134|        15|          8|          2|    16|    yes   |
        |  ++ Loop 1.3.6  |  134|  134|        15|          8|          2|    16|    yes   |
        |  ++ Loop 1.3.7  |  134|  134|        15|          8|          2|    16|    yes   |
        |  ++ Loop 1.3.8  |  134|  134|        15|          8|          2|    16|    yes   |
        | + Loop 1.4      |    ?|    ?|       783|          -|          -|     ?|    no    |
        |  ++ Loop 1.4.1  |  134|  134|        15|          8|          2|    16|    yes   |
        |  ++ Loop 1.4.2  |   32|   32|         2|          2|          2|    16|    yes   |
        |  ++ Loop 1.4.3  |   32|   32|         2|          2|          2|    16|    yes   |
        |  ++ Loop 1.4.4  |   32|   32|         2|          2|          2|    16|    yes   |
        |  ++ Loop 1.4.5  |  134|  134|        15|          8|          2|    16|    yes   |
        |  ++ Loop 1.4.6  |  134|  134|        15|          8|          2|    16|    yes   |
        |  ++ Loop 1.4.7  |  134|  134|        15|          8|          2|    16|    yes   |
        |  ++ Loop 1.4.8  |  134|  134|        15|          8|          2|    16|    yes   |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 15
  * Pipeline-1: initiation interval (II) = 2, depth = 2
  * Pipeline-2: initiation interval (II) = 2, depth = 2
  * Pipeline-3: initiation interval (II) = 2, depth = 2
  * Pipeline-4: initiation interval (II) = 8, depth = 15
  * Pipeline-5: initiation interval (II) = 8, depth = 15
  * Pipeline-6: initiation interval (II) = 8, depth = 15
  * Pipeline-7: initiation interval (II) = 8, depth = 15
  * Pipeline-8: initiation interval (II) = 8, depth = 15
  * Pipeline-9: initiation interval (II) = 2, depth = 2
  * Pipeline-10: initiation interval (II) = 2, depth = 2
  * Pipeline-11: initiation interval (II) = 2, depth = 2
  * Pipeline-12: initiation interval (II) = 8, depth = 15
  * Pipeline-13: initiation interval (II) = 8, depth = 15
  * Pipeline-14: initiation interval (II) = 8, depth = 15
  * Pipeline-15: initiation interval (II) = 8, depth = 15
  * Pipeline-16: initiation interval (II) = 8, depth = 15
  * Pipeline-17: initiation interval (II) = 2, depth = 2
  * Pipeline-18: initiation interval (II) = 2, depth = 2
  * Pipeline-19: initiation interval (II) = 2, depth = 2
  * Pipeline-20: initiation interval (II) = 8, depth = 15
  * Pipeline-21: initiation interval (II) = 8, depth = 15
  * Pipeline-22: initiation interval (II) = 8, depth = 15
  * Pipeline-23: initiation interval (II) = 8, depth = 15
  * Pipeline-24: initiation interval (II) = 8, depth = 15
  * Pipeline-25: initiation interval (II) = 2, depth = 2
  * Pipeline-26: initiation interval (II) = 2, depth = 2
  * Pipeline-27: initiation interval (II) = 2, depth = 2
  * Pipeline-28: initiation interval (II) = 8, depth = 15
  * Pipeline-29: initiation interval (II) = 8, depth = 15
  * Pipeline-30: initiation interval (II) = 8, depth = 15
  * Pipeline-31: initiation interval (II) = 8, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 362
* Pipeline : 32
  Pipeline-0 : II = 8, D = 15, States = { 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
  Pipeline-1 : II = 2, D = 2, States = { 20 21 }
  Pipeline-2 : II = 2, D = 2, States = { 23 24 }
  Pipeline-3 : II = 2, D = 2, States = { 26 27 }
  Pipeline-4 : II = 8, D = 15, States = { 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 }
  Pipeline-5 : II = 8, D = 15, States = { 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 }
  Pipeline-6 : II = 8, D = 15, States = { 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 }
  Pipeline-7 : II = 8, D = 15, States = { 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 }
  Pipeline-8 : II = 8, D = 15, States = { 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 }
  Pipeline-9 : II = 2, D = 2, States = { 110 111 }
  Pipeline-10 : II = 2, D = 2, States = { 113 114 }
  Pipeline-11 : II = 2, D = 2, States = { 116 117 }
  Pipeline-12 : II = 8, D = 15, States = { 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 }
  Pipeline-13 : II = 8, D = 15, States = { 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 }
  Pipeline-14 : II = 8, D = 15, States = { 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 }
  Pipeline-15 : II = 8, D = 15, States = { 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 }
  Pipeline-16 : II = 8, D = 15, States = { 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 }
  Pipeline-17 : II = 2, D = 2, States = { 200 201 }
  Pipeline-18 : II = 2, D = 2, States = { 203 204 }
  Pipeline-19 : II = 2, D = 2, States = { 206 207 }
  Pipeline-20 : II = 8, D = 15, States = { 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 }
  Pipeline-21 : II = 8, D = 15, States = { 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 }
  Pipeline-22 : II = 8, D = 15, States = { 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 }
  Pipeline-23 : II = 8, D = 15, States = { 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 }
  Pipeline-24 : II = 8, D = 15, States = { 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 }
  Pipeline-25 : II = 2, D = 2, States = { 290 291 }
  Pipeline-26 : II = 2, D = 2, States = { 293 294 }
  Pipeline-27 : II = 2, D = 2, States = { 296 297 }
  Pipeline-28 : II = 8, D = 15, States = { 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 }
  Pipeline-29 : II = 8, D = 15, States = { 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 }
  Pipeline-30 : II = 8, D = 15, States = { 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 }
  Pipeline-31 : II = 8, D = 15, States = { 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	199  / (exitcond2)
	3  / (!exitcond2)
3 --> 
	19  / (exitcond1)
	4  / (!exitcond1)
4 --> 
	19  / (exitcond)
	5  / (!exitcond)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	4  / true
19 --> 
	20  / (!exitcond1 & !exitcond1_0_1)
	199  / (exitcond1 & exitcond2_1) | (exitcond1_0_1 & exitcond2_1)
	93  / (exitcond1 & !exitcond2_1) | (exitcond1_0_1 & !exitcond2_1)
20 --> 
	22  / (exitcond_0_1)
	21  / (!exitcond_0_1)
21 --> 
	20  / true
22 --> 
	23  / true
23 --> 
	25  / (exitcond_0_2)
	24  / (!exitcond_0_2)
24 --> 
	23  / true
25 --> 
	26  / true
26 --> 
	28  / (exitcond_0_3)
	27  / (!exitcond_0_3)
27 --> 
	26  / true
28 --> 
	29  / true
29 --> 
	44  / (exitcond_0_4)
	30  / (!exitcond_0_4)
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	29  / true
44 --> 
	45  / true
45 --> 
	60  / (exitcond_0_5)
	46  / (!exitcond_0_5)
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	45  / true
60 --> 
	61  / true
61 --> 
	76  / (exitcond_0_6)
	62  / (!exitcond_0_6)
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	61  / true
76 --> 
	77  / true
77 --> 
	92  / (exitcond_0_7)
	78  / (!exitcond_0_7)
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	77  / true
92 --> 
	3  / true
93 --> 
	109  / (exitcond1_1)
	94  / (!exitcond1_1)
94 --> 
	109  / (exitcond_1)
	95  / (!exitcond_1)
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	106  / true
106 --> 
	107  / true
107 --> 
	108  / true
108 --> 
	94  / true
109 --> 
	110  / (!exitcond1_1 & !exitcond1_1_1)
	199  / (exitcond1_1 & exitcond2_2) | (exitcond1_1_1 & exitcond2_2)
	183  / (exitcond1_1 & !exitcond2_2) | (exitcond1_1_1 & !exitcond2_2)
110 --> 
	112  / (exitcond_1_1)
	111  / (!exitcond_1_1)
111 --> 
	110  / true
112 --> 
	113  / true
113 --> 
	115  / (exitcond_1_2)
	114  / (!exitcond_1_2)
114 --> 
	113  / true
115 --> 
	116  / true
116 --> 
	118  / (exitcond_1_3)
	117  / (!exitcond_1_3)
117 --> 
	116  / true
118 --> 
	119  / true
119 --> 
	134  / (exitcond_1_4)
	120  / (!exitcond_1_4)
120 --> 
	121  / true
121 --> 
	122  / true
122 --> 
	123  / true
123 --> 
	124  / true
124 --> 
	125  / true
125 --> 
	126  / true
126 --> 
	127  / true
127 --> 
	128  / true
128 --> 
	129  / true
129 --> 
	130  / true
130 --> 
	131  / true
131 --> 
	132  / true
132 --> 
	133  / true
133 --> 
	119  / true
134 --> 
	135  / true
135 --> 
	150  / (exitcond_1_5)
	136  / (!exitcond_1_5)
136 --> 
	137  / true
137 --> 
	138  / true
138 --> 
	139  / true
139 --> 
	140  / true
140 --> 
	141  / true
141 --> 
	142  / true
142 --> 
	143  / true
143 --> 
	144  / true
144 --> 
	145  / true
145 --> 
	146  / true
146 --> 
	147  / true
147 --> 
	148  / true
148 --> 
	149  / true
149 --> 
	135  / true
150 --> 
	151  / true
151 --> 
	166  / (exitcond_1_6)
	152  / (!exitcond_1_6)
152 --> 
	153  / true
153 --> 
	154  / true
154 --> 
	155  / true
155 --> 
	156  / true
156 --> 
	157  / true
157 --> 
	158  / true
158 --> 
	159  / true
159 --> 
	160  / true
160 --> 
	161  / true
161 --> 
	162  / true
162 --> 
	163  / true
163 --> 
	164  / true
164 --> 
	165  / true
165 --> 
	151  / true
166 --> 
	167  / true
167 --> 
	182  / (exitcond_1_7)
	168  / (!exitcond_1_7)
168 --> 
	169  / true
169 --> 
	170  / true
170 --> 
	171  / true
171 --> 
	172  / true
172 --> 
	173  / true
173 --> 
	174  / true
174 --> 
	175  / true
175 --> 
	176  / true
176 --> 
	177  / true
177 --> 
	178  / true
178 --> 
	179  / true
179 --> 
	180  / true
180 --> 
	181  / true
181 --> 
	167  / true
182 --> 
	93  / true
183 --> 
	199  / (exitcond1_2)
	184  / (!exitcond1_2)
184 --> 
	199  / (exitcond_2)
	185  / (!exitcond_2)
185 --> 
	186  / true
186 --> 
	187  / true
187 --> 
	188  / true
188 --> 
	189  / true
189 --> 
	190  / true
190 --> 
	191  / true
191 --> 
	192  / true
192 --> 
	193  / true
193 --> 
	194  / true
194 --> 
	195  / true
195 --> 
	196  / true
196 --> 
	197  / true
197 --> 
	198  / true
198 --> 
	184  / true
199 --> 
	200  / (!exitcond2 & !exitcond2_1 & !exitcond2_2 & !exitcond1_2 & !exitcond1_2_1)
	273  / (!exitcond2 & !exitcond2_1 & !exitcond2_2 & exitcond1_2 & !exitcond2_3) | (!exitcond2 & !exitcond2_1 & !exitcond2_2 & exitcond1_2_1 & !exitcond2_3)
200 --> 
	202  / (exitcond_2_1)
	201  / (!exitcond_2_1)
201 --> 
	200  / true
202 --> 
	203  / true
203 --> 
	205  / (exitcond_2_2)
	204  / (!exitcond_2_2)
204 --> 
	203  / true
205 --> 
	206  / true
206 --> 
	208  / (exitcond_2_3)
	207  / (!exitcond_2_3)
207 --> 
	206  / true
208 --> 
	209  / true
209 --> 
	224  / (exitcond_2_4)
	210  / (!exitcond_2_4)
210 --> 
	211  / true
211 --> 
	212  / true
212 --> 
	213  / true
213 --> 
	214  / true
214 --> 
	215  / true
215 --> 
	216  / true
216 --> 
	217  / true
217 --> 
	218  / true
218 --> 
	219  / true
219 --> 
	220  / true
220 --> 
	221  / true
221 --> 
	222  / true
222 --> 
	223  / true
223 --> 
	209  / true
224 --> 
	225  / true
225 --> 
	240  / (exitcond_2_5)
	226  / (!exitcond_2_5)
226 --> 
	227  / true
227 --> 
	228  / true
228 --> 
	229  / true
229 --> 
	230  / true
230 --> 
	231  / true
231 --> 
	232  / true
232 --> 
	233  / true
233 --> 
	234  / true
234 --> 
	235  / true
235 --> 
	236  / true
236 --> 
	237  / true
237 --> 
	238  / true
238 --> 
	239  / true
239 --> 
	225  / true
240 --> 
	241  / true
241 --> 
	256  / (exitcond_2_6)
	242  / (!exitcond_2_6)
242 --> 
	243  / true
243 --> 
	244  / true
244 --> 
	245  / true
245 --> 
	246  / true
246 --> 
	247  / true
247 --> 
	248  / true
248 --> 
	249  / true
249 --> 
	250  / true
250 --> 
	251  / true
251 --> 
	252  / true
252 --> 
	253  / true
253 --> 
	254  / true
254 --> 
	255  / true
255 --> 
	241  / true
256 --> 
	257  / true
257 --> 
	272  / (exitcond_2_7)
	258  / (!exitcond_2_7)
258 --> 
	259  / true
259 --> 
	260  / true
260 --> 
	261  / true
261 --> 
	262  / true
262 --> 
	263  / true
263 --> 
	264  / true
264 --> 
	265  / true
265 --> 
	266  / true
266 --> 
	267  / true
267 --> 
	268  / true
268 --> 
	269  / true
269 --> 
	270  / true
270 --> 
	271  / true
271 --> 
	257  / true
272 --> 
	183  / true
273 --> 
	289  / (exitcond1_3)
	274  / (!exitcond1_3)
274 --> 
	289  / (exitcond_3)
	275  / (!exitcond_3)
275 --> 
	276  / true
276 --> 
	277  / true
277 --> 
	278  / true
278 --> 
	279  / true
279 --> 
	280  / true
280 --> 
	281  / true
281 --> 
	282  / true
282 --> 
	283  / true
283 --> 
	284  / true
284 --> 
	285  / true
285 --> 
	286  / true
286 --> 
	287  / true
287 --> 
	288  / true
288 --> 
	274  / true
289 --> 
	290  / (!exitcond1_3 & !exitcond1_3_1)
	2  / (exitcond1_3) | (exitcond1_3_1)
290 --> 
	292  / (exitcond_3_1)
	291  / (!exitcond_3_1)
291 --> 
	290  / true
292 --> 
	293  / true
293 --> 
	295  / (exitcond_3_2)
	294  / (!exitcond_3_2)
294 --> 
	293  / true
295 --> 
	296  / true
296 --> 
	298  / (exitcond_3_3)
	297  / (!exitcond_3_3)
297 --> 
	296  / true
298 --> 
	299  / true
299 --> 
	314  / (exitcond_3_4)
	300  / (!exitcond_3_4)
300 --> 
	301  / true
301 --> 
	302  / true
302 --> 
	303  / true
303 --> 
	304  / true
304 --> 
	305  / true
305 --> 
	306  / true
306 --> 
	307  / true
307 --> 
	308  / true
308 --> 
	309  / true
309 --> 
	310  / true
310 --> 
	311  / true
311 --> 
	312  / true
312 --> 
	313  / true
313 --> 
	299  / true
314 --> 
	315  / true
315 --> 
	330  / (exitcond_3_5)
	316  / (!exitcond_3_5)
316 --> 
	317  / true
317 --> 
	318  / true
318 --> 
	319  / true
319 --> 
	320  / true
320 --> 
	321  / true
321 --> 
	322  / true
322 --> 
	323  / true
323 --> 
	324  / true
324 --> 
	325  / true
325 --> 
	326  / true
326 --> 
	327  / true
327 --> 
	328  / true
328 --> 
	329  / true
329 --> 
	315  / true
330 --> 
	331  / true
331 --> 
	346  / (exitcond_3_6)
	332  / (!exitcond_3_6)
332 --> 
	333  / true
333 --> 
	334  / true
334 --> 
	335  / true
335 --> 
	336  / true
336 --> 
	337  / true
337 --> 
	338  / true
338 --> 
	339  / true
339 --> 
	340  / true
340 --> 
	341  / true
341 --> 
	342  / true
342 --> 
	343  / true
343 --> 
	344  / true
344 --> 
	345  / true
345 --> 
	331  / true
346 --> 
	347  / true
347 --> 
	362  / (exitcond_3_7)
	348  / (!exitcond_3_7)
348 --> 
	349  / true
349 --> 
	350  / true
350 --> 
	351  / true
351 --> 
	352  / true
352 --> 
	353  / true
353 --> 
	354  / true
354 --> 
	355  / true
355 --> 
	356  / true
356 --> 
	357  / true
357 --> 
	358  / true
358 --> 
	359  / true
359 --> 
	360  / true
360 --> 
	361  / true
361 --> 
	347  / true
362 --> 
	273  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%outrows_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %outrows)"   --->   Operation 363 'read' 'outrows_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%outrows_cast = zext i5 %outrows_read to i64"   --->   Operation 364 'zext' 'outrows_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%C_addr = getelementptr [1 x float]* %C, i64 0, i64 0" [Group_5/sample.c:1871]   --->   Operation 365 'getelementptr' 'C_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%C_addr_1 = getelementptr [1 x float]* %C, i64 0, i64 1" [Group_5/sample.c:1871]   --->   Operation 366 'getelementptr' 'C_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%C_addr_2 = getelementptr [1 x float]* %C, i64 0, i64 2" [Group_5/sample.c:1871]   --->   Operation 367 'getelementptr' 'C_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%C_addr_3 = getelementptr [1 x float]* %C, i64 0, i64 3" [Group_5/sample.c:1871]   --->   Operation 368 'getelementptr' 'C_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (1.35ns)   --->   "br label %1" [Group_5/sample.c:1855]   --->   Operation 369 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 2.34>
ST_2 : Operation 370 [1/1] (0.00ns)   --->   "%i = phi i64 [ 0, %0 ], [ %i_33_3, %61 ]" [Group_5/sample.c:1855]   --->   Operation 370 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 371 [1/1] (2.34ns)   --->   "%exitcond2 = icmp eq i64 %i, %outrows_cast" [Group_5/sample.c:1855]   --->   Operation 371 'icmp' 'exitcond2' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 372 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %62, label %.preheader35.preheader" [Group_5/sample.c:1855]   --->   Operation 372 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 373 [1/1] (1.35ns)   --->   "br label %.preheader35" [Group_5/sample.c:1860]   --->   Operation 373 'br' <Predicate = (!exitcond2)> <Delay = 1.35>

State 3 <SV = 2> <Delay = 2.34>
ST_3 : Operation 374 [1/1] (0.00ns)   --->   "%j = phi i64 [ %j_14_0_7, %14 ], [ 0, %.preheader35.preheader ]" [Group_5/sample.c:1860]   --->   Operation 374 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 375 [1/1] (2.34ns)   --->   "%exitcond1 = icmp eq i64 %j, 1" [Group_5/sample.c:1860]   --->   Operation 375 'icmp' 'exitcond1' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 376 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %16, label %.preheader31.preheader" [Group_5/sample.c:1860]   --->   Operation 376 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 377 [1/1] (0.00ns)   --->   "%tmp_100 = trunc i64 %j to i4" [Group_5/sample.c:1860]   --->   Operation 377 'trunc' 'tmp_100' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 378 [1/1] (1.35ns)   --->   "br label %.preheader31" [Group_5/sample.c:1865]   --->   Operation 378 'br' <Predicate = (!exitcond1)> <Delay = 1.35>

State 4 <SV = 3> <Delay = 4.30>
ST_4 : Operation 379 [1/1] (0.00ns)   --->   "%sum1 = phi float [ %sum_1, %3 ], [ 0xBFA3F6A9E0000000, %.preheader31.preheader ]" [Group_5/sample.c:1869]   --->   Operation 379 'phi' 'sum1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 380 [1/1] (0.00ns)   --->   "%k = phi i5 [ %k_2, %3 ], [ 0, %.preheader31.preheader ]" [Group_5/sample.c:1865]   --->   Operation 380 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 381 [1/1] (1.21ns)   --->   "%exitcond = icmp eq i5 %k, -16" [Group_5/sample.c:1865]   --->   Operation 381 'icmp' 'exitcond' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 382 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 382 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 383 [1/1] (1.54ns)   --->   "%k_2 = add i5 %k, 1" [Group_5/sample.c:1865]   --->   Operation 383 'add' 'k_2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 384 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %2, label %3" [Group_5/sample.c:1865]   --->   Operation 384 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 385 [1/1] (0.00ns)   --->   "%tmp_106 = trunc i5 %k to i4" [Group_5/sample.c:1865]   --->   Operation 385 'trunc' 'tmp_106' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 386 [1/1] (0.00ns)   --->   "%tmp_112 = trunc i5 %k to i3" [Group_5/sample.c:1865]   --->   Operation 386 'trunc' 'tmp_112' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 387 [1/1] (0.00ns)   --->   "%tmp = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %k, i32 3, i32 4)" [Group_5/sample.c:1865]   --->   Operation 387 'partselect' 'tmp' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 388 [1/1] (0.00ns)   --->   "%newIndex5_cast = zext i2 %tmp to i64" [Group_5/sample.c:1865]   --->   Operation 388 'zext' 'newIndex5_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 389 [1/1] (0.00ns)   --->   "%A_addr = getelementptr [2 x float]* %A, i64 0, i64 %newIndex5_cast" [Group_5/sample.c:1865]   --->   Operation 389 'getelementptr' 'A_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 390 [2/2] (1.75ns)   --->   "%A_load = load float* %A_addr, align 4" [Group_5/sample.c:1865]   --->   Operation 390 'load' 'A_load' <Predicate = (!exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_4 : Operation 391 [1/1] (0.00ns)   --->   "%A1_addr = getelementptr [2 x float]* %A1, i64 0, i64 %newIndex5_cast" [Group_5/sample.c:1865]   --->   Operation 391 'getelementptr' 'A1_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 392 [2/2] (1.75ns)   --->   "%A1_load = load float* %A1_addr, align 4" [Group_5/sample.c:1865]   --->   Operation 392 'load' 'A1_load' <Predicate = (!exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_4 : Operation 393 [1/1] (0.00ns)   --->   "%A2_addr = getelementptr [2 x float]* %A2, i64 0, i64 %newIndex5_cast" [Group_5/sample.c:1865]   --->   Operation 393 'getelementptr' 'A2_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 394 [2/2] (1.75ns)   --->   "%A2_load = load float* %A2_addr, align 4" [Group_5/sample.c:1865]   --->   Operation 394 'load' 'A2_load' <Predicate = (!exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_4 : Operation 395 [1/1] (0.00ns)   --->   "%A3_addr = getelementptr [2 x float]* %A3, i64 0, i64 %newIndex5_cast" [Group_5/sample.c:1865]   --->   Operation 395 'getelementptr' 'A3_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 396 [2/2] (1.75ns)   --->   "%A3_load = load float* %A3_addr, align 4" [Group_5/sample.c:1865]   --->   Operation 396 'load' 'A3_load' <Predicate = (!exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_4 : Operation 397 [1/1] (0.00ns)   --->   "%A4_addr = getelementptr [2 x float]* %A4, i64 0, i64 %newIndex5_cast" [Group_5/sample.c:1865]   --->   Operation 397 'getelementptr' 'A4_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 398 [2/2] (1.75ns)   --->   "%A4_load = load float* %A4_addr, align 4" [Group_5/sample.c:1865]   --->   Operation 398 'load' 'A4_load' <Predicate = (!exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_4 : Operation 399 [1/1] (0.00ns)   --->   "%A5_addr = getelementptr [2 x float]* %A5, i64 0, i64 %newIndex5_cast" [Group_5/sample.c:1865]   --->   Operation 399 'getelementptr' 'A5_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 400 [2/2] (1.75ns)   --->   "%A5_load = load float* %A5_addr, align 4" [Group_5/sample.c:1865]   --->   Operation 400 'load' 'A5_load' <Predicate = (!exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_4 : Operation 401 [1/1] (0.00ns)   --->   "%A6_addr = getelementptr [2 x float]* %A6, i64 0, i64 %newIndex5_cast" [Group_5/sample.c:1865]   --->   Operation 401 'getelementptr' 'A6_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 402 [2/2] (1.75ns)   --->   "%A6_load = load float* %A6_addr, align 4" [Group_5/sample.c:1865]   --->   Operation 402 'load' 'A6_load' <Predicate = (!exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_4 : Operation 403 [1/1] (0.00ns)   --->   "%A7_addr = getelementptr [2 x float]* %A7, i64 0, i64 %newIndex5_cast" [Group_5/sample.c:1865]   --->   Operation 403 'getelementptr' 'A7_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 404 [2/2] (1.75ns)   --->   "%A7_load = load float* %A7_addr, align 4" [Group_5/sample.c:1865]   --->   Operation 404 'load' 'A7_load' <Predicate = (!exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_4 : Operation 405 [1/1] (1.49ns)   --->   "%sum8 = add i4 %tmp_100, %tmp_106" [Group_5/sample.c:1860]   --->   Operation 405 'add' 'sum8' <Predicate = (!exitcond)> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 406 [1/1] (0.00ns)   --->   "%tmp_118 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %sum8, i32 3)" [Group_5/sample.c:1860]   --->   Operation 406 'bitselect' 'tmp_118' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 407 [1/1] (0.00ns)   --->   "%tmp_32 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %tmp_112, i1 %tmp_118)" [Group_5/sample.c:1865]   --->   Operation 407 'bitconcatenate' 'tmp_32' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 408 [1/1] (1.21ns)   --->   "%tmp_i = icmp eq i4 %tmp_32, 0" [Group_5/sample.c:1865]   --->   Operation 408 'icmp' 'tmp_i' <Predicate = (!exitcond)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node tmp_617_i)   --->   "%tmp_i_29 = select i1 %tmp_i, float 0x3F93ED63C0000000, float 0x3FE29BDA40000000" [Group_5/sample.c:1865]   --->   Operation 409 'select' 'tmp_i_29' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 410 [1/1] (1.21ns)   --->   "%tmp_614_i = icmp eq i4 %tmp_32, 1" [Group_5/sample.c:1865]   --->   Operation 410 'icmp' 'tmp_614_i' <Predicate = (!exitcond)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 411 [1/1] (1.21ns)   --->   "%tmp_616_i = icmp eq i4 %tmp_32, 2" [Group_5/sample.c:1865]   --->   Operation 411 'icmp' 'tmp_616_i' <Predicate = (!exitcond)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node tmp_617_i)   --->   "%tmp_615_i = select i1 %tmp_616_i, float 0x3FE2372C60000000, float 0x3FE09868E0000000" [Group_5/sample.c:1865]   --->   Operation 412 'select' 'tmp_615_i' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node tmp_617_i)   --->   "%tmp_56 = or i1 %tmp_616_i, %tmp_614_i" [Group_5/sample.c:1865]   --->   Operation 413 'or' 'tmp_56' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 414 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_617_i = select i1 %tmp_56, float %tmp_615_i, float %tmp_i_29" [Group_5/sample.c:1865]   --->   Operation 414 'select' 'tmp_617_i' <Predicate = (!exitcond)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 415 [1/1] (1.21ns)   --->   "%tmp_618_i = icmp eq i4 %tmp_32, 3" [Group_5/sample.c:1865]   --->   Operation 415 'icmp' 'tmp_618_i' <Predicate = (!exitcond)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 416 [1/1] (1.21ns)   --->   "%tmp_620_i = icmp eq i4 %tmp_32, 4" [Group_5/sample.c:1865]   --->   Operation 416 'icmp' 'tmp_620_i' <Predicate = (!exitcond)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node tmp_621_i)   --->   "%tmp_619_i = select i1 %tmp_620_i, float 0x3FE06178C0000000, float 0x3FB370E260000000" [Group_5/sample.c:1865]   --->   Operation 417 'select' 'tmp_619_i' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node tmp_621_i)   --->   "%tmp_59 = or i1 %tmp_620_i, %tmp_618_i" [Group_5/sample.c:1865]   --->   Operation 418 'or' 'tmp_59' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 419 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_621_i = select i1 %tmp_59, float %tmp_619_i, float %tmp_617_i" [Group_5/sample.c:1865]   --->   Operation 419 'select' 'tmp_621_i' <Predicate = (!exitcond)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 420 [1/1] (1.21ns)   --->   "%tmp_622_i = icmp eq i4 %tmp_32, 5" [Group_5/sample.c:1865]   --->   Operation 420 'icmp' 'tmp_622_i' <Predicate = (!exitcond)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 421 [1/1] (1.21ns)   --->   "%tmp_624_i = icmp eq i4 %tmp_32, 6" [Group_5/sample.c:1865]   --->   Operation 421 'icmp' 'tmp_624_i' <Predicate = (!exitcond)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 422 [1/1] (1.21ns)   --->   "%tmp_626_i = icmp eq i4 %tmp_32, 7" [Group_5/sample.c:1865]   --->   Operation 422 'icmp' 'tmp_626_i' <Predicate = (!exitcond)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 423 [1/1] (1.21ns)   --->   "%tmp_628_i = icmp eq i4 %tmp_32, -8" [Group_5/sample.c:1865]   --->   Operation 423 'icmp' 'tmp_628_i' <Predicate = (!exitcond)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.00>
ST_5 : Operation 424 [1/1] (0.00ns)   --->   "%arrayNo1 = zext i3 %tmp_112 to i64" [Group_5/sample.c:1865]   --->   Operation 424 'zext' 'arrayNo1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 425 [1/2] (1.75ns)   --->   "%A_load = load float* %A_addr, align 4" [Group_5/sample.c:1865]   --->   Operation 425 'load' 'A_load' <Predicate = (!exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_5 : Operation 426 [1/2] (1.75ns)   --->   "%A1_load = load float* %A1_addr, align 4" [Group_5/sample.c:1865]   --->   Operation 426 'load' 'A1_load' <Predicate = (!exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_5 : Operation 427 [1/2] (1.75ns)   --->   "%A2_load = load float* %A2_addr, align 4" [Group_5/sample.c:1865]   --->   Operation 427 'load' 'A2_load' <Predicate = (!exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_5 : Operation 428 [1/2] (1.75ns)   --->   "%A3_load = load float* %A3_addr, align 4" [Group_5/sample.c:1865]   --->   Operation 428 'load' 'A3_load' <Predicate = (!exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_5 : Operation 429 [1/2] (1.75ns)   --->   "%A4_load = load float* %A4_addr, align 4" [Group_5/sample.c:1865]   --->   Operation 429 'load' 'A4_load' <Predicate = (!exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_5 : Operation 430 [1/2] (1.75ns)   --->   "%A5_load = load float* %A5_addr, align 4" [Group_5/sample.c:1865]   --->   Operation 430 'load' 'A5_load' <Predicate = (!exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_5 : Operation 431 [1/2] (1.75ns)   --->   "%A6_load = load float* %A6_addr, align 4" [Group_5/sample.c:1865]   --->   Operation 431 'load' 'A6_load' <Predicate = (!exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_5 : Operation 432 [1/2] (1.75ns)   --->   "%A7_load = load float* %A7_addr, align 4" [Group_5/sample.c:1865]   --->   Operation 432 'load' 'A7_load' <Predicate = (!exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_5 : Operation 433 [1/1] (1.83ns)   --->   "%tmp_54 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load, float %A1_load, float %A2_load, float %A3_load, float %A4_load, float %A5_load, float %A6_load, float %A7_load, i64 %arrayNo1)" [Group_5/sample.c:1865]   --->   Operation 433 'mux' 'tmp_54' <Predicate = (!exitcond)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node tmp_625_i)   --->   "%tmp_623_i = select i1 %tmp_624_i, float 0xBFD3EDED60000000, float 0xBFE455C440000000" [Group_5/sample.c:1865]   --->   Operation 434 'select' 'tmp_623_i' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node tmp_625_i)   --->   "%tmp_62 = or i1 %tmp_624_i, %tmp_622_i" [Group_5/sample.c:1865]   --->   Operation 435 'or' 'tmp_62' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 436 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_625_i = select i1 %tmp_62, float %tmp_623_i, float %tmp_621_i" [Group_5/sample.c:1865]   --->   Operation 436 'select' 'tmp_625_i' <Predicate = (!exitcond)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node tmp_629_i)   --->   "%tmp_627_i = select i1 %tmp_628_i, float 0xBFD2F8EFE0000000, float 0x3FCDFB8E80000000" [Group_5/sample.c:1865]   --->   Operation 437 'select' 'tmp_627_i' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node tmp_629_i)   --->   "%tmp_63 = or i1 %tmp_628_i, %tmp_626_i" [Group_5/sample.c:1865]   --->   Operation 438 'or' 'tmp_63' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 439 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_629_i = select i1 %tmp_63, float %tmp_627_i, float %tmp_625_i" [Group_5/sample.c:1865]   --->   Operation 439 'select' 'tmp_629_i' <Predicate = (!exitcond)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 440 [1/1] (1.21ns)   --->   "%tmp_630_i = icmp eq i4 %tmp_32, -7" [Group_5/sample.c:1865]   --->   Operation 440 'icmp' 'tmp_630_i' <Predicate = (!exitcond)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 441 [1/1] (1.21ns)   --->   "%tmp_632_i = icmp eq i4 %tmp_32, -6" [Group_5/sample.c:1865]   --->   Operation 441 'icmp' 'tmp_632_i' <Predicate = (!exitcond)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node tmp_633_i)   --->   "%tmp_631_i = select i1 %tmp_632_i, float 0x3FD20F95C0000000, float 0xBFDD914080000000" [Group_5/sample.c:1865]   --->   Operation 442 'select' 'tmp_631_i' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node tmp_633_i)   --->   "%tmp_65 = or i1 %tmp_632_i, %tmp_630_i" [Group_5/sample.c:1865]   --->   Operation 443 'or' 'tmp_65' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 444 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_633_i = select i1 %tmp_65, float %tmp_631_i, float %tmp_629_i" [Group_5/sample.c:1865]   --->   Operation 444 'select' 'tmp_633_i' <Predicate = (!exitcond)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 445 [1/1] (1.21ns)   --->   "%tmp_634_i = icmp eq i4 %tmp_32, -5" [Group_5/sample.c:1865]   --->   Operation 445 'icmp' 'tmp_634_i' <Predicate = (!exitcond)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 446 [1/1] (1.21ns)   --->   "%tmp_636_i = icmp eq i4 %tmp_32, -4" [Group_5/sample.c:1865]   --->   Operation 446 'icmp' 'tmp_636_i' <Predicate = (!exitcond)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node tmp_637_i)   --->   "%tmp_635_i = select i1 %tmp_636_i, float 0x3FA2D46C60000000, float 0x3FC703A460000000" [Group_5/sample.c:1865]   --->   Operation 447 'select' 'tmp_635_i' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node tmp_637_i)   --->   "%tmp_68 = or i1 %tmp_636_i, %tmp_634_i" [Group_5/sample.c:1865]   --->   Operation 448 'or' 'tmp_68' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 449 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_637_i = select i1 %tmp_68, float %tmp_635_i, float %tmp_633_i" [Group_5/sample.c:1865]   --->   Operation 449 'select' 'tmp_637_i' <Predicate = (!exitcond)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 450 [1/1] (1.21ns)   --->   "%tmp_638_i = icmp eq i4 %tmp_32, -3" [Group_5/sample.c:1865]   --->   Operation 450 'icmp' 'tmp_638_i' <Predicate = (!exitcond)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 451 [1/1] (1.21ns)   --->   "%tmp_640_i = icmp eq i4 %tmp_32, -2" [Group_5/sample.c:1865]   --->   Operation 451 'icmp' 'tmp_640_i' <Predicate = (!exitcond)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node merge_i)   --->   "%tmp_639_i = select i1 %tmp_640_i, float 0xBFAD0FAD80000000, float 0x3FDC5862A0000000" [Group_5/sample.c:1865]   --->   Operation 452 'select' 'tmp_639_i' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node merge_i)   --->   "%tmp_69 = or i1 %tmp_640_i, %tmp_638_i" [Group_5/sample.c:1865]   --->   Operation 453 'or' 'tmp_69' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 454 [1/1] (0.80ns) (out node of the LUT)   --->   "%merge_i = select i1 %tmp_69, float %tmp_639_i, float %tmp_637_i" [Group_5/sample.c:1865]   --->   Operation 454 'select' 'merge_i' <Predicate = (!exitcond)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.65>
ST_6 : Operation 455 [5/5] (3.65ns)   --->   "%tmp_33 = fmul float %tmp_54, %merge_i" [Group_5/sample.c:1869]   --->   Operation 455 'fmul' 'tmp_33' <Predicate = (!exitcond)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.65>
ST_7 : Operation 456 [4/5] (3.65ns)   --->   "%tmp_33 = fmul float %tmp_54, %merge_i" [Group_5/sample.c:1869]   --->   Operation 456 'fmul' 'tmp_33' <Predicate = (!exitcond)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.65>
ST_8 : Operation 457 [3/5] (3.65ns)   --->   "%tmp_33 = fmul float %tmp_54, %merge_i" [Group_5/sample.c:1869]   --->   Operation 457 'fmul' 'tmp_33' <Predicate = (!exitcond)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.65>
ST_9 : Operation 458 [2/5] (3.65ns)   --->   "%tmp_33 = fmul float %tmp_54, %merge_i" [Group_5/sample.c:1869]   --->   Operation 458 'fmul' 'tmp_33' <Predicate = (!exitcond)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.65>
ST_10 : Operation 459 [1/5] (3.65ns)   --->   "%tmp_33 = fmul float %tmp_54, %merge_i" [Group_5/sample.c:1869]   --->   Operation 459 'fmul' 'tmp_33' <Predicate = (!exitcond)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.29>
ST_11 : Operation 460 [8/8] (3.29ns)   --->   "%sum_1 = fadd float %sum1, %tmp_33" [Group_5/sample.c:1869]   --->   Operation 460 'fadd' 'sum_1' <Predicate = (!exitcond)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.29>
ST_12 : Operation 461 [7/8] (3.29ns)   --->   "%sum_1 = fadd float %sum1, %tmp_33" [Group_5/sample.c:1869]   --->   Operation 461 'fadd' 'sum_1' <Predicate = (!exitcond)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.29>
ST_13 : Operation 462 [6/8] (3.29ns)   --->   "%sum_1 = fadd float %sum1, %tmp_33" [Group_5/sample.c:1869]   --->   Operation 462 'fadd' 'sum_1' <Predicate = (!exitcond)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.29>
ST_14 : Operation 463 [5/8] (3.29ns)   --->   "%sum_1 = fadd float %sum1, %tmp_33" [Group_5/sample.c:1869]   --->   Operation 463 'fadd' 'sum_1' <Predicate = (!exitcond)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.29>
ST_15 : Operation 464 [4/8] (3.29ns)   --->   "%sum_1 = fadd float %sum1, %tmp_33" [Group_5/sample.c:1869]   --->   Operation 464 'fadd' 'sum_1' <Predicate = (!exitcond)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.29>
ST_16 : Operation 465 [3/8] (3.29ns)   --->   "%sum_1 = fadd float %sum1, %tmp_33" [Group_5/sample.c:1869]   --->   Operation 465 'fadd' 'sum_1' <Predicate = (!exitcond)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.29>
ST_17 : Operation 466 [2/8] (3.29ns)   --->   "%sum_1 = fadd float %sum1, %tmp_33" [Group_5/sample.c:1869]   --->   Operation 466 'fadd' 'sum_1' <Predicate = (!exitcond)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.29>
ST_18 : Operation 467 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 467 'specregionbegin' 'tmp_s' <Predicate = (!exitcond)> <Delay = 0.00>
ST_18 : Operation 468 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 468 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_18 : Operation 469 [1/8] (3.29ns)   --->   "%sum_1 = fadd float %sum1, %tmp_33" [Group_5/sample.c:1869]   --->   Operation 469 'fadd' 'sum_1' <Predicate = (!exitcond)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 470 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_s)" [Group_5/sample.c:1870]   --->   Operation 470 'specregionend' 'empty_30' <Predicate = (!exitcond)> <Delay = 0.00>
ST_18 : Operation 471 [1/1] (0.00ns)   --->   "br label %.preheader31" [Group_5/sample.c:1865]   --->   Operation 471 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 19 <SV = 4> <Delay = 2.34>
ST_19 : Operation 472 [1/1] (1.75ns)   --->   "store float %sum1, float* %C_addr, align 4" [Group_5/sample.c:1871]   --->   Operation 472 'store' <Predicate = (!exitcond1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_19 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node exitcond1_0_1)   --->   "%j_14_0_s = or i64 %j, 1" [Group_5/sample.c:1860]   --->   Operation 473 'or' 'j_14_0_s' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_19 : Operation 474 [1/1] (2.34ns) (out node of the LUT)   --->   "%exitcond1_0_1 = icmp eq i64 %j_14_0_s, 1" [Group_5/sample.c:1860]   --->   Operation 474 'icmp' 'exitcond1_0_1' <Predicate = (!exitcond1)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 475 [1/1] (0.00ns)   --->   "br i1 %exitcond1_0_1, label %16, label %.preheader30.preheader" [Group_5/sample.c:1860]   --->   Operation 475 'br' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_19 : Operation 476 [1/1] (1.35ns)   --->   "br label %.preheader30" [Group_5/sample.c:1865]   --->   Operation 476 'br' <Predicate = (!exitcond1 & !exitcond1_0_1)> <Delay = 1.35>
ST_19 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node exitcond2_1)   --->   "%i_33_s = or i64 %i, 1" [Group_5/sample.c:1855]   --->   Operation 477 'or' 'i_33_s' <Predicate = (exitcond1) | (exitcond1_0_1)> <Delay = 0.00>
ST_19 : Operation 478 [1/1] (2.34ns) (out node of the LUT)   --->   "%exitcond2_1 = icmp eq i64 %i_33_s, %outrows_cast" [Group_5/sample.c:1855]   --->   Operation 478 'icmp' 'exitcond2_1' <Predicate = (exitcond1) | (exitcond1_0_1)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 479 [1/1] (0.00ns)   --->   "br i1 %exitcond2_1, label %62, label %.preheader34.preheader" [Group_5/sample.c:1855]   --->   Operation 479 'br' <Predicate = (exitcond1) | (exitcond1_0_1)> <Delay = 0.00>
ST_19 : Operation 480 [1/1] (1.35ns)   --->   "br label %.preheader34" [Group_5/sample.c:1860]   --->   Operation 480 'br' <Predicate = (exitcond1 & !exitcond2_1) | (exitcond1_0_1 & !exitcond2_1)> <Delay = 1.35>

State 20 <SV = 5> <Delay = 1.75>
ST_20 : Operation 481 [1/1] (0.00ns)   --->   "%k_0_1 = phi i5 [ %k_2_0_1, %4 ], [ 0, %.preheader30.preheader ]" [Group_5/sample.c:1865]   --->   Operation 481 'phi' 'k_0_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 482 [1/1] (1.21ns)   --->   "%exitcond_0_1 = icmp eq i5 %k_0_1, -16" [Group_5/sample.c:1865]   --->   Operation 482 'icmp' 'exitcond_0_1' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 483 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 483 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 484 [1/1] (1.54ns)   --->   "%k_2_0_1 = add i5 %k_0_1, 1" [Group_5/sample.c:1865]   --->   Operation 484 'add' 'k_2_0_1' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 485 [1/1] (0.00ns)   --->   "br i1 %exitcond_0_1, label %.preheader29.preheader, label %4" [Group_5/sample.c:1865]   --->   Operation 485 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 486 [1/1] (0.00ns)   --->   "%tmp_124 = trunc i5 %k_0_1 to i3" [Group_5/sample.c:1865]   --->   Operation 486 'trunc' 'tmp_124' <Predicate = (!exitcond_0_1)> <Delay = 0.00>
ST_20 : Operation 487 [1/1] (0.00ns)   --->   "%tmp_14 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %k_0_1, i32 3, i32 4)" [Group_5/sample.c:1865]   --->   Operation 487 'partselect' 'tmp_14' <Predicate = (!exitcond_0_1)> <Delay = 0.00>
ST_20 : Operation 488 [1/1] (0.00ns)   --->   "%newIndex7_cast = zext i2 %tmp_14 to i64" [Group_5/sample.c:1865]   --->   Operation 488 'zext' 'newIndex7_cast' <Predicate = (!exitcond_0_1)> <Delay = 0.00>
ST_20 : Operation 489 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr [2 x float]* %A, i64 0, i64 %newIndex7_cast" [Group_5/sample.c:1865]   --->   Operation 489 'getelementptr' 'A_addr_1' <Predicate = (!exitcond_0_1)> <Delay = 0.00>
ST_20 : Operation 490 [2/2] (1.75ns)   --->   "%A_load_1 = load float* %A_addr_1, align 4" [Group_5/sample.c:1865]   --->   Operation 490 'load' 'A_load_1' <Predicate = (!exitcond_0_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_20 : Operation 491 [1/1] (0.00ns)   --->   "%A1_addr_1 = getelementptr [2 x float]* %A1, i64 0, i64 %newIndex7_cast" [Group_5/sample.c:1865]   --->   Operation 491 'getelementptr' 'A1_addr_1' <Predicate = (!exitcond_0_1)> <Delay = 0.00>
ST_20 : Operation 492 [2/2] (1.75ns)   --->   "%A1_load_1 = load float* %A1_addr_1, align 4" [Group_5/sample.c:1865]   --->   Operation 492 'load' 'A1_load_1' <Predicate = (!exitcond_0_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_20 : Operation 493 [1/1] (0.00ns)   --->   "%A2_addr_1 = getelementptr [2 x float]* %A2, i64 0, i64 %newIndex7_cast" [Group_5/sample.c:1865]   --->   Operation 493 'getelementptr' 'A2_addr_1' <Predicate = (!exitcond_0_1)> <Delay = 0.00>
ST_20 : Operation 494 [2/2] (1.75ns)   --->   "%A2_load_1 = load float* %A2_addr_1, align 4" [Group_5/sample.c:1865]   --->   Operation 494 'load' 'A2_load_1' <Predicate = (!exitcond_0_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_20 : Operation 495 [1/1] (0.00ns)   --->   "%A3_addr_1 = getelementptr [2 x float]* %A3, i64 0, i64 %newIndex7_cast" [Group_5/sample.c:1865]   --->   Operation 495 'getelementptr' 'A3_addr_1' <Predicate = (!exitcond_0_1)> <Delay = 0.00>
ST_20 : Operation 496 [2/2] (1.75ns)   --->   "%A3_load_1 = load float* %A3_addr_1, align 4" [Group_5/sample.c:1865]   --->   Operation 496 'load' 'A3_load_1' <Predicate = (!exitcond_0_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_20 : Operation 497 [1/1] (0.00ns)   --->   "%A4_addr_1 = getelementptr [2 x float]* %A4, i64 0, i64 %newIndex7_cast" [Group_5/sample.c:1865]   --->   Operation 497 'getelementptr' 'A4_addr_1' <Predicate = (!exitcond_0_1)> <Delay = 0.00>
ST_20 : Operation 498 [2/2] (1.75ns)   --->   "%A4_load_1 = load float* %A4_addr_1, align 4" [Group_5/sample.c:1865]   --->   Operation 498 'load' 'A4_load_1' <Predicate = (!exitcond_0_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_20 : Operation 499 [1/1] (0.00ns)   --->   "%A5_addr_1 = getelementptr [2 x float]* %A5, i64 0, i64 %newIndex7_cast" [Group_5/sample.c:1865]   --->   Operation 499 'getelementptr' 'A5_addr_1' <Predicate = (!exitcond_0_1)> <Delay = 0.00>
ST_20 : Operation 500 [2/2] (1.75ns)   --->   "%A5_load_1 = load float* %A5_addr_1, align 4" [Group_5/sample.c:1865]   --->   Operation 500 'load' 'A5_load_1' <Predicate = (!exitcond_0_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_20 : Operation 501 [1/1] (0.00ns)   --->   "%A6_addr_1 = getelementptr [2 x float]* %A6, i64 0, i64 %newIndex7_cast" [Group_5/sample.c:1865]   --->   Operation 501 'getelementptr' 'A6_addr_1' <Predicate = (!exitcond_0_1)> <Delay = 0.00>
ST_20 : Operation 502 [2/2] (1.75ns)   --->   "%A6_load_1 = load float* %A6_addr_1, align 4" [Group_5/sample.c:1865]   --->   Operation 502 'load' 'A6_load_1' <Predicate = (!exitcond_0_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_20 : Operation 503 [1/1] (0.00ns)   --->   "%A7_addr_1 = getelementptr [2 x float]* %A7, i64 0, i64 %newIndex7_cast" [Group_5/sample.c:1865]   --->   Operation 503 'getelementptr' 'A7_addr_1' <Predicate = (!exitcond_0_1)> <Delay = 0.00>
ST_20 : Operation 504 [2/2] (1.75ns)   --->   "%A7_load_1 = load float* %A7_addr_1, align 4" [Group_5/sample.c:1865]   --->   Operation 504 'load' 'A7_load_1' <Predicate = (!exitcond_0_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>

State 21 <SV = 6> <Delay = 3.58>
ST_21 : Operation 505 [1/1] (0.00ns)   --->   "%tmp_34 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 505 'specregionbegin' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 506 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 506 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 507 [1/1] (0.00ns)   --->   "%arrayNo2 = zext i3 %tmp_124 to i64" [Group_5/sample.c:1865]   --->   Operation 507 'zext' 'arrayNo2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 508 [1/2] (1.75ns)   --->   "%A_load_1 = load float* %A_addr_1, align 4" [Group_5/sample.c:1865]   --->   Operation 508 'load' 'A_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_21 : Operation 509 [1/2] (1.75ns)   --->   "%A1_load_1 = load float* %A1_addr_1, align 4" [Group_5/sample.c:1865]   --->   Operation 509 'load' 'A1_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_21 : Operation 510 [1/2] (1.75ns)   --->   "%A2_load_1 = load float* %A2_addr_1, align 4" [Group_5/sample.c:1865]   --->   Operation 510 'load' 'A2_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_21 : Operation 511 [1/2] (1.75ns)   --->   "%A3_load_1 = load float* %A3_addr_1, align 4" [Group_5/sample.c:1865]   --->   Operation 511 'load' 'A3_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_21 : Operation 512 [1/2] (1.75ns)   --->   "%A4_load_1 = load float* %A4_addr_1, align 4" [Group_5/sample.c:1865]   --->   Operation 512 'load' 'A4_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_21 : Operation 513 [1/2] (1.75ns)   --->   "%A5_load_1 = load float* %A5_addr_1, align 4" [Group_5/sample.c:1865]   --->   Operation 513 'load' 'A5_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_21 : Operation 514 [1/2] (1.75ns)   --->   "%A6_load_1 = load float* %A6_addr_1, align 4" [Group_5/sample.c:1865]   --->   Operation 514 'load' 'A6_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_21 : Operation 515 [1/2] (1.75ns)   --->   "%A7_load_1 = load float* %A7_addr_1, align 4" [Group_5/sample.c:1865]   --->   Operation 515 'load' 'A7_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_21 : Operation 516 [1/1] (1.83ns)   --->   "%tmp_84 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_1, float %A1_load_1, float %A2_load_1, float %A3_load_1, float %A4_load_1, float %A5_load_1, float %A6_load_1, float %A7_load_1, i64 %arrayNo2)" [Group_5/sample.c:1865]   --->   Operation 516 'mux' 'tmp_84' <Predicate = true> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 517 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_34)" [Group_5/sample.c:1870]   --->   Operation 517 'specregionend' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 518 [1/1] (0.00ns)   --->   "br label %.preheader30" [Group_5/sample.c:1865]   --->   Operation 518 'br' <Predicate = true> <Delay = 0.00>

State 22 <SV = 6> <Delay = 1.35>
ST_22 : Operation 519 [1/1] (1.35ns)   --->   "br label %.preheader29" [Group_5/sample.c:1865]   --->   Operation 519 'br' <Predicate = true> <Delay = 1.35>

State 23 <SV = 7> <Delay = 1.75>
ST_23 : Operation 520 [1/1] (0.00ns)   --->   "%k_0_2 = phi i5 [ %k_2_0_2, %5 ], [ 0, %.preheader29.preheader ]" [Group_5/sample.c:1865]   --->   Operation 520 'phi' 'k_0_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 521 [1/1] (1.21ns)   --->   "%exitcond_0_2 = icmp eq i5 %k_0_2, -16" [Group_5/sample.c:1865]   --->   Operation 521 'icmp' 'exitcond_0_2' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 522 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 522 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 523 [1/1] (1.54ns)   --->   "%k_2_0_2 = add i5 %k_0_2, 1" [Group_5/sample.c:1865]   --->   Operation 523 'add' 'k_2_0_2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 524 [1/1] (0.00ns)   --->   "br i1 %exitcond_0_2, label %.preheader28.preheader, label %5" [Group_5/sample.c:1865]   --->   Operation 524 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 525 [1/1] (0.00ns)   --->   "%tmp_136 = trunc i5 %k_0_2 to i3" [Group_5/sample.c:1865]   --->   Operation 525 'trunc' 'tmp_136' <Predicate = (!exitcond_0_2)> <Delay = 0.00>
ST_23 : Operation 526 [1/1] (0.00ns)   --->   "%tmp_15 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %k_0_2, i32 3, i32 4)" [Group_5/sample.c:1865]   --->   Operation 526 'partselect' 'tmp_15' <Predicate = (!exitcond_0_2)> <Delay = 0.00>
ST_23 : Operation 527 [1/1] (0.00ns)   --->   "%newIndex9_cast = zext i2 %tmp_15 to i64" [Group_5/sample.c:1865]   --->   Operation 527 'zext' 'newIndex9_cast' <Predicate = (!exitcond_0_2)> <Delay = 0.00>
ST_23 : Operation 528 [1/1] (0.00ns)   --->   "%A_addr_2 = getelementptr [2 x float]* %A, i64 0, i64 %newIndex9_cast" [Group_5/sample.c:1865]   --->   Operation 528 'getelementptr' 'A_addr_2' <Predicate = (!exitcond_0_2)> <Delay = 0.00>
ST_23 : Operation 529 [2/2] (1.75ns)   --->   "%A_load_2 = load float* %A_addr_2, align 4" [Group_5/sample.c:1865]   --->   Operation 529 'load' 'A_load_2' <Predicate = (!exitcond_0_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_23 : Operation 530 [1/1] (0.00ns)   --->   "%A1_addr_2 = getelementptr [2 x float]* %A1, i64 0, i64 %newIndex9_cast" [Group_5/sample.c:1865]   --->   Operation 530 'getelementptr' 'A1_addr_2' <Predicate = (!exitcond_0_2)> <Delay = 0.00>
ST_23 : Operation 531 [2/2] (1.75ns)   --->   "%A1_load_2 = load float* %A1_addr_2, align 4" [Group_5/sample.c:1865]   --->   Operation 531 'load' 'A1_load_2' <Predicate = (!exitcond_0_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_23 : Operation 532 [1/1] (0.00ns)   --->   "%A2_addr_2 = getelementptr [2 x float]* %A2, i64 0, i64 %newIndex9_cast" [Group_5/sample.c:1865]   --->   Operation 532 'getelementptr' 'A2_addr_2' <Predicate = (!exitcond_0_2)> <Delay = 0.00>
ST_23 : Operation 533 [2/2] (1.75ns)   --->   "%A2_load_2 = load float* %A2_addr_2, align 4" [Group_5/sample.c:1865]   --->   Operation 533 'load' 'A2_load_2' <Predicate = (!exitcond_0_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_23 : Operation 534 [1/1] (0.00ns)   --->   "%A3_addr_2 = getelementptr [2 x float]* %A3, i64 0, i64 %newIndex9_cast" [Group_5/sample.c:1865]   --->   Operation 534 'getelementptr' 'A3_addr_2' <Predicate = (!exitcond_0_2)> <Delay = 0.00>
ST_23 : Operation 535 [2/2] (1.75ns)   --->   "%A3_load_2 = load float* %A3_addr_2, align 4" [Group_5/sample.c:1865]   --->   Operation 535 'load' 'A3_load_2' <Predicate = (!exitcond_0_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_23 : Operation 536 [1/1] (0.00ns)   --->   "%A4_addr_2 = getelementptr [2 x float]* %A4, i64 0, i64 %newIndex9_cast" [Group_5/sample.c:1865]   --->   Operation 536 'getelementptr' 'A4_addr_2' <Predicate = (!exitcond_0_2)> <Delay = 0.00>
ST_23 : Operation 537 [2/2] (1.75ns)   --->   "%A4_load_2 = load float* %A4_addr_2, align 4" [Group_5/sample.c:1865]   --->   Operation 537 'load' 'A4_load_2' <Predicate = (!exitcond_0_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_23 : Operation 538 [1/1] (0.00ns)   --->   "%A5_addr_2 = getelementptr [2 x float]* %A5, i64 0, i64 %newIndex9_cast" [Group_5/sample.c:1865]   --->   Operation 538 'getelementptr' 'A5_addr_2' <Predicate = (!exitcond_0_2)> <Delay = 0.00>
ST_23 : Operation 539 [2/2] (1.75ns)   --->   "%A5_load_2 = load float* %A5_addr_2, align 4" [Group_5/sample.c:1865]   --->   Operation 539 'load' 'A5_load_2' <Predicate = (!exitcond_0_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_23 : Operation 540 [1/1] (0.00ns)   --->   "%A6_addr_2 = getelementptr [2 x float]* %A6, i64 0, i64 %newIndex9_cast" [Group_5/sample.c:1865]   --->   Operation 540 'getelementptr' 'A6_addr_2' <Predicate = (!exitcond_0_2)> <Delay = 0.00>
ST_23 : Operation 541 [2/2] (1.75ns)   --->   "%A6_load_2 = load float* %A6_addr_2, align 4" [Group_5/sample.c:1865]   --->   Operation 541 'load' 'A6_load_2' <Predicate = (!exitcond_0_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_23 : Operation 542 [1/1] (0.00ns)   --->   "%A7_addr_2 = getelementptr [2 x float]* %A7, i64 0, i64 %newIndex9_cast" [Group_5/sample.c:1865]   --->   Operation 542 'getelementptr' 'A7_addr_2' <Predicate = (!exitcond_0_2)> <Delay = 0.00>
ST_23 : Operation 543 [2/2] (1.75ns)   --->   "%A7_load_2 = load float* %A7_addr_2, align 4" [Group_5/sample.c:1865]   --->   Operation 543 'load' 'A7_load_2' <Predicate = (!exitcond_0_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>

State 24 <SV = 8> <Delay = 3.58>
ST_24 : Operation 544 [1/1] (0.00ns)   --->   "%tmp_37 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 544 'specregionbegin' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 545 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 545 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 546 [1/1] (0.00ns)   --->   "%arrayNo3 = zext i3 %tmp_136 to i64" [Group_5/sample.c:1865]   --->   Operation 546 'zext' 'arrayNo3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 547 [1/2] (1.75ns)   --->   "%A_load_2 = load float* %A_addr_2, align 4" [Group_5/sample.c:1865]   --->   Operation 547 'load' 'A_load_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_24 : Operation 548 [1/2] (1.75ns)   --->   "%A1_load_2 = load float* %A1_addr_2, align 4" [Group_5/sample.c:1865]   --->   Operation 548 'load' 'A1_load_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_24 : Operation 549 [1/2] (1.75ns)   --->   "%A2_load_2 = load float* %A2_addr_2, align 4" [Group_5/sample.c:1865]   --->   Operation 549 'load' 'A2_load_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_24 : Operation 550 [1/2] (1.75ns)   --->   "%A3_load_2 = load float* %A3_addr_2, align 4" [Group_5/sample.c:1865]   --->   Operation 550 'load' 'A3_load_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_24 : Operation 551 [1/2] (1.75ns)   --->   "%A4_load_2 = load float* %A4_addr_2, align 4" [Group_5/sample.c:1865]   --->   Operation 551 'load' 'A4_load_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_24 : Operation 552 [1/2] (1.75ns)   --->   "%A5_load_2 = load float* %A5_addr_2, align 4" [Group_5/sample.c:1865]   --->   Operation 552 'load' 'A5_load_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_24 : Operation 553 [1/2] (1.75ns)   --->   "%A6_load_2 = load float* %A6_addr_2, align 4" [Group_5/sample.c:1865]   --->   Operation 553 'load' 'A6_load_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_24 : Operation 554 [1/2] (1.75ns)   --->   "%A7_load_2 = load float* %A7_addr_2, align 4" [Group_5/sample.c:1865]   --->   Operation 554 'load' 'A7_load_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_24 : Operation 555 [1/1] (1.83ns)   --->   "%tmp_99 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_2, float %A1_load_2, float %A2_load_2, float %A3_load_2, float %A4_load_2, float %A5_load_2, float %A6_load_2, float %A7_load_2, i64 %arrayNo3)" [Group_5/sample.c:1865]   --->   Operation 555 'mux' 'tmp_99' <Predicate = true> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 556 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_37)" [Group_5/sample.c:1870]   --->   Operation 556 'specregionend' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 557 [1/1] (0.00ns)   --->   "br label %.preheader29" [Group_5/sample.c:1865]   --->   Operation 557 'br' <Predicate = true> <Delay = 0.00>

State 25 <SV = 8> <Delay = 1.35>
ST_25 : Operation 558 [1/1] (1.35ns)   --->   "br label %.preheader28" [Group_5/sample.c:1865]   --->   Operation 558 'br' <Predicate = true> <Delay = 1.35>

State 26 <SV = 9> <Delay = 1.75>
ST_26 : Operation 559 [1/1] (0.00ns)   --->   "%k_0_3 = phi i5 [ %k_2_0_3, %7 ], [ 0, %.preheader28.preheader ]" [Group_5/sample.c:1865]   --->   Operation 559 'phi' 'k_0_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 560 [1/1] (1.21ns)   --->   "%exitcond_0_3 = icmp eq i5 %k_0_3, -16" [Group_5/sample.c:1865]   --->   Operation 560 'icmp' 'exitcond_0_3' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 561 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 561 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 562 [1/1] (1.54ns)   --->   "%k_2_0_3 = add i5 %k_0_3, 1" [Group_5/sample.c:1865]   --->   Operation 562 'add' 'k_2_0_3' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 563 [1/1] (0.00ns)   --->   "br i1 %exitcond_0_3, label %6, label %7" [Group_5/sample.c:1865]   --->   Operation 563 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 564 [1/1] (0.00ns)   --->   "%tmp_166 = trunc i5 %k_0_3 to i3" [Group_5/sample.c:1865]   --->   Operation 564 'trunc' 'tmp_166' <Predicate = (!exitcond_0_3)> <Delay = 0.00>
ST_26 : Operation 565 [1/1] (0.00ns)   --->   "%tmp_16 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %k_0_3, i32 3, i32 4)" [Group_5/sample.c:1865]   --->   Operation 565 'partselect' 'tmp_16' <Predicate = (!exitcond_0_3)> <Delay = 0.00>
ST_26 : Operation 566 [1/1] (0.00ns)   --->   "%newIndex13_cast = zext i2 %tmp_16 to i64" [Group_5/sample.c:1865]   --->   Operation 566 'zext' 'newIndex13_cast' <Predicate = (!exitcond_0_3)> <Delay = 0.00>
ST_26 : Operation 567 [1/1] (0.00ns)   --->   "%A_addr_4 = getelementptr [2 x float]* %A, i64 0, i64 %newIndex13_cast" [Group_5/sample.c:1865]   --->   Operation 567 'getelementptr' 'A_addr_4' <Predicate = (!exitcond_0_3)> <Delay = 0.00>
ST_26 : Operation 568 [2/2] (1.75ns)   --->   "%A_load_4 = load float* %A_addr_4, align 4" [Group_5/sample.c:1865]   --->   Operation 568 'load' 'A_load_4' <Predicate = (!exitcond_0_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_26 : Operation 569 [1/1] (0.00ns)   --->   "%A1_addr_4 = getelementptr [2 x float]* %A1, i64 0, i64 %newIndex13_cast" [Group_5/sample.c:1865]   --->   Operation 569 'getelementptr' 'A1_addr_4' <Predicate = (!exitcond_0_3)> <Delay = 0.00>
ST_26 : Operation 570 [2/2] (1.75ns)   --->   "%A1_load_4 = load float* %A1_addr_4, align 4" [Group_5/sample.c:1865]   --->   Operation 570 'load' 'A1_load_4' <Predicate = (!exitcond_0_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_26 : Operation 571 [1/1] (0.00ns)   --->   "%A2_addr_4 = getelementptr [2 x float]* %A2, i64 0, i64 %newIndex13_cast" [Group_5/sample.c:1865]   --->   Operation 571 'getelementptr' 'A2_addr_4' <Predicate = (!exitcond_0_3)> <Delay = 0.00>
ST_26 : Operation 572 [2/2] (1.75ns)   --->   "%A2_load_4 = load float* %A2_addr_4, align 4" [Group_5/sample.c:1865]   --->   Operation 572 'load' 'A2_load_4' <Predicate = (!exitcond_0_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_26 : Operation 573 [1/1] (0.00ns)   --->   "%A3_addr_4 = getelementptr [2 x float]* %A3, i64 0, i64 %newIndex13_cast" [Group_5/sample.c:1865]   --->   Operation 573 'getelementptr' 'A3_addr_4' <Predicate = (!exitcond_0_3)> <Delay = 0.00>
ST_26 : Operation 574 [2/2] (1.75ns)   --->   "%A3_load_4 = load float* %A3_addr_4, align 4" [Group_5/sample.c:1865]   --->   Operation 574 'load' 'A3_load_4' <Predicate = (!exitcond_0_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_26 : Operation 575 [1/1] (0.00ns)   --->   "%A4_addr_4 = getelementptr [2 x float]* %A4, i64 0, i64 %newIndex13_cast" [Group_5/sample.c:1865]   --->   Operation 575 'getelementptr' 'A4_addr_4' <Predicate = (!exitcond_0_3)> <Delay = 0.00>
ST_26 : Operation 576 [2/2] (1.75ns)   --->   "%A4_load_4 = load float* %A4_addr_4, align 4" [Group_5/sample.c:1865]   --->   Operation 576 'load' 'A4_load_4' <Predicate = (!exitcond_0_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_26 : Operation 577 [1/1] (0.00ns)   --->   "%A5_addr_4 = getelementptr [2 x float]* %A5, i64 0, i64 %newIndex13_cast" [Group_5/sample.c:1865]   --->   Operation 577 'getelementptr' 'A5_addr_4' <Predicate = (!exitcond_0_3)> <Delay = 0.00>
ST_26 : Operation 578 [2/2] (1.75ns)   --->   "%A5_load_4 = load float* %A5_addr_4, align 4" [Group_5/sample.c:1865]   --->   Operation 578 'load' 'A5_load_4' <Predicate = (!exitcond_0_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_26 : Operation 579 [1/1] (0.00ns)   --->   "%A6_addr_4 = getelementptr [2 x float]* %A6, i64 0, i64 %newIndex13_cast" [Group_5/sample.c:1865]   --->   Operation 579 'getelementptr' 'A6_addr_4' <Predicate = (!exitcond_0_3)> <Delay = 0.00>
ST_26 : Operation 580 [2/2] (1.75ns)   --->   "%A6_load_4 = load float* %A6_addr_4, align 4" [Group_5/sample.c:1865]   --->   Operation 580 'load' 'A6_load_4' <Predicate = (!exitcond_0_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_26 : Operation 581 [1/1] (0.00ns)   --->   "%A7_addr_4 = getelementptr [2 x float]* %A7, i64 0, i64 %newIndex13_cast" [Group_5/sample.c:1865]   --->   Operation 581 'getelementptr' 'A7_addr_4' <Predicate = (!exitcond_0_3)> <Delay = 0.00>
ST_26 : Operation 582 [2/2] (1.75ns)   --->   "%A7_load_4 = load float* %A7_addr_4, align 4" [Group_5/sample.c:1865]   --->   Operation 582 'load' 'A7_load_4' <Predicate = (!exitcond_0_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>

State 27 <SV = 10> <Delay = 3.58>
ST_27 : Operation 583 [1/1] (0.00ns)   --->   "%tmp_43 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 583 'specregionbegin' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 584 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 584 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 585 [1/1] (0.00ns)   --->   "%arrayNo5 = zext i3 %tmp_166 to i64" [Group_5/sample.c:1865]   --->   Operation 585 'zext' 'arrayNo5' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 586 [1/2] (1.75ns)   --->   "%A_load_4 = load float* %A_addr_4, align 4" [Group_5/sample.c:1865]   --->   Operation 586 'load' 'A_load_4' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_27 : Operation 587 [1/2] (1.75ns)   --->   "%A1_load_4 = load float* %A1_addr_4, align 4" [Group_5/sample.c:1865]   --->   Operation 587 'load' 'A1_load_4' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_27 : Operation 588 [1/2] (1.75ns)   --->   "%A2_load_4 = load float* %A2_addr_4, align 4" [Group_5/sample.c:1865]   --->   Operation 588 'load' 'A2_load_4' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_27 : Operation 589 [1/2] (1.75ns)   --->   "%A3_load_4 = load float* %A3_addr_4, align 4" [Group_5/sample.c:1865]   --->   Operation 589 'load' 'A3_load_4' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_27 : Operation 590 [1/2] (1.75ns)   --->   "%A4_load_4 = load float* %A4_addr_4, align 4" [Group_5/sample.c:1865]   --->   Operation 590 'load' 'A4_load_4' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_27 : Operation 591 [1/2] (1.75ns)   --->   "%A5_load_4 = load float* %A5_addr_4, align 4" [Group_5/sample.c:1865]   --->   Operation 591 'load' 'A5_load_4' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_27 : Operation 592 [1/2] (1.75ns)   --->   "%A6_load_4 = load float* %A6_addr_4, align 4" [Group_5/sample.c:1865]   --->   Operation 592 'load' 'A6_load_4' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_27 : Operation 593 [1/2] (1.75ns)   --->   "%A7_load_4 = load float* %A7_addr_4, align 4" [Group_5/sample.c:1865]   --->   Operation 593 'load' 'A7_load_4' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_27 : Operation 594 [1/1] (1.83ns)   --->   "%tmp_134 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_4, float %A1_load_4, float %A2_load_4, float %A3_load_4, float %A4_load_4, float %A5_load_4, float %A6_load_4, float %A7_load_4, i64 %arrayNo5)" [Group_5/sample.c:1865]   --->   Operation 594 'mux' 'tmp_134' <Predicate = true> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 595 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_43)" [Group_5/sample.c:1870]   --->   Operation 595 'specregionend' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 596 [1/1] (0.00ns)   --->   "br label %.preheader28" [Group_5/sample.c:1865]   --->   Operation 596 'br' <Predicate = true> <Delay = 0.00>

State 28 <SV = 10> <Delay = 1.35>
ST_28 : Operation 597 [1/1] (0.00ns)   --->   "%j_14_0_3 = or i4 %tmp_100, 4" [Group_5/sample.c:1860]   --->   Operation 597 'or' 'j_14_0_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 598 [1/1] (1.35ns)   --->   "br label %.preheader27" [Group_5/sample.c:1860]   --->   Operation 598 'br' <Predicate = true> <Delay = 1.35>

State 29 <SV = 11> <Delay = 4.30>
ST_29 : Operation 599 [1/1] (0.00ns)   --->   "%sum1_0_4 = phi float [ %sum_1_0_4, %9 ], [ 0xBFA3F6A9E0000000, %6 ]" [Group_5/sample.c:1869]   --->   Operation 599 'phi' 'sum1_0_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 600 [1/1] (0.00ns)   --->   "%k_0_4 = phi i5 [ %k_2_0_4, %9 ], [ 0, %6 ]" [Group_5/sample.c:1865]   --->   Operation 600 'phi' 'k_0_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 601 [1/1] (1.21ns)   --->   "%exitcond_0_4 = icmp eq i5 %k_0_4, -16" [Group_5/sample.c:1865]   --->   Operation 601 'icmp' 'exitcond_0_4' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 602 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 602 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 603 [1/1] (1.54ns)   --->   "%k_2_0_4 = add i5 %k_0_4, 1" [Group_5/sample.c:1865]   --->   Operation 603 'add' 'k_2_0_4' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 604 [1/1] (0.00ns)   --->   "br i1 %exitcond_0_4, label %8, label %9" [Group_5/sample.c:1865]   --->   Operation 604 'br' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 605 [1/1] (0.00ns)   --->   "%tmp_184 = trunc i5 %k_0_4 to i4" [Group_5/sample.c:1865]   --->   Operation 605 'trunc' 'tmp_184' <Predicate = (!exitcond_0_4)> <Delay = 0.00>
ST_29 : Operation 606 [1/1] (0.00ns)   --->   "%tmp_289 = trunc i5 %k_0_4 to i3" [Group_5/sample.c:1865]   --->   Operation 606 'trunc' 'tmp_289' <Predicate = (!exitcond_0_4)> <Delay = 0.00>
ST_29 : Operation 607 [1/1] (0.00ns)   --->   "%tmp_17 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %k_0_4, i32 3, i32 4)" [Group_5/sample.c:1865]   --->   Operation 607 'partselect' 'tmp_17' <Predicate = (!exitcond_0_4)> <Delay = 0.00>
ST_29 : Operation 608 [1/1] (0.00ns)   --->   "%newIndex17_cast = zext i2 %tmp_17 to i64" [Group_5/sample.c:1865]   --->   Operation 608 'zext' 'newIndex17_cast' <Predicate = (!exitcond_0_4)> <Delay = 0.00>
ST_29 : Operation 609 [1/1] (0.00ns)   --->   "%A_addr_6 = getelementptr [2 x float]* %A, i64 0, i64 %newIndex17_cast" [Group_5/sample.c:1865]   --->   Operation 609 'getelementptr' 'A_addr_6' <Predicate = (!exitcond_0_4)> <Delay = 0.00>
ST_29 : Operation 610 [2/2] (1.75ns)   --->   "%A_load_6 = load float* %A_addr_6, align 4" [Group_5/sample.c:1865]   --->   Operation 610 'load' 'A_load_6' <Predicate = (!exitcond_0_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_29 : Operation 611 [1/1] (0.00ns)   --->   "%A1_addr_6 = getelementptr [2 x float]* %A1, i64 0, i64 %newIndex17_cast" [Group_5/sample.c:1865]   --->   Operation 611 'getelementptr' 'A1_addr_6' <Predicate = (!exitcond_0_4)> <Delay = 0.00>
ST_29 : Operation 612 [2/2] (1.75ns)   --->   "%A1_load_6 = load float* %A1_addr_6, align 4" [Group_5/sample.c:1865]   --->   Operation 612 'load' 'A1_load_6' <Predicate = (!exitcond_0_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_29 : Operation 613 [1/1] (0.00ns)   --->   "%A2_addr_6 = getelementptr [2 x float]* %A2, i64 0, i64 %newIndex17_cast" [Group_5/sample.c:1865]   --->   Operation 613 'getelementptr' 'A2_addr_6' <Predicate = (!exitcond_0_4)> <Delay = 0.00>
ST_29 : Operation 614 [2/2] (1.75ns)   --->   "%A2_load_6 = load float* %A2_addr_6, align 4" [Group_5/sample.c:1865]   --->   Operation 614 'load' 'A2_load_6' <Predicate = (!exitcond_0_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_29 : Operation 615 [1/1] (0.00ns)   --->   "%A3_addr_6 = getelementptr [2 x float]* %A3, i64 0, i64 %newIndex17_cast" [Group_5/sample.c:1865]   --->   Operation 615 'getelementptr' 'A3_addr_6' <Predicate = (!exitcond_0_4)> <Delay = 0.00>
ST_29 : Operation 616 [2/2] (1.75ns)   --->   "%A3_load_6 = load float* %A3_addr_6, align 4" [Group_5/sample.c:1865]   --->   Operation 616 'load' 'A3_load_6' <Predicate = (!exitcond_0_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_29 : Operation 617 [1/1] (0.00ns)   --->   "%A4_addr_6 = getelementptr [2 x float]* %A4, i64 0, i64 %newIndex17_cast" [Group_5/sample.c:1865]   --->   Operation 617 'getelementptr' 'A4_addr_6' <Predicate = (!exitcond_0_4)> <Delay = 0.00>
ST_29 : Operation 618 [2/2] (1.75ns)   --->   "%A4_load_6 = load float* %A4_addr_6, align 4" [Group_5/sample.c:1865]   --->   Operation 618 'load' 'A4_load_6' <Predicate = (!exitcond_0_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_29 : Operation 619 [1/1] (0.00ns)   --->   "%A5_addr_6 = getelementptr [2 x float]* %A5, i64 0, i64 %newIndex17_cast" [Group_5/sample.c:1865]   --->   Operation 619 'getelementptr' 'A5_addr_6' <Predicate = (!exitcond_0_4)> <Delay = 0.00>
ST_29 : Operation 620 [2/2] (1.75ns)   --->   "%A5_load_6 = load float* %A5_addr_6, align 4" [Group_5/sample.c:1865]   --->   Operation 620 'load' 'A5_load_6' <Predicate = (!exitcond_0_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_29 : Operation 621 [1/1] (0.00ns)   --->   "%A6_addr_6 = getelementptr [2 x float]* %A6, i64 0, i64 %newIndex17_cast" [Group_5/sample.c:1865]   --->   Operation 621 'getelementptr' 'A6_addr_6' <Predicate = (!exitcond_0_4)> <Delay = 0.00>
ST_29 : Operation 622 [2/2] (1.75ns)   --->   "%A6_load_6 = load float* %A6_addr_6, align 4" [Group_5/sample.c:1865]   --->   Operation 622 'load' 'A6_load_6' <Predicate = (!exitcond_0_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_29 : Operation 623 [1/1] (0.00ns)   --->   "%A7_addr_6 = getelementptr [2 x float]* %A7, i64 0, i64 %newIndex17_cast" [Group_5/sample.c:1865]   --->   Operation 623 'getelementptr' 'A7_addr_6' <Predicate = (!exitcond_0_4)> <Delay = 0.00>
ST_29 : Operation 624 [2/2] (1.75ns)   --->   "%A7_load_6 = load float* %A7_addr_6, align 4" [Group_5/sample.c:1865]   --->   Operation 624 'load' 'A7_load_6' <Predicate = (!exitcond_0_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_29 : Operation 625 [1/1] (1.49ns)   --->   "%sum8_0_4 = add i4 %j_14_0_3, %tmp_184" [Group_5/sample.c:1860]   --->   Operation 625 'add' 'sum8_0_4' <Predicate = (!exitcond_0_4)> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 626 [1/1] (0.80ns)   --->   "%arrayNo_trunc8 = xor i3 %tmp_289, -4" [Group_5/sample.c:1865]   --->   Operation 626 'xor' 'arrayNo_trunc8' <Predicate = (!exitcond_0_4)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 627 [1/1] (0.00ns)   --->   "%tmp_290 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %sum8_0_4, i32 3)" [Group_5/sample.c:1860]   --->   Operation 627 'bitselect' 'tmp_290' <Predicate = (!exitcond_0_4)> <Delay = 0.00>
ST_29 : Operation 628 [1/1] (0.00ns)   --->   "%tmp_51 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %arrayNo_trunc8, i1 %tmp_290)" [Group_5/sample.c:1865]   --->   Operation 628 'bitconcatenate' 'tmp_51' <Predicate = (!exitcond_0_4)> <Delay = 0.00>
ST_29 : Operation 629 [1/1] (1.21ns)   --->   "%tmp_i6 = icmp eq i4 %tmp_51, 0" [Group_5/sample.c:1865]   --->   Operation 629 'icmp' 'tmp_i6' <Predicate = (!exitcond_0_4)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 630 [1/1] (0.00ns) (grouped into LUT with out node tmp_617_i5)   --->   "%tmp_i6_38 = select i1 %tmp_i6, float 0x3F93ED63C0000000, float 0x3FE29BDA40000000" [Group_5/sample.c:1865]   --->   Operation 630 'select' 'tmp_i6_38' <Predicate = (!exitcond_0_4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 631 [1/1] (1.21ns)   --->   "%tmp_614_i6 = icmp eq i4 %tmp_51, 1" [Group_5/sample.c:1865]   --->   Operation 631 'icmp' 'tmp_614_i6' <Predicate = (!exitcond_0_4)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 632 [1/1] (1.21ns)   --->   "%tmp_616_i6 = icmp eq i4 %tmp_51, 2" [Group_5/sample.c:1865]   --->   Operation 632 'icmp' 'tmp_616_i6' <Predicate = (!exitcond_0_4)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 633 [1/1] (0.00ns) (grouped into LUT with out node tmp_617_i5)   --->   "%tmp_615_i6 = select i1 %tmp_616_i6, float 0x3FE2372C60000000, float 0x3FE09868E0000000" [Group_5/sample.c:1865]   --->   Operation 633 'select' 'tmp_615_i6' <Predicate = (!exitcond_0_4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 634 [1/1] (0.00ns) (grouped into LUT with out node tmp_617_i5)   --->   "%tmp_82 = or i1 %tmp_616_i6, %tmp_614_i6" [Group_5/sample.c:1865]   --->   Operation 634 'or' 'tmp_82' <Predicate = (!exitcond_0_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 635 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_617_i5 = select i1 %tmp_82, float %tmp_615_i6, float %tmp_i6_38" [Group_5/sample.c:1865]   --->   Operation 635 'select' 'tmp_617_i5' <Predicate = (!exitcond_0_4)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 636 [1/1] (1.21ns)   --->   "%tmp_618_i5 = icmp eq i4 %tmp_51, 3" [Group_5/sample.c:1865]   --->   Operation 636 'icmp' 'tmp_618_i5' <Predicate = (!exitcond_0_4)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 637 [1/1] (1.21ns)   --->   "%tmp_620_i5 = icmp eq i4 %tmp_51, 4" [Group_5/sample.c:1865]   --->   Operation 637 'icmp' 'tmp_620_i5' <Predicate = (!exitcond_0_4)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 638 [1/1] (0.00ns) (grouped into LUT with out node tmp_621_i6)   --->   "%tmp_619_i5 = select i1 %tmp_620_i5, float 0x3FE06178C0000000, float 0x3FB370E260000000" [Group_5/sample.c:1865]   --->   Operation 638 'select' 'tmp_619_i5' <Predicate = (!exitcond_0_4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 639 [1/1] (0.00ns) (grouped into LUT with out node tmp_621_i6)   --->   "%tmp_86 = or i1 %tmp_620_i5, %tmp_618_i5" [Group_5/sample.c:1865]   --->   Operation 639 'or' 'tmp_86' <Predicate = (!exitcond_0_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 640 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_621_i6 = select i1 %tmp_86, float %tmp_619_i5, float %tmp_617_i5" [Group_5/sample.c:1865]   --->   Operation 640 'select' 'tmp_621_i6' <Predicate = (!exitcond_0_4)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 641 [1/1] (1.21ns)   --->   "%tmp_622_i6 = icmp eq i4 %tmp_51, 5" [Group_5/sample.c:1865]   --->   Operation 641 'icmp' 'tmp_622_i6' <Predicate = (!exitcond_0_4)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 642 [1/1] (1.21ns)   --->   "%tmp_624_i6 = icmp eq i4 %tmp_51, 6" [Group_5/sample.c:1865]   --->   Operation 642 'icmp' 'tmp_624_i6' <Predicate = (!exitcond_0_4)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 643 [1/1] (1.21ns)   --->   "%tmp_626_i6 = icmp eq i4 %tmp_51, 7" [Group_5/sample.c:1865]   --->   Operation 643 'icmp' 'tmp_626_i6' <Predicate = (!exitcond_0_4)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 644 [1/1] (1.21ns)   --->   "%tmp_628_i6 = icmp eq i4 %tmp_51, -8" [Group_5/sample.c:1865]   --->   Operation 644 'icmp' 'tmp_628_i6' <Predicate = (!exitcond_0_4)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 12> <Delay = 4.00>
ST_30 : Operation 645 [1/1] (0.00ns)   --->   "%arrayNo7 = zext i3 %tmp_289 to i64" [Group_5/sample.c:1865]   --->   Operation 645 'zext' 'arrayNo7' <Predicate = (!exitcond_0_4)> <Delay = 0.00>
ST_30 : Operation 646 [1/2] (1.75ns)   --->   "%A_load_6 = load float* %A_addr_6, align 4" [Group_5/sample.c:1865]   --->   Operation 646 'load' 'A_load_6' <Predicate = (!exitcond_0_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_30 : Operation 647 [1/2] (1.75ns)   --->   "%A1_load_6 = load float* %A1_addr_6, align 4" [Group_5/sample.c:1865]   --->   Operation 647 'load' 'A1_load_6' <Predicate = (!exitcond_0_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_30 : Operation 648 [1/2] (1.75ns)   --->   "%A2_load_6 = load float* %A2_addr_6, align 4" [Group_5/sample.c:1865]   --->   Operation 648 'load' 'A2_load_6' <Predicate = (!exitcond_0_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_30 : Operation 649 [1/2] (1.75ns)   --->   "%A3_load_6 = load float* %A3_addr_6, align 4" [Group_5/sample.c:1865]   --->   Operation 649 'load' 'A3_load_6' <Predicate = (!exitcond_0_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_30 : Operation 650 [1/2] (1.75ns)   --->   "%A4_load_6 = load float* %A4_addr_6, align 4" [Group_5/sample.c:1865]   --->   Operation 650 'load' 'A4_load_6' <Predicate = (!exitcond_0_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_30 : Operation 651 [1/2] (1.75ns)   --->   "%A5_load_6 = load float* %A5_addr_6, align 4" [Group_5/sample.c:1865]   --->   Operation 651 'load' 'A5_load_6' <Predicate = (!exitcond_0_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_30 : Operation 652 [1/2] (1.75ns)   --->   "%A6_load_6 = load float* %A6_addr_6, align 4" [Group_5/sample.c:1865]   --->   Operation 652 'load' 'A6_load_6' <Predicate = (!exitcond_0_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_30 : Operation 653 [1/2] (1.75ns)   --->   "%A7_load_6 = load float* %A7_addr_6, align 4" [Group_5/sample.c:1865]   --->   Operation 653 'load' 'A7_load_6' <Predicate = (!exitcond_0_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_30 : Operation 654 [1/1] (1.83ns)   --->   "%tmp_81 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_6, float %A1_load_6, float %A2_load_6, float %A3_load_6, float %A4_load_6, float %A5_load_6, float %A6_load_6, float %A7_load_6, i64 %arrayNo7)" [Group_5/sample.c:1865]   --->   Operation 654 'mux' 'tmp_81' <Predicate = (!exitcond_0_4)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 655 [1/1] (0.00ns) (grouped into LUT with out node tmp_625_i6)   --->   "%tmp_623_i6 = select i1 %tmp_624_i6, float 0xBFD3EDED60000000, float 0xBFE455C440000000" [Group_5/sample.c:1865]   --->   Operation 655 'select' 'tmp_623_i6' <Predicate = (!exitcond_0_4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 656 [1/1] (0.00ns) (grouped into LUT with out node tmp_625_i6)   --->   "%tmp_87 = or i1 %tmp_624_i6, %tmp_622_i6" [Group_5/sample.c:1865]   --->   Operation 656 'or' 'tmp_87' <Predicate = (!exitcond_0_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 657 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_625_i6 = select i1 %tmp_87, float %tmp_623_i6, float %tmp_621_i6" [Group_5/sample.c:1865]   --->   Operation 657 'select' 'tmp_625_i6' <Predicate = (!exitcond_0_4)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 658 [1/1] (0.00ns) (grouped into LUT with out node tmp_629_i6)   --->   "%tmp_627_i6 = select i1 %tmp_628_i6, float 0xBFD2F8EFE0000000, float 0x3FCDFB8E80000000" [Group_5/sample.c:1865]   --->   Operation 658 'select' 'tmp_627_i6' <Predicate = (!exitcond_0_4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 659 [1/1] (0.00ns) (grouped into LUT with out node tmp_629_i6)   --->   "%tmp_88 = or i1 %tmp_628_i6, %tmp_626_i6" [Group_5/sample.c:1865]   --->   Operation 659 'or' 'tmp_88' <Predicate = (!exitcond_0_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 660 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_629_i6 = select i1 %tmp_88, float %tmp_627_i6, float %tmp_625_i6" [Group_5/sample.c:1865]   --->   Operation 660 'select' 'tmp_629_i6' <Predicate = (!exitcond_0_4)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 661 [1/1] (1.21ns)   --->   "%tmp_630_i6 = icmp eq i4 %tmp_51, -7" [Group_5/sample.c:1865]   --->   Operation 661 'icmp' 'tmp_630_i6' <Predicate = (!exitcond_0_4)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 662 [1/1] (1.21ns)   --->   "%tmp_632_i6 = icmp eq i4 %tmp_51, -6" [Group_5/sample.c:1865]   --->   Operation 662 'icmp' 'tmp_632_i6' <Predicate = (!exitcond_0_4)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node tmp_633_i6)   --->   "%tmp_631_i6 = select i1 %tmp_632_i6, float 0x3FD20F95C0000000, float 0xBFDD914080000000" [Group_5/sample.c:1865]   --->   Operation 663 'select' 'tmp_631_i6' <Predicate = (!exitcond_0_4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 664 [1/1] (0.00ns) (grouped into LUT with out node tmp_633_i6)   --->   "%tmp_89 = or i1 %tmp_632_i6, %tmp_630_i6" [Group_5/sample.c:1865]   --->   Operation 664 'or' 'tmp_89' <Predicate = (!exitcond_0_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 665 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_633_i6 = select i1 %tmp_89, float %tmp_631_i6, float %tmp_629_i6" [Group_5/sample.c:1865]   --->   Operation 665 'select' 'tmp_633_i6' <Predicate = (!exitcond_0_4)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 666 [1/1] (1.21ns)   --->   "%tmp_634_i6 = icmp eq i4 %tmp_51, -5" [Group_5/sample.c:1865]   --->   Operation 666 'icmp' 'tmp_634_i6' <Predicate = (!exitcond_0_4)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 667 [1/1] (1.21ns)   --->   "%tmp_636_i6 = icmp eq i4 %tmp_51, -4" [Group_5/sample.c:1865]   --->   Operation 667 'icmp' 'tmp_636_i6' <Predicate = (!exitcond_0_4)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 668 [1/1] (0.00ns) (grouped into LUT with out node tmp_637_i6)   --->   "%tmp_635_i6 = select i1 %tmp_636_i6, float 0x3FA2D46C60000000, float 0x3FC703A460000000" [Group_5/sample.c:1865]   --->   Operation 668 'select' 'tmp_635_i6' <Predicate = (!exitcond_0_4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 669 [1/1] (0.00ns) (grouped into LUT with out node tmp_637_i6)   --->   "%tmp_90 = or i1 %tmp_636_i6, %tmp_634_i6" [Group_5/sample.c:1865]   --->   Operation 669 'or' 'tmp_90' <Predicate = (!exitcond_0_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 670 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_637_i6 = select i1 %tmp_90, float %tmp_635_i6, float %tmp_633_i6" [Group_5/sample.c:1865]   --->   Operation 670 'select' 'tmp_637_i6' <Predicate = (!exitcond_0_4)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 671 [1/1] (1.21ns)   --->   "%tmp_638_i6 = icmp eq i4 %tmp_51, -3" [Group_5/sample.c:1865]   --->   Operation 671 'icmp' 'tmp_638_i6' <Predicate = (!exitcond_0_4)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 672 [1/1] (1.21ns)   --->   "%tmp_640_i6 = icmp eq i4 %tmp_51, -2" [Group_5/sample.c:1865]   --->   Operation 672 'icmp' 'tmp_640_i6' <Predicate = (!exitcond_0_4)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 673 [1/1] (0.00ns) (grouped into LUT with out node merge_i6)   --->   "%tmp_639_i6 = select i1 %tmp_640_i6, float 0xBFAD0FAD80000000, float 0x3FDC5862A0000000" [Group_5/sample.c:1865]   --->   Operation 673 'select' 'tmp_639_i6' <Predicate = (!exitcond_0_4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 674 [1/1] (0.00ns) (grouped into LUT with out node merge_i6)   --->   "%tmp_92 = or i1 %tmp_640_i6, %tmp_638_i6" [Group_5/sample.c:1865]   --->   Operation 674 'or' 'tmp_92' <Predicate = (!exitcond_0_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 675 [1/1] (0.80ns) (out node of the LUT)   --->   "%merge_i6 = select i1 %tmp_92, float %tmp_639_i6, float %tmp_637_i6" [Group_5/sample.c:1865]   --->   Operation 675 'select' 'merge_i6' <Predicate = (!exitcond_0_4)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 31 <SV = 13> <Delay = 3.65>
ST_31 : Operation 676 [5/5] (3.65ns)   --->   "%tmp_36_0_4 = fmul float %tmp_81, %merge_i6" [Group_5/sample.c:1869]   --->   Operation 676 'fmul' 'tmp_36_0_4' <Predicate = (!exitcond_0_4)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 14> <Delay = 3.65>
ST_32 : Operation 677 [4/5] (3.65ns)   --->   "%tmp_36_0_4 = fmul float %tmp_81, %merge_i6" [Group_5/sample.c:1869]   --->   Operation 677 'fmul' 'tmp_36_0_4' <Predicate = (!exitcond_0_4)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 15> <Delay = 3.65>
ST_33 : Operation 678 [3/5] (3.65ns)   --->   "%tmp_36_0_4 = fmul float %tmp_81, %merge_i6" [Group_5/sample.c:1869]   --->   Operation 678 'fmul' 'tmp_36_0_4' <Predicate = (!exitcond_0_4)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 16> <Delay = 3.65>
ST_34 : Operation 679 [2/5] (3.65ns)   --->   "%tmp_36_0_4 = fmul float %tmp_81, %merge_i6" [Group_5/sample.c:1869]   --->   Operation 679 'fmul' 'tmp_36_0_4' <Predicate = (!exitcond_0_4)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 17> <Delay = 3.65>
ST_35 : Operation 680 [1/5] (3.65ns)   --->   "%tmp_36_0_4 = fmul float %tmp_81, %merge_i6" [Group_5/sample.c:1869]   --->   Operation 680 'fmul' 'tmp_36_0_4' <Predicate = (!exitcond_0_4)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 18> <Delay = 3.29>
ST_36 : Operation 681 [8/8] (3.29ns)   --->   "%sum_1_0_4 = fadd float %sum1_0_4, %tmp_36_0_4" [Group_5/sample.c:1869]   --->   Operation 681 'fadd' 'sum_1_0_4' <Predicate = (!exitcond_0_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 19> <Delay = 3.29>
ST_37 : Operation 682 [7/8] (3.29ns)   --->   "%sum_1_0_4 = fadd float %sum1_0_4, %tmp_36_0_4" [Group_5/sample.c:1869]   --->   Operation 682 'fadd' 'sum_1_0_4' <Predicate = (!exitcond_0_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 20> <Delay = 3.29>
ST_38 : Operation 683 [6/8] (3.29ns)   --->   "%sum_1_0_4 = fadd float %sum1_0_4, %tmp_36_0_4" [Group_5/sample.c:1869]   --->   Operation 683 'fadd' 'sum_1_0_4' <Predicate = (!exitcond_0_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 21> <Delay = 3.29>
ST_39 : Operation 684 [5/8] (3.29ns)   --->   "%sum_1_0_4 = fadd float %sum1_0_4, %tmp_36_0_4" [Group_5/sample.c:1869]   --->   Operation 684 'fadd' 'sum_1_0_4' <Predicate = (!exitcond_0_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 22> <Delay = 3.29>
ST_40 : Operation 685 [4/8] (3.29ns)   --->   "%sum_1_0_4 = fadd float %sum1_0_4, %tmp_36_0_4" [Group_5/sample.c:1869]   --->   Operation 685 'fadd' 'sum_1_0_4' <Predicate = (!exitcond_0_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 23> <Delay = 3.29>
ST_41 : Operation 686 [3/8] (3.29ns)   --->   "%sum_1_0_4 = fadd float %sum1_0_4, %tmp_36_0_4" [Group_5/sample.c:1869]   --->   Operation 686 'fadd' 'sum_1_0_4' <Predicate = (!exitcond_0_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 24> <Delay = 3.29>
ST_42 : Operation 687 [2/8] (3.29ns)   --->   "%sum_1_0_4 = fadd float %sum1_0_4, %tmp_36_0_4" [Group_5/sample.c:1869]   --->   Operation 687 'fadd' 'sum_1_0_4' <Predicate = (!exitcond_0_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 25> <Delay = 3.29>
ST_43 : Operation 688 [1/1] (0.00ns)   --->   "%tmp_49 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 688 'specregionbegin' 'tmp_49' <Predicate = (!exitcond_0_4)> <Delay = 0.00>
ST_43 : Operation 689 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 689 'specpipeline' <Predicate = (!exitcond_0_4)> <Delay = 0.00>
ST_43 : Operation 690 [1/8] (3.29ns)   --->   "%sum_1_0_4 = fadd float %sum1_0_4, %tmp_36_0_4" [Group_5/sample.c:1869]   --->   Operation 690 'fadd' 'sum_1_0_4' <Predicate = (!exitcond_0_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 691 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_49)" [Group_5/sample.c:1870]   --->   Operation 691 'specregionend' 'empty_39' <Predicate = (!exitcond_0_4)> <Delay = 0.00>
ST_43 : Operation 692 [1/1] (0.00ns)   --->   "br label %.preheader27" [Group_5/sample.c:1865]   --->   Operation 692 'br' <Predicate = (!exitcond_0_4)> <Delay = 0.00>

State 44 <SV = 12> <Delay = 1.75>
ST_44 : Operation 693 [1/1] (1.75ns)   --->   "store float %sum1_0_4, float* %C_addr, align 4" [Group_5/sample.c:1871]   --->   Operation 693 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_44 : Operation 694 [1/1] (0.00ns)   --->   "%j_14_0_4 = or i4 %tmp_100, 5" [Group_5/sample.c:1860]   --->   Operation 694 'or' 'j_14_0_4' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 695 [1/1] (1.35ns)   --->   "br label %.preheader26" [Group_5/sample.c:1860]   --->   Operation 695 'br' <Predicate = true> <Delay = 1.35>

State 45 <SV = 13> <Delay = 4.30>
ST_45 : Operation 696 [1/1] (0.00ns)   --->   "%sum1_0_5 = phi float [ %sum_1_0_5, %11 ], [ 0xBFA3F6A9E0000000, %8 ]" [Group_5/sample.c:1869]   --->   Operation 696 'phi' 'sum1_0_5' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 697 [1/1] (0.00ns)   --->   "%k_0_5 = phi i5 [ %k_2_0_5, %11 ], [ 0, %8 ]" [Group_5/sample.c:1865]   --->   Operation 697 'phi' 'k_0_5' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 698 [1/1] (1.21ns)   --->   "%exitcond_0_5 = icmp eq i5 %k_0_5, -16" [Group_5/sample.c:1865]   --->   Operation 698 'icmp' 'exitcond_0_5' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 699 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 699 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 700 [1/1] (1.54ns)   --->   "%k_2_0_5 = add i5 %k_0_5, 1" [Group_5/sample.c:1865]   --->   Operation 700 'add' 'k_2_0_5' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 701 [1/1] (0.00ns)   --->   "br i1 %exitcond_0_5, label %10, label %11" [Group_5/sample.c:1865]   --->   Operation 701 'br' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 702 [1/1] (0.00ns)   --->   "%tmp_294 = trunc i5 %k_0_5 to i4" [Group_5/sample.c:1865]   --->   Operation 702 'trunc' 'tmp_294' <Predicate = (!exitcond_0_5)> <Delay = 0.00>
ST_45 : Operation 703 [1/1] (0.00ns)   --->   "%tmp_295 = trunc i5 %k_0_5 to i3" [Group_5/sample.c:1865]   --->   Operation 703 'trunc' 'tmp_295' <Predicate = (!exitcond_0_5)> <Delay = 0.00>
ST_45 : Operation 704 [1/1] (0.00ns)   --->   "%tmp_18 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %k_0_5, i32 3, i32 4)" [Group_5/sample.c:1865]   --->   Operation 704 'partselect' 'tmp_18' <Predicate = (!exitcond_0_5)> <Delay = 0.00>
ST_45 : Operation 705 [1/1] (0.00ns)   --->   "%newIndex21_cast = zext i2 %tmp_18 to i64" [Group_5/sample.c:1865]   --->   Operation 705 'zext' 'newIndex21_cast' <Predicate = (!exitcond_0_5)> <Delay = 0.00>
ST_45 : Operation 706 [1/1] (0.00ns)   --->   "%A_addr_8 = getelementptr [2 x float]* %A, i64 0, i64 %newIndex21_cast" [Group_5/sample.c:1865]   --->   Operation 706 'getelementptr' 'A_addr_8' <Predicate = (!exitcond_0_5)> <Delay = 0.00>
ST_45 : Operation 707 [2/2] (1.75ns)   --->   "%A_load_8 = load float* %A_addr_8, align 4" [Group_5/sample.c:1865]   --->   Operation 707 'load' 'A_load_8' <Predicate = (!exitcond_0_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_45 : Operation 708 [1/1] (0.00ns)   --->   "%A1_addr_8 = getelementptr [2 x float]* %A1, i64 0, i64 %newIndex21_cast" [Group_5/sample.c:1865]   --->   Operation 708 'getelementptr' 'A1_addr_8' <Predicate = (!exitcond_0_5)> <Delay = 0.00>
ST_45 : Operation 709 [2/2] (1.75ns)   --->   "%A1_load_8 = load float* %A1_addr_8, align 4" [Group_5/sample.c:1865]   --->   Operation 709 'load' 'A1_load_8' <Predicate = (!exitcond_0_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_45 : Operation 710 [1/1] (0.00ns)   --->   "%A2_addr_8 = getelementptr [2 x float]* %A2, i64 0, i64 %newIndex21_cast" [Group_5/sample.c:1865]   --->   Operation 710 'getelementptr' 'A2_addr_8' <Predicate = (!exitcond_0_5)> <Delay = 0.00>
ST_45 : Operation 711 [2/2] (1.75ns)   --->   "%A2_load_8 = load float* %A2_addr_8, align 4" [Group_5/sample.c:1865]   --->   Operation 711 'load' 'A2_load_8' <Predicate = (!exitcond_0_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_45 : Operation 712 [1/1] (0.00ns)   --->   "%A3_addr_8 = getelementptr [2 x float]* %A3, i64 0, i64 %newIndex21_cast" [Group_5/sample.c:1865]   --->   Operation 712 'getelementptr' 'A3_addr_8' <Predicate = (!exitcond_0_5)> <Delay = 0.00>
ST_45 : Operation 713 [2/2] (1.75ns)   --->   "%A3_load_8 = load float* %A3_addr_8, align 4" [Group_5/sample.c:1865]   --->   Operation 713 'load' 'A3_load_8' <Predicate = (!exitcond_0_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_45 : Operation 714 [1/1] (0.00ns)   --->   "%A4_addr_8 = getelementptr [2 x float]* %A4, i64 0, i64 %newIndex21_cast" [Group_5/sample.c:1865]   --->   Operation 714 'getelementptr' 'A4_addr_8' <Predicate = (!exitcond_0_5)> <Delay = 0.00>
ST_45 : Operation 715 [2/2] (1.75ns)   --->   "%A4_load_8 = load float* %A4_addr_8, align 4" [Group_5/sample.c:1865]   --->   Operation 715 'load' 'A4_load_8' <Predicate = (!exitcond_0_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_45 : Operation 716 [1/1] (0.00ns)   --->   "%A5_addr_8 = getelementptr [2 x float]* %A5, i64 0, i64 %newIndex21_cast" [Group_5/sample.c:1865]   --->   Operation 716 'getelementptr' 'A5_addr_8' <Predicate = (!exitcond_0_5)> <Delay = 0.00>
ST_45 : Operation 717 [2/2] (1.75ns)   --->   "%A5_load_8 = load float* %A5_addr_8, align 4" [Group_5/sample.c:1865]   --->   Operation 717 'load' 'A5_load_8' <Predicate = (!exitcond_0_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_45 : Operation 718 [1/1] (0.00ns)   --->   "%A6_addr_8 = getelementptr [2 x float]* %A6, i64 0, i64 %newIndex21_cast" [Group_5/sample.c:1865]   --->   Operation 718 'getelementptr' 'A6_addr_8' <Predicate = (!exitcond_0_5)> <Delay = 0.00>
ST_45 : Operation 719 [2/2] (1.75ns)   --->   "%A6_load_8 = load float* %A6_addr_8, align 4" [Group_5/sample.c:1865]   --->   Operation 719 'load' 'A6_load_8' <Predicate = (!exitcond_0_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_45 : Operation 720 [1/1] (0.00ns)   --->   "%A7_addr_8 = getelementptr [2 x float]* %A7, i64 0, i64 %newIndex21_cast" [Group_5/sample.c:1865]   --->   Operation 720 'getelementptr' 'A7_addr_8' <Predicate = (!exitcond_0_5)> <Delay = 0.00>
ST_45 : Operation 721 [2/2] (1.75ns)   --->   "%A7_load_8 = load float* %A7_addr_8, align 4" [Group_5/sample.c:1865]   --->   Operation 721 'load' 'A7_load_8' <Predicate = (!exitcond_0_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_45 : Operation 722 [1/1] (1.49ns)   --->   "%sum8_0_5 = add i4 %j_14_0_4, %tmp_294" [Group_5/sample.c:1860]   --->   Operation 722 'add' 'sum8_0_5' <Predicate = (!exitcond_0_5)> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 723 [1/1] (1.34ns)   --->   "%arrayNo_trunc1 = add i3 -3, %tmp_295" [Group_5/sample.c:1865]   --->   Operation 723 'add' 'arrayNo_trunc1' <Predicate = (!exitcond_0_5)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 724 [1/1] (0.00ns)   --->   "%tmp_297 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %sum8_0_5, i32 3)" [Group_5/sample.c:1860]   --->   Operation 724 'bitselect' 'tmp_297' <Predicate = (!exitcond_0_5)> <Delay = 0.00>
ST_45 : Operation 725 [1/1] (0.00ns)   --->   "%tmp_57 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %arrayNo_trunc1, i1 %tmp_297)" [Group_5/sample.c:1865]   --->   Operation 725 'bitconcatenate' 'tmp_57' <Predicate = (!exitcond_0_5)> <Delay = 0.00>
ST_45 : Operation 726 [1/1] (1.21ns)   --->   "%tmp_i8 = icmp eq i4 %tmp_57, 0" [Group_5/sample.c:1865]   --->   Operation 726 'icmp' 'tmp_i8' <Predicate = (!exitcond_0_5)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 727 [1/1] (0.00ns) (grouped into LUT with out node tmp_617_i8)   --->   "%tmp_i8_41 = select i1 %tmp_i8, float 0x3F93ED63C0000000, float 0x3FE29BDA40000000" [Group_5/sample.c:1865]   --->   Operation 727 'select' 'tmp_i8_41' <Predicate = (!exitcond_0_5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 728 [1/1] (1.21ns)   --->   "%tmp_614_i8 = icmp eq i4 %tmp_57, 1" [Group_5/sample.c:1865]   --->   Operation 728 'icmp' 'tmp_614_i8' <Predicate = (!exitcond_0_5)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 729 [1/1] (1.21ns)   --->   "%tmp_616_i8 = icmp eq i4 %tmp_57, 2" [Group_5/sample.c:1865]   --->   Operation 729 'icmp' 'tmp_616_i8' <Predicate = (!exitcond_0_5)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 730 [1/1] (0.00ns) (grouped into LUT with out node tmp_617_i8)   --->   "%tmp_615_i8 = select i1 %tmp_616_i8, float 0x3FE2372C60000000, float 0x3FE09868E0000000" [Group_5/sample.c:1865]   --->   Operation 730 'select' 'tmp_615_i8' <Predicate = (!exitcond_0_5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 731 [1/1] (0.00ns) (grouped into LUT with out node tmp_617_i8)   --->   "%tmp_94 = or i1 %tmp_616_i8, %tmp_614_i8" [Group_5/sample.c:1865]   --->   Operation 731 'or' 'tmp_94' <Predicate = (!exitcond_0_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 732 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_617_i8 = select i1 %tmp_94, float %tmp_615_i8, float %tmp_i8_41" [Group_5/sample.c:1865]   --->   Operation 732 'select' 'tmp_617_i8' <Predicate = (!exitcond_0_5)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 733 [1/1] (1.21ns)   --->   "%tmp_618_i8 = icmp eq i4 %tmp_57, 3" [Group_5/sample.c:1865]   --->   Operation 733 'icmp' 'tmp_618_i8' <Predicate = (!exitcond_0_5)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 734 [1/1] (1.21ns)   --->   "%tmp_620_i7 = icmp eq i4 %tmp_57, 4" [Group_5/sample.c:1865]   --->   Operation 734 'icmp' 'tmp_620_i7' <Predicate = (!exitcond_0_5)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 735 [1/1] (0.00ns) (grouped into LUT with out node tmp_621_i8)   --->   "%tmp_619_i7 = select i1 %tmp_620_i7, float 0x3FE06178C0000000, float 0x3FB370E260000000" [Group_5/sample.c:1865]   --->   Operation 735 'select' 'tmp_619_i7' <Predicate = (!exitcond_0_5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 736 [1/1] (0.00ns) (grouped into LUT with out node tmp_621_i8)   --->   "%tmp_96 = or i1 %tmp_620_i7, %tmp_618_i8" [Group_5/sample.c:1865]   --->   Operation 736 'or' 'tmp_96' <Predicate = (!exitcond_0_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 737 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_621_i8 = select i1 %tmp_96, float %tmp_619_i7, float %tmp_617_i8" [Group_5/sample.c:1865]   --->   Operation 737 'select' 'tmp_621_i8' <Predicate = (!exitcond_0_5)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 738 [1/1] (1.21ns)   --->   "%tmp_622_i8 = icmp eq i4 %tmp_57, 5" [Group_5/sample.c:1865]   --->   Operation 738 'icmp' 'tmp_622_i8' <Predicate = (!exitcond_0_5)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 739 [1/1] (1.21ns)   --->   "%tmp_624_i8 = icmp eq i4 %tmp_57, 6" [Group_5/sample.c:1865]   --->   Operation 739 'icmp' 'tmp_624_i8' <Predicate = (!exitcond_0_5)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 740 [1/1] (1.21ns)   --->   "%tmp_626_i8 = icmp eq i4 %tmp_57, 7" [Group_5/sample.c:1865]   --->   Operation 740 'icmp' 'tmp_626_i8' <Predicate = (!exitcond_0_5)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 741 [1/1] (1.21ns)   --->   "%tmp_628_i8 = icmp eq i4 %tmp_57, -8" [Group_5/sample.c:1865]   --->   Operation 741 'icmp' 'tmp_628_i8' <Predicate = (!exitcond_0_5)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 14> <Delay = 4.00>
ST_46 : Operation 742 [1/1] (0.00ns)   --->   "%arrayNo9 = zext i3 %tmp_295 to i64" [Group_5/sample.c:1865]   --->   Operation 742 'zext' 'arrayNo9' <Predicate = (!exitcond_0_5)> <Delay = 0.00>
ST_46 : Operation 743 [1/2] (1.75ns)   --->   "%A_load_8 = load float* %A_addr_8, align 4" [Group_5/sample.c:1865]   --->   Operation 743 'load' 'A_load_8' <Predicate = (!exitcond_0_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_46 : Operation 744 [1/2] (1.75ns)   --->   "%A1_load_8 = load float* %A1_addr_8, align 4" [Group_5/sample.c:1865]   --->   Operation 744 'load' 'A1_load_8' <Predicate = (!exitcond_0_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_46 : Operation 745 [1/2] (1.75ns)   --->   "%A2_load_8 = load float* %A2_addr_8, align 4" [Group_5/sample.c:1865]   --->   Operation 745 'load' 'A2_load_8' <Predicate = (!exitcond_0_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_46 : Operation 746 [1/2] (1.75ns)   --->   "%A3_load_8 = load float* %A3_addr_8, align 4" [Group_5/sample.c:1865]   --->   Operation 746 'load' 'A3_load_8' <Predicate = (!exitcond_0_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_46 : Operation 747 [1/2] (1.75ns)   --->   "%A4_load_8 = load float* %A4_addr_8, align 4" [Group_5/sample.c:1865]   --->   Operation 747 'load' 'A4_load_8' <Predicate = (!exitcond_0_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_46 : Operation 748 [1/2] (1.75ns)   --->   "%A5_load_8 = load float* %A5_addr_8, align 4" [Group_5/sample.c:1865]   --->   Operation 748 'load' 'A5_load_8' <Predicate = (!exitcond_0_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_46 : Operation 749 [1/2] (1.75ns)   --->   "%A6_load_8 = load float* %A6_addr_8, align 4" [Group_5/sample.c:1865]   --->   Operation 749 'load' 'A6_load_8' <Predicate = (!exitcond_0_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_46 : Operation 750 [1/2] (1.75ns)   --->   "%A7_load_8 = load float* %A7_addr_8, align 4" [Group_5/sample.c:1865]   --->   Operation 750 'load' 'A7_load_8' <Predicate = (!exitcond_0_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_46 : Operation 751 [1/1] (1.83ns)   --->   "%tmp_93 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_8, float %A1_load_8, float %A2_load_8, float %A3_load_8, float %A4_load_8, float %A5_load_8, float %A6_load_8, float %A7_load_8, i64 %arrayNo9)" [Group_5/sample.c:1865]   --->   Operation 751 'mux' 'tmp_93' <Predicate = (!exitcond_0_5)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 752 [1/1] (0.00ns) (grouped into LUT with out node tmp_625_i8)   --->   "%tmp_623_i8 = select i1 %tmp_624_i8, float 0xBFD3EDED60000000, float 0xBFE455C440000000" [Group_5/sample.c:1865]   --->   Operation 752 'select' 'tmp_623_i8' <Predicate = (!exitcond_0_5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 753 [1/1] (0.00ns) (grouped into LUT with out node tmp_625_i8)   --->   "%tmp_98 = or i1 %tmp_624_i8, %tmp_622_i8" [Group_5/sample.c:1865]   --->   Operation 753 'or' 'tmp_98' <Predicate = (!exitcond_0_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 754 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_625_i8 = select i1 %tmp_98, float %tmp_623_i8, float %tmp_621_i8" [Group_5/sample.c:1865]   --->   Operation 754 'select' 'tmp_625_i8' <Predicate = (!exitcond_0_5)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 755 [1/1] (0.00ns) (grouped into LUT with out node tmp_629_i8)   --->   "%tmp_627_i8 = select i1 %tmp_628_i8, float 0xBFD2F8EFE0000000, float 0x3FCDFB8E80000000" [Group_5/sample.c:1865]   --->   Operation 755 'select' 'tmp_627_i8' <Predicate = (!exitcond_0_5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 756 [1/1] (0.00ns) (grouped into LUT with out node tmp_629_i8)   --->   "%tmp_102 = or i1 %tmp_628_i8, %tmp_626_i8" [Group_5/sample.c:1865]   --->   Operation 756 'or' 'tmp_102' <Predicate = (!exitcond_0_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 757 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_629_i8 = select i1 %tmp_102, float %tmp_627_i8, float %tmp_625_i8" [Group_5/sample.c:1865]   --->   Operation 757 'select' 'tmp_629_i8' <Predicate = (!exitcond_0_5)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 758 [1/1] (1.21ns)   --->   "%tmp_630_i8 = icmp eq i4 %tmp_57, -7" [Group_5/sample.c:1865]   --->   Operation 758 'icmp' 'tmp_630_i8' <Predicate = (!exitcond_0_5)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 759 [1/1] (1.21ns)   --->   "%tmp_632_i8 = icmp eq i4 %tmp_57, -6" [Group_5/sample.c:1865]   --->   Operation 759 'icmp' 'tmp_632_i8' <Predicate = (!exitcond_0_5)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 760 [1/1] (0.00ns) (grouped into LUT with out node tmp_633_i8)   --->   "%tmp_631_i8 = select i1 %tmp_632_i8, float 0x3FD20F95C0000000, float 0xBFDD914080000000" [Group_5/sample.c:1865]   --->   Operation 760 'select' 'tmp_631_i8' <Predicate = (!exitcond_0_5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 761 [1/1] (0.00ns) (grouped into LUT with out node tmp_633_i8)   --->   "%tmp_104 = or i1 %tmp_632_i8, %tmp_630_i8" [Group_5/sample.c:1865]   --->   Operation 761 'or' 'tmp_104' <Predicate = (!exitcond_0_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 762 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_633_i8 = select i1 %tmp_104, float %tmp_631_i8, float %tmp_629_i8" [Group_5/sample.c:1865]   --->   Operation 762 'select' 'tmp_633_i8' <Predicate = (!exitcond_0_5)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 763 [1/1] (1.21ns)   --->   "%tmp_634_i8 = icmp eq i4 %tmp_57, -5" [Group_5/sample.c:1865]   --->   Operation 763 'icmp' 'tmp_634_i8' <Predicate = (!exitcond_0_5)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 764 [1/1] (1.21ns)   --->   "%tmp_636_i8 = icmp eq i4 %tmp_57, -4" [Group_5/sample.c:1865]   --->   Operation 764 'icmp' 'tmp_636_i8' <Predicate = (!exitcond_0_5)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 765 [1/1] (0.00ns) (grouped into LUT with out node tmp_637_i8)   --->   "%tmp_635_i8 = select i1 %tmp_636_i8, float 0x3FA2D46C60000000, float 0x3FC703A460000000" [Group_5/sample.c:1865]   --->   Operation 765 'select' 'tmp_635_i8' <Predicate = (!exitcond_0_5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 766 [1/1] (0.00ns) (grouped into LUT with out node tmp_637_i8)   --->   "%tmp_105 = or i1 %tmp_636_i8, %tmp_634_i8" [Group_5/sample.c:1865]   --->   Operation 766 'or' 'tmp_105' <Predicate = (!exitcond_0_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 767 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_637_i8 = select i1 %tmp_105, float %tmp_635_i8, float %tmp_633_i8" [Group_5/sample.c:1865]   --->   Operation 767 'select' 'tmp_637_i8' <Predicate = (!exitcond_0_5)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 768 [1/1] (1.21ns)   --->   "%tmp_638_i8 = icmp eq i4 %tmp_57, -3" [Group_5/sample.c:1865]   --->   Operation 768 'icmp' 'tmp_638_i8' <Predicate = (!exitcond_0_5)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 769 [1/1] (1.21ns)   --->   "%tmp_640_i8 = icmp eq i4 %tmp_57, -2" [Group_5/sample.c:1865]   --->   Operation 769 'icmp' 'tmp_640_i8' <Predicate = (!exitcond_0_5)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 770 [1/1] (0.00ns) (grouped into LUT with out node merge_i8)   --->   "%tmp_639_i8 = select i1 %tmp_640_i8, float 0xBFAD0FAD80000000, float 0x3FDC5862A0000000" [Group_5/sample.c:1865]   --->   Operation 770 'select' 'tmp_639_i8' <Predicate = (!exitcond_0_5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 771 [1/1] (0.00ns) (grouped into LUT with out node merge_i8)   --->   "%tmp_107 = or i1 %tmp_640_i8, %tmp_638_i8" [Group_5/sample.c:1865]   --->   Operation 771 'or' 'tmp_107' <Predicate = (!exitcond_0_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 772 [1/1] (0.80ns) (out node of the LUT)   --->   "%merge_i8 = select i1 %tmp_107, float %tmp_639_i8, float %tmp_637_i8" [Group_5/sample.c:1865]   --->   Operation 772 'select' 'merge_i8' <Predicate = (!exitcond_0_5)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 47 <SV = 15> <Delay = 3.65>
ST_47 : Operation 773 [5/5] (3.65ns)   --->   "%tmp_36_0_5 = fmul float %tmp_93, %merge_i8" [Group_5/sample.c:1869]   --->   Operation 773 'fmul' 'tmp_36_0_5' <Predicate = (!exitcond_0_5)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 16> <Delay = 3.65>
ST_48 : Operation 774 [4/5] (3.65ns)   --->   "%tmp_36_0_5 = fmul float %tmp_93, %merge_i8" [Group_5/sample.c:1869]   --->   Operation 774 'fmul' 'tmp_36_0_5' <Predicate = (!exitcond_0_5)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 17> <Delay = 3.65>
ST_49 : Operation 775 [3/5] (3.65ns)   --->   "%tmp_36_0_5 = fmul float %tmp_93, %merge_i8" [Group_5/sample.c:1869]   --->   Operation 775 'fmul' 'tmp_36_0_5' <Predicate = (!exitcond_0_5)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 18> <Delay = 3.65>
ST_50 : Operation 776 [2/5] (3.65ns)   --->   "%tmp_36_0_5 = fmul float %tmp_93, %merge_i8" [Group_5/sample.c:1869]   --->   Operation 776 'fmul' 'tmp_36_0_5' <Predicate = (!exitcond_0_5)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 19> <Delay = 3.65>
ST_51 : Operation 777 [1/5] (3.65ns)   --->   "%tmp_36_0_5 = fmul float %tmp_93, %merge_i8" [Group_5/sample.c:1869]   --->   Operation 777 'fmul' 'tmp_36_0_5' <Predicate = (!exitcond_0_5)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 20> <Delay = 3.29>
ST_52 : Operation 778 [8/8] (3.29ns)   --->   "%sum_1_0_5 = fadd float %sum1_0_5, %tmp_36_0_5" [Group_5/sample.c:1869]   --->   Operation 778 'fadd' 'sum_1_0_5' <Predicate = (!exitcond_0_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 21> <Delay = 3.29>
ST_53 : Operation 779 [7/8] (3.29ns)   --->   "%sum_1_0_5 = fadd float %sum1_0_5, %tmp_36_0_5" [Group_5/sample.c:1869]   --->   Operation 779 'fadd' 'sum_1_0_5' <Predicate = (!exitcond_0_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 22> <Delay = 3.29>
ST_54 : Operation 780 [6/8] (3.29ns)   --->   "%sum_1_0_5 = fadd float %sum1_0_5, %tmp_36_0_5" [Group_5/sample.c:1869]   --->   Operation 780 'fadd' 'sum_1_0_5' <Predicate = (!exitcond_0_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 23> <Delay = 3.29>
ST_55 : Operation 781 [5/8] (3.29ns)   --->   "%sum_1_0_5 = fadd float %sum1_0_5, %tmp_36_0_5" [Group_5/sample.c:1869]   --->   Operation 781 'fadd' 'sum_1_0_5' <Predicate = (!exitcond_0_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 24> <Delay = 3.29>
ST_56 : Operation 782 [4/8] (3.29ns)   --->   "%sum_1_0_5 = fadd float %sum1_0_5, %tmp_36_0_5" [Group_5/sample.c:1869]   --->   Operation 782 'fadd' 'sum_1_0_5' <Predicate = (!exitcond_0_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 25> <Delay = 3.29>
ST_57 : Operation 783 [3/8] (3.29ns)   --->   "%sum_1_0_5 = fadd float %sum1_0_5, %tmp_36_0_5" [Group_5/sample.c:1869]   --->   Operation 783 'fadd' 'sum_1_0_5' <Predicate = (!exitcond_0_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 26> <Delay = 3.29>
ST_58 : Operation 784 [2/8] (3.29ns)   --->   "%sum_1_0_5 = fadd float %sum1_0_5, %tmp_36_0_5" [Group_5/sample.c:1869]   --->   Operation 784 'fadd' 'sum_1_0_5' <Predicate = (!exitcond_0_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 27> <Delay = 3.29>
ST_59 : Operation 785 [1/1] (0.00ns)   --->   "%tmp_55 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 785 'specregionbegin' 'tmp_55' <Predicate = (!exitcond_0_5)> <Delay = 0.00>
ST_59 : Operation 786 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 786 'specpipeline' <Predicate = (!exitcond_0_5)> <Delay = 0.00>
ST_59 : Operation 787 [1/8] (3.29ns)   --->   "%sum_1_0_5 = fadd float %sum1_0_5, %tmp_36_0_5" [Group_5/sample.c:1869]   --->   Operation 787 'fadd' 'sum_1_0_5' <Predicate = (!exitcond_0_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 788 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_55)" [Group_5/sample.c:1870]   --->   Operation 788 'specregionend' 'empty_42' <Predicate = (!exitcond_0_5)> <Delay = 0.00>
ST_59 : Operation 789 [1/1] (0.00ns)   --->   "br label %.preheader26" [Group_5/sample.c:1865]   --->   Operation 789 'br' <Predicate = (!exitcond_0_5)> <Delay = 0.00>

State 60 <SV = 14> <Delay = 1.75>
ST_60 : Operation 790 [1/1] (1.75ns)   --->   "store float %sum1_0_5, float* %C_addr_1, align 4" [Group_5/sample.c:1871]   --->   Operation 790 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_60 : Operation 791 [1/1] (0.00ns)   --->   "%j_14_0_5 = or i4 %tmp_100, 6" [Group_5/sample.c:1860]   --->   Operation 791 'or' 'j_14_0_5' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 792 [1/1] (1.35ns)   --->   "br label %.preheader25" [Group_5/sample.c:1860]   --->   Operation 792 'br' <Predicate = true> <Delay = 1.35>

State 61 <SV = 15> <Delay = 4.30>
ST_61 : Operation 793 [1/1] (0.00ns)   --->   "%sum1_0_6 = phi float [ %sum_1_0_6, %13 ], [ 0xBFA3F6A9E0000000, %10 ]" [Group_5/sample.c:1869]   --->   Operation 793 'phi' 'sum1_0_6' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 794 [1/1] (0.00ns)   --->   "%k_0_6 = phi i5 [ %k_2_0_6, %13 ], [ 0, %10 ]" [Group_5/sample.c:1865]   --->   Operation 794 'phi' 'k_0_6' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 795 [1/1] (1.21ns)   --->   "%exitcond_0_6 = icmp eq i5 %k_0_6, -16" [Group_5/sample.c:1865]   --->   Operation 795 'icmp' 'exitcond_0_6' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 796 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 796 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 797 [1/1] (1.54ns)   --->   "%k_2_0_6 = add i5 %k_0_6, 1" [Group_5/sample.c:1865]   --->   Operation 797 'add' 'k_2_0_6' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 798 [1/1] (0.00ns)   --->   "br i1 %exitcond_0_6, label %12, label %13" [Group_5/sample.c:1865]   --->   Operation 798 'br' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 799 [1/1] (0.00ns)   --->   "%tmp_303 = trunc i5 %k_0_6 to i4" [Group_5/sample.c:1865]   --->   Operation 799 'trunc' 'tmp_303' <Predicate = (!exitcond_0_6)> <Delay = 0.00>
ST_61 : Operation 800 [1/1] (0.00ns)   --->   "%tmp_304 = trunc i5 %k_0_6 to i3" [Group_5/sample.c:1865]   --->   Operation 800 'trunc' 'tmp_304' <Predicate = (!exitcond_0_6)> <Delay = 0.00>
ST_61 : Operation 801 [1/1] (0.00ns)   --->   "%tmp_20 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %k_0_6, i32 3, i32 4)" [Group_5/sample.c:1865]   --->   Operation 801 'partselect' 'tmp_20' <Predicate = (!exitcond_0_6)> <Delay = 0.00>
ST_61 : Operation 802 [1/1] (0.00ns)   --->   "%newIndex28_cast = zext i2 %tmp_20 to i64" [Group_5/sample.c:1865]   --->   Operation 802 'zext' 'newIndex28_cast' <Predicate = (!exitcond_0_6)> <Delay = 0.00>
ST_61 : Operation 803 [1/1] (0.00ns)   --->   "%A_addr_11 = getelementptr [2 x float]* %A, i64 0, i64 %newIndex28_cast" [Group_5/sample.c:1865]   --->   Operation 803 'getelementptr' 'A_addr_11' <Predicate = (!exitcond_0_6)> <Delay = 0.00>
ST_61 : Operation 804 [2/2] (1.75ns)   --->   "%A_load_11 = load float* %A_addr_11, align 4" [Group_5/sample.c:1865]   --->   Operation 804 'load' 'A_load_11' <Predicate = (!exitcond_0_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_61 : Operation 805 [1/1] (0.00ns)   --->   "%A1_addr_11 = getelementptr [2 x float]* %A1, i64 0, i64 %newIndex28_cast" [Group_5/sample.c:1865]   --->   Operation 805 'getelementptr' 'A1_addr_11' <Predicate = (!exitcond_0_6)> <Delay = 0.00>
ST_61 : Operation 806 [2/2] (1.75ns)   --->   "%A1_load_11 = load float* %A1_addr_11, align 4" [Group_5/sample.c:1865]   --->   Operation 806 'load' 'A1_load_11' <Predicate = (!exitcond_0_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_61 : Operation 807 [1/1] (0.00ns)   --->   "%A2_addr_11 = getelementptr [2 x float]* %A2, i64 0, i64 %newIndex28_cast" [Group_5/sample.c:1865]   --->   Operation 807 'getelementptr' 'A2_addr_11' <Predicate = (!exitcond_0_6)> <Delay = 0.00>
ST_61 : Operation 808 [2/2] (1.75ns)   --->   "%A2_load_11 = load float* %A2_addr_11, align 4" [Group_5/sample.c:1865]   --->   Operation 808 'load' 'A2_load_11' <Predicate = (!exitcond_0_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_61 : Operation 809 [1/1] (0.00ns)   --->   "%A3_addr_11 = getelementptr [2 x float]* %A3, i64 0, i64 %newIndex28_cast" [Group_5/sample.c:1865]   --->   Operation 809 'getelementptr' 'A3_addr_11' <Predicate = (!exitcond_0_6)> <Delay = 0.00>
ST_61 : Operation 810 [2/2] (1.75ns)   --->   "%A3_load_11 = load float* %A3_addr_11, align 4" [Group_5/sample.c:1865]   --->   Operation 810 'load' 'A3_load_11' <Predicate = (!exitcond_0_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_61 : Operation 811 [1/1] (0.00ns)   --->   "%A4_addr_11 = getelementptr [2 x float]* %A4, i64 0, i64 %newIndex28_cast" [Group_5/sample.c:1865]   --->   Operation 811 'getelementptr' 'A4_addr_11' <Predicate = (!exitcond_0_6)> <Delay = 0.00>
ST_61 : Operation 812 [2/2] (1.75ns)   --->   "%A4_load_11 = load float* %A4_addr_11, align 4" [Group_5/sample.c:1865]   --->   Operation 812 'load' 'A4_load_11' <Predicate = (!exitcond_0_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_61 : Operation 813 [1/1] (0.00ns)   --->   "%A5_addr_11 = getelementptr [2 x float]* %A5, i64 0, i64 %newIndex28_cast" [Group_5/sample.c:1865]   --->   Operation 813 'getelementptr' 'A5_addr_11' <Predicate = (!exitcond_0_6)> <Delay = 0.00>
ST_61 : Operation 814 [2/2] (1.75ns)   --->   "%A5_load_11 = load float* %A5_addr_11, align 4" [Group_5/sample.c:1865]   --->   Operation 814 'load' 'A5_load_11' <Predicate = (!exitcond_0_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_61 : Operation 815 [1/1] (0.00ns)   --->   "%A6_addr_11 = getelementptr [2 x float]* %A6, i64 0, i64 %newIndex28_cast" [Group_5/sample.c:1865]   --->   Operation 815 'getelementptr' 'A6_addr_11' <Predicate = (!exitcond_0_6)> <Delay = 0.00>
ST_61 : Operation 816 [2/2] (1.75ns)   --->   "%A6_load_11 = load float* %A6_addr_11, align 4" [Group_5/sample.c:1865]   --->   Operation 816 'load' 'A6_load_11' <Predicate = (!exitcond_0_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_61 : Operation 817 [1/1] (0.00ns)   --->   "%A7_addr_11 = getelementptr [2 x float]* %A7, i64 0, i64 %newIndex28_cast" [Group_5/sample.c:1865]   --->   Operation 817 'getelementptr' 'A7_addr_11' <Predicate = (!exitcond_0_6)> <Delay = 0.00>
ST_61 : Operation 818 [2/2] (1.75ns)   --->   "%A7_load_11 = load float* %A7_addr_11, align 4" [Group_5/sample.c:1865]   --->   Operation 818 'load' 'A7_load_11' <Predicate = (!exitcond_0_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_61 : Operation 819 [1/1] (1.49ns)   --->   "%sum8_0_6 = add i4 %j_14_0_5, %tmp_303" [Group_5/sample.c:1860]   --->   Operation 819 'add' 'sum8_0_6' <Predicate = (!exitcond_0_6)> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 820 [1/1] (1.34ns)   --->   "%arrayNo_trunc3 = add i3 -2, %tmp_304" [Group_5/sample.c:1865]   --->   Operation 820 'add' 'arrayNo_trunc3' <Predicate = (!exitcond_0_6)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 821 [1/1] (0.00ns)   --->   "%tmp_305 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %sum8_0_6, i32 3)" [Group_5/sample.c:1860]   --->   Operation 821 'bitselect' 'tmp_305' <Predicate = (!exitcond_0_6)> <Delay = 0.00>
ST_61 : Operation 822 [1/1] (0.00ns)   --->   "%tmp_66 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %arrayNo_trunc3, i1 %tmp_305)" [Group_5/sample.c:1865]   --->   Operation 822 'bitconcatenate' 'tmp_66' <Predicate = (!exitcond_0_6)> <Delay = 0.00>
ST_61 : Operation 823 [1/1] (1.21ns)   --->   "%tmp_i1 = icmp eq i4 %tmp_66, 0" [Group_5/sample.c:1865]   --->   Operation 823 'icmp' 'tmp_i1' <Predicate = (!exitcond_0_6)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 824 [1/1] (0.00ns) (grouped into LUT with out node tmp_617_i1)   --->   "%tmp_i1_44 = select i1 %tmp_i1, float 0x3F93ED63C0000000, float 0x3FE29BDA40000000" [Group_5/sample.c:1865]   --->   Operation 824 'select' 'tmp_i1_44' <Predicate = (!exitcond_0_6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 825 [1/1] (1.21ns)   --->   "%tmp_614_i1 = icmp eq i4 %tmp_66, 1" [Group_5/sample.c:1865]   --->   Operation 825 'icmp' 'tmp_614_i1' <Predicate = (!exitcond_0_6)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 826 [1/1] (1.21ns)   --->   "%tmp_616_i1 = icmp eq i4 %tmp_66, 2" [Group_5/sample.c:1865]   --->   Operation 826 'icmp' 'tmp_616_i1' <Predicate = (!exitcond_0_6)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 827 [1/1] (0.00ns) (grouped into LUT with out node tmp_617_i1)   --->   "%tmp_615_i1 = select i1 %tmp_616_i1, float 0x3FE2372C60000000, float 0x3FE09868E0000000" [Group_5/sample.c:1865]   --->   Operation 827 'select' 'tmp_615_i1' <Predicate = (!exitcond_0_6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 828 [1/1] (0.00ns) (grouped into LUT with out node tmp_617_i1)   --->   "%tmp_123 = or i1 %tmp_616_i1, %tmp_614_i1" [Group_5/sample.c:1865]   --->   Operation 828 'or' 'tmp_123' <Predicate = (!exitcond_0_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 829 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_617_i1 = select i1 %tmp_123, float %tmp_615_i1, float %tmp_i1_44" [Group_5/sample.c:1865]   --->   Operation 829 'select' 'tmp_617_i1' <Predicate = (!exitcond_0_6)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 830 [1/1] (1.21ns)   --->   "%tmp_618_i1 = icmp eq i4 %tmp_66, 3" [Group_5/sample.c:1865]   --->   Operation 830 'icmp' 'tmp_618_i1' <Predicate = (!exitcond_0_6)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 831 [1/1] (1.21ns)   --->   "%tmp_620_i1 = icmp eq i4 %tmp_66, 4" [Group_5/sample.c:1865]   --->   Operation 831 'icmp' 'tmp_620_i1' <Predicate = (!exitcond_0_6)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 832 [1/1] (0.00ns) (grouped into LUT with out node tmp_621_i1)   --->   "%tmp_619_i1 = select i1 %tmp_620_i1, float 0x3FE06178C0000000, float 0x3FB370E260000000" [Group_5/sample.c:1865]   --->   Operation 832 'select' 'tmp_619_i1' <Predicate = (!exitcond_0_6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 833 [1/1] (0.00ns) (grouped into LUT with out node tmp_621_i1)   --->   "%tmp_126 = or i1 %tmp_620_i1, %tmp_618_i1" [Group_5/sample.c:1865]   --->   Operation 833 'or' 'tmp_126' <Predicate = (!exitcond_0_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 834 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_621_i1 = select i1 %tmp_126, float %tmp_619_i1, float %tmp_617_i1" [Group_5/sample.c:1865]   --->   Operation 834 'select' 'tmp_621_i1' <Predicate = (!exitcond_0_6)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 835 [1/1] (1.21ns)   --->   "%tmp_622_i1 = icmp eq i4 %tmp_66, 5" [Group_5/sample.c:1865]   --->   Operation 835 'icmp' 'tmp_622_i1' <Predicate = (!exitcond_0_6)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 836 [1/1] (1.21ns)   --->   "%tmp_624_i1 = icmp eq i4 %tmp_66, 6" [Group_5/sample.c:1865]   --->   Operation 836 'icmp' 'tmp_624_i1' <Predicate = (!exitcond_0_6)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 837 [1/1] (1.21ns)   --->   "%tmp_626_i1 = icmp eq i4 %tmp_66, 7" [Group_5/sample.c:1865]   --->   Operation 837 'icmp' 'tmp_626_i1' <Predicate = (!exitcond_0_6)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 838 [1/1] (1.21ns)   --->   "%tmp_628_i1 = icmp eq i4 %tmp_66, -8" [Group_5/sample.c:1865]   --->   Operation 838 'icmp' 'tmp_628_i1' <Predicate = (!exitcond_0_6)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 16> <Delay = 4.00>
ST_62 : Operation 839 [1/1] (0.00ns)   --->   "%arrayNo12 = zext i3 %tmp_304 to i64" [Group_5/sample.c:1865]   --->   Operation 839 'zext' 'arrayNo12' <Predicate = (!exitcond_0_6)> <Delay = 0.00>
ST_62 : Operation 840 [1/2] (1.75ns)   --->   "%A_load_11 = load float* %A_addr_11, align 4" [Group_5/sample.c:1865]   --->   Operation 840 'load' 'A_load_11' <Predicate = (!exitcond_0_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_62 : Operation 841 [1/2] (1.75ns)   --->   "%A1_load_11 = load float* %A1_addr_11, align 4" [Group_5/sample.c:1865]   --->   Operation 841 'load' 'A1_load_11' <Predicate = (!exitcond_0_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_62 : Operation 842 [1/2] (1.75ns)   --->   "%A2_load_11 = load float* %A2_addr_11, align 4" [Group_5/sample.c:1865]   --->   Operation 842 'load' 'A2_load_11' <Predicate = (!exitcond_0_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_62 : Operation 843 [1/2] (1.75ns)   --->   "%A3_load_11 = load float* %A3_addr_11, align 4" [Group_5/sample.c:1865]   --->   Operation 843 'load' 'A3_load_11' <Predicate = (!exitcond_0_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_62 : Operation 844 [1/2] (1.75ns)   --->   "%A4_load_11 = load float* %A4_addr_11, align 4" [Group_5/sample.c:1865]   --->   Operation 844 'load' 'A4_load_11' <Predicate = (!exitcond_0_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_62 : Operation 845 [1/2] (1.75ns)   --->   "%A5_load_11 = load float* %A5_addr_11, align 4" [Group_5/sample.c:1865]   --->   Operation 845 'load' 'A5_load_11' <Predicate = (!exitcond_0_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_62 : Operation 846 [1/2] (1.75ns)   --->   "%A6_load_11 = load float* %A6_addr_11, align 4" [Group_5/sample.c:1865]   --->   Operation 846 'load' 'A6_load_11' <Predicate = (!exitcond_0_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_62 : Operation 847 [1/2] (1.75ns)   --->   "%A7_load_11 = load float* %A7_addr_11, align 4" [Group_5/sample.c:1865]   --->   Operation 847 'load' 'A7_load_11' <Predicate = (!exitcond_0_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_62 : Operation 848 [1/1] (1.83ns)   --->   "%tmp_122 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_11, float %A1_load_11, float %A2_load_11, float %A3_load_11, float %A4_load_11, float %A5_load_11, float %A6_load_11, float %A7_load_11, i64 %arrayNo12)" [Group_5/sample.c:1865]   --->   Operation 848 'mux' 'tmp_122' <Predicate = (!exitcond_0_6)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 849 [1/1] (0.00ns) (grouped into LUT with out node tmp_625_i1)   --->   "%tmp_623_i1 = select i1 %tmp_624_i1, float 0xBFD3EDED60000000, float 0xBFE455C440000000" [Group_5/sample.c:1865]   --->   Operation 849 'select' 'tmp_623_i1' <Predicate = (!exitcond_0_6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 850 [1/1] (0.00ns) (grouped into LUT with out node tmp_625_i1)   --->   "%tmp_128 = or i1 %tmp_624_i1, %tmp_622_i1" [Group_5/sample.c:1865]   --->   Operation 850 'or' 'tmp_128' <Predicate = (!exitcond_0_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 851 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_625_i1 = select i1 %tmp_128, float %tmp_623_i1, float %tmp_621_i1" [Group_5/sample.c:1865]   --->   Operation 851 'select' 'tmp_625_i1' <Predicate = (!exitcond_0_6)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 852 [1/1] (0.00ns) (grouped into LUT with out node tmp_629_i1)   --->   "%tmp_627_i1 = select i1 %tmp_628_i1, float 0xBFD2F8EFE0000000, float 0x3FCDFB8E80000000" [Group_5/sample.c:1865]   --->   Operation 852 'select' 'tmp_627_i1' <Predicate = (!exitcond_0_6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 853 [1/1] (0.00ns) (grouped into LUT with out node tmp_629_i1)   --->   "%tmp_129 = or i1 %tmp_628_i1, %tmp_626_i1" [Group_5/sample.c:1865]   --->   Operation 853 'or' 'tmp_129' <Predicate = (!exitcond_0_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 854 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_629_i1 = select i1 %tmp_129, float %tmp_627_i1, float %tmp_625_i1" [Group_5/sample.c:1865]   --->   Operation 854 'select' 'tmp_629_i1' <Predicate = (!exitcond_0_6)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 855 [1/1] (1.21ns)   --->   "%tmp_630_i1 = icmp eq i4 %tmp_66, -7" [Group_5/sample.c:1865]   --->   Operation 855 'icmp' 'tmp_630_i1' <Predicate = (!exitcond_0_6)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 856 [1/1] (1.21ns)   --->   "%tmp_632_i1 = icmp eq i4 %tmp_66, -6" [Group_5/sample.c:1865]   --->   Operation 856 'icmp' 'tmp_632_i1' <Predicate = (!exitcond_0_6)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 857 [1/1] (0.00ns) (grouped into LUT with out node tmp_633_i1)   --->   "%tmp_631_i1 = select i1 %tmp_632_i1, float 0x3FD20F95C0000000, float 0xBFDD914080000000" [Group_5/sample.c:1865]   --->   Operation 857 'select' 'tmp_631_i1' <Predicate = (!exitcond_0_6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 858 [1/1] (0.00ns) (grouped into LUT with out node tmp_633_i1)   --->   "%tmp_132 = or i1 %tmp_632_i1, %tmp_630_i1" [Group_5/sample.c:1865]   --->   Operation 858 'or' 'tmp_132' <Predicate = (!exitcond_0_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 859 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_633_i1 = select i1 %tmp_132, float %tmp_631_i1, float %tmp_629_i1" [Group_5/sample.c:1865]   --->   Operation 859 'select' 'tmp_633_i1' <Predicate = (!exitcond_0_6)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 860 [1/1] (1.21ns)   --->   "%tmp_634_i1 = icmp eq i4 %tmp_66, -5" [Group_5/sample.c:1865]   --->   Operation 860 'icmp' 'tmp_634_i1' <Predicate = (!exitcond_0_6)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 861 [1/1] (1.21ns)   --->   "%tmp_636_i1 = icmp eq i4 %tmp_66, -4" [Group_5/sample.c:1865]   --->   Operation 861 'icmp' 'tmp_636_i1' <Predicate = (!exitcond_0_6)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 862 [1/1] (0.00ns) (grouped into LUT with out node tmp_637_i1)   --->   "%tmp_635_i1 = select i1 %tmp_636_i1, float 0x3FA2D46C60000000, float 0x3FC703A460000000" [Group_5/sample.c:1865]   --->   Operation 862 'select' 'tmp_635_i1' <Predicate = (!exitcond_0_6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 863 [1/1] (0.00ns) (grouped into LUT with out node tmp_637_i1)   --->   "%tmp_135 = or i1 %tmp_636_i1, %tmp_634_i1" [Group_5/sample.c:1865]   --->   Operation 863 'or' 'tmp_135' <Predicate = (!exitcond_0_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 864 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_637_i1 = select i1 %tmp_135, float %tmp_635_i1, float %tmp_633_i1" [Group_5/sample.c:1865]   --->   Operation 864 'select' 'tmp_637_i1' <Predicate = (!exitcond_0_6)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 865 [1/1] (1.21ns)   --->   "%tmp_638_i1 = icmp eq i4 %tmp_66, -3" [Group_5/sample.c:1865]   --->   Operation 865 'icmp' 'tmp_638_i1' <Predicate = (!exitcond_0_6)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 866 [1/1] (1.21ns)   --->   "%tmp_640_i1 = icmp eq i4 %tmp_66, -2" [Group_5/sample.c:1865]   --->   Operation 866 'icmp' 'tmp_640_i1' <Predicate = (!exitcond_0_6)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 867 [1/1] (0.00ns) (grouped into LUT with out node merge_i1)   --->   "%tmp_639_i1 = select i1 %tmp_640_i1, float 0xBFAD0FAD80000000, float 0x3FDC5862A0000000" [Group_5/sample.c:1865]   --->   Operation 867 'select' 'tmp_639_i1' <Predicate = (!exitcond_0_6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 868 [1/1] (0.00ns) (grouped into LUT with out node merge_i1)   --->   "%tmp_137 = or i1 %tmp_640_i1, %tmp_638_i1" [Group_5/sample.c:1865]   --->   Operation 868 'or' 'tmp_137' <Predicate = (!exitcond_0_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 869 [1/1] (0.80ns) (out node of the LUT)   --->   "%merge_i1 = select i1 %tmp_137, float %tmp_639_i1, float %tmp_637_i1" [Group_5/sample.c:1865]   --->   Operation 869 'select' 'merge_i1' <Predicate = (!exitcond_0_6)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 63 <SV = 17> <Delay = 3.65>
ST_63 : Operation 870 [5/5] (3.65ns)   --->   "%tmp_36_0_6 = fmul float %tmp_122, %merge_i1" [Group_5/sample.c:1869]   --->   Operation 870 'fmul' 'tmp_36_0_6' <Predicate = (!exitcond_0_6)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 18> <Delay = 3.65>
ST_64 : Operation 871 [4/5] (3.65ns)   --->   "%tmp_36_0_6 = fmul float %tmp_122, %merge_i1" [Group_5/sample.c:1869]   --->   Operation 871 'fmul' 'tmp_36_0_6' <Predicate = (!exitcond_0_6)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 19> <Delay = 3.65>
ST_65 : Operation 872 [3/5] (3.65ns)   --->   "%tmp_36_0_6 = fmul float %tmp_122, %merge_i1" [Group_5/sample.c:1869]   --->   Operation 872 'fmul' 'tmp_36_0_6' <Predicate = (!exitcond_0_6)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 20> <Delay = 3.65>
ST_66 : Operation 873 [2/5] (3.65ns)   --->   "%tmp_36_0_6 = fmul float %tmp_122, %merge_i1" [Group_5/sample.c:1869]   --->   Operation 873 'fmul' 'tmp_36_0_6' <Predicate = (!exitcond_0_6)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 21> <Delay = 3.65>
ST_67 : Operation 874 [1/5] (3.65ns)   --->   "%tmp_36_0_6 = fmul float %tmp_122, %merge_i1" [Group_5/sample.c:1869]   --->   Operation 874 'fmul' 'tmp_36_0_6' <Predicate = (!exitcond_0_6)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 22> <Delay = 3.29>
ST_68 : Operation 875 [8/8] (3.29ns)   --->   "%sum_1_0_6 = fadd float %sum1_0_6, %tmp_36_0_6" [Group_5/sample.c:1869]   --->   Operation 875 'fadd' 'sum_1_0_6' <Predicate = (!exitcond_0_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 23> <Delay = 3.29>
ST_69 : Operation 876 [7/8] (3.29ns)   --->   "%sum_1_0_6 = fadd float %sum1_0_6, %tmp_36_0_6" [Group_5/sample.c:1869]   --->   Operation 876 'fadd' 'sum_1_0_6' <Predicate = (!exitcond_0_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 24> <Delay = 3.29>
ST_70 : Operation 877 [6/8] (3.29ns)   --->   "%sum_1_0_6 = fadd float %sum1_0_6, %tmp_36_0_6" [Group_5/sample.c:1869]   --->   Operation 877 'fadd' 'sum_1_0_6' <Predicate = (!exitcond_0_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 25> <Delay = 3.29>
ST_71 : Operation 878 [5/8] (3.29ns)   --->   "%sum_1_0_6 = fadd float %sum1_0_6, %tmp_36_0_6" [Group_5/sample.c:1869]   --->   Operation 878 'fadd' 'sum_1_0_6' <Predicate = (!exitcond_0_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 26> <Delay = 3.29>
ST_72 : Operation 879 [4/8] (3.29ns)   --->   "%sum_1_0_6 = fadd float %sum1_0_6, %tmp_36_0_6" [Group_5/sample.c:1869]   --->   Operation 879 'fadd' 'sum_1_0_6' <Predicate = (!exitcond_0_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 27> <Delay = 3.29>
ST_73 : Operation 880 [3/8] (3.29ns)   --->   "%sum_1_0_6 = fadd float %sum1_0_6, %tmp_36_0_6" [Group_5/sample.c:1869]   --->   Operation 880 'fadd' 'sum_1_0_6' <Predicate = (!exitcond_0_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 28> <Delay = 3.29>
ST_74 : Operation 881 [2/8] (3.29ns)   --->   "%sum_1_0_6 = fadd float %sum1_0_6, %tmp_36_0_6" [Group_5/sample.c:1869]   --->   Operation 881 'fadd' 'sum_1_0_6' <Predicate = (!exitcond_0_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 29> <Delay = 3.29>
ST_75 : Operation 882 [1/1] (0.00ns)   --->   "%tmp_64 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 882 'specregionbegin' 'tmp_64' <Predicate = (!exitcond_0_6)> <Delay = 0.00>
ST_75 : Operation 883 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 883 'specpipeline' <Predicate = (!exitcond_0_6)> <Delay = 0.00>
ST_75 : Operation 884 [1/8] (3.29ns)   --->   "%sum_1_0_6 = fadd float %sum1_0_6, %tmp_36_0_6" [Group_5/sample.c:1869]   --->   Operation 884 'fadd' 'sum_1_0_6' <Predicate = (!exitcond_0_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 885 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_64)" [Group_5/sample.c:1870]   --->   Operation 885 'specregionend' 'empty_45' <Predicate = (!exitcond_0_6)> <Delay = 0.00>
ST_75 : Operation 886 [1/1] (0.00ns)   --->   "br label %.preheader25" [Group_5/sample.c:1865]   --->   Operation 886 'br' <Predicate = (!exitcond_0_6)> <Delay = 0.00>

State 76 <SV = 16> <Delay = 1.75>
ST_76 : Operation 887 [1/1] (1.75ns)   --->   "store float %sum1_0_6, float* %C_addr_2, align 4" [Group_5/sample.c:1871]   --->   Operation 887 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_76 : Operation 888 [1/1] (0.00ns)   --->   "%j_14_0_6 = or i4 %tmp_100, 7" [Group_5/sample.c:1860]   --->   Operation 888 'or' 'j_14_0_6' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 889 [1/1] (1.35ns)   --->   "br label %.preheader24" [Group_5/sample.c:1860]   --->   Operation 889 'br' <Predicate = true> <Delay = 1.35>

State 77 <SV = 17> <Delay = 4.30>
ST_77 : Operation 890 [1/1] (0.00ns)   --->   "%sum1_0_7 = phi float [ %sum_1_0_7, %15 ], [ 0xBFA3F6A9E0000000, %12 ]" [Group_5/sample.c:1869]   --->   Operation 890 'phi' 'sum1_0_7' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 891 [1/1] (0.00ns)   --->   "%k_0_7 = phi i5 [ %k_2_0_7, %15 ], [ 0, %12 ]" [Group_5/sample.c:1865]   --->   Operation 891 'phi' 'k_0_7' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 892 [1/1] (1.21ns)   --->   "%exitcond_0_7 = icmp eq i5 %k_0_7, -16" [Group_5/sample.c:1865]   --->   Operation 892 'icmp' 'exitcond_0_7' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 893 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 893 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 894 [1/1] (1.54ns)   --->   "%k_2_0_7 = add i5 %k_0_7, 1" [Group_5/sample.c:1865]   --->   Operation 894 'add' 'k_2_0_7' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 895 [1/1] (0.00ns)   --->   "br i1 %exitcond_0_7, label %14, label %15" [Group_5/sample.c:1865]   --->   Operation 895 'br' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 896 [1/1] (0.00ns)   --->   "%tmp_311 = trunc i5 %k_0_7 to i4" [Group_5/sample.c:1865]   --->   Operation 896 'trunc' 'tmp_311' <Predicate = (!exitcond_0_7)> <Delay = 0.00>
ST_77 : Operation 897 [1/1] (0.00ns)   --->   "%tmp_313 = trunc i5 %k_0_7 to i3" [Group_5/sample.c:1865]   --->   Operation 897 'trunc' 'tmp_313' <Predicate = (!exitcond_0_7)> <Delay = 0.00>
ST_77 : Operation 898 [1/1] (0.00ns)   --->   "%tmp_22 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %k_0_7, i32 3, i32 4)" [Group_5/sample.c:1865]   --->   Operation 898 'partselect' 'tmp_22' <Predicate = (!exitcond_0_7)> <Delay = 0.00>
ST_77 : Operation 899 [1/1] (0.00ns)   --->   "%newIndex34_cast = zext i2 %tmp_22 to i64" [Group_5/sample.c:1865]   --->   Operation 899 'zext' 'newIndex34_cast' <Predicate = (!exitcond_0_7)> <Delay = 0.00>
ST_77 : Operation 900 [1/1] (0.00ns)   --->   "%A_addr_14 = getelementptr [2 x float]* %A, i64 0, i64 %newIndex34_cast" [Group_5/sample.c:1865]   --->   Operation 900 'getelementptr' 'A_addr_14' <Predicate = (!exitcond_0_7)> <Delay = 0.00>
ST_77 : Operation 901 [2/2] (1.75ns)   --->   "%A_load_14 = load float* %A_addr_14, align 4" [Group_5/sample.c:1865]   --->   Operation 901 'load' 'A_load_14' <Predicate = (!exitcond_0_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_77 : Operation 902 [1/1] (0.00ns)   --->   "%A1_addr_14 = getelementptr [2 x float]* %A1, i64 0, i64 %newIndex34_cast" [Group_5/sample.c:1865]   --->   Operation 902 'getelementptr' 'A1_addr_14' <Predicate = (!exitcond_0_7)> <Delay = 0.00>
ST_77 : Operation 903 [2/2] (1.75ns)   --->   "%A1_load_14 = load float* %A1_addr_14, align 4" [Group_5/sample.c:1865]   --->   Operation 903 'load' 'A1_load_14' <Predicate = (!exitcond_0_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_77 : Operation 904 [1/1] (0.00ns)   --->   "%A2_addr_14 = getelementptr [2 x float]* %A2, i64 0, i64 %newIndex34_cast" [Group_5/sample.c:1865]   --->   Operation 904 'getelementptr' 'A2_addr_14' <Predicate = (!exitcond_0_7)> <Delay = 0.00>
ST_77 : Operation 905 [2/2] (1.75ns)   --->   "%A2_load_14 = load float* %A2_addr_14, align 4" [Group_5/sample.c:1865]   --->   Operation 905 'load' 'A2_load_14' <Predicate = (!exitcond_0_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_77 : Operation 906 [1/1] (0.00ns)   --->   "%A3_addr_14 = getelementptr [2 x float]* %A3, i64 0, i64 %newIndex34_cast" [Group_5/sample.c:1865]   --->   Operation 906 'getelementptr' 'A3_addr_14' <Predicate = (!exitcond_0_7)> <Delay = 0.00>
ST_77 : Operation 907 [2/2] (1.75ns)   --->   "%A3_load_14 = load float* %A3_addr_14, align 4" [Group_5/sample.c:1865]   --->   Operation 907 'load' 'A3_load_14' <Predicate = (!exitcond_0_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_77 : Operation 908 [1/1] (0.00ns)   --->   "%A4_addr_14 = getelementptr [2 x float]* %A4, i64 0, i64 %newIndex34_cast" [Group_5/sample.c:1865]   --->   Operation 908 'getelementptr' 'A4_addr_14' <Predicate = (!exitcond_0_7)> <Delay = 0.00>
ST_77 : Operation 909 [2/2] (1.75ns)   --->   "%A4_load_14 = load float* %A4_addr_14, align 4" [Group_5/sample.c:1865]   --->   Operation 909 'load' 'A4_load_14' <Predicate = (!exitcond_0_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_77 : Operation 910 [1/1] (0.00ns)   --->   "%A5_addr_14 = getelementptr [2 x float]* %A5, i64 0, i64 %newIndex34_cast" [Group_5/sample.c:1865]   --->   Operation 910 'getelementptr' 'A5_addr_14' <Predicate = (!exitcond_0_7)> <Delay = 0.00>
ST_77 : Operation 911 [2/2] (1.75ns)   --->   "%A5_load_14 = load float* %A5_addr_14, align 4" [Group_5/sample.c:1865]   --->   Operation 911 'load' 'A5_load_14' <Predicate = (!exitcond_0_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_77 : Operation 912 [1/1] (0.00ns)   --->   "%A6_addr_14 = getelementptr [2 x float]* %A6, i64 0, i64 %newIndex34_cast" [Group_5/sample.c:1865]   --->   Operation 912 'getelementptr' 'A6_addr_14' <Predicate = (!exitcond_0_7)> <Delay = 0.00>
ST_77 : Operation 913 [2/2] (1.75ns)   --->   "%A6_load_14 = load float* %A6_addr_14, align 4" [Group_5/sample.c:1865]   --->   Operation 913 'load' 'A6_load_14' <Predicate = (!exitcond_0_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_77 : Operation 914 [1/1] (0.00ns)   --->   "%A7_addr_14 = getelementptr [2 x float]* %A7, i64 0, i64 %newIndex34_cast" [Group_5/sample.c:1865]   --->   Operation 914 'getelementptr' 'A7_addr_14' <Predicate = (!exitcond_0_7)> <Delay = 0.00>
ST_77 : Operation 915 [2/2] (1.75ns)   --->   "%A7_load_14 = load float* %A7_addr_14, align 4" [Group_5/sample.c:1865]   --->   Operation 915 'load' 'A7_load_14' <Predicate = (!exitcond_0_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_77 : Operation 916 [1/1] (1.49ns)   --->   "%sum8_0_7 = add i4 %j_14_0_6, %tmp_311" [Group_5/sample.c:1860]   --->   Operation 916 'add' 'sum8_0_7' <Predicate = (!exitcond_0_7)> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 917 [1/1] (1.34ns)   --->   "%arrayNo_trunc2 = add i3 -1, %tmp_313" [Group_5/sample.c:1865]   --->   Operation 917 'add' 'arrayNo_trunc2' <Predicate = (!exitcond_0_7)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 918 [1/1] (0.00ns)   --->   "%tmp_314 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %sum8_0_7, i32 3)" [Group_5/sample.c:1860]   --->   Operation 918 'bitselect' 'tmp_314' <Predicate = (!exitcond_0_7)> <Delay = 0.00>
ST_77 : Operation 919 [1/1] (0.00ns)   --->   "%tmp_83 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %arrayNo_trunc2, i1 %tmp_314)" [Group_5/sample.c:1865]   --->   Operation 919 'bitconcatenate' 'tmp_83' <Predicate = (!exitcond_0_7)> <Delay = 0.00>
ST_77 : Operation 920 [1/1] (1.21ns)   --->   "%tmp_i4 = icmp eq i4 %tmp_83, 0" [Group_5/sample.c:1865]   --->   Operation 920 'icmp' 'tmp_i4' <Predicate = (!exitcond_0_7)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 921 [1/1] (0.00ns) (grouped into LUT with out node tmp_617_i4)   --->   "%tmp_i4_47 = select i1 %tmp_i4, float 0x3F93ED63C0000000, float 0x3FE29BDA40000000" [Group_5/sample.c:1865]   --->   Operation 921 'select' 'tmp_i4_47' <Predicate = (!exitcond_0_7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 922 [1/1] (1.21ns)   --->   "%tmp_614_i4 = icmp eq i4 %tmp_83, 1" [Group_5/sample.c:1865]   --->   Operation 922 'icmp' 'tmp_614_i4' <Predicate = (!exitcond_0_7)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 923 [1/1] (1.21ns)   --->   "%tmp_616_i4 = icmp eq i4 %tmp_83, 2" [Group_5/sample.c:1865]   --->   Operation 923 'icmp' 'tmp_616_i4' <Predicate = (!exitcond_0_7)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 924 [1/1] (0.00ns) (grouped into LUT with out node tmp_617_i4)   --->   "%tmp_615_i4 = select i1 %tmp_616_i4, float 0x3FE2372C60000000, float 0x3FE09868E0000000" [Group_5/sample.c:1865]   --->   Operation 924 'select' 'tmp_615_i4' <Predicate = (!exitcond_0_7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 925 [1/1] (0.00ns) (grouped into LUT with out node tmp_617_i4)   --->   "%tmp_156 = or i1 %tmp_616_i4, %tmp_614_i4" [Group_5/sample.c:1865]   --->   Operation 925 'or' 'tmp_156' <Predicate = (!exitcond_0_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 926 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_617_i4 = select i1 %tmp_156, float %tmp_615_i4, float %tmp_i4_47" [Group_5/sample.c:1865]   --->   Operation 926 'select' 'tmp_617_i4' <Predicate = (!exitcond_0_7)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 927 [1/1] (1.21ns)   --->   "%tmp_618_i4 = icmp eq i4 %tmp_83, 3" [Group_5/sample.c:1865]   --->   Operation 927 'icmp' 'tmp_618_i4' <Predicate = (!exitcond_0_7)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 928 [1/1] (1.21ns)   --->   "%tmp_620_i4 = icmp eq i4 %tmp_83, 4" [Group_5/sample.c:1865]   --->   Operation 928 'icmp' 'tmp_620_i4' <Predicate = (!exitcond_0_7)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 929 [1/1] (0.00ns) (grouped into LUT with out node tmp_621_i4)   --->   "%tmp_619_i4 = select i1 %tmp_620_i4, float 0x3FE06178C0000000, float 0x3FB370E260000000" [Group_5/sample.c:1865]   --->   Operation 929 'select' 'tmp_619_i4' <Predicate = (!exitcond_0_7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 930 [1/1] (0.00ns) (grouped into LUT with out node tmp_621_i4)   --->   "%tmp_158 = or i1 %tmp_620_i4, %tmp_618_i4" [Group_5/sample.c:1865]   --->   Operation 930 'or' 'tmp_158' <Predicate = (!exitcond_0_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 931 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_621_i4 = select i1 %tmp_158, float %tmp_619_i4, float %tmp_617_i4" [Group_5/sample.c:1865]   --->   Operation 931 'select' 'tmp_621_i4' <Predicate = (!exitcond_0_7)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 932 [1/1] (1.21ns)   --->   "%tmp_622_i4 = icmp eq i4 %tmp_83, 5" [Group_5/sample.c:1865]   --->   Operation 932 'icmp' 'tmp_622_i4' <Predicate = (!exitcond_0_7)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 933 [1/1] (1.21ns)   --->   "%tmp_624_i4 = icmp eq i4 %tmp_83, 6" [Group_5/sample.c:1865]   --->   Operation 933 'icmp' 'tmp_624_i4' <Predicate = (!exitcond_0_7)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 934 [1/1] (1.21ns)   --->   "%tmp_626_i4 = icmp eq i4 %tmp_83, 7" [Group_5/sample.c:1865]   --->   Operation 934 'icmp' 'tmp_626_i4' <Predicate = (!exitcond_0_7)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 935 [1/1] (1.21ns)   --->   "%tmp_628_i4 = icmp eq i4 %tmp_83, -8" [Group_5/sample.c:1865]   --->   Operation 935 'icmp' 'tmp_628_i4' <Predicate = (!exitcond_0_7)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 18> <Delay = 4.00>
ST_78 : Operation 936 [1/1] (0.00ns)   --->   "%arrayNo15 = zext i3 %tmp_313 to i64" [Group_5/sample.c:1865]   --->   Operation 936 'zext' 'arrayNo15' <Predicate = (!exitcond_0_7)> <Delay = 0.00>
ST_78 : Operation 937 [1/2] (1.75ns)   --->   "%A_load_14 = load float* %A_addr_14, align 4" [Group_5/sample.c:1865]   --->   Operation 937 'load' 'A_load_14' <Predicate = (!exitcond_0_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_78 : Operation 938 [1/2] (1.75ns)   --->   "%A1_load_14 = load float* %A1_addr_14, align 4" [Group_5/sample.c:1865]   --->   Operation 938 'load' 'A1_load_14' <Predicate = (!exitcond_0_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_78 : Operation 939 [1/2] (1.75ns)   --->   "%A2_load_14 = load float* %A2_addr_14, align 4" [Group_5/sample.c:1865]   --->   Operation 939 'load' 'A2_load_14' <Predicate = (!exitcond_0_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_78 : Operation 940 [1/2] (1.75ns)   --->   "%A3_load_14 = load float* %A3_addr_14, align 4" [Group_5/sample.c:1865]   --->   Operation 940 'load' 'A3_load_14' <Predicate = (!exitcond_0_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_78 : Operation 941 [1/2] (1.75ns)   --->   "%A4_load_14 = load float* %A4_addr_14, align 4" [Group_5/sample.c:1865]   --->   Operation 941 'load' 'A4_load_14' <Predicate = (!exitcond_0_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_78 : Operation 942 [1/2] (1.75ns)   --->   "%A5_load_14 = load float* %A5_addr_14, align 4" [Group_5/sample.c:1865]   --->   Operation 942 'load' 'A5_load_14' <Predicate = (!exitcond_0_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_78 : Operation 943 [1/2] (1.75ns)   --->   "%A6_load_14 = load float* %A6_addr_14, align 4" [Group_5/sample.c:1865]   --->   Operation 943 'load' 'A6_load_14' <Predicate = (!exitcond_0_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_78 : Operation 944 [1/2] (1.75ns)   --->   "%A7_load_14 = load float* %A7_addr_14, align 4" [Group_5/sample.c:1865]   --->   Operation 944 'load' 'A7_load_14' <Predicate = (!exitcond_0_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_78 : Operation 945 [1/1] (1.83ns)   --->   "%tmp_153 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_14, float %A1_load_14, float %A2_load_14, float %A3_load_14, float %A4_load_14, float %A5_load_14, float %A6_load_14, float %A7_load_14, i64 %arrayNo15)" [Group_5/sample.c:1865]   --->   Operation 945 'mux' 'tmp_153' <Predicate = (!exitcond_0_7)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 946 [1/1] (0.00ns) (grouped into LUT with out node tmp_625_i4)   --->   "%tmp_623_i4 = select i1 %tmp_624_i4, float 0xBFD3EDED60000000, float 0xBFE455C440000000" [Group_5/sample.c:1865]   --->   Operation 946 'select' 'tmp_623_i4' <Predicate = (!exitcond_0_7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 947 [1/1] (0.00ns) (grouped into LUT with out node tmp_625_i4)   --->   "%tmp_159 = or i1 %tmp_624_i4, %tmp_622_i4" [Group_5/sample.c:1865]   --->   Operation 947 'or' 'tmp_159' <Predicate = (!exitcond_0_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 948 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_625_i4 = select i1 %tmp_159, float %tmp_623_i4, float %tmp_621_i4" [Group_5/sample.c:1865]   --->   Operation 948 'select' 'tmp_625_i4' <Predicate = (!exitcond_0_7)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 949 [1/1] (0.00ns) (grouped into LUT with out node tmp_629_i4)   --->   "%tmp_627_i4 = select i1 %tmp_628_i4, float 0xBFD2F8EFE0000000, float 0x3FCDFB8E80000000" [Group_5/sample.c:1865]   --->   Operation 949 'select' 'tmp_627_i4' <Predicate = (!exitcond_0_7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 950 [1/1] (0.00ns) (grouped into LUT with out node tmp_629_i4)   --->   "%tmp_162 = or i1 %tmp_628_i4, %tmp_626_i4" [Group_5/sample.c:1865]   --->   Operation 950 'or' 'tmp_162' <Predicate = (!exitcond_0_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 951 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_629_i4 = select i1 %tmp_162, float %tmp_627_i4, float %tmp_625_i4" [Group_5/sample.c:1865]   --->   Operation 951 'select' 'tmp_629_i4' <Predicate = (!exitcond_0_7)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 952 [1/1] (1.21ns)   --->   "%tmp_630_i4 = icmp eq i4 %tmp_83, -7" [Group_5/sample.c:1865]   --->   Operation 952 'icmp' 'tmp_630_i4' <Predicate = (!exitcond_0_7)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 953 [1/1] (1.21ns)   --->   "%tmp_632_i4 = icmp eq i4 %tmp_83, -6" [Group_5/sample.c:1865]   --->   Operation 953 'icmp' 'tmp_632_i4' <Predicate = (!exitcond_0_7)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 954 [1/1] (0.00ns) (grouped into LUT with out node tmp_633_i4)   --->   "%tmp_631_i4 = select i1 %tmp_632_i4, float 0x3FD20F95C0000000, float 0xBFDD914080000000" [Group_5/sample.c:1865]   --->   Operation 954 'select' 'tmp_631_i4' <Predicate = (!exitcond_0_7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 955 [1/1] (0.00ns) (grouped into LUT with out node tmp_633_i4)   --->   "%tmp_164 = or i1 %tmp_632_i4, %tmp_630_i4" [Group_5/sample.c:1865]   --->   Operation 955 'or' 'tmp_164' <Predicate = (!exitcond_0_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 956 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_633_i4 = select i1 %tmp_164, float %tmp_631_i4, float %tmp_629_i4" [Group_5/sample.c:1865]   --->   Operation 956 'select' 'tmp_633_i4' <Predicate = (!exitcond_0_7)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 957 [1/1] (1.21ns)   --->   "%tmp_634_i4 = icmp eq i4 %tmp_83, -5" [Group_5/sample.c:1865]   --->   Operation 957 'icmp' 'tmp_634_i4' <Predicate = (!exitcond_0_7)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 958 [1/1] (1.21ns)   --->   "%tmp_636_i4 = icmp eq i4 %tmp_83, -4" [Group_5/sample.c:1865]   --->   Operation 958 'icmp' 'tmp_636_i4' <Predicate = (!exitcond_0_7)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 959 [1/1] (0.00ns) (grouped into LUT with out node tmp_637_i4)   --->   "%tmp_635_i4 = select i1 %tmp_636_i4, float 0x3FA2D46C60000000, float 0x3FC703A460000000" [Group_5/sample.c:1865]   --->   Operation 959 'select' 'tmp_635_i4' <Predicate = (!exitcond_0_7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 960 [1/1] (0.00ns) (grouped into LUT with out node tmp_637_i4)   --->   "%tmp_165 = or i1 %tmp_636_i4, %tmp_634_i4" [Group_5/sample.c:1865]   --->   Operation 960 'or' 'tmp_165' <Predicate = (!exitcond_0_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 961 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_637_i4 = select i1 %tmp_165, float %tmp_635_i4, float %tmp_633_i4" [Group_5/sample.c:1865]   --->   Operation 961 'select' 'tmp_637_i4' <Predicate = (!exitcond_0_7)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 962 [1/1] (1.21ns)   --->   "%tmp_638_i4 = icmp eq i4 %tmp_83, -3" [Group_5/sample.c:1865]   --->   Operation 962 'icmp' 'tmp_638_i4' <Predicate = (!exitcond_0_7)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 963 [1/1] (1.21ns)   --->   "%tmp_640_i4 = icmp eq i4 %tmp_83, -2" [Group_5/sample.c:1865]   --->   Operation 963 'icmp' 'tmp_640_i4' <Predicate = (!exitcond_0_7)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 964 [1/1] (0.00ns) (grouped into LUT with out node merge_i4)   --->   "%tmp_639_i4 = select i1 %tmp_640_i4, float 0xBFAD0FAD80000000, float 0x3FDC5862A0000000" [Group_5/sample.c:1865]   --->   Operation 964 'select' 'tmp_639_i4' <Predicate = (!exitcond_0_7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 965 [1/1] (0.00ns) (grouped into LUT with out node merge_i4)   --->   "%tmp_168 = or i1 %tmp_640_i4, %tmp_638_i4" [Group_5/sample.c:1865]   --->   Operation 965 'or' 'tmp_168' <Predicate = (!exitcond_0_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 966 [1/1] (0.80ns) (out node of the LUT)   --->   "%merge_i4 = select i1 %tmp_168, float %tmp_639_i4, float %tmp_637_i4" [Group_5/sample.c:1865]   --->   Operation 966 'select' 'merge_i4' <Predicate = (!exitcond_0_7)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 79 <SV = 19> <Delay = 3.65>
ST_79 : Operation 967 [5/5] (3.65ns)   --->   "%tmp_36_0_7 = fmul float %tmp_153, %merge_i4" [Group_5/sample.c:1869]   --->   Operation 967 'fmul' 'tmp_36_0_7' <Predicate = (!exitcond_0_7)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 20> <Delay = 3.65>
ST_80 : Operation 968 [4/5] (3.65ns)   --->   "%tmp_36_0_7 = fmul float %tmp_153, %merge_i4" [Group_5/sample.c:1869]   --->   Operation 968 'fmul' 'tmp_36_0_7' <Predicate = (!exitcond_0_7)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 21> <Delay = 3.65>
ST_81 : Operation 969 [3/5] (3.65ns)   --->   "%tmp_36_0_7 = fmul float %tmp_153, %merge_i4" [Group_5/sample.c:1869]   --->   Operation 969 'fmul' 'tmp_36_0_7' <Predicate = (!exitcond_0_7)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 22> <Delay = 3.65>
ST_82 : Operation 970 [2/5] (3.65ns)   --->   "%tmp_36_0_7 = fmul float %tmp_153, %merge_i4" [Group_5/sample.c:1869]   --->   Operation 970 'fmul' 'tmp_36_0_7' <Predicate = (!exitcond_0_7)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 23> <Delay = 3.65>
ST_83 : Operation 971 [1/5] (3.65ns)   --->   "%tmp_36_0_7 = fmul float %tmp_153, %merge_i4" [Group_5/sample.c:1869]   --->   Operation 971 'fmul' 'tmp_36_0_7' <Predicate = (!exitcond_0_7)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 24> <Delay = 3.29>
ST_84 : Operation 972 [8/8] (3.29ns)   --->   "%sum_1_0_7 = fadd float %sum1_0_7, %tmp_36_0_7" [Group_5/sample.c:1869]   --->   Operation 972 'fadd' 'sum_1_0_7' <Predicate = (!exitcond_0_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 25> <Delay = 3.29>
ST_85 : Operation 973 [7/8] (3.29ns)   --->   "%sum_1_0_7 = fadd float %sum1_0_7, %tmp_36_0_7" [Group_5/sample.c:1869]   --->   Operation 973 'fadd' 'sum_1_0_7' <Predicate = (!exitcond_0_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 26> <Delay = 3.29>
ST_86 : Operation 974 [6/8] (3.29ns)   --->   "%sum_1_0_7 = fadd float %sum1_0_7, %tmp_36_0_7" [Group_5/sample.c:1869]   --->   Operation 974 'fadd' 'sum_1_0_7' <Predicate = (!exitcond_0_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 27> <Delay = 3.29>
ST_87 : Operation 975 [5/8] (3.29ns)   --->   "%sum_1_0_7 = fadd float %sum1_0_7, %tmp_36_0_7" [Group_5/sample.c:1869]   --->   Operation 975 'fadd' 'sum_1_0_7' <Predicate = (!exitcond_0_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 28> <Delay = 3.29>
ST_88 : Operation 976 [4/8] (3.29ns)   --->   "%sum_1_0_7 = fadd float %sum1_0_7, %tmp_36_0_7" [Group_5/sample.c:1869]   --->   Operation 976 'fadd' 'sum_1_0_7' <Predicate = (!exitcond_0_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 29> <Delay = 3.29>
ST_89 : Operation 977 [3/8] (3.29ns)   --->   "%sum_1_0_7 = fadd float %sum1_0_7, %tmp_36_0_7" [Group_5/sample.c:1869]   --->   Operation 977 'fadd' 'sum_1_0_7' <Predicate = (!exitcond_0_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 30> <Delay = 3.29>
ST_90 : Operation 978 [2/8] (3.29ns)   --->   "%sum_1_0_7 = fadd float %sum1_0_7, %tmp_36_0_7" [Group_5/sample.c:1869]   --->   Operation 978 'fadd' 'sum_1_0_7' <Predicate = (!exitcond_0_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 31> <Delay = 3.29>
ST_91 : Operation 979 [1/1] (0.00ns)   --->   "%tmp_79 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 979 'specregionbegin' 'tmp_79' <Predicate = (!exitcond_0_7)> <Delay = 0.00>
ST_91 : Operation 980 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 980 'specpipeline' <Predicate = (!exitcond_0_7)> <Delay = 0.00>
ST_91 : Operation 981 [1/8] (3.29ns)   --->   "%sum_1_0_7 = fadd float %sum1_0_7, %tmp_36_0_7" [Group_5/sample.c:1869]   --->   Operation 981 'fadd' 'sum_1_0_7' <Predicate = (!exitcond_0_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 982 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_79)" [Group_5/sample.c:1870]   --->   Operation 982 'specregionend' 'empty_48' <Predicate = (!exitcond_0_7)> <Delay = 0.00>
ST_91 : Operation 983 [1/1] (0.00ns)   --->   "br label %.preheader24" [Group_5/sample.c:1865]   --->   Operation 983 'br' <Predicate = (!exitcond_0_7)> <Delay = 0.00>

State 92 <SV = 18> <Delay = 2.99>
ST_92 : Operation 984 [1/1] (1.75ns)   --->   "store float %sum1_0_7, float* %C_addr_3, align 4" [Group_5/sample.c:1871]   --->   Operation 984 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_92 : Operation 985 [1/1] (2.99ns)   --->   "%j_14_0_7 = add i64 %j, 8" [Group_5/sample.c:1860]   --->   Operation 985 'add' 'j_14_0_7' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 986 [1/1] (0.00ns)   --->   "br label %.preheader35" [Group_5/sample.c:1860]   --->   Operation 986 'br' <Predicate = true> <Delay = 0.00>

State 93 <SV = 5> <Delay = 2.34>
ST_93 : Operation 987 [1/1] (0.00ns)   --->   "%j_1 = phi i64 [ %j_14_1_7, %29 ], [ 0, %.preheader34.preheader ]" [Group_5/sample.c:1860]   --->   Operation 987 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 988 [1/1] (2.34ns)   --->   "%exitcond1_1 = icmp eq i64 %j_1, 1" [Group_5/sample.c:1860]   --->   Operation 988 'icmp' 'exitcond1_1' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 989 [1/1] (0.00ns)   --->   "br i1 %exitcond1_1, label %31, label %.preheader23.preheader" [Group_5/sample.c:1860]   --->   Operation 989 'br' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 990 [1/1] (0.00ns)   --->   "%tmp_130 = trunc i64 %j_1 to i4" [Group_5/sample.c:1860]   --->   Operation 990 'trunc' 'tmp_130' <Predicate = (!exitcond1_1)> <Delay = 0.00>
ST_93 : Operation 991 [1/1] (1.35ns)   --->   "br label %.preheader23" [Group_5/sample.c:1865]   --->   Operation 991 'br' <Predicate = (!exitcond1_1)> <Delay = 1.35>

State 94 <SV = 6> <Delay = 4.30>
ST_94 : Operation 992 [1/1] (0.00ns)   --->   "%sum1_1 = phi float [ %sum_1_1, %18 ], [ 0xBFA3F6A9E0000000, %.preheader23.preheader ]" [Group_5/sample.c:1869]   --->   Operation 992 'phi' 'sum1_1' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 993 [1/1] (0.00ns)   --->   "%k_1 = phi i5 [ %k_2_1, %18 ], [ 0, %.preheader23.preheader ]" [Group_5/sample.c:1865]   --->   Operation 993 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 994 [1/1] (1.21ns)   --->   "%exitcond_1 = icmp eq i5 %k_1, -16" [Group_5/sample.c:1865]   --->   Operation 994 'icmp' 'exitcond_1' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 995 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 995 'speclooptripcount' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 996 [1/1] (1.54ns)   --->   "%k_2_1 = add i5 %k_1, 1" [Group_5/sample.c:1865]   --->   Operation 996 'add' 'k_2_1' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 997 [1/1] (0.00ns)   --->   "br i1 %exitcond_1, label %17, label %18" [Group_5/sample.c:1865]   --->   Operation 997 'br' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 998 [1/1] (0.00ns)   --->   "%tmp_142 = trunc i5 %k_1 to i4" [Group_5/sample.c:1865]   --->   Operation 998 'trunc' 'tmp_142' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_94 : Operation 999 [1/1] (0.00ns)   --->   "%tmp_148 = trunc i5 %k_1 to i3" [Group_5/sample.c:1865]   --->   Operation 999 'trunc' 'tmp_148' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_94 : Operation 1000 [1/1] (0.79ns)   --->   "%sum5_1 = xor i5 %k_1, -16" [Group_5/sample.c:1865]   --->   Operation 1000 'xor' 'sum5_1' <Predicate = (!exitcond_1)> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1001 [1/1] (0.00ns)   --->   "%tmp_154 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %sum5_1, i32 3, i32 4)" [Group_5/sample.c:1865]   --->   Operation 1001 'partselect' 'tmp_154' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_94 : Operation 1002 [1/1] (0.00ns)   --->   "%newIndex11_cast = zext i2 %tmp_154 to i64" [Group_5/sample.c:1865]   --->   Operation 1002 'zext' 'newIndex11_cast' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_94 : Operation 1003 [1/1] (0.00ns)   --->   "%A_addr_3 = getelementptr [2 x float]* %A, i64 0, i64 %newIndex11_cast" [Group_5/sample.c:1865]   --->   Operation 1003 'getelementptr' 'A_addr_3' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_94 : Operation 1004 [2/2] (1.75ns)   --->   "%A_load_3 = load float* %A_addr_3, align 4" [Group_5/sample.c:1865]   --->   Operation 1004 'load' 'A_load_3' <Predicate = (!exitcond_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_94 : Operation 1005 [1/1] (0.00ns)   --->   "%A1_addr_3 = getelementptr [2 x float]* %A1, i64 0, i64 %newIndex11_cast" [Group_5/sample.c:1865]   --->   Operation 1005 'getelementptr' 'A1_addr_3' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_94 : Operation 1006 [2/2] (1.75ns)   --->   "%A1_load_3 = load float* %A1_addr_3, align 4" [Group_5/sample.c:1865]   --->   Operation 1006 'load' 'A1_load_3' <Predicate = (!exitcond_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_94 : Operation 1007 [1/1] (0.00ns)   --->   "%A2_addr_3 = getelementptr [2 x float]* %A2, i64 0, i64 %newIndex11_cast" [Group_5/sample.c:1865]   --->   Operation 1007 'getelementptr' 'A2_addr_3' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_94 : Operation 1008 [2/2] (1.75ns)   --->   "%A2_load_3 = load float* %A2_addr_3, align 4" [Group_5/sample.c:1865]   --->   Operation 1008 'load' 'A2_load_3' <Predicate = (!exitcond_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_94 : Operation 1009 [1/1] (0.00ns)   --->   "%A3_addr_3 = getelementptr [2 x float]* %A3, i64 0, i64 %newIndex11_cast" [Group_5/sample.c:1865]   --->   Operation 1009 'getelementptr' 'A3_addr_3' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_94 : Operation 1010 [2/2] (1.75ns)   --->   "%A3_load_3 = load float* %A3_addr_3, align 4" [Group_5/sample.c:1865]   --->   Operation 1010 'load' 'A3_load_3' <Predicate = (!exitcond_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_94 : Operation 1011 [1/1] (0.00ns)   --->   "%A4_addr_3 = getelementptr [2 x float]* %A4, i64 0, i64 %newIndex11_cast" [Group_5/sample.c:1865]   --->   Operation 1011 'getelementptr' 'A4_addr_3' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_94 : Operation 1012 [2/2] (1.75ns)   --->   "%A4_load_3 = load float* %A4_addr_3, align 4" [Group_5/sample.c:1865]   --->   Operation 1012 'load' 'A4_load_3' <Predicate = (!exitcond_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_94 : Operation 1013 [1/1] (0.00ns)   --->   "%A5_addr_3 = getelementptr [2 x float]* %A5, i64 0, i64 %newIndex11_cast" [Group_5/sample.c:1865]   --->   Operation 1013 'getelementptr' 'A5_addr_3' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_94 : Operation 1014 [2/2] (1.75ns)   --->   "%A5_load_3 = load float* %A5_addr_3, align 4" [Group_5/sample.c:1865]   --->   Operation 1014 'load' 'A5_load_3' <Predicate = (!exitcond_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_94 : Operation 1015 [1/1] (0.00ns)   --->   "%A6_addr_3 = getelementptr [2 x float]* %A6, i64 0, i64 %newIndex11_cast" [Group_5/sample.c:1865]   --->   Operation 1015 'getelementptr' 'A6_addr_3' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_94 : Operation 1016 [2/2] (1.75ns)   --->   "%A6_load_3 = load float* %A6_addr_3, align 4" [Group_5/sample.c:1865]   --->   Operation 1016 'load' 'A6_load_3' <Predicate = (!exitcond_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_94 : Operation 1017 [1/1] (0.00ns)   --->   "%A7_addr_3 = getelementptr [2 x float]* %A7, i64 0, i64 %newIndex11_cast" [Group_5/sample.c:1865]   --->   Operation 1017 'getelementptr' 'A7_addr_3' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_94 : Operation 1018 [2/2] (1.75ns)   --->   "%A7_load_3 = load float* %A7_addr_3, align 4" [Group_5/sample.c:1865]   --->   Operation 1018 'load' 'A7_load_3' <Predicate = (!exitcond_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_94 : Operation 1019 [1/1] (1.49ns)   --->   "%sum8_1 = add i4 %tmp_142, %tmp_130" [Group_5/sample.c:1865]   --->   Operation 1019 'add' 'sum8_1' <Predicate = (!exitcond_1)> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1020 [1/1] (0.00ns)   --->   "%tmp_160 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %sum8_1, i32 3)" [Group_5/sample.c:1865]   --->   Operation 1020 'bitselect' 'tmp_160' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_94 : Operation 1021 [1/1] (0.00ns)   --->   "%tmp_42 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %tmp_148, i1 %tmp_160)" [Group_5/sample.c:1865]   --->   Operation 1021 'bitconcatenate' 'tmp_42' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_94 : Operation 1022 [1/1] (1.21ns)   --->   "%tmp_i3 = icmp eq i4 %tmp_42, 0" [Group_5/sample.c:1865]   --->   Operation 1022 'icmp' 'tmp_i3' <Predicate = (!exitcond_1)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1023 [1/1] (0.00ns) (grouped into LUT with out node tmp_617_i2)   --->   "%tmp_i3_50 = select i1 %tmp_i3, float 0x3F93ED63C0000000, float 0x3FE29BDA40000000" [Group_5/sample.c:1865]   --->   Operation 1023 'select' 'tmp_i3_50' <Predicate = (!exitcond_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_94 : Operation 1024 [1/1] (1.21ns)   --->   "%tmp_614_i2 = icmp eq i4 %tmp_42, 1" [Group_5/sample.c:1865]   --->   Operation 1024 'icmp' 'tmp_614_i2' <Predicate = (!exitcond_1)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1025 [1/1] (1.21ns)   --->   "%tmp_616_i2 = icmp eq i4 %tmp_42, 2" [Group_5/sample.c:1865]   --->   Operation 1025 'icmp' 'tmp_616_i2' <Predicate = (!exitcond_1)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1026 [1/1] (0.00ns) (grouped into LUT with out node tmp_617_i2)   --->   "%tmp_615_i2 = select i1 %tmp_616_i2, float 0x3FE2372C60000000, float 0x3FE09868E0000000" [Group_5/sample.c:1865]   --->   Operation 1026 'select' 'tmp_615_i2' <Predicate = (!exitcond_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_94 : Operation 1027 [1/1] (0.00ns) (grouped into LUT with out node tmp_617_i2)   --->   "%tmp_71 = or i1 %tmp_616_i2, %tmp_614_i2" [Group_5/sample.c:1865]   --->   Operation 1027 'or' 'tmp_71' <Predicate = (!exitcond_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1028 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_617_i2 = select i1 %tmp_71, float %tmp_615_i2, float %tmp_i3_50" [Group_5/sample.c:1865]   --->   Operation 1028 'select' 'tmp_617_i2' <Predicate = (!exitcond_1)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_94 : Operation 1029 [1/1] (1.21ns)   --->   "%tmp_618_i2 = icmp eq i4 %tmp_42, 3" [Group_5/sample.c:1865]   --->   Operation 1029 'icmp' 'tmp_618_i2' <Predicate = (!exitcond_1)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1030 [1/1] (1.21ns)   --->   "%tmp_620_i2 = icmp eq i4 %tmp_42, 4" [Group_5/sample.c:1865]   --->   Operation 1030 'icmp' 'tmp_620_i2' <Predicate = (!exitcond_1)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1031 [1/1] (0.00ns) (grouped into LUT with out node tmp_621_i3)   --->   "%tmp_619_i2 = select i1 %tmp_620_i2, float 0x3FE06178C0000000, float 0x3FB370E260000000" [Group_5/sample.c:1865]   --->   Operation 1031 'select' 'tmp_619_i2' <Predicate = (!exitcond_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_94 : Operation 1032 [1/1] (0.00ns) (grouped into LUT with out node tmp_621_i3)   --->   "%tmp_72 = or i1 %tmp_620_i2, %tmp_618_i2" [Group_5/sample.c:1865]   --->   Operation 1032 'or' 'tmp_72' <Predicate = (!exitcond_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1033 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_621_i3 = select i1 %tmp_72, float %tmp_619_i2, float %tmp_617_i2" [Group_5/sample.c:1865]   --->   Operation 1033 'select' 'tmp_621_i3' <Predicate = (!exitcond_1)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_94 : Operation 1034 [1/1] (1.21ns)   --->   "%tmp_622_i3 = icmp eq i4 %tmp_42, 5" [Group_5/sample.c:1865]   --->   Operation 1034 'icmp' 'tmp_622_i3' <Predicate = (!exitcond_1)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1035 [1/1] (1.21ns)   --->   "%tmp_624_i3 = icmp eq i4 %tmp_42, 6" [Group_5/sample.c:1865]   --->   Operation 1035 'icmp' 'tmp_624_i3' <Predicate = (!exitcond_1)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1036 [1/1] (1.21ns)   --->   "%tmp_626_i3 = icmp eq i4 %tmp_42, 7" [Group_5/sample.c:1865]   --->   Operation 1036 'icmp' 'tmp_626_i3' <Predicate = (!exitcond_1)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1037 [1/1] (1.21ns)   --->   "%tmp_628_i3 = icmp eq i4 %tmp_42, -8" [Group_5/sample.c:1865]   --->   Operation 1037 'icmp' 'tmp_628_i3' <Predicate = (!exitcond_1)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 7> <Delay = 4.00>
ST_95 : Operation 1038 [1/1] (0.00ns)   --->   "%arrayNo4 = zext i3 %tmp_148 to i64" [Group_5/sample.c:1865]   --->   Operation 1038 'zext' 'arrayNo4' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_95 : Operation 1039 [1/2] (1.75ns)   --->   "%A_load_3 = load float* %A_addr_3, align 4" [Group_5/sample.c:1865]   --->   Operation 1039 'load' 'A_load_3' <Predicate = (!exitcond_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_95 : Operation 1040 [1/2] (1.75ns)   --->   "%A1_load_3 = load float* %A1_addr_3, align 4" [Group_5/sample.c:1865]   --->   Operation 1040 'load' 'A1_load_3' <Predicate = (!exitcond_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_95 : Operation 1041 [1/2] (1.75ns)   --->   "%A2_load_3 = load float* %A2_addr_3, align 4" [Group_5/sample.c:1865]   --->   Operation 1041 'load' 'A2_load_3' <Predicate = (!exitcond_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_95 : Operation 1042 [1/2] (1.75ns)   --->   "%A3_load_3 = load float* %A3_addr_3, align 4" [Group_5/sample.c:1865]   --->   Operation 1042 'load' 'A3_load_3' <Predicate = (!exitcond_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_95 : Operation 1043 [1/2] (1.75ns)   --->   "%A4_load_3 = load float* %A4_addr_3, align 4" [Group_5/sample.c:1865]   --->   Operation 1043 'load' 'A4_load_3' <Predicate = (!exitcond_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_95 : Operation 1044 [1/2] (1.75ns)   --->   "%A5_load_3 = load float* %A5_addr_3, align 4" [Group_5/sample.c:1865]   --->   Operation 1044 'load' 'A5_load_3' <Predicate = (!exitcond_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_95 : Operation 1045 [1/2] (1.75ns)   --->   "%A6_load_3 = load float* %A6_addr_3, align 4" [Group_5/sample.c:1865]   --->   Operation 1045 'load' 'A6_load_3' <Predicate = (!exitcond_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_95 : Operation 1046 [1/2] (1.75ns)   --->   "%A7_load_3 = load float* %A7_addr_3, align 4" [Group_5/sample.c:1865]   --->   Operation 1046 'load' 'A7_load_3' <Predicate = (!exitcond_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_95 : Operation 1047 [1/1] (1.83ns)   --->   "%tmp_70 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_3, float %A1_load_3, float %A2_load_3, float %A3_load_3, float %A4_load_3, float %A5_load_3, float %A6_load_3, float %A7_load_3, i64 %arrayNo4)" [Group_5/sample.c:1865]   --->   Operation 1047 'mux' 'tmp_70' <Predicate = (!exitcond_1)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1048 [1/1] (0.00ns) (grouped into LUT with out node tmp_625_i3)   --->   "%tmp_623_i3 = select i1 %tmp_624_i3, float 0xBFD3EDED60000000, float 0xBFE455C440000000" [Group_5/sample.c:1865]   --->   Operation 1048 'select' 'tmp_623_i3' <Predicate = (!exitcond_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_95 : Operation 1049 [1/1] (0.00ns) (grouped into LUT with out node tmp_625_i3)   --->   "%tmp_74 = or i1 %tmp_624_i3, %tmp_622_i3" [Group_5/sample.c:1865]   --->   Operation 1049 'or' 'tmp_74' <Predicate = (!exitcond_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1050 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_625_i3 = select i1 %tmp_74, float %tmp_623_i3, float %tmp_621_i3" [Group_5/sample.c:1865]   --->   Operation 1050 'select' 'tmp_625_i3' <Predicate = (!exitcond_1)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_95 : Operation 1051 [1/1] (0.00ns) (grouped into LUT with out node tmp_629_i3)   --->   "%tmp_627_i3 = select i1 %tmp_628_i3, float 0xBFD2F8EFE0000000, float 0x3FCDFB8E80000000" [Group_5/sample.c:1865]   --->   Operation 1051 'select' 'tmp_627_i3' <Predicate = (!exitcond_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_95 : Operation 1052 [1/1] (0.00ns) (grouped into LUT with out node tmp_629_i3)   --->   "%tmp_75 = or i1 %tmp_628_i3, %tmp_626_i3" [Group_5/sample.c:1865]   --->   Operation 1052 'or' 'tmp_75' <Predicate = (!exitcond_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1053 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_629_i3 = select i1 %tmp_75, float %tmp_627_i3, float %tmp_625_i3" [Group_5/sample.c:1865]   --->   Operation 1053 'select' 'tmp_629_i3' <Predicate = (!exitcond_1)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_95 : Operation 1054 [1/1] (1.21ns)   --->   "%tmp_630_i3 = icmp eq i4 %tmp_42, -7" [Group_5/sample.c:1865]   --->   Operation 1054 'icmp' 'tmp_630_i3' <Predicate = (!exitcond_1)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1055 [1/1] (1.21ns)   --->   "%tmp_632_i3 = icmp eq i4 %tmp_42, -6" [Group_5/sample.c:1865]   --->   Operation 1055 'icmp' 'tmp_632_i3' <Predicate = (!exitcond_1)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1056 [1/1] (0.00ns) (grouped into LUT with out node tmp_633_i3)   --->   "%tmp_631_i3 = select i1 %tmp_632_i3, float 0x3FD20F95C0000000, float 0xBFDD914080000000" [Group_5/sample.c:1865]   --->   Operation 1056 'select' 'tmp_631_i3' <Predicate = (!exitcond_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_95 : Operation 1057 [1/1] (0.00ns) (grouped into LUT with out node tmp_633_i3)   --->   "%tmp_76 = or i1 %tmp_632_i3, %tmp_630_i3" [Group_5/sample.c:1865]   --->   Operation 1057 'or' 'tmp_76' <Predicate = (!exitcond_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1058 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_633_i3 = select i1 %tmp_76, float %tmp_631_i3, float %tmp_629_i3" [Group_5/sample.c:1865]   --->   Operation 1058 'select' 'tmp_633_i3' <Predicate = (!exitcond_1)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_95 : Operation 1059 [1/1] (1.21ns)   --->   "%tmp_634_i3 = icmp eq i4 %tmp_42, -5" [Group_5/sample.c:1865]   --->   Operation 1059 'icmp' 'tmp_634_i3' <Predicate = (!exitcond_1)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1060 [1/1] (1.21ns)   --->   "%tmp_636_i3 = icmp eq i4 %tmp_42, -4" [Group_5/sample.c:1865]   --->   Operation 1060 'icmp' 'tmp_636_i3' <Predicate = (!exitcond_1)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1061 [1/1] (0.00ns) (grouped into LUT with out node tmp_637_i3)   --->   "%tmp_635_i3 = select i1 %tmp_636_i3, float 0x3FA2D46C60000000, float 0x3FC703A460000000" [Group_5/sample.c:1865]   --->   Operation 1061 'select' 'tmp_635_i3' <Predicate = (!exitcond_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_95 : Operation 1062 [1/1] (0.00ns) (grouped into LUT with out node tmp_637_i3)   --->   "%tmp_78 = or i1 %tmp_636_i3, %tmp_634_i3" [Group_5/sample.c:1865]   --->   Operation 1062 'or' 'tmp_78' <Predicate = (!exitcond_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1063 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_637_i3 = select i1 %tmp_78, float %tmp_635_i3, float %tmp_633_i3" [Group_5/sample.c:1865]   --->   Operation 1063 'select' 'tmp_637_i3' <Predicate = (!exitcond_1)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_95 : Operation 1064 [1/1] (1.21ns)   --->   "%tmp_638_i3 = icmp eq i4 %tmp_42, -3" [Group_5/sample.c:1865]   --->   Operation 1064 'icmp' 'tmp_638_i3' <Predicate = (!exitcond_1)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1065 [1/1] (1.21ns)   --->   "%tmp_640_i3 = icmp eq i4 %tmp_42, -2" [Group_5/sample.c:1865]   --->   Operation 1065 'icmp' 'tmp_640_i3' <Predicate = (!exitcond_1)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1066 [1/1] (0.00ns) (grouped into LUT with out node merge_i3)   --->   "%tmp_639_i3 = select i1 %tmp_640_i3, float 0xBFAD0FAD80000000, float 0x3FDC5862A0000000" [Group_5/sample.c:1865]   --->   Operation 1066 'select' 'tmp_639_i3' <Predicate = (!exitcond_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_95 : Operation 1067 [1/1] (0.00ns) (grouped into LUT with out node merge_i3)   --->   "%tmp_80 = or i1 %tmp_640_i3, %tmp_638_i3" [Group_5/sample.c:1865]   --->   Operation 1067 'or' 'tmp_80' <Predicate = (!exitcond_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1068 [1/1] (0.80ns) (out node of the LUT)   --->   "%merge_i3 = select i1 %tmp_80, float %tmp_639_i3, float %tmp_637_i3" [Group_5/sample.c:1865]   --->   Operation 1068 'select' 'merge_i3' <Predicate = (!exitcond_1)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 96 <SV = 8> <Delay = 3.65>
ST_96 : Operation 1069 [5/5] (3.65ns)   --->   "%tmp_36_1 = fmul float %tmp_70, %merge_i3" [Group_5/sample.c:1869]   --->   Operation 1069 'fmul' 'tmp_36_1' <Predicate = (!exitcond_1)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 9> <Delay = 3.65>
ST_97 : Operation 1070 [4/5] (3.65ns)   --->   "%tmp_36_1 = fmul float %tmp_70, %merge_i3" [Group_5/sample.c:1869]   --->   Operation 1070 'fmul' 'tmp_36_1' <Predicate = (!exitcond_1)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 10> <Delay = 3.65>
ST_98 : Operation 1071 [3/5] (3.65ns)   --->   "%tmp_36_1 = fmul float %tmp_70, %merge_i3" [Group_5/sample.c:1869]   --->   Operation 1071 'fmul' 'tmp_36_1' <Predicate = (!exitcond_1)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 11> <Delay = 3.65>
ST_99 : Operation 1072 [2/5] (3.65ns)   --->   "%tmp_36_1 = fmul float %tmp_70, %merge_i3" [Group_5/sample.c:1869]   --->   Operation 1072 'fmul' 'tmp_36_1' <Predicate = (!exitcond_1)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 12> <Delay = 3.65>
ST_100 : Operation 1073 [1/5] (3.65ns)   --->   "%tmp_36_1 = fmul float %tmp_70, %merge_i3" [Group_5/sample.c:1869]   --->   Operation 1073 'fmul' 'tmp_36_1' <Predicate = (!exitcond_1)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 13> <Delay = 3.29>
ST_101 : Operation 1074 [8/8] (3.29ns)   --->   "%sum_1_1 = fadd float %sum1_1, %tmp_36_1" [Group_5/sample.c:1869]   --->   Operation 1074 'fadd' 'sum_1_1' <Predicate = (!exitcond_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 14> <Delay = 3.29>
ST_102 : Operation 1075 [7/8] (3.29ns)   --->   "%sum_1_1 = fadd float %sum1_1, %tmp_36_1" [Group_5/sample.c:1869]   --->   Operation 1075 'fadd' 'sum_1_1' <Predicate = (!exitcond_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 15> <Delay = 3.29>
ST_103 : Operation 1076 [6/8] (3.29ns)   --->   "%sum_1_1 = fadd float %sum1_1, %tmp_36_1" [Group_5/sample.c:1869]   --->   Operation 1076 'fadd' 'sum_1_1' <Predicate = (!exitcond_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 16> <Delay = 3.29>
ST_104 : Operation 1077 [5/8] (3.29ns)   --->   "%sum_1_1 = fadd float %sum1_1, %tmp_36_1" [Group_5/sample.c:1869]   --->   Operation 1077 'fadd' 'sum_1_1' <Predicate = (!exitcond_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 17> <Delay = 3.29>
ST_105 : Operation 1078 [4/8] (3.29ns)   --->   "%sum_1_1 = fadd float %sum1_1, %tmp_36_1" [Group_5/sample.c:1869]   --->   Operation 1078 'fadd' 'sum_1_1' <Predicate = (!exitcond_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 18> <Delay = 3.29>
ST_106 : Operation 1079 [3/8] (3.29ns)   --->   "%sum_1_1 = fadd float %sum1_1, %tmp_36_1" [Group_5/sample.c:1869]   --->   Operation 1079 'fadd' 'sum_1_1' <Predicate = (!exitcond_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 19> <Delay = 3.29>
ST_107 : Operation 1080 [2/8] (3.29ns)   --->   "%sum_1_1 = fadd float %sum1_1, %tmp_36_1" [Group_5/sample.c:1869]   --->   Operation 1080 'fadd' 'sum_1_1' <Predicate = (!exitcond_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 20> <Delay = 3.29>
ST_108 : Operation 1081 [1/1] (0.00ns)   --->   "%tmp_40 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 1081 'specregionbegin' 'tmp_40' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_108 : Operation 1082 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 1082 'specpipeline' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_108 : Operation 1083 [1/8] (3.29ns)   --->   "%sum_1_1 = fadd float %sum1_1, %tmp_36_1" [Group_5/sample.c:1869]   --->   Operation 1083 'fadd' 'sum_1_1' <Predicate = (!exitcond_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1084 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_40)" [Group_5/sample.c:1870]   --->   Operation 1084 'specregionend' 'empty_51' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_108 : Operation 1085 [1/1] (0.00ns)   --->   "br label %.preheader23" [Group_5/sample.c:1865]   --->   Operation 1085 'br' <Predicate = (!exitcond_1)> <Delay = 0.00>

State 109 <SV = 7> <Delay = 2.34>
ST_109 : Operation 1086 [1/1] (1.75ns)   --->   "store float %sum1_1, float* %C_addr_1, align 4" [Group_5/sample.c:1871]   --->   Operation 1086 'store' <Predicate = (!exitcond1_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_109 : Operation 1087 [1/1] (0.00ns) (grouped into LUT with out node exitcond1_1_1)   --->   "%j_14_1_s = or i64 %j_1, 1" [Group_5/sample.c:1860]   --->   Operation 1087 'or' 'j_14_1_s' <Predicate = (!exitcond1_1)> <Delay = 0.00>
ST_109 : Operation 1088 [1/1] (2.34ns) (out node of the LUT)   --->   "%exitcond1_1_1 = icmp eq i64 %j_14_1_s, 1" [Group_5/sample.c:1860]   --->   Operation 1088 'icmp' 'exitcond1_1_1' <Predicate = (!exitcond1_1)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1089 [1/1] (0.00ns)   --->   "br i1 %exitcond1_1_1, label %31, label %.preheader22.preheader" [Group_5/sample.c:1860]   --->   Operation 1089 'br' <Predicate = (!exitcond1_1)> <Delay = 0.00>
ST_109 : Operation 1090 [1/1] (1.35ns)   --->   "br label %.preheader22" [Group_5/sample.c:1865]   --->   Operation 1090 'br' <Predicate = (!exitcond1_1 & !exitcond1_1_1)> <Delay = 1.35>
ST_109 : Operation 1091 [1/1] (0.00ns) (grouped into LUT with out node exitcond2_2)   --->   "%i_33_1 = or i64 %i, 2" [Group_5/sample.c:1855]   --->   Operation 1091 'or' 'i_33_1' <Predicate = (exitcond1_1) | (exitcond1_1_1)> <Delay = 0.00>
ST_109 : Operation 1092 [1/1] (2.34ns) (out node of the LUT)   --->   "%exitcond2_2 = icmp eq i64 %i_33_1, %outrows_cast" [Group_5/sample.c:1855]   --->   Operation 1092 'icmp' 'exitcond2_2' <Predicate = (exitcond1_1) | (exitcond1_1_1)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1093 [1/1] (0.00ns)   --->   "br i1 %exitcond2_2, label %62, label %.preheader33.preheader" [Group_5/sample.c:1855]   --->   Operation 1093 'br' <Predicate = (exitcond1_1) | (exitcond1_1_1)> <Delay = 0.00>
ST_109 : Operation 1094 [1/1] (1.35ns)   --->   "br label %.preheader33" [Group_5/sample.c:1860]   --->   Operation 1094 'br' <Predicate = (exitcond1_1 & !exitcond2_2) | (exitcond1_1_1 & !exitcond2_2)> <Delay = 1.35>

State 110 <SV = 8> <Delay = 2.55>
ST_110 : Operation 1095 [1/1] (0.00ns)   --->   "%k_1_1 = phi i5 [ %k_2_1_1, %19 ], [ 0, %.preheader22.preheader ]" [Group_5/sample.c:1865]   --->   Operation 1095 'phi' 'k_1_1' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1096 [1/1] (1.21ns)   --->   "%exitcond_1_1 = icmp eq i5 %k_1_1, -16" [Group_5/sample.c:1865]   --->   Operation 1096 'icmp' 'exitcond_1_1' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1097 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 1097 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1098 [1/1] (1.54ns)   --->   "%k_2_1_1 = add i5 %k_1_1, 1" [Group_5/sample.c:1865]   --->   Operation 1098 'add' 'k_2_1_1' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1099 [1/1] (0.00ns)   --->   "br i1 %exitcond_1_1, label %.preheader21.preheader, label %19" [Group_5/sample.c:1865]   --->   Operation 1099 'br' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1100 [1/1] (0.00ns)   --->   "%tmp_172 = trunc i5 %k_1_1 to i3" [Group_5/sample.c:1865]   --->   Operation 1100 'trunc' 'tmp_172' <Predicate = (!exitcond_1_1)> <Delay = 0.00>
ST_110 : Operation 1101 [1/1] (0.79ns)   --->   "%sum5_1_1 = xor i5 %k_1_1, -16" [Group_5/sample.c:1865]   --->   Operation 1101 'xor' 'sum5_1_1' <Predicate = (!exitcond_1_1)> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1102 [1/1] (0.00ns)   --->   "%tmp_178 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %sum5_1_1, i32 3, i32 4)" [Group_5/sample.c:1865]   --->   Operation 1102 'partselect' 'tmp_178' <Predicate = (!exitcond_1_1)> <Delay = 0.00>
ST_110 : Operation 1103 [1/1] (0.00ns)   --->   "%newIndex15_cast = zext i2 %tmp_178 to i64" [Group_5/sample.c:1865]   --->   Operation 1103 'zext' 'newIndex15_cast' <Predicate = (!exitcond_1_1)> <Delay = 0.00>
ST_110 : Operation 1104 [1/1] (0.00ns)   --->   "%A_addr_5 = getelementptr [2 x float]* %A, i64 0, i64 %newIndex15_cast" [Group_5/sample.c:1865]   --->   Operation 1104 'getelementptr' 'A_addr_5' <Predicate = (!exitcond_1_1)> <Delay = 0.00>
ST_110 : Operation 1105 [2/2] (1.75ns)   --->   "%A_load_5 = load float* %A_addr_5, align 4" [Group_5/sample.c:1865]   --->   Operation 1105 'load' 'A_load_5' <Predicate = (!exitcond_1_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_110 : Operation 1106 [1/1] (0.00ns)   --->   "%A1_addr_5 = getelementptr [2 x float]* %A1, i64 0, i64 %newIndex15_cast" [Group_5/sample.c:1865]   --->   Operation 1106 'getelementptr' 'A1_addr_5' <Predicate = (!exitcond_1_1)> <Delay = 0.00>
ST_110 : Operation 1107 [2/2] (1.75ns)   --->   "%A1_load_5 = load float* %A1_addr_5, align 4" [Group_5/sample.c:1865]   --->   Operation 1107 'load' 'A1_load_5' <Predicate = (!exitcond_1_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_110 : Operation 1108 [1/1] (0.00ns)   --->   "%A2_addr_5 = getelementptr [2 x float]* %A2, i64 0, i64 %newIndex15_cast" [Group_5/sample.c:1865]   --->   Operation 1108 'getelementptr' 'A2_addr_5' <Predicate = (!exitcond_1_1)> <Delay = 0.00>
ST_110 : Operation 1109 [2/2] (1.75ns)   --->   "%A2_load_5 = load float* %A2_addr_5, align 4" [Group_5/sample.c:1865]   --->   Operation 1109 'load' 'A2_load_5' <Predicate = (!exitcond_1_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_110 : Operation 1110 [1/1] (0.00ns)   --->   "%A3_addr_5 = getelementptr [2 x float]* %A3, i64 0, i64 %newIndex15_cast" [Group_5/sample.c:1865]   --->   Operation 1110 'getelementptr' 'A3_addr_5' <Predicate = (!exitcond_1_1)> <Delay = 0.00>
ST_110 : Operation 1111 [2/2] (1.75ns)   --->   "%A3_load_5 = load float* %A3_addr_5, align 4" [Group_5/sample.c:1865]   --->   Operation 1111 'load' 'A3_load_5' <Predicate = (!exitcond_1_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_110 : Operation 1112 [1/1] (0.00ns)   --->   "%A4_addr_5 = getelementptr [2 x float]* %A4, i64 0, i64 %newIndex15_cast" [Group_5/sample.c:1865]   --->   Operation 1112 'getelementptr' 'A4_addr_5' <Predicate = (!exitcond_1_1)> <Delay = 0.00>
ST_110 : Operation 1113 [2/2] (1.75ns)   --->   "%A4_load_5 = load float* %A4_addr_5, align 4" [Group_5/sample.c:1865]   --->   Operation 1113 'load' 'A4_load_5' <Predicate = (!exitcond_1_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_110 : Operation 1114 [1/1] (0.00ns)   --->   "%A5_addr_5 = getelementptr [2 x float]* %A5, i64 0, i64 %newIndex15_cast" [Group_5/sample.c:1865]   --->   Operation 1114 'getelementptr' 'A5_addr_5' <Predicate = (!exitcond_1_1)> <Delay = 0.00>
ST_110 : Operation 1115 [2/2] (1.75ns)   --->   "%A5_load_5 = load float* %A5_addr_5, align 4" [Group_5/sample.c:1865]   --->   Operation 1115 'load' 'A5_load_5' <Predicate = (!exitcond_1_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_110 : Operation 1116 [1/1] (0.00ns)   --->   "%A6_addr_5 = getelementptr [2 x float]* %A6, i64 0, i64 %newIndex15_cast" [Group_5/sample.c:1865]   --->   Operation 1116 'getelementptr' 'A6_addr_5' <Predicate = (!exitcond_1_1)> <Delay = 0.00>
ST_110 : Operation 1117 [2/2] (1.75ns)   --->   "%A6_load_5 = load float* %A6_addr_5, align 4" [Group_5/sample.c:1865]   --->   Operation 1117 'load' 'A6_load_5' <Predicate = (!exitcond_1_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_110 : Operation 1118 [1/1] (0.00ns)   --->   "%A7_addr_5 = getelementptr [2 x float]* %A7, i64 0, i64 %newIndex15_cast" [Group_5/sample.c:1865]   --->   Operation 1118 'getelementptr' 'A7_addr_5' <Predicate = (!exitcond_1_1)> <Delay = 0.00>
ST_110 : Operation 1119 [2/2] (1.75ns)   --->   "%A7_load_5 = load float* %A7_addr_5, align 4" [Group_5/sample.c:1865]   --->   Operation 1119 'load' 'A7_load_5' <Predicate = (!exitcond_1_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>

State 111 <SV = 9> <Delay = 3.58>
ST_111 : Operation 1120 [1/1] (0.00ns)   --->   "%tmp_46 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 1120 'specregionbegin' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 1121 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1122 [1/1] (0.00ns)   --->   "%arrayNo6 = zext i3 %tmp_172 to i64" [Group_5/sample.c:1865]   --->   Operation 1122 'zext' 'arrayNo6' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1123 [1/2] (1.75ns)   --->   "%A_load_5 = load float* %A_addr_5, align 4" [Group_5/sample.c:1865]   --->   Operation 1123 'load' 'A_load_5' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_111 : Operation 1124 [1/2] (1.75ns)   --->   "%A1_load_5 = load float* %A1_addr_5, align 4" [Group_5/sample.c:1865]   --->   Operation 1124 'load' 'A1_load_5' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_111 : Operation 1125 [1/2] (1.75ns)   --->   "%A2_load_5 = load float* %A2_addr_5, align 4" [Group_5/sample.c:1865]   --->   Operation 1125 'load' 'A2_load_5' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_111 : Operation 1126 [1/2] (1.75ns)   --->   "%A3_load_5 = load float* %A3_addr_5, align 4" [Group_5/sample.c:1865]   --->   Operation 1126 'load' 'A3_load_5' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_111 : Operation 1127 [1/2] (1.75ns)   --->   "%A4_load_5 = load float* %A4_addr_5, align 4" [Group_5/sample.c:1865]   --->   Operation 1127 'load' 'A4_load_5' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_111 : Operation 1128 [1/2] (1.75ns)   --->   "%A5_load_5 = load float* %A5_addr_5, align 4" [Group_5/sample.c:1865]   --->   Operation 1128 'load' 'A5_load_5' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_111 : Operation 1129 [1/2] (1.75ns)   --->   "%A6_load_5 = load float* %A6_addr_5, align 4" [Group_5/sample.c:1865]   --->   Operation 1129 'load' 'A6_load_5' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_111 : Operation 1130 [1/2] (1.75ns)   --->   "%A7_load_5 = load float* %A7_addr_5, align 4" [Group_5/sample.c:1865]   --->   Operation 1130 'load' 'A7_load_5' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_111 : Operation 1131 [1/1] (1.83ns)   --->   "%tmp_150 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_5, float %A1_load_5, float %A2_load_5, float %A3_load_5, float %A4_load_5, float %A5_load_5, float %A6_load_5, float %A7_load_5, i64 %arrayNo6)" [Group_5/sample.c:1865]   --->   Operation 1131 'mux' 'tmp_150' <Predicate = true> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1132 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_46)" [Group_5/sample.c:1870]   --->   Operation 1132 'specregionend' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1133 [1/1] (0.00ns)   --->   "br label %.preheader22" [Group_5/sample.c:1865]   --->   Operation 1133 'br' <Predicate = true> <Delay = 0.00>

State 112 <SV = 9> <Delay = 1.35>
ST_112 : Operation 1134 [1/1] (1.35ns)   --->   "br label %.preheader21" [Group_5/sample.c:1865]   --->   Operation 1134 'br' <Predicate = true> <Delay = 1.35>

State 113 <SV = 10> <Delay = 2.55>
ST_113 : Operation 1135 [1/1] (0.00ns)   --->   "%k_1_2 = phi i5 [ %k_2_1_2, %20 ], [ 0, %.preheader21.preheader ]" [Group_5/sample.c:1865]   --->   Operation 1135 'phi' 'k_1_2' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1136 [1/1] (1.21ns)   --->   "%exitcond_1_2 = icmp eq i5 %k_1_2, -16" [Group_5/sample.c:1865]   --->   Operation 1136 'icmp' 'exitcond_1_2' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1137 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 1137 'speclooptripcount' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1138 [1/1] (1.54ns)   --->   "%k_2_1_2 = add i5 %k_1_2, 1" [Group_5/sample.c:1865]   --->   Operation 1138 'add' 'k_2_1_2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1139 [1/1] (0.00ns)   --->   "br i1 %exitcond_1_2, label %.preheader20.preheader, label %20" [Group_5/sample.c:1865]   --->   Operation 1139 'br' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1140 [1/1] (0.00ns)   --->   "%tmp_292 = trunc i5 %k_1_2 to i3" [Group_5/sample.c:1865]   --->   Operation 1140 'trunc' 'tmp_292' <Predicate = (!exitcond_1_2)> <Delay = 0.00>
ST_113 : Operation 1141 [1/1] (0.79ns)   --->   "%sum5_1_2 = xor i5 %k_1_2, -16" [Group_5/sample.c:1865]   --->   Operation 1141 'xor' 'sum5_1_2' <Predicate = (!exitcond_1_2)> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1142 [1/1] (0.00ns)   --->   "%tmp_293 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %sum5_1_2, i32 3, i32 4)" [Group_5/sample.c:1865]   --->   Operation 1142 'partselect' 'tmp_293' <Predicate = (!exitcond_1_2)> <Delay = 0.00>
ST_113 : Operation 1143 [1/1] (0.00ns)   --->   "%newIndex19_cast = zext i2 %tmp_293 to i64" [Group_5/sample.c:1865]   --->   Operation 1143 'zext' 'newIndex19_cast' <Predicate = (!exitcond_1_2)> <Delay = 0.00>
ST_113 : Operation 1144 [1/1] (0.00ns)   --->   "%A_addr_7 = getelementptr [2 x float]* %A, i64 0, i64 %newIndex19_cast" [Group_5/sample.c:1865]   --->   Operation 1144 'getelementptr' 'A_addr_7' <Predicate = (!exitcond_1_2)> <Delay = 0.00>
ST_113 : Operation 1145 [2/2] (1.75ns)   --->   "%A_load_7 = load float* %A_addr_7, align 4" [Group_5/sample.c:1865]   --->   Operation 1145 'load' 'A_load_7' <Predicate = (!exitcond_1_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_113 : Operation 1146 [1/1] (0.00ns)   --->   "%A1_addr_7 = getelementptr [2 x float]* %A1, i64 0, i64 %newIndex19_cast" [Group_5/sample.c:1865]   --->   Operation 1146 'getelementptr' 'A1_addr_7' <Predicate = (!exitcond_1_2)> <Delay = 0.00>
ST_113 : Operation 1147 [2/2] (1.75ns)   --->   "%A1_load_7 = load float* %A1_addr_7, align 4" [Group_5/sample.c:1865]   --->   Operation 1147 'load' 'A1_load_7' <Predicate = (!exitcond_1_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_113 : Operation 1148 [1/1] (0.00ns)   --->   "%A2_addr_7 = getelementptr [2 x float]* %A2, i64 0, i64 %newIndex19_cast" [Group_5/sample.c:1865]   --->   Operation 1148 'getelementptr' 'A2_addr_7' <Predicate = (!exitcond_1_2)> <Delay = 0.00>
ST_113 : Operation 1149 [2/2] (1.75ns)   --->   "%A2_load_7 = load float* %A2_addr_7, align 4" [Group_5/sample.c:1865]   --->   Operation 1149 'load' 'A2_load_7' <Predicate = (!exitcond_1_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_113 : Operation 1150 [1/1] (0.00ns)   --->   "%A3_addr_7 = getelementptr [2 x float]* %A3, i64 0, i64 %newIndex19_cast" [Group_5/sample.c:1865]   --->   Operation 1150 'getelementptr' 'A3_addr_7' <Predicate = (!exitcond_1_2)> <Delay = 0.00>
ST_113 : Operation 1151 [2/2] (1.75ns)   --->   "%A3_load_7 = load float* %A3_addr_7, align 4" [Group_5/sample.c:1865]   --->   Operation 1151 'load' 'A3_load_7' <Predicate = (!exitcond_1_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_113 : Operation 1152 [1/1] (0.00ns)   --->   "%A4_addr_7 = getelementptr [2 x float]* %A4, i64 0, i64 %newIndex19_cast" [Group_5/sample.c:1865]   --->   Operation 1152 'getelementptr' 'A4_addr_7' <Predicate = (!exitcond_1_2)> <Delay = 0.00>
ST_113 : Operation 1153 [2/2] (1.75ns)   --->   "%A4_load_7 = load float* %A4_addr_7, align 4" [Group_5/sample.c:1865]   --->   Operation 1153 'load' 'A4_load_7' <Predicate = (!exitcond_1_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_113 : Operation 1154 [1/1] (0.00ns)   --->   "%A5_addr_7 = getelementptr [2 x float]* %A5, i64 0, i64 %newIndex19_cast" [Group_5/sample.c:1865]   --->   Operation 1154 'getelementptr' 'A5_addr_7' <Predicate = (!exitcond_1_2)> <Delay = 0.00>
ST_113 : Operation 1155 [2/2] (1.75ns)   --->   "%A5_load_7 = load float* %A5_addr_7, align 4" [Group_5/sample.c:1865]   --->   Operation 1155 'load' 'A5_load_7' <Predicate = (!exitcond_1_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_113 : Operation 1156 [1/1] (0.00ns)   --->   "%A6_addr_7 = getelementptr [2 x float]* %A6, i64 0, i64 %newIndex19_cast" [Group_5/sample.c:1865]   --->   Operation 1156 'getelementptr' 'A6_addr_7' <Predicate = (!exitcond_1_2)> <Delay = 0.00>
ST_113 : Operation 1157 [2/2] (1.75ns)   --->   "%A6_load_7 = load float* %A6_addr_7, align 4" [Group_5/sample.c:1865]   --->   Operation 1157 'load' 'A6_load_7' <Predicate = (!exitcond_1_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_113 : Operation 1158 [1/1] (0.00ns)   --->   "%A7_addr_7 = getelementptr [2 x float]* %A7, i64 0, i64 %newIndex19_cast" [Group_5/sample.c:1865]   --->   Operation 1158 'getelementptr' 'A7_addr_7' <Predicate = (!exitcond_1_2)> <Delay = 0.00>
ST_113 : Operation 1159 [2/2] (1.75ns)   --->   "%A7_load_7 = load float* %A7_addr_7, align 4" [Group_5/sample.c:1865]   --->   Operation 1159 'load' 'A7_load_7' <Predicate = (!exitcond_1_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>

State 114 <SV = 11> <Delay = 3.58>
ST_114 : Operation 1160 [1/1] (0.00ns)   --->   "%tmp_52 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 1160 'specregionbegin' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1161 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 1161 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1162 [1/1] (0.00ns)   --->   "%arrayNo8 = zext i3 %tmp_292 to i64" [Group_5/sample.c:1865]   --->   Operation 1162 'zext' 'arrayNo8' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1163 [1/2] (1.75ns)   --->   "%A_load_7 = load float* %A_addr_7, align 4" [Group_5/sample.c:1865]   --->   Operation 1163 'load' 'A_load_7' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_114 : Operation 1164 [1/2] (1.75ns)   --->   "%A1_load_7 = load float* %A1_addr_7, align 4" [Group_5/sample.c:1865]   --->   Operation 1164 'load' 'A1_load_7' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_114 : Operation 1165 [1/2] (1.75ns)   --->   "%A2_load_7 = load float* %A2_addr_7, align 4" [Group_5/sample.c:1865]   --->   Operation 1165 'load' 'A2_load_7' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_114 : Operation 1166 [1/2] (1.75ns)   --->   "%A3_load_7 = load float* %A3_addr_7, align 4" [Group_5/sample.c:1865]   --->   Operation 1166 'load' 'A3_load_7' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_114 : Operation 1167 [1/2] (1.75ns)   --->   "%A4_load_7 = load float* %A4_addr_7, align 4" [Group_5/sample.c:1865]   --->   Operation 1167 'load' 'A4_load_7' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_114 : Operation 1168 [1/2] (1.75ns)   --->   "%A5_load_7 = load float* %A5_addr_7, align 4" [Group_5/sample.c:1865]   --->   Operation 1168 'load' 'A5_load_7' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_114 : Operation 1169 [1/2] (1.75ns)   --->   "%A6_load_7 = load float* %A6_addr_7, align 4" [Group_5/sample.c:1865]   --->   Operation 1169 'load' 'A6_load_7' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_114 : Operation 1170 [1/2] (1.75ns)   --->   "%A7_load_7 = load float* %A7_addr_7, align 4" [Group_5/sample.c:1865]   --->   Operation 1170 'load' 'A7_load_7' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_114 : Operation 1171 [1/1] (1.83ns)   --->   "%tmp_182 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_7, float %A1_load_7, float %A2_load_7, float %A3_load_7, float %A4_load_7, float %A5_load_7, float %A6_load_7, float %A7_load_7, i64 %arrayNo8)" [Group_5/sample.c:1865]   --->   Operation 1171 'mux' 'tmp_182' <Predicate = true> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1172 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_52)" [Group_5/sample.c:1870]   --->   Operation 1172 'specregionend' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1173 [1/1] (0.00ns)   --->   "br label %.preheader21" [Group_5/sample.c:1865]   --->   Operation 1173 'br' <Predicate = true> <Delay = 0.00>

State 115 <SV = 11> <Delay = 1.35>
ST_115 : Operation 1174 [1/1] (1.35ns)   --->   "br label %.preheader20" [Group_5/sample.c:1865]   --->   Operation 1174 'br' <Predicate = true> <Delay = 1.35>

State 116 <SV = 12> <Delay = 2.55>
ST_116 : Operation 1175 [1/1] (0.00ns)   --->   "%k_1_3 = phi i5 [ %k_2_1_3, %22 ], [ 0, %.preheader20.preheader ]" [Group_5/sample.c:1865]   --->   Operation 1175 'phi' 'k_1_3' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1176 [1/1] (1.21ns)   --->   "%exitcond_1_3 = icmp eq i5 %k_1_3, -16" [Group_5/sample.c:1865]   --->   Operation 1176 'icmp' 'exitcond_1_3' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1177 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 1177 'speclooptripcount' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1178 [1/1] (1.54ns)   --->   "%k_2_1_3 = add i5 %k_1_3, 1" [Group_5/sample.c:1865]   --->   Operation 1178 'add' 'k_2_1_3' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1179 [1/1] (0.00ns)   --->   "br i1 %exitcond_1_3, label %21, label %22" [Group_5/sample.c:1865]   --->   Operation 1179 'br' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1180 [1/1] (0.00ns)   --->   "%tmp_301 = trunc i5 %k_1_3 to i3" [Group_5/sample.c:1865]   --->   Operation 1180 'trunc' 'tmp_301' <Predicate = (!exitcond_1_3)> <Delay = 0.00>
ST_116 : Operation 1181 [1/1] (0.79ns)   --->   "%sum5_1_3 = xor i5 %k_1_3, -16" [Group_5/sample.c:1865]   --->   Operation 1181 'xor' 'sum5_1_3' <Predicate = (!exitcond_1_3)> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1182 [1/1] (0.00ns)   --->   "%tmp_302 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %sum5_1_3, i32 3, i32 4)" [Group_5/sample.c:1865]   --->   Operation 1182 'partselect' 'tmp_302' <Predicate = (!exitcond_1_3)> <Delay = 0.00>
ST_116 : Operation 1183 [1/1] (0.00ns)   --->   "%newIndex26_cast = zext i2 %tmp_302 to i64" [Group_5/sample.c:1865]   --->   Operation 1183 'zext' 'newIndex26_cast' <Predicate = (!exitcond_1_3)> <Delay = 0.00>
ST_116 : Operation 1184 [1/1] (0.00ns)   --->   "%A_addr_10 = getelementptr [2 x float]* %A, i64 0, i64 %newIndex26_cast" [Group_5/sample.c:1865]   --->   Operation 1184 'getelementptr' 'A_addr_10' <Predicate = (!exitcond_1_3)> <Delay = 0.00>
ST_116 : Operation 1185 [2/2] (1.75ns)   --->   "%A_load_10 = load float* %A_addr_10, align 4" [Group_5/sample.c:1865]   --->   Operation 1185 'load' 'A_load_10' <Predicate = (!exitcond_1_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_116 : Operation 1186 [1/1] (0.00ns)   --->   "%A1_addr_10 = getelementptr [2 x float]* %A1, i64 0, i64 %newIndex26_cast" [Group_5/sample.c:1865]   --->   Operation 1186 'getelementptr' 'A1_addr_10' <Predicate = (!exitcond_1_3)> <Delay = 0.00>
ST_116 : Operation 1187 [2/2] (1.75ns)   --->   "%A1_load_10 = load float* %A1_addr_10, align 4" [Group_5/sample.c:1865]   --->   Operation 1187 'load' 'A1_load_10' <Predicate = (!exitcond_1_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_116 : Operation 1188 [1/1] (0.00ns)   --->   "%A2_addr_10 = getelementptr [2 x float]* %A2, i64 0, i64 %newIndex26_cast" [Group_5/sample.c:1865]   --->   Operation 1188 'getelementptr' 'A2_addr_10' <Predicate = (!exitcond_1_3)> <Delay = 0.00>
ST_116 : Operation 1189 [2/2] (1.75ns)   --->   "%A2_load_10 = load float* %A2_addr_10, align 4" [Group_5/sample.c:1865]   --->   Operation 1189 'load' 'A2_load_10' <Predicate = (!exitcond_1_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_116 : Operation 1190 [1/1] (0.00ns)   --->   "%A3_addr_10 = getelementptr [2 x float]* %A3, i64 0, i64 %newIndex26_cast" [Group_5/sample.c:1865]   --->   Operation 1190 'getelementptr' 'A3_addr_10' <Predicate = (!exitcond_1_3)> <Delay = 0.00>
ST_116 : Operation 1191 [2/2] (1.75ns)   --->   "%A3_load_10 = load float* %A3_addr_10, align 4" [Group_5/sample.c:1865]   --->   Operation 1191 'load' 'A3_load_10' <Predicate = (!exitcond_1_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_116 : Operation 1192 [1/1] (0.00ns)   --->   "%A4_addr_10 = getelementptr [2 x float]* %A4, i64 0, i64 %newIndex26_cast" [Group_5/sample.c:1865]   --->   Operation 1192 'getelementptr' 'A4_addr_10' <Predicate = (!exitcond_1_3)> <Delay = 0.00>
ST_116 : Operation 1193 [2/2] (1.75ns)   --->   "%A4_load_10 = load float* %A4_addr_10, align 4" [Group_5/sample.c:1865]   --->   Operation 1193 'load' 'A4_load_10' <Predicate = (!exitcond_1_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_116 : Operation 1194 [1/1] (0.00ns)   --->   "%A5_addr_10 = getelementptr [2 x float]* %A5, i64 0, i64 %newIndex26_cast" [Group_5/sample.c:1865]   --->   Operation 1194 'getelementptr' 'A5_addr_10' <Predicate = (!exitcond_1_3)> <Delay = 0.00>
ST_116 : Operation 1195 [2/2] (1.75ns)   --->   "%A5_load_10 = load float* %A5_addr_10, align 4" [Group_5/sample.c:1865]   --->   Operation 1195 'load' 'A5_load_10' <Predicate = (!exitcond_1_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_116 : Operation 1196 [1/1] (0.00ns)   --->   "%A6_addr_10 = getelementptr [2 x float]* %A6, i64 0, i64 %newIndex26_cast" [Group_5/sample.c:1865]   --->   Operation 1196 'getelementptr' 'A6_addr_10' <Predicate = (!exitcond_1_3)> <Delay = 0.00>
ST_116 : Operation 1197 [2/2] (1.75ns)   --->   "%A6_load_10 = load float* %A6_addr_10, align 4" [Group_5/sample.c:1865]   --->   Operation 1197 'load' 'A6_load_10' <Predicate = (!exitcond_1_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_116 : Operation 1198 [1/1] (0.00ns)   --->   "%A7_addr_10 = getelementptr [2 x float]* %A7, i64 0, i64 %newIndex26_cast" [Group_5/sample.c:1865]   --->   Operation 1198 'getelementptr' 'A7_addr_10' <Predicate = (!exitcond_1_3)> <Delay = 0.00>
ST_116 : Operation 1199 [2/2] (1.75ns)   --->   "%A7_load_10 = load float* %A7_addr_10, align 4" [Group_5/sample.c:1865]   --->   Operation 1199 'load' 'A7_load_10' <Predicate = (!exitcond_1_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>

State 117 <SV = 13> <Delay = 3.58>
ST_117 : Operation 1200 [1/1] (0.00ns)   --->   "%tmp_61 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 1200 'specregionbegin' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1201 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 1201 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1202 [1/1] (0.00ns)   --->   "%arrayNo11 = zext i3 %tmp_301 to i64" [Group_5/sample.c:1865]   --->   Operation 1202 'zext' 'arrayNo11' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1203 [1/2] (1.75ns)   --->   "%A_load_10 = load float* %A_addr_10, align 4" [Group_5/sample.c:1865]   --->   Operation 1203 'load' 'A_load_10' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_117 : Operation 1204 [1/2] (1.75ns)   --->   "%A1_load_10 = load float* %A1_addr_10, align 4" [Group_5/sample.c:1865]   --->   Operation 1204 'load' 'A1_load_10' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_117 : Operation 1205 [1/2] (1.75ns)   --->   "%A2_load_10 = load float* %A2_addr_10, align 4" [Group_5/sample.c:1865]   --->   Operation 1205 'load' 'A2_load_10' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_117 : Operation 1206 [1/2] (1.75ns)   --->   "%A3_load_10 = load float* %A3_addr_10, align 4" [Group_5/sample.c:1865]   --->   Operation 1206 'load' 'A3_load_10' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_117 : Operation 1207 [1/2] (1.75ns)   --->   "%A4_load_10 = load float* %A4_addr_10, align 4" [Group_5/sample.c:1865]   --->   Operation 1207 'load' 'A4_load_10' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_117 : Operation 1208 [1/2] (1.75ns)   --->   "%A5_load_10 = load float* %A5_addr_10, align 4" [Group_5/sample.c:1865]   --->   Operation 1208 'load' 'A5_load_10' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_117 : Operation 1209 [1/2] (1.75ns)   --->   "%A6_load_10 = load float* %A6_addr_10, align 4" [Group_5/sample.c:1865]   --->   Operation 1209 'load' 'A6_load_10' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_117 : Operation 1210 [1/2] (1.75ns)   --->   "%A7_load_10 = load float* %A7_addr_10, align 4" [Group_5/sample.c:1865]   --->   Operation 1210 'load' 'A7_load_10' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_117 : Operation 1211 [1/1] (1.83ns)   --->   "%tmp_231 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_10, float %A1_load_10, float %A2_load_10, float %A3_load_10, float %A4_load_10, float %A5_load_10, float %A6_load_10, float %A7_load_10, i64 %arrayNo11)" [Group_5/sample.c:1865]   --->   Operation 1211 'mux' 'tmp_231' <Predicate = true> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1212 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_61)" [Group_5/sample.c:1870]   --->   Operation 1212 'specregionend' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1213 [1/1] (0.00ns)   --->   "br label %.preheader20" [Group_5/sample.c:1865]   --->   Operation 1213 'br' <Predicate = true> <Delay = 0.00>

State 118 <SV = 13> <Delay = 1.35>
ST_118 : Operation 1214 [1/1] (0.00ns)   --->   "%j_14_1_3 = or i4 %tmp_130, 4" [Group_5/sample.c:1860]   --->   Operation 1214 'or' 'j_14_1_3' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1215 [1/1] (1.35ns)   --->   "br label %.preheader19" [Group_5/sample.c:1860]   --->   Operation 1215 'br' <Predicate = true> <Delay = 1.35>

State 119 <SV = 14> <Delay = 4.30>
ST_119 : Operation 1216 [1/1] (0.00ns)   --->   "%sum1_1_4 = phi float [ %sum_1_1_4, %24 ], [ 0xBFA3F6A9E0000000, %21 ]" [Group_5/sample.c:1869]   --->   Operation 1216 'phi' 'sum1_1_4' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1217 [1/1] (0.00ns)   --->   "%k_1_4 = phi i5 [ %k_2_1_4, %24 ], [ 0, %21 ]" [Group_5/sample.c:1865]   --->   Operation 1217 'phi' 'k_1_4' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1218 [1/1] (1.21ns)   --->   "%exitcond_1_4 = icmp eq i5 %k_1_4, -16" [Group_5/sample.c:1865]   --->   Operation 1218 'icmp' 'exitcond_1_4' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1219 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 1219 'speclooptripcount' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1220 [1/1] (1.54ns)   --->   "%k_2_1_4 = add i5 %k_1_4, 1" [Group_5/sample.c:1865]   --->   Operation 1220 'add' 'k_2_1_4' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1221 [1/1] (0.00ns)   --->   "br i1 %exitcond_1_4, label %23, label %24" [Group_5/sample.c:1865]   --->   Operation 1221 'br' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1222 [1/1] (0.00ns)   --->   "%tmp_307 = trunc i5 %k_1_4 to i4" [Group_5/sample.c:1865]   --->   Operation 1222 'trunc' 'tmp_307' <Predicate = (!exitcond_1_4)> <Delay = 0.00>
ST_119 : Operation 1223 [1/1] (0.00ns)   --->   "%tmp_308 = trunc i5 %k_1_4 to i3" [Group_5/sample.c:1865]   --->   Operation 1223 'trunc' 'tmp_308' <Predicate = (!exitcond_1_4)> <Delay = 0.00>
ST_119 : Operation 1224 [1/1] (0.79ns)   --->   "%sum5_1_4 = xor i5 %k_1_4, -16" [Group_5/sample.c:1865]   --->   Operation 1224 'xor' 'sum5_1_4' <Predicate = (!exitcond_1_4)> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1225 [1/1] (0.00ns)   --->   "%tmp_309 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %sum5_1_4, i32 3, i32 4)" [Group_5/sample.c:1865]   --->   Operation 1225 'partselect' 'tmp_309' <Predicate = (!exitcond_1_4)> <Delay = 0.00>
ST_119 : Operation 1226 [1/1] (0.00ns)   --->   "%newIndex32_cast = zext i2 %tmp_309 to i64" [Group_5/sample.c:1865]   --->   Operation 1226 'zext' 'newIndex32_cast' <Predicate = (!exitcond_1_4)> <Delay = 0.00>
ST_119 : Operation 1227 [1/1] (0.00ns)   --->   "%A_addr_13 = getelementptr [2 x float]* %A, i64 0, i64 %newIndex32_cast" [Group_5/sample.c:1865]   --->   Operation 1227 'getelementptr' 'A_addr_13' <Predicate = (!exitcond_1_4)> <Delay = 0.00>
ST_119 : Operation 1228 [2/2] (1.75ns)   --->   "%A_load_13 = load float* %A_addr_13, align 4" [Group_5/sample.c:1865]   --->   Operation 1228 'load' 'A_load_13' <Predicate = (!exitcond_1_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_119 : Operation 1229 [1/1] (0.00ns)   --->   "%A1_addr_13 = getelementptr [2 x float]* %A1, i64 0, i64 %newIndex32_cast" [Group_5/sample.c:1865]   --->   Operation 1229 'getelementptr' 'A1_addr_13' <Predicate = (!exitcond_1_4)> <Delay = 0.00>
ST_119 : Operation 1230 [2/2] (1.75ns)   --->   "%A1_load_13 = load float* %A1_addr_13, align 4" [Group_5/sample.c:1865]   --->   Operation 1230 'load' 'A1_load_13' <Predicate = (!exitcond_1_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_119 : Operation 1231 [1/1] (0.00ns)   --->   "%A2_addr_13 = getelementptr [2 x float]* %A2, i64 0, i64 %newIndex32_cast" [Group_5/sample.c:1865]   --->   Operation 1231 'getelementptr' 'A2_addr_13' <Predicate = (!exitcond_1_4)> <Delay = 0.00>
ST_119 : Operation 1232 [2/2] (1.75ns)   --->   "%A2_load_13 = load float* %A2_addr_13, align 4" [Group_5/sample.c:1865]   --->   Operation 1232 'load' 'A2_load_13' <Predicate = (!exitcond_1_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_119 : Operation 1233 [1/1] (0.00ns)   --->   "%A3_addr_13 = getelementptr [2 x float]* %A3, i64 0, i64 %newIndex32_cast" [Group_5/sample.c:1865]   --->   Operation 1233 'getelementptr' 'A3_addr_13' <Predicate = (!exitcond_1_4)> <Delay = 0.00>
ST_119 : Operation 1234 [2/2] (1.75ns)   --->   "%A3_load_13 = load float* %A3_addr_13, align 4" [Group_5/sample.c:1865]   --->   Operation 1234 'load' 'A3_load_13' <Predicate = (!exitcond_1_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_119 : Operation 1235 [1/1] (0.00ns)   --->   "%A4_addr_13 = getelementptr [2 x float]* %A4, i64 0, i64 %newIndex32_cast" [Group_5/sample.c:1865]   --->   Operation 1235 'getelementptr' 'A4_addr_13' <Predicate = (!exitcond_1_4)> <Delay = 0.00>
ST_119 : Operation 1236 [2/2] (1.75ns)   --->   "%A4_load_13 = load float* %A4_addr_13, align 4" [Group_5/sample.c:1865]   --->   Operation 1236 'load' 'A4_load_13' <Predicate = (!exitcond_1_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_119 : Operation 1237 [1/1] (0.00ns)   --->   "%A5_addr_13 = getelementptr [2 x float]* %A5, i64 0, i64 %newIndex32_cast" [Group_5/sample.c:1865]   --->   Operation 1237 'getelementptr' 'A5_addr_13' <Predicate = (!exitcond_1_4)> <Delay = 0.00>
ST_119 : Operation 1238 [2/2] (1.75ns)   --->   "%A5_load_13 = load float* %A5_addr_13, align 4" [Group_5/sample.c:1865]   --->   Operation 1238 'load' 'A5_load_13' <Predicate = (!exitcond_1_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_119 : Operation 1239 [1/1] (0.00ns)   --->   "%A6_addr_13 = getelementptr [2 x float]* %A6, i64 0, i64 %newIndex32_cast" [Group_5/sample.c:1865]   --->   Operation 1239 'getelementptr' 'A6_addr_13' <Predicate = (!exitcond_1_4)> <Delay = 0.00>
ST_119 : Operation 1240 [2/2] (1.75ns)   --->   "%A6_load_13 = load float* %A6_addr_13, align 4" [Group_5/sample.c:1865]   --->   Operation 1240 'load' 'A6_load_13' <Predicate = (!exitcond_1_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_119 : Operation 1241 [1/1] (0.00ns)   --->   "%A7_addr_13 = getelementptr [2 x float]* %A7, i64 0, i64 %newIndex32_cast" [Group_5/sample.c:1865]   --->   Operation 1241 'getelementptr' 'A7_addr_13' <Predicate = (!exitcond_1_4)> <Delay = 0.00>
ST_119 : Operation 1242 [2/2] (1.75ns)   --->   "%A7_load_13 = load float* %A7_addr_13, align 4" [Group_5/sample.c:1865]   --->   Operation 1242 'load' 'A7_load_13' <Predicate = (!exitcond_1_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_119 : Operation 1243 [1/1] (1.49ns)   --->   "%sum8_1_4 = add i4 %tmp_307, %j_14_1_3" [Group_5/sample.c:1865]   --->   Operation 1243 'add' 'sum8_1_4' <Predicate = (!exitcond_1_4)> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1244 [1/1] (0.80ns)   --->   "%arrayNo_trunc = xor i3 %tmp_308, -4" [Group_5/sample.c:1865]   --->   Operation 1244 'xor' 'arrayNo_trunc' <Predicate = (!exitcond_1_4)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1245 [1/1] (0.00ns)   --->   "%tmp_310 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %sum8_1_4, i32 3)" [Group_5/sample.c:1865]   --->   Operation 1245 'bitselect' 'tmp_310' <Predicate = (!exitcond_1_4)> <Delay = 0.00>
ST_119 : Operation 1246 [1/1] (0.00ns)   --->   "%tmp_77 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %arrayNo_trunc, i1 %tmp_310)" [Group_5/sample.c:1865]   --->   Operation 1246 'bitconcatenate' 'tmp_77' <Predicate = (!exitcond_1_4)> <Delay = 0.00>
ST_119 : Operation 1247 [1/1] (1.21ns)   --->   "%tmp_i2 = icmp eq i4 %tmp_77, 0" [Group_5/sample.c:1865]   --->   Operation 1247 'icmp' 'tmp_i2' <Predicate = (!exitcond_1_4)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1248 [1/1] (0.00ns) (grouped into LUT with out node tmp_617_i3)   --->   "%tmp_i2_59 = select i1 %tmp_i2, float 0x3F93ED63C0000000, float 0x3FE29BDA40000000" [Group_5/sample.c:1865]   --->   Operation 1248 'select' 'tmp_i2_59' <Predicate = (!exitcond_1_4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_119 : Operation 1249 [1/1] (1.21ns)   --->   "%tmp_614_i3 = icmp eq i4 %tmp_77, 1" [Group_5/sample.c:1865]   --->   Operation 1249 'icmp' 'tmp_614_i3' <Predicate = (!exitcond_1_4)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1250 [1/1] (1.21ns)   --->   "%tmp_616_i3 = icmp eq i4 %tmp_77, 2" [Group_5/sample.c:1865]   --->   Operation 1250 'icmp' 'tmp_616_i3' <Predicate = (!exitcond_1_4)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1251 [1/1] (0.00ns) (grouped into LUT with out node tmp_617_i3)   --->   "%tmp_615_i3 = select i1 %tmp_616_i3, float 0x3FE2372C60000000, float 0x3FE09868E0000000" [Group_5/sample.c:1865]   --->   Operation 1251 'select' 'tmp_615_i3' <Predicate = (!exitcond_1_4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_119 : Operation 1252 [1/1] (0.00ns) (grouped into LUT with out node tmp_617_i3)   --->   "%tmp_140 = or i1 %tmp_616_i3, %tmp_614_i3" [Group_5/sample.c:1865]   --->   Operation 1252 'or' 'tmp_140' <Predicate = (!exitcond_1_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1253 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_617_i3 = select i1 %tmp_140, float %tmp_615_i3, float %tmp_i2_59" [Group_5/sample.c:1865]   --->   Operation 1253 'select' 'tmp_617_i3' <Predicate = (!exitcond_1_4)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_119 : Operation 1254 [1/1] (1.21ns)   --->   "%tmp_618_i3 = icmp eq i4 %tmp_77, 3" [Group_5/sample.c:1865]   --->   Operation 1254 'icmp' 'tmp_618_i3' <Predicate = (!exitcond_1_4)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1255 [1/1] (1.21ns)   --->   "%tmp_620_i3 = icmp eq i4 %tmp_77, 4" [Group_5/sample.c:1865]   --->   Operation 1255 'icmp' 'tmp_620_i3' <Predicate = (!exitcond_1_4)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1256 [1/1] (0.00ns) (grouped into LUT with out node tmp_621_i2)   --->   "%tmp_619_i3 = select i1 %tmp_620_i3, float 0x3FE06178C0000000, float 0x3FB370E260000000" [Group_5/sample.c:1865]   --->   Operation 1256 'select' 'tmp_619_i3' <Predicate = (!exitcond_1_4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_119 : Operation 1257 [1/1] (0.00ns) (grouped into LUT with out node tmp_621_i2)   --->   "%tmp_141 = or i1 %tmp_620_i3, %tmp_618_i3" [Group_5/sample.c:1865]   --->   Operation 1257 'or' 'tmp_141' <Predicate = (!exitcond_1_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1258 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_621_i2 = select i1 %tmp_141, float %tmp_619_i3, float %tmp_617_i3" [Group_5/sample.c:1865]   --->   Operation 1258 'select' 'tmp_621_i2' <Predicate = (!exitcond_1_4)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_119 : Operation 1259 [1/1] (1.21ns)   --->   "%tmp_622_i2 = icmp eq i4 %tmp_77, 5" [Group_5/sample.c:1865]   --->   Operation 1259 'icmp' 'tmp_622_i2' <Predicate = (!exitcond_1_4)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1260 [1/1] (1.21ns)   --->   "%tmp_624_i2 = icmp eq i4 %tmp_77, 6" [Group_5/sample.c:1865]   --->   Operation 1260 'icmp' 'tmp_624_i2' <Predicate = (!exitcond_1_4)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1261 [1/1] (1.21ns)   --->   "%tmp_626_i2 = icmp eq i4 %tmp_77, 7" [Group_5/sample.c:1865]   --->   Operation 1261 'icmp' 'tmp_626_i2' <Predicate = (!exitcond_1_4)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1262 [1/1] (1.21ns)   --->   "%tmp_628_i2 = icmp eq i4 %tmp_77, -8" [Group_5/sample.c:1865]   --->   Operation 1262 'icmp' 'tmp_628_i2' <Predicate = (!exitcond_1_4)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 15> <Delay = 4.00>
ST_120 : Operation 1263 [1/1] (0.00ns)   --->   "%arrayNo14 = zext i3 %tmp_308 to i64" [Group_5/sample.c:1865]   --->   Operation 1263 'zext' 'arrayNo14' <Predicate = (!exitcond_1_4)> <Delay = 0.00>
ST_120 : Operation 1264 [1/2] (1.75ns)   --->   "%A_load_13 = load float* %A_addr_13, align 4" [Group_5/sample.c:1865]   --->   Operation 1264 'load' 'A_load_13' <Predicate = (!exitcond_1_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_120 : Operation 1265 [1/2] (1.75ns)   --->   "%A1_load_13 = load float* %A1_addr_13, align 4" [Group_5/sample.c:1865]   --->   Operation 1265 'load' 'A1_load_13' <Predicate = (!exitcond_1_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_120 : Operation 1266 [1/2] (1.75ns)   --->   "%A2_load_13 = load float* %A2_addr_13, align 4" [Group_5/sample.c:1865]   --->   Operation 1266 'load' 'A2_load_13' <Predicate = (!exitcond_1_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_120 : Operation 1267 [1/2] (1.75ns)   --->   "%A3_load_13 = load float* %A3_addr_13, align 4" [Group_5/sample.c:1865]   --->   Operation 1267 'load' 'A3_load_13' <Predicate = (!exitcond_1_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_120 : Operation 1268 [1/2] (1.75ns)   --->   "%A4_load_13 = load float* %A4_addr_13, align 4" [Group_5/sample.c:1865]   --->   Operation 1268 'load' 'A4_load_13' <Predicate = (!exitcond_1_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_120 : Operation 1269 [1/2] (1.75ns)   --->   "%A5_load_13 = load float* %A5_addr_13, align 4" [Group_5/sample.c:1865]   --->   Operation 1269 'load' 'A5_load_13' <Predicate = (!exitcond_1_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_120 : Operation 1270 [1/2] (1.75ns)   --->   "%A6_load_13 = load float* %A6_addr_13, align 4" [Group_5/sample.c:1865]   --->   Operation 1270 'load' 'A6_load_13' <Predicate = (!exitcond_1_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_120 : Operation 1271 [1/2] (1.75ns)   --->   "%A7_load_13 = load float* %A7_addr_13, align 4" [Group_5/sample.c:1865]   --->   Operation 1271 'load' 'A7_load_13' <Predicate = (!exitcond_1_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_120 : Operation 1272 [1/1] (1.83ns)   --->   "%tmp_138 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_13, float %A1_load_13, float %A2_load_13, float %A3_load_13, float %A4_load_13, float %A5_load_13, float %A6_load_13, float %A7_load_13, i64 %arrayNo14)" [Group_5/sample.c:1865]   --->   Operation 1272 'mux' 'tmp_138' <Predicate = (!exitcond_1_4)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1273 [1/1] (0.00ns) (grouped into LUT with out node tmp_625_i2)   --->   "%tmp_623_i2 = select i1 %tmp_624_i2, float 0xBFD3EDED60000000, float 0xBFE455C440000000" [Group_5/sample.c:1865]   --->   Operation 1273 'select' 'tmp_623_i2' <Predicate = (!exitcond_1_4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_120 : Operation 1274 [1/1] (0.00ns) (grouped into LUT with out node tmp_625_i2)   --->   "%tmp_144 = or i1 %tmp_624_i2, %tmp_622_i2" [Group_5/sample.c:1865]   --->   Operation 1274 'or' 'tmp_144' <Predicate = (!exitcond_1_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1275 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_625_i2 = select i1 %tmp_144, float %tmp_623_i2, float %tmp_621_i2" [Group_5/sample.c:1865]   --->   Operation 1275 'select' 'tmp_625_i2' <Predicate = (!exitcond_1_4)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_120 : Operation 1276 [1/1] (0.00ns) (grouped into LUT with out node tmp_629_i2)   --->   "%tmp_627_i2 = select i1 %tmp_628_i2, float 0xBFD2F8EFE0000000, float 0x3FCDFB8E80000000" [Group_5/sample.c:1865]   --->   Operation 1276 'select' 'tmp_627_i2' <Predicate = (!exitcond_1_4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_120 : Operation 1277 [1/1] (0.00ns) (grouped into LUT with out node tmp_629_i2)   --->   "%tmp_146 = or i1 %tmp_628_i2, %tmp_626_i2" [Group_5/sample.c:1865]   --->   Operation 1277 'or' 'tmp_146' <Predicate = (!exitcond_1_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1278 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_629_i2 = select i1 %tmp_146, float %tmp_627_i2, float %tmp_625_i2" [Group_5/sample.c:1865]   --->   Operation 1278 'select' 'tmp_629_i2' <Predicate = (!exitcond_1_4)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_120 : Operation 1279 [1/1] (1.21ns)   --->   "%tmp_630_i2 = icmp eq i4 %tmp_77, -7" [Group_5/sample.c:1865]   --->   Operation 1279 'icmp' 'tmp_630_i2' <Predicate = (!exitcond_1_4)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1280 [1/1] (1.21ns)   --->   "%tmp_632_i2 = icmp eq i4 %tmp_77, -6" [Group_5/sample.c:1865]   --->   Operation 1280 'icmp' 'tmp_632_i2' <Predicate = (!exitcond_1_4)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1281 [1/1] (0.00ns) (grouped into LUT with out node tmp_633_i2)   --->   "%tmp_631_i2 = select i1 %tmp_632_i2, float 0x3FD20F95C0000000, float 0xBFDD914080000000" [Group_5/sample.c:1865]   --->   Operation 1281 'select' 'tmp_631_i2' <Predicate = (!exitcond_1_4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_120 : Operation 1282 [1/1] (0.00ns) (grouped into LUT with out node tmp_633_i2)   --->   "%tmp_147 = or i1 %tmp_632_i2, %tmp_630_i2" [Group_5/sample.c:1865]   --->   Operation 1282 'or' 'tmp_147' <Predicate = (!exitcond_1_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1283 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_633_i2 = select i1 %tmp_147, float %tmp_631_i2, float %tmp_629_i2" [Group_5/sample.c:1865]   --->   Operation 1283 'select' 'tmp_633_i2' <Predicate = (!exitcond_1_4)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_120 : Operation 1284 [1/1] (1.21ns)   --->   "%tmp_634_i2 = icmp eq i4 %tmp_77, -5" [Group_5/sample.c:1865]   --->   Operation 1284 'icmp' 'tmp_634_i2' <Predicate = (!exitcond_1_4)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1285 [1/1] (1.21ns)   --->   "%tmp_636_i2 = icmp eq i4 %tmp_77, -4" [Group_5/sample.c:1865]   --->   Operation 1285 'icmp' 'tmp_636_i2' <Predicate = (!exitcond_1_4)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1286 [1/1] (0.00ns) (grouped into LUT with out node tmp_637_i2)   --->   "%tmp_635_i2 = select i1 %tmp_636_i2, float 0x3FA2D46C60000000, float 0x3FC703A460000000" [Group_5/sample.c:1865]   --->   Operation 1286 'select' 'tmp_635_i2' <Predicate = (!exitcond_1_4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_120 : Operation 1287 [1/1] (0.00ns) (grouped into LUT with out node tmp_637_i2)   --->   "%tmp_149 = or i1 %tmp_636_i2, %tmp_634_i2" [Group_5/sample.c:1865]   --->   Operation 1287 'or' 'tmp_149' <Predicate = (!exitcond_1_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1288 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_637_i2 = select i1 %tmp_149, float %tmp_635_i2, float %tmp_633_i2" [Group_5/sample.c:1865]   --->   Operation 1288 'select' 'tmp_637_i2' <Predicate = (!exitcond_1_4)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_120 : Operation 1289 [1/1] (1.21ns)   --->   "%tmp_638_i2 = icmp eq i4 %tmp_77, -3" [Group_5/sample.c:1865]   --->   Operation 1289 'icmp' 'tmp_638_i2' <Predicate = (!exitcond_1_4)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1290 [1/1] (1.21ns)   --->   "%tmp_640_i2 = icmp eq i4 %tmp_77, -2" [Group_5/sample.c:1865]   --->   Operation 1290 'icmp' 'tmp_640_i2' <Predicate = (!exitcond_1_4)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1291 [1/1] (0.00ns) (grouped into LUT with out node merge_i2)   --->   "%tmp_639_i2 = select i1 %tmp_640_i2, float 0xBFAD0FAD80000000, float 0x3FDC5862A0000000" [Group_5/sample.c:1865]   --->   Operation 1291 'select' 'tmp_639_i2' <Predicate = (!exitcond_1_4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_120 : Operation 1292 [1/1] (0.00ns) (grouped into LUT with out node merge_i2)   --->   "%tmp_152 = or i1 %tmp_640_i2, %tmp_638_i2" [Group_5/sample.c:1865]   --->   Operation 1292 'or' 'tmp_152' <Predicate = (!exitcond_1_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1293 [1/1] (0.80ns) (out node of the LUT)   --->   "%merge_i2 = select i1 %tmp_152, float %tmp_639_i2, float %tmp_637_i2" [Group_5/sample.c:1865]   --->   Operation 1293 'select' 'merge_i2' <Predicate = (!exitcond_1_4)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 121 <SV = 16> <Delay = 3.65>
ST_121 : Operation 1294 [5/5] (3.65ns)   --->   "%tmp_36_1_4 = fmul float %tmp_138, %merge_i2" [Group_5/sample.c:1869]   --->   Operation 1294 'fmul' 'tmp_36_1_4' <Predicate = (!exitcond_1_4)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 17> <Delay = 3.65>
ST_122 : Operation 1295 [4/5] (3.65ns)   --->   "%tmp_36_1_4 = fmul float %tmp_138, %merge_i2" [Group_5/sample.c:1869]   --->   Operation 1295 'fmul' 'tmp_36_1_4' <Predicate = (!exitcond_1_4)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 18> <Delay = 3.65>
ST_123 : Operation 1296 [3/5] (3.65ns)   --->   "%tmp_36_1_4 = fmul float %tmp_138, %merge_i2" [Group_5/sample.c:1869]   --->   Operation 1296 'fmul' 'tmp_36_1_4' <Predicate = (!exitcond_1_4)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 19> <Delay = 3.65>
ST_124 : Operation 1297 [2/5] (3.65ns)   --->   "%tmp_36_1_4 = fmul float %tmp_138, %merge_i2" [Group_5/sample.c:1869]   --->   Operation 1297 'fmul' 'tmp_36_1_4' <Predicate = (!exitcond_1_4)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 20> <Delay = 3.65>
ST_125 : Operation 1298 [1/5] (3.65ns)   --->   "%tmp_36_1_4 = fmul float %tmp_138, %merge_i2" [Group_5/sample.c:1869]   --->   Operation 1298 'fmul' 'tmp_36_1_4' <Predicate = (!exitcond_1_4)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 21> <Delay = 3.29>
ST_126 : Operation 1299 [8/8] (3.29ns)   --->   "%sum_1_1_4 = fadd float %sum1_1_4, %tmp_36_1_4" [Group_5/sample.c:1869]   --->   Operation 1299 'fadd' 'sum_1_1_4' <Predicate = (!exitcond_1_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 22> <Delay = 3.29>
ST_127 : Operation 1300 [7/8] (3.29ns)   --->   "%sum_1_1_4 = fadd float %sum1_1_4, %tmp_36_1_4" [Group_5/sample.c:1869]   --->   Operation 1300 'fadd' 'sum_1_1_4' <Predicate = (!exitcond_1_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 23> <Delay = 3.29>
ST_128 : Operation 1301 [6/8] (3.29ns)   --->   "%sum_1_1_4 = fadd float %sum1_1_4, %tmp_36_1_4" [Group_5/sample.c:1869]   --->   Operation 1301 'fadd' 'sum_1_1_4' <Predicate = (!exitcond_1_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 24> <Delay = 3.29>
ST_129 : Operation 1302 [5/8] (3.29ns)   --->   "%sum_1_1_4 = fadd float %sum1_1_4, %tmp_36_1_4" [Group_5/sample.c:1869]   --->   Operation 1302 'fadd' 'sum_1_1_4' <Predicate = (!exitcond_1_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 25> <Delay = 3.29>
ST_130 : Operation 1303 [4/8] (3.29ns)   --->   "%sum_1_1_4 = fadd float %sum1_1_4, %tmp_36_1_4" [Group_5/sample.c:1869]   --->   Operation 1303 'fadd' 'sum_1_1_4' <Predicate = (!exitcond_1_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 26> <Delay = 3.29>
ST_131 : Operation 1304 [3/8] (3.29ns)   --->   "%sum_1_1_4 = fadd float %sum1_1_4, %tmp_36_1_4" [Group_5/sample.c:1869]   --->   Operation 1304 'fadd' 'sum_1_1_4' <Predicate = (!exitcond_1_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 27> <Delay = 3.29>
ST_132 : Operation 1305 [2/8] (3.29ns)   --->   "%sum_1_1_4 = fadd float %sum1_1_4, %tmp_36_1_4" [Group_5/sample.c:1869]   --->   Operation 1305 'fadd' 'sum_1_1_4' <Predicate = (!exitcond_1_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 28> <Delay = 3.29>
ST_133 : Operation 1306 [1/1] (0.00ns)   --->   "%tmp_73 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 1306 'specregionbegin' 'tmp_73' <Predicate = (!exitcond_1_4)> <Delay = 0.00>
ST_133 : Operation 1307 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 1307 'specpipeline' <Predicate = (!exitcond_1_4)> <Delay = 0.00>
ST_133 : Operation 1308 [1/8] (3.29ns)   --->   "%sum_1_1_4 = fadd float %sum1_1_4, %tmp_36_1_4" [Group_5/sample.c:1869]   --->   Operation 1308 'fadd' 'sum_1_1_4' <Predicate = (!exitcond_1_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1309 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_73)" [Group_5/sample.c:1870]   --->   Operation 1309 'specregionend' 'empty_60' <Predicate = (!exitcond_1_4)> <Delay = 0.00>
ST_133 : Operation 1310 [1/1] (0.00ns)   --->   "br label %.preheader19" [Group_5/sample.c:1865]   --->   Operation 1310 'br' <Predicate = (!exitcond_1_4)> <Delay = 0.00>

State 134 <SV = 15> <Delay = 1.75>
ST_134 : Operation 1311 [1/1] (1.75ns)   --->   "store float %sum1_1_4, float* %C_addr_1, align 4" [Group_5/sample.c:1871]   --->   Operation 1311 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_134 : Operation 1312 [1/1] (0.00ns)   --->   "%j_14_1_4 = or i4 %tmp_130, 5" [Group_5/sample.c:1860]   --->   Operation 1312 'or' 'j_14_1_4' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 1313 [1/1] (1.35ns)   --->   "br label %.preheader18" [Group_5/sample.c:1860]   --->   Operation 1313 'br' <Predicate = true> <Delay = 1.35>

State 135 <SV = 16> <Delay = 4.30>
ST_135 : Operation 1314 [1/1] (0.00ns)   --->   "%sum1_1_5 = phi float [ %sum_1_1_5, %26 ], [ 0xBFA3F6A9E0000000, %23 ]" [Group_5/sample.c:1869]   --->   Operation 1314 'phi' 'sum1_1_5' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 1315 [1/1] (0.00ns)   --->   "%k_1_5 = phi i5 [ %k_2_1_5, %26 ], [ 0, %23 ]" [Group_5/sample.c:1865]   --->   Operation 1315 'phi' 'k_1_5' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 1316 [1/1] (1.21ns)   --->   "%exitcond_1_5 = icmp eq i5 %k_1_5, -16" [Group_5/sample.c:1865]   --->   Operation 1316 'icmp' 'exitcond_1_5' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1317 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 1317 'speclooptripcount' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 1318 [1/1] (1.54ns)   --->   "%k_2_1_5 = add i5 %k_1_5, 1" [Group_5/sample.c:1865]   --->   Operation 1318 'add' 'k_2_1_5' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1319 [1/1] (0.00ns)   --->   "br i1 %exitcond_1_5, label %25, label %26" [Group_5/sample.c:1865]   --->   Operation 1319 'br' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 1320 [1/1] (0.00ns)   --->   "%tmp_317 = trunc i5 %k_1_5 to i4" [Group_5/sample.c:1865]   --->   Operation 1320 'trunc' 'tmp_317' <Predicate = (!exitcond_1_5)> <Delay = 0.00>
ST_135 : Operation 1321 [1/1] (0.00ns)   --->   "%tmp_318 = trunc i5 %k_1_5 to i3" [Group_5/sample.c:1865]   --->   Operation 1321 'trunc' 'tmp_318' <Predicate = (!exitcond_1_5)> <Delay = 0.00>
ST_135 : Operation 1322 [1/1] (0.79ns)   --->   "%sum5_1_5 = xor i5 %k_1_5, -16" [Group_5/sample.c:1865]   --->   Operation 1322 'xor' 'sum5_1_5' <Predicate = (!exitcond_1_5)> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1323 [1/1] (0.00ns)   --->   "%tmp_319 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %sum5_1_5, i32 3, i32 4)" [Group_5/sample.c:1865]   --->   Operation 1323 'partselect' 'tmp_319' <Predicate = (!exitcond_1_5)> <Delay = 0.00>
ST_135 : Operation 1324 [1/1] (0.00ns)   --->   "%newIndex39_cast = zext i2 %tmp_319 to i64" [Group_5/sample.c:1865]   --->   Operation 1324 'zext' 'newIndex39_cast' <Predicate = (!exitcond_1_5)> <Delay = 0.00>
ST_135 : Operation 1325 [1/1] (0.00ns)   --->   "%A_addr_16 = getelementptr [2 x float]* %A, i64 0, i64 %newIndex39_cast" [Group_5/sample.c:1865]   --->   Operation 1325 'getelementptr' 'A_addr_16' <Predicate = (!exitcond_1_5)> <Delay = 0.00>
ST_135 : Operation 1326 [2/2] (1.75ns)   --->   "%A_load_16 = load float* %A_addr_16, align 4" [Group_5/sample.c:1865]   --->   Operation 1326 'load' 'A_load_16' <Predicate = (!exitcond_1_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_135 : Operation 1327 [1/1] (0.00ns)   --->   "%A1_addr_16 = getelementptr [2 x float]* %A1, i64 0, i64 %newIndex39_cast" [Group_5/sample.c:1865]   --->   Operation 1327 'getelementptr' 'A1_addr_16' <Predicate = (!exitcond_1_5)> <Delay = 0.00>
ST_135 : Operation 1328 [2/2] (1.75ns)   --->   "%A1_load_16 = load float* %A1_addr_16, align 4" [Group_5/sample.c:1865]   --->   Operation 1328 'load' 'A1_load_16' <Predicate = (!exitcond_1_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_135 : Operation 1329 [1/1] (0.00ns)   --->   "%A2_addr_16 = getelementptr [2 x float]* %A2, i64 0, i64 %newIndex39_cast" [Group_5/sample.c:1865]   --->   Operation 1329 'getelementptr' 'A2_addr_16' <Predicate = (!exitcond_1_5)> <Delay = 0.00>
ST_135 : Operation 1330 [2/2] (1.75ns)   --->   "%A2_load_16 = load float* %A2_addr_16, align 4" [Group_5/sample.c:1865]   --->   Operation 1330 'load' 'A2_load_16' <Predicate = (!exitcond_1_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_135 : Operation 1331 [1/1] (0.00ns)   --->   "%A3_addr_16 = getelementptr [2 x float]* %A3, i64 0, i64 %newIndex39_cast" [Group_5/sample.c:1865]   --->   Operation 1331 'getelementptr' 'A3_addr_16' <Predicate = (!exitcond_1_5)> <Delay = 0.00>
ST_135 : Operation 1332 [2/2] (1.75ns)   --->   "%A3_load_16 = load float* %A3_addr_16, align 4" [Group_5/sample.c:1865]   --->   Operation 1332 'load' 'A3_load_16' <Predicate = (!exitcond_1_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_135 : Operation 1333 [1/1] (0.00ns)   --->   "%A4_addr_16 = getelementptr [2 x float]* %A4, i64 0, i64 %newIndex39_cast" [Group_5/sample.c:1865]   --->   Operation 1333 'getelementptr' 'A4_addr_16' <Predicate = (!exitcond_1_5)> <Delay = 0.00>
ST_135 : Operation 1334 [2/2] (1.75ns)   --->   "%A4_load_16 = load float* %A4_addr_16, align 4" [Group_5/sample.c:1865]   --->   Operation 1334 'load' 'A4_load_16' <Predicate = (!exitcond_1_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_135 : Operation 1335 [1/1] (0.00ns)   --->   "%A5_addr_16 = getelementptr [2 x float]* %A5, i64 0, i64 %newIndex39_cast" [Group_5/sample.c:1865]   --->   Operation 1335 'getelementptr' 'A5_addr_16' <Predicate = (!exitcond_1_5)> <Delay = 0.00>
ST_135 : Operation 1336 [2/2] (1.75ns)   --->   "%A5_load_16 = load float* %A5_addr_16, align 4" [Group_5/sample.c:1865]   --->   Operation 1336 'load' 'A5_load_16' <Predicate = (!exitcond_1_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_135 : Operation 1337 [1/1] (0.00ns)   --->   "%A6_addr_16 = getelementptr [2 x float]* %A6, i64 0, i64 %newIndex39_cast" [Group_5/sample.c:1865]   --->   Operation 1337 'getelementptr' 'A6_addr_16' <Predicate = (!exitcond_1_5)> <Delay = 0.00>
ST_135 : Operation 1338 [2/2] (1.75ns)   --->   "%A6_load_16 = load float* %A6_addr_16, align 4" [Group_5/sample.c:1865]   --->   Operation 1338 'load' 'A6_load_16' <Predicate = (!exitcond_1_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_135 : Operation 1339 [1/1] (0.00ns)   --->   "%A7_addr_16 = getelementptr [2 x float]* %A7, i64 0, i64 %newIndex39_cast" [Group_5/sample.c:1865]   --->   Operation 1339 'getelementptr' 'A7_addr_16' <Predicate = (!exitcond_1_5)> <Delay = 0.00>
ST_135 : Operation 1340 [2/2] (1.75ns)   --->   "%A7_load_16 = load float* %A7_addr_16, align 4" [Group_5/sample.c:1865]   --->   Operation 1340 'load' 'A7_load_16' <Predicate = (!exitcond_1_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_135 : Operation 1341 [1/1] (1.49ns)   --->   "%sum8_1_5 = add i4 %tmp_317, %j_14_1_4" [Group_5/sample.c:1865]   --->   Operation 1341 'add' 'sum8_1_5' <Predicate = (!exitcond_1_5)> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1342 [1/1] (1.34ns)   --->   "%arrayNo_trunc4 = add i3 -3, %tmp_318" [Group_5/sample.c:1865]   --->   Operation 1342 'add' 'arrayNo_trunc4' <Predicate = (!exitcond_1_5)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1343 [1/1] (0.00ns)   --->   "%tmp_320 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %sum8_1_5, i32 3)" [Group_5/sample.c:1865]   --->   Operation 1343 'bitselect' 'tmp_320' <Predicate = (!exitcond_1_5)> <Delay = 0.00>
ST_135 : Operation 1344 [1/1] (0.00ns)   --->   "%tmp_95 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %arrayNo_trunc4, i1 %tmp_320)" [Group_5/sample.c:1865]   --->   Operation 1344 'bitconcatenate' 'tmp_95' <Predicate = (!exitcond_1_5)> <Delay = 0.00>
ST_135 : Operation 1345 [1/1] (1.21ns)   --->   "%tmp_i5 = icmp eq i4 %tmp_95, 0" [Group_5/sample.c:1865]   --->   Operation 1345 'icmp' 'tmp_i5' <Predicate = (!exitcond_1_5)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1346 [1/1] (0.00ns) (grouped into LUT with out node tmp_617_i6)   --->   "%tmp_i5_62 = select i1 %tmp_i5, float 0x3F93ED63C0000000, float 0x3FE29BDA40000000" [Group_5/sample.c:1865]   --->   Operation 1346 'select' 'tmp_i5_62' <Predicate = (!exitcond_1_5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_135 : Operation 1347 [1/1] (1.21ns)   --->   "%tmp_614_i5 = icmp eq i4 %tmp_95, 1" [Group_5/sample.c:1865]   --->   Operation 1347 'icmp' 'tmp_614_i5' <Predicate = (!exitcond_1_5)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1348 [1/1] (1.21ns)   --->   "%tmp_616_i5 = icmp eq i4 %tmp_95, 2" [Group_5/sample.c:1865]   --->   Operation 1348 'icmp' 'tmp_616_i5' <Predicate = (!exitcond_1_5)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1349 [1/1] (0.00ns) (grouped into LUT with out node tmp_617_i6)   --->   "%tmp_615_i5 = select i1 %tmp_616_i5, float 0x3FE2372C60000000, float 0x3FE09868E0000000" [Group_5/sample.c:1865]   --->   Operation 1349 'select' 'tmp_615_i5' <Predicate = (!exitcond_1_5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_135 : Operation 1350 [1/1] (0.00ns) (grouped into LUT with out node tmp_617_i6)   --->   "%tmp_171 = or i1 %tmp_616_i5, %tmp_614_i5" [Group_5/sample.c:1865]   --->   Operation 1350 'or' 'tmp_171' <Predicate = (!exitcond_1_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1351 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_617_i6 = select i1 %tmp_171, float %tmp_615_i5, float %tmp_i5_62" [Group_5/sample.c:1865]   --->   Operation 1351 'select' 'tmp_617_i6' <Predicate = (!exitcond_1_5)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_135 : Operation 1352 [1/1] (1.21ns)   --->   "%tmp_618_i6 = icmp eq i4 %tmp_95, 3" [Group_5/sample.c:1865]   --->   Operation 1352 'icmp' 'tmp_618_i6' <Predicate = (!exitcond_1_5)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1353 [1/1] (1.21ns)   --->   "%tmp_620_i6 = icmp eq i4 %tmp_95, 4" [Group_5/sample.c:1865]   --->   Operation 1353 'icmp' 'tmp_620_i6' <Predicate = (!exitcond_1_5)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1354 [1/1] (0.00ns) (grouped into LUT with out node tmp_621_i5)   --->   "%tmp_619_i6 = select i1 %tmp_620_i6, float 0x3FE06178C0000000, float 0x3FB370E260000000" [Group_5/sample.c:1865]   --->   Operation 1354 'select' 'tmp_619_i6' <Predicate = (!exitcond_1_5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_135 : Operation 1355 [1/1] (0.00ns) (grouped into LUT with out node tmp_621_i5)   --->   "%tmp_174 = or i1 %tmp_620_i6, %tmp_618_i6" [Group_5/sample.c:1865]   --->   Operation 1355 'or' 'tmp_174' <Predicate = (!exitcond_1_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1356 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_621_i5 = select i1 %tmp_174, float %tmp_619_i6, float %tmp_617_i6" [Group_5/sample.c:1865]   --->   Operation 1356 'select' 'tmp_621_i5' <Predicate = (!exitcond_1_5)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_135 : Operation 1357 [1/1] (1.21ns)   --->   "%tmp_622_i5 = icmp eq i4 %tmp_95, 5" [Group_5/sample.c:1865]   --->   Operation 1357 'icmp' 'tmp_622_i5' <Predicate = (!exitcond_1_5)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1358 [1/1] (1.21ns)   --->   "%tmp_624_i5 = icmp eq i4 %tmp_95, 6" [Group_5/sample.c:1865]   --->   Operation 1358 'icmp' 'tmp_624_i5' <Predicate = (!exitcond_1_5)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1359 [1/1] (1.21ns)   --->   "%tmp_626_i5 = icmp eq i4 %tmp_95, 7" [Group_5/sample.c:1865]   --->   Operation 1359 'icmp' 'tmp_626_i5' <Predicate = (!exitcond_1_5)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1360 [1/1] (1.21ns)   --->   "%tmp_628_i5 = icmp eq i4 %tmp_95, -8" [Group_5/sample.c:1865]   --->   Operation 1360 'icmp' 'tmp_628_i5' <Predicate = (!exitcond_1_5)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 17> <Delay = 4.00>
ST_136 : Operation 1361 [1/1] (0.00ns)   --->   "%arrayNo17 = zext i3 %tmp_318 to i64" [Group_5/sample.c:1865]   --->   Operation 1361 'zext' 'arrayNo17' <Predicate = (!exitcond_1_5)> <Delay = 0.00>
ST_136 : Operation 1362 [1/2] (1.75ns)   --->   "%A_load_16 = load float* %A_addr_16, align 4" [Group_5/sample.c:1865]   --->   Operation 1362 'load' 'A_load_16' <Predicate = (!exitcond_1_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_136 : Operation 1363 [1/2] (1.75ns)   --->   "%A1_load_16 = load float* %A1_addr_16, align 4" [Group_5/sample.c:1865]   --->   Operation 1363 'load' 'A1_load_16' <Predicate = (!exitcond_1_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_136 : Operation 1364 [1/2] (1.75ns)   --->   "%A2_load_16 = load float* %A2_addr_16, align 4" [Group_5/sample.c:1865]   --->   Operation 1364 'load' 'A2_load_16' <Predicate = (!exitcond_1_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_136 : Operation 1365 [1/2] (1.75ns)   --->   "%A3_load_16 = load float* %A3_addr_16, align 4" [Group_5/sample.c:1865]   --->   Operation 1365 'load' 'A3_load_16' <Predicate = (!exitcond_1_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_136 : Operation 1366 [1/2] (1.75ns)   --->   "%A4_load_16 = load float* %A4_addr_16, align 4" [Group_5/sample.c:1865]   --->   Operation 1366 'load' 'A4_load_16' <Predicate = (!exitcond_1_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_136 : Operation 1367 [1/2] (1.75ns)   --->   "%A5_load_16 = load float* %A5_addr_16, align 4" [Group_5/sample.c:1865]   --->   Operation 1367 'load' 'A5_load_16' <Predicate = (!exitcond_1_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_136 : Operation 1368 [1/2] (1.75ns)   --->   "%A6_load_16 = load float* %A6_addr_16, align 4" [Group_5/sample.c:1865]   --->   Operation 1368 'load' 'A6_load_16' <Predicate = (!exitcond_1_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_136 : Operation 1369 [1/2] (1.75ns)   --->   "%A7_load_16 = load float* %A7_addr_16, align 4" [Group_5/sample.c:1865]   --->   Operation 1369 'load' 'A7_load_16' <Predicate = (!exitcond_1_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_136 : Operation 1370 [1/1] (1.83ns)   --->   "%tmp_170 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_16, float %A1_load_16, float %A2_load_16, float %A3_load_16, float %A4_load_16, float %A5_load_16, float %A6_load_16, float %A7_load_16, i64 %arrayNo17)" [Group_5/sample.c:1865]   --->   Operation 1370 'mux' 'tmp_170' <Predicate = (!exitcond_1_5)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1371 [1/1] (0.00ns) (grouped into LUT with out node tmp_625_i5)   --->   "%tmp_623_i5 = select i1 %tmp_624_i5, float 0xBFD3EDED60000000, float 0xBFE455C440000000" [Group_5/sample.c:1865]   --->   Operation 1371 'select' 'tmp_623_i5' <Predicate = (!exitcond_1_5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_136 : Operation 1372 [1/1] (0.00ns) (grouped into LUT with out node tmp_625_i5)   --->   "%tmp_176 = or i1 %tmp_624_i5, %tmp_622_i5" [Group_5/sample.c:1865]   --->   Operation 1372 'or' 'tmp_176' <Predicate = (!exitcond_1_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1373 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_625_i5 = select i1 %tmp_176, float %tmp_623_i5, float %tmp_621_i5" [Group_5/sample.c:1865]   --->   Operation 1373 'select' 'tmp_625_i5' <Predicate = (!exitcond_1_5)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_136 : Operation 1374 [1/1] (0.00ns) (grouped into LUT with out node tmp_629_i5)   --->   "%tmp_627_i5 = select i1 %tmp_628_i5, float 0xBFD2F8EFE0000000, float 0x3FCDFB8E80000000" [Group_5/sample.c:1865]   --->   Operation 1374 'select' 'tmp_627_i5' <Predicate = (!exitcond_1_5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_136 : Operation 1375 [1/1] (0.00ns) (grouped into LUT with out node tmp_629_i5)   --->   "%tmp_177 = or i1 %tmp_628_i5, %tmp_626_i5" [Group_5/sample.c:1865]   --->   Operation 1375 'or' 'tmp_177' <Predicate = (!exitcond_1_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1376 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_629_i5 = select i1 %tmp_177, float %tmp_627_i5, float %tmp_625_i5" [Group_5/sample.c:1865]   --->   Operation 1376 'select' 'tmp_629_i5' <Predicate = (!exitcond_1_5)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_136 : Operation 1377 [1/1] (1.21ns)   --->   "%tmp_630_i5 = icmp eq i4 %tmp_95, -7" [Group_5/sample.c:1865]   --->   Operation 1377 'icmp' 'tmp_630_i5' <Predicate = (!exitcond_1_5)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1378 [1/1] (1.21ns)   --->   "%tmp_632_i5 = icmp eq i4 %tmp_95, -6" [Group_5/sample.c:1865]   --->   Operation 1378 'icmp' 'tmp_632_i5' <Predicate = (!exitcond_1_5)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1379 [1/1] (0.00ns) (grouped into LUT with out node tmp_633_i5)   --->   "%tmp_631_i5 = select i1 %tmp_632_i5, float 0x3FD20F95C0000000, float 0xBFDD914080000000" [Group_5/sample.c:1865]   --->   Operation 1379 'select' 'tmp_631_i5' <Predicate = (!exitcond_1_5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_136 : Operation 1380 [1/1] (0.00ns) (grouped into LUT with out node tmp_633_i5)   --->   "%tmp_180 = or i1 %tmp_632_i5, %tmp_630_i5" [Group_5/sample.c:1865]   --->   Operation 1380 'or' 'tmp_180' <Predicate = (!exitcond_1_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1381 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_633_i5 = select i1 %tmp_180, float %tmp_631_i5, float %tmp_629_i5" [Group_5/sample.c:1865]   --->   Operation 1381 'select' 'tmp_633_i5' <Predicate = (!exitcond_1_5)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_136 : Operation 1382 [1/1] (1.21ns)   --->   "%tmp_634_i5 = icmp eq i4 %tmp_95, -5" [Group_5/sample.c:1865]   --->   Operation 1382 'icmp' 'tmp_634_i5' <Predicate = (!exitcond_1_5)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1383 [1/1] (1.21ns)   --->   "%tmp_636_i5 = icmp eq i4 %tmp_95, -4" [Group_5/sample.c:1865]   --->   Operation 1383 'icmp' 'tmp_636_i5' <Predicate = (!exitcond_1_5)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1384 [1/1] (0.00ns) (grouped into LUT with out node tmp_637_i5)   --->   "%tmp_635_i5 = select i1 %tmp_636_i5, float 0x3FA2D46C60000000, float 0x3FC703A460000000" [Group_5/sample.c:1865]   --->   Operation 1384 'select' 'tmp_635_i5' <Predicate = (!exitcond_1_5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_136 : Operation 1385 [1/1] (0.00ns) (grouped into LUT with out node tmp_637_i5)   --->   "%tmp_183 = or i1 %tmp_636_i5, %tmp_634_i5" [Group_5/sample.c:1865]   --->   Operation 1385 'or' 'tmp_183' <Predicate = (!exitcond_1_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1386 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_637_i5 = select i1 %tmp_183, float %tmp_635_i5, float %tmp_633_i5" [Group_5/sample.c:1865]   --->   Operation 1386 'select' 'tmp_637_i5' <Predicate = (!exitcond_1_5)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_136 : Operation 1387 [1/1] (1.21ns)   --->   "%tmp_638_i5 = icmp eq i4 %tmp_95, -3" [Group_5/sample.c:1865]   --->   Operation 1387 'icmp' 'tmp_638_i5' <Predicate = (!exitcond_1_5)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1388 [1/1] (1.21ns)   --->   "%tmp_640_i5 = icmp eq i4 %tmp_95, -2" [Group_5/sample.c:1865]   --->   Operation 1388 'icmp' 'tmp_640_i5' <Predicate = (!exitcond_1_5)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1389 [1/1] (0.00ns) (grouped into LUT with out node merge_i5)   --->   "%tmp_639_i5 = select i1 %tmp_640_i5, float 0xBFAD0FAD80000000, float 0x3FDC5862A0000000" [Group_5/sample.c:1865]   --->   Operation 1389 'select' 'tmp_639_i5' <Predicate = (!exitcond_1_5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_136 : Operation 1390 [1/1] (0.00ns) (grouped into LUT with out node merge_i5)   --->   "%tmp_186 = or i1 %tmp_640_i5, %tmp_638_i5" [Group_5/sample.c:1865]   --->   Operation 1390 'or' 'tmp_186' <Predicate = (!exitcond_1_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1391 [1/1] (0.80ns) (out node of the LUT)   --->   "%merge_i5 = select i1 %tmp_186, float %tmp_639_i5, float %tmp_637_i5" [Group_5/sample.c:1865]   --->   Operation 1391 'select' 'merge_i5' <Predicate = (!exitcond_1_5)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 137 <SV = 18> <Delay = 3.65>
ST_137 : Operation 1392 [5/5] (3.65ns)   --->   "%tmp_36_1_5 = fmul float %tmp_170, %merge_i5" [Group_5/sample.c:1869]   --->   Operation 1392 'fmul' 'tmp_36_1_5' <Predicate = (!exitcond_1_5)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 19> <Delay = 3.65>
ST_138 : Operation 1393 [4/5] (3.65ns)   --->   "%tmp_36_1_5 = fmul float %tmp_170, %merge_i5" [Group_5/sample.c:1869]   --->   Operation 1393 'fmul' 'tmp_36_1_5' <Predicate = (!exitcond_1_5)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 20> <Delay = 3.65>
ST_139 : Operation 1394 [3/5] (3.65ns)   --->   "%tmp_36_1_5 = fmul float %tmp_170, %merge_i5" [Group_5/sample.c:1869]   --->   Operation 1394 'fmul' 'tmp_36_1_5' <Predicate = (!exitcond_1_5)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 21> <Delay = 3.65>
ST_140 : Operation 1395 [2/5] (3.65ns)   --->   "%tmp_36_1_5 = fmul float %tmp_170, %merge_i5" [Group_5/sample.c:1869]   --->   Operation 1395 'fmul' 'tmp_36_1_5' <Predicate = (!exitcond_1_5)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 22> <Delay = 3.65>
ST_141 : Operation 1396 [1/5] (3.65ns)   --->   "%tmp_36_1_5 = fmul float %tmp_170, %merge_i5" [Group_5/sample.c:1869]   --->   Operation 1396 'fmul' 'tmp_36_1_5' <Predicate = (!exitcond_1_5)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 23> <Delay = 3.29>
ST_142 : Operation 1397 [8/8] (3.29ns)   --->   "%sum_1_1_5 = fadd float %sum1_1_5, %tmp_36_1_5" [Group_5/sample.c:1869]   --->   Operation 1397 'fadd' 'sum_1_1_5' <Predicate = (!exitcond_1_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 24> <Delay = 3.29>
ST_143 : Operation 1398 [7/8] (3.29ns)   --->   "%sum_1_1_5 = fadd float %sum1_1_5, %tmp_36_1_5" [Group_5/sample.c:1869]   --->   Operation 1398 'fadd' 'sum_1_1_5' <Predicate = (!exitcond_1_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 25> <Delay = 3.29>
ST_144 : Operation 1399 [6/8] (3.29ns)   --->   "%sum_1_1_5 = fadd float %sum1_1_5, %tmp_36_1_5" [Group_5/sample.c:1869]   --->   Operation 1399 'fadd' 'sum_1_1_5' <Predicate = (!exitcond_1_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 26> <Delay = 3.29>
ST_145 : Operation 1400 [5/8] (3.29ns)   --->   "%sum_1_1_5 = fadd float %sum1_1_5, %tmp_36_1_5" [Group_5/sample.c:1869]   --->   Operation 1400 'fadd' 'sum_1_1_5' <Predicate = (!exitcond_1_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 27> <Delay = 3.29>
ST_146 : Operation 1401 [4/8] (3.29ns)   --->   "%sum_1_1_5 = fadd float %sum1_1_5, %tmp_36_1_5" [Group_5/sample.c:1869]   --->   Operation 1401 'fadd' 'sum_1_1_5' <Predicate = (!exitcond_1_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 28> <Delay = 3.29>
ST_147 : Operation 1402 [3/8] (3.29ns)   --->   "%sum_1_1_5 = fadd float %sum1_1_5, %tmp_36_1_5" [Group_5/sample.c:1869]   --->   Operation 1402 'fadd' 'sum_1_1_5' <Predicate = (!exitcond_1_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 29> <Delay = 3.29>
ST_148 : Operation 1403 [2/8] (3.29ns)   --->   "%sum_1_1_5 = fadd float %sum1_1_5, %tmp_36_1_5" [Group_5/sample.c:1869]   --->   Operation 1403 'fadd' 'sum_1_1_5' <Predicate = (!exitcond_1_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 30> <Delay = 3.29>
ST_149 : Operation 1404 [1/1] (0.00ns)   --->   "%tmp_91 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 1404 'specregionbegin' 'tmp_91' <Predicate = (!exitcond_1_5)> <Delay = 0.00>
ST_149 : Operation 1405 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 1405 'specpipeline' <Predicate = (!exitcond_1_5)> <Delay = 0.00>
ST_149 : Operation 1406 [1/8] (3.29ns)   --->   "%sum_1_1_5 = fadd float %sum1_1_5, %tmp_36_1_5" [Group_5/sample.c:1869]   --->   Operation 1406 'fadd' 'sum_1_1_5' <Predicate = (!exitcond_1_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1407 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_91)" [Group_5/sample.c:1870]   --->   Operation 1407 'specregionend' 'empty_63' <Predicate = (!exitcond_1_5)> <Delay = 0.00>
ST_149 : Operation 1408 [1/1] (0.00ns)   --->   "br label %.preheader18" [Group_5/sample.c:1865]   --->   Operation 1408 'br' <Predicate = (!exitcond_1_5)> <Delay = 0.00>

State 150 <SV = 17> <Delay = 1.75>
ST_150 : Operation 1409 [1/1] (1.75ns)   --->   "store float %sum1_1_5, float* %C_addr_2, align 4" [Group_5/sample.c:1871]   --->   Operation 1409 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_150 : Operation 1410 [1/1] (0.00ns)   --->   "%j_14_1_5 = or i4 %tmp_130, 6" [Group_5/sample.c:1860]   --->   Operation 1410 'or' 'j_14_1_5' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1411 [1/1] (1.35ns)   --->   "br label %.preheader17" [Group_5/sample.c:1860]   --->   Operation 1411 'br' <Predicate = true> <Delay = 1.35>

State 151 <SV = 18> <Delay = 4.30>
ST_151 : Operation 1412 [1/1] (0.00ns)   --->   "%sum1_1_6 = phi float [ %sum_1_1_6, %28 ], [ 0xBFA3F6A9E0000000, %25 ]" [Group_5/sample.c:1869]   --->   Operation 1412 'phi' 'sum1_1_6' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 1413 [1/1] (0.00ns)   --->   "%k_1_6 = phi i5 [ %k_2_1_6, %28 ], [ 0, %25 ]" [Group_5/sample.c:1865]   --->   Operation 1413 'phi' 'k_1_6' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 1414 [1/1] (1.21ns)   --->   "%exitcond_1_6 = icmp eq i5 %k_1_6, -16" [Group_5/sample.c:1865]   --->   Operation 1414 'icmp' 'exitcond_1_6' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 1415 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 1415 'speclooptripcount' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 1416 [1/1] (1.54ns)   --->   "%k_2_1_6 = add i5 %k_1_6, 1" [Group_5/sample.c:1865]   --->   Operation 1416 'add' 'k_2_1_6' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 1417 [1/1] (0.00ns)   --->   "br i1 %exitcond_1_6, label %27, label %28" [Group_5/sample.c:1865]   --->   Operation 1417 'br' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 1418 [1/1] (0.00ns)   --->   "%tmp_326 = trunc i5 %k_1_6 to i4" [Group_5/sample.c:1865]   --->   Operation 1418 'trunc' 'tmp_326' <Predicate = (!exitcond_1_6)> <Delay = 0.00>
ST_151 : Operation 1419 [1/1] (0.00ns)   --->   "%tmp_327 = trunc i5 %k_1_6 to i3" [Group_5/sample.c:1865]   --->   Operation 1419 'trunc' 'tmp_327' <Predicate = (!exitcond_1_6)> <Delay = 0.00>
ST_151 : Operation 1420 [1/1] (0.79ns)   --->   "%sum5_1_6 = xor i5 %k_1_6, -16" [Group_5/sample.c:1865]   --->   Operation 1420 'xor' 'sum5_1_6' <Predicate = (!exitcond_1_6)> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 1421 [1/1] (0.00ns)   --->   "%tmp_328 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %sum5_1_6, i32 3, i32 4)" [Group_5/sample.c:1865]   --->   Operation 1421 'partselect' 'tmp_328' <Predicate = (!exitcond_1_6)> <Delay = 0.00>
ST_151 : Operation 1422 [1/1] (0.00ns)   --->   "%newIndex45_cast = zext i2 %tmp_328 to i64" [Group_5/sample.c:1865]   --->   Operation 1422 'zext' 'newIndex45_cast' <Predicate = (!exitcond_1_6)> <Delay = 0.00>
ST_151 : Operation 1423 [1/1] (0.00ns)   --->   "%A_addr_19 = getelementptr [2 x float]* %A, i64 0, i64 %newIndex45_cast" [Group_5/sample.c:1865]   --->   Operation 1423 'getelementptr' 'A_addr_19' <Predicate = (!exitcond_1_6)> <Delay = 0.00>
ST_151 : Operation 1424 [2/2] (1.75ns)   --->   "%A_load_19 = load float* %A_addr_19, align 4" [Group_5/sample.c:1865]   --->   Operation 1424 'load' 'A_load_19' <Predicate = (!exitcond_1_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_151 : Operation 1425 [1/1] (0.00ns)   --->   "%A1_addr_19 = getelementptr [2 x float]* %A1, i64 0, i64 %newIndex45_cast" [Group_5/sample.c:1865]   --->   Operation 1425 'getelementptr' 'A1_addr_19' <Predicate = (!exitcond_1_6)> <Delay = 0.00>
ST_151 : Operation 1426 [2/2] (1.75ns)   --->   "%A1_load_19 = load float* %A1_addr_19, align 4" [Group_5/sample.c:1865]   --->   Operation 1426 'load' 'A1_load_19' <Predicate = (!exitcond_1_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_151 : Operation 1427 [1/1] (0.00ns)   --->   "%A2_addr_19 = getelementptr [2 x float]* %A2, i64 0, i64 %newIndex45_cast" [Group_5/sample.c:1865]   --->   Operation 1427 'getelementptr' 'A2_addr_19' <Predicate = (!exitcond_1_6)> <Delay = 0.00>
ST_151 : Operation 1428 [2/2] (1.75ns)   --->   "%A2_load_19 = load float* %A2_addr_19, align 4" [Group_5/sample.c:1865]   --->   Operation 1428 'load' 'A2_load_19' <Predicate = (!exitcond_1_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_151 : Operation 1429 [1/1] (0.00ns)   --->   "%A3_addr_19 = getelementptr [2 x float]* %A3, i64 0, i64 %newIndex45_cast" [Group_5/sample.c:1865]   --->   Operation 1429 'getelementptr' 'A3_addr_19' <Predicate = (!exitcond_1_6)> <Delay = 0.00>
ST_151 : Operation 1430 [2/2] (1.75ns)   --->   "%A3_load_19 = load float* %A3_addr_19, align 4" [Group_5/sample.c:1865]   --->   Operation 1430 'load' 'A3_load_19' <Predicate = (!exitcond_1_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_151 : Operation 1431 [1/1] (0.00ns)   --->   "%A4_addr_19 = getelementptr [2 x float]* %A4, i64 0, i64 %newIndex45_cast" [Group_5/sample.c:1865]   --->   Operation 1431 'getelementptr' 'A4_addr_19' <Predicate = (!exitcond_1_6)> <Delay = 0.00>
ST_151 : Operation 1432 [2/2] (1.75ns)   --->   "%A4_load_19 = load float* %A4_addr_19, align 4" [Group_5/sample.c:1865]   --->   Operation 1432 'load' 'A4_load_19' <Predicate = (!exitcond_1_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_151 : Operation 1433 [1/1] (0.00ns)   --->   "%A5_addr_19 = getelementptr [2 x float]* %A5, i64 0, i64 %newIndex45_cast" [Group_5/sample.c:1865]   --->   Operation 1433 'getelementptr' 'A5_addr_19' <Predicate = (!exitcond_1_6)> <Delay = 0.00>
ST_151 : Operation 1434 [2/2] (1.75ns)   --->   "%A5_load_19 = load float* %A5_addr_19, align 4" [Group_5/sample.c:1865]   --->   Operation 1434 'load' 'A5_load_19' <Predicate = (!exitcond_1_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_151 : Operation 1435 [1/1] (0.00ns)   --->   "%A6_addr_19 = getelementptr [2 x float]* %A6, i64 0, i64 %newIndex45_cast" [Group_5/sample.c:1865]   --->   Operation 1435 'getelementptr' 'A6_addr_19' <Predicate = (!exitcond_1_6)> <Delay = 0.00>
ST_151 : Operation 1436 [2/2] (1.75ns)   --->   "%A6_load_19 = load float* %A6_addr_19, align 4" [Group_5/sample.c:1865]   --->   Operation 1436 'load' 'A6_load_19' <Predicate = (!exitcond_1_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_151 : Operation 1437 [1/1] (0.00ns)   --->   "%A7_addr_19 = getelementptr [2 x float]* %A7, i64 0, i64 %newIndex45_cast" [Group_5/sample.c:1865]   --->   Operation 1437 'getelementptr' 'A7_addr_19' <Predicate = (!exitcond_1_6)> <Delay = 0.00>
ST_151 : Operation 1438 [2/2] (1.75ns)   --->   "%A7_load_19 = load float* %A7_addr_19, align 4" [Group_5/sample.c:1865]   --->   Operation 1438 'load' 'A7_load_19' <Predicate = (!exitcond_1_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_151 : Operation 1439 [1/1] (1.49ns)   --->   "%sum8_1_6 = add i4 %tmp_326, %j_14_1_5" [Group_5/sample.c:1865]   --->   Operation 1439 'add' 'sum8_1_6' <Predicate = (!exitcond_1_6)> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 1440 [1/1] (1.34ns)   --->   "%arrayNo_trunc5 = add i3 -2, %tmp_327" [Group_5/sample.c:1865]   --->   Operation 1440 'add' 'arrayNo_trunc5' <Predicate = (!exitcond_1_6)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 1441 [1/1] (0.00ns)   --->   "%tmp_329 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %sum8_1_6, i32 3)" [Group_5/sample.c:1865]   --->   Operation 1441 'bitselect' 'tmp_329' <Predicate = (!exitcond_1_6)> <Delay = 0.00>
ST_151 : Operation 1442 [1/1] (0.00ns)   --->   "%tmp_113 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %arrayNo_trunc5, i1 %tmp_329)" [Group_5/sample.c:1865]   --->   Operation 1442 'bitconcatenate' 'tmp_113' <Predicate = (!exitcond_1_6)> <Delay = 0.00>
ST_151 : Operation 1443 [1/1] (1.21ns)   --->   "%tmp_i10 = icmp eq i4 %tmp_113, 0" [Group_5/sample.c:1865]   --->   Operation 1443 'icmp' 'tmp_i10' <Predicate = (!exitcond_1_6)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 1444 [1/1] (0.00ns) (grouped into LUT with out node tmp_617_i10)   --->   "%tmp_i10_65 = select i1 %tmp_i10, float 0x3F93ED63C0000000, float 0x3FE29BDA40000000" [Group_5/sample.c:1865]   --->   Operation 1444 'select' 'tmp_i10_65' <Predicate = (!exitcond_1_6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_151 : Operation 1445 [1/1] (1.21ns)   --->   "%tmp_614_i10 = icmp eq i4 %tmp_113, 1" [Group_5/sample.c:1865]   --->   Operation 1445 'icmp' 'tmp_614_i10' <Predicate = (!exitcond_1_6)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 1446 [1/1] (1.21ns)   --->   "%tmp_616_i10 = icmp eq i4 %tmp_113, 2" [Group_5/sample.c:1865]   --->   Operation 1446 'icmp' 'tmp_616_i10' <Predicate = (!exitcond_1_6)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 1447 [1/1] (0.00ns) (grouped into LUT with out node tmp_617_i10)   --->   "%tmp_615_i10 = select i1 %tmp_616_i10, float 0x3FE2372C60000000, float 0x3FE09868E0000000" [Group_5/sample.c:1865]   --->   Operation 1447 'select' 'tmp_615_i10' <Predicate = (!exitcond_1_6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_151 : Operation 1448 [1/1] (0.00ns) (grouped into LUT with out node tmp_617_i10)   --->   "%tmp_196 = or i1 %tmp_616_i10, %tmp_614_i10" [Group_5/sample.c:1865]   --->   Operation 1448 'or' 'tmp_196' <Predicate = (!exitcond_1_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 1449 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_617_i10 = select i1 %tmp_196, float %tmp_615_i10, float %tmp_i10_65" [Group_5/sample.c:1865]   --->   Operation 1449 'select' 'tmp_617_i10' <Predicate = (!exitcond_1_6)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_151 : Operation 1450 [1/1] (1.21ns)   --->   "%tmp_618_i10 = icmp eq i4 %tmp_113, 3" [Group_5/sample.c:1865]   --->   Operation 1450 'icmp' 'tmp_618_i10' <Predicate = (!exitcond_1_6)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 1451 [1/1] (1.21ns)   --->   "%tmp_620_i10 = icmp eq i4 %tmp_113, 4" [Group_5/sample.c:1865]   --->   Operation 1451 'icmp' 'tmp_620_i10' <Predicate = (!exitcond_1_6)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 1452 [1/1] (0.00ns) (grouped into LUT with out node tmp_621_i10)   --->   "%tmp_619_i10 = select i1 %tmp_620_i10, float 0x3FE06178C0000000, float 0x3FB370E260000000" [Group_5/sample.c:1865]   --->   Operation 1452 'select' 'tmp_619_i10' <Predicate = (!exitcond_1_6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_151 : Operation 1453 [1/1] (0.00ns) (grouped into LUT with out node tmp_621_i10)   --->   "%tmp_197 = or i1 %tmp_620_i10, %tmp_618_i10" [Group_5/sample.c:1865]   --->   Operation 1453 'or' 'tmp_197' <Predicate = (!exitcond_1_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 1454 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_621_i10 = select i1 %tmp_197, float %tmp_619_i10, float %tmp_617_i10" [Group_5/sample.c:1865]   --->   Operation 1454 'select' 'tmp_621_i10' <Predicate = (!exitcond_1_6)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_151 : Operation 1455 [1/1] (1.21ns)   --->   "%tmp_622_i10 = icmp eq i4 %tmp_113, 5" [Group_5/sample.c:1865]   --->   Operation 1455 'icmp' 'tmp_622_i10' <Predicate = (!exitcond_1_6)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 1456 [1/1] (1.21ns)   --->   "%tmp_624_i10 = icmp eq i4 %tmp_113, 6" [Group_5/sample.c:1865]   --->   Operation 1456 'icmp' 'tmp_624_i10' <Predicate = (!exitcond_1_6)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 1457 [1/1] (1.21ns)   --->   "%tmp_626_i10 = icmp eq i4 %tmp_113, 7" [Group_5/sample.c:1865]   --->   Operation 1457 'icmp' 'tmp_626_i10' <Predicate = (!exitcond_1_6)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 1458 [1/1] (1.21ns)   --->   "%tmp_628_i10 = icmp eq i4 %tmp_113, -8" [Group_5/sample.c:1865]   --->   Operation 1458 'icmp' 'tmp_628_i10' <Predicate = (!exitcond_1_6)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 19> <Delay = 4.00>
ST_152 : Operation 1459 [1/1] (0.00ns)   --->   "%arrayNo20 = zext i3 %tmp_327 to i64" [Group_5/sample.c:1865]   --->   Operation 1459 'zext' 'arrayNo20' <Predicate = (!exitcond_1_6)> <Delay = 0.00>
ST_152 : Operation 1460 [1/2] (1.75ns)   --->   "%A_load_19 = load float* %A_addr_19, align 4" [Group_5/sample.c:1865]   --->   Operation 1460 'load' 'A_load_19' <Predicate = (!exitcond_1_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_152 : Operation 1461 [1/2] (1.75ns)   --->   "%A1_load_19 = load float* %A1_addr_19, align 4" [Group_5/sample.c:1865]   --->   Operation 1461 'load' 'A1_load_19' <Predicate = (!exitcond_1_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_152 : Operation 1462 [1/2] (1.75ns)   --->   "%A2_load_19 = load float* %A2_addr_19, align 4" [Group_5/sample.c:1865]   --->   Operation 1462 'load' 'A2_load_19' <Predicate = (!exitcond_1_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_152 : Operation 1463 [1/2] (1.75ns)   --->   "%A3_load_19 = load float* %A3_addr_19, align 4" [Group_5/sample.c:1865]   --->   Operation 1463 'load' 'A3_load_19' <Predicate = (!exitcond_1_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_152 : Operation 1464 [1/2] (1.75ns)   --->   "%A4_load_19 = load float* %A4_addr_19, align 4" [Group_5/sample.c:1865]   --->   Operation 1464 'load' 'A4_load_19' <Predicate = (!exitcond_1_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_152 : Operation 1465 [1/2] (1.75ns)   --->   "%A5_load_19 = load float* %A5_addr_19, align 4" [Group_5/sample.c:1865]   --->   Operation 1465 'load' 'A5_load_19' <Predicate = (!exitcond_1_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_152 : Operation 1466 [1/2] (1.75ns)   --->   "%A6_load_19 = load float* %A6_addr_19, align 4" [Group_5/sample.c:1865]   --->   Operation 1466 'load' 'A6_load_19' <Predicate = (!exitcond_1_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_152 : Operation 1467 [1/2] (1.75ns)   --->   "%A7_load_19 = load float* %A7_addr_19, align 4" [Group_5/sample.c:1865]   --->   Operation 1467 'load' 'A7_load_19' <Predicate = (!exitcond_1_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_152 : Operation 1468 [1/1] (1.83ns)   --->   "%tmp_195 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_19, float %A1_load_19, float %A2_load_19, float %A3_load_19, float %A4_load_19, float %A5_load_19, float %A6_load_19, float %A7_load_19, i64 %arrayNo20)" [Group_5/sample.c:1865]   --->   Operation 1468 'mux' 'tmp_195' <Predicate = (!exitcond_1_6)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1469 [1/1] (0.00ns) (grouped into LUT with out node tmp_625_i10)   --->   "%tmp_623_i10 = select i1 %tmp_624_i10, float 0xBFD3EDED60000000, float 0xBFE455C440000000" [Group_5/sample.c:1865]   --->   Operation 1469 'select' 'tmp_623_i10' <Predicate = (!exitcond_1_6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_152 : Operation 1470 [1/1] (0.00ns) (grouped into LUT with out node tmp_625_i10)   --->   "%tmp_198 = or i1 %tmp_624_i10, %tmp_622_i10" [Group_5/sample.c:1865]   --->   Operation 1470 'or' 'tmp_198' <Predicate = (!exitcond_1_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1471 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_625_i10 = select i1 %tmp_198, float %tmp_623_i10, float %tmp_621_i10" [Group_5/sample.c:1865]   --->   Operation 1471 'select' 'tmp_625_i10' <Predicate = (!exitcond_1_6)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_152 : Operation 1472 [1/1] (0.00ns) (grouped into LUT with out node tmp_629_i10)   --->   "%tmp_627_i10 = select i1 %tmp_628_i10, float 0xBFD2F8EFE0000000, float 0x3FCDFB8E80000000" [Group_5/sample.c:1865]   --->   Operation 1472 'select' 'tmp_627_i10' <Predicate = (!exitcond_1_6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_152 : Operation 1473 [1/1] (0.00ns) (grouped into LUT with out node tmp_629_i10)   --->   "%tmp_199 = or i1 %tmp_628_i10, %tmp_626_i10" [Group_5/sample.c:1865]   --->   Operation 1473 'or' 'tmp_199' <Predicate = (!exitcond_1_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1474 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_629_i10 = select i1 %tmp_199, float %tmp_627_i10, float %tmp_625_i10" [Group_5/sample.c:1865]   --->   Operation 1474 'select' 'tmp_629_i10' <Predicate = (!exitcond_1_6)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_152 : Operation 1475 [1/1] (1.21ns)   --->   "%tmp_630_i10 = icmp eq i4 %tmp_113, -7" [Group_5/sample.c:1865]   --->   Operation 1475 'icmp' 'tmp_630_i10' <Predicate = (!exitcond_1_6)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1476 [1/1] (1.21ns)   --->   "%tmp_632_i10 = icmp eq i4 %tmp_113, -6" [Group_5/sample.c:1865]   --->   Operation 1476 'icmp' 'tmp_632_i10' <Predicate = (!exitcond_1_6)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1477 [1/1] (0.00ns) (grouped into LUT with out node tmp_633_i10)   --->   "%tmp_631_i10 = select i1 %tmp_632_i10, float 0x3FD20F95C0000000, float 0xBFDD914080000000" [Group_5/sample.c:1865]   --->   Operation 1477 'select' 'tmp_631_i10' <Predicate = (!exitcond_1_6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_152 : Operation 1478 [1/1] (0.00ns) (grouped into LUT with out node tmp_633_i10)   --->   "%tmp_200 = or i1 %tmp_632_i10, %tmp_630_i10" [Group_5/sample.c:1865]   --->   Operation 1478 'or' 'tmp_200' <Predicate = (!exitcond_1_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1479 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_633_i10 = select i1 %tmp_200, float %tmp_631_i10, float %tmp_629_i10" [Group_5/sample.c:1865]   --->   Operation 1479 'select' 'tmp_633_i10' <Predicate = (!exitcond_1_6)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_152 : Operation 1480 [1/1] (1.21ns)   --->   "%tmp_634_i10 = icmp eq i4 %tmp_113, -5" [Group_5/sample.c:1865]   --->   Operation 1480 'icmp' 'tmp_634_i10' <Predicate = (!exitcond_1_6)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1481 [1/1] (1.21ns)   --->   "%tmp_636_i10 = icmp eq i4 %tmp_113, -4" [Group_5/sample.c:1865]   --->   Operation 1481 'icmp' 'tmp_636_i10' <Predicate = (!exitcond_1_6)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1482 [1/1] (0.00ns) (grouped into LUT with out node tmp_637_i10)   --->   "%tmp_635_i10 = select i1 %tmp_636_i10, float 0x3FA2D46C60000000, float 0x3FC703A460000000" [Group_5/sample.c:1865]   --->   Operation 1482 'select' 'tmp_635_i10' <Predicate = (!exitcond_1_6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_152 : Operation 1483 [1/1] (0.00ns) (grouped into LUT with out node tmp_637_i10)   --->   "%tmp_201 = or i1 %tmp_636_i10, %tmp_634_i10" [Group_5/sample.c:1865]   --->   Operation 1483 'or' 'tmp_201' <Predicate = (!exitcond_1_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1484 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_637_i10 = select i1 %tmp_201, float %tmp_635_i10, float %tmp_633_i10" [Group_5/sample.c:1865]   --->   Operation 1484 'select' 'tmp_637_i10' <Predicate = (!exitcond_1_6)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_152 : Operation 1485 [1/1] (1.21ns)   --->   "%tmp_638_i10 = icmp eq i4 %tmp_113, -3" [Group_5/sample.c:1865]   --->   Operation 1485 'icmp' 'tmp_638_i10' <Predicate = (!exitcond_1_6)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1486 [1/1] (1.21ns)   --->   "%tmp_640_i10 = icmp eq i4 %tmp_113, -2" [Group_5/sample.c:1865]   --->   Operation 1486 'icmp' 'tmp_640_i10' <Predicate = (!exitcond_1_6)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1487 [1/1] (0.00ns) (grouped into LUT with out node merge_i10)   --->   "%tmp_639_i10 = select i1 %tmp_640_i10, float 0xBFAD0FAD80000000, float 0x3FDC5862A0000000" [Group_5/sample.c:1865]   --->   Operation 1487 'select' 'tmp_639_i10' <Predicate = (!exitcond_1_6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_152 : Operation 1488 [1/1] (0.00ns) (grouped into LUT with out node merge_i10)   --->   "%tmp_202 = or i1 %tmp_640_i10, %tmp_638_i10" [Group_5/sample.c:1865]   --->   Operation 1488 'or' 'tmp_202' <Predicate = (!exitcond_1_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1489 [1/1] (0.80ns) (out node of the LUT)   --->   "%merge_i10 = select i1 %tmp_202, float %tmp_639_i10, float %tmp_637_i10" [Group_5/sample.c:1865]   --->   Operation 1489 'select' 'merge_i10' <Predicate = (!exitcond_1_6)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 153 <SV = 20> <Delay = 3.65>
ST_153 : Operation 1490 [5/5] (3.65ns)   --->   "%tmp_36_1_6 = fmul float %tmp_195, %merge_i10" [Group_5/sample.c:1869]   --->   Operation 1490 'fmul' 'tmp_36_1_6' <Predicate = (!exitcond_1_6)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 21> <Delay = 3.65>
ST_154 : Operation 1491 [4/5] (3.65ns)   --->   "%tmp_36_1_6 = fmul float %tmp_195, %merge_i10" [Group_5/sample.c:1869]   --->   Operation 1491 'fmul' 'tmp_36_1_6' <Predicate = (!exitcond_1_6)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 22> <Delay = 3.65>
ST_155 : Operation 1492 [3/5] (3.65ns)   --->   "%tmp_36_1_6 = fmul float %tmp_195, %merge_i10" [Group_5/sample.c:1869]   --->   Operation 1492 'fmul' 'tmp_36_1_6' <Predicate = (!exitcond_1_6)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 23> <Delay = 3.65>
ST_156 : Operation 1493 [2/5] (3.65ns)   --->   "%tmp_36_1_6 = fmul float %tmp_195, %merge_i10" [Group_5/sample.c:1869]   --->   Operation 1493 'fmul' 'tmp_36_1_6' <Predicate = (!exitcond_1_6)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 24> <Delay = 3.65>
ST_157 : Operation 1494 [1/5] (3.65ns)   --->   "%tmp_36_1_6 = fmul float %tmp_195, %merge_i10" [Group_5/sample.c:1869]   --->   Operation 1494 'fmul' 'tmp_36_1_6' <Predicate = (!exitcond_1_6)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 25> <Delay = 3.29>
ST_158 : Operation 1495 [8/8] (3.29ns)   --->   "%sum_1_1_6 = fadd float %sum1_1_6, %tmp_36_1_6" [Group_5/sample.c:1869]   --->   Operation 1495 'fadd' 'sum_1_1_6' <Predicate = (!exitcond_1_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 26> <Delay = 3.29>
ST_159 : Operation 1496 [7/8] (3.29ns)   --->   "%sum_1_1_6 = fadd float %sum1_1_6, %tmp_36_1_6" [Group_5/sample.c:1869]   --->   Operation 1496 'fadd' 'sum_1_1_6' <Predicate = (!exitcond_1_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 27> <Delay = 3.29>
ST_160 : Operation 1497 [6/8] (3.29ns)   --->   "%sum_1_1_6 = fadd float %sum1_1_6, %tmp_36_1_6" [Group_5/sample.c:1869]   --->   Operation 1497 'fadd' 'sum_1_1_6' <Predicate = (!exitcond_1_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 28> <Delay = 3.29>
ST_161 : Operation 1498 [5/8] (3.29ns)   --->   "%sum_1_1_6 = fadd float %sum1_1_6, %tmp_36_1_6" [Group_5/sample.c:1869]   --->   Operation 1498 'fadd' 'sum_1_1_6' <Predicate = (!exitcond_1_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 29> <Delay = 3.29>
ST_162 : Operation 1499 [4/8] (3.29ns)   --->   "%sum_1_1_6 = fadd float %sum1_1_6, %tmp_36_1_6" [Group_5/sample.c:1869]   --->   Operation 1499 'fadd' 'sum_1_1_6' <Predicate = (!exitcond_1_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 30> <Delay = 3.29>
ST_163 : Operation 1500 [3/8] (3.29ns)   --->   "%sum_1_1_6 = fadd float %sum1_1_6, %tmp_36_1_6" [Group_5/sample.c:1869]   --->   Operation 1500 'fadd' 'sum_1_1_6' <Predicate = (!exitcond_1_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 31> <Delay = 3.29>
ST_164 : Operation 1501 [2/8] (3.29ns)   --->   "%sum_1_1_6 = fadd float %sum1_1_6, %tmp_36_1_6" [Group_5/sample.c:1869]   --->   Operation 1501 'fadd' 'sum_1_1_6' <Predicate = (!exitcond_1_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 32> <Delay = 3.29>
ST_165 : Operation 1502 [1/1] (0.00ns)   --->   "%tmp_109 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 1502 'specregionbegin' 'tmp_109' <Predicate = (!exitcond_1_6)> <Delay = 0.00>
ST_165 : Operation 1503 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 1503 'specpipeline' <Predicate = (!exitcond_1_6)> <Delay = 0.00>
ST_165 : Operation 1504 [1/8] (3.29ns)   --->   "%sum_1_1_6 = fadd float %sum1_1_6, %tmp_36_1_6" [Group_5/sample.c:1869]   --->   Operation 1504 'fadd' 'sum_1_1_6' <Predicate = (!exitcond_1_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1505 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_109)" [Group_5/sample.c:1870]   --->   Operation 1505 'specregionend' 'empty_66' <Predicate = (!exitcond_1_6)> <Delay = 0.00>
ST_165 : Operation 1506 [1/1] (0.00ns)   --->   "br label %.preheader17" [Group_5/sample.c:1865]   --->   Operation 1506 'br' <Predicate = (!exitcond_1_6)> <Delay = 0.00>

State 166 <SV = 19> <Delay = 1.75>
ST_166 : Operation 1507 [1/1] (1.75ns)   --->   "store float %sum1_1_6, float* %C_addr_3, align 4" [Group_5/sample.c:1871]   --->   Operation 1507 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_166 : Operation 1508 [1/1] (0.00ns)   --->   "%j_14_1_6 = or i4 %tmp_130, 7" [Group_5/sample.c:1860]   --->   Operation 1508 'or' 'j_14_1_6' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 1509 [1/1] (1.35ns)   --->   "br label %.preheader16" [Group_5/sample.c:1860]   --->   Operation 1509 'br' <Predicate = true> <Delay = 1.35>

State 167 <SV = 20> <Delay = 4.30>
ST_167 : Operation 1510 [1/1] (0.00ns)   --->   "%sum1_1_7 = phi float [ %sum_1_1_7, %30 ], [ 0xBFA3F6A9E0000000, %27 ]" [Group_5/sample.c:1869]   --->   Operation 1510 'phi' 'sum1_1_7' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 1511 [1/1] (0.00ns)   --->   "%k_1_7 = phi i5 [ %k_2_1_7, %30 ], [ 0, %27 ]" [Group_5/sample.c:1865]   --->   Operation 1511 'phi' 'k_1_7' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 1512 [1/1] (1.21ns)   --->   "%exitcond_1_7 = icmp eq i5 %k_1_7, -16" [Group_5/sample.c:1865]   --->   Operation 1512 'icmp' 'exitcond_1_7' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1513 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 1513 'speclooptripcount' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 1514 [1/1] (1.54ns)   --->   "%k_2_1_7 = add i5 %k_1_7, 1" [Group_5/sample.c:1865]   --->   Operation 1514 'add' 'k_2_1_7' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1515 [1/1] (0.00ns)   --->   "br i1 %exitcond_1_7, label %29, label %30" [Group_5/sample.c:1865]   --->   Operation 1515 'br' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 1516 [1/1] (0.00ns)   --->   "%tmp_335 = trunc i5 %k_1_7 to i4" [Group_5/sample.c:1865]   --->   Operation 1516 'trunc' 'tmp_335' <Predicate = (!exitcond_1_7)> <Delay = 0.00>
ST_167 : Operation 1517 [1/1] (0.00ns)   --->   "%tmp_337 = trunc i5 %k_1_7 to i3" [Group_5/sample.c:1865]   --->   Operation 1517 'trunc' 'tmp_337' <Predicate = (!exitcond_1_7)> <Delay = 0.00>
ST_167 : Operation 1518 [1/1] (0.79ns)   --->   "%sum5_1_7 = xor i5 %k_1_7, -16" [Group_5/sample.c:1865]   --->   Operation 1518 'xor' 'sum5_1_7' <Predicate = (!exitcond_1_7)> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1519 [1/1] (0.00ns)   --->   "%tmp_338 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %sum5_1_7, i32 3, i32 4)" [Group_5/sample.c:1865]   --->   Operation 1519 'partselect' 'tmp_338' <Predicate = (!exitcond_1_7)> <Delay = 0.00>
ST_167 : Operation 1520 [1/1] (0.00ns)   --->   "%newIndex52_cast = zext i2 %tmp_338 to i64" [Group_5/sample.c:1865]   --->   Operation 1520 'zext' 'newIndex52_cast' <Predicate = (!exitcond_1_7)> <Delay = 0.00>
ST_167 : Operation 1521 [1/1] (0.00ns)   --->   "%A_addr_22 = getelementptr [2 x float]* %A, i64 0, i64 %newIndex52_cast" [Group_5/sample.c:1865]   --->   Operation 1521 'getelementptr' 'A_addr_22' <Predicate = (!exitcond_1_7)> <Delay = 0.00>
ST_167 : Operation 1522 [2/2] (1.75ns)   --->   "%A_load_22 = load float* %A_addr_22, align 4" [Group_5/sample.c:1865]   --->   Operation 1522 'load' 'A_load_22' <Predicate = (!exitcond_1_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_167 : Operation 1523 [1/1] (0.00ns)   --->   "%A1_addr_22 = getelementptr [2 x float]* %A1, i64 0, i64 %newIndex52_cast" [Group_5/sample.c:1865]   --->   Operation 1523 'getelementptr' 'A1_addr_22' <Predicate = (!exitcond_1_7)> <Delay = 0.00>
ST_167 : Operation 1524 [2/2] (1.75ns)   --->   "%A1_load_22 = load float* %A1_addr_22, align 4" [Group_5/sample.c:1865]   --->   Operation 1524 'load' 'A1_load_22' <Predicate = (!exitcond_1_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_167 : Operation 1525 [1/1] (0.00ns)   --->   "%A2_addr_22 = getelementptr [2 x float]* %A2, i64 0, i64 %newIndex52_cast" [Group_5/sample.c:1865]   --->   Operation 1525 'getelementptr' 'A2_addr_22' <Predicate = (!exitcond_1_7)> <Delay = 0.00>
ST_167 : Operation 1526 [2/2] (1.75ns)   --->   "%A2_load_22 = load float* %A2_addr_22, align 4" [Group_5/sample.c:1865]   --->   Operation 1526 'load' 'A2_load_22' <Predicate = (!exitcond_1_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_167 : Operation 1527 [1/1] (0.00ns)   --->   "%A3_addr_22 = getelementptr [2 x float]* %A3, i64 0, i64 %newIndex52_cast" [Group_5/sample.c:1865]   --->   Operation 1527 'getelementptr' 'A3_addr_22' <Predicate = (!exitcond_1_7)> <Delay = 0.00>
ST_167 : Operation 1528 [2/2] (1.75ns)   --->   "%A3_load_22 = load float* %A3_addr_22, align 4" [Group_5/sample.c:1865]   --->   Operation 1528 'load' 'A3_load_22' <Predicate = (!exitcond_1_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_167 : Operation 1529 [1/1] (0.00ns)   --->   "%A4_addr_22 = getelementptr [2 x float]* %A4, i64 0, i64 %newIndex52_cast" [Group_5/sample.c:1865]   --->   Operation 1529 'getelementptr' 'A4_addr_22' <Predicate = (!exitcond_1_7)> <Delay = 0.00>
ST_167 : Operation 1530 [2/2] (1.75ns)   --->   "%A4_load_22 = load float* %A4_addr_22, align 4" [Group_5/sample.c:1865]   --->   Operation 1530 'load' 'A4_load_22' <Predicate = (!exitcond_1_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_167 : Operation 1531 [1/1] (0.00ns)   --->   "%A5_addr_22 = getelementptr [2 x float]* %A5, i64 0, i64 %newIndex52_cast" [Group_5/sample.c:1865]   --->   Operation 1531 'getelementptr' 'A5_addr_22' <Predicate = (!exitcond_1_7)> <Delay = 0.00>
ST_167 : Operation 1532 [2/2] (1.75ns)   --->   "%A5_load_22 = load float* %A5_addr_22, align 4" [Group_5/sample.c:1865]   --->   Operation 1532 'load' 'A5_load_22' <Predicate = (!exitcond_1_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_167 : Operation 1533 [1/1] (0.00ns)   --->   "%A6_addr_22 = getelementptr [2 x float]* %A6, i64 0, i64 %newIndex52_cast" [Group_5/sample.c:1865]   --->   Operation 1533 'getelementptr' 'A6_addr_22' <Predicate = (!exitcond_1_7)> <Delay = 0.00>
ST_167 : Operation 1534 [2/2] (1.75ns)   --->   "%A6_load_22 = load float* %A6_addr_22, align 4" [Group_5/sample.c:1865]   --->   Operation 1534 'load' 'A6_load_22' <Predicate = (!exitcond_1_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_167 : Operation 1535 [1/1] (0.00ns)   --->   "%A7_addr_22 = getelementptr [2 x float]* %A7, i64 0, i64 %newIndex52_cast" [Group_5/sample.c:1865]   --->   Operation 1535 'getelementptr' 'A7_addr_22' <Predicate = (!exitcond_1_7)> <Delay = 0.00>
ST_167 : Operation 1536 [2/2] (1.75ns)   --->   "%A7_load_22 = load float* %A7_addr_22, align 4" [Group_5/sample.c:1865]   --->   Operation 1536 'load' 'A7_load_22' <Predicate = (!exitcond_1_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_167 : Operation 1537 [1/1] (1.49ns)   --->   "%sum8_1_7 = add i4 %tmp_335, %j_14_1_6" [Group_5/sample.c:1865]   --->   Operation 1537 'add' 'sum8_1_7' <Predicate = (!exitcond_1_7)> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1538 [1/1] (1.34ns)   --->   "%arrayNo_trunc7 = add i3 -1, %tmp_337" [Group_5/sample.c:1865]   --->   Operation 1538 'add' 'arrayNo_trunc7' <Predicate = (!exitcond_1_7)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1539 [1/1] (0.00ns)   --->   "%tmp_339 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %sum8_1_7, i32 3)" [Group_5/sample.c:1865]   --->   Operation 1539 'bitselect' 'tmp_339' <Predicate = (!exitcond_1_7)> <Delay = 0.00>
ST_167 : Operation 1540 [1/1] (0.00ns)   --->   "%tmp_131 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %arrayNo_trunc7, i1 %tmp_339)" [Group_5/sample.c:1865]   --->   Operation 1540 'bitconcatenate' 'tmp_131' <Predicate = (!exitcond_1_7)> <Delay = 0.00>
ST_167 : Operation 1541 [1/1] (1.21ns)   --->   "%tmp_i12 = icmp eq i4 %tmp_131, 0" [Group_5/sample.c:1865]   --->   Operation 1541 'icmp' 'tmp_i12' <Predicate = (!exitcond_1_7)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1542 [1/1] (0.00ns) (grouped into LUT with out node tmp_617_i12)   --->   "%tmp_i12_68 = select i1 %tmp_i12, float 0x3F93ED63C0000000, float 0x3FE29BDA40000000" [Group_5/sample.c:1865]   --->   Operation 1542 'select' 'tmp_i12_68' <Predicate = (!exitcond_1_7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_167 : Operation 1543 [1/1] (1.21ns)   --->   "%tmp_614_i12 = icmp eq i4 %tmp_131, 1" [Group_5/sample.c:1865]   --->   Operation 1543 'icmp' 'tmp_614_i12' <Predicate = (!exitcond_1_7)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1544 [1/1] (1.21ns)   --->   "%tmp_616_i12 = icmp eq i4 %tmp_131, 2" [Group_5/sample.c:1865]   --->   Operation 1544 'icmp' 'tmp_616_i12' <Predicate = (!exitcond_1_7)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1545 [1/1] (0.00ns) (grouped into LUT with out node tmp_617_i12)   --->   "%tmp_615_i12 = select i1 %tmp_616_i12, float 0x3FE2372C60000000, float 0x3FE09868E0000000" [Group_5/sample.c:1865]   --->   Operation 1545 'select' 'tmp_615_i12' <Predicate = (!exitcond_1_7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_167 : Operation 1546 [1/1] (0.00ns) (grouped into LUT with out node tmp_617_i12)   --->   "%tmp_212 = or i1 %tmp_616_i12, %tmp_614_i12" [Group_5/sample.c:1865]   --->   Operation 1546 'or' 'tmp_212' <Predicate = (!exitcond_1_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1547 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_617_i12 = select i1 %tmp_212, float %tmp_615_i12, float %tmp_i12_68" [Group_5/sample.c:1865]   --->   Operation 1547 'select' 'tmp_617_i12' <Predicate = (!exitcond_1_7)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_167 : Operation 1548 [1/1] (1.21ns)   --->   "%tmp_618_i12 = icmp eq i4 %tmp_131, 3" [Group_5/sample.c:1865]   --->   Operation 1548 'icmp' 'tmp_618_i12' <Predicate = (!exitcond_1_7)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1549 [1/1] (1.21ns)   --->   "%tmp_620_i12 = icmp eq i4 %tmp_131, 4" [Group_5/sample.c:1865]   --->   Operation 1549 'icmp' 'tmp_620_i12' <Predicate = (!exitcond_1_7)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1550 [1/1] (0.00ns) (grouped into LUT with out node tmp_621_i12)   --->   "%tmp_619_i12 = select i1 %tmp_620_i12, float 0x3FE06178C0000000, float 0x3FB370E260000000" [Group_5/sample.c:1865]   --->   Operation 1550 'select' 'tmp_619_i12' <Predicate = (!exitcond_1_7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_167 : Operation 1551 [1/1] (0.00ns) (grouped into LUT with out node tmp_621_i12)   --->   "%tmp_213 = or i1 %tmp_620_i12, %tmp_618_i12" [Group_5/sample.c:1865]   --->   Operation 1551 'or' 'tmp_213' <Predicate = (!exitcond_1_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1552 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_621_i12 = select i1 %tmp_213, float %tmp_619_i12, float %tmp_617_i12" [Group_5/sample.c:1865]   --->   Operation 1552 'select' 'tmp_621_i12' <Predicate = (!exitcond_1_7)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_167 : Operation 1553 [1/1] (1.21ns)   --->   "%tmp_622_i12 = icmp eq i4 %tmp_131, 5" [Group_5/sample.c:1865]   --->   Operation 1553 'icmp' 'tmp_622_i12' <Predicate = (!exitcond_1_7)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1554 [1/1] (1.21ns)   --->   "%tmp_624_i12 = icmp eq i4 %tmp_131, 6" [Group_5/sample.c:1865]   --->   Operation 1554 'icmp' 'tmp_624_i12' <Predicate = (!exitcond_1_7)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1555 [1/1] (1.21ns)   --->   "%tmp_626_i12 = icmp eq i4 %tmp_131, 7" [Group_5/sample.c:1865]   --->   Operation 1555 'icmp' 'tmp_626_i12' <Predicate = (!exitcond_1_7)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1556 [1/1] (1.21ns)   --->   "%tmp_628_i12 = icmp eq i4 %tmp_131, -8" [Group_5/sample.c:1865]   --->   Operation 1556 'icmp' 'tmp_628_i12' <Predicate = (!exitcond_1_7)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 21> <Delay = 4.00>
ST_168 : Operation 1557 [1/1] (0.00ns)   --->   "%arrayNo24 = zext i3 %tmp_337 to i64" [Group_5/sample.c:1865]   --->   Operation 1557 'zext' 'arrayNo24' <Predicate = (!exitcond_1_7)> <Delay = 0.00>
ST_168 : Operation 1558 [1/2] (1.75ns)   --->   "%A_load_22 = load float* %A_addr_22, align 4" [Group_5/sample.c:1865]   --->   Operation 1558 'load' 'A_load_22' <Predicate = (!exitcond_1_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_168 : Operation 1559 [1/2] (1.75ns)   --->   "%A1_load_22 = load float* %A1_addr_22, align 4" [Group_5/sample.c:1865]   --->   Operation 1559 'load' 'A1_load_22' <Predicate = (!exitcond_1_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_168 : Operation 1560 [1/2] (1.75ns)   --->   "%A2_load_22 = load float* %A2_addr_22, align 4" [Group_5/sample.c:1865]   --->   Operation 1560 'load' 'A2_load_22' <Predicate = (!exitcond_1_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_168 : Operation 1561 [1/2] (1.75ns)   --->   "%A3_load_22 = load float* %A3_addr_22, align 4" [Group_5/sample.c:1865]   --->   Operation 1561 'load' 'A3_load_22' <Predicate = (!exitcond_1_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_168 : Operation 1562 [1/2] (1.75ns)   --->   "%A4_load_22 = load float* %A4_addr_22, align 4" [Group_5/sample.c:1865]   --->   Operation 1562 'load' 'A4_load_22' <Predicate = (!exitcond_1_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_168 : Operation 1563 [1/2] (1.75ns)   --->   "%A5_load_22 = load float* %A5_addr_22, align 4" [Group_5/sample.c:1865]   --->   Operation 1563 'load' 'A5_load_22' <Predicate = (!exitcond_1_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_168 : Operation 1564 [1/2] (1.75ns)   --->   "%A6_load_22 = load float* %A6_addr_22, align 4" [Group_5/sample.c:1865]   --->   Operation 1564 'load' 'A6_load_22' <Predicate = (!exitcond_1_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_168 : Operation 1565 [1/2] (1.75ns)   --->   "%A7_load_22 = load float* %A7_addr_22, align 4" [Group_5/sample.c:1865]   --->   Operation 1565 'load' 'A7_load_22' <Predicate = (!exitcond_1_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_168 : Operation 1566 [1/1] (1.83ns)   --->   "%tmp_211 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_22, float %A1_load_22, float %A2_load_22, float %A3_load_22, float %A4_load_22, float %A5_load_22, float %A6_load_22, float %A7_load_22, i64 %arrayNo24)" [Group_5/sample.c:1865]   --->   Operation 1566 'mux' 'tmp_211' <Predicate = (!exitcond_1_7)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1567 [1/1] (0.00ns) (grouped into LUT with out node tmp_625_i12)   --->   "%tmp_623_i12 = select i1 %tmp_624_i12, float 0xBFD3EDED60000000, float 0xBFE455C440000000" [Group_5/sample.c:1865]   --->   Operation 1567 'select' 'tmp_623_i12' <Predicate = (!exitcond_1_7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_168 : Operation 1568 [1/1] (0.00ns) (grouped into LUT with out node tmp_625_i12)   --->   "%tmp_214 = or i1 %tmp_624_i12, %tmp_622_i12" [Group_5/sample.c:1865]   --->   Operation 1568 'or' 'tmp_214' <Predicate = (!exitcond_1_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1569 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_625_i12 = select i1 %tmp_214, float %tmp_623_i12, float %tmp_621_i12" [Group_5/sample.c:1865]   --->   Operation 1569 'select' 'tmp_625_i12' <Predicate = (!exitcond_1_7)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_168 : Operation 1570 [1/1] (0.00ns) (grouped into LUT with out node tmp_629_i12)   --->   "%tmp_627_i12 = select i1 %tmp_628_i12, float 0xBFD2F8EFE0000000, float 0x3FCDFB8E80000000" [Group_5/sample.c:1865]   --->   Operation 1570 'select' 'tmp_627_i12' <Predicate = (!exitcond_1_7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_168 : Operation 1571 [1/1] (0.00ns) (grouped into LUT with out node tmp_629_i12)   --->   "%tmp_215 = or i1 %tmp_628_i12, %tmp_626_i12" [Group_5/sample.c:1865]   --->   Operation 1571 'or' 'tmp_215' <Predicate = (!exitcond_1_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1572 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_629_i12 = select i1 %tmp_215, float %tmp_627_i12, float %tmp_625_i12" [Group_5/sample.c:1865]   --->   Operation 1572 'select' 'tmp_629_i12' <Predicate = (!exitcond_1_7)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_168 : Operation 1573 [1/1] (1.21ns)   --->   "%tmp_630_i12 = icmp eq i4 %tmp_131, -7" [Group_5/sample.c:1865]   --->   Operation 1573 'icmp' 'tmp_630_i12' <Predicate = (!exitcond_1_7)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1574 [1/1] (1.21ns)   --->   "%tmp_632_i12 = icmp eq i4 %tmp_131, -6" [Group_5/sample.c:1865]   --->   Operation 1574 'icmp' 'tmp_632_i12' <Predicate = (!exitcond_1_7)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1575 [1/1] (0.00ns) (grouped into LUT with out node tmp_633_i12)   --->   "%tmp_631_i12 = select i1 %tmp_632_i12, float 0x3FD20F95C0000000, float 0xBFDD914080000000" [Group_5/sample.c:1865]   --->   Operation 1575 'select' 'tmp_631_i12' <Predicate = (!exitcond_1_7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_168 : Operation 1576 [1/1] (0.00ns) (grouped into LUT with out node tmp_633_i12)   --->   "%tmp_216 = or i1 %tmp_632_i12, %tmp_630_i12" [Group_5/sample.c:1865]   --->   Operation 1576 'or' 'tmp_216' <Predicate = (!exitcond_1_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1577 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_633_i12 = select i1 %tmp_216, float %tmp_631_i12, float %tmp_629_i12" [Group_5/sample.c:1865]   --->   Operation 1577 'select' 'tmp_633_i12' <Predicate = (!exitcond_1_7)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_168 : Operation 1578 [1/1] (1.21ns)   --->   "%tmp_634_i12 = icmp eq i4 %tmp_131, -5" [Group_5/sample.c:1865]   --->   Operation 1578 'icmp' 'tmp_634_i12' <Predicate = (!exitcond_1_7)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1579 [1/1] (1.21ns)   --->   "%tmp_636_i12 = icmp eq i4 %tmp_131, -4" [Group_5/sample.c:1865]   --->   Operation 1579 'icmp' 'tmp_636_i12' <Predicate = (!exitcond_1_7)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1580 [1/1] (0.00ns) (grouped into LUT with out node tmp_637_i12)   --->   "%tmp_635_i12 = select i1 %tmp_636_i12, float 0x3FA2D46C60000000, float 0x3FC703A460000000" [Group_5/sample.c:1865]   --->   Operation 1580 'select' 'tmp_635_i12' <Predicate = (!exitcond_1_7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_168 : Operation 1581 [1/1] (0.00ns) (grouped into LUT with out node tmp_637_i12)   --->   "%tmp_217 = or i1 %tmp_636_i12, %tmp_634_i12" [Group_5/sample.c:1865]   --->   Operation 1581 'or' 'tmp_217' <Predicate = (!exitcond_1_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1582 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_637_i12 = select i1 %tmp_217, float %tmp_635_i12, float %tmp_633_i12" [Group_5/sample.c:1865]   --->   Operation 1582 'select' 'tmp_637_i12' <Predicate = (!exitcond_1_7)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_168 : Operation 1583 [1/1] (1.21ns)   --->   "%tmp_638_i12 = icmp eq i4 %tmp_131, -3" [Group_5/sample.c:1865]   --->   Operation 1583 'icmp' 'tmp_638_i12' <Predicate = (!exitcond_1_7)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1584 [1/1] (1.21ns)   --->   "%tmp_640_i12 = icmp eq i4 %tmp_131, -2" [Group_5/sample.c:1865]   --->   Operation 1584 'icmp' 'tmp_640_i12' <Predicate = (!exitcond_1_7)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1585 [1/1] (0.00ns) (grouped into LUT with out node merge_i12)   --->   "%tmp_639_i12 = select i1 %tmp_640_i12, float 0xBFAD0FAD80000000, float 0x3FDC5862A0000000" [Group_5/sample.c:1865]   --->   Operation 1585 'select' 'tmp_639_i12' <Predicate = (!exitcond_1_7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_168 : Operation 1586 [1/1] (0.00ns) (grouped into LUT with out node merge_i12)   --->   "%tmp_218 = or i1 %tmp_640_i12, %tmp_638_i12" [Group_5/sample.c:1865]   --->   Operation 1586 'or' 'tmp_218' <Predicate = (!exitcond_1_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1587 [1/1] (0.80ns) (out node of the LUT)   --->   "%merge_i12 = select i1 %tmp_218, float %tmp_639_i12, float %tmp_637_i12" [Group_5/sample.c:1865]   --->   Operation 1587 'select' 'merge_i12' <Predicate = (!exitcond_1_7)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 169 <SV = 22> <Delay = 3.65>
ST_169 : Operation 1588 [5/5] (3.65ns)   --->   "%tmp_36_1_7 = fmul float %tmp_211, %merge_i12" [Group_5/sample.c:1869]   --->   Operation 1588 'fmul' 'tmp_36_1_7' <Predicate = (!exitcond_1_7)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 23> <Delay = 3.65>
ST_170 : Operation 1589 [4/5] (3.65ns)   --->   "%tmp_36_1_7 = fmul float %tmp_211, %merge_i12" [Group_5/sample.c:1869]   --->   Operation 1589 'fmul' 'tmp_36_1_7' <Predicate = (!exitcond_1_7)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 24> <Delay = 3.65>
ST_171 : Operation 1590 [3/5] (3.65ns)   --->   "%tmp_36_1_7 = fmul float %tmp_211, %merge_i12" [Group_5/sample.c:1869]   --->   Operation 1590 'fmul' 'tmp_36_1_7' <Predicate = (!exitcond_1_7)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 25> <Delay = 3.65>
ST_172 : Operation 1591 [2/5] (3.65ns)   --->   "%tmp_36_1_7 = fmul float %tmp_211, %merge_i12" [Group_5/sample.c:1869]   --->   Operation 1591 'fmul' 'tmp_36_1_7' <Predicate = (!exitcond_1_7)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 26> <Delay = 3.65>
ST_173 : Operation 1592 [1/5] (3.65ns)   --->   "%tmp_36_1_7 = fmul float %tmp_211, %merge_i12" [Group_5/sample.c:1869]   --->   Operation 1592 'fmul' 'tmp_36_1_7' <Predicate = (!exitcond_1_7)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 27> <Delay = 3.29>
ST_174 : Operation 1593 [8/8] (3.29ns)   --->   "%sum_1_1_7 = fadd float %sum1_1_7, %tmp_36_1_7" [Group_5/sample.c:1869]   --->   Operation 1593 'fadd' 'sum_1_1_7' <Predicate = (!exitcond_1_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 28> <Delay = 3.29>
ST_175 : Operation 1594 [7/8] (3.29ns)   --->   "%sum_1_1_7 = fadd float %sum1_1_7, %tmp_36_1_7" [Group_5/sample.c:1869]   --->   Operation 1594 'fadd' 'sum_1_1_7' <Predicate = (!exitcond_1_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 29> <Delay = 3.29>
ST_176 : Operation 1595 [6/8] (3.29ns)   --->   "%sum_1_1_7 = fadd float %sum1_1_7, %tmp_36_1_7" [Group_5/sample.c:1869]   --->   Operation 1595 'fadd' 'sum_1_1_7' <Predicate = (!exitcond_1_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 30> <Delay = 3.29>
ST_177 : Operation 1596 [5/8] (3.29ns)   --->   "%sum_1_1_7 = fadd float %sum1_1_7, %tmp_36_1_7" [Group_5/sample.c:1869]   --->   Operation 1596 'fadd' 'sum_1_1_7' <Predicate = (!exitcond_1_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 31> <Delay = 3.29>
ST_178 : Operation 1597 [4/8] (3.29ns)   --->   "%sum_1_1_7 = fadd float %sum1_1_7, %tmp_36_1_7" [Group_5/sample.c:1869]   --->   Operation 1597 'fadd' 'sum_1_1_7' <Predicate = (!exitcond_1_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 32> <Delay = 3.29>
ST_179 : Operation 1598 [3/8] (3.29ns)   --->   "%sum_1_1_7 = fadd float %sum1_1_7, %tmp_36_1_7" [Group_5/sample.c:1869]   --->   Operation 1598 'fadd' 'sum_1_1_7' <Predicate = (!exitcond_1_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 33> <Delay = 3.29>
ST_180 : Operation 1599 [2/8] (3.29ns)   --->   "%sum_1_1_7 = fadd float %sum1_1_7, %tmp_36_1_7" [Group_5/sample.c:1869]   --->   Operation 1599 'fadd' 'sum_1_1_7' <Predicate = (!exitcond_1_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 34> <Delay = 3.29>
ST_181 : Operation 1600 [1/1] (0.00ns)   --->   "%tmp_127 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 1600 'specregionbegin' 'tmp_127' <Predicate = (!exitcond_1_7)> <Delay = 0.00>
ST_181 : Operation 1601 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 1601 'specpipeline' <Predicate = (!exitcond_1_7)> <Delay = 0.00>
ST_181 : Operation 1602 [1/8] (3.29ns)   --->   "%sum_1_1_7 = fadd float %sum1_1_7, %tmp_36_1_7" [Group_5/sample.c:1869]   --->   Operation 1602 'fadd' 'sum_1_1_7' <Predicate = (!exitcond_1_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 1603 [1/1] (0.00ns)   --->   "%empty_69 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_127)" [Group_5/sample.c:1870]   --->   Operation 1603 'specregionend' 'empty_69' <Predicate = (!exitcond_1_7)> <Delay = 0.00>
ST_181 : Operation 1604 [1/1] (0.00ns)   --->   "br label %.preheader16" [Group_5/sample.c:1865]   --->   Operation 1604 'br' <Predicate = (!exitcond_1_7)> <Delay = 0.00>

State 182 <SV = 21> <Delay = 2.99>
ST_182 : Operation 1605 [1/1] (1.75ns)   --->   "store float %sum1_1_7, float* %C_addr, align 4" [Group_5/sample.c:1871]   --->   Operation 1605 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_182 : Operation 1606 [1/1] (2.99ns)   --->   "%j_14_1_7 = add i64 %j_1, 8" [Group_5/sample.c:1860]   --->   Operation 1606 'add' 'j_14_1_7' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 1607 [1/1] (0.00ns)   --->   "br label %.preheader34" [Group_5/sample.c:1860]   --->   Operation 1607 'br' <Predicate = true> <Delay = 0.00>

State 183 <SV = 8> <Delay = 2.34>
ST_183 : Operation 1608 [1/1] (0.00ns)   --->   "%j_2 = phi i64 [ %j_14_2_7, %44 ], [ 0, %.preheader33.preheader ]" [Group_5/sample.c:1860]   --->   Operation 1608 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 1609 [1/1] (2.34ns)   --->   "%exitcond1_2 = icmp eq i64 %j_2, 1" [Group_5/sample.c:1860]   --->   Operation 1609 'icmp' 'exitcond1_2' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 1610 [1/1] (0.00ns)   --->   "br i1 %exitcond1_2, label %46, label %.preheader15.preheader" [Group_5/sample.c:1860]   --->   Operation 1610 'br' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 1611 [1/1] (0.00ns)   --->   "%tmp_291 = trunc i64 %j_2 to i4" [Group_5/sample.c:1860]   --->   Operation 1611 'trunc' 'tmp_291' <Predicate = (!exitcond1_2)> <Delay = 0.00>
ST_183 : Operation 1612 [1/1] (1.35ns)   --->   "br label %.preheader15" [Group_5/sample.c:1865]   --->   Operation 1612 'br' <Predicate = (!exitcond1_2)> <Delay = 1.35>

State 184 <SV = 9> <Delay = 4.30>
ST_184 : Operation 1613 [1/1] (0.00ns)   --->   "%sum1_2 = phi float [ %sum_1_2, %33 ], [ 0xBFA3F6A9E0000000, %.preheader15.preheader ]" [Group_5/sample.c:1869]   --->   Operation 1613 'phi' 'sum1_2' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 1614 [1/1] (0.00ns)   --->   "%k_s = phi i5 [ %k_2_2, %33 ], [ 0, %.preheader15.preheader ]" [Group_5/sample.c:1865]   --->   Operation 1614 'phi' 'k_s' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 1615 [1/1] (1.21ns)   --->   "%exitcond_2 = icmp eq i5 %k_s, -16" [Group_5/sample.c:1865]   --->   Operation 1615 'icmp' 'exitcond_2' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 1616 [1/1] (0.00ns)   --->   "%empty_70 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 1616 'speclooptripcount' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 1617 [1/1] (1.54ns)   --->   "%k_2_2 = add i5 %k_s, 1" [Group_5/sample.c:1865]   --->   Operation 1617 'add' 'k_2_2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 1618 [1/1] (0.00ns)   --->   "br i1 %exitcond_2, label %32, label %33" [Group_5/sample.c:1865]   --->   Operation 1618 'br' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 1619 [1/1] (0.00ns)   --->   "%tmp_298 = trunc i5 %k_s to i4" [Group_5/sample.c:1865]   --->   Operation 1619 'trunc' 'tmp_298' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_184 : Operation 1620 [1/1] (0.00ns)   --->   "%tmp_299 = trunc i5 %k_s to i3" [Group_5/sample.c:1865]   --->   Operation 1620 'trunc' 'tmp_299' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_184 : Operation 1621 [1/1] (0.00ns)   --->   "%tmp_19 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %k_s, i32 3, i32 4)" [Group_5/sample.c:1865]   --->   Operation 1621 'partselect' 'tmp_19' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_184 : Operation 1622 [1/1] (0.00ns)   --->   "%newIndex4 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 1, i2 %tmp_19)" [Group_5/sample.c:1865]   --->   Operation 1622 'bitconcatenate' 'newIndex4' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_184 : Operation 1623 [1/1] (0.00ns)   --->   "%newIndex23_cast = zext i6 %newIndex4 to i64" [Group_5/sample.c:1865]   --->   Operation 1623 'zext' 'newIndex23_cast' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_184 : Operation 1624 [1/1] (0.00ns)   --->   "%A_addr_9 = getelementptr [2 x float]* %A, i64 0, i64 %newIndex23_cast" [Group_5/sample.c:1865]   --->   Operation 1624 'getelementptr' 'A_addr_9' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_184 : Operation 1625 [2/2] (1.75ns)   --->   "%A_load_9 = load float* %A_addr_9, align 4" [Group_5/sample.c:1865]   --->   Operation 1625 'load' 'A_load_9' <Predicate = (!exitcond_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_184 : Operation 1626 [1/1] (0.00ns)   --->   "%A1_addr_9 = getelementptr [2 x float]* %A1, i64 0, i64 %newIndex23_cast" [Group_5/sample.c:1865]   --->   Operation 1626 'getelementptr' 'A1_addr_9' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_184 : Operation 1627 [2/2] (1.75ns)   --->   "%A1_load_9 = load float* %A1_addr_9, align 4" [Group_5/sample.c:1865]   --->   Operation 1627 'load' 'A1_load_9' <Predicate = (!exitcond_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_184 : Operation 1628 [1/1] (0.00ns)   --->   "%A2_addr_9 = getelementptr [2 x float]* %A2, i64 0, i64 %newIndex23_cast" [Group_5/sample.c:1865]   --->   Operation 1628 'getelementptr' 'A2_addr_9' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_184 : Operation 1629 [2/2] (1.75ns)   --->   "%A2_load_9 = load float* %A2_addr_9, align 4" [Group_5/sample.c:1865]   --->   Operation 1629 'load' 'A2_load_9' <Predicate = (!exitcond_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_184 : Operation 1630 [1/1] (0.00ns)   --->   "%A3_addr_9 = getelementptr [2 x float]* %A3, i64 0, i64 %newIndex23_cast" [Group_5/sample.c:1865]   --->   Operation 1630 'getelementptr' 'A3_addr_9' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_184 : Operation 1631 [2/2] (1.75ns)   --->   "%A3_load_9 = load float* %A3_addr_9, align 4" [Group_5/sample.c:1865]   --->   Operation 1631 'load' 'A3_load_9' <Predicate = (!exitcond_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_184 : Operation 1632 [1/1] (0.00ns)   --->   "%A4_addr_9 = getelementptr [2 x float]* %A4, i64 0, i64 %newIndex23_cast" [Group_5/sample.c:1865]   --->   Operation 1632 'getelementptr' 'A4_addr_9' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_184 : Operation 1633 [2/2] (1.75ns)   --->   "%A4_load_9 = load float* %A4_addr_9, align 4" [Group_5/sample.c:1865]   --->   Operation 1633 'load' 'A4_load_9' <Predicate = (!exitcond_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_184 : Operation 1634 [1/1] (0.00ns)   --->   "%A5_addr_9 = getelementptr [2 x float]* %A5, i64 0, i64 %newIndex23_cast" [Group_5/sample.c:1865]   --->   Operation 1634 'getelementptr' 'A5_addr_9' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_184 : Operation 1635 [2/2] (1.75ns)   --->   "%A5_load_9 = load float* %A5_addr_9, align 4" [Group_5/sample.c:1865]   --->   Operation 1635 'load' 'A5_load_9' <Predicate = (!exitcond_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_184 : Operation 1636 [1/1] (0.00ns)   --->   "%A6_addr_9 = getelementptr [2 x float]* %A6, i64 0, i64 %newIndex23_cast" [Group_5/sample.c:1865]   --->   Operation 1636 'getelementptr' 'A6_addr_9' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_184 : Operation 1637 [2/2] (1.75ns)   --->   "%A6_load_9 = load float* %A6_addr_9, align 4" [Group_5/sample.c:1865]   --->   Operation 1637 'load' 'A6_load_9' <Predicate = (!exitcond_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_184 : Operation 1638 [1/1] (0.00ns)   --->   "%A7_addr_9 = getelementptr [2 x float]* %A7, i64 0, i64 %newIndex23_cast" [Group_5/sample.c:1865]   --->   Operation 1638 'getelementptr' 'A7_addr_9' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_184 : Operation 1639 [2/2] (1.75ns)   --->   "%A7_load_9 = load float* %A7_addr_9, align 4" [Group_5/sample.c:1865]   --->   Operation 1639 'load' 'A7_load_9' <Predicate = (!exitcond_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_184 : Operation 1640 [1/1] (1.49ns)   --->   "%sum8_2 = add i4 %tmp_291, %tmp_298" [Group_5/sample.c:1860]   --->   Operation 1640 'add' 'sum8_2' <Predicate = (!exitcond_2)> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 1641 [1/1] (0.00ns)   --->   "%tmp_300 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %sum8_2, i32 3)" [Group_5/sample.c:1860]   --->   Operation 1641 'bitselect' 'tmp_300' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_184 : Operation 1642 [1/1] (0.00ns)   --->   "%tmp_60 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %tmp_299, i1 %tmp_300)" [Group_5/sample.c:1865]   --->   Operation 1642 'bitconcatenate' 'tmp_60' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_184 : Operation 1643 [1/1] (1.21ns)   --->   "%tmp_i9 = icmp eq i4 %tmp_60, 0" [Group_5/sample.c:1865]   --->   Operation 1643 'icmp' 'tmp_i9' <Predicate = (!exitcond_2)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 1644 [1/1] (0.00ns) (grouped into LUT with out node tmp_617_i9)   --->   "%tmp_i9_71 = select i1 %tmp_i9, float 0x3F93ED63C0000000, float 0x3FE29BDA40000000" [Group_5/sample.c:1865]   --->   Operation 1644 'select' 'tmp_i9_71' <Predicate = (!exitcond_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_184 : Operation 1645 [1/1] (1.21ns)   --->   "%tmp_614_i9 = icmp eq i4 %tmp_60, 1" [Group_5/sample.c:1865]   --->   Operation 1645 'icmp' 'tmp_614_i9' <Predicate = (!exitcond_2)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 1646 [1/1] (1.21ns)   --->   "%tmp_616_i9 = icmp eq i4 %tmp_60, 2" [Group_5/sample.c:1865]   --->   Operation 1646 'icmp' 'tmp_616_i9' <Predicate = (!exitcond_2)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 1647 [1/1] (0.00ns) (grouped into LUT with out node tmp_617_i9)   --->   "%tmp_615_i9 = select i1 %tmp_616_i9, float 0x3FE2372C60000000, float 0x3FE09868E0000000" [Group_5/sample.c:1865]   --->   Operation 1647 'select' 'tmp_615_i9' <Predicate = (!exitcond_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_184 : Operation 1648 [1/1] (0.00ns) (grouped into LUT with out node tmp_617_i9)   --->   "%tmp_110 = or i1 %tmp_616_i9, %tmp_614_i9" [Group_5/sample.c:1865]   --->   Operation 1648 'or' 'tmp_110' <Predicate = (!exitcond_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 1649 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_617_i9 = select i1 %tmp_110, float %tmp_615_i9, float %tmp_i9_71" [Group_5/sample.c:1865]   --->   Operation 1649 'select' 'tmp_617_i9' <Predicate = (!exitcond_2)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_184 : Operation 1650 [1/1] (1.21ns)   --->   "%tmp_618_i9 = icmp eq i4 %tmp_60, 3" [Group_5/sample.c:1865]   --->   Operation 1650 'icmp' 'tmp_618_i9' <Predicate = (!exitcond_2)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 1651 [1/1] (1.21ns)   --->   "%tmp_620_i9 = icmp eq i4 %tmp_60, 4" [Group_5/sample.c:1865]   --->   Operation 1651 'icmp' 'tmp_620_i9' <Predicate = (!exitcond_2)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 1652 [1/1] (0.00ns) (grouped into LUT with out node tmp_621_i9)   --->   "%tmp_619_i8 = select i1 %tmp_620_i9, float 0x3FE06178C0000000, float 0x3FB370E260000000" [Group_5/sample.c:1865]   --->   Operation 1652 'select' 'tmp_619_i8' <Predicate = (!exitcond_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_184 : Operation 1653 [1/1] (0.00ns) (grouped into LUT with out node tmp_621_i9)   --->   "%tmp_111 = or i1 %tmp_620_i9, %tmp_618_i9" [Group_5/sample.c:1865]   --->   Operation 1653 'or' 'tmp_111' <Predicate = (!exitcond_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 1654 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_621_i9 = select i1 %tmp_111, float %tmp_619_i8, float %tmp_617_i9" [Group_5/sample.c:1865]   --->   Operation 1654 'select' 'tmp_621_i9' <Predicate = (!exitcond_2)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_184 : Operation 1655 [1/1] (1.21ns)   --->   "%tmp_622_i9 = icmp eq i4 %tmp_60, 5" [Group_5/sample.c:1865]   --->   Operation 1655 'icmp' 'tmp_622_i9' <Predicate = (!exitcond_2)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 1656 [1/1] (1.21ns)   --->   "%tmp_624_i9 = icmp eq i4 %tmp_60, 6" [Group_5/sample.c:1865]   --->   Operation 1656 'icmp' 'tmp_624_i9' <Predicate = (!exitcond_2)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 1657 [1/1] (1.21ns)   --->   "%tmp_626_i9 = icmp eq i4 %tmp_60, 7" [Group_5/sample.c:1865]   --->   Operation 1657 'icmp' 'tmp_626_i9' <Predicate = (!exitcond_2)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 1658 [1/1] (1.21ns)   --->   "%tmp_628_i9 = icmp eq i4 %tmp_60, -8" [Group_5/sample.c:1865]   --->   Operation 1658 'icmp' 'tmp_628_i9' <Predicate = (!exitcond_2)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 10> <Delay = 4.00>
ST_185 : Operation 1659 [1/1] (0.00ns)   --->   "%arrayNo10 = zext i3 %tmp_299 to i64" [Group_5/sample.c:1865]   --->   Operation 1659 'zext' 'arrayNo10' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_185 : Operation 1660 [1/2] (1.75ns)   --->   "%A_load_9 = load float* %A_addr_9, align 4" [Group_5/sample.c:1865]   --->   Operation 1660 'load' 'A_load_9' <Predicate = (!exitcond_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_185 : Operation 1661 [1/2] (1.75ns)   --->   "%A1_load_9 = load float* %A1_addr_9, align 4" [Group_5/sample.c:1865]   --->   Operation 1661 'load' 'A1_load_9' <Predicate = (!exitcond_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_185 : Operation 1662 [1/2] (1.75ns)   --->   "%A2_load_9 = load float* %A2_addr_9, align 4" [Group_5/sample.c:1865]   --->   Operation 1662 'load' 'A2_load_9' <Predicate = (!exitcond_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_185 : Operation 1663 [1/2] (1.75ns)   --->   "%A3_load_9 = load float* %A3_addr_9, align 4" [Group_5/sample.c:1865]   --->   Operation 1663 'load' 'A3_load_9' <Predicate = (!exitcond_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_185 : Operation 1664 [1/2] (1.75ns)   --->   "%A4_load_9 = load float* %A4_addr_9, align 4" [Group_5/sample.c:1865]   --->   Operation 1664 'load' 'A4_load_9' <Predicate = (!exitcond_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_185 : Operation 1665 [1/2] (1.75ns)   --->   "%A5_load_9 = load float* %A5_addr_9, align 4" [Group_5/sample.c:1865]   --->   Operation 1665 'load' 'A5_load_9' <Predicate = (!exitcond_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_185 : Operation 1666 [1/2] (1.75ns)   --->   "%A6_load_9 = load float* %A6_addr_9, align 4" [Group_5/sample.c:1865]   --->   Operation 1666 'load' 'A6_load_9' <Predicate = (!exitcond_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_185 : Operation 1667 [1/2] (1.75ns)   --->   "%A7_load_9 = load float* %A7_addr_9, align 4" [Group_5/sample.c:1865]   --->   Operation 1667 'load' 'A7_load_9' <Predicate = (!exitcond_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_185 : Operation 1668 [1/1] (1.83ns)   --->   "%tmp_108 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_9, float %A1_load_9, float %A2_load_9, float %A3_load_9, float %A4_load_9, float %A5_load_9, float %A6_load_9, float %A7_load_9, i64 %arrayNo10)" [Group_5/sample.c:1865]   --->   Operation 1668 'mux' 'tmp_108' <Predicate = (!exitcond_2)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1669 [1/1] (0.00ns) (grouped into LUT with out node tmp_625_i9)   --->   "%tmp_623_i9 = select i1 %tmp_624_i9, float 0xBFD3EDED60000000, float 0xBFE455C440000000" [Group_5/sample.c:1865]   --->   Operation 1669 'select' 'tmp_623_i9' <Predicate = (!exitcond_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_185 : Operation 1670 [1/1] (0.00ns) (grouped into LUT with out node tmp_625_i9)   --->   "%tmp_114 = or i1 %tmp_624_i9, %tmp_622_i9" [Group_5/sample.c:1865]   --->   Operation 1670 'or' 'tmp_114' <Predicate = (!exitcond_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1671 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_625_i9 = select i1 %tmp_114, float %tmp_623_i9, float %tmp_621_i9" [Group_5/sample.c:1865]   --->   Operation 1671 'select' 'tmp_625_i9' <Predicate = (!exitcond_2)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_185 : Operation 1672 [1/1] (0.00ns) (grouped into LUT with out node tmp_629_i9)   --->   "%tmp_627_i9 = select i1 %tmp_628_i9, float 0xBFD2F8EFE0000000, float 0x3FCDFB8E80000000" [Group_5/sample.c:1865]   --->   Operation 1672 'select' 'tmp_627_i9' <Predicate = (!exitcond_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_185 : Operation 1673 [1/1] (0.00ns) (grouped into LUT with out node tmp_629_i9)   --->   "%tmp_116 = or i1 %tmp_628_i9, %tmp_626_i9" [Group_5/sample.c:1865]   --->   Operation 1673 'or' 'tmp_116' <Predicate = (!exitcond_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1674 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_629_i9 = select i1 %tmp_116, float %tmp_627_i9, float %tmp_625_i9" [Group_5/sample.c:1865]   --->   Operation 1674 'select' 'tmp_629_i9' <Predicate = (!exitcond_2)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_185 : Operation 1675 [1/1] (1.21ns)   --->   "%tmp_630_i9 = icmp eq i4 %tmp_60, -7" [Group_5/sample.c:1865]   --->   Operation 1675 'icmp' 'tmp_630_i9' <Predicate = (!exitcond_2)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1676 [1/1] (1.21ns)   --->   "%tmp_632_i9 = icmp eq i4 %tmp_60, -6" [Group_5/sample.c:1865]   --->   Operation 1676 'icmp' 'tmp_632_i9' <Predicate = (!exitcond_2)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1677 [1/1] (0.00ns) (grouped into LUT with out node tmp_633_i9)   --->   "%tmp_631_i9 = select i1 %tmp_632_i9, float 0x3FD20F95C0000000, float 0xBFDD914080000000" [Group_5/sample.c:1865]   --->   Operation 1677 'select' 'tmp_631_i9' <Predicate = (!exitcond_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_185 : Operation 1678 [1/1] (0.00ns) (grouped into LUT with out node tmp_633_i9)   --->   "%tmp_117 = or i1 %tmp_632_i9, %tmp_630_i9" [Group_5/sample.c:1865]   --->   Operation 1678 'or' 'tmp_117' <Predicate = (!exitcond_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1679 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_633_i9 = select i1 %tmp_117, float %tmp_631_i9, float %tmp_629_i9" [Group_5/sample.c:1865]   --->   Operation 1679 'select' 'tmp_633_i9' <Predicate = (!exitcond_2)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_185 : Operation 1680 [1/1] (1.21ns)   --->   "%tmp_634_i9 = icmp eq i4 %tmp_60, -5" [Group_5/sample.c:1865]   --->   Operation 1680 'icmp' 'tmp_634_i9' <Predicate = (!exitcond_2)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1681 [1/1] (1.21ns)   --->   "%tmp_636_i9 = icmp eq i4 %tmp_60, -4" [Group_5/sample.c:1865]   --->   Operation 1681 'icmp' 'tmp_636_i9' <Predicate = (!exitcond_2)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1682 [1/1] (0.00ns) (grouped into LUT with out node tmp_637_i9)   --->   "%tmp_635_i9 = select i1 %tmp_636_i9, float 0x3FA2D46C60000000, float 0x3FC703A460000000" [Group_5/sample.c:1865]   --->   Operation 1682 'select' 'tmp_635_i9' <Predicate = (!exitcond_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_185 : Operation 1683 [1/1] (0.00ns) (grouped into LUT with out node tmp_637_i9)   --->   "%tmp_119 = or i1 %tmp_636_i9, %tmp_634_i9" [Group_5/sample.c:1865]   --->   Operation 1683 'or' 'tmp_119' <Predicate = (!exitcond_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1684 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_637_i9 = select i1 %tmp_119, float %tmp_635_i9, float %tmp_633_i9" [Group_5/sample.c:1865]   --->   Operation 1684 'select' 'tmp_637_i9' <Predicate = (!exitcond_2)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_185 : Operation 1685 [1/1] (1.21ns)   --->   "%tmp_638_i9 = icmp eq i4 %tmp_60, -3" [Group_5/sample.c:1865]   --->   Operation 1685 'icmp' 'tmp_638_i9' <Predicate = (!exitcond_2)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1686 [1/1] (1.21ns)   --->   "%tmp_640_i9 = icmp eq i4 %tmp_60, -2" [Group_5/sample.c:1865]   --->   Operation 1686 'icmp' 'tmp_640_i9' <Predicate = (!exitcond_2)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1687 [1/1] (0.00ns) (grouped into LUT with out node merge_i9)   --->   "%tmp_639_i9 = select i1 %tmp_640_i9, float 0xBFAD0FAD80000000, float 0x3FDC5862A0000000" [Group_5/sample.c:1865]   --->   Operation 1687 'select' 'tmp_639_i9' <Predicate = (!exitcond_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_185 : Operation 1688 [1/1] (0.00ns) (grouped into LUT with out node merge_i9)   --->   "%tmp_120 = or i1 %tmp_640_i9, %tmp_638_i9" [Group_5/sample.c:1865]   --->   Operation 1688 'or' 'tmp_120' <Predicate = (!exitcond_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1689 [1/1] (0.80ns) (out node of the LUT)   --->   "%merge_i9 = select i1 %tmp_120, float %tmp_639_i9, float %tmp_637_i9" [Group_5/sample.c:1865]   --->   Operation 1689 'select' 'merge_i9' <Predicate = (!exitcond_2)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 186 <SV = 11> <Delay = 3.65>
ST_186 : Operation 1690 [5/5] (3.65ns)   --->   "%tmp_36_2 = fmul float %tmp_108, %merge_i9" [Group_5/sample.c:1869]   --->   Operation 1690 'fmul' 'tmp_36_2' <Predicate = (!exitcond_2)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 12> <Delay = 3.65>
ST_187 : Operation 1691 [4/5] (3.65ns)   --->   "%tmp_36_2 = fmul float %tmp_108, %merge_i9" [Group_5/sample.c:1869]   --->   Operation 1691 'fmul' 'tmp_36_2' <Predicate = (!exitcond_2)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 13> <Delay = 3.65>
ST_188 : Operation 1692 [3/5] (3.65ns)   --->   "%tmp_36_2 = fmul float %tmp_108, %merge_i9" [Group_5/sample.c:1869]   --->   Operation 1692 'fmul' 'tmp_36_2' <Predicate = (!exitcond_2)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 14> <Delay = 3.65>
ST_189 : Operation 1693 [2/5] (3.65ns)   --->   "%tmp_36_2 = fmul float %tmp_108, %merge_i9" [Group_5/sample.c:1869]   --->   Operation 1693 'fmul' 'tmp_36_2' <Predicate = (!exitcond_2)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 15> <Delay = 3.65>
ST_190 : Operation 1694 [1/5] (3.65ns)   --->   "%tmp_36_2 = fmul float %tmp_108, %merge_i9" [Group_5/sample.c:1869]   --->   Operation 1694 'fmul' 'tmp_36_2' <Predicate = (!exitcond_2)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 16> <Delay = 3.29>
ST_191 : Operation 1695 [8/8] (3.29ns)   --->   "%sum_1_2 = fadd float %sum1_2, %tmp_36_2" [Group_5/sample.c:1869]   --->   Operation 1695 'fadd' 'sum_1_2' <Predicate = (!exitcond_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 17> <Delay = 3.29>
ST_192 : Operation 1696 [7/8] (3.29ns)   --->   "%sum_1_2 = fadd float %sum1_2, %tmp_36_2" [Group_5/sample.c:1869]   --->   Operation 1696 'fadd' 'sum_1_2' <Predicate = (!exitcond_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 18> <Delay = 3.29>
ST_193 : Operation 1697 [6/8] (3.29ns)   --->   "%sum_1_2 = fadd float %sum1_2, %tmp_36_2" [Group_5/sample.c:1869]   --->   Operation 1697 'fadd' 'sum_1_2' <Predicate = (!exitcond_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 19> <Delay = 3.29>
ST_194 : Operation 1698 [5/8] (3.29ns)   --->   "%sum_1_2 = fadd float %sum1_2, %tmp_36_2" [Group_5/sample.c:1869]   --->   Operation 1698 'fadd' 'sum_1_2' <Predicate = (!exitcond_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 195 <SV = 20> <Delay = 3.29>
ST_195 : Operation 1699 [4/8] (3.29ns)   --->   "%sum_1_2 = fadd float %sum1_2, %tmp_36_2" [Group_5/sample.c:1869]   --->   Operation 1699 'fadd' 'sum_1_2' <Predicate = (!exitcond_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 21> <Delay = 3.29>
ST_196 : Operation 1700 [3/8] (3.29ns)   --->   "%sum_1_2 = fadd float %sum1_2, %tmp_36_2" [Group_5/sample.c:1869]   --->   Operation 1700 'fadd' 'sum_1_2' <Predicate = (!exitcond_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 22> <Delay = 3.29>
ST_197 : Operation 1701 [2/8] (3.29ns)   --->   "%sum_1_2 = fadd float %sum1_2, %tmp_36_2" [Group_5/sample.c:1869]   --->   Operation 1701 'fadd' 'sum_1_2' <Predicate = (!exitcond_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 198 <SV = 23> <Delay = 3.29>
ST_198 : Operation 1702 [1/1] (0.00ns)   --->   "%tmp_58 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 1702 'specregionbegin' 'tmp_58' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_198 : Operation 1703 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 1703 'specpipeline' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_198 : Operation 1704 [1/8] (3.29ns)   --->   "%sum_1_2 = fadd float %sum1_2, %tmp_36_2" [Group_5/sample.c:1869]   --->   Operation 1704 'fadd' 'sum_1_2' <Predicate = (!exitcond_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1705 [1/1] (0.00ns)   --->   "%empty_72 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_58)" [Group_5/sample.c:1870]   --->   Operation 1705 'specregionend' 'empty_72' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_198 : Operation 1706 [1/1] (0.00ns)   --->   "br label %.preheader15" [Group_5/sample.c:1865]   --->   Operation 1706 'br' <Predicate = (!exitcond_2)> <Delay = 0.00>

State 199 <SV = 10> <Delay = 2.34>
ST_199 : Operation 1707 [1/1] (1.75ns)   --->   "store float %sum1_2, float* %C_addr_2, align 4" [Group_5/sample.c:1871]   --->   Operation 1707 'store' <Predicate = (!exitcond2 & !exitcond2_1 & !exitcond2_2 & !exitcond1_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_199 : Operation 1708 [1/1] (0.00ns) (grouped into LUT with out node exitcond1_2_1)   --->   "%j_14_2_s = or i64 %j_2, 1" [Group_5/sample.c:1860]   --->   Operation 1708 'or' 'j_14_2_s' <Predicate = (!exitcond2 & !exitcond2_1 & !exitcond2_2 & !exitcond1_2)> <Delay = 0.00>
ST_199 : Operation 1709 [1/1] (2.34ns) (out node of the LUT)   --->   "%exitcond1_2_1 = icmp eq i64 %j_14_2_s, 1" [Group_5/sample.c:1860]   --->   Operation 1709 'icmp' 'exitcond1_2_1' <Predicate = (!exitcond2 & !exitcond2_1 & !exitcond2_2 & !exitcond1_2)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1710 [1/1] (0.00ns)   --->   "br i1 %exitcond1_2_1, label %46, label %.preheader14.preheader" [Group_5/sample.c:1860]   --->   Operation 1710 'br' <Predicate = (!exitcond2 & !exitcond2_1 & !exitcond2_2 & !exitcond1_2)> <Delay = 0.00>
ST_199 : Operation 1711 [1/1] (1.35ns)   --->   "br label %.preheader14" [Group_5/sample.c:1865]   --->   Operation 1711 'br' <Predicate = (!exitcond2 & !exitcond2_1 & !exitcond2_2 & !exitcond1_2 & !exitcond1_2_1)> <Delay = 1.35>
ST_199 : Operation 1712 [1/1] (0.00ns) (grouped into LUT with out node exitcond2_3)   --->   "%i_33_2 = or i64 %i, 3" [Group_5/sample.c:1855]   --->   Operation 1712 'or' 'i_33_2' <Predicate = (!exitcond2 & !exitcond2_1 & !exitcond2_2 & exitcond1_2) | (!exitcond2 & !exitcond2_1 & !exitcond2_2 & exitcond1_2_1)> <Delay = 0.00>
ST_199 : Operation 1713 [1/1] (2.34ns) (out node of the LUT)   --->   "%exitcond2_3 = icmp eq i64 %i_33_2, %outrows_cast" [Group_5/sample.c:1855]   --->   Operation 1713 'icmp' 'exitcond2_3' <Predicate = (!exitcond2 & !exitcond2_1 & !exitcond2_2 & exitcond1_2) | (!exitcond2 & !exitcond2_1 & !exitcond2_2 & exitcond1_2_1)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1714 [1/1] (0.00ns)   --->   "br i1 %exitcond2_3, label %62, label %.preheader32.preheader" [Group_5/sample.c:1855]   --->   Operation 1714 'br' <Predicate = (!exitcond2 & !exitcond2_1 & !exitcond2_2 & exitcond1_2) | (!exitcond2 & !exitcond2_1 & !exitcond2_2 & exitcond1_2_1)> <Delay = 0.00>
ST_199 : Operation 1715 [1/1] (1.35ns)   --->   "br label %.preheader32" [Group_5/sample.c:1860]   --->   Operation 1715 'br' <Predicate = (!exitcond2 & !exitcond2_1 & !exitcond2_2 & exitcond1_2 & !exitcond2_3) | (!exitcond2 & !exitcond2_1 & !exitcond2_2 & exitcond1_2_1 & !exitcond2_3)> <Delay = 1.35>
ST_199 : Operation 1716 [1/1] (0.00ns)   --->   "ret void" [Group_5/sample.c:1977]   --->   Operation 1716 'ret' <Predicate = (exitcond2) | (exitcond2_1) | (exitcond2_2) | (exitcond1_2 & exitcond2_3) | (exitcond1_2_1 & exitcond2_3)> <Delay = 0.00>

State 200 <SV = 11> <Delay = 1.75>
ST_200 : Operation 1717 [1/1] (0.00ns)   --->   "%k_214_1 = phi i5 [ %k_2_2_1, %34 ], [ 0, %.preheader14.preheader ]" [Group_5/sample.c:1865]   --->   Operation 1717 'phi' 'k_214_1' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 1718 [1/1] (1.21ns)   --->   "%exitcond_2_1 = icmp eq i5 %k_214_1, -16" [Group_5/sample.c:1865]   --->   Operation 1718 'icmp' 'exitcond_2_1' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1719 [1/1] (0.00ns)   --->   "%empty_73 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 1719 'speclooptripcount' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 1720 [1/1] (1.54ns)   --->   "%k_2_2_1 = add i5 %k_214_1, 1" [Group_5/sample.c:1865]   --->   Operation 1720 'add' 'k_2_2_1' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1721 [1/1] (0.00ns)   --->   "br i1 %exitcond_2_1, label %.preheader13.preheader, label %34" [Group_5/sample.c:1865]   --->   Operation 1721 'br' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 1722 [1/1] (0.00ns)   --->   "%tmp_306 = trunc i5 %k_214_1 to i3" [Group_5/sample.c:1865]   --->   Operation 1722 'trunc' 'tmp_306' <Predicate = (!exitcond_2_1)> <Delay = 0.00>
ST_200 : Operation 1723 [1/1] (0.00ns)   --->   "%tmp_21 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %k_214_1, i32 3, i32 4)" [Group_5/sample.c:1865]   --->   Operation 1723 'partselect' 'tmp_21' <Predicate = (!exitcond_2_1)> <Delay = 0.00>
ST_200 : Operation 1724 [1/1] (0.00ns)   --->   "%newIndex6 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 1, i2 %tmp_21)" [Group_5/sample.c:1865]   --->   Operation 1724 'bitconcatenate' 'newIndex6' <Predicate = (!exitcond_2_1)> <Delay = 0.00>
ST_200 : Operation 1725 [1/1] (0.00ns)   --->   "%newIndex30_cast = zext i6 %newIndex6 to i64" [Group_5/sample.c:1865]   --->   Operation 1725 'zext' 'newIndex30_cast' <Predicate = (!exitcond_2_1)> <Delay = 0.00>
ST_200 : Operation 1726 [1/1] (0.00ns)   --->   "%A_addr_12 = getelementptr [2 x float]* %A, i64 0, i64 %newIndex30_cast" [Group_5/sample.c:1865]   --->   Operation 1726 'getelementptr' 'A_addr_12' <Predicate = (!exitcond_2_1)> <Delay = 0.00>
ST_200 : Operation 1727 [2/2] (1.75ns)   --->   "%A_load_12 = load float* %A_addr_12, align 4" [Group_5/sample.c:1865]   --->   Operation 1727 'load' 'A_load_12' <Predicate = (!exitcond_2_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_200 : Operation 1728 [1/1] (0.00ns)   --->   "%A1_addr_12 = getelementptr [2 x float]* %A1, i64 0, i64 %newIndex30_cast" [Group_5/sample.c:1865]   --->   Operation 1728 'getelementptr' 'A1_addr_12' <Predicate = (!exitcond_2_1)> <Delay = 0.00>
ST_200 : Operation 1729 [2/2] (1.75ns)   --->   "%A1_load_12 = load float* %A1_addr_12, align 4" [Group_5/sample.c:1865]   --->   Operation 1729 'load' 'A1_load_12' <Predicate = (!exitcond_2_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_200 : Operation 1730 [1/1] (0.00ns)   --->   "%A2_addr_12 = getelementptr [2 x float]* %A2, i64 0, i64 %newIndex30_cast" [Group_5/sample.c:1865]   --->   Operation 1730 'getelementptr' 'A2_addr_12' <Predicate = (!exitcond_2_1)> <Delay = 0.00>
ST_200 : Operation 1731 [2/2] (1.75ns)   --->   "%A2_load_12 = load float* %A2_addr_12, align 4" [Group_5/sample.c:1865]   --->   Operation 1731 'load' 'A2_load_12' <Predicate = (!exitcond_2_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_200 : Operation 1732 [1/1] (0.00ns)   --->   "%A3_addr_12 = getelementptr [2 x float]* %A3, i64 0, i64 %newIndex30_cast" [Group_5/sample.c:1865]   --->   Operation 1732 'getelementptr' 'A3_addr_12' <Predicate = (!exitcond_2_1)> <Delay = 0.00>
ST_200 : Operation 1733 [2/2] (1.75ns)   --->   "%A3_load_12 = load float* %A3_addr_12, align 4" [Group_5/sample.c:1865]   --->   Operation 1733 'load' 'A3_load_12' <Predicate = (!exitcond_2_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_200 : Operation 1734 [1/1] (0.00ns)   --->   "%A4_addr_12 = getelementptr [2 x float]* %A4, i64 0, i64 %newIndex30_cast" [Group_5/sample.c:1865]   --->   Operation 1734 'getelementptr' 'A4_addr_12' <Predicate = (!exitcond_2_1)> <Delay = 0.00>
ST_200 : Operation 1735 [2/2] (1.75ns)   --->   "%A4_load_12 = load float* %A4_addr_12, align 4" [Group_5/sample.c:1865]   --->   Operation 1735 'load' 'A4_load_12' <Predicate = (!exitcond_2_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_200 : Operation 1736 [1/1] (0.00ns)   --->   "%A5_addr_12 = getelementptr [2 x float]* %A5, i64 0, i64 %newIndex30_cast" [Group_5/sample.c:1865]   --->   Operation 1736 'getelementptr' 'A5_addr_12' <Predicate = (!exitcond_2_1)> <Delay = 0.00>
ST_200 : Operation 1737 [2/2] (1.75ns)   --->   "%A5_load_12 = load float* %A5_addr_12, align 4" [Group_5/sample.c:1865]   --->   Operation 1737 'load' 'A5_load_12' <Predicate = (!exitcond_2_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_200 : Operation 1738 [1/1] (0.00ns)   --->   "%A6_addr_12 = getelementptr [2 x float]* %A6, i64 0, i64 %newIndex30_cast" [Group_5/sample.c:1865]   --->   Operation 1738 'getelementptr' 'A6_addr_12' <Predicate = (!exitcond_2_1)> <Delay = 0.00>
ST_200 : Operation 1739 [2/2] (1.75ns)   --->   "%A6_load_12 = load float* %A6_addr_12, align 4" [Group_5/sample.c:1865]   --->   Operation 1739 'load' 'A6_load_12' <Predicate = (!exitcond_2_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_200 : Operation 1740 [1/1] (0.00ns)   --->   "%A7_addr_12 = getelementptr [2 x float]* %A7, i64 0, i64 %newIndex30_cast" [Group_5/sample.c:1865]   --->   Operation 1740 'getelementptr' 'A7_addr_12' <Predicate = (!exitcond_2_1)> <Delay = 0.00>
ST_200 : Operation 1741 [2/2] (1.75ns)   --->   "%A7_load_12 = load float* %A7_addr_12, align 4" [Group_5/sample.c:1865]   --->   Operation 1741 'load' 'A7_load_12' <Predicate = (!exitcond_2_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>

State 201 <SV = 12> <Delay = 3.58>
ST_201 : Operation 1742 [1/1] (0.00ns)   --->   "%tmp_67 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 1742 'specregionbegin' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 1743 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 1743 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 1744 [1/1] (0.00ns)   --->   "%arrayNo13 = zext i3 %tmp_306 to i64" [Group_5/sample.c:1865]   --->   Operation 1744 'zext' 'arrayNo13' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 1745 [1/2] (1.75ns)   --->   "%A_load_12 = load float* %A_addr_12, align 4" [Group_5/sample.c:1865]   --->   Operation 1745 'load' 'A_load_12' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_201 : Operation 1746 [1/2] (1.75ns)   --->   "%A1_load_12 = load float* %A1_addr_12, align 4" [Group_5/sample.c:1865]   --->   Operation 1746 'load' 'A1_load_12' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_201 : Operation 1747 [1/2] (1.75ns)   --->   "%A2_load_12 = load float* %A2_addr_12, align 4" [Group_5/sample.c:1865]   --->   Operation 1747 'load' 'A2_load_12' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_201 : Operation 1748 [1/2] (1.75ns)   --->   "%A3_load_12 = load float* %A3_addr_12, align 4" [Group_5/sample.c:1865]   --->   Operation 1748 'load' 'A3_load_12' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_201 : Operation 1749 [1/2] (1.75ns)   --->   "%A4_load_12 = load float* %A4_addr_12, align 4" [Group_5/sample.c:1865]   --->   Operation 1749 'load' 'A4_load_12' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_201 : Operation 1750 [1/2] (1.75ns)   --->   "%A5_load_12 = load float* %A5_addr_12, align 4" [Group_5/sample.c:1865]   --->   Operation 1750 'load' 'A5_load_12' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_201 : Operation 1751 [1/2] (1.75ns)   --->   "%A6_load_12 = load float* %A6_addr_12, align 4" [Group_5/sample.c:1865]   --->   Operation 1751 'load' 'A6_load_12' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_201 : Operation 1752 [1/2] (1.75ns)   --->   "%A7_load_12 = load float* %A7_addr_12, align 4" [Group_5/sample.c:1865]   --->   Operation 1752 'load' 'A7_load_12' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_201 : Operation 1753 [1/1] (1.83ns)   --->   "%tmp_247 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_12, float %A1_load_12, float %A2_load_12, float %A3_load_12, float %A4_load_12, float %A5_load_12, float %A6_load_12, float %A7_load_12, i64 %arrayNo13)" [Group_5/sample.c:1865]   --->   Operation 1753 'mux' 'tmp_247' <Predicate = true> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1754 [1/1] (0.00ns)   --->   "%empty_74 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_67)" [Group_5/sample.c:1870]   --->   Operation 1754 'specregionend' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 1755 [1/1] (0.00ns)   --->   "br label %.preheader14" [Group_5/sample.c:1865]   --->   Operation 1755 'br' <Predicate = true> <Delay = 0.00>

State 202 <SV = 12> <Delay = 1.35>
ST_202 : Operation 1756 [1/1] (1.35ns)   --->   "br label %.preheader13" [Group_5/sample.c:1865]   --->   Operation 1756 'br' <Predicate = true> <Delay = 1.35>

State 203 <SV = 13> <Delay = 1.75>
ST_203 : Operation 1757 [1/1] (0.00ns)   --->   "%k_214_2 = phi i5 [ %k_2_2_2, %35 ], [ 0, %.preheader13.preheader ]" [Group_5/sample.c:1865]   --->   Operation 1757 'phi' 'k_214_2' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 1758 [1/1] (1.21ns)   --->   "%exitcond_2_2 = icmp eq i5 %k_214_2, -16" [Group_5/sample.c:1865]   --->   Operation 1758 'icmp' 'exitcond_2_2' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 1759 [1/1] (0.00ns)   --->   "%empty_75 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 1759 'speclooptripcount' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 1760 [1/1] (1.54ns)   --->   "%k_2_2_2 = add i5 %k_214_2, 1" [Group_5/sample.c:1865]   --->   Operation 1760 'add' 'k_2_2_2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 1761 [1/1] (0.00ns)   --->   "br i1 %exitcond_2_2, label %.preheader12.preheader, label %35" [Group_5/sample.c:1865]   --->   Operation 1761 'br' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 1762 [1/1] (0.00ns)   --->   "%tmp_316 = trunc i5 %k_214_2 to i3" [Group_5/sample.c:1865]   --->   Operation 1762 'trunc' 'tmp_316' <Predicate = (!exitcond_2_2)> <Delay = 0.00>
ST_203 : Operation 1763 [1/1] (0.00ns)   --->   "%tmp_23 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %k_214_2, i32 3, i32 4)" [Group_5/sample.c:1865]   --->   Operation 1763 'partselect' 'tmp_23' <Predicate = (!exitcond_2_2)> <Delay = 0.00>
ST_203 : Operation 1764 [1/1] (0.00ns)   --->   "%newIndex8 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 1, i2 %tmp_23)" [Group_5/sample.c:1865]   --->   Operation 1764 'bitconcatenate' 'newIndex8' <Predicate = (!exitcond_2_2)> <Delay = 0.00>
ST_203 : Operation 1765 [1/1] (0.00ns)   --->   "%newIndex37_cast = zext i6 %newIndex8 to i64" [Group_5/sample.c:1865]   --->   Operation 1765 'zext' 'newIndex37_cast' <Predicate = (!exitcond_2_2)> <Delay = 0.00>
ST_203 : Operation 1766 [1/1] (0.00ns)   --->   "%A_addr_15 = getelementptr [2 x float]* %A, i64 0, i64 %newIndex37_cast" [Group_5/sample.c:1865]   --->   Operation 1766 'getelementptr' 'A_addr_15' <Predicate = (!exitcond_2_2)> <Delay = 0.00>
ST_203 : Operation 1767 [2/2] (1.75ns)   --->   "%A_load_15 = load float* %A_addr_15, align 4" [Group_5/sample.c:1865]   --->   Operation 1767 'load' 'A_load_15' <Predicate = (!exitcond_2_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_203 : Operation 1768 [1/1] (0.00ns)   --->   "%A1_addr_15 = getelementptr [2 x float]* %A1, i64 0, i64 %newIndex37_cast" [Group_5/sample.c:1865]   --->   Operation 1768 'getelementptr' 'A1_addr_15' <Predicate = (!exitcond_2_2)> <Delay = 0.00>
ST_203 : Operation 1769 [2/2] (1.75ns)   --->   "%A1_load_15 = load float* %A1_addr_15, align 4" [Group_5/sample.c:1865]   --->   Operation 1769 'load' 'A1_load_15' <Predicate = (!exitcond_2_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_203 : Operation 1770 [1/1] (0.00ns)   --->   "%A2_addr_15 = getelementptr [2 x float]* %A2, i64 0, i64 %newIndex37_cast" [Group_5/sample.c:1865]   --->   Operation 1770 'getelementptr' 'A2_addr_15' <Predicate = (!exitcond_2_2)> <Delay = 0.00>
ST_203 : Operation 1771 [2/2] (1.75ns)   --->   "%A2_load_15 = load float* %A2_addr_15, align 4" [Group_5/sample.c:1865]   --->   Operation 1771 'load' 'A2_load_15' <Predicate = (!exitcond_2_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_203 : Operation 1772 [1/1] (0.00ns)   --->   "%A3_addr_15 = getelementptr [2 x float]* %A3, i64 0, i64 %newIndex37_cast" [Group_5/sample.c:1865]   --->   Operation 1772 'getelementptr' 'A3_addr_15' <Predicate = (!exitcond_2_2)> <Delay = 0.00>
ST_203 : Operation 1773 [2/2] (1.75ns)   --->   "%A3_load_15 = load float* %A3_addr_15, align 4" [Group_5/sample.c:1865]   --->   Operation 1773 'load' 'A3_load_15' <Predicate = (!exitcond_2_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_203 : Operation 1774 [1/1] (0.00ns)   --->   "%A4_addr_15 = getelementptr [2 x float]* %A4, i64 0, i64 %newIndex37_cast" [Group_5/sample.c:1865]   --->   Operation 1774 'getelementptr' 'A4_addr_15' <Predicate = (!exitcond_2_2)> <Delay = 0.00>
ST_203 : Operation 1775 [2/2] (1.75ns)   --->   "%A4_load_15 = load float* %A4_addr_15, align 4" [Group_5/sample.c:1865]   --->   Operation 1775 'load' 'A4_load_15' <Predicate = (!exitcond_2_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_203 : Operation 1776 [1/1] (0.00ns)   --->   "%A5_addr_15 = getelementptr [2 x float]* %A5, i64 0, i64 %newIndex37_cast" [Group_5/sample.c:1865]   --->   Operation 1776 'getelementptr' 'A5_addr_15' <Predicate = (!exitcond_2_2)> <Delay = 0.00>
ST_203 : Operation 1777 [2/2] (1.75ns)   --->   "%A5_load_15 = load float* %A5_addr_15, align 4" [Group_5/sample.c:1865]   --->   Operation 1777 'load' 'A5_load_15' <Predicate = (!exitcond_2_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_203 : Operation 1778 [1/1] (0.00ns)   --->   "%A6_addr_15 = getelementptr [2 x float]* %A6, i64 0, i64 %newIndex37_cast" [Group_5/sample.c:1865]   --->   Operation 1778 'getelementptr' 'A6_addr_15' <Predicate = (!exitcond_2_2)> <Delay = 0.00>
ST_203 : Operation 1779 [2/2] (1.75ns)   --->   "%A6_load_15 = load float* %A6_addr_15, align 4" [Group_5/sample.c:1865]   --->   Operation 1779 'load' 'A6_load_15' <Predicate = (!exitcond_2_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_203 : Operation 1780 [1/1] (0.00ns)   --->   "%A7_addr_15 = getelementptr [2 x float]* %A7, i64 0, i64 %newIndex37_cast" [Group_5/sample.c:1865]   --->   Operation 1780 'getelementptr' 'A7_addr_15' <Predicate = (!exitcond_2_2)> <Delay = 0.00>
ST_203 : Operation 1781 [2/2] (1.75ns)   --->   "%A7_load_15 = load float* %A7_addr_15, align 4" [Group_5/sample.c:1865]   --->   Operation 1781 'load' 'A7_load_15' <Predicate = (!exitcond_2_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>

State 204 <SV = 14> <Delay = 3.58>
ST_204 : Operation 1782 [1/1] (0.00ns)   --->   "%tmp_85 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 1782 'specregionbegin' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 1783 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 1783 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 1784 [1/1] (0.00ns)   --->   "%arrayNo16 = zext i3 %tmp_316 to i64" [Group_5/sample.c:1865]   --->   Operation 1784 'zext' 'arrayNo16' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 1785 [1/2] (1.75ns)   --->   "%A_load_15 = load float* %A_addr_15, align 4" [Group_5/sample.c:1865]   --->   Operation 1785 'load' 'A_load_15' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_204 : Operation 1786 [1/2] (1.75ns)   --->   "%A1_load_15 = load float* %A1_addr_15, align 4" [Group_5/sample.c:1865]   --->   Operation 1786 'load' 'A1_load_15' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_204 : Operation 1787 [1/2] (1.75ns)   --->   "%A2_load_15 = load float* %A2_addr_15, align 4" [Group_5/sample.c:1865]   --->   Operation 1787 'load' 'A2_load_15' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_204 : Operation 1788 [1/2] (1.75ns)   --->   "%A3_load_15 = load float* %A3_addr_15, align 4" [Group_5/sample.c:1865]   --->   Operation 1788 'load' 'A3_load_15' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_204 : Operation 1789 [1/2] (1.75ns)   --->   "%A4_load_15 = load float* %A4_addr_15, align 4" [Group_5/sample.c:1865]   --->   Operation 1789 'load' 'A4_load_15' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_204 : Operation 1790 [1/2] (1.75ns)   --->   "%A5_load_15 = load float* %A5_addr_15, align 4" [Group_5/sample.c:1865]   --->   Operation 1790 'load' 'A5_load_15' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_204 : Operation 1791 [1/2] (1.75ns)   --->   "%A6_load_15 = load float* %A6_addr_15, align 4" [Group_5/sample.c:1865]   --->   Operation 1791 'load' 'A6_load_15' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_204 : Operation 1792 [1/2] (1.75ns)   --->   "%A7_load_15 = load float* %A7_addr_15, align 4" [Group_5/sample.c:1865]   --->   Operation 1792 'load' 'A7_load_15' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_204 : Operation 1793 [1/1] (1.83ns)   --->   "%tmp_271 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_15, float %A1_load_15, float %A2_load_15, float %A3_load_15, float %A4_load_15, float %A5_load_15, float %A6_load_15, float %A7_load_15, i64 %arrayNo16)" [Group_5/sample.c:1865]   --->   Operation 1793 'mux' 'tmp_271' <Predicate = true> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 1794 [1/1] (0.00ns)   --->   "%empty_76 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_85)" [Group_5/sample.c:1870]   --->   Operation 1794 'specregionend' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 1795 [1/1] (0.00ns)   --->   "br label %.preheader13" [Group_5/sample.c:1865]   --->   Operation 1795 'br' <Predicate = true> <Delay = 0.00>

State 205 <SV = 14> <Delay = 1.35>
ST_205 : Operation 1796 [1/1] (1.35ns)   --->   "br label %.preheader12" [Group_5/sample.c:1865]   --->   Operation 1796 'br' <Predicate = true> <Delay = 1.35>

State 206 <SV = 15> <Delay = 1.75>
ST_206 : Operation 1797 [1/1] (0.00ns)   --->   "%k_214_3 = phi i5 [ %k_2_2_3, %37 ], [ 0, %.preheader12.preheader ]" [Group_5/sample.c:1865]   --->   Operation 1797 'phi' 'k_214_3' <Predicate = true> <Delay = 0.00>
ST_206 : Operation 1798 [1/1] (1.21ns)   --->   "%exitcond_2_3 = icmp eq i5 %k_214_3, -16" [Group_5/sample.c:1865]   --->   Operation 1798 'icmp' 'exitcond_2_3' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 1799 [1/1] (0.00ns)   --->   "%empty_77 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 1799 'speclooptripcount' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_206 : Operation 1800 [1/1] (1.54ns)   --->   "%k_2_2_3 = add i5 %k_214_3, 1" [Group_5/sample.c:1865]   --->   Operation 1800 'add' 'k_2_2_3' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 1801 [1/1] (0.00ns)   --->   "br i1 %exitcond_2_3, label %36, label %37" [Group_5/sample.c:1865]   --->   Operation 1801 'br' <Predicate = true> <Delay = 0.00>
ST_206 : Operation 1802 [1/1] (0.00ns)   --->   "%tmp_325 = trunc i5 %k_214_3 to i3" [Group_5/sample.c:1865]   --->   Operation 1802 'trunc' 'tmp_325' <Predicate = (!exitcond_2_3)> <Delay = 0.00>
ST_206 : Operation 1803 [1/1] (0.00ns)   --->   "%tmp_24 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %k_214_3, i32 3, i32 4)" [Group_5/sample.c:1865]   --->   Operation 1803 'partselect' 'tmp_24' <Predicate = (!exitcond_2_3)> <Delay = 0.00>
ST_206 : Operation 1804 [1/1] (0.00ns)   --->   "%newIndex2 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 1, i2 %tmp_24)" [Group_5/sample.c:1865]   --->   Operation 1804 'bitconcatenate' 'newIndex2' <Predicate = (!exitcond_2_3)> <Delay = 0.00>
ST_206 : Operation 1805 [1/1] (0.00ns)   --->   "%newIndex43_cast = zext i6 %newIndex2 to i64" [Group_5/sample.c:1865]   --->   Operation 1805 'zext' 'newIndex43_cast' <Predicate = (!exitcond_2_3)> <Delay = 0.00>
ST_206 : Operation 1806 [1/1] (0.00ns)   --->   "%A_addr_18 = getelementptr [2 x float]* %A, i64 0, i64 %newIndex43_cast" [Group_5/sample.c:1865]   --->   Operation 1806 'getelementptr' 'A_addr_18' <Predicate = (!exitcond_2_3)> <Delay = 0.00>
ST_206 : Operation 1807 [2/2] (1.75ns)   --->   "%A_load_18 = load float* %A_addr_18, align 4" [Group_5/sample.c:1865]   --->   Operation 1807 'load' 'A_load_18' <Predicate = (!exitcond_2_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_206 : Operation 1808 [1/1] (0.00ns)   --->   "%A1_addr_18 = getelementptr [2 x float]* %A1, i64 0, i64 %newIndex43_cast" [Group_5/sample.c:1865]   --->   Operation 1808 'getelementptr' 'A1_addr_18' <Predicate = (!exitcond_2_3)> <Delay = 0.00>
ST_206 : Operation 1809 [2/2] (1.75ns)   --->   "%A1_load_18 = load float* %A1_addr_18, align 4" [Group_5/sample.c:1865]   --->   Operation 1809 'load' 'A1_load_18' <Predicate = (!exitcond_2_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_206 : Operation 1810 [1/1] (0.00ns)   --->   "%A2_addr_18 = getelementptr [2 x float]* %A2, i64 0, i64 %newIndex43_cast" [Group_5/sample.c:1865]   --->   Operation 1810 'getelementptr' 'A2_addr_18' <Predicate = (!exitcond_2_3)> <Delay = 0.00>
ST_206 : Operation 1811 [2/2] (1.75ns)   --->   "%A2_load_18 = load float* %A2_addr_18, align 4" [Group_5/sample.c:1865]   --->   Operation 1811 'load' 'A2_load_18' <Predicate = (!exitcond_2_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_206 : Operation 1812 [1/1] (0.00ns)   --->   "%A3_addr_18 = getelementptr [2 x float]* %A3, i64 0, i64 %newIndex43_cast" [Group_5/sample.c:1865]   --->   Operation 1812 'getelementptr' 'A3_addr_18' <Predicate = (!exitcond_2_3)> <Delay = 0.00>
ST_206 : Operation 1813 [2/2] (1.75ns)   --->   "%A3_load_18 = load float* %A3_addr_18, align 4" [Group_5/sample.c:1865]   --->   Operation 1813 'load' 'A3_load_18' <Predicate = (!exitcond_2_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_206 : Operation 1814 [1/1] (0.00ns)   --->   "%A4_addr_18 = getelementptr [2 x float]* %A4, i64 0, i64 %newIndex43_cast" [Group_5/sample.c:1865]   --->   Operation 1814 'getelementptr' 'A4_addr_18' <Predicate = (!exitcond_2_3)> <Delay = 0.00>
ST_206 : Operation 1815 [2/2] (1.75ns)   --->   "%A4_load_18 = load float* %A4_addr_18, align 4" [Group_5/sample.c:1865]   --->   Operation 1815 'load' 'A4_load_18' <Predicate = (!exitcond_2_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_206 : Operation 1816 [1/1] (0.00ns)   --->   "%A5_addr_18 = getelementptr [2 x float]* %A5, i64 0, i64 %newIndex43_cast" [Group_5/sample.c:1865]   --->   Operation 1816 'getelementptr' 'A5_addr_18' <Predicate = (!exitcond_2_3)> <Delay = 0.00>
ST_206 : Operation 1817 [2/2] (1.75ns)   --->   "%A5_load_18 = load float* %A5_addr_18, align 4" [Group_5/sample.c:1865]   --->   Operation 1817 'load' 'A5_load_18' <Predicate = (!exitcond_2_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_206 : Operation 1818 [1/1] (0.00ns)   --->   "%A6_addr_18 = getelementptr [2 x float]* %A6, i64 0, i64 %newIndex43_cast" [Group_5/sample.c:1865]   --->   Operation 1818 'getelementptr' 'A6_addr_18' <Predicate = (!exitcond_2_3)> <Delay = 0.00>
ST_206 : Operation 1819 [2/2] (1.75ns)   --->   "%A6_load_18 = load float* %A6_addr_18, align 4" [Group_5/sample.c:1865]   --->   Operation 1819 'load' 'A6_load_18' <Predicate = (!exitcond_2_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_206 : Operation 1820 [1/1] (0.00ns)   --->   "%A7_addr_18 = getelementptr [2 x float]* %A7, i64 0, i64 %newIndex43_cast" [Group_5/sample.c:1865]   --->   Operation 1820 'getelementptr' 'A7_addr_18' <Predicate = (!exitcond_2_3)> <Delay = 0.00>
ST_206 : Operation 1821 [2/2] (1.75ns)   --->   "%A7_load_18 = load float* %A7_addr_18, align 4" [Group_5/sample.c:1865]   --->   Operation 1821 'load' 'A7_load_18' <Predicate = (!exitcond_2_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>

State 207 <SV = 16> <Delay = 3.58>
ST_207 : Operation 1822 [1/1] (0.00ns)   --->   "%tmp_103 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 1822 'specregionbegin' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_207 : Operation 1823 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 1823 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_207 : Operation 1824 [1/1] (0.00ns)   --->   "%arrayNo19 = zext i3 %tmp_325 to i64" [Group_5/sample.c:1865]   --->   Operation 1824 'zext' 'arrayNo19' <Predicate = true> <Delay = 0.00>
ST_207 : Operation 1825 [1/2] (1.75ns)   --->   "%A_load_18 = load float* %A_addr_18, align 4" [Group_5/sample.c:1865]   --->   Operation 1825 'load' 'A_load_18' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_207 : Operation 1826 [1/2] (1.75ns)   --->   "%A1_load_18 = load float* %A1_addr_18, align 4" [Group_5/sample.c:1865]   --->   Operation 1826 'load' 'A1_load_18' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_207 : Operation 1827 [1/2] (1.75ns)   --->   "%A2_load_18 = load float* %A2_addr_18, align 4" [Group_5/sample.c:1865]   --->   Operation 1827 'load' 'A2_load_18' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_207 : Operation 1828 [1/2] (1.75ns)   --->   "%A3_load_18 = load float* %A3_addr_18, align 4" [Group_5/sample.c:1865]   --->   Operation 1828 'load' 'A3_load_18' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_207 : Operation 1829 [1/2] (1.75ns)   --->   "%A4_load_18 = load float* %A4_addr_18, align 4" [Group_5/sample.c:1865]   --->   Operation 1829 'load' 'A4_load_18' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_207 : Operation 1830 [1/2] (1.75ns)   --->   "%A5_load_18 = load float* %A5_addr_18, align 4" [Group_5/sample.c:1865]   --->   Operation 1830 'load' 'A5_load_18' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_207 : Operation 1831 [1/2] (1.75ns)   --->   "%A6_load_18 = load float* %A6_addr_18, align 4" [Group_5/sample.c:1865]   --->   Operation 1831 'load' 'A6_load_18' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_207 : Operation 1832 [1/2] (1.75ns)   --->   "%A7_load_18 = load float* %A7_addr_18, align 4" [Group_5/sample.c:1865]   --->   Operation 1832 'load' 'A7_load_18' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_207 : Operation 1833 [1/1] (1.83ns)   --->   "%tmp_296 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_18, float %A1_load_18, float %A2_load_18, float %A3_load_18, float %A4_load_18, float %A5_load_18, float %A6_load_18, float %A7_load_18, i64 %arrayNo19)" [Group_5/sample.c:1865]   --->   Operation 1833 'mux' 'tmp_296' <Predicate = true> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 1834 [1/1] (0.00ns)   --->   "%empty_78 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_103)" [Group_5/sample.c:1870]   --->   Operation 1834 'specregionend' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_207 : Operation 1835 [1/1] (0.00ns)   --->   "br label %.preheader12" [Group_5/sample.c:1865]   --->   Operation 1835 'br' <Predicate = true> <Delay = 0.00>

State 208 <SV = 16> <Delay = 1.35>
ST_208 : Operation 1836 [1/1] (0.00ns)   --->   "%j_14_2_3 = or i4 %tmp_291, 4" [Group_5/sample.c:1860]   --->   Operation 1836 'or' 'j_14_2_3' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 1837 [1/1] (1.35ns)   --->   "br label %.preheader11" [Group_5/sample.c:1860]   --->   Operation 1837 'br' <Predicate = true> <Delay = 1.35>

State 209 <SV = 17> <Delay = 4.30>
ST_209 : Operation 1838 [1/1] (0.00ns)   --->   "%sum1_2_4 = phi float [ %sum_1_2_4, %39 ], [ 0xBFA3F6A9E0000000, %36 ]" [Group_5/sample.c:1869]   --->   Operation 1838 'phi' 'sum1_2_4' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 1839 [1/1] (0.00ns)   --->   "%k_214_4 = phi i5 [ %k_2_2_4, %39 ], [ 0, %36 ]" [Group_5/sample.c:1865]   --->   Operation 1839 'phi' 'k_214_4' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 1840 [1/1] (1.21ns)   --->   "%exitcond_2_4 = icmp eq i5 %k_214_4, -16" [Group_5/sample.c:1865]   --->   Operation 1840 'icmp' 'exitcond_2_4' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 1841 [1/1] (0.00ns)   --->   "%empty_79 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 1841 'speclooptripcount' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 1842 [1/1] (1.54ns)   --->   "%k_2_2_4 = add i5 %k_214_4, 1" [Group_5/sample.c:1865]   --->   Operation 1842 'add' 'k_2_2_4' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 1843 [1/1] (0.00ns)   --->   "br i1 %exitcond_2_4, label %38, label %39" [Group_5/sample.c:1865]   --->   Operation 1843 'br' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 1844 [1/1] (0.00ns)   --->   "%tmp_332 = trunc i5 %k_214_4 to i4" [Group_5/sample.c:1865]   --->   Operation 1844 'trunc' 'tmp_332' <Predicate = (!exitcond_2_4)> <Delay = 0.00>
ST_209 : Operation 1845 [1/1] (0.00ns)   --->   "%tmp_333 = trunc i5 %k_214_4 to i3" [Group_5/sample.c:1865]   --->   Operation 1845 'trunc' 'tmp_333' <Predicate = (!exitcond_2_4)> <Delay = 0.00>
ST_209 : Operation 1846 [1/1] (0.00ns)   --->   "%tmp_25 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %k_214_4, i32 3, i32 4)" [Group_5/sample.c:1865]   --->   Operation 1846 'partselect' 'tmp_25' <Predicate = (!exitcond_2_4)> <Delay = 0.00>
ST_209 : Operation 1847 [1/1] (0.00ns)   --->   "%newIndex5 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 1, i2 %tmp_25)" [Group_5/sample.c:1865]   --->   Operation 1847 'bitconcatenate' 'newIndex5' <Predicate = (!exitcond_2_4)> <Delay = 0.00>
ST_209 : Operation 1848 [1/1] (0.00ns)   --->   "%newIndex50_cast = zext i6 %newIndex5 to i64" [Group_5/sample.c:1865]   --->   Operation 1848 'zext' 'newIndex50_cast' <Predicate = (!exitcond_2_4)> <Delay = 0.00>
ST_209 : Operation 1849 [1/1] (0.00ns)   --->   "%A_addr_21 = getelementptr [2 x float]* %A, i64 0, i64 %newIndex50_cast" [Group_5/sample.c:1865]   --->   Operation 1849 'getelementptr' 'A_addr_21' <Predicate = (!exitcond_2_4)> <Delay = 0.00>
ST_209 : Operation 1850 [2/2] (1.75ns)   --->   "%A_load_21 = load float* %A_addr_21, align 4" [Group_5/sample.c:1865]   --->   Operation 1850 'load' 'A_load_21' <Predicate = (!exitcond_2_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_209 : Operation 1851 [1/1] (0.00ns)   --->   "%A1_addr_21 = getelementptr [2 x float]* %A1, i64 0, i64 %newIndex50_cast" [Group_5/sample.c:1865]   --->   Operation 1851 'getelementptr' 'A1_addr_21' <Predicate = (!exitcond_2_4)> <Delay = 0.00>
ST_209 : Operation 1852 [2/2] (1.75ns)   --->   "%A1_load_21 = load float* %A1_addr_21, align 4" [Group_5/sample.c:1865]   --->   Operation 1852 'load' 'A1_load_21' <Predicate = (!exitcond_2_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_209 : Operation 1853 [1/1] (0.00ns)   --->   "%A2_addr_21 = getelementptr [2 x float]* %A2, i64 0, i64 %newIndex50_cast" [Group_5/sample.c:1865]   --->   Operation 1853 'getelementptr' 'A2_addr_21' <Predicate = (!exitcond_2_4)> <Delay = 0.00>
ST_209 : Operation 1854 [2/2] (1.75ns)   --->   "%A2_load_21 = load float* %A2_addr_21, align 4" [Group_5/sample.c:1865]   --->   Operation 1854 'load' 'A2_load_21' <Predicate = (!exitcond_2_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_209 : Operation 1855 [1/1] (0.00ns)   --->   "%A3_addr_21 = getelementptr [2 x float]* %A3, i64 0, i64 %newIndex50_cast" [Group_5/sample.c:1865]   --->   Operation 1855 'getelementptr' 'A3_addr_21' <Predicate = (!exitcond_2_4)> <Delay = 0.00>
ST_209 : Operation 1856 [2/2] (1.75ns)   --->   "%A3_load_21 = load float* %A3_addr_21, align 4" [Group_5/sample.c:1865]   --->   Operation 1856 'load' 'A3_load_21' <Predicate = (!exitcond_2_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_209 : Operation 1857 [1/1] (0.00ns)   --->   "%A4_addr_21 = getelementptr [2 x float]* %A4, i64 0, i64 %newIndex50_cast" [Group_5/sample.c:1865]   --->   Operation 1857 'getelementptr' 'A4_addr_21' <Predicate = (!exitcond_2_4)> <Delay = 0.00>
ST_209 : Operation 1858 [2/2] (1.75ns)   --->   "%A4_load_21 = load float* %A4_addr_21, align 4" [Group_5/sample.c:1865]   --->   Operation 1858 'load' 'A4_load_21' <Predicate = (!exitcond_2_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_209 : Operation 1859 [1/1] (0.00ns)   --->   "%A5_addr_21 = getelementptr [2 x float]* %A5, i64 0, i64 %newIndex50_cast" [Group_5/sample.c:1865]   --->   Operation 1859 'getelementptr' 'A5_addr_21' <Predicate = (!exitcond_2_4)> <Delay = 0.00>
ST_209 : Operation 1860 [2/2] (1.75ns)   --->   "%A5_load_21 = load float* %A5_addr_21, align 4" [Group_5/sample.c:1865]   --->   Operation 1860 'load' 'A5_load_21' <Predicate = (!exitcond_2_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_209 : Operation 1861 [1/1] (0.00ns)   --->   "%A6_addr_21 = getelementptr [2 x float]* %A6, i64 0, i64 %newIndex50_cast" [Group_5/sample.c:1865]   --->   Operation 1861 'getelementptr' 'A6_addr_21' <Predicate = (!exitcond_2_4)> <Delay = 0.00>
ST_209 : Operation 1862 [2/2] (1.75ns)   --->   "%A6_load_21 = load float* %A6_addr_21, align 4" [Group_5/sample.c:1865]   --->   Operation 1862 'load' 'A6_load_21' <Predicate = (!exitcond_2_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_209 : Operation 1863 [1/1] (0.00ns)   --->   "%A7_addr_21 = getelementptr [2 x float]* %A7, i64 0, i64 %newIndex50_cast" [Group_5/sample.c:1865]   --->   Operation 1863 'getelementptr' 'A7_addr_21' <Predicate = (!exitcond_2_4)> <Delay = 0.00>
ST_209 : Operation 1864 [2/2] (1.75ns)   --->   "%A7_load_21 = load float* %A7_addr_21, align 4" [Group_5/sample.c:1865]   --->   Operation 1864 'load' 'A7_load_21' <Predicate = (!exitcond_2_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_209 : Operation 1865 [1/1] (1.49ns)   --->   "%sum8_2_4 = add i4 %j_14_2_3, %tmp_332" [Group_5/sample.c:1860]   --->   Operation 1865 'add' 'sum8_2_4' <Predicate = (!exitcond_2_4)> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 1866 [1/1] (0.80ns)   --->   "%arrayNo_trunc6 = xor i3 %tmp_333, -4" [Group_5/sample.c:1865]   --->   Operation 1866 'xor' 'arrayNo_trunc6' <Predicate = (!exitcond_2_4)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 1867 [1/1] (0.00ns)   --->   "%tmp_334 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %sum8_2_4, i32 3)" [Group_5/sample.c:1860]   --->   Operation 1867 'bitselect' 'tmp_334' <Predicate = (!exitcond_2_4)> <Delay = 0.00>
ST_209 : Operation 1868 [1/1] (0.00ns)   --->   "%tmp_125 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %arrayNo_trunc6, i1 %tmp_334)" [Group_5/sample.c:1865]   --->   Operation 1868 'bitconcatenate' 'tmp_125' <Predicate = (!exitcond_2_4)> <Delay = 0.00>
ST_209 : Operation 1869 [1/1] (1.21ns)   --->   "%tmp_i11 = icmp eq i4 %tmp_125, 0" [Group_5/sample.c:1865]   --->   Operation 1869 'icmp' 'tmp_i11' <Predicate = (!exitcond_2_4)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 1870 [1/1] (0.00ns) (grouped into LUT with out node tmp_617_i11)   --->   "%tmp_i11_80 = select i1 %tmp_i11, float 0x3F93ED63C0000000, float 0x3FE29BDA40000000" [Group_5/sample.c:1865]   --->   Operation 1870 'select' 'tmp_i11_80' <Predicate = (!exitcond_2_4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_209 : Operation 1871 [1/1] (1.21ns)   --->   "%tmp_614_i11 = icmp eq i4 %tmp_125, 1" [Group_5/sample.c:1865]   --->   Operation 1871 'icmp' 'tmp_614_i11' <Predicate = (!exitcond_2_4)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 1872 [1/1] (1.21ns)   --->   "%tmp_616_i11 = icmp eq i4 %tmp_125, 2" [Group_5/sample.c:1865]   --->   Operation 1872 'icmp' 'tmp_616_i11' <Predicate = (!exitcond_2_4)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 1873 [1/1] (0.00ns) (grouped into LUT with out node tmp_617_i11)   --->   "%tmp_615_i11 = select i1 %tmp_616_i11, float 0x3FE2372C60000000, float 0x3FE09868E0000000" [Group_5/sample.c:1865]   --->   Operation 1873 'select' 'tmp_615_i11' <Predicate = (!exitcond_2_4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_209 : Operation 1874 [1/1] (0.00ns) (grouped into LUT with out node tmp_617_i11)   --->   "%tmp_204 = or i1 %tmp_616_i11, %tmp_614_i11" [Group_5/sample.c:1865]   --->   Operation 1874 'or' 'tmp_204' <Predicate = (!exitcond_2_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 1875 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_617_i11 = select i1 %tmp_204, float %tmp_615_i11, float %tmp_i11_80" [Group_5/sample.c:1865]   --->   Operation 1875 'select' 'tmp_617_i11' <Predicate = (!exitcond_2_4)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_209 : Operation 1876 [1/1] (1.21ns)   --->   "%tmp_618_i11 = icmp eq i4 %tmp_125, 3" [Group_5/sample.c:1865]   --->   Operation 1876 'icmp' 'tmp_618_i11' <Predicate = (!exitcond_2_4)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 1877 [1/1] (1.21ns)   --->   "%tmp_620_i11 = icmp eq i4 %tmp_125, 4" [Group_5/sample.c:1865]   --->   Operation 1877 'icmp' 'tmp_620_i11' <Predicate = (!exitcond_2_4)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 1878 [1/1] (0.00ns) (grouped into LUT with out node tmp_621_i11)   --->   "%tmp_619_i11 = select i1 %tmp_620_i11, float 0x3FE06178C0000000, float 0x3FB370E260000000" [Group_5/sample.c:1865]   --->   Operation 1878 'select' 'tmp_619_i11' <Predicate = (!exitcond_2_4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_209 : Operation 1879 [1/1] (0.00ns) (grouped into LUT with out node tmp_621_i11)   --->   "%tmp_205 = or i1 %tmp_620_i11, %tmp_618_i11" [Group_5/sample.c:1865]   --->   Operation 1879 'or' 'tmp_205' <Predicate = (!exitcond_2_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 1880 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_621_i11 = select i1 %tmp_205, float %tmp_619_i11, float %tmp_617_i11" [Group_5/sample.c:1865]   --->   Operation 1880 'select' 'tmp_621_i11' <Predicate = (!exitcond_2_4)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_209 : Operation 1881 [1/1] (1.21ns)   --->   "%tmp_622_i11 = icmp eq i4 %tmp_125, 5" [Group_5/sample.c:1865]   --->   Operation 1881 'icmp' 'tmp_622_i11' <Predicate = (!exitcond_2_4)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 1882 [1/1] (1.21ns)   --->   "%tmp_624_i11 = icmp eq i4 %tmp_125, 6" [Group_5/sample.c:1865]   --->   Operation 1882 'icmp' 'tmp_624_i11' <Predicate = (!exitcond_2_4)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 1883 [1/1] (1.21ns)   --->   "%tmp_626_i11 = icmp eq i4 %tmp_125, 7" [Group_5/sample.c:1865]   --->   Operation 1883 'icmp' 'tmp_626_i11' <Predicate = (!exitcond_2_4)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 1884 [1/1] (1.21ns)   --->   "%tmp_628_i11 = icmp eq i4 %tmp_125, -8" [Group_5/sample.c:1865]   --->   Operation 1884 'icmp' 'tmp_628_i11' <Predicate = (!exitcond_2_4)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 210 <SV = 18> <Delay = 4.00>
ST_210 : Operation 1885 [1/1] (0.00ns)   --->   "%arrayNo22 = zext i3 %tmp_333 to i64" [Group_5/sample.c:1865]   --->   Operation 1885 'zext' 'arrayNo22' <Predicate = (!exitcond_2_4)> <Delay = 0.00>
ST_210 : Operation 1886 [1/2] (1.75ns)   --->   "%A_load_21 = load float* %A_addr_21, align 4" [Group_5/sample.c:1865]   --->   Operation 1886 'load' 'A_load_21' <Predicate = (!exitcond_2_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_210 : Operation 1887 [1/2] (1.75ns)   --->   "%A1_load_21 = load float* %A1_addr_21, align 4" [Group_5/sample.c:1865]   --->   Operation 1887 'load' 'A1_load_21' <Predicate = (!exitcond_2_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_210 : Operation 1888 [1/2] (1.75ns)   --->   "%A2_load_21 = load float* %A2_addr_21, align 4" [Group_5/sample.c:1865]   --->   Operation 1888 'load' 'A2_load_21' <Predicate = (!exitcond_2_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_210 : Operation 1889 [1/2] (1.75ns)   --->   "%A3_load_21 = load float* %A3_addr_21, align 4" [Group_5/sample.c:1865]   --->   Operation 1889 'load' 'A3_load_21' <Predicate = (!exitcond_2_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_210 : Operation 1890 [1/2] (1.75ns)   --->   "%A4_load_21 = load float* %A4_addr_21, align 4" [Group_5/sample.c:1865]   --->   Operation 1890 'load' 'A4_load_21' <Predicate = (!exitcond_2_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_210 : Operation 1891 [1/2] (1.75ns)   --->   "%A5_load_21 = load float* %A5_addr_21, align 4" [Group_5/sample.c:1865]   --->   Operation 1891 'load' 'A5_load_21' <Predicate = (!exitcond_2_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_210 : Operation 1892 [1/2] (1.75ns)   --->   "%A6_load_21 = load float* %A6_addr_21, align 4" [Group_5/sample.c:1865]   --->   Operation 1892 'load' 'A6_load_21' <Predicate = (!exitcond_2_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_210 : Operation 1893 [1/2] (1.75ns)   --->   "%A7_load_21 = load float* %A7_addr_21, align 4" [Group_5/sample.c:1865]   --->   Operation 1893 'load' 'A7_load_21' <Predicate = (!exitcond_2_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_210 : Operation 1894 [1/1] (1.83ns)   --->   "%tmp_203 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_21, float %A1_load_21, float %A2_load_21, float %A3_load_21, float %A4_load_21, float %A5_load_21, float %A6_load_21, float %A7_load_21, i64 %arrayNo22)" [Group_5/sample.c:1865]   --->   Operation 1894 'mux' 'tmp_203' <Predicate = (!exitcond_2_4)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 1895 [1/1] (0.00ns) (grouped into LUT with out node tmp_625_i11)   --->   "%tmp_623_i11 = select i1 %tmp_624_i11, float 0xBFD3EDED60000000, float 0xBFE455C440000000" [Group_5/sample.c:1865]   --->   Operation 1895 'select' 'tmp_623_i11' <Predicate = (!exitcond_2_4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_210 : Operation 1896 [1/1] (0.00ns) (grouped into LUT with out node tmp_625_i11)   --->   "%tmp_206 = or i1 %tmp_624_i11, %tmp_622_i11" [Group_5/sample.c:1865]   --->   Operation 1896 'or' 'tmp_206' <Predicate = (!exitcond_2_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 1897 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_625_i11 = select i1 %tmp_206, float %tmp_623_i11, float %tmp_621_i11" [Group_5/sample.c:1865]   --->   Operation 1897 'select' 'tmp_625_i11' <Predicate = (!exitcond_2_4)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_210 : Operation 1898 [1/1] (0.00ns) (grouped into LUT with out node tmp_629_i11)   --->   "%tmp_627_i11 = select i1 %tmp_628_i11, float 0xBFD2F8EFE0000000, float 0x3FCDFB8E80000000" [Group_5/sample.c:1865]   --->   Operation 1898 'select' 'tmp_627_i11' <Predicate = (!exitcond_2_4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_210 : Operation 1899 [1/1] (0.00ns) (grouped into LUT with out node tmp_629_i11)   --->   "%tmp_207 = or i1 %tmp_628_i11, %tmp_626_i11" [Group_5/sample.c:1865]   --->   Operation 1899 'or' 'tmp_207' <Predicate = (!exitcond_2_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 1900 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_629_i11 = select i1 %tmp_207, float %tmp_627_i11, float %tmp_625_i11" [Group_5/sample.c:1865]   --->   Operation 1900 'select' 'tmp_629_i11' <Predicate = (!exitcond_2_4)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_210 : Operation 1901 [1/1] (1.21ns)   --->   "%tmp_630_i11 = icmp eq i4 %tmp_125, -7" [Group_5/sample.c:1865]   --->   Operation 1901 'icmp' 'tmp_630_i11' <Predicate = (!exitcond_2_4)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 1902 [1/1] (1.21ns)   --->   "%tmp_632_i11 = icmp eq i4 %tmp_125, -6" [Group_5/sample.c:1865]   --->   Operation 1902 'icmp' 'tmp_632_i11' <Predicate = (!exitcond_2_4)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 1903 [1/1] (0.00ns) (grouped into LUT with out node tmp_633_i11)   --->   "%tmp_631_i11 = select i1 %tmp_632_i11, float 0x3FD20F95C0000000, float 0xBFDD914080000000" [Group_5/sample.c:1865]   --->   Operation 1903 'select' 'tmp_631_i11' <Predicate = (!exitcond_2_4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_210 : Operation 1904 [1/1] (0.00ns) (grouped into LUT with out node tmp_633_i11)   --->   "%tmp_208 = or i1 %tmp_632_i11, %tmp_630_i11" [Group_5/sample.c:1865]   --->   Operation 1904 'or' 'tmp_208' <Predicate = (!exitcond_2_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 1905 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_633_i11 = select i1 %tmp_208, float %tmp_631_i11, float %tmp_629_i11" [Group_5/sample.c:1865]   --->   Operation 1905 'select' 'tmp_633_i11' <Predicate = (!exitcond_2_4)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_210 : Operation 1906 [1/1] (1.21ns)   --->   "%tmp_634_i11 = icmp eq i4 %tmp_125, -5" [Group_5/sample.c:1865]   --->   Operation 1906 'icmp' 'tmp_634_i11' <Predicate = (!exitcond_2_4)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 1907 [1/1] (1.21ns)   --->   "%tmp_636_i11 = icmp eq i4 %tmp_125, -4" [Group_5/sample.c:1865]   --->   Operation 1907 'icmp' 'tmp_636_i11' <Predicate = (!exitcond_2_4)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 1908 [1/1] (0.00ns) (grouped into LUT with out node tmp_637_i11)   --->   "%tmp_635_i11 = select i1 %tmp_636_i11, float 0x3FA2D46C60000000, float 0x3FC703A460000000" [Group_5/sample.c:1865]   --->   Operation 1908 'select' 'tmp_635_i11' <Predicate = (!exitcond_2_4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_210 : Operation 1909 [1/1] (0.00ns) (grouped into LUT with out node tmp_637_i11)   --->   "%tmp_209 = or i1 %tmp_636_i11, %tmp_634_i11" [Group_5/sample.c:1865]   --->   Operation 1909 'or' 'tmp_209' <Predicate = (!exitcond_2_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 1910 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_637_i11 = select i1 %tmp_209, float %tmp_635_i11, float %tmp_633_i11" [Group_5/sample.c:1865]   --->   Operation 1910 'select' 'tmp_637_i11' <Predicate = (!exitcond_2_4)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_210 : Operation 1911 [1/1] (1.21ns)   --->   "%tmp_638_i11 = icmp eq i4 %tmp_125, -3" [Group_5/sample.c:1865]   --->   Operation 1911 'icmp' 'tmp_638_i11' <Predicate = (!exitcond_2_4)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 1912 [1/1] (1.21ns)   --->   "%tmp_640_i11 = icmp eq i4 %tmp_125, -2" [Group_5/sample.c:1865]   --->   Operation 1912 'icmp' 'tmp_640_i11' <Predicate = (!exitcond_2_4)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 1913 [1/1] (0.00ns) (grouped into LUT with out node merge_i11)   --->   "%tmp_639_i11 = select i1 %tmp_640_i11, float 0xBFAD0FAD80000000, float 0x3FDC5862A0000000" [Group_5/sample.c:1865]   --->   Operation 1913 'select' 'tmp_639_i11' <Predicate = (!exitcond_2_4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_210 : Operation 1914 [1/1] (0.00ns) (grouped into LUT with out node merge_i11)   --->   "%tmp_210 = or i1 %tmp_640_i11, %tmp_638_i11" [Group_5/sample.c:1865]   --->   Operation 1914 'or' 'tmp_210' <Predicate = (!exitcond_2_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 1915 [1/1] (0.80ns) (out node of the LUT)   --->   "%merge_i11 = select i1 %tmp_210, float %tmp_639_i11, float %tmp_637_i11" [Group_5/sample.c:1865]   --->   Operation 1915 'select' 'merge_i11' <Predicate = (!exitcond_2_4)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 211 <SV = 19> <Delay = 3.65>
ST_211 : Operation 1916 [5/5] (3.65ns)   --->   "%tmp_36_2_4 = fmul float %tmp_203, %merge_i11" [Group_5/sample.c:1869]   --->   Operation 1916 'fmul' 'tmp_36_2_4' <Predicate = (!exitcond_2_4)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 20> <Delay = 3.65>
ST_212 : Operation 1917 [4/5] (3.65ns)   --->   "%tmp_36_2_4 = fmul float %tmp_203, %merge_i11" [Group_5/sample.c:1869]   --->   Operation 1917 'fmul' 'tmp_36_2_4' <Predicate = (!exitcond_2_4)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 213 <SV = 21> <Delay = 3.65>
ST_213 : Operation 1918 [3/5] (3.65ns)   --->   "%tmp_36_2_4 = fmul float %tmp_203, %merge_i11" [Group_5/sample.c:1869]   --->   Operation 1918 'fmul' 'tmp_36_2_4' <Predicate = (!exitcond_2_4)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 214 <SV = 22> <Delay = 3.65>
ST_214 : Operation 1919 [2/5] (3.65ns)   --->   "%tmp_36_2_4 = fmul float %tmp_203, %merge_i11" [Group_5/sample.c:1869]   --->   Operation 1919 'fmul' 'tmp_36_2_4' <Predicate = (!exitcond_2_4)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 215 <SV = 23> <Delay = 3.65>
ST_215 : Operation 1920 [1/5] (3.65ns)   --->   "%tmp_36_2_4 = fmul float %tmp_203, %merge_i11" [Group_5/sample.c:1869]   --->   Operation 1920 'fmul' 'tmp_36_2_4' <Predicate = (!exitcond_2_4)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 216 <SV = 24> <Delay = 3.29>
ST_216 : Operation 1921 [8/8] (3.29ns)   --->   "%sum_1_2_4 = fadd float %sum1_2_4, %tmp_36_2_4" [Group_5/sample.c:1869]   --->   Operation 1921 'fadd' 'sum_1_2_4' <Predicate = (!exitcond_2_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 217 <SV = 25> <Delay = 3.29>
ST_217 : Operation 1922 [7/8] (3.29ns)   --->   "%sum_1_2_4 = fadd float %sum1_2_4, %tmp_36_2_4" [Group_5/sample.c:1869]   --->   Operation 1922 'fadd' 'sum_1_2_4' <Predicate = (!exitcond_2_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 218 <SV = 26> <Delay = 3.29>
ST_218 : Operation 1923 [6/8] (3.29ns)   --->   "%sum_1_2_4 = fadd float %sum1_2_4, %tmp_36_2_4" [Group_5/sample.c:1869]   --->   Operation 1923 'fadd' 'sum_1_2_4' <Predicate = (!exitcond_2_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 219 <SV = 27> <Delay = 3.29>
ST_219 : Operation 1924 [5/8] (3.29ns)   --->   "%sum_1_2_4 = fadd float %sum1_2_4, %tmp_36_2_4" [Group_5/sample.c:1869]   --->   Operation 1924 'fadd' 'sum_1_2_4' <Predicate = (!exitcond_2_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 28> <Delay = 3.29>
ST_220 : Operation 1925 [4/8] (3.29ns)   --->   "%sum_1_2_4 = fadd float %sum1_2_4, %tmp_36_2_4" [Group_5/sample.c:1869]   --->   Operation 1925 'fadd' 'sum_1_2_4' <Predicate = (!exitcond_2_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 221 <SV = 29> <Delay = 3.29>
ST_221 : Operation 1926 [3/8] (3.29ns)   --->   "%sum_1_2_4 = fadd float %sum1_2_4, %tmp_36_2_4" [Group_5/sample.c:1869]   --->   Operation 1926 'fadd' 'sum_1_2_4' <Predicate = (!exitcond_2_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 222 <SV = 30> <Delay = 3.29>
ST_222 : Operation 1927 [2/8] (3.29ns)   --->   "%sum_1_2_4 = fadd float %sum1_2_4, %tmp_36_2_4" [Group_5/sample.c:1869]   --->   Operation 1927 'fadd' 'sum_1_2_4' <Predicate = (!exitcond_2_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 223 <SV = 31> <Delay = 3.29>
ST_223 : Operation 1928 [1/1] (0.00ns)   --->   "%tmp_121 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 1928 'specregionbegin' 'tmp_121' <Predicate = (!exitcond_2_4)> <Delay = 0.00>
ST_223 : Operation 1929 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 1929 'specpipeline' <Predicate = (!exitcond_2_4)> <Delay = 0.00>
ST_223 : Operation 1930 [1/8] (3.29ns)   --->   "%sum_1_2_4 = fadd float %sum1_2_4, %tmp_36_2_4" [Group_5/sample.c:1869]   --->   Operation 1930 'fadd' 'sum_1_2_4' <Predicate = (!exitcond_2_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 1931 [1/1] (0.00ns)   --->   "%empty_81 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_121)" [Group_5/sample.c:1870]   --->   Operation 1931 'specregionend' 'empty_81' <Predicate = (!exitcond_2_4)> <Delay = 0.00>
ST_223 : Operation 1932 [1/1] (0.00ns)   --->   "br label %.preheader11" [Group_5/sample.c:1865]   --->   Operation 1932 'br' <Predicate = (!exitcond_2_4)> <Delay = 0.00>

State 224 <SV = 18> <Delay = 1.75>
ST_224 : Operation 1933 [1/1] (1.75ns)   --->   "store float %sum1_2_4, float* %C_addr_2, align 4" [Group_5/sample.c:1871]   --->   Operation 1933 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_224 : Operation 1934 [1/1] (0.00ns)   --->   "%j_14_2_4 = or i4 %tmp_291, 5" [Group_5/sample.c:1860]   --->   Operation 1934 'or' 'j_14_2_4' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 1935 [1/1] (1.35ns)   --->   "br label %.preheader10" [Group_5/sample.c:1860]   --->   Operation 1935 'br' <Predicate = true> <Delay = 1.35>

State 225 <SV = 19> <Delay = 4.30>
ST_225 : Operation 1936 [1/1] (0.00ns)   --->   "%sum1_2_5 = phi float [ %sum_1_2_5, %41 ], [ 0xBFA3F6A9E0000000, %38 ]" [Group_5/sample.c:1869]   --->   Operation 1936 'phi' 'sum1_2_5' <Predicate = true> <Delay = 0.00>
ST_225 : Operation 1937 [1/1] (0.00ns)   --->   "%k_214_5 = phi i5 [ %k_2_2_5, %41 ], [ 0, %38 ]" [Group_5/sample.c:1865]   --->   Operation 1937 'phi' 'k_214_5' <Predicate = true> <Delay = 0.00>
ST_225 : Operation 1938 [1/1] (1.21ns)   --->   "%exitcond_2_5 = icmp eq i5 %k_214_5, -16" [Group_5/sample.c:1865]   --->   Operation 1938 'icmp' 'exitcond_2_5' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 1939 [1/1] (0.00ns)   --->   "%empty_82 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 1939 'speclooptripcount' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_225 : Operation 1940 [1/1] (1.54ns)   --->   "%k_2_2_5 = add i5 %k_214_5, 1" [Group_5/sample.c:1865]   --->   Operation 1940 'add' 'k_2_2_5' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 1941 [1/1] (0.00ns)   --->   "br i1 %exitcond_2_5, label %40, label %41" [Group_5/sample.c:1865]   --->   Operation 1941 'br' <Predicate = true> <Delay = 0.00>
ST_225 : Operation 1942 [1/1] (0.00ns)   --->   "%tmp_342 = trunc i5 %k_214_5 to i4" [Group_5/sample.c:1865]   --->   Operation 1942 'trunc' 'tmp_342' <Predicate = (!exitcond_2_5)> <Delay = 0.00>
ST_225 : Operation 1943 [1/1] (0.00ns)   --->   "%tmp_343 = trunc i5 %k_214_5 to i3" [Group_5/sample.c:1865]   --->   Operation 1943 'trunc' 'tmp_343' <Predicate = (!exitcond_2_5)> <Delay = 0.00>
ST_225 : Operation 1944 [1/1] (0.00ns)   --->   "%tmp_26 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %k_214_5, i32 3, i32 4)" [Group_5/sample.c:1865]   --->   Operation 1944 'partselect' 'tmp_26' <Predicate = (!exitcond_2_5)> <Delay = 0.00>
ST_225 : Operation 1945 [1/1] (0.00ns)   --->   "%newIndex9 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 1, i2 %tmp_26)" [Group_5/sample.c:1865]   --->   Operation 1945 'bitconcatenate' 'newIndex9' <Predicate = (!exitcond_2_5)> <Delay = 0.00>
ST_225 : Operation 1946 [1/1] (0.00ns)   --->   "%newIndex56_cast = zext i6 %newIndex9 to i64" [Group_5/sample.c:1865]   --->   Operation 1946 'zext' 'newIndex56_cast' <Predicate = (!exitcond_2_5)> <Delay = 0.00>
ST_225 : Operation 1947 [1/1] (0.00ns)   --->   "%A_addr_24 = getelementptr [2 x float]* %A, i64 0, i64 %newIndex56_cast" [Group_5/sample.c:1865]   --->   Operation 1947 'getelementptr' 'A_addr_24' <Predicate = (!exitcond_2_5)> <Delay = 0.00>
ST_225 : Operation 1948 [2/2] (1.75ns)   --->   "%A_load_24 = load float* %A_addr_24, align 4" [Group_5/sample.c:1865]   --->   Operation 1948 'load' 'A_load_24' <Predicate = (!exitcond_2_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_225 : Operation 1949 [1/1] (0.00ns)   --->   "%A1_addr_24 = getelementptr [2 x float]* %A1, i64 0, i64 %newIndex56_cast" [Group_5/sample.c:1865]   --->   Operation 1949 'getelementptr' 'A1_addr_24' <Predicate = (!exitcond_2_5)> <Delay = 0.00>
ST_225 : Operation 1950 [2/2] (1.75ns)   --->   "%A1_load_24 = load float* %A1_addr_24, align 4" [Group_5/sample.c:1865]   --->   Operation 1950 'load' 'A1_load_24' <Predicate = (!exitcond_2_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_225 : Operation 1951 [1/1] (0.00ns)   --->   "%A2_addr_24 = getelementptr [2 x float]* %A2, i64 0, i64 %newIndex56_cast" [Group_5/sample.c:1865]   --->   Operation 1951 'getelementptr' 'A2_addr_24' <Predicate = (!exitcond_2_5)> <Delay = 0.00>
ST_225 : Operation 1952 [2/2] (1.75ns)   --->   "%A2_load_24 = load float* %A2_addr_24, align 4" [Group_5/sample.c:1865]   --->   Operation 1952 'load' 'A2_load_24' <Predicate = (!exitcond_2_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_225 : Operation 1953 [1/1] (0.00ns)   --->   "%A3_addr_24 = getelementptr [2 x float]* %A3, i64 0, i64 %newIndex56_cast" [Group_5/sample.c:1865]   --->   Operation 1953 'getelementptr' 'A3_addr_24' <Predicate = (!exitcond_2_5)> <Delay = 0.00>
ST_225 : Operation 1954 [2/2] (1.75ns)   --->   "%A3_load_24 = load float* %A3_addr_24, align 4" [Group_5/sample.c:1865]   --->   Operation 1954 'load' 'A3_load_24' <Predicate = (!exitcond_2_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_225 : Operation 1955 [1/1] (0.00ns)   --->   "%A4_addr_24 = getelementptr [2 x float]* %A4, i64 0, i64 %newIndex56_cast" [Group_5/sample.c:1865]   --->   Operation 1955 'getelementptr' 'A4_addr_24' <Predicate = (!exitcond_2_5)> <Delay = 0.00>
ST_225 : Operation 1956 [2/2] (1.75ns)   --->   "%A4_load_24 = load float* %A4_addr_24, align 4" [Group_5/sample.c:1865]   --->   Operation 1956 'load' 'A4_load_24' <Predicate = (!exitcond_2_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_225 : Operation 1957 [1/1] (0.00ns)   --->   "%A5_addr_24 = getelementptr [2 x float]* %A5, i64 0, i64 %newIndex56_cast" [Group_5/sample.c:1865]   --->   Operation 1957 'getelementptr' 'A5_addr_24' <Predicate = (!exitcond_2_5)> <Delay = 0.00>
ST_225 : Operation 1958 [2/2] (1.75ns)   --->   "%A5_load_24 = load float* %A5_addr_24, align 4" [Group_5/sample.c:1865]   --->   Operation 1958 'load' 'A5_load_24' <Predicate = (!exitcond_2_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_225 : Operation 1959 [1/1] (0.00ns)   --->   "%A6_addr_24 = getelementptr [2 x float]* %A6, i64 0, i64 %newIndex56_cast" [Group_5/sample.c:1865]   --->   Operation 1959 'getelementptr' 'A6_addr_24' <Predicate = (!exitcond_2_5)> <Delay = 0.00>
ST_225 : Operation 1960 [2/2] (1.75ns)   --->   "%A6_load_24 = load float* %A6_addr_24, align 4" [Group_5/sample.c:1865]   --->   Operation 1960 'load' 'A6_load_24' <Predicate = (!exitcond_2_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_225 : Operation 1961 [1/1] (0.00ns)   --->   "%A7_addr_24 = getelementptr [2 x float]* %A7, i64 0, i64 %newIndex56_cast" [Group_5/sample.c:1865]   --->   Operation 1961 'getelementptr' 'A7_addr_24' <Predicate = (!exitcond_2_5)> <Delay = 0.00>
ST_225 : Operation 1962 [2/2] (1.75ns)   --->   "%A7_load_24 = load float* %A7_addr_24, align 4" [Group_5/sample.c:1865]   --->   Operation 1962 'load' 'A7_load_24' <Predicate = (!exitcond_2_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_225 : Operation 1963 [1/1] (1.49ns)   --->   "%sum8_2_5 = add i4 %j_14_2_4, %tmp_342" [Group_5/sample.c:1860]   --->   Operation 1963 'add' 'sum8_2_5' <Predicate = (!exitcond_2_5)> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 1964 [1/1] (1.34ns)   --->   "%arrayNo_trunc9 = add i3 -3, %tmp_343" [Group_5/sample.c:1865]   --->   Operation 1964 'add' 'arrayNo_trunc9' <Predicate = (!exitcond_2_5)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 1965 [1/1] (0.00ns)   --->   "%tmp_344 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %sum8_2_5, i32 3)" [Group_5/sample.c:1860]   --->   Operation 1965 'bitselect' 'tmp_344' <Predicate = (!exitcond_2_5)> <Delay = 0.00>
ST_225 : Operation 1966 [1/1] (0.00ns)   --->   "%tmp_143 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %arrayNo_trunc9, i1 %tmp_344)" [Group_5/sample.c:1865]   --->   Operation 1966 'bitconcatenate' 'tmp_143' <Predicate = (!exitcond_2_5)> <Delay = 0.00>
ST_225 : Operation 1967 [1/1] (1.21ns)   --->   "%tmp_i13 = icmp eq i4 %tmp_143, 0" [Group_5/sample.c:1865]   --->   Operation 1967 'icmp' 'tmp_i13' <Predicate = (!exitcond_2_5)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 1968 [1/1] (0.00ns) (grouped into LUT with out node tmp_617_i13)   --->   "%tmp_i13_83 = select i1 %tmp_i13, float 0x3F93ED63C0000000, float 0x3FE29BDA40000000" [Group_5/sample.c:1865]   --->   Operation 1968 'select' 'tmp_i13_83' <Predicate = (!exitcond_2_5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_225 : Operation 1969 [1/1] (1.21ns)   --->   "%tmp_614_i13 = icmp eq i4 %tmp_143, 1" [Group_5/sample.c:1865]   --->   Operation 1969 'icmp' 'tmp_614_i13' <Predicate = (!exitcond_2_5)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 1970 [1/1] (1.21ns)   --->   "%tmp_616_i13 = icmp eq i4 %tmp_143, 2" [Group_5/sample.c:1865]   --->   Operation 1970 'icmp' 'tmp_616_i13' <Predicate = (!exitcond_2_5)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 1971 [1/1] (0.00ns) (grouped into LUT with out node tmp_617_i13)   --->   "%tmp_615_i13 = select i1 %tmp_616_i13, float 0x3FE2372C60000000, float 0x3FE09868E0000000" [Group_5/sample.c:1865]   --->   Operation 1971 'select' 'tmp_615_i13' <Predicate = (!exitcond_2_5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_225 : Operation 1972 [1/1] (0.00ns) (grouped into LUT with out node tmp_617_i13)   --->   "%tmp_220 = or i1 %tmp_616_i13, %tmp_614_i13" [Group_5/sample.c:1865]   --->   Operation 1972 'or' 'tmp_220' <Predicate = (!exitcond_2_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 1973 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_617_i13 = select i1 %tmp_220, float %tmp_615_i13, float %tmp_i13_83" [Group_5/sample.c:1865]   --->   Operation 1973 'select' 'tmp_617_i13' <Predicate = (!exitcond_2_5)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_225 : Operation 1974 [1/1] (1.21ns)   --->   "%tmp_618_i13 = icmp eq i4 %tmp_143, 3" [Group_5/sample.c:1865]   --->   Operation 1974 'icmp' 'tmp_618_i13' <Predicate = (!exitcond_2_5)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 1975 [1/1] (1.21ns)   --->   "%tmp_620_i13 = icmp eq i4 %tmp_143, 4" [Group_5/sample.c:1865]   --->   Operation 1975 'icmp' 'tmp_620_i13' <Predicate = (!exitcond_2_5)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 1976 [1/1] (0.00ns) (grouped into LUT with out node tmp_621_i13)   --->   "%tmp_619_i13 = select i1 %tmp_620_i13, float 0x3FE06178C0000000, float 0x3FB370E260000000" [Group_5/sample.c:1865]   --->   Operation 1976 'select' 'tmp_619_i13' <Predicate = (!exitcond_2_5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_225 : Operation 1977 [1/1] (0.00ns) (grouped into LUT with out node tmp_621_i13)   --->   "%tmp_221 = or i1 %tmp_620_i13, %tmp_618_i13" [Group_5/sample.c:1865]   --->   Operation 1977 'or' 'tmp_221' <Predicate = (!exitcond_2_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 1978 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_621_i13 = select i1 %tmp_221, float %tmp_619_i13, float %tmp_617_i13" [Group_5/sample.c:1865]   --->   Operation 1978 'select' 'tmp_621_i13' <Predicate = (!exitcond_2_5)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_225 : Operation 1979 [1/1] (1.21ns)   --->   "%tmp_622_i13 = icmp eq i4 %tmp_143, 5" [Group_5/sample.c:1865]   --->   Operation 1979 'icmp' 'tmp_622_i13' <Predicate = (!exitcond_2_5)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 1980 [1/1] (1.21ns)   --->   "%tmp_624_i13 = icmp eq i4 %tmp_143, 6" [Group_5/sample.c:1865]   --->   Operation 1980 'icmp' 'tmp_624_i13' <Predicate = (!exitcond_2_5)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 1981 [1/1] (1.21ns)   --->   "%tmp_626_i13 = icmp eq i4 %tmp_143, 7" [Group_5/sample.c:1865]   --->   Operation 1981 'icmp' 'tmp_626_i13' <Predicate = (!exitcond_2_5)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 1982 [1/1] (1.21ns)   --->   "%tmp_628_i13 = icmp eq i4 %tmp_143, -8" [Group_5/sample.c:1865]   --->   Operation 1982 'icmp' 'tmp_628_i13' <Predicate = (!exitcond_2_5)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 226 <SV = 20> <Delay = 4.00>
ST_226 : Operation 1983 [1/1] (0.00ns)   --->   "%arrayNo26 = zext i3 %tmp_343 to i64" [Group_5/sample.c:1865]   --->   Operation 1983 'zext' 'arrayNo26' <Predicate = (!exitcond_2_5)> <Delay = 0.00>
ST_226 : Operation 1984 [1/2] (1.75ns)   --->   "%A_load_24 = load float* %A_addr_24, align 4" [Group_5/sample.c:1865]   --->   Operation 1984 'load' 'A_load_24' <Predicate = (!exitcond_2_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_226 : Operation 1985 [1/2] (1.75ns)   --->   "%A1_load_24 = load float* %A1_addr_24, align 4" [Group_5/sample.c:1865]   --->   Operation 1985 'load' 'A1_load_24' <Predicate = (!exitcond_2_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_226 : Operation 1986 [1/2] (1.75ns)   --->   "%A2_load_24 = load float* %A2_addr_24, align 4" [Group_5/sample.c:1865]   --->   Operation 1986 'load' 'A2_load_24' <Predicate = (!exitcond_2_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_226 : Operation 1987 [1/2] (1.75ns)   --->   "%A3_load_24 = load float* %A3_addr_24, align 4" [Group_5/sample.c:1865]   --->   Operation 1987 'load' 'A3_load_24' <Predicate = (!exitcond_2_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_226 : Operation 1988 [1/2] (1.75ns)   --->   "%A4_load_24 = load float* %A4_addr_24, align 4" [Group_5/sample.c:1865]   --->   Operation 1988 'load' 'A4_load_24' <Predicate = (!exitcond_2_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_226 : Operation 1989 [1/2] (1.75ns)   --->   "%A5_load_24 = load float* %A5_addr_24, align 4" [Group_5/sample.c:1865]   --->   Operation 1989 'load' 'A5_load_24' <Predicate = (!exitcond_2_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_226 : Operation 1990 [1/2] (1.75ns)   --->   "%A6_load_24 = load float* %A6_addr_24, align 4" [Group_5/sample.c:1865]   --->   Operation 1990 'load' 'A6_load_24' <Predicate = (!exitcond_2_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_226 : Operation 1991 [1/2] (1.75ns)   --->   "%A7_load_24 = load float* %A7_addr_24, align 4" [Group_5/sample.c:1865]   --->   Operation 1991 'load' 'A7_load_24' <Predicate = (!exitcond_2_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_226 : Operation 1992 [1/1] (1.83ns)   --->   "%tmp_219 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_24, float %A1_load_24, float %A2_load_24, float %A3_load_24, float %A4_load_24, float %A5_load_24, float %A6_load_24, float %A7_load_24, i64 %arrayNo26)" [Group_5/sample.c:1865]   --->   Operation 1992 'mux' 'tmp_219' <Predicate = (!exitcond_2_5)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 1993 [1/1] (0.00ns) (grouped into LUT with out node tmp_625_i13)   --->   "%tmp_623_i13 = select i1 %tmp_624_i13, float 0xBFD3EDED60000000, float 0xBFE455C440000000" [Group_5/sample.c:1865]   --->   Operation 1993 'select' 'tmp_623_i13' <Predicate = (!exitcond_2_5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_226 : Operation 1994 [1/1] (0.00ns) (grouped into LUT with out node tmp_625_i13)   --->   "%tmp_222 = or i1 %tmp_624_i13, %tmp_622_i13" [Group_5/sample.c:1865]   --->   Operation 1994 'or' 'tmp_222' <Predicate = (!exitcond_2_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 1995 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_625_i13 = select i1 %tmp_222, float %tmp_623_i13, float %tmp_621_i13" [Group_5/sample.c:1865]   --->   Operation 1995 'select' 'tmp_625_i13' <Predicate = (!exitcond_2_5)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_226 : Operation 1996 [1/1] (0.00ns) (grouped into LUT with out node tmp_629_i13)   --->   "%tmp_627_i13 = select i1 %tmp_628_i13, float 0xBFD2F8EFE0000000, float 0x3FCDFB8E80000000" [Group_5/sample.c:1865]   --->   Operation 1996 'select' 'tmp_627_i13' <Predicate = (!exitcond_2_5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_226 : Operation 1997 [1/1] (0.00ns) (grouped into LUT with out node tmp_629_i13)   --->   "%tmp_223 = or i1 %tmp_628_i13, %tmp_626_i13" [Group_5/sample.c:1865]   --->   Operation 1997 'or' 'tmp_223' <Predicate = (!exitcond_2_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 1998 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_629_i13 = select i1 %tmp_223, float %tmp_627_i13, float %tmp_625_i13" [Group_5/sample.c:1865]   --->   Operation 1998 'select' 'tmp_629_i13' <Predicate = (!exitcond_2_5)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_226 : Operation 1999 [1/1] (1.21ns)   --->   "%tmp_630_i13 = icmp eq i4 %tmp_143, -7" [Group_5/sample.c:1865]   --->   Operation 1999 'icmp' 'tmp_630_i13' <Predicate = (!exitcond_2_5)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 2000 [1/1] (1.21ns)   --->   "%tmp_632_i13 = icmp eq i4 %tmp_143, -6" [Group_5/sample.c:1865]   --->   Operation 2000 'icmp' 'tmp_632_i13' <Predicate = (!exitcond_2_5)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 2001 [1/1] (0.00ns) (grouped into LUT with out node tmp_633_i13)   --->   "%tmp_631_i13 = select i1 %tmp_632_i13, float 0x3FD20F95C0000000, float 0xBFDD914080000000" [Group_5/sample.c:1865]   --->   Operation 2001 'select' 'tmp_631_i13' <Predicate = (!exitcond_2_5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_226 : Operation 2002 [1/1] (0.00ns) (grouped into LUT with out node tmp_633_i13)   --->   "%tmp_224 = or i1 %tmp_632_i13, %tmp_630_i13" [Group_5/sample.c:1865]   --->   Operation 2002 'or' 'tmp_224' <Predicate = (!exitcond_2_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 2003 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_633_i13 = select i1 %tmp_224, float %tmp_631_i13, float %tmp_629_i13" [Group_5/sample.c:1865]   --->   Operation 2003 'select' 'tmp_633_i13' <Predicate = (!exitcond_2_5)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_226 : Operation 2004 [1/1] (1.21ns)   --->   "%tmp_634_i13 = icmp eq i4 %tmp_143, -5" [Group_5/sample.c:1865]   --->   Operation 2004 'icmp' 'tmp_634_i13' <Predicate = (!exitcond_2_5)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 2005 [1/1] (1.21ns)   --->   "%tmp_636_i13 = icmp eq i4 %tmp_143, -4" [Group_5/sample.c:1865]   --->   Operation 2005 'icmp' 'tmp_636_i13' <Predicate = (!exitcond_2_5)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 2006 [1/1] (0.00ns) (grouped into LUT with out node tmp_637_i13)   --->   "%tmp_635_i13 = select i1 %tmp_636_i13, float 0x3FA2D46C60000000, float 0x3FC703A460000000" [Group_5/sample.c:1865]   --->   Operation 2006 'select' 'tmp_635_i13' <Predicate = (!exitcond_2_5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_226 : Operation 2007 [1/1] (0.00ns) (grouped into LUT with out node tmp_637_i13)   --->   "%tmp_225 = or i1 %tmp_636_i13, %tmp_634_i13" [Group_5/sample.c:1865]   --->   Operation 2007 'or' 'tmp_225' <Predicate = (!exitcond_2_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 2008 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_637_i13 = select i1 %tmp_225, float %tmp_635_i13, float %tmp_633_i13" [Group_5/sample.c:1865]   --->   Operation 2008 'select' 'tmp_637_i13' <Predicate = (!exitcond_2_5)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_226 : Operation 2009 [1/1] (1.21ns)   --->   "%tmp_638_i13 = icmp eq i4 %tmp_143, -3" [Group_5/sample.c:1865]   --->   Operation 2009 'icmp' 'tmp_638_i13' <Predicate = (!exitcond_2_5)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 2010 [1/1] (1.21ns)   --->   "%tmp_640_i13 = icmp eq i4 %tmp_143, -2" [Group_5/sample.c:1865]   --->   Operation 2010 'icmp' 'tmp_640_i13' <Predicate = (!exitcond_2_5)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 2011 [1/1] (0.00ns) (grouped into LUT with out node merge_i13)   --->   "%tmp_639_i13 = select i1 %tmp_640_i13, float 0xBFAD0FAD80000000, float 0x3FDC5862A0000000" [Group_5/sample.c:1865]   --->   Operation 2011 'select' 'tmp_639_i13' <Predicate = (!exitcond_2_5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_226 : Operation 2012 [1/1] (0.00ns) (grouped into LUT with out node merge_i13)   --->   "%tmp_226 = or i1 %tmp_640_i13, %tmp_638_i13" [Group_5/sample.c:1865]   --->   Operation 2012 'or' 'tmp_226' <Predicate = (!exitcond_2_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 2013 [1/1] (0.80ns) (out node of the LUT)   --->   "%merge_i13 = select i1 %tmp_226, float %tmp_639_i13, float %tmp_637_i13" [Group_5/sample.c:1865]   --->   Operation 2013 'select' 'merge_i13' <Predicate = (!exitcond_2_5)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 227 <SV = 21> <Delay = 3.65>
ST_227 : Operation 2014 [5/5] (3.65ns)   --->   "%tmp_36_2_5 = fmul float %tmp_219, %merge_i13" [Group_5/sample.c:1869]   --->   Operation 2014 'fmul' 'tmp_36_2_5' <Predicate = (!exitcond_2_5)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 228 <SV = 22> <Delay = 3.65>
ST_228 : Operation 2015 [4/5] (3.65ns)   --->   "%tmp_36_2_5 = fmul float %tmp_219, %merge_i13" [Group_5/sample.c:1869]   --->   Operation 2015 'fmul' 'tmp_36_2_5' <Predicate = (!exitcond_2_5)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 229 <SV = 23> <Delay = 3.65>
ST_229 : Operation 2016 [3/5] (3.65ns)   --->   "%tmp_36_2_5 = fmul float %tmp_219, %merge_i13" [Group_5/sample.c:1869]   --->   Operation 2016 'fmul' 'tmp_36_2_5' <Predicate = (!exitcond_2_5)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 230 <SV = 24> <Delay = 3.65>
ST_230 : Operation 2017 [2/5] (3.65ns)   --->   "%tmp_36_2_5 = fmul float %tmp_219, %merge_i13" [Group_5/sample.c:1869]   --->   Operation 2017 'fmul' 'tmp_36_2_5' <Predicate = (!exitcond_2_5)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 231 <SV = 25> <Delay = 3.65>
ST_231 : Operation 2018 [1/5] (3.65ns)   --->   "%tmp_36_2_5 = fmul float %tmp_219, %merge_i13" [Group_5/sample.c:1869]   --->   Operation 2018 'fmul' 'tmp_36_2_5' <Predicate = (!exitcond_2_5)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 232 <SV = 26> <Delay = 3.29>
ST_232 : Operation 2019 [8/8] (3.29ns)   --->   "%sum_1_2_5 = fadd float %sum1_2_5, %tmp_36_2_5" [Group_5/sample.c:1869]   --->   Operation 2019 'fadd' 'sum_1_2_5' <Predicate = (!exitcond_2_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 233 <SV = 27> <Delay = 3.29>
ST_233 : Operation 2020 [7/8] (3.29ns)   --->   "%sum_1_2_5 = fadd float %sum1_2_5, %tmp_36_2_5" [Group_5/sample.c:1869]   --->   Operation 2020 'fadd' 'sum_1_2_5' <Predicate = (!exitcond_2_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 234 <SV = 28> <Delay = 3.29>
ST_234 : Operation 2021 [6/8] (3.29ns)   --->   "%sum_1_2_5 = fadd float %sum1_2_5, %tmp_36_2_5" [Group_5/sample.c:1869]   --->   Operation 2021 'fadd' 'sum_1_2_5' <Predicate = (!exitcond_2_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 235 <SV = 29> <Delay = 3.29>
ST_235 : Operation 2022 [5/8] (3.29ns)   --->   "%sum_1_2_5 = fadd float %sum1_2_5, %tmp_36_2_5" [Group_5/sample.c:1869]   --->   Operation 2022 'fadd' 'sum_1_2_5' <Predicate = (!exitcond_2_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 236 <SV = 30> <Delay = 3.29>
ST_236 : Operation 2023 [4/8] (3.29ns)   --->   "%sum_1_2_5 = fadd float %sum1_2_5, %tmp_36_2_5" [Group_5/sample.c:1869]   --->   Operation 2023 'fadd' 'sum_1_2_5' <Predicate = (!exitcond_2_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 237 <SV = 31> <Delay = 3.29>
ST_237 : Operation 2024 [3/8] (3.29ns)   --->   "%sum_1_2_5 = fadd float %sum1_2_5, %tmp_36_2_5" [Group_5/sample.c:1869]   --->   Operation 2024 'fadd' 'sum_1_2_5' <Predicate = (!exitcond_2_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 238 <SV = 32> <Delay = 3.29>
ST_238 : Operation 2025 [2/8] (3.29ns)   --->   "%sum_1_2_5 = fadd float %sum1_2_5, %tmp_36_2_5" [Group_5/sample.c:1869]   --->   Operation 2025 'fadd' 'sum_1_2_5' <Predicate = (!exitcond_2_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 239 <SV = 33> <Delay = 3.29>
ST_239 : Operation 2026 [1/1] (0.00ns)   --->   "%tmp_139 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 2026 'specregionbegin' 'tmp_139' <Predicate = (!exitcond_2_5)> <Delay = 0.00>
ST_239 : Operation 2027 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 2027 'specpipeline' <Predicate = (!exitcond_2_5)> <Delay = 0.00>
ST_239 : Operation 2028 [1/8] (3.29ns)   --->   "%sum_1_2_5 = fadd float %sum1_2_5, %tmp_36_2_5" [Group_5/sample.c:1869]   --->   Operation 2028 'fadd' 'sum_1_2_5' <Predicate = (!exitcond_2_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_239 : Operation 2029 [1/1] (0.00ns)   --->   "%empty_84 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_139)" [Group_5/sample.c:1870]   --->   Operation 2029 'specregionend' 'empty_84' <Predicate = (!exitcond_2_5)> <Delay = 0.00>
ST_239 : Operation 2030 [1/1] (0.00ns)   --->   "br label %.preheader10" [Group_5/sample.c:1865]   --->   Operation 2030 'br' <Predicate = (!exitcond_2_5)> <Delay = 0.00>

State 240 <SV = 20> <Delay = 1.75>
ST_240 : Operation 2031 [1/1] (1.75ns)   --->   "store float %sum1_2_5, float* %C_addr_3, align 4" [Group_5/sample.c:1871]   --->   Operation 2031 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_240 : Operation 2032 [1/1] (0.00ns)   --->   "%j_14_2_5 = or i4 %tmp_291, 6" [Group_5/sample.c:1860]   --->   Operation 2032 'or' 'j_14_2_5' <Predicate = true> <Delay = 0.00>
ST_240 : Operation 2033 [1/1] (1.35ns)   --->   "br label %.preheader9" [Group_5/sample.c:1860]   --->   Operation 2033 'br' <Predicate = true> <Delay = 1.35>

State 241 <SV = 21> <Delay = 4.30>
ST_241 : Operation 2034 [1/1] (0.00ns)   --->   "%sum1_2_6 = phi float [ %sum_1_2_6, %43 ], [ 0xBFA3F6A9E0000000, %40 ]" [Group_5/sample.c:1869]   --->   Operation 2034 'phi' 'sum1_2_6' <Predicate = true> <Delay = 0.00>
ST_241 : Operation 2035 [1/1] (0.00ns)   --->   "%k_214_6 = phi i5 [ %k_2_2_6, %43 ], [ 0, %40 ]" [Group_5/sample.c:1865]   --->   Operation 2035 'phi' 'k_214_6' <Predicate = true> <Delay = 0.00>
ST_241 : Operation 2036 [1/1] (1.21ns)   --->   "%exitcond_2_6 = icmp eq i5 %k_214_6, -16" [Group_5/sample.c:1865]   --->   Operation 2036 'icmp' 'exitcond_2_6' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 2037 [1/1] (0.00ns)   --->   "%empty_85 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 2037 'speclooptripcount' 'empty_85' <Predicate = true> <Delay = 0.00>
ST_241 : Operation 2038 [1/1] (1.54ns)   --->   "%k_2_2_6 = add i5 %k_214_6, 1" [Group_5/sample.c:1865]   --->   Operation 2038 'add' 'k_2_2_6' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 2039 [1/1] (0.00ns)   --->   "br i1 %exitcond_2_6, label %42, label %43" [Group_5/sample.c:1865]   --->   Operation 2039 'br' <Predicate = true> <Delay = 0.00>
ST_241 : Operation 2040 [1/1] (0.00ns)   --->   "%tmp_347 = trunc i5 %k_214_6 to i4" [Group_5/sample.c:1865]   --->   Operation 2040 'trunc' 'tmp_347' <Predicate = (!exitcond_2_6)> <Delay = 0.00>
ST_241 : Operation 2041 [1/1] (0.00ns)   --->   "%tmp_348 = trunc i5 %k_214_6 to i3" [Group_5/sample.c:1865]   --->   Operation 2041 'trunc' 'tmp_348' <Predicate = (!exitcond_2_6)> <Delay = 0.00>
ST_241 : Operation 2042 [1/1] (0.00ns)   --->   "%tmp_27 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %k_214_6, i32 3, i32 4)" [Group_5/sample.c:1865]   --->   Operation 2042 'partselect' 'tmp_27' <Predicate = (!exitcond_2_6)> <Delay = 0.00>
ST_241 : Operation 2043 [1/1] (0.00ns)   --->   "%newIndex11 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 1, i2 %tmp_27)" [Group_5/sample.c:1865]   --->   Operation 2043 'bitconcatenate' 'newIndex11' <Predicate = (!exitcond_2_6)> <Delay = 0.00>
ST_241 : Operation 2044 [1/1] (0.00ns)   --->   "%newIndex60_cast = zext i6 %newIndex11 to i64" [Group_5/sample.c:1865]   --->   Operation 2044 'zext' 'newIndex60_cast' <Predicate = (!exitcond_2_6)> <Delay = 0.00>
ST_241 : Operation 2045 [1/1] (0.00ns)   --->   "%A_addr_26 = getelementptr [2 x float]* %A, i64 0, i64 %newIndex60_cast" [Group_5/sample.c:1865]   --->   Operation 2045 'getelementptr' 'A_addr_26' <Predicate = (!exitcond_2_6)> <Delay = 0.00>
ST_241 : Operation 2046 [2/2] (1.75ns)   --->   "%A_load_26 = load float* %A_addr_26, align 4" [Group_5/sample.c:1865]   --->   Operation 2046 'load' 'A_load_26' <Predicate = (!exitcond_2_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_241 : Operation 2047 [1/1] (0.00ns)   --->   "%A1_addr_26 = getelementptr [2 x float]* %A1, i64 0, i64 %newIndex60_cast" [Group_5/sample.c:1865]   --->   Operation 2047 'getelementptr' 'A1_addr_26' <Predicate = (!exitcond_2_6)> <Delay = 0.00>
ST_241 : Operation 2048 [2/2] (1.75ns)   --->   "%A1_load_26 = load float* %A1_addr_26, align 4" [Group_5/sample.c:1865]   --->   Operation 2048 'load' 'A1_load_26' <Predicate = (!exitcond_2_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_241 : Operation 2049 [1/1] (0.00ns)   --->   "%A2_addr_26 = getelementptr [2 x float]* %A2, i64 0, i64 %newIndex60_cast" [Group_5/sample.c:1865]   --->   Operation 2049 'getelementptr' 'A2_addr_26' <Predicate = (!exitcond_2_6)> <Delay = 0.00>
ST_241 : Operation 2050 [2/2] (1.75ns)   --->   "%A2_load_26 = load float* %A2_addr_26, align 4" [Group_5/sample.c:1865]   --->   Operation 2050 'load' 'A2_load_26' <Predicate = (!exitcond_2_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_241 : Operation 2051 [1/1] (0.00ns)   --->   "%A3_addr_26 = getelementptr [2 x float]* %A3, i64 0, i64 %newIndex60_cast" [Group_5/sample.c:1865]   --->   Operation 2051 'getelementptr' 'A3_addr_26' <Predicate = (!exitcond_2_6)> <Delay = 0.00>
ST_241 : Operation 2052 [2/2] (1.75ns)   --->   "%A3_load_26 = load float* %A3_addr_26, align 4" [Group_5/sample.c:1865]   --->   Operation 2052 'load' 'A3_load_26' <Predicate = (!exitcond_2_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_241 : Operation 2053 [1/1] (0.00ns)   --->   "%A4_addr_26 = getelementptr [2 x float]* %A4, i64 0, i64 %newIndex60_cast" [Group_5/sample.c:1865]   --->   Operation 2053 'getelementptr' 'A4_addr_26' <Predicate = (!exitcond_2_6)> <Delay = 0.00>
ST_241 : Operation 2054 [2/2] (1.75ns)   --->   "%A4_load_26 = load float* %A4_addr_26, align 4" [Group_5/sample.c:1865]   --->   Operation 2054 'load' 'A4_load_26' <Predicate = (!exitcond_2_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_241 : Operation 2055 [1/1] (0.00ns)   --->   "%A5_addr_26 = getelementptr [2 x float]* %A5, i64 0, i64 %newIndex60_cast" [Group_5/sample.c:1865]   --->   Operation 2055 'getelementptr' 'A5_addr_26' <Predicate = (!exitcond_2_6)> <Delay = 0.00>
ST_241 : Operation 2056 [2/2] (1.75ns)   --->   "%A5_load_26 = load float* %A5_addr_26, align 4" [Group_5/sample.c:1865]   --->   Operation 2056 'load' 'A5_load_26' <Predicate = (!exitcond_2_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_241 : Operation 2057 [1/1] (0.00ns)   --->   "%A6_addr_26 = getelementptr [2 x float]* %A6, i64 0, i64 %newIndex60_cast" [Group_5/sample.c:1865]   --->   Operation 2057 'getelementptr' 'A6_addr_26' <Predicate = (!exitcond_2_6)> <Delay = 0.00>
ST_241 : Operation 2058 [2/2] (1.75ns)   --->   "%A6_load_26 = load float* %A6_addr_26, align 4" [Group_5/sample.c:1865]   --->   Operation 2058 'load' 'A6_load_26' <Predicate = (!exitcond_2_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_241 : Operation 2059 [1/1] (0.00ns)   --->   "%A7_addr_26 = getelementptr [2 x float]* %A7, i64 0, i64 %newIndex60_cast" [Group_5/sample.c:1865]   --->   Operation 2059 'getelementptr' 'A7_addr_26' <Predicate = (!exitcond_2_6)> <Delay = 0.00>
ST_241 : Operation 2060 [2/2] (1.75ns)   --->   "%A7_load_26 = load float* %A7_addr_26, align 4" [Group_5/sample.c:1865]   --->   Operation 2060 'load' 'A7_load_26' <Predicate = (!exitcond_2_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_241 : Operation 2061 [1/1] (1.49ns)   --->   "%sum8_2_6 = add i4 %j_14_2_5, %tmp_347" [Group_5/sample.c:1860]   --->   Operation 2061 'add' 'sum8_2_6' <Predicate = (!exitcond_2_6)> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 2062 [1/1] (1.34ns)   --->   "%arrayNo_trunc10 = add i3 -2, %tmp_348" [Group_5/sample.c:1865]   --->   Operation 2062 'add' 'arrayNo_trunc10' <Predicate = (!exitcond_2_6)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 2063 [1/1] (0.00ns)   --->   "%tmp_349 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %sum8_2_6, i32 3)" [Group_5/sample.c:1860]   --->   Operation 2063 'bitselect' 'tmp_349' <Predicate = (!exitcond_2_6)> <Delay = 0.00>
ST_241 : Operation 2064 [1/1] (0.00ns)   --->   "%tmp_155 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %arrayNo_trunc10, i1 %tmp_349)" [Group_5/sample.c:1865]   --->   Operation 2064 'bitconcatenate' 'tmp_155' <Predicate = (!exitcond_2_6)> <Delay = 0.00>
ST_241 : Operation 2065 [1/1] (1.21ns)   --->   "%tmp_i14 = icmp eq i4 %tmp_155, 0" [Group_5/sample.c:1865]   --->   Operation 2065 'icmp' 'tmp_i14' <Predicate = (!exitcond_2_6)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 2066 [1/1] (0.00ns) (grouped into LUT with out node tmp_617_i14)   --->   "%tmp_i14_86 = select i1 %tmp_i14, float 0x3F93ED63C0000000, float 0x3FE29BDA40000000" [Group_5/sample.c:1865]   --->   Operation 2066 'select' 'tmp_i14_86' <Predicate = (!exitcond_2_6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_241 : Operation 2067 [1/1] (1.21ns)   --->   "%tmp_614_i14 = icmp eq i4 %tmp_155, 1" [Group_5/sample.c:1865]   --->   Operation 2067 'icmp' 'tmp_614_i14' <Predicate = (!exitcond_2_6)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 2068 [1/1] (1.21ns)   --->   "%tmp_616_i14 = icmp eq i4 %tmp_155, 2" [Group_5/sample.c:1865]   --->   Operation 2068 'icmp' 'tmp_616_i14' <Predicate = (!exitcond_2_6)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 2069 [1/1] (0.00ns) (grouped into LUT with out node tmp_617_i14)   --->   "%tmp_615_i14 = select i1 %tmp_616_i14, float 0x3FE2372C60000000, float 0x3FE09868E0000000" [Group_5/sample.c:1865]   --->   Operation 2069 'select' 'tmp_615_i14' <Predicate = (!exitcond_2_6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_241 : Operation 2070 [1/1] (0.00ns) (grouped into LUT with out node tmp_617_i14)   --->   "%tmp_228 = or i1 %tmp_616_i14, %tmp_614_i14" [Group_5/sample.c:1865]   --->   Operation 2070 'or' 'tmp_228' <Predicate = (!exitcond_2_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 2071 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_617_i14 = select i1 %tmp_228, float %tmp_615_i14, float %tmp_i14_86" [Group_5/sample.c:1865]   --->   Operation 2071 'select' 'tmp_617_i14' <Predicate = (!exitcond_2_6)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_241 : Operation 2072 [1/1] (1.21ns)   --->   "%tmp_618_i14 = icmp eq i4 %tmp_155, 3" [Group_5/sample.c:1865]   --->   Operation 2072 'icmp' 'tmp_618_i14' <Predicate = (!exitcond_2_6)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 2073 [1/1] (1.21ns)   --->   "%tmp_620_i14 = icmp eq i4 %tmp_155, 4" [Group_5/sample.c:1865]   --->   Operation 2073 'icmp' 'tmp_620_i14' <Predicate = (!exitcond_2_6)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 2074 [1/1] (0.00ns) (grouped into LUT with out node tmp_621_i14)   --->   "%tmp_619_i14 = select i1 %tmp_620_i14, float 0x3FE06178C0000000, float 0x3FB370E260000000" [Group_5/sample.c:1865]   --->   Operation 2074 'select' 'tmp_619_i14' <Predicate = (!exitcond_2_6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_241 : Operation 2075 [1/1] (0.00ns) (grouped into LUT with out node tmp_621_i14)   --->   "%tmp_229 = or i1 %tmp_620_i14, %tmp_618_i14" [Group_5/sample.c:1865]   --->   Operation 2075 'or' 'tmp_229' <Predicate = (!exitcond_2_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 2076 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_621_i14 = select i1 %tmp_229, float %tmp_619_i14, float %tmp_617_i14" [Group_5/sample.c:1865]   --->   Operation 2076 'select' 'tmp_621_i14' <Predicate = (!exitcond_2_6)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_241 : Operation 2077 [1/1] (1.21ns)   --->   "%tmp_622_i14 = icmp eq i4 %tmp_155, 5" [Group_5/sample.c:1865]   --->   Operation 2077 'icmp' 'tmp_622_i14' <Predicate = (!exitcond_2_6)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 2078 [1/1] (1.21ns)   --->   "%tmp_624_i14 = icmp eq i4 %tmp_155, 6" [Group_5/sample.c:1865]   --->   Operation 2078 'icmp' 'tmp_624_i14' <Predicate = (!exitcond_2_6)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 2079 [1/1] (1.21ns)   --->   "%tmp_626_i14 = icmp eq i4 %tmp_155, 7" [Group_5/sample.c:1865]   --->   Operation 2079 'icmp' 'tmp_626_i14' <Predicate = (!exitcond_2_6)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 2080 [1/1] (1.21ns)   --->   "%tmp_628_i14 = icmp eq i4 %tmp_155, -8" [Group_5/sample.c:1865]   --->   Operation 2080 'icmp' 'tmp_628_i14' <Predicate = (!exitcond_2_6)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 242 <SV = 22> <Delay = 4.00>
ST_242 : Operation 2081 [1/1] (0.00ns)   --->   "%arrayNo28 = zext i3 %tmp_348 to i64" [Group_5/sample.c:1865]   --->   Operation 2081 'zext' 'arrayNo28' <Predicate = (!exitcond_2_6)> <Delay = 0.00>
ST_242 : Operation 2082 [1/2] (1.75ns)   --->   "%A_load_26 = load float* %A_addr_26, align 4" [Group_5/sample.c:1865]   --->   Operation 2082 'load' 'A_load_26' <Predicate = (!exitcond_2_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_242 : Operation 2083 [1/2] (1.75ns)   --->   "%A1_load_26 = load float* %A1_addr_26, align 4" [Group_5/sample.c:1865]   --->   Operation 2083 'load' 'A1_load_26' <Predicate = (!exitcond_2_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_242 : Operation 2084 [1/2] (1.75ns)   --->   "%A2_load_26 = load float* %A2_addr_26, align 4" [Group_5/sample.c:1865]   --->   Operation 2084 'load' 'A2_load_26' <Predicate = (!exitcond_2_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_242 : Operation 2085 [1/2] (1.75ns)   --->   "%A3_load_26 = load float* %A3_addr_26, align 4" [Group_5/sample.c:1865]   --->   Operation 2085 'load' 'A3_load_26' <Predicate = (!exitcond_2_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_242 : Operation 2086 [1/2] (1.75ns)   --->   "%A4_load_26 = load float* %A4_addr_26, align 4" [Group_5/sample.c:1865]   --->   Operation 2086 'load' 'A4_load_26' <Predicate = (!exitcond_2_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_242 : Operation 2087 [1/2] (1.75ns)   --->   "%A5_load_26 = load float* %A5_addr_26, align 4" [Group_5/sample.c:1865]   --->   Operation 2087 'load' 'A5_load_26' <Predicate = (!exitcond_2_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_242 : Operation 2088 [1/2] (1.75ns)   --->   "%A6_load_26 = load float* %A6_addr_26, align 4" [Group_5/sample.c:1865]   --->   Operation 2088 'load' 'A6_load_26' <Predicate = (!exitcond_2_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_242 : Operation 2089 [1/2] (1.75ns)   --->   "%A7_load_26 = load float* %A7_addr_26, align 4" [Group_5/sample.c:1865]   --->   Operation 2089 'load' 'A7_load_26' <Predicate = (!exitcond_2_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_242 : Operation 2090 [1/1] (1.83ns)   --->   "%tmp_227 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_26, float %A1_load_26, float %A2_load_26, float %A3_load_26, float %A4_load_26, float %A5_load_26, float %A6_load_26, float %A7_load_26, i64 %arrayNo28)" [Group_5/sample.c:1865]   --->   Operation 2090 'mux' 'tmp_227' <Predicate = (!exitcond_2_6)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 2091 [1/1] (0.00ns) (grouped into LUT with out node tmp_625_i14)   --->   "%tmp_623_i14 = select i1 %tmp_624_i14, float 0xBFD3EDED60000000, float 0xBFE455C440000000" [Group_5/sample.c:1865]   --->   Operation 2091 'select' 'tmp_623_i14' <Predicate = (!exitcond_2_6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_242 : Operation 2092 [1/1] (0.00ns) (grouped into LUT with out node tmp_625_i14)   --->   "%tmp_230 = or i1 %tmp_624_i14, %tmp_622_i14" [Group_5/sample.c:1865]   --->   Operation 2092 'or' 'tmp_230' <Predicate = (!exitcond_2_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 2093 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_625_i14 = select i1 %tmp_230, float %tmp_623_i14, float %tmp_621_i14" [Group_5/sample.c:1865]   --->   Operation 2093 'select' 'tmp_625_i14' <Predicate = (!exitcond_2_6)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_242 : Operation 2094 [1/1] (0.00ns) (grouped into LUT with out node tmp_629_i14)   --->   "%tmp_627_i14 = select i1 %tmp_628_i14, float 0xBFD2F8EFE0000000, float 0x3FCDFB8E80000000" [Group_5/sample.c:1865]   --->   Operation 2094 'select' 'tmp_627_i14' <Predicate = (!exitcond_2_6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_242 : Operation 2095 [1/1] (0.00ns) (grouped into LUT with out node tmp_629_i14)   --->   "%tmp_232 = or i1 %tmp_628_i14, %tmp_626_i14" [Group_5/sample.c:1865]   --->   Operation 2095 'or' 'tmp_232' <Predicate = (!exitcond_2_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 2096 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_629_i14 = select i1 %tmp_232, float %tmp_627_i14, float %tmp_625_i14" [Group_5/sample.c:1865]   --->   Operation 2096 'select' 'tmp_629_i14' <Predicate = (!exitcond_2_6)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_242 : Operation 2097 [1/1] (1.21ns)   --->   "%tmp_630_i14 = icmp eq i4 %tmp_155, -7" [Group_5/sample.c:1865]   --->   Operation 2097 'icmp' 'tmp_630_i14' <Predicate = (!exitcond_2_6)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 2098 [1/1] (1.21ns)   --->   "%tmp_632_i14 = icmp eq i4 %tmp_155, -6" [Group_5/sample.c:1865]   --->   Operation 2098 'icmp' 'tmp_632_i14' <Predicate = (!exitcond_2_6)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 2099 [1/1] (0.00ns) (grouped into LUT with out node tmp_633_i14)   --->   "%tmp_631_i14 = select i1 %tmp_632_i14, float 0x3FD20F95C0000000, float 0xBFDD914080000000" [Group_5/sample.c:1865]   --->   Operation 2099 'select' 'tmp_631_i14' <Predicate = (!exitcond_2_6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_242 : Operation 2100 [1/1] (0.00ns) (grouped into LUT with out node tmp_633_i14)   --->   "%tmp_233 = or i1 %tmp_632_i14, %tmp_630_i14" [Group_5/sample.c:1865]   --->   Operation 2100 'or' 'tmp_233' <Predicate = (!exitcond_2_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 2101 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_633_i14 = select i1 %tmp_233, float %tmp_631_i14, float %tmp_629_i14" [Group_5/sample.c:1865]   --->   Operation 2101 'select' 'tmp_633_i14' <Predicate = (!exitcond_2_6)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_242 : Operation 2102 [1/1] (1.21ns)   --->   "%tmp_634_i14 = icmp eq i4 %tmp_155, -5" [Group_5/sample.c:1865]   --->   Operation 2102 'icmp' 'tmp_634_i14' <Predicate = (!exitcond_2_6)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 2103 [1/1] (1.21ns)   --->   "%tmp_636_i14 = icmp eq i4 %tmp_155, -4" [Group_5/sample.c:1865]   --->   Operation 2103 'icmp' 'tmp_636_i14' <Predicate = (!exitcond_2_6)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 2104 [1/1] (0.00ns) (grouped into LUT with out node tmp_637_i14)   --->   "%tmp_635_i14 = select i1 %tmp_636_i14, float 0x3FA2D46C60000000, float 0x3FC703A460000000" [Group_5/sample.c:1865]   --->   Operation 2104 'select' 'tmp_635_i14' <Predicate = (!exitcond_2_6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_242 : Operation 2105 [1/1] (0.00ns) (grouped into LUT with out node tmp_637_i14)   --->   "%tmp_234 = or i1 %tmp_636_i14, %tmp_634_i14" [Group_5/sample.c:1865]   --->   Operation 2105 'or' 'tmp_234' <Predicate = (!exitcond_2_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 2106 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_637_i14 = select i1 %tmp_234, float %tmp_635_i14, float %tmp_633_i14" [Group_5/sample.c:1865]   --->   Operation 2106 'select' 'tmp_637_i14' <Predicate = (!exitcond_2_6)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_242 : Operation 2107 [1/1] (1.21ns)   --->   "%tmp_638_i14 = icmp eq i4 %tmp_155, -3" [Group_5/sample.c:1865]   --->   Operation 2107 'icmp' 'tmp_638_i14' <Predicate = (!exitcond_2_6)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 2108 [1/1] (1.21ns)   --->   "%tmp_640_i14 = icmp eq i4 %tmp_155, -2" [Group_5/sample.c:1865]   --->   Operation 2108 'icmp' 'tmp_640_i14' <Predicate = (!exitcond_2_6)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 2109 [1/1] (0.00ns) (grouped into LUT with out node merge_i14)   --->   "%tmp_639_i14 = select i1 %tmp_640_i14, float 0xBFAD0FAD80000000, float 0x3FDC5862A0000000" [Group_5/sample.c:1865]   --->   Operation 2109 'select' 'tmp_639_i14' <Predicate = (!exitcond_2_6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_242 : Operation 2110 [1/1] (0.00ns) (grouped into LUT with out node merge_i14)   --->   "%tmp_235 = or i1 %tmp_640_i14, %tmp_638_i14" [Group_5/sample.c:1865]   --->   Operation 2110 'or' 'tmp_235' <Predicate = (!exitcond_2_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 2111 [1/1] (0.80ns) (out node of the LUT)   --->   "%merge_i14 = select i1 %tmp_235, float %tmp_639_i14, float %tmp_637_i14" [Group_5/sample.c:1865]   --->   Operation 2111 'select' 'merge_i14' <Predicate = (!exitcond_2_6)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 243 <SV = 23> <Delay = 3.65>
ST_243 : Operation 2112 [5/5] (3.65ns)   --->   "%tmp_36_2_6 = fmul float %tmp_227, %merge_i14" [Group_5/sample.c:1869]   --->   Operation 2112 'fmul' 'tmp_36_2_6' <Predicate = (!exitcond_2_6)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 244 <SV = 24> <Delay = 3.65>
ST_244 : Operation 2113 [4/5] (3.65ns)   --->   "%tmp_36_2_6 = fmul float %tmp_227, %merge_i14" [Group_5/sample.c:1869]   --->   Operation 2113 'fmul' 'tmp_36_2_6' <Predicate = (!exitcond_2_6)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 245 <SV = 25> <Delay = 3.65>
ST_245 : Operation 2114 [3/5] (3.65ns)   --->   "%tmp_36_2_6 = fmul float %tmp_227, %merge_i14" [Group_5/sample.c:1869]   --->   Operation 2114 'fmul' 'tmp_36_2_6' <Predicate = (!exitcond_2_6)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 246 <SV = 26> <Delay = 3.65>
ST_246 : Operation 2115 [2/5] (3.65ns)   --->   "%tmp_36_2_6 = fmul float %tmp_227, %merge_i14" [Group_5/sample.c:1869]   --->   Operation 2115 'fmul' 'tmp_36_2_6' <Predicate = (!exitcond_2_6)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 247 <SV = 27> <Delay = 3.65>
ST_247 : Operation 2116 [1/5] (3.65ns)   --->   "%tmp_36_2_6 = fmul float %tmp_227, %merge_i14" [Group_5/sample.c:1869]   --->   Operation 2116 'fmul' 'tmp_36_2_6' <Predicate = (!exitcond_2_6)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 248 <SV = 28> <Delay = 3.29>
ST_248 : Operation 2117 [8/8] (3.29ns)   --->   "%sum_1_2_6 = fadd float %sum1_2_6, %tmp_36_2_6" [Group_5/sample.c:1869]   --->   Operation 2117 'fadd' 'sum_1_2_6' <Predicate = (!exitcond_2_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 249 <SV = 29> <Delay = 3.29>
ST_249 : Operation 2118 [7/8] (3.29ns)   --->   "%sum_1_2_6 = fadd float %sum1_2_6, %tmp_36_2_6" [Group_5/sample.c:1869]   --->   Operation 2118 'fadd' 'sum_1_2_6' <Predicate = (!exitcond_2_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 250 <SV = 30> <Delay = 3.29>
ST_250 : Operation 2119 [6/8] (3.29ns)   --->   "%sum_1_2_6 = fadd float %sum1_2_6, %tmp_36_2_6" [Group_5/sample.c:1869]   --->   Operation 2119 'fadd' 'sum_1_2_6' <Predicate = (!exitcond_2_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 251 <SV = 31> <Delay = 3.29>
ST_251 : Operation 2120 [5/8] (3.29ns)   --->   "%sum_1_2_6 = fadd float %sum1_2_6, %tmp_36_2_6" [Group_5/sample.c:1869]   --->   Operation 2120 'fadd' 'sum_1_2_6' <Predicate = (!exitcond_2_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 252 <SV = 32> <Delay = 3.29>
ST_252 : Operation 2121 [4/8] (3.29ns)   --->   "%sum_1_2_6 = fadd float %sum1_2_6, %tmp_36_2_6" [Group_5/sample.c:1869]   --->   Operation 2121 'fadd' 'sum_1_2_6' <Predicate = (!exitcond_2_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 253 <SV = 33> <Delay = 3.29>
ST_253 : Operation 2122 [3/8] (3.29ns)   --->   "%sum_1_2_6 = fadd float %sum1_2_6, %tmp_36_2_6" [Group_5/sample.c:1869]   --->   Operation 2122 'fadd' 'sum_1_2_6' <Predicate = (!exitcond_2_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 254 <SV = 34> <Delay = 3.29>
ST_254 : Operation 2123 [2/8] (3.29ns)   --->   "%sum_1_2_6 = fadd float %sum1_2_6, %tmp_36_2_6" [Group_5/sample.c:1869]   --->   Operation 2123 'fadd' 'sum_1_2_6' <Predicate = (!exitcond_2_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 255 <SV = 35> <Delay = 3.29>
ST_255 : Operation 2124 [1/1] (0.00ns)   --->   "%tmp_151 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 2124 'specregionbegin' 'tmp_151' <Predicate = (!exitcond_2_6)> <Delay = 0.00>
ST_255 : Operation 2125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 2125 'specpipeline' <Predicate = (!exitcond_2_6)> <Delay = 0.00>
ST_255 : Operation 2126 [1/8] (3.29ns)   --->   "%sum_1_2_6 = fadd float %sum1_2_6, %tmp_36_2_6" [Group_5/sample.c:1869]   --->   Operation 2126 'fadd' 'sum_1_2_6' <Predicate = (!exitcond_2_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 2127 [1/1] (0.00ns)   --->   "%empty_87 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_151)" [Group_5/sample.c:1870]   --->   Operation 2127 'specregionend' 'empty_87' <Predicate = (!exitcond_2_6)> <Delay = 0.00>
ST_255 : Operation 2128 [1/1] (0.00ns)   --->   "br label %.preheader9" [Group_5/sample.c:1865]   --->   Operation 2128 'br' <Predicate = (!exitcond_2_6)> <Delay = 0.00>

State 256 <SV = 22> <Delay = 1.75>
ST_256 : Operation 2129 [1/1] (1.75ns)   --->   "store float %sum1_2_6, float* %C_addr, align 4" [Group_5/sample.c:1871]   --->   Operation 2129 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_256 : Operation 2130 [1/1] (0.00ns)   --->   "%j_14_2_6 = or i4 %tmp_291, 7" [Group_5/sample.c:1860]   --->   Operation 2130 'or' 'j_14_2_6' <Predicate = true> <Delay = 0.00>
ST_256 : Operation 2131 [1/1] (1.35ns)   --->   "br label %.preheader8" [Group_5/sample.c:1860]   --->   Operation 2131 'br' <Predicate = true> <Delay = 1.35>

State 257 <SV = 23> <Delay = 4.30>
ST_257 : Operation 2132 [1/1] (0.00ns)   --->   "%sum1_2_7 = phi float [ %sum_1_2_7, %45 ], [ 0xBFA3F6A9E0000000, %42 ]" [Group_5/sample.c:1869]   --->   Operation 2132 'phi' 'sum1_2_7' <Predicate = true> <Delay = 0.00>
ST_257 : Operation 2133 [1/1] (0.00ns)   --->   "%k_214_7 = phi i5 [ %k_2_2_7, %45 ], [ 0, %42 ]" [Group_5/sample.c:1865]   --->   Operation 2133 'phi' 'k_214_7' <Predicate = true> <Delay = 0.00>
ST_257 : Operation 2134 [1/1] (1.21ns)   --->   "%exitcond_2_7 = icmp eq i5 %k_214_7, -16" [Group_5/sample.c:1865]   --->   Operation 2134 'icmp' 'exitcond_2_7' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_257 : Operation 2135 [1/1] (0.00ns)   --->   "%empty_88 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 2135 'speclooptripcount' 'empty_88' <Predicate = true> <Delay = 0.00>
ST_257 : Operation 2136 [1/1] (1.54ns)   --->   "%k_2_2_7 = add i5 %k_214_7, 1" [Group_5/sample.c:1865]   --->   Operation 2136 'add' 'k_2_2_7' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_257 : Operation 2137 [1/1] (0.00ns)   --->   "br i1 %exitcond_2_7, label %44, label %45" [Group_5/sample.c:1865]   --->   Operation 2137 'br' <Predicate = true> <Delay = 0.00>
ST_257 : Operation 2138 [1/1] (0.00ns)   --->   "%tmp_355 = trunc i5 %k_214_7 to i4" [Group_5/sample.c:1865]   --->   Operation 2138 'trunc' 'tmp_355' <Predicate = (!exitcond_2_7)> <Delay = 0.00>
ST_257 : Operation 2139 [1/1] (0.00ns)   --->   "%tmp_356 = trunc i5 %k_214_7 to i3" [Group_5/sample.c:1865]   --->   Operation 2139 'trunc' 'tmp_356' <Predicate = (!exitcond_2_7)> <Delay = 0.00>
ST_257 : Operation 2140 [1/1] (0.00ns)   --->   "%tmp_28 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %k_214_7, i32 3, i32 4)" [Group_5/sample.c:1865]   --->   Operation 2140 'partselect' 'tmp_28' <Predicate = (!exitcond_2_7)> <Delay = 0.00>
ST_257 : Operation 2141 [1/1] (0.00ns)   --->   "%newIndex13 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 1, i2 %tmp_28)" [Group_5/sample.c:1865]   --->   Operation 2141 'bitconcatenate' 'newIndex13' <Predicate = (!exitcond_2_7)> <Delay = 0.00>
ST_257 : Operation 2142 [1/1] (0.00ns)   --->   "%newIndex63_cast = zext i6 %newIndex13 to i64" [Group_5/sample.c:1865]   --->   Operation 2142 'zext' 'newIndex63_cast' <Predicate = (!exitcond_2_7)> <Delay = 0.00>
ST_257 : Operation 2143 [1/1] (0.00ns)   --->   "%A_addr_28 = getelementptr [2 x float]* %A, i64 0, i64 %newIndex63_cast" [Group_5/sample.c:1865]   --->   Operation 2143 'getelementptr' 'A_addr_28' <Predicate = (!exitcond_2_7)> <Delay = 0.00>
ST_257 : Operation 2144 [2/2] (1.75ns)   --->   "%A_load_28 = load float* %A_addr_28, align 4" [Group_5/sample.c:1865]   --->   Operation 2144 'load' 'A_load_28' <Predicate = (!exitcond_2_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_257 : Operation 2145 [1/1] (0.00ns)   --->   "%A1_addr_28 = getelementptr [2 x float]* %A1, i64 0, i64 %newIndex63_cast" [Group_5/sample.c:1865]   --->   Operation 2145 'getelementptr' 'A1_addr_28' <Predicate = (!exitcond_2_7)> <Delay = 0.00>
ST_257 : Operation 2146 [2/2] (1.75ns)   --->   "%A1_load_28 = load float* %A1_addr_28, align 4" [Group_5/sample.c:1865]   --->   Operation 2146 'load' 'A1_load_28' <Predicate = (!exitcond_2_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_257 : Operation 2147 [1/1] (0.00ns)   --->   "%A2_addr_28 = getelementptr [2 x float]* %A2, i64 0, i64 %newIndex63_cast" [Group_5/sample.c:1865]   --->   Operation 2147 'getelementptr' 'A2_addr_28' <Predicate = (!exitcond_2_7)> <Delay = 0.00>
ST_257 : Operation 2148 [2/2] (1.75ns)   --->   "%A2_load_28 = load float* %A2_addr_28, align 4" [Group_5/sample.c:1865]   --->   Operation 2148 'load' 'A2_load_28' <Predicate = (!exitcond_2_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_257 : Operation 2149 [1/1] (0.00ns)   --->   "%A3_addr_28 = getelementptr [2 x float]* %A3, i64 0, i64 %newIndex63_cast" [Group_5/sample.c:1865]   --->   Operation 2149 'getelementptr' 'A3_addr_28' <Predicate = (!exitcond_2_7)> <Delay = 0.00>
ST_257 : Operation 2150 [2/2] (1.75ns)   --->   "%A3_load_28 = load float* %A3_addr_28, align 4" [Group_5/sample.c:1865]   --->   Operation 2150 'load' 'A3_load_28' <Predicate = (!exitcond_2_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_257 : Operation 2151 [1/1] (0.00ns)   --->   "%A4_addr_28 = getelementptr [2 x float]* %A4, i64 0, i64 %newIndex63_cast" [Group_5/sample.c:1865]   --->   Operation 2151 'getelementptr' 'A4_addr_28' <Predicate = (!exitcond_2_7)> <Delay = 0.00>
ST_257 : Operation 2152 [2/2] (1.75ns)   --->   "%A4_load_28 = load float* %A4_addr_28, align 4" [Group_5/sample.c:1865]   --->   Operation 2152 'load' 'A4_load_28' <Predicate = (!exitcond_2_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_257 : Operation 2153 [1/1] (0.00ns)   --->   "%A5_addr_28 = getelementptr [2 x float]* %A5, i64 0, i64 %newIndex63_cast" [Group_5/sample.c:1865]   --->   Operation 2153 'getelementptr' 'A5_addr_28' <Predicate = (!exitcond_2_7)> <Delay = 0.00>
ST_257 : Operation 2154 [2/2] (1.75ns)   --->   "%A5_load_28 = load float* %A5_addr_28, align 4" [Group_5/sample.c:1865]   --->   Operation 2154 'load' 'A5_load_28' <Predicate = (!exitcond_2_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_257 : Operation 2155 [1/1] (0.00ns)   --->   "%A6_addr_28 = getelementptr [2 x float]* %A6, i64 0, i64 %newIndex63_cast" [Group_5/sample.c:1865]   --->   Operation 2155 'getelementptr' 'A6_addr_28' <Predicate = (!exitcond_2_7)> <Delay = 0.00>
ST_257 : Operation 2156 [2/2] (1.75ns)   --->   "%A6_load_28 = load float* %A6_addr_28, align 4" [Group_5/sample.c:1865]   --->   Operation 2156 'load' 'A6_load_28' <Predicate = (!exitcond_2_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_257 : Operation 2157 [1/1] (0.00ns)   --->   "%A7_addr_28 = getelementptr [2 x float]* %A7, i64 0, i64 %newIndex63_cast" [Group_5/sample.c:1865]   --->   Operation 2157 'getelementptr' 'A7_addr_28' <Predicate = (!exitcond_2_7)> <Delay = 0.00>
ST_257 : Operation 2158 [2/2] (1.75ns)   --->   "%A7_load_28 = load float* %A7_addr_28, align 4" [Group_5/sample.c:1865]   --->   Operation 2158 'load' 'A7_load_28' <Predicate = (!exitcond_2_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_257 : Operation 2159 [1/1] (1.49ns)   --->   "%sum8_2_7 = add i4 %j_14_2_6, %tmp_355" [Group_5/sample.c:1860]   --->   Operation 2159 'add' 'sum8_2_7' <Predicate = (!exitcond_2_7)> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_257 : Operation 2160 [1/1] (1.34ns)   --->   "%arrayNo_trunc12 = add i3 -1, %tmp_356" [Group_5/sample.c:1865]   --->   Operation 2160 'add' 'arrayNo_trunc12' <Predicate = (!exitcond_2_7)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_257 : Operation 2161 [1/1] (0.00ns)   --->   "%tmp_357 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %sum8_2_7, i32 3)" [Group_5/sample.c:1860]   --->   Operation 2161 'bitselect' 'tmp_357' <Predicate = (!exitcond_2_7)> <Delay = 0.00>
ST_257 : Operation 2162 [1/1] (0.00ns)   --->   "%tmp_167 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %arrayNo_trunc12, i1 %tmp_357)" [Group_5/sample.c:1865]   --->   Operation 2162 'bitconcatenate' 'tmp_167' <Predicate = (!exitcond_2_7)> <Delay = 0.00>
ST_257 : Operation 2163 [1/1] (1.21ns)   --->   "%tmp_i16 = icmp eq i4 %tmp_167, 0" [Group_5/sample.c:1865]   --->   Operation 2163 'icmp' 'tmp_i16' <Predicate = (!exitcond_2_7)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_257 : Operation 2164 [1/1] (0.00ns) (grouped into LUT with out node tmp_617_i16)   --->   "%tmp_i16_89 = select i1 %tmp_i16, float 0x3F93ED63C0000000, float 0x3FE29BDA40000000" [Group_5/sample.c:1865]   --->   Operation 2164 'select' 'tmp_i16_89' <Predicate = (!exitcond_2_7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_257 : Operation 2165 [1/1] (1.21ns)   --->   "%tmp_614_i16 = icmp eq i4 %tmp_167, 1" [Group_5/sample.c:1865]   --->   Operation 2165 'icmp' 'tmp_614_i16' <Predicate = (!exitcond_2_7)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_257 : Operation 2166 [1/1] (1.21ns)   --->   "%tmp_616_i16 = icmp eq i4 %tmp_167, 2" [Group_5/sample.c:1865]   --->   Operation 2166 'icmp' 'tmp_616_i16' <Predicate = (!exitcond_2_7)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_257 : Operation 2167 [1/1] (0.00ns) (grouped into LUT with out node tmp_617_i16)   --->   "%tmp_615_i16 = select i1 %tmp_616_i16, float 0x3FE2372C60000000, float 0x3FE09868E0000000" [Group_5/sample.c:1865]   --->   Operation 2167 'select' 'tmp_615_i16' <Predicate = (!exitcond_2_7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_257 : Operation 2168 [1/1] (0.00ns) (grouped into LUT with out node tmp_617_i16)   --->   "%tmp_245 = or i1 %tmp_616_i16, %tmp_614_i16" [Group_5/sample.c:1865]   --->   Operation 2168 'or' 'tmp_245' <Predicate = (!exitcond_2_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_257 : Operation 2169 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_617_i16 = select i1 %tmp_245, float %tmp_615_i16, float %tmp_i16_89" [Group_5/sample.c:1865]   --->   Operation 2169 'select' 'tmp_617_i16' <Predicate = (!exitcond_2_7)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_257 : Operation 2170 [1/1] (1.21ns)   --->   "%tmp_618_i16 = icmp eq i4 %tmp_167, 3" [Group_5/sample.c:1865]   --->   Operation 2170 'icmp' 'tmp_618_i16' <Predicate = (!exitcond_2_7)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_257 : Operation 2171 [1/1] (1.21ns)   --->   "%tmp_620_i16 = icmp eq i4 %tmp_167, 4" [Group_5/sample.c:1865]   --->   Operation 2171 'icmp' 'tmp_620_i16' <Predicate = (!exitcond_2_7)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_257 : Operation 2172 [1/1] (0.00ns) (grouped into LUT with out node tmp_621_i16)   --->   "%tmp_619_i16 = select i1 %tmp_620_i16, float 0x3FE06178C0000000, float 0x3FB370E260000000" [Group_5/sample.c:1865]   --->   Operation 2172 'select' 'tmp_619_i16' <Predicate = (!exitcond_2_7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_257 : Operation 2173 [1/1] (0.00ns) (grouped into LUT with out node tmp_621_i16)   --->   "%tmp_246 = or i1 %tmp_620_i16, %tmp_618_i16" [Group_5/sample.c:1865]   --->   Operation 2173 'or' 'tmp_246' <Predicate = (!exitcond_2_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_257 : Operation 2174 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_621_i16 = select i1 %tmp_246, float %tmp_619_i16, float %tmp_617_i16" [Group_5/sample.c:1865]   --->   Operation 2174 'select' 'tmp_621_i16' <Predicate = (!exitcond_2_7)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_257 : Operation 2175 [1/1] (1.21ns)   --->   "%tmp_622_i16 = icmp eq i4 %tmp_167, 5" [Group_5/sample.c:1865]   --->   Operation 2175 'icmp' 'tmp_622_i16' <Predicate = (!exitcond_2_7)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_257 : Operation 2176 [1/1] (1.21ns)   --->   "%tmp_624_i16 = icmp eq i4 %tmp_167, 6" [Group_5/sample.c:1865]   --->   Operation 2176 'icmp' 'tmp_624_i16' <Predicate = (!exitcond_2_7)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_257 : Operation 2177 [1/1] (1.21ns)   --->   "%tmp_626_i16 = icmp eq i4 %tmp_167, 7" [Group_5/sample.c:1865]   --->   Operation 2177 'icmp' 'tmp_626_i16' <Predicate = (!exitcond_2_7)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_257 : Operation 2178 [1/1] (1.21ns)   --->   "%tmp_628_i16 = icmp eq i4 %tmp_167, -8" [Group_5/sample.c:1865]   --->   Operation 2178 'icmp' 'tmp_628_i16' <Predicate = (!exitcond_2_7)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 258 <SV = 24> <Delay = 4.00>
ST_258 : Operation 2179 [1/1] (0.00ns)   --->   "%arrayNo30 = zext i3 %tmp_356 to i64" [Group_5/sample.c:1865]   --->   Operation 2179 'zext' 'arrayNo30' <Predicate = (!exitcond_2_7)> <Delay = 0.00>
ST_258 : Operation 2180 [1/2] (1.75ns)   --->   "%A_load_28 = load float* %A_addr_28, align 4" [Group_5/sample.c:1865]   --->   Operation 2180 'load' 'A_load_28' <Predicate = (!exitcond_2_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_258 : Operation 2181 [1/2] (1.75ns)   --->   "%A1_load_28 = load float* %A1_addr_28, align 4" [Group_5/sample.c:1865]   --->   Operation 2181 'load' 'A1_load_28' <Predicate = (!exitcond_2_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_258 : Operation 2182 [1/2] (1.75ns)   --->   "%A2_load_28 = load float* %A2_addr_28, align 4" [Group_5/sample.c:1865]   --->   Operation 2182 'load' 'A2_load_28' <Predicate = (!exitcond_2_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_258 : Operation 2183 [1/2] (1.75ns)   --->   "%A3_load_28 = load float* %A3_addr_28, align 4" [Group_5/sample.c:1865]   --->   Operation 2183 'load' 'A3_load_28' <Predicate = (!exitcond_2_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_258 : Operation 2184 [1/2] (1.75ns)   --->   "%A4_load_28 = load float* %A4_addr_28, align 4" [Group_5/sample.c:1865]   --->   Operation 2184 'load' 'A4_load_28' <Predicate = (!exitcond_2_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_258 : Operation 2185 [1/2] (1.75ns)   --->   "%A5_load_28 = load float* %A5_addr_28, align 4" [Group_5/sample.c:1865]   --->   Operation 2185 'load' 'A5_load_28' <Predicate = (!exitcond_2_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_258 : Operation 2186 [1/2] (1.75ns)   --->   "%A6_load_28 = load float* %A6_addr_28, align 4" [Group_5/sample.c:1865]   --->   Operation 2186 'load' 'A6_load_28' <Predicate = (!exitcond_2_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_258 : Operation 2187 [1/2] (1.75ns)   --->   "%A7_load_28 = load float* %A7_addr_28, align 4" [Group_5/sample.c:1865]   --->   Operation 2187 'load' 'A7_load_28' <Predicate = (!exitcond_2_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_258 : Operation 2188 [1/1] (1.83ns)   --->   "%tmp_244 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_28, float %A1_load_28, float %A2_load_28, float %A3_load_28, float %A4_load_28, float %A5_load_28, float %A6_load_28, float %A7_load_28, i64 %arrayNo30)" [Group_5/sample.c:1865]   --->   Operation 2188 'mux' 'tmp_244' <Predicate = (!exitcond_2_7)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_258 : Operation 2189 [1/1] (0.00ns) (grouped into LUT with out node tmp_625_i16)   --->   "%tmp_623_i16 = select i1 %tmp_624_i16, float 0xBFD3EDED60000000, float 0xBFE455C440000000" [Group_5/sample.c:1865]   --->   Operation 2189 'select' 'tmp_623_i16' <Predicate = (!exitcond_2_7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_258 : Operation 2190 [1/1] (0.00ns) (grouped into LUT with out node tmp_625_i16)   --->   "%tmp_248 = or i1 %tmp_624_i16, %tmp_622_i16" [Group_5/sample.c:1865]   --->   Operation 2190 'or' 'tmp_248' <Predicate = (!exitcond_2_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_258 : Operation 2191 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_625_i16 = select i1 %tmp_248, float %tmp_623_i16, float %tmp_621_i16" [Group_5/sample.c:1865]   --->   Operation 2191 'select' 'tmp_625_i16' <Predicate = (!exitcond_2_7)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_258 : Operation 2192 [1/1] (0.00ns) (grouped into LUT with out node tmp_629_i16)   --->   "%tmp_627_i16 = select i1 %tmp_628_i16, float 0xBFD2F8EFE0000000, float 0x3FCDFB8E80000000" [Group_5/sample.c:1865]   --->   Operation 2192 'select' 'tmp_627_i16' <Predicate = (!exitcond_2_7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_258 : Operation 2193 [1/1] (0.00ns) (grouped into LUT with out node tmp_629_i16)   --->   "%tmp_249 = or i1 %tmp_628_i16, %tmp_626_i16" [Group_5/sample.c:1865]   --->   Operation 2193 'or' 'tmp_249' <Predicate = (!exitcond_2_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_258 : Operation 2194 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_629_i16 = select i1 %tmp_249, float %tmp_627_i16, float %tmp_625_i16" [Group_5/sample.c:1865]   --->   Operation 2194 'select' 'tmp_629_i16' <Predicate = (!exitcond_2_7)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_258 : Operation 2195 [1/1] (1.21ns)   --->   "%tmp_630_i16 = icmp eq i4 %tmp_167, -7" [Group_5/sample.c:1865]   --->   Operation 2195 'icmp' 'tmp_630_i16' <Predicate = (!exitcond_2_7)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_258 : Operation 2196 [1/1] (1.21ns)   --->   "%tmp_632_i16 = icmp eq i4 %tmp_167, -6" [Group_5/sample.c:1865]   --->   Operation 2196 'icmp' 'tmp_632_i16' <Predicate = (!exitcond_2_7)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_258 : Operation 2197 [1/1] (0.00ns) (grouped into LUT with out node tmp_633_i16)   --->   "%tmp_631_i16 = select i1 %tmp_632_i16, float 0x3FD20F95C0000000, float 0xBFDD914080000000" [Group_5/sample.c:1865]   --->   Operation 2197 'select' 'tmp_631_i16' <Predicate = (!exitcond_2_7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_258 : Operation 2198 [1/1] (0.00ns) (grouped into LUT with out node tmp_633_i16)   --->   "%tmp_250 = or i1 %tmp_632_i16, %tmp_630_i16" [Group_5/sample.c:1865]   --->   Operation 2198 'or' 'tmp_250' <Predicate = (!exitcond_2_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_258 : Operation 2199 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_633_i16 = select i1 %tmp_250, float %tmp_631_i16, float %tmp_629_i16" [Group_5/sample.c:1865]   --->   Operation 2199 'select' 'tmp_633_i16' <Predicate = (!exitcond_2_7)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_258 : Operation 2200 [1/1] (1.21ns)   --->   "%tmp_634_i16 = icmp eq i4 %tmp_167, -5" [Group_5/sample.c:1865]   --->   Operation 2200 'icmp' 'tmp_634_i16' <Predicate = (!exitcond_2_7)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_258 : Operation 2201 [1/1] (1.21ns)   --->   "%tmp_636_i16 = icmp eq i4 %tmp_167, -4" [Group_5/sample.c:1865]   --->   Operation 2201 'icmp' 'tmp_636_i16' <Predicate = (!exitcond_2_7)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_258 : Operation 2202 [1/1] (0.00ns) (grouped into LUT with out node tmp_637_i16)   --->   "%tmp_635_i16 = select i1 %tmp_636_i16, float 0x3FA2D46C60000000, float 0x3FC703A460000000" [Group_5/sample.c:1865]   --->   Operation 2202 'select' 'tmp_635_i16' <Predicate = (!exitcond_2_7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_258 : Operation 2203 [1/1] (0.00ns) (grouped into LUT with out node tmp_637_i16)   --->   "%tmp_251 = or i1 %tmp_636_i16, %tmp_634_i16" [Group_5/sample.c:1865]   --->   Operation 2203 'or' 'tmp_251' <Predicate = (!exitcond_2_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_258 : Operation 2204 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_637_i16 = select i1 %tmp_251, float %tmp_635_i16, float %tmp_633_i16" [Group_5/sample.c:1865]   --->   Operation 2204 'select' 'tmp_637_i16' <Predicate = (!exitcond_2_7)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_258 : Operation 2205 [1/1] (1.21ns)   --->   "%tmp_638_i16 = icmp eq i4 %tmp_167, -3" [Group_5/sample.c:1865]   --->   Operation 2205 'icmp' 'tmp_638_i16' <Predicate = (!exitcond_2_7)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_258 : Operation 2206 [1/1] (1.21ns)   --->   "%tmp_640_i16 = icmp eq i4 %tmp_167, -2" [Group_5/sample.c:1865]   --->   Operation 2206 'icmp' 'tmp_640_i16' <Predicate = (!exitcond_2_7)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_258 : Operation 2207 [1/1] (0.00ns) (grouped into LUT with out node merge_i16)   --->   "%tmp_639_i16 = select i1 %tmp_640_i16, float 0xBFAD0FAD80000000, float 0x3FDC5862A0000000" [Group_5/sample.c:1865]   --->   Operation 2207 'select' 'tmp_639_i16' <Predicate = (!exitcond_2_7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_258 : Operation 2208 [1/1] (0.00ns) (grouped into LUT with out node merge_i16)   --->   "%tmp_252 = or i1 %tmp_640_i16, %tmp_638_i16" [Group_5/sample.c:1865]   --->   Operation 2208 'or' 'tmp_252' <Predicate = (!exitcond_2_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_258 : Operation 2209 [1/1] (0.80ns) (out node of the LUT)   --->   "%merge_i16 = select i1 %tmp_252, float %tmp_639_i16, float %tmp_637_i16" [Group_5/sample.c:1865]   --->   Operation 2209 'select' 'merge_i16' <Predicate = (!exitcond_2_7)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 259 <SV = 25> <Delay = 3.65>
ST_259 : Operation 2210 [5/5] (3.65ns)   --->   "%tmp_36_2_7 = fmul float %tmp_244, %merge_i16" [Group_5/sample.c:1869]   --->   Operation 2210 'fmul' 'tmp_36_2_7' <Predicate = (!exitcond_2_7)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 260 <SV = 26> <Delay = 3.65>
ST_260 : Operation 2211 [4/5] (3.65ns)   --->   "%tmp_36_2_7 = fmul float %tmp_244, %merge_i16" [Group_5/sample.c:1869]   --->   Operation 2211 'fmul' 'tmp_36_2_7' <Predicate = (!exitcond_2_7)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 261 <SV = 27> <Delay = 3.65>
ST_261 : Operation 2212 [3/5] (3.65ns)   --->   "%tmp_36_2_7 = fmul float %tmp_244, %merge_i16" [Group_5/sample.c:1869]   --->   Operation 2212 'fmul' 'tmp_36_2_7' <Predicate = (!exitcond_2_7)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 262 <SV = 28> <Delay = 3.65>
ST_262 : Operation 2213 [2/5] (3.65ns)   --->   "%tmp_36_2_7 = fmul float %tmp_244, %merge_i16" [Group_5/sample.c:1869]   --->   Operation 2213 'fmul' 'tmp_36_2_7' <Predicate = (!exitcond_2_7)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 263 <SV = 29> <Delay = 3.65>
ST_263 : Operation 2214 [1/5] (3.65ns)   --->   "%tmp_36_2_7 = fmul float %tmp_244, %merge_i16" [Group_5/sample.c:1869]   --->   Operation 2214 'fmul' 'tmp_36_2_7' <Predicate = (!exitcond_2_7)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 264 <SV = 30> <Delay = 3.29>
ST_264 : Operation 2215 [8/8] (3.29ns)   --->   "%sum_1_2_7 = fadd float %sum1_2_7, %tmp_36_2_7" [Group_5/sample.c:1869]   --->   Operation 2215 'fadd' 'sum_1_2_7' <Predicate = (!exitcond_2_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 265 <SV = 31> <Delay = 3.29>
ST_265 : Operation 2216 [7/8] (3.29ns)   --->   "%sum_1_2_7 = fadd float %sum1_2_7, %tmp_36_2_7" [Group_5/sample.c:1869]   --->   Operation 2216 'fadd' 'sum_1_2_7' <Predicate = (!exitcond_2_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 266 <SV = 32> <Delay = 3.29>
ST_266 : Operation 2217 [6/8] (3.29ns)   --->   "%sum_1_2_7 = fadd float %sum1_2_7, %tmp_36_2_7" [Group_5/sample.c:1869]   --->   Operation 2217 'fadd' 'sum_1_2_7' <Predicate = (!exitcond_2_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 267 <SV = 33> <Delay = 3.29>
ST_267 : Operation 2218 [5/8] (3.29ns)   --->   "%sum_1_2_7 = fadd float %sum1_2_7, %tmp_36_2_7" [Group_5/sample.c:1869]   --->   Operation 2218 'fadd' 'sum_1_2_7' <Predicate = (!exitcond_2_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 268 <SV = 34> <Delay = 3.29>
ST_268 : Operation 2219 [4/8] (3.29ns)   --->   "%sum_1_2_7 = fadd float %sum1_2_7, %tmp_36_2_7" [Group_5/sample.c:1869]   --->   Operation 2219 'fadd' 'sum_1_2_7' <Predicate = (!exitcond_2_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 269 <SV = 35> <Delay = 3.29>
ST_269 : Operation 2220 [3/8] (3.29ns)   --->   "%sum_1_2_7 = fadd float %sum1_2_7, %tmp_36_2_7" [Group_5/sample.c:1869]   --->   Operation 2220 'fadd' 'sum_1_2_7' <Predicate = (!exitcond_2_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 270 <SV = 36> <Delay = 3.29>
ST_270 : Operation 2221 [2/8] (3.29ns)   --->   "%sum_1_2_7 = fadd float %sum1_2_7, %tmp_36_2_7" [Group_5/sample.c:1869]   --->   Operation 2221 'fadd' 'sum_1_2_7' <Predicate = (!exitcond_2_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 271 <SV = 37> <Delay = 3.29>
ST_271 : Operation 2222 [1/1] (0.00ns)   --->   "%tmp_163 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 2222 'specregionbegin' 'tmp_163' <Predicate = (!exitcond_2_7)> <Delay = 0.00>
ST_271 : Operation 2223 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 2223 'specpipeline' <Predicate = (!exitcond_2_7)> <Delay = 0.00>
ST_271 : Operation 2224 [1/8] (3.29ns)   --->   "%sum_1_2_7 = fadd float %sum1_2_7, %tmp_36_2_7" [Group_5/sample.c:1869]   --->   Operation 2224 'fadd' 'sum_1_2_7' <Predicate = (!exitcond_2_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 2225 [1/1] (0.00ns)   --->   "%empty_90 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_163)" [Group_5/sample.c:1870]   --->   Operation 2225 'specregionend' 'empty_90' <Predicate = (!exitcond_2_7)> <Delay = 0.00>
ST_271 : Operation 2226 [1/1] (0.00ns)   --->   "br label %.preheader8" [Group_5/sample.c:1865]   --->   Operation 2226 'br' <Predicate = (!exitcond_2_7)> <Delay = 0.00>

State 272 <SV = 24> <Delay = 2.99>
ST_272 : Operation 2227 [1/1] (1.75ns)   --->   "store float %sum1_2_7, float* %C_addr_1, align 4" [Group_5/sample.c:1871]   --->   Operation 2227 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_272 : Operation 2228 [1/1] (2.99ns)   --->   "%j_14_2_7 = add i64 %j_2, 8" [Group_5/sample.c:1860]   --->   Operation 2228 'add' 'j_14_2_7' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_272 : Operation 2229 [1/1] (0.00ns)   --->   "br label %.preheader33" [Group_5/sample.c:1860]   --->   Operation 2229 'br' <Predicate = true> <Delay = 0.00>

State 273 <SV = 11> <Delay = 2.34>
ST_273 : Operation 2230 [1/1] (0.00ns)   --->   "%j_3 = phi i64 [ %j_14_3_7, %59 ], [ 0, %.preheader32.preheader ]" [Group_5/sample.c:1860]   --->   Operation 2230 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_273 : Operation 2231 [1/1] (2.34ns)   --->   "%exitcond1_3 = icmp eq i64 %j_3, 1" [Group_5/sample.c:1860]   --->   Operation 2231 'icmp' 'exitcond1_3' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_273 : Operation 2232 [1/1] (0.00ns)   --->   "br i1 %exitcond1_3, label %61, label %.preheader7.preheader" [Group_5/sample.c:1860]   --->   Operation 2232 'br' <Predicate = true> <Delay = 0.00>
ST_273 : Operation 2233 [1/1] (0.00ns)   --->   "%tmp_315 = trunc i64 %j_3 to i4" [Group_5/sample.c:1860]   --->   Operation 2233 'trunc' 'tmp_315' <Predicate = (!exitcond1_3)> <Delay = 0.00>
ST_273 : Operation 2234 [1/1] (1.35ns)   --->   "br label %.preheader7" [Group_5/sample.c:1865]   --->   Operation 2234 'br' <Predicate = (!exitcond1_3)> <Delay = 1.35>

State 274 <SV = 12> <Delay = 4.30>
ST_274 : Operation 2235 [1/1] (0.00ns)   --->   "%sum1_3 = phi float [ %sum_1_3, %48 ], [ 0xBFA3F6A9E0000000, %.preheader7.preheader ]" [Group_5/sample.c:1869]   --->   Operation 2235 'phi' 'sum1_3' <Predicate = true> <Delay = 0.00>
ST_274 : Operation 2236 [1/1] (0.00ns)   --->   "%k_3 = phi i5 [ %k_2_3, %48 ], [ 0, %.preheader7.preheader ]" [Group_5/sample.c:1865]   --->   Operation 2236 'phi' 'k_3' <Predicate = true> <Delay = 0.00>
ST_274 : Operation 2237 [1/1] (1.21ns)   --->   "%exitcond_3 = icmp eq i5 %k_3, -16" [Group_5/sample.c:1865]   --->   Operation 2237 'icmp' 'exitcond_3' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_274 : Operation 2238 [1/1] (0.00ns)   --->   "%empty_91 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 2238 'speclooptripcount' 'empty_91' <Predicate = true> <Delay = 0.00>
ST_274 : Operation 2239 [1/1] (1.54ns)   --->   "%k_2_3 = add i5 %k_3, 1" [Group_5/sample.c:1865]   --->   Operation 2239 'add' 'k_2_3' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_274 : Operation 2240 [1/1] (0.00ns)   --->   "br i1 %exitcond_3, label %47, label %48" [Group_5/sample.c:1865]   --->   Operation 2240 'br' <Predicate = true> <Delay = 0.00>
ST_274 : Operation 2241 [1/1] (0.00ns)   --->   "%tmp_321 = trunc i5 %k_3 to i4" [Group_5/sample.c:1865]   --->   Operation 2241 'trunc' 'tmp_321' <Predicate = (!exitcond_3)> <Delay = 0.00>
ST_274 : Operation 2242 [1/1] (0.00ns)   --->   "%tmp_322 = trunc i5 %k_3 to i3" [Group_5/sample.c:1865]   --->   Operation 2242 'trunc' 'tmp_322' <Predicate = (!exitcond_3)> <Delay = 0.00>
ST_274 : Operation 2243 [1/1] (0.79ns)   --->   "%sum5_3 = xor i5 %k_3, -16" [Group_5/sample.c:1865]   --->   Operation 2243 'xor' 'sum5_3' <Predicate = (!exitcond_3)> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_274 : Operation 2244 [1/1] (0.00ns)   --->   "%tmp_323 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %sum5_3, i32 3, i32 4)" [Group_5/sample.c:1865]   --->   Operation 2244 'partselect' 'tmp_323' <Predicate = (!exitcond_3)> <Delay = 0.00>
ST_274 : Operation 2245 [1/1] (0.00ns)   --->   "%newIndex1 = sext i2 %tmp_323 to i3" [Group_5/sample.c:1865]   --->   Operation 2245 'sext' 'newIndex1' <Predicate = (!exitcond_3)> <Delay = 0.00>
ST_274 : Operation 2246 [1/1] (0.00ns)   --->   "%newIndex41_cast = zext i3 %newIndex1 to i64" [Group_5/sample.c:1865]   --->   Operation 2246 'zext' 'newIndex41_cast' <Predicate = (!exitcond_3)> <Delay = 0.00>
ST_274 : Operation 2247 [1/1] (0.00ns)   --->   "%A_addr_17 = getelementptr [2 x float]* %A, i64 0, i64 %newIndex41_cast" [Group_5/sample.c:1865]   --->   Operation 2247 'getelementptr' 'A_addr_17' <Predicate = (!exitcond_3)> <Delay = 0.00>
ST_274 : Operation 2248 [2/2] (1.75ns)   --->   "%A_load_17 = load float* %A_addr_17, align 4" [Group_5/sample.c:1865]   --->   Operation 2248 'load' 'A_load_17' <Predicate = (!exitcond_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_274 : Operation 2249 [1/1] (0.00ns)   --->   "%A1_addr_17 = getelementptr [2 x float]* %A1, i64 0, i64 %newIndex41_cast" [Group_5/sample.c:1865]   --->   Operation 2249 'getelementptr' 'A1_addr_17' <Predicate = (!exitcond_3)> <Delay = 0.00>
ST_274 : Operation 2250 [2/2] (1.75ns)   --->   "%A1_load_17 = load float* %A1_addr_17, align 4" [Group_5/sample.c:1865]   --->   Operation 2250 'load' 'A1_load_17' <Predicate = (!exitcond_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_274 : Operation 2251 [1/1] (0.00ns)   --->   "%A2_addr_17 = getelementptr [2 x float]* %A2, i64 0, i64 %newIndex41_cast" [Group_5/sample.c:1865]   --->   Operation 2251 'getelementptr' 'A2_addr_17' <Predicate = (!exitcond_3)> <Delay = 0.00>
ST_274 : Operation 2252 [2/2] (1.75ns)   --->   "%A2_load_17 = load float* %A2_addr_17, align 4" [Group_5/sample.c:1865]   --->   Operation 2252 'load' 'A2_load_17' <Predicate = (!exitcond_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_274 : Operation 2253 [1/1] (0.00ns)   --->   "%A3_addr_17 = getelementptr [2 x float]* %A3, i64 0, i64 %newIndex41_cast" [Group_5/sample.c:1865]   --->   Operation 2253 'getelementptr' 'A3_addr_17' <Predicate = (!exitcond_3)> <Delay = 0.00>
ST_274 : Operation 2254 [2/2] (1.75ns)   --->   "%A3_load_17 = load float* %A3_addr_17, align 4" [Group_5/sample.c:1865]   --->   Operation 2254 'load' 'A3_load_17' <Predicate = (!exitcond_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_274 : Operation 2255 [1/1] (0.00ns)   --->   "%A4_addr_17 = getelementptr [2 x float]* %A4, i64 0, i64 %newIndex41_cast" [Group_5/sample.c:1865]   --->   Operation 2255 'getelementptr' 'A4_addr_17' <Predicate = (!exitcond_3)> <Delay = 0.00>
ST_274 : Operation 2256 [2/2] (1.75ns)   --->   "%A4_load_17 = load float* %A4_addr_17, align 4" [Group_5/sample.c:1865]   --->   Operation 2256 'load' 'A4_load_17' <Predicate = (!exitcond_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_274 : Operation 2257 [1/1] (0.00ns)   --->   "%A5_addr_17 = getelementptr [2 x float]* %A5, i64 0, i64 %newIndex41_cast" [Group_5/sample.c:1865]   --->   Operation 2257 'getelementptr' 'A5_addr_17' <Predicate = (!exitcond_3)> <Delay = 0.00>
ST_274 : Operation 2258 [2/2] (1.75ns)   --->   "%A5_load_17 = load float* %A5_addr_17, align 4" [Group_5/sample.c:1865]   --->   Operation 2258 'load' 'A5_load_17' <Predicate = (!exitcond_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_274 : Operation 2259 [1/1] (0.00ns)   --->   "%A6_addr_17 = getelementptr [2 x float]* %A6, i64 0, i64 %newIndex41_cast" [Group_5/sample.c:1865]   --->   Operation 2259 'getelementptr' 'A6_addr_17' <Predicate = (!exitcond_3)> <Delay = 0.00>
ST_274 : Operation 2260 [2/2] (1.75ns)   --->   "%A6_load_17 = load float* %A6_addr_17, align 4" [Group_5/sample.c:1865]   --->   Operation 2260 'load' 'A6_load_17' <Predicate = (!exitcond_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_274 : Operation 2261 [1/1] (0.00ns)   --->   "%A7_addr_17 = getelementptr [2 x float]* %A7, i64 0, i64 %newIndex41_cast" [Group_5/sample.c:1865]   --->   Operation 2261 'getelementptr' 'A7_addr_17' <Predicate = (!exitcond_3)> <Delay = 0.00>
ST_274 : Operation 2262 [2/2] (1.75ns)   --->   "%A7_load_17 = load float* %A7_addr_17, align 4" [Group_5/sample.c:1865]   --->   Operation 2262 'load' 'A7_load_17' <Predicate = (!exitcond_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_274 : Operation 2263 [1/1] (1.49ns)   --->   "%sum8_3 = add i4 %tmp_315, %tmp_321" [Group_5/sample.c:1860]   --->   Operation 2263 'add' 'sum8_3' <Predicate = (!exitcond_3)> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_274 : Operation 2264 [1/1] (0.00ns)   --->   "%tmp_324 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %sum8_3, i32 3)" [Group_5/sample.c:1860]   --->   Operation 2264 'bitselect' 'tmp_324' <Predicate = (!exitcond_3)> <Delay = 0.00>
ST_274 : Operation 2265 [1/1] (0.00ns)   --->   "%tmp_101 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %tmp_322, i1 %tmp_324)" [Group_5/sample.c:1865]   --->   Operation 2265 'bitconcatenate' 'tmp_101' <Predicate = (!exitcond_3)> <Delay = 0.00>
ST_274 : Operation 2266 [1/1] (1.21ns)   --->   "%tmp_i7 = icmp eq i4 %tmp_101, 0" [Group_5/sample.c:1865]   --->   Operation 2266 'icmp' 'tmp_i7' <Predicate = (!exitcond_3)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_274 : Operation 2267 [1/1] (0.00ns) (grouped into LUT with out node tmp_617_i7)   --->   "%tmp_i7_92 = select i1 %tmp_i7, float 0x3F93ED63C0000000, float 0x3FE29BDA40000000" [Group_5/sample.c:1865]   --->   Operation 2267 'select' 'tmp_i7_92' <Predicate = (!exitcond_3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_274 : Operation 2268 [1/1] (1.21ns)   --->   "%tmp_614_i7 = icmp eq i4 %tmp_101, 1" [Group_5/sample.c:1865]   --->   Operation 2268 'icmp' 'tmp_614_i7' <Predicate = (!exitcond_3)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_274 : Operation 2269 [1/1] (1.21ns)   --->   "%tmp_616_i7 = icmp eq i4 %tmp_101, 2" [Group_5/sample.c:1865]   --->   Operation 2269 'icmp' 'tmp_616_i7' <Predicate = (!exitcond_3)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_274 : Operation 2270 [1/1] (0.00ns) (grouped into LUT with out node tmp_617_i7)   --->   "%tmp_615_i7 = select i1 %tmp_616_i7, float 0x3FE2372C60000000, float 0x3FE09868E0000000" [Group_5/sample.c:1865]   --->   Operation 2270 'select' 'tmp_615_i7' <Predicate = (!exitcond_3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_274 : Operation 2271 [1/1] (0.00ns) (grouped into LUT with out node tmp_617_i7)   --->   "%tmp_188 = or i1 %tmp_616_i7, %tmp_614_i7" [Group_5/sample.c:1865]   --->   Operation 2271 'or' 'tmp_188' <Predicate = (!exitcond_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_274 : Operation 2272 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_617_i7 = select i1 %tmp_188, float %tmp_615_i7, float %tmp_i7_92" [Group_5/sample.c:1865]   --->   Operation 2272 'select' 'tmp_617_i7' <Predicate = (!exitcond_3)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_274 : Operation 2273 [1/1] (1.21ns)   --->   "%tmp_618_i7 = icmp eq i4 %tmp_101, 3" [Group_5/sample.c:1865]   --->   Operation 2273 'icmp' 'tmp_618_i7' <Predicate = (!exitcond_3)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_274 : Operation 2274 [1/1] (1.21ns)   --->   "%tmp_620_i8 = icmp eq i4 %tmp_101, 4" [Group_5/sample.c:1865]   --->   Operation 2274 'icmp' 'tmp_620_i8' <Predicate = (!exitcond_3)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_274 : Operation 2275 [1/1] (0.00ns) (grouped into LUT with out node tmp_621_i7)   --->   "%tmp_619_i9 = select i1 %tmp_620_i8, float 0x3FE06178C0000000, float 0x3FB370E260000000" [Group_5/sample.c:1865]   --->   Operation 2275 'select' 'tmp_619_i9' <Predicate = (!exitcond_3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_274 : Operation 2276 [1/1] (0.00ns) (grouped into LUT with out node tmp_621_i7)   --->   "%tmp_189 = or i1 %tmp_620_i8, %tmp_618_i7" [Group_5/sample.c:1865]   --->   Operation 2276 'or' 'tmp_189' <Predicate = (!exitcond_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_274 : Operation 2277 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_621_i7 = select i1 %tmp_189, float %tmp_619_i9, float %tmp_617_i7" [Group_5/sample.c:1865]   --->   Operation 2277 'select' 'tmp_621_i7' <Predicate = (!exitcond_3)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_274 : Operation 2278 [1/1] (1.21ns)   --->   "%tmp_622_i7 = icmp eq i4 %tmp_101, 5" [Group_5/sample.c:1865]   --->   Operation 2278 'icmp' 'tmp_622_i7' <Predicate = (!exitcond_3)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_274 : Operation 2279 [1/1] (1.21ns)   --->   "%tmp_624_i7 = icmp eq i4 %tmp_101, 6" [Group_5/sample.c:1865]   --->   Operation 2279 'icmp' 'tmp_624_i7' <Predicate = (!exitcond_3)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_274 : Operation 2280 [1/1] (1.21ns)   --->   "%tmp_626_i7 = icmp eq i4 %tmp_101, 7" [Group_5/sample.c:1865]   --->   Operation 2280 'icmp' 'tmp_626_i7' <Predicate = (!exitcond_3)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_274 : Operation 2281 [1/1] (1.21ns)   --->   "%tmp_628_i7 = icmp eq i4 %tmp_101, -8" [Group_5/sample.c:1865]   --->   Operation 2281 'icmp' 'tmp_628_i7' <Predicate = (!exitcond_3)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 275 <SV = 13> <Delay = 4.00>
ST_275 : Operation 2282 [1/1] (0.00ns)   --->   "%arrayNo18 = zext i3 %tmp_322 to i64" [Group_5/sample.c:1865]   --->   Operation 2282 'zext' 'arrayNo18' <Predicate = (!exitcond_3)> <Delay = 0.00>
ST_275 : Operation 2283 [1/2] (1.75ns)   --->   "%A_load_17 = load float* %A_addr_17, align 4" [Group_5/sample.c:1865]   --->   Operation 2283 'load' 'A_load_17' <Predicate = (!exitcond_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_275 : Operation 2284 [1/2] (1.75ns)   --->   "%A1_load_17 = load float* %A1_addr_17, align 4" [Group_5/sample.c:1865]   --->   Operation 2284 'load' 'A1_load_17' <Predicate = (!exitcond_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_275 : Operation 2285 [1/2] (1.75ns)   --->   "%A2_load_17 = load float* %A2_addr_17, align 4" [Group_5/sample.c:1865]   --->   Operation 2285 'load' 'A2_load_17' <Predicate = (!exitcond_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_275 : Operation 2286 [1/2] (1.75ns)   --->   "%A3_load_17 = load float* %A3_addr_17, align 4" [Group_5/sample.c:1865]   --->   Operation 2286 'load' 'A3_load_17' <Predicate = (!exitcond_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_275 : Operation 2287 [1/2] (1.75ns)   --->   "%A4_load_17 = load float* %A4_addr_17, align 4" [Group_5/sample.c:1865]   --->   Operation 2287 'load' 'A4_load_17' <Predicate = (!exitcond_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_275 : Operation 2288 [1/2] (1.75ns)   --->   "%A5_load_17 = load float* %A5_addr_17, align 4" [Group_5/sample.c:1865]   --->   Operation 2288 'load' 'A5_load_17' <Predicate = (!exitcond_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_275 : Operation 2289 [1/2] (1.75ns)   --->   "%A6_load_17 = load float* %A6_addr_17, align 4" [Group_5/sample.c:1865]   --->   Operation 2289 'load' 'A6_load_17' <Predicate = (!exitcond_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_275 : Operation 2290 [1/2] (1.75ns)   --->   "%A7_load_17 = load float* %A7_addr_17, align 4" [Group_5/sample.c:1865]   --->   Operation 2290 'load' 'A7_load_17' <Predicate = (!exitcond_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_275 : Operation 2291 [1/1] (1.83ns)   --->   "%tmp_187 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_17, float %A1_load_17, float %A2_load_17, float %A3_load_17, float %A4_load_17, float %A5_load_17, float %A6_load_17, float %A7_load_17, i64 %arrayNo18)" [Group_5/sample.c:1865]   --->   Operation 2291 'mux' 'tmp_187' <Predicate = (!exitcond_3)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_275 : Operation 2292 [1/1] (0.00ns) (grouped into LUT with out node tmp_625_i7)   --->   "%tmp_623_i7 = select i1 %tmp_624_i7, float 0xBFD3EDED60000000, float 0xBFE455C440000000" [Group_5/sample.c:1865]   --->   Operation 2292 'select' 'tmp_623_i7' <Predicate = (!exitcond_3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_275 : Operation 2293 [1/1] (0.00ns) (grouped into LUT with out node tmp_625_i7)   --->   "%tmp_190 = or i1 %tmp_624_i7, %tmp_622_i7" [Group_5/sample.c:1865]   --->   Operation 2293 'or' 'tmp_190' <Predicate = (!exitcond_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_275 : Operation 2294 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_625_i7 = select i1 %tmp_190, float %tmp_623_i7, float %tmp_621_i7" [Group_5/sample.c:1865]   --->   Operation 2294 'select' 'tmp_625_i7' <Predicate = (!exitcond_3)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_275 : Operation 2295 [1/1] (0.00ns) (grouped into LUT with out node tmp_629_i7)   --->   "%tmp_627_i7 = select i1 %tmp_628_i7, float 0xBFD2F8EFE0000000, float 0x3FCDFB8E80000000" [Group_5/sample.c:1865]   --->   Operation 2295 'select' 'tmp_627_i7' <Predicate = (!exitcond_3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_275 : Operation 2296 [1/1] (0.00ns) (grouped into LUT with out node tmp_629_i7)   --->   "%tmp_191 = or i1 %tmp_628_i7, %tmp_626_i7" [Group_5/sample.c:1865]   --->   Operation 2296 'or' 'tmp_191' <Predicate = (!exitcond_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_275 : Operation 2297 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_629_i7 = select i1 %tmp_191, float %tmp_627_i7, float %tmp_625_i7" [Group_5/sample.c:1865]   --->   Operation 2297 'select' 'tmp_629_i7' <Predicate = (!exitcond_3)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_275 : Operation 2298 [1/1] (1.21ns)   --->   "%tmp_630_i7 = icmp eq i4 %tmp_101, -7" [Group_5/sample.c:1865]   --->   Operation 2298 'icmp' 'tmp_630_i7' <Predicate = (!exitcond_3)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_275 : Operation 2299 [1/1] (1.21ns)   --->   "%tmp_632_i7 = icmp eq i4 %tmp_101, -6" [Group_5/sample.c:1865]   --->   Operation 2299 'icmp' 'tmp_632_i7' <Predicate = (!exitcond_3)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_275 : Operation 2300 [1/1] (0.00ns) (grouped into LUT with out node tmp_633_i7)   --->   "%tmp_631_i7 = select i1 %tmp_632_i7, float 0x3FD20F95C0000000, float 0xBFDD914080000000" [Group_5/sample.c:1865]   --->   Operation 2300 'select' 'tmp_631_i7' <Predicate = (!exitcond_3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_275 : Operation 2301 [1/1] (0.00ns) (grouped into LUT with out node tmp_633_i7)   --->   "%tmp_192 = or i1 %tmp_632_i7, %tmp_630_i7" [Group_5/sample.c:1865]   --->   Operation 2301 'or' 'tmp_192' <Predicate = (!exitcond_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_275 : Operation 2302 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_633_i7 = select i1 %tmp_192, float %tmp_631_i7, float %tmp_629_i7" [Group_5/sample.c:1865]   --->   Operation 2302 'select' 'tmp_633_i7' <Predicate = (!exitcond_3)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_275 : Operation 2303 [1/1] (1.21ns)   --->   "%tmp_634_i7 = icmp eq i4 %tmp_101, -5" [Group_5/sample.c:1865]   --->   Operation 2303 'icmp' 'tmp_634_i7' <Predicate = (!exitcond_3)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_275 : Operation 2304 [1/1] (1.21ns)   --->   "%tmp_636_i7 = icmp eq i4 %tmp_101, -4" [Group_5/sample.c:1865]   --->   Operation 2304 'icmp' 'tmp_636_i7' <Predicate = (!exitcond_3)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_275 : Operation 2305 [1/1] (0.00ns) (grouped into LUT with out node tmp_637_i7)   --->   "%tmp_635_i7 = select i1 %tmp_636_i7, float 0x3FA2D46C60000000, float 0x3FC703A460000000" [Group_5/sample.c:1865]   --->   Operation 2305 'select' 'tmp_635_i7' <Predicate = (!exitcond_3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_275 : Operation 2306 [1/1] (0.00ns) (grouped into LUT with out node tmp_637_i7)   --->   "%tmp_193 = or i1 %tmp_636_i7, %tmp_634_i7" [Group_5/sample.c:1865]   --->   Operation 2306 'or' 'tmp_193' <Predicate = (!exitcond_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_275 : Operation 2307 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_637_i7 = select i1 %tmp_193, float %tmp_635_i7, float %tmp_633_i7" [Group_5/sample.c:1865]   --->   Operation 2307 'select' 'tmp_637_i7' <Predicate = (!exitcond_3)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_275 : Operation 2308 [1/1] (1.21ns)   --->   "%tmp_638_i7 = icmp eq i4 %tmp_101, -3" [Group_5/sample.c:1865]   --->   Operation 2308 'icmp' 'tmp_638_i7' <Predicate = (!exitcond_3)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_275 : Operation 2309 [1/1] (1.21ns)   --->   "%tmp_640_i7 = icmp eq i4 %tmp_101, -2" [Group_5/sample.c:1865]   --->   Operation 2309 'icmp' 'tmp_640_i7' <Predicate = (!exitcond_3)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_275 : Operation 2310 [1/1] (0.00ns) (grouped into LUT with out node merge_i7)   --->   "%tmp_639_i7 = select i1 %tmp_640_i7, float 0xBFAD0FAD80000000, float 0x3FDC5862A0000000" [Group_5/sample.c:1865]   --->   Operation 2310 'select' 'tmp_639_i7' <Predicate = (!exitcond_3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_275 : Operation 2311 [1/1] (0.00ns) (grouped into LUT with out node merge_i7)   --->   "%tmp_194 = or i1 %tmp_640_i7, %tmp_638_i7" [Group_5/sample.c:1865]   --->   Operation 2311 'or' 'tmp_194' <Predicate = (!exitcond_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_275 : Operation 2312 [1/1] (0.80ns) (out node of the LUT)   --->   "%merge_i7 = select i1 %tmp_194, float %tmp_639_i7, float %tmp_637_i7" [Group_5/sample.c:1865]   --->   Operation 2312 'select' 'merge_i7' <Predicate = (!exitcond_3)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 276 <SV = 14> <Delay = 3.65>
ST_276 : Operation 2313 [5/5] (3.65ns)   --->   "%tmp_36_3 = fmul float %tmp_187, %merge_i7" [Group_5/sample.c:1869]   --->   Operation 2313 'fmul' 'tmp_36_3' <Predicate = (!exitcond_3)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 277 <SV = 15> <Delay = 3.65>
ST_277 : Operation 2314 [4/5] (3.65ns)   --->   "%tmp_36_3 = fmul float %tmp_187, %merge_i7" [Group_5/sample.c:1869]   --->   Operation 2314 'fmul' 'tmp_36_3' <Predicate = (!exitcond_3)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 278 <SV = 16> <Delay = 3.65>
ST_278 : Operation 2315 [3/5] (3.65ns)   --->   "%tmp_36_3 = fmul float %tmp_187, %merge_i7" [Group_5/sample.c:1869]   --->   Operation 2315 'fmul' 'tmp_36_3' <Predicate = (!exitcond_3)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 279 <SV = 17> <Delay = 3.65>
ST_279 : Operation 2316 [2/5] (3.65ns)   --->   "%tmp_36_3 = fmul float %tmp_187, %merge_i7" [Group_5/sample.c:1869]   --->   Operation 2316 'fmul' 'tmp_36_3' <Predicate = (!exitcond_3)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 280 <SV = 18> <Delay = 3.65>
ST_280 : Operation 2317 [1/5] (3.65ns)   --->   "%tmp_36_3 = fmul float %tmp_187, %merge_i7" [Group_5/sample.c:1869]   --->   Operation 2317 'fmul' 'tmp_36_3' <Predicate = (!exitcond_3)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 281 <SV = 19> <Delay = 3.29>
ST_281 : Operation 2318 [8/8] (3.29ns)   --->   "%sum_1_3 = fadd float %sum1_3, %tmp_36_3" [Group_5/sample.c:1869]   --->   Operation 2318 'fadd' 'sum_1_3' <Predicate = (!exitcond_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 282 <SV = 20> <Delay = 3.29>
ST_282 : Operation 2319 [7/8] (3.29ns)   --->   "%sum_1_3 = fadd float %sum1_3, %tmp_36_3" [Group_5/sample.c:1869]   --->   Operation 2319 'fadd' 'sum_1_3' <Predicate = (!exitcond_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 283 <SV = 21> <Delay = 3.29>
ST_283 : Operation 2320 [6/8] (3.29ns)   --->   "%sum_1_3 = fadd float %sum1_3, %tmp_36_3" [Group_5/sample.c:1869]   --->   Operation 2320 'fadd' 'sum_1_3' <Predicate = (!exitcond_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 284 <SV = 22> <Delay = 3.29>
ST_284 : Operation 2321 [5/8] (3.29ns)   --->   "%sum_1_3 = fadd float %sum1_3, %tmp_36_3" [Group_5/sample.c:1869]   --->   Operation 2321 'fadd' 'sum_1_3' <Predicate = (!exitcond_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 285 <SV = 23> <Delay = 3.29>
ST_285 : Operation 2322 [4/8] (3.29ns)   --->   "%sum_1_3 = fadd float %sum1_3, %tmp_36_3" [Group_5/sample.c:1869]   --->   Operation 2322 'fadd' 'sum_1_3' <Predicate = (!exitcond_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 286 <SV = 24> <Delay = 3.29>
ST_286 : Operation 2323 [3/8] (3.29ns)   --->   "%sum_1_3 = fadd float %sum1_3, %tmp_36_3" [Group_5/sample.c:1869]   --->   Operation 2323 'fadd' 'sum_1_3' <Predicate = (!exitcond_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 287 <SV = 25> <Delay = 3.29>
ST_287 : Operation 2324 [2/8] (3.29ns)   --->   "%sum_1_3 = fadd float %sum1_3, %tmp_36_3" [Group_5/sample.c:1869]   --->   Operation 2324 'fadd' 'sum_1_3' <Predicate = (!exitcond_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 288 <SV = 26> <Delay = 3.29>
ST_288 : Operation 2325 [1/1] (0.00ns)   --->   "%tmp_97 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 2325 'specregionbegin' 'tmp_97' <Predicate = (!exitcond_3)> <Delay = 0.00>
ST_288 : Operation 2326 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 2326 'specpipeline' <Predicate = (!exitcond_3)> <Delay = 0.00>
ST_288 : Operation 2327 [1/8] (3.29ns)   --->   "%sum_1_3 = fadd float %sum1_3, %tmp_36_3" [Group_5/sample.c:1869]   --->   Operation 2327 'fadd' 'sum_1_3' <Predicate = (!exitcond_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_288 : Operation 2328 [1/1] (0.00ns)   --->   "%empty_93 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_97)" [Group_5/sample.c:1870]   --->   Operation 2328 'specregionend' 'empty_93' <Predicate = (!exitcond_3)> <Delay = 0.00>
ST_288 : Operation 2329 [1/1] (0.00ns)   --->   "br label %.preheader7" [Group_5/sample.c:1865]   --->   Operation 2329 'br' <Predicate = (!exitcond_3)> <Delay = 0.00>

State 289 <SV = 13> <Delay = 2.99>
ST_289 : Operation 2330 [1/1] (1.75ns)   --->   "store float %sum1_3, float* %C_addr_3, align 4" [Group_5/sample.c:1871]   --->   Operation 2330 'store' <Predicate = (!exitcond1_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_289 : Operation 2331 [1/1] (0.00ns) (grouped into LUT with out node exitcond1_3_1)   --->   "%j_14_3_s = or i64 %j_3, 1" [Group_5/sample.c:1860]   --->   Operation 2331 'or' 'j_14_3_s' <Predicate = (!exitcond1_3)> <Delay = 0.00>
ST_289 : Operation 2332 [1/1] (2.34ns) (out node of the LUT)   --->   "%exitcond1_3_1 = icmp eq i64 %j_14_3_s, 1" [Group_5/sample.c:1860]   --->   Operation 2332 'icmp' 'exitcond1_3_1' <Predicate = (!exitcond1_3)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_289 : Operation 2333 [1/1] (0.00ns)   --->   "br i1 %exitcond1_3_1, label %61, label %.preheader6.preheader" [Group_5/sample.c:1860]   --->   Operation 2333 'br' <Predicate = (!exitcond1_3)> <Delay = 0.00>
ST_289 : Operation 2334 [1/1] (1.35ns)   --->   "br label %.preheader6" [Group_5/sample.c:1865]   --->   Operation 2334 'br' <Predicate = (!exitcond1_3 & !exitcond1_3_1)> <Delay = 1.35>
ST_289 : Operation 2335 [1/1] (2.99ns)   --->   "%i_33_3 = add i64 %i, 4" [Group_5/sample.c:1855]   --->   Operation 2335 'add' 'i_33_3' <Predicate = (exitcond1_3) | (exitcond1_3_1)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_289 : Operation 2336 [1/1] (0.00ns)   --->   "br label %1" [Group_5/sample.c:1855]   --->   Operation 2336 'br' <Predicate = (exitcond1_3) | (exitcond1_3_1)> <Delay = 0.00>

State 290 <SV = 14> <Delay = 2.55>
ST_290 : Operation 2337 [1/1] (0.00ns)   --->   "%k_3_1 = phi i5 [ %k_2_3_1, %49 ], [ 0, %.preheader6.preheader ]" [Group_5/sample.c:1865]   --->   Operation 2337 'phi' 'k_3_1' <Predicate = true> <Delay = 0.00>
ST_290 : Operation 2338 [1/1] (1.21ns)   --->   "%exitcond_3_1 = icmp eq i5 %k_3_1, -16" [Group_5/sample.c:1865]   --->   Operation 2338 'icmp' 'exitcond_3_1' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_290 : Operation 2339 [1/1] (0.00ns)   --->   "%empty_94 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 2339 'speclooptripcount' 'empty_94' <Predicate = true> <Delay = 0.00>
ST_290 : Operation 2340 [1/1] (1.54ns)   --->   "%k_2_3_1 = add i5 %k_3_1, 1" [Group_5/sample.c:1865]   --->   Operation 2340 'add' 'k_2_3_1' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_290 : Operation 2341 [1/1] (0.00ns)   --->   "br i1 %exitcond_3_1, label %.preheader5.preheader, label %49" [Group_5/sample.c:1865]   --->   Operation 2341 'br' <Predicate = true> <Delay = 0.00>
ST_290 : Operation 2342 [1/1] (0.00ns)   --->   "%tmp_330 = trunc i5 %k_3_1 to i3" [Group_5/sample.c:1865]   --->   Operation 2342 'trunc' 'tmp_330' <Predicate = (!exitcond_3_1)> <Delay = 0.00>
ST_290 : Operation 2343 [1/1] (0.79ns)   --->   "%sum5_3_1 = xor i5 %k_3_1, -16" [Group_5/sample.c:1865]   --->   Operation 2343 'xor' 'sum5_3_1' <Predicate = (!exitcond_3_1)> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_290 : Operation 2344 [1/1] (0.00ns)   --->   "%tmp_331 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %sum5_3_1, i32 3, i32 4)" [Group_5/sample.c:1865]   --->   Operation 2344 'partselect' 'tmp_331' <Predicate = (!exitcond_3_1)> <Delay = 0.00>
ST_290 : Operation 2345 [1/1] (0.00ns)   --->   "%newIndex3 = sext i2 %tmp_331 to i3" [Group_5/sample.c:1865]   --->   Operation 2345 'sext' 'newIndex3' <Predicate = (!exitcond_3_1)> <Delay = 0.00>
ST_290 : Operation 2346 [1/1] (0.00ns)   --->   "%newIndex48_cast = zext i3 %newIndex3 to i64" [Group_5/sample.c:1865]   --->   Operation 2346 'zext' 'newIndex48_cast' <Predicate = (!exitcond_3_1)> <Delay = 0.00>
ST_290 : Operation 2347 [1/1] (0.00ns)   --->   "%A_addr_20 = getelementptr [2 x float]* %A, i64 0, i64 %newIndex48_cast" [Group_5/sample.c:1865]   --->   Operation 2347 'getelementptr' 'A_addr_20' <Predicate = (!exitcond_3_1)> <Delay = 0.00>
ST_290 : Operation 2348 [2/2] (1.75ns)   --->   "%A_load_20 = load float* %A_addr_20, align 4" [Group_5/sample.c:1865]   --->   Operation 2348 'load' 'A_load_20' <Predicate = (!exitcond_3_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_290 : Operation 2349 [1/1] (0.00ns)   --->   "%A1_addr_20 = getelementptr [2 x float]* %A1, i64 0, i64 %newIndex48_cast" [Group_5/sample.c:1865]   --->   Operation 2349 'getelementptr' 'A1_addr_20' <Predicate = (!exitcond_3_1)> <Delay = 0.00>
ST_290 : Operation 2350 [2/2] (1.75ns)   --->   "%A1_load_20 = load float* %A1_addr_20, align 4" [Group_5/sample.c:1865]   --->   Operation 2350 'load' 'A1_load_20' <Predicate = (!exitcond_3_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_290 : Operation 2351 [1/1] (0.00ns)   --->   "%A2_addr_20 = getelementptr [2 x float]* %A2, i64 0, i64 %newIndex48_cast" [Group_5/sample.c:1865]   --->   Operation 2351 'getelementptr' 'A2_addr_20' <Predicate = (!exitcond_3_1)> <Delay = 0.00>
ST_290 : Operation 2352 [2/2] (1.75ns)   --->   "%A2_load_20 = load float* %A2_addr_20, align 4" [Group_5/sample.c:1865]   --->   Operation 2352 'load' 'A2_load_20' <Predicate = (!exitcond_3_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_290 : Operation 2353 [1/1] (0.00ns)   --->   "%A3_addr_20 = getelementptr [2 x float]* %A3, i64 0, i64 %newIndex48_cast" [Group_5/sample.c:1865]   --->   Operation 2353 'getelementptr' 'A3_addr_20' <Predicate = (!exitcond_3_1)> <Delay = 0.00>
ST_290 : Operation 2354 [2/2] (1.75ns)   --->   "%A3_load_20 = load float* %A3_addr_20, align 4" [Group_5/sample.c:1865]   --->   Operation 2354 'load' 'A3_load_20' <Predicate = (!exitcond_3_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_290 : Operation 2355 [1/1] (0.00ns)   --->   "%A4_addr_20 = getelementptr [2 x float]* %A4, i64 0, i64 %newIndex48_cast" [Group_5/sample.c:1865]   --->   Operation 2355 'getelementptr' 'A4_addr_20' <Predicate = (!exitcond_3_1)> <Delay = 0.00>
ST_290 : Operation 2356 [2/2] (1.75ns)   --->   "%A4_load_20 = load float* %A4_addr_20, align 4" [Group_5/sample.c:1865]   --->   Operation 2356 'load' 'A4_load_20' <Predicate = (!exitcond_3_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_290 : Operation 2357 [1/1] (0.00ns)   --->   "%A5_addr_20 = getelementptr [2 x float]* %A5, i64 0, i64 %newIndex48_cast" [Group_5/sample.c:1865]   --->   Operation 2357 'getelementptr' 'A5_addr_20' <Predicate = (!exitcond_3_1)> <Delay = 0.00>
ST_290 : Operation 2358 [2/2] (1.75ns)   --->   "%A5_load_20 = load float* %A5_addr_20, align 4" [Group_5/sample.c:1865]   --->   Operation 2358 'load' 'A5_load_20' <Predicate = (!exitcond_3_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_290 : Operation 2359 [1/1] (0.00ns)   --->   "%A6_addr_20 = getelementptr [2 x float]* %A6, i64 0, i64 %newIndex48_cast" [Group_5/sample.c:1865]   --->   Operation 2359 'getelementptr' 'A6_addr_20' <Predicate = (!exitcond_3_1)> <Delay = 0.00>
ST_290 : Operation 2360 [2/2] (1.75ns)   --->   "%A6_load_20 = load float* %A6_addr_20, align 4" [Group_5/sample.c:1865]   --->   Operation 2360 'load' 'A6_load_20' <Predicate = (!exitcond_3_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_290 : Operation 2361 [1/1] (0.00ns)   --->   "%A7_addr_20 = getelementptr [2 x float]* %A7, i64 0, i64 %newIndex48_cast" [Group_5/sample.c:1865]   --->   Operation 2361 'getelementptr' 'A7_addr_20' <Predicate = (!exitcond_3_1)> <Delay = 0.00>
ST_290 : Operation 2362 [2/2] (1.75ns)   --->   "%A7_load_20 = load float* %A7_addr_20, align 4" [Group_5/sample.c:1865]   --->   Operation 2362 'load' 'A7_load_20' <Predicate = (!exitcond_3_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>

State 291 <SV = 15> <Delay = 3.58>
ST_291 : Operation 2363 [1/1] (0.00ns)   --->   "%tmp_115 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 2363 'specregionbegin' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_291 : Operation 2364 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 2364 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_291 : Operation 2365 [1/1] (0.00ns)   --->   "%arrayNo21 = zext i3 %tmp_330 to i64" [Group_5/sample.c:1865]   --->   Operation 2365 'zext' 'arrayNo21' <Predicate = true> <Delay = 0.00>
ST_291 : Operation 2366 [1/2] (1.75ns)   --->   "%A_load_20 = load float* %A_addr_20, align 4" [Group_5/sample.c:1865]   --->   Operation 2366 'load' 'A_load_20' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_291 : Operation 2367 [1/2] (1.75ns)   --->   "%A1_load_20 = load float* %A1_addr_20, align 4" [Group_5/sample.c:1865]   --->   Operation 2367 'load' 'A1_load_20' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_291 : Operation 2368 [1/2] (1.75ns)   --->   "%A2_load_20 = load float* %A2_addr_20, align 4" [Group_5/sample.c:1865]   --->   Operation 2368 'load' 'A2_load_20' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_291 : Operation 2369 [1/2] (1.75ns)   --->   "%A3_load_20 = load float* %A3_addr_20, align 4" [Group_5/sample.c:1865]   --->   Operation 2369 'load' 'A3_load_20' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_291 : Operation 2370 [1/2] (1.75ns)   --->   "%A4_load_20 = load float* %A4_addr_20, align 4" [Group_5/sample.c:1865]   --->   Operation 2370 'load' 'A4_load_20' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_291 : Operation 2371 [1/2] (1.75ns)   --->   "%A5_load_20 = load float* %A5_addr_20, align 4" [Group_5/sample.c:1865]   --->   Operation 2371 'load' 'A5_load_20' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_291 : Operation 2372 [1/2] (1.75ns)   --->   "%A6_load_20 = load float* %A6_addr_20, align 4" [Group_5/sample.c:1865]   --->   Operation 2372 'load' 'A6_load_20' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_291 : Operation 2373 [1/2] (1.75ns)   --->   "%A7_load_20 = load float* %A7_addr_20, align 4" [Group_5/sample.c:1865]   --->   Operation 2373 'load' 'A7_load_20' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_291 : Operation 2374 [1/1] (1.83ns)   --->   "%tmp_312 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_20, float %A1_load_20, float %A2_load_20, float %A3_load_20, float %A4_load_20, float %A5_load_20, float %A6_load_20, float %A7_load_20, i64 %arrayNo21)" [Group_5/sample.c:1865]   --->   Operation 2374 'mux' 'tmp_312' <Predicate = true> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_291 : Operation 2375 [1/1] (0.00ns)   --->   "%empty_95 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_115)" [Group_5/sample.c:1870]   --->   Operation 2375 'specregionend' 'empty_95' <Predicate = true> <Delay = 0.00>
ST_291 : Operation 2376 [1/1] (0.00ns)   --->   "br label %.preheader6" [Group_5/sample.c:1865]   --->   Operation 2376 'br' <Predicate = true> <Delay = 0.00>

State 292 <SV = 15> <Delay = 1.35>
ST_292 : Operation 2377 [1/1] (1.35ns)   --->   "br label %.preheader5" [Group_5/sample.c:1865]   --->   Operation 2377 'br' <Predicate = true> <Delay = 1.35>

State 293 <SV = 16> <Delay = 2.55>
ST_293 : Operation 2378 [1/1] (0.00ns)   --->   "%k_3_2 = phi i5 [ %k_2_3_2, %50 ], [ 0, %.preheader5.preheader ]" [Group_5/sample.c:1865]   --->   Operation 2378 'phi' 'k_3_2' <Predicate = true> <Delay = 0.00>
ST_293 : Operation 2379 [1/1] (1.21ns)   --->   "%exitcond_3_2 = icmp eq i5 %k_3_2, -16" [Group_5/sample.c:1865]   --->   Operation 2379 'icmp' 'exitcond_3_2' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_293 : Operation 2380 [1/1] (0.00ns)   --->   "%empty_96 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 2380 'speclooptripcount' 'empty_96' <Predicate = true> <Delay = 0.00>
ST_293 : Operation 2381 [1/1] (1.54ns)   --->   "%k_2_3_2 = add i5 %k_3_2, 1" [Group_5/sample.c:1865]   --->   Operation 2381 'add' 'k_2_3_2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_293 : Operation 2382 [1/1] (0.00ns)   --->   "br i1 %exitcond_3_2, label %.preheader4.preheader, label %50" [Group_5/sample.c:1865]   --->   Operation 2382 'br' <Predicate = true> <Delay = 0.00>
ST_293 : Operation 2383 [1/1] (0.00ns)   --->   "%tmp_340 = trunc i5 %k_3_2 to i3" [Group_5/sample.c:1865]   --->   Operation 2383 'trunc' 'tmp_340' <Predicate = (!exitcond_3_2)> <Delay = 0.00>
ST_293 : Operation 2384 [1/1] (0.79ns)   --->   "%sum5_3_2 = xor i5 %k_3_2, -16" [Group_5/sample.c:1865]   --->   Operation 2384 'xor' 'sum5_3_2' <Predicate = (!exitcond_3_2)> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_293 : Operation 2385 [1/1] (0.00ns)   --->   "%tmp_341 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %sum5_3_2, i32 3, i32 4)" [Group_5/sample.c:1865]   --->   Operation 2385 'partselect' 'tmp_341' <Predicate = (!exitcond_3_2)> <Delay = 0.00>
ST_293 : Operation 2386 [1/1] (0.00ns)   --->   "%newIndex7 = sext i2 %tmp_341 to i3" [Group_5/sample.c:1865]   --->   Operation 2386 'sext' 'newIndex7' <Predicate = (!exitcond_3_2)> <Delay = 0.00>
ST_293 : Operation 2387 [1/1] (0.00ns)   --->   "%newIndex54_cast = zext i3 %newIndex7 to i64" [Group_5/sample.c:1865]   --->   Operation 2387 'zext' 'newIndex54_cast' <Predicate = (!exitcond_3_2)> <Delay = 0.00>
ST_293 : Operation 2388 [1/1] (0.00ns)   --->   "%A_addr_23 = getelementptr [2 x float]* %A, i64 0, i64 %newIndex54_cast" [Group_5/sample.c:1865]   --->   Operation 2388 'getelementptr' 'A_addr_23' <Predicate = (!exitcond_3_2)> <Delay = 0.00>
ST_293 : Operation 2389 [2/2] (1.75ns)   --->   "%A_load_23 = load float* %A_addr_23, align 4" [Group_5/sample.c:1865]   --->   Operation 2389 'load' 'A_load_23' <Predicate = (!exitcond_3_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_293 : Operation 2390 [1/1] (0.00ns)   --->   "%A1_addr_23 = getelementptr [2 x float]* %A1, i64 0, i64 %newIndex54_cast" [Group_5/sample.c:1865]   --->   Operation 2390 'getelementptr' 'A1_addr_23' <Predicate = (!exitcond_3_2)> <Delay = 0.00>
ST_293 : Operation 2391 [2/2] (1.75ns)   --->   "%A1_load_23 = load float* %A1_addr_23, align 4" [Group_5/sample.c:1865]   --->   Operation 2391 'load' 'A1_load_23' <Predicate = (!exitcond_3_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_293 : Operation 2392 [1/1] (0.00ns)   --->   "%A2_addr_23 = getelementptr [2 x float]* %A2, i64 0, i64 %newIndex54_cast" [Group_5/sample.c:1865]   --->   Operation 2392 'getelementptr' 'A2_addr_23' <Predicate = (!exitcond_3_2)> <Delay = 0.00>
ST_293 : Operation 2393 [2/2] (1.75ns)   --->   "%A2_load_23 = load float* %A2_addr_23, align 4" [Group_5/sample.c:1865]   --->   Operation 2393 'load' 'A2_load_23' <Predicate = (!exitcond_3_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_293 : Operation 2394 [1/1] (0.00ns)   --->   "%A3_addr_23 = getelementptr [2 x float]* %A3, i64 0, i64 %newIndex54_cast" [Group_5/sample.c:1865]   --->   Operation 2394 'getelementptr' 'A3_addr_23' <Predicate = (!exitcond_3_2)> <Delay = 0.00>
ST_293 : Operation 2395 [2/2] (1.75ns)   --->   "%A3_load_23 = load float* %A3_addr_23, align 4" [Group_5/sample.c:1865]   --->   Operation 2395 'load' 'A3_load_23' <Predicate = (!exitcond_3_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_293 : Operation 2396 [1/1] (0.00ns)   --->   "%A4_addr_23 = getelementptr [2 x float]* %A4, i64 0, i64 %newIndex54_cast" [Group_5/sample.c:1865]   --->   Operation 2396 'getelementptr' 'A4_addr_23' <Predicate = (!exitcond_3_2)> <Delay = 0.00>
ST_293 : Operation 2397 [2/2] (1.75ns)   --->   "%A4_load_23 = load float* %A4_addr_23, align 4" [Group_5/sample.c:1865]   --->   Operation 2397 'load' 'A4_load_23' <Predicate = (!exitcond_3_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_293 : Operation 2398 [1/1] (0.00ns)   --->   "%A5_addr_23 = getelementptr [2 x float]* %A5, i64 0, i64 %newIndex54_cast" [Group_5/sample.c:1865]   --->   Operation 2398 'getelementptr' 'A5_addr_23' <Predicate = (!exitcond_3_2)> <Delay = 0.00>
ST_293 : Operation 2399 [2/2] (1.75ns)   --->   "%A5_load_23 = load float* %A5_addr_23, align 4" [Group_5/sample.c:1865]   --->   Operation 2399 'load' 'A5_load_23' <Predicate = (!exitcond_3_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_293 : Operation 2400 [1/1] (0.00ns)   --->   "%A6_addr_23 = getelementptr [2 x float]* %A6, i64 0, i64 %newIndex54_cast" [Group_5/sample.c:1865]   --->   Operation 2400 'getelementptr' 'A6_addr_23' <Predicate = (!exitcond_3_2)> <Delay = 0.00>
ST_293 : Operation 2401 [2/2] (1.75ns)   --->   "%A6_load_23 = load float* %A6_addr_23, align 4" [Group_5/sample.c:1865]   --->   Operation 2401 'load' 'A6_load_23' <Predicate = (!exitcond_3_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_293 : Operation 2402 [1/1] (0.00ns)   --->   "%A7_addr_23 = getelementptr [2 x float]* %A7, i64 0, i64 %newIndex54_cast" [Group_5/sample.c:1865]   --->   Operation 2402 'getelementptr' 'A7_addr_23' <Predicate = (!exitcond_3_2)> <Delay = 0.00>
ST_293 : Operation 2403 [2/2] (1.75ns)   --->   "%A7_load_23 = load float* %A7_addr_23, align 4" [Group_5/sample.c:1865]   --->   Operation 2403 'load' 'A7_load_23' <Predicate = (!exitcond_3_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>

State 294 <SV = 17> <Delay = 3.58>
ST_294 : Operation 2404 [1/1] (0.00ns)   --->   "%tmp_133 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 2404 'specregionbegin' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_294 : Operation 2405 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 2405 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_294 : Operation 2406 [1/1] (0.00ns)   --->   "%arrayNo25 = zext i3 %tmp_340 to i64" [Group_5/sample.c:1865]   --->   Operation 2406 'zext' 'arrayNo25' <Predicate = true> <Delay = 0.00>
ST_294 : Operation 2407 [1/2] (1.75ns)   --->   "%A_load_23 = load float* %A_addr_23, align 4" [Group_5/sample.c:1865]   --->   Operation 2407 'load' 'A_load_23' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_294 : Operation 2408 [1/2] (1.75ns)   --->   "%A1_load_23 = load float* %A1_addr_23, align 4" [Group_5/sample.c:1865]   --->   Operation 2408 'load' 'A1_load_23' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_294 : Operation 2409 [1/2] (1.75ns)   --->   "%A2_load_23 = load float* %A2_addr_23, align 4" [Group_5/sample.c:1865]   --->   Operation 2409 'load' 'A2_load_23' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_294 : Operation 2410 [1/2] (1.75ns)   --->   "%A3_load_23 = load float* %A3_addr_23, align 4" [Group_5/sample.c:1865]   --->   Operation 2410 'load' 'A3_load_23' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_294 : Operation 2411 [1/2] (1.75ns)   --->   "%A4_load_23 = load float* %A4_addr_23, align 4" [Group_5/sample.c:1865]   --->   Operation 2411 'load' 'A4_load_23' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_294 : Operation 2412 [1/2] (1.75ns)   --->   "%A5_load_23 = load float* %A5_addr_23, align 4" [Group_5/sample.c:1865]   --->   Operation 2412 'load' 'A5_load_23' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_294 : Operation 2413 [1/2] (1.75ns)   --->   "%A6_load_23 = load float* %A6_addr_23, align 4" [Group_5/sample.c:1865]   --->   Operation 2413 'load' 'A6_load_23' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_294 : Operation 2414 [1/2] (1.75ns)   --->   "%A7_load_23 = load float* %A7_addr_23, align 4" [Group_5/sample.c:1865]   --->   Operation 2414 'load' 'A7_load_23' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_294 : Operation 2415 [1/1] (1.83ns)   --->   "%tmp_336 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_23, float %A1_load_23, float %A2_load_23, float %A3_load_23, float %A4_load_23, float %A5_load_23, float %A6_load_23, float %A7_load_23, i64 %arrayNo25)" [Group_5/sample.c:1865]   --->   Operation 2415 'mux' 'tmp_336' <Predicate = true> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_294 : Operation 2416 [1/1] (0.00ns)   --->   "%empty_97 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_133)" [Group_5/sample.c:1870]   --->   Operation 2416 'specregionend' 'empty_97' <Predicate = true> <Delay = 0.00>
ST_294 : Operation 2417 [1/1] (0.00ns)   --->   "br label %.preheader5" [Group_5/sample.c:1865]   --->   Operation 2417 'br' <Predicate = true> <Delay = 0.00>

State 295 <SV = 17> <Delay = 1.35>
ST_295 : Operation 2418 [1/1] (1.35ns)   --->   "br label %.preheader4" [Group_5/sample.c:1865]   --->   Operation 2418 'br' <Predicate = true> <Delay = 1.35>

State 296 <SV = 18> <Delay = 2.55>
ST_296 : Operation 2419 [1/1] (0.00ns)   --->   "%k_3_3 = phi i5 [ %k_2_3_3, %52 ], [ 0, %.preheader4.preheader ]" [Group_5/sample.c:1865]   --->   Operation 2419 'phi' 'k_3_3' <Predicate = true> <Delay = 0.00>
ST_296 : Operation 2420 [1/1] (1.21ns)   --->   "%exitcond_3_3 = icmp eq i5 %k_3_3, -16" [Group_5/sample.c:1865]   --->   Operation 2420 'icmp' 'exitcond_3_3' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_296 : Operation 2421 [1/1] (0.00ns)   --->   "%empty_98 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 2421 'speclooptripcount' 'empty_98' <Predicate = true> <Delay = 0.00>
ST_296 : Operation 2422 [1/1] (1.54ns)   --->   "%k_2_3_3 = add i5 %k_3_3, 1" [Group_5/sample.c:1865]   --->   Operation 2422 'add' 'k_2_3_3' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_296 : Operation 2423 [1/1] (0.00ns)   --->   "br i1 %exitcond_3_3, label %51, label %52" [Group_5/sample.c:1865]   --->   Operation 2423 'br' <Predicate = true> <Delay = 0.00>
ST_296 : Operation 2424 [1/1] (0.00ns)   --->   "%tmp_345 = trunc i5 %k_3_3 to i3" [Group_5/sample.c:1865]   --->   Operation 2424 'trunc' 'tmp_345' <Predicate = (!exitcond_3_3)> <Delay = 0.00>
ST_296 : Operation 2425 [1/1] (0.79ns)   --->   "%sum5_3_3 = xor i5 %k_3_3, -16" [Group_5/sample.c:1865]   --->   Operation 2425 'xor' 'sum5_3_3' <Predicate = (!exitcond_3_3)> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_296 : Operation 2426 [1/1] (0.00ns)   --->   "%tmp_346 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %sum5_3_3, i32 3, i32 4)" [Group_5/sample.c:1865]   --->   Operation 2426 'partselect' 'tmp_346' <Predicate = (!exitcond_3_3)> <Delay = 0.00>
ST_296 : Operation 2427 [1/1] (0.00ns)   --->   "%newIndex10 = sext i2 %tmp_346 to i3" [Group_5/sample.c:1865]   --->   Operation 2427 'sext' 'newIndex10' <Predicate = (!exitcond_3_3)> <Delay = 0.00>
ST_296 : Operation 2428 [1/1] (0.00ns)   --->   "%newIndex57_cast = zext i3 %newIndex10 to i64" [Group_5/sample.c:1865]   --->   Operation 2428 'zext' 'newIndex57_cast' <Predicate = (!exitcond_3_3)> <Delay = 0.00>
ST_296 : Operation 2429 [1/1] (0.00ns)   --->   "%A_addr_25 = getelementptr [2 x float]* %A, i64 0, i64 %newIndex57_cast" [Group_5/sample.c:1865]   --->   Operation 2429 'getelementptr' 'A_addr_25' <Predicate = (!exitcond_3_3)> <Delay = 0.00>
ST_296 : Operation 2430 [2/2] (1.75ns)   --->   "%A_load_25 = load float* %A_addr_25, align 4" [Group_5/sample.c:1865]   --->   Operation 2430 'load' 'A_load_25' <Predicate = (!exitcond_3_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_296 : Operation 2431 [1/1] (0.00ns)   --->   "%A1_addr_25 = getelementptr [2 x float]* %A1, i64 0, i64 %newIndex57_cast" [Group_5/sample.c:1865]   --->   Operation 2431 'getelementptr' 'A1_addr_25' <Predicate = (!exitcond_3_3)> <Delay = 0.00>
ST_296 : Operation 2432 [2/2] (1.75ns)   --->   "%A1_load_25 = load float* %A1_addr_25, align 4" [Group_5/sample.c:1865]   --->   Operation 2432 'load' 'A1_load_25' <Predicate = (!exitcond_3_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_296 : Operation 2433 [1/1] (0.00ns)   --->   "%A2_addr_25 = getelementptr [2 x float]* %A2, i64 0, i64 %newIndex57_cast" [Group_5/sample.c:1865]   --->   Operation 2433 'getelementptr' 'A2_addr_25' <Predicate = (!exitcond_3_3)> <Delay = 0.00>
ST_296 : Operation 2434 [2/2] (1.75ns)   --->   "%A2_load_25 = load float* %A2_addr_25, align 4" [Group_5/sample.c:1865]   --->   Operation 2434 'load' 'A2_load_25' <Predicate = (!exitcond_3_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_296 : Operation 2435 [1/1] (0.00ns)   --->   "%A3_addr_25 = getelementptr [2 x float]* %A3, i64 0, i64 %newIndex57_cast" [Group_5/sample.c:1865]   --->   Operation 2435 'getelementptr' 'A3_addr_25' <Predicate = (!exitcond_3_3)> <Delay = 0.00>
ST_296 : Operation 2436 [2/2] (1.75ns)   --->   "%A3_load_25 = load float* %A3_addr_25, align 4" [Group_5/sample.c:1865]   --->   Operation 2436 'load' 'A3_load_25' <Predicate = (!exitcond_3_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_296 : Operation 2437 [1/1] (0.00ns)   --->   "%A4_addr_25 = getelementptr [2 x float]* %A4, i64 0, i64 %newIndex57_cast" [Group_5/sample.c:1865]   --->   Operation 2437 'getelementptr' 'A4_addr_25' <Predicate = (!exitcond_3_3)> <Delay = 0.00>
ST_296 : Operation 2438 [2/2] (1.75ns)   --->   "%A4_load_25 = load float* %A4_addr_25, align 4" [Group_5/sample.c:1865]   --->   Operation 2438 'load' 'A4_load_25' <Predicate = (!exitcond_3_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_296 : Operation 2439 [1/1] (0.00ns)   --->   "%A5_addr_25 = getelementptr [2 x float]* %A5, i64 0, i64 %newIndex57_cast" [Group_5/sample.c:1865]   --->   Operation 2439 'getelementptr' 'A5_addr_25' <Predicate = (!exitcond_3_3)> <Delay = 0.00>
ST_296 : Operation 2440 [2/2] (1.75ns)   --->   "%A5_load_25 = load float* %A5_addr_25, align 4" [Group_5/sample.c:1865]   --->   Operation 2440 'load' 'A5_load_25' <Predicate = (!exitcond_3_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_296 : Operation 2441 [1/1] (0.00ns)   --->   "%A6_addr_25 = getelementptr [2 x float]* %A6, i64 0, i64 %newIndex57_cast" [Group_5/sample.c:1865]   --->   Operation 2441 'getelementptr' 'A6_addr_25' <Predicate = (!exitcond_3_3)> <Delay = 0.00>
ST_296 : Operation 2442 [2/2] (1.75ns)   --->   "%A6_load_25 = load float* %A6_addr_25, align 4" [Group_5/sample.c:1865]   --->   Operation 2442 'load' 'A6_load_25' <Predicate = (!exitcond_3_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_296 : Operation 2443 [1/1] (0.00ns)   --->   "%A7_addr_25 = getelementptr [2 x float]* %A7, i64 0, i64 %newIndex57_cast" [Group_5/sample.c:1865]   --->   Operation 2443 'getelementptr' 'A7_addr_25' <Predicate = (!exitcond_3_3)> <Delay = 0.00>
ST_296 : Operation 2444 [2/2] (1.75ns)   --->   "%A7_load_25 = load float* %A7_addr_25, align 4" [Group_5/sample.c:1865]   --->   Operation 2444 'load' 'A7_load_25' <Predicate = (!exitcond_3_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>

State 297 <SV = 19> <Delay = 3.58>
ST_297 : Operation 2445 [1/1] (0.00ns)   --->   "%tmp_145 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 2445 'specregionbegin' 'tmp_145' <Predicate = true> <Delay = 0.00>
ST_297 : Operation 2446 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 2446 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_297 : Operation 2447 [1/1] (0.00ns)   --->   "%arrayNo27 = zext i3 %tmp_345 to i64" [Group_5/sample.c:1865]   --->   Operation 2447 'zext' 'arrayNo27' <Predicate = true> <Delay = 0.00>
ST_297 : Operation 2448 [1/2] (1.75ns)   --->   "%A_load_25 = load float* %A_addr_25, align 4" [Group_5/sample.c:1865]   --->   Operation 2448 'load' 'A_load_25' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_297 : Operation 2449 [1/2] (1.75ns)   --->   "%A1_load_25 = load float* %A1_addr_25, align 4" [Group_5/sample.c:1865]   --->   Operation 2449 'load' 'A1_load_25' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_297 : Operation 2450 [1/2] (1.75ns)   --->   "%A2_load_25 = load float* %A2_addr_25, align 4" [Group_5/sample.c:1865]   --->   Operation 2450 'load' 'A2_load_25' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_297 : Operation 2451 [1/2] (1.75ns)   --->   "%A3_load_25 = load float* %A3_addr_25, align 4" [Group_5/sample.c:1865]   --->   Operation 2451 'load' 'A3_load_25' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_297 : Operation 2452 [1/2] (1.75ns)   --->   "%A4_load_25 = load float* %A4_addr_25, align 4" [Group_5/sample.c:1865]   --->   Operation 2452 'load' 'A4_load_25' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_297 : Operation 2453 [1/2] (1.75ns)   --->   "%A5_load_25 = load float* %A5_addr_25, align 4" [Group_5/sample.c:1865]   --->   Operation 2453 'load' 'A5_load_25' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_297 : Operation 2454 [1/2] (1.75ns)   --->   "%A6_load_25 = load float* %A6_addr_25, align 4" [Group_5/sample.c:1865]   --->   Operation 2454 'load' 'A6_load_25' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_297 : Operation 2455 [1/2] (1.75ns)   --->   "%A7_load_25 = load float* %A7_addr_25, align 4" [Group_5/sample.c:1865]   --->   Operation 2455 'load' 'A7_load_25' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_297 : Operation 2456 [1/1] (1.83ns)   --->   "%tmp_352 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_25, float %A1_load_25, float %A2_load_25, float %A3_load_25, float %A4_load_25, float %A5_load_25, float %A6_load_25, float %A7_load_25, i64 %arrayNo27)" [Group_5/sample.c:1865]   --->   Operation 2456 'mux' 'tmp_352' <Predicate = true> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_297 : Operation 2457 [1/1] (0.00ns)   --->   "%empty_99 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_145)" [Group_5/sample.c:1870]   --->   Operation 2457 'specregionend' 'empty_99' <Predicate = true> <Delay = 0.00>
ST_297 : Operation 2458 [1/1] (0.00ns)   --->   "br label %.preheader4" [Group_5/sample.c:1865]   --->   Operation 2458 'br' <Predicate = true> <Delay = 0.00>

State 298 <SV = 19> <Delay = 1.35>
ST_298 : Operation 2459 [1/1] (0.00ns)   --->   "%j_14_3_3 = or i4 %tmp_315, 4" [Group_5/sample.c:1860]   --->   Operation 2459 'or' 'j_14_3_3' <Predicate = true> <Delay = 0.00>
ST_298 : Operation 2460 [1/1] (1.35ns)   --->   "br label %.preheader3" [Group_5/sample.c:1860]   --->   Operation 2460 'br' <Predicate = true> <Delay = 1.35>

State 299 <SV = 20> <Delay = 4.30>
ST_299 : Operation 2461 [1/1] (0.00ns)   --->   "%sum1_3_4 = phi float [ %sum_1_3_4, %54 ], [ 0xBFA3F6A9E0000000, %51 ]" [Group_5/sample.c:1869]   --->   Operation 2461 'phi' 'sum1_3_4' <Predicate = true> <Delay = 0.00>
ST_299 : Operation 2462 [1/1] (0.00ns)   --->   "%k_3_4 = phi i5 [ %k_2_3_4, %54 ], [ 0, %51 ]" [Group_5/sample.c:1865]   --->   Operation 2462 'phi' 'k_3_4' <Predicate = true> <Delay = 0.00>
ST_299 : Operation 2463 [1/1] (1.21ns)   --->   "%exitcond_3_4 = icmp eq i5 %k_3_4, -16" [Group_5/sample.c:1865]   --->   Operation 2463 'icmp' 'exitcond_3_4' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_299 : Operation 2464 [1/1] (0.00ns)   --->   "%empty_100 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 2464 'speclooptripcount' 'empty_100' <Predicate = true> <Delay = 0.00>
ST_299 : Operation 2465 [1/1] (1.54ns)   --->   "%k_2_3_4 = add i5 %k_3_4, 1" [Group_5/sample.c:1865]   --->   Operation 2465 'add' 'k_2_3_4' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_299 : Operation 2466 [1/1] (0.00ns)   --->   "br i1 %exitcond_3_4, label %53, label %54" [Group_5/sample.c:1865]   --->   Operation 2466 'br' <Predicate = true> <Delay = 0.00>
ST_299 : Operation 2467 [1/1] (0.00ns)   --->   "%tmp_350 = trunc i5 %k_3_4 to i4" [Group_5/sample.c:1865]   --->   Operation 2467 'trunc' 'tmp_350' <Predicate = (!exitcond_3_4)> <Delay = 0.00>
ST_299 : Operation 2468 [1/1] (0.00ns)   --->   "%tmp_351 = trunc i5 %k_3_4 to i3" [Group_5/sample.c:1865]   --->   Operation 2468 'trunc' 'tmp_351' <Predicate = (!exitcond_3_4)> <Delay = 0.00>
ST_299 : Operation 2469 [1/1] (0.79ns)   --->   "%sum5_3_4 = xor i5 %k_3_4, -16" [Group_5/sample.c:1865]   --->   Operation 2469 'xor' 'sum5_3_4' <Predicate = (!exitcond_3_4)> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_299 : Operation 2470 [1/1] (0.00ns)   --->   "%tmp_353 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %sum5_3_4, i32 3, i32 4)" [Group_5/sample.c:1865]   --->   Operation 2470 'partselect' 'tmp_353' <Predicate = (!exitcond_3_4)> <Delay = 0.00>
ST_299 : Operation 2471 [1/1] (0.00ns)   --->   "%newIndex12 = sext i2 %tmp_353 to i3" [Group_5/sample.c:1865]   --->   Operation 2471 'sext' 'newIndex12' <Predicate = (!exitcond_3_4)> <Delay = 0.00>
ST_299 : Operation 2472 [1/1] (0.00ns)   --->   "%newIndex46_cast = zext i3 %newIndex12 to i64" [Group_5/sample.c:1865]   --->   Operation 2472 'zext' 'newIndex46_cast' <Predicate = (!exitcond_3_4)> <Delay = 0.00>
ST_299 : Operation 2473 [1/1] (0.00ns)   --->   "%A_addr_27 = getelementptr [2 x float]* %A, i64 0, i64 %newIndex46_cast" [Group_5/sample.c:1865]   --->   Operation 2473 'getelementptr' 'A_addr_27' <Predicate = (!exitcond_3_4)> <Delay = 0.00>
ST_299 : Operation 2474 [2/2] (1.75ns)   --->   "%A_load_27 = load float* %A_addr_27, align 4" [Group_5/sample.c:1865]   --->   Operation 2474 'load' 'A_load_27' <Predicate = (!exitcond_3_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_299 : Operation 2475 [1/1] (0.00ns)   --->   "%A1_addr_27 = getelementptr [2 x float]* %A1, i64 0, i64 %newIndex46_cast" [Group_5/sample.c:1865]   --->   Operation 2475 'getelementptr' 'A1_addr_27' <Predicate = (!exitcond_3_4)> <Delay = 0.00>
ST_299 : Operation 2476 [2/2] (1.75ns)   --->   "%A1_load_27 = load float* %A1_addr_27, align 4" [Group_5/sample.c:1865]   --->   Operation 2476 'load' 'A1_load_27' <Predicate = (!exitcond_3_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_299 : Operation 2477 [1/1] (0.00ns)   --->   "%A2_addr_27 = getelementptr [2 x float]* %A2, i64 0, i64 %newIndex46_cast" [Group_5/sample.c:1865]   --->   Operation 2477 'getelementptr' 'A2_addr_27' <Predicate = (!exitcond_3_4)> <Delay = 0.00>
ST_299 : Operation 2478 [2/2] (1.75ns)   --->   "%A2_load_27 = load float* %A2_addr_27, align 4" [Group_5/sample.c:1865]   --->   Operation 2478 'load' 'A2_load_27' <Predicate = (!exitcond_3_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_299 : Operation 2479 [1/1] (0.00ns)   --->   "%A3_addr_27 = getelementptr [2 x float]* %A3, i64 0, i64 %newIndex46_cast" [Group_5/sample.c:1865]   --->   Operation 2479 'getelementptr' 'A3_addr_27' <Predicate = (!exitcond_3_4)> <Delay = 0.00>
ST_299 : Operation 2480 [2/2] (1.75ns)   --->   "%A3_load_27 = load float* %A3_addr_27, align 4" [Group_5/sample.c:1865]   --->   Operation 2480 'load' 'A3_load_27' <Predicate = (!exitcond_3_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_299 : Operation 2481 [1/1] (0.00ns)   --->   "%A4_addr_27 = getelementptr [2 x float]* %A4, i64 0, i64 %newIndex46_cast" [Group_5/sample.c:1865]   --->   Operation 2481 'getelementptr' 'A4_addr_27' <Predicate = (!exitcond_3_4)> <Delay = 0.00>
ST_299 : Operation 2482 [2/2] (1.75ns)   --->   "%A4_load_27 = load float* %A4_addr_27, align 4" [Group_5/sample.c:1865]   --->   Operation 2482 'load' 'A4_load_27' <Predicate = (!exitcond_3_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_299 : Operation 2483 [1/1] (0.00ns)   --->   "%A5_addr_27 = getelementptr [2 x float]* %A5, i64 0, i64 %newIndex46_cast" [Group_5/sample.c:1865]   --->   Operation 2483 'getelementptr' 'A5_addr_27' <Predicate = (!exitcond_3_4)> <Delay = 0.00>
ST_299 : Operation 2484 [2/2] (1.75ns)   --->   "%A5_load_27 = load float* %A5_addr_27, align 4" [Group_5/sample.c:1865]   --->   Operation 2484 'load' 'A5_load_27' <Predicate = (!exitcond_3_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_299 : Operation 2485 [1/1] (0.00ns)   --->   "%A6_addr_27 = getelementptr [2 x float]* %A6, i64 0, i64 %newIndex46_cast" [Group_5/sample.c:1865]   --->   Operation 2485 'getelementptr' 'A6_addr_27' <Predicate = (!exitcond_3_4)> <Delay = 0.00>
ST_299 : Operation 2486 [2/2] (1.75ns)   --->   "%A6_load_27 = load float* %A6_addr_27, align 4" [Group_5/sample.c:1865]   --->   Operation 2486 'load' 'A6_load_27' <Predicate = (!exitcond_3_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_299 : Operation 2487 [1/1] (0.00ns)   --->   "%A7_addr_27 = getelementptr [2 x float]* %A7, i64 0, i64 %newIndex46_cast" [Group_5/sample.c:1865]   --->   Operation 2487 'getelementptr' 'A7_addr_27' <Predicate = (!exitcond_3_4)> <Delay = 0.00>
ST_299 : Operation 2488 [2/2] (1.75ns)   --->   "%A7_load_27 = load float* %A7_addr_27, align 4" [Group_5/sample.c:1865]   --->   Operation 2488 'load' 'A7_load_27' <Predicate = (!exitcond_3_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_299 : Operation 2489 [1/1] (1.49ns)   --->   "%sum8_3_4 = add i4 %j_14_3_3, %tmp_350" [Group_5/sample.c:1860]   --->   Operation 2489 'add' 'sum8_3_4' <Predicate = (!exitcond_3_4)> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_299 : Operation 2490 [1/1] (0.80ns)   --->   "%arrayNo_trunc11 = xor i3 %tmp_351, -4" [Group_5/sample.c:1865]   --->   Operation 2490 'xor' 'arrayNo_trunc11' <Predicate = (!exitcond_3_4)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_299 : Operation 2491 [1/1] (0.00ns)   --->   "%tmp_354 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %sum8_3_4, i32 3)" [Group_5/sample.c:1860]   --->   Operation 2491 'bitselect' 'tmp_354' <Predicate = (!exitcond_3_4)> <Delay = 0.00>
ST_299 : Operation 2492 [1/1] (0.00ns)   --->   "%tmp_161 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %arrayNo_trunc11, i1 %tmp_354)" [Group_5/sample.c:1865]   --->   Operation 2492 'bitconcatenate' 'tmp_161' <Predicate = (!exitcond_3_4)> <Delay = 0.00>
ST_299 : Operation 2493 [1/1] (1.21ns)   --->   "%tmp_i15 = icmp eq i4 %tmp_161, 0" [Group_5/sample.c:1865]   --->   Operation 2493 'icmp' 'tmp_i15' <Predicate = (!exitcond_3_4)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_299 : Operation 2494 [1/1] (0.00ns) (grouped into LUT with out node tmp_617_i15)   --->   "%tmp_i15_101 = select i1 %tmp_i15, float 0x3F93ED63C0000000, float 0x3FE29BDA40000000" [Group_5/sample.c:1865]   --->   Operation 2494 'select' 'tmp_i15_101' <Predicate = (!exitcond_3_4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_299 : Operation 2495 [1/1] (1.21ns)   --->   "%tmp_614_i15 = icmp eq i4 %tmp_161, 1" [Group_5/sample.c:1865]   --->   Operation 2495 'icmp' 'tmp_614_i15' <Predicate = (!exitcond_3_4)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_299 : Operation 2496 [1/1] (1.21ns)   --->   "%tmp_616_i15 = icmp eq i4 %tmp_161, 2" [Group_5/sample.c:1865]   --->   Operation 2496 'icmp' 'tmp_616_i15' <Predicate = (!exitcond_3_4)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_299 : Operation 2497 [1/1] (0.00ns) (grouped into LUT with out node tmp_617_i15)   --->   "%tmp_615_i15 = select i1 %tmp_616_i15, float 0x3FE2372C60000000, float 0x3FE09868E0000000" [Group_5/sample.c:1865]   --->   Operation 2497 'select' 'tmp_615_i15' <Predicate = (!exitcond_3_4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_299 : Operation 2498 [1/1] (0.00ns) (grouped into LUT with out node tmp_617_i15)   --->   "%tmp_237 = or i1 %tmp_616_i15, %tmp_614_i15" [Group_5/sample.c:1865]   --->   Operation 2498 'or' 'tmp_237' <Predicate = (!exitcond_3_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_299 : Operation 2499 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_617_i15 = select i1 %tmp_237, float %tmp_615_i15, float %tmp_i15_101" [Group_5/sample.c:1865]   --->   Operation 2499 'select' 'tmp_617_i15' <Predicate = (!exitcond_3_4)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_299 : Operation 2500 [1/1] (1.21ns)   --->   "%tmp_618_i15 = icmp eq i4 %tmp_161, 3" [Group_5/sample.c:1865]   --->   Operation 2500 'icmp' 'tmp_618_i15' <Predicate = (!exitcond_3_4)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_299 : Operation 2501 [1/1] (1.21ns)   --->   "%tmp_620_i15 = icmp eq i4 %tmp_161, 4" [Group_5/sample.c:1865]   --->   Operation 2501 'icmp' 'tmp_620_i15' <Predicate = (!exitcond_3_4)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_299 : Operation 2502 [1/1] (0.00ns) (grouped into LUT with out node tmp_621_i15)   --->   "%tmp_619_i15 = select i1 %tmp_620_i15, float 0x3FE06178C0000000, float 0x3FB370E260000000" [Group_5/sample.c:1865]   --->   Operation 2502 'select' 'tmp_619_i15' <Predicate = (!exitcond_3_4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_299 : Operation 2503 [1/1] (0.00ns) (grouped into LUT with out node tmp_621_i15)   --->   "%tmp_238 = or i1 %tmp_620_i15, %tmp_618_i15" [Group_5/sample.c:1865]   --->   Operation 2503 'or' 'tmp_238' <Predicate = (!exitcond_3_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_299 : Operation 2504 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_621_i15 = select i1 %tmp_238, float %tmp_619_i15, float %tmp_617_i15" [Group_5/sample.c:1865]   --->   Operation 2504 'select' 'tmp_621_i15' <Predicate = (!exitcond_3_4)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_299 : Operation 2505 [1/1] (1.21ns)   --->   "%tmp_622_i15 = icmp eq i4 %tmp_161, 5" [Group_5/sample.c:1865]   --->   Operation 2505 'icmp' 'tmp_622_i15' <Predicate = (!exitcond_3_4)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_299 : Operation 2506 [1/1] (1.21ns)   --->   "%tmp_624_i15 = icmp eq i4 %tmp_161, 6" [Group_5/sample.c:1865]   --->   Operation 2506 'icmp' 'tmp_624_i15' <Predicate = (!exitcond_3_4)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_299 : Operation 2507 [1/1] (1.21ns)   --->   "%tmp_626_i15 = icmp eq i4 %tmp_161, 7" [Group_5/sample.c:1865]   --->   Operation 2507 'icmp' 'tmp_626_i15' <Predicate = (!exitcond_3_4)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_299 : Operation 2508 [1/1] (1.21ns)   --->   "%tmp_628_i15 = icmp eq i4 %tmp_161, -8" [Group_5/sample.c:1865]   --->   Operation 2508 'icmp' 'tmp_628_i15' <Predicate = (!exitcond_3_4)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 300 <SV = 21> <Delay = 4.00>
ST_300 : Operation 2509 [1/1] (0.00ns)   --->   "%arrayNo29 = zext i3 %tmp_351 to i64" [Group_5/sample.c:1865]   --->   Operation 2509 'zext' 'arrayNo29' <Predicate = (!exitcond_3_4)> <Delay = 0.00>
ST_300 : Operation 2510 [1/2] (1.75ns)   --->   "%A_load_27 = load float* %A_addr_27, align 4" [Group_5/sample.c:1865]   --->   Operation 2510 'load' 'A_load_27' <Predicate = (!exitcond_3_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_300 : Operation 2511 [1/2] (1.75ns)   --->   "%A1_load_27 = load float* %A1_addr_27, align 4" [Group_5/sample.c:1865]   --->   Operation 2511 'load' 'A1_load_27' <Predicate = (!exitcond_3_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_300 : Operation 2512 [1/2] (1.75ns)   --->   "%A2_load_27 = load float* %A2_addr_27, align 4" [Group_5/sample.c:1865]   --->   Operation 2512 'load' 'A2_load_27' <Predicate = (!exitcond_3_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_300 : Operation 2513 [1/2] (1.75ns)   --->   "%A3_load_27 = load float* %A3_addr_27, align 4" [Group_5/sample.c:1865]   --->   Operation 2513 'load' 'A3_load_27' <Predicate = (!exitcond_3_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_300 : Operation 2514 [1/2] (1.75ns)   --->   "%A4_load_27 = load float* %A4_addr_27, align 4" [Group_5/sample.c:1865]   --->   Operation 2514 'load' 'A4_load_27' <Predicate = (!exitcond_3_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_300 : Operation 2515 [1/2] (1.75ns)   --->   "%A5_load_27 = load float* %A5_addr_27, align 4" [Group_5/sample.c:1865]   --->   Operation 2515 'load' 'A5_load_27' <Predicate = (!exitcond_3_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_300 : Operation 2516 [1/2] (1.75ns)   --->   "%A6_load_27 = load float* %A6_addr_27, align 4" [Group_5/sample.c:1865]   --->   Operation 2516 'load' 'A6_load_27' <Predicate = (!exitcond_3_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_300 : Operation 2517 [1/2] (1.75ns)   --->   "%A7_load_27 = load float* %A7_addr_27, align 4" [Group_5/sample.c:1865]   --->   Operation 2517 'load' 'A7_load_27' <Predicate = (!exitcond_3_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_300 : Operation 2518 [1/1] (1.83ns)   --->   "%tmp_236 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_27, float %A1_load_27, float %A2_load_27, float %A3_load_27, float %A4_load_27, float %A5_load_27, float %A6_load_27, float %A7_load_27, i64 %arrayNo29)" [Group_5/sample.c:1865]   --->   Operation 2518 'mux' 'tmp_236' <Predicate = (!exitcond_3_4)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_300 : Operation 2519 [1/1] (0.00ns) (grouped into LUT with out node tmp_625_i15)   --->   "%tmp_623_i15 = select i1 %tmp_624_i15, float 0xBFD3EDED60000000, float 0xBFE455C440000000" [Group_5/sample.c:1865]   --->   Operation 2519 'select' 'tmp_623_i15' <Predicate = (!exitcond_3_4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_300 : Operation 2520 [1/1] (0.00ns) (grouped into LUT with out node tmp_625_i15)   --->   "%tmp_239 = or i1 %tmp_624_i15, %tmp_622_i15" [Group_5/sample.c:1865]   --->   Operation 2520 'or' 'tmp_239' <Predicate = (!exitcond_3_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_300 : Operation 2521 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_625_i15 = select i1 %tmp_239, float %tmp_623_i15, float %tmp_621_i15" [Group_5/sample.c:1865]   --->   Operation 2521 'select' 'tmp_625_i15' <Predicate = (!exitcond_3_4)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_300 : Operation 2522 [1/1] (0.00ns) (grouped into LUT with out node tmp_629_i15)   --->   "%tmp_627_i15 = select i1 %tmp_628_i15, float 0xBFD2F8EFE0000000, float 0x3FCDFB8E80000000" [Group_5/sample.c:1865]   --->   Operation 2522 'select' 'tmp_627_i15' <Predicate = (!exitcond_3_4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_300 : Operation 2523 [1/1] (0.00ns) (grouped into LUT with out node tmp_629_i15)   --->   "%tmp_240 = or i1 %tmp_628_i15, %tmp_626_i15" [Group_5/sample.c:1865]   --->   Operation 2523 'or' 'tmp_240' <Predicate = (!exitcond_3_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_300 : Operation 2524 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_629_i15 = select i1 %tmp_240, float %tmp_627_i15, float %tmp_625_i15" [Group_5/sample.c:1865]   --->   Operation 2524 'select' 'tmp_629_i15' <Predicate = (!exitcond_3_4)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_300 : Operation 2525 [1/1] (1.21ns)   --->   "%tmp_630_i15 = icmp eq i4 %tmp_161, -7" [Group_5/sample.c:1865]   --->   Operation 2525 'icmp' 'tmp_630_i15' <Predicate = (!exitcond_3_4)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_300 : Operation 2526 [1/1] (1.21ns)   --->   "%tmp_632_i15 = icmp eq i4 %tmp_161, -6" [Group_5/sample.c:1865]   --->   Operation 2526 'icmp' 'tmp_632_i15' <Predicate = (!exitcond_3_4)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_300 : Operation 2527 [1/1] (0.00ns) (grouped into LUT with out node tmp_633_i15)   --->   "%tmp_631_i15 = select i1 %tmp_632_i15, float 0x3FD20F95C0000000, float 0xBFDD914080000000" [Group_5/sample.c:1865]   --->   Operation 2527 'select' 'tmp_631_i15' <Predicate = (!exitcond_3_4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_300 : Operation 2528 [1/1] (0.00ns) (grouped into LUT with out node tmp_633_i15)   --->   "%tmp_241 = or i1 %tmp_632_i15, %tmp_630_i15" [Group_5/sample.c:1865]   --->   Operation 2528 'or' 'tmp_241' <Predicate = (!exitcond_3_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_300 : Operation 2529 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_633_i15 = select i1 %tmp_241, float %tmp_631_i15, float %tmp_629_i15" [Group_5/sample.c:1865]   --->   Operation 2529 'select' 'tmp_633_i15' <Predicate = (!exitcond_3_4)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_300 : Operation 2530 [1/1] (1.21ns)   --->   "%tmp_634_i15 = icmp eq i4 %tmp_161, -5" [Group_5/sample.c:1865]   --->   Operation 2530 'icmp' 'tmp_634_i15' <Predicate = (!exitcond_3_4)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_300 : Operation 2531 [1/1] (1.21ns)   --->   "%tmp_636_i15 = icmp eq i4 %tmp_161, -4" [Group_5/sample.c:1865]   --->   Operation 2531 'icmp' 'tmp_636_i15' <Predicate = (!exitcond_3_4)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_300 : Operation 2532 [1/1] (0.00ns) (grouped into LUT with out node tmp_637_i15)   --->   "%tmp_635_i15 = select i1 %tmp_636_i15, float 0x3FA2D46C60000000, float 0x3FC703A460000000" [Group_5/sample.c:1865]   --->   Operation 2532 'select' 'tmp_635_i15' <Predicate = (!exitcond_3_4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_300 : Operation 2533 [1/1] (0.00ns) (grouped into LUT with out node tmp_637_i15)   --->   "%tmp_242 = or i1 %tmp_636_i15, %tmp_634_i15" [Group_5/sample.c:1865]   --->   Operation 2533 'or' 'tmp_242' <Predicate = (!exitcond_3_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_300 : Operation 2534 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_637_i15 = select i1 %tmp_242, float %tmp_635_i15, float %tmp_633_i15" [Group_5/sample.c:1865]   --->   Operation 2534 'select' 'tmp_637_i15' <Predicate = (!exitcond_3_4)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_300 : Operation 2535 [1/1] (1.21ns)   --->   "%tmp_638_i15 = icmp eq i4 %tmp_161, -3" [Group_5/sample.c:1865]   --->   Operation 2535 'icmp' 'tmp_638_i15' <Predicate = (!exitcond_3_4)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_300 : Operation 2536 [1/1] (1.21ns)   --->   "%tmp_640_i15 = icmp eq i4 %tmp_161, -2" [Group_5/sample.c:1865]   --->   Operation 2536 'icmp' 'tmp_640_i15' <Predicate = (!exitcond_3_4)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_300 : Operation 2537 [1/1] (0.00ns) (grouped into LUT with out node merge_i15)   --->   "%tmp_639_i15 = select i1 %tmp_640_i15, float 0xBFAD0FAD80000000, float 0x3FDC5862A0000000" [Group_5/sample.c:1865]   --->   Operation 2537 'select' 'tmp_639_i15' <Predicate = (!exitcond_3_4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_300 : Operation 2538 [1/1] (0.00ns) (grouped into LUT with out node merge_i15)   --->   "%tmp_243 = or i1 %tmp_640_i15, %tmp_638_i15" [Group_5/sample.c:1865]   --->   Operation 2538 'or' 'tmp_243' <Predicate = (!exitcond_3_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_300 : Operation 2539 [1/1] (0.80ns) (out node of the LUT)   --->   "%merge_i15 = select i1 %tmp_243, float %tmp_639_i15, float %tmp_637_i15" [Group_5/sample.c:1865]   --->   Operation 2539 'select' 'merge_i15' <Predicate = (!exitcond_3_4)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 301 <SV = 22> <Delay = 3.65>
ST_301 : Operation 2540 [5/5] (3.65ns)   --->   "%tmp_36_3_4 = fmul float %tmp_236, %merge_i15" [Group_5/sample.c:1869]   --->   Operation 2540 'fmul' 'tmp_36_3_4' <Predicate = (!exitcond_3_4)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 302 <SV = 23> <Delay = 3.65>
ST_302 : Operation 2541 [4/5] (3.65ns)   --->   "%tmp_36_3_4 = fmul float %tmp_236, %merge_i15" [Group_5/sample.c:1869]   --->   Operation 2541 'fmul' 'tmp_36_3_4' <Predicate = (!exitcond_3_4)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 303 <SV = 24> <Delay = 3.65>
ST_303 : Operation 2542 [3/5] (3.65ns)   --->   "%tmp_36_3_4 = fmul float %tmp_236, %merge_i15" [Group_5/sample.c:1869]   --->   Operation 2542 'fmul' 'tmp_36_3_4' <Predicate = (!exitcond_3_4)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 304 <SV = 25> <Delay = 3.65>
ST_304 : Operation 2543 [2/5] (3.65ns)   --->   "%tmp_36_3_4 = fmul float %tmp_236, %merge_i15" [Group_5/sample.c:1869]   --->   Operation 2543 'fmul' 'tmp_36_3_4' <Predicate = (!exitcond_3_4)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 305 <SV = 26> <Delay = 3.65>
ST_305 : Operation 2544 [1/5] (3.65ns)   --->   "%tmp_36_3_4 = fmul float %tmp_236, %merge_i15" [Group_5/sample.c:1869]   --->   Operation 2544 'fmul' 'tmp_36_3_4' <Predicate = (!exitcond_3_4)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 306 <SV = 27> <Delay = 3.29>
ST_306 : Operation 2545 [8/8] (3.29ns)   --->   "%sum_1_3_4 = fadd float %sum1_3_4, %tmp_36_3_4" [Group_5/sample.c:1869]   --->   Operation 2545 'fadd' 'sum_1_3_4' <Predicate = (!exitcond_3_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 307 <SV = 28> <Delay = 3.29>
ST_307 : Operation 2546 [7/8] (3.29ns)   --->   "%sum_1_3_4 = fadd float %sum1_3_4, %tmp_36_3_4" [Group_5/sample.c:1869]   --->   Operation 2546 'fadd' 'sum_1_3_4' <Predicate = (!exitcond_3_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 308 <SV = 29> <Delay = 3.29>
ST_308 : Operation 2547 [6/8] (3.29ns)   --->   "%sum_1_3_4 = fadd float %sum1_3_4, %tmp_36_3_4" [Group_5/sample.c:1869]   --->   Operation 2547 'fadd' 'sum_1_3_4' <Predicate = (!exitcond_3_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 309 <SV = 30> <Delay = 3.29>
ST_309 : Operation 2548 [5/8] (3.29ns)   --->   "%sum_1_3_4 = fadd float %sum1_3_4, %tmp_36_3_4" [Group_5/sample.c:1869]   --->   Operation 2548 'fadd' 'sum_1_3_4' <Predicate = (!exitcond_3_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 310 <SV = 31> <Delay = 3.29>
ST_310 : Operation 2549 [4/8] (3.29ns)   --->   "%sum_1_3_4 = fadd float %sum1_3_4, %tmp_36_3_4" [Group_5/sample.c:1869]   --->   Operation 2549 'fadd' 'sum_1_3_4' <Predicate = (!exitcond_3_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 311 <SV = 32> <Delay = 3.29>
ST_311 : Operation 2550 [3/8] (3.29ns)   --->   "%sum_1_3_4 = fadd float %sum1_3_4, %tmp_36_3_4" [Group_5/sample.c:1869]   --->   Operation 2550 'fadd' 'sum_1_3_4' <Predicate = (!exitcond_3_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 312 <SV = 33> <Delay = 3.29>
ST_312 : Operation 2551 [2/8] (3.29ns)   --->   "%sum_1_3_4 = fadd float %sum1_3_4, %tmp_36_3_4" [Group_5/sample.c:1869]   --->   Operation 2551 'fadd' 'sum_1_3_4' <Predicate = (!exitcond_3_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 313 <SV = 34> <Delay = 3.29>
ST_313 : Operation 2552 [1/1] (0.00ns)   --->   "%tmp_157 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 2552 'specregionbegin' 'tmp_157' <Predicate = (!exitcond_3_4)> <Delay = 0.00>
ST_313 : Operation 2553 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 2553 'specpipeline' <Predicate = (!exitcond_3_4)> <Delay = 0.00>
ST_313 : Operation 2554 [1/8] (3.29ns)   --->   "%sum_1_3_4 = fadd float %sum1_3_4, %tmp_36_3_4" [Group_5/sample.c:1869]   --->   Operation 2554 'fadd' 'sum_1_3_4' <Predicate = (!exitcond_3_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_313 : Operation 2555 [1/1] (0.00ns)   --->   "%empty_102 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_157)" [Group_5/sample.c:1870]   --->   Operation 2555 'specregionend' 'empty_102' <Predicate = (!exitcond_3_4)> <Delay = 0.00>
ST_313 : Operation 2556 [1/1] (0.00ns)   --->   "br label %.preheader3" [Group_5/sample.c:1865]   --->   Operation 2556 'br' <Predicate = (!exitcond_3_4)> <Delay = 0.00>

State 314 <SV = 21> <Delay = 1.75>
ST_314 : Operation 2557 [1/1] (1.75ns)   --->   "store float %sum1_3_4, float* %C_addr_3, align 4" [Group_5/sample.c:1871]   --->   Operation 2557 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_314 : Operation 2558 [1/1] (0.00ns)   --->   "%j_14_3_4 = or i4 %tmp_315, 5" [Group_5/sample.c:1860]   --->   Operation 2558 'or' 'j_14_3_4' <Predicate = true> <Delay = 0.00>
ST_314 : Operation 2559 [1/1] (1.35ns)   --->   "br label %.preheader2" [Group_5/sample.c:1860]   --->   Operation 2559 'br' <Predicate = true> <Delay = 1.35>

State 315 <SV = 22> <Delay = 4.30>
ST_315 : Operation 2560 [1/1] (0.00ns)   --->   "%sum1_3_5 = phi float [ %sum_1_3_5, %56 ], [ 0xBFA3F6A9E0000000, %53 ]" [Group_5/sample.c:1869]   --->   Operation 2560 'phi' 'sum1_3_5' <Predicate = true> <Delay = 0.00>
ST_315 : Operation 2561 [1/1] (0.00ns)   --->   "%k_3_5 = phi i5 [ %k_2_3_5, %56 ], [ 0, %53 ]" [Group_5/sample.c:1865]   --->   Operation 2561 'phi' 'k_3_5' <Predicate = true> <Delay = 0.00>
ST_315 : Operation 2562 [1/1] (1.21ns)   --->   "%exitcond_3_5 = icmp eq i5 %k_3_5, -16" [Group_5/sample.c:1865]   --->   Operation 2562 'icmp' 'exitcond_3_5' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_315 : Operation 2563 [1/1] (0.00ns)   --->   "%empty_103 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 2563 'speclooptripcount' 'empty_103' <Predicate = true> <Delay = 0.00>
ST_315 : Operation 2564 [1/1] (1.54ns)   --->   "%k_2_3_5 = add i5 %k_3_5, 1" [Group_5/sample.c:1865]   --->   Operation 2564 'add' 'k_2_3_5' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_315 : Operation 2565 [1/1] (0.00ns)   --->   "br i1 %exitcond_3_5, label %55, label %56" [Group_5/sample.c:1865]   --->   Operation 2565 'br' <Predicate = true> <Delay = 0.00>
ST_315 : Operation 2566 [1/1] (0.00ns)   --->   "%tmp_358 = trunc i5 %k_3_5 to i4" [Group_5/sample.c:1865]   --->   Operation 2566 'trunc' 'tmp_358' <Predicate = (!exitcond_3_5)> <Delay = 0.00>
ST_315 : Operation 2567 [1/1] (0.00ns)   --->   "%tmp_359 = trunc i5 %k_3_5 to i3" [Group_5/sample.c:1865]   --->   Operation 2567 'trunc' 'tmp_359' <Predicate = (!exitcond_3_5)> <Delay = 0.00>
ST_315 : Operation 2568 [1/1] (0.79ns)   --->   "%sum5_3_5 = xor i5 %k_3_5, -16" [Group_5/sample.c:1865]   --->   Operation 2568 'xor' 'sum5_3_5' <Predicate = (!exitcond_3_5)> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_315 : Operation 2569 [1/1] (0.00ns)   --->   "%tmp_360 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %sum5_3_5, i32 3, i32 4)" [Group_5/sample.c:1865]   --->   Operation 2569 'partselect' 'tmp_360' <Predicate = (!exitcond_3_5)> <Delay = 0.00>
ST_315 : Operation 2570 [1/1] (0.00ns)   --->   "%newIndex14 = sext i2 %tmp_360 to i3" [Group_5/sample.c:1865]   --->   Operation 2570 'sext' 'newIndex14' <Predicate = (!exitcond_3_5)> <Delay = 0.00>
ST_315 : Operation 2571 [1/1] (0.00ns)   --->   "%newIndex35_cast = zext i3 %newIndex14 to i64" [Group_5/sample.c:1865]   --->   Operation 2571 'zext' 'newIndex35_cast' <Predicate = (!exitcond_3_5)> <Delay = 0.00>
ST_315 : Operation 2572 [1/1] (0.00ns)   --->   "%A_addr_29 = getelementptr [2 x float]* %A, i64 0, i64 %newIndex35_cast" [Group_5/sample.c:1865]   --->   Operation 2572 'getelementptr' 'A_addr_29' <Predicate = (!exitcond_3_5)> <Delay = 0.00>
ST_315 : Operation 2573 [2/2] (1.75ns)   --->   "%A_load_29 = load float* %A_addr_29, align 4" [Group_5/sample.c:1865]   --->   Operation 2573 'load' 'A_load_29' <Predicate = (!exitcond_3_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_315 : Operation 2574 [1/1] (0.00ns)   --->   "%A1_addr_29 = getelementptr [2 x float]* %A1, i64 0, i64 %newIndex35_cast" [Group_5/sample.c:1865]   --->   Operation 2574 'getelementptr' 'A1_addr_29' <Predicate = (!exitcond_3_5)> <Delay = 0.00>
ST_315 : Operation 2575 [2/2] (1.75ns)   --->   "%A1_load_29 = load float* %A1_addr_29, align 4" [Group_5/sample.c:1865]   --->   Operation 2575 'load' 'A1_load_29' <Predicate = (!exitcond_3_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_315 : Operation 2576 [1/1] (0.00ns)   --->   "%A2_addr_29 = getelementptr [2 x float]* %A2, i64 0, i64 %newIndex35_cast" [Group_5/sample.c:1865]   --->   Operation 2576 'getelementptr' 'A2_addr_29' <Predicate = (!exitcond_3_5)> <Delay = 0.00>
ST_315 : Operation 2577 [2/2] (1.75ns)   --->   "%A2_load_29 = load float* %A2_addr_29, align 4" [Group_5/sample.c:1865]   --->   Operation 2577 'load' 'A2_load_29' <Predicate = (!exitcond_3_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_315 : Operation 2578 [1/1] (0.00ns)   --->   "%A3_addr_29 = getelementptr [2 x float]* %A3, i64 0, i64 %newIndex35_cast" [Group_5/sample.c:1865]   --->   Operation 2578 'getelementptr' 'A3_addr_29' <Predicate = (!exitcond_3_5)> <Delay = 0.00>
ST_315 : Operation 2579 [2/2] (1.75ns)   --->   "%A3_load_29 = load float* %A3_addr_29, align 4" [Group_5/sample.c:1865]   --->   Operation 2579 'load' 'A3_load_29' <Predicate = (!exitcond_3_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_315 : Operation 2580 [1/1] (0.00ns)   --->   "%A4_addr_29 = getelementptr [2 x float]* %A4, i64 0, i64 %newIndex35_cast" [Group_5/sample.c:1865]   --->   Operation 2580 'getelementptr' 'A4_addr_29' <Predicate = (!exitcond_3_5)> <Delay = 0.00>
ST_315 : Operation 2581 [2/2] (1.75ns)   --->   "%A4_load_29 = load float* %A4_addr_29, align 4" [Group_5/sample.c:1865]   --->   Operation 2581 'load' 'A4_load_29' <Predicate = (!exitcond_3_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_315 : Operation 2582 [1/1] (0.00ns)   --->   "%A5_addr_29 = getelementptr [2 x float]* %A5, i64 0, i64 %newIndex35_cast" [Group_5/sample.c:1865]   --->   Operation 2582 'getelementptr' 'A5_addr_29' <Predicate = (!exitcond_3_5)> <Delay = 0.00>
ST_315 : Operation 2583 [2/2] (1.75ns)   --->   "%A5_load_29 = load float* %A5_addr_29, align 4" [Group_5/sample.c:1865]   --->   Operation 2583 'load' 'A5_load_29' <Predicate = (!exitcond_3_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_315 : Operation 2584 [1/1] (0.00ns)   --->   "%A6_addr_29 = getelementptr [2 x float]* %A6, i64 0, i64 %newIndex35_cast" [Group_5/sample.c:1865]   --->   Operation 2584 'getelementptr' 'A6_addr_29' <Predicate = (!exitcond_3_5)> <Delay = 0.00>
ST_315 : Operation 2585 [2/2] (1.75ns)   --->   "%A6_load_29 = load float* %A6_addr_29, align 4" [Group_5/sample.c:1865]   --->   Operation 2585 'load' 'A6_load_29' <Predicate = (!exitcond_3_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_315 : Operation 2586 [1/1] (0.00ns)   --->   "%A7_addr_29 = getelementptr [2 x float]* %A7, i64 0, i64 %newIndex35_cast" [Group_5/sample.c:1865]   --->   Operation 2586 'getelementptr' 'A7_addr_29' <Predicate = (!exitcond_3_5)> <Delay = 0.00>
ST_315 : Operation 2587 [2/2] (1.75ns)   --->   "%A7_load_29 = load float* %A7_addr_29, align 4" [Group_5/sample.c:1865]   --->   Operation 2587 'load' 'A7_load_29' <Predicate = (!exitcond_3_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_315 : Operation 2588 [1/1] (1.49ns)   --->   "%sum8_3_5 = add i4 %j_14_3_4, %tmp_358" [Group_5/sample.c:1860]   --->   Operation 2588 'add' 'sum8_3_5' <Predicate = (!exitcond_3_5)> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_315 : Operation 2589 [1/1] (1.34ns)   --->   "%arrayNo_trunc13 = add i3 -3, %tmp_359" [Group_5/sample.c:1865]   --->   Operation 2589 'add' 'arrayNo_trunc13' <Predicate = (!exitcond_3_5)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_315 : Operation 2590 [1/1] (0.00ns)   --->   "%tmp_361 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %sum8_3_5, i32 3)" [Group_5/sample.c:1860]   --->   Operation 2590 'bitselect' 'tmp_361' <Predicate = (!exitcond_3_5)> <Delay = 0.00>
ST_315 : Operation 2591 [1/1] (0.00ns)   --->   "%tmp_173 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %arrayNo_trunc13, i1 %tmp_361)" [Group_5/sample.c:1865]   --->   Operation 2591 'bitconcatenate' 'tmp_173' <Predicate = (!exitcond_3_5)> <Delay = 0.00>
ST_315 : Operation 2592 [1/1] (1.21ns)   --->   "%tmp_i17 = icmp eq i4 %tmp_173, 0" [Group_5/sample.c:1865]   --->   Operation 2592 'icmp' 'tmp_i17' <Predicate = (!exitcond_3_5)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_315 : Operation 2593 [1/1] (0.00ns) (grouped into LUT with out node tmp_617_i17)   --->   "%tmp_i17_104 = select i1 %tmp_i17, float 0x3F93ED63C0000000, float 0x3FE29BDA40000000" [Group_5/sample.c:1865]   --->   Operation 2593 'select' 'tmp_i17_104' <Predicate = (!exitcond_3_5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_315 : Operation 2594 [1/1] (1.21ns)   --->   "%tmp_614_i17 = icmp eq i4 %tmp_173, 1" [Group_5/sample.c:1865]   --->   Operation 2594 'icmp' 'tmp_614_i17' <Predicate = (!exitcond_3_5)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_315 : Operation 2595 [1/1] (1.21ns)   --->   "%tmp_616_i17 = icmp eq i4 %tmp_173, 2" [Group_5/sample.c:1865]   --->   Operation 2595 'icmp' 'tmp_616_i17' <Predicate = (!exitcond_3_5)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_315 : Operation 2596 [1/1] (0.00ns) (grouped into LUT with out node tmp_617_i17)   --->   "%tmp_615_i17 = select i1 %tmp_616_i17, float 0x3FE2372C60000000, float 0x3FE09868E0000000" [Group_5/sample.c:1865]   --->   Operation 2596 'select' 'tmp_615_i17' <Predicate = (!exitcond_3_5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_315 : Operation 2597 [1/1] (0.00ns) (grouped into LUT with out node tmp_617_i17)   --->   "%tmp_254 = or i1 %tmp_616_i17, %tmp_614_i17" [Group_5/sample.c:1865]   --->   Operation 2597 'or' 'tmp_254' <Predicate = (!exitcond_3_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_315 : Operation 2598 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_617_i17 = select i1 %tmp_254, float %tmp_615_i17, float %tmp_i17_104" [Group_5/sample.c:1865]   --->   Operation 2598 'select' 'tmp_617_i17' <Predicate = (!exitcond_3_5)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_315 : Operation 2599 [1/1] (1.21ns)   --->   "%tmp_618_i17 = icmp eq i4 %tmp_173, 3" [Group_5/sample.c:1865]   --->   Operation 2599 'icmp' 'tmp_618_i17' <Predicate = (!exitcond_3_5)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_315 : Operation 2600 [1/1] (1.21ns)   --->   "%tmp_620_i17 = icmp eq i4 %tmp_173, 4" [Group_5/sample.c:1865]   --->   Operation 2600 'icmp' 'tmp_620_i17' <Predicate = (!exitcond_3_5)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_315 : Operation 2601 [1/1] (0.00ns) (grouped into LUT with out node tmp_621_i17)   --->   "%tmp_619_i17 = select i1 %tmp_620_i17, float 0x3FE06178C0000000, float 0x3FB370E260000000" [Group_5/sample.c:1865]   --->   Operation 2601 'select' 'tmp_619_i17' <Predicate = (!exitcond_3_5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_315 : Operation 2602 [1/1] (0.00ns) (grouped into LUT with out node tmp_621_i17)   --->   "%tmp_255 = or i1 %tmp_620_i17, %tmp_618_i17" [Group_5/sample.c:1865]   --->   Operation 2602 'or' 'tmp_255' <Predicate = (!exitcond_3_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_315 : Operation 2603 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_621_i17 = select i1 %tmp_255, float %tmp_619_i17, float %tmp_617_i17" [Group_5/sample.c:1865]   --->   Operation 2603 'select' 'tmp_621_i17' <Predicate = (!exitcond_3_5)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_315 : Operation 2604 [1/1] (1.21ns)   --->   "%tmp_622_i17 = icmp eq i4 %tmp_173, 5" [Group_5/sample.c:1865]   --->   Operation 2604 'icmp' 'tmp_622_i17' <Predicate = (!exitcond_3_5)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_315 : Operation 2605 [1/1] (1.21ns)   --->   "%tmp_624_i17 = icmp eq i4 %tmp_173, 6" [Group_5/sample.c:1865]   --->   Operation 2605 'icmp' 'tmp_624_i17' <Predicate = (!exitcond_3_5)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_315 : Operation 2606 [1/1] (1.21ns)   --->   "%tmp_626_i17 = icmp eq i4 %tmp_173, 7" [Group_5/sample.c:1865]   --->   Operation 2606 'icmp' 'tmp_626_i17' <Predicate = (!exitcond_3_5)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_315 : Operation 2607 [1/1] (1.21ns)   --->   "%tmp_628_i17 = icmp eq i4 %tmp_173, -8" [Group_5/sample.c:1865]   --->   Operation 2607 'icmp' 'tmp_628_i17' <Predicate = (!exitcond_3_5)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 316 <SV = 23> <Delay = 4.00>
ST_316 : Operation 2608 [1/1] (0.00ns)   --->   "%arrayNo31 = zext i3 %tmp_359 to i64" [Group_5/sample.c:1865]   --->   Operation 2608 'zext' 'arrayNo31' <Predicate = (!exitcond_3_5)> <Delay = 0.00>
ST_316 : Operation 2609 [1/2] (1.75ns)   --->   "%A_load_29 = load float* %A_addr_29, align 4" [Group_5/sample.c:1865]   --->   Operation 2609 'load' 'A_load_29' <Predicate = (!exitcond_3_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_316 : Operation 2610 [1/2] (1.75ns)   --->   "%A1_load_29 = load float* %A1_addr_29, align 4" [Group_5/sample.c:1865]   --->   Operation 2610 'load' 'A1_load_29' <Predicate = (!exitcond_3_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_316 : Operation 2611 [1/2] (1.75ns)   --->   "%A2_load_29 = load float* %A2_addr_29, align 4" [Group_5/sample.c:1865]   --->   Operation 2611 'load' 'A2_load_29' <Predicate = (!exitcond_3_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_316 : Operation 2612 [1/2] (1.75ns)   --->   "%A3_load_29 = load float* %A3_addr_29, align 4" [Group_5/sample.c:1865]   --->   Operation 2612 'load' 'A3_load_29' <Predicate = (!exitcond_3_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_316 : Operation 2613 [1/2] (1.75ns)   --->   "%A4_load_29 = load float* %A4_addr_29, align 4" [Group_5/sample.c:1865]   --->   Operation 2613 'load' 'A4_load_29' <Predicate = (!exitcond_3_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_316 : Operation 2614 [1/2] (1.75ns)   --->   "%A5_load_29 = load float* %A5_addr_29, align 4" [Group_5/sample.c:1865]   --->   Operation 2614 'load' 'A5_load_29' <Predicate = (!exitcond_3_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_316 : Operation 2615 [1/2] (1.75ns)   --->   "%A6_load_29 = load float* %A6_addr_29, align 4" [Group_5/sample.c:1865]   --->   Operation 2615 'load' 'A6_load_29' <Predicate = (!exitcond_3_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_316 : Operation 2616 [1/2] (1.75ns)   --->   "%A7_load_29 = load float* %A7_addr_29, align 4" [Group_5/sample.c:1865]   --->   Operation 2616 'load' 'A7_load_29' <Predicate = (!exitcond_3_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_316 : Operation 2617 [1/1] (1.83ns)   --->   "%tmp_253 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_29, float %A1_load_29, float %A2_load_29, float %A3_load_29, float %A4_load_29, float %A5_load_29, float %A6_load_29, float %A7_load_29, i64 %arrayNo31)" [Group_5/sample.c:1865]   --->   Operation 2617 'mux' 'tmp_253' <Predicate = (!exitcond_3_5)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_316 : Operation 2618 [1/1] (0.00ns) (grouped into LUT with out node tmp_625_i17)   --->   "%tmp_623_i17 = select i1 %tmp_624_i17, float 0xBFD3EDED60000000, float 0xBFE455C440000000" [Group_5/sample.c:1865]   --->   Operation 2618 'select' 'tmp_623_i17' <Predicate = (!exitcond_3_5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_316 : Operation 2619 [1/1] (0.00ns) (grouped into LUT with out node tmp_625_i17)   --->   "%tmp_256 = or i1 %tmp_624_i17, %tmp_622_i17" [Group_5/sample.c:1865]   --->   Operation 2619 'or' 'tmp_256' <Predicate = (!exitcond_3_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_316 : Operation 2620 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_625_i17 = select i1 %tmp_256, float %tmp_623_i17, float %tmp_621_i17" [Group_5/sample.c:1865]   --->   Operation 2620 'select' 'tmp_625_i17' <Predicate = (!exitcond_3_5)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_316 : Operation 2621 [1/1] (0.00ns) (grouped into LUT with out node tmp_629_i17)   --->   "%tmp_627_i17 = select i1 %tmp_628_i17, float 0xBFD2F8EFE0000000, float 0x3FCDFB8E80000000" [Group_5/sample.c:1865]   --->   Operation 2621 'select' 'tmp_627_i17' <Predicate = (!exitcond_3_5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_316 : Operation 2622 [1/1] (0.00ns) (grouped into LUT with out node tmp_629_i17)   --->   "%tmp_257 = or i1 %tmp_628_i17, %tmp_626_i17" [Group_5/sample.c:1865]   --->   Operation 2622 'or' 'tmp_257' <Predicate = (!exitcond_3_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_316 : Operation 2623 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_629_i17 = select i1 %tmp_257, float %tmp_627_i17, float %tmp_625_i17" [Group_5/sample.c:1865]   --->   Operation 2623 'select' 'tmp_629_i17' <Predicate = (!exitcond_3_5)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_316 : Operation 2624 [1/1] (1.21ns)   --->   "%tmp_630_i17 = icmp eq i4 %tmp_173, -7" [Group_5/sample.c:1865]   --->   Operation 2624 'icmp' 'tmp_630_i17' <Predicate = (!exitcond_3_5)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_316 : Operation 2625 [1/1] (1.21ns)   --->   "%tmp_632_i17 = icmp eq i4 %tmp_173, -6" [Group_5/sample.c:1865]   --->   Operation 2625 'icmp' 'tmp_632_i17' <Predicate = (!exitcond_3_5)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_316 : Operation 2626 [1/1] (0.00ns) (grouped into LUT with out node tmp_633_i17)   --->   "%tmp_631_i17 = select i1 %tmp_632_i17, float 0x3FD20F95C0000000, float 0xBFDD914080000000" [Group_5/sample.c:1865]   --->   Operation 2626 'select' 'tmp_631_i17' <Predicate = (!exitcond_3_5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_316 : Operation 2627 [1/1] (0.00ns) (grouped into LUT with out node tmp_633_i17)   --->   "%tmp_258 = or i1 %tmp_632_i17, %tmp_630_i17" [Group_5/sample.c:1865]   --->   Operation 2627 'or' 'tmp_258' <Predicate = (!exitcond_3_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_316 : Operation 2628 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_633_i17 = select i1 %tmp_258, float %tmp_631_i17, float %tmp_629_i17" [Group_5/sample.c:1865]   --->   Operation 2628 'select' 'tmp_633_i17' <Predicate = (!exitcond_3_5)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_316 : Operation 2629 [1/1] (1.21ns)   --->   "%tmp_634_i17 = icmp eq i4 %tmp_173, -5" [Group_5/sample.c:1865]   --->   Operation 2629 'icmp' 'tmp_634_i17' <Predicate = (!exitcond_3_5)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_316 : Operation 2630 [1/1] (1.21ns)   --->   "%tmp_636_i17 = icmp eq i4 %tmp_173, -4" [Group_5/sample.c:1865]   --->   Operation 2630 'icmp' 'tmp_636_i17' <Predicate = (!exitcond_3_5)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_316 : Operation 2631 [1/1] (0.00ns) (grouped into LUT with out node tmp_637_i17)   --->   "%tmp_635_i17 = select i1 %tmp_636_i17, float 0x3FA2D46C60000000, float 0x3FC703A460000000" [Group_5/sample.c:1865]   --->   Operation 2631 'select' 'tmp_635_i17' <Predicate = (!exitcond_3_5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_316 : Operation 2632 [1/1] (0.00ns) (grouped into LUT with out node tmp_637_i17)   --->   "%tmp_259 = or i1 %tmp_636_i17, %tmp_634_i17" [Group_5/sample.c:1865]   --->   Operation 2632 'or' 'tmp_259' <Predicate = (!exitcond_3_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_316 : Operation 2633 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_637_i17 = select i1 %tmp_259, float %tmp_635_i17, float %tmp_633_i17" [Group_5/sample.c:1865]   --->   Operation 2633 'select' 'tmp_637_i17' <Predicate = (!exitcond_3_5)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_316 : Operation 2634 [1/1] (1.21ns)   --->   "%tmp_638_i17 = icmp eq i4 %tmp_173, -3" [Group_5/sample.c:1865]   --->   Operation 2634 'icmp' 'tmp_638_i17' <Predicate = (!exitcond_3_5)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_316 : Operation 2635 [1/1] (1.21ns)   --->   "%tmp_640_i17 = icmp eq i4 %tmp_173, -2" [Group_5/sample.c:1865]   --->   Operation 2635 'icmp' 'tmp_640_i17' <Predicate = (!exitcond_3_5)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_316 : Operation 2636 [1/1] (0.00ns) (grouped into LUT with out node merge_i17)   --->   "%tmp_639_i17 = select i1 %tmp_640_i17, float 0xBFAD0FAD80000000, float 0x3FDC5862A0000000" [Group_5/sample.c:1865]   --->   Operation 2636 'select' 'tmp_639_i17' <Predicate = (!exitcond_3_5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_316 : Operation 2637 [1/1] (0.00ns) (grouped into LUT with out node merge_i17)   --->   "%tmp_260 = or i1 %tmp_640_i17, %tmp_638_i17" [Group_5/sample.c:1865]   --->   Operation 2637 'or' 'tmp_260' <Predicate = (!exitcond_3_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_316 : Operation 2638 [1/1] (0.80ns) (out node of the LUT)   --->   "%merge_i17 = select i1 %tmp_260, float %tmp_639_i17, float %tmp_637_i17" [Group_5/sample.c:1865]   --->   Operation 2638 'select' 'merge_i17' <Predicate = (!exitcond_3_5)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 317 <SV = 24> <Delay = 3.65>
ST_317 : Operation 2639 [5/5] (3.65ns)   --->   "%tmp_36_3_5 = fmul float %tmp_253, %merge_i17" [Group_5/sample.c:1869]   --->   Operation 2639 'fmul' 'tmp_36_3_5' <Predicate = (!exitcond_3_5)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 318 <SV = 25> <Delay = 3.65>
ST_318 : Operation 2640 [4/5] (3.65ns)   --->   "%tmp_36_3_5 = fmul float %tmp_253, %merge_i17" [Group_5/sample.c:1869]   --->   Operation 2640 'fmul' 'tmp_36_3_5' <Predicate = (!exitcond_3_5)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 319 <SV = 26> <Delay = 3.65>
ST_319 : Operation 2641 [3/5] (3.65ns)   --->   "%tmp_36_3_5 = fmul float %tmp_253, %merge_i17" [Group_5/sample.c:1869]   --->   Operation 2641 'fmul' 'tmp_36_3_5' <Predicate = (!exitcond_3_5)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 320 <SV = 27> <Delay = 3.65>
ST_320 : Operation 2642 [2/5] (3.65ns)   --->   "%tmp_36_3_5 = fmul float %tmp_253, %merge_i17" [Group_5/sample.c:1869]   --->   Operation 2642 'fmul' 'tmp_36_3_5' <Predicate = (!exitcond_3_5)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 321 <SV = 28> <Delay = 3.65>
ST_321 : Operation 2643 [1/5] (3.65ns)   --->   "%tmp_36_3_5 = fmul float %tmp_253, %merge_i17" [Group_5/sample.c:1869]   --->   Operation 2643 'fmul' 'tmp_36_3_5' <Predicate = (!exitcond_3_5)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 322 <SV = 29> <Delay = 3.29>
ST_322 : Operation 2644 [8/8] (3.29ns)   --->   "%sum_1_3_5 = fadd float %sum1_3_5, %tmp_36_3_5" [Group_5/sample.c:1869]   --->   Operation 2644 'fadd' 'sum_1_3_5' <Predicate = (!exitcond_3_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 323 <SV = 30> <Delay = 3.29>
ST_323 : Operation 2645 [7/8] (3.29ns)   --->   "%sum_1_3_5 = fadd float %sum1_3_5, %tmp_36_3_5" [Group_5/sample.c:1869]   --->   Operation 2645 'fadd' 'sum_1_3_5' <Predicate = (!exitcond_3_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 324 <SV = 31> <Delay = 3.29>
ST_324 : Operation 2646 [6/8] (3.29ns)   --->   "%sum_1_3_5 = fadd float %sum1_3_5, %tmp_36_3_5" [Group_5/sample.c:1869]   --->   Operation 2646 'fadd' 'sum_1_3_5' <Predicate = (!exitcond_3_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 325 <SV = 32> <Delay = 3.29>
ST_325 : Operation 2647 [5/8] (3.29ns)   --->   "%sum_1_3_5 = fadd float %sum1_3_5, %tmp_36_3_5" [Group_5/sample.c:1869]   --->   Operation 2647 'fadd' 'sum_1_3_5' <Predicate = (!exitcond_3_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 326 <SV = 33> <Delay = 3.29>
ST_326 : Operation 2648 [4/8] (3.29ns)   --->   "%sum_1_3_5 = fadd float %sum1_3_5, %tmp_36_3_5" [Group_5/sample.c:1869]   --->   Operation 2648 'fadd' 'sum_1_3_5' <Predicate = (!exitcond_3_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 327 <SV = 34> <Delay = 3.29>
ST_327 : Operation 2649 [3/8] (3.29ns)   --->   "%sum_1_3_5 = fadd float %sum1_3_5, %tmp_36_3_5" [Group_5/sample.c:1869]   --->   Operation 2649 'fadd' 'sum_1_3_5' <Predicate = (!exitcond_3_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 328 <SV = 35> <Delay = 3.29>
ST_328 : Operation 2650 [2/8] (3.29ns)   --->   "%sum_1_3_5 = fadd float %sum1_3_5, %tmp_36_3_5" [Group_5/sample.c:1869]   --->   Operation 2650 'fadd' 'sum_1_3_5' <Predicate = (!exitcond_3_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 329 <SV = 36> <Delay = 3.29>
ST_329 : Operation 2651 [1/1] (0.00ns)   --->   "%tmp_169 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 2651 'specregionbegin' 'tmp_169' <Predicate = (!exitcond_3_5)> <Delay = 0.00>
ST_329 : Operation 2652 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 2652 'specpipeline' <Predicate = (!exitcond_3_5)> <Delay = 0.00>
ST_329 : Operation 2653 [1/8] (3.29ns)   --->   "%sum_1_3_5 = fadd float %sum1_3_5, %tmp_36_3_5" [Group_5/sample.c:1869]   --->   Operation 2653 'fadd' 'sum_1_3_5' <Predicate = (!exitcond_3_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_329 : Operation 2654 [1/1] (0.00ns)   --->   "%empty_105 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_169)" [Group_5/sample.c:1870]   --->   Operation 2654 'specregionend' 'empty_105' <Predicate = (!exitcond_3_5)> <Delay = 0.00>
ST_329 : Operation 2655 [1/1] (0.00ns)   --->   "br label %.preheader2" [Group_5/sample.c:1865]   --->   Operation 2655 'br' <Predicate = (!exitcond_3_5)> <Delay = 0.00>

State 330 <SV = 23> <Delay = 1.75>
ST_330 : Operation 2656 [1/1] (1.75ns)   --->   "store float %sum1_3_5, float* %C_addr, align 4" [Group_5/sample.c:1871]   --->   Operation 2656 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_330 : Operation 2657 [1/1] (0.00ns)   --->   "%j_14_3_5 = or i4 %tmp_315, 6" [Group_5/sample.c:1860]   --->   Operation 2657 'or' 'j_14_3_5' <Predicate = true> <Delay = 0.00>
ST_330 : Operation 2658 [1/1] (1.35ns)   --->   "br label %.preheader1" [Group_5/sample.c:1860]   --->   Operation 2658 'br' <Predicate = true> <Delay = 1.35>

State 331 <SV = 24> <Delay = 4.30>
ST_331 : Operation 2659 [1/1] (0.00ns)   --->   "%sum1_3_6 = phi float [ %sum_1_3_6, %58 ], [ 0xBFA3F6A9E0000000, %55 ]" [Group_5/sample.c:1869]   --->   Operation 2659 'phi' 'sum1_3_6' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2660 [1/1] (0.00ns)   --->   "%k_3_6 = phi i5 [ %k_2_3_6, %58 ], [ 0, %55 ]" [Group_5/sample.c:1865]   --->   Operation 2660 'phi' 'k_3_6' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2661 [1/1] (1.21ns)   --->   "%exitcond_3_6 = icmp eq i5 %k_3_6, -16" [Group_5/sample.c:1865]   --->   Operation 2661 'icmp' 'exitcond_3_6' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_331 : Operation 2662 [1/1] (0.00ns)   --->   "%empty_106 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 2662 'speclooptripcount' 'empty_106' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2663 [1/1] (1.54ns)   --->   "%k_2_3_6 = add i5 %k_3_6, 1" [Group_5/sample.c:1865]   --->   Operation 2663 'add' 'k_2_3_6' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_331 : Operation 2664 [1/1] (0.00ns)   --->   "br i1 %exitcond_3_6, label %57, label %58" [Group_5/sample.c:1865]   --->   Operation 2664 'br' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 2665 [1/1] (0.00ns)   --->   "%tmp_362 = trunc i5 %k_3_6 to i4" [Group_5/sample.c:1865]   --->   Operation 2665 'trunc' 'tmp_362' <Predicate = (!exitcond_3_6)> <Delay = 0.00>
ST_331 : Operation 2666 [1/1] (0.00ns)   --->   "%tmp_363 = trunc i5 %k_3_6 to i3" [Group_5/sample.c:1865]   --->   Operation 2666 'trunc' 'tmp_363' <Predicate = (!exitcond_3_6)> <Delay = 0.00>
ST_331 : Operation 2667 [1/1] (0.79ns)   --->   "%sum5_3_6 = xor i5 %k_3_6, -16" [Group_5/sample.c:1865]   --->   Operation 2667 'xor' 'sum5_3_6' <Predicate = (!exitcond_3_6)> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_331 : Operation 2668 [1/1] (0.00ns)   --->   "%tmp_364 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %sum5_3_6, i32 3, i32 4)" [Group_5/sample.c:1865]   --->   Operation 2668 'partselect' 'tmp_364' <Predicate = (!exitcond_3_6)> <Delay = 0.00>
ST_331 : Operation 2669 [1/1] (0.00ns)   --->   "%newIndex15 = sext i2 %tmp_364 to i3" [Group_5/sample.c:1865]   --->   Operation 2669 'sext' 'newIndex15' <Predicate = (!exitcond_3_6)> <Delay = 0.00>
ST_331 : Operation 2670 [1/1] (0.00ns)   --->   "%newIndex24_cast = zext i3 %newIndex15 to i64" [Group_5/sample.c:1865]   --->   Operation 2670 'zext' 'newIndex24_cast' <Predicate = (!exitcond_3_6)> <Delay = 0.00>
ST_331 : Operation 2671 [1/1] (0.00ns)   --->   "%A_addr_30 = getelementptr [2 x float]* %A, i64 0, i64 %newIndex24_cast" [Group_5/sample.c:1865]   --->   Operation 2671 'getelementptr' 'A_addr_30' <Predicate = (!exitcond_3_6)> <Delay = 0.00>
ST_331 : Operation 2672 [2/2] (1.75ns)   --->   "%A_load_30 = load float* %A_addr_30, align 4" [Group_5/sample.c:1865]   --->   Operation 2672 'load' 'A_load_30' <Predicate = (!exitcond_3_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_331 : Operation 2673 [1/1] (0.00ns)   --->   "%A1_addr_30 = getelementptr [2 x float]* %A1, i64 0, i64 %newIndex24_cast" [Group_5/sample.c:1865]   --->   Operation 2673 'getelementptr' 'A1_addr_30' <Predicate = (!exitcond_3_6)> <Delay = 0.00>
ST_331 : Operation 2674 [2/2] (1.75ns)   --->   "%A1_load_30 = load float* %A1_addr_30, align 4" [Group_5/sample.c:1865]   --->   Operation 2674 'load' 'A1_load_30' <Predicate = (!exitcond_3_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_331 : Operation 2675 [1/1] (0.00ns)   --->   "%A2_addr_30 = getelementptr [2 x float]* %A2, i64 0, i64 %newIndex24_cast" [Group_5/sample.c:1865]   --->   Operation 2675 'getelementptr' 'A2_addr_30' <Predicate = (!exitcond_3_6)> <Delay = 0.00>
ST_331 : Operation 2676 [2/2] (1.75ns)   --->   "%A2_load_30 = load float* %A2_addr_30, align 4" [Group_5/sample.c:1865]   --->   Operation 2676 'load' 'A2_load_30' <Predicate = (!exitcond_3_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_331 : Operation 2677 [1/1] (0.00ns)   --->   "%A3_addr_30 = getelementptr [2 x float]* %A3, i64 0, i64 %newIndex24_cast" [Group_5/sample.c:1865]   --->   Operation 2677 'getelementptr' 'A3_addr_30' <Predicate = (!exitcond_3_6)> <Delay = 0.00>
ST_331 : Operation 2678 [2/2] (1.75ns)   --->   "%A3_load_30 = load float* %A3_addr_30, align 4" [Group_5/sample.c:1865]   --->   Operation 2678 'load' 'A3_load_30' <Predicate = (!exitcond_3_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_331 : Operation 2679 [1/1] (0.00ns)   --->   "%A4_addr_30 = getelementptr [2 x float]* %A4, i64 0, i64 %newIndex24_cast" [Group_5/sample.c:1865]   --->   Operation 2679 'getelementptr' 'A4_addr_30' <Predicate = (!exitcond_3_6)> <Delay = 0.00>
ST_331 : Operation 2680 [2/2] (1.75ns)   --->   "%A4_load_30 = load float* %A4_addr_30, align 4" [Group_5/sample.c:1865]   --->   Operation 2680 'load' 'A4_load_30' <Predicate = (!exitcond_3_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_331 : Operation 2681 [1/1] (0.00ns)   --->   "%A5_addr_30 = getelementptr [2 x float]* %A5, i64 0, i64 %newIndex24_cast" [Group_5/sample.c:1865]   --->   Operation 2681 'getelementptr' 'A5_addr_30' <Predicate = (!exitcond_3_6)> <Delay = 0.00>
ST_331 : Operation 2682 [2/2] (1.75ns)   --->   "%A5_load_30 = load float* %A5_addr_30, align 4" [Group_5/sample.c:1865]   --->   Operation 2682 'load' 'A5_load_30' <Predicate = (!exitcond_3_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_331 : Operation 2683 [1/1] (0.00ns)   --->   "%A6_addr_30 = getelementptr [2 x float]* %A6, i64 0, i64 %newIndex24_cast" [Group_5/sample.c:1865]   --->   Operation 2683 'getelementptr' 'A6_addr_30' <Predicate = (!exitcond_3_6)> <Delay = 0.00>
ST_331 : Operation 2684 [2/2] (1.75ns)   --->   "%A6_load_30 = load float* %A6_addr_30, align 4" [Group_5/sample.c:1865]   --->   Operation 2684 'load' 'A6_load_30' <Predicate = (!exitcond_3_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_331 : Operation 2685 [1/1] (0.00ns)   --->   "%A7_addr_30 = getelementptr [2 x float]* %A7, i64 0, i64 %newIndex24_cast" [Group_5/sample.c:1865]   --->   Operation 2685 'getelementptr' 'A7_addr_30' <Predicate = (!exitcond_3_6)> <Delay = 0.00>
ST_331 : Operation 2686 [2/2] (1.75ns)   --->   "%A7_load_30 = load float* %A7_addr_30, align 4" [Group_5/sample.c:1865]   --->   Operation 2686 'load' 'A7_load_30' <Predicate = (!exitcond_3_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_331 : Operation 2687 [1/1] (1.49ns)   --->   "%sum8_3_6 = add i4 %j_14_3_5, %tmp_362" [Group_5/sample.c:1860]   --->   Operation 2687 'add' 'sum8_3_6' <Predicate = (!exitcond_3_6)> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_331 : Operation 2688 [1/1] (1.34ns)   --->   "%arrayNo_trunc14 = add i3 -2, %tmp_363" [Group_5/sample.c:1865]   --->   Operation 2688 'add' 'arrayNo_trunc14' <Predicate = (!exitcond_3_6)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_331 : Operation 2689 [1/1] (0.00ns)   --->   "%tmp_365 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %sum8_3_6, i32 3)" [Group_5/sample.c:1860]   --->   Operation 2689 'bitselect' 'tmp_365' <Predicate = (!exitcond_3_6)> <Delay = 0.00>
ST_331 : Operation 2690 [1/1] (0.00ns)   --->   "%tmp_179 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %arrayNo_trunc14, i1 %tmp_365)" [Group_5/sample.c:1865]   --->   Operation 2690 'bitconcatenate' 'tmp_179' <Predicate = (!exitcond_3_6)> <Delay = 0.00>
ST_331 : Operation 2691 [1/1] (1.21ns)   --->   "%tmp_i18 = icmp eq i4 %tmp_179, 0" [Group_5/sample.c:1865]   --->   Operation 2691 'icmp' 'tmp_i18' <Predicate = (!exitcond_3_6)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_331 : Operation 2692 [1/1] (0.00ns) (grouped into LUT with out node tmp_617_i18)   --->   "%tmp_i18_107 = select i1 %tmp_i18, float 0x3F93ED63C0000000, float 0x3FE29BDA40000000" [Group_5/sample.c:1865]   --->   Operation 2692 'select' 'tmp_i18_107' <Predicate = (!exitcond_3_6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_331 : Operation 2693 [1/1] (1.21ns)   --->   "%tmp_614_i18 = icmp eq i4 %tmp_179, 1" [Group_5/sample.c:1865]   --->   Operation 2693 'icmp' 'tmp_614_i18' <Predicate = (!exitcond_3_6)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_331 : Operation 2694 [1/1] (1.21ns)   --->   "%tmp_616_i18 = icmp eq i4 %tmp_179, 2" [Group_5/sample.c:1865]   --->   Operation 2694 'icmp' 'tmp_616_i18' <Predicate = (!exitcond_3_6)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_331 : Operation 2695 [1/1] (0.00ns) (grouped into LUT with out node tmp_617_i18)   --->   "%tmp_615_i18 = select i1 %tmp_616_i18, float 0x3FE2372C60000000, float 0x3FE09868E0000000" [Group_5/sample.c:1865]   --->   Operation 2695 'select' 'tmp_615_i18' <Predicate = (!exitcond_3_6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_331 : Operation 2696 [1/1] (0.00ns) (grouped into LUT with out node tmp_617_i18)   --->   "%tmp_262 = or i1 %tmp_616_i18, %tmp_614_i18" [Group_5/sample.c:1865]   --->   Operation 2696 'or' 'tmp_262' <Predicate = (!exitcond_3_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_331 : Operation 2697 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_617_i18 = select i1 %tmp_262, float %tmp_615_i18, float %tmp_i18_107" [Group_5/sample.c:1865]   --->   Operation 2697 'select' 'tmp_617_i18' <Predicate = (!exitcond_3_6)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_331 : Operation 2698 [1/1] (1.21ns)   --->   "%tmp_618_i18 = icmp eq i4 %tmp_179, 3" [Group_5/sample.c:1865]   --->   Operation 2698 'icmp' 'tmp_618_i18' <Predicate = (!exitcond_3_6)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_331 : Operation 2699 [1/1] (1.21ns)   --->   "%tmp_620_i18 = icmp eq i4 %tmp_179, 4" [Group_5/sample.c:1865]   --->   Operation 2699 'icmp' 'tmp_620_i18' <Predicate = (!exitcond_3_6)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_331 : Operation 2700 [1/1] (0.00ns) (grouped into LUT with out node tmp_621_i18)   --->   "%tmp_619_i18 = select i1 %tmp_620_i18, float 0x3FE06178C0000000, float 0x3FB370E260000000" [Group_5/sample.c:1865]   --->   Operation 2700 'select' 'tmp_619_i18' <Predicate = (!exitcond_3_6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_331 : Operation 2701 [1/1] (0.00ns) (grouped into LUT with out node tmp_621_i18)   --->   "%tmp_263 = or i1 %tmp_620_i18, %tmp_618_i18" [Group_5/sample.c:1865]   --->   Operation 2701 'or' 'tmp_263' <Predicate = (!exitcond_3_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_331 : Operation 2702 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_621_i18 = select i1 %tmp_263, float %tmp_619_i18, float %tmp_617_i18" [Group_5/sample.c:1865]   --->   Operation 2702 'select' 'tmp_621_i18' <Predicate = (!exitcond_3_6)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_331 : Operation 2703 [1/1] (1.21ns)   --->   "%tmp_622_i18 = icmp eq i4 %tmp_179, 5" [Group_5/sample.c:1865]   --->   Operation 2703 'icmp' 'tmp_622_i18' <Predicate = (!exitcond_3_6)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_331 : Operation 2704 [1/1] (1.21ns)   --->   "%tmp_624_i18 = icmp eq i4 %tmp_179, 6" [Group_5/sample.c:1865]   --->   Operation 2704 'icmp' 'tmp_624_i18' <Predicate = (!exitcond_3_6)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_331 : Operation 2705 [1/1] (1.21ns)   --->   "%tmp_626_i18 = icmp eq i4 %tmp_179, 7" [Group_5/sample.c:1865]   --->   Operation 2705 'icmp' 'tmp_626_i18' <Predicate = (!exitcond_3_6)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_331 : Operation 2706 [1/1] (1.21ns)   --->   "%tmp_628_i18 = icmp eq i4 %tmp_179, -8" [Group_5/sample.c:1865]   --->   Operation 2706 'icmp' 'tmp_628_i18' <Predicate = (!exitcond_3_6)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 332 <SV = 25> <Delay = 4.00>
ST_332 : Operation 2707 [1/1] (0.00ns)   --->   "%arrayNo23 = zext i3 %tmp_363 to i64" [Group_5/sample.c:1865]   --->   Operation 2707 'zext' 'arrayNo23' <Predicate = (!exitcond_3_6)> <Delay = 0.00>
ST_332 : Operation 2708 [1/2] (1.75ns)   --->   "%A_load_30 = load float* %A_addr_30, align 4" [Group_5/sample.c:1865]   --->   Operation 2708 'load' 'A_load_30' <Predicate = (!exitcond_3_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_332 : Operation 2709 [1/2] (1.75ns)   --->   "%A1_load_30 = load float* %A1_addr_30, align 4" [Group_5/sample.c:1865]   --->   Operation 2709 'load' 'A1_load_30' <Predicate = (!exitcond_3_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_332 : Operation 2710 [1/2] (1.75ns)   --->   "%A2_load_30 = load float* %A2_addr_30, align 4" [Group_5/sample.c:1865]   --->   Operation 2710 'load' 'A2_load_30' <Predicate = (!exitcond_3_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_332 : Operation 2711 [1/2] (1.75ns)   --->   "%A3_load_30 = load float* %A3_addr_30, align 4" [Group_5/sample.c:1865]   --->   Operation 2711 'load' 'A3_load_30' <Predicate = (!exitcond_3_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_332 : Operation 2712 [1/2] (1.75ns)   --->   "%A4_load_30 = load float* %A4_addr_30, align 4" [Group_5/sample.c:1865]   --->   Operation 2712 'load' 'A4_load_30' <Predicate = (!exitcond_3_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_332 : Operation 2713 [1/2] (1.75ns)   --->   "%A5_load_30 = load float* %A5_addr_30, align 4" [Group_5/sample.c:1865]   --->   Operation 2713 'load' 'A5_load_30' <Predicate = (!exitcond_3_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_332 : Operation 2714 [1/2] (1.75ns)   --->   "%A6_load_30 = load float* %A6_addr_30, align 4" [Group_5/sample.c:1865]   --->   Operation 2714 'load' 'A6_load_30' <Predicate = (!exitcond_3_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_332 : Operation 2715 [1/2] (1.75ns)   --->   "%A7_load_30 = load float* %A7_addr_30, align 4" [Group_5/sample.c:1865]   --->   Operation 2715 'load' 'A7_load_30' <Predicate = (!exitcond_3_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_332 : Operation 2716 [1/1] (1.83ns)   --->   "%tmp_261 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_30, float %A1_load_30, float %A2_load_30, float %A3_load_30, float %A4_load_30, float %A5_load_30, float %A6_load_30, float %A7_load_30, i64 %arrayNo23)" [Group_5/sample.c:1865]   --->   Operation 2716 'mux' 'tmp_261' <Predicate = (!exitcond_3_6)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_332 : Operation 2717 [1/1] (0.00ns) (grouped into LUT with out node tmp_625_i18)   --->   "%tmp_623_i18 = select i1 %tmp_624_i18, float 0xBFD3EDED60000000, float 0xBFE455C440000000" [Group_5/sample.c:1865]   --->   Operation 2717 'select' 'tmp_623_i18' <Predicate = (!exitcond_3_6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_332 : Operation 2718 [1/1] (0.00ns) (grouped into LUT with out node tmp_625_i18)   --->   "%tmp_264 = or i1 %tmp_624_i18, %tmp_622_i18" [Group_5/sample.c:1865]   --->   Operation 2718 'or' 'tmp_264' <Predicate = (!exitcond_3_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_332 : Operation 2719 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_625_i18 = select i1 %tmp_264, float %tmp_623_i18, float %tmp_621_i18" [Group_5/sample.c:1865]   --->   Operation 2719 'select' 'tmp_625_i18' <Predicate = (!exitcond_3_6)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_332 : Operation 2720 [1/1] (0.00ns) (grouped into LUT with out node tmp_629_i18)   --->   "%tmp_627_i18 = select i1 %tmp_628_i18, float 0xBFD2F8EFE0000000, float 0x3FCDFB8E80000000" [Group_5/sample.c:1865]   --->   Operation 2720 'select' 'tmp_627_i18' <Predicate = (!exitcond_3_6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_332 : Operation 2721 [1/1] (0.00ns) (grouped into LUT with out node tmp_629_i18)   --->   "%tmp_265 = or i1 %tmp_628_i18, %tmp_626_i18" [Group_5/sample.c:1865]   --->   Operation 2721 'or' 'tmp_265' <Predicate = (!exitcond_3_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_332 : Operation 2722 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_629_i18 = select i1 %tmp_265, float %tmp_627_i18, float %tmp_625_i18" [Group_5/sample.c:1865]   --->   Operation 2722 'select' 'tmp_629_i18' <Predicate = (!exitcond_3_6)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_332 : Operation 2723 [1/1] (1.21ns)   --->   "%tmp_630_i18 = icmp eq i4 %tmp_179, -7" [Group_5/sample.c:1865]   --->   Operation 2723 'icmp' 'tmp_630_i18' <Predicate = (!exitcond_3_6)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_332 : Operation 2724 [1/1] (1.21ns)   --->   "%tmp_632_i18 = icmp eq i4 %tmp_179, -6" [Group_5/sample.c:1865]   --->   Operation 2724 'icmp' 'tmp_632_i18' <Predicate = (!exitcond_3_6)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_332 : Operation 2725 [1/1] (0.00ns) (grouped into LUT with out node tmp_633_i18)   --->   "%tmp_631_i18 = select i1 %tmp_632_i18, float 0x3FD20F95C0000000, float 0xBFDD914080000000" [Group_5/sample.c:1865]   --->   Operation 2725 'select' 'tmp_631_i18' <Predicate = (!exitcond_3_6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_332 : Operation 2726 [1/1] (0.00ns) (grouped into LUT with out node tmp_633_i18)   --->   "%tmp_266 = or i1 %tmp_632_i18, %tmp_630_i18" [Group_5/sample.c:1865]   --->   Operation 2726 'or' 'tmp_266' <Predicate = (!exitcond_3_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_332 : Operation 2727 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_633_i18 = select i1 %tmp_266, float %tmp_631_i18, float %tmp_629_i18" [Group_5/sample.c:1865]   --->   Operation 2727 'select' 'tmp_633_i18' <Predicate = (!exitcond_3_6)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_332 : Operation 2728 [1/1] (1.21ns)   --->   "%tmp_634_i18 = icmp eq i4 %tmp_179, -5" [Group_5/sample.c:1865]   --->   Operation 2728 'icmp' 'tmp_634_i18' <Predicate = (!exitcond_3_6)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_332 : Operation 2729 [1/1] (1.21ns)   --->   "%tmp_636_i18 = icmp eq i4 %tmp_179, -4" [Group_5/sample.c:1865]   --->   Operation 2729 'icmp' 'tmp_636_i18' <Predicate = (!exitcond_3_6)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_332 : Operation 2730 [1/1] (0.00ns) (grouped into LUT with out node tmp_637_i18)   --->   "%tmp_635_i18 = select i1 %tmp_636_i18, float 0x3FA2D46C60000000, float 0x3FC703A460000000" [Group_5/sample.c:1865]   --->   Operation 2730 'select' 'tmp_635_i18' <Predicate = (!exitcond_3_6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_332 : Operation 2731 [1/1] (0.00ns) (grouped into LUT with out node tmp_637_i18)   --->   "%tmp_267 = or i1 %tmp_636_i18, %tmp_634_i18" [Group_5/sample.c:1865]   --->   Operation 2731 'or' 'tmp_267' <Predicate = (!exitcond_3_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_332 : Operation 2732 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_637_i18 = select i1 %tmp_267, float %tmp_635_i18, float %tmp_633_i18" [Group_5/sample.c:1865]   --->   Operation 2732 'select' 'tmp_637_i18' <Predicate = (!exitcond_3_6)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_332 : Operation 2733 [1/1] (1.21ns)   --->   "%tmp_638_i18 = icmp eq i4 %tmp_179, -3" [Group_5/sample.c:1865]   --->   Operation 2733 'icmp' 'tmp_638_i18' <Predicate = (!exitcond_3_6)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_332 : Operation 2734 [1/1] (1.21ns)   --->   "%tmp_640_i18 = icmp eq i4 %tmp_179, -2" [Group_5/sample.c:1865]   --->   Operation 2734 'icmp' 'tmp_640_i18' <Predicate = (!exitcond_3_6)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_332 : Operation 2735 [1/1] (0.00ns) (grouped into LUT with out node merge_i18)   --->   "%tmp_639_i18 = select i1 %tmp_640_i18, float 0xBFAD0FAD80000000, float 0x3FDC5862A0000000" [Group_5/sample.c:1865]   --->   Operation 2735 'select' 'tmp_639_i18' <Predicate = (!exitcond_3_6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_332 : Operation 2736 [1/1] (0.00ns) (grouped into LUT with out node merge_i18)   --->   "%tmp_268 = or i1 %tmp_640_i18, %tmp_638_i18" [Group_5/sample.c:1865]   --->   Operation 2736 'or' 'tmp_268' <Predicate = (!exitcond_3_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_332 : Operation 2737 [1/1] (0.80ns) (out node of the LUT)   --->   "%merge_i18 = select i1 %tmp_268, float %tmp_639_i18, float %tmp_637_i18" [Group_5/sample.c:1865]   --->   Operation 2737 'select' 'merge_i18' <Predicate = (!exitcond_3_6)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 333 <SV = 26> <Delay = 3.65>
ST_333 : Operation 2738 [5/5] (3.65ns)   --->   "%tmp_36_3_6 = fmul float %tmp_261, %merge_i18" [Group_5/sample.c:1869]   --->   Operation 2738 'fmul' 'tmp_36_3_6' <Predicate = (!exitcond_3_6)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 334 <SV = 27> <Delay = 3.65>
ST_334 : Operation 2739 [4/5] (3.65ns)   --->   "%tmp_36_3_6 = fmul float %tmp_261, %merge_i18" [Group_5/sample.c:1869]   --->   Operation 2739 'fmul' 'tmp_36_3_6' <Predicate = (!exitcond_3_6)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 335 <SV = 28> <Delay = 3.65>
ST_335 : Operation 2740 [3/5] (3.65ns)   --->   "%tmp_36_3_6 = fmul float %tmp_261, %merge_i18" [Group_5/sample.c:1869]   --->   Operation 2740 'fmul' 'tmp_36_3_6' <Predicate = (!exitcond_3_6)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 336 <SV = 29> <Delay = 3.65>
ST_336 : Operation 2741 [2/5] (3.65ns)   --->   "%tmp_36_3_6 = fmul float %tmp_261, %merge_i18" [Group_5/sample.c:1869]   --->   Operation 2741 'fmul' 'tmp_36_3_6' <Predicate = (!exitcond_3_6)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 337 <SV = 30> <Delay = 3.65>
ST_337 : Operation 2742 [1/5] (3.65ns)   --->   "%tmp_36_3_6 = fmul float %tmp_261, %merge_i18" [Group_5/sample.c:1869]   --->   Operation 2742 'fmul' 'tmp_36_3_6' <Predicate = (!exitcond_3_6)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 338 <SV = 31> <Delay = 3.29>
ST_338 : Operation 2743 [8/8] (3.29ns)   --->   "%sum_1_3_6 = fadd float %sum1_3_6, %tmp_36_3_6" [Group_5/sample.c:1869]   --->   Operation 2743 'fadd' 'sum_1_3_6' <Predicate = (!exitcond_3_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 339 <SV = 32> <Delay = 3.29>
ST_339 : Operation 2744 [7/8] (3.29ns)   --->   "%sum_1_3_6 = fadd float %sum1_3_6, %tmp_36_3_6" [Group_5/sample.c:1869]   --->   Operation 2744 'fadd' 'sum_1_3_6' <Predicate = (!exitcond_3_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 340 <SV = 33> <Delay = 3.29>
ST_340 : Operation 2745 [6/8] (3.29ns)   --->   "%sum_1_3_6 = fadd float %sum1_3_6, %tmp_36_3_6" [Group_5/sample.c:1869]   --->   Operation 2745 'fadd' 'sum_1_3_6' <Predicate = (!exitcond_3_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 341 <SV = 34> <Delay = 3.29>
ST_341 : Operation 2746 [5/8] (3.29ns)   --->   "%sum_1_3_6 = fadd float %sum1_3_6, %tmp_36_3_6" [Group_5/sample.c:1869]   --->   Operation 2746 'fadd' 'sum_1_3_6' <Predicate = (!exitcond_3_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 342 <SV = 35> <Delay = 3.29>
ST_342 : Operation 2747 [4/8] (3.29ns)   --->   "%sum_1_3_6 = fadd float %sum1_3_6, %tmp_36_3_6" [Group_5/sample.c:1869]   --->   Operation 2747 'fadd' 'sum_1_3_6' <Predicate = (!exitcond_3_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 343 <SV = 36> <Delay = 3.29>
ST_343 : Operation 2748 [3/8] (3.29ns)   --->   "%sum_1_3_6 = fadd float %sum1_3_6, %tmp_36_3_6" [Group_5/sample.c:1869]   --->   Operation 2748 'fadd' 'sum_1_3_6' <Predicate = (!exitcond_3_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 344 <SV = 37> <Delay = 3.29>
ST_344 : Operation 2749 [2/8] (3.29ns)   --->   "%sum_1_3_6 = fadd float %sum1_3_6, %tmp_36_3_6" [Group_5/sample.c:1869]   --->   Operation 2749 'fadd' 'sum_1_3_6' <Predicate = (!exitcond_3_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 345 <SV = 38> <Delay = 3.29>
ST_345 : Operation 2750 [1/1] (0.00ns)   --->   "%tmp_175 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 2750 'specregionbegin' 'tmp_175' <Predicate = (!exitcond_3_6)> <Delay = 0.00>
ST_345 : Operation 2751 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 2751 'specpipeline' <Predicate = (!exitcond_3_6)> <Delay = 0.00>
ST_345 : Operation 2752 [1/8] (3.29ns)   --->   "%sum_1_3_6 = fadd float %sum1_3_6, %tmp_36_3_6" [Group_5/sample.c:1869]   --->   Operation 2752 'fadd' 'sum_1_3_6' <Predicate = (!exitcond_3_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_345 : Operation 2753 [1/1] (0.00ns)   --->   "%empty_108 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_175)" [Group_5/sample.c:1870]   --->   Operation 2753 'specregionend' 'empty_108' <Predicate = (!exitcond_3_6)> <Delay = 0.00>
ST_345 : Operation 2754 [1/1] (0.00ns)   --->   "br label %.preheader1" [Group_5/sample.c:1865]   --->   Operation 2754 'br' <Predicate = (!exitcond_3_6)> <Delay = 0.00>

State 346 <SV = 25> <Delay = 1.75>
ST_346 : Operation 2755 [1/1] (1.75ns)   --->   "store float %sum1_3_6, float* %C_addr_1, align 4" [Group_5/sample.c:1871]   --->   Operation 2755 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_346 : Operation 2756 [1/1] (0.00ns)   --->   "%j_14_3_6 = or i4 %tmp_315, 7" [Group_5/sample.c:1860]   --->   Operation 2756 'or' 'j_14_3_6' <Predicate = true> <Delay = 0.00>
ST_346 : Operation 2757 [1/1] (1.35ns)   --->   "br label %.preheader" [Group_5/sample.c:1860]   --->   Operation 2757 'br' <Predicate = true> <Delay = 1.35>

State 347 <SV = 26> <Delay = 4.30>
ST_347 : Operation 2758 [1/1] (0.00ns)   --->   "%sum1_3_7 = phi float [ %sum_1_3_7, %60 ], [ 0xBFA3F6A9E0000000, %57 ]" [Group_5/sample.c:1869]   --->   Operation 2758 'phi' 'sum1_3_7' <Predicate = true> <Delay = 0.00>
ST_347 : Operation 2759 [1/1] (0.00ns)   --->   "%k_3_7 = phi i5 [ %k_2_3_7, %60 ], [ 0, %57 ]" [Group_5/sample.c:1865]   --->   Operation 2759 'phi' 'k_3_7' <Predicate = true> <Delay = 0.00>
ST_347 : Operation 2760 [1/1] (1.21ns)   --->   "%exitcond_3_7 = icmp eq i5 %k_3_7, -16" [Group_5/sample.c:1865]   --->   Operation 2760 'icmp' 'exitcond_3_7' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_347 : Operation 2761 [1/1] (0.00ns)   --->   "%empty_109 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 2761 'speclooptripcount' 'empty_109' <Predicate = true> <Delay = 0.00>
ST_347 : Operation 2762 [1/1] (1.54ns)   --->   "%k_2_3_7 = add i5 %k_3_7, 1" [Group_5/sample.c:1865]   --->   Operation 2762 'add' 'k_2_3_7' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_347 : Operation 2763 [1/1] (0.00ns)   --->   "br i1 %exitcond_3_7, label %59, label %60" [Group_5/sample.c:1865]   --->   Operation 2763 'br' <Predicate = true> <Delay = 0.00>
ST_347 : Operation 2764 [1/1] (0.00ns)   --->   "%tmp_366 = trunc i5 %k_3_7 to i4" [Group_5/sample.c:1865]   --->   Operation 2764 'trunc' 'tmp_366' <Predicate = (!exitcond_3_7)> <Delay = 0.00>
ST_347 : Operation 2765 [1/1] (0.00ns)   --->   "%tmp_367 = trunc i5 %k_3_7 to i3" [Group_5/sample.c:1865]   --->   Operation 2765 'trunc' 'tmp_367' <Predicate = (!exitcond_3_7)> <Delay = 0.00>
ST_347 : Operation 2766 [1/1] (0.79ns)   --->   "%sum5_3_7 = xor i5 %k_3_7, -16" [Group_5/sample.c:1865]   --->   Operation 2766 'xor' 'sum5_3_7' <Predicate = (!exitcond_3_7)> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_347 : Operation 2767 [1/1] (0.00ns)   --->   "%tmp_368 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %sum5_3_7, i32 3, i32 4)" [Group_5/sample.c:1865]   --->   Operation 2767 'partselect' 'tmp_368' <Predicate = (!exitcond_3_7)> <Delay = 0.00>
ST_347 : Operation 2768 [1/1] (0.00ns)   --->   "%newIndex = sext i2 %tmp_368 to i3" [Group_5/sample.c:1865]   --->   Operation 2768 'sext' 'newIndex' <Predicate = (!exitcond_3_7)> <Delay = 0.00>
ST_347 : Operation 2769 [1/1] (0.00ns)   --->   "%newIndex_cast = zext i3 %newIndex to i64" [Group_5/sample.c:1865]   --->   Operation 2769 'zext' 'newIndex_cast' <Predicate = (!exitcond_3_7)> <Delay = 0.00>
ST_347 : Operation 2770 [1/1] (0.00ns)   --->   "%A_addr_31 = getelementptr [2 x float]* %A, i64 0, i64 %newIndex_cast" [Group_5/sample.c:1865]   --->   Operation 2770 'getelementptr' 'A_addr_31' <Predicate = (!exitcond_3_7)> <Delay = 0.00>
ST_347 : Operation 2771 [2/2] (1.75ns)   --->   "%A_load_31 = load float* %A_addr_31, align 4" [Group_5/sample.c:1865]   --->   Operation 2771 'load' 'A_load_31' <Predicate = (!exitcond_3_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_347 : Operation 2772 [1/1] (0.00ns)   --->   "%A1_addr_31 = getelementptr [2 x float]* %A1, i64 0, i64 %newIndex_cast" [Group_5/sample.c:1865]   --->   Operation 2772 'getelementptr' 'A1_addr_31' <Predicate = (!exitcond_3_7)> <Delay = 0.00>
ST_347 : Operation 2773 [2/2] (1.75ns)   --->   "%A1_load_31 = load float* %A1_addr_31, align 4" [Group_5/sample.c:1865]   --->   Operation 2773 'load' 'A1_load_31' <Predicate = (!exitcond_3_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_347 : Operation 2774 [1/1] (0.00ns)   --->   "%A2_addr_31 = getelementptr [2 x float]* %A2, i64 0, i64 %newIndex_cast" [Group_5/sample.c:1865]   --->   Operation 2774 'getelementptr' 'A2_addr_31' <Predicate = (!exitcond_3_7)> <Delay = 0.00>
ST_347 : Operation 2775 [2/2] (1.75ns)   --->   "%A2_load_31 = load float* %A2_addr_31, align 4" [Group_5/sample.c:1865]   --->   Operation 2775 'load' 'A2_load_31' <Predicate = (!exitcond_3_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_347 : Operation 2776 [1/1] (0.00ns)   --->   "%A3_addr_31 = getelementptr [2 x float]* %A3, i64 0, i64 %newIndex_cast" [Group_5/sample.c:1865]   --->   Operation 2776 'getelementptr' 'A3_addr_31' <Predicate = (!exitcond_3_7)> <Delay = 0.00>
ST_347 : Operation 2777 [2/2] (1.75ns)   --->   "%A3_load_31 = load float* %A3_addr_31, align 4" [Group_5/sample.c:1865]   --->   Operation 2777 'load' 'A3_load_31' <Predicate = (!exitcond_3_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_347 : Operation 2778 [1/1] (0.00ns)   --->   "%A4_addr_31 = getelementptr [2 x float]* %A4, i64 0, i64 %newIndex_cast" [Group_5/sample.c:1865]   --->   Operation 2778 'getelementptr' 'A4_addr_31' <Predicate = (!exitcond_3_7)> <Delay = 0.00>
ST_347 : Operation 2779 [2/2] (1.75ns)   --->   "%A4_load_31 = load float* %A4_addr_31, align 4" [Group_5/sample.c:1865]   --->   Operation 2779 'load' 'A4_load_31' <Predicate = (!exitcond_3_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_347 : Operation 2780 [1/1] (0.00ns)   --->   "%A5_addr_31 = getelementptr [2 x float]* %A5, i64 0, i64 %newIndex_cast" [Group_5/sample.c:1865]   --->   Operation 2780 'getelementptr' 'A5_addr_31' <Predicate = (!exitcond_3_7)> <Delay = 0.00>
ST_347 : Operation 2781 [2/2] (1.75ns)   --->   "%A5_load_31 = load float* %A5_addr_31, align 4" [Group_5/sample.c:1865]   --->   Operation 2781 'load' 'A5_load_31' <Predicate = (!exitcond_3_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_347 : Operation 2782 [1/1] (0.00ns)   --->   "%A6_addr_31 = getelementptr [2 x float]* %A6, i64 0, i64 %newIndex_cast" [Group_5/sample.c:1865]   --->   Operation 2782 'getelementptr' 'A6_addr_31' <Predicate = (!exitcond_3_7)> <Delay = 0.00>
ST_347 : Operation 2783 [2/2] (1.75ns)   --->   "%A6_load_31 = load float* %A6_addr_31, align 4" [Group_5/sample.c:1865]   --->   Operation 2783 'load' 'A6_load_31' <Predicate = (!exitcond_3_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_347 : Operation 2784 [1/1] (0.00ns)   --->   "%A7_addr_31 = getelementptr [2 x float]* %A7, i64 0, i64 %newIndex_cast" [Group_5/sample.c:1865]   --->   Operation 2784 'getelementptr' 'A7_addr_31' <Predicate = (!exitcond_3_7)> <Delay = 0.00>
ST_347 : Operation 2785 [2/2] (1.75ns)   --->   "%A7_load_31 = load float* %A7_addr_31, align 4" [Group_5/sample.c:1865]   --->   Operation 2785 'load' 'A7_load_31' <Predicate = (!exitcond_3_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_347 : Operation 2786 [1/1] (1.49ns)   --->   "%sum8_3_7 = add i4 %j_14_3_6, %tmp_366" [Group_5/sample.c:1860]   --->   Operation 2786 'add' 'sum8_3_7' <Predicate = (!exitcond_3_7)> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_347 : Operation 2787 [1/1] (1.34ns)   --->   "%arrayNo_trunc15 = add i3 -1, %tmp_367" [Group_5/sample.c:1865]   --->   Operation 2787 'add' 'arrayNo_trunc15' <Predicate = (!exitcond_3_7)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_347 : Operation 2788 [1/1] (0.00ns)   --->   "%tmp_369 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %sum8_3_7, i32 3)" [Group_5/sample.c:1860]   --->   Operation 2788 'bitselect' 'tmp_369' <Predicate = (!exitcond_3_7)> <Delay = 0.00>
ST_347 : Operation 2789 [1/1] (0.00ns)   --->   "%tmp_185 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %arrayNo_trunc15, i1 %tmp_369)" [Group_5/sample.c:1865]   --->   Operation 2789 'bitconcatenate' 'tmp_185' <Predicate = (!exitcond_3_7)> <Delay = 0.00>
ST_347 : Operation 2790 [1/1] (1.21ns)   --->   "%tmp_i19 = icmp eq i4 %tmp_185, 0" [Group_5/sample.c:1865]   --->   Operation 2790 'icmp' 'tmp_i19' <Predicate = (!exitcond_3_7)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_347 : Operation 2791 [1/1] (0.00ns) (grouped into LUT with out node tmp_617_i19)   --->   "%tmp_i19_110 = select i1 %tmp_i19, float 0x3F93ED63C0000000, float 0x3FE29BDA40000000" [Group_5/sample.c:1865]   --->   Operation 2791 'select' 'tmp_i19_110' <Predicate = (!exitcond_3_7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_347 : Operation 2792 [1/1] (1.21ns)   --->   "%tmp_614_i19 = icmp eq i4 %tmp_185, 1" [Group_5/sample.c:1865]   --->   Operation 2792 'icmp' 'tmp_614_i19' <Predicate = (!exitcond_3_7)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_347 : Operation 2793 [1/1] (1.21ns)   --->   "%tmp_616_i19 = icmp eq i4 %tmp_185, 2" [Group_5/sample.c:1865]   --->   Operation 2793 'icmp' 'tmp_616_i19' <Predicate = (!exitcond_3_7)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_347 : Operation 2794 [1/1] (0.00ns) (grouped into LUT with out node tmp_617_i19)   --->   "%tmp_615_i19 = select i1 %tmp_616_i19, float 0x3FE2372C60000000, float 0x3FE09868E0000000" [Group_5/sample.c:1865]   --->   Operation 2794 'select' 'tmp_615_i19' <Predicate = (!exitcond_3_7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_347 : Operation 2795 [1/1] (0.00ns) (grouped into LUT with out node tmp_617_i19)   --->   "%tmp_270 = or i1 %tmp_616_i19, %tmp_614_i19" [Group_5/sample.c:1865]   --->   Operation 2795 'or' 'tmp_270' <Predicate = (!exitcond_3_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_347 : Operation 2796 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_617_i19 = select i1 %tmp_270, float %tmp_615_i19, float %tmp_i19_110" [Group_5/sample.c:1865]   --->   Operation 2796 'select' 'tmp_617_i19' <Predicate = (!exitcond_3_7)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_347 : Operation 2797 [1/1] (1.21ns)   --->   "%tmp_618_i19 = icmp eq i4 %tmp_185, 3" [Group_5/sample.c:1865]   --->   Operation 2797 'icmp' 'tmp_618_i19' <Predicate = (!exitcond_3_7)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_347 : Operation 2798 [1/1] (1.21ns)   --->   "%tmp_620_i19 = icmp eq i4 %tmp_185, 4" [Group_5/sample.c:1865]   --->   Operation 2798 'icmp' 'tmp_620_i19' <Predicate = (!exitcond_3_7)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_347 : Operation 2799 [1/1] (0.00ns) (grouped into LUT with out node tmp_621_i19)   --->   "%tmp_619_i19 = select i1 %tmp_620_i19, float 0x3FE06178C0000000, float 0x3FB370E260000000" [Group_5/sample.c:1865]   --->   Operation 2799 'select' 'tmp_619_i19' <Predicate = (!exitcond_3_7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_347 : Operation 2800 [1/1] (0.00ns) (grouped into LUT with out node tmp_621_i19)   --->   "%tmp_272 = or i1 %tmp_620_i19, %tmp_618_i19" [Group_5/sample.c:1865]   --->   Operation 2800 'or' 'tmp_272' <Predicate = (!exitcond_3_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_347 : Operation 2801 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_621_i19 = select i1 %tmp_272, float %tmp_619_i19, float %tmp_617_i19" [Group_5/sample.c:1865]   --->   Operation 2801 'select' 'tmp_621_i19' <Predicate = (!exitcond_3_7)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_347 : Operation 2802 [1/1] (1.21ns)   --->   "%tmp_622_i19 = icmp eq i4 %tmp_185, 5" [Group_5/sample.c:1865]   --->   Operation 2802 'icmp' 'tmp_622_i19' <Predicate = (!exitcond_3_7)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_347 : Operation 2803 [1/1] (1.21ns)   --->   "%tmp_624_i19 = icmp eq i4 %tmp_185, 6" [Group_5/sample.c:1865]   --->   Operation 2803 'icmp' 'tmp_624_i19' <Predicate = (!exitcond_3_7)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_347 : Operation 2804 [1/1] (1.21ns)   --->   "%tmp_626_i19 = icmp eq i4 %tmp_185, 7" [Group_5/sample.c:1865]   --->   Operation 2804 'icmp' 'tmp_626_i19' <Predicate = (!exitcond_3_7)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_347 : Operation 2805 [1/1] (1.21ns)   --->   "%tmp_628_i19 = icmp eq i4 %tmp_185, -8" [Group_5/sample.c:1865]   --->   Operation 2805 'icmp' 'tmp_628_i19' <Predicate = (!exitcond_3_7)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 348 <SV = 27> <Delay = 4.00>
ST_348 : Operation 2806 [1/1] (0.00ns)   --->   "%arrayNo = zext i3 %tmp_367 to i64" [Group_5/sample.c:1865]   --->   Operation 2806 'zext' 'arrayNo' <Predicate = (!exitcond_3_7)> <Delay = 0.00>
ST_348 : Operation 2807 [1/2] (1.75ns)   --->   "%A_load_31 = load float* %A_addr_31, align 4" [Group_5/sample.c:1865]   --->   Operation 2807 'load' 'A_load_31' <Predicate = (!exitcond_3_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_348 : Operation 2808 [1/2] (1.75ns)   --->   "%A1_load_31 = load float* %A1_addr_31, align 4" [Group_5/sample.c:1865]   --->   Operation 2808 'load' 'A1_load_31' <Predicate = (!exitcond_3_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_348 : Operation 2809 [1/2] (1.75ns)   --->   "%A2_load_31 = load float* %A2_addr_31, align 4" [Group_5/sample.c:1865]   --->   Operation 2809 'load' 'A2_load_31' <Predicate = (!exitcond_3_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_348 : Operation 2810 [1/2] (1.75ns)   --->   "%A3_load_31 = load float* %A3_addr_31, align 4" [Group_5/sample.c:1865]   --->   Operation 2810 'load' 'A3_load_31' <Predicate = (!exitcond_3_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_348 : Operation 2811 [1/2] (1.75ns)   --->   "%A4_load_31 = load float* %A4_addr_31, align 4" [Group_5/sample.c:1865]   --->   Operation 2811 'load' 'A4_load_31' <Predicate = (!exitcond_3_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_348 : Operation 2812 [1/2] (1.75ns)   --->   "%A5_load_31 = load float* %A5_addr_31, align 4" [Group_5/sample.c:1865]   --->   Operation 2812 'load' 'A5_load_31' <Predicate = (!exitcond_3_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_348 : Operation 2813 [1/2] (1.75ns)   --->   "%A6_load_31 = load float* %A6_addr_31, align 4" [Group_5/sample.c:1865]   --->   Operation 2813 'load' 'A6_load_31' <Predicate = (!exitcond_3_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_348 : Operation 2814 [1/2] (1.75ns)   --->   "%A7_load_31 = load float* %A7_addr_31, align 4" [Group_5/sample.c:1865]   --->   Operation 2814 'load' 'A7_load_31' <Predicate = (!exitcond_3_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_348 : Operation 2815 [1/1] (1.83ns)   --->   "%tmp_269 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_31, float %A1_load_31, float %A2_load_31, float %A3_load_31, float %A4_load_31, float %A5_load_31, float %A6_load_31, float %A7_load_31, i64 %arrayNo)" [Group_5/sample.c:1865]   --->   Operation 2815 'mux' 'tmp_269' <Predicate = (!exitcond_3_7)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_348 : Operation 2816 [1/1] (0.00ns) (grouped into LUT with out node tmp_625_i19)   --->   "%tmp_623_i19 = select i1 %tmp_624_i19, float 0xBFD3EDED60000000, float 0xBFE455C440000000" [Group_5/sample.c:1865]   --->   Operation 2816 'select' 'tmp_623_i19' <Predicate = (!exitcond_3_7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_348 : Operation 2817 [1/1] (0.00ns) (grouped into LUT with out node tmp_625_i19)   --->   "%tmp_273 = or i1 %tmp_624_i19, %tmp_622_i19" [Group_5/sample.c:1865]   --->   Operation 2817 'or' 'tmp_273' <Predicate = (!exitcond_3_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_348 : Operation 2818 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_625_i19 = select i1 %tmp_273, float %tmp_623_i19, float %tmp_621_i19" [Group_5/sample.c:1865]   --->   Operation 2818 'select' 'tmp_625_i19' <Predicate = (!exitcond_3_7)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_348 : Operation 2819 [1/1] (0.00ns) (grouped into LUT with out node tmp_629_i19)   --->   "%tmp_627_i19 = select i1 %tmp_628_i19, float 0xBFD2F8EFE0000000, float 0x3FCDFB8E80000000" [Group_5/sample.c:1865]   --->   Operation 2819 'select' 'tmp_627_i19' <Predicate = (!exitcond_3_7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_348 : Operation 2820 [1/1] (0.00ns) (grouped into LUT with out node tmp_629_i19)   --->   "%tmp_274 = or i1 %tmp_628_i19, %tmp_626_i19" [Group_5/sample.c:1865]   --->   Operation 2820 'or' 'tmp_274' <Predicate = (!exitcond_3_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_348 : Operation 2821 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_629_i19 = select i1 %tmp_274, float %tmp_627_i19, float %tmp_625_i19" [Group_5/sample.c:1865]   --->   Operation 2821 'select' 'tmp_629_i19' <Predicate = (!exitcond_3_7)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_348 : Operation 2822 [1/1] (1.21ns)   --->   "%tmp_630_i19 = icmp eq i4 %tmp_185, -7" [Group_5/sample.c:1865]   --->   Operation 2822 'icmp' 'tmp_630_i19' <Predicate = (!exitcond_3_7)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_348 : Operation 2823 [1/1] (1.21ns)   --->   "%tmp_632_i19 = icmp eq i4 %tmp_185, -6" [Group_5/sample.c:1865]   --->   Operation 2823 'icmp' 'tmp_632_i19' <Predicate = (!exitcond_3_7)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_348 : Operation 2824 [1/1] (0.00ns) (grouped into LUT with out node tmp_633_i19)   --->   "%tmp_631_i19 = select i1 %tmp_632_i19, float 0x3FD20F95C0000000, float 0xBFDD914080000000" [Group_5/sample.c:1865]   --->   Operation 2824 'select' 'tmp_631_i19' <Predicate = (!exitcond_3_7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_348 : Operation 2825 [1/1] (0.00ns) (grouped into LUT with out node tmp_633_i19)   --->   "%tmp_275 = or i1 %tmp_632_i19, %tmp_630_i19" [Group_5/sample.c:1865]   --->   Operation 2825 'or' 'tmp_275' <Predicate = (!exitcond_3_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_348 : Operation 2826 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_633_i19 = select i1 %tmp_275, float %tmp_631_i19, float %tmp_629_i19" [Group_5/sample.c:1865]   --->   Operation 2826 'select' 'tmp_633_i19' <Predicate = (!exitcond_3_7)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_348 : Operation 2827 [1/1] (1.21ns)   --->   "%tmp_634_i19 = icmp eq i4 %tmp_185, -5" [Group_5/sample.c:1865]   --->   Operation 2827 'icmp' 'tmp_634_i19' <Predicate = (!exitcond_3_7)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_348 : Operation 2828 [1/1] (1.21ns)   --->   "%tmp_636_i19 = icmp eq i4 %tmp_185, -4" [Group_5/sample.c:1865]   --->   Operation 2828 'icmp' 'tmp_636_i19' <Predicate = (!exitcond_3_7)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_348 : Operation 2829 [1/1] (0.00ns) (grouped into LUT with out node tmp_637_i19)   --->   "%tmp_635_i19 = select i1 %tmp_636_i19, float 0x3FA2D46C60000000, float 0x3FC703A460000000" [Group_5/sample.c:1865]   --->   Operation 2829 'select' 'tmp_635_i19' <Predicate = (!exitcond_3_7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_348 : Operation 2830 [1/1] (0.00ns) (grouped into LUT with out node tmp_637_i19)   --->   "%tmp_276 = or i1 %tmp_636_i19, %tmp_634_i19" [Group_5/sample.c:1865]   --->   Operation 2830 'or' 'tmp_276' <Predicate = (!exitcond_3_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_348 : Operation 2831 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_637_i19 = select i1 %tmp_276, float %tmp_635_i19, float %tmp_633_i19" [Group_5/sample.c:1865]   --->   Operation 2831 'select' 'tmp_637_i19' <Predicate = (!exitcond_3_7)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_348 : Operation 2832 [1/1] (1.21ns)   --->   "%tmp_638_i19 = icmp eq i4 %tmp_185, -3" [Group_5/sample.c:1865]   --->   Operation 2832 'icmp' 'tmp_638_i19' <Predicate = (!exitcond_3_7)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_348 : Operation 2833 [1/1] (1.21ns)   --->   "%tmp_640_i19 = icmp eq i4 %tmp_185, -2" [Group_5/sample.c:1865]   --->   Operation 2833 'icmp' 'tmp_640_i19' <Predicate = (!exitcond_3_7)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_348 : Operation 2834 [1/1] (0.00ns) (grouped into LUT with out node merge_i19)   --->   "%tmp_639_i19 = select i1 %tmp_640_i19, float 0xBFAD0FAD80000000, float 0x3FDC5862A0000000" [Group_5/sample.c:1865]   --->   Operation 2834 'select' 'tmp_639_i19' <Predicate = (!exitcond_3_7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_348 : Operation 2835 [1/1] (0.00ns) (grouped into LUT with out node merge_i19)   --->   "%tmp_277 = or i1 %tmp_640_i19, %tmp_638_i19" [Group_5/sample.c:1865]   --->   Operation 2835 'or' 'tmp_277' <Predicate = (!exitcond_3_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_348 : Operation 2836 [1/1] (0.80ns) (out node of the LUT)   --->   "%merge_i19 = select i1 %tmp_277, float %tmp_639_i19, float %tmp_637_i19" [Group_5/sample.c:1865]   --->   Operation 2836 'select' 'merge_i19' <Predicate = (!exitcond_3_7)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 349 <SV = 28> <Delay = 3.65>
ST_349 : Operation 2837 [5/5] (3.65ns)   --->   "%tmp_36_3_7 = fmul float %tmp_269, %merge_i19" [Group_5/sample.c:1869]   --->   Operation 2837 'fmul' 'tmp_36_3_7' <Predicate = (!exitcond_3_7)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 350 <SV = 29> <Delay = 3.65>
ST_350 : Operation 2838 [4/5] (3.65ns)   --->   "%tmp_36_3_7 = fmul float %tmp_269, %merge_i19" [Group_5/sample.c:1869]   --->   Operation 2838 'fmul' 'tmp_36_3_7' <Predicate = (!exitcond_3_7)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 351 <SV = 30> <Delay = 3.65>
ST_351 : Operation 2839 [3/5] (3.65ns)   --->   "%tmp_36_3_7 = fmul float %tmp_269, %merge_i19" [Group_5/sample.c:1869]   --->   Operation 2839 'fmul' 'tmp_36_3_7' <Predicate = (!exitcond_3_7)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 352 <SV = 31> <Delay = 3.65>
ST_352 : Operation 2840 [2/5] (3.65ns)   --->   "%tmp_36_3_7 = fmul float %tmp_269, %merge_i19" [Group_5/sample.c:1869]   --->   Operation 2840 'fmul' 'tmp_36_3_7' <Predicate = (!exitcond_3_7)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 353 <SV = 32> <Delay = 3.65>
ST_353 : Operation 2841 [1/5] (3.65ns)   --->   "%tmp_36_3_7 = fmul float %tmp_269, %merge_i19" [Group_5/sample.c:1869]   --->   Operation 2841 'fmul' 'tmp_36_3_7' <Predicate = (!exitcond_3_7)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 354 <SV = 33> <Delay = 3.29>
ST_354 : Operation 2842 [8/8] (3.29ns)   --->   "%sum_1_3_7 = fadd float %sum1_3_7, %tmp_36_3_7" [Group_5/sample.c:1869]   --->   Operation 2842 'fadd' 'sum_1_3_7' <Predicate = (!exitcond_3_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 355 <SV = 34> <Delay = 3.29>
ST_355 : Operation 2843 [7/8] (3.29ns)   --->   "%sum_1_3_7 = fadd float %sum1_3_7, %tmp_36_3_7" [Group_5/sample.c:1869]   --->   Operation 2843 'fadd' 'sum_1_3_7' <Predicate = (!exitcond_3_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 356 <SV = 35> <Delay = 3.29>
ST_356 : Operation 2844 [6/8] (3.29ns)   --->   "%sum_1_3_7 = fadd float %sum1_3_7, %tmp_36_3_7" [Group_5/sample.c:1869]   --->   Operation 2844 'fadd' 'sum_1_3_7' <Predicate = (!exitcond_3_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 357 <SV = 36> <Delay = 3.29>
ST_357 : Operation 2845 [5/8] (3.29ns)   --->   "%sum_1_3_7 = fadd float %sum1_3_7, %tmp_36_3_7" [Group_5/sample.c:1869]   --->   Operation 2845 'fadd' 'sum_1_3_7' <Predicate = (!exitcond_3_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 358 <SV = 37> <Delay = 3.29>
ST_358 : Operation 2846 [4/8] (3.29ns)   --->   "%sum_1_3_7 = fadd float %sum1_3_7, %tmp_36_3_7" [Group_5/sample.c:1869]   --->   Operation 2846 'fadd' 'sum_1_3_7' <Predicate = (!exitcond_3_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 359 <SV = 38> <Delay = 3.29>
ST_359 : Operation 2847 [3/8] (3.29ns)   --->   "%sum_1_3_7 = fadd float %sum1_3_7, %tmp_36_3_7" [Group_5/sample.c:1869]   --->   Operation 2847 'fadd' 'sum_1_3_7' <Predicate = (!exitcond_3_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 360 <SV = 39> <Delay = 3.29>
ST_360 : Operation 2848 [2/8] (3.29ns)   --->   "%sum_1_3_7 = fadd float %sum1_3_7, %tmp_36_3_7" [Group_5/sample.c:1869]   --->   Operation 2848 'fadd' 'sum_1_3_7' <Predicate = (!exitcond_3_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 361 <SV = 40> <Delay = 3.29>
ST_361 : Operation 2849 [1/1] (0.00ns)   --->   "%tmp_181 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 2849 'specregionbegin' 'tmp_181' <Predicate = (!exitcond_3_7)> <Delay = 0.00>
ST_361 : Operation 2850 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 2850 'specpipeline' <Predicate = (!exitcond_3_7)> <Delay = 0.00>
ST_361 : Operation 2851 [1/8] (3.29ns)   --->   "%sum_1_3_7 = fadd float %sum1_3_7, %tmp_36_3_7" [Group_5/sample.c:1869]   --->   Operation 2851 'fadd' 'sum_1_3_7' <Predicate = (!exitcond_3_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_361 : Operation 2852 [1/1] (0.00ns)   --->   "%empty_111 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_181)" [Group_5/sample.c:1870]   --->   Operation 2852 'specregionend' 'empty_111' <Predicate = (!exitcond_3_7)> <Delay = 0.00>
ST_361 : Operation 2853 [1/1] (0.00ns)   --->   "br label %.preheader" [Group_5/sample.c:1865]   --->   Operation 2853 'br' <Predicate = (!exitcond_3_7)> <Delay = 0.00>

State 362 <SV = 27> <Delay = 2.99>
ST_362 : Operation 2854 [1/1] (1.75ns)   --->   "store float %sum1_3_7, float* %C_addr_2, align 4" [Group_5/sample.c:1871]   --->   Operation 2854 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_362 : Operation 2855 [1/1] (2.99ns)   --->   "%j_14_3_7 = add i64 %j_3, 8" [Group_5/sample.c:1860]   --->   Operation 2855 'add' 'j_14_3_7' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_362 : Operation 2856 [1/1] (0.00ns)   --->   "br label %.preheader32" [Group_5/sample.c:1860]   --->   Operation 2856 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', Group_5/sample.c:1855) with incoming values : ('i_33_3', Group_5/sample.c:1855) [19]  (1.35 ns)

 <State 2>: 2.34ns
The critical path consists of the following:
	'phi' operation ('i', Group_5/sample.c:1855) with incoming values : ('i_33_3', Group_5/sample.c:1855) [19]  (0 ns)
	'icmp' operation ('exitcond2', Group_5/sample.c:1855) [20]  (2.34 ns)

 <State 3>: 2.34ns
The critical path consists of the following:
	'phi' operation ('j', Group_5/sample.c:1860) with incoming values : ('j_14_0_7', Group_5/sample.c:1860) [25]  (0 ns)
	'icmp' operation ('exitcond1', Group_5/sample.c:1860) [26]  (2.34 ns)

 <State 4>: 4.3ns
The critical path consists of the following:
	'phi' operation ('k', Group_5/sample.c:1865) with incoming values : ('k_2', Group_5/sample.c:1865) [33]  (0 ns)
	'add' operation ('sum8', Group_5/sample.c:1860) [63]  (1.49 ns)
	'icmp' operation ('tmp_616_i', Group_5/sample.c:1865) [69]  (1.21 ns)
	'select' operation ('tmp_615_i', Group_5/sample.c:1865) [70]  (0 ns)
	'select' operation ('tmp_617_i', Group_5/sample.c:1865) [72]  (0.8 ns)
	'select' operation ('tmp_621_i', Group_5/sample.c:1865) [77]  (0.8 ns)

 <State 5>: 4ns
The critical path consists of the following:
	'select' operation ('tmp_623_i', Group_5/sample.c:1865) [80]  (0 ns)
	'select' operation ('tmp_625_i', Group_5/sample.c:1865) [82]  (0.8 ns)
	'select' operation ('tmp_629_i', Group_5/sample.c:1865) [87]  (0.8 ns)
	'select' operation ('tmp_633_i', Group_5/sample.c:1865) [92]  (0.8 ns)
	'select' operation ('tmp_637_i', Group_5/sample.c:1865) [97]  (0.8 ns)
	'select' operation ('merge_i', Group_5/sample.c:1865) [102]  (0.8 ns)

 <State 6>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_33', Group_5/sample.c:1869) [103]  (3.66 ns)

 <State 7>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_33', Group_5/sample.c:1869) [103]  (3.66 ns)

 <State 8>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_33', Group_5/sample.c:1869) [103]  (3.66 ns)

 <State 9>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_33', Group_5/sample.c:1869) [103]  (3.66 ns)

 <State 10>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_33', Group_5/sample.c:1869) [103]  (3.66 ns)

 <State 11>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1', Group_5/sample.c:1869) [104]  (3.29 ns)

 <State 12>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1', Group_5/sample.c:1869) [104]  (3.29 ns)

 <State 13>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1', Group_5/sample.c:1869) [104]  (3.29 ns)

 <State 14>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1', Group_5/sample.c:1869) [104]  (3.29 ns)

 <State 15>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1', Group_5/sample.c:1869) [104]  (3.29 ns)

 <State 16>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1', Group_5/sample.c:1869) [104]  (3.29 ns)

 <State 17>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1', Group_5/sample.c:1869) [104]  (3.29 ns)

 <State 18>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1', Group_5/sample.c:1869) [104]  (3.29 ns)

 <State 19>: 2.34ns
The critical path consists of the following:
	'or' operation ('j_14_0_s', Group_5/sample.c:1860) [109]  (0 ns)
	'icmp' operation ('exitcond1_0_1', Group_5/sample.c:1860) [110]  (2.34 ns)

 <State 20>: 1.75ns
The critical path consists of the following:
	'phi' operation ('k_0_1', Group_5/sample.c:1865) with incoming values : ('k_2_0_1', Group_5/sample.c:1865) [115]  (0 ns)
	'getelementptr' operation ('A1_addr_1', Group_5/sample.c:1865) [129]  (0 ns)
	'load' operation ('A1_load_1', Group_5/sample.c:1865) on array 'A1' [130]  (1.75 ns)

 <State 21>: 3.59ns
The critical path consists of the following:
	'load' operation ('A_load_1', Group_5/sample.c:1865) on array 'A' [128]  (1.75 ns)
	'mux' operation ('tmp_84', Group_5/sample.c:1865) [143]  (1.83 ns)

 <State 22>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('k_0_2', Group_5/sample.c:1865) with incoming values : ('k_2_0_2', Group_5/sample.c:1865) [149]  (1.35 ns)

 <State 23>: 1.75ns
The critical path consists of the following:
	'phi' operation ('k_0_2', Group_5/sample.c:1865) with incoming values : ('k_2_0_2', Group_5/sample.c:1865) [149]  (0 ns)
	'getelementptr' operation ('A7_addr_2', Group_5/sample.c:1865) [175]  (0 ns)
	'load' operation ('A7_load_2', Group_5/sample.c:1865) on array 'A7' [176]  (1.75 ns)

 <State 24>: 3.59ns
The critical path consists of the following:
	'load' operation ('A_load_2', Group_5/sample.c:1865) on array 'A' [162]  (1.75 ns)
	'mux' operation ('tmp_99', Group_5/sample.c:1865) [177]  (1.83 ns)

 <State 25>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('k_0_3', Group_5/sample.c:1865) with incoming values : ('k_2_0_3', Group_5/sample.c:1865) [183]  (1.35 ns)

 <State 26>: 1.75ns
The critical path consists of the following:
	'phi' operation ('k_0_3', Group_5/sample.c:1865) with incoming values : ('k_2_0_3', Group_5/sample.c:1865) [183]  (0 ns)
	'getelementptr' operation ('A6_addr_4', Group_5/sample.c:1865) [207]  (0 ns)
	'load' operation ('A6_load_4', Group_5/sample.c:1865) on array 'A6' [208]  (1.75 ns)

 <State 27>: 3.59ns
The critical path consists of the following:
	'load' operation ('A_load_4', Group_5/sample.c:1865) on array 'A' [196]  (1.75 ns)
	'mux' operation ('tmp_134', Group_5/sample.c:1865) [211]  (1.83 ns)

 <State 28>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('sum1_0_4', Group_5/sample.c:1869) with incoming values : ('sum_1_0_4', Group_5/sample.c:1869) [218]  (1.35 ns)

 <State 29>: 4.3ns
The critical path consists of the following:
	'phi' operation ('k_0_4', Group_5/sample.c:1865) with incoming values : ('k_2_0_4', Group_5/sample.c:1865) [219]  (0 ns)
	'add' operation ('sum8_0_4', Group_5/sample.c:1860) [249]  (1.49 ns)
	'icmp' operation ('tmp_614_i6', Group_5/sample.c:1865) [255]  (1.21 ns)
	'or' operation ('tmp_82', Group_5/sample.c:1865) [258]  (0 ns)
	'select' operation ('tmp_617_i5', Group_5/sample.c:1865) [259]  (0.8 ns)
	'select' operation ('tmp_621_i6', Group_5/sample.c:1865) [264]  (0.8 ns)

 <State 30>: 4ns
The critical path consists of the following:
	'select' operation ('tmp_623_i6', Group_5/sample.c:1865) [267]  (0 ns)
	'select' operation ('tmp_625_i6', Group_5/sample.c:1865) [269]  (0.8 ns)
	'select' operation ('tmp_629_i6', Group_5/sample.c:1865) [274]  (0.8 ns)
	'select' operation ('tmp_633_i6', Group_5/sample.c:1865) [279]  (0.8 ns)
	'select' operation ('tmp_637_i6', Group_5/sample.c:1865) [284]  (0.8 ns)
	'select' operation ('merge_i6', Group_5/sample.c:1865) [289]  (0.8 ns)

 <State 31>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_4', Group_5/sample.c:1869) [290]  (3.66 ns)

 <State 32>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_4', Group_5/sample.c:1869) [290]  (3.66 ns)

 <State 33>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_4', Group_5/sample.c:1869) [290]  (3.66 ns)

 <State 34>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_4', Group_5/sample.c:1869) [290]  (3.66 ns)

 <State 35>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_4', Group_5/sample.c:1869) [290]  (3.66 ns)

 <State 36>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_4', Group_5/sample.c:1869) [291]  (3.29 ns)

 <State 37>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_4', Group_5/sample.c:1869) [291]  (3.29 ns)

 <State 38>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_4', Group_5/sample.c:1869) [291]  (3.29 ns)

 <State 39>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_4', Group_5/sample.c:1869) [291]  (3.29 ns)

 <State 40>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_4', Group_5/sample.c:1869) [291]  (3.29 ns)

 <State 41>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_4', Group_5/sample.c:1869) [291]  (3.29 ns)

 <State 42>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_4', Group_5/sample.c:1869) [291]  (3.29 ns)

 <State 43>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_4', Group_5/sample.c:1869) [291]  (3.29 ns)

 <State 44>: 1.75ns
The critical path consists of the following:
	'store' operation (Group_5/sample.c:1871) of variable 'sum1_0_4', Group_5/sample.c:1869 on array 'C' [295]  (1.75 ns)

 <State 45>: 4.3ns
The critical path consists of the following:
	'phi' operation ('k_0_5', Group_5/sample.c:1865) with incoming values : ('k_2_0_5', Group_5/sample.c:1865) [300]  (0 ns)
	'add' operation ('sum8_0_5', Group_5/sample.c:1860) [330]  (1.49 ns)
	'icmp' operation ('tmp_i8', Group_5/sample.c:1865) [334]  (1.21 ns)
	'select' operation ('tmp_i8_41', Group_5/sample.c:1865) [335]  (0 ns)
	'select' operation ('tmp_617_i8', Group_5/sample.c:1865) [340]  (0.8 ns)
	'select' operation ('tmp_621_i8', Group_5/sample.c:1865) [345]  (0.8 ns)

 <State 46>: 4ns
The critical path consists of the following:
	'select' operation ('tmp_623_i8', Group_5/sample.c:1865) [348]  (0 ns)
	'select' operation ('tmp_625_i8', Group_5/sample.c:1865) [350]  (0.8 ns)
	'select' operation ('tmp_629_i8', Group_5/sample.c:1865) [355]  (0.8 ns)
	'select' operation ('tmp_633_i8', Group_5/sample.c:1865) [360]  (0.8 ns)
	'select' operation ('tmp_637_i8', Group_5/sample.c:1865) [365]  (0.8 ns)
	'select' operation ('merge_i8', Group_5/sample.c:1865) [370]  (0.8 ns)

 <State 47>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_5', Group_5/sample.c:1869) [371]  (3.66 ns)

 <State 48>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_5', Group_5/sample.c:1869) [371]  (3.66 ns)

 <State 49>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_5', Group_5/sample.c:1869) [371]  (3.66 ns)

 <State 50>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_5', Group_5/sample.c:1869) [371]  (3.66 ns)

 <State 51>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_5', Group_5/sample.c:1869) [371]  (3.66 ns)

 <State 52>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_5', Group_5/sample.c:1869) [372]  (3.29 ns)

 <State 53>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_5', Group_5/sample.c:1869) [372]  (3.29 ns)

 <State 54>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_5', Group_5/sample.c:1869) [372]  (3.29 ns)

 <State 55>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_5', Group_5/sample.c:1869) [372]  (3.29 ns)

 <State 56>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_5', Group_5/sample.c:1869) [372]  (3.29 ns)

 <State 57>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_5', Group_5/sample.c:1869) [372]  (3.29 ns)

 <State 58>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_5', Group_5/sample.c:1869) [372]  (3.29 ns)

 <State 59>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_5', Group_5/sample.c:1869) [372]  (3.29 ns)

 <State 60>: 1.75ns
The critical path consists of the following:
	'store' operation (Group_5/sample.c:1871) of variable 'sum1_0_5', Group_5/sample.c:1869 on array 'C' [376]  (1.75 ns)

 <State 61>: 4.3ns
The critical path consists of the following:
	'phi' operation ('k_0_6', Group_5/sample.c:1865) with incoming values : ('k_2_0_6', Group_5/sample.c:1865) [381]  (0 ns)
	'add' operation ('sum8_0_6', Group_5/sample.c:1860) [411]  (1.49 ns)
	'icmp' operation ('tmp_i1', Group_5/sample.c:1865) [415]  (1.21 ns)
	'select' operation ('tmp_i1_44', Group_5/sample.c:1865) [416]  (0 ns)
	'select' operation ('tmp_617_i1', Group_5/sample.c:1865) [421]  (0.8 ns)
	'select' operation ('tmp_621_i1', Group_5/sample.c:1865) [426]  (0.8 ns)

 <State 62>: 4ns
The critical path consists of the following:
	'select' operation ('tmp_623_i1', Group_5/sample.c:1865) [429]  (0 ns)
	'select' operation ('tmp_625_i1', Group_5/sample.c:1865) [431]  (0.8 ns)
	'select' operation ('tmp_629_i1', Group_5/sample.c:1865) [436]  (0.8 ns)
	'select' operation ('tmp_633_i1', Group_5/sample.c:1865) [441]  (0.8 ns)
	'select' operation ('tmp_637_i1', Group_5/sample.c:1865) [446]  (0.8 ns)
	'select' operation ('merge_i1', Group_5/sample.c:1865) [451]  (0.8 ns)

 <State 63>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_6', Group_5/sample.c:1869) [452]  (3.66 ns)

 <State 64>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_6', Group_5/sample.c:1869) [452]  (3.66 ns)

 <State 65>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_6', Group_5/sample.c:1869) [452]  (3.66 ns)

 <State 66>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_6', Group_5/sample.c:1869) [452]  (3.66 ns)

 <State 67>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_6', Group_5/sample.c:1869) [452]  (3.66 ns)

 <State 68>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_6', Group_5/sample.c:1869) [453]  (3.29 ns)

 <State 69>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_6', Group_5/sample.c:1869) [453]  (3.29 ns)

 <State 70>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_6', Group_5/sample.c:1869) [453]  (3.29 ns)

 <State 71>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_6', Group_5/sample.c:1869) [453]  (3.29 ns)

 <State 72>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_6', Group_5/sample.c:1869) [453]  (3.29 ns)

 <State 73>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_6', Group_5/sample.c:1869) [453]  (3.29 ns)

 <State 74>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_6', Group_5/sample.c:1869) [453]  (3.29 ns)

 <State 75>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_6', Group_5/sample.c:1869) [453]  (3.29 ns)

 <State 76>: 1.75ns
The critical path consists of the following:
	'store' operation (Group_5/sample.c:1871) of variable 'sum1_0_6', Group_5/sample.c:1869 on array 'C' [457]  (1.75 ns)

 <State 77>: 4.3ns
The critical path consists of the following:
	'phi' operation ('k_0_7', Group_5/sample.c:1865) with incoming values : ('k_2_0_7', Group_5/sample.c:1865) [462]  (0 ns)
	'add' operation ('sum8_0_7', Group_5/sample.c:1860) [492]  (1.49 ns)
	'icmp' operation ('tmp_i4', Group_5/sample.c:1865) [496]  (1.21 ns)
	'select' operation ('tmp_i4_47', Group_5/sample.c:1865) [497]  (0 ns)
	'select' operation ('tmp_617_i4', Group_5/sample.c:1865) [502]  (0.8 ns)
	'select' operation ('tmp_621_i4', Group_5/sample.c:1865) [507]  (0.8 ns)

 <State 78>: 4ns
The critical path consists of the following:
	'select' operation ('tmp_623_i4', Group_5/sample.c:1865) [510]  (0 ns)
	'select' operation ('tmp_625_i4', Group_5/sample.c:1865) [512]  (0.8 ns)
	'select' operation ('tmp_629_i4', Group_5/sample.c:1865) [517]  (0.8 ns)
	'select' operation ('tmp_633_i4', Group_5/sample.c:1865) [522]  (0.8 ns)
	'select' operation ('tmp_637_i4', Group_5/sample.c:1865) [527]  (0.8 ns)
	'select' operation ('merge_i4', Group_5/sample.c:1865) [532]  (0.8 ns)

 <State 79>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_7', Group_5/sample.c:1869) [533]  (3.66 ns)

 <State 80>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_7', Group_5/sample.c:1869) [533]  (3.66 ns)

 <State 81>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_7', Group_5/sample.c:1869) [533]  (3.66 ns)

 <State 82>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_7', Group_5/sample.c:1869) [533]  (3.66 ns)

 <State 83>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_7', Group_5/sample.c:1869) [533]  (3.66 ns)

 <State 84>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_7', Group_5/sample.c:1869) [534]  (3.29 ns)

 <State 85>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_7', Group_5/sample.c:1869) [534]  (3.29 ns)

 <State 86>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_7', Group_5/sample.c:1869) [534]  (3.29 ns)

 <State 87>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_7', Group_5/sample.c:1869) [534]  (3.29 ns)

 <State 88>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_7', Group_5/sample.c:1869) [534]  (3.29 ns)

 <State 89>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_7', Group_5/sample.c:1869) [534]  (3.29 ns)

 <State 90>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_7', Group_5/sample.c:1869) [534]  (3.29 ns)

 <State 91>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_7', Group_5/sample.c:1869) [534]  (3.29 ns)

 <State 92>: 3ns
The critical path consists of the following:
	'add' operation ('j_14_0_7', Group_5/sample.c:1860) [539]  (3 ns)

 <State 93>: 2.34ns
The critical path consists of the following:
	'phi' operation ('j_1', Group_5/sample.c:1860) with incoming values : ('j_14_1_7', Group_5/sample.c:1860) [548]  (0 ns)
	'icmp' operation ('exitcond1_1', Group_5/sample.c:1860) [549]  (2.34 ns)

 <State 94>: 4.3ns
The critical path consists of the following:
	'phi' operation ('k_1', Group_5/sample.c:1865) with incoming values : ('k_2_1', Group_5/sample.c:1865) [556]  (0 ns)
	'add' operation ('sum8_1', Group_5/sample.c:1865) [587]  (1.49 ns)
	'icmp' operation ('tmp_i3', Group_5/sample.c:1865) [590]  (1.21 ns)
	'select' operation ('tmp_i3_50', Group_5/sample.c:1865) [591]  (0 ns)
	'select' operation ('tmp_617_i2', Group_5/sample.c:1865) [596]  (0.8 ns)
	'select' operation ('tmp_621_i3', Group_5/sample.c:1865) [601]  (0.8 ns)

 <State 95>: 4ns
The critical path consists of the following:
	'select' operation ('tmp_623_i3', Group_5/sample.c:1865) [604]  (0 ns)
	'select' operation ('tmp_625_i3', Group_5/sample.c:1865) [606]  (0.8 ns)
	'select' operation ('tmp_629_i3', Group_5/sample.c:1865) [611]  (0.8 ns)
	'select' operation ('tmp_633_i3', Group_5/sample.c:1865) [616]  (0.8 ns)
	'select' operation ('tmp_637_i3', Group_5/sample.c:1865) [621]  (0.8 ns)
	'select' operation ('merge_i3', Group_5/sample.c:1865) [626]  (0.8 ns)

 <State 96>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1', Group_5/sample.c:1869) [627]  (3.66 ns)

 <State 97>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1', Group_5/sample.c:1869) [627]  (3.66 ns)

 <State 98>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1', Group_5/sample.c:1869) [627]  (3.66 ns)

 <State 99>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1', Group_5/sample.c:1869) [627]  (3.66 ns)

 <State 100>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1', Group_5/sample.c:1869) [627]  (3.66 ns)

 <State 101>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1', Group_5/sample.c:1869) [628]  (3.29 ns)

 <State 102>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1', Group_5/sample.c:1869) [628]  (3.29 ns)

 <State 103>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1', Group_5/sample.c:1869) [628]  (3.29 ns)

 <State 104>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1', Group_5/sample.c:1869) [628]  (3.29 ns)

 <State 105>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1', Group_5/sample.c:1869) [628]  (3.29 ns)

 <State 106>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1', Group_5/sample.c:1869) [628]  (3.29 ns)

 <State 107>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1', Group_5/sample.c:1869) [628]  (3.29 ns)

 <State 108>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1', Group_5/sample.c:1869) [628]  (3.29 ns)

 <State 109>: 2.34ns
The critical path consists of the following:
	'or' operation ('j_14_1_s', Group_5/sample.c:1860) [633]  (0 ns)
	'icmp' operation ('exitcond1_1_1', Group_5/sample.c:1860) [634]  (2.34 ns)

 <State 110>: 2.55ns
The critical path consists of the following:
	'phi' operation ('k_1_1', Group_5/sample.c:1865) with incoming values : ('k_2_1_1', Group_5/sample.c:1865) [639]  (0 ns)
	'xor' operation ('sum5_1_1', Group_5/sample.c:1865) [648]  (0.795 ns)
	'getelementptr' operation ('A3_addr_5', Group_5/sample.c:1865) [658]  (0 ns)
	'load' operation ('A3_load_5', Group_5/sample.c:1865) on array 'A3' [659]  (1.75 ns)

 <State 111>: 3.59ns
The critical path consists of the following:
	'load' operation ('A_load_5', Group_5/sample.c:1865) on array 'A' [653]  (1.75 ns)
	'mux' operation ('tmp_150', Group_5/sample.c:1865) [668]  (1.83 ns)

 <State 112>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('k_1_2', Group_5/sample.c:1865) with incoming values : ('k_2_1_2', Group_5/sample.c:1865) [674]  (1.35 ns)

 <State 113>: 2.55ns
The critical path consists of the following:
	'phi' operation ('k_1_2', Group_5/sample.c:1865) with incoming values : ('k_2_1_2', Group_5/sample.c:1865) [674]  (0 ns)
	'xor' operation ('sum5_1_2', Group_5/sample.c:1865) [683]  (0.795 ns)
	'getelementptr' operation ('A3_addr_7', Group_5/sample.c:1865) [693]  (0 ns)
	'load' operation ('A3_load_7', Group_5/sample.c:1865) on array 'A3' [694]  (1.75 ns)

 <State 114>: 3.59ns
The critical path consists of the following:
	'load' operation ('A_load_7', Group_5/sample.c:1865) on array 'A' [688]  (1.75 ns)
	'mux' operation ('tmp_182', Group_5/sample.c:1865) [703]  (1.83 ns)

 <State 115>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('k_1_3', Group_5/sample.c:1865) with incoming values : ('k_2_1_3', Group_5/sample.c:1865) [709]  (1.35 ns)

 <State 116>: 2.55ns
The critical path consists of the following:
	'phi' operation ('k_1_3', Group_5/sample.c:1865) with incoming values : ('k_2_1_3', Group_5/sample.c:1865) [709]  (0 ns)
	'xor' operation ('sum5_1_3', Group_5/sample.c:1865) [718]  (0.795 ns)
	'getelementptr' operation ('A3_addr_10', Group_5/sample.c:1865) [728]  (0 ns)
	'load' operation ('A3_load_10', Group_5/sample.c:1865) on array 'A3' [729]  (1.75 ns)

 <State 117>: 3.59ns
The critical path consists of the following:
	'load' operation ('A_load_10', Group_5/sample.c:1865) on array 'A' [723]  (1.75 ns)
	'mux' operation ('tmp_231', Group_5/sample.c:1865) [738]  (1.83 ns)

 <State 118>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('sum1_1_4', Group_5/sample.c:1869) with incoming values : ('sum_1_1_4', Group_5/sample.c:1869) [745]  (1.35 ns)

 <State 119>: 4.3ns
The critical path consists of the following:
	'phi' operation ('k_1_4', Group_5/sample.c:1865) with incoming values : ('k_2_1_4', Group_5/sample.c:1865) [746]  (0 ns)
	'add' operation ('sum8_1_4', Group_5/sample.c:1865) [777]  (1.49 ns)
	'icmp' operation ('tmp_i2', Group_5/sample.c:1865) [781]  (1.21 ns)
	'select' operation ('tmp_i2_59', Group_5/sample.c:1865) [782]  (0 ns)
	'select' operation ('tmp_617_i3', Group_5/sample.c:1865) [787]  (0.8 ns)
	'select' operation ('tmp_621_i2', Group_5/sample.c:1865) [792]  (0.8 ns)

 <State 120>: 4ns
The critical path consists of the following:
	'select' operation ('tmp_623_i2', Group_5/sample.c:1865) [795]  (0 ns)
	'select' operation ('tmp_625_i2', Group_5/sample.c:1865) [797]  (0.8 ns)
	'select' operation ('tmp_629_i2', Group_5/sample.c:1865) [802]  (0.8 ns)
	'select' operation ('tmp_633_i2', Group_5/sample.c:1865) [807]  (0.8 ns)
	'select' operation ('tmp_637_i2', Group_5/sample.c:1865) [812]  (0.8 ns)
	'select' operation ('merge_i2', Group_5/sample.c:1865) [817]  (0.8 ns)

 <State 121>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_4', Group_5/sample.c:1869) [818]  (3.66 ns)

 <State 122>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_4', Group_5/sample.c:1869) [818]  (3.66 ns)

 <State 123>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_4', Group_5/sample.c:1869) [818]  (3.66 ns)

 <State 124>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_4', Group_5/sample.c:1869) [818]  (3.66 ns)

 <State 125>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_4', Group_5/sample.c:1869) [818]  (3.66 ns)

 <State 126>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_4', Group_5/sample.c:1869) [819]  (3.29 ns)

 <State 127>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_4', Group_5/sample.c:1869) [819]  (3.29 ns)

 <State 128>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_4', Group_5/sample.c:1869) [819]  (3.29 ns)

 <State 129>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_4', Group_5/sample.c:1869) [819]  (3.29 ns)

 <State 130>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_4', Group_5/sample.c:1869) [819]  (3.29 ns)

 <State 131>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_4', Group_5/sample.c:1869) [819]  (3.29 ns)

 <State 132>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_4', Group_5/sample.c:1869) [819]  (3.29 ns)

 <State 133>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_4', Group_5/sample.c:1869) [819]  (3.29 ns)

 <State 134>: 1.75ns
The critical path consists of the following:
	'store' operation (Group_5/sample.c:1871) of variable 'sum1_1_4', Group_5/sample.c:1869 on array 'C' [823]  (1.75 ns)

 <State 135>: 4.3ns
The critical path consists of the following:
	'phi' operation ('k_1_5', Group_5/sample.c:1865) with incoming values : ('k_2_1_5', Group_5/sample.c:1865) [828]  (0 ns)
	'add' operation ('sum8_1_5', Group_5/sample.c:1865) [859]  (1.49 ns)
	'icmp' operation ('tmp_i5', Group_5/sample.c:1865) [863]  (1.21 ns)
	'select' operation ('tmp_i5_62', Group_5/sample.c:1865) [864]  (0 ns)
	'select' operation ('tmp_617_i6', Group_5/sample.c:1865) [869]  (0.8 ns)
	'select' operation ('tmp_621_i5', Group_5/sample.c:1865) [874]  (0.8 ns)

 <State 136>: 4ns
The critical path consists of the following:
	'select' operation ('tmp_623_i5', Group_5/sample.c:1865) [877]  (0 ns)
	'select' operation ('tmp_625_i5', Group_5/sample.c:1865) [879]  (0.8 ns)
	'select' operation ('tmp_629_i5', Group_5/sample.c:1865) [884]  (0.8 ns)
	'select' operation ('tmp_633_i5', Group_5/sample.c:1865) [889]  (0.8 ns)
	'select' operation ('tmp_637_i5', Group_5/sample.c:1865) [894]  (0.8 ns)
	'select' operation ('merge_i5', Group_5/sample.c:1865) [899]  (0.8 ns)

 <State 137>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_5', Group_5/sample.c:1869) [900]  (3.66 ns)

 <State 138>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_5', Group_5/sample.c:1869) [900]  (3.66 ns)

 <State 139>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_5', Group_5/sample.c:1869) [900]  (3.66 ns)

 <State 140>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_5', Group_5/sample.c:1869) [900]  (3.66 ns)

 <State 141>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_5', Group_5/sample.c:1869) [900]  (3.66 ns)

 <State 142>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_5', Group_5/sample.c:1869) [901]  (3.29 ns)

 <State 143>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_5', Group_5/sample.c:1869) [901]  (3.29 ns)

 <State 144>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_5', Group_5/sample.c:1869) [901]  (3.29 ns)

 <State 145>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_5', Group_5/sample.c:1869) [901]  (3.29 ns)

 <State 146>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_5', Group_5/sample.c:1869) [901]  (3.29 ns)

 <State 147>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_5', Group_5/sample.c:1869) [901]  (3.29 ns)

 <State 148>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_5', Group_5/sample.c:1869) [901]  (3.29 ns)

 <State 149>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_5', Group_5/sample.c:1869) [901]  (3.29 ns)

 <State 150>: 1.75ns
The critical path consists of the following:
	'store' operation (Group_5/sample.c:1871) of variable 'sum1_1_5', Group_5/sample.c:1869 on array 'C' [905]  (1.75 ns)

 <State 151>: 4.3ns
The critical path consists of the following:
	'phi' operation ('k_1_6', Group_5/sample.c:1865) with incoming values : ('k_2_1_6', Group_5/sample.c:1865) [910]  (0 ns)
	'add' operation ('sum8_1_6', Group_5/sample.c:1865) [941]  (1.49 ns)
	'icmp' operation ('tmp_i10', Group_5/sample.c:1865) [945]  (1.21 ns)
	'select' operation ('tmp_i10_65', Group_5/sample.c:1865) [946]  (0 ns)
	'select' operation ('tmp_617_i10', Group_5/sample.c:1865) [951]  (0.8 ns)
	'select' operation ('tmp_621_i10', Group_5/sample.c:1865) [956]  (0.8 ns)

 <State 152>: 4ns
The critical path consists of the following:
	'select' operation ('tmp_623_i10', Group_5/sample.c:1865) [959]  (0 ns)
	'select' operation ('tmp_625_i10', Group_5/sample.c:1865) [961]  (0.8 ns)
	'select' operation ('tmp_629_i10', Group_5/sample.c:1865) [966]  (0.8 ns)
	'select' operation ('tmp_633_i10', Group_5/sample.c:1865) [971]  (0.8 ns)
	'select' operation ('tmp_637_i10', Group_5/sample.c:1865) [976]  (0.8 ns)
	'select' operation ('merge_i10', Group_5/sample.c:1865) [981]  (0.8 ns)

 <State 153>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_6', Group_5/sample.c:1869) [982]  (3.66 ns)

 <State 154>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_6', Group_5/sample.c:1869) [982]  (3.66 ns)

 <State 155>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_6', Group_5/sample.c:1869) [982]  (3.66 ns)

 <State 156>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_6', Group_5/sample.c:1869) [982]  (3.66 ns)

 <State 157>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_6', Group_5/sample.c:1869) [982]  (3.66 ns)

 <State 158>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_6', Group_5/sample.c:1869) [983]  (3.29 ns)

 <State 159>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_6', Group_5/sample.c:1869) [983]  (3.29 ns)

 <State 160>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_6', Group_5/sample.c:1869) [983]  (3.29 ns)

 <State 161>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_6', Group_5/sample.c:1869) [983]  (3.29 ns)

 <State 162>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_6', Group_5/sample.c:1869) [983]  (3.29 ns)

 <State 163>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_6', Group_5/sample.c:1869) [983]  (3.29 ns)

 <State 164>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_6', Group_5/sample.c:1869) [983]  (3.29 ns)

 <State 165>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_6', Group_5/sample.c:1869) [983]  (3.29 ns)

 <State 166>: 1.75ns
The critical path consists of the following:
	'store' operation (Group_5/sample.c:1871) of variable 'sum1_1_6', Group_5/sample.c:1869 on array 'C' [987]  (1.75 ns)

 <State 167>: 4.3ns
The critical path consists of the following:
	'phi' operation ('k_1_7', Group_5/sample.c:1865) with incoming values : ('k_2_1_7', Group_5/sample.c:1865) [992]  (0 ns)
	'add' operation ('sum8_1_7', Group_5/sample.c:1865) [1023]  (1.49 ns)
	'icmp' operation ('tmp_i12', Group_5/sample.c:1865) [1027]  (1.21 ns)
	'select' operation ('tmp_i12_68', Group_5/sample.c:1865) [1028]  (0 ns)
	'select' operation ('tmp_617_i12', Group_5/sample.c:1865) [1033]  (0.8 ns)
	'select' operation ('tmp_621_i12', Group_5/sample.c:1865) [1038]  (0.8 ns)

 <State 168>: 4ns
The critical path consists of the following:
	'select' operation ('tmp_623_i12', Group_5/sample.c:1865) [1041]  (0 ns)
	'select' operation ('tmp_625_i12', Group_5/sample.c:1865) [1043]  (0.8 ns)
	'select' operation ('tmp_629_i12', Group_5/sample.c:1865) [1048]  (0.8 ns)
	'select' operation ('tmp_633_i12', Group_5/sample.c:1865) [1053]  (0.8 ns)
	'select' operation ('tmp_637_i12', Group_5/sample.c:1865) [1058]  (0.8 ns)
	'select' operation ('merge_i12', Group_5/sample.c:1865) [1063]  (0.8 ns)

 <State 169>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_7', Group_5/sample.c:1869) [1064]  (3.66 ns)

 <State 170>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_7', Group_5/sample.c:1869) [1064]  (3.66 ns)

 <State 171>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_7', Group_5/sample.c:1869) [1064]  (3.66 ns)

 <State 172>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_7', Group_5/sample.c:1869) [1064]  (3.66 ns)

 <State 173>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_7', Group_5/sample.c:1869) [1064]  (3.66 ns)

 <State 174>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_7', Group_5/sample.c:1869) [1065]  (3.29 ns)

 <State 175>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_7', Group_5/sample.c:1869) [1065]  (3.29 ns)

 <State 176>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_7', Group_5/sample.c:1869) [1065]  (3.29 ns)

 <State 177>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_7', Group_5/sample.c:1869) [1065]  (3.29 ns)

 <State 178>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_7', Group_5/sample.c:1869) [1065]  (3.29 ns)

 <State 179>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_7', Group_5/sample.c:1869) [1065]  (3.29 ns)

 <State 180>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_7', Group_5/sample.c:1869) [1065]  (3.29 ns)

 <State 181>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_7', Group_5/sample.c:1869) [1065]  (3.29 ns)

 <State 182>: 3ns
The critical path consists of the following:
	'add' operation ('j_14_1_7', Group_5/sample.c:1860) [1070]  (3 ns)

 <State 183>: 2.34ns
The critical path consists of the following:
	'phi' operation ('j_2', Group_5/sample.c:1860) with incoming values : ('j_14_2_7', Group_5/sample.c:1860) [1079]  (0 ns)
	'icmp' operation ('exitcond1_2', Group_5/sample.c:1860) [1080]  (2.34 ns)

 <State 184>: 4.3ns
The critical path consists of the following:
	'phi' operation ('k_s', Group_5/sample.c:1865) with incoming values : ('k_2_2', Group_5/sample.c:1865) [1087]  (0 ns)
	'add' operation ('sum8_2', Group_5/sample.c:1860) [1118]  (1.49 ns)
	'icmp' operation ('tmp_614_i9', Group_5/sample.c:1865) [1123]  (1.21 ns)
	'or' operation ('tmp_110', Group_5/sample.c:1865) [1126]  (0 ns)
	'select' operation ('tmp_617_i9', Group_5/sample.c:1865) [1127]  (0.8 ns)
	'select' operation ('tmp_621_i9', Group_5/sample.c:1865) [1132]  (0.8 ns)

 <State 185>: 4ns
The critical path consists of the following:
	'select' operation ('tmp_623_i9', Group_5/sample.c:1865) [1135]  (0 ns)
	'select' operation ('tmp_625_i9', Group_5/sample.c:1865) [1137]  (0.8 ns)
	'select' operation ('tmp_629_i9', Group_5/sample.c:1865) [1142]  (0.8 ns)
	'select' operation ('tmp_633_i9', Group_5/sample.c:1865) [1147]  (0.8 ns)
	'select' operation ('tmp_637_i9', Group_5/sample.c:1865) [1152]  (0.8 ns)
	'select' operation ('merge_i9', Group_5/sample.c:1865) [1157]  (0.8 ns)

 <State 186>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2', Group_5/sample.c:1869) [1158]  (3.66 ns)

 <State 187>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2', Group_5/sample.c:1869) [1158]  (3.66 ns)

 <State 188>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2', Group_5/sample.c:1869) [1158]  (3.66 ns)

 <State 189>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2', Group_5/sample.c:1869) [1158]  (3.66 ns)

 <State 190>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2', Group_5/sample.c:1869) [1158]  (3.66 ns)

 <State 191>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2', Group_5/sample.c:1869) [1159]  (3.29 ns)

 <State 192>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2', Group_5/sample.c:1869) [1159]  (3.29 ns)

 <State 193>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2', Group_5/sample.c:1869) [1159]  (3.29 ns)

 <State 194>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2', Group_5/sample.c:1869) [1159]  (3.29 ns)

 <State 195>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2', Group_5/sample.c:1869) [1159]  (3.29 ns)

 <State 196>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2', Group_5/sample.c:1869) [1159]  (3.29 ns)

 <State 197>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2', Group_5/sample.c:1869) [1159]  (3.29 ns)

 <State 198>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2', Group_5/sample.c:1869) [1159]  (3.29 ns)

 <State 199>: 2.34ns
The critical path consists of the following:
	'or' operation ('j_14_2_s', Group_5/sample.c:1860) [1164]  (0 ns)
	'icmp' operation ('exitcond1_2_1', Group_5/sample.c:1860) [1165]  (2.34 ns)

 <State 200>: 1.75ns
The critical path consists of the following:
	'phi' operation ('k_214_1', Group_5/sample.c:1865) with incoming values : ('k_2_2_1', Group_5/sample.c:1865) [1170]  (0 ns)
	'getelementptr' operation ('A2_addr_12', Group_5/sample.c:1865) [1187]  (0 ns)
	'load' operation ('A2_load_12', Group_5/sample.c:1865) on array 'A2' [1188]  (1.75 ns)

 <State 201>: 3.59ns
The critical path consists of the following:
	'load' operation ('A_load_12', Group_5/sample.c:1865) on array 'A' [1184]  (1.75 ns)
	'mux' operation ('tmp_247', Group_5/sample.c:1865) [1199]  (1.83 ns)

 <State 202>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('k_214_2', Group_5/sample.c:1865) with incoming values : ('k_2_2_2', Group_5/sample.c:1865) [1205]  (1.35 ns)

 <State 203>: 1.75ns
The critical path consists of the following:
	'phi' operation ('k_214_2', Group_5/sample.c:1865) with incoming values : ('k_2_2_2', Group_5/sample.c:1865) [1205]  (0 ns)
	'getelementptr' operation ('A_addr_15', Group_5/sample.c:1865) [1218]  (0 ns)
	'load' operation ('A_load_15', Group_5/sample.c:1865) on array 'A' [1219]  (1.75 ns)

 <State 204>: 3.59ns
The critical path consists of the following:
	'load' operation ('A_load_15', Group_5/sample.c:1865) on array 'A' [1219]  (1.75 ns)
	'mux' operation ('tmp_271', Group_5/sample.c:1865) [1234]  (1.83 ns)

 <State 205>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('k_214_3', Group_5/sample.c:1865) with incoming values : ('k_2_2_3', Group_5/sample.c:1865) [1240]  (1.35 ns)

 <State 206>: 1.75ns
The critical path consists of the following:
	'phi' operation ('k_214_3', Group_5/sample.c:1865) with incoming values : ('k_2_2_3', Group_5/sample.c:1865) [1240]  (0 ns)
	'getelementptr' operation ('A7_addr_18', Group_5/sample.c:1865) [1267]  (0 ns)
	'load' operation ('A7_load_18', Group_5/sample.c:1865) on array 'A7' [1268]  (1.75 ns)

 <State 207>: 3.59ns
The critical path consists of the following:
	'load' operation ('A_load_18', Group_5/sample.c:1865) on array 'A' [1254]  (1.75 ns)
	'mux' operation ('tmp_296', Group_5/sample.c:1865) [1269]  (1.83 ns)

 <State 208>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('sum1_2_4', Group_5/sample.c:1869) with incoming values : ('sum_1_2_4', Group_5/sample.c:1869) [1276]  (1.35 ns)

 <State 209>: 4.3ns
The critical path consists of the following:
	'phi' operation ('k_214_4', Group_5/sample.c:1865) with incoming values : ('k_2_2_4', Group_5/sample.c:1865) [1277]  (0 ns)
	'add' operation ('sum8_2_4', Group_5/sample.c:1860) [1308]  (1.49 ns)
	'icmp' operation ('tmp_i11', Group_5/sample.c:1865) [1312]  (1.21 ns)
	'select' operation ('tmp_i11_80', Group_5/sample.c:1865) [1313]  (0 ns)
	'select' operation ('tmp_617_i11', Group_5/sample.c:1865) [1318]  (0.8 ns)
	'select' operation ('tmp_621_i11', Group_5/sample.c:1865) [1323]  (0.8 ns)

 <State 210>: 4ns
The critical path consists of the following:
	'select' operation ('tmp_623_i11', Group_5/sample.c:1865) [1326]  (0 ns)
	'select' operation ('tmp_625_i11', Group_5/sample.c:1865) [1328]  (0.8 ns)
	'select' operation ('tmp_629_i11', Group_5/sample.c:1865) [1333]  (0.8 ns)
	'select' operation ('tmp_633_i11', Group_5/sample.c:1865) [1338]  (0.8 ns)
	'select' operation ('tmp_637_i11', Group_5/sample.c:1865) [1343]  (0.8 ns)
	'select' operation ('merge_i11', Group_5/sample.c:1865) [1348]  (0.8 ns)

 <State 211>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_4', Group_5/sample.c:1869) [1349]  (3.66 ns)

 <State 212>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_4', Group_5/sample.c:1869) [1349]  (3.66 ns)

 <State 213>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_4', Group_5/sample.c:1869) [1349]  (3.66 ns)

 <State 214>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_4', Group_5/sample.c:1869) [1349]  (3.66 ns)

 <State 215>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_4', Group_5/sample.c:1869) [1349]  (3.66 ns)

 <State 216>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_4', Group_5/sample.c:1869) [1350]  (3.29 ns)

 <State 217>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_4', Group_5/sample.c:1869) [1350]  (3.29 ns)

 <State 218>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_4', Group_5/sample.c:1869) [1350]  (3.29 ns)

 <State 219>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_4', Group_5/sample.c:1869) [1350]  (3.29 ns)

 <State 220>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_4', Group_5/sample.c:1869) [1350]  (3.29 ns)

 <State 221>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_4', Group_5/sample.c:1869) [1350]  (3.29 ns)

 <State 222>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_4', Group_5/sample.c:1869) [1350]  (3.29 ns)

 <State 223>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_4', Group_5/sample.c:1869) [1350]  (3.29 ns)

 <State 224>: 1.75ns
The critical path consists of the following:
	'store' operation (Group_5/sample.c:1871) of variable 'sum1_2_4', Group_5/sample.c:1869 on array 'C' [1354]  (1.75 ns)

 <State 225>: 4.3ns
The critical path consists of the following:
	'phi' operation ('k_214_5', Group_5/sample.c:1865) with incoming values : ('k_2_2_5', Group_5/sample.c:1865) [1359]  (0 ns)
	'add' operation ('sum8_2_5', Group_5/sample.c:1860) [1390]  (1.49 ns)
	'icmp' operation ('tmp_616_i13', Group_5/sample.c:1865) [1397]  (1.21 ns)
	'or' operation ('tmp_220', Group_5/sample.c:1865) [1399]  (0 ns)
	'select' operation ('tmp_617_i13', Group_5/sample.c:1865) [1400]  (0.8 ns)
	'select' operation ('tmp_621_i13', Group_5/sample.c:1865) [1405]  (0.8 ns)

 <State 226>: 4ns
The critical path consists of the following:
	'select' operation ('tmp_623_i13', Group_5/sample.c:1865) [1408]  (0 ns)
	'select' operation ('tmp_625_i13', Group_5/sample.c:1865) [1410]  (0.8 ns)
	'select' operation ('tmp_629_i13', Group_5/sample.c:1865) [1415]  (0.8 ns)
	'select' operation ('tmp_633_i13', Group_5/sample.c:1865) [1420]  (0.8 ns)
	'select' operation ('tmp_637_i13', Group_5/sample.c:1865) [1425]  (0.8 ns)
	'select' operation ('merge_i13', Group_5/sample.c:1865) [1430]  (0.8 ns)

 <State 227>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_5', Group_5/sample.c:1869) [1431]  (3.66 ns)

 <State 228>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_5', Group_5/sample.c:1869) [1431]  (3.66 ns)

 <State 229>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_5', Group_5/sample.c:1869) [1431]  (3.66 ns)

 <State 230>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_5', Group_5/sample.c:1869) [1431]  (3.66 ns)

 <State 231>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_5', Group_5/sample.c:1869) [1431]  (3.66 ns)

 <State 232>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_5', Group_5/sample.c:1869) [1432]  (3.29 ns)

 <State 233>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_5', Group_5/sample.c:1869) [1432]  (3.29 ns)

 <State 234>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_5', Group_5/sample.c:1869) [1432]  (3.29 ns)

 <State 235>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_5', Group_5/sample.c:1869) [1432]  (3.29 ns)

 <State 236>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_5', Group_5/sample.c:1869) [1432]  (3.29 ns)

 <State 237>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_5', Group_5/sample.c:1869) [1432]  (3.29 ns)

 <State 238>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_5', Group_5/sample.c:1869) [1432]  (3.29 ns)

 <State 239>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_5', Group_5/sample.c:1869) [1432]  (3.29 ns)

 <State 240>: 1.75ns
The critical path consists of the following:
	'store' operation (Group_5/sample.c:1871) of variable 'sum1_2_5', Group_5/sample.c:1869 on array 'C' [1436]  (1.75 ns)

 <State 241>: 4.3ns
The critical path consists of the following:
	'phi' operation ('k_214_6', Group_5/sample.c:1865) with incoming values : ('k_2_2_6', Group_5/sample.c:1865) [1441]  (0 ns)
	'add' operation ('sum8_2_6', Group_5/sample.c:1860) [1472]  (1.49 ns)
	'icmp' operation ('tmp_i14', Group_5/sample.c:1865) [1476]  (1.21 ns)
	'select' operation ('tmp_i14_86', Group_5/sample.c:1865) [1477]  (0 ns)
	'select' operation ('tmp_617_i14', Group_5/sample.c:1865) [1482]  (0.8 ns)
	'select' operation ('tmp_621_i14', Group_5/sample.c:1865) [1487]  (0.8 ns)

 <State 242>: 4ns
The critical path consists of the following:
	'select' operation ('tmp_623_i14', Group_5/sample.c:1865) [1490]  (0 ns)
	'select' operation ('tmp_625_i14', Group_5/sample.c:1865) [1492]  (0.8 ns)
	'select' operation ('tmp_629_i14', Group_5/sample.c:1865) [1497]  (0.8 ns)
	'select' operation ('tmp_633_i14', Group_5/sample.c:1865) [1502]  (0.8 ns)
	'select' operation ('tmp_637_i14', Group_5/sample.c:1865) [1507]  (0.8 ns)
	'select' operation ('merge_i14', Group_5/sample.c:1865) [1512]  (0.8 ns)

 <State 243>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_6', Group_5/sample.c:1869) [1513]  (3.66 ns)

 <State 244>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_6', Group_5/sample.c:1869) [1513]  (3.66 ns)

 <State 245>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_6', Group_5/sample.c:1869) [1513]  (3.66 ns)

 <State 246>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_6', Group_5/sample.c:1869) [1513]  (3.66 ns)

 <State 247>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_6', Group_5/sample.c:1869) [1513]  (3.66 ns)

 <State 248>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_6', Group_5/sample.c:1869) [1514]  (3.29 ns)

 <State 249>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_6', Group_5/sample.c:1869) [1514]  (3.29 ns)

 <State 250>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_6', Group_5/sample.c:1869) [1514]  (3.29 ns)

 <State 251>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_6', Group_5/sample.c:1869) [1514]  (3.29 ns)

 <State 252>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_6', Group_5/sample.c:1869) [1514]  (3.29 ns)

 <State 253>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_6', Group_5/sample.c:1869) [1514]  (3.29 ns)

 <State 254>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_6', Group_5/sample.c:1869) [1514]  (3.29 ns)

 <State 255>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_6', Group_5/sample.c:1869) [1514]  (3.29 ns)

 <State 256>: 1.75ns
The critical path consists of the following:
	'store' operation (Group_5/sample.c:1871) of variable 'sum1_2_6', Group_5/sample.c:1869 on array 'C' [1518]  (1.75 ns)

 <State 257>: 4.3ns
The critical path consists of the following:
	'phi' operation ('k_214_7', Group_5/sample.c:1865) with incoming values : ('k_2_2_7', Group_5/sample.c:1865) [1523]  (0 ns)
	'add' operation ('sum8_2_7', Group_5/sample.c:1860) [1554]  (1.49 ns)
	'icmp' operation ('tmp_616_i16', Group_5/sample.c:1865) [1561]  (1.21 ns)
	'or' operation ('tmp_245', Group_5/sample.c:1865) [1563]  (0 ns)
	'select' operation ('tmp_617_i16', Group_5/sample.c:1865) [1564]  (0.8 ns)
	'select' operation ('tmp_621_i16', Group_5/sample.c:1865) [1569]  (0.8 ns)

 <State 258>: 4ns
The critical path consists of the following:
	'select' operation ('tmp_623_i16', Group_5/sample.c:1865) [1572]  (0 ns)
	'select' operation ('tmp_625_i16', Group_5/sample.c:1865) [1574]  (0.8 ns)
	'select' operation ('tmp_629_i16', Group_5/sample.c:1865) [1579]  (0.8 ns)
	'select' operation ('tmp_633_i16', Group_5/sample.c:1865) [1584]  (0.8 ns)
	'select' operation ('tmp_637_i16', Group_5/sample.c:1865) [1589]  (0.8 ns)
	'select' operation ('merge_i16', Group_5/sample.c:1865) [1594]  (0.8 ns)

 <State 259>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_7', Group_5/sample.c:1869) [1595]  (3.66 ns)

 <State 260>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_7', Group_5/sample.c:1869) [1595]  (3.66 ns)

 <State 261>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_7', Group_5/sample.c:1869) [1595]  (3.66 ns)

 <State 262>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_7', Group_5/sample.c:1869) [1595]  (3.66 ns)

 <State 263>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_7', Group_5/sample.c:1869) [1595]  (3.66 ns)

 <State 264>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_7', Group_5/sample.c:1869) [1596]  (3.29 ns)

 <State 265>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_7', Group_5/sample.c:1869) [1596]  (3.29 ns)

 <State 266>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_7', Group_5/sample.c:1869) [1596]  (3.29 ns)

 <State 267>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_7', Group_5/sample.c:1869) [1596]  (3.29 ns)

 <State 268>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_7', Group_5/sample.c:1869) [1596]  (3.29 ns)

 <State 269>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_7', Group_5/sample.c:1869) [1596]  (3.29 ns)

 <State 270>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_7', Group_5/sample.c:1869) [1596]  (3.29 ns)

 <State 271>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_7', Group_5/sample.c:1869) [1596]  (3.29 ns)

 <State 272>: 3ns
The critical path consists of the following:
	'add' operation ('j_14_2_7', Group_5/sample.c:1860) [1601]  (3 ns)

 <State 273>: 2.34ns
The critical path consists of the following:
	'phi' operation ('j_3', Group_5/sample.c:1860) with incoming values : ('j_14_3_7', Group_5/sample.c:1860) [1610]  (0 ns)
	'icmp' operation ('exitcond1_3', Group_5/sample.c:1860) [1611]  (2.34 ns)

 <State 274>: 4.3ns
The critical path consists of the following:
	'phi' operation ('k_3', Group_5/sample.c:1865) with incoming values : ('k_2_3', Group_5/sample.c:1865) [1618]  (0 ns)
	'add' operation ('sum8_3', Group_5/sample.c:1860) [1650]  (1.49 ns)
	'icmp' operation ('tmp_i7', Group_5/sample.c:1865) [1653]  (1.21 ns)
	'select' operation ('tmp_i7_92', Group_5/sample.c:1865) [1654]  (0 ns)
	'select' operation ('tmp_617_i7', Group_5/sample.c:1865) [1659]  (0.8 ns)
	'select' operation ('tmp_621_i7', Group_5/sample.c:1865) [1664]  (0.8 ns)

 <State 275>: 4ns
The critical path consists of the following:
	'select' operation ('tmp_623_i7', Group_5/sample.c:1865) [1667]  (0 ns)
	'select' operation ('tmp_625_i7', Group_5/sample.c:1865) [1669]  (0.8 ns)
	'select' operation ('tmp_629_i7', Group_5/sample.c:1865) [1674]  (0.8 ns)
	'select' operation ('tmp_633_i7', Group_5/sample.c:1865) [1679]  (0.8 ns)
	'select' operation ('tmp_637_i7', Group_5/sample.c:1865) [1684]  (0.8 ns)
	'select' operation ('merge_i7', Group_5/sample.c:1865) [1689]  (0.8 ns)

 <State 276>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3', Group_5/sample.c:1869) [1690]  (3.66 ns)

 <State 277>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3', Group_5/sample.c:1869) [1690]  (3.66 ns)

 <State 278>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3', Group_5/sample.c:1869) [1690]  (3.66 ns)

 <State 279>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3', Group_5/sample.c:1869) [1690]  (3.66 ns)

 <State 280>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3', Group_5/sample.c:1869) [1690]  (3.66 ns)

 <State 281>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3', Group_5/sample.c:1869) [1691]  (3.29 ns)

 <State 282>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3', Group_5/sample.c:1869) [1691]  (3.29 ns)

 <State 283>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3', Group_5/sample.c:1869) [1691]  (3.29 ns)

 <State 284>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3', Group_5/sample.c:1869) [1691]  (3.29 ns)

 <State 285>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3', Group_5/sample.c:1869) [1691]  (3.29 ns)

 <State 286>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3', Group_5/sample.c:1869) [1691]  (3.29 ns)

 <State 287>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3', Group_5/sample.c:1869) [1691]  (3.29 ns)

 <State 288>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3', Group_5/sample.c:1869) [1691]  (3.29 ns)

 <State 289>: 3ns
The critical path consists of the following:
	'add' operation ('i_33_3', Group_5/sample.c:1855) [2143]  (3 ns)

 <State 290>: 2.55ns
The critical path consists of the following:
	'phi' operation ('k_3_1', Group_5/sample.c:1865) with incoming values : ('k_2_3_1', Group_5/sample.c:1865) [1702]  (0 ns)
	'xor' operation ('sum5_3_1', Group_5/sample.c:1865) [1711]  (0.795 ns)
	'getelementptr' operation ('A3_addr_20', Group_5/sample.c:1865) [1722]  (0 ns)
	'load' operation ('A3_load_20', Group_5/sample.c:1865) on array 'A3' [1723]  (1.75 ns)

 <State 291>: 3.59ns
The critical path consists of the following:
	'load' operation ('A_load_20', Group_5/sample.c:1865) on array 'A' [1717]  (1.75 ns)
	'mux' operation ('tmp_312', Group_5/sample.c:1865) [1732]  (1.83 ns)

 <State 292>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('k_3_2', Group_5/sample.c:1865) with incoming values : ('k_2_3_2', Group_5/sample.c:1865) [1738]  (1.35 ns)

 <State 293>: 2.55ns
The critical path consists of the following:
	'phi' operation ('k_3_2', Group_5/sample.c:1865) with incoming values : ('k_2_3_2', Group_5/sample.c:1865) [1738]  (0 ns)
	'xor' operation ('sum5_3_2', Group_5/sample.c:1865) [1747]  (0.795 ns)
	'getelementptr' operation ('A3_addr_23', Group_5/sample.c:1865) [1758]  (0 ns)
	'load' operation ('A3_load_23', Group_5/sample.c:1865) on array 'A3' [1759]  (1.75 ns)

 <State 294>: 3.59ns
The critical path consists of the following:
	'load' operation ('A_load_23', Group_5/sample.c:1865) on array 'A' [1753]  (1.75 ns)
	'mux' operation ('tmp_336', Group_5/sample.c:1865) [1768]  (1.83 ns)

 <State 295>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('k_3_3', Group_5/sample.c:1865) with incoming values : ('k_2_3_3', Group_5/sample.c:1865) [1774]  (1.35 ns)

 <State 296>: 2.55ns
The critical path consists of the following:
	'phi' operation ('k_3_3', Group_5/sample.c:1865) with incoming values : ('k_2_3_3', Group_5/sample.c:1865) [1774]  (0 ns)
	'xor' operation ('sum5_3_3', Group_5/sample.c:1865) [1783]  (0.795 ns)
	'getelementptr' operation ('A3_addr_25', Group_5/sample.c:1865) [1794]  (0 ns)
	'load' operation ('A3_load_25', Group_5/sample.c:1865) on array 'A3' [1795]  (1.75 ns)

 <State 297>: 3.59ns
The critical path consists of the following:
	'load' operation ('A_load_25', Group_5/sample.c:1865) on array 'A' [1789]  (1.75 ns)
	'mux' operation ('tmp_352', Group_5/sample.c:1865) [1804]  (1.83 ns)

 <State 298>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('sum1_3_4', Group_5/sample.c:1869) with incoming values : ('sum_1_3_4', Group_5/sample.c:1869) [1811]  (1.35 ns)

 <State 299>: 4.3ns
The critical path consists of the following:
	'phi' operation ('k_3_4', Group_5/sample.c:1865) with incoming values : ('k_2_3_4', Group_5/sample.c:1865) [1812]  (0 ns)
	'add' operation ('sum8_3_4', Group_5/sample.c:1860) [1844]  (1.49 ns)
	'icmp' operation ('tmp_616_i15', Group_5/sample.c:1865) [1851]  (1.21 ns)
	'or' operation ('tmp_237', Group_5/sample.c:1865) [1853]  (0 ns)
	'select' operation ('tmp_617_i15', Group_5/sample.c:1865) [1854]  (0.8 ns)
	'select' operation ('tmp_621_i15', Group_5/sample.c:1865) [1859]  (0.8 ns)

 <State 300>: 4ns
The critical path consists of the following:
	'select' operation ('tmp_623_i15', Group_5/sample.c:1865) [1862]  (0 ns)
	'select' operation ('tmp_625_i15', Group_5/sample.c:1865) [1864]  (0.8 ns)
	'select' operation ('tmp_629_i15', Group_5/sample.c:1865) [1869]  (0.8 ns)
	'select' operation ('tmp_633_i15', Group_5/sample.c:1865) [1874]  (0.8 ns)
	'select' operation ('tmp_637_i15', Group_5/sample.c:1865) [1879]  (0.8 ns)
	'select' operation ('merge_i15', Group_5/sample.c:1865) [1884]  (0.8 ns)

 <State 301>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_4', Group_5/sample.c:1869) [1885]  (3.66 ns)

 <State 302>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_4', Group_5/sample.c:1869) [1885]  (3.66 ns)

 <State 303>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_4', Group_5/sample.c:1869) [1885]  (3.66 ns)

 <State 304>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_4', Group_5/sample.c:1869) [1885]  (3.66 ns)

 <State 305>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_4', Group_5/sample.c:1869) [1885]  (3.66 ns)

 <State 306>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_4', Group_5/sample.c:1869) [1886]  (3.29 ns)

 <State 307>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_4', Group_5/sample.c:1869) [1886]  (3.29 ns)

 <State 308>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_4', Group_5/sample.c:1869) [1886]  (3.29 ns)

 <State 309>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_4', Group_5/sample.c:1869) [1886]  (3.29 ns)

 <State 310>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_4', Group_5/sample.c:1869) [1886]  (3.29 ns)

 <State 311>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_4', Group_5/sample.c:1869) [1886]  (3.29 ns)

 <State 312>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_4', Group_5/sample.c:1869) [1886]  (3.29 ns)

 <State 313>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_4', Group_5/sample.c:1869) [1886]  (3.29 ns)

 <State 314>: 1.75ns
The critical path consists of the following:
	'store' operation (Group_5/sample.c:1871) of variable 'sum1_3_4', Group_5/sample.c:1869 on array 'C' [1890]  (1.75 ns)

 <State 315>: 4.3ns
The critical path consists of the following:
	'phi' operation ('k_3_5', Group_5/sample.c:1865) with incoming values : ('k_2_3_5', Group_5/sample.c:1865) [1895]  (0 ns)
	'add' operation ('sum8_3_5', Group_5/sample.c:1860) [1927]  (1.49 ns)
	'icmp' operation ('tmp_i17', Group_5/sample.c:1865) [1931]  (1.21 ns)
	'select' operation ('tmp_i17_104', Group_5/sample.c:1865) [1932]  (0 ns)
	'select' operation ('tmp_617_i17', Group_5/sample.c:1865) [1937]  (0.8 ns)
	'select' operation ('tmp_621_i17', Group_5/sample.c:1865) [1942]  (0.8 ns)

 <State 316>: 4ns
The critical path consists of the following:
	'select' operation ('tmp_623_i17', Group_5/sample.c:1865) [1945]  (0 ns)
	'select' operation ('tmp_625_i17', Group_5/sample.c:1865) [1947]  (0.8 ns)
	'select' operation ('tmp_629_i17', Group_5/sample.c:1865) [1952]  (0.8 ns)
	'select' operation ('tmp_633_i17', Group_5/sample.c:1865) [1957]  (0.8 ns)
	'select' operation ('tmp_637_i17', Group_5/sample.c:1865) [1962]  (0.8 ns)
	'select' operation ('merge_i17', Group_5/sample.c:1865) [1967]  (0.8 ns)

 <State 317>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_5', Group_5/sample.c:1869) [1968]  (3.66 ns)

 <State 318>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_5', Group_5/sample.c:1869) [1968]  (3.66 ns)

 <State 319>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_5', Group_5/sample.c:1869) [1968]  (3.66 ns)

 <State 320>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_5', Group_5/sample.c:1869) [1968]  (3.66 ns)

 <State 321>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_5', Group_5/sample.c:1869) [1968]  (3.66 ns)

 <State 322>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_5', Group_5/sample.c:1869) [1969]  (3.29 ns)

 <State 323>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_5', Group_5/sample.c:1869) [1969]  (3.29 ns)

 <State 324>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_5', Group_5/sample.c:1869) [1969]  (3.29 ns)

 <State 325>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_5', Group_5/sample.c:1869) [1969]  (3.29 ns)

 <State 326>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_5', Group_5/sample.c:1869) [1969]  (3.29 ns)

 <State 327>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_5', Group_5/sample.c:1869) [1969]  (3.29 ns)

 <State 328>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_5', Group_5/sample.c:1869) [1969]  (3.29 ns)

 <State 329>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_5', Group_5/sample.c:1869) [1969]  (3.29 ns)

 <State 330>: 1.75ns
The critical path consists of the following:
	'store' operation (Group_5/sample.c:1871) of variable 'sum1_3_5', Group_5/sample.c:1869 on array 'C' [1973]  (1.75 ns)

 <State 331>: 4.3ns
The critical path consists of the following:
	'phi' operation ('k_3_6', Group_5/sample.c:1865) with incoming values : ('k_2_3_6', Group_5/sample.c:1865) [1978]  (0 ns)
	'add' operation ('sum8_3_6', Group_5/sample.c:1860) [2010]  (1.49 ns)
	'icmp' operation ('tmp_614_i18', Group_5/sample.c:1865) [2016]  (1.21 ns)
	'or' operation ('tmp_262', Group_5/sample.c:1865) [2019]  (0 ns)
	'select' operation ('tmp_617_i18', Group_5/sample.c:1865) [2020]  (0.8 ns)
	'select' operation ('tmp_621_i18', Group_5/sample.c:1865) [2025]  (0.8 ns)

 <State 332>: 4ns
The critical path consists of the following:
	'select' operation ('tmp_623_i18', Group_5/sample.c:1865) [2028]  (0 ns)
	'select' operation ('tmp_625_i18', Group_5/sample.c:1865) [2030]  (0.8 ns)
	'select' operation ('tmp_629_i18', Group_5/sample.c:1865) [2035]  (0.8 ns)
	'select' operation ('tmp_633_i18', Group_5/sample.c:1865) [2040]  (0.8 ns)
	'select' operation ('tmp_637_i18', Group_5/sample.c:1865) [2045]  (0.8 ns)
	'select' operation ('merge_i18', Group_5/sample.c:1865) [2050]  (0.8 ns)

 <State 333>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_6', Group_5/sample.c:1869) [2051]  (3.66 ns)

 <State 334>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_6', Group_5/sample.c:1869) [2051]  (3.66 ns)

 <State 335>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_6', Group_5/sample.c:1869) [2051]  (3.66 ns)

 <State 336>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_6', Group_5/sample.c:1869) [2051]  (3.66 ns)

 <State 337>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_6', Group_5/sample.c:1869) [2051]  (3.66 ns)

 <State 338>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_6', Group_5/sample.c:1869) [2052]  (3.29 ns)

 <State 339>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_6', Group_5/sample.c:1869) [2052]  (3.29 ns)

 <State 340>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_6', Group_5/sample.c:1869) [2052]  (3.29 ns)

 <State 341>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_6', Group_5/sample.c:1869) [2052]  (3.29 ns)

 <State 342>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_6', Group_5/sample.c:1869) [2052]  (3.29 ns)

 <State 343>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_6', Group_5/sample.c:1869) [2052]  (3.29 ns)

 <State 344>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_6', Group_5/sample.c:1869) [2052]  (3.29 ns)

 <State 345>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_6', Group_5/sample.c:1869) [2052]  (3.29 ns)

 <State 346>: 1.75ns
The critical path consists of the following:
	'store' operation (Group_5/sample.c:1871) of variable 'sum1_3_6', Group_5/sample.c:1869 on array 'C' [2056]  (1.75 ns)

 <State 347>: 4.3ns
The critical path consists of the following:
	'phi' operation ('k_3_7', Group_5/sample.c:1865) with incoming values : ('k_2_3_7', Group_5/sample.c:1865) [2061]  (0 ns)
	'add' operation ('sum8_3_7', Group_5/sample.c:1860) [2093]  (1.49 ns)
	'icmp' operation ('tmp_i19', Group_5/sample.c:1865) [2097]  (1.21 ns)
	'select' operation ('tmp_i19_110', Group_5/sample.c:1865) [2098]  (0 ns)
	'select' operation ('tmp_617_i19', Group_5/sample.c:1865) [2103]  (0.8 ns)
	'select' operation ('tmp_621_i19', Group_5/sample.c:1865) [2108]  (0.8 ns)

 <State 348>: 4ns
The critical path consists of the following:
	'select' operation ('tmp_623_i19', Group_5/sample.c:1865) [2111]  (0 ns)
	'select' operation ('tmp_625_i19', Group_5/sample.c:1865) [2113]  (0.8 ns)
	'select' operation ('tmp_629_i19', Group_5/sample.c:1865) [2118]  (0.8 ns)
	'select' operation ('tmp_633_i19', Group_5/sample.c:1865) [2123]  (0.8 ns)
	'select' operation ('tmp_637_i19', Group_5/sample.c:1865) [2128]  (0.8 ns)
	'select' operation ('merge_i19', Group_5/sample.c:1865) [2133]  (0.8 ns)

 <State 349>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_7', Group_5/sample.c:1869) [2134]  (3.66 ns)

 <State 350>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_7', Group_5/sample.c:1869) [2134]  (3.66 ns)

 <State 351>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_7', Group_5/sample.c:1869) [2134]  (3.66 ns)

 <State 352>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_7', Group_5/sample.c:1869) [2134]  (3.66 ns)

 <State 353>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_7', Group_5/sample.c:1869) [2134]  (3.66 ns)

 <State 354>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_7', Group_5/sample.c:1869) [2135]  (3.29 ns)

 <State 355>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_7', Group_5/sample.c:1869) [2135]  (3.29 ns)

 <State 356>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_7', Group_5/sample.c:1869) [2135]  (3.29 ns)

 <State 357>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_7', Group_5/sample.c:1869) [2135]  (3.29 ns)

 <State 358>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_7', Group_5/sample.c:1869) [2135]  (3.29 ns)

 <State 359>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_7', Group_5/sample.c:1869) [2135]  (3.29 ns)

 <State 360>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_7', Group_5/sample.c:1869) [2135]  (3.29 ns)

 <State 361>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_7', Group_5/sample.c:1869) [2135]  (3.29 ns)

 <State 362>: 3ns
The critical path consists of the following:
	'add' operation ('j_14_3_7', Group_5/sample.c:1860) [2140]  (3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315
	State 316
	State 317
	State 318
	State 319
	State 320
	State 321
	State 322
	State 323
	State 324
	State 325
	State 326
	State 327
	State 328
	State 329
	State 330
	State 331
	State 332
	State 333
	State 334
	State 335
	State 336
	State 337
	State 338
	State 339
	State 340
	State 341
	State 342
	State 343
	State 344
	State 345
	State 346
	State 347
	State 348
	State 349
	State 350
	State 351
	State 352
	State 353
	State 354
	State 355
	State 356
	State 357
	State 358
	State 359
	State 360
	State 361
	State 362


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
