Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/synthesis/xst_temp_dir/


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.02 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/pcores/" "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/cf_lib/edk/pcores/" "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/" "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/hdl/verilog/" }

---- Target Parameters
Target Device                      : xc7z020clg484-1
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" into library work
Parsing entity <system>.
Parsing architecture <STRUCTURE> of entity <system>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <system> (architecture <STRUCTURE>) from library <work>.
WARNING:HDLCompiler:89 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" Line 1556: <iobuf> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:634 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" Line 1621: Net <axi_interconnect_1_S_ARLEN[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" Line 1632: Net <axi_interconnect_1_S_AWLEN[7]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd".
    Set property "BOX_TYPE = user_black_box" for instance <processing_system7_0>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_vdma_0>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_interconnect_1>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_interconnect_2>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_hdmi_tx_0>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_spdif_tx_0>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_iic_0>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_clkgen_0>.
    Set property "BOX_TYPE = user_black_box" for instance <clock_generator_0>.
    Set property "BOX_TYPE = user_black_box" for instance <util_vector_logic_0>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_i2s_adi_0>.
    Set property "BOX_TYPE = user_black_box" for instance <util_i2c_mixer_0>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_iic_1>.
WARNING:Xst:647 - Input <util_vector_logic_0_Op1_pin> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <hdmi_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <ENET0_GMII_TXD> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <ENET1_GMII_TXD> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <SDIO0_DATA_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <SDIO0_DATA_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <SDIO0_BUSVOLT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <SDIO1_DATA_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <SDIO1_DATA_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <SDIO1_BUSVOLT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <TRACE_DATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <USB0_PORT_INDCTL> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <USB1_PORT_INDCTL> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <M_AXI_GP1_ARID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <M_AXI_GP1_AWID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <M_AXI_GP1_WID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <M_AXI_GP1_ARBURST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <M_AXI_GP1_ARLOCK> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <M_AXI_GP1_ARSIZE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <M_AXI_GP1_AWBURST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <M_AXI_GP1_AWLOCK> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <M_AXI_GP1_AWSIZE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <M_AXI_GP1_ARPROT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <M_AXI_GP1_AWPROT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <M_AXI_GP1_ARADDR> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <M_AXI_GP1_AWADDR> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <M_AXI_GP1_WDATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <M_AXI_GP1_ARCACHE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <M_AXI_GP1_ARLEN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <M_AXI_GP1_ARQOS> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <M_AXI_GP1_AWCACHE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <M_AXI_GP1_AWLEN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <M_AXI_GP1_AWQOS> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <M_AXI_GP1_WSTRB> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_GP0_BRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_GP0_RRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_GP0_RDATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_GP0_BID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_GP0_RID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_GP1_BRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_GP1_RRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_GP1_RDATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_GP1_BID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_GP1_RID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_ACP_BRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_ACP_RRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_ACP_BID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_ACP_RID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_ACP_RDATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_HP0_RCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_HP0_WCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_HP0_RACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_HP0_WACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_HP1_BRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_HP1_RRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_HP1_BID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_HP1_RID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_HP1_RDATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_HP1_RCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_HP1_WCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_HP1_RACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_HP1_WACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_HP2_BRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_HP2_RRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_HP2_BID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_HP2_RID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_HP2_RDATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_HP2_RCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_HP2_WCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_HP2_RACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_HP2_WACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_HP3_BRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_HP3_RRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_HP3_BID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_HP3_RID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_HP3_RDATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_HP3_RCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_HP3_WCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_HP3_RACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_HP3_WACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <DMA3_DATYPE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <FTMT_F2P_TRIGACK> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <FTMT_P2F_TRIG> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <FTMT_P2F_DEBUG> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <EVENT_STANDBYWFE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <EVENT_STANDBYWFI> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <CAN0_PHY_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <CAN1_PHY_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <ENET0_GMII_TX_EN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <ENET0_GMII_TX_ER> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <ENET0_MDIO_MDC> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <ENET0_MDIO_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <ENET0_MDIO_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <ENET0_PTP_DELAY_REQ_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <ENET0_PTP_DELAY_REQ_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <ENET0_PTP_PDELAY_REQ_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <ENET0_PTP_PDELAY_REQ_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <ENET0_PTP_PDELAY_RESP_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <ENET0_PTP_PDELAY_RESP_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <ENET0_PTP_SYNC_FRAME_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <ENET0_PTP_SYNC_FRAME_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <ENET0_SOF_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <ENET0_SOF_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <ENET1_GMII_TX_EN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <ENET1_GMII_TX_ER> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <ENET1_MDIO_MDC> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <ENET1_MDIO_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <ENET1_MDIO_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <ENET1_PTP_DELAY_REQ_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <ENET1_PTP_DELAY_REQ_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <ENET1_PTP_PDELAY_REQ_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <ENET1_PTP_PDELAY_REQ_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <ENET1_PTP_PDELAY_RESP_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <ENET1_PTP_PDELAY_RESP_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <ENET1_PTP_SYNC_FRAME_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <ENET1_PTP_SYNC_FRAME_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <ENET1_SOF_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <ENET1_SOF_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <I2C0_SDA_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <I2C0_SDA_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <I2C0_SCL_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <I2C0_SCL_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <I2C1_SDA_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <I2C1_SDA_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <I2C1_SCL_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <I2C1_SCL_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <PJTAG_TD_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <PJTAG_TD_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <SDIO0_CLK> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <SDIO0_CMD_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <SDIO0_CMD_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <SDIO0_LED> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <SDIO0_BUSPOW> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <SDIO1_CLK> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <SDIO1_CMD_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <SDIO1_CMD_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <SDIO1_LED> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <SDIO1_BUSPOW> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <SPI0_SCLK_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <SPI0_MOSI_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <SPI0_MISO_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <SPI0_MISO_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <SPI0_SS1_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <SPI0_SS2_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <SPI0_SS_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <SPI1_SCLK_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <SPI1_SCLK_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <SPI1_MOSI_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <SPI1_MOSI_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <SPI1_MISO_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <SPI1_MISO_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <SPI1_SS_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <SPI1_SS1_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <SPI1_SS2_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <SPI1_SS_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <UART0_DTRN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <UART0_RTSN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <UART0_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <UART1_DTRN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <UART1_RTSN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <UART1_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <TTC0_WAVE0_OUT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <TTC0_WAVE1_OUT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <TTC0_WAVE2_OUT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <TTC1_WAVE0_OUT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <TTC1_WAVE1_OUT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <TTC1_WAVE2_OUT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <WDT_RST_OUT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <TRACE_CTL> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <USB0_VBUS_PWRSELECT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <USB1_VBUS_PWRSELECT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <M_AXI_GP1_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <M_AXI_GP1_ARVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <M_AXI_GP1_AWVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <M_AXI_GP1_BREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <M_AXI_GP1_RREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <M_AXI_GP1_WLAST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <M_AXI_GP1_WVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_GP0_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_GP0_ARREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_GP0_AWREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_GP0_BVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_GP0_RLAST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_GP0_RVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_GP0_WREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_GP1_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_GP1_ARREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_GP1_AWREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_GP1_BVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_GP1_RLAST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_GP1_RVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_GP1_WREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_ACP_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_ACP_AWREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_ACP_ARREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_ACP_BVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_ACP_RLAST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_ACP_RVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_ACP_WREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_HP1_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_HP1_ARREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_HP1_AWREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_HP1_BVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_HP1_RLAST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_HP1_RVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_HP1_WREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_HP2_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_HP2_ARREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_HP2_AWREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_HP2_BVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_HP2_RLAST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_HP2_RVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_HP2_WREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_HP3_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_HP3_ARREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_HP3_AWREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_HP3_BVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_HP3_RLAST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_HP3_RVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <S_AXI_HP3_WREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <DMA3_DAVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <DMA3_DRREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <DMA3_RSTN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <FCLK_CLK3> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <FCLK_CLK2> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <FCLK_RESET3_N> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <FCLK_RESET2_N> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <FCLK_RESET1_N> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <FCLK_RESET0_N> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <EVENT_EVENTO> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <IRQ_P2F_DMAC_ABORT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <IRQ_P2F_DMAC0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <IRQ_P2F_DMAC1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <IRQ_P2F_DMAC2> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <IRQ_P2F_DMAC3> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <IRQ_P2F_DMAC4> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <IRQ_P2F_DMAC5> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <IRQ_P2F_DMAC6> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <IRQ_P2F_DMAC7> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <IRQ_P2F_SMC> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <IRQ_P2F_QSPI> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <IRQ_P2F_CTI> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <IRQ_P2F_GPIO> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <IRQ_P2F_USB0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <IRQ_P2F_ENET0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <IRQ_P2F_ENET_WAKE0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <IRQ_P2F_SDIO0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <IRQ_P2F_I2C0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <IRQ_P2F_SPI0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <IRQ_P2F_UART0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <IRQ_P2F_CAN0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <IRQ_P2F_USB1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <IRQ_P2F_ENET1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <IRQ_P2F_ENET_WAKE1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <IRQ_P2F_SDIO1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <IRQ_P2F_I2C1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <IRQ_P2F_SPI1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <IRQ_P2F_UART1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 1845: Output port <IRQ_P2F_CAN1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2522: Output port <m_axi_sg_araddr> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2522: Output port <m_axi_sg_arlen> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2522: Output port <m_axi_sg_arsize> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2522: Output port <m_axi_sg_arburst> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2522: Output port <m_axi_sg_arprot> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2522: Output port <m_axi_sg_arcache> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2522: Output port <m_axis_mm2s_tuser> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2522: Output port <m_axi_s2mm_awaddr> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2522: Output port <m_axi_s2mm_awlen> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2522: Output port <m_axi_s2mm_awsize> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2522: Output port <m_axi_s2mm_awburst> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2522: Output port <m_axi_s2mm_awprot> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2522: Output port <m_axi_s2mm_awcache> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2522: Output port <m_axi_s2mm_wdata> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2522: Output port <m_axi_s2mm_wstrb> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2522: Output port <mm2s_frame_ptr_out> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2522: Output port <s2mm_frame_ptr_out> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2522: Output port <axi_vdma_tstvec> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2522: Output port <m_axi_sg_arvalid> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2522: Output port <m_axi_sg_rready> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2522: Output port <mm2s_prmry_reset_out_n> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2522: Output port <m_axi_s2mm_awvalid> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2522: Output port <m_axi_s2mm_wlast> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2522: Output port <m_axi_s2mm_wvalid> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2522: Output port <m_axi_s2mm_bready> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2522: Output port <s2mm_prmry_reset_out_n> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2522: Output port <s_axis_s2mm_tready> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2522: Output port <mm2s_prmtr_update> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2522: Output port <mm2s_buffer_empty> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2522: Output port <mm2s_buffer_almost_empty> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2522: Output port <s2mm_fsync_out> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2522: Output port <s2mm_buffer_full> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2522: Output port <s2mm_buffer_almost_full> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2522: Output port <s2mm_prmtr_update> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2522: Output port <s2mm_introut> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <S_AXI_ARESET_OUT_N> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <S_AXI_BUSER> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <S_AXI_RUSER> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <M_AXI_AWID> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <M_AXI_AWLEN> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <M_AXI_AWSIZE> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <M_AXI_AWBURST> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <M_AXI_AWLOCK> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <M_AXI_AWCACHE> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <M_AXI_AWPROT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <M_AXI_AWREGION> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <M_AXI_AWQOS> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <M_AXI_AWUSER> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <M_AXI_WID> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <M_AXI_WLAST> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <M_AXI_WUSER> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <M_AXI_ARID> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <M_AXI_ARLEN> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <M_AXI_ARSIZE> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <M_AXI_ARBURST> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <M_AXI_ARLOCK> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <M_AXI_ARCACHE> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <M_AXI_ARPROT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <M_AXI_ARREGION> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <M_AXI_ARQOS> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <M_AXI_ARUSER> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <S_AXI_CTRL_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <S_AXI_CTRL_RDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <S_AXI_CTRL_RRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_AW_TRANS_SEQ> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_AW_ARB_GRANT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_AR_TRANS_SEQ> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_AR_ARB_GRANT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_AW_TRANS_QUAL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_AW_ACCEPT_CNT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_AW_ACTIVE_THREAD> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_AW_ACTIVE_TARGET> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_AW_ACTIVE_REGION> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_AW_ERROR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_AW_TARGET> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_AR_TRANS_QUAL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_AR_ACCEPT_CNT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_AR_ACTIVE_THREAD> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_AR_ACTIVE_TARGET> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_AR_ACTIVE_REGION> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_AR_ERROR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_AR_TARGET> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_B_TRANS_SEQ> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_R_BEAT_CNT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_R_TRANS_SEQ> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_AW_ISSUING_CNT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_AR_ISSUING_CNT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_W_BEAT_CNT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_W_TRANS_SEQ> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_BID_TARGET> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_RID_TARGET> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_SR_SC_ARADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_SR_SC_ARADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_SR_SC_AWADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_SR_SC_AWADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_SR_SC_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_SR_SC_RDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_SR_SC_RDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_SR_SC_WDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_SR_SC_WDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_SC_SF_ARADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_SC_SF_ARADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_SC_SF_AWADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_SC_SF_AWADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_SC_SF_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_SC_SF_RDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_SC_SF_RDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_SC_SF_WDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_SC_SF_WDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_SF_CB_ARADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_SF_CB_ARADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_SF_CB_AWADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_SF_CB_AWADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_SF_CB_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_SF_CB_RDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_SF_CB_RDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_SF_CB_WDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_SF_CB_WDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_CB_MF_ARADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_CB_MF_ARADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_CB_MF_AWADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_CB_MF_AWADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_CB_MF_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_CB_MF_RDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_CB_MF_RDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_CB_MF_WDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_CB_MF_WDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_MF_MC_ARADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_MF_MC_ARADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_MF_MC_AWADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_MF_MC_AWADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_MF_MC_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_MF_MC_RDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_MF_MC_RDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_MF_MC_WDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_MF_MC_WDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_MC_MP_ARADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_MC_MP_ARADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_MC_MP_AWADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_MC_MP_AWADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_MC_MP_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_MC_MP_RDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_MC_MP_RDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_MC_MP_WDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_MC_MP_WDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_MP_MR_ARADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_MP_MR_ARADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_MP_MR_AWADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_MP_MR_AWADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_MP_MR_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_MP_MR_RDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_MP_MR_RDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_MP_MR_WDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_MP_MR_WDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <IRQ> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <S_AXI_CTRL_AWREADY> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <S_AXI_CTRL_WREADY> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <S_AXI_CTRL_BVALID> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <S_AXI_CTRL_ARREADY> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <S_AXI_CTRL_RVALID> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <INTERCONNECT_ARESET_OUT_N> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_BID_ERROR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2622: Output port <DEBUG_RID_ERROR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <S_AXI_ARESET_OUT_N> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <M_AXI_ARESET_OUT_N> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <S_AXI_AWREADY> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <S_AXI_WREADY> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <S_AXI_BID> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <S_AXI_BRESP> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <S_AXI_BUSER> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <S_AXI_BVALID> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <S_AXI_RID> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <S_AXI_RUSER> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <M_AXI_AWREGION> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <M_AXI_AWUSER> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <M_AXI_WUSER> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <M_AXI_ARREGION> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <M_AXI_ARUSER> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <S_AXI_CTRL_BRESP> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <S_AXI_CTRL_RDATA> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <S_AXI_CTRL_RRESP> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_AW_TRANS_SEQ> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_AW_ARB_GRANT> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_AR_TRANS_SEQ> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_AR_ARB_GRANT> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_AW_TRANS_QUAL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_AW_ACCEPT_CNT> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_AW_ACTIVE_THREAD> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_AW_ACTIVE_TARGET> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_AW_ACTIVE_REGION> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_AW_ERROR> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_AW_TARGET> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_AR_TRANS_QUAL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_AR_ACCEPT_CNT> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_AR_ACTIVE_THREAD> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_AR_ACTIVE_TARGET> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_AR_ACTIVE_REGION> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_AR_ERROR> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_AR_TARGET> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_B_TRANS_SEQ> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_R_BEAT_CNT> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_R_TRANS_SEQ> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_AW_ISSUING_CNT> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_AR_ISSUING_CNT> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_W_BEAT_CNT> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_W_TRANS_SEQ> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_BID_TARGET> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_RID_TARGET> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_SR_SC_ARADDR> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_SR_SC_ARADDRCONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_SR_SC_AWADDR> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_SR_SC_AWADDRCONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_SR_SC_BRESP> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_SR_SC_RDATA> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_SR_SC_RDATACONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_SR_SC_WDATA> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_SR_SC_WDATACONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_SC_SF_ARADDR> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_SC_SF_ARADDRCONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_SC_SF_AWADDR> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_SC_SF_AWADDRCONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_SC_SF_BRESP> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_SC_SF_RDATA> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_SC_SF_RDATACONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_SC_SF_WDATA> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_SC_SF_WDATACONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_SF_CB_ARADDR> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_SF_CB_ARADDRCONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_SF_CB_AWADDR> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_SF_CB_AWADDRCONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_SF_CB_BRESP> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_SF_CB_RDATA> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_SF_CB_RDATACONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_SF_CB_WDATA> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_SF_CB_WDATACONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_CB_MF_ARADDR> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_CB_MF_ARADDRCONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_CB_MF_AWADDR> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_CB_MF_AWADDRCONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_CB_MF_BRESP> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_CB_MF_RDATA> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_CB_MF_RDATACONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_CB_MF_WDATA> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_CB_MF_WDATACONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_MF_MC_ARADDR> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_MF_MC_ARADDRCONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_MF_MC_AWADDR> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_MF_MC_AWADDRCONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_MF_MC_BRESP> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_MF_MC_RDATA> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_MF_MC_RDATACONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_MF_MC_WDATA> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_MF_MC_WDATACONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_MC_MP_ARADDR> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_MC_MP_ARADDRCONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_MC_MP_AWADDR> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_MC_MP_AWADDRCONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_MC_MP_BRESP> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_MC_MP_RDATA> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_MC_MP_RDATACONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_MC_MP_WDATA> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_MC_MP_WDATACONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_MP_MR_ARADDR> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_MP_MR_ARADDRCONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_MP_MR_AWADDR> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_MP_MR_AWADDRCONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_MP_MR_BRESP> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_MP_MR_RDATA> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_MP_MR_RDATACONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_MP_MR_WDATA> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_MP_MR_WDATACONTROL> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <IRQ> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <S_AXI_CTRL_AWREADY> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <S_AXI_CTRL_WREADY> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <S_AXI_CTRL_BVALID> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <S_AXI_CTRL_ARREADY> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <S_AXI_CTRL_RVALID> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <INTERCONNECT_ARESET_OUT_N> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_BID_ERROR> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 2830: Output port <DEBUG_RID_ERROR> of the instance <axi_interconnect_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 3038: Output port <hdmi_16_es_data> of the instance <axi_hdmi_tx_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 3038: Output port <hdmi_24_data> of the instance <axi_hdmi_tx_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 3038: Output port <hdmi_36_data> of the instance <axi_hdmi_tx_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 3038: Output port <hdmi_24_hsync> of the instance <axi_hdmi_tx_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 3038: Output port <hdmi_24_vsync> of the instance <axi_hdmi_tx_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 3038: Output port <hdmi_24_data_e> of the instance <axi_hdmi_tx_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 3038: Output port <hdmi_36_hsync> of the instance <axi_hdmi_tx_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 3038: Output port <hdmi_36_vsync> of the instance <axi_hdmi_tx_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 3038: Output port <hdmi_36_data_e> of the instance <axi_hdmi_tx_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 3084: Output port <S_AXIS_TREADY> of the instance <axi_spdif_tx_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 3124: Output port <Gpo> of the instance <axi_iic_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 3155: Output port <clk_1> of the instance <axi_clkgen_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 3182: Output port <CLKOUT1> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 3182: Output port <CLKOUT2> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 3182: Output port <CLKOUT3> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 3182: Output port <CLKOUT4> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 3182: Output port <CLKOUT5> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 3182: Output port <CLKOUT6> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 3182: Output port <CLKOUT7> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 3182: Output port <CLKOUT8> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 3182: Output port <CLKOUT9> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 3182: Output port <CLKOUT10> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 3182: Output port <CLKOUT11> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 3182: Output port <CLKOUT12> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 3182: Output port <CLKOUT13> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 3182: Output port <CLKOUT14> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 3182: Output port <CLKOUT15> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 3182: Output port <CLKFBOUT> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 3182: Output port <PSDONE> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 3182: Output port <LOCKED> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 3218: Output port <M_AXIS_TDATA> of the instance <axi_i2s_adi_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 3218: Output port <M_AXIS_TKEEP> of the instance <axi_i2s_adi_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 3218: Output port <S_AXIS_TREADY> of the instance <axi_i2s_adi_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 3218: Output port <M_AXIS_TVALID> of the instance <axi_i2s_adi_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 3218: Output port <M_AXIS_TLAST> of the instance <axi_i2s_adi_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/zynq_workspace/GRIP_DSEarchitectures/0_noHA/hdl/system.vhd" line 3292: Output port <Gpo> of the instance <axi_iic_1> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <axi_interconnect_1_S_ARLEN<7:4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <axi_interconnect_1_S_AWLEN<7:4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <system> synthesized.

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/system_processing_system7_0_wrapper.ngc>.
Reading core <../implementation/system_util_vector_logic_0_wrapper.ngc>.
Reading core <../implementation/system_axi_i2s_adi_0_wrapper.ngc>.
Reading core <../implementation/system_axi_interconnect_1_wrapper.ngc>.
Reading core <../implementation/system_axi_interconnect_2_wrapper.ngc>.
Reading core <../implementation/system_axi_spdif_tx_0_wrapper.ngc>.
Reading core <../implementation/system_axi_clkgen_0_wrapper.ngc>.
Reading core <../implementation/system_clock_generator_0_wrapper.ngc>.
Reading core <../implementation/system_axi_vdma_0_wrapper.ngc>.
Reading core <../implementation/system_axi_hdmi_tx_0_wrapper.ngc>.
Reading core <../implementation/system_axi_iic_0_wrapper.ngc>.
Reading core <../implementation/system_axi_iic_1_wrapper.ngc>.
Reading core <../implementation/system_util_i2c_mixer_0_wrapper.ngc>.
Loading core <system_processing_system7_0_wrapper> for timing and area information for instance <processing_system7_0>.
Loading core <system_util_vector_logic_0_wrapper> for timing and area information for instance <util_vector_logic_0>.
Loading core <system_axi_i2s_adi_0_wrapper> for timing and area information for instance <axi_i2s_adi_0>.
Loading core <system_axi_interconnect_1_wrapper> for timing and area information for instance <axi_interconnect_1>.
Loading core <system_axi_interconnect_2_wrapper> for timing and area information for instance <axi_interconnect_2>.
Loading core <system_axi_spdif_tx_0_wrapper> for timing and area information for instance <axi_spdif_tx_0>.
Loading core <system_axi_clkgen_0_wrapper> for timing and area information for instance <axi_clkgen_0>.
Loading core <system_clock_generator_0_wrapper> for timing and area information for instance <clock_generator_0>.
Loading core <system_axi_vdma_0_wrapper> for timing and area information for instance <axi_vdma_0>.
Loading core <system_axi_hdmi_tx_0_wrapper> for timing and area information for instance <axi_hdmi_tx_0>.
Loading core <system_axi_iic_0_wrapper> for timing and area information for instance <axi_iic_0>.
Loading core <system_axi_iic_1_wrapper> for timing and area information for instance <axi_iic_1>.
Loading core <system_util_i2c_mixer_0_wrapper> for timing and area information for instance <util_i2c_mixer_0>.

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

WARNING:Xst:528 - Multi-source in Unit <system_processing_system7_0_wrapper> on signal <PS_SRSTB>; this signal is connected to multiple drivers.
Drivers are: 
   Primary input port <processing_system7_0_PS_SRSTB>
   Output port PS7:PSSRSTB of instance <processing_system7_0/processing_system7_0/PS7_i>

WARNING:Xst:528 - Multi-source in Unit <system_processing_system7_0_wrapper> on signal <PS_CLK>; this signal is connected to multiple drivers.
Drivers are: 
   Primary input port <processing_system7_0_PS_CLK>
   Output port PS7:PSCLK of instance <processing_system7_0/processing_system7_0/PS7_i>

WARNING:Xst:528 - Multi-source in Unit <system_processing_system7_0_wrapper> on signal <PS_PORB>; this signal is connected to multiple drivers.
Drivers are: 
   Primary input port <processing_system7_0_PS_PORB>
   Output port PS7:PSPORB of instance <processing_system7_0/processing_system7_0/PS7_i>

Optimizing unit <system> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block system, actual ratio is 7.
INFO:Xst:2260 - The FF/Latch <axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw> in Unit <axi_interconnect_1> is equivalent to the following FF/Latch : <axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i> in Unit <axi_interconnect_1> is equivalent to the following FF/Latch : <axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <axi_clkgen_0/i_up_axi/up_addr_4> in Unit <axi_clkgen_0> is equivalent to the following FF/Latch : <axi_clkgen_0/i_up_axi/up_addr_4_1> 
INFO:Xst:2260 - The FF/Latch <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i> in Unit <axi_vdma_0> is equivalent to the following FF/Latch : <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw> in Unit <axi_interconnect_1> is equivalent to the following FF/Latch : <axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i> in Unit <axi_interconnect_1> is equivalent to the following FF/Latch : <axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <axi_clkgen_0/i_up_axi/up_addr_4> in Unit <axi_clkgen_0> is equivalent to the following FF/Latch : <axi_clkgen_0/i_up_axi/up_addr_4_1> 
INFO:Xst:2260 - The FF/Latch <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i> in Unit <axi_vdma_0> is equivalent to the following FF/Latch : <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 8245
#      GND                         : 19
#      INV                         : 311
#      LUT1                        : 232
#      LUT2                        : 987
#      LUT3                        : 1030
#      LUT4                        : 908
#      LUT5                        : 787
#      LUT6                        : 1324
#      MUXCY                       : 1360
#      MUXCY_L                     : 39
#      MUXF7                       : 80
#      VCC                         : 13
#      XORCY                       : 1155
# FlipFlops/Latches                : 5023
#      FD                          : 1031
#      FDC                         : 169
#      FDCE                        : 548
#      FDE                         : 788
#      FDP                         : 43
#      FDPE                        : 1
#      FDR                         : 626
#      FDRE                        : 1723
#      FDS                         : 76
#      FDSE                        : 17
#      ODDR                        : 1
# RAMS                             : 23
#      RAM32M                      : 17
#      RAM32X1D                    : 3
#      RAMB36E1                    : 3
# Shift Registers                  : 416
#      SRL16E                      : 36
#      SRLC16E                     : 380
# Clock Buffers                    : 7
#      BUFG                        : 7
# IO Buffers                       : 76
#      IBUF                        : 10
#      IOBUF                       : 38
#      OBUF                        : 28
# Others                           : 3
#      MMCME2_ADV                  : 2
#      PS7                         : 1

Device utilization summary:
---------------------------

Selected Device : 7z020clg484-1 


Slice Logic Utilization: 
 Number of Slice Registers:            5023  out of  106400     4%  
 Number of Slice LUTs:                 6069  out of  53200    11%  
    Number used as Logic:              5579  out of  53200    10%  
    Number used as Memory:              490  out of  17400     2%  
       Number used as RAM:               74
       Number used as SRL:              416

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   8291
   Number with an unused Flip Flop:    3268  out of   8291    39%  
   Number with an unused LUT:          2222  out of   8291    26%  
   Number of fully used LUT-FF pairs:  2801  out of   8291    33%  
   Number of unique control sets:       323

IO Utilization: 
 Number of IOs:                         205
 Number of bonded IOBs:                  76  out of    200    38%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                3  out of    140     2%  
    Number using Block RAM only:          3
 Number of BUFG/BUFGCTRLs:                7  out of     32    21%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------+------------------------+-------+
Clock Signal                                                    | Clock buffer(FF name)  | Load  |
----------------------------------------------------------------+------------------------+-------+
processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>| BUFG                   | 3890  |
clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0           | BUFG                   | 24    |
axi_clkgen_0/axi_clkgen_0/i_mmcm_drp/mmcm_clk_0_s               | BUFG                   | 1548  |
----------------------------------------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | Buffer(FF name)                                                                                                                                                                                                                                                                                                                                                     | Load  |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
axi_hdmi_tx_0/axi_hdmi_tx_0/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_4_s<19>(axi_hdmi_tx_0/XST_VCC:P)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | NONE(axi_hdmi_tx_0/axi_hdmi_tx_0/i_tx_core/i_mem/Mram_m_ram)                                                                                                                                                                                                                                                                                                        | 62    |
axi_hdmi_tx_0/s_axi_rresp<0>(axi_hdmi_tx_0/XST_GND:G)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | NONE(axi_hdmi_tx_0/axi_hdmi_tx_0/i_tx_core/i_mem/Mram_m_ram)                                                                                                                                                                                                                                                                                                        | 36    |
axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)                                                            | NONE(axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram)                              | 2     |
axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)| NONE(axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram)| 2     |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 5.130ns (Maximum Frequency: 194.942MHz)
   Minimum input arrival time before clock: 3.323ns
   Maximum output required time after clock: 4.476ns
   Maximum combinational path delay: 1.042ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>'
  Clock period: 5.130ns (frequency: 194.942MHz)
  Total number of paths / destination ports: 102990 / 9668
-------------------------------------------------------------------------
Delay:               5.130ns (Levels of Logic = 7)
  Source:            axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Destination:       axi_iic_1/axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_7 (FF)
  Source Clock:      processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0> rising
  Destination Clock: processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0> rising

  Data Path: axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i to axi_iic_1/axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             79   0.282   0.648  axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i)
     LUT2:I0->O            8   0.053   0.785  axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/M_ARVALID1 (axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_arvalid)
     LUT6:I0->O           22   0.053   0.738  axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[6].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1 (M_AXI_ARVALID<6>)
     end scope: 'axi_interconnect_1:M_AXI_ARVALID<6>'
     begin scope: 'axi_iic_1:S_AXI_ARVALID'
     LUT3:I0->O           52   0.053   0.896  axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Mmux_bus2ip_addr_i41 (axi_iic_1/X_IIC/Bus2IIC_Addr<5>)
     LUT6:I0->O           15   0.053   0.727  axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS121 (axi_iic_1/X_IIC/REG_INTERFACE_I/Mmux_IIC2Bus_Data1041)
     LUT5:I1->O            1   0.053   0.725  axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_Data<0>2 (axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_Data<0>2)
     LUT6:I1->O            1   0.053   0.000  axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_Data<0>8 (axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_Data<31>)
     FDRE:D                    0.011          axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0
    ----------------------------------------
    Total                      5.130ns (0.611ns logic, 4.519ns route)
                                       (11.9% logic, 88.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0'
  Clock period: 1.463ns (frequency: 683.527MHz)
  Total number of paths / destination ports: 48 / 34
-------------------------------------------------------------------------
Delay:               1.463ns (Levels of Logic = 1)
  Source:            axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/rd_addr_0 (FF)
  Destination:       axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/out_data_4 (FF)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0 rising
  Destination Clock: clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0 rising

  Data Path: axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/rd_addr_0 to axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/out_data_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.282   0.426  axi_i2s_adi_0/ctrl/tx_sync/rd_addr_0 (axi_i2s_adi_0/ctrl/tx_sync/rd_addr<0>)
     RAM32M:ADDRA0->DOA1    1   0.345   0.399  axi_i2s_adi_0/ctrl/tx_sync/Mram_fifo (axi_i2s_adi_0/ctrl/tx_sync/_n0043<1>)
     FDE:D                     0.011          axi_i2s_adi_0/ctrl/tx_sync/out_data_1
    ----------------------------------------
    Total                      1.463ns (0.638ns logic, 0.825ns route)
                                       (43.6% logic, 56.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'axi_clkgen_0/axi_clkgen_0/i_mmcm_drp/mmcm_clk_0_s'
  Clock period: 3.605ns (frequency: 277.428MHz)
  Total number of paths / destination ports: 41085 / 1815
-------------------------------------------------------------------------
Delay:               3.605ns (Levels of Logic = 18)
  Source:            axi_hdmi_tx_0/axi_hdmi_tx_0/i_up/hdmi_hl_width_0 (FF)
  Destination:       axi_hdmi_tx_0/axi_hdmi_tx_0/i_tx_core/hdmi_hs_count_15 (FF)
  Source Clock:      axi_clkgen_0/axi_clkgen_0/i_mmcm_drp/mmcm_clk_0_s rising
  Destination Clock: axi_clkgen_0/axi_clkgen_0/i_mmcm_drp/mmcm_clk_0_s rising

  Data Path: axi_hdmi_tx_0/axi_hdmi_tx_0/i_up/hdmi_hl_width_0 to axi_hdmi_tx_0/axi_hdmi_tx_0/i_tx_core/hdmi_hs_count_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.282   0.413  axi_hdmi_tx_0/i_up/hdmi_hl_width_0 (axi_hdmi_tx_0/i_up/hdmi_hl_width<0>)
     LUT1:I0->O            1   0.053   0.000  axi_hdmi_tx_0/i_tx_core/Msub_hdmi_hl_width_s_cy<0>_rt (axi_hdmi_tx_0/i_tx_core/Msub_hdmi_hl_width_s_cy<0>_rt)
     MUXCY:S->O            1   0.291   0.000  axi_hdmi_tx_0/i_tx_core/Msub_hdmi_hl_width_s_cy<0> (axi_hdmi_tx_0/i_tx_core/Msub_hdmi_hl_width_s_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  axi_hdmi_tx_0/i_tx_core/Msub_hdmi_hl_width_s_cy<1> (axi_hdmi_tx_0/i_tx_core/Msub_hdmi_hl_width_s_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  axi_hdmi_tx_0/i_tx_core/Msub_hdmi_hl_width_s_cy<2> (axi_hdmi_tx_0/i_tx_core/Msub_hdmi_hl_width_s_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  axi_hdmi_tx_0/i_tx_core/Msub_hdmi_hl_width_s_cy<3> (axi_hdmi_tx_0/i_tx_core/Msub_hdmi_hl_width_s_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  axi_hdmi_tx_0/i_tx_core/Msub_hdmi_hl_width_s_cy<4> (axi_hdmi_tx_0/i_tx_core/Msub_hdmi_hl_width_s_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  axi_hdmi_tx_0/i_tx_core/Msub_hdmi_hl_width_s_cy<5> (axi_hdmi_tx_0/i_tx_core/Msub_hdmi_hl_width_s_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  axi_hdmi_tx_0/i_tx_core/Msub_hdmi_hl_width_s_cy<6> (axi_hdmi_tx_0/i_tx_core/Msub_hdmi_hl_width_s_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  axi_hdmi_tx_0/i_tx_core/Msub_hdmi_hl_width_s_cy<7> (axi_hdmi_tx_0/i_tx_core/Msub_hdmi_hl_width_s_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  axi_hdmi_tx_0/i_tx_core/Msub_hdmi_hl_width_s_cy<8> (axi_hdmi_tx_0/i_tx_core/Msub_hdmi_hl_width_s_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  axi_hdmi_tx_0/i_tx_core/Msub_hdmi_hl_width_s_cy<9> (axi_hdmi_tx_0/i_tx_core/Msub_hdmi_hl_width_s_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  axi_hdmi_tx_0/i_tx_core/Msub_hdmi_hl_width_s_cy<10> (axi_hdmi_tx_0/i_tx_core/Msub_hdmi_hl_width_s_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  axi_hdmi_tx_0/i_tx_core/Msub_hdmi_hl_width_s_cy<11> (axi_hdmi_tx_0/i_tx_core/Msub_hdmi_hl_width_s_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  axi_hdmi_tx_0/i_tx_core/Msub_hdmi_hl_width_s_cy<12> (axi_hdmi_tx_0/i_tx_core/Msub_hdmi_hl_width_s_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  axi_hdmi_tx_0/i_tx_core/Msub_hdmi_hl_width_s_cy<13> (axi_hdmi_tx_0/i_tx_core/Msub_hdmi_hl_width_s_cy<13>)
     XORCY:CI->O           2   0.320   0.641  axi_hdmi_tx_0/i_tx_core/Msub_hdmi_hl_width_s_xor<14> (axi_hdmi_tx_0/i_tx_core/hdmi_hl_width_s<14>)
     LUT4:I0->O            1   0.053   0.000  axi_hdmi_tx_0/i_tx_core/Mcompar_n0008_lut<7> (axi_hdmi_tx_0/i_tx_core/Mcompar_n0008_lut<7>)
     MUXCY:S->O           32   0.480   0.552  axi_hdmi_tx_0/i_tx_core/Mcompar_n0008_cy<7> (axi_hdmi_tx_0/i_tx_core/Mcompar_n0008_cy<7>)
     FDR:R                     0.325          axi_hdmi_tx_0/i_tx_core/hdmi_hs_count_0
    ----------------------------------------
    Total                      3.605ns (1.999ns logic, 1.606ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>'
  Total number of paths / destination ports: 1899 / 1463
-------------------------------------------------------------------------
Offset:              3.323ns (Levels of Logic = 7)
  Source:            processing_system7_0/processing_system7_0/PS7_i:MAXIGP0WVALID (PAD)
  Destination:       axi_hdmi_tx_0/axi_hdmi_tx_0/i_up_axi/up_axi_access (FF)
  Destination Clock: processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0> rising

  Data Path: processing_system7_0/processing_system7_0/PS7_i:MAXIGP0WVALID to axi_hdmi_tx_0/axi_hdmi_tx_0/i_up_axi/up_axi_access
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PS7:MAXIGP0WVALID     11   0.000   0.000  processing_system7_0/PS7_i (M_AXI_GP0_WVALID)
     end scope: 'processing_system7_0:M_AXI_GP0_WVALID'
     begin scope: 'axi_interconnect_1:S_AXI_WVALID<0>'
     LUT5:I4->O            2   0.053   0.419  axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/M_AXI_WVALID1 (M_AXI_WVALID<1>)
     end scope: 'axi_interconnect_1:M_AXI_WVALID<1>'
     begin scope: 'axi_hdmi_tx_0:s_axi_wvalid'
     LUT6:I5->O            1   0.053   0.739  axi_hdmi_tx_0/i_up_axi/Mmux_up_axi_wr_s11 (axi_hdmi_tx_0/i_up_axi/Mmux_up_axi_wr_s1)
     LUT6:I0->O           33   0.053   0.566  axi_hdmi_tx_0/i_up_axi/Mmux_up_axi_wr_s12 (axi_hdmi_tx_0/i_up_axi/Mmux_up_axi_wr_s11)
     LUT5:I4->O           19   0.053   0.844  axi_hdmi_tx_0/i_up_axi/Mmux_up_axi_wr_s14 (axi_hdmi_tx_0/i_up_axi/up_axi_wr_s)
     LUT6:I1->O            1   0.053   0.000  axi_hdmi_tx_0/i_up_axi/up_axi_access_rstpot (axi_hdmi_tx_0/i_up_axi/up_axi_access_rstpot)
     FDC:D                     0.011          axi_hdmi_tx_0/i_up_axi/up_axi_access
    ----------------------------------------
    Total                      3.323ns (0.755ns logic, 2.568ns route)
                                       (22.7% logic, 77.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.410ns (Levels of Logic = 2)
  Source:            axi_i2s_adi_0_SDATA_I_pin (PAD)
  Destination:       axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_sync_fifo_in_4 (FF)
  Destination Clock: clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0 rising

  Data Path: axi_i2s_adi_0_SDATA_I_pin to axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_sync_fifo_in_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.000   0.399  axi_i2s_adi_0_SDATA_I_pin_IBUF (axi_i2s_adi_0_SDATA_I_pin_IBUF)
     begin scope: 'axi_i2s_adi_0:SDATA_I<0>'
     FDE:D                     0.011          axi_i2s_adi_0/ctrl/rx_sync_fifo_in_4
    ----------------------------------------
    Total                      0.410ns (0.011ns logic, 0.399ns route)
                                       (2.7% logic, 97.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'axi_clkgen_0/axi_clkgen_0/i_mmcm_drp/mmcm_clk_0_s'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              1.006ns (Levels of Logic = 2)
  Source:            axi_hdmi_tx_0/axi_hdmi_tx_0/i_clk_oddr (FF)
  Destination:       hdmi_clk (PAD)
  Source Clock:      axi_clkgen_0/axi_clkgen_0/i_mmcm_drp/mmcm_clk_0_s rising

  Data Path: axi_hdmi_tx_0/axi_hdmi_tx_0/i_clk_oddr to hdmi_clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.607   0.399  axi_hdmi_tx_0/i_clk_oddr (hdmi_out_clk)
     end scope: 'axi_hdmi_tx_0:hdmi_out_clk'
     OBUF:I->O                 0.000          hdmi_clk_OBUF (hdmi_clk)
    ----------------------------------------
    Total                      1.006ns (0.607ns logic, 0.399ns route)
                                       (60.3% logic, 39.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>'
  Total number of paths / destination ports: 2526 / 166
-------------------------------------------------------------------------
Offset:              4.476ns (Levels of Logic = 8)
  Source:            axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_5 (FF)
  Destination:       processing_system7_0/processing_system7_0/PS7_i:MAXIGP0RDATA30 (PAD)
  Source Clock:      processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0> rising

  Data Path: axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_5 to processing_system7_0/processing_system7_0/PS7_i:MAXIGP0RDATA30
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            22   0.282   0.771  axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_5 (axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured<5>)
     LUT4:I0->O           26   0.053   0.786  axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_21_o_read_addr[7]_equal_10_o<7>11 (axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_21_o_read_addr[7]_equal_10_o<7>1)
     LUT4:I0->O           22   0.053   0.861  axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_21_o_read_addr[7]_equal_3_o<7>11 (axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_21_o_read_addr[7]_equal_3_o<7>1)
     LUT6:I1->O            1   0.053   0.485  axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/Mmux_ip2axi_rddata_captured93 (axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/Mmux_ip2axi_rddata_captured92)
     LUT5:I3->O            1   0.053   0.413  axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/Mmux_ip2axi_rddata_captured95 (s_axi_lite_rdata<17>)
     end scope: 'axi_vdma_0:s_axi_lite_rdata<17>'
     begin scope: 'axi_interconnect_1:M_AXI_RDATA<17>'
     LUT6:I5->O            1   0.053   0.000  axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_rmesg_mux_inst/gen_fpga.l<20>1 (axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_rmesg_mux_inst/gen_fpga.l<20>)
     MUXF7:I0->O           1   0.214   0.399  axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_rmesg_mux_inst/gen_fpga.gen_mux_5_8[20].mux_s2_inst (DEBUG_SF_CB_RDATA<17>)
     end scope: 'axi_interconnect_1:S_AXI_RDATA<17>'
     begin scope: 'processing_system7_0:M_AXI_GP0_RDATA<17>'
    PS7:MAXIGP0RDATA17         0.000          processing_system7_0/PS7_i
    ----------------------------------------
    Total                      4.476ns (0.761ns logic, 3.715ns route)
                                       (17.0% logic, 83.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              0.681ns (Levels of Logic = 2)
  Source:            axi_spdif_tx_0/axi_spdif_tx_0/TENC/spdif_tx_o (FF)
  Destination:       hdmi_spdif (PAD)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0 rising

  Data Path: axi_spdif_tx_0/axi_spdif_tx_0/TENC/spdif_tx_o to hdmi_spdif
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.282   0.399  axi_spdif_tx_0/TENC/spdif_tx_o (spdif_tx_o)
     end scope: 'axi_spdif_tx_0:spdif_tx_o'
     OBUF:I->O                 0.000          hdmi_spdif_OBUF (hdmi_spdif)
    ----------------------------------------
    Total                      0.681ns (0.282ns logic, 0.399ns route)
                                       (41.4% logic, 58.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 235 / 203
-------------------------------------------------------------------------
Delay:               1.042ns (Levels of Logic = 3)
  Source:            processing_system7_0/processing_system7_0/PS7_i:SAXIHP0BVALID (PAD)
  Destination:       processing_system7_0/processing_system7_0/PS7_i:SAXIHP0BREADY (PAD)

  Data Path: processing_system7_0/processing_system7_0/PS7_i:SAXIHP0BVALID to processing_system7_0/processing_system7_0/PS7_i:SAXIHP0BREADY
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PS7:SAXIHP0BVALID     10   0.000   0.000  processing_system7_0/PS7_i (S_AXI_HP0_BVALID)
     end scope: 'processing_system7_0:S_AXI_HP0_BVALID'
     begin scope: 'axi_interconnect_2:M_AXI_BVALID<0>'
     LUT2:I0->O            8   0.053   0.445  axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT.write_resp_inst/M_AXI_BREADY_I1 (DEBUG_MP_MR_BRESP<1>)
     end scope: 'axi_interconnect_2:M_AXI_BREADY<0>'
     begin scope: 'processing_system7_0:S_AXI_HP0_BREADY'
    PS7:SAXIHP0BREADY          0.000          processing_system7_0/PS7_i
    ----------------------------------------
    Total                      1.042ns (0.597ns logic, 0.445ns route)
                                       (57.3% logic, 42.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock axi_clkgen_0/axi_clkgen_0/i_mmcm_drp/mmcm_clk_0_s
----------------------------------------------------------------+---------+---------+---------+---------+
                                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------+---------+---------+---------+---------+
axi_clkgen_0/axi_clkgen_0/i_mmcm_drp/mmcm_clk_0_s               |    3.605|         |         |         |
processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>|    1.492|         |         |         |
----------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0
----------------------------------------------------------------+---------+---------+---------+---------+
                                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------+---------+---------+---------+---------+
clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0           |    1.463|         |         |         |
processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>|    2.078|         |         |         |
----------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>
----------------------------------------------------------------+---------+---------+---------+---------+
                                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------+---------+---------+---------+---------+
axi_clkgen_0/axi_clkgen_0/i_mmcm_drp/mmcm_clk_0_s               |    0.698|         |         |         |
clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0           |    2.078|         |         |         |
processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>|    5.130|         |         |         |
----------------------------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 23.00 secs
Total CPU time to Xst completion: 21.99 secs
 
--> 


Total memory usage is 555668 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   10 (   0 filtered)
Number of infos    :  629 (   0 filtered)

