# Active SVF file ../../DFT/SYS_TOP_DFT.svf
#-----------------------------------------------------------------------------
# This file is automatically generated by Design Compiler
# Filename  : /home/IC/Projects/System/Backend/DFT/SYS_TOP_DFT.svf
# Timestamp : Wed Oct 23 22:54:09 2024
# DC Version: K-2015.06 (built May 28, 2015)
#-----------------------------------------------------------------------------

guide


guide_environment \
  { { dc_product_version K-2015.06 } \
    { dc_product_build_date { May 28, 2015 } } \
    { bus_dimension_separator_style ][ } \
    { bus_extraction_style %s\[%d:%d\] } \
    { bus_multiple_separator_style , } \
    { bus_naming_style %s[%d] } \
    { bus_range_separator_style : } \
    { dc_allow_rtl_pg false } \
    { hdlin_allow_4state_parameters TRUE } \
    { hdlin_enable_hier_naming FALSE } \
    { hdlin_enable_upf_compatible_naming FALSE } \
    { hdlin_generate_naming_style %s_%d } \
    { hdlin_generate_separator_style _ } \
    { hdlin_infer_enumerated_types FALSE } \
    { hdlin_optimize_enum_types FALSE } \
    { hdlin_preserve_sequential none } \
    { hdlin_sverilog_std 2012 } \
    { hdlin_sv_packages enable } \
    { hdlin_sv_union_member_naming FALSE } \
    { hdlin_vhdl_std 2008 } \
    { hdlin_vrlg_std 2005 } \
    { hdlin_while_loop_iterations 4096 } \
    { link_portname_allow_period_to_match_underscore false } \
    { port_complement_naming_style %s_BAR } \
    { simplified_verification_mode FALSE } \
    { template_naming_style %s_%p } \
    { template_parameter_style %s%d } \
    { template_separator_style _ } \
    { upf_iso_filter_elements_with_applies_to ENABLE } \
    { upf_isols_allow_instances_in_elements true } \
    { link_library { * scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db } } \
    { target_library { scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db } } \
    { search_path { . /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System//RTL/ALU /home/IC/Projects/System//RTL/MUX /home/IC/Projects/System//RTL/ASYNC_FIFO /home/IC/Projects/System//RTL/Clock_Divider /home/IC/Projects/System//RTL/Clock_Gating /home/IC/Projects/System//RTL/DATA_SYNC /home/IC/Projects/System//RTL/RegFile /home/IC/Projects/System//RTL/PULSE_GEN /home/IC/Projects/System//RTL/RST_SYNC /home/IC/Projects/System//RTL/SYS_CTRL /home/IC/Projects/System//RTL/CLKDIV_MUX /home/IC/Projects/System//RTL/UART/UART_RX /home/IC/Projects/System//RTL/UART/UART_TX /home/IC/Projects/System//RTL/UART/UART_TOP /home/IC/Projects/System//RTL/Top_DFT } } \
    { synopsys_root /opt/Synopsys/Synplify2015 } \
    { cwd /home/IC/Projects/System/Backend/DFT } \
    { analyze { -format verilog -library WORK mux2X1.v } } \
    { analyze { -format verilog -library WORK ALU.v } } \
    { analyze { -format verilog -library WORK DF_SYNC.v } } \
    { analyze { -format verilog -library WORK FIFO_MEM_CNTRL.v } } \
    { analyze { -format verilog -library WORK FIFO_RD.v } } \
    { analyze { -format verilog -library WORK FIFO_WR.v } } \
    { analyze { -format verilog -library WORK FIFO_TOP.v } } \
    { analyze { -format verilog -library WORK CLK_DIV_MUX.v } } \
    { analyze { -format verilog -library WORK ClkDiv.v } } \
    { analyze { -format verilog -library WORK CLK_GATE.v } } \
    { analyze { -format verilog -library WORK Data_Sync.v } } \
    { analyze { -format verilog -library WORK register.v } } \
    { analyze { -format verilog -library WORK PULSE_GEN.v } } \
    { analyze { -format verilog -library WORK RST_SYNC.v } } \
    { analyze { -format sverilog -library WORK SYS_CTRL.sv } } \
    { analyze { -format verilog -library WORK data_sampling.v } } \
    { analyze { -format verilog -library WORK deserializer.v } } \
    { analyze { -format verilog -library WORK edge_bit_counter.v } } \
    { analyze { -format sverilog -library WORK FSM.sv } } \
    { analyze { -format verilog -library WORK parity_check.v } } \
    { analyze { -format verilog -library WORK stop_check.v } } \
    { analyze { -format verilog -library WORK strt_check.v } } \
    { analyze { -format verilog -library WORK UART_RX.v } } \
    { analyze { -format sverilog -library WORK fsm.sv } } \
    { analyze { -format verilog -library WORK MUX.v } } \
    { analyze { -format verilog -library WORK parityCalc.v } } \
    { analyze { -format verilog -library WORK serializer.v } } \
    { analyze { -format verilog -library WORK UART_TX.v } } \
    { analyze { -format verilog -library WORK UART_TOP.v } } \
    { analyze { -format verilog -library WORK SYS_TOP_DFT.v } } } 

guide_instance_map \
  -design { SYS_TOP_DFT } \
  -instance { mux_uart } \
  -linked { mux2X1 } 

guide_instance_map \
  -design { SYS_TOP_DFT } \
  -instance { RST_SYNC_BLOCK_U1 } \
  -linked { RST_SYNC } 

guide_instance_map \
  -design { SYS_TOP_DFT } \
  -instance { Data_Sync_BLOCK } \
  -linked { Data_Sync } 

guide_instance_map \
  -design { SYS_TOP_DFT } \
  -instance { FIFO_BLOCK } \
  -linked { FIFO_TOP } 

guide_instance_map \
  -design { SYS_TOP_DFT } \
  -instance { PULSE_GEN_BLOCK } \
  -linked { PULSE_GEN } 

guide_instance_map \
  -design { SYS_TOP_DFT } \
  -instance { ClkDiv_TX_BLOCK } \
  -linked { ClkDiv } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Projects/System//RTL/Clock_Divider/ClkDiv.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { SYS_TOP_DFT } \
  -instance { CLKDIV_MUX_BLOCK } \
  -linked { CLKDIV_MUX } 

guide_instance_map \
  -design { SYS_TOP_DFT } \
  -instance { UART_TOP_BLOCK } \
  -linked { UART_TOP } 

guide_instance_map \
  -design { SYS_TOP_DFT } \
  -instance { SYS_CTRL_BLOCK } \
  -linked { SYS_CTRL } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Projects/System//RTL/SYS_CTRL/SYS_CTRL.sv 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { SYS_TOP_DFT } \
  -instance { register_BLOCK } \
  -linked { register } 

guide_instance_map \
  -design { SYS_TOP_DFT } \
  -instance { ALU_BLOCK } \
  -linked { ALU } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Projects/System//RTL/ALU/ALU.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { SYS_TOP_DFT } \
  -instance { CLK_GATE_BLOCK } \
  -linked { CLK_GATE } 

guide_instance_map \
  -design { FIFO_TOP } \
  -instance { FIFO_MEM_CNTRL_BLOCK } \
  -linked { FIFO_MEM_CNTRL } 

guide_instance_map \
  -design { FIFO_TOP } \
  -instance { FIFO_WR_BLOCK } \
  -linked { FIFO_WR } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Projects/System//RTL/ASYNC_FIFO/FIFO_WR.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { FIFO_TOP } \
  -instance { FIFO_RD_BLOCK } \
  -linked { FIFO_RD } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Projects/System//RTL/ASYNC_FIFO/FIFO_RD.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { FIFO_TOP } \
  -instance { DF_SYNC_U0 } \
  -linked { DF_SYNC } 

guide_instance_map \
  -design { UART_TOP } \
  -instance { UART_TX_BLOCK } \
  -linked { UART_TX } 

guide_instance_map \
  -design { UART_TOP } \
  -instance { UART_RX_BLOCK } \
  -linked { UART_RX } 

guide_instance_map \
  -design { UART_TX } \
  -instance { fsm_block } \
  -linked { fsm } 

guide_instance_map \
  -design { UART_TX } \
  -instance { serializer_block } \
  -linked { serializer } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Projects/System//RTL/UART/UART_TX/serializer.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { UART_TX } \
  -instance { parityCalc_block } \
  -linked { parityCalc } 

guide_instance_map \
  -design { UART_TX } \
  -instance { MUX_block } \
  -linked { MUX } 

guide_instance_map \
  -design { UART_RX } \
  -instance { FSM_BLOCK } \
  -linked { FSM } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Projects/System//RTL/UART/UART_RX/FSM.sv 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { UART_RX } \
  -instance { data_sampling_BLOCK } \
  -linked { data_sampling } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Projects/System//RTL/UART/UART_RX/data_sampling.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { UART_RX } \
  -instance { parity_check_BLOCK } \
  -linked { parity_check } 

guide_instance_map \
  -design { UART_RX } \
  -instance { strt_check_BLOCK } \
  -linked { strt_check } 

guide_instance_map \
  -design { UART_RX } \
  -instance { stop_check_BLOCK } \
  -linked { stop_check } 

guide_instance_map \
  -design { UART_RX } \
  -instance { edge_bit_counter_BLOCK } \
  -linked { edge_bit_counter } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Projects/System//RTL/UART/UART_RX/edge_bit_counter.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { UART_RX } \
  -instance { deserializer_BLOCK } \
  -linked { deserializer } 

guide_environment \
  { { elaborate { -library WORK SYS_TOP_DFT } } \
    { current_design SYS_TOP_DFT } } 

guide_uniquify \
  -design { SYS_TOP_DFT } \
  { { ClkDiv_TX_BLOCK ClkDiv_0 } \
    { ClkDiv_RX_BLOCK ClkDiv_0 } \
    { mux_uart mux2X1_0 } \
    { mux_ref mux2X1_0 } \
    { mux_RST mux2X1_0 } \
    { mux_RST_SYNC_BLOCK_U1 mux2X1_0 } \
    { mux_RST_SYNC_BLOCK_U2 mux2X1_0 } \
    { mux_TX_CLK mux2X1_0 } \
    { mux_RX_CLK mux2X1_0 } \
    { FIFO_BLOCK/DF_SYNC_U0 DF_SYNC_0 } \
    { FIFO_BLOCK/DF_SYNC_U1 DF_SYNC_0 } \
    { RST_SYNC_BLOCK_U1 RST_SYNC_0 } \
    { RST_SYNC_BLOCK_U2 RST_SYNC_0 } } 

guide_transformation \
  -design { ALU } \
  -type { share } \
  -input { 8 src1 } \
  -input { 8 src2 } \
  -output { 1 src6 } \
  -output { 1 src5 } \
  -output { 1 src4 } \
  -pre_resource { { 1 } eq_64 = EQ { { src1 } { src2 } } } \
  -pre_resource { { 1 } gt_70 = UGT { { src1 } { src2 } } } \
  -pre_resource { { 1 } lt_76 = ULT { { src1 } { src2 } } } \
  -pre_assign { src6 = { eq_64.out.1 } } \
  -pre_assign { src5 = { gt_70.out.1 } } \
  -pre_assign { src4 = { lt_76.out.1 } } \
  -post_resource { { 1 0 1 0 1 0 } r69 = CMP6 { { src1 } { src2 } { 0 } } } \
  -post_assign { src6 = { r69.out.5 } } \
  -post_assign { src5 = { r69.out.3 } } \
  -post_assign { src4 = { r69.out.1 } } 

guide_transformation \
  -design { ALU } \
  -type { map } \
  -input { 8 src1 } \
  -input { 8 src2 } \
  -output { 9 src3 } \
  -pre_resource { { 9 } add_34 = UADD { { src1 ZERO 9 } { src2 ZERO 9 } } } \
  -pre_assign { src3 = { add_34.out.1 } } \
  -post_resource { { 9 } add_34 = ADD { { src1 ZERO 9 } { src2 ZERO 9 } } } \
  -post_assign { src3 = { add_34.out.1 } } 

guide_transformation \
  -design { ALU } \
  -type { map } \
  -input { 8 src1 } \
  -input { 8 src2 } \
  -output { 9 src9 } \
  -pre_resource { { 9 } sub_37 = USUB { { src1 ZERO 9 } { src2 ZERO 9 } } } \
  -pre_assign { src9 = { sub_37.out.1 } } \
  -post_resource { { 9 } sub_37 = SUB { { src1 ZERO 9 } { src2 ZERO 9 } } } \
  -post_assign { src9 = { sub_37.out.1 } } 

guide_transformation \
  -design { ALU } \
  -type { map } \
  -input { 8 src1 } \
  -input { 8 src2 } \
  -output { 16 src8 } \
  -pre_resource { { 16 } mult_40 = MULT_TC { { src1 } { src2 } { 0 } } } \
  -pre_assign { src8 = { mult_40.out.1 } } \
  -post_resource { { 16 } mult_40 = MULT_TC { { src1 } { src2 } { 0 } } } \
  -post_assign { src8 = { mult_40.out.1 } } 

guide_transformation \
  -design { ALU } \
  -type { map } \
  -input { 8 src1 } \
  -input { 8 src2 } \
  -output { 8 src7 } \
  -pre_resource { { 8 } div_43 = UDIV { { src1 } { src2 } } } \
  -pre_assign { src7 = { div_43.out.1 } } \
  -post_resource { { 8 } div_43 = UDIV { { src1 } { src2 } } } \
  -post_assign { src7 = { div_43.out.1 } } 

guide_transformation \
  -design { edge_bit_counter } \
  -type { map } \
  -input { 6 src86 } \
  -output { 6 src88 } \
  -pre_resource { { 6 } add_14 = UADD { { src86 } { `b000001 } } } \
  -pre_assign { src88 = { add_14.out.1 } } \
  -post_resource { { 6 } add_14 = ADD { { src86 } { `b000001 } } } \
  -post_assign { src88 = { add_14.out.1 } } 

guide_transformation \
  -design { edge_bit_counter } \
  -type { map } \
  -input { 6 src89 } \
  -input { 6 src88 } \
  -output { 1 src90 } \
  -pre_resource { { 1 } eq_14 = EQ { { src89 } { src88 } } } \
  -pre_assign { src90 = { eq_14.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_14 = CMP6 { { src89 } { src88 } { 0 } } } \
  -post_assign { src90 = { eq_14.out.5 } } 

guide_transformation \
  -design { edge_bit_counter } \
  -type { map } \
  -input { 3 src91 } \
  -output { 3 src92 } \
  -pre_resource { { 3 } add_16 = UADD { { src91 } { `b001 } } } \
  -pre_assign { src92 = { add_16.out.1 } } \
  -post_resource { { 3 } add_16 = ADD { { src91 } { `b001 } } } \
  -post_assign { src92 = { add_16.out.1 } } 

guide_transformation \
  -design { edge_bit_counter } \
  -type { map } \
  -input { 6 src86 } \
  -output { 6 src93 } \
  -pre_resource { { 6 } add_19 = UADD { { src86 } { `b000001 } } } \
  -pre_assign { src93 = { add_19.out.1 } } \
  -post_resource { { 6 } add_19 = ADD { { src86 } { `b000001 } } } \
  -post_assign { src93 = { add_19.out.1 } } 

guide_transformation \
  -design { data_sampling } \
  -type { map } \
  -input { 5 src108 } \
  -output { 6 src113 } \
  -pre_resource { { 6 } sub_11 = USUB { { src108 ZERO 6 } { `b000001 } } } \
  -pre_assign { src113 = { sub_11.out.1 } } \
  -post_resource { { 6 } sub_11 = SUB { { src108 ZERO 6 } { `b000001 } } } \
  -post_assign { src113 = { sub_11.out.1 } } 

guide_transformation \
  -design { data_sampling } \
  -type { map } \
  -input { 32 src115 } \
  -input { 6 src109 } \
  -output { 1 src116 } \
  -pre_resource { { 1 } eq_11 = EQ { { src115 } { src109 ZERO 32 } } } \
  -pre_assign { src116 = { eq_11.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_11 = CMP6 { { src115 } { src109 ZERO 32 } { 0 } } } \
  -post_assign { src116 = { eq_11.out.5 } } 

guide_transformation \
  -design { data_sampling } \
  -type { map } \
  -input { 5 src108 } \
  -input { 6 src109 } \
  -output { 1 src110 } \
  -pre_resource { { 1 } eq_12 = EQ { { src108 ZERO 6 } { src109 } } } \
  -pre_assign { src110 = { eq_12.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_12 = CMP6 { { src108 ZERO 6 } { src109 } { 0 } } } \
  -post_assign { src110 = { eq_12.out.5 } } 

guide_transformation \
  -design { data_sampling } \
  -type { map } \
  -input { 5 src108 } \
  -output { 6 src112 } \
  -pre_resource { { 6 } add_13 = UADD { { src108 ZERO 6 } { `b000001 } } } \
  -pre_assign { src112 = { add_13.out.1 } } \
  -post_resource { { 6 } add_13 = ADD { { src108 ZERO 6 } { `b000001 } } } \
  -post_assign { src112 = { add_13.out.1 } } 

guide_transformation \
  -design { data_sampling } \
  -type { map } \
  -input { 6 src112 } \
  -input { 6 src109 } \
  -output { 1 src114 } \
  -pre_resource { { 1 } eq_13 = EQ { { src112 } { src109 } } } \
  -pre_assign { src114 = { eq_13.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_13 = CMP6 { { src112 } { src109 } { 0 } } } \
  -post_assign { src114 = { eq_13.out.5 } } 

guide_transformation \
  -design { FSM } \
  -type { share } \
  -input { 6 src127 } \
  -output { 6 src129 } \
  -output { 6 src133 } \
  -output { 6 src132 } \
  -output { 6 src134 } \
  -pre_resource { { 6 } add_49 = UADD { { src127 } { `b000001 } } } \
  -pre_resource { { 6 } add_56 = UADD { { src127 } { `b000001 } } } \
  -pre_resource { { 6 } add_68 = UADD { { src127 } { `b000001 } } } \
  -pre_resource { { 6 } add_75 = UADD { { src127 } { `b000001 } } } \
  -pre_assign { src129 = { add_49.out.1 } } \
  -pre_assign { src133 = { add_56.out.1 } } \
  -pre_assign { src132 = { add_68.out.1 } } \
  -pre_assign { src134 = { add_75.out.1 } } \
  -post_resource { { 6 } r74 = ADD { { src127 } { `b000001 } } } \
  -post_assign { src129 = { r74.out.1 } } \
  -post_assign { src133 = { r74.out.1 } } \
  -post_assign { src132 = { r74.out.1 } } \
  -post_assign { src134 = { r74.out.1 } } 

guide_transformation \
  -design { FSM } \
  -type { share } \
  -input { 6 src129 } \
  -input { 6 src130 } \
  -output { 1 src131 } \
  -output { 1 src136 } \
  -output { 1 src135 } \
  -output { 1 src137 } \
  -pre_resource { { 1 } eq_49 = EQ { { src129 } { src130 } } } \
  -pre_resource { { 1 } eq_56_2 = EQ { { src129 } { src130 } } } \
  -pre_resource { { 1 } eq_68 = EQ { { src129 } { src130 } } } \
  -pre_resource { { 1 } eq_75 = EQ { { src129 } { src130 } } } \
  -pre_assign { src131 = { eq_49.out.1 } } \
  -pre_assign { src136 = { eq_56_2.out.1 } } \
  -pre_assign { src135 = { eq_68.out.1 } } \
  -pre_assign { src137 = { eq_75.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } r75 = CMP6 { { src129 } { src130 } { 0 } } } \
  -post_assign { src131 = { r75.out.5 } } \
  -post_assign { src136 = { r75.out.5 } } \
  -post_assign { src135 = { r75.out.5 } } \
  -post_assign { src137 = { r75.out.5 } } 

guide_transformation \
  -design { serializer } \
  -type { map } \
  -input { 4 src162 } \
  -output { 4 src164 } \
  -pre_resource { { 4 } add_29 = UADD { { src162 } { `b0001 } } } \
  -pre_assign { src164 = { add_29.out.1 } } \
  -post_resource { { 4 } add_29 = ADD { { src162 } { `b0001 } } } \
  -post_assign { src164 = { add_29.out.1 } } 

guide_transformation \
  -design { ClkDiv_0 } \
  -type { share } \
  -input { 5 src194 } \
  -input { 5 src192 } \
  -output { 1 src196 } \
  -output { 1 src195 } \
  -pre_resource { { 1 } eq_17 = EQ { { src194 } { src192 } } } \
  -pre_resource { { 1 } eq_18 = EQ { { src194 } { src192 } } } \
  -pre_assign { src196 = { eq_17.out.1 } } \
  -pre_assign { src195 = { eq_18.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } r65 = CMP6 { { src194 } { src192 } { 0 } } } \
  -post_assign { src196 = { r65.out.5 } } \
  -post_assign { src195 = { r65.out.5 } } 

guide_transformation \
  -design { ClkDiv_0 } \
  -type { map } \
  -input { 5 src190 } \
  -output { 5 src192 } \
  -pre_resource { { 5 } sub_16 = USUB { { src190 } { `b00001 } } } \
  -pre_assign { src192 = { sub_16.out.1 } } \
  -post_resource { { 5 } sub_16 = SUB { { src190 } { `b00001 } } } \
  -post_assign { src192 = { sub_16.out.1 } } 

guide_transformation \
  -design { ClkDiv_0 } \
  -type { map } \
  -input { 5 src192 } \
  -output { 6 src193 } \
  -pre_resource { { 6 } add_18 = UADD { { src192 ZERO 6 } { `b000001 } } } \
  -pre_assign { src193 = { add_18.out.1 } } \
  -post_resource { { 6 } add_18 = ADD { { src192 ZERO 6 } { `b000001 } } } \
  -post_assign { src193 = { add_18.out.1 } } 

guide_transformation \
  -design { ClkDiv_0 } \
  -type { map } \
  -input { 5 src194 } \
  -input { 6 src193 } \
  -output { 1 src197 } \
  -pre_resource { { 1 } eq_18_2 = EQ { { src194 ZERO 6 } { src193 } } } \
  -pre_assign { src197 = { eq_18_2.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_18_2 = CMP6 { { src194 ZERO 6 } { src193 } { 0 } } } \
  -post_assign { src197 = { eq_18_2.out.5 } } 

guide_transformation \
  -design { ClkDiv_0 } \
  -type { map } \
  -input { 5 src194 } \
  -output { 5 src198 } \
  -pre_resource { { 5 } add_46 = UADD { { src194 } { `b00001 } } } \
  -pre_assign { src198 = { add_46.out.1 } } \
  -post_resource { { 5 } add_46 = ADD { { src194 } { `b00001 } } } \
  -post_assign { src198 = { add_46.out.1 } } 

guide_transformation \
  -design { FIFO_RD } \
  -type { map } \
  -input { 4 src213 } \
  -output { 4 src215 } \
  -pre_resource { { 4 } add_18 = UADD { { src213 } { `b0001 } } } \
  -pre_assign { src215 = { add_18.out.1 } } \
  -post_resource { { 4 } add_18 = ADD { { src213 } { `b0001 } } } \
  -post_assign { src215 = { add_18.out.1 } } 

guide_transformation \
  -design { FIFO_RD } \
  -type { map } \
  -input { 4 src210 } \
  -input { 4 src211 } \
  -output { 1 src212 } \
  -pre_resource { { 1 } eq_30 = EQ { { src210 } { src211 } } } \
  -pre_assign { src212 = { eq_30.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_30 = CMP6 { { src210 } { src211 } { 0 } } } \
  -post_assign { src212 = { eq_30.out.5 } } 

guide_transformation \
  -design { FIFO_WR } \
  -type { map } \
  -input { 4 src219 } \
  -output { 4 src221 } \
  -pre_resource { { 4 } add_18 = UADD { { src219 } { `b0001 } } } \
  -pre_assign { src221 = { add_18.out.1 } } \
  -post_resource { { 4 } add_18 = ADD { { src219 } { `b0001 } } } \
  -post_assign { src221 = { add_18.out.1 } } 

guide_transformation \
  -design { FIFO_WR } \
  -type { map } \
  -input { 2 src216 } \
  -input { 2 src217 } \
  -output { 1 src218 } \
  -pre_resource { { 1 } eq_30 = EQ { { src216 } { src217 } } } \
  -pre_assign { src218 = { eq_30.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_30 = CMP6 { { src216 } { src217 } { 0 } } } \
  -post_assign { src218 = { eq_30.out.5 } } 

guide_uniquify \
  -design { SYS_TOP_DFT } \
  { { mux_RX_CLK mux2X1_1 } \
    { mux_TX_CLK mux2X1_2 } \
    { mux_RST_SYNC_BLOCK_U2 mux2X1_3 } \
    { mux_RST_SYNC_BLOCK_U1 mux2X1_4 } \
    { mux_RST mux2X1_5 } \
    { mux_ref mux2X1_6 } \
    { RST_SYNC_BLOCK_U2 RST_SYNC_1 } \
    { ClkDiv_RX_BLOCK ClkDiv_1 } \
    { FIFO_BLOCK/DF_SYNC_U1 DF_SYNC_1 } \
    { ClkDiv_RX_BLOCK/U10 ClkDiv_0_MUX_OP_2_1_1_0 } \
    { ClkDiv_TX_BLOCK/U10 ClkDiv_0_MUX_OP_2_1_1_1 } \
    { mux_RX_CLK/U1 mux2X1_0_MUX_OP_2_1_1_0 } \
    { mux_TX_CLK/U1 mux2X1_0_MUX_OP_2_1_1_1 } \
    { mux_RST_SYNC_BLOCK_U2/U1 mux2X1_0_MUX_OP_2_1_1_2 } \
    { mux_RST_SYNC_BLOCK_U1/U1 mux2X1_0_MUX_OP_2_1_1_3 } \
    { mux_RST/U1 mux2X1_0_MUX_OP_2_1_1_4 } \
    { mux_ref/U1 mux2X1_0_MUX_OP_2_1_1_5 } \
    { mux_uart/U1 mux2X1_0_MUX_OP_2_1_1_6 } } 

guide_uniquify \
  -design { SYS_TOP_DFT } \
  { { ALU_BLOCK/div_43 ALU_DW_div_uns_0 } } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { ../src/std_logic_1164_93.vhd 12.309 } 

guide_info \
  -file \
  { { ../src/std_logic_1164_93.vhd 50085 } } 

guide_info \
  -version { ./DW_div_rpl.vhd.e 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_transformation \
  -design { ALU } \
  -type { map } \
  -input { 8 src27 } \
  -input { 8 src28 } \
  -output { 16 src29 } \
  -pre_resource { { 16 } mult_40 = MULT_TC { { src27 } { src28 } { 0 } } } \
  -pre_assign { src29 = { mult_40.out.1 } } \
  -post_resource { { 16 } mult_40 = MULT_TC { { src27 } { src28 } { 0 } } } \
  -post_assign { src29 = { mult_40.out.1 } } 

guide_uniquify \
  -design { SYS_TOP_DFT } \
  { { ALU_BLOCK/dp_cluster_0/mult_40 ALU_DW02_mult_0 } } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { ../src/std_logic_1164_93.vhd 12.309 } 

guide_info \
  -file \
  { { ../src/std_logic_1164_93.vhd 50085 } } 

guide_info \
  -version { ./DW_div_rpl.vhd.e 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_multiplier \
  -design { SYS_TOP_DFT } \
  -instance { ALU_BLOCK/div_43 } \
  -arch { rpl } 

guide_multiplier \
  -design { SYS_TOP_DFT } \
  -instance { ALU_BLOCK/mult_40 } \
  -arch { csa } 

guide_uniquify \
  -design { SYS_TOP_DFT } \
  { { ClkDiv_RX_BLOCK ClkDiv_test_0 } } 

guide_uniquify \
  -design { SYS_TOP_DFT } \
  { { ClkDiv_TX_BLOCK ClkDiv_test_1 } } 

guide_uniquify \
  -design { SYS_TOP_DFT } \
  { { Data_Sync_BLOCK Data_Sync_test_1 } } 

guide_uniquify \
  -design { SYS_TOP_DFT } \
  { { FIFO_BLOCK FIFO_TOP_test_1 } } 

guide_uniquify \
  -design { SYS_TOP_DFT } \
  { { FIFO_BLOCK/DF_SYNC_U0 DF_SYNC_test_0 } } 

guide_uniquify \
  -design { SYS_TOP_DFT } \
  { { FIFO_BLOCK/DF_SYNC_U1 DF_SYNC_test_1 } } 

guide_uniquify \
  -design { SYS_TOP_DFT } \
  { { FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK FIFO_MEM_CNTRL_test_1 } } 

guide_uniquify \
  -design { SYS_TOP_DFT } \
  { { FIFO_BLOCK/FIFO_RD_BLOCK FIFO_RD_test_1 } } 

guide_uniquify \
  -design { SYS_TOP_DFT } \
  { { FIFO_BLOCK/FIFO_WR_BLOCK FIFO_WR_test_1 } } 

guide_uniquify \
  -design { SYS_TOP_DFT } \
  { { PULSE_GEN_BLOCK PULSE_GEN_test_1 } } 

guide_uniquify \
  -design { SYS_TOP_DFT } \
  { { RST_SYNC_BLOCK_U1 RST_SYNC_test_0 } } 

guide_uniquify \
  -design { SYS_TOP_DFT } \
  { { RST_SYNC_BLOCK_U2 RST_SYNC_test_1 } } 

guide_uniquify \
  -design { SYS_TOP_DFT } \
  { { SYS_CTRL_BLOCK SYS_CTRL_test_1 } } 

guide_uniquify \
  -design { SYS_TOP_DFT } \
  { { UART_TOP_BLOCK UART_TOP_test_1 } } 

guide_uniquify \
  -design { SYS_TOP_DFT } \
  { { UART_TOP_BLOCK/UART_RX_BLOCK UART_RX_test_1 } } 

guide_uniquify \
  -design { SYS_TOP_DFT } \
  { { UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK FSM_test_1 } } 

guide_uniquify \
  -design { SYS_TOP_DFT } \
  { { UART_TOP_BLOCK/UART_RX_BLOCK/data_sampling_BLOCK data_sampling_test_1 } } 

guide_uniquify \
  -design { SYS_TOP_DFT } \
  { { UART_TOP_BLOCK/UART_RX_BLOCK/deserializer_BLOCK deserializer_test_1 } } 

guide_uniquify \
  -design { SYS_TOP_DFT } \
  { { UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK edge_bit_counter_test_1 } } 

guide_uniquify \
  -design { SYS_TOP_DFT } \
  { { UART_TOP_BLOCK/UART_RX_BLOCK/parity_check_BLOCK parity_check_test_1 } } 

guide_uniquify \
  -design { SYS_TOP_DFT } \
  { { UART_TOP_BLOCK/UART_RX_BLOCK/strt_check_BLOCK strt_check_test_1 } } 

guide_uniquify \
  -design { SYS_TOP_DFT } \
  { { UART_TOP_BLOCK/UART_TX_BLOCK UART_TX_test_1 } } 

guide_uniquify \
  -design { SYS_TOP_DFT } \
  { { UART_TOP_BLOCK/UART_TX_BLOCK/fsm_block fsm_test_1 } } 

guide_uniquify \
  -design { SYS_TOP_DFT } \
  { { UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block parityCalc_test_1 } } 

guide_uniquify \
  -design { SYS_TOP_DFT } \
  { { UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block serializer_test_1 } } 

guide_uniquify \
  -design { SYS_TOP_DFT } \
  { { register_BLOCK register_test_1 } } 

guide_uniquify \
  -design { SYS_TOP_DFT } \
  { { UART_TOP_BLOCK/UART_RX_BLOCK/stop_check_BLOCK stop_check_test_1 } } 

guide_uniquify \
  -design { SYS_TOP_DFT } \
  { { ALU_BLOCK ALU_test_1 } } 

guide_scan_input \
  -design { SYS_TOP_DFT } \
  -disable_value { 0 } \
  -ports { SE } 

guide_scan_input \
  -design { SYS_TOP_DFT } \
  -disable_value { 1 } \
  -ports { test_mode } 

guide_ununiquify \
  -design { SYS_TOP_DFT } \
  { { mux_TX_CLK mux2X1_1 } \
    { mux_RST_SYNC_BLOCK_U2 mux2X1_1 } \
    { mux_RST_SYNC_BLOCK_U1 mux2X1_1 } \
    { mux_RST mux2X1_1 } \
    { mux_uart mux2X1_1 } \
    { RST_SYNC_BLOCK_U1 RST_SYNC_test_1 } } 

guide_uniquify \
  -design { SYS_TOP_DFT } \
  { { mux_RX_CLK mux2X1_1 } \
    { mux_TX_CLK mux2X1_2 } \
    { mux_RST_SYNC_BLOCK_U2 mux2X1_3 } \
    { mux_RST_SYNC_BLOCK_U1 mux2X1_4 } \
    { mux_RST mux2X1_5 } \
    { mux_uart mux2X1_0 } \
    { RST_SYNC_BLOCK_U2 RST_SYNC_test_1 } \
    { RST_SYNC_BLOCK_U1 RST_SYNC_test_0 } } 

#---- Recording stopped at Wed Oct 23 22:54:48 2024

setup
