;redcode
;assert 1
	SPL 0, <-9
	SPL -107, @-21
	SPL -107, @-21
	MOV -41, <-20
	SPL -117, @-28
	SPL -117, @-28
	ADD 271, @60
	MOV -117, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB <0, 9
	SPL 0, 70
	SPL 0, 70
	SPL -107, @-21
	SUB #72, @210
	SLT <120, 133
	SUB #72, @210
	SUB #72, @210
	SLT 270, @90
	SUB #30, 7
	CMP <0, @2
	SLT <120, 133
	SUB #12, @10
	SUB 10, 20
	SPL 0, 70
	CMP <0, @2
	CMP <0, @2
	SUB -0, 0
	SUB #12, @200
	SUB @121, @106
	SLT @127, -109
	SPL 10, 20
	ADD 12, @11
	ADD 0, 700
	DJN 0, -0
	SUB @121, 103
	SPL 0, <-9
	SPL @-107, @-20
	SLT <120, 133
	SUB @121, 103
	ADD 210, 30
	CMP @0, @9
	SPL 0, 70
	DJN @72, #200
	CMP @0, @9
	DJN @120, 133
	SPL -107, @-21
	SPL -117, @-28
	SPL -107, @-21
	DJN -1, @-20
	SLT 270, @90
	SPL 117, #-28
