#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Dec 30 09:41:48 2025
# Process ID: 11912
# Current directory: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19304 D:\FPGA\Vision_Car\EDK-PYNQ-ROBOT\EDK-PYNQ-ROBOT\Car\Car.xpr
# Log file: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/vivado.log
# Journal file: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/arch/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2018.3/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_Canny_accel_0_0

open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1331.352 ; gain = 712.469
open_bd_design {D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:axi_intc:4.1 - axi_intc
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:xlslice:1.0 - camera_reset
Adding cell -- xilinx.com:user:AXI_Encoder:1.0 - AXI_Encoder_0
Adding cell -- xilinx.com:user:AXI_Encoder:1.0 - AXI_Encoder_1
Adding cell -- xilinx.com:user:AXI_PWM:1.0 - AXI_PWM_Servo
Adding cell -- xilinx.com:user:AXI_ultrasonic_ranger:1.0 - AXI_ultrasonic_ranger_0
Adding cell -- xilinx.com:user:analog2digital:1.0 - analog2digital_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - arduino_gpio
Adding cell -- xilinx.com:ip:axi_iic:2.0 - axi_iic_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:user:dff_en_reset_vector:1.0 - dff_en_reset_vector_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - intr
Adding cell -- xilinx.com:user:io_switch:1.1 - io_switch
Adding cell -- xilinx.com:ip:xlconstant:1.1 - logic_1
Adding cell -- xilinx.com:ip:microblaze:11.0 - mb
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.1 - mb_bram_ctrl
Adding cell -- xilinx.com:ip:axi_intc:4.1 - mb_intc
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding cell -- xilinx.com:user:AXI_PWM:1.0 - AXI_PWM_Motor
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:user:axi_motor_ctrl_sel:1.0 - axi_motor_ctrl_sel_0
Adding cell -- xilinx.com:user:AXI_PWM:1.0 - AXI_PWM_Motor
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:user:axi_motor_ctrl_sel:1.0 - axi_motor_ctrl_sel_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset
Adding cell -- xilinx.com:ip:axi_timer:2.0 - timer_0
Adding cell -- xilinx.com:ip:axi_timer:2.0 - timer_1
Adding cell -- xilinx.com:ip:xlconcat:2.1 - timer_intr
Adding cell -- xilinx.com:ip:xadc_wiz:3.3 - xadc_wiz_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_PWM
WARNING: [BD 41-1731] Type mismatch between connected pins: /car_iop_arduino/Clk(clk) and /car_iop_arduino/dff_en_reset_vector_0/clk(undef)
Adding cell -- xilinx.com:ip:xlslice:1.0 - image_process_reset
Adding cell -- xilinx.com:hls:Canny_accel:1.0 - Canny_accel_0
Adding cell -- xilinx.com:hls:SobelX_accel:1.0 - SobelX_accel_0
Adding cell -- xilinx.com:hls:SobelY_accel:1.0 - SobelY_accel_0
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_proc
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axis_interconnect:2.1 - axis_interconnect_back
Adding cell -- xilinx.com:ip:axis_switch:1.1 - xbar
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - auto_ss_k
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - auto_ss_slid
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - auto_ss_u
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - auto_ss_slid
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - auto_ss_u
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - auto_ss_slid
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - auto_ss_u
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - auto_ss_k
Adding cell -- xilinx.com:ip:axis_interconnect:2.1 - axis_interconnect_front
Adding cell -- xilinx.com:ip:axis_switch:1.1 - xbar
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - auto_ss_k
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - auto_ss_slidr
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - auto_ss_u
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - auto_ss_k
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - auto_ss_slidr
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - auto_ss_u
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - auto_ss_k
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - auto_ss_slidr
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - auto_ss_u
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - auto_ss_k
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - auto_ss_slidr
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_0
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_1
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_2
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_3
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_4
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_5
Adding cell -- xilinx.com:hls:color_detect:1.0 - color_detect
Adding cell -- xilinx.com:ip:xlconstant:1.1 - logic_1
Adding cell -- xilinx.com:hls:pixel_pack:1.0 - pixel_pack
Adding cell -- xilinx.com:hls:pixel_unpack:1.0 - pixel_unpack
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - interrupt
Adding cell -- xilinx.com:ip:xlslice:1.0 - mb_car_iop_arduino_intr_ack
Adding cell -- xilinx.com:ip:xlslice:1.0 - mb_car_iop_arduino_reset
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_0
Adding cell -- xilinx.com:ip:v_demosaic:1.0 - a0_demosaic
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_iic:2.0 - axi_sccb
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_cam
Adding cell -- xilinx.com:ip:axis_interconnect:2.1 - axis_interconnect_back
Adding cell -- xilinx.com:ip:axis_switch:1.1 - xbar
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - auto_ss_slid
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - auto_ss_k
Adding cell -- xilinx.com:ip:axis_interconnect:2.1 - axis_interconnect_front
Adding cell -- xilinx.com:ip:axis_switch:1.1 - xbar
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - auto_ss_slid
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - auto_ss_slidr
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - gbr2rgb
Adding cell -- xilinx.com:ip:xlconstant:1.1 - logic0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - logic1
Adding cell -- xilinx.com:hls:pixel_pack:1.0 - pixel_pack
Adding cell -- xilinx.com:hls:rgb2gray:1.0 - rgb2gray_0
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - subset_cvt
Adding cell -- xilinx.com:ip:v_vid_in_axi4s:4.0 - v_vid_in_axi4s_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_100m
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - smartconnect_0
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - RGBA2GBR
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:hls:pixel_unpack:1.0 - pixel_unpack
Adding cell -- digilentinc.com:ip:rgb2dvi:1.2 - rgb2dvi
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /video_output/clk_wiz_0/locked(undef) and /video_output/RGBA2GBR/aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /video_output/clk_wiz_0/locked(undef) and /video_output/pixel_unpack/ap_rst_n(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /video_output/clk_wiz_0/locked(undef) and /video_output/rgb2dvi/aRst_n(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /video_output/clk_wiz_0/locked(undef) and /video_output/v_axi4s_vid_out_0/aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /video_output/clk_wiz_0/locked(undef) and /video_output/v_tc_0/resetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_intc/irq(undef) and /processing_system7_0/IRQ_F2P(intr)
Successfully read diagram <design_1> from BD file <D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2597.465 ; gain = 104.785
reset_run synth_1
launch_runs synth_1 -jobs 10
[Tue Dec 30 09:43:58 2025] Launched synth_1...
Run output will be captured here: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Tue Dec 30 09:45:31 2025] Launched impl_1...
Run output will be captured here: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/impl_1/runme.log
open_hw
reset_run impl_1
launch_runs impl_1 -jobs 10
[Tue Dec 30 09:47:10 2025] Launched impl_1...
Run output will be captured here: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/impl_1/runme.log
close_hw
set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Tue Dec 30 09:54:38 2025] Launched impl_1...
Run output will be captured here: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/impl_1/runme.log
open_hw
close_hw
file copy -force D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/impl_1/design_1_wrapper.sysdef D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.sdk/design_1_wrapper.hdf

file copy -force D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/impl_1/design_1_wrapper.sysdef D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.sdk/design_1_wrapper.hdf

file exists <project_name>.hwh
0
write_hw_platform -fixed -include_bit -force -file ./design_wrapper.xsa
invalid command name "write_hw_platform"
reset_run impl_1
launch_runs impl_1 -jobs 10
[Tue Dec 30 10:14:55 2025] Launched impl_1...
Run output will be captured here: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Tue Dec 30 10:22:41 2025] Launched impl_1...
Run output will be captured here: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/impl_1/runme.log
open_hw
close_hw
write_bd_tcl -force -file ./design_wrapper.tcl
ERROR: [Common 17-170] Unknown option '-file', please type 'write_bd_tcl -help' for usage info.
file copy -force D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/impl_1/design_1_wrapper.sysdef D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.sdk/design_1_wrapper.hdf

unzip design_wrapper.hdf system.hwh
invalid command name "unzip"
write_hwdef -force ./design_wrapper.hdf
WARNING: [Vivado_Tcl 4-413] Exported hardware design may be stale because Block Design is locked for the following reasons 
* Block design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
design_1_Canny_accel_0_0

zip_exception: Failed to open zip archive D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/design_wrapper.hdf. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: zip archive D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/design_wrapper.hdf is already open for writingzip_exception: zip archive D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/design_wrapper.hdf is already open for writingzip_exception: zip archive D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/design_wrapper.hdf is already open for writingzip_exception: zip archive D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/design_wrapper.hdf is already open for writingzip_exception: zip archive D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/design_wrapper.hdf is already open for writingzip_exception: zip archive D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/design_wrapper.hdf is already open for writingzip_exception: zip archive D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/design_wrapper.hdf is already open for writingzip_exception: zip archive D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/design_wrapper.hdf is already open for writingzip_exception: zip archive D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/design_wrapper.hdf is already open for writingzip_exception: zip archive D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/design_wrapper.hdf is already open for writingzip_exception: zip archive D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/design_wrapper.hdf is already open for writingzip_exception: zip archive D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/design_wrapper.hdf is already open for writingzip_exception: zip archive D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/design_wrapper.hdf is already open for writingzip_exception: zip archive D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/design_wrapper.hdf is already open for writingzip_exception: zip archive D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/design_wrapper.hdf is already open for writingzip_exception: zip archive D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/design_wrapper.hdf is already open for writingzip_exception: zip archive D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/design_wrapper.hdf is already open for writingzip_exception: zip archive D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/design_wrapper.hdf is already open for writingzip_exception: zip archive D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/design_wrapper.hdf is already open for writingzip_exception: zip archive D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/design_wrapper.hdf is already open for writingzip_exception: zip archive D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/design_wrapper.hdf is already open for writingzip_exception: zip archive D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/design_wrapper.hdf is already open for writingzip_exception: zip archive D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/design_wrapper.hdf is already open for writingzip_exception: zip archive D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/design_wrapper.hdf is already open for writingzip_exception: zip archive D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/design_wrapper.hdf is already open for writingzip_exception: zip archive D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/design_wrapper.hdf is already open for writingzip_exception: zip archive D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/design_wrapper.hdf is already open for writingzip_exception: zip archive D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/design_wrapper.hdf is already open for writingzip_exception: zip archive D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/design_wrapper.hdf is already open for writingzip_exception: zip archive D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/design_wrapper.hdf is already open for writingzip_exception: zip archive D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/design_wrapper.hdf is already open for writingzip_exception: zip archive D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/design_wrapper.hdf is already open for writingzip_exception: zip archive D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/design_wrapper.hdf is already open for writingzip_exception: zip archive D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/design_wrapper.hdf is already open for writingzip_exception: zip archive D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/design_wrapper.hdf is already open for writingzip_exception: zip archive D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/design_wrapper.hdf is already open for writingzip_exception: zip archive D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/design_wrapper.hdf is already open for writingzip_exception: zip archive D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/design_wrapper.hdf is already open for writingzip_exception: zip archive D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/design_wrapper.hdf is already open for writingzip_exception: zip archive D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/design_wrapper.hdf is already open for writingzip_exception: zip archive D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/design_wrapper.hdf is already open for writingzip_exception: zip archive D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/design_wrapper.hdf is already open for writingzip_exception: zip archive D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/design_wrapper.hdf is already open for writingzip_exception: zip archive D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/design_wrapper.hdf is already open for writingzip_exception: zip archive D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/design_wrapper.hdf is already open for writingzip_exception: zip archive D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/design_wrapper.hdf is already open for writingzip_exception: zip archive D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/design_wrapper.hdf is already open for writingzip_exception: zip archive D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/design_wrapper.hdf is already open for writingzip_exception: zip archive D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/design_wrapper.hdf is already open for writingzip_exception: zip archive D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/design_wrapper.hdf is already open for writingzip_exception: zip archive D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/design_wrapper.hdf is already open for writingzip_exception: zip archive D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/design_wrapper.hdf is already open for writingzip_exception: zip archive D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/design_wrapper.hdf is already open for writingzip_exception: zip archive D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/design_wrapper.hdf is already open for writingzip_exception: zip archive D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/design_wrapper.hdf is already open for writingzip_exception: zip archive D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/design_wrapper.hdf is already open for writingzip_exception: zip archive D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/design_wrapper.hdf is already open for writingzip_exception: zip archive D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/design_wrapper.hdf is already open for writingzip_exception: zip archive D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/design_wrapper.hdf is already open for writingzip_exception: zip archive D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/design_wrapper.hdf is already open for writingzip_exception: zip archive D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/design_wrapper.hdf is already open for writingzip_exception: zip archive D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/design_wrapper.hdf is already open for writingzip_exception: zip archive D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/design_wrapper.hdf is already open for writingzip_exception: zip archive D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/design_wrapper.hdf is already open for writingzip_exception: zip archive D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/design_wrapper.hdf is already open for writingzip_exception: zip archive D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/design_wrapper.hdf is already open for writingzip_exception: zip archive D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/design_wrapper.hdf is already open for writingzip_exception: zip archive D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/design_wrapper.hdf is already open for writingzip_exception: zip archive D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/design_wrapper.hdf is already open for writingzip_exception: zip archive D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/design_wrapper.hdf is already open for writingzip_exception: zip archive D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/design_wrapper.hdf is already open for writingzip_exception: zip archive D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/design_wrapper.hdf is already open for writingzip_exception: zip archive D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/design_wrapper.hdf is already open for writingzip_exception: zip archive D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/design_wrapper.hdf is already open for writingzip_exception: zip archive D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/design_wrapper.hdf is already open for writingzip_exception: zip archive D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/design_wrapper.hdf is already open for writingzip_exception: zip archive D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/design_wrapper.hdf is already open for writingzip_exception: zip archive D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/design_wrapper.hdf is already open for writingzip_exception: zip archive D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/design_wrapper.hdf is already open for writingD:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/design_wrapper.hdf
report_ip_status
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Dec 30 10:29:47 2025
| Host         : DESKTOP-JSM332P running 64-bit major release  (build 9200)
| Command      : report_ip_status
------------------------------------------------------------------------------------

IP Status Summary

1. Project IP Status
--------------------
Your project uses 124 IP. Some of these IP may have undergone changes in this release of the software. Please review the recommended actions.

More information on the Xilinx versioning policy is available at www.xilinx.com.

Project IP Instances
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| Instance Name                          | Status                  | Recommendation               | Change    | IP Name            | IP      | New Version           | New        | Original Part        |
|                                        |                         |                              | Log       |                    | Version |                       | License    |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_AXI_Encoder_0_0               | Up-to-date              | No changes required          | Change    | AXI_Encoder_v1.0   | 1.0     | 1.0 (Rev. 7)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 7)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_AXI_Encoder_1_0               | Up-to-date              | No changes required          | Change    | AXI_Encoder_v1.0   | 1.0     | 1.0 (Rev. 7)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 7)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_AXI_PWM_Motor_0               | Up-to-date              | No changes required          | Change    | AXI_PWM_v1.0       | 1.0     | 1.0 (Rev. 8)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 8)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_AXI_PWM_Motor_1               | Up-to-date              | No changes required          | Change    | AXI_PWM_v1.0       | 1.0     | 1.0 (Rev. 8)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 8)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_AXI_PWM_Servo_0               | Up-to-date              | No changes required          | Change    | AXI_PWM_v1.0       | 1.0     | 1.0 (Rev. 8)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 8)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_AXI_ultrasonic_ranger_0_0     | Up-to-date              | No changes required          | Change    | AXI_ultrasonic_ran | 1.0     | 1.0 (Rev. 16)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 16)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_Canny_accel_0_0               | IP definition not found | Add IP definition to catalog | Change    | Canny_accel        | 1.0     | N/A                   | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 2007241 |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_RGBA2GBR_0                    | Up-to-date              | No changes required          |  *(1)     | AXI4-Stream Subset | 1.1     | 1.1 (Rev. 18)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Converter          | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 18)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_SobelX_accel_0_0              | Up-to-date              | No changes required          | Change    | Sobelx_accel       | 1.0     | 1.0 (Rev. 2007220947) | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 2007220 |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_SobelY_accel_0_0              | Up-to-date              | No changes required          | Change    | Sobely_accel       | 1.0     | 1.0 (Rev. 2007220947) | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 2007220 |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_a0_demosaic_0                 | Up-to-date              | No changes required          |  *(2)     | Sensor Demosaic    | 1.0     | 1.0 (Rev. 4)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 4)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_analog2digital_0_0            | Up-to-date              | No changes required          | Change    | analog2digital_v1_ | 1.0     | 1.0 (Rev. 2)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 2)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_arduino_gpio_0                | Up-to-date              | No changes required          |  *(3)     | AXI GPIO           | 2.0     | 2.0 (Rev. 20)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 20)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axi_dma_proc_0                | Up-to-date              | No changes required          |  *(4)     | AXI Direct Memory  | 7.1     | 7.1 (Rev. 19)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Access             | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 19)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axi_iic_0_0                   | Up-to-date              | No changes required          |  *(5)     | AXI IIC            | 2.0     | 2.0 (Rev. 21)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 21)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axi_intc_0                    | Up-to-date              | No changes required          |  *(6)     | AXI Interrupt      | 4.1     | 4.1 (Rev. 12)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Controller         | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 12)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axi_interconnect_0            | Up-to-date              | No changes required          |  *(7)     | AXI Interconnect   | 2.1     | 2.1 (Rev. 19)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 19)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axi_interconnect_0_0          | Up-to-date              | No changes required          |  *(8)     | AXI Interconnect   | 2.1     | 2.1 (Rev. 19)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 19)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axi_interconnect_0_1          | Up-to-date              | No changes required          |  *(9)     | AXI Interconnect   | 2.1     | 2.1 (Rev. 19)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 19)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axi_interconnect_0_2          | Up-to-date              | No changes required          |  *(10)    | AXI Interconnect   | 2.1     | 2.1 (Rev. 19)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 19)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axi_interconnect_0_3          | Up-to-date              | No changes required          |  *(11)    | AXI Interconnect   | 2.1     | 2.1 (Rev. 19)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 19)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axi_interconnect_0_4          | Up-to-date              | No changes required          |  *(12)    | AXI Interconnect   | 2.1     | 2.1 (Rev. 19)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 19)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axi_interconnect_1            | Up-to-date              | No changes required          |  *(13)    | AXI Interconnect   | 2.1     | 2.1 (Rev. 19)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 19)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axi_motor_ctrl_sel_0_0        | Up-to-date              | No changes required          | Change    | axi_motor_ctrl_sel | 1.0     | 1.0 (Rev. 4)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 4)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axi_motor_ctrl_sel_0_1        | Up-to-date              | No changes required          | Change    | axi_motor_ctrl_sel | 1.0     | 1.0 (Rev. 4)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 4)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axi_sccb_0                    | Up-to-date              | No changes required          |  *(14)    | AXI IIC            | 2.0     | 2.0 (Rev. 21)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 21)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axi_vdma_0                    | Up-to-date              | No changes required          |  *(15)    | AXI Video Direct   | 6.3     | 6.3 (Rev. 6)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Memory Access      | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 6)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axi_vdma_cam_0                | Up-to-date              | No changes required          |  *(16)    | AXI Video Direct   | 6.3     | 6.3 (Rev. 6)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Memory Access      | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 6)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axis_interconnect_back_0      | Up-to-date              | No changes required          |  *(17)    | AXI4-Stream        | 2.1     | 2.1 (Rev. 19)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Interconnect       | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 19)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axis_interconnect_back_1      | Up-to-date              | No changes required          |  *(18)    | AXI4-Stream        | 2.1     | 2.1 (Rev. 19)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Interconnect       | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 19)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axis_interconnect_front_0     | Up-to-date              | No changes required          |  *(19)    | AXI4-Stream        | 2.1     | 2.1 (Rev. 19)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Interconnect       | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 19)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axis_interconnect_front_1     | Up-to-date              | No changes required          |  *(20)    | AXI4-Stream        | 2.1     | 2.1 (Rev. 19)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Interconnect       | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 19)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axis_subset_converter_0_0     | Up-to-date              | No changes required          |  *(21)    | AXI4-Stream Subset | 1.1     | 1.1 (Rev. 18)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Converter          | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 18)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axis_subset_converter_1_0     | Up-to-date              | No changes required          |  *(22)    | AXI4-Stream Subset | 1.1     | 1.1 (Rev. 18)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Converter          | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 18)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axis_subset_converter_2_0     | Up-to-date              | No changes required          |  *(23)    | AXI4-Stream Subset | 1.1     | 1.1 (Rev. 18)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Converter          | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 18)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axis_subset_converter_3_0     | Up-to-date              | No changes required          |  *(24)    | AXI4-Stream Subset | 1.1     | 1.1 (Rev. 18)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Converter          | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 18)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axis_subset_converter_4_0     | Up-to-date              | No changes required          |  *(25)    | AXI4-Stream Subset | 1.1     | 1.1 (Rev. 18)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Converter          | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 18)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axis_subset_converter_5_0     | Up-to-date              | No changes required          |  *(26)    | AXI4-Stream Subset | 1.1     | 1.1 (Rev. 18)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Converter          | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 18)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_camera_reset_0                | Up-to-date              | No changes required          | Change    | Slice              | 1.0     | 1.0 (Rev. 1)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 1)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_clk_wiz_0_0                   | Up-to-date              | No changes required          |  *(27)    | Clocking Wizard    | 6.0     | 6.0 (Rev. 2)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 2)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_color_detect_0                | Up-to-date              | No changes required          | Change    | Color_detect       | 1.0     | 1.0 (Rev. 2008041329) | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 2008041 |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_dff_en_reset_vector_0_0       | Up-to-date              | No changes required          | Change    | dff_en_reset_vecto | 1.0     | 1.0 (Rev. 3)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 3)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_dlmb_bram_if_cntlr_0          | Up-to-date              | No changes required          |  *(28)    | LMB BRAM           | 4.0     | 4.0 (Rev. 15)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Controller         | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 15)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_dlmb_v10_0                    | Up-to-date              | No changes required          |  *(29)    | Local Memory Bus   | 3.0     | 3.0 (Rev. 9)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | (LMB) 1.0          | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 9)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_gbr2rgb_0                     | Up-to-date              | No changes required          |  *(30)    | AXI4-Stream Subset | 1.1     | 1.1 (Rev. 18)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Converter          | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 18)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_ilmb_v10_0                    | Up-to-date              | No changes required          |  *(31)    | Local Memory Bus   | 3.0     | 3.0 (Rev. 9)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | (LMB) 1.0          | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 9)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_image_process_reset_0         | Up-to-date              | No changes required          | Change    | Slice              | 1.0     | 1.0 (Rev. 1)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 1)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_interrupt_0                   | Up-to-date              | No changes required          |  *(32)    | Concat             | 2.1     | 2.1 (Rev. 1)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 1)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_intr_0                        | Up-to-date              | No changes required          |  *(33)    | AXI GPIO           | 2.0     | 2.0 (Rev. 20)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 20)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_io_switch_0                   | Up-to-date              | No changes required          | Change    | io_switch_v1.1     | 1.1     | 1.1 (Rev. 8)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 8)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_lmb_bram_0                    | Up-to-date              | No changes required          |  *(34)    | Block Memory       | 8.4     | 8.4 (Rev. 2)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Generator          | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 2)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_logic0_0                      | Up-to-date              | No changes required          |  *(35)    | Constant           | 1.1     | 1.1 (Rev. 5)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 5)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_logic1_0                      | Up-to-date              | No changes required          |  *(36)    | Constant           | 1.1     | 1.1 (Rev. 5)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 5)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_logic_1_0                     | Up-to-date              | No changes required          |  *(37)    | Constant           | 1.1     | 1.1 (Rev. 5)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 5)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_logic_1_1                     | Up-to-date              | No changes required          |  *(38)    | Constant           | 1.1     | 1.1 (Rev. 5)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 5)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_mb_0                          | Up-to-date              | No changes required          | *(39)     | MicroBlaze         | 11.0    | 11.0                  | Included   | xc7z020clg400-1      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_mb_bram_ctrl_0                | Up-to-date              | No changes required          |  *(40)    | AXI BRAM           | 4.1     | 4.1                   | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Controller         |         |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_mb_car_iop_arduino_intr_ack_0 | Up-to-date              | No changes required          | Change    | Slice              | 1.0     | 1.0 (Rev. 1)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 1)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_mb_car_iop_arduino_reset_0    | Up-to-date              | No changes required          | Change    | Slice              | 1.0     | 1.0 (Rev. 1)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 1)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_mb_intc_0                     | Up-to-date              | No changes required          |  *(41)    | AXI Interrupt      | 4.1     | 4.1 (Rev. 12)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Controller         | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 12)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_mdm_0_0                       | Up-to-date              | No changes required          |  *(42)    | MicroBlaze Debug   | 3.2     | 3.2 (Rev. 15)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Module (MDM)       | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 15)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_pixel_pack_0                  | Up-to-date              | No changes required          | Change    | Pixel Pack         | 1.0     | 1.0 (Rev. 2006221153) | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 2006221 |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_pixel_pack_1                  | Up-to-date              | No changes required          | Change    | Pixel Pack         | 1.0     | 1.0 (Rev. 2006221153) | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 2006221 |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_pixel_unpack_0                | Up-to-date              | No changes required          | Change    | Pixel Unpack       | 1.0     | 1.0 (Rev. 2006221153) | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 2006221 |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_pixel_unpack_1                | Up-to-date              | No changes required          | Change    | Pixel Unpack       | 1.0     | 1.0 (Rev. 2006221153) | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 2006221 |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_proc_sys_reset_0              | Up-to-date              | No changes required          |  *(43)    | Processor System   | 5.0     | 5.0 (Rev. 13)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Reset              | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 13)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_proc_sys_reset_0_0            | Up-to-date              | No changes required          |  *(44)    | Processor System   | 5.0     | 5.0 (Rev. 13)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Reset              | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 13)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_proc_sys_reset_100m_0         | Up-to-date              | No changes required          |  *(45)    | Processor System   | 5.0     | 5.0 (Rev. 13)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Reset              | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 13)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_processing_system7_0_0        | Up-to-date              | No changes required          |  *(46)    | ZYNQ7 Processing   | 5.5     | 5.5 (Rev. 6)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | System             | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 6)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_rgb2dvi_0                     | Up-to-date              | No changes required          | Change    | RGB to DVI Video   | 1.2     | 1.2 (Rev. 7)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   | Encoder (Source)   | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 7)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_rgb2gray_0_0                  | Up-to-date              | No changes required          | Change    | Rgb2gray           | 1.0     | 1.0 (Rev. 2007202105) | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 2007202 |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_smartconnect_0_0              | Up-to-date              | No changes required          |  *(47)    | AXI SmartConnect   | 1.0     | 1.0 (Rev. 10)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 10)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_subset_cvt_0                  | Up-to-date              | No changes required          |  *(48)    | AXI4-Stream Subset | 1.1     | 1.1 (Rev. 18)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Converter          | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 18)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_timer_0_0                     | Up-to-date              | No changes required          |  *(49)    | AXI Timer          | 2.0     | 2.0 (Rev. 20)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 20)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_timer_1_0                     | Up-to-date              | No changes required          |  *(50)    | AXI Timer          | 2.0     | 2.0 (Rev. 20)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 20)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_timer_intr_0                  | Up-to-date              | No changes required          |  *(51)    | Concat             | 2.1     | 2.1 (Rev. 1)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 1)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_util_vector_logic_0_0         | Up-to-date              | No changes required          |  *(52)    | Utility Vector     | 2.0     | 2.0 (Rev. 1)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Logic              | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 1)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_v_axi4s_vid_out_0_0           | Up-to-date              | No changes required          |  *(53)    | AXI4-Stream to     | 4.0     | 4.0 (Rev. 10)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Video Out          | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 10)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_v_tc_0_0                      | Up-to-date              | No changes required          |  *(54)    | Video Timing       | 6.1     | 6.1 (Rev. 13)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Controller         | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 13)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_v_vid_in_axi4s_0_0            | Up-to-date              | No changes required          |  *(55)    | Video In to        | 4.0     | 4.0 (Rev. 9)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | AXI4-Stream        | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 9)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_xadc_wiz_0_0                  | Up-to-date              | No changes required          |  *(56)    | XADC Wizard        | 3.3     | 3.3 (Rev. 6)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 6)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_xlconcat_0_0                  | Up-to-date              | No changes required          |  *(57)    | Concat             | 2.1     | 2.1 (Rev. 1)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 1)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_xlconcat_PWM_0                | Up-to-date              | No changes required          |  *(58)    | Concat             | 2.1     | 2.1 (Rev. 1)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 1)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_xlconstant_0_0                | Up-to-date              | No changes required          |  *(59)    | Constant           | 1.1     | 1.1 (Rev. 5)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 5)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_arsw_0                         | Up-to-date              | No changes required          |  *(60)    | SmartConnect       | 1.0     | 1.0 (Rev. 6)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Switchboard        | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 6)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_awsw_0                         | Up-to-date              | No changes required          |  *(61)    | SmartConnect       | 1.0     | 1.0 (Rev. 6)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Switchboard        | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 6)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_bsw_0                          | Up-to-date              | No changes required          |  *(62)    | SmartConnect       | 1.0     | 1.0 (Rev. 6)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Switchboard        | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 6)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_m00arn_0                       | Up-to-date              | No changes required          |  *(63)    | SmartConnect Node  | 1.0     | 1.0 (Rev. 10)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 10)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_m00awn_0                       | Up-to-date              | No changes required          |  *(64)    | SmartConnect Node  | 1.0     | 1.0 (Rev. 10)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 10)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_m00bn_0                        | Up-to-date              | No changes required          |  *(65)    | SmartConnect Node  | 1.0     | 1.0 (Rev. 10)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 10)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_m00e_0                         | Up-to-date              | No changes required          |  *(66)    | SC EXIT            | 1.0     | 1.0 (Rev. 8)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 8)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_m00rn_0                        | Up-to-date              | No changes required          |  *(67)    | SmartConnect Node  | 1.0     | 1.0 (Rev. 10)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 10)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_m00s2a_0                       | Up-to-date              | No changes required          |  *(68)    | SmartConnect       | 1.0     | 1.0 (Rev. 7)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | SC2AXI Bridge      | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 7)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_m00wn_0                        | Up-to-date              | No changes required          |  *(69)    | SmartConnect Node  | 1.0     | 1.0 (Rev. 10)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 10)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_one_0                          | Up-to-date              | No changes required          |  *(70)    | Constant           | 1.1     | 1.1 (Rev. 5)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 5)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_psr_aclk_0                     | Up-to-date              | No changes required          |  *(71)    | Processor System   | 5.0     | 5.0 (Rev. 13)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Reset              | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 13)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_rsw_0                          | Up-to-date              | No changes required          |  *(72)    | SmartConnect       | 1.0     | 1.0 (Rev. 6)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Switchboard        | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 6)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_s00a2s_0                       | Up-to-date              | No changes required          |  *(73)    | SmartConnect       | 1.0     | 1.0 (Rev. 7)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | AXI2SC Bridge      | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 7)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_s00mmu_0                       | Up-to-date              | No changes required          |  *(74)    | SC MMU             | 1.0     | 1.0 (Rev. 7)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 7)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_s00sic_0                       | Up-to-date              | No changes required          |  *(75)    | SC SI_CONVERTER    | 1.0     | 1.0 (Rev. 7)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 7)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_s00tr_0                        | Up-to-date              | No changes required          |  *(76)    | SC                 | 1.0     | 1.0 (Rev. 8)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | TRANSACTION_REGULA | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 8)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_s01a2s_0                       | Up-to-date              | No changes required          |  *(77)    | SmartConnect       | 1.0     | 1.0 (Rev. 7)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | AXI2SC Bridge      | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 7)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_s01mmu_0                       | Up-to-date              | No changes required          |  *(78)    | SC MMU             | 1.0     | 1.0 (Rev. 7)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 7)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_s01sic_0                       | Up-to-date              | No changes required          |  *(79)    | SC SI_CONVERTER    | 1.0     | 1.0 (Rev. 7)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 7)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_s01tr_0                        | Up-to-date              | No changes required          |  *(80)    | SC                 | 1.0     | 1.0 (Rev. 8)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | TRANSACTION_REGULA | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 8)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_s02a2s_0                       | Up-to-date              | No changes required          |  *(81)    | SmartConnect       | 1.0     | 1.0 (Rev. 7)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | AXI2SC Bridge      | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 7)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_s02mmu_0                       | Up-to-date              | No changes required          |  *(82)    | SC MMU             | 1.0     | 1.0 (Rev. 7)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 7)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_s02sic_0                       | Up-to-date              | No changes required          |  *(83)    | SC SI_CONVERTER    | 1.0     | 1.0 (Rev. 7)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 7)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_s02tr_0                        | Up-to-date              | No changes required          |  *(84)    | SC                 | 1.0     | 1.0 (Rev. 8)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | TRANSACTION_REGULA | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 8)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_s03a2s_0                       | Up-to-date              | No changes required          |  *(85)    | SmartConnect       | 1.0     | 1.0 (Rev. 7)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | AXI2SC Bridge      | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 7)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_s03mmu_0                       | Up-to-date              | No changes required          |  *(86)    | SC MMU             | 1.0     | 1.0 (Rev. 7)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 7)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_s03sic_0                       | Up-to-date              | No changes required          |  *(87)    | SC SI_CONVERTER    | 1.0     | 1.0 (Rev. 7)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 7)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_s03tr_0                        | Up-to-date              | No changes required          |  *(88)    | SC                 | 1.0     | 1.0 (Rev. 8)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | TRANSACTION_REGULA | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 8)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_sarn_0                         | Up-to-date              | No changes required          |  *(89)    | SmartConnect Node  | 1.0     | 1.0 (Rev. 10)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 10)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_sarn_1                         | Up-to-date              | No changes required          |  *(90)    | SmartConnect Node  | 1.0     | 1.0 (Rev. 10)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 10)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_sawn_0                         | Up-to-date              | No changes required          |  *(91)    | SmartConnect Node  | 1.0     | 1.0 (Rev. 10)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 10)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_sawn_1                         | Up-to-date              | No changes required          |  *(92)    | SmartConnect Node  | 1.0     | 1.0 (Rev. 10)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 10)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_sbn_0                          | Up-to-date              | No changes required          |  *(93)    | SmartConnect Node  | 1.0     | 1.0 (Rev. 10)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 10)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_sbn_1                          | Up-to-date              | No changes required          |  *(94)    | SmartConnect Node  | 1.0     | 1.0 (Rev. 10)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 10)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_srn_0                          | Up-to-date              | No changes required          |  *(95)    | SmartConnect Node  | 1.0     | 1.0 (Rev. 10)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 10)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_srn_1                          | Up-to-date              | No changes required          |  *(96)    | SmartConnect Node  | 1.0     | 1.0 (Rev. 10)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 10)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_swn_0                          | Up-to-date              | No changes required          |  *(97)    | SmartConnect Node  | 1.0     | 1.0 (Rev. 10)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 10)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_swn_1                          | Up-to-date              | No changes required          |  *(98)    | SmartConnect Node  | 1.0     | 1.0 (Rev. 10)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 10)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_wsw_0                          | Up-to-date              | No changes required          |  *(99)    | SmartConnect       | 1.0     | 1.0 (Rev. 6)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Switchboard        | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 6)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
*(1) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axis_subset_converter_v1_1/doc/axis_subset_converter_v1_1_changelog.txt
*(2) d:/Vivado/Vivado/2018.3/data/ip/xilinx/v_demosaic_v1_0/doc/v_demosaic_v1_0_changelog.txt
*(3) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_gpio_v2_0/doc/axi_gpio_v2_0_changelog.txt
*(4) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_dma_v7_1/doc/axi_dma_v7_1_changelog.txt
*(5) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_iic_v2_0/doc/axi_iic_v2_0_changelog.txt
*(6) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_intc_v4_1/doc/axi_intc_v4_1_changelog.txt
*(7) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_interconnect_v2_1/doc/axi_interconnect_v2_1_changelog.txt
*(8) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_interconnect_v2_1/doc/axi_interconnect_v2_1_changelog.txt
*(9) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_interconnect_v2_1/doc/axi_interconnect_v2_1_changelog.txt
*(10) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_interconnect_v2_1/doc/axi_interconnect_v2_1_changelog.txt
*(11) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_interconnect_v2_1/doc/axi_interconnect_v2_1_changelog.txt
*(12) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_interconnect_v2_1/doc/axi_interconnect_v2_1_changelog.txt
*(13) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_interconnect_v2_1/doc/axi_interconnect_v2_1_changelog.txt
*(14) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_iic_v2_0/doc/axi_iic_v2_0_changelog.txt
*(15) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_vdma_v6_3/doc/axi_vdma_v6_3_changelog.txt
*(16) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_vdma_v6_3/doc/axi_vdma_v6_3_changelog.txt
*(17) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axis_interconnect_v2_1/doc/axis_interconnect_v2_1_changelog.txt
*(18) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axis_interconnect_v2_1/doc/axis_interconnect_v2_1_changelog.txt
*(19) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axis_interconnect_v2_1/doc/axis_interconnect_v2_1_changelog.txt
*(20) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axis_interconnect_v2_1/doc/axis_interconnect_v2_1_changelog.txt
*(21) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axis_subset_converter_v1_1/doc/axis_subset_converter_v1_1_changelog.txt
*(22) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axis_subset_converter_v1_1/doc/axis_subset_converter_v1_1_changelog.txt
*(23) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axis_subset_converter_v1_1/doc/axis_subset_converter_v1_1_changelog.txt
*(24) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axis_subset_converter_v1_1/doc/axis_subset_converter_v1_1_changelog.txt
*(25) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axis_subset_converter_v1_1/doc/axis_subset_converter_v1_1_changelog.txt
*(26) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axis_subset_converter_v1_1/doc/axis_subset_converter_v1_1_changelog.txt
*(27) d:/Vivado/Vivado/2018.3/data/ip/xilinx/clk_wiz_v6_0/doc/clk_wiz_v6_0_changelog.txt
*(28) d:/Vivado/Vivado/2018.3/data/ip/xilinx/lmb_bram_if_cntlr_v4_0/doc/lmb_bram_if_cntlr_v4_0_changelog.txt
*(29) d:/Vivado/Vivado/2018.3/data/ip/xilinx/lmb_v10_v3_0/doc/lmb_v10_v3_0_changelog.txt
*(30) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axis_subset_converter_v1_1/doc/axis_subset_converter_v1_1_changelog.txt
*(31) d:/Vivado/Vivado/2018.3/data/ip/xilinx/lmb_v10_v3_0/doc/lmb_v10_v3_0_changelog.txt
*(32) d:/Vivado/Vivado/2018.3/data/ip/xilinx/xlconcat_v2_1/doc/xlconcat_v2_1_changelog.txt
*(33) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_gpio_v2_0/doc/axi_gpio_v2_0_changelog.txt
*(34) d:/Vivado/Vivado/2018.3/data/ip/xilinx/blk_mem_gen_v8_4/doc/blk_mem_gen_v8_4_changelog.txt
*(35) d:/Vivado/Vivado/2018.3/data/ip/xilinx/xlconstant_v1_1/doc/xlconstant_v1_1_changelog.txt
*(36) d:/Vivado/Vivado/2018.3/data/ip/xilinx/xlconstant_v1_1/doc/xlconstant_v1_1_changelog.txt
*(37) d:/Vivado/Vivado/2018.3/data/ip/xilinx/xlconstant_v1_1/doc/xlconstant_v1_1_changelog.txt
*(38) d:/Vivado/Vivado/2018.3/data/ip/xilinx/xlconstant_v1_1/doc/xlconstant_v1_1_changelog.txt
*(39) d:/Vivado/Vivado/2018.3/data/ip/xilinx/microblaze_v11_0/doc/microblaze_v11_0_changelog.txt
*(40) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_bram_ctrl_v4_1/doc/axi_bram_ctrl_v4_1_changelog.txt
*(41) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_intc_v4_1/doc/axi_intc_v4_1_changelog.txt
*(42) d:/Vivado/Vivado/2018.3/data/ip/xilinx/mdm_v3_2/doc/mdm_v3_2_changelog.txt
*(43) d:/Vivado/Vivado/2018.3/data/ip/xilinx/proc_sys_reset_v5_0/doc/proc_sys_reset_v5_0_changelog.txt
*(44) d:/Vivado/Vivado/2018.3/data/ip/xilinx/proc_sys_reset_v5_0/doc/proc_sys_reset_v5_0_changelog.txt
*(45) d:/Vivado/Vivado/2018.3/data/ip/xilinx/proc_sys_reset_v5_0/doc/proc_sys_reset_v5_0_changelog.txt
*(46) d:/Vivado/Vivado/2018.3/data/ip/xilinx/processing_system7_v5_5/doc/processing_system7_v5_5_changelog.txt
*(47) d:/Vivado/Vivado/2018.3/data/ip/xilinx/smartconnect_v1_0/doc/smartconnect_v1_0_changelog.txt
*(48) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axis_subset_converter_v1_1/doc/axis_subset_converter_v1_1_changelog.txt
*(49) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_timer_v2_0/doc/axi_timer_v2_0_changelog.txt
*(50) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_timer_v2_0/doc/axi_timer_v2_0_changelog.txt
*(51) d:/Vivado/Vivado/2018.3/data/ip/xilinx/xlconcat_v2_1/doc/xlconcat_v2_1_changelog.txt
*(52) d:/Vivado/Vivado/2018.3/data/ip/xilinx/util_vector_logic_v2_0/doc/util_vector_logic_v2_0_changelog.txt
*(53) d:/Vivado/Vivado/2018.3/data/ip/xilinx/v_axi4s_vid_out_v4_0/doc/v_axi4s_vid_out_v4_0_changelog.txt
*(54) d:/Vivado/Vivado/2018.3/data/ip/xilinx/v_tc_v6_1/doc/v_tc_v6_1_changelog.txt
*(55) d:/Vivado/Vivado/2018.3/data/ip/xilinx/v_vid_in_axi4s_v4_0/doc/v_vid_in_axi4s_v4_0_changelog.txt
*(56) d:/Vivado/Vivado/2018.3/data/ip/xilinx/xadc_wiz_v3_3/doc/xadc_wiz_v3_3_changelog.txt
*(57) d:/Vivado/Vivado/2018.3/data/ip/xilinx/xlconcat_v2_1/doc/xlconcat_v2_1_changelog.txt
*(58) d:/Vivado/Vivado/2018.3/data/ip/xilinx/xlconcat_v2_1/doc/xlconcat_v2_1_changelog.txt
*(59) d:/Vivado/Vivado/2018.3/data/ip/xilinx/xlconstant_v1_1/doc/xlconstant_v1_1_changelog.txt
*(60) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_switchboard_v1_0/doc/sc_switchboard_v1_0_changelog.txt
*(61) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_switchboard_v1_0/doc/sc_switchboard_v1_0_changelog.txt
*(62) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_switchboard_v1_0/doc/sc_switchboard_v1_0_changelog.txt
*(63) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_node_v1_0/doc/sc_node_v1_0_changelog.txt
*(64) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_node_v1_0/doc/sc_node_v1_0_changelog.txt
*(65) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_node_v1_0/doc/sc_node_v1_0_changelog.txt
*(66) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_exit_v1_0/doc/sc_exit_v1_0_changelog.txt
*(67) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_node_v1_0/doc/sc_node_v1_0_changelog.txt
*(68) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_sc2axi_v1_0/doc/sc_sc2axi_v1_0_changelog.txt
*(69) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_node_v1_0/doc/sc_node_v1_0_changelog.txt
*(70) d:/Vivado/Vivado/2018.3/data/ip/xilinx/xlconstant_v1_1/doc/xlconstant_v1_1_changelog.txt
*(71) d:/Vivado/Vivado/2018.3/data/ip/xilinx/proc_sys_reset_v5_0/doc/proc_sys_reset_v5_0_changelog.txt
*(72) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_switchboard_v1_0/doc/sc_switchboard_v1_0_changelog.txt
*(73) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_axi2sc_v1_0/doc/sc_axi2sc_v1_0_changelog.txt
*(74) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_mmu_v1_0/doc/sc_mmu_v1_0_changelog.txt
*(75) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_si_converter_v1_0/doc/sc_si_converter_v1_0_changelog.txt
*(76) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_transaction_regulator_v1_0/doc/sc_transaction_regulator_v1_0_changelog.txt
*(77) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_axi2sc_v1_0/doc/sc_axi2sc_v1_0_changelog.txt
*(78) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_mmu_v1_0/doc/sc_mmu_v1_0_changelog.txt
*(79) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_si_converter_v1_0/doc/sc_si_converter_v1_0_changelog.txt
*(80) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_transaction_regulator_v1_0/doc/sc_transaction_regulator_v1_0_changelog.txt
*(81) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_axi2sc_v1_0/doc/sc_axi2sc_v1_0_changelog.txt
*(82) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_mmu_v1_0/doc/sc_mmu_v1_0_changelog.txt
*(83) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_si_converter_v1_0/doc/sc_si_converter_v1_0_changelog.txt
*(84) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_transaction_regulator_v1_0/doc/sc_transaction_regulator_v1_0_changelog.txt
*(85) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_axi2sc_v1_0/doc/sc_axi2sc_v1_0_changelog.txt
*(86) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_mmu_v1_0/doc/sc_mmu_v1_0_changelog.txt
*(87) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_si_converter_v1_0/doc/sc_si_converter_v1_0_changelog.txt
*(88) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_transaction_regulator_v1_0/doc/sc_transaction_regulator_v1_0_changelog.txt
*(89) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_node_v1_0/doc/sc_node_v1_0_changelog.txt
*(90) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_node_v1_0/doc/sc_node_v1_0_changelog.txt
*(91) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_node_v1_0/doc/sc_node_v1_0_changelog.txt
*(92) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_node_v1_0/doc/sc_node_v1_0_changelog.txt
*(93) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_node_v1_0/doc/sc_node_v1_0_changelog.txt
*(94) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_node_v1_0/doc/sc_node_v1_0_changelog.txt
*(95) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_node_v1_0/doc/sc_node_v1_0_changelog.txt
*(96) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_node_v1_0/doc/sc_node_v1_0_changelog.txt
*(97) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_node_v1_0/doc/sc_node_v1_0_changelog.txt
*(98) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_node_v1_0/doc/sc_node_v1_0_changelog.txt
*(99) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_switchboard_v1_0/doc/sc_switchboard_v1_0_changelog.txt


upgrade_ip [get_ips design_1_Canny_accel_0_0]
WARNING: [Coretcl 2-1044] No upgrade is available for 'design_1_Canny_accel_0_0'
WARNING: [Coretcl 2-1042] No IP was identified for upgrade.
get_property IP_REPO_PATHS [current_project]
D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/arch/ip
set_property ip_repo_paths {D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/solution1/impl/ip} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/solution1/impl/ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
update_ip_catalog: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 3091.324 ; gain = 142.688
1
report_ip_status
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Dec 30 10:36:43 2025
| Host         : DESKTOP-JSM332P running 64-bit major release  (build 9200)
| Command      : report_ip_status
------------------------------------------------------------------------------------

IP Status Summary

1. Project IP Status
--------------------
Your project uses 124 IP. Some of these IP may have undergone changes in this release of the software. Please review the recommended actions.

More information on the Xilinx versioning policy is available at www.xilinx.com.

Project IP Instances
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| Instance Name                          | Status                  | Recommendation               | Change    | IP Name            | IP      | New Version   | New        | Original Part        |
|                                        |                         |                              | Log       |                    | Version |               | License    |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_AXI_Encoder_0_0               | IP definition not found | Add IP definition to catalog | Change    | AXI_Encoder        | 1.0     | N/A           | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |               |            |                      |
|                                        |                         |                              | available |                    | 7)      |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_AXI_Encoder_1_0               | IP definition not found | Add IP definition to catalog | Change    | AXI_Encoder        | 1.0     | N/A           | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |               |            |                      |
|                                        |                         |                              | available |                    | 7)      |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_AXI_PWM_Motor_0               | IP definition not found | Add IP definition to catalog | Change    | AXI_PWM            | 1.0     | N/A           | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |               |            |                      |
|                                        |                         |                              | available |                    | 8)      |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_AXI_PWM_Motor_1               | IP definition not found | Add IP definition to catalog | Change    | AXI_PWM            | 1.0     | N/A           | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |               |            |                      |
|                                        |                         |                              | available |                    | 8)      |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_AXI_PWM_Servo_0               | IP definition not found | Add IP definition to catalog | Change    | AXI_PWM            | 1.0     | N/A           | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |               |            |                      |
|                                        |                         |                              | available |                    | 8)      |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_AXI_ultrasonic_ranger_0_0     | IP definition not found | Add IP definition to catalog | Change    | AXI_ultrasonic_ran | 1.0     | N/A           | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |               |            |                      |
|                                        |                         |                              | available |                    | 16)     |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_Canny_accel_0_0               | IP definition not found | Add IP definition to catalog | Change    | Canny_accel        | 1.0     | N/A           | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |               |            |                      |
|                                        |                         |                              | available |                    | 2007241 |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_RGBA2GBR_0                    | Up-to-date              | No changes required          |  *(1)     | AXI4-Stream Subset | 1.1     | 1.1 (Rev. 18) | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Converter          | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 18)     |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_SobelX_accel_0_0              | IP definition not found | Add IP definition to catalog | Change    | SobelX_accel       | 1.0     | N/A           | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |               |            |                      |
|                                        |                         |                              | available |                    | 2007220 |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_SobelY_accel_0_0              | IP definition not found | Add IP definition to catalog | Change    | SobelY_accel       | 1.0     | N/A           | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |               |            |                      |
|                                        |                         |                              | available |                    | 2007220 |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_a0_demosaic_0                 | Up-to-date              | No changes required          |  *(2)     | Sensor Demosaic    | 1.0     | 1.0 (Rev. 4)  | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 4)      |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_analog2digital_0_0            | IP definition not found | Add IP definition to catalog | Change    | analog2digital     | 1.0     | N/A           | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |               |            |                      |
|                                        |                         |                              | available |                    | 2)      |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_arduino_gpio_0                | Up-to-date              | No changes required          |  *(3)     | AXI GPIO           | 2.0     | 2.0 (Rev. 20) | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 20)     |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_axi_dma_proc_0                | Up-to-date              | No changes required          |  *(4)     | AXI Direct Memory  | 7.1     | 7.1 (Rev. 19) | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Access             | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 19)     |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_axi_iic_0_0                   | Up-to-date              | No changes required          |  *(5)     | AXI IIC            | 2.0     | 2.0 (Rev. 21) | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 21)     |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_axi_intc_0                    | Up-to-date              | No changes required          |  *(6)     | AXI Interrupt      | 4.1     | 4.1 (Rev. 12) | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Controller         | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 12)     |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_axi_interconnect_0            | Up-to-date              | No changes required          |  *(7)     | AXI Interconnect   | 2.1     | 2.1 (Rev. 19) | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 19)     |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_axi_interconnect_0_0          | Up-to-date              | No changes required          |  *(8)     | AXI Interconnect   | 2.1     | 2.1 (Rev. 19) | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 19)     |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_axi_interconnect_0_1          | Up-to-date              | No changes required          |  *(9)     | AXI Interconnect   | 2.1     | 2.1 (Rev. 19) | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 19)     |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_axi_interconnect_0_2          | Up-to-date              | No changes required          |  *(10)    | AXI Interconnect   | 2.1     | 2.1 (Rev. 19) | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 19)     |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_axi_interconnect_0_3          | Up-to-date              | No changes required          |  *(11)    | AXI Interconnect   | 2.1     | 2.1 (Rev. 19) | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 19)     |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_axi_interconnect_0_4          | Up-to-date              | No changes required          |  *(12)    | AXI Interconnect   | 2.1     | 2.1 (Rev. 19) | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 19)     |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_axi_interconnect_1            | Up-to-date              | No changes required          |  *(13)    | AXI Interconnect   | 2.1     | 2.1 (Rev. 19) | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 19)     |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_axi_motor_ctrl_sel_0_0        | IP definition not found | Add IP definition to catalog | Change    | axi_motor_ctrl_sel | 1.0     | N/A           | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |               |            |                      |
|                                        |                         |                              | available |                    | 4)      |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_axi_motor_ctrl_sel_0_1        | IP definition not found | Add IP definition to catalog | Change    | axi_motor_ctrl_sel | 1.0     | N/A           | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |               |            |                      |
|                                        |                         |                              | available |                    | 4)      |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_axi_sccb_0                    | Up-to-date              | No changes required          |  *(14)    | AXI IIC            | 2.0     | 2.0 (Rev. 21) | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 21)     |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_axi_vdma_0                    | Up-to-date              | No changes required          |  *(15)    | AXI Video Direct   | 6.3     | 6.3 (Rev. 6)  | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Memory Access      | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 6)      |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_axi_vdma_cam_0                | Up-to-date              | No changes required          |  *(16)    | AXI Video Direct   | 6.3     | 6.3 (Rev. 6)  | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Memory Access      | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 6)      |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_axis_interconnect_back_0      | Up-to-date              | No changes required          |  *(17)    | AXI4-Stream        | 2.1     | 2.1 (Rev. 19) | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Interconnect       | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 19)     |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_axis_interconnect_back_1      | Up-to-date              | No changes required          |  *(18)    | AXI4-Stream        | 2.1     | 2.1 (Rev. 19) | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Interconnect       | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 19)     |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_axis_interconnect_front_0     | Up-to-date              | No changes required          |  *(19)    | AXI4-Stream        | 2.1     | 2.1 (Rev. 19) | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Interconnect       | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 19)     |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_axis_interconnect_front_1     | Up-to-date              | No changes required          |  *(20)    | AXI4-Stream        | 2.1     | 2.1 (Rev. 19) | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Interconnect       | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 19)     |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_axis_subset_converter_0_0     | Up-to-date              | No changes required          |  *(21)    | AXI4-Stream Subset | 1.1     | 1.1 (Rev. 18) | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Converter          | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 18)     |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_axis_subset_converter_1_0     | Up-to-date              | No changes required          |  *(22)    | AXI4-Stream Subset | 1.1     | 1.1 (Rev. 18) | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Converter          | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 18)     |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_axis_subset_converter_2_0     | Up-to-date              | No changes required          |  *(23)    | AXI4-Stream Subset | 1.1     | 1.1 (Rev. 18) | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Converter          | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 18)     |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_axis_subset_converter_3_0     | Up-to-date              | No changes required          |  *(24)    | AXI4-Stream Subset | 1.1     | 1.1 (Rev. 18) | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Converter          | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 18)     |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_axis_subset_converter_4_0     | Up-to-date              | No changes required          |  *(25)    | AXI4-Stream Subset | 1.1     | 1.1 (Rev. 18) | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Converter          | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 18)     |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_axis_subset_converter_5_0     | Up-to-date              | No changes required          |  *(26)    | AXI4-Stream Subset | 1.1     | 1.1 (Rev. 18) | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Converter          | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 18)     |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_camera_reset_0                | Up-to-date              | No changes required          | Change    | Slice              | 1.0     | 1.0 (Rev. 1)  | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |               |            |                      |
|                                        |                         |                              | available |                    | 1)      |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_clk_wiz_0_0                   | Up-to-date              | No changes required          |  *(27)    | Clocking Wizard    | 6.0     | 6.0 (Rev. 2)  | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 2)      |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_color_detect_0                | IP definition not found | Add IP definition to catalog | Change    | color_detect       | 1.0     | N/A           | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |               |            |                      |
|                                        |                         |                              | available |                    | 2008041 |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_dff_en_reset_vector_0_0       | IP definition not found | Add IP definition to catalog | Change    | dff_en_reset_vecto | 1.0     | N/A           | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |               |            |                      |
|                                        |                         |                              | available |                    | 3)      |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_dlmb_bram_if_cntlr_0          | Up-to-date              | No changes required          |  *(28)    | LMB BRAM           | 4.0     | 4.0 (Rev. 15) | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Controller         | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 15)     |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_dlmb_v10_0                    | Up-to-date              | No changes required          |  *(29)    | Local Memory Bus   | 3.0     | 3.0 (Rev. 9)  | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | (LMB) 1.0          | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 9)      |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_gbr2rgb_0                     | Up-to-date              | No changes required          |  *(30)    | AXI4-Stream Subset | 1.1     | 1.1 (Rev. 18) | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Converter          | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 18)     |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_ilmb_v10_0                    | Up-to-date              | No changes required          |  *(31)    | Local Memory Bus   | 3.0     | 3.0 (Rev. 9)  | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | (LMB) 1.0          | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 9)      |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_image_process_reset_0         | Up-to-date              | No changes required          | Change    | Slice              | 1.0     | 1.0 (Rev. 1)  | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |               |            |                      |
|                                        |                         |                              | available |                    | 1)      |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_interrupt_0                   | Up-to-date              | No changes required          |  *(32)    | Concat             | 2.1     | 2.1 (Rev. 1)  | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 1)      |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_intr_0                        | Up-to-date              | No changes required          |  *(33)    | AXI GPIO           | 2.0     | 2.0 (Rev. 20) | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 20)     |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_io_switch_0                   | IP definition not found | Add IP definition to catalog | Change    | io_switch          | 1.1     | N/A           | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |               |            |                      |
|                                        |                         |                              | available |                    | 8)      |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_lmb_bram_0                    | Up-to-date              | No changes required          |  *(34)    | Block Memory       | 8.4     | 8.4 (Rev. 2)  | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Generator          | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 2)      |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_logic0_0                      | Up-to-date              | No changes required          |  *(35)    | Constant           | 1.1     | 1.1 (Rev. 5)  | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 5)      |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_logic1_0                      | Up-to-date              | No changes required          |  *(36)    | Constant           | 1.1     | 1.1 (Rev. 5)  | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 5)      |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_logic_1_0                     | Up-to-date              | No changes required          |  *(37)    | Constant           | 1.1     | 1.1 (Rev. 5)  | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 5)      |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_logic_1_1                     | Up-to-date              | No changes required          |  *(38)    | Constant           | 1.1     | 1.1 (Rev. 5)  | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 5)      |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_mb_0                          | Up-to-date              | No changes required          | *(39)     | MicroBlaze         | 11.0    | 11.0          | Included   | xc7z020clg400-1      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_mb_bram_ctrl_0                | Up-to-date              | No changes required          |  *(40)    | AXI BRAM           | 4.1     | 4.1           | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Controller         |         |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_mb_car_iop_arduino_intr_ack_0 | Up-to-date              | No changes required          | Change    | Slice              | 1.0     | 1.0 (Rev. 1)  | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |               |            |                      |
|                                        |                         |                              | available |                    | 1)      |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_mb_car_iop_arduino_reset_0    | Up-to-date              | No changes required          | Change    | Slice              | 1.0     | 1.0 (Rev. 1)  | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |               |            |                      |
|                                        |                         |                              | available |                    | 1)      |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_mb_intc_0                     | Up-to-date              | No changes required          |  *(41)    | AXI Interrupt      | 4.1     | 4.1 (Rev. 12) | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Controller         | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 12)     |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_mdm_0_0                       | Up-to-date              | No changes required          |  *(42)    | MicroBlaze Debug   | 3.2     | 3.2 (Rev. 15) | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Module (MDM)       | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 15)     |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_pixel_pack_0                  | IP definition not found | Add IP definition to catalog | Change    | pixel_pack         | 1.0     | N/A           | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |               |            |                      |
|                                        |                         |                              | available |                    | 2006221 |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_pixel_pack_1                  | IP definition not found | Add IP definition to catalog | Change    | pixel_pack         | 1.0     | N/A           | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |               |            |                      |
|                                        |                         |                              | available |                    | 2006221 |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_pixel_unpack_0                | IP definition not found | Add IP definition to catalog | Change    | pixel_unpack       | 1.0     | N/A           | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |               |            |                      |
|                                        |                         |                              | available |                    | 2006221 |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_pixel_unpack_1                | IP definition not found | Add IP definition to catalog | Change    | pixel_unpack       | 1.0     | N/A           | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |               |            |                      |
|                                        |                         |                              | available |                    | 2006221 |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_proc_sys_reset_0              | Up-to-date              | No changes required          |  *(43)    | Processor System   | 5.0     | 5.0 (Rev. 13) | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Reset              | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 13)     |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_proc_sys_reset_0_0            | Up-to-date              | No changes required          |  *(44)    | Processor System   | 5.0     | 5.0 (Rev. 13) | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Reset              | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 13)     |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_proc_sys_reset_100m_0         | Up-to-date              | No changes required          |  *(45)    | Processor System   | 5.0     | 5.0 (Rev. 13) | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Reset              | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 13)     |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_processing_system7_0_0        | Up-to-date              | No changes required          |  *(46)    | ZYNQ7 Processing   | 5.5     | 5.5 (Rev. 6)  | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | System             | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 6)      |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_rgb2dvi_0                     | IP definition not found | Add IP definition to catalog | Change    | rgb2dvi            | 1.2     | N/A           | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |               |            |                      |
|                                        |                         |                              | available |                    | 7)      |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_rgb2gray_0_0                  | IP definition not found | Add IP definition to catalog | Change    | rgb2gray           | 1.0     | N/A           | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |               |            |                      |
|                                        |                         |                              | available |                    | 2007202 |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_smartconnect_0_0              | Up-to-date              | No changes required          |  *(47)    | AXI SmartConnect   | 1.0     | 1.0 (Rev. 10) | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 10)     |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_subset_cvt_0                  | Up-to-date              | No changes required          |  *(48)    | AXI4-Stream Subset | 1.1     | 1.1 (Rev. 18) | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Converter          | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 18)     |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_timer_0_0                     | Up-to-date              | No changes required          |  *(49)    | AXI Timer          | 2.0     | 2.0 (Rev. 20) | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 20)     |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_timer_1_0                     | Up-to-date              | No changes required          |  *(50)    | AXI Timer          | 2.0     | 2.0 (Rev. 20) | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 20)     |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_timer_intr_0                  | Up-to-date              | No changes required          |  *(51)    | Concat             | 2.1     | 2.1 (Rev. 1)  | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 1)      |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_util_vector_logic_0_0         | Up-to-date              | No changes required          |  *(52)    | Utility Vector     | 2.0     | 2.0 (Rev. 1)  | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Logic              | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 1)      |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_v_axi4s_vid_out_0_0           | Up-to-date              | No changes required          |  *(53)    | AXI4-Stream to     | 4.0     | 4.0 (Rev. 10) | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Video Out          | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 10)     |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_v_tc_0_0                      | Up-to-date              | No changes required          |  *(54)    | Video Timing       | 6.1     | 6.1 (Rev. 13) | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Controller         | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 13)     |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_v_vid_in_axi4s_0_0            | Up-to-date              | No changes required          |  *(55)    | Video In to        | 4.0     | 4.0 (Rev. 9)  | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | AXI4-Stream        | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 9)      |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_xadc_wiz_0_0                  | Up-to-date              | No changes required          |  *(56)    | XADC Wizard        | 3.3     | 3.3 (Rev. 6)  | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 6)      |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_xlconcat_0_0                  | Up-to-date              | No changes required          |  *(57)    | Concat             | 2.1     | 2.1 (Rev. 1)  | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 1)      |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_xlconcat_PWM_0                | Up-to-date              | No changes required          |  *(58)    | Concat             | 2.1     | 2.1 (Rev. 1)  | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 1)      |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_xlconstant_0_0                | Up-to-date              | No changes required          |  *(59)    | Constant           | 1.1     | 1.1 (Rev. 5)  | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 5)      |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| bd_48ac_arsw_0                         | Up-to-date              | No changes required          |  *(60)    | SmartConnect       | 1.0     | 1.0 (Rev. 6)  | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Switchboard        | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 6)      |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| bd_48ac_awsw_0                         | Up-to-date              | No changes required          |  *(61)    | SmartConnect       | 1.0     | 1.0 (Rev. 6)  | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Switchboard        | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 6)      |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| bd_48ac_bsw_0                          | Up-to-date              | No changes required          |  *(62)    | SmartConnect       | 1.0     | 1.0 (Rev. 6)  | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Switchboard        | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 6)      |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| bd_48ac_m00arn_0                       | Up-to-date              | No changes required          |  *(63)    | SmartConnect Node  | 1.0     | 1.0 (Rev. 10) | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 10)     |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| bd_48ac_m00awn_0                       | Up-to-date              | No changes required          |  *(64)    | SmartConnect Node  | 1.0     | 1.0 (Rev. 10) | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 10)     |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| bd_48ac_m00bn_0                        | Up-to-date              | No changes required          |  *(65)    | SmartConnect Node  | 1.0     | 1.0 (Rev. 10) | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 10)     |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| bd_48ac_m00e_0                         | Up-to-date              | No changes required          |  *(66)    | SC EXIT            | 1.0     | 1.0 (Rev. 8)  | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 8)      |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| bd_48ac_m00rn_0                        | Up-to-date              | No changes required          |  *(67)    | SmartConnect Node  | 1.0     | 1.0 (Rev. 10) | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 10)     |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| bd_48ac_m00s2a_0                       | Up-to-date              | No changes required          |  *(68)    | SmartConnect       | 1.0     | 1.0 (Rev. 7)  | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | SC2AXI Bridge      | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 7)      |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| bd_48ac_m00wn_0                        | Up-to-date              | No changes required          |  *(69)    | SmartConnect Node  | 1.0     | 1.0 (Rev. 10) | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 10)     |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| bd_48ac_one_0                          | Up-to-date              | No changes required          |  *(70)    | Constant           | 1.1     | 1.1 (Rev. 5)  | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 5)      |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| bd_48ac_psr_aclk_0                     | Up-to-date              | No changes required          |  *(71)    | Processor System   | 5.0     | 5.0 (Rev. 13) | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Reset              | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 13)     |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| bd_48ac_rsw_0                          | Up-to-date              | No changes required          |  *(72)    | SmartConnect       | 1.0     | 1.0 (Rev. 6)  | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Switchboard        | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 6)      |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| bd_48ac_s00a2s_0                       | Up-to-date              | No changes required          |  *(73)    | SmartConnect       | 1.0     | 1.0 (Rev. 7)  | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | AXI2SC Bridge      | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 7)      |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| bd_48ac_s00mmu_0                       | Up-to-date              | No changes required          |  *(74)    | SC MMU             | 1.0     | 1.0 (Rev. 7)  | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 7)      |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| bd_48ac_s00sic_0                       | Up-to-date              | No changes required          |  *(75)    | SC SI_CONVERTER    | 1.0     | 1.0 (Rev. 7)  | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 7)      |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| bd_48ac_s00tr_0                        | Up-to-date              | No changes required          |  *(76)    | SC                 | 1.0     | 1.0 (Rev. 8)  | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | TRANSACTION_REGULA | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 8)      |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| bd_48ac_s01a2s_0                       | Up-to-date              | No changes required          |  *(77)    | SmartConnect       | 1.0     | 1.0 (Rev. 7)  | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | AXI2SC Bridge      | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 7)      |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| bd_48ac_s01mmu_0                       | Up-to-date              | No changes required          |  *(78)    | SC MMU             | 1.0     | 1.0 (Rev. 7)  | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 7)      |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| bd_48ac_s01sic_0                       | Up-to-date              | No changes required          |  *(79)    | SC SI_CONVERTER    | 1.0     | 1.0 (Rev. 7)  | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 7)      |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| bd_48ac_s01tr_0                        | Up-to-date              | No changes required          |  *(80)    | SC                 | 1.0     | 1.0 (Rev. 8)  | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | TRANSACTION_REGULA | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 8)      |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| bd_48ac_s02a2s_0                       | Up-to-date              | No changes required          |  *(81)    | SmartConnect       | 1.0     | 1.0 (Rev. 7)  | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | AXI2SC Bridge      | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 7)      |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| bd_48ac_s02mmu_0                       | Up-to-date              | No changes required          |  *(82)    | SC MMU             | 1.0     | 1.0 (Rev. 7)  | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 7)      |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| bd_48ac_s02sic_0                       | Up-to-date              | No changes required          |  *(83)    | SC SI_CONVERTER    | 1.0     | 1.0 (Rev. 7)  | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 7)      |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| bd_48ac_s02tr_0                        | Up-to-date              | No changes required          |  *(84)    | SC                 | 1.0     | 1.0 (Rev. 8)  | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | TRANSACTION_REGULA | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 8)      |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| bd_48ac_s03a2s_0                       | Up-to-date              | No changes required          |  *(85)    | SmartConnect       | 1.0     | 1.0 (Rev. 7)  | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | AXI2SC Bridge      | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 7)      |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| bd_48ac_s03mmu_0                       | Up-to-date              | No changes required          |  *(86)    | SC MMU             | 1.0     | 1.0 (Rev. 7)  | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 7)      |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| bd_48ac_s03sic_0                       | Up-to-date              | No changes required          |  *(87)    | SC SI_CONVERTER    | 1.0     | 1.0 (Rev. 7)  | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 7)      |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| bd_48ac_s03tr_0                        | Up-to-date              | No changes required          |  *(88)    | SC                 | 1.0     | 1.0 (Rev. 8)  | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | TRANSACTION_REGULA | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 8)      |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| bd_48ac_sarn_0                         | Up-to-date              | No changes required          |  *(89)    | SmartConnect Node  | 1.0     | 1.0 (Rev. 10) | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 10)     |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| bd_48ac_sarn_1                         | Up-to-date              | No changes required          |  *(90)    | SmartConnect Node  | 1.0     | 1.0 (Rev. 10) | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 10)     |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| bd_48ac_sawn_0                         | Up-to-date              | No changes required          |  *(91)    | SmartConnect Node  | 1.0     | 1.0 (Rev. 10) | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 10)     |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| bd_48ac_sawn_1                         | Up-to-date              | No changes required          |  *(92)    | SmartConnect Node  | 1.0     | 1.0 (Rev. 10) | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 10)     |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| bd_48ac_sbn_0                          | Up-to-date              | No changes required          |  *(93)    | SmartConnect Node  | 1.0     | 1.0 (Rev. 10) | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 10)     |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| bd_48ac_sbn_1                          | Up-to-date              | No changes required          |  *(94)    | SmartConnect Node  | 1.0     | 1.0 (Rev. 10) | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 10)     |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| bd_48ac_srn_0                          | Up-to-date              | No changes required          |  *(95)    | SmartConnect Node  | 1.0     | 1.0 (Rev. 10) | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 10)     |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| bd_48ac_srn_1                          | Up-to-date              | No changes required          |  *(96)    | SmartConnect Node  | 1.0     | 1.0 (Rev. 10) | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 10)     |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| bd_48ac_swn_0                          | Up-to-date              | No changes required          |  *(97)    | SmartConnect Node  | 1.0     | 1.0 (Rev. 10) | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 10)     |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| bd_48ac_swn_1                          | Up-to-date              | No changes required          |  *(98)    | SmartConnect Node  | 1.0     | 1.0 (Rev. 10) | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 10)     |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| bd_48ac_wsw_0                          | Up-to-date              | No changes required          |  *(99)    | SmartConnect       | 1.0     | 1.0 (Rev. 6)  | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Switchboard        | (Rev.   |               |            |                      |
|                                        |                         |                              |           |                    | 6)      |               |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
*(1) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axis_subset_converter_v1_1/doc/axis_subset_converter_v1_1_changelog.txt
*(2) d:/Vivado/Vivado/2018.3/data/ip/xilinx/v_demosaic_v1_0/doc/v_demosaic_v1_0_changelog.txt
*(3) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_gpio_v2_0/doc/axi_gpio_v2_0_changelog.txt
*(4) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_dma_v7_1/doc/axi_dma_v7_1_changelog.txt
*(5) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_iic_v2_0/doc/axi_iic_v2_0_changelog.txt
*(6) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_intc_v4_1/doc/axi_intc_v4_1_changelog.txt
*(7) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_interconnect_v2_1/doc/axi_interconnect_v2_1_changelog.txt
*(8) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_interconnect_v2_1/doc/axi_interconnect_v2_1_changelog.txt
*(9) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_interconnect_v2_1/doc/axi_interconnect_v2_1_changelog.txt
*(10) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_interconnect_v2_1/doc/axi_interconnect_v2_1_changelog.txt
*(11) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_interconnect_v2_1/doc/axi_interconnect_v2_1_changelog.txt
*(12) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_interconnect_v2_1/doc/axi_interconnect_v2_1_changelog.txt
*(13) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_interconnect_v2_1/doc/axi_interconnect_v2_1_changelog.txt
*(14) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_iic_v2_0/doc/axi_iic_v2_0_changelog.txt
*(15) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_vdma_v6_3/doc/axi_vdma_v6_3_changelog.txt
*(16) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_vdma_v6_3/doc/axi_vdma_v6_3_changelog.txt
*(17) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axis_interconnect_v2_1/doc/axis_interconnect_v2_1_changelog.txt
*(18) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axis_interconnect_v2_1/doc/axis_interconnect_v2_1_changelog.txt
*(19) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axis_interconnect_v2_1/doc/axis_interconnect_v2_1_changelog.txt
*(20) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axis_interconnect_v2_1/doc/axis_interconnect_v2_1_changelog.txt
*(21) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axis_subset_converter_v1_1/doc/axis_subset_converter_v1_1_changelog.txt
*(22) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axis_subset_converter_v1_1/doc/axis_subset_converter_v1_1_changelog.txt
*(23) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axis_subset_converter_v1_1/doc/axis_subset_converter_v1_1_changelog.txt
*(24) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axis_subset_converter_v1_1/doc/axis_subset_converter_v1_1_changelog.txt
*(25) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axis_subset_converter_v1_1/doc/axis_subset_converter_v1_1_changelog.txt
*(26) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axis_subset_converter_v1_1/doc/axis_subset_converter_v1_1_changelog.txt
*(27) d:/Vivado/Vivado/2018.3/data/ip/xilinx/clk_wiz_v6_0/doc/clk_wiz_v6_0_changelog.txt
*(28) d:/Vivado/Vivado/2018.3/data/ip/xilinx/lmb_bram_if_cntlr_v4_0/doc/lmb_bram_if_cntlr_v4_0_changelog.txt
*(29) d:/Vivado/Vivado/2018.3/data/ip/xilinx/lmb_v10_v3_0/doc/lmb_v10_v3_0_changelog.txt
*(30) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axis_subset_converter_v1_1/doc/axis_subset_converter_v1_1_changelog.txt
*(31) d:/Vivado/Vivado/2018.3/data/ip/xilinx/lmb_v10_v3_0/doc/lmb_v10_v3_0_changelog.txt
*(32) d:/Vivado/Vivado/2018.3/data/ip/xilinx/xlconcat_v2_1/doc/xlconcat_v2_1_changelog.txt
*(33) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_gpio_v2_0/doc/axi_gpio_v2_0_changelog.txt
*(34) d:/Vivado/Vivado/2018.3/data/ip/xilinx/blk_mem_gen_v8_4/doc/blk_mem_gen_v8_4_changelog.txt
*(35) d:/Vivado/Vivado/2018.3/data/ip/xilinx/xlconstant_v1_1/doc/xlconstant_v1_1_changelog.txt
*(36) d:/Vivado/Vivado/2018.3/data/ip/xilinx/xlconstant_v1_1/doc/xlconstant_v1_1_changelog.txt
*(37) d:/Vivado/Vivado/2018.3/data/ip/xilinx/xlconstant_v1_1/doc/xlconstant_v1_1_changelog.txt
*(38) d:/Vivado/Vivado/2018.3/data/ip/xilinx/xlconstant_v1_1/doc/xlconstant_v1_1_changelog.txt
*(39) d:/Vivado/Vivado/2018.3/data/ip/xilinx/microblaze_v11_0/doc/microblaze_v11_0_changelog.txt
*(40) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_bram_ctrl_v4_1/doc/axi_bram_ctrl_v4_1_changelog.txt
*(41) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_intc_v4_1/doc/axi_intc_v4_1_changelog.txt
*(42) d:/Vivado/Vivado/2018.3/data/ip/xilinx/mdm_v3_2/doc/mdm_v3_2_changelog.txt
*(43) d:/Vivado/Vivado/2018.3/data/ip/xilinx/proc_sys_reset_v5_0/doc/proc_sys_reset_v5_0_changelog.txt
*(44) d:/Vivado/Vivado/2018.3/data/ip/xilinx/proc_sys_reset_v5_0/doc/proc_sys_reset_v5_0_changelog.txt
*(45) d:/Vivado/Vivado/2018.3/data/ip/xilinx/proc_sys_reset_v5_0/doc/proc_sys_reset_v5_0_changelog.txt
*(46) d:/Vivado/Vivado/2018.3/data/ip/xilinx/processing_system7_v5_5/doc/processing_system7_v5_5_changelog.txt
*(47) d:/Vivado/Vivado/2018.3/data/ip/xilinx/smartconnect_v1_0/doc/smartconnect_v1_0_changelog.txt
*(48) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axis_subset_converter_v1_1/doc/axis_subset_converter_v1_1_changelog.txt
*(49) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_timer_v2_0/doc/axi_timer_v2_0_changelog.txt
*(50) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_timer_v2_0/doc/axi_timer_v2_0_changelog.txt
*(51) d:/Vivado/Vivado/2018.3/data/ip/xilinx/xlconcat_v2_1/doc/xlconcat_v2_1_changelog.txt
*(52) d:/Vivado/Vivado/2018.3/data/ip/xilinx/util_vector_logic_v2_0/doc/util_vector_logic_v2_0_changelog.txt
*(53) d:/Vivado/Vivado/2018.3/data/ip/xilinx/v_axi4s_vid_out_v4_0/doc/v_axi4s_vid_out_v4_0_changelog.txt
*(54) d:/Vivado/Vivado/2018.3/data/ip/xilinx/v_tc_v6_1/doc/v_tc_v6_1_changelog.txt
*(55) d:/Vivado/Vivado/2018.3/data/ip/xilinx/v_vid_in_axi4s_v4_0/doc/v_vid_in_axi4s_v4_0_changelog.txt
*(56) d:/Vivado/Vivado/2018.3/data/ip/xilinx/xadc_wiz_v3_3/doc/xadc_wiz_v3_3_changelog.txt
*(57) d:/Vivado/Vivado/2018.3/data/ip/xilinx/xlconcat_v2_1/doc/xlconcat_v2_1_changelog.txt
*(58) d:/Vivado/Vivado/2018.3/data/ip/xilinx/xlconcat_v2_1/doc/xlconcat_v2_1_changelog.txt
*(59) d:/Vivado/Vivado/2018.3/data/ip/xilinx/xlconstant_v1_1/doc/xlconstant_v1_1_changelog.txt
*(60) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_switchboard_v1_0/doc/sc_switchboard_v1_0_changelog.txt
*(61) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_switchboard_v1_0/doc/sc_switchboard_v1_0_changelog.txt
*(62) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_switchboard_v1_0/doc/sc_switchboard_v1_0_changelog.txt
*(63) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_node_v1_0/doc/sc_node_v1_0_changelog.txt
*(64) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_node_v1_0/doc/sc_node_v1_0_changelog.txt
*(65) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_node_v1_0/doc/sc_node_v1_0_changelog.txt
*(66) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_exit_v1_0/doc/sc_exit_v1_0_changelog.txt
*(67) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_node_v1_0/doc/sc_node_v1_0_changelog.txt
*(68) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_sc2axi_v1_0/doc/sc_sc2axi_v1_0_changelog.txt
*(69) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_node_v1_0/doc/sc_node_v1_0_changelog.txt
*(70) d:/Vivado/Vivado/2018.3/data/ip/xilinx/xlconstant_v1_1/doc/xlconstant_v1_1_changelog.txt
*(71) d:/Vivado/Vivado/2018.3/data/ip/xilinx/proc_sys_reset_v5_0/doc/proc_sys_reset_v5_0_changelog.txt
*(72) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_switchboard_v1_0/doc/sc_switchboard_v1_0_changelog.txt
*(73) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_axi2sc_v1_0/doc/sc_axi2sc_v1_0_changelog.txt
*(74) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_mmu_v1_0/doc/sc_mmu_v1_0_changelog.txt
*(75) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_si_converter_v1_0/doc/sc_si_converter_v1_0_changelog.txt
*(76) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_transaction_regulator_v1_0/doc/sc_transaction_regulator_v1_0_changelog.txt
*(77) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_axi2sc_v1_0/doc/sc_axi2sc_v1_0_changelog.txt
*(78) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_mmu_v1_0/doc/sc_mmu_v1_0_changelog.txt
*(79) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_si_converter_v1_0/doc/sc_si_converter_v1_0_changelog.txt
*(80) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_transaction_regulator_v1_0/doc/sc_transaction_regulator_v1_0_changelog.txt
*(81) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_axi2sc_v1_0/doc/sc_axi2sc_v1_0_changelog.txt
*(82) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_mmu_v1_0/doc/sc_mmu_v1_0_changelog.txt
*(83) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_si_converter_v1_0/doc/sc_si_converter_v1_0_changelog.txt
*(84) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_transaction_regulator_v1_0/doc/sc_transaction_regulator_v1_0_changelog.txt
*(85) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_axi2sc_v1_0/doc/sc_axi2sc_v1_0_changelog.txt
*(86) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_mmu_v1_0/doc/sc_mmu_v1_0_changelog.txt
*(87) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_si_converter_v1_0/doc/sc_si_converter_v1_0_changelog.txt
*(88) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_transaction_regulator_v1_0/doc/sc_transaction_regulator_v1_0_changelog.txt
*(89) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_node_v1_0/doc/sc_node_v1_0_changelog.txt
*(90) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_node_v1_0/doc/sc_node_v1_0_changelog.txt
*(91) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_node_v1_0/doc/sc_node_v1_0_changelog.txt
*(92) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_node_v1_0/doc/sc_node_v1_0_changelog.txt
*(93) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_node_v1_0/doc/sc_node_v1_0_changelog.txt
*(94) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_node_v1_0/doc/sc_node_v1_0_changelog.txt
*(95) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_node_v1_0/doc/sc_node_v1_0_changelog.txt
*(96) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_node_v1_0/doc/sc_node_v1_0_changelog.txt
*(97) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_node_v1_0/doc/sc_node_v1_0_changelog.txt
*(98) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_node_v1_0/doc/sc_node_v1_0_changelog.txt
*(99) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_switchboard_v1_0/doc/sc_switchboard_v1_0_changelog.txt


update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/solution1/impl/ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/arch/ip [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/arch/ip'.
update_ip_catalog: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4225.574 ; gain = 0.000
update_ip_catalog
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
1
report_ip_status
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Dec 30 10:44:48 2025
| Host         : DESKTOP-JSM332P running 64-bit major release  (build 9200)
| Command      : report_ip_status
------------------------------------------------------------------------------------

IP Status Summary

1. Project IP Status
--------------------
Your project uses 124 IP. Some of these IP may have undergone changes in this release of the software. Please review the recommended actions.

More information on the Xilinx versioning policy is available at www.xilinx.com.

Project IP Instances
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| Instance Name                          | Status                  | Recommendation               | Change    | IP Name            | IP      | New Version           | New        | Original Part        |
|                                        |                         |                              | Log       |                    | Version |                       | License    |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_AXI_Encoder_0_0               | Up-to-date              | No changes required          | Change    | AXI_Encoder_v1.0   | 1.0     | 1.0 (Rev. 7)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 7)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_AXI_Encoder_1_0               | Up-to-date              | No changes required          | Change    | AXI_Encoder_v1.0   | 1.0     | 1.0 (Rev. 7)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 7)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_AXI_PWM_Motor_0               | Up-to-date              | No changes required          | Change    | AXI_PWM_v1.0       | 1.0     | 1.0 (Rev. 8)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 8)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_AXI_PWM_Motor_1               | Up-to-date              | No changes required          | Change    | AXI_PWM_v1.0       | 1.0     | 1.0 (Rev. 8)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 8)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_AXI_PWM_Servo_0               | Up-to-date              | No changes required          | Change    | AXI_PWM_v1.0       | 1.0     | 1.0 (Rev. 8)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 8)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_AXI_ultrasonic_ranger_0_0     | Up-to-date              | No changes required          | Change    | AXI_ultrasonic_ran | 1.0     | 1.0 (Rev. 16)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 16)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_Canny_accel_0_0               | IP definition not found | Add IP definition to catalog | Change    | Canny_accel        | 1.0     | N/A                   | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 2007241 |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_RGBA2GBR_0                    | Up-to-date              | No changes required          |  *(1)     | AXI4-Stream Subset | 1.1     | 1.1 (Rev. 18)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Converter          | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 18)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_SobelX_accel_0_0              | Up-to-date              | No changes required          | Change    | Sobelx_accel       | 1.0     | 1.0 (Rev. 2007220947) | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 2007220 |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_SobelY_accel_0_0              | Up-to-date              | No changes required          | Change    | Sobely_accel       | 1.0     | 1.0 (Rev. 2007220947) | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 2007220 |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_a0_demosaic_0                 | Up-to-date              | No changes required          |  *(2)     | Sensor Demosaic    | 1.0     | 1.0 (Rev. 4)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 4)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_analog2digital_0_0            | Up-to-date              | No changes required          | Change    | analog2digital_v1_ | 1.0     | 1.0 (Rev. 2)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 2)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_arduino_gpio_0                | Up-to-date              | No changes required          |  *(3)     | AXI GPIO           | 2.0     | 2.0 (Rev. 20)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 20)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axi_dma_proc_0                | Up-to-date              | No changes required          |  *(4)     | AXI Direct Memory  | 7.1     | 7.1 (Rev. 19)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Access             | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 19)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axi_iic_0_0                   | Up-to-date              | No changes required          |  *(5)     | AXI IIC            | 2.0     | 2.0 (Rev. 21)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 21)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axi_intc_0                    | Up-to-date              | No changes required          |  *(6)     | AXI Interrupt      | 4.1     | 4.1 (Rev. 12)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Controller         | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 12)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axi_interconnect_0            | Up-to-date              | No changes required          |  *(7)     | AXI Interconnect   | 2.1     | 2.1 (Rev. 19)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 19)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axi_interconnect_0_0          | Up-to-date              | No changes required          |  *(8)     | AXI Interconnect   | 2.1     | 2.1 (Rev. 19)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 19)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axi_interconnect_0_1          | Up-to-date              | No changes required          |  *(9)     | AXI Interconnect   | 2.1     | 2.1 (Rev. 19)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 19)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axi_interconnect_0_2          | Up-to-date              | No changes required          |  *(10)    | AXI Interconnect   | 2.1     | 2.1 (Rev. 19)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 19)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axi_interconnect_0_3          | Up-to-date              | No changes required          |  *(11)    | AXI Interconnect   | 2.1     | 2.1 (Rev. 19)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 19)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axi_interconnect_0_4          | Up-to-date              | No changes required          |  *(12)    | AXI Interconnect   | 2.1     | 2.1 (Rev. 19)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 19)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axi_interconnect_1            | Up-to-date              | No changes required          |  *(13)    | AXI Interconnect   | 2.1     | 2.1 (Rev. 19)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 19)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axi_motor_ctrl_sel_0_0        | Up-to-date              | No changes required          | Change    | axi_motor_ctrl_sel | 1.0     | 1.0 (Rev. 4)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 4)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axi_motor_ctrl_sel_0_1        | Up-to-date              | No changes required          | Change    | axi_motor_ctrl_sel | 1.0     | 1.0 (Rev. 4)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 4)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axi_sccb_0                    | Up-to-date              | No changes required          |  *(14)    | AXI IIC            | 2.0     | 2.0 (Rev. 21)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 21)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axi_vdma_0                    | Up-to-date              | No changes required          |  *(15)    | AXI Video Direct   | 6.3     | 6.3 (Rev. 6)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Memory Access      | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 6)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axi_vdma_cam_0                | Up-to-date              | No changes required          |  *(16)    | AXI Video Direct   | 6.3     | 6.3 (Rev. 6)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Memory Access      | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 6)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axis_interconnect_back_0      | Up-to-date              | No changes required          |  *(17)    | AXI4-Stream        | 2.1     | 2.1 (Rev. 19)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Interconnect       | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 19)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axis_interconnect_back_1      | Up-to-date              | No changes required          |  *(18)    | AXI4-Stream        | 2.1     | 2.1 (Rev. 19)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Interconnect       | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 19)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axis_interconnect_front_0     | Up-to-date              | No changes required          |  *(19)    | AXI4-Stream        | 2.1     | 2.1 (Rev. 19)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Interconnect       | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 19)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axis_interconnect_front_1     | Up-to-date              | No changes required          |  *(20)    | AXI4-Stream        | 2.1     | 2.1 (Rev. 19)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Interconnect       | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 19)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axis_subset_converter_0_0     | Up-to-date              | No changes required          |  *(21)    | AXI4-Stream Subset | 1.1     | 1.1 (Rev. 18)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Converter          | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 18)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axis_subset_converter_1_0     | Up-to-date              | No changes required          |  *(22)    | AXI4-Stream Subset | 1.1     | 1.1 (Rev. 18)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Converter          | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 18)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axis_subset_converter_2_0     | Up-to-date              | No changes required          |  *(23)    | AXI4-Stream Subset | 1.1     | 1.1 (Rev. 18)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Converter          | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 18)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axis_subset_converter_3_0     | Up-to-date              | No changes required          |  *(24)    | AXI4-Stream Subset | 1.1     | 1.1 (Rev. 18)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Converter          | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 18)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axis_subset_converter_4_0     | Up-to-date              | No changes required          |  *(25)    | AXI4-Stream Subset | 1.1     | 1.1 (Rev. 18)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Converter          | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 18)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axis_subset_converter_5_0     | Up-to-date              | No changes required          |  *(26)    | AXI4-Stream Subset | 1.1     | 1.1 (Rev. 18)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Converter          | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 18)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_camera_reset_0                | Up-to-date              | No changes required          | Change    | Slice              | 1.0     | 1.0 (Rev. 1)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 1)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_clk_wiz_0_0                   | Up-to-date              | No changes required          |  *(27)    | Clocking Wizard    | 6.0     | 6.0 (Rev. 2)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 2)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_color_detect_0                | Up-to-date              | No changes required          | Change    | Color_detect       | 1.0     | 1.0 (Rev. 2008041329) | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 2008041 |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_dff_en_reset_vector_0_0       | Up-to-date              | No changes required          | Change    | dff_en_reset_vecto | 1.0     | 1.0 (Rev. 3)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 3)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_dlmb_bram_if_cntlr_0          | Up-to-date              | No changes required          |  *(28)    | LMB BRAM           | 4.0     | 4.0 (Rev. 15)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Controller         | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 15)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_dlmb_v10_0                    | Up-to-date              | No changes required          |  *(29)    | Local Memory Bus   | 3.0     | 3.0 (Rev. 9)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | (LMB) 1.0          | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 9)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_gbr2rgb_0                     | Up-to-date              | No changes required          |  *(30)    | AXI4-Stream Subset | 1.1     | 1.1 (Rev. 18)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Converter          | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 18)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_ilmb_v10_0                    | Up-to-date              | No changes required          |  *(31)    | Local Memory Bus   | 3.0     | 3.0 (Rev. 9)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | (LMB) 1.0          | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 9)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_image_process_reset_0         | Up-to-date              | No changes required          | Change    | Slice              | 1.0     | 1.0 (Rev. 1)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 1)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_interrupt_0                   | Up-to-date              | No changes required          |  *(32)    | Concat             | 2.1     | 2.1 (Rev. 1)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 1)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_intr_0                        | Up-to-date              | No changes required          |  *(33)    | AXI GPIO           | 2.0     | 2.0 (Rev. 20)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 20)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_io_switch_0                   | Up-to-date              | No changes required          | Change    | io_switch_v1.1     | 1.1     | 1.1 (Rev. 8)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 8)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_lmb_bram_0                    | Up-to-date              | No changes required          |  *(34)    | Block Memory       | 8.4     | 8.4 (Rev. 2)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Generator          | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 2)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_logic0_0                      | Up-to-date              | No changes required          |  *(35)    | Constant           | 1.1     | 1.1 (Rev. 5)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 5)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_logic1_0                      | Up-to-date              | No changes required          |  *(36)    | Constant           | 1.1     | 1.1 (Rev. 5)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 5)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_logic_1_0                     | Up-to-date              | No changes required          |  *(37)    | Constant           | 1.1     | 1.1 (Rev. 5)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 5)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_logic_1_1                     | Up-to-date              | No changes required          |  *(38)    | Constant           | 1.1     | 1.1 (Rev. 5)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 5)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_mb_0                          | Up-to-date              | No changes required          | *(39)     | MicroBlaze         | 11.0    | 11.0                  | Included   | xc7z020clg400-1      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_mb_bram_ctrl_0                | Up-to-date              | No changes required          |  *(40)    | AXI BRAM           | 4.1     | 4.1                   | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Controller         |         |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_mb_car_iop_arduino_intr_ack_0 | Up-to-date              | No changes required          | Change    | Slice              | 1.0     | 1.0 (Rev. 1)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 1)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_mb_car_iop_arduino_reset_0    | Up-to-date              | No changes required          | Change    | Slice              | 1.0     | 1.0 (Rev. 1)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 1)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_mb_intc_0                     | Up-to-date              | No changes required          |  *(41)    | AXI Interrupt      | 4.1     | 4.1 (Rev. 12)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Controller         | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 12)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_mdm_0_0                       | Up-to-date              | No changes required          |  *(42)    | MicroBlaze Debug   | 3.2     | 3.2 (Rev. 15)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Module (MDM)       | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 15)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_pixel_pack_0                  | Up-to-date              | No changes required          | Change    | Pixel Pack         | 1.0     | 1.0 (Rev. 2006221153) | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 2006221 |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_pixel_pack_1                  | Up-to-date              | No changes required          | Change    | Pixel Pack         | 1.0     | 1.0 (Rev. 2006221153) | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 2006221 |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_pixel_unpack_0                | Up-to-date              | No changes required          | Change    | Pixel Unpack       | 1.0     | 1.0 (Rev. 2006221153) | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 2006221 |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_pixel_unpack_1                | Up-to-date              | No changes required          | Change    | Pixel Unpack       | 1.0     | 1.0 (Rev. 2006221153) | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 2006221 |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_proc_sys_reset_0              | Up-to-date              | No changes required          |  *(43)    | Processor System   | 5.0     | 5.0 (Rev. 13)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Reset              | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 13)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_proc_sys_reset_0_0            | Up-to-date              | No changes required          |  *(44)    | Processor System   | 5.0     | 5.0 (Rev. 13)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Reset              | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 13)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_proc_sys_reset_100m_0         | Up-to-date              | No changes required          |  *(45)    | Processor System   | 5.0     | 5.0 (Rev. 13)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Reset              | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 13)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_processing_system7_0_0        | Up-to-date              | No changes required          |  *(46)    | ZYNQ7 Processing   | 5.5     | 5.5 (Rev. 6)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | System             | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 6)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_rgb2dvi_0                     | Up-to-date              | No changes required          | Change    | RGB to DVI Video   | 1.2     | 1.2 (Rev. 7)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   | Encoder (Source)   | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 7)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_rgb2gray_0_0                  | Up-to-date              | No changes required          | Change    | Rgb2gray           | 1.0     | 1.0 (Rev. 2007202105) | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 2007202 |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_smartconnect_0_0              | Up-to-date              | No changes required          |  *(47)    | AXI SmartConnect   | 1.0     | 1.0 (Rev. 10)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 10)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_subset_cvt_0                  | Up-to-date              | No changes required          |  *(48)    | AXI4-Stream Subset | 1.1     | 1.1 (Rev. 18)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Converter          | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 18)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_timer_0_0                     | Up-to-date              | No changes required          |  *(49)    | AXI Timer          | 2.0     | 2.0 (Rev. 20)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 20)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_timer_1_0                     | Up-to-date              | No changes required          |  *(50)    | AXI Timer          | 2.0     | 2.0 (Rev. 20)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 20)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_timer_intr_0                  | Up-to-date              | No changes required          |  *(51)    | Concat             | 2.1     | 2.1 (Rev. 1)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 1)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_util_vector_logic_0_0         | Up-to-date              | No changes required          |  *(52)    | Utility Vector     | 2.0     | 2.0 (Rev. 1)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Logic              | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 1)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_v_axi4s_vid_out_0_0           | Up-to-date              | No changes required          |  *(53)    | AXI4-Stream to     | 4.0     | 4.0 (Rev. 10)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Video Out          | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 10)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_v_tc_0_0                      | Up-to-date              | No changes required          |  *(54)    | Video Timing       | 6.1     | 6.1 (Rev. 13)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Controller         | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 13)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_v_vid_in_axi4s_0_0            | Up-to-date              | No changes required          |  *(55)    | Video In to        | 4.0     | 4.0 (Rev. 9)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | AXI4-Stream        | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 9)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_xadc_wiz_0_0                  | Up-to-date              | No changes required          |  *(56)    | XADC Wizard        | 3.3     | 3.3 (Rev. 6)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 6)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_xlconcat_0_0                  | Up-to-date              | No changes required          |  *(57)    | Concat             | 2.1     | 2.1 (Rev. 1)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 1)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_xlconcat_PWM_0                | Up-to-date              | No changes required          |  *(58)    | Concat             | 2.1     | 2.1 (Rev. 1)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 1)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_xlconstant_0_0                | Up-to-date              | No changes required          |  *(59)    | Constant           | 1.1     | 1.1 (Rev. 5)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 5)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_arsw_0                         | Up-to-date              | No changes required          |  *(60)    | SmartConnect       | 1.0     | 1.0 (Rev. 6)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Switchboard        | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 6)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_awsw_0                         | Up-to-date              | No changes required          |  *(61)    | SmartConnect       | 1.0     | 1.0 (Rev. 6)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Switchboard        | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 6)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_bsw_0                          | Up-to-date              | No changes required          |  *(62)    | SmartConnect       | 1.0     | 1.0 (Rev. 6)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Switchboard        | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 6)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_m00arn_0                       | Up-to-date              | No changes required          |  *(63)    | SmartConnect Node  | 1.0     | 1.0 (Rev. 10)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 10)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_m00awn_0                       | Up-to-date              | No changes required          |  *(64)    | SmartConnect Node  | 1.0     | 1.0 (Rev. 10)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 10)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_m00bn_0                        | Up-to-date              | No changes required          |  *(65)    | SmartConnect Node  | 1.0     | 1.0 (Rev. 10)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 10)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_m00e_0                         | Up-to-date              | No changes required          |  *(66)    | SC EXIT            | 1.0     | 1.0 (Rev. 8)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 8)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_m00rn_0                        | Up-to-date              | No changes required          |  *(67)    | SmartConnect Node  | 1.0     | 1.0 (Rev. 10)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 10)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_m00s2a_0                       | Up-to-date              | No changes required          |  *(68)    | SmartConnect       | 1.0     | 1.0 (Rev. 7)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | SC2AXI Bridge      | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 7)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_m00wn_0                        | Up-to-date              | No changes required          |  *(69)    | SmartConnect Node  | 1.0     | 1.0 (Rev. 10)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 10)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_one_0                          | Up-to-date              | No changes required          |  *(70)    | Constant           | 1.1     | 1.1 (Rev. 5)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 5)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_psr_aclk_0                     | Up-to-date              | No changes required          |  *(71)    | Processor System   | 5.0     | 5.0 (Rev. 13)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Reset              | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 13)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_rsw_0                          | Up-to-date              | No changes required          |  *(72)    | SmartConnect       | 1.0     | 1.0 (Rev. 6)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Switchboard        | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 6)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_s00a2s_0                       | Up-to-date              | No changes required          |  *(73)    | SmartConnect       | 1.0     | 1.0 (Rev. 7)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | AXI2SC Bridge      | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 7)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_s00mmu_0                       | Up-to-date              | No changes required          |  *(74)    | SC MMU             | 1.0     | 1.0 (Rev. 7)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 7)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_s00sic_0                       | Up-to-date              | No changes required          |  *(75)    | SC SI_CONVERTER    | 1.0     | 1.0 (Rev. 7)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 7)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_s00tr_0                        | Up-to-date              | No changes required          |  *(76)    | SC                 | 1.0     | 1.0 (Rev. 8)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | TRANSACTION_REGULA | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 8)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_s01a2s_0                       | Up-to-date              | No changes required          |  *(77)    | SmartConnect       | 1.0     | 1.0 (Rev. 7)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | AXI2SC Bridge      | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 7)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_s01mmu_0                       | Up-to-date              | No changes required          |  *(78)    | SC MMU             | 1.0     | 1.0 (Rev. 7)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 7)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_s01sic_0                       | Up-to-date              | No changes required          |  *(79)    | SC SI_CONVERTER    | 1.0     | 1.0 (Rev. 7)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 7)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_s01tr_0                        | Up-to-date              | No changes required          |  *(80)    | SC                 | 1.0     | 1.0 (Rev. 8)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | TRANSACTION_REGULA | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 8)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_s02a2s_0                       | Up-to-date              | No changes required          |  *(81)    | SmartConnect       | 1.0     | 1.0 (Rev. 7)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | AXI2SC Bridge      | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 7)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_s02mmu_0                       | Up-to-date              | No changes required          |  *(82)    | SC MMU             | 1.0     | 1.0 (Rev. 7)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 7)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_s02sic_0                       | Up-to-date              | No changes required          |  *(83)    | SC SI_CONVERTER    | 1.0     | 1.0 (Rev. 7)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 7)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_s02tr_0                        | Up-to-date              | No changes required          |  *(84)    | SC                 | 1.0     | 1.0 (Rev. 8)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | TRANSACTION_REGULA | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 8)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_s03a2s_0                       | Up-to-date              | No changes required          |  *(85)    | SmartConnect       | 1.0     | 1.0 (Rev. 7)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | AXI2SC Bridge      | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 7)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_s03mmu_0                       | Up-to-date              | No changes required          |  *(86)    | SC MMU             | 1.0     | 1.0 (Rev. 7)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 7)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_s03sic_0                       | Up-to-date              | No changes required          |  *(87)    | SC SI_CONVERTER    | 1.0     | 1.0 (Rev. 7)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 7)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_s03tr_0                        | Up-to-date              | No changes required          |  *(88)    | SC                 | 1.0     | 1.0 (Rev. 8)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | TRANSACTION_REGULA | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 8)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_sarn_0                         | Up-to-date              | No changes required          |  *(89)    | SmartConnect Node  | 1.0     | 1.0 (Rev. 10)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 10)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_sarn_1                         | Up-to-date              | No changes required          |  *(90)    | SmartConnect Node  | 1.0     | 1.0 (Rev. 10)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 10)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_sawn_0                         | Up-to-date              | No changes required          |  *(91)    | SmartConnect Node  | 1.0     | 1.0 (Rev. 10)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 10)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_sawn_1                         | Up-to-date              | No changes required          |  *(92)    | SmartConnect Node  | 1.0     | 1.0 (Rev. 10)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 10)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_sbn_0                          | Up-to-date              | No changes required          |  *(93)    | SmartConnect Node  | 1.0     | 1.0 (Rev. 10)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 10)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_sbn_1                          | Up-to-date              | No changes required          |  *(94)    | SmartConnect Node  | 1.0     | 1.0 (Rev. 10)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 10)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_srn_0                          | Up-to-date              | No changes required          |  *(95)    | SmartConnect Node  | 1.0     | 1.0 (Rev. 10)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 10)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_srn_1                          | Up-to-date              | No changes required          |  *(96)    | SmartConnect Node  | 1.0     | 1.0 (Rev. 10)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 10)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_swn_0                          | Up-to-date              | No changes required          |  *(97)    | SmartConnect Node  | 1.0     | 1.0 (Rev. 10)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 10)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_swn_1                          | Up-to-date              | No changes required          |  *(98)    | SmartConnect Node  | 1.0     | 1.0 (Rev. 10)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 10)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_wsw_0                          | Up-to-date              | No changes required          |  *(99)    | SmartConnect       | 1.0     | 1.0 (Rev. 6)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Switchboard        | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 6)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
*(1) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axis_subset_converter_v1_1/doc/axis_subset_converter_v1_1_changelog.txt
*(2) d:/Vivado/Vivado/2018.3/data/ip/xilinx/v_demosaic_v1_0/doc/v_demosaic_v1_0_changelog.txt
*(3) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_gpio_v2_0/doc/axi_gpio_v2_0_changelog.txt
*(4) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_dma_v7_1/doc/axi_dma_v7_1_changelog.txt
*(5) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_iic_v2_0/doc/axi_iic_v2_0_changelog.txt
*(6) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_intc_v4_1/doc/axi_intc_v4_1_changelog.txt
*(7) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_interconnect_v2_1/doc/axi_interconnect_v2_1_changelog.txt
*(8) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_interconnect_v2_1/doc/axi_interconnect_v2_1_changelog.txt
*(9) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_interconnect_v2_1/doc/axi_interconnect_v2_1_changelog.txt
*(10) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_interconnect_v2_1/doc/axi_interconnect_v2_1_changelog.txt
*(11) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_interconnect_v2_1/doc/axi_interconnect_v2_1_changelog.txt
*(12) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_interconnect_v2_1/doc/axi_interconnect_v2_1_changelog.txt
*(13) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_interconnect_v2_1/doc/axi_interconnect_v2_1_changelog.txt
*(14) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_iic_v2_0/doc/axi_iic_v2_0_changelog.txt
*(15) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_vdma_v6_3/doc/axi_vdma_v6_3_changelog.txt
*(16) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_vdma_v6_3/doc/axi_vdma_v6_3_changelog.txt
*(17) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axis_interconnect_v2_1/doc/axis_interconnect_v2_1_changelog.txt
*(18) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axis_interconnect_v2_1/doc/axis_interconnect_v2_1_changelog.txt
*(19) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axis_interconnect_v2_1/doc/axis_interconnect_v2_1_changelog.txt
*(20) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axis_interconnect_v2_1/doc/axis_interconnect_v2_1_changelog.txt
*(21) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axis_subset_converter_v1_1/doc/axis_subset_converter_v1_1_changelog.txt
*(22) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axis_subset_converter_v1_1/doc/axis_subset_converter_v1_1_changelog.txt
*(23) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axis_subset_converter_v1_1/doc/axis_subset_converter_v1_1_changelog.txt
*(24) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axis_subset_converter_v1_1/doc/axis_subset_converter_v1_1_changelog.txt
*(25) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axis_subset_converter_v1_1/doc/axis_subset_converter_v1_1_changelog.txt
*(26) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axis_subset_converter_v1_1/doc/axis_subset_converter_v1_1_changelog.txt
*(27) d:/Vivado/Vivado/2018.3/data/ip/xilinx/clk_wiz_v6_0/doc/clk_wiz_v6_0_changelog.txt
*(28) d:/Vivado/Vivado/2018.3/data/ip/xilinx/lmb_bram_if_cntlr_v4_0/doc/lmb_bram_if_cntlr_v4_0_changelog.txt
*(29) d:/Vivado/Vivado/2018.3/data/ip/xilinx/lmb_v10_v3_0/doc/lmb_v10_v3_0_changelog.txt
*(30) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axis_subset_converter_v1_1/doc/axis_subset_converter_v1_1_changelog.txt
*(31) d:/Vivado/Vivado/2018.3/data/ip/xilinx/lmb_v10_v3_0/doc/lmb_v10_v3_0_changelog.txt
*(32) d:/Vivado/Vivado/2018.3/data/ip/xilinx/xlconcat_v2_1/doc/xlconcat_v2_1_changelog.txt
*(33) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_gpio_v2_0/doc/axi_gpio_v2_0_changelog.txt
*(34) d:/Vivado/Vivado/2018.3/data/ip/xilinx/blk_mem_gen_v8_4/doc/blk_mem_gen_v8_4_changelog.txt
*(35) d:/Vivado/Vivado/2018.3/data/ip/xilinx/xlconstant_v1_1/doc/xlconstant_v1_1_changelog.txt
*(36) d:/Vivado/Vivado/2018.3/data/ip/xilinx/xlconstant_v1_1/doc/xlconstant_v1_1_changelog.txt
*(37) d:/Vivado/Vivado/2018.3/data/ip/xilinx/xlconstant_v1_1/doc/xlconstant_v1_1_changelog.txt
*(38) d:/Vivado/Vivado/2018.3/data/ip/xilinx/xlconstant_v1_1/doc/xlconstant_v1_1_changelog.txt
*(39) d:/Vivado/Vivado/2018.3/data/ip/xilinx/microblaze_v11_0/doc/microblaze_v11_0_changelog.txt
*(40) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_bram_ctrl_v4_1/doc/axi_bram_ctrl_v4_1_changelog.txt
*(41) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_intc_v4_1/doc/axi_intc_v4_1_changelog.txt
*(42) d:/Vivado/Vivado/2018.3/data/ip/xilinx/mdm_v3_2/doc/mdm_v3_2_changelog.txt
*(43) d:/Vivado/Vivado/2018.3/data/ip/xilinx/proc_sys_reset_v5_0/doc/proc_sys_reset_v5_0_changelog.txt
*(44) d:/Vivado/Vivado/2018.3/data/ip/xilinx/proc_sys_reset_v5_0/doc/proc_sys_reset_v5_0_changelog.txt
*(45) d:/Vivado/Vivado/2018.3/data/ip/xilinx/proc_sys_reset_v5_0/doc/proc_sys_reset_v5_0_changelog.txt
*(46) d:/Vivado/Vivado/2018.3/data/ip/xilinx/processing_system7_v5_5/doc/processing_system7_v5_5_changelog.txt
*(47) d:/Vivado/Vivado/2018.3/data/ip/xilinx/smartconnect_v1_0/doc/smartconnect_v1_0_changelog.txt
*(48) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axis_subset_converter_v1_1/doc/axis_subset_converter_v1_1_changelog.txt
*(49) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_timer_v2_0/doc/axi_timer_v2_0_changelog.txt
*(50) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_timer_v2_0/doc/axi_timer_v2_0_changelog.txt
*(51) d:/Vivado/Vivado/2018.3/data/ip/xilinx/xlconcat_v2_1/doc/xlconcat_v2_1_changelog.txt
*(52) d:/Vivado/Vivado/2018.3/data/ip/xilinx/util_vector_logic_v2_0/doc/util_vector_logic_v2_0_changelog.txt
*(53) d:/Vivado/Vivado/2018.3/data/ip/xilinx/v_axi4s_vid_out_v4_0/doc/v_axi4s_vid_out_v4_0_changelog.txt
*(54) d:/Vivado/Vivado/2018.3/data/ip/xilinx/v_tc_v6_1/doc/v_tc_v6_1_changelog.txt
*(55) d:/Vivado/Vivado/2018.3/data/ip/xilinx/v_vid_in_axi4s_v4_0/doc/v_vid_in_axi4s_v4_0_changelog.txt
*(56) d:/Vivado/Vivado/2018.3/data/ip/xilinx/xadc_wiz_v3_3/doc/xadc_wiz_v3_3_changelog.txt
*(57) d:/Vivado/Vivado/2018.3/data/ip/xilinx/xlconcat_v2_1/doc/xlconcat_v2_1_changelog.txt
*(58) d:/Vivado/Vivado/2018.3/data/ip/xilinx/xlconcat_v2_1/doc/xlconcat_v2_1_changelog.txt
*(59) d:/Vivado/Vivado/2018.3/data/ip/xilinx/xlconstant_v1_1/doc/xlconstant_v1_1_changelog.txt
*(60) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_switchboard_v1_0/doc/sc_switchboard_v1_0_changelog.txt
*(61) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_switchboard_v1_0/doc/sc_switchboard_v1_0_changelog.txt
*(62) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_switchboard_v1_0/doc/sc_switchboard_v1_0_changelog.txt
*(63) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_node_v1_0/doc/sc_node_v1_0_changelog.txt
*(64) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_node_v1_0/doc/sc_node_v1_0_changelog.txt
*(65) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_node_v1_0/doc/sc_node_v1_0_changelog.txt
*(66) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_exit_v1_0/doc/sc_exit_v1_0_changelog.txt
*(67) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_node_v1_0/doc/sc_node_v1_0_changelog.txt
*(68) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_sc2axi_v1_0/doc/sc_sc2axi_v1_0_changelog.txt
*(69) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_node_v1_0/doc/sc_node_v1_0_changelog.txt
*(70) d:/Vivado/Vivado/2018.3/data/ip/xilinx/xlconstant_v1_1/doc/xlconstant_v1_1_changelog.txt
*(71) d:/Vivado/Vivado/2018.3/data/ip/xilinx/proc_sys_reset_v5_0/doc/proc_sys_reset_v5_0_changelog.txt
*(72) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_switchboard_v1_0/doc/sc_switchboard_v1_0_changelog.txt
*(73) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_axi2sc_v1_0/doc/sc_axi2sc_v1_0_changelog.txt
*(74) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_mmu_v1_0/doc/sc_mmu_v1_0_changelog.txt
*(75) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_si_converter_v1_0/doc/sc_si_converter_v1_0_changelog.txt
*(76) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_transaction_regulator_v1_0/doc/sc_transaction_regulator_v1_0_changelog.txt
*(77) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_axi2sc_v1_0/doc/sc_axi2sc_v1_0_changelog.txt
*(78) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_mmu_v1_0/doc/sc_mmu_v1_0_changelog.txt
*(79) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_si_converter_v1_0/doc/sc_si_converter_v1_0_changelog.txt
*(80) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_transaction_regulator_v1_0/doc/sc_transaction_regulator_v1_0_changelog.txt
*(81) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_axi2sc_v1_0/doc/sc_axi2sc_v1_0_changelog.txt
*(82) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_mmu_v1_0/doc/sc_mmu_v1_0_changelog.txt
*(83) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_si_converter_v1_0/doc/sc_si_converter_v1_0_changelog.txt
*(84) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_transaction_regulator_v1_0/doc/sc_transaction_regulator_v1_0_changelog.txt
*(85) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_axi2sc_v1_0/doc/sc_axi2sc_v1_0_changelog.txt
*(86) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_mmu_v1_0/doc/sc_mmu_v1_0_changelog.txt
*(87) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_si_converter_v1_0/doc/sc_si_converter_v1_0_changelog.txt
*(88) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_transaction_regulator_v1_0/doc/sc_transaction_regulator_v1_0_changelog.txt
*(89) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_node_v1_0/doc/sc_node_v1_0_changelog.txt
*(90) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_node_v1_0/doc/sc_node_v1_0_changelog.txt
*(91) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_node_v1_0/doc/sc_node_v1_0_changelog.txt
*(92) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_node_v1_0/doc/sc_node_v1_0_changelog.txt
*(93) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_node_v1_0/doc/sc_node_v1_0_changelog.txt
*(94) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_node_v1_0/doc/sc_node_v1_0_changelog.txt
*(95) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_node_v1_0/doc/sc_node_v1_0_changelog.txt
*(96) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_node_v1_0/doc/sc_node_v1_0_changelog.txt
*(97) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_node_v1_0/doc/sc_node_v1_0_changelog.txt
*(98) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_node_v1_0/doc/sc_node_v1_0_changelog.txt
*(99) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_switchboard_v1_0/doc/sc_switchboard_v1_0_changelog.txt


set_property  ip_repo_paths  {d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/arch/ip D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/impl/ip} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/arch/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/impl/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:Canny_accel:1.0'. The one found in IP location 'd:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/arch/ip/xilinx_com_hls_Canny_accel_1_0' will take precedence over the same IP in location d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/impl/ip
set_property  ip_repo_paths  d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/arch/ip [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/arch/ip'.
get_ips
design_1_AXI_Encoder_0_0 design_1_AXI_Encoder_1_0 design_1_AXI_PWM_Motor_0 design_1_AXI_PWM_Motor_1 design_1_AXI_PWM_Servo_0 design_1_AXI_ultrasonic_ranger_0_0 design_1_Canny_accel_0_0 design_1_RGBA2GBR_0 design_1_SobelX_accel_0_0 design_1_SobelY_accel_0_0 design_1_a0_demosaic_0 design_1_analog2digital_0_0 design_1_arduino_gpio_0 design_1_axi_dma_proc_0 design_1_axi_iic_0_0 design_1_axi_intc_0 design_1_axi_interconnect_0 design_1_axi_interconnect_0_0 design_1_axi_interconnect_0_1 design_1_axi_interconnect_0_2 design_1_axi_interconnect_0_3 design_1_axi_interconnect_0_4 design_1_axi_interconnect_1 design_1_axi_motor_ctrl_sel_0_0 design_1_axi_motor_ctrl_sel_0_1 design_1_axi_sccb_0 design_1_axi_vdma_0 design_1_axi_vdma_cam_0 design_1_axis_interconnect_back_0 design_1_axis_interconnect_back_1 design_1_axis_interconnect_front_0 design_1_axis_interconnect_front_1 design_1_axis_subset_converter_0_0 design_1_axis_subset_converter_1_0 design_1_axis_subset_converter_2_0 design_1_axis_subset_converter_3_0 design_1_axis_subset_converter_4_0 design_1_axis_subset_converter_5_0 design_1_camera_reset_0 design_1_clk_wiz_0_0 design_1_color_detect_0 design_1_dff_en_reset_vector_0_0 design_1_dlmb_bram_if_cntlr_0 design_1_dlmb_v10_0 design_1_gbr2rgb_0 design_1_ilmb_v10_0 design_1_image_process_reset_0 design_1_interrupt_0 design_1_intr_0 design_1_io_switch_0 design_1_lmb_bram_0 design_1_logic0_0 design_1_logic1_0 design_1_logic_1_0 design_1_logic_1_1 design_1_mb_0 design_1_mb_bram_ctrl_0 design_1_mb_car_iop_arduino_intr_ack_0 design_1_mb_car_iop_arduino_reset_0 design_1_mb_intc_0 design_1_mdm_0_0 design_1_pixel_pack_0 design_1_pixel_pack_1 design_1_pixel_unpack_0 design_1_pixel_unpack_1 design_1_proc_sys_reset_0 design_1_proc_sys_reset_0_0 design_1_proc_sys_reset_100m_0 design_1_processing_system7_0_0 design_1_rgb2dvi_0 design_1_rgb2gray_0_0 design_1_smartconnect_0_0 design_1_subset_cvt_0 design_1_timer_0_0 design_1_timer_1_0 design_1_timer_intr_0 design_1_util_vector_logic_0_0 design_1_v_axi4s_vid_out_0_0 design_1_v_tc_0_0 design_1_v_vid_in_axi4s_0_0 design_1_xadc_wiz_0_0 design_1_xlconcat_0_0 design_1_xlconcat_PWM_0 design_1_xlconstant_0_0
# 
set_property ip_repo_paths {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
update_ip_catalog: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 4225.574 ; gain = 0.000
1
# 
set_property ip_repo_paths { \
    D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/arch/ip \
    D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/solution1/impl/ip \
} [current_project]
# 
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/arch/ip'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/solution1/impl/ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
update_ip_catalog: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 4241.578 ; gain = 0.000
1
#  IP 
report_ip_status
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Dec 30 11:07:56 2025
| Host         : DESKTOP-JSM332P running 64-bit major release  (build 9200)
| Command      : report_ip_status
------------------------------------------------------------------------------------

IP Status Summary

1. Project IP Status
--------------------
Your project uses 124 IP. Some of these IP may have undergone changes in this release of the software. Please review the recommended actions.

More information on the Xilinx versioning policy is available at www.xilinx.com.

Project IP Instances
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| Instance Name                          | Status                  | Recommendation               | Change    | IP Name            | IP      | New Version           | New        | Original Part        |
|                                        |                         |                              | Log       |                    | Version |                       | License    |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_AXI_Encoder_0_0               | Up-to-date              | No changes required          | Change    | AXI_Encoder_v1.0   | 1.0     | 1.0 (Rev. 7)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 7)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_AXI_Encoder_1_0               | Up-to-date              | No changes required          | Change    | AXI_Encoder_v1.0   | 1.0     | 1.0 (Rev. 7)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 7)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_AXI_PWM_Motor_0               | Up-to-date              | No changes required          | Change    | AXI_PWM_v1.0       | 1.0     | 1.0 (Rev. 8)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 8)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_AXI_PWM_Motor_1               | Up-to-date              | No changes required          | Change    | AXI_PWM_v1.0       | 1.0     | 1.0 (Rev. 8)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 8)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_AXI_PWM_Servo_0               | Up-to-date              | No changes required          | Change    | AXI_PWM_v1.0       | 1.0     | 1.0 (Rev. 8)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 8)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_AXI_ultrasonic_ranger_0_0     | Up-to-date              | No changes required          | Change    | AXI_ultrasonic_ran | 1.0     | 1.0 (Rev. 16)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 16)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_Canny_accel_0_0               | IP definition not found | Add IP definition to catalog | Change    | Canny_accel        | 1.0     | N/A                   | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 2007241 |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_RGBA2GBR_0                    | Up-to-date              | No changes required          |  *(1)     | AXI4-Stream Subset | 1.1     | 1.1 (Rev. 18)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Converter          | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 18)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_SobelX_accel_0_0              | Up-to-date              | No changes required          | Change    | Sobelx_accel       | 1.0     | 1.0 (Rev. 2007220947) | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 2007220 |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_SobelY_accel_0_0              | Up-to-date              | No changes required          | Change    | Sobely_accel       | 1.0     | 1.0 (Rev. 2007220947) | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 2007220 |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_a0_demosaic_0                 | Up-to-date              | No changes required          |  *(2)     | Sensor Demosaic    | 1.0     | 1.0 (Rev. 4)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 4)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_analog2digital_0_0            | Up-to-date              | No changes required          | Change    | analog2digital_v1_ | 1.0     | 1.0 (Rev. 2)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 2)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_arduino_gpio_0                | Up-to-date              | No changes required          |  *(3)     | AXI GPIO           | 2.0     | 2.0 (Rev. 20)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 20)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axi_dma_proc_0                | Up-to-date              | No changes required          |  *(4)     | AXI Direct Memory  | 7.1     | 7.1 (Rev. 19)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Access             | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 19)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axi_iic_0_0                   | Up-to-date              | No changes required          |  *(5)     | AXI IIC            | 2.0     | 2.0 (Rev. 21)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 21)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axi_intc_0                    | Up-to-date              | No changes required          |  *(6)     | AXI Interrupt      | 4.1     | 4.1 (Rev. 12)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Controller         | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 12)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axi_interconnect_0            | Up-to-date              | No changes required          |  *(7)     | AXI Interconnect   | 2.1     | 2.1 (Rev. 19)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 19)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axi_interconnect_0_0          | Up-to-date              | No changes required          |  *(8)     | AXI Interconnect   | 2.1     | 2.1 (Rev. 19)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 19)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axi_interconnect_0_1          | Up-to-date              | No changes required          |  *(9)     | AXI Interconnect   | 2.1     | 2.1 (Rev. 19)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 19)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axi_interconnect_0_2          | Up-to-date              | No changes required          |  *(10)    | AXI Interconnect   | 2.1     | 2.1 (Rev. 19)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 19)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axi_interconnect_0_3          | Up-to-date              | No changes required          |  *(11)    | AXI Interconnect   | 2.1     | 2.1 (Rev. 19)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 19)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axi_interconnect_0_4          | Up-to-date              | No changes required          |  *(12)    | AXI Interconnect   | 2.1     | 2.1 (Rev. 19)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 19)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axi_interconnect_1            | Up-to-date              | No changes required          |  *(13)    | AXI Interconnect   | 2.1     | 2.1 (Rev. 19)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 19)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axi_motor_ctrl_sel_0_0        | Up-to-date              | No changes required          | Change    | axi_motor_ctrl_sel | 1.0     | 1.0 (Rev. 4)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 4)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axi_motor_ctrl_sel_0_1        | Up-to-date              | No changes required          | Change    | axi_motor_ctrl_sel | 1.0     | 1.0 (Rev. 4)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 4)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axi_sccb_0                    | Up-to-date              | No changes required          |  *(14)    | AXI IIC            | 2.0     | 2.0 (Rev. 21)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 21)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axi_vdma_0                    | Up-to-date              | No changes required          |  *(15)    | AXI Video Direct   | 6.3     | 6.3 (Rev. 6)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Memory Access      | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 6)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axi_vdma_cam_0                | Up-to-date              | No changes required          |  *(16)    | AXI Video Direct   | 6.3     | 6.3 (Rev. 6)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Memory Access      | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 6)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axis_interconnect_back_0      | Up-to-date              | No changes required          |  *(17)    | AXI4-Stream        | 2.1     | 2.1 (Rev. 19)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Interconnect       | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 19)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axis_interconnect_back_1      | Up-to-date              | No changes required          |  *(18)    | AXI4-Stream        | 2.1     | 2.1 (Rev. 19)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Interconnect       | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 19)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axis_interconnect_front_0     | Up-to-date              | No changes required          |  *(19)    | AXI4-Stream        | 2.1     | 2.1 (Rev. 19)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Interconnect       | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 19)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axis_interconnect_front_1     | Up-to-date              | No changes required          |  *(20)    | AXI4-Stream        | 2.1     | 2.1 (Rev. 19)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Interconnect       | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 19)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axis_subset_converter_0_0     | Up-to-date              | No changes required          |  *(21)    | AXI4-Stream Subset | 1.1     | 1.1 (Rev. 18)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Converter          | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 18)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axis_subset_converter_1_0     | Up-to-date              | No changes required          |  *(22)    | AXI4-Stream Subset | 1.1     | 1.1 (Rev. 18)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Converter          | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 18)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axis_subset_converter_2_0     | Up-to-date              | No changes required          |  *(23)    | AXI4-Stream Subset | 1.1     | 1.1 (Rev. 18)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Converter          | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 18)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axis_subset_converter_3_0     | Up-to-date              | No changes required          |  *(24)    | AXI4-Stream Subset | 1.1     | 1.1 (Rev. 18)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Converter          | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 18)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axis_subset_converter_4_0     | Up-to-date              | No changes required          |  *(25)    | AXI4-Stream Subset | 1.1     | 1.1 (Rev. 18)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Converter          | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 18)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axis_subset_converter_5_0     | Up-to-date              | No changes required          |  *(26)    | AXI4-Stream Subset | 1.1     | 1.1 (Rev. 18)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Converter          | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 18)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_camera_reset_0                | Up-to-date              | No changes required          | Change    | Slice              | 1.0     | 1.0 (Rev. 1)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 1)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_clk_wiz_0_0                   | Up-to-date              | No changes required          |  *(27)    | Clocking Wizard    | 6.0     | 6.0 (Rev. 2)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 2)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_color_detect_0                | Up-to-date              | No changes required          | Change    | Color_detect       | 1.0     | 1.0 (Rev. 2008041329) | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 2008041 |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_dff_en_reset_vector_0_0       | Up-to-date              | No changes required          | Change    | dff_en_reset_vecto | 1.0     | 1.0 (Rev. 3)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 3)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_dlmb_bram_if_cntlr_0          | Up-to-date              | No changes required          |  *(28)    | LMB BRAM           | 4.0     | 4.0 (Rev. 15)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Controller         | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 15)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_dlmb_v10_0                    | Up-to-date              | No changes required          |  *(29)    | Local Memory Bus   | 3.0     | 3.0 (Rev. 9)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | (LMB) 1.0          | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 9)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_gbr2rgb_0                     | Up-to-date              | No changes required          |  *(30)    | AXI4-Stream Subset | 1.1     | 1.1 (Rev. 18)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Converter          | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 18)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_ilmb_v10_0                    | Up-to-date              | No changes required          |  *(31)    | Local Memory Bus   | 3.0     | 3.0 (Rev. 9)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | (LMB) 1.0          | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 9)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_image_process_reset_0         | Up-to-date              | No changes required          | Change    | Slice              | 1.0     | 1.0 (Rev. 1)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 1)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_interrupt_0                   | Up-to-date              | No changes required          |  *(32)    | Concat             | 2.1     | 2.1 (Rev. 1)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 1)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_intr_0                        | Up-to-date              | No changes required          |  *(33)    | AXI GPIO           | 2.0     | 2.0 (Rev. 20)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 20)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_io_switch_0                   | Up-to-date              | No changes required          | Change    | io_switch_v1.1     | 1.1     | 1.1 (Rev. 8)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 8)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_lmb_bram_0                    | Up-to-date              | No changes required          |  *(34)    | Block Memory       | 8.4     | 8.4 (Rev. 2)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Generator          | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 2)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_logic0_0                      | Up-to-date              | No changes required          |  *(35)    | Constant           | 1.1     | 1.1 (Rev. 5)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 5)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_logic1_0                      | Up-to-date              | No changes required          |  *(36)    | Constant           | 1.1     | 1.1 (Rev. 5)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 5)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_logic_1_0                     | Up-to-date              | No changes required          |  *(37)    | Constant           | 1.1     | 1.1 (Rev. 5)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 5)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_logic_1_1                     | Up-to-date              | No changes required          |  *(38)    | Constant           | 1.1     | 1.1 (Rev. 5)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 5)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_mb_0                          | Up-to-date              | No changes required          | *(39)     | MicroBlaze         | 11.0    | 11.0                  | Included   | xc7z020clg400-1      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_mb_bram_ctrl_0                | Up-to-date              | No changes required          |  *(40)    | AXI BRAM           | 4.1     | 4.1                   | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Controller         |         |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_mb_car_iop_arduino_intr_ack_0 | Up-to-date              | No changes required          | Change    | Slice              | 1.0     | 1.0 (Rev. 1)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 1)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_mb_car_iop_arduino_reset_0    | Up-to-date              | No changes required          | Change    | Slice              | 1.0     | 1.0 (Rev. 1)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 1)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_mb_intc_0                     | Up-to-date              | No changes required          |  *(41)    | AXI Interrupt      | 4.1     | 4.1 (Rev. 12)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Controller         | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 12)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_mdm_0_0                       | Up-to-date              | No changes required          |  *(42)    | MicroBlaze Debug   | 3.2     | 3.2 (Rev. 15)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Module (MDM)       | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 15)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_pixel_pack_0                  | Up-to-date              | No changes required          | Change    | Pixel Pack         | 1.0     | 1.0 (Rev. 2006221153) | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 2006221 |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_pixel_pack_1                  | Up-to-date              | No changes required          | Change    | Pixel Pack         | 1.0     | 1.0 (Rev. 2006221153) | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 2006221 |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_pixel_unpack_0                | Up-to-date              | No changes required          | Change    | Pixel Unpack       | 1.0     | 1.0 (Rev. 2006221153) | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 2006221 |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_pixel_unpack_1                | Up-to-date              | No changes required          | Change    | Pixel Unpack       | 1.0     | 1.0 (Rev. 2006221153) | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 2006221 |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_proc_sys_reset_0              | Up-to-date              | No changes required          |  *(43)    | Processor System   | 5.0     | 5.0 (Rev. 13)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Reset              | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 13)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_proc_sys_reset_0_0            | Up-to-date              | No changes required          |  *(44)    | Processor System   | 5.0     | 5.0 (Rev. 13)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Reset              | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 13)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_proc_sys_reset_100m_0         | Up-to-date              | No changes required          |  *(45)    | Processor System   | 5.0     | 5.0 (Rev. 13)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Reset              | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 13)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_processing_system7_0_0        | Up-to-date              | No changes required          |  *(46)    | ZYNQ7 Processing   | 5.5     | 5.5 (Rev. 6)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | System             | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 6)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_rgb2dvi_0                     | Up-to-date              | No changes required          | Change    | RGB to DVI Video   | 1.2     | 1.2 (Rev. 7)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   | Encoder (Source)   | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 7)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_rgb2gray_0_0                  | Up-to-date              | No changes required          | Change    | Rgb2gray           | 1.0     | 1.0 (Rev. 2007202105) | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 2007202 |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_smartconnect_0_0              | Up-to-date              | No changes required          |  *(47)    | AXI SmartConnect   | 1.0     | 1.0 (Rev. 10)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 10)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_subset_cvt_0                  | Up-to-date              | No changes required          |  *(48)    | AXI4-Stream Subset | 1.1     | 1.1 (Rev. 18)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Converter          | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 18)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_timer_0_0                     | Up-to-date              | No changes required          |  *(49)    | AXI Timer          | 2.0     | 2.0 (Rev. 20)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 20)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_timer_1_0                     | Up-to-date              | No changes required          |  *(50)    | AXI Timer          | 2.0     | 2.0 (Rev. 20)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 20)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_timer_intr_0                  | Up-to-date              | No changes required          |  *(51)    | Concat             | 2.1     | 2.1 (Rev. 1)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 1)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_util_vector_logic_0_0         | Up-to-date              | No changes required          |  *(52)    | Utility Vector     | 2.0     | 2.0 (Rev. 1)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Logic              | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 1)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_v_axi4s_vid_out_0_0           | Up-to-date              | No changes required          |  *(53)    | AXI4-Stream to     | 4.0     | 4.0 (Rev. 10)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Video Out          | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 10)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_v_tc_0_0                      | Up-to-date              | No changes required          |  *(54)    | Video Timing       | 6.1     | 6.1 (Rev. 13)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Controller         | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 13)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_v_vid_in_axi4s_0_0            | Up-to-date              | No changes required          |  *(55)    | Video In to        | 4.0     | 4.0 (Rev. 9)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | AXI4-Stream        | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 9)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_xadc_wiz_0_0                  | Up-to-date              | No changes required          |  *(56)    | XADC Wizard        | 3.3     | 3.3 (Rev. 6)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 6)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_xlconcat_0_0                  | Up-to-date              | No changes required          |  *(57)    | Concat             | 2.1     | 2.1 (Rev. 1)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 1)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_xlconcat_PWM_0                | Up-to-date              | No changes required          |  *(58)    | Concat             | 2.1     | 2.1 (Rev. 1)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 1)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_xlconstant_0_0                | Up-to-date              | No changes required          |  *(59)    | Constant           | 1.1     | 1.1 (Rev. 5)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 5)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_arsw_0                         | Up-to-date              | No changes required          |  *(60)    | SmartConnect       | 1.0     | 1.0 (Rev. 6)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Switchboard        | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 6)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_awsw_0                         | Up-to-date              | No changes required          |  *(61)    | SmartConnect       | 1.0     | 1.0 (Rev. 6)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Switchboard        | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 6)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_bsw_0                          | Up-to-date              | No changes required          |  *(62)    | SmartConnect       | 1.0     | 1.0 (Rev. 6)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Switchboard        | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 6)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_m00arn_0                       | Up-to-date              | No changes required          |  *(63)    | SmartConnect Node  | 1.0     | 1.0 (Rev. 10)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 10)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_m00awn_0                       | Up-to-date              | No changes required          |  *(64)    | SmartConnect Node  | 1.0     | 1.0 (Rev. 10)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 10)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_m00bn_0                        | Up-to-date              | No changes required          |  *(65)    | SmartConnect Node  | 1.0     | 1.0 (Rev. 10)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 10)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_m00e_0                         | Up-to-date              | No changes required          |  *(66)    | SC EXIT            | 1.0     | 1.0 (Rev. 8)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 8)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_m00rn_0                        | Up-to-date              | No changes required          |  *(67)    | SmartConnect Node  | 1.0     | 1.0 (Rev. 10)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 10)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_m00s2a_0                       | Up-to-date              | No changes required          |  *(68)    | SmartConnect       | 1.0     | 1.0 (Rev. 7)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | SC2AXI Bridge      | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 7)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_m00wn_0                        | Up-to-date              | No changes required          |  *(69)    | SmartConnect Node  | 1.0     | 1.0 (Rev. 10)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 10)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_one_0                          | Up-to-date              | No changes required          |  *(70)    | Constant           | 1.1     | 1.1 (Rev. 5)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 5)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_psr_aclk_0                     | Up-to-date              | No changes required          |  *(71)    | Processor System   | 5.0     | 5.0 (Rev. 13)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Reset              | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 13)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_rsw_0                          | Up-to-date              | No changes required          |  *(72)    | SmartConnect       | 1.0     | 1.0 (Rev. 6)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Switchboard        | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 6)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_s00a2s_0                       | Up-to-date              | No changes required          |  *(73)    | SmartConnect       | 1.0     | 1.0 (Rev. 7)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | AXI2SC Bridge      | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 7)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_s00mmu_0                       | Up-to-date              | No changes required          |  *(74)    | SC MMU             | 1.0     | 1.0 (Rev. 7)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 7)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_s00sic_0                       | Up-to-date              | No changes required          |  *(75)    | SC SI_CONVERTER    | 1.0     | 1.0 (Rev. 7)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 7)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_s00tr_0                        | Up-to-date              | No changes required          |  *(76)    | SC                 | 1.0     | 1.0 (Rev. 8)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | TRANSACTION_REGULA | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 8)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_s01a2s_0                       | Up-to-date              | No changes required          |  *(77)    | SmartConnect       | 1.0     | 1.0 (Rev. 7)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | AXI2SC Bridge      | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 7)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_s01mmu_0                       | Up-to-date              | No changes required          |  *(78)    | SC MMU             | 1.0     | 1.0 (Rev. 7)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 7)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_s01sic_0                       | Up-to-date              | No changes required          |  *(79)    | SC SI_CONVERTER    | 1.0     | 1.0 (Rev. 7)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 7)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_s01tr_0                        | Up-to-date              | No changes required          |  *(80)    | SC                 | 1.0     | 1.0 (Rev. 8)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | TRANSACTION_REGULA | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 8)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_s02a2s_0                       | Up-to-date              | No changes required          |  *(81)    | SmartConnect       | 1.0     | 1.0 (Rev. 7)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | AXI2SC Bridge      | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 7)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_s02mmu_0                       | Up-to-date              | No changes required          |  *(82)    | SC MMU             | 1.0     | 1.0 (Rev. 7)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 7)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_s02sic_0                       | Up-to-date              | No changes required          |  *(83)    | SC SI_CONVERTER    | 1.0     | 1.0 (Rev. 7)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 7)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_s02tr_0                        | Up-to-date              | No changes required          |  *(84)    | SC                 | 1.0     | 1.0 (Rev. 8)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | TRANSACTION_REGULA | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 8)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_s03a2s_0                       | Up-to-date              | No changes required          |  *(85)    | SmartConnect       | 1.0     | 1.0 (Rev. 7)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | AXI2SC Bridge      | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 7)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_s03mmu_0                       | Up-to-date              | No changes required          |  *(86)    | SC MMU             | 1.0     | 1.0 (Rev. 7)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 7)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_s03sic_0                       | Up-to-date              | No changes required          |  *(87)    | SC SI_CONVERTER    | 1.0     | 1.0 (Rev. 7)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 7)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_s03tr_0                        | Up-to-date              | No changes required          |  *(88)    | SC                 | 1.0     | 1.0 (Rev. 8)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | TRANSACTION_REGULA | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 8)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_sarn_0                         | Up-to-date              | No changes required          |  *(89)    | SmartConnect Node  | 1.0     | 1.0 (Rev. 10)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 10)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_sarn_1                         | Up-to-date              | No changes required          |  *(90)    | SmartConnect Node  | 1.0     | 1.0 (Rev. 10)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 10)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_sawn_0                         | Up-to-date              | No changes required          |  *(91)    | SmartConnect Node  | 1.0     | 1.0 (Rev. 10)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 10)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_sawn_1                         | Up-to-date              | No changes required          |  *(92)    | SmartConnect Node  | 1.0     | 1.0 (Rev. 10)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 10)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_sbn_0                          | Up-to-date              | No changes required          |  *(93)    | SmartConnect Node  | 1.0     | 1.0 (Rev. 10)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 10)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_sbn_1                          | Up-to-date              | No changes required          |  *(94)    | SmartConnect Node  | 1.0     | 1.0 (Rev. 10)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 10)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_srn_0                          | Up-to-date              | No changes required          |  *(95)    | SmartConnect Node  | 1.0     | 1.0 (Rev. 10)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 10)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_srn_1                          | Up-to-date              | No changes required          |  *(96)    | SmartConnect Node  | 1.0     | 1.0 (Rev. 10)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 10)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_swn_0                          | Up-to-date              | No changes required          |  *(97)    | SmartConnect Node  | 1.0     | 1.0 (Rev. 10)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 10)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_swn_1                          | Up-to-date              | No changes required          |  *(98)    | SmartConnect Node  | 1.0     | 1.0 (Rev. 10)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 10)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_wsw_0                          | Up-to-date              | No changes required          |  *(99)    | SmartConnect       | 1.0     | 1.0 (Rev. 6)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Switchboard        | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 6)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
*(1) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axis_subset_converter_v1_1/doc/axis_subset_converter_v1_1_changelog.txt
*(2) d:/Vivado/Vivado/2018.3/data/ip/xilinx/v_demosaic_v1_0/doc/v_demosaic_v1_0_changelog.txt
*(3) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_gpio_v2_0/doc/axi_gpio_v2_0_changelog.txt
*(4) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_dma_v7_1/doc/axi_dma_v7_1_changelog.txt
*(5) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_iic_v2_0/doc/axi_iic_v2_0_changelog.txt
*(6) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_intc_v4_1/doc/axi_intc_v4_1_changelog.txt
*(7) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_interconnect_v2_1/doc/axi_interconnect_v2_1_changelog.txt
*(8) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_interconnect_v2_1/doc/axi_interconnect_v2_1_changelog.txt
*(9) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_interconnect_v2_1/doc/axi_interconnect_v2_1_changelog.txt
*(10) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_interconnect_v2_1/doc/axi_interconnect_v2_1_changelog.txt
*(11) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_interconnect_v2_1/doc/axi_interconnect_v2_1_changelog.txt
*(12) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_interconnect_v2_1/doc/axi_interconnect_v2_1_changelog.txt
*(13) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_interconnect_v2_1/doc/axi_interconnect_v2_1_changelog.txt
*(14) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_iic_v2_0/doc/axi_iic_v2_0_changelog.txt
*(15) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_vdma_v6_3/doc/axi_vdma_v6_3_changelog.txt
*(16) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_vdma_v6_3/doc/axi_vdma_v6_3_changelog.txt
*(17) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axis_interconnect_v2_1/doc/axis_interconnect_v2_1_changelog.txt
*(18) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axis_interconnect_v2_1/doc/axis_interconnect_v2_1_changelog.txt
*(19) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axis_interconnect_v2_1/doc/axis_interconnect_v2_1_changelog.txt
*(20) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axis_interconnect_v2_1/doc/axis_interconnect_v2_1_changelog.txt
*(21) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axis_subset_converter_v1_1/doc/axis_subset_converter_v1_1_changelog.txt
*(22) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axis_subset_converter_v1_1/doc/axis_subset_converter_v1_1_changelog.txt
*(23) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axis_subset_converter_v1_1/doc/axis_subset_converter_v1_1_changelog.txt
*(24) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axis_subset_converter_v1_1/doc/axis_subset_converter_v1_1_changelog.txt
*(25) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axis_subset_converter_v1_1/doc/axis_subset_converter_v1_1_changelog.txt
*(26) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axis_subset_converter_v1_1/doc/axis_subset_converter_v1_1_changelog.txt
*(27) d:/Vivado/Vivado/2018.3/data/ip/xilinx/clk_wiz_v6_0/doc/clk_wiz_v6_0_changelog.txt
*(28) d:/Vivado/Vivado/2018.3/data/ip/xilinx/lmb_bram_if_cntlr_v4_0/doc/lmb_bram_if_cntlr_v4_0_changelog.txt
*(29) d:/Vivado/Vivado/2018.3/data/ip/xilinx/lmb_v10_v3_0/doc/lmb_v10_v3_0_changelog.txt
*(30) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axis_subset_converter_v1_1/doc/axis_subset_converter_v1_1_changelog.txt
*(31) d:/Vivado/Vivado/2018.3/data/ip/xilinx/lmb_v10_v3_0/doc/lmb_v10_v3_0_changelog.txt
*(32) d:/Vivado/Vivado/2018.3/data/ip/xilinx/xlconcat_v2_1/doc/xlconcat_v2_1_changelog.txt
*(33) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_gpio_v2_0/doc/axi_gpio_v2_0_changelog.txt
*(34) d:/Vivado/Vivado/2018.3/data/ip/xilinx/blk_mem_gen_v8_4/doc/blk_mem_gen_v8_4_changelog.txt
*(35) d:/Vivado/Vivado/2018.3/data/ip/xilinx/xlconstant_v1_1/doc/xlconstant_v1_1_changelog.txt
*(36) d:/Vivado/Vivado/2018.3/data/ip/xilinx/xlconstant_v1_1/doc/xlconstant_v1_1_changelog.txt
*(37) d:/Vivado/Vivado/2018.3/data/ip/xilinx/xlconstant_v1_1/doc/xlconstant_v1_1_changelog.txt
*(38) d:/Vivado/Vivado/2018.3/data/ip/xilinx/xlconstant_v1_1/doc/xlconstant_v1_1_changelog.txt
*(39) d:/Vivado/Vivado/2018.3/data/ip/xilinx/microblaze_v11_0/doc/microblaze_v11_0_changelog.txt
*(40) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_bram_ctrl_v4_1/doc/axi_bram_ctrl_v4_1_changelog.txt
*(41) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_intc_v4_1/doc/axi_intc_v4_1_changelog.txt
*(42) d:/Vivado/Vivado/2018.3/data/ip/xilinx/mdm_v3_2/doc/mdm_v3_2_changelog.txt
*(43) d:/Vivado/Vivado/2018.3/data/ip/xilinx/proc_sys_reset_v5_0/doc/proc_sys_reset_v5_0_changelog.txt
*(44) d:/Vivado/Vivado/2018.3/data/ip/xilinx/proc_sys_reset_v5_0/doc/proc_sys_reset_v5_0_changelog.txt
*(45) d:/Vivado/Vivado/2018.3/data/ip/xilinx/proc_sys_reset_v5_0/doc/proc_sys_reset_v5_0_changelog.txt
*(46) d:/Vivado/Vivado/2018.3/data/ip/xilinx/processing_system7_v5_5/doc/processing_system7_v5_5_changelog.txt
*(47) d:/Vivado/Vivado/2018.3/data/ip/xilinx/smartconnect_v1_0/doc/smartconnect_v1_0_changelog.txt
*(48) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axis_subset_converter_v1_1/doc/axis_subset_converter_v1_1_changelog.txt
*(49) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_timer_v2_0/doc/axi_timer_v2_0_changelog.txt
*(50) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_timer_v2_0/doc/axi_timer_v2_0_changelog.txt
*(51) d:/Vivado/Vivado/2018.3/data/ip/xilinx/xlconcat_v2_1/doc/xlconcat_v2_1_changelog.txt
*(52) d:/Vivado/Vivado/2018.3/data/ip/xilinx/util_vector_logic_v2_0/doc/util_vector_logic_v2_0_changelog.txt
*(53) d:/Vivado/Vivado/2018.3/data/ip/xilinx/v_axi4s_vid_out_v4_0/doc/v_axi4s_vid_out_v4_0_changelog.txt
*(54) d:/Vivado/Vivado/2018.3/data/ip/xilinx/v_tc_v6_1/doc/v_tc_v6_1_changelog.txt
*(55) d:/Vivado/Vivado/2018.3/data/ip/xilinx/v_vid_in_axi4s_v4_0/doc/v_vid_in_axi4s_v4_0_changelog.txt
*(56) d:/Vivado/Vivado/2018.3/data/ip/xilinx/xadc_wiz_v3_3/doc/xadc_wiz_v3_3_changelog.txt
*(57) d:/Vivado/Vivado/2018.3/data/ip/xilinx/xlconcat_v2_1/doc/xlconcat_v2_1_changelog.txt
*(58) d:/Vivado/Vivado/2018.3/data/ip/xilinx/xlconcat_v2_1/doc/xlconcat_v2_1_changelog.txt
*(59) d:/Vivado/Vivado/2018.3/data/ip/xilinx/xlconstant_v1_1/doc/xlconstant_v1_1_changelog.txt
*(60) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_switchboard_v1_0/doc/sc_switchboard_v1_0_changelog.txt
*(61) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_switchboard_v1_0/doc/sc_switchboard_v1_0_changelog.txt
*(62) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_switchboard_v1_0/doc/sc_switchboard_v1_0_changelog.txt
*(63) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_node_v1_0/doc/sc_node_v1_0_changelog.txt
*(64) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_node_v1_0/doc/sc_node_v1_0_changelog.txt
*(65) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_node_v1_0/doc/sc_node_v1_0_changelog.txt
*(66) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_exit_v1_0/doc/sc_exit_v1_0_changelog.txt
*(67) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_node_v1_0/doc/sc_node_v1_0_changelog.txt
*(68) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_sc2axi_v1_0/doc/sc_sc2axi_v1_0_changelog.txt
*(69) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_node_v1_0/doc/sc_node_v1_0_changelog.txt
*(70) d:/Vivado/Vivado/2018.3/data/ip/xilinx/xlconstant_v1_1/doc/xlconstant_v1_1_changelog.txt
*(71) d:/Vivado/Vivado/2018.3/data/ip/xilinx/proc_sys_reset_v5_0/doc/proc_sys_reset_v5_0_changelog.txt
*(72) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_switchboard_v1_0/doc/sc_switchboard_v1_0_changelog.txt
*(73) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_axi2sc_v1_0/doc/sc_axi2sc_v1_0_changelog.txt
*(74) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_mmu_v1_0/doc/sc_mmu_v1_0_changelog.txt
*(75) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_si_converter_v1_0/doc/sc_si_converter_v1_0_changelog.txt
*(76) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_transaction_regulator_v1_0/doc/sc_transaction_regulator_v1_0_changelog.txt
*(77) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_axi2sc_v1_0/doc/sc_axi2sc_v1_0_changelog.txt
*(78) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_mmu_v1_0/doc/sc_mmu_v1_0_changelog.txt
*(79) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_si_converter_v1_0/doc/sc_si_converter_v1_0_changelog.txt
*(80) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_transaction_regulator_v1_0/doc/sc_transaction_regulator_v1_0_changelog.txt
*(81) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_axi2sc_v1_0/doc/sc_axi2sc_v1_0_changelog.txt
*(82) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_mmu_v1_0/doc/sc_mmu_v1_0_changelog.txt
*(83) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_si_converter_v1_0/doc/sc_si_converter_v1_0_changelog.txt
*(84) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_transaction_regulator_v1_0/doc/sc_transaction_regulator_v1_0_changelog.txt
*(85) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_axi2sc_v1_0/doc/sc_axi2sc_v1_0_changelog.txt
*(86) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_mmu_v1_0/doc/sc_mmu_v1_0_changelog.txt
*(87) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_si_converter_v1_0/doc/sc_si_converter_v1_0_changelog.txt
*(88) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_transaction_regulator_v1_0/doc/sc_transaction_regulator_v1_0_changelog.txt
*(89) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_node_v1_0/doc/sc_node_v1_0_changelog.txt
*(90) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_node_v1_0/doc/sc_node_v1_0_changelog.txt
*(91) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_node_v1_0/doc/sc_node_v1_0_changelog.txt
*(92) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_node_v1_0/doc/sc_node_v1_0_changelog.txt
*(93) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_node_v1_0/doc/sc_node_v1_0_changelog.txt
*(94) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_node_v1_0/doc/sc_node_v1_0_changelog.txt
*(95) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_node_v1_0/doc/sc_node_v1_0_changelog.txt
*(96) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_node_v1_0/doc/sc_node_v1_0_changelog.txt
*(97) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_node_v1_0/doc/sc_node_v1_0_changelog.txt
*(98) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_node_v1_0/doc/sc_node_v1_0_changelog.txt
*(99) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_switchboard_v1_0/doc/sc_switchboard_v1_0_changelog.txt


#  definition
generate_target all [get_ips design_1_Canny_accel_0_0]
ERROR: [Vivado 12-3563] The Nested sub-design 'D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ip/design_1_Canny_accel_0_0/design_1_Canny_accel_0_0.xci' can only be generated by its parent sub-design.
# 
set_property ip_repo_paths {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
update_ip_catalog: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 4241.578 ; gain = 0.000
1
# 
set_property ip_repo_paths { \
    D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/arch/ip \
} [current_project]
# 
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/arch/ip'.
update_ip_catalog: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 4241.578 ; gain = 0.000
1
#  IP 
report_ip_status
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Dec 30 11:09:32 2025
| Host         : DESKTOP-JSM332P running 64-bit major release  (build 9200)
| Command      : report_ip_status
------------------------------------------------------------------------------------

IP Status Summary

1. Project IP Status
--------------------
Your project uses 124 IP. Some of these IP may have undergone changes in this release of the software. Please review the recommended actions.

More information on the Xilinx versioning policy is available at www.xilinx.com.

Project IP Instances
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| Instance Name                          | Status                  | Recommendation               | Change    | IP Name            | IP      | New Version           | New        | Original Part        |
|                                        |                         |                              | Log       |                    | Version |                       | License    |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_AXI_Encoder_0_0               | Up-to-date              | No changes required          | Change    | AXI_Encoder_v1.0   | 1.0     | 1.0 (Rev. 7)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 7)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_AXI_Encoder_1_0               | Up-to-date              | No changes required          | Change    | AXI_Encoder_v1.0   | 1.0     | 1.0 (Rev. 7)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 7)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_AXI_PWM_Motor_0               | Up-to-date              | No changes required          | Change    | AXI_PWM_v1.0       | 1.0     | 1.0 (Rev. 8)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 8)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_AXI_PWM_Motor_1               | Up-to-date              | No changes required          | Change    | AXI_PWM_v1.0       | 1.0     | 1.0 (Rev. 8)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 8)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_AXI_PWM_Servo_0               | Up-to-date              | No changes required          | Change    | AXI_PWM_v1.0       | 1.0     | 1.0 (Rev. 8)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 8)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_AXI_ultrasonic_ranger_0_0     | Up-to-date              | No changes required          | Change    | AXI_ultrasonic_ran | 1.0     | 1.0 (Rev. 16)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 16)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_Canny_accel_0_0               | IP definition not found | Add IP definition to catalog | Change    | Canny_accel        | 1.0     | N/A                   | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 2007241 |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_RGBA2GBR_0                    | Up-to-date              | No changes required          |  *(1)     | AXI4-Stream Subset | 1.1     | 1.1 (Rev. 18)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Converter          | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 18)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_SobelX_accel_0_0              | Up-to-date              | No changes required          | Change    | Sobelx_accel       | 1.0     | 1.0 (Rev. 2007220947) | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 2007220 |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_SobelY_accel_0_0              | Up-to-date              | No changes required          | Change    | Sobely_accel       | 1.0     | 1.0 (Rev. 2007220947) | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 2007220 |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_a0_demosaic_0                 | Up-to-date              | No changes required          |  *(2)     | Sensor Demosaic    | 1.0     | 1.0 (Rev. 4)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 4)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_analog2digital_0_0            | Up-to-date              | No changes required          | Change    | analog2digital_v1_ | 1.0     | 1.0 (Rev. 2)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 2)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_arduino_gpio_0                | Up-to-date              | No changes required          |  *(3)     | AXI GPIO           | 2.0     | 2.0 (Rev. 20)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 20)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axi_dma_proc_0                | Up-to-date              | No changes required          |  *(4)     | AXI Direct Memory  | 7.1     | 7.1 (Rev. 19)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Access             | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 19)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axi_iic_0_0                   | Up-to-date              | No changes required          |  *(5)     | AXI IIC            | 2.0     | 2.0 (Rev. 21)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 21)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axi_intc_0                    | Up-to-date              | No changes required          |  *(6)     | AXI Interrupt      | 4.1     | 4.1 (Rev. 12)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Controller         | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 12)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axi_interconnect_0            | Up-to-date              | No changes required          |  *(7)     | AXI Interconnect   | 2.1     | 2.1 (Rev. 19)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 19)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axi_interconnect_0_0          | Up-to-date              | No changes required          |  *(8)     | AXI Interconnect   | 2.1     | 2.1 (Rev. 19)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 19)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axi_interconnect_0_1          | Up-to-date              | No changes required          |  *(9)     | AXI Interconnect   | 2.1     | 2.1 (Rev. 19)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 19)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axi_interconnect_0_2          | Up-to-date              | No changes required          |  *(10)    | AXI Interconnect   | 2.1     | 2.1 (Rev. 19)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 19)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axi_interconnect_0_3          | Up-to-date              | No changes required          |  *(11)    | AXI Interconnect   | 2.1     | 2.1 (Rev. 19)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 19)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axi_interconnect_0_4          | Up-to-date              | No changes required          |  *(12)    | AXI Interconnect   | 2.1     | 2.1 (Rev. 19)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 19)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axi_interconnect_1            | Up-to-date              | No changes required          |  *(13)    | AXI Interconnect   | 2.1     | 2.1 (Rev. 19)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 19)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axi_motor_ctrl_sel_0_0        | Up-to-date              | No changes required          | Change    | axi_motor_ctrl_sel | 1.0     | 1.0 (Rev. 4)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 4)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axi_motor_ctrl_sel_0_1        | Up-to-date              | No changes required          | Change    | axi_motor_ctrl_sel | 1.0     | 1.0 (Rev. 4)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 4)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axi_sccb_0                    | Up-to-date              | No changes required          |  *(14)    | AXI IIC            | 2.0     | 2.0 (Rev. 21)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 21)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axi_vdma_0                    | Up-to-date              | No changes required          |  *(15)    | AXI Video Direct   | 6.3     | 6.3 (Rev. 6)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Memory Access      | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 6)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axi_vdma_cam_0                | Up-to-date              | No changes required          |  *(16)    | AXI Video Direct   | 6.3     | 6.3 (Rev. 6)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Memory Access      | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 6)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axis_interconnect_back_0      | Up-to-date              | No changes required          |  *(17)    | AXI4-Stream        | 2.1     | 2.1 (Rev. 19)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Interconnect       | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 19)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axis_interconnect_back_1      | Up-to-date              | No changes required          |  *(18)    | AXI4-Stream        | 2.1     | 2.1 (Rev. 19)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Interconnect       | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 19)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axis_interconnect_front_0     | Up-to-date              | No changes required          |  *(19)    | AXI4-Stream        | 2.1     | 2.1 (Rev. 19)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Interconnect       | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 19)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axis_interconnect_front_1     | Up-to-date              | No changes required          |  *(20)    | AXI4-Stream        | 2.1     | 2.1 (Rev. 19)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Interconnect       | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 19)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axis_subset_converter_0_0     | Up-to-date              | No changes required          |  *(21)    | AXI4-Stream Subset | 1.1     | 1.1 (Rev. 18)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Converter          | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 18)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axis_subset_converter_1_0     | Up-to-date              | No changes required          |  *(22)    | AXI4-Stream Subset | 1.1     | 1.1 (Rev. 18)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Converter          | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 18)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axis_subset_converter_2_0     | Up-to-date              | No changes required          |  *(23)    | AXI4-Stream Subset | 1.1     | 1.1 (Rev. 18)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Converter          | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 18)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axis_subset_converter_3_0     | Up-to-date              | No changes required          |  *(24)    | AXI4-Stream Subset | 1.1     | 1.1 (Rev. 18)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Converter          | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 18)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axis_subset_converter_4_0     | Up-to-date              | No changes required          |  *(25)    | AXI4-Stream Subset | 1.1     | 1.1 (Rev. 18)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Converter          | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 18)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_axis_subset_converter_5_0     | Up-to-date              | No changes required          |  *(26)    | AXI4-Stream Subset | 1.1     | 1.1 (Rev. 18)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Converter          | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 18)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_camera_reset_0                | Up-to-date              | No changes required          | Change    | Slice              | 1.0     | 1.0 (Rev. 1)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 1)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_clk_wiz_0_0                   | Up-to-date              | No changes required          |  *(27)    | Clocking Wizard    | 6.0     | 6.0 (Rev. 2)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 2)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_color_detect_0                | Up-to-date              | No changes required          | Change    | Color_detect       | 1.0     | 1.0 (Rev. 2008041329) | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 2008041 |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_dff_en_reset_vector_0_0       | Up-to-date              | No changes required          | Change    | dff_en_reset_vecto | 1.0     | 1.0 (Rev. 3)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 3)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_dlmb_bram_if_cntlr_0          | Up-to-date              | No changes required          |  *(28)    | LMB BRAM           | 4.0     | 4.0 (Rev. 15)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Controller         | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 15)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_dlmb_v10_0                    | Up-to-date              | No changes required          |  *(29)    | Local Memory Bus   | 3.0     | 3.0 (Rev. 9)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | (LMB) 1.0          | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 9)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_gbr2rgb_0                     | Up-to-date              | No changes required          |  *(30)    | AXI4-Stream Subset | 1.1     | 1.1 (Rev. 18)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Converter          | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 18)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_ilmb_v10_0                    | Up-to-date              | No changes required          |  *(31)    | Local Memory Bus   | 3.0     | 3.0 (Rev. 9)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | (LMB) 1.0          | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 9)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_image_process_reset_0         | Up-to-date              | No changes required          | Change    | Slice              | 1.0     | 1.0 (Rev. 1)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 1)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_interrupt_0                   | Up-to-date              | No changes required          |  *(32)    | Concat             | 2.1     | 2.1 (Rev. 1)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 1)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_intr_0                        | Up-to-date              | No changes required          |  *(33)    | AXI GPIO           | 2.0     | 2.0 (Rev. 20)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 20)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_io_switch_0                   | Up-to-date              | No changes required          | Change    | io_switch_v1.1     | 1.1     | 1.1 (Rev. 8)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 8)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_lmb_bram_0                    | Up-to-date              | No changes required          |  *(34)    | Block Memory       | 8.4     | 8.4 (Rev. 2)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Generator          | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 2)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_logic0_0                      | Up-to-date              | No changes required          |  *(35)    | Constant           | 1.1     | 1.1 (Rev. 5)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 5)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_logic1_0                      | Up-to-date              | No changes required          |  *(36)    | Constant           | 1.1     | 1.1 (Rev. 5)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 5)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_logic_1_0                     | Up-to-date              | No changes required          |  *(37)    | Constant           | 1.1     | 1.1 (Rev. 5)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 5)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_logic_1_1                     | Up-to-date              | No changes required          |  *(38)    | Constant           | 1.1     | 1.1 (Rev. 5)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 5)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_mb_0                          | Up-to-date              | No changes required          | *(39)     | MicroBlaze         | 11.0    | 11.0                  | Included   | xc7z020clg400-1      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_mb_bram_ctrl_0                | Up-to-date              | No changes required          |  *(40)    | AXI BRAM           | 4.1     | 4.1                   | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Controller         |         |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_mb_car_iop_arduino_intr_ack_0 | Up-to-date              | No changes required          | Change    | Slice              | 1.0     | 1.0 (Rev. 1)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 1)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_mb_car_iop_arduino_reset_0    | Up-to-date              | No changes required          | Change    | Slice              | 1.0     | 1.0 (Rev. 1)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 1)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_mb_intc_0                     | Up-to-date              | No changes required          |  *(41)    | AXI Interrupt      | 4.1     | 4.1 (Rev. 12)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Controller         | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 12)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_mdm_0_0                       | Up-to-date              | No changes required          |  *(42)    | MicroBlaze Debug   | 3.2     | 3.2 (Rev. 15)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Module (MDM)       | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 15)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_pixel_pack_0                  | Up-to-date              | No changes required          | Change    | Pixel Pack         | 1.0     | 1.0 (Rev. 2006221153) | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 2006221 |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_pixel_pack_1                  | Up-to-date              | No changes required          | Change    | Pixel Pack         | 1.0     | 1.0 (Rev. 2006221153) | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 2006221 |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_pixel_unpack_0                | Up-to-date              | No changes required          | Change    | Pixel Unpack       | 1.0     | 1.0 (Rev. 2006221153) | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 2006221 |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_pixel_unpack_1                | Up-to-date              | No changes required          | Change    | Pixel Unpack       | 1.0     | 1.0 (Rev. 2006221153) | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 2006221 |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_proc_sys_reset_0              | Up-to-date              | No changes required          |  *(43)    | Processor System   | 5.0     | 5.0 (Rev. 13)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Reset              | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 13)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_proc_sys_reset_0_0            | Up-to-date              | No changes required          |  *(44)    | Processor System   | 5.0     | 5.0 (Rev. 13)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Reset              | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 13)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_proc_sys_reset_100m_0         | Up-to-date              | No changes required          |  *(45)    | Processor System   | 5.0     | 5.0 (Rev. 13)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Reset              | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 13)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_processing_system7_0_0        | Up-to-date              | No changes required          |  *(46)    | ZYNQ7 Processing   | 5.5     | 5.5 (Rev. 6)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | System             | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 6)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_rgb2dvi_0                     | Up-to-date              | No changes required          | Change    | RGB to DVI Video   | 1.2     | 1.2 (Rev. 7)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   | Encoder (Source)   | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 7)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_rgb2gray_0_0                  | Up-to-date              | No changes required          | Change    | Rgb2gray           | 1.0     | 1.0 (Rev. 2007202105) | Included   | xc7z020clg400-1      |
|                                        |                         |                              | Log not   |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              | available |                    | 2007202 |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_smartconnect_0_0              | Up-to-date              | No changes required          |  *(47)    | AXI SmartConnect   | 1.0     | 1.0 (Rev. 10)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 10)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_subset_cvt_0                  | Up-to-date              | No changes required          |  *(48)    | AXI4-Stream Subset | 1.1     | 1.1 (Rev. 18)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Converter          | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 18)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_timer_0_0                     | Up-to-date              | No changes required          |  *(49)    | AXI Timer          | 2.0     | 2.0 (Rev. 20)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 20)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_timer_1_0                     | Up-to-date              | No changes required          |  *(50)    | AXI Timer          | 2.0     | 2.0 (Rev. 20)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 20)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_timer_intr_0                  | Up-to-date              | No changes required          |  *(51)    | Concat             | 2.1     | 2.1 (Rev. 1)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 1)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_util_vector_logic_0_0         | Up-to-date              | No changes required          |  *(52)    | Utility Vector     | 2.0     | 2.0 (Rev. 1)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Logic              | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 1)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_v_axi4s_vid_out_0_0           | Up-to-date              | No changes required          |  *(53)    | AXI4-Stream to     | 4.0     | 4.0 (Rev. 10)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Video Out          | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 10)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_v_tc_0_0                      | Up-to-date              | No changes required          |  *(54)    | Video Timing       | 6.1     | 6.1 (Rev. 13)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Controller         | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 13)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_v_vid_in_axi4s_0_0            | Up-to-date              | No changes required          |  *(55)    | Video In to        | 4.0     | 4.0 (Rev. 9)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | AXI4-Stream        | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 9)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_xadc_wiz_0_0                  | Up-to-date              | No changes required          |  *(56)    | XADC Wizard        | 3.3     | 3.3 (Rev. 6)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 6)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_xlconcat_0_0                  | Up-to-date              | No changes required          |  *(57)    | Concat             | 2.1     | 2.1 (Rev. 1)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 1)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_xlconcat_PWM_0                | Up-to-date              | No changes required          |  *(58)    | Concat             | 2.1     | 2.1 (Rev. 1)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 1)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| design_1_xlconstant_0_0                | Up-to-date              | No changes required          |  *(59)    | Constant           | 1.1     | 1.1 (Rev. 5)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 5)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_arsw_0                         | Up-to-date              | No changes required          |  *(60)    | SmartConnect       | 1.0     | 1.0 (Rev. 6)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Switchboard        | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 6)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_awsw_0                         | Up-to-date              | No changes required          |  *(61)    | SmartConnect       | 1.0     | 1.0 (Rev. 6)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Switchboard        | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 6)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_bsw_0                          | Up-to-date              | No changes required          |  *(62)    | SmartConnect       | 1.0     | 1.0 (Rev. 6)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Switchboard        | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 6)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_m00arn_0                       | Up-to-date              | No changes required          |  *(63)    | SmartConnect Node  | 1.0     | 1.0 (Rev. 10)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 10)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_m00awn_0                       | Up-to-date              | No changes required          |  *(64)    | SmartConnect Node  | 1.0     | 1.0 (Rev. 10)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 10)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_m00bn_0                        | Up-to-date              | No changes required          |  *(65)    | SmartConnect Node  | 1.0     | 1.0 (Rev. 10)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 10)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_m00e_0                         | Up-to-date              | No changes required          |  *(66)    | SC EXIT            | 1.0     | 1.0 (Rev. 8)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 8)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_m00rn_0                        | Up-to-date              | No changes required          |  *(67)    | SmartConnect Node  | 1.0     | 1.0 (Rev. 10)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 10)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_m00s2a_0                       | Up-to-date              | No changes required          |  *(68)    | SmartConnect       | 1.0     | 1.0 (Rev. 7)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | SC2AXI Bridge      | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 7)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_m00wn_0                        | Up-to-date              | No changes required          |  *(69)    | SmartConnect Node  | 1.0     | 1.0 (Rev. 10)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 10)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_one_0                          | Up-to-date              | No changes required          |  *(70)    | Constant           | 1.1     | 1.1 (Rev. 5)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 5)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_psr_aclk_0                     | Up-to-date              | No changes required          |  *(71)    | Processor System   | 5.0     | 5.0 (Rev. 13)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Reset              | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 13)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_rsw_0                          | Up-to-date              | No changes required          |  *(72)    | SmartConnect       | 1.0     | 1.0 (Rev. 6)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Switchboard        | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 6)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_s00a2s_0                       | Up-to-date              | No changes required          |  *(73)    | SmartConnect       | 1.0     | 1.0 (Rev. 7)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | AXI2SC Bridge      | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 7)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_s00mmu_0                       | Up-to-date              | No changes required          |  *(74)    | SC MMU             | 1.0     | 1.0 (Rev. 7)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 7)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_s00sic_0                       | Up-to-date              | No changes required          |  *(75)    | SC SI_CONVERTER    | 1.0     | 1.0 (Rev. 7)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 7)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_s00tr_0                        | Up-to-date              | No changes required          |  *(76)    | SC                 | 1.0     | 1.0 (Rev. 8)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | TRANSACTION_REGULA | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 8)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_s01a2s_0                       | Up-to-date              | No changes required          |  *(77)    | SmartConnect       | 1.0     | 1.0 (Rev. 7)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | AXI2SC Bridge      | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 7)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_s01mmu_0                       | Up-to-date              | No changes required          |  *(78)    | SC MMU             | 1.0     | 1.0 (Rev. 7)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 7)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_s01sic_0                       | Up-to-date              | No changes required          |  *(79)    | SC SI_CONVERTER    | 1.0     | 1.0 (Rev. 7)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 7)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_s01tr_0                        | Up-to-date              | No changes required          |  *(80)    | SC                 | 1.0     | 1.0 (Rev. 8)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | TRANSACTION_REGULA | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 8)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_s02a2s_0                       | Up-to-date              | No changes required          |  *(81)    | SmartConnect       | 1.0     | 1.0 (Rev. 7)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | AXI2SC Bridge      | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 7)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_s02mmu_0                       | Up-to-date              | No changes required          |  *(82)    | SC MMU             | 1.0     | 1.0 (Rev. 7)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 7)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_s02sic_0                       | Up-to-date              | No changes required          |  *(83)    | SC SI_CONVERTER    | 1.0     | 1.0 (Rev. 7)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 7)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_s02tr_0                        | Up-to-date              | No changes required          |  *(84)    | SC                 | 1.0     | 1.0 (Rev. 8)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | TRANSACTION_REGULA | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 8)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_s03a2s_0                       | Up-to-date              | No changes required          |  *(85)    | SmartConnect       | 1.0     | 1.0 (Rev. 7)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | AXI2SC Bridge      | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 7)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_s03mmu_0                       | Up-to-date              | No changes required          |  *(86)    | SC MMU             | 1.0     | 1.0 (Rev. 7)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 7)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_s03sic_0                       | Up-to-date              | No changes required          |  *(87)    | SC SI_CONVERTER    | 1.0     | 1.0 (Rev. 7)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 7)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_s03tr_0                        | Up-to-date              | No changes required          |  *(88)    | SC                 | 1.0     | 1.0 (Rev. 8)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | TRANSACTION_REGULA | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 8)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_sarn_0                         | Up-to-date              | No changes required          |  *(89)    | SmartConnect Node  | 1.0     | 1.0 (Rev. 10)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 10)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_sarn_1                         | Up-to-date              | No changes required          |  *(90)    | SmartConnect Node  | 1.0     | 1.0 (Rev. 10)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 10)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_sawn_0                         | Up-to-date              | No changes required          |  *(91)    | SmartConnect Node  | 1.0     | 1.0 (Rev. 10)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 10)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_sawn_1                         | Up-to-date              | No changes required          |  *(92)    | SmartConnect Node  | 1.0     | 1.0 (Rev. 10)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 10)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_sbn_0                          | Up-to-date              | No changes required          |  *(93)    | SmartConnect Node  | 1.0     | 1.0 (Rev. 10)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 10)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_sbn_1                          | Up-to-date              | No changes required          |  *(94)    | SmartConnect Node  | 1.0     | 1.0 (Rev. 10)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 10)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_srn_0                          | Up-to-date              | No changes required          |  *(95)    | SmartConnect Node  | 1.0     | 1.0 (Rev. 10)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 10)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_srn_1                          | Up-to-date              | No changes required          |  *(96)    | SmartConnect Node  | 1.0     | 1.0 (Rev. 10)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 10)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_swn_0                          | Up-to-date              | No changes required          |  *(97)    | SmartConnect Node  | 1.0     | 1.0 (Rev. 10)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 10)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_swn_1                          | Up-to-date              | No changes required          |  *(98)    | SmartConnect Node  | 1.0     | 1.0 (Rev. 10)         | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           |                    | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 10)     |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_48ac_wsw_0                          | Up-to-date              | No changes required          |  *(99)    | SmartConnect       | 1.0     | 1.0 (Rev. 6)          | Included   | xc7z020clg400-1      |
|                                        |                         |                              |           | Switchboard        | (Rev.   |                       |            |                      |
|                                        |                         |                              |           |                    | 6)      |                       |            |                      |
+----------------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
*(1) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axis_subset_converter_v1_1/doc/axis_subset_converter_v1_1_changelog.txt
*(2) d:/Vivado/Vivado/2018.3/data/ip/xilinx/v_demosaic_v1_0/doc/v_demosaic_v1_0_changelog.txt
*(3) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_gpio_v2_0/doc/axi_gpio_v2_0_changelog.txt
*(4) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_dma_v7_1/doc/axi_dma_v7_1_changelog.txt
*(5) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_iic_v2_0/doc/axi_iic_v2_0_changelog.txt
*(6) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_intc_v4_1/doc/axi_intc_v4_1_changelog.txt
*(7) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_interconnect_v2_1/doc/axi_interconnect_v2_1_changelog.txt
*(8) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_interconnect_v2_1/doc/axi_interconnect_v2_1_changelog.txt
*(9) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_interconnect_v2_1/doc/axi_interconnect_v2_1_changelog.txt
*(10) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_interconnect_v2_1/doc/axi_interconnect_v2_1_changelog.txt
*(11) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_interconnect_v2_1/doc/axi_interconnect_v2_1_changelog.txt
*(12) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_interconnect_v2_1/doc/axi_interconnect_v2_1_changelog.txt
*(13) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_interconnect_v2_1/doc/axi_interconnect_v2_1_changelog.txt
*(14) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_iic_v2_0/doc/axi_iic_v2_0_changelog.txt
*(15) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_vdma_v6_3/doc/axi_vdma_v6_3_changelog.txt
*(16) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_vdma_v6_3/doc/axi_vdma_v6_3_changelog.txt
*(17) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axis_interconnect_v2_1/doc/axis_interconnect_v2_1_changelog.txt
*(18) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axis_interconnect_v2_1/doc/axis_interconnect_v2_1_changelog.txt
*(19) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axis_interconnect_v2_1/doc/axis_interconnect_v2_1_changelog.txt
*(20) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axis_interconnect_v2_1/doc/axis_interconnect_v2_1_changelog.txt
*(21) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axis_subset_converter_v1_1/doc/axis_subset_converter_v1_1_changelog.txt
*(22) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axis_subset_converter_v1_1/doc/axis_subset_converter_v1_1_changelog.txt
*(23) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axis_subset_converter_v1_1/doc/axis_subset_converter_v1_1_changelog.txt
*(24) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axis_subset_converter_v1_1/doc/axis_subset_converter_v1_1_changelog.txt
*(25) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axis_subset_converter_v1_1/doc/axis_subset_converter_v1_1_changelog.txt
*(26) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axis_subset_converter_v1_1/doc/axis_subset_converter_v1_1_changelog.txt
*(27) d:/Vivado/Vivado/2018.3/data/ip/xilinx/clk_wiz_v6_0/doc/clk_wiz_v6_0_changelog.txt
*(28) d:/Vivado/Vivado/2018.3/data/ip/xilinx/lmb_bram_if_cntlr_v4_0/doc/lmb_bram_if_cntlr_v4_0_changelog.txt
*(29) d:/Vivado/Vivado/2018.3/data/ip/xilinx/lmb_v10_v3_0/doc/lmb_v10_v3_0_changelog.txt
*(30) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axis_subset_converter_v1_1/doc/axis_subset_converter_v1_1_changelog.txt
*(31) d:/Vivado/Vivado/2018.3/data/ip/xilinx/lmb_v10_v3_0/doc/lmb_v10_v3_0_changelog.txt
*(32) d:/Vivado/Vivado/2018.3/data/ip/xilinx/xlconcat_v2_1/doc/xlconcat_v2_1_changelog.txt
*(33) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_gpio_v2_0/doc/axi_gpio_v2_0_changelog.txt
*(34) d:/Vivado/Vivado/2018.3/data/ip/xilinx/blk_mem_gen_v8_4/doc/blk_mem_gen_v8_4_changelog.txt
*(35) d:/Vivado/Vivado/2018.3/data/ip/xilinx/xlconstant_v1_1/doc/xlconstant_v1_1_changelog.txt
*(36) d:/Vivado/Vivado/2018.3/data/ip/xilinx/xlconstant_v1_1/doc/xlconstant_v1_1_changelog.txt
*(37) d:/Vivado/Vivado/2018.3/data/ip/xilinx/xlconstant_v1_1/doc/xlconstant_v1_1_changelog.txt
*(38) d:/Vivado/Vivado/2018.3/data/ip/xilinx/xlconstant_v1_1/doc/xlconstant_v1_1_changelog.txt
*(39) d:/Vivado/Vivado/2018.3/data/ip/xilinx/microblaze_v11_0/doc/microblaze_v11_0_changelog.txt
*(40) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_bram_ctrl_v4_1/doc/axi_bram_ctrl_v4_1_changelog.txt
*(41) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_intc_v4_1/doc/axi_intc_v4_1_changelog.txt
*(42) d:/Vivado/Vivado/2018.3/data/ip/xilinx/mdm_v3_2/doc/mdm_v3_2_changelog.txt
*(43) d:/Vivado/Vivado/2018.3/data/ip/xilinx/proc_sys_reset_v5_0/doc/proc_sys_reset_v5_0_changelog.txt
*(44) d:/Vivado/Vivado/2018.3/data/ip/xilinx/proc_sys_reset_v5_0/doc/proc_sys_reset_v5_0_changelog.txt
*(45) d:/Vivado/Vivado/2018.3/data/ip/xilinx/proc_sys_reset_v5_0/doc/proc_sys_reset_v5_0_changelog.txt
*(46) d:/Vivado/Vivado/2018.3/data/ip/xilinx/processing_system7_v5_5/doc/processing_system7_v5_5_changelog.txt
*(47) d:/Vivado/Vivado/2018.3/data/ip/xilinx/smartconnect_v1_0/doc/smartconnect_v1_0_changelog.txt
*(48) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axis_subset_converter_v1_1/doc/axis_subset_converter_v1_1_changelog.txt
*(49) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_timer_v2_0/doc/axi_timer_v2_0_changelog.txt
*(50) d:/Vivado/Vivado/2018.3/data/ip/xilinx/axi_timer_v2_0/doc/axi_timer_v2_0_changelog.txt
*(51) d:/Vivado/Vivado/2018.3/data/ip/xilinx/xlconcat_v2_1/doc/xlconcat_v2_1_changelog.txt
*(52) d:/Vivado/Vivado/2018.3/data/ip/xilinx/util_vector_logic_v2_0/doc/util_vector_logic_v2_0_changelog.txt
*(53) d:/Vivado/Vivado/2018.3/data/ip/xilinx/v_axi4s_vid_out_v4_0/doc/v_axi4s_vid_out_v4_0_changelog.txt
*(54) d:/Vivado/Vivado/2018.3/data/ip/xilinx/v_tc_v6_1/doc/v_tc_v6_1_changelog.txt
*(55) d:/Vivado/Vivado/2018.3/data/ip/xilinx/v_vid_in_axi4s_v4_0/doc/v_vid_in_axi4s_v4_0_changelog.txt
*(56) d:/Vivado/Vivado/2018.3/data/ip/xilinx/xadc_wiz_v3_3/doc/xadc_wiz_v3_3_changelog.txt
*(57) d:/Vivado/Vivado/2018.3/data/ip/xilinx/xlconcat_v2_1/doc/xlconcat_v2_1_changelog.txt
*(58) d:/Vivado/Vivado/2018.3/data/ip/xilinx/xlconcat_v2_1/doc/xlconcat_v2_1_changelog.txt
*(59) d:/Vivado/Vivado/2018.3/data/ip/xilinx/xlconstant_v1_1/doc/xlconstant_v1_1_changelog.txt
*(60) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_switchboard_v1_0/doc/sc_switchboard_v1_0_changelog.txt
*(61) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_switchboard_v1_0/doc/sc_switchboard_v1_0_changelog.txt
*(62) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_switchboard_v1_0/doc/sc_switchboard_v1_0_changelog.txt
*(63) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_node_v1_0/doc/sc_node_v1_0_changelog.txt
*(64) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_node_v1_0/doc/sc_node_v1_0_changelog.txt
*(65) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_node_v1_0/doc/sc_node_v1_0_changelog.txt
*(66) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_exit_v1_0/doc/sc_exit_v1_0_changelog.txt
*(67) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_node_v1_0/doc/sc_node_v1_0_changelog.txt
*(68) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_sc2axi_v1_0/doc/sc_sc2axi_v1_0_changelog.txt
*(69) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_node_v1_0/doc/sc_node_v1_0_changelog.txt
*(70) d:/Vivado/Vivado/2018.3/data/ip/xilinx/xlconstant_v1_1/doc/xlconstant_v1_1_changelog.txt
*(71) d:/Vivado/Vivado/2018.3/data/ip/xilinx/proc_sys_reset_v5_0/doc/proc_sys_reset_v5_0_changelog.txt
*(72) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_switchboard_v1_0/doc/sc_switchboard_v1_0_changelog.txt
*(73) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_axi2sc_v1_0/doc/sc_axi2sc_v1_0_changelog.txt
*(74) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_mmu_v1_0/doc/sc_mmu_v1_0_changelog.txt
*(75) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_si_converter_v1_0/doc/sc_si_converter_v1_0_changelog.txt
*(76) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_transaction_regulator_v1_0/doc/sc_transaction_regulator_v1_0_changelog.txt
*(77) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_axi2sc_v1_0/doc/sc_axi2sc_v1_0_changelog.txt
*(78) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_mmu_v1_0/doc/sc_mmu_v1_0_changelog.txt
*(79) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_si_converter_v1_0/doc/sc_si_converter_v1_0_changelog.txt
*(80) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_transaction_regulator_v1_0/doc/sc_transaction_regulator_v1_0_changelog.txt
*(81) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_axi2sc_v1_0/doc/sc_axi2sc_v1_0_changelog.txt
*(82) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_mmu_v1_0/doc/sc_mmu_v1_0_changelog.txt
*(83) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_si_converter_v1_0/doc/sc_si_converter_v1_0_changelog.txt
*(84) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_transaction_regulator_v1_0/doc/sc_transaction_regulator_v1_0_changelog.txt
*(85) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_axi2sc_v1_0/doc/sc_axi2sc_v1_0_changelog.txt
*(86) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_mmu_v1_0/doc/sc_mmu_v1_0_changelog.txt
*(87) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_si_converter_v1_0/doc/sc_si_converter_v1_0_changelog.txt
*(88) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_transaction_regulator_v1_0/doc/sc_transaction_regulator_v1_0_changelog.txt
*(89) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_node_v1_0/doc/sc_node_v1_0_changelog.txt
*(90) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_node_v1_0/doc/sc_node_v1_0_changelog.txt
*(91) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_node_v1_0/doc/sc_node_v1_0_changelog.txt
*(92) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_node_v1_0/doc/sc_node_v1_0_changelog.txt
*(93) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_node_v1_0/doc/sc_node_v1_0_changelog.txt
*(94) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_node_v1_0/doc/sc_node_v1_0_changelog.txt
*(95) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_node_v1_0/doc/sc_node_v1_0_changelog.txt
*(96) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_node_v1_0/doc/sc_node_v1_0_changelog.txt
*(97) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_node_v1_0/doc/sc_node_v1_0_changelog.txt
*(98) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_node_v1_0/doc/sc_node_v1_0_changelog.txt
*(99) d:/Vivado/Vivado/2018.3/data/ip/xilinx/sc_switchboard_v1_0/doc/sc_switchboard_v1_0_changelog.txt


#  definition
generate_target all [get_ips design_1_Canny_accel_0_0]
ERROR: [Vivado 12-3563] The Nested sub-design 'D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ip/design_1_Canny_accel_0_0/design_1_Canny_accel_0_0.xci' can only be generated by its parent sub-design.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec 30 11:15:35 2025...
