<stg><name>conv.3</name>


<trans_list>

<trans id="149" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="4" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="6" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0  %indvar_flatten9 = phi i7 [ 0, %0 ], [ %indvar_flatten_next1_1, %3 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten9"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:1  %cout = phi i7 [ 0, %0 ], [ %tmp_32_mid2_v_v, %3 ]

]]></Node>
<StgValue><ssdm name="cout"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:2  %indvar_flatten1 = phi i2 [ 0, %0 ], [ %indvar_flatten_next9, %3 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten1"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:3  %h = phi i1 [ false, %0 ], [ %h_mid2, %3 ]

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:4  %w = phi i1 [ false, %0 ], [ true, %3 ]

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %exitcond_flatten = icmp eq i7 %indvar_flatten9, -8

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:6  %indvar_flatten_next1_1 = add i7 %indvar_flatten9, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next1_1"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %exitcond_flatten, label %4, label %.reset53

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.reset53:1  %exitcond_flatten3 = icmp eq i2 %indvar_flatten1, 1

]]></Node>
<StgValue><ssdm name="exitcond_flatten3"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset53:2  %not_exitcond_flatten_6 = xor i1 %exitcond_flatten3, true

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten_6"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset53:3  %h_mid = and i1 %h, %not_exitcond_flatten_6

]]></Node>
<StgValue><ssdm name="h_mid"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset53:4  %w_mid = and i1 %w, %not_exitcond_flatten_6

]]></Node>
<StgValue><ssdm name="w_mid"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.reset53:5  %cout_s = add i7 %cout, 1

]]></Node>
<StgValue><ssdm name="cout_s"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.reset53:6  %tmp_32_mid2_v_v = select i1 %exitcond_flatten3, i7 %cout_s, i7 %cout

]]></Node>
<StgValue><ssdm name="tmp_32_mid2_v_v"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="7">
<![CDATA[
.reset53:8  %c3_bias_load_mid2 = zext i7 %tmp_32_mid2_v_v to i64

]]></Node>
<StgValue><ssdm name="c3_bias_load_mid2"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset53:9  %c3_bias_addr = getelementptr [120 x float]* @c3_bias, i64 0, i64 %c3_bias_load_mid2

]]></Node>
<StgValue><ssdm name="c3_bias_addr"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="7">
<![CDATA[
.reset53:10  %c3_bias_load = load float* %c3_bias_addr, align 4

]]></Node>
<StgValue><ssdm name="c3_bias_load"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset53:11  %not_exitcond_flatten_7 = xor i1 %exitcond_flatten3, true

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten_7"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset53:12  %h_cast_mid = and i1 %h, %not_exitcond_flatten_7

]]></Node>
<StgValue><ssdm name="h_cast_mid"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset53:13  %h_not = xor i1 %h, true

]]></Node>
<StgValue><ssdm name="h_not"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset53:14  %h_1 = or i1 %exitcond_flatten3, %h_not

]]></Node>
<StgValue><ssdm name="h_1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset53:16  %h_cast_mid2 = select i1 %w_mid, i1 %h_1, i1 %h_cast_mid

]]></Node>
<StgValue><ssdm name="h_cast_mid2"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset53:19  %h_mid2 = select i1 %w_mid, i1 %h_1, i1 %h_mid

]]></Node>
<StgValue><ssdm name="h_mid2"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset53:0  call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @loop_chout_loop_hout)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
.reset53:7  %tmp_32_mid2 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_32_mid2_v_v, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_32_mid2"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="7">
<![CDATA[
.reset53:10  %c3_bias_load = load float* %c3_bias_addr, align 4

]]></Node>
<StgValue><ssdm name="c3_bias_load"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset53:15  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @loop_hout_loop_wout_s)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="1">
<![CDATA[
.reset53:17  %h_cast_mid2_cast = zext i1 %h_cast_mid2 to i7

]]></Node>
<StgValue><ssdm name="h_cast_mid2_cast"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="1">
<![CDATA[
.reset53:18  %h_cast1_mid2_cast = zext i1 %h_cast_mid2 to i3

]]></Node>
<StgValue><ssdm name="h_cast1_mid2_cast"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset53:20  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset53:21  %tmp_44 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
.reset53:22  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:0  %indvar_flatten2 = phi i9 [ 0, %.reset53 ], [ %indvar_flatten_next1, %.reset6 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten2"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:1  %cin = phi i5 [ 0, %.reset53 ], [ %cin_mid2, %.reset6 ]

]]></Node>
<StgValue><ssdm name="cin"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:2  %indvar_flatten = phi i6 [ 0, %.reset53 ], [ %indvar_flatten_next, %.reset6 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:3  %y = phi i3 [ 0, %.reset53 ], [ %y_mid2, %.reset6 ]

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:4  %output_buffer_2 = phi float [ 0.000000e+00, %.reset53 ], [ %output_buffer, %.reset6 ]

]]></Node>
<StgValue><ssdm name="output_buffer_2"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:5  %x = phi i3 [ 0, %.reset53 ], [ %x_1, %.reset6 ]

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="5">
<![CDATA[
:6  %cin_cast1 = zext i5 %cin to i7

]]></Node>
<StgValue><ssdm name="cin_cast1"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="11" op_0_bw="5">
<![CDATA[
:7  %cin_cast2 = zext i5 %cin to i11

]]></Node>
<StgValue><ssdm name="cin_cast2"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="5">
<![CDATA[
:8  %tmp_3 = trunc i5 %cin to i4

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:9  %p_shl1 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %tmp_3, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="7" op_0_bw="6">
<![CDATA[
:10  %p_shl1_cast = zext i6 %p_shl1 to i7

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:11  %tmp_43 = add i11 %cin_cast2, %tmp_32_mid2

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="13" op_0_bw="13" op_1_bw="11" op_2_bw="2">
<![CDATA[
:12  %p_shl = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %tmp_43, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="14" op_0_bw="13">
<![CDATA[
:13  %p_shl_cast = zext i13 %p_shl to i14

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:14  %tmp2 = add i7 %cin_cast1, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="11" op_0_bw="3">
<![CDATA[
:15  %y_cast = zext i3 %y to i11

]]></Node>
<StgValue><ssdm name="y_cast"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:16  %tmp3 = add i3 %h_cast1_mid2_cast, %y

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="7" op_0_bw="3">
<![CDATA[
:17  %tmp3_cast = zext i3 %tmp3 to i7

]]></Node>
<StgValue><ssdm name="tmp3_cast"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:18  %tmp_48 = add i7 %tmp2, %tmp3_cast

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="9" op_0_bw="7">
<![CDATA[
:19  %tmp_51_cast = zext i7 %tmp_48 to i9

]]></Node>
<StgValue><ssdm name="tmp_51_cast"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
:20  %p_shl3 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %tmp_48, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:21  %tmp4 = add i11 %y_cast, %tmp_43

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="14" op_0_bw="11">
<![CDATA[
:22  %tmp4_cast = zext i11 %tmp4 to i14

]]></Node>
<StgValue><ssdm name="tmp4_cast"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:23  %tmp = add i14 %p_shl_cast, %tmp4_cast

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:24  %tmp5 = add i9 %tmp_51_cast, %p_shl3

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:25  %exitcond_flatten4 = icmp eq i9 %indvar_flatten2, -112

]]></Node>
<StgValue><ssdm name="exitcond_flatten4"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:26  %indvar_flatten_next1 = add i9 1, %indvar_flatten2

]]></Node>
<StgValue><ssdm name="indvar_flatten_next1"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:27  br i1 %exitcond_flatten4, label %3, label %.reset6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset6:1  %exitcond_flatten5 = icmp eq i6 %indvar_flatten, 25

]]></Node>
<StgValue><ssdm name="exitcond_flatten5"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.reset6:2  %y_mid = select i1 %exitcond_flatten5, i3 0, i3 %y

]]></Node>
<StgValue><ssdm name="y_mid"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.reset6:3  %cin_s = add i5 1, %cin

]]></Node>
<StgValue><ssdm name="cin_s"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="7" op_0_bw="5">
<![CDATA[
.reset6:4  %cin_cast1_mid1 = zext i5 %cin_s to i7

]]></Node>
<StgValue><ssdm name="cin_cast1_mid1"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="11" op_0_bw="5">
<![CDATA[
.reset6:5  %cin_cast2_mid1 = zext i5 %cin_s to i11

]]></Node>
<StgValue><ssdm name="cin_cast2_mid1"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="4" op_0_bw="5">
<![CDATA[
.reset6:6  %tmp_4 = trunc i5 %cin_s to i4

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.reset6:7  %p_shl1_mid1 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %tmp_4, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl1_mid1"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="7" op_0_bw="6">
<![CDATA[
.reset6:8  %p_shl1_cast_mid1 = zext i6 %p_shl1_mid1 to i7

]]></Node>
<StgValue><ssdm name="p_shl1_cast_mid1"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.reset6:9  %tmp_43_mid1 = add i11 %cin_cast2_mid1, %tmp_32_mid2

]]></Node>
<StgValue><ssdm name="tmp_43_mid1"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
.reset6:10  %tmp_43_mid2 = select i1 %exitcond_flatten5, i11 %tmp_43_mid1, i11 %tmp_43

]]></Node>
<StgValue><ssdm name="tmp_43_mid2"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="13" op_0_bw="13" op_1_bw="11" op_2_bw="2">
<![CDATA[
.reset6:11  %p_shl_mid1 = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %tmp_43_mid1, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl_mid1"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="14" op_0_bw="13">
<![CDATA[
.reset6:12  %p_shl_cast_mid1 = zext i13 %p_shl_mid1 to i14

]]></Node>
<StgValue><ssdm name="p_shl_cast_mid1"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.reset6:13  %p_shl_cast_mid2 = select i1 %exitcond_flatten5, i13 %p_shl_mid1, i13 %p_shl

]]></Node>
<StgValue><ssdm name="p_shl_cast_mid2"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="14" op_0_bw="13">
<![CDATA[
.reset6:14  %p_shl_cast_mid2_cast = zext i13 %p_shl_cast_mid2 to i14

]]></Node>
<StgValue><ssdm name="p_shl_cast_mid2_cast"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.reset6:15  %tmp2_mid1 = add i7 %cin_cast1_mid1, %p_shl1_cast_mid1

]]></Node>
<StgValue><ssdm name="tmp2_mid1"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.reset6:16  %tmp2_mid2 = select i1 %exitcond_flatten5, i7 %tmp2_mid1, i7 %tmp2

]]></Node>
<StgValue><ssdm name="tmp2_mid2"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.reset6:17  %tmp_51_mid = add i7 %tmp2_mid1, %h_cast_mid2_cast

]]></Node>
<StgValue><ssdm name="tmp_51_mid"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="9" op_0_bw="7">
<![CDATA[
.reset6:18  %tmp_51_cast_mid = zext i7 %tmp_51_mid to i9

]]></Node>
<StgValue><ssdm name="tmp_51_cast_mid"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
.reset6:19  %p_shl3_mid = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %tmp_51_mid, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl3_mid"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="14" op_0_bw="11">
<![CDATA[
.reset6:20  %tmp4_cast_mid = zext i11 %tmp_43_mid1 to i14

]]></Node>
<StgValue><ssdm name="tmp4_cast_mid"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.reset6:21  %tmp_mid = add i14 %p_shl_cast_mid1, %tmp4_cast_mid

]]></Node>
<StgValue><ssdm name="tmp_mid"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
.reset6:22  %tmp_mid3 = select i1 %exitcond_flatten5, i14 %tmp_mid, i14 %tmp

]]></Node>
<StgValue><ssdm name="tmp_mid3"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.reset6:23  %tmp5_mid = add i9 %tmp_51_cast_mid, %p_shl3_mid

]]></Node>
<StgValue><ssdm name="tmp5_mid"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.reset6:24  %tmp5_mid3 = select i1 %exitcond_flatten5, i9 %tmp5_mid, i9 %tmp5

]]></Node>
<StgValue><ssdm name="tmp5_mid3"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset6:25  %not_exitcond_flatten = xor i1 %exitcond_flatten5, true

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.reset6:26  %exitcond = icmp eq i3 %x, -3

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset6:27  %exitcond_mid = and i1 %exitcond, %not_exitcond_flatten

]]></Node>
<StgValue><ssdm name="exitcond_mid"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.reset6:28  %cin_mid2 = select i1 %exitcond_flatten5, i5 %cin_s, i5 %cin

]]></Node>
<StgValue><ssdm name="cin_mid2"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.reset6:29  %y_1 = add i3 1, %y_mid

]]></Node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset6:31  %tmp_7 = or i1 %exitcond_mid, %exitcond_flatten5

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.reset6:32  %x_mid2 = select i1 %tmp_7, i3 0, i3 %x

]]></Node>
<StgValue><ssdm name="x_mid2"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="11" op_0_bw="3">
<![CDATA[
.reset6:33  %y_cast_mid1 = zext i3 %y_1 to i11

]]></Node>
<StgValue><ssdm name="y_cast_mid1"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.reset6:34  %tmp3_mid1 = add i3 %h_cast1_mid2_cast, %y_1

]]></Node>
<StgValue><ssdm name="tmp3_mid1"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="7" op_0_bw="3">
<![CDATA[
.reset6:35  %tmp3_cast_mid1 = zext i3 %tmp3_mid1 to i7

]]></Node>
<StgValue><ssdm name="tmp3_cast_mid1"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.reset6:36  %tmp_51_mid1 = add i7 %tmp2_mid2, %tmp3_cast_mid1

]]></Node>
<StgValue><ssdm name="tmp_51_mid1"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="9" op_0_bw="7">
<![CDATA[
.reset6:37  %tmp_51_cast_mid1 = zext i7 %tmp_51_mid1 to i9

]]></Node>
<StgValue><ssdm name="tmp_51_cast_mid1"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
.reset6:38  %p_shl3_mid1 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %tmp_51_mid1, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl3_mid1"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.reset6:39  %tmp4_mid1 = add i11 %y_cast_mid1, %tmp_43_mid2

]]></Node>
<StgValue><ssdm name="tmp4_mid1"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="14" op_0_bw="11">
<![CDATA[
.reset6:40  %tmp4_cast_mid1 = zext i11 %tmp4_mid1 to i14

]]></Node>
<StgValue><ssdm name="tmp4_cast_mid1"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.reset6:41  %tmp_mid1 = add i14 %p_shl_cast_mid2_cast, %tmp4_cast_mid1

]]></Node>
<StgValue><ssdm name="tmp_mid1"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
.reset6:42  %tmp_mid2 = select i1 %exitcond_mid, i14 %tmp_mid1, i14 %tmp_mid3

]]></Node>
<StgValue><ssdm name="tmp_mid2"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="16" op_1_bw="14" op_2_bw="2">
<![CDATA[
.reset6:43  %p_shl2_mid2 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %tmp_mid2, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl2_mid2"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.reset6:44  %tmp5_mid1 = add i9 %tmp_51_cast_mid1, %p_shl3_mid1

]]></Node>
<StgValue><ssdm name="tmp5_mid1"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.reset6:45  %tmp5_mid2 = select i1 %exitcond_mid, i9 %tmp5_mid1, i9 %tmp5_mid3

]]></Node>
<StgValue><ssdm name="tmp5_mid2"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.reset6:46  %y_mid2 = select i1 %exitcond_mid, i3 %y_1, i3 %y_mid

]]></Node>
<StgValue><ssdm name="y_mid2"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="14" op_0_bw="3">
<![CDATA[
.reset6:47  %x_cast9 = zext i3 %x_mid2 to i14

]]></Node>
<StgValue><ssdm name="x_cast9"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="9" op_0_bw="3">
<![CDATA[
.reset6:51  %tmp6_cast = zext i3 %x_mid2 to i9

]]></Node>
<StgValue><ssdm name="tmp6_cast"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.reset6:52  %tmp_50 = add i9 %tmp5_mid2, %tmp6_cast

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="9">
<![CDATA[
.reset6:53  %tmp_51 = zext i9 %tmp_50 to i64

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset6:54  %in_addr = getelementptr [400 x float]* %in_r, i64 0, i64 %tmp_51

]]></Node>
<StgValue><ssdm name="in_addr"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="9">
<![CDATA[
.reset6:55  %input_buffer = load float* %in_addr, align 4

]]></Node>
<StgValue><ssdm name="input_buffer"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.reset6:56  %tmp7 = add i14 %x_cast9, %tmp_mid2

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="14">
<![CDATA[
.reset6:57  %tmp7_cast = zext i14 %tmp7 to i16

]]></Node>
<StgValue><ssdm name="tmp7_cast"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset6:58  %tmp_52 = add i16 %p_shl2_mid2, %tmp7_cast

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="16">
<![CDATA[
.reset6:59  %tmp_53 = zext i16 %tmp_52 to i64

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset6:60  %c3_weight_addr = getelementptr [48000 x float]* @c3_weight, i64 0, i64 %tmp_53

]]></Node>
<StgValue><ssdm name="c3_weight_addr"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="16">
<![CDATA[
.reset6:61  %c3_weight_load = load float* %c3_weight_addr, align 4

]]></Node>
<StgValue><ssdm name="c3_weight_load"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.reset6:65  %x_1 = add i3 1, %x_mid2

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset6:66  %indvar_flatten_op = add i6 1, %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_op"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset6:67  %indvar_flatten_next = select i1 %exitcond_flatten5, i6 1, i6 %indvar_flatten_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset6:0  call void (...)* @_ssdm_op_SpecLoopName([26 x i8]* @loop_chin_loop_ky_lo)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset6:30  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @loop_ky_loop_kx_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset6:48  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset6:49  %tmp_49 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str6)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.reset6:50  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="9">
<![CDATA[
.reset6:55  %input_buffer = load float* %in_addr, align 4

]]></Node>
<StgValue><ssdm name="input_buffer"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="16">
<![CDATA[
.reset6:61  %c3_weight_load = load float* %c3_weight_addr, align 4

]]></Node>
<StgValue><ssdm name="c3_weight_load"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset6:62  %tmp_s = fmul float %input_buffer, %c3_weight_load

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset6:63  %output_buffer = fadd float %tmp_s, %output_buffer_2

]]></Node>
<StgValue><ssdm name="output_buffer"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.reset6:64  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str6, i32 %tmp_49)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
.reset6:68  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="140" st_id="6" stage="1" lat="1">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_45 = fadd float %c3_bias_load, %output_buffer_2

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %tmp_46 = add i7 %tmp_32_mid2_v_v, %h_cast_mid2_cast

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="7">
<![CDATA[
:2  %tmp_47 = zext i7 %tmp_46 to i64

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %output_addr = getelementptr [120 x float]* %output_r, i64 0, i64 %tmp_47

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:4  store float %tmp_45, float* %output_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:5  %empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str3, i32 %tmp_44)

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:6  %indvar_flatten45_op = add i2 %indvar_flatten1, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten45_op"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:7  %indvar_flatten_next9 = select i1 %exitcond_flatten3, i2 1, i2 %indvar_flatten45_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next9"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
