src/test/test_instructionfetch.o src/test/test_instructionfetch.o: \
 ../src/test/test_instructionfetch.cpp \
 /home/cyborg9/Documents/riscvsim/include/cpucore/InstructionFetch.h \
 /home/cyborg9/Documents/riscvsim/include/instruction/0_Instructions.h \
 /home/cyborg9/Documents/riscvsim/include/cpucore/cputypes.h \
 /home/cyborg9/Documents/riscvsim/include/cpucore/Signals.h \
 /home/cyborg9/Documents/riscvsim/include/instruction/IInstructions.h \
 /home/cyborg9/Documents/riscvsim/include/cpucore/Memory.h \
 /home/cyborg9/Documents/riscvsim/include/test/catch.hpp

/home/cyborg9/Documents/riscvsim/include/cpucore/InstructionFetch.h:

/home/cyborg9/Documents/riscvsim/include/instruction/0_Instructions.h:

/home/cyborg9/Documents/riscvsim/include/cpucore/cputypes.h:

/home/cyborg9/Documents/riscvsim/include/cpucore/Signals.h:

/home/cyborg9/Documents/riscvsim/include/instruction/IInstructions.h:

/home/cyborg9/Documents/riscvsim/include/cpucore/Memory.h:

/home/cyborg9/Documents/riscvsim/include/test/catch.hpp:
