// Seed: 1401186119
module module_0;
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_5[1] = id_4[1];
  module_0();
  assign id_8 = id_10;
  assign id_6 = 1'b0;
  id_11(
      .id_0(id_3),
      .id_1(1'b0),
      .id_2(id_1[1 : 1]),
      .id_3(1'b0),
      .id_4(1'b0),
      .id_5(id_8),
      .id_6(id_4),
      .id_7(1),
      .id_8(id_6)
  );
endmodule
