// Seed: 1063718357
module module_0 (
    output wire id_0,
    input supply0 id_1,
    input supply0 id_2,
    output supply1 id_3,
    output uwire id_4
);
  assign id_4 = id_2;
  wire id_6;
  assign module_1.id_6 = 0;
  assign id_0 = id_2;
  logic id_7;
endmodule
module module_1 (
    input wand id_0,
    input uwire id_1,
    output supply1 id_2,
    output tri0 id_3,
    input uwire id_4,
    input wire id_5,
    input tri0 id_6
    , id_16,
    input wand id_7,
    output tri1 id_8,
    input wor id_9,
    output wand id_10,
    input tri id_11,
    output tri1 id_12,
    output supply1 id_13,
    output wire id_14
);
  assign id_14 = ~id_9;
  module_0 modCall_1 (
      id_14,
      id_5,
      id_0,
      id_10,
      id_13
  );
  wire id_17;
endmodule
