INFO: [VRFC 10-2263] Analyzing Verilog file "E:/B. Tech II year/II Semester/EC_252/FPGA week 1/FPGA_Projects/Full_adder/Full_adder.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/B. Tech II year/II Semester/EC_252/FPGA week 1/FPGA_Projects/Full_adder/Full_adder.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/B. Tech II year/II Semester/EC_252/FPGA week 1/FPGA_Projects/Full_adder/Full_adder.srcs/sources_1/new/4_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/B. Tech II year/II Semester/EC_252/FPGA week 1/FPGA_Projects/Full_adder/Full_adder.srcs/sim_1/new/sim_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/B. Tech II year/II Semester/EC_252/FPGA week 1/FPGA_Projects/Full_adder/Full_adder.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
