[submodule "verilog2vhdl"]
	path = verilog2vhdl
	url = https://gitlab.com/PacoReinaCampo/verilog2vhdl.git
[submodule "vhdl2verilog"]
	path = vhdl2verilog
	url = https://gitlab.com/PacoReinaCampo/vhdl2verilog.git
