// Seed: 1481009788
module module_0;
  assign id_1 = 1;
  reg id_2 = 1, id_3, id_4;
  assign id_4 = id_4;
  generate
    always id_4 <= id_4;
  endgenerate
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  always if (1) id_4 <= #(id_2) 1;
  wire id_5;
  nand primCall (id_1, id_2, id_3, id_4, id_5);
  module_0 modCall_1 ();
  assign modCall_1.type_1 = 0;
endmodule
module module_2 (
    id_1
);
  output wire id_1;
  wire id_2, id_3;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
