{
    "module": "RisingEdge_DFlipFlop_AsyncResetHigh",
    "inputs": [
        "D",
        "async_reset",
        "clk"
    ],
    "outputs": [
        "Q"
    ],
    "wires": [
        "D_output_0_0",
        "async_reset_output_0_0",
        "clk_output_0_0",
        "latch_Q_output_0_0",
        "lut_gnd_output_0_0",
        "lut_",
        "lut_",
        "latch_",
        "lut_",
        "latch_",
        "lut_",
        "latch_",
        "lut_",
        "latch_",
        "lut_",
        "lut_",
        "lut_",
        "lut_",
        "lut_",
        "lut_",
        "latch_",
        "latch_",
        "latch_",
        "latch_",
        "latch_Q_clock_0_0",
        "Q_input_0_0",
        "lut_",
        "lut_",
        "lut_",
        "lut_",
        "lut_",
        "latch_Q_input_0_0",
        "latch_",
        "lut_",
        "latch_",
        "lut_",
        "latch_",
        "lut_",
        "latch_",
        "lut_"
    ],
    "components": [
        {
            "type": "module",
            "name": "RisingEdge_DFlipFlop_AsyncResetHigh"
        },
        {
            "type": "fpga_interconnect",
            "name": "routing_segment_clk_output_0_0_to_latch_Q_clock_0_0"
        },
        {
            "type": "fpga_interconnect",
            "name": "routing_segment_latch_Q_output_0_0_to_Q_input_0_0"
        }
    ],
    "sdf_delays": [
        {
            "cell_type": "fpga_interconnect",
            "instance": null,
            "input": "datain",
            "output": "dataout",
            "delay_ps": 235.697
        },
        {
            "cell_type": "fpga_interconnect",
            "instance": null,
            "input": "datain",
            "output": "dataout",
            "delay_ps": 158.641
        },
        {
            "cell_type": "fpga_interconnect",
            "instance": null,
            "input": "datain",
            "output": "dataout",
            "delay_ps": 234.813
        },
        {
            "cell_type": "fpga_interconnect",
            "instance": null,
            "input": "datain",
            "output": "dataout",
            "delay_ps": 2228.53
        },
        {
            "cell_type": "fpga_interconnect",
            "instance": null,
            "input": "datain",
            "output": "dataout",
            "delay_ps": 698.03
        },
        {
            "cell_type": "fpga_interconnect",
            "instance": null,
            "input": "datain",
            "output": "dataout",
            "delay_ps": 848.604
        },
        {
            "cell_type": "fpga_interconnect",
            "instance": null,
            "input": "datain",
            "output": "dataout",
            "delay_ps": 10.0
        },
        {
            "cell_type": "fpga_interconnect",
            "instance": null,
            "input": "datain",
            "output": "dataout",
            "delay_ps": 10.0
        },
        {
            "cell_type": "fpga_interconnect",
            "instance": null,
            "input": "datain",
            "output": "dataout",
            "delay_ps": 10.0
        },
        {
            "cell_type": "fpga_interconnect",
            "instance": null,
            "input": "datain",
            "output": "dataout",
            "delay_ps": 10.0
        },
        {
            "cell_type": "fpga_interconnect",
            "instance": "routing_segment_clk_output_0_0_to_latch_Q_clock_0_0",
            "input": "datain",
            "output": "dataout",
            "delay_ps": 10.0
        },
        {
            "cell_type": "fpga_interconnect",
            "instance": "routing_segment_latch_Q_output_0_0_to_Q_input_0_0",
            "input": "datain",
            "output": "dataout",
            "delay_ps": 775.085
        },
        {
            "cell_type": "fpga_interconnect",
            "instance": "routing_segment_latch_Q_output_0_0_to_Q_input_0_0",
            "input": "datain",
            "output": "dataout",
            "delay_ps": 556.0
        },
        {
            "cell_type": "fpga_interconnect",
            "instance": "routing_segment_latch_Q_output_0_0_to_Q_input_0_0",
            "input": "datain",
            "output": "dataout",
            "delay_ps": 203.0
        },
        {
            "cell_type": "fpga_interconnect",
            "instance": "routing_segment_latch_Q_output_0_0_to_Q_input_0_0",
            "input": "datain",
            "output": "dataout",
            "delay_ps": 203.0
        },
        {
            "cell_type": "fpga_interconnect",
            "instance": "routing_segment_latch_Q_output_0_0_to_Q_input_0_0",
            "input": "datain",
            "output": "dataout",
            "delay_ps": 556.0
        },
        {
            "cell_type": "fpga_interconnect",
            "instance": "routing_segment_latch_Q_output_0_0_to_Q_input_0_0",
            "input": "datain",
            "output": "dataout",
            "delay_ps": 556.0
        },
        {
            "cell_type": "fpga_interconnect",
            "instance": "routing_segment_latch_Q_output_0_0_to_Q_input_0_0",
            "input": "datain",
            "output": "dataout",
            "delay_ps": 96.0
        },
        {
            "cell_type": "fpga_interconnect",
            "instance": "routing_segment_latch_Q_output_0_0_to_Q_input_0_0",
            "input": "datain",
            "output": "dataout",
            "delay_ps": 96.0
        },
        {
            "cell_type": "fpga_interconnect",
            "instance": "routing_segment_latch_Q_output_0_0_to_Q_input_0_0",
            "input": "datain",
            "output": "dataout",
            "delay_ps": 0.0
        },
        {
            "cell_type": "fpga_interconnect",
            "instance": "routing_segment_latch_Q_output_0_0_to_Q_input_0_0",
            "input": "datain",
            "output": "dataout",
            "delay_ps": 107.0
        },
        {
            "cell_type": "fpga_interconnect",
            "instance": "routing_segment_latch_Q_output_0_0_to_Q_input_0_0",
            "input": "datain",
            "output": "dataout",
            "delay_ps": 173.0
        },
        {
            "cell_type": "fpga_interconnect",
            "instance": "routing_segment_latch_Q_output_0_0_to_Q_input_0_0",
            "input": "datain",
            "output": "dataout",
            "delay_ps": 107.0
        },
        {
            "cell_type": "fpga_interconnect",
            "instance": "routing_segment_latch_Q_output_0_0_to_Q_input_0_0",
            "input": "datain",
            "output": "dataout",
            "delay_ps": 173.0
        },
        {
            "cell_type": "fpga_interconnect",
            "instance": "routing_segment_latch_Q_output_0_0_to_Q_input_0_0",
            "input": "datain",
            "output": "dataout",
            "delay_ps": 107.0
        },
        {
            "cell_type": "fpga_interconnect",
            "instance": "routing_segment_latch_Q_output_0_0_to_Q_input_0_0",
            "input": "datain",
            "output": "dataout",
            "delay_ps": 526.0
        }
    ]
}