Running in Lattice mode

Starting:    C:\lscc\iCEcube2.2020.12\synpbase\bin64\mbin\synplify.exe
Install:     C:\lscc\iCEcube2.2020.12\synpbase
Hostname:    DESKTOP-M2TPG58
Date:        Fri Nov 26 15:11:34 2021
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro tens_syn.prj
ProductType: synplify_pro




log file: "C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\tens.srr"
Running: tens_Implmnt in foreground

Running tens_syn|tens_Implmnt

Running: compile (Compile) on tens_syn|tens_Implmnt
# Fri Nov 26 15:11:34 2021

Running: compile_flow (Compile Process) on tens_syn|tens_Implmnt
# Fri Nov 26 15:11:34 2021

Running: compiler (Compile Input) on tens_syn|tens_Implmnt
# Fri Nov 26 15:11:34 2021
Copied C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\synwork\tens_comp.srs to C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\tens.srs

compiler completed
# Fri Nov 26 15:11:37 2021

Return Code: 0
Run Time:00h:00m:03s

Running: multi_srs_gen (Multi-srs Generator) on tens_syn|tens_Implmnt
# Fri Nov 26 15:11:37 2021

multi_srs_gen completed
# Fri Nov 26 15:11:37 2021

Return Code: 0
Run Time:00h:00m:00s
Copied C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\synwork\tens_mult.srs to C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\tens.srs
Complete: Compile Process on tens_syn|tens_Implmnt

Running: premap (Pre-mapping) on tens_syn|tens_Implmnt
# Fri Nov 26 15:11:37 2021

premap completed with warnings
# Fri Nov 26 15:11:38 2021

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on tens_syn|tens_Implmnt

Running: map (Map) on tens_syn|tens_Implmnt
# Fri Nov 26 15:11:38 2021

Running: fpga_mapper (Map & Optimize) on tens_syn|tens_Implmnt
# Fri Nov 26 15:11:38 2021
Copied C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\synwork\tens_m.srm to C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\tens.srm

fpga_mapper completed with warnings
# Fri Nov 26 15:11:45 2021

Return Code: 1
Run Time:00h:00m:07s
Complete: Map on tens_syn|tens_Implmnt
Complete: Logic Synthesis on tens_syn|tens_Implmnt
