{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712209514652 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712209514652 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 04 08:45:14 2024 " "Processing started: Thu Apr 04 08:45:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712209514652 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1712209514652 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta uartt -c uartt " "Command: quartus_sta uartt -c uartt" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1712209514652 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1712209514793 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1712209515536 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1712209515536 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712209515576 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712209515576 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "The Timing Analyzer is analyzing 9 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1712209515903 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "uartt.sdc " "Synopsys Design Constraints File file not found: 'uartt.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1712209515948 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1712209515949 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fine_clk_divN:inst12\|clk_out fine_clk_divN:inst12\|clk_out " "create_clock -period 1.000 -name fine_clk_divN:inst12\|clk_out fine_clk_divN:inst12\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712209515952 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_50MHz clk_50MHz " "create_clock -period 1.000 -name clk_50MHz clk_50MHz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712209515952 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART:inst\|uart_controller:inst1\|bsy UART:inst\|uart_controller:inst1\|bsy " "create_clock -period 1.000 -name UART:inst\|uart_controller:inst1\|bsy UART:inst\|uart_controller:inst1\|bsy" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712209515952 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART:inst\|uart_clk_divN:inst\|clk_out UART:inst\|uart_clk_divN:inst\|clk_out " "create_clock -period 1.000 -name UART:inst\|uart_clk_divN:inst\|clk_out UART:inst\|uart_clk_divN:inst\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712209515952 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SW0 SW0 " "create_clock -period 1.000 -name SW0 SW0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712209515952 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712209515952 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1712209515960 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712209516316 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1712209516316 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1712209516326 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1712209516449 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1712209516449 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.629 " "Worst-case setup slack is -5.629" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209516459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209516459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.629            -402.381 clk_50MHz  " "   -5.629            -402.381 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209516459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.327           -1054.789 fine_clk_divN:inst12\|clk_out  " "   -4.327           -1054.789 fine_clk_divN:inst12\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209516459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.871              -3.871 SW0  " "   -3.871              -3.871 SW0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209516459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.067             -18.466 UART:inst\|uart_controller:inst1\|bsy  " "   -3.067             -18.466 UART:inst\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209516459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.614             -42.653 UART:inst\|uart_clk_divN:inst\|clk_out  " "   -2.614             -42.653 UART:inst\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209516459 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712209516459 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.045 " "Worst-case hold slack is 0.045" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209516469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209516469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.045               0.000 UART:inst\|uart_controller:inst1\|bsy  " "    0.045               0.000 UART:inst\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209516469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.331               0.000 clk_50MHz  " "    0.331               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209516469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.335               0.000 fine_clk_divN:inst12\|clk_out  " "    0.335               0.000 fine_clk_divN:inst12\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209516469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457               0.000 UART:inst\|uart_clk_divN:inst\|clk_out  " "    0.457               0.000 UART:inst\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209516469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.771               0.000 SW0  " "    0.771               0.000 SW0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209516469 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712209516469 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.840 " "Worst-case recovery slack is -4.840" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209516469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209516469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.840             -47.708 UART:inst\|uart_clk_divN:inst\|clk_out  " "   -4.840             -47.708 UART:inst\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209516469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.896             -25.757 UART:inst\|uart_controller:inst1\|bsy  " "   -3.896             -25.757 UART:inst\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209516469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.528            -143.877 clk_50MHz  " "   -2.528            -143.877 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209516469 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712209516469 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.166 " "Worst-case removal slack is 1.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209516479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209516479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.166               0.000 UART:inst\|uart_controller:inst1\|bsy  " "    1.166               0.000 UART:inst\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209516479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.203               0.000 UART:inst\|uart_clk_divN:inst\|clk_out  " "    1.203               0.000 UART:inst\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209516479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.271               0.000 clk_50MHz  " "    1.271               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209516479 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712209516479 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209516483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209516483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -258.371 fine_clk_divN:inst12\|clk_out  " "   -0.538            -258.371 fine_clk_divN:inst12\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209516483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -88.552 clk_50MHz  " "   -0.538             -88.552 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209516483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -13.526 UART:inst\|uart_clk_divN:inst\|clk_out  " "   -0.538             -13.526 UART:inst\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209516483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.246               0.000 SW0  " "    0.246               0.000 SW0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209516483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 UART:inst\|uart_controller:inst1\|bsy  " "    0.305               0.000 UART:inst\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209516483 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712209516483 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1712209516503 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1712209516532 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1712209517704 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712209518163 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1712209518195 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1712209518195 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.763 " "Worst-case setup slack is -5.763" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209518198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209518198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.763            -399.669 clk_50MHz  " "   -5.763            -399.669 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209518198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.327           -1044.747 fine_clk_divN:inst12\|clk_out  " "   -4.327           -1044.747 fine_clk_divN:inst12\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209518198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.647              -3.647 SW0  " "   -3.647              -3.647 SW0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209518198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.965             -17.976 UART:inst\|uart_controller:inst1\|bsy  " "   -2.965             -17.976 UART:inst\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209518198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.481             -40.516 UART:inst\|uart_clk_divN:inst\|clk_out  " "   -2.481             -40.516 UART:inst\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209518198 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712209518198 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.051 " "Worst-case hold slack is -0.051" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209518218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209518218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.051              -0.100 clk_50MHz  " "   -0.051              -0.100 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209518218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.002              -0.002 UART:inst\|uart_controller:inst1\|bsy  " "   -0.002              -0.002 UART:inst\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209518218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345               0.000 fine_clk_divN:inst12\|clk_out  " "    0.345               0.000 fine_clk_divN:inst12\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209518218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.439               0.000 SW0  " "    0.439               0.000 SW0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209518218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.471               0.000 UART:inst\|uart_clk_divN:inst\|clk_out  " "    0.471               0.000 UART:inst\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209518218 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712209518218 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.592 " "Worst-case recovery slack is -4.592" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209518222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209518222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.592             -46.417 UART:inst\|uart_clk_divN:inst\|clk_out  " "   -4.592             -46.417 UART:inst\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209518222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.850             -25.882 UART:inst\|uart_controller:inst1\|bsy  " "   -3.850             -25.882 UART:inst\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209518222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.334            -131.679 clk_50MHz  " "   -2.334            -131.679 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209518222 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712209518222 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.958 " "Worst-case removal slack is 0.958" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209518228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209518228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.958               0.000 clk_50MHz  " "    0.958               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209518228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.146               0.000 UART:inst\|uart_controller:inst1\|bsy  " "    1.146               0.000 UART:inst\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209518228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.291               0.000 UART:inst\|uart_clk_divN:inst\|clk_out  " "    1.291               0.000 UART:inst\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209518228 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712209518228 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209518233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209518233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -251.807 fine_clk_divN:inst12\|clk_out  " "   -0.538            -251.807 fine_clk_divN:inst12\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209518233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -89.545 clk_50MHz  " "   -0.538             -89.545 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209518233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -13.506 UART:inst\|uart_clk_divN:inst\|clk_out  " "   -0.538             -13.506 UART:inst\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209518233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.283               0.000 UART:inst\|uart_controller:inst1\|bsy  " "    0.283               0.000 UART:inst\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209518233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301               0.000 SW0  " "    0.301               0.000 SW0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209518233 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712209518233 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1712209518264 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1712209518469 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1712209519926 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712209520472 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1712209520485 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1712209520485 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.167 " "Worst-case setup slack is -3.167" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209520489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209520489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.167            -161.184 clk_50MHz  " "   -3.167            -161.184 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209520489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.500              -2.500 SW0  " "   -2.500              -2.500 SW0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209520489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.436            -491.896 fine_clk_divN:inst12\|clk_out  " "   -2.436            -491.896 fine_clk_divN:inst12\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209520489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.195              -5.868 UART:inst\|uart_controller:inst1\|bsy  " "   -1.195              -5.868 UART:inst\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209520489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.018             -15.376 UART:inst\|uart_clk_divN:inst\|clk_out  " "   -1.018             -15.376 UART:inst\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209520489 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712209520489 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.112 " "Worst-case hold slack is -0.112" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209520506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209520506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.112              -0.199 UART:inst\|uart_controller:inst1\|bsy  " "   -0.112              -0.199 UART:inst\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209520506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.094               0.000 fine_clk_divN:inst12\|clk_out  " "    0.094               0.000 fine_clk_divN:inst12\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209520506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.124               0.000 clk_50MHz  " "    0.124               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209520506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 UART:inst\|uart_clk_divN:inst\|clk_out  " "    0.186               0.000 UART:inst\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209520506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.659               0.000 SW0  " "    0.659               0.000 SW0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209520506 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712209520506 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.325 " "Worst-case recovery slack is -2.325" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209520513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209520513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.325             -18.313 UART:inst\|uart_clk_divN:inst\|clk_out  " "   -2.325             -18.313 UART:inst\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209520513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.648              -9.701 UART:inst\|uart_controller:inst1\|bsy  " "   -1.648              -9.701 UART:inst\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209520513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -78.923 clk_50MHz  " "   -1.403             -78.923 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209520513 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712209520513 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.312 " "Worst-case removal slack is 0.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209520520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209520520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 clk_50MHz  " "    0.312               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209520520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.722               0.000 UART:inst\|uart_clk_divN:inst\|clk_out  " "    0.722               0.000 UART:inst\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209520520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.769               0.000 UART:inst\|uart_controller:inst1\|bsy  " "    0.769               0.000 UART:inst\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209520520 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712209520520 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.363 " "Worst-case minimum pulse width slack is -0.363" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209520524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209520524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.363             -11.394 clk_50MHz  " "   -0.363             -11.394 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209520524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.116              -7.748 fine_clk_divN:inst12\|clk_out  " "   -0.116              -7.748 fine_clk_divN:inst12\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209520524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.015              -0.029 SW0  " "   -0.015              -0.029 SW0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209520524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.031               0.000 UART:inst\|uart_clk_divN:inst\|clk_out  " "    0.031               0.000 UART:inst\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209520524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.321               0.000 UART:inst\|uart_controller:inst1\|bsy  " "    0.321               0.000 UART:inst\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209520524 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712209520524 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1712209520567 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712209521342 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1712209521359 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1712209521359 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.833 " "Worst-case setup slack is -2.833" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209521363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209521363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.833            -138.153 clk_50MHz  " "   -2.833            -138.153 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209521363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.288            -477.048 fine_clk_divN:inst12\|clk_out  " "   -2.288            -477.048 fine_clk_divN:inst12\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209521363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.060              -2.060 SW0  " "   -2.060              -2.060 SW0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209521363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.841 UART:inst\|uart_controller:inst1\|bsy  " "   -1.000              -4.841 UART:inst\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209521363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.845             -12.725 UART:inst\|uart_clk_divN:inst\|clk_out  " "   -0.845             -12.725 UART:inst\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209521363 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712209521363 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.134 " "Worst-case hold slack is -0.134" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209521388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209521388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.134              -0.487 UART:inst\|uart_controller:inst1\|bsy  " "   -0.134              -0.487 UART:inst\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209521388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.100              -0.197 clk_50MHz  " "   -0.100              -0.197 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209521388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.080               0.000 fine_clk_divN:inst12\|clk_out  " "    0.080               0.000 fine_clk_divN:inst12\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209521388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194               0.000 UART:inst\|uart_clk_divN:inst\|clk_out  " "    0.194               0.000 UART:inst\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209521388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.429               0.000 SW0  " "    0.429               0.000 SW0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209521388 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712209521388 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.120 " "Worst-case recovery slack is -2.120" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209521394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209521394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.120             -17.699 UART:inst\|uart_clk_divN:inst\|clk_out  " "   -2.120             -17.699 UART:inst\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209521394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.544              -9.414 UART:inst\|uart_controller:inst1\|bsy  " "   -1.544              -9.414 UART:inst\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209521394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.199             -67.001 clk_50MHz  " "   -1.199             -67.001 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209521394 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712209521394 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.123 " "Worst-case removal slack is 0.123" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209521402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209521402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.123               0.000 clk_50MHz  " "    0.123               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209521402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.783               0.000 UART:inst\|uart_clk_divN:inst\|clk_out  " "    0.783               0.000 UART:inst\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209521402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.810               0.000 UART:inst\|uart_controller:inst1\|bsy  " "    0.810               0.000 UART:inst\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209521402 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712209521402 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.358 " "Worst-case minimum pulse width slack is -0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209521406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209521406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.358             -11.504 clk_50MHz  " "   -0.358             -11.504 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209521406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.052              -1.387 fine_clk_divN:inst12\|clk_out  " "   -0.052              -1.387 fine_clk_divN:inst12\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209521406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.009              -0.009 SW0  " "   -0.009              -0.009 SW0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209521406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.049               0.000 UART:inst\|uart_clk_divN:inst\|clk_out  " "    0.049               0.000 UART:inst\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209521406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.350               0.000 UART:inst\|uart_controller:inst1\|bsy  " "    0.350               0.000 UART:inst\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712209521406 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712209521406 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1712209524276 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1712209524278 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5083 " "Peak virtual memory: 5083 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712209524385 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 04 08:45:24 2024 " "Processing ended: Thu Apr 04 08:45:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712209524385 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712209524385 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712209524385 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1712209524385 ""}
