
#####  START OF RAM REPORT FOR COMPILE POINT: CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z87  #####

#####  LSRAM REPORT  #####

INSTANTIATED     RTL_INSTANCE                                                                                                                                                                       PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE                                                                                                                                                                    DEPTH_X_WIDTH(A/B)     LOW-POWER_MODE     ECC     A_DOUT_PIPE_REG(EN/ARST/SRST)     B_DOUT_PIPE_REG(EN/ARST/SRST)     WRITE_MODE(A/B)      
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
YES              CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_bufferDescriptors.BYTE_CNT_RAM.LI_ram_wrapper_bd.ram_bd.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_bd_R0C0         NA                 NA                 CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_bufferDescriptors.BYTE_CNT_RAM.LI_ram_wrapper_bd.ram_bd.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_bd_R0C0         512X40_512X40          NA                 0       1(0/1/1)                          1(0/1/1)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_bufferDescriptors.CONFIG_RAM.LI_ram_wrapper_bd.ram_bd.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_bd_R0C0           NA                 NA                 CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_bufferDescriptors.CONFIG_RAM.LI_ram_wrapper_bd.ram_bd.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_bd_R0C0           512X40_512X40          NA                 0       1(0/1/1)                          1(0/1/1)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_bufferDescriptors.DEST_ADDR_RAM.LI_ram_wrapper_bd.ram_bd.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_bd_R0C0        NA                 NA                 CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_bufferDescriptors.DEST_ADDR_RAM.LI_ram_wrapper_bd.ram_bd.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_bd_R0C0        512X40_512X40          NA                 0       1(0/1/1)                          1(0/1/1)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_bufferDescriptors.NEXT_DSCRPTR_RAM.LI_ram_wrapper_bd.ram_bd.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_bd_R0C0     NA                 NA                 CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_bufferDescriptors.NEXT_DSCRPTR_RAM.LI_ram_wrapper_bd.ram_bd.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_bd_R0C0     512X40_512X40          NA                 0       1(0/1/1)                          1(0/1/1)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_bufferDescriptors.SRC_ADDR_RAM.LI_ram_wrapper_bd.ram_bd.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_bd_R0C0         NA                 NA                 CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_bufferDescriptors.SRC_ADDR_RAM.LI_ram_wrapper_bd.ram_bd.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_bd_R0C0         512X40_512X40          NA                 0       1(0/1/1)                          1(0/1/1)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_memoryMapDMACache.UI_ram_wrapper_cache0.ram_cache.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_cache_R0C0            NA                 NA                 CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_memoryMapDMACache.UI_ram_wrapper_cache0.ram_cache.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_cache_R0C0            512X40_512X40          NA                 0       1(0/1/1)                          1(0/1/1)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_memoryMapDMACache.UI_ram_wrapper_cache0.ram_cache.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_cache_R0C1            NA                 NA                 CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_memoryMapDMACache.UI_ram_wrapper_cache0.ram_cache.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_cache_R0C1            512X40_512X40          NA                 0       1(0/1/1)                          1(0/1/1)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_memoryMapDMACache.UI_ram_wrapper_cache1.ram_cache.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_cache_R0C0            NA                 NA                 CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_memoryMapDMACache.UI_ram_wrapper_cache1.ram_cache.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_cache_R0C0            512X40_512X40          NA                 0       1(0/1/1)                          1(0/1/1)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_memoryMapDMACache.UI_ram_wrapper_cache1.ram_cache.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_cache_R0C1            NA                 NA                 CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_memoryMapDMACache.UI_ram_wrapper_cache1.ram_cache.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_cache_R0C1            512X40_512X40          NA                 0       1(0/1/1)                          1(0/1/1)                          (NO_CHANGE/NO_CHANGE)
========================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================

#####  URAM REPORT  #####

INSTANTIATED     RTL_INSTANCE                                                                                                                                                                                  PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE                                                                                                                                                                               DEPTH_X_WIDTH     LOW-POWER_MODE     ECC     R_ADDR_REG(EN/ARST/SRST)     R_DATA_PIPE_REG(EN/ARST/SRST)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
YES              CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_intController.genblk1\.INT_0_FIFO.LI_ram_wrapper_fifo_0.ram_fifo_0.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_fifo_0_R0C0     NA                 NA                 CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_intController.genblk1\.INT_0_FIFO.LI_ram_wrapper_fifo_0.ram_fifo_0.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_fifo_0_R0C0     NA                NA                 0       1(0/1/1)                     1(0/1/1)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
YES              CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_intController.genblk1\.INT_0_FIFO.LI_ram_wrapper_fifo_0.ram_fifo_0.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_fifo_0_R0C1     NA                 NA                 CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_intController.genblk1\.INT_0_FIFO.LI_ram_wrapper_fifo_0.ram_fifo_0.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_fifo_0_R0C1     NA                NA                 0       1(0/1/1)                     1(0/1/1)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
YES              CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_intController.genblk1\.INT_0_FIFO.LI_ram_wrapper_fifo_0.ram_fifo_0.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_fifo_0_R0C2     NA                 NA                 CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_intController.genblk1\.INT_0_FIFO.LI_ram_wrapper_fifo_0.ram_fifo_0.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_fifo_0_R0C2     NA                NA                 0       1(0/1/1)                     1(0/1/1)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
YES              CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_intController.genblk1\.INT_0_FIFO.LI_ram_wrapper_fifo_0.ram_fifo_0.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_fifo_0_R0C3     NA                 NA                 CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_intController.genblk1\.INT_0_FIFO.LI_ram_wrapper_fifo_0.ram_fifo_0.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_fifo_0_R0C3     NA                NA                 0       1(0/1/1)                     1(0/1/1)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
YES              CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_intController.genblk1\.INT_0_FIFO.LI_ram_wrapper_fifo_0.ram_fifo_0.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_fifo_0_R0C4     NA                 NA                 CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_intController.genblk1\.INT_0_FIFO.LI_ram_wrapper_fifo_0.ram_fifo_0.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_fifo_0_R0C4     NA                NA                 0       1(0/1/1)                     1(0/1/1)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
YES              CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_intController.genblk2\.INT_1_FIFO.LI_ram_wrapper_fifo_1.ram_fifo_1.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_fifo_1_R0C0     NA                 NA                 CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_intController.genblk2\.INT_1_FIFO.LI_ram_wrapper_fifo_1.ram_fifo_1.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_fifo_1_R0C0     NA                NA                 0       1(0/1/1)                     1(0/1/1)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
YES              CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_intController.genblk2\.INT_1_FIFO.LI_ram_wrapper_fifo_1.ram_fifo_1.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_fifo_1_R0C1     NA                 NA                 CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_intController.genblk2\.INT_1_FIFO.LI_ram_wrapper_fifo_1.ram_fifo_1.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_fifo_1_R0C1     NA                NA                 0       1(0/1/1)                     1(0/1/1)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
YES              CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_intController.genblk2\.INT_1_FIFO.LI_ram_wrapper_fifo_1.ram_fifo_1.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_fifo_1_R0C2     NA                 NA                 CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_intController.genblk2\.INT_1_FIFO.LI_ram_wrapper_fifo_1.ram_fifo_1.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_fifo_1_R0C2     NA                NA                 0       1(0/1/1)                     1(0/1/1)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
YES              CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_intController.genblk2\.INT_1_FIFO.LI_ram_wrapper_fifo_1.ram_fifo_1.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_fifo_1_R0C3     NA                 NA                 CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_intController.genblk2\.INT_1_FIFO.LI_ram_wrapper_fifo_1.ram_fifo_1.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_fifo_1_R0C3     NA                NA                 0       1(0/1/1)                     1(0/1/1)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
YES              CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_intController.genblk2\.INT_1_FIFO.LI_ram_wrapper_fifo_1.ram_fifo_1.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_fifo_1_R0C4     NA                 NA                 CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_intController.genblk2\.INT_1_FIFO.LI_ram_wrapper_fifo_1.ram_fifo_1.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_fifo_1_R0C4     NA                NA                 0       1(0/1/1)                     1(0/1/1)                     
==========================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================

#####  END OF RAM REPORT FOR COMPILE POINT: CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z87  #####

