// Seed: 4283069607
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_5 = 1'h0;
  wire id_7;
  supply0 id_8 = 1 <-> 1;
  tri1 id_9;
  wire id_10;
  wire id_11, id_12, id_13, id_14, id_15;
  assign id_5 = id_9;
  assign id_1 = 1;
  wire id_16;
  wire id_17;
  assign id_5 = 1;
endmodule
macromodule module_1 (
    output supply0 id_0,
    output wor id_1,
    input wor id_2
);
  wire id_4;
  module_0(
      id_4, id_4, id_4, id_4, id_4, id_4
  );
endmodule
