# tb.yml - Simulation Testbench Configuration

# Toplevel simulation module name
sim.inputs.tb_name: "system_tb"

# List of Verilog testbenches (or other sources) needed for simulations.
sim.inputs.tb_input_files: [
  # Defines/Packages (keep at the top)
  "${bsg_root}/bsg_misc/bsg_defines.sv",
  "${bsg_root}/bsg_test/bsg_nonsynth_clock_gen.sv",
  "${bsg_root}/bsg_test/bsg_nonsynth_reset_gen.sv",

  "tb/memory_model.sv",
  "tb/system_tb.sv"
]
sim.inputs.tb_input_files_meta: [subst]

# Search directories for `include directives in simulations
sim.inputs.tb_incdir: [
  "${bsg_root}/bsg_misc",
  "v/",
  "../memsys/v",
  "${bsg_root}/hard/fakeram",
]

sim.inputs.tb_incdir_meta: [subst]

# Macro definitions for simulations
# sim.inputs.tb_defines: []
# sim.inputs.tb_defines_meta: [subst]
