To demonstrate the use of built-in gates in Structural design style in verilog.
