{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694071003213 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694071003213 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 07 15:16:43 2023 " "Processing started: Thu Sep 07 15:16:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694071003213 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694071003213 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mux32_32to1 -c mux32_32to1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mux32_32to1 -c mux32_32to1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694071003213 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1694071003666 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1694071003666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32_32to1.v 4 4 " "Found 4 design units, including 4 entities, in source file mux32_32to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2 " "Found entity 1: mux_2" {  } { { "mux32_32to1.v" "" { Text "//Mac/Home/Desktop/ECE550/Lab_1/mux32_32to1/mux32_32to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694071013682 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_4 " "Found entity 2: mux_4" {  } { { "mux32_32to1.v" "" { Text "//Mac/Home/Desktop/ECE550/Lab_1/mux32_32to1/mux32_32to1.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694071013682 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux_8 " "Found entity 3: mux_8" {  } { { "mux32_32to1.v" "" { Text "//Mac/Home/Desktop/ECE550/Lab_1/mux32_32to1/mux32_32to1.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694071013682 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux32_32to1 " "Found entity 4: mux32_32to1" {  } { { "mux32_32to1.v" "" { Text "//Mac/Home/Desktop/ECE550/Lab_1/mux32_32to1/mux32_32to1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694071013682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694071013682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32_32to1_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mux32_32to1_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux32_32to1_tb " "Found entity 1: mux32_32to1_tb" {  } { { "mux32_32to1_tb.v" "" { Text "//Mac/Home/Desktop/ECE550/Lab_1/mux32_32to1/mux32_32to1_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694071013697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694071013697 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sum mux32_32to1_tb.v(19) " "Verilog HDL Implicit Net warning at mux32_32to1_tb.v(19): created implicit net for \"sum\"" {  } { { "mux32_32to1_tb.v" "" { Text "//Mac/Home/Desktop/ECE550/Lab_1/mux32_32to1/mux32_32to1_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694071013713 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_out mux32_32to1_tb.v(19) " "Verilog HDL Implicit Net warning at mux32_32to1_tb.v(19): created implicit net for \"carry_out\"" {  } { { "mux32_32to1_tb.v" "" { Text "//Mac/Home/Desktop/ECE550/Lab_1/mux32_32to1/mux32_32to1_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694071013713 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mux32_32to1 " "Elaborating entity \"mux32_32to1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1694071013760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8 mux_8:first1 " "Elaborating entity \"mux_8\" for hierarchy \"mux_8:first1\"" {  } { { "mux32_32to1.v" "first1" { Text "//Mac/Home/Desktop/ECE550/Lab_1/mux32_32to1/mux32_32to1.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694071013776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4 mux_8:first1\|mux_4:first_top " "Elaborating entity \"mux_4\" for hierarchy \"mux_8:first1\|mux_4:first_top\"" {  } { { "mux32_32to1.v" "first_top" { Text "//Mac/Home/Desktop/ECE550/Lab_1/mux32_32to1/mux32_32to1.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694071013791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2 mux_8:first1\|mux_4:first_top\|mux_2:first_top " "Elaborating entity \"mux_2\" for hierarchy \"mux_8:first1\|mux_4:first_top\|mux_2:first_top\"" {  } { { "mux32_32to1.v" "first_top" { Text "//Mac/Home/Desktop/ECE550/Lab_1/mux32_32to1/mux32_32to1.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694071013791 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1694071034916 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1694071035636 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694071035636 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1733 " "Implemented 1733 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1029 " "Implemented 1029 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1694071036010 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1694071036010 ""} { "Info" "ICUT_CUT_TM_LCELLS" "672 " "Implemented 672 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1694071036010 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1694071036010 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694071036025 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 07 15:17:16 2023 " "Processing ended: Thu Sep 07 15:17:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694071036025 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694071036025 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694071036025 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1694071036025 ""}
