Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "secureip" -o "C:/Work/Xilinx/StackArchitecture/Stack_test_isim_beh.exe" -prj "C:/Work/Xilinx/StackArchitecture/Stack_test_beh.prj" "Stack_test" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Work/Xilinx/StackArchitecture/commands.vhd" into library work
Parsing VHDL file "C:/Work/Xilinx/StackArchitecture/ROM.vhd" into library work
Parsing VHDL file "C:/Work/Xilinx/StackArchitecture/RAM.vhd" into library work
Parsing VHDL file "C:/Work/Xilinx/StackArchitecture/HWANonZeroAmount.vhd" into library work
Parsing VHDL file "C:/Work/Xilinx/StackArchitecture/Stack_test.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package commands
Compiling architecture behavioral of entity RAM [\RAM(8,6,(('0','0','0','0','0','...]
Compiling architecture behavioral of entity ROM [\ROM(12,5,(('1','0','0','1','0',...]
Compiling architecture behavioral of entity StackHWA [\StackHWA(8,6,(('0','0','0','0',...]
Compiling architecture behavior of entity stack_test
Time Resolution for simulation is 1ps.
Compiled 13 VHDL Units
Built simulation executable C:/Work/Xilinx/StackArchitecture/Stack_test_isim_beh.exe
Fuse Memory Usage: 37524 KB
Fuse CPU Usage: 562 ms
