{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1601842864823 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1601842864823 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 04 15:21:04 2020 " "Processing started: Sun Oct 04 15:21:04 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1601842864823 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1601842864823 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ejercicio5 -c ejercicio5 " "Command: quartus_sta ejercicio5 -c ejercicio5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1601842864823 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1601842864923 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1601842865063 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1601842865063 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1601842865093 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1601842865093 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1601842865283 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ejercicio5.sdc " "Synopsys Design Constraints File file not found: 'ejercicio5.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1601842865313 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1601842865313 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name genMhz:u1\|clk25mhz genMhz:u1\|clk25mhz " "create_clock -period 1.000 -name genMhz:u1\|clk25mhz genMhz:u1\|clk25mhz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1601842865313 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name input_clk input_clk " "create_clock -period 1.000 -name input_clk input_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1601842865313 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_controller:u2\|disp_ena vga_controller:u2\|disp_ena " "create_clock -period 1.000 -name vga_controller:u2\|disp_ena vga_controller:u2\|disp_ena" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1601842865313 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1601842865313 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1601842865313 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1601842865313 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1601842865313 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1601842865323 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1601842865333 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1601842865333 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.813 " "Worst-case setup slack is -5.813" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601842865333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601842865333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.813              -5.813 vga_controller:u2\|disp_ena  " "   -5.813              -5.813 vga_controller:u2\|disp_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601842865333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.116            -127.665 genMhz:u1\|clk25mhz  " "   -4.116            -127.665 genMhz:u1\|clk25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601842865333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.703              -0.703 input_clk  " "   -0.703              -0.703 input_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601842865333 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1601842865333 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.341 " "Worst-case hold slack is 0.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601842865343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601842865343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 genMhz:u1\|clk25mhz  " "    0.341               0.000 genMhz:u1\|clk25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601842865343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.660               0.000 input_clk  " "    0.660               0.000 input_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601842865343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.154               0.000 vga_controller:u2\|disp_ena  " "    4.154               0.000 vga_controller:u2\|disp_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601842865343 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1601842865343 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1601842865353 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1601842865353 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601842865363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601842865363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.403 input_clk  " "   -3.000              -4.403 input_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601842865363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -60.329 genMhz:u1\|clk25mhz  " "   -1.403             -60.329 genMhz:u1\|clk25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601842865363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.446               0.000 vga_controller:u2\|disp_ena  " "    0.446               0.000 vga_controller:u2\|disp_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601842865363 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1601842865363 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1601842865373 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1601842865393 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1601842865723 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1601842865783 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1601842865793 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.277 " "Worst-case setup slack is -5.277" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601842865793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601842865793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.277              -5.277 vga_controller:u2\|disp_ena  " "   -5.277              -5.277 vga_controller:u2\|disp_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601842865793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.695            -114.470 genMhz:u1\|clk25mhz  " "   -3.695            -114.470 genMhz:u1\|clk25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601842865793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.498              -0.498 input_clk  " "   -0.498              -0.498 input_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601842865793 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1601842865793 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.306 " "Worst-case hold slack is 0.306" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601842865803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601842865803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 genMhz:u1\|clk25mhz  " "    0.306               0.000 genMhz:u1\|clk25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601842865803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.495               0.000 input_clk  " "    0.495               0.000 input_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601842865803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.856               0.000 vga_controller:u2\|disp_ena  " "    3.856               0.000 vga_controller:u2\|disp_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601842865803 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1601842865803 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1601842865803 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1601842865813 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601842865813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601842865813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.403 input_clk  " "   -3.000              -4.403 input_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601842865813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -60.329 genMhz:u1\|clk25mhz  " "   -1.403             -60.329 genMhz:u1\|clk25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601842865813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.473               0.000 vga_controller:u2\|disp_ena  " "    0.473               0.000 vga_controller:u2\|disp_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601842865813 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1601842865813 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1601842865823 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1601842865953 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1601842865953 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.324 " "Worst-case setup slack is -2.324" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601842865963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601842865963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.324              -2.324 vga_controller:u2\|disp_ena  " "   -2.324              -2.324 vga_controller:u2\|disp_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601842865963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.113             -27.357 genMhz:u1\|clk25mhz  " "   -1.113             -27.357 genMhz:u1\|clk25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601842865963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.179              -0.179 input_clk  " "   -0.179              -0.179 input_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601842865963 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1601842865963 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.148 " "Worst-case hold slack is 0.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601842865963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601842865963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 genMhz:u1\|clk25mhz  " "    0.148               0.000 genMhz:u1\|clk25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601842865963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.422               0.000 input_clk  " "    0.422               0.000 input_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601842865963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.199               0.000 vga_controller:u2\|disp_ena  " "    2.199               0.000 vga_controller:u2\|disp_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601842865963 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1601842865963 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1601842865973 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1601842865973 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601842865983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601842865983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.082 input_clk  " "   -3.000              -4.082 input_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601842865983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -43.000 genMhz:u1\|clk25mhz  " "   -1.000             -43.000 genMhz:u1\|clk25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601842865983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.451               0.000 vga_controller:u2\|disp_ena  " "    0.451               0.000 vga_controller:u2\|disp_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601842865983 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1601842865983 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1601842866588 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1601842866598 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1601842866638 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 04 15:21:06 2020 " "Processing ended: Sun Oct 04 15:21:06 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1601842866638 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1601842866638 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1601842866638 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1601842866638 ""}
