// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module txEngMemAccessBreakd (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        txMetaloader2memAcce_1_dout,
        txMetaloader2memAcce_1_empty_n,
        txMetaloader2memAcce_1_read,
        memAccessBreakdown2t_1_din,
        memAccessBreakdown2t_1_full_n,
        memAccessBreakdown2t_1_write,
        outputMemAccess_V_TREADY,
        outputMemAccess_V_TDATA,
        outputMemAccess_V_TVALID
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [71:0] txMetaloader2memAcce_1_dout;
input   txMetaloader2memAcce_1_empty_n;
output   txMetaloader2memAcce_1_read;
output  [0:0] memAccessBreakdown2t_1_din;
input   memAccessBreakdown2t_1_full_n;
output   memAccessBreakdown2t_1_write;
input   outputMemAccess_V_TREADY;
output  [71:0] outputMemAccess_V_TDATA;
output   outputMemAccess_V_TVALID;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg txMetaloader2memAcce_1_read;
reg[0:0] memAccessBreakdown2t_1_din;
reg memAccessBreakdown2t_1_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire   [0:0] txEngBreakdownState_1_load_fu_102_p1;
wire   [0:0] tmp_nbreadreq_fu_72_p3;
reg    ap_predicate_op8_read_state1;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] txEngBreakdownState_1_reg_234;
reg   [0:0] tmp_reg_238;
reg   [0:0] icmp_ln895_reg_252;
reg    ap_predicate_op23_write_state2;
reg    ap_predicate_op25_write_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_predicate_op24_write_state2;
reg    ap_predicate_op28_write_state2;
reg    ap_block_state2_io;
wire    regslice_both_outputMemAccess_V_U_apdone_blk;
reg    ap_block_state3_pp0_stage0_iter2;
reg   [0:0] txEngBreakdownState_1_reg_234_pp0_iter1_reg;
reg   [0:0] tmp_reg_238_pp0_iter1_reg;
reg   [0:0] icmp_ln895_reg_252_pp0_iter1_reg;
reg    ap_predicate_op41_write_state3;
reg    ap_predicate_op43_write_state3;
reg    ap_block_state3_io;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] txEngBreakdownState_s;
reg   [22:0] cmd_bbt_V;
reg   [17:0] lengthFirstAccess_V;
reg    outputMemAccess_V_TDATA_blk_n;
wire    ap_block_pp0_stage0;
reg    txMetaloader2memAcce_1_blk_n;
reg    memAccessBreakdown2t_1_blk_n;
reg   [71:0] tmp23_reg_242;
reg   [31:0] p_Val2_s_reg_247;
wire   [0:0] icmp_ln895_fu_150_p2;
wire   [15:0] trunc_ln209_fu_168_p1;
reg   [15:0] trunc_ln209_reg_256;
wire   [71:0] tmp_1_fu_187_p5;
wire   [71:0] tmp_3_fu_225_p3;
reg    ap_block_pp0_stage0_subdone;
wire   [22:0] tmp_bbt_V_2_fu_106_p1;
wire   [17:0] sub_ln214_1_fu_156_p2;
reg    ap_block_pp0_stage0_01001;
wire   [17:0] p_Result_i_fu_126_p4;
wire   [23:0] zext_ln215_fu_136_p1;
wire   [23:0] zext_ln215_1_fu_140_p1;
wire   [23:0] ret_V_fu_144_p2;
wire   [22:0] tmp_bbt_V_1_fu_184_p1;
wire   [15:0] trunc_ln214_fu_203_p1;
wire   [15:0] trunc_ln214_1_fu_211_p1;
wire   [15:0] sub_ln214_fu_215_p2;
wire   [22:0] tmp_bbt_V_fu_221_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to1;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg   [71:0] outputMemAccess_V_TDATA_int;
reg    outputMemAccess_V_TVALID_int;
wire    outputMemAccess_V_TREADY_int;
wire    regslice_both_outputMemAccess_V_U_vld_out;
reg    ap_condition_216;
reg    ap_condition_183;
reg    ap_condition_131;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 txEngBreakdownState_s = 1'd0;
#0 cmd_bbt_V = 23'd0;
#0 lengthFirstAccess_V = 18'd0;
end

regslice_both #(
    .DataWidth( 72 ))
regslice_both_outputMemAccess_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(outputMemAccess_V_TDATA_int),
    .vld_in(outputMemAccess_V_TVALID_int),
    .ack_in(outputMemAccess_V_TREADY_int),
    .data_out(outputMemAccess_V_TDATA),
    .vld_out(regslice_both_outputMemAccess_V_U_vld_out),
    .ack_out(outputMemAccess_V_TREADY),
    .apdone_blk(regslice_both_outputMemAccess_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_131)) begin
        if ((txEngBreakdownState_1_load_fu_102_p1 == 1'd1)) begin
            txEngBreakdownState_s <= 1'd0;
        end else if ((1'b1 == ap_condition_183)) begin
            txEngBreakdownState_s <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_nbreadreq_fu_72_p3 == 1'd1) & (txEngBreakdownState_s == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cmd_bbt_V <= tmp_bbt_V_2_fu_106_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_nbreadreq_fu_72_p3 == 1'd1) & (txEngBreakdownState_s == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln895_reg_252 <= icmp_ln895_fu_150_p2;
        p_Val2_s_reg_247 <= {{txMetaloader2memAcce_1_dout[63:32]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln895_reg_252_pp0_iter1_reg <= icmp_ln895_reg_252;
        tmp_reg_238_pp0_iter1_reg <= tmp_reg_238;
        txEngBreakdownState_1_reg_234 <= txEngBreakdownState_s;
        txEngBreakdownState_1_reg_234_pp0_iter1_reg <= txEngBreakdownState_1_reg_234;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln895_fu_150_p2 == 1'd1) & (tmp_nbreadreq_fu_72_p3 == 1'd1) & (txEngBreakdownState_s == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        lengthFirstAccess_V <= sub_ln214_1_fu_156_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op8_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp23_reg_242 <= txMetaloader2memAcce_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((txEngBreakdownState_s == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_reg_238 <= tmp_nbreadreq_fu_72_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln895_fu_150_p2 == 1'd1) & (tmp_nbreadreq_fu_72_p3 == 1'd1) & (txEngBreakdownState_s == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        trunc_ln209_reg_256 <= trunc_ln209_fu_168_p1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op25_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op23_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        memAccessBreakdown2t_1_blk_n = memAccessBreakdown2t_1_full_n;
    end else begin
        memAccessBreakdown2t_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_216)) begin
        if ((ap_predicate_op25_write_state2 == 1'b1)) begin
            memAccessBreakdown2t_1_din = 1'd1;
        end else if ((ap_predicate_op23_write_state2 == 1'b1)) begin
            memAccessBreakdown2t_1_din = 1'd0;
        end else begin
            memAccessBreakdown2t_1_din = 'bx;
        end
    end else begin
        memAccessBreakdown2t_1_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op25_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op23_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        memAccessBreakdown2t_1_write = 1'b1;
    end else begin
        memAccessBreakdown2t_1_write = 1'b0;
    end
end

always @ (*) begin
    if ((((txEngBreakdownState_1_reg_234 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op28_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op24_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((txEngBreakdownState_1_reg_234_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op43_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op41_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        outputMemAccess_V_TDATA_blk_n = outputMemAccess_V_TREADY_int;
    end else begin
        outputMemAccess_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_216)) begin
        if ((txEngBreakdownState_1_reg_234 == 1'd1)) begin
            outputMemAccess_V_TDATA_int = tmp_3_fu_225_p3;
        end else if ((ap_predicate_op28_write_state2 == 1'b1)) begin
            outputMemAccess_V_TDATA_int = tmp_1_fu_187_p5;
        end else if ((ap_predicate_op24_write_state2 == 1'b1)) begin
            outputMemAccess_V_TDATA_int = tmp23_reg_242;
        end else begin
            outputMemAccess_V_TDATA_int = 'bx;
        end
    end else begin
        outputMemAccess_V_TDATA_int = 'bx;
    end
end

always @ (*) begin
    if ((((txEngBreakdownState_1_reg_234 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op28_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op24_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        outputMemAccess_V_TVALID_int = 1'b1;
    end else begin
        outputMemAccess_V_TVALID_int = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op8_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        txMetaloader2memAcce_1_blk_n = txMetaloader2memAcce_1_empty_n;
    end else begin
        txMetaloader2memAcce_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op8_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        txMetaloader2memAcce_1_read = 1'b1;
    end else begin
        txMetaloader2memAcce_1_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((regslice_both_outputMemAccess_V_U_apdone_blk == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((memAccessBreakdown2t_1_full_n == 1'b0) & (ap_predicate_op25_write_state2 == 1'b1)) | ((memAccessBreakdown2t_1_full_n == 1'b0) & (ap_predicate_op23_write_state2 == 1'b1)))) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((txMetaloader2memAcce_1_empty_n == 1'b0) & (ap_predicate_op8_read_state1 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state2_io) | ((memAccessBreakdown2t_1_full_n == 1'b0) & (ap_predicate_op25_write_state2 == 1'b1)) | ((memAccessBreakdown2t_1_full_n == 1'b0) & (ap_predicate_op23_write_state2 == 1'b1)))) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((txMetaloader2memAcce_1_empty_n == 1'b0) & (ap_predicate_op8_read_state1 == 1'b1)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & ((regslice_both_outputMemAccess_V_U_apdone_blk == 1'b1) | (1'b1 == ap_block_state3_io))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state2_io) | ((memAccessBreakdown2t_1_full_n == 1'b0) & (ap_predicate_op25_write_state2 == 1'b1)) | ((memAccessBreakdown2t_1_full_n == 1'b0) & (ap_predicate_op23_write_state2 == 1'b1)))) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((txMetaloader2memAcce_1_empty_n == 1'b0) & (ap_predicate_op8_read_state1 == 1'b1)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & ((regslice_both_outputMemAccess_V_U_apdone_blk == 1'b1) | (1'b1 == ap_block_state3_io))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((txMetaloader2memAcce_1_empty_n == 1'b0) & (ap_predicate_op8_read_state1 == 1'b1)));
end

always @ (*) begin
    ap_block_state2_io = (((txEngBreakdownState_1_reg_234 == 1'd1) & (outputMemAccess_V_TREADY_int == 1'b0)) | ((outputMemAccess_V_TREADY_int == 1'b0) & (ap_predicate_op28_write_state2 == 1'b1)) | ((outputMemAccess_V_TREADY_int == 1'b0) & (ap_predicate_op24_write_state2 == 1'b1)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (((memAccessBreakdown2t_1_full_n == 1'b0) & (ap_predicate_op25_write_state2 == 1'b1)) | ((memAccessBreakdown2t_1_full_n == 1'b0) & (ap_predicate_op23_write_state2 == 1'b1)));
end

always @ (*) begin
    ap_block_state3_io = (((txEngBreakdownState_1_reg_234_pp0_iter1_reg == 1'd1) & (outputMemAccess_V_TREADY_int == 1'b0)) | ((outputMemAccess_V_TREADY_int == 1'b0) & (ap_predicate_op43_write_state3 == 1'b1)) | ((outputMemAccess_V_TREADY_int == 1'b0) & (ap_predicate_op41_write_state3 == 1'b1)));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = (regslice_both_outputMemAccess_V_U_apdone_blk == 1'b1);
end

always @ (*) begin
    ap_condition_131 = ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_183 = ((icmp_ln895_fu_150_p2 == 1'd1) & (tmp_nbreadreq_fu_72_p3 == 1'd1) & (txEngBreakdownState_s == 1'd0));
end

always @ (*) begin
    ap_condition_216 = ((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

always @ (*) begin
    ap_predicate_op23_write_state2 = ((tmp_reg_238 == 1'd1) & (icmp_ln895_reg_252 == 1'd0) & (txEngBreakdownState_1_reg_234 == 1'd0));
end

always @ (*) begin
    ap_predicate_op24_write_state2 = ((tmp_reg_238 == 1'd1) & (icmp_ln895_reg_252 == 1'd0) & (txEngBreakdownState_1_reg_234 == 1'd0));
end

always @ (*) begin
    ap_predicate_op25_write_state2 = ((icmp_ln895_reg_252 == 1'd1) & (tmp_reg_238 == 1'd1) & (txEngBreakdownState_1_reg_234 == 1'd0));
end

always @ (*) begin
    ap_predicate_op28_write_state2 = ((icmp_ln895_reg_252 == 1'd1) & (tmp_reg_238 == 1'd1) & (txEngBreakdownState_1_reg_234 == 1'd0));
end

always @ (*) begin
    ap_predicate_op41_write_state3 = ((tmp_reg_238_pp0_iter1_reg == 1'd1) & (icmp_ln895_reg_252_pp0_iter1_reg == 1'd0) & (txEngBreakdownState_1_reg_234_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op43_write_state3 = ((icmp_ln895_reg_252_pp0_iter1_reg == 1'd1) & (tmp_reg_238_pp0_iter1_reg == 1'd1) & (txEngBreakdownState_1_reg_234_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op8_read_state1 = ((tmp_nbreadreq_fu_72_p3 == 1'd1) & (txEngBreakdownState_s == 1'd0));
end

assign icmp_ln895_fu_150_p2 = ((ret_V_fu_144_p2 > 24'd262144) ? 1'b1 : 1'b0);

assign outputMemAccess_V_TVALID = regslice_both_outputMemAccess_V_U_vld_out;

assign p_Result_i_fu_126_p4 = {{txMetaloader2memAcce_1_dout[49:32]}};

assign ret_V_fu_144_p2 = (zext_ln215_fu_136_p1 + zext_ln215_1_fu_140_p1);

assign sub_ln214_1_fu_156_p2 = (18'd0 - p_Result_i_fu_126_p4);

assign sub_ln214_fu_215_p2 = (trunc_ln214_fu_203_p1 - trunc_ln214_1_fu_211_p1);

assign tmp_1_fu_187_p5 = {{{{{{8'd0}, {p_Val2_s_reg_247}}}, {9'd385}}}, {tmp_bbt_V_1_fu_184_p1}};

assign tmp_3_fu_225_p3 = {{49'd385}, {tmp_bbt_V_fu_221_p1}};

assign tmp_bbt_V_1_fu_184_p1 = trunc_ln209_reg_256;

assign tmp_bbt_V_2_fu_106_p1 = txMetaloader2memAcce_1_dout[22:0];

assign tmp_bbt_V_fu_221_p1 = sub_ln214_fu_215_p2;

assign tmp_nbreadreq_fu_72_p3 = txMetaloader2memAcce_1_empty_n;

assign trunc_ln209_fu_168_p1 = sub_ln214_1_fu_156_p2[15:0];

assign trunc_ln214_1_fu_211_p1 = lengthFirstAccess_V[15:0];

assign trunc_ln214_fu_203_p1 = cmd_bbt_V[15:0];

assign txEngBreakdownState_1_load_fu_102_p1 = txEngBreakdownState_s;

assign zext_ln215_1_fu_140_p1 = tmp_bbt_V_2_fu_106_p1;

assign zext_ln215_fu_136_p1 = p_Result_i_fu_126_p4;

endmodule //txEngMemAccessBreakd
