==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 10.01 seconds; current allocated memory: 217.250 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'dense.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'flat.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.cc' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.6 seconds. CPU system time: 0.9 seconds. Elapsed time: 2.87 seconds; current allocated memory: 217.258 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_53_1' is marked as complete unroll implied by the pipeline pragma (dense.cc:53:22)
INFO: [HLS 214-291] Loop 'pool_for_pr' is marked as complete unroll implied by the pipeline pragma (pool.cc:23:7)
INFO: [HLS 214-291] Loop 'pool_for_pc' is marked as complete unroll implied by the pipeline pragma (pool.cc:25:9)
INFO: [HLS 214-291] Loop 'krn_for_rows' is marked as complete unroll implied by the pipeline pragma (conv.cc:37:11)
INFO: [HLS 214-291] Loop 'krn_for_cols' is marked as complete unroll implied by the pipeline pragma (conv.cc:40:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_1' (dense.cc:53:22) in function 'dense' completely with a factor of 10 (dense.cc:44:0)
INFO: [HLS 214-186] Unrolling loop 'pool_for_pr' (pool.cc:23:7) in function 'max_pooling' completely with a factor of 2 (pool.cc:11:0)
INFO: [HLS 214-186] Unrolling loop 'pool_for_pc' (pool.cc:25:9) in function 'max_pooling' completely with a factor of 2 (pool.cc:11:0)
INFO: [HLS 214-186] Unrolling loop 'krn_for_rows' (conv.cc:37:11) in function 'convolution' completely with a factor of 3 (conv.cc:20:0)
INFO: [HLS 214-186] Unrolling loop 'krn_for_cols' (conv.cc:40:13) in function 'convolution' completely with a factor of 3 (conv.cc:20:0)
INFO: [HLS 214-178] Inlining function 'relu(float)' into 'convolution(float (*) [30], int, hls::stream<float, 0>&)' (conv.cc:20:0)
INFO: [HLS 214-178] Inlining function 'normalization_and_padding(float (*) [28], float (*) [30])' into 'cnn(float (*) [28], float*)' (cnn.cc:79:0)
INFO: [HLS 214-248] Applying array_partition to 'conv_to_pool_streams': Complete partitioning on dimension 1. (cnn.cc:35:3)
INFO: [HLS 214-248] Applying array_partition to 'pool_to_flat_streams': Complete partitioning on dimension 1. (cnn.cc:52:3)
INFO: [HLS 214-248] Applying array_partition to 'flat_to_dense_streams': Complete partitioning on dimension 1. (cnn.cc:63:53)
INFO: [HLS 214-248] Applying array_partition to 'dense_to_softmax_streams': Complete partitioning on dimension 1. (cnn.cc:67:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_0' with compact=bit mode in 32-bits (cnn.cc:35:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_1' with compact=bit mode in 32-bits (cnn.cc:35:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_2' with compact=bit mode in 32-bits (cnn.cc:35:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_3' with compact=bit mode in 32-bits (cnn.cc:35:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_4' with compact=bit mode in 32-bits (cnn.cc:35:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_5' with compact=bit mode in 32-bits (cnn.cc:35:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_6' with compact=bit mode in 32-bits (cnn.cc:35:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_7' with compact=bit mode in 32-bits (cnn.cc:35:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_0' with compact=bit mode in 32-bits (cnn.cc:52:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_1' with compact=bit mode in 32-bits (cnn.cc:52:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_2' with compact=bit mode in 32-bits (cnn.cc:52:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_3' with compact=bit mode in 32-bits (cnn.cc:52:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_4' with compact=bit mode in 32-bits (cnn.cc:52:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_5' with compact=bit mode in 32-bits (cnn.cc:52:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_6' with compact=bit mode in 32-bits (cnn.cc:52:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_7' with compact=bit mode in 32-bits (cnn.cc:52:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_0' with compact=bit mode in 32-bits (cnn.cc:63:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_1' with compact=bit mode in 32-bits (cnn.cc:63:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_2' with compact=bit mode in 32-bits (cnn.cc:63:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_3' with compact=bit mode in 32-bits (cnn.cc:63:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_4' with compact=bit mode in 32-bits (cnn.cc:63:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_5' with compact=bit mode in 32-bits (cnn.cc:63:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_6' with compact=bit mode in 32-bits (cnn.cc:63:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_7' with compact=bit mode in 32-bits (cnn.cc:63:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_0' with compact=bit mode in 32-bits (cnn.cc:67:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_1' with compact=bit mode in 32-bits (cnn.cc:67:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_2' with compact=bit mode in 32-bits (cnn.cc:67:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_3' with compact=bit mode in 32-bits (cnn.cc:67:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_4' with compact=bit mode in 32-bits (cnn.cc:67:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_5' with compact=bit mode in 32-bits (cnn.cc:67:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_6' with compact=bit mode in 32-bits (cnn.cc:67:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_7' with compact=bit mode in 32-bits (cnn.cc:67:26)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.21 seconds. CPU system time: 0.58 seconds. Elapsed time: 4.04 seconds; current allocated memory: 218.160 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 218.160 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 224.430 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 228.043 MB.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.21' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.20' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.19' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.18' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.17' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.16' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.15' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.28' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.28' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.27' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.27' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.26' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.26' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.25' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.25' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.24' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.24' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.23' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.23' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.22' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.22' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense' automatically.
INFO: [XFORM 203-510] Pipelining loop 'dense_soft_max_for_dense_size' (dense.cc:17) in function 'dense_layer_soft_max' automatically.
INFO: [XFORM 203-510] Pipelining loop 'dense_soft_max_for_digits' (dense.cc:31) in function 'dense_layer_soft_max' automatically.
INFO: [XFORM 203-510] Pipelining loop 'pad_for_cols' (utils.cc:18) in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'clone_for_cols' (cnn.cc:106) in function 'cnn' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'dense_soft_max_for_dense_size' (dense.cc:17) in function 'dense_layer_soft_max' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'dense_soft_max_for_filters' (dense.cc:13) in function 'dense_layer_soft_max' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'dense_weights' in dimension 2 automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'convolutional_layer' (conv.cc:8:1), detected/extracted 8 process function(s): 
	 'convolution'
	 'convolution.1'
	 'convolution.2'
	 'convolution.3'
	 'convolution.4'
	 'convolution.5'
	 'convolution.6'
	 'convolution.7'.
INFO: [XFORM 203-712] Applying dataflow to function 'max_pooling_layer' (pool.cc:9:1), detected/extracted 8 process function(s): 
	 'max_pooling'
	 'max_pooling.8'
	 'max_pooling.9'
	 'max_pooling.10'
	 'max_pooling.11'
	 'max_pooling.12'
	 'max_pooling.13'
	 'max_pooling.14'.
INFO: [XFORM 203-712] Applying dataflow to function 'flattening_layer' (flat.cc:10:1), detected/extracted 8 process function(s): 
	 'flattening'
	 'flattening.15'
	 'flattening.16'
	 'flattening.17'
	 'flattening.18'
	 'flattening.19'
	 'flattening.20'
	 'flattening.21'.
INFO: [XFORM 203-712] Applying dataflow to function 'dense_layer' (dense.cc:11:1), detected/extracted 8 process function(s): 
	 'dense'
	 'dense.22'
	 'dense.23'
	 'dense.24'
	 'dense.25'
	 'dense.26'
	 'dense.27'
	 'dense.28'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_section' (cnn.cc:7:1), detected/extracted 5 process function(s): 
	 'convolutional_layer'
	 'max_pooling_layer'
	 'flattening_layer'
	 'dense_layer'
	 'dense_layer_soft_max'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.6 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 254.883 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.9'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.8'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.14'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.13'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.12'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.11'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.10'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.21'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.20'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.19'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.18'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.17'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.16'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.15'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:30:16) in function 'convolution.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:27:13) in function 'convolution.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:24:11) in function 'convolution.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:30:16) in function 'convolution.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:27:13) in function 'convolution.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:24:11) in function 'convolution.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:30:16) in function 'convolution.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:27:13) in function 'convolution.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:24:11) in function 'convolution.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:30:16) in function 'convolution.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:27:13) in function 'convolution.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:24:11) in function 'convolution.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:30:16) in function 'convolution.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:27:13) in function 'convolution.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:24:11) in function 'convolution.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:30:16) in function 'convolution.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:27:13) in function 'convolution.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:24:11) in function 'convolution.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:30:16) in function 'convolution.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:27:13) in function 'convolution.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:24:11) in function 'convolution.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:30:16) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:27:13) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:24:11) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'pad_for_rows' (utils.cc:16:11) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'clone_for_rows' (cnn.cc:104:12) in function 'cnn'.
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img' (utils.cc:23:23)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img1' (cnn.cc:109:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img2' (cnn.cc:110:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img3' (cnn.cc:111:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img4' (cnn.cc:112:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img5' (cnn.cc:113:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img6' (cnn.cc:114:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img7' (cnn.cc:115:22)
WARNING: [HLS 200-1449] Process dense_layer_soft_max has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.6 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.69 seconds; current allocated memory: 895.590 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'convolution.1' to 'convolution_1'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.2' to 'convolution_2'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.3' to 'convolution_3'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.4' to 'convolution_4'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.5' to 'convolution_5'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.6' to 'convolution_6'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.7' to 'convolution_7'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.8' to 'max_pooling_8'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.9' to 'max_pooling_9'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.10' to 'max_pooling_10'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.11' to 'max_pooling_11'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.12' to 'max_pooling_12'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.13' to 'max_pooling_13'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.14' to 'max_pooling_14'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.15' to 'flattening_15'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.16' to 'flattening_16'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.17' to 'flattening_17'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.18' to 'flattening_18'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.19' to 'flattening_19'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.20' to 'flattening_20'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.21' to 'flattening_21'.
WARNING: [SYN 201-103] Legalizing function name 'dense.22_Pipeline_1' to 'dense_22_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.22_Pipeline_dense_for_flat' to 'dense_22_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.22_Pipeline_VITIS_LOOP_60_2' to 'dense_22_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.22' to 'dense_22'.
WARNING: [SYN 201-103] Legalizing function name 'dense.23_Pipeline_1' to 'dense_23_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.23_Pipeline_dense_for_flat' to 'dense_23_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.23_Pipeline_VITIS_LOOP_60_2' to 'dense_23_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.23' to 'dense_23'.
WARNING: [SYN 201-103] Legalizing function name 'dense.24_Pipeline_1' to 'dense_24_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.24_Pipeline_dense_for_flat' to 'dense_24_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.24_Pipeline_VITIS_LOOP_60_2' to 'dense_24_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.24' to 'dense_24'.
WARNING: [SYN 201-103] Legalizing function name 'dense.25_Pipeline_1' to 'dense_25_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.25_Pipeline_dense_for_flat' to 'dense_25_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.25_Pipeline_VITIS_LOOP_60_2' to 'dense_25_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.25' to 'dense_25'.
WARNING: [SYN 201-103] Legalizing function name 'dense.26_Pipeline_1' to 'dense_26_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.26_Pipeline_dense_for_flat' to 'dense_26_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.26_Pipeline_VITIS_LOOP_60_2' to 'dense_26_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.26' to 'dense_26'.
WARNING: [SYN 201-103] Legalizing function name 'dense.27_Pipeline_1' to 'dense_27_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.27_Pipeline_dense_for_flat' to 'dense_27_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.27_Pipeline_VITIS_LOOP_60_2' to 'dense_27_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.27' to 'dense_27'.
WARNING: [SYN 201-103] Legalizing function name 'dense.28_Pipeline_1' to 'dense_28_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.28_Pipeline_dense_for_flat' to 'dense_28_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.28_Pipeline_VITIS_LOOP_60_2' to 'dense_28_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.28' to 'dense_28'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_pad_for_rows_pad_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'pad_for_rows_pad_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 20, loop 'pad_for_rows_pad_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.4 seconds; current allocated memory: 899.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 899.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_clone_for_rows_clone_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'clone_for_rows_clone_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'clone_for_rows_clone_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 899.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 899.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 902.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 902.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 904.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 904.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 905.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 905.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 907.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 907.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 909.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 909.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 910.910 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 910.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 912.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 912.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 914.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 914.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolutional_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 914.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 914.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.26 seconds. CPU system time: 0 seconds. Elapsed time: 1.26 seconds; current allocated memory: 914.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 914.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 915.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 915.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 916.043 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 916.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 916.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 916.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 917.320 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 917.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 917.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 917.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 918.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 918.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 919.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 919.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 919.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 919.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 919.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 919.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 920.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 920.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 920.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 920.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 920.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 920.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 920.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 920.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 921.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 921.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 921.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 921.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 921.484 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 921.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 921.484 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 921.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 922.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 922.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 922.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 922.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 923.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 923.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 923.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 923.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_22_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 924.422 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 924.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_22_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 925.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 925.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_22_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 925.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 925.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 926.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 926.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_23_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 926.711 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 926.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_23_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 927.426 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 927.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_23_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 928.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 928.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 928.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 928.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_24_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 928.984 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 928.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_24_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 929.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 929.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_24_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 930.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 930.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 930.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 930.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_25_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 931.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 931.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_25_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 931.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 931.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_25_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 932.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 932.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 933.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 933.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_26_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 933.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 933.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_26_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 934.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 934.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_26_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 935.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 935.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 935.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 935.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_27_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 936.051 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 936.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_27_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 936.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 936.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_27_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 937.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 937.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 937.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 937.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_28_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 938.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 938.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_28_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 938.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 938.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_28_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 939.668 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 939.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 940.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 940.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 940.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 940.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_soft_max_for_dense_size'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln17', dense.cc:17) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln17', dense.cc:17) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln17', dense.cc:17) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln17', dense.cc:17) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln17', dense.cc:17) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln17', dense.cc:17) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 79, loop 'dense_soft_max_for_dense_size'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 941.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 941.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_digits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_soft_max_for_digits'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 19, loop 'dense_soft_max_for_digits'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 942.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 942.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_soft_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 942.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 942.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_section' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 942.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 943.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.98 seconds. CPU system time: 0 seconds. Elapsed time: 1.99 seconds; current allocated memory: 943.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.76 seconds. CPU system time: 0 seconds. Elapsed time: 0.76 seconds; current allocated memory: 943.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_pad_for_rows_pad_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_pad_for_rows_pad_for_cols' pipeline 'pad_for_rows_pad_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_pad_for_rows_pad_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.11 seconds. CPU system time: 0 seconds. Elapsed time: 2.29 seconds; current allocated memory: 944.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_clone_for_rows_clone_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_clone_for_rows_clone_for_cols' pipeline 'clone_for_rows_clone_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_clone_for_rows_clone_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 946.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 948.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_1' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 954.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_2' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 959.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_3' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.8 seconds; current allocated memory: 964.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_4' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0 seconds. Elapsed time: 0.8 seconds; current allocated memory: 969.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_5' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0 seconds. Elapsed time: 0.8 seconds; current allocated memory: 975.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_6' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0 seconds. Elapsed time: 0.81 seconds; current allocated memory: 980.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_7' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.82 seconds; current allocated memory: 985.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolutional_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolutional_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 990.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.36 seconds. CPU system time: 0 seconds. Elapsed time: 1.36 seconds; current allocated memory: 992.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_8' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 994.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_9' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 996.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_10' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 999.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_11' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1001.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_12' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1003.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_13' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1005.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_14' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1008.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1010.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1013.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_15' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1013.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_16' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1014.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_17' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1014.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_18' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1014.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_19' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1014.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_20' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1014.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_21' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1015.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1018.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1019.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_Pipeline_dense_for_flat'.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_72_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_65_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_58_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_51_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_44_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_37_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_30_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_23_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_16_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1020.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1021.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense'.
INFO: [RTMG 210-278] Implementing memory 'cnn_dense_dense_array_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.001 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_22_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_22_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.002 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_22_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_22_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_22_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.003 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_22_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_22_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_22_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.005 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.007 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_23_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_23_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_23_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_23_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_23_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_23_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_23_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_23_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.011 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_24_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_24_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.015 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_24_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_24_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_24_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_24_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_24_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_24_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.020 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_25_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_25_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_25_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_25_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_25_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_25_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_25_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_25_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_26_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_26_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.028 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_26_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_26_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_26_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.029 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_26_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_26_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_26_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.031 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.034 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_27_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_27_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.035 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_27_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_27_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_27_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_27_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_27_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_27_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_28_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_28_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_28_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_28_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_28_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.043 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_28_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_28_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_28_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_28'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.047 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.048 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_dense_biases_ROM_AUTO_1R' to 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_dense_biases_ROM_bkb' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' pipeline 'dense_soft_max_for_dense_size' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size'.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_dense_biases_ROM_bkb' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.050 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_digits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_digits' pipeline 'dense_soft_max_for_digits' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer_soft_max_Pipeline_dense_soft_max_for_digits'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer_soft_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer_soft_max'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_section' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_section'.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_0_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_1_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_2_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_3_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_4_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_5_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_6_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_7_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_0_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_1_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_2_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_3_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_4_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_5_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 10.02 seconds; current allocated memory: 217.297 MB.
INFO: [HLS 200-10] Analyzing design file 'utils.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'flat.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'dense.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.cc' ... 
WARNING: [HLS 207-5292] unused parameter 'filter' (conv.cc:18:7)
INFO: [HLS 200-10] Analyzing design file 'cnn.cc' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.69 seconds. CPU system time: 0.87 seconds. Elapsed time: 2.92 seconds; current allocated memory: 217.336 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_53_1' is marked as complete unroll implied by the pipeline pragma (dense.cc:53:22)
INFO: [HLS 214-291] Loop 'pool_for_pr' is marked as complete unroll implied by the pipeline pragma (pool.cc:23:7)
INFO: [HLS 214-291] Loop 'pool_for_pc' is marked as complete unroll implied by the pipeline pragma (pool.cc:25:9)
INFO: [HLS 214-291] Loop 'krn_for_rows' is marked as complete unroll implied by the pipeline pragma (conv.cc:38:11)
INFO: [HLS 214-291] Loop 'krn_for_cols' is marked as complete unroll implied by the pipeline pragma (conv.cc:41:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_1' (dense.cc:53:22) in function 'dense' completely with a factor of 10 (dense.cc:44:0)
INFO: [HLS 214-186] Unrolling loop 'pool_for_pr' (pool.cc:23:7) in function 'max_pooling' completely with a factor of 2 (pool.cc:11:0)
INFO: [HLS 214-186] Unrolling loop 'pool_for_pc' (pool.cc:25:9) in function 'max_pooling' completely with a factor of 2 (pool.cc:11:0)
INFO: [HLS 214-186] Unrolling loop 'krn_for_rows' (conv.cc:38:11) in function 'convolution' completely with a factor of 3 (conv.cc:21:0)
INFO: [HLS 214-186] Unrolling loop 'krn_for_cols' (conv.cc:41:13) in function 'convolution' completely with a factor of 3 (conv.cc:21:0)
INFO: [HLS 214-178] Inlining function 'relu(float)' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&)' (conv.cc:21:0)
INFO: [HLS 214-178] Inlining function 'normalization_and_padding(float (*) [28], float (*) [30])' into 'cnn(float (*) [28], float*, float (*) [3][3], float*)' (cnn.cc:83:0)
INFO: [HLS 214-248] Applying array_partition to 'conv_to_pool_streams': Complete partitioning on dimension 1. (cnn.cc:37:3)
INFO: [HLS 214-248] Applying array_partition to 'pool_to_flat_streams': Complete partitioning on dimension 1. (cnn.cc:54:3)
INFO: [HLS 214-248] Applying array_partition to 'flat_to_dense_streams': Complete partitioning on dimension 1. (cnn.cc:65:53)
INFO: [HLS 214-248] Applying array_partition to 'dense_to_softmax_streams': Complete partitioning on dimension 1. (cnn.cc:69:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_0' with compact=bit mode in 32-bits (cnn.cc:37:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_1' with compact=bit mode in 32-bits (cnn.cc:37:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_2' with compact=bit mode in 32-bits (cnn.cc:37:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_3' with compact=bit mode in 32-bits (cnn.cc:37:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_4' with compact=bit mode in 32-bits (cnn.cc:37:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_5' with compact=bit mode in 32-bits (cnn.cc:37:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_6' with compact=bit mode in 32-bits (cnn.cc:37:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_7' with compact=bit mode in 32-bits (cnn.cc:37:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_0' with compact=bit mode in 32-bits (cnn.cc:54:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_1' with compact=bit mode in 32-bits (cnn.cc:54:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_2' with compact=bit mode in 32-bits (cnn.cc:54:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_3' with compact=bit mode in 32-bits (cnn.cc:54:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_4' with compact=bit mode in 32-bits (cnn.cc:54:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_5' with compact=bit mode in 32-bits (cnn.cc:54:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_6' with compact=bit mode in 32-bits (cnn.cc:54:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_7' with compact=bit mode in 32-bits (cnn.cc:54:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_0' with compact=bit mode in 32-bits (cnn.cc:65:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_1' with compact=bit mode in 32-bits (cnn.cc:65:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_2' with compact=bit mode in 32-bits (cnn.cc:65:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_3' with compact=bit mode in 32-bits (cnn.cc:65:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_4' with compact=bit mode in 32-bits (cnn.cc:65:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_5' with compact=bit mode in 32-bits (cnn.cc:65:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_6' with compact=bit mode in 32-bits (cnn.cc:65:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_7' with compact=bit mode in 32-bits (cnn.cc:65:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_0' with compact=bit mode in 32-bits (cnn.cc:69:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_1' with compact=bit mode in 32-bits (cnn.cc:69:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_2' with compact=bit mode in 32-bits (cnn.cc:69:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_3' with compact=bit mode in 32-bits (cnn.cc:69:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_4' with compact=bit mode in 32-bits (cnn.cc:69:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_5' with compact=bit mode in 32-bits (cnn.cc:69:26)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.02 seconds; current allocated memory: 217.297 MB.
INFO: [HLS 200-10] Analyzing design file 'utils.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'flat.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'dense.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn.cc' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.48 seconds. CPU system time: 0.71 seconds. Elapsed time: 2.2 seconds; current allocated memory: 217.305 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_53_1' is marked as complete unroll implied by the pipeline pragma (dense.cc:53:22)
INFO: [HLS 214-291] Loop 'pool_for_pr' is marked as complete unroll implied by the pipeline pragma (pool.cc:23:7)
INFO: [HLS 214-291] Loop 'pool_for_pc' is marked as complete unroll implied by the pipeline pragma (pool.cc:25:9)
INFO: [HLS 214-291] Loop 'krn_for_rows' is marked as complete unroll implied by the pipeline pragma (conv.cc:38:11)
INFO: [HLS 214-291] Loop 'krn_for_cols' is marked as complete unroll implied by the pipeline pragma (conv.cc:41:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_1' (dense.cc:53:22) in function 'dense' completely with a factor of 10 (dense.cc:44:0)
INFO: [HLS 214-186] Unrolling loop 'pool_for_pr' (pool.cc:23:7) in function 'max_pooling' completely with a factor of 2 (pool.cc:11:0)
INFO: [HLS 214-186] Unrolling loop 'pool_for_pc' (pool.cc:25:9) in function 'max_pooling' completely with a factor of 2 (pool.cc:11:0)
INFO: [HLS 214-186] Unrolling loop 'krn_for_rows' (conv.cc:38:11) in function 'convolution' completely with a factor of 3 (conv.cc:21:0)
INFO: [HLS 214-186] Unrolling loop 'krn_for_cols' (conv.cc:41:13) in function 'convolution' completely with a factor of 3 (conv.cc:21:0)
INFO: [HLS 214-178] Inlining function 'relu(float)' into 'convolution(float (*) [30], float (*) [3][3], float*, int, hls::stream<float, 0>&)' (conv.cc:21:0)
INFO: [HLS 214-178] Inlining function 'normalization_and_padding(float (*) [28], float (*) [30])' into 'cnn(float (*) [28], float*, float (*) [3][3], float*)' (cnn.cc:83:0)
INFO: [HLS 214-248] Applying array_partition to 'conv_to_pool_streams': Complete partitioning on dimension 1. (cnn.cc:37:3)
INFO: [HLS 214-248] Applying array_partition to 'pool_to_flat_streams': Complete partitioning on dimension 1. (cnn.cc:54:3)
INFO: [HLS 214-248] Applying array_partition to 'flat_to_dense_streams': Complete partitioning on dimension 1. (cnn.cc:65:53)
INFO: [HLS 214-248] Applying array_partition to 'dense_to_softmax_streams': Complete partitioning on dimension 1. (cnn.cc:69:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_0' with compact=bit mode in 32-bits (cnn.cc:37:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_1' with compact=bit mode in 32-bits (cnn.cc:37:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_2' with compact=bit mode in 32-bits (cnn.cc:37:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_3' with compact=bit mode in 32-bits (cnn.cc:37:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_4' with compact=bit mode in 32-bits (cnn.cc:37:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_5' with compact=bit mode in 32-bits (cnn.cc:37:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_6' with compact=bit mode in 32-bits (cnn.cc:37:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_7' with compact=bit mode in 32-bits (cnn.cc:37:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_0' with compact=bit mode in 32-bits (cnn.cc:54:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_1' with compact=bit mode in 32-bits (cnn.cc:54:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_2' with compact=bit mode in 32-bits (cnn.cc:54:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_3' with compact=bit mode in 32-bits (cnn.cc:54:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_4' with compact=bit mode in 32-bits (cnn.cc:54:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_5' with compact=bit mode in 32-bits (cnn.cc:54:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_6' with compact=bit mode in 32-bits (cnn.cc:54:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_7' with compact=bit mode in 32-bits (cnn.cc:54:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_0' with compact=bit mode in 32-bits (cnn.cc:65:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_1' with compact=bit mode in 32-bits (cnn.cc:65:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_2' with compact=bit mode in 32-bits (cnn.cc:65:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_3' with compact=bit mode in 32-bits (cnn.cc:65:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_4' with compact=bit mode in 32-bits (cnn.cc:65:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_5' with compact=bit mode in 32-bits (cnn.cc:65:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_6' with compact=bit mode in 32-bits (cnn.cc:65:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_7' with compact=bit mode in 32-bits (cnn.cc:65:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_0' with compact=bit mode in 32-bits (cnn.cc:69:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_1' with compact=bit mode in 32-bits (cnn.cc:69:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_2' with compact=bit mode in 32-bits (cnn.cc:69:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_3' with compact=bit mode in 32-bits (cnn.cc:69:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_4' with compact=bit mode in 32-bits (cnn.cc:69:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_5' with compact=bit mode in 32-bits (cnn.cc:69:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_6' with compact=bit mode in 32-bits (cnn.cc:69:26)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.02 seconds; current allocated memory: 217.273 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.cc' ... 
WARNING: [HLS 207-5292] unused parameter 'filter' (conv.cc:18:7)
INFO: [HLS 200-10] Analyzing design file 'dense.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'flat.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.cc' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.46 seconds. CPU system time: 0.74 seconds. Elapsed time: 2.18 seconds; current allocated memory: 217.289 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_53_1' is marked as complete unroll implied by the pipeline pragma (dense.cc:53:22)
INFO: [HLS 214-291] Loop 'pool_for_pr' is marked as complete unroll implied by the pipeline pragma (pool.cc:23:7)
INFO: [HLS 214-291] Loop 'pool_for_pc' is marked as complete unroll implied by the pipeline pragma (pool.cc:25:9)
INFO: [HLS 214-291] Loop 'krn_for_rows' is marked as complete unroll implied by the pipeline pragma (conv.cc:38:11)
INFO: [HLS 214-291] Loop 'krn_for_cols' is marked as complete unroll implied by the pipeline pragma (conv.cc:41:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_1' (dense.cc:53:22) in function 'dense' completely with a factor of 10 (dense.cc:44:0)
INFO: [HLS 214-186] Unrolling loop 'pool_for_pr' (pool.cc:23:7) in function 'max_pooling' completely with a factor of 2 (pool.cc:11:0)
INFO: [HLS 214-186] Unrolling loop 'pool_for_pc' (pool.cc:25:9) in function 'max_pooling' completely with a factor of 2 (pool.cc:11:0)
INFO: [HLS 214-186] Unrolling loop 'krn_for_rows' (conv.cc:38:11) in function 'convolution' completely with a factor of 3 (conv.cc:21:0)
INFO: [HLS 214-186] Unrolling loop 'krn_for_cols' (conv.cc:41:13) in function 'convolution' completely with a factor of 3 (conv.cc:21:0)
INFO: [HLS 214-178] Inlining function 'relu(float)' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&)' (conv.cc:21:0)
INFO: [HLS 214-178] Inlining function 'normalization_and_padding(float (*) [28], float (*) [30])' into 'cnn(float (*) [28], float*, float (*) [3][3], float*)' (cnn.cc:83:0)
INFO: [HLS 214-248] Applying array_partition to 'conv_to_pool_streams': Complete partitioning on dimension 1. (cnn.cc:37:3)
INFO: [HLS 214-248] Applying array_partition to 'pool_to_flat_streams': Complete partitioning on dimension 1. (cnn.cc:54:3)
INFO: [HLS 214-248] Applying array_partition to 'flat_to_dense_streams': Complete partitioning on dimension 1. (cnn.cc:65:53)
INFO: [HLS 214-248] Applying array_partition to 'dense_to_softmax_streams': Complete partitioning on dimension 1. (cnn.cc:69:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_0' with compact=bit mode in 32-bits (cnn.cc:37:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_1' with compact=bit mode in 32-bits (cnn.cc:37:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_2' with compact=bit mode in 32-bits (cnn.cc:37:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_3' with compact=bit mode in 32-bits (cnn.cc:37:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_4' with compact=bit mode in 32-bits (cnn.cc:37:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_5' with compact=bit mode in 32-bits (cnn.cc:37:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_6' with compact=bit mode in 32-bits (cnn.cc:37:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_7' with compact=bit mode in 32-bits (cnn.cc:37:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_0' with compact=bit mode in 32-bits (cnn.cc:54:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_1' with compact=bit mode in 32-bits (cnn.cc:54:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_2' with compact=bit mode in 32-bits (cnn.cc:54:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_3' with compact=bit mode in 32-bits (cnn.cc:54:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_4' with compact=bit mode in 32-bits (cnn.cc:54:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_5' with compact=bit mode in 32-bits (cnn.cc:54:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_6' with compact=bit mode in 32-bits (cnn.cc:54:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_7' with compact=bit mode in 32-bits (cnn.cc:54:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_0' with compact=bit mode in 32-bits (cnn.cc:65:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_1' with compact=bit mode in 32-bits (cnn.cc:65:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_2' with compact=bit mode in 32-bits (cnn.cc:65:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_3' with compact=bit mode in 32-bits (cnn.cc:65:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_4' with compact=bit mode in 32-bits (cnn.cc:65:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_5' with compact=bit mode in 32-bits (cnn.cc:65:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_6' with compact=bit mode in 32-bits (cnn.cc:65:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_7' with compact=bit mode in 32-bits (cnn.cc:65:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_0' with compact=bit mode in 32-bits (cnn.cc:69:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_1' with compact=bit mode in 32-bits (cnn.cc:69:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_2' with compact=bit mode in 32-bits (cnn.cc:69:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_3' with compact=bit mode in 32-bits (cnn.cc:69:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_4' with compact=bit mode in 32-bits (cnn.cc:69:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_5' with compact=bit mode in 32-bits (cnn.cc:69:26)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 10.02 seconds; current allocated memory: 217.277 MB.
INFO: [HLS 200-10] Analyzing design file 'utils.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'flat.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'dense.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.cc' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/directives.tcl:8:9)
WARNING: [HLS 214-169] There are a total of 8 such instances of non-canonical statements in the dataflow region (/home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/directives.tcl:8:9)
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file conv.cc
WARNING: [HLS 207-5292] unused parameter 'filter' (conv.cc:18:7)
INFO: [HLS 200-10] Analyzing design file 'cnn.cc' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.42 seconds. CPU system time: 0.76 seconds. Elapsed time: 2.18 seconds; current allocated memory: 217.375 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_53_1' is marked as complete unroll implied by the pipeline pragma (dense.cc:53:22)
INFO: [HLS 214-291] Loop 'pool_for_pr' is marked as complete unroll implied by the pipeline pragma (pool.cc:23:7)
INFO: [HLS 214-291] Loop 'pool_for_pc' is marked as complete unroll implied by the pipeline pragma (pool.cc:25:9)
INFO: [HLS 214-291] Loop 'krn_for_rows' is marked as complete unroll implied by the pipeline pragma (conv.cc:38:11)
INFO: [HLS 214-291] Loop 'krn_for_cols' is marked as complete unroll implied by the pipeline pragma (conv.cc:41:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_1' (dense.cc:53:22) in function 'dense' completely with a factor of 10 (dense.cc:44:0)
INFO: [HLS 214-186] Unrolling loop 'pool_for_pr' (pool.cc:23:7) in function 'max_pooling' completely with a factor of 2 (pool.cc:11:0)
INFO: [HLS 214-186] Unrolling loop 'pool_for_pc' (pool.cc:25:9) in function 'max_pooling' completely with a factor of 2 (pool.cc:11:0)
INFO: [HLS 214-186] Unrolling loop 'krn_for_rows' (conv.cc:38:11) in function 'convolution' completely with a factor of 3 (conv.cc:21:0)
INFO: [HLS 214-186] Unrolling loop 'krn_for_cols' (conv.cc:41:13) in function 'convolution' completely with a factor of 3 (conv.cc:21:0)
INFO: [HLS 214-178] Inlining function 'relu(float)' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&)' (conv.cc:21:0)
INFO: [HLS 214-178] Inlining function 'normalization_and_padding(float (*) [28], float (*) [30])' into 'cnn(float (*) [28], float*, float (*) [3][3], float*)' (cnn.cc:83:0)
INFO: [HLS 214-248] Applying array_partition to 'conv_to_pool_streams': Complete partitioning on dimension 1. (cnn.cc:37:3)
INFO: [HLS 214-248] Applying array_partition to 'pool_to_flat_streams': Complete partitioning on dimension 1. (cnn.cc:54:3)
INFO: [HLS 214-248] Applying array_partition to 'flat_to_dense_streams': Complete partitioning on dimension 1. (cnn.cc:65:53)
INFO: [HLS 214-248] Applying array_partition to 'dense_to_softmax_streams': Complete partitioning on dimension 1. (cnn.cc:69:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_0' with compact=bit mode in 32-bits (cnn.cc:37:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_1' with compact=bit mode in 32-bits (cnn.cc:37:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_2' with compact=bit mode in 32-bits (cnn.cc:37:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_3' with compact=bit mode in 32-bits (cnn.cc:37:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_4' with compact=bit mode in 32-bits (cnn.cc:37:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_5' with compact=bit mode in 32-bits (cnn.cc:37:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_6' with compact=bit mode in 32-bits (cnn.cc:37:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_7' with compact=bit mode in 32-bits (cnn.cc:37:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_0' with compact=bit mode in 32-bits (cnn.cc:54:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_1' with compact=bit mode in 32-bits (cnn.cc:54:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_2' with compact=bit mode in 32-bits (cnn.cc:54:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_3' with compact=bit mode in 32-bits (cnn.cc:54:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_4' with compact=bit mode in 32-bits (cnn.cc:54:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_5' with compact=bit mode in 32-bits (cnn.cc:54:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_6' with compact=bit mode in 32-bits (cnn.cc:54:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_7' with compact=bit mode in 32-bits (cnn.cc:54:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_0' with compact=bit mode in 32-bits (cnn.cc:65:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_1' with compact=bit mode in 32-bits (cnn.cc:65:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_2' with compact=bit mode in 32-bits (cnn.cc:65:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_3' with compact=bit mode in 32-bits (cnn.cc:65:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_4' with compact=bit mode in 32-bits (cnn.cc:65:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_5' with compact=bit mode in 32-bits (cnn.cc:65:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_6' with compact=bit mode in 32-bits (cnn.cc:65:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_7' with compact=bit mode in 32-bits (cnn.cc:65:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_0' with compact=bit mode in 32-bits (cnn.cc:69:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_1' with compact=bit mode in 32-bits (cnn.cc:69:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_2' with compact=bit mode in 32-bits (cnn.cc:69:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_3' with compact=bit mode in 32-bits (cnn.cc:69:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_4' with compact=bit mode in 32-bits (cnn.cc:69:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_5' with compact=bit mode in 32-bits (cnn.cc:69:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_6' with compact=bit mode in 32-bits (cnn.cc:69:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_7' with compact=bit mode in 32-bits (cnn.cc:69:26)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.18 seconds. CPU system time: 0.53 seconds. Elapsed time: 3.96 seconds; current allocated memory: 218.262 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 218.262 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 225.012 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 229.012 MB.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.21' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.20' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.19' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.18' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.17' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.16' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.15' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.28' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.28' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.27' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.27' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.26' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.26' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.25' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.25' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.24' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.24' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.23' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.23' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.22' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.22' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense' automatically.
INFO: [XFORM 203-510] Pipelining loop 'dense_soft_max_for_dense_size' (dense.cc:17) in function 'dense_layer_soft_max' automatically.
INFO: [XFORM 203-510] Pipelining loop 'dense_soft_max_for_digits' (dense.cc:31) in function 'dense_layer_soft_max' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'convolutional_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'convolutional_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'convolutional_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'convolutional_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'convolutional_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'convolutional_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'convolutional_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-9' in function 'convolutional_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'pad_for_cols' (utils.cc:18) in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'clone_for_cols' (cnn.cc:110) in function 'cnn' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'dense_soft_max_for_dense_size' (dense.cc:17) in function 'dense_layer_soft_max' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'dense_soft_max_for_filters' (dense.cc:13) in function 'dense_layer_soft_max' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'dense_weights' in dimension 2 automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' to a process function for dataflow in function 'convolutional_layer'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' to a process function for dataflow in function 'convolutional_layer'.
INFO: [XFORM 203-721] Changing loop 'Loop_3_proc' to a process function for dataflow in function 'convolutional_layer'.
INFO: [XFORM 203-721] Changing loop 'Loop_4_proc' to a process function for dataflow in function 'convolutional_layer'.
INFO: [XFORM 203-721] Changing loop 'Loop_5_proc' to a process function for dataflow in function 'convolutional_layer'.
INFO: [XFORM 203-721] Changing loop 'Loop_6_proc' to a process function for dataflow in function 'convolutional_layer'.
INFO: [XFORM 203-721] Changing loop 'Loop_7_proc' to a process function for dataflow in function 'convolutional_layer'.
INFO: [XFORM 203-721] Changing loop 'Loop_8_proc' to a process function for dataflow in function 'convolutional_layer'.
ERROR: [HLS 200-779] Non-shared array 'weight_buf' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'weight_buf' has read operations in process function 'convolutional_layer_Loop_1_proc'.
INFO: [HLS 200-992] Argument 'weight_buf' has read operations in process function 'convolutional_layer_Block_convolutional_layer_load-store-loop30.i.exit_proc' (conv.cc:79:2).
INFO: [HLS 200-992] Argument 'weight_buf' has read operations in process function 'convolutional_layer_Loop_2_proc'.
INFO: [HLS 200-992] Argument 'weight_buf' has read operations in process function 'convolutional_layer_Block_memcpy-split26_proc' (conv.cc:80:2).
INFO: [HLS 200-992] Argument 'weight_buf' has read operations in process function 'convolutional_layer_Loop_3_proc'.
INFO: [HLS 200-992] Argument 'weight_buf' has read operations in process function 'convolutional_layer_Block_memcpy-split23_proc' (conv.cc:81:2).
INFO: [HLS 200-992] Argument 'weight_buf' has read operations in process function 'convolutional_layer_Loop_4_proc'.
INFO: [HLS 200-992] Argument 'weight_buf' has read operations in process function 'convolutional_layer_Block_memcpy-split20_proc' (conv.cc:82:2).
INFO: [HLS 200-992] Argument 'weight_buf' has read operations in process function 'convolutional_layer_Loop_5_proc'.
INFO: [HLS 200-992] Argument 'weight_buf' has read operations in process function 'convolutional_layer_Block_memcpy-split17_proc' (conv.cc:83:2).
INFO: [HLS 200-992] Argument 'weight_buf' has read operations in process function 'convolutional_layer_Loop_6_proc'.
INFO: [HLS 200-992] Argument 'weight_buf' has read operations in process function 'convolutional_layer_Block_memcpy-split14_proc' (conv.cc:84:2).
INFO: [HLS 200-992] Argument 'weight_buf' has read operations in process function 'convolutional_layer_Loop_7_proc'.
INFO: [HLS 200-992] Argument 'weight_buf' has read operations in process function 'convolutional_layer_Block_memcpy-split11_proc' (conv.cc:85:2).
INFO: [HLS 200-992] Argument 'weight_buf' has read operations in process function 'convolutional_layer_Loop_8_proc'.
INFO: [HLS 200-992] Argument 'weight_buf' has read operations in process function 'convolutional_layer_Block_memcpy-split_proc' (conv.cc:86:17).
ERROR: [HLS 200-979] Variable 'weight_buf_0' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Variable 'weight_buf_0' has write operations in process function 'convolutional_layer_Loop_1_proc'.
INFO: [HLS 200-992] Variable 'weight_buf_0' has write operations in process function 'convolutional_layer_Block_convolutional_layer_load-store-loop30.i.exit_proc' (conv.cc:79:2).
ERROR: [HLS 200-779] Non-shared array 'weight_buf_0' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Variable 'weight_buf_0' has write operations in process function 'convolutional_layer_Loop_1_proc'.
INFO: [HLS 200-992] Variable 'weight_buf_0' has write operations in process function 'convolutional_layer_Block_convolutional_layer_load-store-loop30.i.exit_proc' (conv.cc:79:2).
INFO: [HLS 200-992] Variable 'weight_buf_0' has read operations in process function 'convolution' (conv.cc:6:9) (around conv.cc:103).
ERROR: [HLS 200-979] Variable 'weight_buf_1' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Variable 'weight_buf_1' has write operations in process function 'convolutional_layer_Loop_2_proc'.
INFO: [HLS 200-992] Variable 'weight_buf_1' has write operations in process function 'convolutional_layer_Block_memcpy-split26_proc' (conv.cc:80:2).
ERROR: [HLS 200-779] Non-shared array 'weight_buf_1' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Variable 'weight_buf_1' has write operations in process function 'convolutional_layer_Loop_2_proc'.
INFO: [HLS 200-992] Variable 'weight_buf_1' has write operations in process function 'convolutional_layer_Block_memcpy-split26_proc' (conv.cc:80:2).
INFO: [HLS 200-992] Variable 'weight_buf_1' has read operations in process function 'convolution.1' (conv.cc:6:9) (around conv.cc:104).
ERROR: [HLS 200-979] Variable 'weight_buf_2' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Variable 'weight_buf_2' has write operations in process function 'convolutional_layer_Loop_3_proc'.
INFO: [HLS 200-992] Variable 'weight_buf_2' has write operations in process function 'convolutional_layer_Block_memcpy-split23_proc' (conv.cc:81:2).
ERROR: [HLS 200-779] Non-shared array 'weight_buf_2' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Variable 'weight_buf_2' has write operations in process function 'convolutional_layer_Loop_3_proc'.
INFO: [HLS 200-992] Variable 'weight_buf_2' has write operations in process function 'convolutional_layer_Block_memcpy-split23_proc' (conv.cc:81:2).
INFO: [HLS 200-992] Variable 'weight_buf_2' has read operations in process function 'convolution.2' (conv.cc:6:9) (around conv.cc:105).
ERROR: [HLS 200-979] Variable 'weight_buf_3' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Variable 'weight_buf_3' has write operations in process function 'convolutional_layer_Loop_4_proc'.
INFO: [HLS 200-992] Variable 'weight_buf_3' has write operations in process function 'convolutional_layer_Block_memcpy-split20_proc' (conv.cc:82:2).
ERROR: [HLS 200-779] Non-shared array 'weight_buf_3' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Variable 'weight_buf_3' has write operations in process function 'convolutional_layer_Loop_4_proc'.
INFO: [HLS 200-992] Variable 'weight_buf_3' has write operations in process function 'convolutional_layer_Block_memcpy-split20_proc' (conv.cc:82:2).
INFO: [HLS 200-992] Variable 'weight_buf_3' has read operations in process function 'convolution.3' (conv.cc:6:9) (around conv.cc:106).
ERROR: [HLS 200-979] Variable 'weight_buf_4' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Variable 'weight_buf_4' has write operations in process function 'convolutional_layer_Loop_5_proc'.
INFO: [HLS 200-992] Variable 'weight_buf_4' has write operations in process function 'convolutional_layer_Block_memcpy-split17_proc' (conv.cc:83:2).
ERROR: [HLS 200-779] Non-shared array 'weight_buf_4' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Variable 'weight_buf_4' has write operations in process function 'convolutional_layer_Loop_5_proc'.
INFO: [HLS 200-992] Variable 'weight_buf_4' has write operations in process function 'convolutional_layer_Block_memcpy-split17_proc' (conv.cc:83:2).
INFO: [HLS 200-992] Variable 'weight_buf_4' has read operations in process function 'convolution.4' (conv.cc:6:9) (around conv.cc:107).
ERROR: [HLS 200-979] Variable 'weight_buf_5' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Variable 'weight_buf_5' has write operations in process function 'convolutional_layer_Loop_6_proc'.
INFO: [HLS 200-992] Variable 'weight_buf_5' has write operations in process function 'convolutional_layer_Block_memcpy-split14_proc' (conv.cc:84:2).
ERROR: [HLS 200-779] Non-shared array 'weight_buf_5' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Variable 'weight_buf_5' has write operations in process function 'convolutional_layer_Loop_6_proc'.
INFO: [HLS 200-992] Variable 'weight_buf_5' has write operations in process function 'convolutional_layer_Block_memcpy-split14_proc' (conv.cc:84:2).
INFO: [HLS 200-992] Variable 'weight_buf_5' has read operations in process function 'convolution.5' (conv.cc:6:9) (around conv.cc:108).
ERROR: [HLS 200-979] Variable 'weight_buf_6' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Variable 'weight_buf_6' has write operations in process function 'convolutional_layer_Loop_7_proc'.
INFO: [HLS 200-992] Variable 'weight_buf_6' has write operations in process function 'convolutional_layer_Block_memcpy-split11_proc' (conv.cc:85:2).
ERROR: [HLS 200-779] Non-shared array 'weight_buf_6' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Variable 'weight_buf_6' has write operations in process function 'convolutional_layer_Loop_7_proc'.
INFO: [HLS 200-992] Variable 'weight_buf_6' has write operations in process function 'convolutional_layer_Block_memcpy-split11_proc' (conv.cc:85:2).
INFO: [HLS 200-992] Variable 'weight_buf_6' has read operations in process function 'convolution.6' (conv.cc:6:9) (around conv.cc:109).
ERROR: [HLS 200-979] Variable 'weight_buf_7' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Variable 'weight_buf_7' has write operations in process function 'convolutional_layer_Loop_8_proc'.
INFO: [HLS 200-992] Variable 'weight_buf_7' has write operations in process function 'convolutional_layer_Block_memcpy-split_proc' (conv.cc:86:17).
ERROR: [HLS 200-779] Non-shared array 'weight_buf_7' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Variable 'weight_buf_7' has write operations in process function 'convolutional_layer_Loop_8_proc'.
INFO: [HLS 200-992] Variable 'weight_buf_7' has write operations in process function 'convolutional_layer_Block_memcpy-split_proc' (conv.cc:86:17).
INFO: [HLS 200-992] Variable 'weight_buf_7' has read operations in process function 'convolution.7' (conv.cc:6:9) (around conv.cc:110).
ERROR: [HLS 200-1715] Encountered problem during source synthesis
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 10.02 seconds; current allocated memory: 217.277 MB.
INFO: [HLS 200-10] Analyzing design file 'utils.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'flat.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'dense.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.cc' ... 
WARNING: [HLS 207-5292] unused parameter 'filter' (conv.cc:18:7)
INFO: [HLS 200-10] Analyzing design file 'cnn.cc' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.47 seconds. CPU system time: 0.71 seconds. Elapsed time: 2.16 seconds; current allocated memory: 217.297 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_53_1' is marked as complete unroll implied by the pipeline pragma (dense.cc:53:22)
INFO: [HLS 214-291] Loop 'pool_for_pr' is marked as complete unroll implied by the pipeline pragma (pool.cc:23:7)
INFO: [HLS 214-291] Loop 'pool_for_pc' is marked as complete unroll implied by the pipeline pragma (pool.cc:25:9)
INFO: [HLS 214-291] Loop 'krn_for_rows' is marked as complete unroll implied by the pipeline pragma (conv.cc:38:11)
INFO: [HLS 214-291] Loop 'krn_for_cols' is marked as complete unroll implied by the pipeline pragma (conv.cc:41:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_1' (dense.cc:53:22) in function 'dense' completely with a factor of 10 (dense.cc:44:0)
INFO: [HLS 214-186] Unrolling loop 'pool_for_pr' (pool.cc:23:7) in function 'max_pooling' completely with a factor of 2 (pool.cc:11:0)
INFO: [HLS 214-186] Unrolling loop 'pool_for_pc' (pool.cc:25:9) in function 'max_pooling' completely with a factor of 2 (pool.cc:11:0)
INFO: [HLS 214-186] Unrolling loop 'krn_for_rows' (conv.cc:38:11) in function 'convolution' completely with a factor of 3 (conv.cc:21:0)
INFO: [HLS 214-186] Unrolling loop 'krn_for_cols' (conv.cc:41:13) in function 'convolution' completely with a factor of 3 (conv.cc:21:0)
INFO: [HLS 214-178] Inlining function 'relu(float)' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&)' (conv.cc:21:0)
INFO: [HLS 214-178] Inlining function 'normalization_and_padding(float (*) [28], float (*) [30])' into 'cnn(float (*) [28], float*, float (*) [3][3], float*)' (cnn.cc:103:0)
INFO: [HLS 214-248] Applying array_partition to 'conv_to_pool_streams': Complete partitioning on dimension 1. (cnn.cc:51:3)
INFO: [HLS 214-248] Applying array_partition to 'pool_to_flat_streams': Complete partitioning on dimension 1. (cnn.cc:74:3)
INFO: [HLS 214-248] Applying array_partition to 'flat_to_dense_streams': Complete partitioning on dimension 1. (cnn.cc:85:53)
INFO: [HLS 214-248] Applying array_partition to 'dense_to_softmax_streams': Complete partitioning on dimension 1. (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_0' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_1' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_2' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_3' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_4' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_5' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_6' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_7' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_0' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_1' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_2' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_3' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_4' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_5' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_6' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_7' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_0' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_1' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_2' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_3' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_4' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_5' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_6' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_7' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_0' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_1' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_2' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_3' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_4' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_5' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_6' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_7' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.04 seconds. CPU system time: 0.48 seconds. Elapsed time: 3.53 seconds; current allocated memory: 218.184 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 218.184 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 226.879 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 229.625 MB.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.21' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.20' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.19' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.18' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.17' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.16' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.15' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.28' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.28' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.27' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.27' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.26' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.26' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.25' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.25' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.24' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.24' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.23' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.23' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.22' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.22' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense' automatically.
INFO: [XFORM 203-510] Pipelining loop 'dense_soft_max_for_dense_size' (dense.cc:17) in function 'dense_layer_soft_max' automatically.
INFO: [XFORM 203-510] Pipelining loop 'dense_soft_max_for_digits' (dense.cc:31) in function 'dense_layer_soft_max' automatically.
INFO: [XFORM 203-510] Pipelining loop 'pad_for_cols' (utils.cc:18) in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'clone_for_cols' (cnn.cc:148) in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-9' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-10' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-11' in function 'cnn' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'dense_soft_max_for_dense_size' (dense.cc:17) in function 'dense_layer_soft_max' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'dense_soft_max_for_filters' (dense.cc:13) in function 'dense_layer_soft_max' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'dense_weights' in dimension 2 automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'convolutional_layer' (conv.cc:8:1), detected/extracted 8 process function(s): 
	 'convolution'
	 'convolution.1'
	 'convolution.2'
	 'convolution.3'
	 'convolution.4'
	 'convolution.5'
	 'convolution.6'
	 'convolution.7'.
INFO: [XFORM 203-712] Applying dataflow to function 'max_pooling_layer' (pool.cc:9:1), detected/extracted 8 process function(s): 
	 'max_pooling'
	 'max_pooling.8'
	 'max_pooling.9'
	 'max_pooling.10'
	 'max_pooling.11'
	 'max_pooling.12'
	 'max_pooling.13'
	 'max_pooling.14'.
INFO: [XFORM 203-712] Applying dataflow to function 'flattening_layer' (flat.cc:10:1), detected/extracted 8 process function(s): 
	 'flattening'
	 'flattening.15'
	 'flattening.16'
	 'flattening.17'
	 'flattening.18'
	 'flattening.19'
	 'flattening.20'
	 'flattening.21'.
INFO: [XFORM 203-712] Applying dataflow to function 'dense_layer' (dense.cc:11:1), detected/extracted 8 process function(s): 
	 'dense'
	 'dense.22'
	 'dense.23'
	 'dense.24'
	 'dense.25'
	 'dense.26'
	 'dense.27'
	 'dense.28'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_section' (cnn.cc:7:1), detected/extracted 5 process function(s): 
	 'convolutional_layer'
	 'max_pooling_layer'
	 'flattening_layer'
	 'dense_layer'
	 'dense_layer_soft_max'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 256.430 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.9'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.8'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.14'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.13'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.12'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.11'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.10'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.21'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.20'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.19'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.18'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.17'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.16'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.15'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'pad_for_rows' (utils.cc:16:11) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'clone_for_rows' (cnn.cc:146:12) in function 'cnn'.
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img' (utils.cc:23:23)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img1' (cnn.cc:151:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img2' (cnn.cc:152:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img3' (cnn.cc:153:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img4' (cnn.cc:154:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img5' (cnn.cc:155:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img6' (cnn.cc:156:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img7' (cnn.cc:157:22)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_7' 
WARNING: [HLS 200-1449] Process dense_layer_soft_max has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.72 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.84 seconds; current allocated memory: 1.028 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'convolution.1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.1' to 'convolution_1'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.2' to 'convolution_2'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.3' to 'convolution_3'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.4' to 'convolution_4'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.5' to 'convolution_5'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.6' to 'convolution_6'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.7' to 'convolution_7'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.8' to 'max_pooling_8'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.9' to 'max_pooling_9'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.10' to 'max_pooling_10'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.11' to 'max_pooling_11'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.12' to 'max_pooling_12'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.13' to 'max_pooling_13'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.14' to 'max_pooling_14'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.15' to 'flattening_15'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.16' to 'flattening_16'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.17' to 'flattening_17'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.18' to 'flattening_18'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.19' to 'flattening_19'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.20' to 'flattening_20'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.21' to 'flattening_21'.
WARNING: [SYN 201-103] Legalizing function name 'dense.22_Pipeline_1' to 'dense_22_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.22_Pipeline_dense_for_flat' to 'dense_22_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.22_Pipeline_VITIS_LOOP_60_2' to 'dense_22_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.22' to 'dense_22'.
WARNING: [SYN 201-103] Legalizing function name 'dense.23_Pipeline_1' to 'dense_23_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.23_Pipeline_dense_for_flat' to 'dense_23_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.23_Pipeline_VITIS_LOOP_60_2' to 'dense_23_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.23' to 'dense_23'.
WARNING: [SYN 201-103] Legalizing function name 'dense.24_Pipeline_1' to 'dense_24_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.24_Pipeline_dense_for_flat' to 'dense_24_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.24_Pipeline_VITIS_LOOP_60_2' to 'dense_24_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.24' to 'dense_24'.
WARNING: [SYN 201-103] Legalizing function name 'dense.25_Pipeline_1' to 'dense_25_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.25_Pipeline_dense_for_flat' to 'dense_25_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.25_Pipeline_VITIS_LOOP_60_2' to 'dense_25_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.25' to 'dense_25'.
WARNING: [SYN 201-103] Legalizing function name 'dense.26_Pipeline_1' to 'dense_26_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.26_Pipeline_dense_for_flat' to 'dense_26_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.26_Pipeline_VITIS_LOOP_60_2' to 'dense_26_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.26' to 'dense_26'.
WARNING: [SYN 201-103] Legalizing function name 'dense.27_Pipeline_1' to 'dense_27_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.27_Pipeline_dense_for_flat' to 'dense_27_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.27_Pipeline_VITIS_LOOP_60_2' to 'dense_27_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.27' to 'dense_27'.
WARNING: [SYN 201-103] Legalizing function name 'dense.28_Pipeline_1' to 'dense_28_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.28_Pipeline_dense_for_flat' to 'dense_28_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.28_Pipeline_VITIS_LOOP_60_2' to 'dense_28_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.28' to 'dense_28'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_pad_for_rows_pad_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'pad_for_rows_pad_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 20, loop 'pad_for_rows_pad_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.032 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.032 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_clone_for_rows_clone_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'clone_for_rows_clone_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'clone_for_rows_clone_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.033 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.033 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.033 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.033 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.034 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.034 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.034 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.034 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.034 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.034 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.035 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.035 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.035 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.035 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.036 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.036 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.038 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.038 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.040 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.040 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.042 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.042 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.044 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.044 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.046 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.047 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.047 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.048 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.048 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.049 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.050 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.050 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.051 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.052 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.053 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolutional_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.053 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.31 seconds; current allocated memory: 1.054 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.054 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.055 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.056 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.056 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.057 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.057 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.058 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.058 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.059 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.059 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.059 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.059 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.060 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.060 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.060 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.060 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.060 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.060 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.061 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.061 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.061 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.061 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.061 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.061 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.061 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.062 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.063 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.063 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_22_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.063 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.063 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_22_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.064 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.064 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_22_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.065 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.065 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.065 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.065 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_23_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.066 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.066 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_23_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.066 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.066 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_23_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.067 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.067 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.067 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.067 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_24_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_24_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_24_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_25_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_25_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_25_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.072 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_26_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.072 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_26_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.073 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_26_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.074 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.074 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_27_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.074 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_27_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.075 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_27_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.076 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.076 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_28_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_28_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_28_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.078 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.078 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.078 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.078 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.078 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.079 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_soft_max_for_dense_size'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln17', dense.cc:17) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln17', dense.cc:17) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln17', dense.cc:17) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln17', dense.cc:17) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln17', dense.cc:17) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln17', dense.cc:17) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 79, loop 'dense_soft_max_for_dense_size'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.080 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.080 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_digits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_soft_max_for_digits'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 19, loop 'dense_soft_max_for_digits'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.080 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.080 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_soft_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.080 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.080 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_section' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.081 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.04 seconds. CPU system time: 0 seconds. Elapsed time: 2.04 seconds; current allocated memory: 1.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.85 seconds. CPU system time: 0 seconds. Elapsed time: 0.86 seconds; current allocated memory: 1.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_pad_for_rows_pad_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_pad_for_rows_pad_for_cols' pipeline 'pad_for_rows_pad_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_pad_for_rows_pad_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.25 seconds; current allocated memory: 1.083 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_clone_for_rows_clone_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_clone_for_rows_clone_for_cols' pipeline 'clone_for_rows_clone_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_clone_for_rows_clone_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_3' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.087 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_5' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.088 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_6' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_7' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.091 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_8' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.092 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_9' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.093 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_10' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.094 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.097 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.107 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.109 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.115 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.119 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.125 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.128 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.132 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.134 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.138 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.140 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolutional_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolutional_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.38 seconds. CPU system time: 0 seconds. Elapsed time: 1.39 seconds; current allocated memory: 1.149 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_8' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.151 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_9' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.153 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_10' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.155 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_11' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.157 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_12' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.159 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_13' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.162 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_14' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.164 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.166 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.168 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_15' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.169 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_16' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.170 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_17' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.170 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_18' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.171 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_19' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.172 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_20' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.172 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_21' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.175 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_Pipeline_dense_for_flat'.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_72_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_65_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_58_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_51_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_44_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_37_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_30_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_23_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_16_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.177 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense'.
INFO: [RTMG 210-278] Implementing memory 'cnn_dense_dense_array_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.180 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_22_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_22_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.181 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_22_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_22_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_22_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.182 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_22_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_22_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_22_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.184 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.186 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_23_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_23_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.188 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_23_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_23_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_23_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.189 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_23_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_23_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_23_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.191 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.193 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_24_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_24_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.194 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_24_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_24_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_24_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_24_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_24_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_24_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.197 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.200 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_25_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_25_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.201 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_25_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_25_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_25_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.202 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_25_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_25_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_25_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.204 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.207 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_26_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_26_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.208 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_26_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_26_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_26_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_26_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_26_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_26_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.213 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_27_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_27_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.215 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_27_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_27_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_27_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.216 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_27_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_27_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_27_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.218 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.220 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_28_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_28_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.221 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_28_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_28_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_28_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.223 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_28_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_28_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_28_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.224 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_28'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.227 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.228 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_dense_biases_ROM_AUTO_1R' to 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_dense_biases_ROM_bkb' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' pipeline 'dense_soft_max_for_dense_size' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size'.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_dense_biases_ROM_bkb' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.230 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.02 seconds; current allocated memory: 217.277 MB.
INFO: [HLS 200-10] Analyzing design file 'utils.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'flat.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'dense.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.cc' ... 
WARNING: [HLS 207-5292] unused parameter 'filter' (conv.cc:18:7)
INFO: [HLS 200-10] Analyzing design file 'cnn.cc' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.5 seconds. CPU system time: 0.73 seconds. Elapsed time: 2.24 seconds; current allocated memory: 217.312 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (cnn.cc:168:3)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (cnn.cc:167:3)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (cnn.cc:166:3)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (cnn.cc:165:3)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (cnn.cc:164:3)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (cnn.cc:163:3)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (cnn.cc:162:3)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (cnn.cc:161:2)
INFO: [HLS 214-291] Loop 'clone_for_rows' is marked as complete unroll implied by the pipeline pragma (cnn.cc:146:3)
INFO: [HLS 214-291] Loop 'clone_for_cols' is marked as complete unroll implied by the pipeline pragma (cnn.cc:148:5)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (cnn.cc:89:26)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (cnn.cc:85:53)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (cnn.cc:74:3)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (cnn.cc:51:3)
INFO: [HLS 214-291] Loop 'dense_soft_max_for_digits' is marked as complete unroll implied by the pipeline pragma (dense.cc:31:3)
INFO: [HLS 214-291] Loop 'dense_soft_max_for_dense_size' is marked as complete unroll implied by the pipeline pragma (dense.cc:17:3)
INFO: [HLS 214-291] Loop 'dense_soft_max_for_filters' is marked as complete unroll implied by the pipeline pragma (dense.cc:22:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_60_2' is marked as complete unroll implied by the pipeline pragma (dense.cc:60:20)
INFO: [HLS 214-291] Loop 'dense_for_flat' is marked as complete unroll implied by the pipeline pragma (dense.cc:49:3)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_53_1' is marked as complete unroll implied by the pipeline pragma (dense.cc:53:22)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (dense.cc:46:9)
INFO: [HLS 214-291] Loop 'flat_for_rows' is marked as complete unroll implied by the pipeline pragma (flat.cc:11:3)
INFO: [HLS 214-291] Loop 'flat_for_cols' is marked as complete unroll implied by the pipeline pragma (flat.cc:14:5)
INFO: [HLS 214-291] Loop 'pool_for_rows' is marked as complete unroll implied by the pipeline pragma (pool.cc:15:3)
INFO: [HLS 214-291] Loop 'pool_for_cols' is marked as complete unroll implied by the pipeline pragma (pool.cc:18:5)
INFO: [HLS 214-291] Loop 'pool_for_pr' is marked as complete unroll implied by the pipeline pragma (pool.cc:23:7)
INFO: [HLS 214-291] Loop 'pool_for_pc' is marked as complete unroll implied by the pipeline pragma (pool.cc:25:9)
INFO: [HLS 214-291] Loop 'conv_for_rows' is marked as complete unroll implied by the pipeline pragma (conv.cc:25:3)
INFO: [HLS 214-291] Loop 'conv_for_cols' is marked as complete unroll implied by the pipeline pragma (conv.cc:28:5)
INFO: [HLS 214-291] Loop 'win_for_rows' is marked as complete unroll implied by the pipeline pragma (conv.cc:31:7)
INFO: [HLS 214-291] Loop 'win_for_cols' is marked as complete unroll implied by the pipeline pragma (conv.cc:33:9)
INFO: [HLS 214-291] Loop 'krn_for_rows' is marked as complete unroll implied by the pipeline pragma (conv.cc:38:11)
INFO: [HLS 214-291] Loop 'krn_for_cols' is marked as complete unroll implied by the pipeline pragma (conv.cc:41:13)
INFO: [HLS 214-291] Loop 'pad_for_rows' is marked as complete unroll implied by the pipeline pragma (utils.cc:16:3)
INFO: [HLS 214-291] Loop 'pad_for_cols' is marked as complete unroll implied by the pipeline pragma (utils.cc:18:5)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (cnn.cc:168:3) in function 'cnn' completely with a factor of 9 (cnn.cc:103:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (cnn.cc:167:3) in function 'cnn' completely with a factor of 9 (cnn.cc:103:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (cnn.cc:166:3) in function 'cnn' completely with a factor of 9 (cnn.cc:103:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (cnn.cc:165:3) in function 'cnn' completely with a factor of 9 (cnn.cc:103:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (cnn.cc:164:3) in function 'cnn' completely with a factor of 9 (cnn.cc:103:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (cnn.cc:163:3) in function 'cnn' completely with a factor of 9 (cnn.cc:103:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (cnn.cc:162:3) in function 'cnn' completely with a factor of 9 (cnn.cc:103:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (cnn.cc:161:2) in function 'cnn' completely with a factor of 9 (cnn.cc:103:0)
INFO: [HLS 214-186] Unrolling loop 'clone_for_rows' (cnn.cc:146:3) in function 'cnn' completely with a factor of 30 (cnn.cc:103:0)
INFO: [HLS 214-186] Unrolling loop 'clone_for_cols' (cnn.cc:148:5) in function 'cnn' completely with a factor of 30 (cnn.cc:103:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (cnn.cc:89:26) in function 'dataflow_section' completely with a factor of 8 (cnn.cc:43:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (cnn.cc:85:53) in function 'dataflow_section' completely with a factor of 8 (cnn.cc:43:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (cnn.cc:74:3) in function 'dataflow_section' completely with a factor of 8 (cnn.cc:43:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (cnn.cc:51:3) in function 'dataflow_section' completely with a factor of 8 (cnn.cc:43:0)
INFO: [HLS 214-186] Unrolling loop 'dense_soft_max_for_digits' (dense.cc:31:3) in function 'dense_layer_soft_max' completely with a factor of 10 (dense.cc:12:0)
INFO: [HLS 214-186] Unrolling loop 'dense_soft_max_for_dense_size' (dense.cc:17:3) in function 'dense_layer_soft_max' completely with a factor of 10 (dense.cc:12:0)
INFO: [HLS 214-186] Unrolling loop 'dense_soft_max_for_filters' (dense.cc:22:5) in function 'dense_layer_soft_max' completely with a factor of 8 (dense.cc:12:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_2' (dense.cc:60:20) in function 'dense' completely with a factor of 10 (dense.cc:44:0)
INFO: [HLS 214-186] Unrolling loop 'dense_for_flat' (dense.cc:49:3) in function 'dense' completely with a factor of 196 (dense.cc:44:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'dense_for_flat' (dense.cc:49:3) in function 'dense' has been removed because the loop is unrolled completely (dense.cc:44:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_1' (dense.cc:53:22) in function 'dense' completely with a factor of 10 (dense.cc:44:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (dense.cc:46:9) in function 'dense' completely with a factor of 10 (dense.cc:44:0)
INFO: [HLS 214-186] Unrolling loop 'flat_for_rows' (flat.cc:11:3) in function 'flattening' completely with a factor of 14 (flat.cc:9:0)
INFO: [HLS 214-186] Unrolling loop 'flat_for_cols' (flat.cc:14:5) in function 'flattening' completely with a factor of 14 (flat.cc:9:0)
INFO: [HLS 214-186] Unrolling loop 'pool_for_rows' (pool.cc:15:3) in function 'max_pooling' completely with a factor of 14 (pool.cc:11:0)
INFO: [HLS 214-186] Unrolling loop 'pool_for_cols' (pool.cc:18:5) in function 'max_pooling' completely with a factor of 14 (pool.cc:11:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'pool_for_cols' (pool.cc:18:5) in function 'max_pooling' has been removed because the loop is unrolled completely (pool.cc:11:0)
INFO: [HLS 214-186] Unrolling loop 'pool_for_pr' (pool.cc:23:7) in function 'max_pooling' completely with a factor of 2 (pool.cc:11:0)
INFO: [HLS 214-186] Unrolling loop 'pool_for_pc' (pool.cc:25:9) in function 'max_pooling' completely with a factor of 2 (pool.cc:11:0)
INFO: [HLS 214-186] Unrolling loop 'conv_for_rows' (conv.cc:25:3) in function 'convolution' completely with a factor of 14 (conv.cc:21:0)
INFO: [HLS 214-186] Unrolling loop 'conv_for_cols' (conv.cc:28:5) in function 'convolution' completely with a factor of 14 (conv.cc:21:0)
INFO: [HLS 214-186] Unrolling loop 'win_for_rows' (conv.cc:31:7) in function 'convolution' completely with a factor of 2 (conv.cc:21:0)
INFO: [HLS 214-186] Unrolling loop 'win_for_cols' (conv.cc:33:9) in function 'convolution' completely with a factor of 2 (conv.cc:21:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'win_for_cols' (conv.cc:33:9) in function 'convolution' has been removed because the loop is unrolled completely (conv.cc:21:0)
INFO: [HLS 214-186] Unrolling loop 'krn_for_rows' (conv.cc:38:11) in function 'convolution' completely with a factor of 3 (conv.cc:21:0)
INFO: [HLS 214-186] Unrolling loop 'krn_for_cols' (conv.cc:41:13) in function 'convolution' completely with a factor of 3 (conv.cc:21:0)
INFO: [HLS 214-186] Unrolling loop 'pad_for_rows' (utils.cc:16:3) in function 'normalization_and_padding' completely with a factor of 30 (utils.cc:14:0)
INFO: [HLS 214-186] Unrolling loop 'pad_for_cols' (utils.cc:18:5) in function 'normalization_and_padding' completely with a factor of 30 (utils.cc:14:0)
INFO: [HLS 214-248] Applying array_partition to 'conv_to_pool_streams': Complete partitioning on dimension 1. (cnn.cc:51:3)
INFO: [HLS 214-248] Applying array_partition to 'pool_to_flat_streams': Complete partitioning on dimension 1. (cnn.cc:74:3)
INFO: [HLS 214-248] Applying array_partition to 'flat_to_dense_streams': Complete partitioning on dimension 1. (cnn.cc:85:53)
INFO: [HLS 214-248] Applying array_partition to 'dense_to_softmax_streams': Complete partitioning on dimension 1. (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_0' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_1' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_2' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_3' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_4' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_5' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_6' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_7' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_0' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_1' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_2' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_3' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_4' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_5' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_6' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_7' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_0' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_1' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_2' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_3' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_4' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_5' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_6' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_7' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_0' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_1' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_2' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_3' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_4' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_5' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_6' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_7' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 113.73 seconds. CPU system time: 0.91 seconds. Elapsed time: 114.68 seconds; current allocated memory: 266.359 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 266.359 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 12.4 seconds. CPU system time: 0.08 seconds. Elapsed time: 12.48 seconds; current allocated memory: 513.484 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 63.05 seconds. CPU system time: 0.05 seconds. Elapsed time: 63.09 seconds; current allocated memory: 746.324 MB.
INFO: [XFORM 203-102] Partitioning array 'img_out.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'img_out.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'img_out.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'img_out.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'img_out.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'img_out.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'img_out.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'img_out.7' automatically.
INFO: [XFORM 203-102] Partitioning array 'img_out.8' automatically.
INFO: [XFORM 203-102] Partitioning array 'img_out.9' automatically.
INFO: [XFORM 203-102] Partitioning array 'img_out.10' automatically.
INFO: [XFORM 203-102] Partitioning array 'img_out.11' automatically.
INFO: [XFORM 203-102] Partitioning array 'img_out.12' automatically.
INFO: [XFORM 203-102] Partitioning array 'img_out.13' automatically.
INFO: [XFORM 203-102] Partitioning array 'img_out.14' automatically.
INFO: [XFORM 203-102] Partitioning array 'img_out.15' automatically.
INFO: [XFORM 203-102] Partitioning array 'img_out.16' automatically.
INFO: [XFORM 203-102] Partitioning array 'img_out.17' automatically.
INFO: [XFORM 203-102] Partitioning array 'img_out.18' automatically.
INFO: [XFORM 203-102] Partitioning array 'img_out.19' automatically.
INFO: [XFORM 203-102] Partitioning array 'img_out.20' automatically.
INFO: [XFORM 203-102] Partitioning array 'img_out.21' automatically.
INFO: [XFORM 203-102] Partitioning array 'img_out.22' automatically.
INFO: [XFORM 203-102] Partitioning array 'img_out.23' automatically.
INFO: [XFORM 203-102] Partitioning array 'img_out.24' automatically.
INFO: [XFORM 203-102] Partitioning array 'img_out.25' automatically.
INFO: [XFORM 203-102] Partitioning array 'img_out.26' automatically.
INFO: [XFORM 203-102] Partitioning array 'img_out.27' automatically.
INFO: [XFORM 203-102] Partitioning array 'img_out.28' automatically.
INFO: [XFORM 203-102] Partitioning array 'img_out.29' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.7' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.8' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.9' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.10' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.11' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.12' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.13' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.14' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.15' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.16' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.17' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.18' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.19' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.20' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.21' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.22' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.23' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.24' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.25' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.26' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.27' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.28' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.29' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.7' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.8' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.9' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.10' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.11' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.12' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.13' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.14' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.15' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.16' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.17' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.18' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.19' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.20' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.21' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.22' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.23' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.24' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.25' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.26' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.27' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.28' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.29' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.7' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.8' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.9' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.10' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.11' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.12' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.13' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.14' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.15' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.16' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.17' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.18' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.19' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.20' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.21' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.22' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.23' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.24' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.25' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.26' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.27' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.28' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.29' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.7' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.8' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.9' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.10' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.11' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.12' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.13' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.14' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.15' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.16' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.17' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.18' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.19' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.20' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.21' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.22' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.23' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.24' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.25' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.26' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.27' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.28' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.29' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.7' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.8' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.9' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.10' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.11' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.12' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.13' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.14' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.15' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.16' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.17' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.18' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.19' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.20' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.21' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.22' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.23' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.24' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.25' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.26' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.27' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.28' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.29' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.7' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.8' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.9' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.10' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.11' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.12' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.13' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.14' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.15' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.16' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.17' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.18' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.19' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.20' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.21' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.22' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.23' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.24' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.25' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.26' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.27' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.28' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.29' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.7' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.8' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.9' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.10' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.11' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.12' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.13' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.14' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.15' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.16' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.17' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.18' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.19' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.20' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.21' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.22' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.23' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.24' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.25' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.26' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.27' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.28' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.29' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.7' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.8' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.9' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.10' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.11' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.12' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.13' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.14' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.15' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.16' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.17' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.18' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.19' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.20' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.21' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.22' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.23' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.24' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.25' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.26' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.27' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.28' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.29' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.7' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.8' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.9' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.10' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.11' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.12' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.13' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.14' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.15' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.16' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.17' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.18' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.19' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.20' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.21' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.22' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.23' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.24' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.25' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.26' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.27' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.28' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.29' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.7' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.8' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.9' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.10' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.11' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.12' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.13' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.14' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.15' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.16' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.17' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.18' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.19' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.20' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.21' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.22' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.23' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.24' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.25' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.26' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.27' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.28' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.29' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.7' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.8' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.9' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.10' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.11' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.12' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.13' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.14' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.15' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.16' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.17' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.18' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.19' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.20' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.21' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.22' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.23' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.24' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.25' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.26' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.27' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.28' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.29' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.7' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.8' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.9' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.10' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.11' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.12' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.13' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.14' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.15' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.16' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.17' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.18' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.19' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.20' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.21' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.22' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.23' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.24' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.25' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.26' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.27' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.28' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.29' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.7' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.8' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.9' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.10' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.11' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.12' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.13' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.14' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.15' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.16' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.17' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.18' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.19' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.20' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.21' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.22' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.23' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.24' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.25' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.26' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.27' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.28' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.29' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.7' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.8' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.9' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.10' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.11' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.12' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.13' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.14' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.15' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.16' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.17' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.18' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.19' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.20' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.21' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.22' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.23' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.24' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.25' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.26' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.27' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.28' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.29' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.7' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.8' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.9' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.10' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.11' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.12' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.13' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.14' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.15' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.16' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.17' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.18' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.19' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.20' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.21' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.22' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.23' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.24' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.25' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.26' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.27' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.28' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.29' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.7' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.8' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.9' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.10' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.11' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.12' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.13' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.14' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.15' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.16' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.17' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.18' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.19' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.20' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.21' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.22' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.23' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.24' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.25' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.26' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.27' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.28' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.29' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_0.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_0.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_0.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_1.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_1.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_1.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_2.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_2.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_2.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_3.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_3.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_3.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_4.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_4.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_4.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_5.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_5.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_5.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_6.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_6.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_6.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_7.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_7.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_7.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.7' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.8' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.9' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.10' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.11' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.12' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.13' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.14' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.15' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.16' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.17' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.18' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.19' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.20' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.21' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.22' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.23' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.24' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.25' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.26' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.27' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.28' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.29' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.7' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.8' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.9' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.10' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.11' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.12' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.13' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.14' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.15' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.16' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.17' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.18' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.19' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.20' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.21' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.22' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.23' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.24' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.25' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.26' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.27' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.28' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.29' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.7' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.8' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.9' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.10' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.11' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.12' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.13' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.14' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.15' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.16' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.17' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.18' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.19' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.20' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.21' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.22' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.23' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.24' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.25' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.26' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.27' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.28' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.29' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.7' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.8' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.9' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.10' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.11' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.12' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.13' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.14' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.15' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.16' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.17' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.18' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.19' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.20' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.21' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.22' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.23' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.24' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.25' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.26' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.27' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.28' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.29' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.7' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.8' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.9' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.10' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.11' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.12' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.13' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.14' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.15' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.16' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.17' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.18' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.19' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.20' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.21' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.22' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.23' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.24' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.25' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.26' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.27' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.28' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.29' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.7' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.8' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.9' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.10' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.11' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.12' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.13' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.14' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.15' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.16' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.17' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.18' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.19' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.20' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.21' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.22' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.23' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.24' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.25' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.26' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.27' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.28' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.29' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.7' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.8' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.9' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.10' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.11' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.12' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.13' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.14' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.15' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.16' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.17' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.18' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.19' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.20' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.21' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.22' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.23' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.24' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.25' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.26' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.27' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.28' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.29' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.7' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.8' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.9' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.10' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.11' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.12' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.13' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.14' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.15' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.16' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.17' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.18' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.19' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.20' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.21' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.22' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.23' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.24' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.25' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.26' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.27' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.28' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.29' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_0.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_0.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_0.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_1.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_1.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_1.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_2.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_2.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_2.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_3.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_3.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_3.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_4.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_4.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_4.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_5.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_5.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_5.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_6.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_6.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_6.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_7.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_7.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_7.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img' (cnn.cc:106) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1' (cnn.cc:117) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2' (cnn.cc:118) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3' (cnn.cc:119) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4' (cnn.cc:120) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5' (cnn.cc:121) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6' (cnn.cc:122) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7' (cnn.cc:123) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_0' (cnn.cc:125) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_1' (cnn.cc:126) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_2' (cnn.cc:127) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_3' (cnn.cc:128) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_4' (cnn.cc:129) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_5' (cnn.cc:130) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_6' (cnn.cc:131) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_7' (cnn.cc:132) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.0' (cnn.cc:106) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.1' (cnn.cc:106) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.2' (cnn.cc:106) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.3' (cnn.cc:106) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.4' (cnn.cc:106) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.5' (cnn.cc:106) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.6' (cnn.cc:106) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.7' (cnn.cc:106) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.8' (cnn.cc:106) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.9' (cnn.cc:106) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.10' (cnn.cc:106) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.11' (cnn.cc:106) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.12' (cnn.cc:106) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.13' (cnn.cc:106) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.14' (cnn.cc:106) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.15' (cnn.cc:106) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.16' (cnn.cc:106) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.17' (cnn.cc:106) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.18' (cnn.cc:106) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.19' (cnn.cc:106) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.20' (cnn.cc:106) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.21' (cnn.cc:106) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.22' (cnn.cc:106) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.23' (cnn.cc:106) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.24' (cnn.cc:106) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.25' (cnn.cc:106) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.26' (cnn.cc:106) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.27' (cnn.cc:106) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.28' (cnn.cc:106) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.29' (cnn.cc:106) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.0' (cnn.cc:117) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.1' (cnn.cc:117) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.2' (cnn.cc:117) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.3' (cnn.cc:117) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.4' (cnn.cc:117) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.5' (cnn.cc:117) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.6' (cnn.cc:117) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.7' (cnn.cc:117) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.8' (cnn.cc:117) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.9' (cnn.cc:117) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.10' (cnn.cc:117) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.11' (cnn.cc:117) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.12' (cnn.cc:117) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.13' (cnn.cc:117) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.14' (cnn.cc:117) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.15' (cnn.cc:117) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.16' (cnn.cc:117) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.17' (cnn.cc:117) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.18' (cnn.cc:117) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.19' (cnn.cc:117) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.20' (cnn.cc:117) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.21' (cnn.cc:117) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.22' (cnn.cc:117) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.23' (cnn.cc:117) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.24' (cnn.cc:117) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.25' (cnn.cc:117) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.26' (cnn.cc:117) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.27' (cnn.cc:117) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.28' (cnn.cc:117) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.29' (cnn.cc:117) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.0' (cnn.cc:118) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.1' (cnn.cc:118) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.2' (cnn.cc:118) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.3' (cnn.cc:118) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.4' (cnn.cc:118) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.5' (cnn.cc:118) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.6' (cnn.cc:118) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.7' (cnn.cc:118) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.8' (cnn.cc:118) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.9' (cnn.cc:118) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.10' (cnn.cc:118) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.11' (cnn.cc:118) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.12' (cnn.cc:118) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.13' (cnn.cc:118) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.14' (cnn.cc:118) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.15' (cnn.cc:118) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.16' (cnn.cc:118) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.17' (cnn.cc:118) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.18' (cnn.cc:118) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.19' (cnn.cc:118) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.20' (cnn.cc:118) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.21' (cnn.cc:118) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.22' (cnn.cc:118) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.23' (cnn.cc:118) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.24' (cnn.cc:118) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.25' (cnn.cc:118) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.26' (cnn.cc:118) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.27' (cnn.cc:118) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.28' (cnn.cc:118) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.29' (cnn.cc:118) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.0' (cnn.cc:119) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.1' (cnn.cc:119) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.2' (cnn.cc:119) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.3' (cnn.cc:119) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.4' (cnn.cc:119) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.5' (cnn.cc:119) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.6' (cnn.cc:119) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.7' (cnn.cc:119) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.8' (cnn.cc:119) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.9' (cnn.cc:119) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.10' (cnn.cc:119) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.11' (cnn.cc:119) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.12' (cnn.cc:119) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.13' (cnn.cc:119) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.14' (cnn.cc:119) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.15' (cnn.cc:119) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.16' (cnn.cc:119) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.17' (cnn.cc:119) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.18' (cnn.cc:119) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.19' (cnn.cc:119) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.20' (cnn.cc:119) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.21' (cnn.cc:119) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.22' (cnn.cc:119) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.23' (cnn.cc:119) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.24' (cnn.cc:119) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.25' (cnn.cc:119) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.26' (cnn.cc:119) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.27' (cnn.cc:119) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.28' (cnn.cc:119) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.29' (cnn.cc:119) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.0' (cnn.cc:120) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.1' (cnn.cc:120) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.2' (cnn.cc:120) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.3' (cnn.cc:120) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.4' (cnn.cc:120) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.5' (cnn.cc:120) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.6' (cnn.cc:120) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.7' (cnn.cc:120) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.8' (cnn.cc:120) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.9' (cnn.cc:120) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.10' (cnn.cc:120) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.11' (cnn.cc:120) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.12' (cnn.cc:120) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.13' (cnn.cc:120) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.14' (cnn.cc:120) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.15' (cnn.cc:120) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.16' (cnn.cc:120) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.17' (cnn.cc:120) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.18' (cnn.cc:120) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.19' (cnn.cc:120) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.20' (cnn.cc:120) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.21' (cnn.cc:120) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.22' (cnn.cc:120) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.23' (cnn.cc:120) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.24' (cnn.cc:120) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.25' (cnn.cc:120) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.26' (cnn.cc:120) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.27' (cnn.cc:120) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.28' (cnn.cc:120) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.29' (cnn.cc:120) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.0' (cnn.cc:121) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.1' (cnn.cc:121) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.2' (cnn.cc:121) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.3' (cnn.cc:121) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.4' (cnn.cc:121) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.5' (cnn.cc:121) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.6' (cnn.cc:121) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.7' (cnn.cc:121) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.8' (cnn.cc:121) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.9' (cnn.cc:121) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.10' (cnn.cc:121) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.11' (cnn.cc:121) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.12' (cnn.cc:121) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.13' (cnn.cc:121) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.14' (cnn.cc:121) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.15' (cnn.cc:121) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.16' (cnn.cc:121) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.17' (cnn.cc:121) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.18' (cnn.cc:121) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.19' (cnn.cc:121) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.20' (cnn.cc:121) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.21' (cnn.cc:121) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.22' (cnn.cc:121) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.23' (cnn.cc:121) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.24' (cnn.cc:121) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.25' (cnn.cc:121) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.26' (cnn.cc:121) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.27' (cnn.cc:121) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.28' (cnn.cc:121) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.29' (cnn.cc:121) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.0' (cnn.cc:122) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.1' (cnn.cc:122) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.2' (cnn.cc:122) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.3' (cnn.cc:122) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.4' (cnn.cc:122) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.5' (cnn.cc:122) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.6' (cnn.cc:122) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.7' (cnn.cc:122) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.8' (cnn.cc:122) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.9' (cnn.cc:122) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.10' (cnn.cc:122) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.11' (cnn.cc:122) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.12' (cnn.cc:122) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.13' (cnn.cc:122) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.14' (cnn.cc:122) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.15' (cnn.cc:122) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.16' (cnn.cc:122) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.17' (cnn.cc:122) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.18' (cnn.cc:122) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.19' (cnn.cc:122) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.20' (cnn.cc:122) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.21' (cnn.cc:122) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.22' (cnn.cc:122) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.23' (cnn.cc:122) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.24' (cnn.cc:122) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.25' (cnn.cc:122) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.26' (cnn.cc:122) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.27' (cnn.cc:122) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.28' (cnn.cc:122) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.29' (cnn.cc:122) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.0' (cnn.cc:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.1' (cnn.cc:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.2' (cnn.cc:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.3' (cnn.cc:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.4' (cnn.cc:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.5' (cnn.cc:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.6' (cnn.cc:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.7' (cnn.cc:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.8' (cnn.cc:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.9' (cnn.cc:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.10' (cnn.cc:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.11' (cnn.cc:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.12' (cnn.cc:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.13' (cnn.cc:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.14' (cnn.cc:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.15' (cnn.cc:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.16' (cnn.cc:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.17' (cnn.cc:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.18' (cnn.cc:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.19' (cnn.cc:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.20' (cnn.cc:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.21' (cnn.cc:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.22' (cnn.cc:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.23' (cnn.cc:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.24' (cnn.cc:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.25' (cnn.cc:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.26' (cnn.cc:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.27' (cnn.cc:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.28' (cnn.cc:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.29' (cnn.cc:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_0.0' (cnn.cc:125) automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_0.1' (cnn.cc:125) automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_0.2' (cnn.cc:125) automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_1.0' (cnn.cc:126) automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_1.1' (cnn.cc:126) automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_1.2' (cnn.cc:126) automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_2.0' (cnn.cc:127) automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_2.1' (cnn.cc:127) automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_2.2' (cnn.cc:127) automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_3.0' (cnn.cc:128) automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_3.1' (cnn.cc:128) automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_3.2' (cnn.cc:128) automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_4.0' (cnn.cc:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_4.1' (cnn.cc:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_4.2' (cnn.cc:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_5.0' (cnn.cc:130) automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_5.1' (cnn.cc:130) automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_5.2' (cnn.cc:130) automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_6.0' (cnn.cc:131) automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_6.1' (cnn.cc:131) automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_6.2' (cnn.cc:131) automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_7.0' (cnn.cc:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_7.1' (cnn.cc:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_7.2' (cnn.cc:132) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'convolutional_layer' (conv.cc:8:1), detected/extracted 8 process function(s): 
	 'convolution'
	 'convolution.1'
	 'convolution.2'
	 'convolution.3'
	 'convolution.4'
	 'convolution.5'
	 'convolution.6'
	 'convolution.7'.
INFO: [XFORM 203-712] Applying dataflow to function 'max_pooling_layer' (pool.cc:9:1), detected/extracted 8 process function(s): 
	 'max_pooling'
	 'max_pooling.8'
	 'max_pooling.9'
	 'max_pooling.10'
	 'max_pooling.11'
	 'max_pooling.12'
	 'max_pooling.13'
	 'max_pooling.14'.
INFO: [XFORM 203-712] Applying dataflow to function 'flattening_layer' (flat.cc:10:1), detected/extracted 8 process function(s): 
	 'flattening'
	 'flattening.15'
	 'flattening.16'
	 'flattening.17'
	 'flattening.18'
	 'flattening.19'
	 'flattening.20'
	 'flattening.21'.
INFO: [XFORM 203-712] Applying dataflow to function 'dense_layer' (dense.cc:11:1), detected/extracted 8 process function(s): 
	 'dense'
	 'dense.22'
	 'dense.23'
	 'dense.24'
	 'dense.25'
	 'dense.26'
	 'dense.27'
	 'dense.28'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_section' (cnn.cc:7:1), detected/extracted 5 process function(s): 
	 'convolutional_layer'
	 'max_pooling_layer'
	 'flattening_layer'
	 'dense_layer'
	 'dense_layer_soft_max'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 395.77 seconds. CPU system time: 0.28 seconds. Elapsed time: 395.95 seconds; current allocated memory: 1016.113 MB.
WARNING: [HLS 200-993] Function 'max_pooling_layer' (pool.cc:9:1) failed dataflow checking:  A dataflow region cannot be instantiated from within a pipelined loop  (/home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/directives.tcl:9:9), pipe: (cnn.cc:160:9). Ignoring pipeline directive to allow the dataflow directive to take precedence. 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 118.94 seconds. CPU system time: 0.61 seconds. Elapsed time: 119.53 seconds; current allocated memory: 3.366 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'convolution.1' to 'convolution_1'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.2' to 'convolution_2'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.3' to 'convolution_3'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.4' to 'convolution_4'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.5' to 'convolution_5'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.6' to 'convolution_6'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.7' to 'convolution_7'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.8' to 'max_pooling_8'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.9' to 'max_pooling_9'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.10' to 'max_pooling_10'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.11' to 'max_pooling_11'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.12' to 'max_pooling_12'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.13' to 'max_pooling_13'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.14' to 'max_pooling_14'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.15' to 'flattening_15'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.16' to 'flattening_16'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.17' to 'flattening_17'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.18' to 'flattening_18'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.19' to 'flattening_19'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.20' to 'flattening_20'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.21' to 'flattening_21'.
WARNING: [SYN 201-103] Legalizing function name 'dense.22' to 'dense_22'.
WARNING: [SYN 201-103] Legalizing function name 'dense.23' to 'dense_23'.
WARNING: [SYN 201-103] Legalizing function name 'dense.24' to 'dense_24'.
WARNING: [SYN 201-103] Legalizing function name 'dense.25' to 'dense_25'.
WARNING: [SYN 201-103] Legalizing function name 'dense.26' to 'dense_26'.
WARNING: [SYN 201-103] Legalizing function name 'dense.27' to 'dense_27'.
WARNING: [SYN 201-103] Legalizing function name 'dense.28' to 'dense_28'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'normalization_and_padding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 19.81 seconds. CPU system time: 0.2 seconds. Elapsed time: 20 seconds; current allocated memory: 3.459 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 12.98 seconds. CPU system time: 0.01 seconds. Elapsed time: 12.98 seconds; current allocated memory: 3.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.12 seconds; current allocated memory: 3.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 3.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 64.79 seconds. CPU system time: 0.06 seconds. Elapsed time: 64.84 seconds; current allocated memory: 3.666 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 92.23 seconds. CPU system time: 0.1 seconds. Elapsed time: 92.3 seconds; current allocated memory: 3.748 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 124.54 seconds. CPU system time: 0.12 seconds. Elapsed time: 124.65 seconds; current allocated memory: 3.950 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 91.72 seconds. CPU system time: 0.09 seconds. Elapsed time: 91.79 seconds; current allocated memory: 4.033 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 123.02 seconds. CPU system time: 0.13 seconds. Elapsed time: 123.19 seconds; current allocated memory: 4.235 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 91.54 seconds. CPU system time: 0.07 seconds. Elapsed time: 91.65 seconds; current allocated memory: 4.318 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 122.85 seconds. CPU system time: 0.19 seconds. Elapsed time: 123.06 seconds; current allocated memory: 4.520 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 90.44 seconds. CPU system time: 0.09 seconds. Elapsed time: 90.55 seconds; current allocated memory: 4.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 117.99 seconds. CPU system time: 0.13 seconds. Elapsed time: 118.12 seconds; current allocated memory: 4.836 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 88.06 seconds. CPU system time: 0.07 seconds. Elapsed time: 88.16 seconds; current allocated memory: 4.919 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 118.3 seconds. CPU system time: 0.18 seconds. Elapsed time: 118.53 seconds; current allocated memory: 5.121 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 88.64 seconds. CPU system time: 0.09 seconds. Elapsed time: 88.75 seconds; current allocated memory: 5.204 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 118.45 seconds. CPU system time: 0.16 seconds. Elapsed time: 118.63 seconds; current allocated memory: 5.406 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 87.89 seconds. CPU system time: 0.09 seconds. Elapsed time: 88 seconds; current allocated memory: 5.488 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 117.94 seconds. CPU system time: 0.15 seconds. Elapsed time: 118.12 seconds; current allocated memory: 5.690 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 87.82 seconds. CPU system time: 0.06 seconds. Elapsed time: 87.89 seconds; current allocated memory: 5.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolutional_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 72.3 seconds. CPU system time: 0.15 seconds. Elapsed time: 72.46 seconds; current allocated memory: 6.217 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.72 seconds; current allocated memory: 6.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 22.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 22.51 seconds; current allocated memory: 6.217 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 19.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 19.3 seconds; current allocated memory: 6.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 33.64 seconds. CPU system time: 0.05 seconds. Elapsed time: 33.69 seconds; current allocated memory: 6.217 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 19.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 19.34 seconds; current allocated memory: 6.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 33.86 seconds. CPU system time: 0.05 seconds. Elapsed time: 33.92 seconds; current allocated memory: 6.217 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 19.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 19.41 seconds; current allocated memory: 6.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 33.77 seconds. CPU system time: 0.03 seconds. Elapsed time: 33.75 seconds; current allocated memory: 6.217 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 19.24 seconds. CPU system time: 0.03 seconds. Elapsed time: 19.25 seconds; current allocated memory: 6.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 33.77 seconds. CPU system time: 0.03 seconds. Elapsed time: 33.78 seconds; current allocated memory: 6.277 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 19.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 19.25 seconds; current allocated memory: 6.277 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 33.8 seconds. CPU system time: 0.05 seconds. Elapsed time: 33.84 seconds; current allocated memory: 6.348 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 19.23 seconds. CPU system time: 0.04 seconds. Elapsed time: 19.27 seconds; current allocated memory: 6.348 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 33.76 seconds. CPU system time: 0.06 seconds. Elapsed time: 33.82 seconds; current allocated memory: 6.440 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 19.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 19.38 seconds; current allocated memory: 6.440 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 33.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 33.82 seconds; current allocated memory: 6.522 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 19.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 19.39 seconds; current allocated memory: 6.522 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 18.96 seconds. CPU system time: 0.09 seconds. Elapsed time: 19.06 seconds; current allocated memory: 6.757 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 28.4 seconds. CPU system time: 0 seconds. Elapsed time: 28.4 seconds; current allocated memory: 6.757 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 85.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 85.04 seconds; current allocated memory: 6.757 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.79 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 6.757 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 6.757 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.8 seconds. CPU system time: 0 seconds. Elapsed time: 0.8 seconds; current allocated memory: 6.757 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 6.757 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.78 seconds; current allocated memory: 6.757 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 6.757 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 6.757 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 6.757 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 6.757 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 6.757 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.78 seconds. CPU system time: 0 seconds. Elapsed time: 0.79 seconds; current allocated memory: 6.757 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 6.757 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.79 seconds. CPU system time: 0 seconds. Elapsed time: 0.78 seconds; current allocated memory: 6.757 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 6.757 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.79 seconds. CPU system time: 0 seconds. Elapsed time: 0.79 seconds; current allocated memory: 6.757 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 6.757 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 6.757 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 60.68 seconds. CPU system time: 0 seconds. Elapsed time: 60.69 seconds; current allocated memory: 6.757 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 22.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 22.27 seconds; current allocated memory: 6.757 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 78.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 78.25 seconds; current allocated memory: 6.757 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 22.29 seconds. CPU system time: 0 seconds. Elapsed time: 22.3 seconds; current allocated memory: 6.757 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 77.98 seconds. CPU system time: 0.02 seconds. Elapsed time: 77.99 seconds; current allocated memory: 6.757 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 22.27 seconds. CPU system time: 0.06 seconds. Elapsed time: 22.31 seconds; current allocated memory: 6.783 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 77.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 77.26 seconds; current allocated memory: 6.831 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 21.85 seconds. CPU system time: 0.03 seconds. Elapsed time: 21.88 seconds; current allocated memory: 6.874 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 76.99 seconds. CPU system time: 0.05 seconds. Elapsed time: 77.03 seconds; current allocated memory: 6.921 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 21.86 seconds. CPU system time: 0.04 seconds. Elapsed time: 21.9 seconds; current allocated memory: 6.964 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 77.26 seconds. CPU system time: 0.03 seconds. Elapsed time: 77.32 seconds; current allocated memory: 7.012 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 21.89 seconds. CPU system time: 0.06 seconds. Elapsed time: 21.95 seconds; current allocated memory: 7.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 77.22 seconds. CPU system time: 0.06 seconds. Elapsed time: 77.28 seconds; current allocated memory: 7.103 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 21.97 seconds. CPU system time: 0.03 seconds. Elapsed time: 22 seconds; current allocated memory: 7.146 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 77.49 seconds. CPU system time: 0.04 seconds. Elapsed time: 77.54 seconds; current allocated memory: 7.193 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 22.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 22.05 seconds; current allocated memory: 7.236 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 16.33 seconds. CPU system time: 0.04 seconds. Elapsed time: 16.37 seconds; current allocated memory: 7.244 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 7.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_soft_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.15 seconds. CPU system time: 0 seconds. Elapsed time: 1.15 seconds; current allocated memory: 7.244 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.4 seconds. CPU system time: 0 seconds. Elapsed time: 1.4 seconds; current allocated memory: 7.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_section' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 248.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 248.35 seconds; current allocated memory: 7.274 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 34.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 34.38 seconds; current allocated memory: 7.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 92.99 seconds. CPU system time: 0.02 seconds. Elapsed time: 93.01 seconds; current allocated memory: 7.315 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 31.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 31.57 seconds; current allocated memory: 7.316 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'normalization_and_padding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'normalization_and_padding' is 50177 from HDL expression: (1'b1 == ap_CS_fsm_state409)
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 784 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'normalization_and_padding'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 126.32 seconds. CPU system time: 0.49 seconds. Elapsed time: 126.84 seconds; current allocated memory: 9.152 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 12.64 seconds. CPU system time: 0.09 seconds. Elapsed time: 12.8 seconds; current allocated memory: 9.136 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 23 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 37.57 seconds. CPU system time: 0.05 seconds. Elapsed time: 37.61 seconds; current allocated memory: 9.338 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 23 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 124.22 seconds. CPU system time: 0.62 seconds. Elapsed time: 126.53 seconds; current allocated memory: 10.042 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 23 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 121.48 seconds. CPU system time: 0.53 seconds. Elapsed time: 123.88 seconds; current allocated memory: 10.781 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 23 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 121.98 seconds. CPU system time: 0.65 seconds. Elapsed time: 140.62 seconds; current allocated memory: 11.521 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 23 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 120.52 seconds. CPU system time: 0.57 seconds. Elapsed time: 122.77 seconds; current allocated memory: 12.264 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 23 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 121.95 seconds. CPU system time: 0.56 seconds. Elapsed time: 124.56 seconds; current allocated memory: 13.007 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 23 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 122.49 seconds. CPU system time: 0.71 seconds. Elapsed time: 143.7 seconds; current allocated memory: 13.751 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 23 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 120.8 seconds. CPU system time: 0.68 seconds. Elapsed time: 123.22 seconds; current allocated memory: 14.494 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolutional_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolutional_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 91.21 seconds. CPU system time: 0.78 seconds. Elapsed time: 97.09 seconds; current allocated memory: 14.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 13.14 seconds. CPU system time: 0.56 seconds. Elapsed time: 18.41 seconds; current allocated memory: 15.534 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 43.44 seconds. CPU system time: 0.33 seconds. Elapsed time: 44.85 seconds; current allocated memory: 15.583 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 43.48 seconds. CPU system time: 0.63 seconds. Elapsed time: 45.18 seconds; current allocated memory: 15.843 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 43.56 seconds. CPU system time: 0.62 seconds. Elapsed time: 48.14 seconds; current allocated memory: 16.193 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 43.88 seconds. CPU system time: 0.6 seconds. Elapsed time: 54.35 seconds; current allocated memory: 16.543 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 43.94 seconds. CPU system time: 0.5 seconds. Elapsed time: 45.56 seconds; current allocated memory: 17.394 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 44.3 seconds. CPU system time: 0.61 seconds. Elapsed time: 75.01 seconds; current allocated memory: 17.394 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 44.66 seconds. CPU system time: 0.61 seconds. Elapsed time: 46.79 seconds; current allocated memory: 17.594 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 38.3 seconds. CPU system time: 0.53 seconds. Elapsed time: 41.03 seconds; current allocated memory: 17.774 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 90.52 seconds. CPU system time: 0.39 seconds. Elapsed time: 91.47 seconds; current allocated memory: 17.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.32 seconds. CPU system time: 0.3 seconds. Elapsed time: 2.76 seconds; current allocated memory: 18.331 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.26 seconds. CPU system time: 0.2 seconds. Elapsed time: 2.57 seconds; current allocated memory: 18.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.22 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.3 seconds; current allocated memory: 18.843 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.23 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.33 seconds; current allocated memory: 18.853 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.25 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.32 seconds; current allocated memory: 18.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.21 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.32 seconds; current allocated memory: 18.874 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.21 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.29 seconds; current allocated memory: 18.884 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.09 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.18 seconds; current allocated memory: 18.894 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.37 seconds. CPU system time: 0.05 seconds. Elapsed time: 5.88 seconds; current allocated memory: 18.900 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 27.8 seconds. CPU system time: 0.15 seconds. Elapsed time: 28.36 seconds; current allocated memory: 18.940 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 27.9 seconds. CPU system time: 0.2 seconds. Elapsed time: 28.4 seconds; current allocated memory: 18.956 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 28.48 seconds. CPU system time: 0.23 seconds. Elapsed time: 31.05 seconds; current allocated memory: 18.956 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 28.65 seconds. CPU system time: 0.22 seconds. Elapsed time: 29.69 seconds; current allocated memory: 18.956 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 28.65 seconds. CPU system time: 0.28 seconds. Elapsed time: 29.42 seconds; current allocated memory: 19.456 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 28.81 seconds. CPU system time: 0.2 seconds. Elapsed time: 29.61 seconds; current allocated memory: 19.456 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_28'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 28.86 seconds. CPU system time: 0.26 seconds. Elapsed time: 30.29 seconds; current allocated memory: 19.456 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 25.51 seconds. CPU system time: 0.29 seconds. Elapsed time: 26.25 seconds; current allocated memory: 19.939 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer_soft_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer_soft_max'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.46 seconds. CPU system time: 0.12 seconds. Elapsed time: 6.49 seconds; current allocated memory: 19.956 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_section' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_section'.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_0_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_1_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_2_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_3_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_4_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_5_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_6_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_7_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_0_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_1_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_2_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_3_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_4_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_5_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_6_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_7_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_0_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_1_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.02 seconds; current allocated memory: 217.250 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.cc' ... 
WARNING: [HLS 207-5292] unused parameter 'filter' (conv.cc:18:7)
INFO: [HLS 200-10] Analyzing design file 'dense.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'flat.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.cc' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.69 seconds. CPU system time: 0.94 seconds. Elapsed time: 2.99 seconds; current allocated memory: 217.316 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_53_1' is marked as complete unroll implied by the pipeline pragma (dense.cc:53:22)
INFO: [HLS 214-291] Loop 'pool_for_pr' is marked as complete unroll implied by the pipeline pragma (pool.cc:23:7)
INFO: [HLS 214-291] Loop 'pool_for_pc' is marked as complete unroll implied by the pipeline pragma (pool.cc:25:9)
INFO: [HLS 214-291] Loop 'krn_for_rows' is marked as complete unroll implied by the pipeline pragma (conv.cc:38:11)
INFO: [HLS 214-291] Loop 'krn_for_cols' is marked as complete unroll implied by the pipeline pragma (conv.cc:41:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_1' (dense.cc:53:22) in function 'dense' completely with a factor of 10 (dense.cc:44:0)
INFO: [HLS 214-186] Unrolling loop 'pool_for_pr' (pool.cc:23:7) in function 'max_pooling' completely with a factor of 2 (pool.cc:11:0)
INFO: [HLS 214-186] Unrolling loop 'pool_for_pc' (pool.cc:25:9) in function 'max_pooling' completely with a factor of 2 (pool.cc:11:0)
INFO: [HLS 214-186] Unrolling loop 'krn_for_rows' (conv.cc:38:11) in function 'convolution' completely with a factor of 3 (conv.cc:21:0)
INFO: [HLS 214-186] Unrolling loop 'krn_for_cols' (conv.cc:41:13) in function 'convolution' completely with a factor of 3 (conv.cc:21:0)
INFO: [HLS 214-178] Inlining function 'relu(float)' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&)' (conv.cc:21:0)
INFO: [HLS 214-178] Inlining function 'normalization_and_padding(float (*) [28], float (*) [30])' into 'cnn(float (*) [28], float*, float (*) [3][3], float*)' (cnn.cc:103:0)
INFO: [HLS 214-248] Applying array_partition to 'conv_to_pool_streams': Complete partitioning on dimension 1. (cnn.cc:51:3)
INFO: [HLS 214-248] Applying array_partition to 'pool_to_flat_streams': Complete partitioning on dimension 1. (cnn.cc:74:3)
INFO: [HLS 214-248] Applying array_partition to 'flat_to_dense_streams': Complete partitioning on dimension 1. (cnn.cc:85:53)
INFO: [HLS 214-248] Applying array_partition to 'dense_to_softmax_streams': Complete partitioning on dimension 1. (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_0' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_1' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_2' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_3' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_4' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_5' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_6' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_7' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_0' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_1' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_2' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_3' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_4' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_5' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_6' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_7' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_0' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_1' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_2' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_3' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_4' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_5' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_6' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_7' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_0' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_1' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_2' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_3' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_4' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_5' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_6' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_7' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.17 seconds. CPU system time: 0.57 seconds. Elapsed time: 3.99 seconds; current allocated memory: 218.199 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 218.199 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 226.898 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 229.516 MB.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.21' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.20' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.19' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.18' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.17' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.16' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.15' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.28' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.28' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.27' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.27' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.26' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.26' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.25' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.25' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.24' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.24' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.23' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.23' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.22' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.22' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense' automatically.
INFO: [XFORM 203-510] Pipelining loop 'dense_soft_max_for_dense_size' (dense.cc:17) in function 'dense_layer_soft_max' automatically.
INFO: [XFORM 203-510] Pipelining loop 'dense_soft_max_for_digits' (dense.cc:31) in function 'dense_layer_soft_max' automatically.
INFO: [XFORM 203-510] Pipelining loop 'pad_for_cols' (utils.cc:18) in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'clone_for_cols' (cnn.cc:148) in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-9' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-10' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-11' in function 'cnn' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'dense_soft_max_for_dense_size' (dense.cc:17) in function 'dense_layer_soft_max' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'dense_soft_max_for_filters' (dense.cc:13) in function 'dense_layer_soft_max' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'dense_weights' in dimension 2 automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'convolutional_layer' (conv.cc:8:1), detected/extracted 8 process function(s): 
	 'convolution'
	 'convolution.1'
	 'convolution.2'
	 'convolution.3'
	 'convolution.4'
	 'convolution.5'
	 'convolution.6'
	 'convolution.7'.
INFO: [XFORM 203-712] Applying dataflow to function 'max_pooling_layer' (pool.cc:9:1), detected/extracted 8 process function(s): 
	 'max_pooling'
	 'max_pooling.8'
	 'max_pooling.9'
	 'max_pooling.10'
	 'max_pooling.11'
	 'max_pooling.12'
	 'max_pooling.13'
	 'max_pooling.14'.
INFO: [XFORM 203-712] Applying dataflow to function 'flattening_layer' (flat.cc:10:1), detected/extracted 8 process function(s): 
	 'flattening'
	 'flattening.15'
	 'flattening.16'
	 'flattening.17'
	 'flattening.18'
	 'flattening.19'
	 'flattening.20'
	 'flattening.21'.
INFO: [XFORM 203-712] Applying dataflow to function 'dense_layer' (dense.cc:11:1), detected/extracted 8 process function(s): 
	 'dense'
	 'dense.22'
	 'dense.23'
	 'dense.24'
	 'dense.25'
	 'dense.26'
	 'dense.27'
	 'dense.28'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_section' (cnn.cc:7:1), detected/extracted 5 process function(s): 
	 'convolutional_layer'
	 'max_pooling_layer'
	 'flattening_layer'
	 'dense_layer'
	 'dense_layer_soft_max'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 256.449 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.9'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.8'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.14'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.13'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.12'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.11'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.10'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.21'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.20'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.19'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.18'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.17'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.16'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.15'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'pad_for_rows' (utils.cc:16:11) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'clone_for_rows' (cnn.cc:146:12) in function 'cnn'.
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img' (utils.cc:23:23)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img1' (cnn.cc:151:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img2' (cnn.cc:152:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img3' (cnn.cc:153:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img4' (cnn.cc:154:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img5' (cnn.cc:155:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img6' (cnn.cc:156:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img7' (cnn.cc:157:22)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_7' 
WARNING: [HLS 200-1449] Process dense_layer_soft_max has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.67 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1.029 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'convolution.1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.1' to 'convolution_1'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.2' to 'convolution_2'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.3' to 'convolution_3'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.4' to 'convolution_4'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.5' to 'convolution_5'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.6' to 'convolution_6'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.7' to 'convolution_7'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.8' to 'max_pooling_8'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.9' to 'max_pooling_9'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.10' to 'max_pooling_10'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.11' to 'max_pooling_11'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.12' to 'max_pooling_12'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.13' to 'max_pooling_13'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.14' to 'max_pooling_14'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.15' to 'flattening_15'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.16' to 'flattening_16'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.17' to 'flattening_17'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.18' to 'flattening_18'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.19' to 'flattening_19'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.20' to 'flattening_20'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.21' to 'flattening_21'.
WARNING: [SYN 201-103] Legalizing function name 'dense.22_Pipeline_1' to 'dense_22_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.22_Pipeline_dense_for_flat' to 'dense_22_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.22_Pipeline_VITIS_LOOP_60_2' to 'dense_22_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.22' to 'dense_22'.
WARNING: [SYN 201-103] Legalizing function name 'dense.23_Pipeline_1' to 'dense_23_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.23_Pipeline_dense_for_flat' to 'dense_23_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.23_Pipeline_VITIS_LOOP_60_2' to 'dense_23_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.23' to 'dense_23'.
WARNING: [SYN 201-103] Legalizing function name 'dense.24_Pipeline_1' to 'dense_24_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.24_Pipeline_dense_for_flat' to 'dense_24_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.24_Pipeline_VITIS_LOOP_60_2' to 'dense_24_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.24' to 'dense_24'.
WARNING: [SYN 201-103] Legalizing function name 'dense.25_Pipeline_1' to 'dense_25_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.25_Pipeline_dense_for_flat' to 'dense_25_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.25_Pipeline_VITIS_LOOP_60_2' to 'dense_25_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.25' to 'dense_25'.
WARNING: [SYN 201-103] Legalizing function name 'dense.26_Pipeline_1' to 'dense_26_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.26_Pipeline_dense_for_flat' to 'dense_26_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.26_Pipeline_VITIS_LOOP_60_2' to 'dense_26_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.26' to 'dense_26'.
WARNING: [SYN 201-103] Legalizing function name 'dense.27_Pipeline_1' to 'dense_27_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.27_Pipeline_dense_for_flat' to 'dense_27_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.27_Pipeline_VITIS_LOOP_60_2' to 'dense_27_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.27' to 'dense_27'.
WARNING: [SYN 201-103] Legalizing function name 'dense.28_Pipeline_1' to 'dense_28_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.28_Pipeline_dense_for_flat' to 'dense_28_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.28_Pipeline_VITIS_LOOP_60_2' to 'dense_28_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.28' to 'dense_28'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_pad_for_rows_pad_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'pad_for_rows_pad_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 20, loop 'pad_for_rows_pad_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.032 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.032 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_clone_for_rows_clone_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'clone_for_rows_clone_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'clone_for_rows_clone_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.033 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.033 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.033 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.033 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.034 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.034 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.034 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.034 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.034 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.034 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.035 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.035 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.035 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.035 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.036 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.036 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.038 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.038 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.040 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.040 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.042 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.042 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.044 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.044 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.046 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.047 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.047 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.048 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.048 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.049 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.050 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.050 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.051 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.052 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.053 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolutional_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.053 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.27 seconds; current allocated memory: 1.054 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.054 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.055 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.056 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.056 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.057 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.057 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.058 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.058 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.059 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.059 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.059 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.060 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.060 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.060 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.060 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.060 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.060 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.060 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.060 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.060 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.060 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.060 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.060 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.061 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.061 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.062 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.062 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.063 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.063 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_22_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.063 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.063 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_22_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.064 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.064 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_22_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.065 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.065 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.065 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.065 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_23_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.065 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.065 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_23_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.066 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.066 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_23_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.067 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.067 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.067 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.067 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_24_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_24_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_24_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_25_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_25_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_25_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.072 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_26_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.072 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_26_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.073 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_26_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.074 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.074 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_27_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.075 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_27_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.075 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_27_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.076 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.076 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_28_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_28_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_28_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.078 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.078 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.079 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.079 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.079 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.079 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_soft_max_for_dense_size'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln17', dense.cc:17) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln17', dense.cc:17) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln17', dense.cc:17) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln17', dense.cc:17) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln17', dense.cc:17) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln17', dense.cc:17) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 79, loop 'dense_soft_max_for_dense_size'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.080 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.080 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_digits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_soft_max_for_digits'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 19, loop 'dense_soft_max_for_digits'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.080 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.080 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_soft_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.080 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.080 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_section' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.081 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 1.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.31 seconds; current allocated memory: 1.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.85 seconds. CPU system time: 0 seconds. Elapsed time: 0.85 seconds; current allocated memory: 1.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_pad_for_rows_pad_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_pad_for_rows_pad_for_cols' pipeline 'pad_for_rows_pad_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_pad_for_rows_pad_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.29 seconds; current allocated memory: 1.083 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_clone_for_rows_clone_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_clone_for_rows_clone_for_cols' pipeline 'clone_for_rows_clone_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_clone_for_rows_clone_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_3' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.087 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_5' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.088 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_6' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_7' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.091 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_8' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.092 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_9' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.093 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_10' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.094 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.097 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.107 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.109 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.115 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.119 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.78 seconds; current allocated memory: 1.125 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.128 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.132 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.134 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.138 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.140 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolutional_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolutional_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.53 seconds; current allocated memory: 1.149 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_8' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.151 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_9' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.153 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_10' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.155 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_11' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.157 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_12' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.160 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_13' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.162 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_14' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.164 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.166 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.168 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_15' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.169 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_16' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.170 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_17' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.170 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_18' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.170 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_19' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.170 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_20' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.171 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_21' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.175 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_Pipeline_dense_for_flat'.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_72_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_65_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_58_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_51_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_44_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_37_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_30_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_23_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_16_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.177 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense'.
INFO: [RTMG 210-278] Implementing memory 'cnn_dense_dense_array_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.180 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_22_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_22_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.181 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_22_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_22_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_22_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.182 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_22_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_22_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_22_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.184 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.187 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_23_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_23_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.188 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_23_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_23_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_23_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.189 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_23_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_23_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_23_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.191 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.193 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_24_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_24_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.194 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_24_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_24_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_24_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_24_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_24_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_24_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.197 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.200 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_25_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_25_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.201 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_25_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_25_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_25_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.202 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_25_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_25_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_25_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.204 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.207 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_26_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_26_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.208 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_26_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_26_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_26_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_26_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_26_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_26_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.213 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_27_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_27_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.215 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_27_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_27_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_27_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.216 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_27_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_27_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_27_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.218 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.220 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_28_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_28_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.221 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_28_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_28_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_28_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.223 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_28_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_28_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_28_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.224 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_28'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.227 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.228 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_dense_biases_ROM_AUTO_1R' to 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_dense_biases_ROM_bkb' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' pipeline 'dense_soft_max_for_dense_size' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size'.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_dense_biases_ROM_bkb' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.230 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
