$date
	Sat Dec 27 17:03:50 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test_cpu $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$scope module DUT $end
$var wire 1 ! clk $end
$var wire 1 # exmem_is_load $end
$var wire 1 $ exmem_writes $end
$var wire 1 % flush $end
$var wire 1 & fwd_a_exmem $end
$var wire 1 ' fwd_a_memwb $end
$var wire 1 ( fwd_b_exmem $end
$var wire 1 ) fwd_b_memwb $end
$var wire 1 * load_use_hazard $end
$var wire 1 + memwb_writes $end
$var wire 1 , pc_load_en $end
$var wire 32 - pc_value [31:0] $end
$var wire 1 " reset $end
$var wire 32 . store_data_fixed [31:0] $end
$var wire 32 / pc_next [31:0] $end
$var wire 32 0 mem_data_in [31:0] $end
$var wire 1 1 load_in_ex $end
$var wire 32 2 if_pc_w [31:0] $end
$var wire 32 3 if_instr_w [31:0] $end
$var wire 32 4 id_rs2_val_byp [31:0] $end
$var wire 32 5 id_rs1_val_byp [31:0] $end
$var wire 4 6 id_ex_rs2_w [3:0] $end
$var wire 32 7 id_ex_rs2_val_w [31:0] $end
$var wire 4 8 id_ex_rs1_w [3:0] $end
$var wire 32 9 id_ex_rs1_val_w [31:0] $end
$var wire 4 : id_ex_rd_w [3:0] $end
$var wire 4 ; id_ex_opcode_w [3:0] $end
$var wire 16 < id_ex_imm_w [15:0] $end
$var wire 32 = ex_rs2_val [31:0] $end
$var wire 32 > ex_rs1_val [31:0] $end
$var wire 1 ? ex_mem_write_en_w $end
$var wire 1 @ ex_mem_reg_write_en_w $end
$var wire 1 A ex_mem_read_en_w $end
$var wire 32 B ex_mem_rd_value_w [31:0] $end
$var wire 1 C ex_mem_halt_w $end
$var wire 32 D ex_mem_data_out_w [31:0] $end
$var wire 16 E ex_mem_branch_target_w [15:0] $end
$var wire 1 F ex_mem_branch_taken_w $end
$var wire 32 G ex_mem_addr_w [31:0] $end
$var parameter 4 H OP_NOP $end
$var reg 32 I ex_mem_addr [31:0] $end
$var reg 1 J ex_mem_branch_taken $end
$var reg 16 K ex_mem_branch_target [15:0] $end
$var reg 32 L ex_mem_data_out [31:0] $end
$var reg 1 M ex_mem_halt $end
$var reg 1 N ex_mem_halt_final $end
$var reg 32 O ex_mem_pc [31:0] $end
$var reg 4 P ex_mem_rd [3:0] $end
$var reg 32 Q ex_mem_rd_value [31:0] $end
$var reg 1 R ex_mem_read_en $end
$var reg 1 S ex_mem_reg_write_en $end
$var reg 4 T ex_mem_rs2 [3:0] $end
$var reg 32 U ex_mem_rs2_val [31:0] $end
$var reg 1 V ex_mem_write_en $end
$var reg 16 W id_ex_imm [15:0] $end
$var reg 4 X id_ex_opcode [3:0] $end
$var reg 32 Y id_ex_pc [31:0] $end
$var reg 4 Z id_ex_rd [3:0] $end
$var reg 4 [ id_ex_rs1 [3:0] $end
$var reg 32 \ id_ex_rs1_val [31:0] $end
$var reg 4 ] id_ex_rs2 [3:0] $end
$var reg 32 ^ id_ex_rs2_val [31:0] $end
$var reg 32 _ if_id_instr [31:0] $end
$var reg 32 ` if_id_pc [31:0] $end
$var reg 32 a mem_wb_pc [31:0] $end
$var reg 4 b mem_wb_rd [3:0] $end
$var reg 32 c mem_wb_rd_value [31:0] $end
$var reg 1 d mem_wb_reg_write_en $end
$scope module decoder $end
$var wire 32 e instruction [31:0] $end
$var wire 4 f rs2 [3:0] $end
$var wire 4 g rs1 [3:0] $end
$var wire 4 h rd [3:0] $end
$var wire 4 i opcode [3:0] $end
$var wire 16 j imm [15:0] $end
$upscope $end
$scope module dmem $end
$var wire 32 k address [31:0] $end
$var wire 1 ! clk $end
$var wire 1 R mem_read $end
$var wire 1 V mem_write $end
$var wire 32 l write_data [31:0] $end
$var reg 32 m read_data [31:0] $end
$var integer 32 n i [31:0] $end
$upscope $end
$scope module exec $end
$var wire 16 o imm [15:0] $end
$var wire 32 p mem_data_in [31:0] $end
$var wire 4 q opcode [3:0] $end
$var wire 16 r pc [15:0] $end
$var wire 4 s rd [3:0] $end
$var wire 32 t rs1_val [31:0] $end
$var wire 32 u rs2_val [31:0] $end
$var reg 1 F branch_taken $end
$var reg 16 v branch_target [15:0] $end
$var reg 1 C halt $end
$var reg 32 w mem_addr [31:0] $end
$var reg 32 x mem_data_out [31:0] $end
$var reg 1 A mem_read_en $end
$var reg 1 ? mem_write_en $end
$var reg 32 y rd_value [31:0] $end
$var reg 1 @ reg_write_en $end
$upscope $end
$scope module fetch $end
$var wire 1 ! clk $end
$var wire 1 z en $end
$var wire 1 , load_en $end
$var wire 32 { pc_next [31:0] $end
$var wire 1 " reset $end
$var wire 32 | current_pc [31:0] $end
$var wire 32 } current_instruction [31:0] $end
$scope module inst_mem $end
$var wire 32 ~ instruction [31:0] $end
$var wire 32 !" address [31:0] $end
$upscope $end
$scope module program_counter $end
$var wire 1 ! clk $end
$var wire 32 "" d [31:0] $end
$var wire 1 z en $end
$var wire 1 , load_en $end
$var wire 1 " reset $end
$var reg 32 #" q [31:0] $end
$upscope $end
$upscope $end
$scope module regfile $end
$var wire 1 ! clk $end
$var wire 4 $" rd [3:0] $end
$var wire 1 d reg_write $end
$var wire 4 %" rs1 [3:0] $end
$var wire 32 &" rs1_data [31:0] $end
$var wire 4 '" rs2 [3:0] $end
$var wire 32 (" rs2_data [31:0] $end
$var wire 32 )" write_data [31:0] $end
$var integer 32 *" i [31:0] $end
$scope task display_all $end
$var integer 32 +" j [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1111 H
$end
#0
$dumpvars
bx +"
b10000 *"
bx )"
bx ("
bx '"
bx &"
bx %"
bx $"
b0 #"
b0xxxxxxxxxxxxxxxx ""
b0 !"
b100010000000000000000000010111 ~
b100010000000000000000000010111 }
b0 |
b0xxxxxxxxxxxxxxxx {
xz
b0 y
b0 x
b0 w
b0 v
bx u
bx t
bx s
bx r
bx q
b0 p
bx o
b10000000000 n
b0 m
bx l
bx k
bx j
bx i
bx h
bx g
bx f
bx e
xd
bx c
bx b
bx a
bx `
bx _
bx ^
bx ]
bx \
bx [
bx Z
bx Y
bx X
bx W
xV
bx U
bx T
xS
xR
bx Q
bx P
bx O
xN
xM
bx L
bx K
xJ
bx I
b0 G
0F
b0 E
b0 D
0C
b0 B
0A
0@
0?
bx >
bx =
bx <
bx ;
bx :
bx 9
bx 8
bx 7
bx 6
bx 5
bx 4
b100010000000000000000000010111 3
b0 2
x1
b0 0
b0xxxxxxxxxxxxxxxx /
bx .
bz -
x,
x+
x*
x)
x(
x'
x&
x%
x$
x#
1"
0!
$end
#5000
b0 5
b0 4
0)
0'
1z
0*
b0 ;
b0 i
b0 :
b0 h
b0 9
b0 &"
b0 8
b0 g
b0 %"
b0 7
b0 ("
b0 6
b0 f
b0 '"
b0 <
b0 j
b0 r
0(
0&
1@
0$
b0 >
b0 t
b0 =
b0 u
b0 .
b0 l
0+
b0 `
b0 _
b0 e
b0 Y
b0 ^
b0 \
b0 W
b0 o
b0 Z
b0 s
b0 ]
b0 [
01
b0 X
b0 q
0N
0M
b0 /
b0 {
b0 ""
b0 K
0,
0%
0J
b0 L
b0 I
b0 k
0V
0#
0R
b0 U
b0 T
0S
b0 P
b0 Q
b0 O
0d
b0 c
b0 )"
b0 b
b0 $"
b0 a
1!
#10000
0!
0"
#15000
b10 ;
b10 i
b10 :
b10 h
b10111 <
b10111 j
1S
b100010000000000000000000010111 _
b100010000000000000000000010111 e
b100110001000000000000000010111 3
b100110001000000000000000010111 }
b100110001000000000000000010111 ~
b1 2
b1 |
b1 !"
b1 #"
1!
#20000
0!
#25000
b110 :
b110 h
b10 8
b10 g
b10 %"
b10111 B
b10111 y
1@
b1 `
b100110001000000000000000010111 _
b100110001000000000000000010111 e
b10111 W
b10111 o
b10 Z
b10 s
b10 X
b10 q
1d
b100110011000000000000000010111 3
b100110011000000000000000010111 }
b100110011000000000000000010111 ~
b10 2
b10 |
b10 !"
b10 #"
1!
#30000
0!
#35000
b10111 >
b10111 t
1&
1@
b101110 B
b101110 y
1$
b1 r
b110 8
b110 g
b110 %"
b10 P
b10111 Q
b1 Y
b110 Z
b110 s
b10 [
b10 `
b100110011000000000000000010111 _
b100110011000000000000000010111 e
b1000010000000100000000000000011 3
b1000010000000100000000000000011 }
b1000010000000100000000000000011 ~
b11 2
b11 |
b11 !"
b11 #"
1!
#40000
0!
#45000
b10111 4
1@
b1000101 B
b1000101 y
b100 ;
b100 i
b10 :
b10 h
b0 8
b0 g
b0 %"
b10 6
b10 f
b10 '"
b11 <
b11 j
b10 r
b101110 >
b101110 t
1+
b11 `
b1000010000000100000000000000011 _
b1000010000000100000000000000011 e
b10 Y
b110 [
b110 P
b101110 Q
b1 O
b10 b
b10 $"
b10111 c
b10111 )"
b110011000000000000000000000011 3
b110011000000000000000000000011 }
b110011000000000000000000000011 ~
b100 2
b100 |
b100 !"
b100 #"
1!
#50000
0!
#55000
b10111 D
b10111 x
b10111 =
b10111 u
b0 4
b0 >
b0 t
b11 r
0&
1?
b11 G
b11 w
0@
b0 B
b0 y
b11 ;
b11 i
b11 :
b11 h
b0 6
b0 f
b0 '"
b110 b
b110 $"
b1 a
b101110 c
b101110 )"
b1000101 Q
b10 O
b11 Y
b10111 ^
b11 W
b11 o
b10 Z
b10 s
b10 ]
b0 [
b100 X
b100 q
b100 `
b110011000000000000000000000011 _
b110011000000000000000000000011 e
b0 7
b0 ("
b101000001100110000000000000010 3
b101000001100110000000000000010 }
b101000001100110000000000000010 ~
b101 2
b101 |
b101 !"
b101 #"
1!
#60000
0!
#65000
0z
1*
b0 =
b0 u
b10 ;
b10 i
b1000 :
b1000 h
b11 8
b11 g
b11 %"
b11 6
b11 f
b11 '"
b10 <
b10 j
b100 r
1@
1A
b0 D
b0 x
b11 G
b11 w
0?
b10111 .
b10111 l
0$
b101 `
b101000001100110000000000000010 _
b101000001100110000000000000010 e
b100 Y
b0 ^
b11 Z
b11 s
b0 ]
11
b11 X
b11 q
b10111 L
b11 I
b11 k
1V
b10111 U
b10 T
0S
b10 P
b0 Q
b11 O
b10 a
b1000101 c
b1000101 )"
b1010000000000000000000000000011 3
b1010000000000000000000000000011 }
b1010000000000000000000000000011 ~
b110 2
b110 |
b110 !"
b110 #"
1!
#70000
0!
#75000
1z
0*
0+
b0 .
b0 l
1$
b0 r
b0 G
b0 w
0A
0@
b10111 0
b10111 m
b10111 p
0d
b10 b
b10 $"
b11 a
b0 c
b0 )"
b0 L
0V
1#
1R
b0 U
b0 T
1S
b11 P
b100 O
b0 Y
b0 W
b0 o
b0 Z
b0 s
01
b1111 X
b1111 q
1!
#80000
0!
#85000
b10111 =
b10111 u
b10111 >
b10111 t
1)
1'
b101 ;
b101 i
b0 :
b0 h
b0 8
b0 g
b0 %"
b0 6
b0 f
b0 '"
b11 <
b11 j
b101 r
1@
b11001 B
b11001 y
b0 0
b0 m
b0 p
0$
1+
b110 `
b1010000000000000000000000000011 _
b1010000000000000000000000000011 e
b101 Y
b10 W
b10 o
b1000 Z
b1000 s
b11 ]
b11 [
b10 X
b10 q
b0 I
b0 k
0#
0R
0S
b0 P
b0 O
1d
b11 b
b11 $"
b100 a
b10111 c
b10111 )"
b110100000000000000000000000011 3
b110100000000000000000000000011 }
b110100000000000000000000000011 ~
b111 2
b111 |
b111 !"
b111 #"
1!
#90000
0!
#95000
0'
0)
b0 >
b0 t
b0 =
b0 u
0+
1$
b110 r
b1001 E
b1001 v
1F
0@
b0 B
b0 y
b11 ;
b11 i
b100 :
b100 h
0d
b0 b
b0 $"
b0 a
b0 c
b0 )"
b11 T
1S
b1000 P
b11001 Q
b101 O
b110 Y
b11 W
b11 o
b0 Z
b0 s
b0 ]
b0 [
b101 X
b101 q
b111 `
b110100000000000000000000000011 _
b110100000000000000000000000011 e
b100101010000000000000000000101 3
b100101010000000000000000000101 }
b100101010000000000000000000101 ~
b1000 2
b1000 |
b1000 !"
b1000 #"
1!
#100000
0!
#105000
0z
1*
b10 ;
b10 i
b101 :
b101 h
b100 8
b100 g
b100 %"
b101 <
b101 j
b111 r
1@
1A
b11 G
b11 w
b0 E
b0 v
0F
0$
0&
0(
1+
b1000 `
b100101010000000000000000000101 _
b100101010000000000000000000101 e
b111 Y
b100 Z
b100 s
11
b11 X
b11 q
b1001 /
b1001 {
b1001 ""
b1001 K
1,
1%
1J
b0 T
0S
b0 P
b0 Q
b110 O
1d
b1000 b
b1000 $"
b101 a
b11001 c
b11001 )"
b1100000000000000000000000000100 3
b1100000000000000000000000000100 }
b1100000000000000000000000000100 ~
b1001 2
b1001 |
b1001 !"
b1001 #"
1!
#110000
0!
#115000
0'
0)
1z
0*
0+
b0 r
b0 G
b0 w
0A
1@
b0 ;
b0 i
b0 :
b0 h
b0 8
b0 g
b0 %"
b0 <
b0 j
0d
b0 b
b0 $"
b110 a
b0 c
b0 )"
b0 /
b0 {
b0 ""
b0 K
0,
0%
0J
b0 O
b0 Y
b0 W
b0 o
b0 Z
b0 s
01
b0 X
b0 q
b0 `
b0 _
b0 e
1!
#120000
0!
#125000
b110 ;
b110 i
b100 <
b100 j
b1001 `
b1100000000000000000000000000100 _
b1100000000000000000000000000100 e
1S
b0 a
bx 3
bx }
bx ~
b1010 2
b1010 |
b1010 !"
b1010 #"
1!
#130000
0!
#135000
bx 5
bx 4
b1001 r
1C
0@
bx ;
bx i
bx :
bx h
bx 9
bx &"
bx 8
bx g
bx %"
bx 7
bx ("
bx 6
bx f
bx '"
bx <
bx j
1d
b1001 Y
b100 W
b100 o
b110 X
b110 q
b1010 `
bx _
bx e
b1011 2
b1011 |
b1011 !"
b1011 #"
1!
#140000
0!
#145000
bx =
bx u
bx >
bx t
xz
x*
b1010 r
0C
b1011 `
b1010 Y
bx ^
bx \
bx W
bx o
bx Z
bx s
bx ]
bx [
x1
bx X
bx q
1M
0S
b1001 O
b1100 2
b1100 |
b1100 !"
b1100 #"
1!
#150000
0!
#155000
bx .
bx l
b1011 r
1N
0d
b1001 a
0M
bx U
bx T
bx P
b1010 O
b1011 Y
b1101 2
b1101 |
b1101 !"
b1101 #"
1!
#160000
0!
#165000
b1011 O
bx b
bx $"
b1010 a
b1110 2
b1110 |
b1110 !"
b1110 #"
b10000 +"
1!
