

================================================================
== Vitis HLS Report for 'reduce'
================================================================
* Date:           Mon May 16 14:04:43 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        SPMV_CSR
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|       12|  0.120 us|  0.120 us|    6|    6|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 6, D = 13, States = { 1 2 3 4 5 6 7 9 10 11 12 13 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 9 
8 --> 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 8 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%value_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %value_r" [SPMV_CSR_src/accelerator/reducer.cpp:34]   --->   Operation 14 'read' 'value_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%reducer_circuit_adder_levels_num_items_0_load = load i32 %reducer_circuit_adder_levels_num_items_0" [SPMV_CSR_src/accelerator/reducer.cpp:34]   --->   Operation 15 'load' 'reducer_circuit_adder_levels_num_items_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i32 %reducer_circuit_adder_levels_num_items_0_load" [SPMV_CSR_src/accelerator/reducer.cpp:34]   --->   Operation 16 'trunc' 'trunc_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%reducer_circuit_adder_levels_buffer_value_0_0_load = load i32 %reducer_circuit_adder_levels_buffer_value_0_0" [SPMV_CSR_src/accelerator/reducer.cpp:14]   --->   Operation 17 'load' 'reducer_circuit_adder_levels_buffer_value_0_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %trunc_ln34, void %branch0, void %branch1" [SPMV_CSR_src/accelerator/reducer.cpp:34]   --->   Operation 18 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %value_read, i32 %reducer_circuit_adder_levels_buffer_value_0_0" [SPMV_CSR_src/accelerator/reducer.cpp:34]   --->   Operation 19 'store' 'store_ln34' <Predicate = (!trunc_ln34)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%br_ln34 = br void" [SPMV_CSR_src/accelerator/reducer.cpp:34]   --->   Operation 20 'br' 'br_ln34' <Predicate = (!trunc_ln34)> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %value_read, i32 %reducer_circuit_adder_levels_buffer_value_0_1" [SPMV_CSR_src/accelerator/reducer.cpp:34]   --->   Operation 21 'store' 'store_ln34' <Predicate = (trunc_ln34)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%br_ln34 = br void" [SPMV_CSR_src/accelerator/reducer.cpp:34]   --->   Operation 22 'br' 'br_ln34' <Predicate = (trunc_ln34)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.25>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%level_out_value_1 = phi i32 %value_read, void %branch0, i32 %reducer_circuit_adder_levels_buffer_value_0_0_load, void %branch1" [SPMV_CSR_src/accelerator/reducer.cpp:34]   --->   Operation 23 'phi' 'level_out_value_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln13 = store i1 1, i1 %reducer_circuit_adder_levels_valid_0" [SPMV_CSR_src/accelerator/reducer.cpp:13]   --->   Operation 24 'store' 'store_ln13' <Predicate = (reducer_circuit_adder_levels_num_items_0_load == 1)> <Delay = 1.58>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%reducer_circuit_adder_levels_buffer_value_0_1_load = load i32 %reducer_circuit_adder_levels_buffer_value_0_1" [SPMV_CSR_src/accelerator/reducer.cpp:14]   --->   Operation 25 'load' 'reducer_circuit_adder_levels_buffer_value_0_1_load' <Predicate = (reducer_circuit_adder_levels_num_items_0_load == 1)> <Delay = 0.00>
ST_2 : Operation 26 [5/5] (7.25ns)   --->   "%level_out_value = fadd i32 %reducer_circuit_adder_levels_buffer_value_0_1_load, i32 %level_out_value_1" [SPMV_CSR_src/accelerator/reducer.cpp:14]   --->   Operation 26 'fadd' 'level_out_value' <Predicate = (reducer_circuit_adder_levels_num_items_0_load == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.25>
ST_3 : Operation 27 [4/5] (7.25ns)   --->   "%level_out_value = fadd i32 %reducer_circuit_adder_levels_buffer_value_0_1_load, i32 %level_out_value_1" [SPMV_CSR_src/accelerator/reducer.cpp:14]   --->   Operation 27 'fadd' 'level_out_value' <Predicate = (reducer_circuit_adder_levels_num_items_0_load == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.25>
ST_4 : Operation 28 [3/5] (7.25ns)   --->   "%level_out_value = fadd i32 %reducer_circuit_adder_levels_buffer_value_0_1_load, i32 %level_out_value_1" [SPMV_CSR_src/accelerator/reducer.cpp:14]   --->   Operation 28 'fadd' 'level_out_value' <Predicate = (reducer_circuit_adder_levels_num_items_0_load == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.25>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%label_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %label_r" [SPMV_CSR_src/accelerator/reducer.cpp:34]   --->   Operation 29 'read' 'label_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%reducer_circuit_adder_levels_buffer_label_0_0_load = load i32 %reducer_circuit_adder_levels_buffer_label_0_0" [SPMV_CSR_src/accelerator/reducer.cpp:15]   --->   Operation 30 'load' 'reducer_circuit_adder_levels_buffer_label_0_0_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (1.58ns)   --->   "%br_ln34 = br i1 %trunc_ln34, void %branch4, void %branch5" [SPMV_CSR_src/accelerator/reducer.cpp:34]   --->   Operation 31 'br' 'br_ln34' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %label_read, i32 %reducer_circuit_adder_levels_buffer_label_0_0" [SPMV_CSR_src/accelerator/reducer.cpp:34]   --->   Operation 32 'store' 'store_ln34' <Predicate = (!trunc_ln34)> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (1.58ns)   --->   "%br_ln34 = br void %branch5" [SPMV_CSR_src/accelerator/reducer.cpp:34]   --->   Operation 33 'br' 'br_ln34' <Predicate = (!trunc_ln34)> <Delay = 1.58>
ST_5 : Operation 34 [2/5] (7.25ns)   --->   "%level_out_value = fadd i32 %reducer_circuit_adder_levels_buffer_value_0_1_load, i32 %level_out_value_1" [SPMV_CSR_src/accelerator/reducer.cpp:14]   --->   Operation 34 'fadd' 'level_out_value' <Predicate = (reducer_circuit_adder_levels_num_items_0_load == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%level_out_label = phi i32 %label_read, void %branch4, i32 %reducer_circuit_adder_levels_buffer_label_0_0_load, void" [SPMV_CSR_src/accelerator/reducer.cpp:34]   --->   Operation 35 'phi' 'level_out_label' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (2.55ns)   --->   "%add_ln35 = add i32 %reducer_circuit_adder_levels_num_items_0_load, i32 1" [SPMV_CSR_src/accelerator/reducer.cpp:35]   --->   Operation 36 'add' 'add_ln35' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 37 [1/1] (1.30ns)   --->   "%switch_ln11 = switch i32 %reducer_circuit_adder_levels_num_items_0_load, void %._crit_edge, i32 1, void, i32 0, void, i32 4294967295, void" [SPMV_CSR_src/accelerator/reducer.cpp:11]   --->   Operation 37 'switch' 'switch_ln11' <Predicate = true> <Delay = 1.30>
ST_6 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln26 = store i1 0, i1 %reducer_circuit_adder_levels_valid_0" [SPMV_CSR_src/accelerator/reducer.cpp:26]   --->   Operation 38 'store' 'store_ln26' <Predicate = (reducer_circuit_adder_levels_num_items_0_load == 4294967295)> <Delay = 1.58>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln29 = br void %._crit_edge" [SPMV_CSR_src/accelerator/reducer.cpp:29]   --->   Operation 39 'br' 'br_ln29' <Predicate = (reducer_circuit_adder_levels_num_items_0_load == 4294967295)> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%tmp = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %level_out_label, i32 1, i32 31" [SPMV_CSR_src/accelerator/reducer.cpp:18]   --->   Operation 40 'partselect' 'tmp' <Predicate = (reducer_circuit_adder_levels_num_items_0_load == 0)> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (2.47ns)   --->   "%icmp_ln18 = icmp_slt  i31 %tmp, i31 1" [SPMV_CSR_src/accelerator/reducer.cpp:18]   --->   Operation 41 'icmp' 'icmp_ln18' <Predicate = (reducer_circuit_adder_levels_num_items_0_load == 0)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %_ZN13reducer_level3addER12reducer_datai.exit, void" [SPMV_CSR_src/accelerator/reducer.cpp:18]   --->   Operation 42 'br' 'br_ln18' <Predicate = (reducer_circuit_adder_levels_num_items_0_load == 0)> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln20 = store i1 1, i1 %reducer_circuit_adder_levels_valid_0" [SPMV_CSR_src/accelerator/reducer.cpp:20]   --->   Operation 43 'store' 'store_ln20' <Predicate = (reducer_circuit_adder_levels_num_items_0_load == 0 & icmp_ln18)> <Delay = 1.58>
ST_6 : Operation 44 [1/1] (1.70ns)   --->   "%br_ln23 = br void %_ZN13reducer_level3addER12reducer_datai.exit.thread" [SPMV_CSR_src/accelerator/reducer.cpp:23]   --->   Operation 44 'br' 'br_ln23' <Predicate = (reducer_circuit_adder_levels_num_items_0_load == 0 & icmp_ln18)> <Delay = 1.70>
ST_6 : Operation 45 [1/5] (7.25ns)   --->   "%level_out_value = fadd i32 %reducer_circuit_adder_levels_buffer_value_0_1_load, i32 %level_out_value_1" [SPMV_CSR_src/accelerator/reducer.cpp:14]   --->   Operation 45 'fadd' 'level_out_value' <Predicate = (reducer_circuit_adder_levels_num_items_0_load == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.29>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "%reducer_circuit_adder_levels_num_items_1_load = load i32 %reducer_circuit_adder_levels_num_items_1" [SPMV_CSR_src/accelerator/reducer.cpp:34]   --->   Operation 46 'load' 'reducer_circuit_adder_levels_num_items_1_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%reducer_circuit_adder_levels_buffer_value_1_0_load = load i32 %reducer_circuit_adder_levels_buffer_value_1_0" [SPMV_CSR_src/accelerator/reducer.cpp:14]   --->   Operation 47 'load' 'reducer_circuit_adder_levels_buffer_value_1_0_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (1.70ns)   --->   "%br_ln16 = br void %_ZN13reducer_level3addER12reducer_datai.exit.thread" [SPMV_CSR_src/accelerator/reducer.cpp:16]   --->   Operation 48 'br' 'br_ln16' <Predicate = (reducer_circuit_adder_levels_num_items_0_load == 1)> <Delay = 1.70>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%reducer_circuit_adder_levels_valid_0_load = load i1 %reducer_circuit_adder_levels_valid_0" [SPMV_CSR_src/accelerator/reducer.cpp:48]   --->   Operation 49 'load' 'reducer_circuit_adder_levels_valid_0_load' <Predicate = (reducer_circuit_adder_levels_num_items_0_load != 1 & !icmp_ln18) | (reducer_circuit_adder_levels_num_items_0_load != 1 & reducer_circuit_adder_levels_num_items_0_load != 0)> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (1.70ns)   --->   "%br_ln48 = br i1 %reducer_circuit_adder_levels_valid_0_load, void %mergeST, void %_ZN13reducer_level3addER12reducer_datai.exit.thread" [SPMV_CSR_src/accelerator/reducer.cpp:48]   --->   Operation 50 'br' 'br_ln48' <Predicate = (reducer_circuit_adder_levels_num_items_0_load != 1 & !icmp_ln18) | (reducer_circuit_adder_levels_num_items_0_load != 1 & reducer_circuit_adder_levels_num_items_0_load != 0)> <Delay = 1.70>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%reducer_circuit_adder_levels_num_items_0_new_0 = phi i32 %add_ln35, void %_ZN13reducer_level3addER12reducer_datai.exit, i32 0, void, i32 0, void" [SPMV_CSR_src/accelerator/reducer.cpp:35]   --->   Operation 51 'phi' 'reducer_circuit_adder_levels_num_items_0_new_0' <Predicate = (reducer_circuit_adder_levels_valid_0_load) | (reducer_circuit_adder_levels_num_items_0_load == 0 & icmp_ln18) | (reducer_circuit_adder_levels_num_items_0_load == 1)> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%level_out_017_31 = phi i32 0, void %_ZN13reducer_level3addER12reducer_datai.exit, i32 %level_out_value_1, void, i32 %level_out_value, void"   --->   Operation 52 'phi' 'level_out_017_31' <Predicate = (reducer_circuit_adder_levels_valid_0_load) | (reducer_circuit_adder_levels_num_items_0_load == 0 & icmp_ln18) | (reducer_circuit_adder_levels_num_items_0_load == 1)> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln34_1 = trunc i32 %reducer_circuit_adder_levels_num_items_1_load" [SPMV_CSR_src/accelerator/reducer.cpp:34]   --->   Operation 53 'trunc' 'trunc_ln34_1' <Predicate = (reducer_circuit_adder_levels_valid_0_load) | (reducer_circuit_adder_levels_num_items_0_load == 0 & icmp_ln18) | (reducer_circuit_adder_levels_num_items_0_load == 1)> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %trunc_ln34_1, void %branch2, void %branch3" [SPMV_CSR_src/accelerator/reducer.cpp:34]   --->   Operation 54 'br' 'br_ln34' <Predicate = (reducer_circuit_adder_levels_valid_0_load) | (reducer_circuit_adder_levels_num_items_0_load == 0 & icmp_ln18) | (reducer_circuit_adder_levels_num_items_0_load == 1)> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %level_out_017_31, i32 %reducer_circuit_adder_levels_buffer_value_1_0" [SPMV_CSR_src/accelerator/reducer.cpp:34]   --->   Operation 55 'store' 'store_ln34' <Predicate = (reducer_circuit_adder_levels_valid_0_load & !trunc_ln34_1) | (reducer_circuit_adder_levels_num_items_0_load == 0 & icmp_ln18 & !trunc_ln34_1) | (reducer_circuit_adder_levels_num_items_0_load == 1 & !trunc_ln34_1)> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (1.58ns)   --->   "%br_ln34 = br void %_ZN13reducer_level3addER12reducer_datai.exit.thread16" [SPMV_CSR_src/accelerator/reducer.cpp:34]   --->   Operation 56 'br' 'br_ln34' <Predicate = (reducer_circuit_adder_levels_valid_0_load & !trunc_ln34_1) | (reducer_circuit_adder_levels_num_items_0_load == 0 & icmp_ln18 & !trunc_ln34_1) | (reducer_circuit_adder_levels_num_items_0_load == 1 & !trunc_ln34_1)> <Delay = 1.58>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %level_out_017_31, i32 %reducer_circuit_adder_levels_buffer_value_1_1" [SPMV_CSR_src/accelerator/reducer.cpp:34]   --->   Operation 57 'store' 'store_ln34' <Predicate = (reducer_circuit_adder_levels_valid_0_load & trunc_ln34_1) | (reducer_circuit_adder_levels_num_items_0_load == 0 & icmp_ln18 & trunc_ln34_1) | (reducer_circuit_adder_levels_num_items_0_load == 1 & trunc_ln34_1)> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (1.58ns)   --->   "%br_ln34 = br void %_ZN13reducer_level3addER12reducer_datai.exit.thread16" [SPMV_CSR_src/accelerator/reducer.cpp:34]   --->   Operation 58 'br' 'br_ln34' <Predicate = (reducer_circuit_adder_levels_valid_0_load & trunc_ln34_1) | (reducer_circuit_adder_levels_num_items_0_load == 0 & icmp_ln18 & trunc_ln34_1) | (reducer_circuit_adder_levels_num_items_0_load == 1 & trunc_ln34_1)> <Delay = 1.58>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%reducer_circuit_adder_levels_buffer_value_1_0_loc_0 = phi i32 %level_out_017_31, void %branch2, i32 %reducer_circuit_adder_levels_buffer_value_1_0_load, void %branch3" [SPMV_CSR_src/accelerator/reducer.cpp:34]   --->   Operation 59 'phi' 'reducer_circuit_adder_levels_buffer_value_1_0_loc_0' <Predicate = (reducer_circuit_adder_levels_valid_0_load) | (reducer_circuit_adder_levels_num_items_0_load == 0 & icmp_ln18) | (reducer_circuit_adder_levels_num_items_0_load == 1)> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %trunc_ln34_1, void %branch6, void %_ZN13reducer_level3addER12reducer_datai.exit.thread1622" [SPMV_CSR_src/accelerator/reducer.cpp:34]   --->   Operation 60 'br' 'br_ln34' <Predicate = (reducer_circuit_adder_levels_valid_0_load) | (reducer_circuit_adder_levels_num_items_0_load == 0 & icmp_ln18) | (reducer_circuit_adder_levels_num_items_0_load == 1)> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (2.55ns)   --->   "%add_ln35_1 = add i32 %reducer_circuit_adder_levels_num_items_1_load, i32 1" [SPMV_CSR_src/accelerator/reducer.cpp:35]   --->   Operation 61 'add' 'add_ln35_1' <Predicate = (reducer_circuit_adder_levels_valid_0_load) | (reducer_circuit_adder_levels_num_items_0_load == 0 & icmp_ln18) | (reducer_circuit_adder_levels_num_items_0_load == 1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 62 [1/1] (1.58ns)   --->   "%br_ln49 = br void %mergeST" [SPMV_CSR_src/accelerator/reducer.cpp:49]   --->   Operation 62 'br' 'br_ln49' <Predicate = (reducer_circuit_adder_levels_valid_0_load) | (reducer_circuit_adder_levels_num_items_0_load == 0 & icmp_ln18) | (reducer_circuit_adder_levels_num_items_0_load == 1)> <Delay = 1.58>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%reducer_circuit_adder_levels_num_items_0_new_1 = phi i32 %reducer_circuit_adder_levels_num_items_0_new_0, void %_ZN13reducer_level3addER12reducer_datai.exit.thread1622, i32 %add_ln35, void %_ZN13reducer_level3addER12reducer_datai.exit" [SPMV_CSR_src/accelerator/reducer.cpp:35]   --->   Operation 63 'phi' 'reducer_circuit_adder_levels_num_items_0_new_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%store_ln35 = store i32 %reducer_circuit_adder_levels_num_items_0_new_1, i32 %reducer_circuit_adder_levels_num_items_0" [SPMV_CSR_src/accelerator/reducer.cpp:35]   --->   Operation 64 'store' 'store_ln35' <Predicate = true> <Delay = 0.00>

State 8 <SV = 12> <Delay = 3.29>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13reducer_level3addER12reducer_datai.exit"   --->   Operation 65 'br' 'br_ln0' <Predicate = (reducer_circuit_adder_levels_num_items_0_load != 1 & reducer_circuit_adder_levels_num_items_0_load != 0)> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (1.70ns)   --->   "%br_ln16 = br void %_ZN13reducer_level3addER12reducer_datai.exit14.thread" [SPMV_CSR_src/accelerator/reducer.cpp:16]   --->   Operation 66 'br' 'br_ln16' <Predicate = (empty == 2)> <Delay = 1.70>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13reducer_level3addER12reducer_datai.exit14"   --->   Operation 67 'br' 'br_ln0' <Predicate = (empty != 2 & empty != 1)> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%reducer_circuit_adder_levels_num_items_1_flag_1 = phi i1 %reducer_circuit_adder_levels_num_items_1_flag_0, void %_ZN13reducer_level3addER12reducer_datai.exit14, i1 1, void, i1 1, void"   --->   Operation 68 'phi' 'reducer_circuit_adder_levels_num_items_1_flag_1' <Predicate = (reducer_circuit_adder_levels_valid_1_load) | (empty == 1 & icmp_ln18_1) | (empty == 2)> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%reducer_circuit_adder_levels_num_items_1_new_1 = phi i32 %empty, void %_ZN13reducer_level3addER12reducer_datai.exit14, i32 0, void, i32 0, void" [SPMV_CSR_src/accelerator/reducer.cpp:35]   --->   Operation 69 'phi' 'reducer_circuit_adder_levels_num_items_1_new_1' <Predicate = (reducer_circuit_adder_levels_valid_1_load) | (empty == 1 & icmp_ln18_1) | (empty == 2)> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%out_data_0_35 = phi i32 0, void %_ZN13reducer_level3addER12reducer_datai.exit14, i32 %out_data_value_1, void, i32 %out_data_value, void"   --->   Operation 70 'phi' 'out_data_0_35' <Predicate = (reducer_circuit_adder_levels_valid_1_load) | (empty == 1 & icmp_ln18_1) | (empty == 2)> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%bitcast_ln54 = bitcast i32 %out_data_0_35" [SPMV_CSR_src/accelerator/reducer.cpp:54]   --->   Operation 71 'bitcast' 'bitcast_ln54' <Predicate = (reducer_circuit_adder_levels_valid_1_load) | (empty == 1 & icmp_ln18_1) | (empty == 2)> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %out_r, i32 %bitcast_ln54" [SPMV_CSR_src/accelerator/reducer.cpp:54]   --->   Operation 72 'write' 'write_ln54' <Predicate = (reducer_circuit_adder_levels_valid_1_load) | (empty == 1 & icmp_ln18_1) | (empty == 2)> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (1.58ns)   --->   "%br_ln54 = br void %_ZN13reducer_level3addER12reducer_datai.exit14._crit_edge" [SPMV_CSR_src/accelerator/reducer.cpp:54]   --->   Operation 73 'br' 'br_ln54' <Predicate = (reducer_circuit_adder_levels_valid_1_load) | (empty == 1 & icmp_ln18_1) | (empty == 2)> <Delay = 1.58>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%reducer_circuit_adder_levels_num_items_1_flag_2 = phi i1 %reducer_circuit_adder_levels_num_items_1_flag_1, void %_ZN13reducer_level3addER12reducer_datai.exit14.thread, i1 %reducer_circuit_adder_levels_num_items_1_flag_0, void %_ZN13reducer_level3addER12reducer_datai.exit14"   --->   Operation 74 'phi' 'reducer_circuit_adder_levels_num_items_1_flag_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%reducer_circuit_adder_levels_num_items_1_new_2 = phi i32 %reducer_circuit_adder_levels_num_items_1_new_1, void %_ZN13reducer_level3addER12reducer_datai.exit14.thread, i32 %empty, void %_ZN13reducer_level3addER12reducer_datai.exit14" [SPMV_CSR_src/accelerator/reducer.cpp:35]   --->   Operation 75 'phi' 'reducer_circuit_adder_levels_num_items_1_new_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %reducer_circuit_adder_levels_num_items_1_flag_2, void %_ZN13reducer_level3addER12reducer_datai.exit14._crit_edge.new, void %mergeST26"   --->   Operation 76 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%store_ln35 = store i32 %reducer_circuit_adder_levels_num_items_1_new_2, i32 %reducer_circuit_adder_levels_num_items_1" [SPMV_CSR_src/accelerator/reducer.cpp:35]   --->   Operation 77 'store' 'store_ln35' <Predicate = (reducer_circuit_adder_levels_num_items_1_flag_2)> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13reducer_level3addER12reducer_datai.exit14._crit_edge.new"   --->   Operation 78 'br' 'br_ln0' <Predicate = (reducer_circuit_adder_levels_num_items_1_flag_2)> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%ret_ln55 = ret" [SPMV_CSR_src/accelerator/reducer.cpp:55]   --->   Operation 79 'ret' 'ret_ln55' <Predicate = true> <Delay = 0.00>

State 9 <SV = 7> <Delay = 7.25>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%level_out_118_32 = phi i32 0, void %_ZN13reducer_level3addER12reducer_datai.exit, i32 %level_out_label, void, i32 %level_out_label, void"   --->   Operation 80 'phi' 'level_out_118_32' <Predicate = (reducer_circuit_adder_levels_valid_0_load) | (reducer_circuit_adder_levels_num_items_0_load == 0 & icmp_ln18) | (reducer_circuit_adder_levels_num_items_0_load == 1)> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %level_out_118_32, i32 %reducer_circuit_adder_levels_buffer_label_1_0" [SPMV_CSR_src/accelerator/reducer.cpp:34]   --->   Operation 81 'store' 'store_ln34' <Predicate = (reducer_circuit_adder_levels_valid_0_load & !trunc_ln34_1) | (reducer_circuit_adder_levels_num_items_0_load == 0 & icmp_ln18 & !trunc_ln34_1) | (reducer_circuit_adder_levels_num_items_0_load == 1 & !trunc_ln34_1)> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln34 = br void %_ZN13reducer_level3addER12reducer_datai.exit.thread1622" [SPMV_CSR_src/accelerator/reducer.cpp:34]   --->   Operation 82 'br' 'br_ln34' <Predicate = (reducer_circuit_adder_levels_valid_0_load & !trunc_ln34_1) | (reducer_circuit_adder_levels_num_items_0_load == 0 & icmp_ln18 & !trunc_ln34_1) | (reducer_circuit_adder_levels_num_items_0_load == 1 & !trunc_ln34_1)> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%out_data_value_1 = phi i32 %reducer_circuit_adder_levels_buffer_value_1_0_loc_0, void %_ZN13reducer_level3addER12reducer_datai.exit.thread1622, i32 %reducer_circuit_adder_levels_buffer_value_1_0_load, void %_ZN13reducer_level3addER12reducer_datai.exit" [SPMV_CSR_src/accelerator/reducer.cpp:34]   --->   Operation 83 'phi' 'out_data_value_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%empty = phi i32 %add_ln35_1, void %_ZN13reducer_level3addER12reducer_datai.exit.thread1622, i32 %reducer_circuit_adder_levels_num_items_1_load, void %_ZN13reducer_level3addER12reducer_datai.exit" [SPMV_CSR_src/accelerator/reducer.cpp:35]   --->   Operation 84 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (1.30ns)   --->   "%switch_ln11 = switch i32 %empty, void %._crit_edge1, i32 2, void, i32 1, void, i32 0, void" [SPMV_CSR_src/accelerator/reducer.cpp:11]   --->   Operation 85 'switch' 'switch_ln11' <Predicate = true> <Delay = 1.30>
ST_9 : Operation 86 [1/1] (1.58ns)   --->   "%store_ln13 = store i1 1, i1 %reducer_circuit_adder_levels_valid_1" [SPMV_CSR_src/accelerator/reducer.cpp:13]   --->   Operation 86 'store' 'store_ln13' <Predicate = (empty == 2)> <Delay = 1.58>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%reducer_circuit_adder_levels_buffer_value_1_1_load = load i32 %reducer_circuit_adder_levels_buffer_value_1_1" [SPMV_CSR_src/accelerator/reducer.cpp:14]   --->   Operation 87 'load' 'reducer_circuit_adder_levels_buffer_value_1_1_load' <Predicate = (empty == 2)> <Delay = 0.00>
ST_9 : Operation 88 [5/5] (7.25ns)   --->   "%out_data_value = fadd i32 %reducer_circuit_adder_levels_buffer_value_1_1_load, i32 %out_data_value_1" [SPMV_CSR_src/accelerator/reducer.cpp:14]   --->   Operation 88 'fadd' 'out_data_value' <Predicate = (empty == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 8> <Delay = 7.25>
ST_10 : Operation 89 [4/5] (7.25ns)   --->   "%out_data_value = fadd i32 %reducer_circuit_adder_levels_buffer_value_1_1_load, i32 %out_data_value_1" [SPMV_CSR_src/accelerator/reducer.cpp:14]   --->   Operation 89 'fadd' 'out_data_value' <Predicate = (empty == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 9> <Delay = 7.25>
ST_11 : Operation 90 [3/5] (7.25ns)   --->   "%out_data_value = fadd i32 %reducer_circuit_adder_levels_buffer_value_1_1_load, i32 %out_data_value_1" [SPMV_CSR_src/accelerator/reducer.cpp:14]   --->   Operation 90 'fadd' 'out_data_value' <Predicate = (empty == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 10> <Delay = 7.25>
ST_12 : Operation 91 [2/5] (7.25ns)   --->   "%out_data_value = fadd i32 %reducer_circuit_adder_levels_buffer_value_1_1_load, i32 %out_data_value_1" [SPMV_CSR_src/accelerator/reducer.cpp:14]   --->   Operation 91 'fadd' 'out_data_value' <Predicate = (empty == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 11> <Delay = 7.25>
ST_13 : Operation 92 [1/1] (0.00ns)   --->   "%reducer_circuit_adder_levels_num_items_1_flag_0 = phi i1 1, void %_ZN13reducer_level3addER12reducer_datai.exit.thread1622, i1 0, void %_ZN13reducer_level3addER12reducer_datai.exit"   --->   Operation 92 'phi' 'reducer_circuit_adder_levels_num_items_1_flag_0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 93 [1/1] (1.58ns)   --->   "%store_ln26 = store i1 0, i1 %reducer_circuit_adder_levels_valid_1" [SPMV_CSR_src/accelerator/reducer.cpp:26]   --->   Operation 93 'store' 'store_ln26' <Predicate = (empty == 0)> <Delay = 1.58>
ST_13 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln29 = br void %._crit_edge1" [SPMV_CSR_src/accelerator/reducer.cpp:29]   --->   Operation 94 'br' 'br_ln29' <Predicate = (empty == 0)> <Delay = 0.00>
ST_13 : Operation 95 [1/1] (0.00ns)   --->   "%out_data_label = load i32 %reducer_circuit_adder_levels_buffer_label_1_0" [SPMV_CSR_src/accelerator/reducer.cpp:18]   --->   Operation 95 'load' 'out_data_label' <Predicate = (empty == 1)> <Delay = 0.00>
ST_13 : Operation 96 [1/1] (2.47ns)   --->   "%icmp_ln18_1 = icmp_slt  i32 %out_data_label, i32 3" [SPMV_CSR_src/accelerator/reducer.cpp:18]   --->   Operation 96 'icmp' 'icmp_ln18_1' <Predicate = (empty == 1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18_1, void %_ZN13reducer_level3addER12reducer_datai.exit14, void" [SPMV_CSR_src/accelerator/reducer.cpp:18]   --->   Operation 97 'br' 'br_ln18' <Predicate = (empty == 1)> <Delay = 0.00>
ST_13 : Operation 98 [1/1] (1.58ns)   --->   "%store_ln20 = store i1 1, i1 %reducer_circuit_adder_levels_valid_1" [SPMV_CSR_src/accelerator/reducer.cpp:20]   --->   Operation 98 'store' 'store_ln20' <Predicate = (empty == 1 & icmp_ln18_1)> <Delay = 1.58>
ST_13 : Operation 99 [1/1] (1.70ns)   --->   "%br_ln23 = br void %_ZN13reducer_level3addER12reducer_datai.exit14.thread" [SPMV_CSR_src/accelerator/reducer.cpp:23]   --->   Operation 99 'br' 'br_ln23' <Predicate = (empty == 1 & icmp_ln18_1)> <Delay = 1.70>
ST_13 : Operation 100 [1/5] (7.25ns)   --->   "%out_data_value = fadd i32 %reducer_circuit_adder_levels_buffer_value_1_1_load, i32 %out_data_value_1" [SPMV_CSR_src/accelerator/reducer.cpp:14]   --->   Operation 100 'fadd' 'out_data_value' <Predicate = (empty == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 101 [1/1] (0.00ns)   --->   "%reducer_circuit_adder_levels_valid_1_load = load i1 %reducer_circuit_adder_levels_valid_1" [SPMV_CSR_src/accelerator/reducer.cpp:53]   --->   Operation 101 'load' 'reducer_circuit_adder_levels_valid_1_load' <Predicate = (empty != 2 & !icmp_ln18_1) | (empty != 2 & empty != 1)> <Delay = 0.00>
ST_13 : Operation 102 [1/1] (1.70ns)   --->   "%br_ln53 = br i1 %reducer_circuit_adder_levels_valid_1_load, void %_ZN13reducer_level3addER12reducer_datai.exit14._crit_edge, void %_ZN13reducer_level3addER12reducer_datai.exit14.thread" [SPMV_CSR_src/accelerator/reducer.cpp:53]   --->   Operation 102 'br' 'br_ln53' <Predicate = (empty != 2 & !icmp_ln18_1) | (empty != 2 & empty != 1)> <Delay = 1.70>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('level_out.value', SPMV_CSR_src/accelerator/reducer.cpp:34) with incoming values : ('value_read', SPMV_CSR_src/accelerator/reducer.cpp:34) ('reducer_circuit_adder_levels_buffer_value_0_0_load', SPMV_CSR_src/accelerator/reducer.cpp:14) [27]  (1.59 ns)

 <State 2>: 7.26ns
The critical path consists of the following:
	'phi' operation ('level_out.value', SPMV_CSR_src/accelerator/reducer.cpp:34) with incoming values : ('value_read', SPMV_CSR_src/accelerator/reducer.cpp:34) ('reducer_circuit_adder_levels_buffer_value_0_0_load', SPMV_CSR_src/accelerator/reducer.cpp:14) [27]  (0 ns)
	'fadd' operation ('level_out.value', SPMV_CSR_src/accelerator/reducer.cpp:14) [52]  (7.26 ns)

 <State 3>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('level_out.value', SPMV_CSR_src/accelerator/reducer.cpp:14) [52]  (7.26 ns)

 <State 4>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('level_out.value', SPMV_CSR_src/accelerator/reducer.cpp:14) [52]  (7.26 ns)

 <State 5>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('level_out.value', SPMV_CSR_src/accelerator/reducer.cpp:14) [52]  (7.26 ns)

 <State 6>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('level_out.value', SPMV_CSR_src/accelerator/reducer.cpp:14) [52]  (7.26 ns)

 <State 7>: 3.3ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('level_out.value') with incoming values : ('value_read', SPMV_CSR_src/accelerator/reducer.cpp:34) ('reducer_circuit_adder_levels_buffer_value_0_0_load', SPMV_CSR_src/accelerator/reducer.cpp:14) ('level_out.value', SPMV_CSR_src/accelerator/reducer.cpp:14) [62]  (1.71 ns)
	'phi' operation ('level_out.value') with incoming values : ('value_read', SPMV_CSR_src/accelerator/reducer.cpp:34) ('reducer_circuit_adder_levels_buffer_value_0_0_load', SPMV_CSR_src/accelerator/reducer.cpp:14) ('level_out.value', SPMV_CSR_src/accelerator/reducer.cpp:14) [62]  (0 ns)
	multiplexor before 'phi' operation ('reducer_circuit_adder_levels_buffer_value_1_0_loc_0', SPMV_CSR_src/accelerator/reducer.cpp:34) with incoming values : ('value_read', SPMV_CSR_src/accelerator/reducer.cpp:34) ('reducer_circuit_adder_levels_buffer_value_0_0_load', SPMV_CSR_src/accelerator/reducer.cpp:14) ('reducer_circuit_adder_levels_buffer_value_1_0_load', SPMV_CSR_src/accelerator/reducer.cpp:14) ('level_out.value', SPMV_CSR_src/accelerator/reducer.cpp:14) [72]  (1.59 ns)
	'phi' operation ('reducer_circuit_adder_levels_buffer_value_1_0_loc_0', SPMV_CSR_src/accelerator/reducer.cpp:34) with incoming values : ('value_read', SPMV_CSR_src/accelerator/reducer.cpp:34) ('reducer_circuit_adder_levels_buffer_value_0_0_load', SPMV_CSR_src/accelerator/reducer.cpp:14) ('reducer_circuit_adder_levels_buffer_value_1_0_load', SPMV_CSR_src/accelerator/reducer.cpp:14) ('level_out.value', SPMV_CSR_src/accelerator/reducer.cpp:14) [72]  (0 ns)

 <State 8>: 3.3ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('reducer_circuit_adder_levels_num_items_1_flag_1') [108]  (1.71 ns)
	'phi' operation ('reducer_circuit_adder_levels_num_items_1_flag_1') [108]  (0 ns)
	multiplexor before 'phi' operation ('reducer_circuit_adder_levels_num_items_1_flag_2') [115]  (1.59 ns)
	'phi' operation ('reducer_circuit_adder_levels_num_items_1_flag_2') [115]  (0 ns)

 <State 9>: 7.26ns
The critical path consists of the following:
	'phi' operation ('out_data.value', SPMV_CSR_src/accelerator/reducer.cpp:34) with incoming values : ('value_read', SPMV_CSR_src/accelerator/reducer.cpp:34) ('reducer_circuit_adder_levels_buffer_value_0_0_load', SPMV_CSR_src/accelerator/reducer.cpp:14) ('reducer_circuit_adder_levels_buffer_value_1_0_load', SPMV_CSR_src/accelerator/reducer.cpp:14) ('level_out.value', SPMV_CSR_src/accelerator/reducer.cpp:14) [83]  (0 ns)
	'fadd' operation ('out_data.value', SPMV_CSR_src/accelerator/reducer.cpp:14) [100]  (7.26 ns)

 <State 10>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('out_data.value', SPMV_CSR_src/accelerator/reducer.cpp:14) [100]  (7.26 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('out_data.value', SPMV_CSR_src/accelerator/reducer.cpp:14) [100]  (7.26 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('out_data.value', SPMV_CSR_src/accelerator/reducer.cpp:14) [100]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('out_data.value', SPMV_CSR_src/accelerator/reducer.cpp:14) [100]  (7.26 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
