Release 11.1 - xst L.33 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: MemControlTest.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MemControlTest.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MemControlTest"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : MemControlTest
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : MemControlTest.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/FPGA/Projects/Current Projects/Systems/OZ-3/MemControlTest/MemControlTest.vhd" in Library work.
Architecture behavioral of Entity memcontroltest is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <MemControlTest> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <MemControlTest> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "E:/FPGA/Projects/Current Projects/Systems/OZ-3/MemControlTest/MemControlTest.vhd" line 43: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <data_bus>
INFO:Xst:2679 - Register <address_out> in unit <MemControlTest> has a constant value of 000000000000000000000001 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <output_e> in unit <MemControlTest> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <check_out> in unit <MemControlTest> has a constant value of 1 during circuit operation. The register is replaced by logic.
Entity <MemControlTest> analyzed. Unit <MemControlTest> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <MemControlTest>.
    Related source file is "E:/FPGA/Projects/Current Projects/Systems/OZ-3/MemControlTest/MemControlTest.vhd".
    Found 16-bit register for signal <data_bus>.
    Found 1-bit register for signal <write_e>.
    Found 1-bit register for signal <gone>.
    Summary:
	inferred  18 D-type flip-flop(s).
Unit <MemControlTest> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 3
 1-bit register                                        : 2
 16-bit register                                       : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1426 - The value init of the FF/Latch gone hinder the constant cleaning in the block MemControlTest.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch <data_bus_5> (without init value) has a constant value of 0 in block <MemControlTest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_bus_6> (without init value) has a constant value of 0 in block <MemControlTest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_bus_7> (without init value) has a constant value of 0 in block <MemControlTest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_bus_8> (without init value) has a constant value of 0 in block <MemControlTest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_bus_9> (without init value) has a constant value of 0 in block <MemControlTest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_bus_10> (without init value) has a constant value of 0 in block <MemControlTest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_bus_11> (without init value) has a constant value of 0 in block <MemControlTest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_bus_13> (without init value) has a constant value of 0 in block <MemControlTest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_bus_14> (without init value) has a constant value of 0 in block <MemControlTest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_bus_15> (without init value) has a constant value of 0 in block <MemControlTest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <data_bus<15:13>> (without init value) have a constant value of 0 in block <MemControlTest>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 15
 Flip-Flops                                            : 15

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch gone hinder the constant cleaning in the block MemControlTest.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch <data_bus_5> (without init value) has a constant value of 0 in block <MemControlTest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_bus_6> (without init value) has a constant value of 0 in block <MemControlTest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_bus_7> (without init value) has a constant value of 0 in block <MemControlTest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_bus_8> (without init value) has a constant value of 0 in block <MemControlTest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_bus_9> (without init value) has a constant value of 0 in block <MemControlTest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_bus_10> (without init value) has a constant value of 0 in block <MemControlTest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_bus_11> (without init value) has a constant value of 0 in block <MemControlTest>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <write_e> in Unit <MemControlTest> is equivalent to the following 6 FFs/Latches, which will be removed : <data_bus_0> <data_bus_1> <data_bus_2> <data_bus_3> <data_bus_4> <data_bus_12> 

Optimizing unit <MemControlTest> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MemControlTest, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2
 Flip-Flops                                            : 2

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : MemControlTest.ngr
Top Level Output File Name         : MemControlTest
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 44

Cell Usage :
# BELS                             : 3
#      GND                         : 1
#      INV                         : 1
#      VCC                         : 1
# FlipFlops/Latches                : 2
#      FDE                         : 1
#      FDR                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 43
#      OBUF                        : 43
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                        1  out of   4656     0%  
 Number of Slice Flip Flops:              2  out of   9312     0%  
 Number of 4 input LUTs:                  1  out of   9312     0%  
 Number of IOs:                          44
 Number of bonded IOBs:                  44  out of    232    18%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 2     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 2.717ns (Maximum Frequency: 368.053MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 4.571ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 2.717ns (frequency: 368.053MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.717ns (Levels of Logic = 1)
  Source:            gone (FF)
  Destination:       gone (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: gone to gone
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.591   0.447  gone (gone)
     INV:I->O              1   0.704   0.420  gone_inv1_INV_0 (gone_inv)
     FDE:CE                    0.555          gone
    ----------------------------------------
    Total                      2.717ns (1.850ns logic, 0.867ns route)
                                       (68.1% logic, 31.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              4.571ns (Levels of Logic = 1)
  Source:            write_e (FF)
  Destination:       write_e (PAD)
  Source Clock:      clock rising

  Data Path: write_e to write_e
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              7   0.591   0.708  write_e (data_bus_0_OBUF)
     OBUF:I->O                 3.272          data_bus_12_OBUF (data_bus<12>)
    ----------------------------------------
    Total                      4.571ns (3.863ns logic, 0.708ns route)
                                       (84.5% logic, 15.5% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.15 secs
 
--> 

Total memory usage is 165568 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   21 (   0 filtered)
Number of infos    :    4 (   0 filtered)

