
erika3app.elf:     file format elf32-tricore
erika3app.elf
architecture: TriCore:V1_6_1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x80000020

Program Header:
    LOAD off    0x00004000 vaddr 0x50100000 paddr 0x50100000 align 2**14
         filesz 0x00002000 memsz 0x00002000 flags r-x
    LOAD off    0x00008020 vaddr 0x80000020 paddr 0x80000020 align 2**14
         filesz 0x0000ce50 memsz 0x0000ce50 flags r-x
    LOAD off    0x00018000 vaddr 0x70000000 paddr 0x8000ce70 align 2**14
         filesz 0x00001958 memsz 0x00001958 flags rw-
    LOAD off    0x0001a600 vaddr 0x5001a600 paddr 0x8000e7c8 align 2**14
         filesz 0x00000000 memsz 0x00001000 flags rw-
    LOAD off    0x0001b700 vaddr 0x5001b700 paddr 0x8000e7c8 align 2**14
         filesz 0x00000000 memsz 0x00000400 flags rw-
    LOAD off    0x0001a600 vaddr 0x6001a600 paddr 0x8000e7c8 align 2**14
         filesz 0x00000000 memsz 0x00001000 flags rw-
    LOAD off    0x0001b700 vaddr 0x6001b700 paddr 0x8000e7c8 align 2**14
         filesz 0x00000000 memsz 0x00000400 flags rw-
    LOAD off    0x00019958 vaddr 0x70001958 paddr 0x8000e7c8 align 2**14
         filesz 0x00000000 memsz 0x00003158 flags rw-
    LOAD off    0x0001c600 vaddr 0x70018600 paddr 0x8000e7c8 align 2**14
         filesz 0x00000000 memsz 0x00001000 flags rw-
    LOAD off    0x0001d700 vaddr 0x70019700 paddr 0x8000e7c8 align 2**14
         filesz 0x00000000 memsz 0x00000400 flags rw-
    LOAD off    0x0001bc00 vaddr 0x5001bc00 paddr 0x8000e800 align 2**14
         filesz 0x00000000 memsz 0x00002000 flags rw-
    LOAD off    0x0001bc00 vaddr 0x6001bc00 paddr 0x8000e800 align 2**14
         filesz 0x00000000 memsz 0x00002000 flags rw-
    LOAD off    0x00019c00 vaddr 0x70019c00 paddr 0x8000e800 align 2**14
         filesz 0x00000000 memsz 0x00002000 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .startup      00000006  80000020  80000020  00008020  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rodata       000009f0  80000028  80000028  00008028  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .bss          00003158  70001958  8000e7c8  00019958  2**3
                  ALLOC
  3 .data         00001958  70000000  8000ce70  00018000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  4 .traptab      00000200  80000b00  80000b00  00008b00  2**8
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  5 .ctors        00000008  80000d00  80000d00  00008d00  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  6 .dtors        00000008  80000d08  80000d08  00008d08  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  7 .inttab_cpu0  00002000  80002000  80002000  0000a000  2**13
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  8 .text         00008e70  80004000  80004000  0000c000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  9 .inttab       00002000  50100000  50100000  00004000  2**13
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 10 .CPU2.ustack  00001000  5001a600  8000e7c8  0001a600  2**3
                  ALLOC, CPU2
 11 .CPU2.istack  00000400  5001b700  8000e7c8  0001b700  2**3
                  ALLOC, CPU2
 12 .CPU2.csa     00002000  5001bc00  8000e800  0001bc00  2**6
                  ALLOC, CPU2
 13 .CPU1.ustack  00001000  6001a600  8000e7c8  0001a600  2**3
                  ALLOC, CPU1
 14 .CPU1.istack  00000400  6001b700  8000e7c8  0001b700  2**3
                  ALLOC, CPU1
 15 .CPU1.csa     00002000  6001bc00  8000e800  0001bc00  2**6
                  ALLOC, CPU1
 16 .CPU0.ustack  00001000  70018600  8000e7c8  0001c600  2**3
                  ALLOC, CPU0
 17 .CPU0.istack  00000400  70019700  8000e7c8  0001d700  2**3
                  ALLOC, CPU0
 18 .CPU0.csa     00002000  70019c00  8000e800  00019c00  2**6
                  ALLOC, CPU0
 19 .comment      00000053  00000000  00000000  00019958  2**0
                  CONTENTS, READONLY
 20 .debug_aranges 00000d30  00000000  00000000  000199b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_info   000b0d9e  00000000  00000000  0001a6e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 22 .debug_abbrev 0000b58d  00000000  00000000  000cb47e  2**0
                  CONTENTS, READONLY, DEBUGGING
 23 .debug_line   00015afe  00000000  00000000  000d6a0b  2**0
                  CONTENTS, READONLY, DEBUGGING
 24 .debug_frame  00001fc0  00000000  00000000  000ec50c  2**2
                  CONTENTS, READONLY, DEBUGGING
 25 .debug_str    00001d2c  00000000  00000000  000ee4cc  2**0
                  CONTENTS, READONLY, DEBUGGING
 26 .debug_loc    00019e0a  00000000  00000000  000f01f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 27 .debug_ranges 00002da8  00000000  00000000  0010a002  2**0
                  CONTENTS, READONLY, DEBUGGING
 28 .version_info 0007a4f9  00000000  00000000  0010cdaa  2**0
                  CONTENTS, READONLY
 29 .debug_macro  002849a5  00000000  00000000  001872a3  2**0
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
80000020 l    d  .startup	00000000 .startup
80000028 l    d  .rodata	00000000 .rodata
70001958 l    d  .bss	00000000 .bss
70000000 l    d  .data	00000000 .data
80000b00 l    d  .traptab	00000000 .traptab
80000d00 l    d  .ctors	00000000 .ctors
80000d08 l    d  .dtors	00000000 .dtors
80002000 l    d  .inttab_cpu0	00000000 .inttab_cpu0
80004000 l    d  .text	00000000 .text
50100000 l    d  .inttab	00000000 .inttab
5001a600 l    d  .CPU2.ustack	00000000 .CPU2.ustack
5001b700 l    d  .CPU2.istack	00000000 .CPU2.istack
5001bc00 l    d  .CPU2.csa	00000000 .CPU2.csa
6001a600 l    d  .CPU1.ustack	00000000 .CPU1.ustack
6001b700 l    d  .CPU1.istack	00000000 .CPU1.istack
6001bc00 l    d  .CPU1.csa	00000000 .CPU1.csa
70018600 l    d  .CPU0.ustack	00000000 .CPU0.ustack
70019700 l    d  .CPU0.istack	00000000 .CPU0.istack
70019c00 l    d  .CPU0.csa	00000000 .CPU0.csa
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .version_info	00000000 .version_info
00000000 l    d  .debug_macro	00000000 .debug_macro
00000000 l    df *ABS*	00000000 ee_tc_cstart.c
00000000 l    df *ABS*	00000000 IfxPort_cfg.c
00000000 l    df *ABS*	00000000 asclin.c
00000000 l    df *ABS*	00000000 ee_applcfg.c
800001d4 l     O .rodata	00000038 osEE_tdb_ptr_array
800001c8 l     O .rodata	00000004 osEE_res_db_ptr_array
800001b8 l     O .rodata	00000004 osEE_counter_db_ptr_array
80000198 l     O .rodata	00000004 osEE_alarm_db_ptr_array
8000020c l     O .rodata	000001c0 osEE_tdb_array
800001bc l     O .rodata	0000000c osEE_counter_db_array
70000f60 l     O .data	00000068 osEE_sn_array
8000019c l     O .rodata	0000001c osEE_alarm_db_array
700019b4 l     O .bss	00000010 osEE_alarm_cb_array
700019c4 l     O .bss	00000008 osEE_counter_cb_array
800001cc l     O .rodata	00000008 osEE_res_db_array
700019cc l     O .bss	0000000c osEE_res_cb_array
800003cc l     O .rodata	00000058 osEE_sdb_array
700010e0 l     O .data	0000002c osEE_scb_array
70000fc8 l     O .data	00000118 osEE_tcb_array
70003e20 l     O .bss	00000404 osEE_task_stack_1
70003a18 l     O .bss	00000404 osEE_task_stack_2
70003610 l     O .bss	00000404 osEE_task_stack_3
70003208 l     O .bss	00000404 osEE_task_stack_4
70002e00 l     O .bss	00000404 osEE_task_stack_5
700029f8 l     O .bss	00000404 osEE_task_stack_6
700025f0 l     O .bss	00000404 osEE_task_stack_7
700021e8 l     O .bss	00000404 osEE_task_stack_8
70001de0 l     O .bss	00000404 osEE_task_stack_9
700019d8 l     O .bss	00000404 osEE_task_stack_10
00000000 l    df *ABS*	00000000 main.c
00000000 l    df *ABS*	00000000 ctype_.c
80000587 l     O .rodata	00000180 _ctype_b
00000000 l    df *ABS*	00000000 impure.c
7000111c l     O .data	00000424 impure_data
00000000 l    df *ABS*	00000000 vfprintf.c
80000754 l     O .rodata	00000010 blanks.4035
80000744 l     O .rodata	00000010 zeroes.4036
00000000 l    df *ABS*	00000000 dtoa.c
8000a070 l     F .text	0000011a quorem
00000000 l    df *ABS*	00000000 locale.c
80000780 l     O .rodata	00000038 lconv
00000000 l    df *ABS*	00000000 mprec.c
800007b8 l     O .rodata	0000000c p05.2553
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 IfxPort_PinMap.c
00000000 l    df *ABS*	00000000 gpt12.c
70000f3c l     O .data	00000004 lMotorDuty
7000195c l     O .bss	00000004 cnt_10us
70000f38 l     O .data	00000004 rMotorDuty
70001958 l     O .bss	00000004 cntDelay
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 libos_sbrk.c
70001950 l     O .data	00000004 heap_top.2289
00000000 l    df *ABS*	00000000 ctraptab.c
00000000 l    df *ABS*	00000000 ee_tc_trapvec.c
00000000 l    df *ABS*	00000000 ee_tc_intvec.c
800078f4 l     F .text	0000000c osEE_tc_isr2_wrapper
00000000 l    df *ABS*	00000000 IfxPort.c
00000000 l    df *ABS*	00000000 IfxScuWdt.c
00000000 l    df *ABS*	00000000 vadc.c
00000000 l    df *ABS*	00000000 etc.c
00000000 l    df *ABS*	00000000 Buzzer.c
00000000 l    df *ABS*	00000000 GPIO.c
00000000 l    df *ABS*	00000000 Motor.c
00000000 l    df *ABS*	00000000 ToF.c
70001988 l     O .bss	00000004 rxBufIdx
70001968 l     O .bss	00000010 rxBuf.37676
70001978 l     O .bss	00000010 gBuf_tof
00000000 l    df *ABS*	00000000 Ultrasonic.c
700019a8 l     O .bss	00000004 old_index.37619
70001994 l     O .bss	00000014 avg_filt_buf.37618
70001990 l     O .bss	00000004 sensorRxCnt.37621
00000000 l    df *ABS*	00000000 interrupts.c
00000000 l    df *ABS*	00000000 system_tc27x.c
00000000 l    df *ABS*	00000000 ee_tc_system.c
70004238 l     O .bss	00000004 osEE_tc_stm_freq_khz
00000000 l    df *ABS*	00000000 ee_oo_api_osek.c
00000000 l    df *ABS*	00000000 ee_oo_sched_entry_points.c
00000000 l    df *ABS*	00000000 ee_oo_scheduler.c
00000000 l    df *ABS*	00000000 ee_oo_kernel.c
00000000 l    df *ABS*	00000000 ee_oo_sched_partitioned.c
00000000 l    df *ABS*	00000000 ee_oo_counter.c
00000000 l    df *ABS*	00000000 ee_oo_alarm.c
00000000 l    df *ABS*	00000000 ee_std_change_context.c
00000000 l    df *ABS*	00000000 ee_tc_hal.c
00000000 l    df *ABS*	00000000 ee_tc_ctx.c
80008bc0 l     F .text	00000022 osEE_tc_change_context_from_task_end
00000000 l    df *ABS*	00000000 int1.c
00000000 l    df *ABS*	00000000 trap6.c
0000fe00 l       *ABS*	00000000 $pcxi
00000000 l    df *ABS*	00000000 atoi.c
00000000 l    df *ABS*	00000000 strchr.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 strtol.c
00000000 l    df *ABS*	00000000 vsprintf.c
00000000 l    df *ABS*	00000000 memchr.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 mlock.c
00000000 l    df *ABS*	00000000 s_fpclassify.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 vfprintf.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 cint.c
8000c14c l     F .text	0000000e __class_0_trap_handler
70004aa0 l     O .bss	00000004 _init_vectab_initialized
8000c174 l     F .text	0000000a __class_7_trap_handler
8000c17e l     F .text	0000000a __class_6_trap_handler
8000c188 l     F .text	0000000a __class_5_trap_handler
8000c192 l     F .text	0000000a __class_4_trap_handler
8000c19c l     F .text	0000000a __class_3_trap_handler
8000c1a6 l     F .text	0000000a __class_2_trap_handler
8000c1b0 l     F .text	0000000a __class_1_trap_handler
0000fe24 l       *ABS*	00000000 $btv
0000fe20 l       *ABS*	00000000 $biv
00000000 l    df *ABS*	00000000 wdtcon.c
00000000 l    df *ABS*	00000000 libos_exit.c
00000000 l    df *ABS*	00000000 libos.c
00000000 l    df *ABS*	00000000 libos_abort.c
00000000 l    df *ABS*	00000000 fp-bit.c
8000c38c l     F .text	0000019c _fpadd_parts
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 udivdi3.c
00000000 l    df *ABS*	00000000 umoddi3.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 udiv6432.c
00000000 l    df *ABS*	00000000 cinttab.c
00000000 l    df *ABS*	00000000 CompilerGcc.c
00000000 l    df *ABS*	00000000 CompilerGhs.c
00000000 l    df *ABS*	00000000 CompilerGnuc.c
00000000 l    df *ABS*	00000000 CompilerTasking.c
00000000 l    df *ABS*	00000000 IfxCpu_cfg.c
00000000 l    df *ABS*	00000000 IfxMultican.c
00000000 l    df *ABS*	00000000 IfxMultican_Can.c
00000000 l    df *ABS*	00000000 IfxMultican_PinMap.c
00000000 l    df *ABS*	00000000 IfxMultican_cfg.c
00000000 l    df *ABS*	00000000 IfxScuCcu.c
00000000 l    df *ABS*	00000000 IfxScu_cfg.c
00000000 l    df *ABS*	00000000 Driver_Can.c
00000000 l    df *ABS*	00000000 strcmp.c
00000000 l    df *ABS*	00000000 reent.c
50101a80 g       .inttab	00000000 __interrupt_212
800031c0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_142
80002d20 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_105
70000f40 g     O .data	00000020 osEE_ccb_var
70004a80 g     O .bss	00000020 Tdisptab
70004ab0 g     O .inttab	00000001 __HEAP
80003980 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_204
8000471a g     F .text	00000032 IfxScuWdt_clearSafetyEndinit
501017a0 g       .inttab	00000000 __interrupt_189
80002c80 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_100
80004b6c g     F .text	00000036 IfxScuWdt_setCpuEndinit
800007c4 g     O .rodata	00000028 __mprec_tinytens
80005a56 g     F .text	00000006 setGpt12_T4
80006b88 g     F .text	0000007e FuncLCD_TEST
50100a00 g       .inttab	00000000 __interrupt_80
80005c56 g     F .text	00000136 Init_GPIO
50101b80 g       .inttab	00000000 __interrupt_220
80006eb2 g     F .text	00000004 FuncOS_EE_Task_Init
8000cb2a g     F .text	0000001a .hidden __ashldi3
50100080 g       .inttab	00000000 __interrupt_4
50100260 g       .inttab	00000000 __interrupt_19
70000ce0 g     O .data	00000008 IfxPort_P15_2
800046b0 g     F .text	00000034 IfxScuWdt_changeSafetyWatchdogReload
800021e0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_15
80007c42 g     F .text	00000050 TerminateTask
70000b18 g     O .data	00000008 IfxPort_P33_11
50100ee0 g       .inttab	00000000 __interrupt_119
50101c20 g       .inttab	00000000 __interrupt_225
700019b0 g     O .bss	00000004 osEE_kcb_var
70000d80 g     O .data	00000008 IfxPort_P11_9
80002f60 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_123
70000dd0 g     O .data	00000008 IfxPort_P11_13
50101320 g       .inttab	00000000 __interrupt_153
80006a28 g     F .text	00000004 SYSTEM_DisableSecProtection
8000c85c g     F .text	00000040 .hidden __eqdf2
80004644 g     F .text	00000038 IfxScuWdt_changeCpuWatchdogReload
70000e18 g     O .data	00000008 IfxPort_P10_5
70000b60 g     O .data	00000008 IfxPort_P32_2
70000b50 g     O .data	00000008 IfxPort_P32_4
00000000 g       *ABS*	00000000 __HEAP_SIZE
800063a6 g     F .text	000000ee ReadUltrasonic_Filt
80008ac4 g     F .text	00000030 osEE_alarm_get
8000840a g     F .text	0000001c osEE_idle_hook_wrapper
6001a600 g       .CPU1.ustack	00000000 __USTACK1_AREA_END
80003e40 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_242
80002300 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_24
70000c40 g     O .data	00000008 IfxPort_P21_1
80003580 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_172
800069fe g     F .text	00000006 SYSTEM_DisableInterrupts
80006ec8 g     F .text	0000046a osEE_tc_core0_start
501015a0 g       .inttab	00000000 __interrupt_173
70000c10 g     O .data	00000008 IfxPort_P21_7
50100380 g       .inttab	00000000 __interrupt_28
50101140 g       .inttab	00000000 __interrupt_138
800024c0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_38
80008eb4 g     F .text	00000016 vsprintf
50101ae0 g       .inttab	00000000 __interrupt_215
50101fe0 g       .inttab	00000000 __interrupt_255
70019b00 g     O .CPU0.istack	00000000 __ISTACK0
50101e80 g       .inttab	00000000 __interrupt_244
70000d18 g     O .data	00000008 IfxPort_P14_5
70000000 g       *ABS*	00000000 __DSPR0_START
80002be0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_95
80008a76 g     F .text	00000026 osEE_alarm_set_abs
501018a0 g       .inttab	00000000 __interrupt_197
80002740 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_58
50100b40 g       .inttab	00000000 __interrupt_90
80008c20 g     F .text	00000024 osEE_hal_save_ctx_and_ready2stacked
80002c20 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_97
50100960 g       .inttab	00000000 __interrupt_75
80008af4 g     F .text	0000001a osEE_change_context_from_running
501002a0 g       .inttab	00000000 __interrupt_21
50101960 g       .inttab	00000000 __interrupt_203
800053d2 g     F .text	00000098 my_printf
80005bce g     F .text	0000000a setBeepCycle
70000db8 g     O .data	00000008 IfxPort_P11_2
80002560 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_43
80002040 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_2
8000b33a g     F .text	00000002 __malloc_unlock
70001964 g     O .bss	00000004 beepCnt
70000c98 g     O .data	00000008 IfxPort_P20_10
80007f68 g     F .text	0000005a SetRelAlarm
800032e0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_151
70000ea0 g     O .data	00000008 IfxPort_P02_0
70000d58 g     O .data	00000008 IfxPort_P13_2
80002ec0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_118
80002c60 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_99
80002680 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_52
80004d38 g     F .text	00000656 usr_vsprintf
50101500 g       .inttab	00000000 __interrupt_168
8000815c g     F .text	0000007a SetEvent
70000c50 g     O .data	00000008 IfxPort_P20_9
50101460 g       .inttab	00000000 __interrupt_163
80003e80 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_244
80002380 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_28
70000c38 g     O .data	00000008 IfxPort_P21_2
80003920 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_201
70000db0 g     O .data	00000008 IfxPort_P11_3
80008344 g     F .text	00000008 osEE_scheduler_task_wrapper_restore
80006a0c g     F .text	0000000c SYSTEM_EnableProtectionExt
70019600 g     O .CPU0.ustack	00000000 __USTACK0
80003720 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_185
8000bcfa g     F .text	00000050 memmove
80005fda g     F .text	00000002 delay_mss
70018600 g       .CPU0.ustack	00000000 __USTACK0_AREA_END
70000e10 g     O .data	00000008 IfxPort_P10_6
80005a22 g     F .text	0000000c runGpt12_T6
50101c60 g       .inttab	00000000 __interrupt_227
8000b33c g     F .text	00000056 _Balloc
80006a2c g     F .text	00000018 SYSTEM_Reset
70000cd8 g     O .data	00000008 IfxPort_P15_3
50101d80 g       .inttab	00000000 __interrupt_236
80003b00 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_216
50101040 g       .inttab	00000000 __interrupt_130
80005a62 g     F .text	00000096 init_VADC
70000f28 g     O .data	00000008 IfxPort_P00_1
80003aa0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_213
800028e0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_71
80000ba0 g       .traptab	00000000 __trap_5
80005828 g     F .text	0000003a _poll_uart0
501007e0 g       .inttab	00000000 __interrupt_63
8000c8dc g     F .text	00000040 .hidden __gtdf2
8000c370  w    F .text	0000000a __errno
800037e0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_191
80003380 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_156
8000792e g     F .text	00000058 SuspendAllInterrupts
80002140 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_10
80003180 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_140
80002ce0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_103
80006a98 g     F .text	00000058 SYSTEM_Idle
00001000 g       *ABS*	00000000 __USTACK0_SIZE
80008c8e g     F .text	00000066 osEE_hal_terminate_ctx
70000a80 g     O .data	00000008 IfxPort_P40_1
80005d8c g     F .text	00000038 setLED1
800084c6 g     F .text	00000074 osEE_sn_priority_insert
70000b88 g     O .data	00000008 IfxPort_P23_4
80003480 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_164
80003ae0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_215
8000696a g     F .text	0000008e SYSTEM_GetCanClock
80007efa g     F .text	0000006e GetTaskState
800085d6 g     F .text	00000020 osEE_task_event_set_mask
8000494a g     F .text	000000da IfxScuWdt_initCpuWatchdog
8000436a g     F .text	000000b6 IfxPort_setGroupModeOutput
80004d0a g     F .text	0000002e _poll_uart3
50100d60 g       .inttab	00000000 __interrupt_107
800061e2 g     F .text	00000004 Init_ToF
80002080 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_4
00000400 g       *ABS*	00000000 __ISTACK1_SIZE
80002a40 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_82
70004278 g     O .bss	00000004 errno
800069f8 g     F .text	00000006 SYSTEM_EnableInterrupts
80002e40 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_114
8000806e g     F .text	0000005a GetAlarm
0001a600 g       *ABS*	00000000 __USTACK1_OFFSET
50100540 g       .inttab	00000000 __interrupt_42
50100aa0 g       .inttab	00000000 __interrupt_85
800022a0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_21
80000c60 g       .traptab	00000000 osEE_tc_trap_context
80004bd4 g     F .text	00000048 IfxScuWdt_enableWatchdogWithDebugger
80002ea0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_117
70000a78 g     O .data	00000008 IfxPort_P40_2
80005a14 g     F .text	0000000e stopGpt12_T3
501008e0 g       .inttab	00000000 __interrupt_71
800027e0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_63
80003560 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_171
70000f30 g     O .data	00000008 IfxPort_P00_0
800023c0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_30
800020c0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_6
80003780 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_188
50101620 g       .inttab	00000000 __interrupt_177
501011c0 g       .inttab	00000000 __interrupt_142
70000eb0 g     O .data	00000008 IfxPort_P01_6
80005ece g     F .text	00000096 getSW2_Debounce
50100340 g       .inttab	00000000 __interrupt_26
50101aa0 g       .inttab	00000000 __interrupt_213
50100d20 g       .inttab	00000000 __interrupt_105
501001a0 g       .inttab	00000000 __interrupt_13
80006c06 g     F .text	00000088 FuncTask_Motor
8000460c g     F .text	00000038 IfxScuWdt_changeCpuWatchdogPassword
50100160 g       .inttab	00000000 __interrupt_11
80008202 g     F .text	00000046 ClearEvent
50100200 g       .inttab	00000000 __interrupt_16
80003d00 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_232
50101220 g       .inttab	00000000 __interrupt_145
50101840 g       .inttab	00000000 __interrupt_194
70000b48 g     O .data	00000008 IfxPort_P32_5
70000b58 g     O .data	00000008 IfxPort_P32_3
501006e0 g       .inttab	00000000 __interrupt_55
800028a0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_69
70000cb8 g     O .data	00000008 IfxPort_P15_7
8000834c g     F .text	000000be osEE_scheduler_task_wrapper_run
70000bd0 g     O .data	00000008 IfxPort_P22_5
70000bc8 g     O .data	00000008 IfxPort_P22_6
70000ad8 g     O .data	00000008 IfxPort_P33_5
80003f60 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_251
501014e0 g       .inttab	00000000 __interrupt_167
80005dfc g     F .text	0000001e toggleLED2
80005e2a g     F .text	00000010 getSW2
50100ce0 g       .inttab	00000000 __interrupt_103
800035c0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_174
80003700 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_184
8000c2b8 g     F .text	0000002c lock_wdtcon
80000028 g     O .rodata	00000080 IfxPort_cfg_indexMap
80008774 g     F .text	00000024 osEE_scheduler_task_preemption_point
8000b31c g     F .text	0000001c memcpy
800021c0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_14
501013c0 g       .inttab	00000000 __interrupt_158
50100100 g       .inttab	00000000 __interrupt_8
80006dfa g     F .text	0000004e FuncBuzzer_Example
80006af0 g     F .text	00000050 SYSTEM_Sleep
50101060 g       .inttab	00000000 __interrupt_131
50100480 g       .inttab	00000000 __interrupt_36
80008248 g     F .text	0000002c GetCounterValue
80008ecc g     F .text	000011a4 _svfprintf_r
8000c99c g     F .text	00000048 .hidden __floatsidf
80008426 g     F .text	0000003c osEE_scheduler_rq_insert
80006314 g     F .text	00000092 ReadUltrasonic_noFilt
80002940 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_74
8000c95c g     F .text	00000040 .hidden __ltdf2
50100e20 g       .inttab	00000000 __interrupt_113
80000d10 g       .dtors	00000000 __DTOR_END__
70000e98 g     O .data	00000008 IfxPort_P02_1
80008b22 g     F .text	00000022 osEE_idle_task_terminate
50100a20 g       .inttab	00000000 __interrupt_81
80003c80 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_228
80006d9a g     F .text	00000060 FuncUltrasonic_Example
50101d20 g       .inttab	00000000 __interrupt_233
70000f18 g     O .data	00000008 IfxPort_P00_11
8000570c g     F .text	00000034 _in_uart1
8000649e g     F .text	00000046 InterruptInstall
70000ae8 g     O .data	00000008 IfxPort_P33_3
501008c0 g       .inttab	00000000 __interrupt_70
8000b8e2 g     F .text	00000042 __fpclassifyd
800023a0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_29
8000467c g     F .text	00000034 IfxScuWdt_changeSafetyWatchdogPassword
80003a60 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_211
80002340 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_26
80000b40 g       .traptab	00000000 __trap_2
80004814 g     F .text	0000005c IfxScuWdt_enableCpuWatchdog
80002540 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_42
800086a0 g     F .text	00000044 osEE_scheduler_task_unblocked
80002960 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_75
80003820 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_193
800033c0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_158
501010e0 g       .inttab	00000000 __interrupt_135
70000a90 g     O .data	00000008 IfxPort_P34_5
80002cc0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_102
00000000 g       *ABS*	00000000 NULL
8000737e g     F .text	00000098 osEE_tc_initialize_system_timer
50101860 g       .inttab	00000000 __interrupt_195
80000c40 g       .traptab	00000000 osEE_tc_trap_instruction
80000814 g     O .rodata	000000c8 __mprec_tens
50100da0 g       .inttab	00000000 __interrupt_109
50101240 g       .inttab	00000000 __interrupt_146
80006a08 g     F .text	00000004 SYSTEM_DisableProtection
80002260 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_19
80007cfc g     F .text	000000a0 GetResource
50101d40 g       .inttab	00000000 __interrupt_234
70000c28 g     O .data	00000008 IfxPort_P21_4
80003ac0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_214
800029a0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_77
8000538e g     F .text	00000006 usr_sprintf
50100880 g       .inttab	00000000 __interrupt_68
800038a0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_197
501016c0 g       .inttab	00000000 __interrupt_182
70004270 g     O .bss	00000004 __malloc_top_pad
7000422c g     O .bss	00000004 flag
50101ec0 g       .inttab	00000000 __interrupt_246
80004526 g     F .text	00000068 IfxPort_setPinModeLvdsHigh
80008c44 g     F .text	0000002c osEE_hal_ready2stacked
80002660 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_51
70000c78 g     O .data	00000008 IfxPort_P20_14
800059aa g     F .text	0000005e init_gpt2
8000ae60 g     F .text	0000000a _localeconv_r
80003460 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_163
8000b4ce g     F .text	00000010 __i2b
80007c92 g     F .text	0000006a Schedule
80003f40 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_250
50101e00 g       .inttab	00000000 __interrupt_240
501019a0 g       .inttab	00000000 __interrupt_205
80003100 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_136
80004870 g     F .text	00000070 IfxScuWdt_enableSafetyWatchdog
80002060 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_3
80003e00 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_240
8000b924 g     F .text	0000001e _sbrk_r
80006b80 g     F .text	00000002 SYSTEM_DbgBreak
50100740 g       .inttab	00000000 __interrupt_58
80003040 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_130
80002b20 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_89
70000e80 g     O .data	00000008 IfxPort_P02_2
800025c0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_46
70000d20 g     O .data	00000008 IfxPort_P14_4
50101f40 g       .inttab	00000000 __interrupt_250
70000d68 g     O .data	00000008 IfxPort_P13_0
50100120 g       .inttab	00000000 __interrupt_9
501000e0 g       .inttab	00000000 __interrupt_7
70000ee8 g     O .data	00000008 IfxPort_P00_6
50101a40 g       .inttab	00000000 __interrupt_210
50101480 g       .inttab	00000000 __interrupt_164
70000cc0 g     O .data	00000008 IfxPort_P15_6
800027a0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_61
80002800 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_64
80006cb4 g     F .text	0000001c FuncUART_Echo
8000cc7c g     F .text	000000ac .hidden __unpack_d
70000e90 g     O .data	00000008 IfxPort_P02_10
00002700 g     O *ABS*	00000000 __TRICORE_DERIVATE_NAME__
800045d0 g     F .text	0000003c IfxPort_setPinPadDriver
50100d40 g       .inttab	00000000 __interrupt_106
80003ec0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_246
80002480 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_36
70000c88 g     O .data	00000008 IfxPort_P20_12
50101300 g       .inttab	00000000 __interrupt_152
7000426c g     O .bss	00000004 __malloc_max_sbrked_mem
80002a20 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_81
50100ba0 g       .inttab	00000000 __interrupt_93
80000ca0 g       .traptab	00000000 osEE_tc_trap_assertion
80002ba0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_93
80008000 g       *ABS*	00000000 __A1_MEM
501003e0 g       .inttab	00000000 __interrupt_31
70000b40 g     O .data	00000008 IfxPort_P32_6
80002700 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_56
80005bd8 g     F .text	00000060 Beep
8000c528 g     F .text	00000038 .hidden __adddf3
50100600 g       .inttab	00000000 __interrupt_48
80007b12 g     F .text	0000001a GetActiveApplicationMode
70000ec8 g     O .data	00000008 IfxPort_P01_3
50100440 g       .inttab	00000000 __interrupt_34
80005ba8 g     F .text	00000026 Init_Buzzer_PWM
50101e20 g       .inttab	00000000 __interrupt_241
800030c0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_134
50100fa0 g       .inttab	00000000 __interrupt_125
50101900 g       .inttab	00000000 __interrupt_200
80007986 g     F .text	00000024 ResumeAllInterrupts
70000c20 g     O .data	00000008 IfxPort_P21_5
50100d00 g       .inttab	00000000 __interrupt_104
70000df8 g     O .data	00000008 IfxPort_P11_0
800036c0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_182
800038e0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_199
8000cb04 g     F .text	00000026 .hidden __umoddi3
80003740 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_186
70019c00 g     O .CPU0.csa	00000000 __CSA0
80003840 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_194
800033e0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_159
80003280 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_148
80002180 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_12
80006b56 g     F .text	0000002a SYSTEM_EnaDisCache
8000c15a g     F .text	0000001a tsim_abort
80000708 g     O .rodata	00000004 _global_impure_ptr
70000a60 g     O .data	00000008 IfxPort_P40_5
501017e0 g       .inttab	00000000 __interrupt_191
70000cf8 g     O .data	00000008 IfxPort_P14_9
50100f00 g       .inttab	00000000 __interrupt_120
8000bd5a g     F .text	000003f0 _realloc_r
70000cd0 g     O .data	00000008 IfxPort_P15_4
70000e58 g     O .data	00000008 IfxPort_P02_7
70000c00 g     O .data	00000008 IfxPort_P22_1
80005a08 g     F .text	0000000c runGpt12_T3
70000bc0 g     O .data	00000008 IfxPort_P22_7
800040f4 g     F .text	00000060 IfxPort_enableEmergencyStop
50100920 g       .inttab	00000000 __interrupt_73
80003fc0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_254
50100420 g       .inttab	00000000 __interrupt_33
50101bc0 g       .inttab	00000000 __interrupt_222
8000616e g     F .text	00000010 stopChB
8000ca64 g     F .text	000000a0 .hidden __udivdi3
70008000 g       *ABS*	00000000 __A0_MEM
80008462 g     F .text	00000064 osEE_scheduler_core_rq_preempt_stk
50101ca0 g       .inttab	00000000 __interrupt_229
800007ec g     O .rodata	00000028 __mprec_bigtens
8000c37a g     F .text	00000012 abort
50101580 g       .inttab	00000000 __interrupt_172
50101cc0 g       .inttab	00000000 __interrupt_230
8000ca32 g     F .text	00000032 .hidden __floatunsidf
80006b82 g     F .text	00000006 StartupHook
800064e4 g     F .text	0000029c SYSTEM_Init
80002aa0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_85
8000b72e g     F .text	00000042 __mcmp
800038c0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_198
80007b2c g     F .text	00000068 ActivateTask
80003300 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_152
50100520 g       .inttab	00000000 __interrupt_41
80002020 g       .inttab_cpu0	00000000 osEE_tc_isr2_entry_1
80002de0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_111
50100a80 g       .inttab	00000000 __interrupt_84
501000c0 g       .inttab	00000000 __interrupt_6
80002420 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_33
80006494 g     F .text	0000000a InterruptInit
70004aa8  w    O .bss	00000004 _my_errno
8000615e g     F .text	00000010 stopChA
8000591c g     F .text	0000000a getcntDelay
80004154 g     F .text	0000004e IfxPort_getAddress
80000be0 g       .traptab	00000000 __trap_7
80003760 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_187
00019c00 g       *ABS*	00000000 __CSA0_OFFSET
50101dc0 g       .inttab	00000000 __interrupt_238
80008e7a g     F .text	00000012 strtol
80007ea6 g     F .text	00000054 GetTaskID
50101100 g       .inttab	00000000 __interrupt_136
50100c60 g       .inttab	00000000 __interrupt_99
70000dc8 g     O .data	00000008 IfxPort_P11_14
501006c0 g       .inttab	00000000 __interrupt_54
50101160 g       .inttab	00000000 __interrupt_139
70000e08 g     O .data	00000008 IfxPort_P10_7
80003de0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_239
8000c14a g     F .text	00000002 __int_handler
70000a70 g     O .data	00000008 IfxPort_P40_3
70000e50 g     O .data	00000008 IfxPort_P02_8
0001bc00 g       *ABS*	00000000 __CSA1_OFFSET
80005908 g     F .text	0000000a setLeftMotorDuty
80005862 g     F .text	00000016 _out_uart0
800079aa g     F .text	00000066 SuspendOSInterrupts
80003a40 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_210
80005878 g     F .text	0000007c IsrGpt2T6Handler
8000474c g     F .text	0000005a IfxScuWdt_disableCpuWatchdog
50100360 g       .inttab	00000000 __interrupt_27
80007694 g     F .text	000000be osEE_tc_stm_set_clockpersec
80003a00 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_208
501001c0 g       .inttab	00000000 __interrupt_14
800031e0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_143
80002d40 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_106
80008798 g     F .text	00000044 osEE_scheduler_task_set_running
50101080 g       .inttab	00000000 __interrupt_132
800068da g     F .text	00000090 SYSTEM_GetStmClock
b0008000 g     O *ABS*	00000000 _SMALL_DATA4_
80006b40 g     F .text	00000016 SYSTEM_IsCacheEnabled
70000dd8 g     O .data	00000008 IfxPort_P11_12
50101760 g       .inttab	00000000 __interrupt_187
80007752 g     F .text	000000c8 osEE_tc_stm_set_sr1
800047a6 g     F .text	0000006e IfxScuWdt_disableSafetyWatchdog
80002c00 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_96
80004b3a g     F .text	00000032 IfxScuWdt_serviceSafetyWatchdog
8000b426 g     F .text	00000042 __hi0bits
80002760 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_59
70000d60 g     O .data	00000008 IfxPort_P13_1
80002e60 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_115
800088d8 g     F .text	00000152 osEE_counter_increment
70004280 g     O .bss	00000800 Cdisptab
8000c9e4 g     F .text	0000004e .hidden __fixdfsi
80003160 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_139
80008614 g     F .text	00000064 osEE_scheduler_task_activated
0001bc00 g       *ABS*	00000000 __CSA2_OFFSET
0001e000 g       *ABS*	00000000 __DSPR2_SIZE
70000c08 g     O .data	00000008 IfxPort_P22_0
70000b10 g     O .data	00000008 IfxPort_P33_12
70000b78 g     O .data	00000008 IfxPort_P23_6
70000ec0 g     O .data	00000008 IfxPort_P01_4
70000ad0 g     O .data	00000008 IfxPort_P33_6
80002f20 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_121
80002100 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_8
80005912 g     F .text	0000000a setRightMotorDuty
80002580 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_44
50100f80 g       .inttab	00000000 __interrupt_124
80003d40 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_234
800032a0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_149
800046e4 g     F .text	00000036 IfxScuWdt_clearCpuEndinit
50100c20 g       .inttab	00000000 __interrupt_97
80006c96 g     F .text	0000001e FuncBlink_LED
80002e20 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_113
80003320 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_153
800025e0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_47
70000e20 g     O .data	00000008 IfxPort_P10_4
70000d28 g     O .data	00000008 IfxPort_P14_3
50100680 g       .inttab	00000000 __interrupt_52
800022e0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_23
70000ce8 g     O .data	00000008 IfxPort_P15_1
501005e0 g       .inttab	00000000 __interrupt_47
70000cc8 g     O .data	00000008 IfxPort_P15_5
501013a0 g       .inttab	00000000 __interrupt_157
50101520 g       .inttab	00000000 __interrupt_169
70000eb8 g     O .data	00000008 IfxPort_P01_5
50101400 g       .inttab	00000000 __interrupt_160
50101be0 g       .inttab	00000000 __interrupt_223
8000cb44 g     F .text	00000026 .hidden __lshrdi3
70000da0 g     O .data	00000008 IfxPort_P11_5
800039a0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_205
50100e00 g       .inttab	00000000 __interrupt_112
70000b00 g     O .data	00000008 IfxPort_P33_14
70000aa8 g     O .data	00000008 IfxPort_P34_2
8000b5f8 g     F .text	0000007c __pow5mult
50100b60 g       .inttab	00000000 __interrupt_91
70000ca8 g     O .data	00000008 IfxPort_P20_0
50100980 g       .inttab	00000000 __interrupt_76
50101de0 g       .inttab	00000000 __interrupt_239
80003fe0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_255
70000ee0 g     O .data	00000008 IfxPort_P00_7
70000b30 g     O .data	00000008 IfxPort_P33_0
80002860 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_67
80002e00 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_112
70000ae0 g     O .data	00000008 IfxPort_P33_4
70000b90 g     O .data	00000008 IfxPort_P23_3
70000f00 g     O .data	00000008 IfxPort_P00_3
70000ab8 g     O .data	00000008 IfxPort_P33_9
80004c1c g     F .text	000000ac _init_uart3
800086e4 g     F .text	00000090 osEE_scheduler_task_terminated
8000684a g     F .text	00000090 SYSTEM_GetSysClock
80002460 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_35
800036a0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_181
80003ea0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_245
70000af8 g     O .data	00000008 IfxPort_P33_15
8000801c g     F .text	00000052 CancelAlarm
50101d60 g       .inttab	00000000 __interrupt_235
00002700 g       *ABS*	00000000 __TRICORE_DERIVATE_MEMORY_MAP__
8000c1ba g     F .text	00000026 _install_int_handler
80003b60 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_219
50101440 g       .inttab	00000000 __interrupt_162
50101020 g       .inttab	00000000 __interrupt_129
80002360 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_27
800037a0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_189
80004930 g     F .text	0000001a IfxScuWdt_initConfig
80000d00 g       .ctors	00000000 __CTOR_LIST__
80000b80 g       .traptab	00000000 __trap_4
800075f8 g     F .text	0000009c osEE_tc_get_fsource
80004b04 g     F .text	00000036 IfxScuWdt_serviceCpuWatchdog
80003ee0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_247
501012c0 g       .inttab	00000000 __interrupt_150
80002ac0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_86
50101740 g       .inttab	00000000 __interrupt_186
50100840 g       .inttab	00000000 __interrupt_66
8000c2e4 g     F .text	00000020 unlock_safety_wdtcon
501016a0 g       .inttab	00000000 __interrupt_181
80005c38 g     F .text	0000001e IsrGpt120T3Handler_Beep
80002e80 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_116
70000a50 g     O .data	00000008 IfxPort_P40_7
80008c70 g     F .text	0000001e osEE_tc_change_context_from_isr2_end
80002a60 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_83
8000b304 g     F .text	00000018 memchr
70000ab0 g     O .data	00000008 IfxPort_P34_1
80003400 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_160
8000bb4e g     F .text	000001ac _free_r
800061e6 g     F .text	00000042 IsrUart1RxHandler_tof
80002220 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_17
80006cd0 g     F .text	0000003a FuncDCMotor_Example
800023e0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_31
8000832c g     F .text	00000018 GetISRID
70000c68 g     O .data	00000008 IfxPort_P20_6
80008be2 g     F .text	00000024 osEE_hal_save_ctx_and_restore_ctx
70000c18 g     O .data	00000008 IfxPort_P21_6
50101660 g       .inttab	00000000 __interrupt_179
80008a2c g     F .text	0000004a osEE_alarm_set_rel
50100180 g       .inttab	00000000 __interrupt_12
50100140 g       .inttab	00000000 __interrupt_10
80000c80 g       .traptab	00000000 osEE_tc_trap_bus
80006d0a g     F .text	00000090 FuncTimer_Example
80005fb8 g     F .text	00000020 write_data
50101260 g       .inttab	00000000 __interrupt_147
70001540 g     O .data	00000004 __malloc_sbrk_base
80000020 g     F .startup	00000006 _start
80003520 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_169
50101880 g       .inttab	00000000 __interrupt_196
80003f20 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_249
80004900 g     F .text	0000001c IfxScuWdt_getCpuWatchdogEndInit
00001000 g       *ABS*	00000000 __USTACK2_SIZE
80000ce0 g       .traptab	00000000 osEE_tc_trap_nmi
50101b00 g       .inttab	00000000 __interrupt_216
501009c0 g       .inttab	00000000 __interrupt_78
800020a0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_5
50100f20 g       .inttab	00000000 __interrupt_121
8000b674 g     F .text	000000ba __lshift
80003600 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_176
50100c80 g       .inttab	00000000 __interrupt_100
00002000 g       *ABS*	00000000 __CSA_SIZE
80006a24 g     F .text	00000004 SYSTEM_EnableSecProtection
70000e38 g     O .data	00000008 IfxPort_P10_1
8000b942 g     F .text	000000f0 __ssprint_r
50101ea0 g       .inttab	00000000 __interrupt_245
50101f80 g       .inttab	00000000 __interrupt_252
5001bc00 g       .CPU2.csa	00000000 __CSA2
800034a0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_165
80003c60 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_227
7001bc00 g     O .CPU0.csa	00000000 __CSA0_END
70000dc0 g     O .data	00000008 IfxPort_P11_15
50100040 g       .inttab	00000000 __interrupt_2
800058f4 g     F .text	0000000a getLeftMotorDuty
800027c0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_62
80006e8c g     F .text	00000026 FuncADC_Example
70000b28 g     O .data	00000008 IfxPort_P33_1
50100900 g       .inttab	00000000 __interrupt_72
50101980 g       .inttab	00000000 __interrupt_204
50100ec0 g       .inttab	00000000 __interrupt_118
8000c1e0 g     F .text	000000ac _init_vectab
50101c80 g       .inttab	00000000 __interrupt_228
8000b4de g     F .text	0000011a __multiply
00000001 g       *ABS*	00000000 _.
70004240 g     O .bss	00000028 __malloc_current_mallinfo
8000b83a g     F .text	000000a8 __d2b
80003c40 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_226
800037c0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_190
80003360 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_155
70000d10 g     O .data	00000008 IfxPort_P14_6
70000bf0 g     O .data	00000008 IfxPort_P22_11
800026c0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_54
70000a88 g     O .data	00000008 IfxPort_P40_0
80002fa0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_125
80002b60 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_91
501014a0 g       .inttab	00000000 __interrupt_165
50100300 g       .inttab	00000000 __interrupt_24
80003680 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_180
70000e88 g     O .data	00000008 IfxPort_P02_11
80000d00 g       .ctors	00000000 __EH_FRAME_END__
80004cde g     F .text	0000002c _in_uart3
6001bb00 g       .CPU1.istack	00000000 __ISTACK1
80003800 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_192
800033a0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_157
80003240 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_146
80002da0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_109
8000cd28 g     F .text	000000a6 .hidden __fpcmp_parts_d
50100bc0 g       .inttab	00000000 __interrupt_94
50100e80 g       .inttab	00000000 __interrupt_116
70000aa0 g     O .data	00000008 IfxPort_P34_3
0001a600 g       *ABS*	00000000 __USTACK2_OFFSET
50100ae0 g       .inttab	00000000 __interrupt_87
8000853a g     F .text	0000006c osEE_scheduler_core_pop_running
800021a0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_13
80005a2e g     F .text	0000000e stopGpt12_T6
80003f80 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_252
50100580 g       .inttab	00000000 __interrupt_44
50101120 g       .inttab	00000000 __interrupt_137
80008b44 g     F .text	0000007c osEE_cpu_startos
50101340 g       .inttab	00000000 __interrupt_154
80003b40 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_218
70000be0 g     O .data	00000008 IfxPort_P22_3
50101c00 g       .inttab	00000000 __interrupt_224
80003e20 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_241
800029c0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_78
800041a2 g     F .text	000000c2 IfxPort_getIndex
800030a0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_133
501018e0 g       .inttab	00000000 __interrupt_199
501004a0 g       .inttab	00000000 __interrupt_37
800081d6 g     F .text	0000002c GetEvent
50100820 g       .inttab	00000000 __interrupt_65
70000d98 g     O .data	00000008 IfxPort_P11_6
50101640 g       .inttab	00000000 __interrupt_178
501016e0 g       .inttab	00000000 __interrupt_183
6001b600 g       .CPU1.ustack	00000000 __USTACK1
80005926 g     F .text	0000000a setcntDelay
70000d48 g     O .data	00000008 IfxPort_P14_0
80008678 g     F .text	00000028 osEE_scheduler_task_insert
80003be0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_223
80002620 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_49
8000c744 g     F .text	00000118 .hidden __divdf3
80005b22 g     F .text	0000001a VADC_readResult
70001548 g     O .data	00000408 __malloc_av_
80002f00 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_120
80007e3e g     F .text	00000068 ShutdownOS
80003060 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_131
80006124 g     F .text	0000003a movChB
800035e0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_175
70018600 g     O .CPU0.ustack	00000000 __USTACK0_END
80003900 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_200
80000b20 g       .traptab	00000000 __trap_1
80002120 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_9
8000c5a0 g     F .text	000001a4 .hidden __muldf3
80002500 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_40
80002520 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_41
80005fd8 g     F .text	00000002 delay_us
50101ac0 g       .inttab	00000000 __interrupt_214
70000a98 g     O .data	00000008 IfxPort_P34_4
70000e78 g     O .data	00000008 IfxPort_P02_3
70000d00 g     O .data	00000008 IfxPort_P14_8
501012a0 g       .inttab	00000000 __interrupt_149
8000b338 g     F .text	00000002 __malloc_lock
50101200 g       .inttab	00000000 __interrupt_144
8000c334 g     F .text	0000003c sbrk
80000000 g       .startup	00000000 BootModeHeader0
80000cc0 g       .traptab	00000000 osEE_tc_trap_system
50100d80 g       .inttab	00000000 __interrupt_108
8000ba32 g     F .text	00000062 _calloc_r
70000ba8 g     O .data	00000008 IfxPort_P23_0
00002000 g       *ABS*	00000000 __CSA0_SIZE
50100cc0 g       .inttab	00000000 __interrupt_102
80002820 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_65
501007a0 g       .inttab	00000000 __interrupt_61
70000c90 g     O .data	00000008 IfxPort_P20_11
800024a0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_37
80006780 g     F .text	0000000a SYSTEM_GetExtClock
50100b80 g       .inttab	00000000 __interrupt_92
8000678a g     F .text	000000c0 SYSTEM_GetCpuClock
80003d20 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_233
80003960 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_203
8000bd4a g     F .text	00000010 memset
800034e0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_167
70000a48 g     O .data	00000008 IfxPort_P40_8
80002640 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_50
80006eb6 g     F .text	00000012 main
800048e0 g     F .text	00000020 IfxScuWdt_getCpuWatchdogPassword
80005b3c g     F .text	00000056 delay_ms
50100240 g       .inttab	00000000 __interrupt_18
80002200 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_16
70004268 g     O .bss	00000004 __malloc_max_total_mem
8000546a g     F .text	000001b0 my_scanf
80008cf4 g       .text	00000000 __interrupt_1
80003540 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_170
501004e0 g       .inttab	00000000 __interrupt_39
8000cdce g     F .text	0000009c .hidden __udiv6432
50101360 g       .inttab	00000000 __interrupt_155
00000400 g       *ABS*	00000000 __ISTACK_SIZE
70000ef8 g     O .data	00000008 IfxPort_P00_4
50101c40 g       .inttab	00000000 __interrupt_226
800025a0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_45
80002b00 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_88
70000e30 g     O .data	00000008 IfxPort_P10_2
800085a6 g     F .text	00000018 osEE_task_activated
50101700 g       .inttab	00000000 __interrupt_184
5001bb00 g       .CPU2.istack	00000000 __ISTACK2
80000160 g     O .rodata	00000024 osEE_kdb_var
70000d50 g     O .data	00000008 IfxPort_P13_3
50100fc0 g       .inttab	00000000 __interrupt_126
50100dc0 g       .inttab	00000000 __interrupt_110
50101820 g       .inttab	00000000 __interrupt_193
50100400 g       .inttab	00000000 __interrupt_32
00018600 g       *ABS*	00000000 __USTACK0_OFFSET
8000491c g     F .text	00000014 IfxScuWdt_getSafetyWatchdogPassword
80008d74 g     F .text	00000106 _strtol_r
70000e68 g     O .data	00000008 IfxPort_P02_5
70000b70 g     O .data	00000008 IfxPort_P23_7
80003b80 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_220
70000cb0 g     O .data	00000008 IfxPort_P15_8
80003020 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_129
8000a18c g     F .text	00000cd2 _dtoa_r
0001b700 g       *ABS*	00000000 __ISTACK1_OFFSET
8000ae6a g     F .text	0000049a _malloc_r
8000458e g     F .text	00000042 IfxPort_setPinModeLvdsMedium
70000f08 g     O .data	00000008 IfxPort_P00_2
800039e0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_207
501015c0 g       .inttab	00000000 __interrupt_174
80008854 g     F .text	00000060 osEE_counter_insert_abs_trigger
80000bc0 g       .traptab	00000000 ___trap_6
80003d60 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_235
800024e0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_39
50101b60 g       .inttab	00000000 __interrupt_219
80002a00 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_80
80008000 g       *ABS*	00000000 __A8_MEM
b0008000 g       *ABS*	00000000 __A9_MEM
80003ce0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_231
50101fa0 g       .inttab	00000000 __interrupt_253
50100760 g       .inttab	00000000 __interrupt_59
80003340 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_154
80005774 g     F .text	0000007c _init_uart0
80002c40 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_98
70000cf0 g     O .data	00000008 IfxPort_P15_0
70000d38 g     O .data	00000008 IfxPort_P14_10
800062f6 g     F .text	0000001e Init_Ultrasonics
800008dc g     O .rodata	00000014 .hidden __thenan_df
50100620 g       .inttab	00000000 __interrupt_49
8000ba94 g     F .text	000000ba _malloc_trim_r
50100ea0 g       .inttab	00000000 __interrupt_117
80000d08 g       .ctors	00000000 __CTOR_END__
70004230 g     O .bss	00000001 dir
80008000 g     O *ABS*	00000000 _SMALL_DATA2_
50101540 g       .inttab	00000000 __interrupt_170
50000000 g       *ABS*	00000000 __DSPR2_START
800028c0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_70
70000ed0 g     O .data	00000008 IfxPort_P00_9
80007d9c g     F .text	000000a2 ReleaseResource
80003da0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_237
80000d08 g       .dtors	00000000 __DTOR_LIST__
60000000 g       *ABS*	00000000 __DSPR1_START
80003c00 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_224
501011e0 g       .inttab	00000000 __interrupt_143
800026a0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_53
00001000 g       *ABS*	00000000 __USTACK1_SIZE
80002b40 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_90
70000b68 g     O .data	00000008 IfxPort_P32_0
8000605e g     F .text	00000094 Init_DCMotorPWM
80006a44 g     F .text	00000054 SYSTEM_IdleExt
8000c89c g     F .text	00000040 .hidden __nedf2
80003a20 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_209
50100280 g       .inttab	00000000 __interrupt_20
70000c30 g     O .data	00000008 IfxPort_P21_3
80006a18 g     F .text	0000000c SYSTEM_DisableProtectionExt
80003880 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_196
8000c28c g     F .text	0000002c unlock_wdtcon
80003220 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_145
80002d80 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_108
50101d00 g       .inttab	00000000 __interrupt_232
501010c0 g       .inttab	00000000 __interrupt_134
800000a8 g     O .rodata	00000080 IfxPort_cfg_esrMasks
80002a80 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_84
70000d40 g     O .data	00000008 IfxPort_P14_1
80003500 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_168
70000bd8 g     O .data	00000008 IfxPort_P22_4
80002400 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_32
80003000 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_128
8000428c g     F .text	0000002a IfxPort_setESR
501002c0 g       .inttab	00000000 __interrupt_22
80003620 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_177
80008e8c g     F .text	00000028 _vsprintf_r
80003120 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_137
80002900 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_72
8000561a g     F .text	00000060 remove_null
80008d10 g       .text	00000000 __trap_6
501007c0 g       .inttab	00000000 __interrupt_62
501012e0 g       .inttab	00000000 __interrupt_151
50101b40 g       .inttab	00000000 __interrupt_218
50100c00 g       .inttab	00000000 __interrupt_96
80000b00 g     F .traptab	00000000 TriCore_trap_table
80002600 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_48
50100660 g       .inttab	00000000 __interrupt_51
50100b20 g       .inttab	00000000 __interrupt_89
80008274 g     F .text	0000004a GetElapsedValue
70001118 g     O .data	00000004 _impure_ptr
501017c0 g       .inttab	00000000 __interrupt_190
501005c0 g       .inttab	00000000 __interrupt_46
501000a0 g       .inttab	00000000 __interrupt_5
50101420 g       .inttab	00000000 __interrupt_161
80003660 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_179
80004264 g     F .text	00000028 IfxPort_resetESR
501014c0 g       .inttab	00000000 __interrupt_166
501009e0 g       .inttab	00000000 __interrupt_79
70000ba0 g     O .data	00000008 IfxPort_P23_1
8000617e g     F .text	00000032 movChA_PWM
501001e0 g       .inttab	00000000 __interrupt_15
70000da8 g     O .data	00000008 IfxPort_P11_4
501013e0 g       .inttab	00000000 __interrupt_159
50100e40 g       .inttab	00000000 __interrupt_114
800036e0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_183
800080c8 g     F .text	00000030 GetAlarmBase
70000b08 g     O .data	00000008 IfxPort_P33_13
80003cc0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_230
50101ee0 g       .inttab	00000000 __interrupt_247
70000de0 g     O .data	00000008 IfxPort_P11_11
80005a48 g     F .text	0000000e stopGpt12_T4
00002000 g       *ABS*	00000000 __CSA1_SIZE
800022c0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_22
80007900 g     F .text	00000014 DisableAllInterrupts
80006228 g     F .text	000000ce getTofDistance
80005394 g     F .text	0000003e my_puts
800042b6 g     F .text	000000b4 IfxPort_setGroupModeInput
00001000 g       *ABS*	00000000 __USTACK_SIZE
70004228 g     O .bss	00000004 pwm
70000af0 g     O .data	00000008 IfxPort_P33_2
80007b94 g     F .text	000000ae ChainTask
70000ac0 g     O .data	00000008 IfxPort_P33_8
80004cc8 g     F .text	00000016 _out_uart3
501019c0 g       .inttab	00000000 __interrupt_206
50100fe0 g       .inttab	00000000 __interrupt_127
50100f40 g       .inttab	00000000 __interrupt_122
70000d88 g     O .data	00000008 IfxPort_P11_8
70000d90 g     O .data	00000008 IfxPort_P11_7
50100320 g       .inttab	00000000 __interrupt_25
70000e28 g     O .data	00000008 IfxPort_P10_3
70000f10 g     O .data	00000008 IfxPort_P00_12
80002ca0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_101
501018c0 g       .inttab	00000000 __interrupt_198
70000d78 g     O .data	00000008 IfxPort_P12_0
80007332 g     F .text	0000004c osEE_tricore_system_timer_handler
5001a600 g       .CPU2.ustack	00000000 __USTACK2_AREA_END
80002fc0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_126
80003b20 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_217
80003ba0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_221
80005e1a g     F .text	00000010 getSW1
80000c00 g       .traptab	00000000 osEE_tc_trap_mmu
50100000 g     F .inttab	00000000 TriCore_int_table
70000ea8 g     O .data	00000008 IfxPort_P01_7
80002ae0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_87
80007886 g     F .text	0000006e osEE_tc_delay
70000e40 g     O .data	00000008 IfxPort_P10_0
800008f0 g     O .rodata	00000000 __clear_table
8000c304 g     F .text	00000020 lock_safety_wdtcon
501010a0 g       .inttab	00000000 __interrupt_133
50100560 g       .inttab	00000000 __interrupt_43
70000d08 g     O .data	00000008 IfxPort_P14_7
800085be g     F .text	00000018 osEE_task_end
50100ac0 g       .inttab	00000000 __interrupt_86
80002dc0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_110
80002f80 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_124
80003bc0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_222
80002240 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_18
80005a5c g     F .text	00000006 getGpt12_T4
50101920 g       .inttab	00000000 __interrupt_201
80002440 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_34
80000d00 g       .ctors	00000000 __EH_FRAME_BEGIN__
50101e40 g       .inttab	00000000 __interrupt_242
80002840 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_66
50101180 g       .inttab	00000000 __interrupt_140
80003140 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_138
800087dc g     F .text	00000078 osEE_counter_insert_rel_trigger
80003e60 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_243
50101560 g       .inttab	00000000 __interrupt_171
70000bb0 g     O .data	00000008 IfxPort_P22_9
80008b0e g     F .text	00000014 osEE_change_context_from_task_end
50100220 g       .inttab	00000000 __interrupt_17
800080f8 g     F .text	00000064 WaitEvent
80004000 g     F .text	000000f4 IfxPort_disableEmergencyStop
50101a00 g       .inttab	00000000 __interrupt_208
50101da0 g       .inttab	00000000 __interrupt_237
80003fa0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_253
80003c20 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_225
50100700 g       .inttab	00000000 __interrupt_56
800058fe g     F .text	0000000a getRightMotorDuty
501009a0 g       .inttab	00000000 __interrupt_77
80002880 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_68
70000c58 g     O .data	00000008 IfxPort_P20_8
70000bb8 g     O .data	00000008 IfxPort_P22_8
70000c60 g     O .data	00000008 IfxPort_P20_7
00000400 g       *ABS*	00000000 __ISTACK0_SIZE
50101280 g       .inttab	00000000 __interrupt_148
50100ca0 g       .inttab	00000000 __interrupt_101
800082be g     F .text	0000006e IncrementCounter
80000b60 g       .traptab	00000000 __trap_3
80002980 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_76
70000df0 g     O .data	00000008 IfxPort_P11_1
50101f20 g       .inttab	00000000 __interrupt_249
5001b600 g       .CPU2.ustack	00000000 __USTACK2
50101e60 g       .inttab	00000000 __interrupt_243
50101940 g       .inttab	00000000 __interrupt_202
80008a9c g     F .text	00000028 osEE_alarm_cancel
80003940 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_202
50101ce0 g       .inttab	00000000 __interrupt_231
8000781a g     F .text	0000006c osEE_tc_stm_set_sr1_next_match
0001e000 g       *ABS*	00000000 __DSPR1_SIZE
80003260 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_147
50100860 g       .inttab	00000000 __interrupt_67
80000020 g       .startup	00000000 BootModeIndex
50101f00 g       .inttab	00000000 __interrupt_248
501019e0 g       .inttab	00000000 __interrupt_207
70000000 g     O .data	00000a40 IfxPort_Pin_pinTable
800032c0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_150
80003d80 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_236
70001544 g     O .data	00000004 __malloc_trim_threshold
800031a0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_141
80002d00 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_104
501003a0 g       .inttab	00000000 __interrupt_29
800088b4 g     F .text	00000024 osEE_counter_cancel_trigger
50100020 g       .inttab	00000000 ___interrupt_1
8000b770 g     F .text	000000ca __mdiff
800020e0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_7
501015e0 g       .inttab	00000000 __interrupt_175
80002920 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_73
800085f6 g     F .text	0000001e osEE_activate_isr2
80005f64 g     F .text	00000038 init_lcd
70001110 g     O .data	00000004 __ctype_ptr__
70004234 g     O .bss	00000004 duty
70000e70 g     O .data	00000008 IfxPort_P02_4
50101ba0 g       .inttab	00000000 __interrupt_221
80003dc0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_238
70000a68 g     O .data	00000008 IfxPort_P40_4
80020000 g       .startup	00000000 BootModeHeader1
80007416 g     F .text	000001e2 osEE_tc_set_pll_fsource
50101800 g       .inttab	00000000 __interrupt_192
80004420 g     F .text	000000a4 IfxPort_setGroupPadDriver
50100a40 g       .inttab	00000000 __interrupt_82
800026e0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_55
70001960 g     O .bss	00000004 beepOnOff
0001c000 g       *ABS*	00000000 __DSPR0_SIZE
80002fe0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_127
70000f20 g     O .data	00000008 IfxPort_P00_10
80002b80 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_92
80005a3c g     F .text	0000000c runGpt12_T4
70000bf8 g     O .data	00000008 IfxPort_P22_10
80008d3a g     F .text	0000000a atoi
501002e0 g       .inttab	00000000 __interrupt_23
80000486 g     O .rodata	00000101 _ctype_
80002320 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_25
800039c0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_206
800029e0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_79
80000958 g     O .rodata	00000000 __copy_table
501011a0 g       .inttab	00000000 __interrupt_141
00019700 g       *ABS*	00000000 __ISTACK0_OFFSET
80005740 g     F .text	00000034 _poll_uart1
80005b92 g     F .text	00000016 Init_Buzzer
50100e60 g       .inttab	00000000 __interrupt_115
70000c80 g     O .data	00000008 IfxPort_P20_13
50101fc0 g       .inttab	00000000 __interrupt_254
50100720 g       .inttab	00000000 __interrupt_57
00000400 g       *ABS*	00000000 __ISTACK2_SIZE
80002ee0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_119
8000c324 g     F .text	00000010 _exit
80002280 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_20
80000c20 g       .traptab	00000000 osEE_tc_trap_protection
80000c00 g     F .traptab	00000000 __TRAPTAB
70000e60 g     O .data	00000008 IfxPort_P02_6
70000b80 g     O .data	00000008 IfxPort_P23_5
50101380 g       .inttab	00000000 __interrupt_156
00002000 g       *ABS*	00000000 __CSA2_SIZE
80005dde g     F .text	0000001e toggleLED1
800035a0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_173
70000c48 g     O .data	00000008 IfxPort_P21_0
70004231 g     O .bss	00000001 ch
80004a24 g     F .text	000000e0 IfxScuWdt_initSafetyWatchdog
50101a60 g       .inttab	00000000 __interrupt_211
50100800 g       .inttab	00000000 __interrupt_64
80008d60 g     F .text	00000014 strlen
50100de0 g       .inttab	00000000 __interrupt_111
501008a0 g       .inttab	00000000 __interrupt_69
80003860 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_195
0001b700 g       *ABS*	00000000 __ISTACK2_OFFSET
50101720 g       .inttab	00000000 __interrupt_185
50101680 g       .inttab	00000000 __interrupt_180
8000c91c g     F .text	00000040 .hidden __gedf2
70000d30 g     O .data	00000008 IfxPort_P14_2
80002bc0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_94
70000e00 g     O .data	00000008 IfxPort_P10_8
50101a20 g       .inttab	00000000 __interrupt_209
80002720 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_57
70000b38 g     O .data	00000008 IfxPort_P32_7
501003c0 g       .inttab	00000000 __interrupt_30
70000e48 g     O .data	00000008 IfxPort_P02_9
70000d70 g     O .data	00000008 IfxPort_P12_1
80003420 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_161
80002f40 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_122
70000ac8 g     O .data	00000008 IfxPort_P33_7
80000b00 g       .traptab	00000000 __trap_0
800060f2 g     F .text	00000032 movChA
80008d44 g     F .text	0000001c strchr
70004ab0 g     O .inttab	00000001 __HEAP_END
50100640 g       .inttab	00000000 __interrupt_50
80006e48 g     F .text	00000044 FuncTOF_Example
80006a04 g     F .text	00000004 SYSTEM_EnableProtection
6001bc00 g       .CPU1.csa	00000000 __CSA1
50101780 g       .inttab	00000000 __interrupt_188
70000b20 g     O .data	00000008 IfxPort_P33_10
50101f60 g       .inttab	00000000 __interrupt_251
50101b20 g       .inttab	00000000 __interrupt_217
50100be0 g       .inttab	00000000 __interrupt_95
80007914 g     F .text	0000001a EnableAllInterrupts
800061b0 g     F .text	00000032 movChB_PWM
80005af8 g     F .text	0000002a VADC_startConversion
50100b00 g       .inttab	00000000 __interrupt_88
800057f0 g     F .text	00000038 _in_uart0
501005a0 g       .inttab	00000000 __interrupt_45
800044c4 g     F .text	00000062 IfxPort_setPinMode
80006c8e g     F .text	00000008 FuncTask_AEB
80003640 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_178
70000b98 g     O .data	00000008 IfxPort_P23_2
80002780 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_60
8000567a g     F .text	00000092 _init_uart1
80008c06 g     F .text	0000001a osEE_hal_restore_ctx
50101600 g       .inttab	00000000 __interrupt_176
8000c560 g     F .text	00000040 .hidden __subdf3
70000ef0 g     O .data	00000008 IfxPort_P00_5
50100780 g       .inttab	00000000 __interrupt_60
70008000 g     O *ABS*	00000000 _SMALL_DATA_
80003f00 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_248
80004ba2 g     F .text	00000032 IfxScuWdt_setSafetyEndinit
8000b468 g     F .text	00000066 __lo0bits
800034c0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_166
80002000 g     F .inttab_cpu0	00002000 __INTTAB0
50100500 g       .inttab	00000000 __interrupt_40
70000a58 g     O .data	00000008 IfxPort_P40_6
70000ca0 g     O .data	00000008 IfxPort_P20_1
50100a60 g       .inttab	00000000 __interrupt_83
80005dc4 g     F .text	0000001a setLED2
50100060 g       .inttab	00000000 __interrupt_3
50100460 g       .inttab	00000000 __interrupt_35
70000a40 g     O .data	00000008 IfxPort_P40_9
80003080 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_132
50101000 g       .inttab	00000000 __interrupt_128
80007a10 g     F .text	00000038 ResumeOSInterrupts
50100f60 g       .inttab	00000000 __interrupt_123
800030e0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_135
501004c0 g       .inttab	00000000 __interrupt_38
50100c40 g       .inttab	00000000 __interrupt_98
80003200 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_144
80002d60 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_107
80002160 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_11
80000184 g     O .rodata	00000014 osEE_cdb_var
501006a0 g       .inttab	00000000 __interrupt_53
8000cb6a g     F .text	00000112 .hidden __pack_d
70000de8 g     O .data	00000008 IfxPort_P11_10
80007fc2 g     F .text	0000005a SetAbsAlarm
80005e3a g     F .text	00000094 getSW1_Debounce
80007a48 g     F .text	000000ca StartOS
70000c70 g     O .data	00000008 IfxPort_P20_3
80003ca0 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_229
70000ed8 g     O .data	00000008 IfxPort_P00_8
80003440 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_162
80005930 g     F .text	0000007a init_gpt1
50100940 g       .inttab	00000000 __interrupt_74
70000be8 g     O .data	00000008 IfxPort_P22_2
8000b3a4 g     F .text	00000082 __multadd
8000b392 g     F .text	00000012 _Bfree
80005f9c g     F .text	0000001c write_instruction
80005fdc g     F .text	00000082 Init_DCMotor
00000000         *UND*	00000000 __do_global_ctors
80008000 g     O *ABS*	00000000 _SMALL_DATA3_
80003a80 g       .inttab_cpu0	00000000 osEE_tc_isr_dummy_entry_212



Disassembly of section .startup:

80000020 <_start>:
#endif

void _start(void)
{
  /* asm instruction to jump to the core startup */
  osEE_tc_jump_abs(osEE_tc_core0_start);
80000020:	9d 80 64 37 	ja 80006ec8 <osEE_tc_core0_start>
80000024:	00 90       	ret 

Disassembly of section .traptab:

80000b00 <TriCore_trap_table>:
80000b00:	0d 00 00 02 	svlcx 
80000b04:	91 00 00 f7 	movh.a %a15,28672
80000b08:	19 f4 80 a4 	ld.w %d4,[%a15]19072 <70004a80 <Tdisptab>>
80000b0c:	60 4f       	mov.a %a15,%d4
80000b0e:	02 f4       	mov %d4,%d15
80000b10:	2d 0f 00 00 	calli %a15
80000b14:	0d 00 40 02 	rslcx 
80000b18:	00 80       	rfe 
80000b1a:	00 00       	nop 
80000b1c:	00 00       	nop 
	...

80000b20 <__trap_1>:
80000b20:	0d 00 00 02 	svlcx 
80000b24:	91 00 00 f7 	movh.a %a15,28672
80000b28:	19 f4 84 a4 	ld.w %d4,[%a15]19076 <70004a84 <Tdisptab+0x4>>
80000b2c:	60 4f       	mov.a %a15,%d4
80000b2e:	02 f4       	mov %d4,%d15
80000b30:	2d 0f 00 00 	calli %a15
80000b34:	0d 00 40 02 	rslcx 
80000b38:	00 80       	rfe 
80000b3a:	00 00       	nop 
80000b3c:	00 00       	nop 
	...

80000b40 <__trap_2>:
80000b40:	0d 00 00 02 	svlcx 
80000b44:	91 00 00 f7 	movh.a %a15,28672
80000b48:	19 f4 88 a4 	ld.w %d4,[%a15]19080 <70004a88 <Tdisptab+0x8>>
80000b4c:	60 4f       	mov.a %a15,%d4
80000b4e:	02 f4       	mov %d4,%d15
80000b50:	2d 0f 00 00 	calli %a15
80000b54:	0d 00 40 02 	rslcx 
80000b58:	00 80       	rfe 
80000b5a:	00 00       	nop 
80000b5c:	00 00       	nop 
	...

80000b60 <__trap_3>:
80000b60:	0d 00 00 02 	svlcx 
80000b64:	91 00 00 f7 	movh.a %a15,28672
80000b68:	19 f4 8c a4 	ld.w %d4,[%a15]19084 <70004a8c <Tdisptab+0xc>>
80000b6c:	60 4f       	mov.a %a15,%d4
80000b6e:	02 f4       	mov %d4,%d15
80000b70:	2d 0f 00 00 	calli %a15
80000b74:	0d 00 40 02 	rslcx 
80000b78:	00 80       	rfe 
80000b7a:	00 00       	nop 
80000b7c:	00 00       	nop 
	...

80000b80 <__trap_4>:
80000b80:	0d 00 00 02 	svlcx 
80000b84:	91 00 00 f7 	movh.a %a15,28672
80000b88:	19 f4 90 a4 	ld.w %d4,[%a15]19088 <70004a90 <Tdisptab+0x10>>
80000b8c:	60 4f       	mov.a %a15,%d4
80000b8e:	02 f4       	mov %d4,%d15
80000b90:	2d 0f 00 00 	calli %a15
80000b94:	0d 00 40 02 	rslcx 
80000b98:	00 80       	rfe 
80000b9a:	00 00       	nop 
80000b9c:	00 00       	nop 
	...

80000ba0 <__trap_5>:
80000ba0:	0d 00 00 02 	svlcx 
80000ba4:	91 00 00 f7 	movh.a %a15,28672
80000ba8:	19 f4 94 a4 	ld.w %d4,[%a15]19092 <70004a94 <Tdisptab+0x14>>
80000bac:	60 4f       	mov.a %a15,%d4
80000bae:	02 f4       	mov %d4,%d15
80000bb0:	2d 0f 00 00 	calli %a15
80000bb4:	0d 00 40 02 	rslcx 
80000bb8:	00 80       	rfe 
80000bba:	00 00       	nop 
80000bbc:	00 00       	nop 
	...

80000bc0 <___trap_6>:
80000bc0:	1d 00 a8 40 	j 80008d10 <__trap_6>
	...

80000be0 <__trap_7>:
80000be0:	0d 00 00 02 	svlcx 
80000be4:	91 00 00 f7 	movh.a %a15,28672
80000be8:	19 f4 9c a4 	ld.w %d4,[%a15]19100 <70004a9c <Tdisptab+0x1c>>
80000bec:	60 4f       	mov.a %a15,%d4
80000bee:	02 f4       	mov %d4,%d15
80000bf0:	2d 0f 00 00 	calli %a15
80000bf4:	0d 00 40 02 	rslcx 
80000bf8:	00 80       	rfe 
80000bfa:	00 00       	nop 
80000bfc:	00 00       	nop 
	...

80000c00 <__TRAPTAB>:
80000c00:	00 a0       	debug 
80000c02:	1d ff ff ff 	j 80000c00 <__TRAPTAB>
	...

80000c20 <osEE_tc_trap_protection>:
80000c20:	00 a0       	debug 
80000c22:	1d ff ff ff 	j 80000c20 <osEE_tc_trap_protection>
	...

80000c40 <osEE_tc_trap_instruction>:
80000c40:	00 a0       	debug 
80000c42:	1d ff ff ff 	j 80000c40 <osEE_tc_trap_instruction>
	...

80000c60 <osEE_tc_trap_context>:
80000c60:	00 a0       	debug 
80000c62:	1d ff ff ff 	j 80000c60 <osEE_tc_trap_context>
	...

80000c80 <osEE_tc_trap_bus>:
80000c80:	00 a0       	debug 
80000c82:	1d ff ff ff 	j 80000c80 <osEE_tc_trap_bus>
	...

80000ca0 <osEE_tc_trap_assertion>:
80000ca0:	00 a0       	debug 
80000ca2:	1d ff ff ff 	j 80000ca0 <osEE_tc_trap_assertion>
	...

80000cc0 <osEE_tc_trap_system>:
80000cc0:	00 a0       	debug 
80000cc2:	1d ff ff ff 	j 80000cc0 <osEE_tc_trap_system>
	...

80000ce0 <osEE_tc_trap_nmi>:
80000ce0:	00 a0       	debug 
80000ce2:	1d ff ff ff 	j 80000ce0 <osEE_tc_trap_nmi>
	...

Disassembly of section .ctors:

80000d00 <__CTOR_LIST__>:
	...

Disassembly of section .dtors:

80000d08 <__DTOR_LIST__>:
	...

Disassembly of section .inttab_cpu0:

80002000 <__INTTAB0>:
	...

80002020 <osEE_tc_isr2_entry_1>:
80002020:	0d 00 00 02 	svlcx 
80002024:	82 04       	mov %d4,0
80002026:	1d 00 67 2c 	j 800078f4 <osEE_tc_isr2_wrapper>
	...

80002040 <osEE_tc_isr_dummy_entry_2>:
80002040:	3c 00       	j 80002040 <osEE_tc_isr_dummy_entry_2>
	...

80002060 <osEE_tc_isr_dummy_entry_3>:
80002060:	3c 00       	j 80002060 <osEE_tc_isr_dummy_entry_3>
	...

80002080 <osEE_tc_isr_dummy_entry_4>:
80002080:	3c 00       	j 80002080 <osEE_tc_isr_dummy_entry_4>
	...

800020a0 <osEE_tc_isr_dummy_entry_5>:
800020a0:	3c 00       	j 800020a0 <osEE_tc_isr_dummy_entry_5>
	...

800020c0 <osEE_tc_isr_dummy_entry_6>:
800020c0:	3c 00       	j 800020c0 <osEE_tc_isr_dummy_entry_6>
	...

800020e0 <osEE_tc_isr_dummy_entry_7>:
800020e0:	3c 00       	j 800020e0 <osEE_tc_isr_dummy_entry_7>
	...

80002100 <osEE_tc_isr_dummy_entry_8>:
80002100:	3c 00       	j 80002100 <osEE_tc_isr_dummy_entry_8>
	...

80002120 <osEE_tc_isr_dummy_entry_9>:
80002120:	3c 00       	j 80002120 <osEE_tc_isr_dummy_entry_9>
	...

80002140 <osEE_tc_isr_dummy_entry_10>:
80002140:	3c 00       	j 80002140 <osEE_tc_isr_dummy_entry_10>
	...

80002160 <osEE_tc_isr_dummy_entry_11>:
80002160:	3c 00       	j 80002160 <osEE_tc_isr_dummy_entry_11>
	...

80002180 <osEE_tc_isr_dummy_entry_12>:
80002180:	3c 00       	j 80002180 <osEE_tc_isr_dummy_entry_12>
	...

800021a0 <osEE_tc_isr_dummy_entry_13>:
800021a0:	3c 00       	j 800021a0 <osEE_tc_isr_dummy_entry_13>
	...

800021c0 <osEE_tc_isr_dummy_entry_14>:
800021c0:	3c 00       	j 800021c0 <osEE_tc_isr_dummy_entry_14>
	...

800021e0 <osEE_tc_isr_dummy_entry_15>:
800021e0:	3c 00       	j 800021e0 <osEE_tc_isr_dummy_entry_15>
	...

80002200 <osEE_tc_isr_dummy_entry_16>:
80002200:	3c 00       	j 80002200 <osEE_tc_isr_dummy_entry_16>
	...

80002220 <osEE_tc_isr_dummy_entry_17>:
80002220:	3c 00       	j 80002220 <osEE_tc_isr_dummy_entry_17>
	...

80002240 <osEE_tc_isr_dummy_entry_18>:
80002240:	3c 00       	j 80002240 <osEE_tc_isr_dummy_entry_18>
	...

80002260 <osEE_tc_isr_dummy_entry_19>:
80002260:	3c 00       	j 80002260 <osEE_tc_isr_dummy_entry_19>
	...

80002280 <osEE_tc_isr_dummy_entry_20>:
80002280:	3c 00       	j 80002280 <osEE_tc_isr_dummy_entry_20>
	...

800022a0 <osEE_tc_isr_dummy_entry_21>:
800022a0:	3c 00       	j 800022a0 <osEE_tc_isr_dummy_entry_21>
	...

800022c0 <osEE_tc_isr_dummy_entry_22>:
800022c0:	3c 00       	j 800022c0 <osEE_tc_isr_dummy_entry_22>
	...

800022e0 <osEE_tc_isr_dummy_entry_23>:
800022e0:	3c 00       	j 800022e0 <osEE_tc_isr_dummy_entry_23>
	...

80002300 <osEE_tc_isr_dummy_entry_24>:
80002300:	3c 00       	j 80002300 <osEE_tc_isr_dummy_entry_24>
	...

80002320 <osEE_tc_isr_dummy_entry_25>:
80002320:	3c 00       	j 80002320 <osEE_tc_isr_dummy_entry_25>
	...

80002340 <osEE_tc_isr_dummy_entry_26>:
80002340:	3c 00       	j 80002340 <osEE_tc_isr_dummy_entry_26>
	...

80002360 <osEE_tc_isr_dummy_entry_27>:
80002360:	3c 00       	j 80002360 <osEE_tc_isr_dummy_entry_27>
	...

80002380 <osEE_tc_isr_dummy_entry_28>:
80002380:	3c 00       	j 80002380 <osEE_tc_isr_dummy_entry_28>
	...

800023a0 <osEE_tc_isr_dummy_entry_29>:
800023a0:	3c 00       	j 800023a0 <osEE_tc_isr_dummy_entry_29>
	...

800023c0 <osEE_tc_isr_dummy_entry_30>:
800023c0:	3c 00       	j 800023c0 <osEE_tc_isr_dummy_entry_30>
	...

800023e0 <osEE_tc_isr_dummy_entry_31>:
800023e0:	3c 00       	j 800023e0 <osEE_tc_isr_dummy_entry_31>
	...

80002400 <osEE_tc_isr_dummy_entry_32>:
80002400:	3c 00       	j 80002400 <osEE_tc_isr_dummy_entry_32>
	...

80002420 <osEE_tc_isr_dummy_entry_33>:
80002420:	3c 00       	j 80002420 <osEE_tc_isr_dummy_entry_33>
	...

80002440 <osEE_tc_isr_dummy_entry_34>:
80002440:	3c 00       	j 80002440 <osEE_tc_isr_dummy_entry_34>
	...

80002460 <osEE_tc_isr_dummy_entry_35>:
80002460:	3c 00       	j 80002460 <osEE_tc_isr_dummy_entry_35>
	...

80002480 <osEE_tc_isr_dummy_entry_36>:
80002480:	3c 00       	j 80002480 <osEE_tc_isr_dummy_entry_36>
	...

800024a0 <osEE_tc_isr_dummy_entry_37>:
800024a0:	3c 00       	j 800024a0 <osEE_tc_isr_dummy_entry_37>
	...

800024c0 <osEE_tc_isr_dummy_entry_38>:
800024c0:	3c 00       	j 800024c0 <osEE_tc_isr_dummy_entry_38>
	...

800024e0 <osEE_tc_isr_dummy_entry_39>:
800024e0:	3c 00       	j 800024e0 <osEE_tc_isr_dummy_entry_39>
	...

80002500 <osEE_tc_isr_dummy_entry_40>:
80002500:	3c 00       	j 80002500 <osEE_tc_isr_dummy_entry_40>
	...

80002520 <osEE_tc_isr_dummy_entry_41>:
80002520:	3c 00       	j 80002520 <osEE_tc_isr_dummy_entry_41>
	...

80002540 <osEE_tc_isr_dummy_entry_42>:
80002540:	3c 00       	j 80002540 <osEE_tc_isr_dummy_entry_42>
	...

80002560 <osEE_tc_isr_dummy_entry_43>:
80002560:	3c 00       	j 80002560 <osEE_tc_isr_dummy_entry_43>
	...

80002580 <osEE_tc_isr_dummy_entry_44>:
80002580:	3c 00       	j 80002580 <osEE_tc_isr_dummy_entry_44>
	...

800025a0 <osEE_tc_isr_dummy_entry_45>:
800025a0:	3c 00       	j 800025a0 <osEE_tc_isr_dummy_entry_45>
	...

800025c0 <osEE_tc_isr_dummy_entry_46>:
800025c0:	3c 00       	j 800025c0 <osEE_tc_isr_dummy_entry_46>
	...

800025e0 <osEE_tc_isr_dummy_entry_47>:
800025e0:	3c 00       	j 800025e0 <osEE_tc_isr_dummy_entry_47>
	...

80002600 <osEE_tc_isr_dummy_entry_48>:
80002600:	3c 00       	j 80002600 <osEE_tc_isr_dummy_entry_48>
	...

80002620 <osEE_tc_isr_dummy_entry_49>:
80002620:	3c 00       	j 80002620 <osEE_tc_isr_dummy_entry_49>
	...

80002640 <osEE_tc_isr_dummy_entry_50>:
80002640:	3c 00       	j 80002640 <osEE_tc_isr_dummy_entry_50>
	...

80002660 <osEE_tc_isr_dummy_entry_51>:
80002660:	3c 00       	j 80002660 <osEE_tc_isr_dummy_entry_51>
	...

80002680 <osEE_tc_isr_dummy_entry_52>:
80002680:	3c 00       	j 80002680 <osEE_tc_isr_dummy_entry_52>
	...

800026a0 <osEE_tc_isr_dummy_entry_53>:
800026a0:	3c 00       	j 800026a0 <osEE_tc_isr_dummy_entry_53>
	...

800026c0 <osEE_tc_isr_dummy_entry_54>:
800026c0:	3c 00       	j 800026c0 <osEE_tc_isr_dummy_entry_54>
	...

800026e0 <osEE_tc_isr_dummy_entry_55>:
800026e0:	3c 00       	j 800026e0 <osEE_tc_isr_dummy_entry_55>
	...

80002700 <osEE_tc_isr_dummy_entry_56>:
80002700:	3c 00       	j 80002700 <osEE_tc_isr_dummy_entry_56>
	...

80002720 <osEE_tc_isr_dummy_entry_57>:
80002720:	3c 00       	j 80002720 <osEE_tc_isr_dummy_entry_57>
	...

80002740 <osEE_tc_isr_dummy_entry_58>:
80002740:	3c 00       	j 80002740 <osEE_tc_isr_dummy_entry_58>
	...

80002760 <osEE_tc_isr_dummy_entry_59>:
80002760:	3c 00       	j 80002760 <osEE_tc_isr_dummy_entry_59>
	...

80002780 <osEE_tc_isr_dummy_entry_60>:
80002780:	3c 00       	j 80002780 <osEE_tc_isr_dummy_entry_60>
	...

800027a0 <osEE_tc_isr_dummy_entry_61>:
800027a0:	3c 00       	j 800027a0 <osEE_tc_isr_dummy_entry_61>
	...

800027c0 <osEE_tc_isr_dummy_entry_62>:
800027c0:	3c 00       	j 800027c0 <osEE_tc_isr_dummy_entry_62>
	...

800027e0 <osEE_tc_isr_dummy_entry_63>:
800027e0:	3c 00       	j 800027e0 <osEE_tc_isr_dummy_entry_63>
	...

80002800 <osEE_tc_isr_dummy_entry_64>:
80002800:	3c 00       	j 80002800 <osEE_tc_isr_dummy_entry_64>
	...

80002820 <osEE_tc_isr_dummy_entry_65>:
80002820:	3c 00       	j 80002820 <osEE_tc_isr_dummy_entry_65>
	...

80002840 <osEE_tc_isr_dummy_entry_66>:
80002840:	3c 00       	j 80002840 <osEE_tc_isr_dummy_entry_66>
	...

80002860 <osEE_tc_isr_dummy_entry_67>:
80002860:	3c 00       	j 80002860 <osEE_tc_isr_dummy_entry_67>
	...

80002880 <osEE_tc_isr_dummy_entry_68>:
80002880:	3c 00       	j 80002880 <osEE_tc_isr_dummy_entry_68>
	...

800028a0 <osEE_tc_isr_dummy_entry_69>:
800028a0:	3c 00       	j 800028a0 <osEE_tc_isr_dummy_entry_69>
	...

800028c0 <osEE_tc_isr_dummy_entry_70>:
800028c0:	3c 00       	j 800028c0 <osEE_tc_isr_dummy_entry_70>
	...

800028e0 <osEE_tc_isr_dummy_entry_71>:
800028e0:	3c 00       	j 800028e0 <osEE_tc_isr_dummy_entry_71>
	...

80002900 <osEE_tc_isr_dummy_entry_72>:
80002900:	3c 00       	j 80002900 <osEE_tc_isr_dummy_entry_72>
	...

80002920 <osEE_tc_isr_dummy_entry_73>:
80002920:	3c 00       	j 80002920 <osEE_tc_isr_dummy_entry_73>
	...

80002940 <osEE_tc_isr_dummy_entry_74>:
80002940:	3c 00       	j 80002940 <osEE_tc_isr_dummy_entry_74>
	...

80002960 <osEE_tc_isr_dummy_entry_75>:
80002960:	3c 00       	j 80002960 <osEE_tc_isr_dummy_entry_75>
	...

80002980 <osEE_tc_isr_dummy_entry_76>:
80002980:	3c 00       	j 80002980 <osEE_tc_isr_dummy_entry_76>
	...

800029a0 <osEE_tc_isr_dummy_entry_77>:
800029a0:	3c 00       	j 800029a0 <osEE_tc_isr_dummy_entry_77>
	...

800029c0 <osEE_tc_isr_dummy_entry_78>:
800029c0:	3c 00       	j 800029c0 <osEE_tc_isr_dummy_entry_78>
	...

800029e0 <osEE_tc_isr_dummy_entry_79>:
800029e0:	3c 00       	j 800029e0 <osEE_tc_isr_dummy_entry_79>
	...

80002a00 <osEE_tc_isr_dummy_entry_80>:
80002a00:	3c 00       	j 80002a00 <osEE_tc_isr_dummy_entry_80>
	...

80002a20 <osEE_tc_isr_dummy_entry_81>:
80002a20:	3c 00       	j 80002a20 <osEE_tc_isr_dummy_entry_81>
	...

80002a40 <osEE_tc_isr_dummy_entry_82>:
80002a40:	3c 00       	j 80002a40 <osEE_tc_isr_dummy_entry_82>
	...

80002a60 <osEE_tc_isr_dummy_entry_83>:
80002a60:	3c 00       	j 80002a60 <osEE_tc_isr_dummy_entry_83>
	...

80002a80 <osEE_tc_isr_dummy_entry_84>:
80002a80:	3c 00       	j 80002a80 <osEE_tc_isr_dummy_entry_84>
	...

80002aa0 <osEE_tc_isr_dummy_entry_85>:
80002aa0:	3c 00       	j 80002aa0 <osEE_tc_isr_dummy_entry_85>
	...

80002ac0 <osEE_tc_isr_dummy_entry_86>:
80002ac0:	3c 00       	j 80002ac0 <osEE_tc_isr_dummy_entry_86>
	...

80002ae0 <osEE_tc_isr_dummy_entry_87>:
80002ae0:	3c 00       	j 80002ae0 <osEE_tc_isr_dummy_entry_87>
	...

80002b00 <osEE_tc_isr_dummy_entry_88>:
80002b00:	3c 00       	j 80002b00 <osEE_tc_isr_dummy_entry_88>
	...

80002b20 <osEE_tc_isr_dummy_entry_89>:
80002b20:	3c 00       	j 80002b20 <osEE_tc_isr_dummy_entry_89>
	...

80002b40 <osEE_tc_isr_dummy_entry_90>:
80002b40:	3c 00       	j 80002b40 <osEE_tc_isr_dummy_entry_90>
	...

80002b60 <osEE_tc_isr_dummy_entry_91>:
80002b60:	3c 00       	j 80002b60 <osEE_tc_isr_dummy_entry_91>
	...

80002b80 <osEE_tc_isr_dummy_entry_92>:
80002b80:	3c 00       	j 80002b80 <osEE_tc_isr_dummy_entry_92>
	...

80002ba0 <osEE_tc_isr_dummy_entry_93>:
80002ba0:	3c 00       	j 80002ba0 <osEE_tc_isr_dummy_entry_93>
	...

80002bc0 <osEE_tc_isr_dummy_entry_94>:
80002bc0:	3c 00       	j 80002bc0 <osEE_tc_isr_dummy_entry_94>
	...

80002be0 <osEE_tc_isr_dummy_entry_95>:
80002be0:	3c 00       	j 80002be0 <osEE_tc_isr_dummy_entry_95>
	...

80002c00 <osEE_tc_isr_dummy_entry_96>:
80002c00:	3c 00       	j 80002c00 <osEE_tc_isr_dummy_entry_96>
	...

80002c20 <osEE_tc_isr_dummy_entry_97>:
80002c20:	3c 00       	j 80002c20 <osEE_tc_isr_dummy_entry_97>
	...

80002c40 <osEE_tc_isr_dummy_entry_98>:
80002c40:	3c 00       	j 80002c40 <osEE_tc_isr_dummy_entry_98>
	...

80002c60 <osEE_tc_isr_dummy_entry_99>:
80002c60:	3c 00       	j 80002c60 <osEE_tc_isr_dummy_entry_99>
	...

80002c80 <osEE_tc_isr_dummy_entry_100>:
80002c80:	3c 00       	j 80002c80 <osEE_tc_isr_dummy_entry_100>
	...

80002ca0 <osEE_tc_isr_dummy_entry_101>:
80002ca0:	3c 00       	j 80002ca0 <osEE_tc_isr_dummy_entry_101>
	...

80002cc0 <osEE_tc_isr_dummy_entry_102>:
80002cc0:	3c 00       	j 80002cc0 <osEE_tc_isr_dummy_entry_102>
	...

80002ce0 <osEE_tc_isr_dummy_entry_103>:
80002ce0:	3c 00       	j 80002ce0 <osEE_tc_isr_dummy_entry_103>
	...

80002d00 <osEE_tc_isr_dummy_entry_104>:
80002d00:	3c 00       	j 80002d00 <osEE_tc_isr_dummy_entry_104>
	...

80002d20 <osEE_tc_isr_dummy_entry_105>:
80002d20:	3c 00       	j 80002d20 <osEE_tc_isr_dummy_entry_105>
	...

80002d40 <osEE_tc_isr_dummy_entry_106>:
80002d40:	3c 00       	j 80002d40 <osEE_tc_isr_dummy_entry_106>
	...

80002d60 <osEE_tc_isr_dummy_entry_107>:
80002d60:	3c 00       	j 80002d60 <osEE_tc_isr_dummy_entry_107>
	...

80002d80 <osEE_tc_isr_dummy_entry_108>:
80002d80:	3c 00       	j 80002d80 <osEE_tc_isr_dummy_entry_108>
	...

80002da0 <osEE_tc_isr_dummy_entry_109>:
80002da0:	3c 00       	j 80002da0 <osEE_tc_isr_dummy_entry_109>
	...

80002dc0 <osEE_tc_isr_dummy_entry_110>:
80002dc0:	3c 00       	j 80002dc0 <osEE_tc_isr_dummy_entry_110>
	...

80002de0 <osEE_tc_isr_dummy_entry_111>:
80002de0:	3c 00       	j 80002de0 <osEE_tc_isr_dummy_entry_111>
	...

80002e00 <osEE_tc_isr_dummy_entry_112>:
80002e00:	3c 00       	j 80002e00 <osEE_tc_isr_dummy_entry_112>
	...

80002e20 <osEE_tc_isr_dummy_entry_113>:
80002e20:	3c 00       	j 80002e20 <osEE_tc_isr_dummy_entry_113>
	...

80002e40 <osEE_tc_isr_dummy_entry_114>:
80002e40:	3c 00       	j 80002e40 <osEE_tc_isr_dummy_entry_114>
	...

80002e60 <osEE_tc_isr_dummy_entry_115>:
80002e60:	3c 00       	j 80002e60 <osEE_tc_isr_dummy_entry_115>
	...

80002e80 <osEE_tc_isr_dummy_entry_116>:
80002e80:	3c 00       	j 80002e80 <osEE_tc_isr_dummy_entry_116>
	...

80002ea0 <osEE_tc_isr_dummy_entry_117>:
80002ea0:	3c 00       	j 80002ea0 <osEE_tc_isr_dummy_entry_117>
	...

80002ec0 <osEE_tc_isr_dummy_entry_118>:
80002ec0:	3c 00       	j 80002ec0 <osEE_tc_isr_dummy_entry_118>
	...

80002ee0 <osEE_tc_isr_dummy_entry_119>:
80002ee0:	3c 00       	j 80002ee0 <osEE_tc_isr_dummy_entry_119>
	...

80002f00 <osEE_tc_isr_dummy_entry_120>:
80002f00:	3c 00       	j 80002f00 <osEE_tc_isr_dummy_entry_120>
	...

80002f20 <osEE_tc_isr_dummy_entry_121>:
80002f20:	3c 00       	j 80002f20 <osEE_tc_isr_dummy_entry_121>
	...

80002f40 <osEE_tc_isr_dummy_entry_122>:
80002f40:	3c 00       	j 80002f40 <osEE_tc_isr_dummy_entry_122>
	...

80002f60 <osEE_tc_isr_dummy_entry_123>:
80002f60:	3c 00       	j 80002f60 <osEE_tc_isr_dummy_entry_123>
	...

80002f80 <osEE_tc_isr_dummy_entry_124>:
80002f80:	3c 00       	j 80002f80 <osEE_tc_isr_dummy_entry_124>
	...

80002fa0 <osEE_tc_isr_dummy_entry_125>:
80002fa0:	3c 00       	j 80002fa0 <osEE_tc_isr_dummy_entry_125>
	...

80002fc0 <osEE_tc_isr_dummy_entry_126>:
80002fc0:	3c 00       	j 80002fc0 <osEE_tc_isr_dummy_entry_126>
	...

80002fe0 <osEE_tc_isr_dummy_entry_127>:
80002fe0:	3c 00       	j 80002fe0 <osEE_tc_isr_dummy_entry_127>
	...

80003000 <osEE_tc_isr_dummy_entry_128>:
80003000:	3c 00       	j 80003000 <osEE_tc_isr_dummy_entry_128>
	...

80003020 <osEE_tc_isr_dummy_entry_129>:
80003020:	3c 00       	j 80003020 <osEE_tc_isr_dummy_entry_129>
	...

80003040 <osEE_tc_isr_dummy_entry_130>:
80003040:	3c 00       	j 80003040 <osEE_tc_isr_dummy_entry_130>
	...

80003060 <osEE_tc_isr_dummy_entry_131>:
80003060:	3c 00       	j 80003060 <osEE_tc_isr_dummy_entry_131>
	...

80003080 <osEE_tc_isr_dummy_entry_132>:
80003080:	3c 00       	j 80003080 <osEE_tc_isr_dummy_entry_132>
	...

800030a0 <osEE_tc_isr_dummy_entry_133>:
800030a0:	3c 00       	j 800030a0 <osEE_tc_isr_dummy_entry_133>
	...

800030c0 <osEE_tc_isr_dummy_entry_134>:
800030c0:	3c 00       	j 800030c0 <osEE_tc_isr_dummy_entry_134>
	...

800030e0 <osEE_tc_isr_dummy_entry_135>:
800030e0:	3c 00       	j 800030e0 <osEE_tc_isr_dummy_entry_135>
	...

80003100 <osEE_tc_isr_dummy_entry_136>:
80003100:	3c 00       	j 80003100 <osEE_tc_isr_dummy_entry_136>
	...

80003120 <osEE_tc_isr_dummy_entry_137>:
80003120:	3c 00       	j 80003120 <osEE_tc_isr_dummy_entry_137>
	...

80003140 <osEE_tc_isr_dummy_entry_138>:
80003140:	3c 00       	j 80003140 <osEE_tc_isr_dummy_entry_138>
	...

80003160 <osEE_tc_isr_dummy_entry_139>:
80003160:	3c 00       	j 80003160 <osEE_tc_isr_dummy_entry_139>
	...

80003180 <osEE_tc_isr_dummy_entry_140>:
80003180:	3c 00       	j 80003180 <osEE_tc_isr_dummy_entry_140>
	...

800031a0 <osEE_tc_isr_dummy_entry_141>:
800031a0:	3c 00       	j 800031a0 <osEE_tc_isr_dummy_entry_141>
	...

800031c0 <osEE_tc_isr_dummy_entry_142>:
800031c0:	3c 00       	j 800031c0 <osEE_tc_isr_dummy_entry_142>
	...

800031e0 <osEE_tc_isr_dummy_entry_143>:
800031e0:	3c 00       	j 800031e0 <osEE_tc_isr_dummy_entry_143>
	...

80003200 <osEE_tc_isr_dummy_entry_144>:
80003200:	3c 00       	j 80003200 <osEE_tc_isr_dummy_entry_144>
	...

80003220 <osEE_tc_isr_dummy_entry_145>:
80003220:	3c 00       	j 80003220 <osEE_tc_isr_dummy_entry_145>
	...

80003240 <osEE_tc_isr_dummy_entry_146>:
80003240:	3c 00       	j 80003240 <osEE_tc_isr_dummy_entry_146>
	...

80003260 <osEE_tc_isr_dummy_entry_147>:
80003260:	3c 00       	j 80003260 <osEE_tc_isr_dummy_entry_147>
	...

80003280 <osEE_tc_isr_dummy_entry_148>:
80003280:	3c 00       	j 80003280 <osEE_tc_isr_dummy_entry_148>
	...

800032a0 <osEE_tc_isr_dummy_entry_149>:
800032a0:	3c 00       	j 800032a0 <osEE_tc_isr_dummy_entry_149>
	...

800032c0 <osEE_tc_isr_dummy_entry_150>:
800032c0:	3c 00       	j 800032c0 <osEE_tc_isr_dummy_entry_150>
	...

800032e0 <osEE_tc_isr_dummy_entry_151>:
800032e0:	3c 00       	j 800032e0 <osEE_tc_isr_dummy_entry_151>
	...

80003300 <osEE_tc_isr_dummy_entry_152>:
80003300:	3c 00       	j 80003300 <osEE_tc_isr_dummy_entry_152>
	...

80003320 <osEE_tc_isr_dummy_entry_153>:
80003320:	3c 00       	j 80003320 <osEE_tc_isr_dummy_entry_153>
	...

80003340 <osEE_tc_isr_dummy_entry_154>:
80003340:	3c 00       	j 80003340 <osEE_tc_isr_dummy_entry_154>
	...

80003360 <osEE_tc_isr_dummy_entry_155>:
80003360:	3c 00       	j 80003360 <osEE_tc_isr_dummy_entry_155>
	...

80003380 <osEE_tc_isr_dummy_entry_156>:
80003380:	3c 00       	j 80003380 <osEE_tc_isr_dummy_entry_156>
	...

800033a0 <osEE_tc_isr_dummy_entry_157>:
800033a0:	3c 00       	j 800033a0 <osEE_tc_isr_dummy_entry_157>
	...

800033c0 <osEE_tc_isr_dummy_entry_158>:
800033c0:	3c 00       	j 800033c0 <osEE_tc_isr_dummy_entry_158>
	...

800033e0 <osEE_tc_isr_dummy_entry_159>:
800033e0:	3c 00       	j 800033e0 <osEE_tc_isr_dummy_entry_159>
	...

80003400 <osEE_tc_isr_dummy_entry_160>:
80003400:	3c 00       	j 80003400 <osEE_tc_isr_dummy_entry_160>
	...

80003420 <osEE_tc_isr_dummy_entry_161>:
80003420:	3c 00       	j 80003420 <osEE_tc_isr_dummy_entry_161>
	...

80003440 <osEE_tc_isr_dummy_entry_162>:
80003440:	3c 00       	j 80003440 <osEE_tc_isr_dummy_entry_162>
	...

80003460 <osEE_tc_isr_dummy_entry_163>:
80003460:	3c 00       	j 80003460 <osEE_tc_isr_dummy_entry_163>
	...

80003480 <osEE_tc_isr_dummy_entry_164>:
80003480:	3c 00       	j 80003480 <osEE_tc_isr_dummy_entry_164>
	...

800034a0 <osEE_tc_isr_dummy_entry_165>:
800034a0:	3c 00       	j 800034a0 <osEE_tc_isr_dummy_entry_165>
	...

800034c0 <osEE_tc_isr_dummy_entry_166>:
800034c0:	3c 00       	j 800034c0 <osEE_tc_isr_dummy_entry_166>
	...

800034e0 <osEE_tc_isr_dummy_entry_167>:
800034e0:	3c 00       	j 800034e0 <osEE_tc_isr_dummy_entry_167>
	...

80003500 <osEE_tc_isr_dummy_entry_168>:
80003500:	3c 00       	j 80003500 <osEE_tc_isr_dummy_entry_168>
	...

80003520 <osEE_tc_isr_dummy_entry_169>:
80003520:	3c 00       	j 80003520 <osEE_tc_isr_dummy_entry_169>
	...

80003540 <osEE_tc_isr_dummy_entry_170>:
80003540:	3c 00       	j 80003540 <osEE_tc_isr_dummy_entry_170>
	...

80003560 <osEE_tc_isr_dummy_entry_171>:
80003560:	3c 00       	j 80003560 <osEE_tc_isr_dummy_entry_171>
	...

80003580 <osEE_tc_isr_dummy_entry_172>:
80003580:	3c 00       	j 80003580 <osEE_tc_isr_dummy_entry_172>
	...

800035a0 <osEE_tc_isr_dummy_entry_173>:
800035a0:	3c 00       	j 800035a0 <osEE_tc_isr_dummy_entry_173>
	...

800035c0 <osEE_tc_isr_dummy_entry_174>:
800035c0:	3c 00       	j 800035c0 <osEE_tc_isr_dummy_entry_174>
	...

800035e0 <osEE_tc_isr_dummy_entry_175>:
800035e0:	3c 00       	j 800035e0 <osEE_tc_isr_dummy_entry_175>
	...

80003600 <osEE_tc_isr_dummy_entry_176>:
80003600:	3c 00       	j 80003600 <osEE_tc_isr_dummy_entry_176>
	...

80003620 <osEE_tc_isr_dummy_entry_177>:
80003620:	3c 00       	j 80003620 <osEE_tc_isr_dummy_entry_177>
	...

80003640 <osEE_tc_isr_dummy_entry_178>:
80003640:	3c 00       	j 80003640 <osEE_tc_isr_dummy_entry_178>
	...

80003660 <osEE_tc_isr_dummy_entry_179>:
80003660:	3c 00       	j 80003660 <osEE_tc_isr_dummy_entry_179>
	...

80003680 <osEE_tc_isr_dummy_entry_180>:
80003680:	3c 00       	j 80003680 <osEE_tc_isr_dummy_entry_180>
	...

800036a0 <osEE_tc_isr_dummy_entry_181>:
800036a0:	3c 00       	j 800036a0 <osEE_tc_isr_dummy_entry_181>
	...

800036c0 <osEE_tc_isr_dummy_entry_182>:
800036c0:	3c 00       	j 800036c0 <osEE_tc_isr_dummy_entry_182>
	...

800036e0 <osEE_tc_isr_dummy_entry_183>:
800036e0:	3c 00       	j 800036e0 <osEE_tc_isr_dummy_entry_183>
	...

80003700 <osEE_tc_isr_dummy_entry_184>:
80003700:	3c 00       	j 80003700 <osEE_tc_isr_dummy_entry_184>
	...

80003720 <osEE_tc_isr_dummy_entry_185>:
80003720:	3c 00       	j 80003720 <osEE_tc_isr_dummy_entry_185>
	...

80003740 <osEE_tc_isr_dummy_entry_186>:
80003740:	3c 00       	j 80003740 <osEE_tc_isr_dummy_entry_186>
	...

80003760 <osEE_tc_isr_dummy_entry_187>:
80003760:	3c 00       	j 80003760 <osEE_tc_isr_dummy_entry_187>
	...

80003780 <osEE_tc_isr_dummy_entry_188>:
80003780:	3c 00       	j 80003780 <osEE_tc_isr_dummy_entry_188>
	...

800037a0 <osEE_tc_isr_dummy_entry_189>:
800037a0:	3c 00       	j 800037a0 <osEE_tc_isr_dummy_entry_189>
	...

800037c0 <osEE_tc_isr_dummy_entry_190>:
800037c0:	3c 00       	j 800037c0 <osEE_tc_isr_dummy_entry_190>
	...

800037e0 <osEE_tc_isr_dummy_entry_191>:
800037e0:	3c 00       	j 800037e0 <osEE_tc_isr_dummy_entry_191>
	...

80003800 <osEE_tc_isr_dummy_entry_192>:
80003800:	3c 00       	j 80003800 <osEE_tc_isr_dummy_entry_192>
	...

80003820 <osEE_tc_isr_dummy_entry_193>:
80003820:	3c 00       	j 80003820 <osEE_tc_isr_dummy_entry_193>
	...

80003840 <osEE_tc_isr_dummy_entry_194>:
80003840:	3c 00       	j 80003840 <osEE_tc_isr_dummy_entry_194>
	...

80003860 <osEE_tc_isr_dummy_entry_195>:
80003860:	3c 00       	j 80003860 <osEE_tc_isr_dummy_entry_195>
	...

80003880 <osEE_tc_isr_dummy_entry_196>:
80003880:	3c 00       	j 80003880 <osEE_tc_isr_dummy_entry_196>
	...

800038a0 <osEE_tc_isr_dummy_entry_197>:
800038a0:	3c 00       	j 800038a0 <osEE_tc_isr_dummy_entry_197>
	...

800038c0 <osEE_tc_isr_dummy_entry_198>:
800038c0:	3c 00       	j 800038c0 <osEE_tc_isr_dummy_entry_198>
	...

800038e0 <osEE_tc_isr_dummy_entry_199>:
800038e0:	3c 00       	j 800038e0 <osEE_tc_isr_dummy_entry_199>
	...

80003900 <osEE_tc_isr_dummy_entry_200>:
80003900:	3c 00       	j 80003900 <osEE_tc_isr_dummy_entry_200>
	...

80003920 <osEE_tc_isr_dummy_entry_201>:
80003920:	3c 00       	j 80003920 <osEE_tc_isr_dummy_entry_201>
	...

80003940 <osEE_tc_isr_dummy_entry_202>:
80003940:	3c 00       	j 80003940 <osEE_tc_isr_dummy_entry_202>
	...

80003960 <osEE_tc_isr_dummy_entry_203>:
80003960:	3c 00       	j 80003960 <osEE_tc_isr_dummy_entry_203>
	...

80003980 <osEE_tc_isr_dummy_entry_204>:
80003980:	3c 00       	j 80003980 <osEE_tc_isr_dummy_entry_204>
	...

800039a0 <osEE_tc_isr_dummy_entry_205>:
800039a0:	3c 00       	j 800039a0 <osEE_tc_isr_dummy_entry_205>
	...

800039c0 <osEE_tc_isr_dummy_entry_206>:
800039c0:	3c 00       	j 800039c0 <osEE_tc_isr_dummy_entry_206>
	...

800039e0 <osEE_tc_isr_dummy_entry_207>:
800039e0:	3c 00       	j 800039e0 <osEE_tc_isr_dummy_entry_207>
	...

80003a00 <osEE_tc_isr_dummy_entry_208>:
80003a00:	3c 00       	j 80003a00 <osEE_tc_isr_dummy_entry_208>
	...

80003a20 <osEE_tc_isr_dummy_entry_209>:
80003a20:	3c 00       	j 80003a20 <osEE_tc_isr_dummy_entry_209>
	...

80003a40 <osEE_tc_isr_dummy_entry_210>:
80003a40:	3c 00       	j 80003a40 <osEE_tc_isr_dummy_entry_210>
	...

80003a60 <osEE_tc_isr_dummy_entry_211>:
80003a60:	3c 00       	j 80003a60 <osEE_tc_isr_dummy_entry_211>
	...

80003a80 <osEE_tc_isr_dummy_entry_212>:
80003a80:	3c 00       	j 80003a80 <osEE_tc_isr_dummy_entry_212>
	...

80003aa0 <osEE_tc_isr_dummy_entry_213>:
80003aa0:	3c 00       	j 80003aa0 <osEE_tc_isr_dummy_entry_213>
	...

80003ac0 <osEE_tc_isr_dummy_entry_214>:
80003ac0:	3c 00       	j 80003ac0 <osEE_tc_isr_dummy_entry_214>
	...

80003ae0 <osEE_tc_isr_dummy_entry_215>:
80003ae0:	3c 00       	j 80003ae0 <osEE_tc_isr_dummy_entry_215>
	...

80003b00 <osEE_tc_isr_dummy_entry_216>:
80003b00:	3c 00       	j 80003b00 <osEE_tc_isr_dummy_entry_216>
	...

80003b20 <osEE_tc_isr_dummy_entry_217>:
80003b20:	3c 00       	j 80003b20 <osEE_tc_isr_dummy_entry_217>
	...

80003b40 <osEE_tc_isr_dummy_entry_218>:
80003b40:	3c 00       	j 80003b40 <osEE_tc_isr_dummy_entry_218>
	...

80003b60 <osEE_tc_isr_dummy_entry_219>:
80003b60:	3c 00       	j 80003b60 <osEE_tc_isr_dummy_entry_219>
	...

80003b80 <osEE_tc_isr_dummy_entry_220>:
80003b80:	3c 00       	j 80003b80 <osEE_tc_isr_dummy_entry_220>
	...

80003ba0 <osEE_tc_isr_dummy_entry_221>:
80003ba0:	3c 00       	j 80003ba0 <osEE_tc_isr_dummy_entry_221>
	...

80003bc0 <osEE_tc_isr_dummy_entry_222>:
80003bc0:	3c 00       	j 80003bc0 <osEE_tc_isr_dummy_entry_222>
	...

80003be0 <osEE_tc_isr_dummy_entry_223>:
80003be0:	3c 00       	j 80003be0 <osEE_tc_isr_dummy_entry_223>
	...

80003c00 <osEE_tc_isr_dummy_entry_224>:
80003c00:	3c 00       	j 80003c00 <osEE_tc_isr_dummy_entry_224>
	...

80003c20 <osEE_tc_isr_dummy_entry_225>:
80003c20:	3c 00       	j 80003c20 <osEE_tc_isr_dummy_entry_225>
	...

80003c40 <osEE_tc_isr_dummy_entry_226>:
80003c40:	3c 00       	j 80003c40 <osEE_tc_isr_dummy_entry_226>
	...

80003c60 <osEE_tc_isr_dummy_entry_227>:
80003c60:	3c 00       	j 80003c60 <osEE_tc_isr_dummy_entry_227>
	...

80003c80 <osEE_tc_isr_dummy_entry_228>:
80003c80:	3c 00       	j 80003c80 <osEE_tc_isr_dummy_entry_228>
	...

80003ca0 <osEE_tc_isr_dummy_entry_229>:
80003ca0:	3c 00       	j 80003ca0 <osEE_tc_isr_dummy_entry_229>
	...

80003cc0 <osEE_tc_isr_dummy_entry_230>:
80003cc0:	3c 00       	j 80003cc0 <osEE_tc_isr_dummy_entry_230>
	...

80003ce0 <osEE_tc_isr_dummy_entry_231>:
80003ce0:	3c 00       	j 80003ce0 <osEE_tc_isr_dummy_entry_231>
	...

80003d00 <osEE_tc_isr_dummy_entry_232>:
80003d00:	3c 00       	j 80003d00 <osEE_tc_isr_dummy_entry_232>
	...

80003d20 <osEE_tc_isr_dummy_entry_233>:
80003d20:	3c 00       	j 80003d20 <osEE_tc_isr_dummy_entry_233>
	...

80003d40 <osEE_tc_isr_dummy_entry_234>:
80003d40:	3c 00       	j 80003d40 <osEE_tc_isr_dummy_entry_234>
	...

80003d60 <osEE_tc_isr_dummy_entry_235>:
80003d60:	3c 00       	j 80003d60 <osEE_tc_isr_dummy_entry_235>
	...

80003d80 <osEE_tc_isr_dummy_entry_236>:
80003d80:	3c 00       	j 80003d80 <osEE_tc_isr_dummy_entry_236>
	...

80003da0 <osEE_tc_isr_dummy_entry_237>:
80003da0:	3c 00       	j 80003da0 <osEE_tc_isr_dummy_entry_237>
	...

80003dc0 <osEE_tc_isr_dummy_entry_238>:
80003dc0:	3c 00       	j 80003dc0 <osEE_tc_isr_dummy_entry_238>
	...

80003de0 <osEE_tc_isr_dummy_entry_239>:
80003de0:	3c 00       	j 80003de0 <osEE_tc_isr_dummy_entry_239>
	...

80003e00 <osEE_tc_isr_dummy_entry_240>:
80003e00:	3c 00       	j 80003e00 <osEE_tc_isr_dummy_entry_240>
	...

80003e20 <osEE_tc_isr_dummy_entry_241>:
80003e20:	3c 00       	j 80003e20 <osEE_tc_isr_dummy_entry_241>
	...

80003e40 <osEE_tc_isr_dummy_entry_242>:
80003e40:	3c 00       	j 80003e40 <osEE_tc_isr_dummy_entry_242>
	...

80003e60 <osEE_tc_isr_dummy_entry_243>:
80003e60:	3c 00       	j 80003e60 <osEE_tc_isr_dummy_entry_243>
	...

80003e80 <osEE_tc_isr_dummy_entry_244>:
80003e80:	3c 00       	j 80003e80 <osEE_tc_isr_dummy_entry_244>
	...

80003ea0 <osEE_tc_isr_dummy_entry_245>:
80003ea0:	3c 00       	j 80003ea0 <osEE_tc_isr_dummy_entry_245>
	...

80003ec0 <osEE_tc_isr_dummy_entry_246>:
80003ec0:	3c 00       	j 80003ec0 <osEE_tc_isr_dummy_entry_246>
	...

80003ee0 <osEE_tc_isr_dummy_entry_247>:
80003ee0:	3c 00       	j 80003ee0 <osEE_tc_isr_dummy_entry_247>
	...

80003f00 <osEE_tc_isr_dummy_entry_248>:
80003f00:	3c 00       	j 80003f00 <osEE_tc_isr_dummy_entry_248>
	...

80003f20 <osEE_tc_isr_dummy_entry_249>:
80003f20:	3c 00       	j 80003f20 <osEE_tc_isr_dummy_entry_249>
	...

80003f40 <osEE_tc_isr_dummy_entry_250>:
80003f40:	3c 00       	j 80003f40 <osEE_tc_isr_dummy_entry_250>
	...

80003f60 <osEE_tc_isr_dummy_entry_251>:
80003f60:	3c 00       	j 80003f60 <osEE_tc_isr_dummy_entry_251>
	...

80003f80 <osEE_tc_isr_dummy_entry_252>:
80003f80:	3c 00       	j 80003f80 <osEE_tc_isr_dummy_entry_252>
	...

80003fa0 <osEE_tc_isr_dummy_entry_253>:
80003fa0:	3c 00       	j 80003fa0 <osEE_tc_isr_dummy_entry_253>
	...

80003fc0 <osEE_tc_isr_dummy_entry_254>:
80003fc0:	3c 00       	j 80003fc0 <osEE_tc_isr_dummy_entry_254>
	...

80003fe0 <osEE_tc_isr_dummy_entry_255>:
80003fe0:	3c 00       	j 80003fe0 <osEE_tc_isr_dummy_entry_255>
	...

Disassembly of section .text:

80004000 <IfxPort_disableEmergencyStop>:
    sint32  portIndex;
    boolean result = FALSE;

    for (portIndex = 0; portIndex < IFXPORT_NUM_MODULES; portIndex++)
    {
        if (port == IfxPort_cfg_esrMasks[portIndex].port)
80004000:	91 00 00 28 	movh.a %a2,32768
80004004:	d9 2f 28 20 	lea %a15,[%a2]168 <800000a8 <IfxPort_cfg_esrMasks>>
80004008:	99 22 28 20 	ld.a %a2,[%a2]168 <800000a8 <IfxPort_cfg_esrMasks>>
8000400c:	7d 42 58 00 	jeq.a %a2,%a4,800040bc <IfxPort_disableEmergencyStop+0xbc>
80004010:	c8 22       	ld.a %a2,[%a15]8
80004012:	7d 42 57 00 	jeq.a %a2,%a4,800040c0 <IfxPort_disableEmergencyStop+0xc0>
80004016:	c8 42       	ld.a %a2,[%a15]16
80004018:	7d 42 56 00 	jeq.a %a2,%a4,800040c4 <IfxPort_disableEmergencyStop+0xc4>
8000401c:	c8 62       	ld.a %a2,[%a15]24
8000401e:	7d 42 55 00 	jeq.a %a2,%a4,800040c8 <IfxPort_disableEmergencyStop+0xc8>
80004022:	c8 82       	ld.a %a2,[%a15]32
80004024:	7d 42 54 00 	jeq.a %a2,%a4,800040cc <IfxPort_disableEmergencyStop+0xcc>
80004028:	c8 a2       	ld.a %a2,[%a15]40
8000402a:	7d 42 53 00 	jeq.a %a2,%a4,800040d0 <IfxPort_disableEmergencyStop+0xd0>
8000402e:	c8 c2       	ld.a %a2,[%a15]48
80004030:	7d 42 52 00 	jeq.a %a2,%a4,800040d4 <IfxPort_disableEmergencyStop+0xd4>
80004034:	c8 e2       	ld.a %a2,[%a15]56
80004036:	7d 42 51 00 	jeq.a %a2,%a4,800040d8 <IfxPort_disableEmergencyStop+0xd8>
8000403a:	99 f2 00 10 	ld.a %a2,[%a15]64
8000403e:	7d 42 4f 00 	jeq.a %a2,%a4,800040dc <IfxPort_disableEmergencyStop+0xdc>
80004042:	99 f2 08 10 	ld.a %a2,[%a15]72
80004046:	7d 42 4d 00 	jeq.a %a2,%a4,800040e0 <IfxPort_disableEmergencyStop+0xe0>
8000404a:	99 f2 10 10 	ld.a %a2,[%a15]80
8000404e:	7d 42 4b 00 	jeq.a %a2,%a4,800040e4 <IfxPort_disableEmergencyStop+0xe4>
80004052:	99 f2 18 10 	ld.a %a2,[%a15]88
80004056:	7d 42 49 00 	jeq.a %a2,%a4,800040e8 <IfxPort_disableEmergencyStop+0xe8>
8000405a:	99 f2 20 10 	ld.a %a2,[%a15]96
8000405e:	7d 42 47 00 	jeq.a %a2,%a4,800040ec <IfxPort_disableEmergencyStop+0xec>
80004062:	99 f2 28 10 	ld.a %a2,[%a15]104
80004066:	7d 42 45 00 	jeq.a %a2,%a4,800040f0 <IfxPort_disableEmergencyStop+0xf0>
8000406a:	99 f2 30 10 	ld.a %a2,[%a15]112
8000406e:	7d 42 09 00 	jeq.a %a2,%a4,80004080 <IfxPort_disableEmergencyStop+0x80>
80004072:	99 f2 38 10 	ld.a %a2,[%a15]120
/******************************************************************************/

boolean IfxPort_disableEmergencyStop(Ifx_P *port, uint8 pinIndex)
{
    sint32  portIndex;
    boolean result = FALSE;
80004076:	82 02       	mov %d2,0

    for (portIndex = 0; portIndex < IFXPORT_NUM_MODULES; portIndex++)
80004078:	da 0f       	mov %d15,15
    {
        if (port == IfxPort_cfg_esrMasks[portIndex].port)
8000407a:	7d 42 04 00 	jeq.a %a2,%a4,80004082 <IfxPort_disableEmergencyStop+0x82>
            break;
        }
    }

    return result;
}
8000407e:	00 90       	ret 
boolean IfxPort_disableEmergencyStop(Ifx_P *port, uint8 pinIndex)
{
    sint32  portIndex;
    boolean result = FALSE;

    for (portIndex = 0; portIndex < IFXPORT_NUM_MODULES; portIndex++)
80004080:	da 0e       	mov %d15,14
    {
        if (port == IfxPort_cfg_esrMasks[portIndex].port)
        {
            if ((1U << pinIndex) & IfxPort_cfg_esrMasks[portIndex].masks)
80004082:	d0 ff       	addsc.a %a15,%a15,%d15,3
/******************************************************************************/

boolean IfxPort_disableEmergencyStop(Ifx_P *port, uint8 pinIndex)
{
    sint32  portIndex;
    boolean result = FALSE;
80004084:	82 02       	mov %d2,0

    for (portIndex = 0; portIndex < IFXPORT_NUM_MODULES; portIndex++)
    {
        if (port == IfxPort_cfg_esrMasks[portIndex].port)
        {
            if ((1U << pinIndex) & IfxPort_cfg_esrMasks[portIndex].masks)
80004086:	b9 ff 04 00 	ld.hu %d15,[%a15]4
8000408a:	57 0f 61 f4 	extr.u %d15,%d15,%d4,1
8000408e:	6e f8       	jz %d15,8000407e <IfxPort_disableEmergencyStop+0x7e>
80004090:	02 48       	mov %d8,%d4
80004092:	40 4f       	mov.aa %a15,%a4
}


void IfxPort_resetESR(Ifx_P *port, uint8 pinIndex)
{
    uint16 passwd = IfxScuWdt_getCpuWatchdogPassword();
80004094:	6d 00 26 04 	call 800048e0 <IfxScuWdt_getCpuWatchdogPassword>

    IfxScuWdt_clearCpuEndinit(passwd);
80004098:	02 24       	mov %d4,%d2
}


void IfxPort_resetESR(Ifx_P *port, uint8 pinIndex)
{
    uint16 passwd = IfxScuWdt_getCpuWatchdogPassword();
8000409a:	02 2f       	mov %d15,%d2

    IfxScuWdt_clearCpuEndinit(passwd);
8000409c:	6d 00 24 03 	call 800046e4 <IfxScuWdt_clearCpuEndinit>
    __ldmst(&port->ESR.U, 1U << pinIndex, 0);
800040a0:	82 12       	mov %d2,1
800040a2:	d9 f4 10 10 	lea %a4,[%a15]80
800040a6:	0f 82 00 20 	sh %d2,%d2,%d8

/** Insert LDMST instruction. Note that all operands must be word-aligned.
 */
IFX_INLINE void Ifx__ldmst(volatile void* address, uint32 mask, uint32 value)
{
    __asm__ volatile("mov %H2,%1 \n\
800040aa:	d2 06       	mov %e6,0
800040ac:	02 27       	mov %d7,%d2
800040ae:	49 46 40 08 	ldmst [%a4]0,%e6
    IfxScuWdt_setCpuEndinit(passwd);
800040b2:	02 f4       	mov %d4,%d15
800040b4:	6d 00 5c 05 	call 80004b6c <IfxScuWdt_setCpuEndinit>
        if (port == IfxPort_cfg_esrMasks[portIndex].port)
        {
            if ((1U << pinIndex) & IfxPort_cfg_esrMasks[portIndex].masks)
            {
                IfxPort_resetESR(port, pinIndex);
                result = TRUE;
800040b8:	82 12       	mov %d2,1
            break;
        }
    }

    return result;
}
800040ba:	00 90       	ret 
boolean IfxPort_disableEmergencyStop(Ifx_P *port, uint8 pinIndex)
{
    sint32  portIndex;
    boolean result = FALSE;

    for (portIndex = 0; portIndex < IFXPORT_NUM_MODULES; portIndex++)
800040bc:	82 0f       	mov %d15,0
800040be:	3c e2       	j 80004082 <IfxPort_disableEmergencyStop+0x82>
800040c0:	82 1f       	mov %d15,1
800040c2:	3c e0       	j 80004082 <IfxPort_disableEmergencyStop+0x82>
800040c4:	82 2f       	mov %d15,2
800040c6:	3c de       	j 80004082 <IfxPort_disableEmergencyStop+0x82>
800040c8:	82 3f       	mov %d15,3
800040ca:	3c dc       	j 80004082 <IfxPort_disableEmergencyStop+0x82>
800040cc:	82 4f       	mov %d15,4
800040ce:	3c da       	j 80004082 <IfxPort_disableEmergencyStop+0x82>
800040d0:	82 5f       	mov %d15,5
800040d2:	3c d8       	j 80004082 <IfxPort_disableEmergencyStop+0x82>
800040d4:	82 6f       	mov %d15,6
800040d6:	3c d6       	j 80004082 <IfxPort_disableEmergencyStop+0x82>
800040d8:	82 7f       	mov %d15,7
800040da:	3c d4       	j 80004082 <IfxPort_disableEmergencyStop+0x82>
800040dc:	da 08       	mov %d15,8
800040de:	3c d2       	j 80004082 <IfxPort_disableEmergencyStop+0x82>
800040e0:	da 09       	mov %d15,9
800040e2:	3c d0       	j 80004082 <IfxPort_disableEmergencyStop+0x82>
800040e4:	da 0a       	mov %d15,10
800040e6:	3c ce       	j 80004082 <IfxPort_disableEmergencyStop+0x82>
800040e8:	da 0b       	mov %d15,11
800040ea:	3c cc       	j 80004082 <IfxPort_disableEmergencyStop+0x82>
800040ec:	da 0c       	mov %d15,12
800040ee:	3c ca       	j 80004082 <IfxPort_disableEmergencyStop+0x82>
800040f0:	da 0d       	mov %d15,13
800040f2:	3c c8       	j 80004082 <IfxPort_disableEmergencyStop+0x82>

800040f4 <IfxPort_enableEmergencyStop>:
    return result;
}


boolean IfxPort_enableEmergencyStop(Ifx_P *port, uint8 pinIndex)
{
800040f4:	82 18       	mov %d8,1
800040f6:	0f 48 00 80 	sh %d8,%d8,%d4
800040fa:	91 00 00 d8 	movh.a %a13,32768
800040fe:	40 4c       	mov.aa %a12,%a4
                  ldmst [%0]0,%A2"
                     ::"a"(address), "d"(mask), "d"((long long)value));
80004100:	53 18 40 a0 	mul.u %e10,%d8,1
    sint32  portIndex;
    boolean result = FALSE;
80004104:	82 02       	mov %d2,0

    for (portIndex = 0; portIndex < IFXPORT_NUM_MODULES; portIndex++)
80004106:	82 0f       	mov %d15,0
80004108:	d9 dd 28 20 	lea %a13,[%a13]168 <800000a8 <IfxPort_cfg_esrMasks>>
void IfxPort_setESR(Ifx_P *port, uint8 pinIndex)
{
    uint16 passwd = IfxScuWdt_getCpuWatchdogPassword();

    IfxScuWdt_clearCpuEndinit(passwd);
    __ldmst(&port->ESR.U, 1U << pinIndex, 1U << pinIndex);
8000410c:	d9 4e 10 10 	lea %a14,[%a4]80 <800000a8 <IfxPort_cfg_esrMasks>>
80004110:	3c 06       	j 8000411c <IfxPort_enableEmergencyStop+0x28>
boolean IfxPort_enableEmergencyStop(Ifx_P *port, uint8 pinIndex)
{
    sint32  portIndex;
    boolean result = FALSE;

    for (portIndex = 0; portIndex < IFXPORT_NUM_MODULES; portIndex++)
80004112:	c2 1f       	add %d15,1
80004114:	8b 0f 21 32 	ne %d3,%d15,16
80004118:	df 03 1d 00 	jeq %d3,0,80004152 <IfxPort_enableEmergencyStop+0x5e>
    {
        if (port == IfxPort_cfg_esrMasks[portIndex].port)
8000411c:	d0 df       	addsc.a %a15,%a13,%d15,3
8000411e:	c8 02       	ld.a %a2,[%a15]0
80004120:	7d c2 f9 ff 	jne.a %a2,%a12,80004112 <IfxPort_enableEmergencyStop+0x1e>
        {
            if ((1U << pinIndex) & IfxPort_cfg_esrMasks[portIndex].masks)
80004124:	b9 f3 04 00 	ld.hu %d3,[%a15]4
80004128:	26 83       	and %d3,%d8
8000412a:	df 03 f4 7f 	jeq %d3,0,80004112 <IfxPort_enableEmergencyStop+0x1e>
}


void IfxPort_setESR(Ifx_P *port, uint8 pinIndex)
{
    uint16 passwd = IfxScuWdt_getCpuWatchdogPassword();
8000412e:	6d 00 d9 03 	call 800048e0 <IfxScuWdt_getCpuWatchdogPassword>

    IfxScuWdt_clearCpuEndinit(passwd);
80004132:	02 24       	mov %d4,%d2
}


void IfxPort_setESR(Ifx_P *port, uint8 pinIndex)
{
    uint16 passwd = IfxScuWdt_getCpuWatchdogPassword();
80004134:	02 29       	mov %d9,%d2

    IfxScuWdt_clearCpuEndinit(passwd);
80004136:	6d 00 d7 02 	call 800046e4 <IfxScuWdt_clearCpuEndinit>

/** Insert LDMST instruction. Note that all operands must be word-aligned.
 */
IFX_INLINE void Ifx__ldmst(volatile void* address, uint32 mask, uint32 value)
{
    __asm__ volatile("mov %H2,%1 \n\
8000413a:	02 8b       	mov %d11,%d8
8000413c:	49 ea 40 08 	ldmst [%a14]0,%e10
    __ldmst(&port->ESR.U, 1U << pinIndex, 1U << pinIndex);
    IfxScuWdt_setCpuEndinit(passwd);
80004140:	02 94       	mov %d4,%d9
80004142:	6d 00 15 05 	call 80004b6c <IfxScuWdt_setCpuEndinit>
boolean IfxPort_enableEmergencyStop(Ifx_P *port, uint8 pinIndex)
{
    sint32  portIndex;
    boolean result = FALSE;

    for (portIndex = 0; portIndex < IFXPORT_NUM_MODULES; portIndex++)
80004146:	c2 1f       	add %d15,1
80004148:	8b 0f 21 32 	ne %d3,%d15,16
        if (port == IfxPort_cfg_esrMasks[portIndex].port)
        {
            if ((1U << pinIndex) & IfxPort_cfg_esrMasks[portIndex].masks)
            {
                IfxPort_setESR(port, pinIndex);
                result = TRUE;
8000414c:	82 12       	mov %d2,1
boolean IfxPort_enableEmergencyStop(Ifx_P *port, uint8 pinIndex)
{
    sint32  portIndex;
    boolean result = FALSE;

    for (portIndex = 0; portIndex < IFXPORT_NUM_MODULES; portIndex++)
8000414e:	df 03 e7 ff 	jne %d3,0,8000411c <IfxPort_enableEmergencyStop+0x28>
            }
        }
    }

    return result;
}
80004152:	00 90       	ret 

80004154 <IfxPort_getAddress>:


Ifx_P *IfxPort_getAddress(IfxPort_Index port)
{
80004154:	91 00 00 38 	movh.a %a3,32768
80004158:	82 0f       	mov %d15,0
8000415a:	d9 33 28 00 	lea %a3,[%a3]40 <80000028 <IfxPort_cfg_indexMap>>
8000415e:	3c 0a       	j 80004172 <IfxPort_getAddress+0x1e>
80004160:	c2 12       	add %d2,1
    Ifx_P *module = NULL_PTR;
    uint8  i      = 0;

    while ((i < IFXPORT_NUM_MODULES) && (module == NULL_PTR))
80004162:	8f f2 0f 21 	and %d2,%d2,255
80004166:	8b 02 61 22 	lt.u %d2,%d2,16
8000416a:	26 32       	and %d2,%d3
8000416c:	c2 1f       	add %d15,1
8000416e:	df 02 19 00 	jeq %d2,0,800041a0 <IfxPort_getAddress+0x4c>
80004172:	8f ff 0f 31 	and %d3,%d15,255
    {
        if (IfxPort_cfg_indexMap[i].index == port)
80004176:	01 33 03 f6 	addsc.a %a15,%a3,%d3,3
8000417a:	8f ff 0f 21 	and %d2,%d15,255
8000417e:	48 15       	ld.w %d5,[%a15]4
80004180:	82 13       	mov %d3,1
80004182:	a0 02       	mov.a %a2,0
80004184:	5f 45 ee ff 	jne %d5,%d4,80004160 <IfxPort_getAddress+0xc>
        {
            module = IfxPort_cfg_indexMap[i].module;
80004188:	c8 02       	ld.a %a2,[%a15]0
8000418a:	c2 12       	add %d2,1
Ifx_P *IfxPort_getAddress(IfxPort_Index port)
{
    Ifx_P *module = NULL_PTR;
    uint8  i      = 0;

    while ((i < IFXPORT_NUM_MODULES) && (module == NULL_PTR))
8000418c:	8f f2 0f 21 	and %d2,%d2,255
80004190:	01 02 80 34 	eqz.a %d3,%a2
80004194:	8b 02 61 22 	lt.u %d2,%d2,16
80004198:	26 32       	and %d2,%d3
8000419a:	c2 1f       	add %d15,1
8000419c:	df 02 eb ff 	jne %d2,0,80004172 <IfxPort_getAddress+0x1e>

        i++;
    }

    return module;
}
800041a0:	00 90       	ret 

800041a2 <IfxPort_getIndex>:

    result = IfxPort_Index_none;

    for (index = 0; index < IFXPORT_NUM_MODULES; index++)
    {
        if (IfxPort_cfg_indexMap[index].module == port)
800041a2:	91 00 00 28 	movh.a %a2,32768
800041a6:	d9 2f 28 00 	lea %a15,[%a2]40 <80000028 <IfxPort_cfg_indexMap>>
800041aa:	99 22 28 00 	ld.a %a2,[%a2]40 <80000028 <IfxPort_cfg_indexMap>>
800041ae:	7d 42 3f 00 	jeq.a %a2,%a4,8000422c <IfxPort_getIndex+0x8a>
800041b2:	c8 22       	ld.a %a2,[%a15]8
800041b4:	7d 42 3e 00 	jeq.a %a2,%a4,80004230 <IfxPort_getIndex+0x8e>
800041b8:	c8 42       	ld.a %a2,[%a15]16
800041ba:	7d 42 3d 00 	jeq.a %a2,%a4,80004234 <IfxPort_getIndex+0x92>
800041be:	c8 62       	ld.a %a2,[%a15]24
800041c0:	7d 42 3c 00 	jeq.a %a2,%a4,80004238 <IfxPort_getIndex+0x96>
800041c4:	c8 82       	ld.a %a2,[%a15]32
800041c6:	7d 42 3b 00 	jeq.a %a2,%a4,8000423c <IfxPort_getIndex+0x9a>
800041ca:	c8 a2       	ld.a %a2,[%a15]40
800041cc:	7d 42 3a 00 	jeq.a %a2,%a4,80004240 <IfxPort_getIndex+0x9e>
800041d0:	c8 c2       	ld.a %a2,[%a15]48
800041d2:	7d 42 39 00 	jeq.a %a2,%a4,80004244 <IfxPort_getIndex+0xa2>
800041d6:	c8 e2       	ld.a %a2,[%a15]56
800041d8:	7d 42 38 00 	jeq.a %a2,%a4,80004248 <IfxPort_getIndex+0xa6>
800041dc:	99 f2 00 10 	ld.a %a2,[%a15]64
800041e0:	7d 42 36 00 	jeq.a %a2,%a4,8000424c <IfxPort_getIndex+0xaa>
800041e4:	99 f2 08 10 	ld.a %a2,[%a15]72
800041e8:	7d 42 34 00 	jeq.a %a2,%a4,80004250 <IfxPort_getIndex+0xae>
800041ec:	99 f2 10 10 	ld.a %a2,[%a15]80
800041f0:	7d 42 32 00 	jeq.a %a2,%a4,80004254 <IfxPort_getIndex+0xb2>
800041f4:	99 f2 18 10 	ld.a %a2,[%a15]88
800041f8:	7d 42 30 00 	jeq.a %a2,%a4,80004258 <IfxPort_getIndex+0xb6>
800041fc:	99 f2 20 10 	ld.a %a2,[%a15]96
80004200:	7d 42 2e 00 	jeq.a %a2,%a4,8000425c <IfxPort_getIndex+0xba>
80004204:	99 f2 28 10 	ld.a %a2,[%a15]104
80004208:	7d 42 2c 00 	jeq.a %a2,%a4,80004260 <IfxPort_getIndex+0xbe>
8000420c:	99 f2 30 10 	ld.a %a2,[%a15]112
80004210:	7d 42 09 00 	jeq.a %a2,%a4,80004222 <IfxPort_getIndex+0x80>
80004214:	99 f2 38 10 	ld.a %a2,[%a15]120
IfxPort_Index IfxPort_getIndex(Ifx_P *port)
{
    uint32        index;
    IfxPort_Index result;

    result = IfxPort_Index_none;
80004218:	82 f2       	mov %d2,-1

    for (index = 0; index < IFXPORT_NUM_MODULES; index++)
8000421a:	da 0f       	mov %d15,15
    {
        if (IfxPort_cfg_indexMap[index].module == port)
8000421c:	7d 42 04 00 	jeq.a %a2,%a4,80004224 <IfxPort_getIndex+0x82>
            break;
        }
    }

    return result;
}
80004220:	00 90       	ret 
    uint32        index;
    IfxPort_Index result;

    result = IfxPort_Index_none;

    for (index = 0; index < IFXPORT_NUM_MODULES; index++)
80004222:	da 0e       	mov %d15,14
    {
        if (IfxPort_cfg_indexMap[index].module == port)
        {
            result = (IfxPort_Index)IfxPort_cfg_indexMap[index].index;
80004224:	d0 ff       	addsc.a %a15,%a15,%d15,3
80004226:	79 f2 04 00 	ld.b %d2,[%a15]4
            break;
        }
    }

    return result;
}
8000422a:	00 90       	ret 
    uint32        index;
    IfxPort_Index result;

    result = IfxPort_Index_none;

    for (index = 0; index < IFXPORT_NUM_MODULES; index++)
8000422c:	82 0f       	mov %d15,0
8000422e:	3c fb       	j 80004224 <IfxPort_getIndex+0x82>
80004230:	82 1f       	mov %d15,1
80004232:	3c f9       	j 80004224 <IfxPort_getIndex+0x82>
80004234:	82 2f       	mov %d15,2
80004236:	3c f7       	j 80004224 <IfxPort_getIndex+0x82>
80004238:	82 3f       	mov %d15,3
8000423a:	3c f5       	j 80004224 <IfxPort_getIndex+0x82>
8000423c:	82 4f       	mov %d15,4
8000423e:	3c f3       	j 80004224 <IfxPort_getIndex+0x82>
80004240:	82 5f       	mov %d15,5
80004242:	3c f1       	j 80004224 <IfxPort_getIndex+0x82>
80004244:	82 6f       	mov %d15,6
80004246:	3c ef       	j 80004224 <IfxPort_getIndex+0x82>
80004248:	82 7f       	mov %d15,7
8000424a:	3c ed       	j 80004224 <IfxPort_getIndex+0x82>
8000424c:	da 08       	mov %d15,8
8000424e:	3c eb       	j 80004224 <IfxPort_getIndex+0x82>
80004250:	da 09       	mov %d15,9
80004252:	3c e9       	j 80004224 <IfxPort_getIndex+0x82>
80004254:	da 0a       	mov %d15,10
80004256:	3c e7       	j 80004224 <IfxPort_getIndex+0x82>
80004258:	da 0b       	mov %d15,11
8000425a:	3c e5       	j 80004224 <IfxPort_getIndex+0x82>
8000425c:	da 0c       	mov %d15,12
8000425e:	3c e3       	j 80004224 <IfxPort_getIndex+0x82>
80004260:	da 0d       	mov %d15,13
80004262:	3c e1       	j 80004224 <IfxPort_getIndex+0x82>

80004264 <IfxPort_resetESR>:
    return result;
}


void IfxPort_resetESR(Ifx_P *port, uint8 pinIndex)
{
80004264:	40 4f       	mov.aa %a15,%a4
80004266:	02 48       	mov %d8,%d4
    uint16 passwd = IfxScuWdt_getCpuWatchdogPassword();
80004268:	6d 00 3c 03 	call 800048e0 <IfxScuWdt_getCpuWatchdogPassword>

    IfxScuWdt_clearCpuEndinit(passwd);
8000426c:	02 24       	mov %d4,%d2
}


void IfxPort_resetESR(Ifx_P *port, uint8 pinIndex)
{
    uint16 passwd = IfxScuWdt_getCpuWatchdogPassword();
8000426e:	02 2f       	mov %d15,%d2

    IfxScuWdt_clearCpuEndinit(passwd);
80004270:	6d 00 3a 02 	call 800046e4 <IfxScuWdt_clearCpuEndinit>
    __ldmst(&port->ESR.U, 1U << pinIndex, 0);
80004274:	82 12       	mov %d2,1
80004276:	d9 f4 10 10 	lea %a4,[%a15]80
8000427a:	0f 82 00 20 	sh %d2,%d2,%d8
8000427e:	d2 06       	mov %e6,0
80004280:	02 27       	mov %d7,%d2
80004282:	49 46 40 08 	ldmst [%a4]0,%e6
    IfxScuWdt_setCpuEndinit(passwd);
80004286:	02 f4       	mov %d4,%d15
80004288:	1d 00 72 04 	j 80004b6c <IfxScuWdt_setCpuEndinit>

8000428c <IfxPort_setESR>:
}


void IfxPort_setESR(Ifx_P *port, uint8 pinIndex)
{
8000428c:	40 4f       	mov.aa %a15,%a4
8000428e:	02 48       	mov %d8,%d4
    uint16 passwd = IfxScuWdt_getCpuWatchdogPassword();
80004290:	6d 00 28 03 	call 800048e0 <IfxScuWdt_getCpuWatchdogPassword>

    IfxScuWdt_clearCpuEndinit(passwd);
80004294:	02 24       	mov %d4,%d2
}


void IfxPort_setESR(Ifx_P *port, uint8 pinIndex)
{
    uint16 passwd = IfxScuWdt_getCpuWatchdogPassword();
80004296:	02 2f       	mov %d15,%d2

    IfxScuWdt_clearCpuEndinit(passwd);
80004298:	6d 00 26 02 	call 800046e4 <IfxScuWdt_clearCpuEndinit>
    __ldmst(&port->ESR.U, 1U << pinIndex, 1U << pinIndex);
8000429c:	82 12       	mov %d2,1
8000429e:	0f 82 00 20 	sh %d2,%d2,%d8
800042a2:	d9 f4 10 10 	lea %a4,[%a15]80
                  ldmst [%0]0,%A2"
                     ::"a"(address), "d"(mask), "d"((long long)value));
800042a6:	53 12 40 60 	mul.u %e6,%d2,1

/** Insert LDMST instruction. Note that all operands must be word-aligned.
 */
IFX_INLINE void Ifx__ldmst(volatile void* address, uint32 mask, uint32 value)
{
    __asm__ volatile("mov %H2,%1 \n\
800042aa:	02 27       	mov %d7,%d2
800042ac:	49 46 40 08 	ldmst [%a4]0,%e6
    IfxScuWdt_setCpuEndinit(passwd);
800042b0:	02 f4       	mov %d4,%d15
800042b2:	1d 00 5d 04 	j 80004b6c <IfxScuWdt_setCpuEndinit>

800042b6 <IfxPort_setGroupModeInput>:
    uint32 iocrMask[4];

    /* initialise */
    for (i = 0; i < 4; i++)
    {
        iocrVal[i]  = 0;
800042b6:	82 0f       	mov %d15,0
    IfxScuWdt_setCpuEndinit(passwd);
}


void IfxPort_setGroupModeInput(Ifx_P *port, uint8 pinIndex, uint16 mask, IfxPort_InputMode mode)
{
800042b8:	20 20       	sub.a %sp,32
    uint32 iocrMask[4];

    /* initialise */
    for (i = 0; i < 4; i++)
    {
        iocrVal[i]  = 0;
800042ba:	78 00       	st.w [%sp]0,%d15
        iocrMask[i] = 0;
800042bc:	78 04       	st.w [%sp]16,%d15
    uint32 iocrMask[4];

    /* initialise */
    for (i = 0; i < 4; i++)
    {
        iocrVal[i]  = 0;
800042be:	78 01       	st.w [%sp]4,%d15
        iocrMask[i] = 0;
800042c0:	78 05       	st.w [%sp]20,%d15
    uint32 iocrMask[4];

    /* initialise */
    for (i = 0; i < 4; i++)
    {
        iocrVal[i]  = 0;
800042c2:	78 02       	st.w [%sp]8,%d15
        iocrMask[i] = 0;
800042c4:	78 06       	st.w [%sp]24,%d15
    uint32 iocrMask[4];

    /* initialise */
    for (i = 0; i < 4; i++)
    {
        iocrVal[i]  = 0;
800042c6:	78 03       	st.w [%sp]12,%d15
        iocrMask[i] = 0;
800042c8:	78 07       	st.w [%sp]28,%d15
    }

    /* calculate IOCRx values and masks */
    uint32 imask = (uint32)mask << pinIndex;

    for (i = pinIndex; i < 16; i++)
800042ca:	8b 04 a1 f2 	ge.u %d15,%d4,16
        iocrVal[i]  = 0;
        iocrMask[i] = 0;
    }

    /* calculate IOCRx values and masks */
    uint32 imask = (uint32)mask << pinIndex;
800042ce:	0f 45 00 50 	sh %d5,%d5,%d4

    for (i = pinIndex; i < 16; i++)
800042d2:	ee 23       	jnz %d15,80004318 <IfxPort_setGroupModeInput+0x62>
    {
        if ((imask & (1U << i)) != 0)
        {
            uint32 index = i / 4;
            uint32 shift = (i & 0x3U) * 8;
            iocrMask[index] |= (0x1FU << 3) << shift;
800042d4:	8b f4 00 f1 	rsub %d15,%d4,15
800042d8:	60 ff       	mov.a %a15,%d15
800042da:	3b 80 0f 30 	mov %d3,248
    /* calculate IOCRx values and masks */
    uint32 imask = (uint32)mask << pinIndex;

    for (i = pinIndex; i < 16; i++)
    {
        if ((imask & (1U << i)) != 0)
800042de:	57 05 61 f4 	extr.u %d15,%d5,%d4,1
800042e2:	6e 18       	jz %d15,80004312 <IfxPort_setGroupModeInput+0x5c>
        {
            uint32 index = i / 4;
            uint32 shift = (i & 0x3U) * 8;
            iocrMask[index] |= (0x1FU << 3) << shift;
800042e4:	8f 34 c0 21 	andn %d2,%d4,3
800042e8:	d9 a3 20 00 	lea %a3,[%sp]32
800042ec:	01 32 00 26 	addsc.a %a2,%a3,%d2,0
    for (i = pinIndex; i < 16; i++)
    {
        if ((imask & (1U << i)) != 0)
        {
            uint32 index = i / 4;
            uint32 shift = (i & 0x3U) * 8;
800042f0:	8f 34 00 f1 	and %d15,%d4,3
800042f4:	06 3f       	sh %d15,3
            iocrMask[index] |= (0x1FU << 3) << shift;
800042f6:	19 27 f0 ff 	ld.w %d7,[%a2]-16
800042fa:	0f f3 00 20 	sh %d2,%d3,%d15
800042fe:	a6 72       	or %d2,%d7
80004300:	59 22 f0 ff 	st.w [%a2]-16,%d2
            iocrVal[index]  |= (mode) << shift;
80004304:	19 22 e0 ff 	ld.w %d2,[%a2]-32
80004308:	0f f6 00 f0 	sh %d15,%d6,%d15
8000430c:	a6 2f       	or %d15,%d2
8000430e:	59 2f e0 ff 	st.w [%a2]-32,%d15
    }

    /* calculate IOCRx values and masks */
    uint32 imask = (uint32)mask << pinIndex;

    for (i = pinIndex; i < 16; i++)
80004312:	c2 14       	add %d4,1
80004314:	fd f0 e5 7f 	loop %a15,800042de <IfxPort_setGroupModeInput+0x28>
    }

    /* write IOCRx */
    for (i = 0; i < 4; i++)
    {
        if (iocrMask[i] != 0)
80004318:	58 04       	ld.w %d15,[%sp]16
8000431a:	6e 08       	jz %d15,8000432a <IfxPort_setGroupModeInput+0x74>
        {
            __ldmst(&((&(port->IOCR0.U))[i]), iocrMask[i], iocrVal[i]);
8000431c:	d9 4f 10 00 	lea %a15,[%a4]16
                  ldmst [%0]0,%A2"
                     ::"a"(address), "d"(mask), "d"((long long)value));
80004320:	54 a2       	ld.w %d2,[%sp]
80004322:	82 03       	mov %d3,0

/** Insert LDMST instruction. Note that all operands must be word-aligned.
 */
IFX_INLINE void Ifx__ldmst(volatile void* address, uint32 mask, uint32 value)
{
    __asm__ volatile("mov %H2,%1 \n\
80004324:	02 f3       	mov %d3,%d15
80004326:	49 f2 40 08 	ldmst [%a15]0,%e2
    }

    /* write IOCRx */
    for (i = 0; i < 4; i++)
    {
        if (iocrMask[i] != 0)
8000432a:	58 05       	ld.w %d15,[%sp]20
8000432c:	6e 09       	jz %d15,8000433e <IfxPort_setGroupModeInput+0x88>
        {
            __ldmst(&((&(port->IOCR0.U))[i]), iocrMask[i], iocrVal[i]);
8000432e:	d9 4f 14 00 	lea %a15,[%a4]20
                  ldmst [%0]0,%A2"
                     ::"a"(address), "d"(mask), "d"((long long)value));
80004332:	19 a2 04 00 	ld.w %d2,[%sp]4
80004336:	82 03       	mov %d3,0

/** Insert LDMST instruction. Note that all operands must be word-aligned.
 */
IFX_INLINE void Ifx__ldmst(volatile void* address, uint32 mask, uint32 value)
{
    __asm__ volatile("mov %H2,%1 \n\
80004338:	02 f3       	mov %d3,%d15
8000433a:	49 f2 40 08 	ldmst [%a15]0,%e2
    }

    /* write IOCRx */
    for (i = 0; i < 4; i++)
    {
        if (iocrMask[i] != 0)
8000433e:	58 06       	ld.w %d15,[%sp]24
80004340:	6e 09       	jz %d15,80004352 <IfxPort_setGroupModeInput+0x9c>
        {
            __ldmst(&((&(port->IOCR0.U))[i]), iocrMask[i], iocrVal[i]);
80004342:	d9 4f 18 00 	lea %a15,[%a4]24
                  ldmst [%0]0,%A2"
                     ::"a"(address), "d"(mask), "d"((long long)value));
80004346:	19 a2 08 00 	ld.w %d2,[%sp]8
8000434a:	82 03       	mov %d3,0

/** Insert LDMST instruction. Note that all operands must be word-aligned.
 */
IFX_INLINE void Ifx__ldmst(volatile void* address, uint32 mask, uint32 value)
{
    __asm__ volatile("mov %H2,%1 \n\
8000434c:	02 f3       	mov %d3,%d15
8000434e:	49 f2 40 08 	ldmst [%a15]0,%e2
    }

    /* write IOCRx */
    for (i = 0; i < 4; i++)
    {
        if (iocrMask[i] != 0)
80004352:	58 07       	ld.w %d15,[%sp]28
80004354:	6e 0a       	jz %d15,80004368 <IfxPort_setGroupModeInput+0xb2>
        {
            __ldmst(&((&(port->IOCR0.U))[i]), iocrMask[i], iocrVal[i]);
80004356:	d9 44 1c 00 	lea %a4,[%a4]28
                  ldmst [%0]0,%A2"
                     ::"a"(address), "d"(mask), "d"((long long)value));
8000435a:	19 a2 0c 00 	ld.w %d2,[%sp]12
8000435e:	82 03       	mov %d3,0

/** Insert LDMST instruction. Note that all operands must be word-aligned.
 */
IFX_INLINE void Ifx__ldmst(volatile void* address, uint32 mask, uint32 value)
{
    __asm__ volatile("mov %H2,%1 \n\
80004360:	02 f3       	mov %d3,%d15
80004362:	49 42 40 08 	ldmst [%a4]0,%e2
80004366:	00 90       	ret 
80004368:	00 90       	ret 

8000436a <IfxPort_setGroupModeOutput>:
    IFX_UNUSED_PARAMETER(index == IfxPort_OutputIdx_general);

    /* initialise */
    for (i = 0; i < 4; i++)
    {
        iocrVal[i]  = 0;
8000436a:	82 0f       	mov %d15,0
    }
}


void IfxPort_setGroupModeOutput(Ifx_P *port, uint8 pinIndex, uint16 mask, IfxPort_OutputMode mode, IfxPort_OutputIdx index)
{
8000436c:	20 20       	sub.a %sp,32
    IFX_UNUSED_PARAMETER(index == IfxPort_OutputIdx_general);

    /* initialise */
    for (i = 0; i < 4; i++)
    {
        iocrVal[i]  = 0;
8000436e:	78 00       	st.w [%sp]0,%d15
        iocrMask[i] = 0;
80004370:	78 04       	st.w [%sp]16,%d15
    IFX_UNUSED_PARAMETER(index == IfxPort_OutputIdx_general);

    /* initialise */
    for (i = 0; i < 4; i++)
    {
        iocrVal[i]  = 0;
80004372:	78 01       	st.w [%sp]4,%d15
        iocrMask[i] = 0;
80004374:	78 05       	st.w [%sp]20,%d15
    IFX_UNUSED_PARAMETER(index == IfxPort_OutputIdx_general);

    /* initialise */
    for (i = 0; i < 4; i++)
    {
        iocrVal[i]  = 0;
80004376:	78 02       	st.w [%sp]8,%d15
        iocrMask[i] = 0;
80004378:	78 06       	st.w [%sp]24,%d15
    IFX_UNUSED_PARAMETER(index == IfxPort_OutputIdx_general);

    /* initialise */
    for (i = 0; i < 4; i++)
    {
        iocrVal[i]  = 0;
8000437a:	78 03       	st.w [%sp]12,%d15
        iocrMask[i] = 0;
8000437c:	78 07       	st.w [%sp]28,%d15
    }

    /* calculate IOCRx values and masks */
    uint32 imask = (uint32)mask << pinIndex;

    for (i = pinIndex; i < 16; i++)
8000437e:	8b 04 a1 f2 	ge.u %d15,%d4,16
        iocrVal[i]  = 0;
        iocrMask[i] = 0;
    }

    /* calculate IOCRx values and masks */
    uint32 imask = (uint32)mask << pinIndex;
80004382:	0f 45 00 50 	sh %d5,%d5,%d4

    for (i = pinIndex; i < 16; i++)
80004386:	ee 24       	jnz %d15,800043ce <IfxPort_setGroupModeOutput+0x64>
    {
        if ((imask & (1U << i)) != 0)
        {
            uint32 index = i / 4;
            uint32 shift = (i & 0x3U) * 8;
            iocrMask[index] |= (0x1FU << 3) << shift;
80004388:	8b f4 00 f1 	rsub %d15,%d4,15
8000438c:	60 ff       	mov.a %a15,%d15
8000438e:	3b 80 0f 70 	mov %d7,248
    /* calculate IOCRx values and masks */
    uint32 imask = (uint32)mask << pinIndex;

    for (i = pinIndex; i < 16; i++)
    {
        if ((imask & (1U << i)) != 0)
80004392:	57 05 61 f4 	extr.u %d15,%d5,%d4,1
80004396:	6e 19       	jz %d15,800043c8 <IfxPort_setGroupModeOutput+0x5e>
        {
            uint32 index = i / 4;
80004398:	8f e4 1f 20 	sh %d2,%d4,-2
            uint32 shift = (i & 0x3U) * 8;
            iocrMask[index] |= (0x1FU << 3) << shift;
8000439c:	d9 a3 20 00 	lea %a3,[%sp]32
800043a0:	01 32 02 26 	addsc.a %a2,%a3,%d2,2
    for (i = pinIndex; i < 16; i++)
    {
        if ((imask & (1U << i)) != 0)
        {
            uint32 index = i / 4;
            uint32 shift = (i & 0x3U) * 8;
800043a4:	8f 34 00 f1 	and %d15,%d4,3
800043a8:	06 3f       	sh %d15,3
            iocrMask[index] |= (0x1FU << 3) << shift;
            iocrVal[index]  |= (mode | index) << shift;
800043aa:	a6 62       	or %d2,%d6
    {
        if ((imask & (1U << i)) != 0)
        {
            uint32 index = i / 4;
            uint32 shift = (i & 0x3U) * 8;
            iocrMask[index] |= (0x1FU << 3) << shift;
800043ac:	0f f7 00 30 	sh %d3,%d7,%d15
800043b0:	19 20 f0 ff 	ld.w %d0,[%a2]-16
            iocrVal[index]  |= (mode | index) << shift;
800043b4:	0f f2 00 f0 	sh %d15,%d2,%d15
800043b8:	19 22 e0 ff 	ld.w %d2,[%a2]-32
    {
        if ((imask & (1U << i)) != 0)
        {
            uint32 index = i / 4;
            uint32 shift = (i & 0x3U) * 8;
            iocrMask[index] |= (0x1FU << 3) << shift;
800043bc:	a6 03       	or %d3,%d0
            iocrVal[index]  |= (mode | index) << shift;
800043be:	a6 2f       	or %d15,%d2
    {
        if ((imask & (1U << i)) != 0)
        {
            uint32 index = i / 4;
            uint32 shift = (i & 0x3U) * 8;
            iocrMask[index] |= (0x1FU << 3) << shift;
800043c0:	59 23 f0 ff 	st.w [%a2]-16,%d3
            iocrVal[index]  |= (mode | index) << shift;
800043c4:	59 2f e0 ff 	st.w [%a2]-32,%d15
    }

    /* calculate IOCRx values and masks */
    uint32 imask = (uint32)mask << pinIndex;

    for (i = pinIndex; i < 16; i++)
800043c8:	c2 14       	add %d4,1
800043ca:	fd f0 e4 7f 	loop %a15,80004392 <IfxPort_setGroupModeOutput+0x28>
    }

    /* write IOCRx */
    for (i = 0; i < 4; i++)
    {
        if (iocrMask[i] != 0)
800043ce:	58 04       	ld.w %d15,[%sp]16
800043d0:	6e 08       	jz %d15,800043e0 <IfxPort_setGroupModeOutput+0x76>
        {
            __ldmst(&((&(port->IOCR0.U))[i]), iocrMask[i], iocrVal[i]);
800043d2:	d9 4f 10 00 	lea %a15,[%a4]16
                  ldmst [%0]0,%A2"
                     ::"a"(address), "d"(mask), "d"((long long)value));
800043d6:	54 a2       	ld.w %d2,[%sp]
800043d8:	82 03       	mov %d3,0

/** Insert LDMST instruction. Note that all operands must be word-aligned.
 */
IFX_INLINE void Ifx__ldmst(volatile void* address, uint32 mask, uint32 value)
{
    __asm__ volatile("mov %H2,%1 \n\
800043da:	02 f3       	mov %d3,%d15
800043dc:	49 f2 40 08 	ldmst [%a15]0,%e2
    }

    /* write IOCRx */
    for (i = 0; i < 4; i++)
    {
        if (iocrMask[i] != 0)
800043e0:	58 05       	ld.w %d15,[%sp]20
800043e2:	6e 09       	jz %d15,800043f4 <IfxPort_setGroupModeOutput+0x8a>
        {
            __ldmst(&((&(port->IOCR0.U))[i]), iocrMask[i], iocrVal[i]);
800043e4:	d9 4f 14 00 	lea %a15,[%a4]20
                  ldmst [%0]0,%A2"
                     ::"a"(address), "d"(mask), "d"((long long)value));
800043e8:	19 a2 04 00 	ld.w %d2,[%sp]4
800043ec:	82 03       	mov %d3,0

/** Insert LDMST instruction. Note that all operands must be word-aligned.
 */
IFX_INLINE void Ifx__ldmst(volatile void* address, uint32 mask, uint32 value)
{
    __asm__ volatile("mov %H2,%1 \n\
800043ee:	02 f3       	mov %d3,%d15
800043f0:	49 f2 40 08 	ldmst [%a15]0,%e2
    }

    /* write IOCRx */
    for (i = 0; i < 4; i++)
    {
        if (iocrMask[i] != 0)
800043f4:	58 06       	ld.w %d15,[%sp]24
800043f6:	6e 09       	jz %d15,80004408 <IfxPort_setGroupModeOutput+0x9e>
        {
            __ldmst(&((&(port->IOCR0.U))[i]), iocrMask[i], iocrVal[i]);
800043f8:	d9 4f 18 00 	lea %a15,[%a4]24
                  ldmst [%0]0,%A2"
                     ::"a"(address), "d"(mask), "d"((long long)value));
800043fc:	19 a2 08 00 	ld.w %d2,[%sp]8
80004400:	82 03       	mov %d3,0

/** Insert LDMST instruction. Note that all operands must be word-aligned.
 */
IFX_INLINE void Ifx__ldmst(volatile void* address, uint32 mask, uint32 value)
{
    __asm__ volatile("mov %H2,%1 \n\
80004402:	02 f3       	mov %d3,%d15
80004404:	49 f2 40 08 	ldmst [%a15]0,%e2
    }

    /* write IOCRx */
    for (i = 0; i < 4; i++)
    {
        if (iocrMask[i] != 0)
80004408:	58 07       	ld.w %d15,[%sp]28
8000440a:	6e 0a       	jz %d15,8000441e <IfxPort_setGroupModeOutput+0xb4>
        {
            __ldmst(&((&(port->IOCR0.U))[i]), iocrMask[i], iocrVal[i]);
8000440c:	d9 44 1c 00 	lea %a4,[%a4]28
                  ldmst [%0]0,%A2"
                     ::"a"(address), "d"(mask), "d"((long long)value));
80004410:	19 a2 0c 00 	ld.w %d2,[%sp]12
80004414:	82 03       	mov %d3,0

/** Insert LDMST instruction. Note that all operands must be word-aligned.
 */
IFX_INLINE void Ifx__ldmst(volatile void* address, uint32 mask, uint32 value)
{
    __asm__ volatile("mov %H2,%1 \n\
80004416:	02 f3       	mov %d3,%d15
80004418:	49 42 40 08 	ldmst [%a4]0,%e2
8000441c:	00 90       	ret 
8000441e:	00 90       	ret 

80004420 <IfxPort_setGroupPadDriver>:
    }
}


void IfxPort_setGroupPadDriver(Ifx_P *port, uint8 pinIndex, uint16 mask, IfxPort_PadDriver padDriver)
{
80004420:	20 10       	sub.a %sp,16
80004422:	02 4f       	mov %d15,%d4
80004424:	02 5a       	mov %d10,%d5
80004426:	40 4c       	mov.aa %a12,%a4
80004428:	02 68       	mov %d8,%d6
    uint16 passwd = IfxScuWdt_getCpuWatchdogPassword();
8000442a:	6d 00 5b 02 	call 800048e0 <IfxScuWdt_getCpuWatchdogPassword>

    IfxScuWdt_clearCpuEndinit(passwd);
8000442e:	02 24       	mov %d4,%d2
}


void IfxPort_setGroupPadDriver(Ifx_P *port, uint8 pinIndex, uint16 mask, IfxPort_PadDriver padDriver)
{
    uint16 passwd = IfxScuWdt_getCpuWatchdogPassword();
80004430:	02 29       	mov %d9,%d2

    IfxScuWdt_clearCpuEndinit(passwd);
80004432:	6d 00 59 01 	call 800046e4 <IfxScuWdt_clearCpuEndinit>
        uint32 pdrMask[2];

        /* initialise */
        for (i = 0; i < 2; i++)
        {
            pdrVal[i]  = 0;
80004436:	82 03       	mov %d3,0
80004438:	74 a3       	st.w [%sp],%d3
            pdrMask[i] = 0;
8000443a:	59 a3 08 00 	st.w [%sp]8,%d3
        uint32 pdrMask[2];

        /* initialise */
        for (i = 0; i < 2; i++)
        {
            pdrVal[i]  = 0;
8000443e:	59 a3 04 00 	st.w [%sp]4,%d3
            pdrMask[i] = 0;
80004442:	59 a3 0c 00 	st.w [%sp]12,%d3
        }

        /* calculate PDRx values and masks */
        uint32 imask = (uint32)mask << pinIndex;

        for (i = pinIndex; i < 16; i++)
80004446:	8b 0f a1 22 	ge.u %d2,%d15,16
            pdrVal[i]  = 0;
            pdrMask[i] = 0;
        }

        /* calculate PDRx values and masks */
        uint32 imask = (uint32)mask << pinIndex;
8000444a:	0f fa 00 50 	sh %d5,%d10,%d15

        for (i = pinIndex; i < 16; i++)
8000444e:	df 02 36 80 	jne %d2,0,800044ba <IfxPort_setGroupPadDriver+0x9a>
        {
            if ((imask & (1U << i)) != 0)
            {
                uint32 index = i / 8;
                uint32 shift = (i & 0x7U) * 4;
                pdrMask[index] |= (0xFUL << shift);
80004452:	8b ff 00 21 	rsub %d2,%d15,15
80004456:	60 2f       	mov.a %a15,%d2
        /* calculate PDRx values and masks */
        uint32 imask = (uint32)mask << pinIndex;

        for (i = pinIndex; i < 16; i++)
        {
            if ((imask & (1U << i)) != 0)
80004458:	57 05 61 3f 	extr.u %d3,%d5,%d15,1
8000445c:	df 03 18 00 	jeq %d3,0,8000448c <IfxPort_setGroupPadDriver+0x6c>
            {
                uint32 index = i / 8;
80004460:	8f df 1f 70 	sh %d7,%d15,-3
                uint32 shift = (i & 0x7U) * 4;
                pdrMask[index] |= (0xFUL << shift);
80004464:	d9 a3 10 00 	lea %a3,[%sp]16
80004468:	01 37 02 26 	addsc.a %a2,%a3,%d7,2
        for (i = pinIndex; i < 16; i++)
        {
            if ((imask & (1U << i)) != 0)
            {
                uint32 index = i / 8;
                uint32 shift = (i & 0x7U) * 4;
8000446c:	8f 7f 00 31 	and %d3,%d15,7
                pdrMask[index] |= (0xFUL << shift);
80004470:	19 27 f8 ff 	ld.w %d7,[%a2]-8
        for (i = pinIndex; i < 16; i++)
        {
            if ((imask & (1U << i)) != 0)
            {
                uint32 index = i / 8;
                uint32 shift = (i & 0x7U) * 4;
80004474:	06 23       	sh %d3,2
                pdrMask[index] |= (0xFUL << shift);
                pdrVal[index]  |= (padDriver << shift);
80004476:	19 22 f0 ff 	ld.w %d2,[%a2]-16
        {
            if ((imask & (1U << i)) != 0)
            {
                uint32 index = i / 8;
                uint32 shift = (i & 0x7U) * 4;
                pdrMask[index] |= (0xFUL << shift);
8000447a:	d7 f7 04 73 	insert %d7,%d7,15,%d3,4
                pdrVal[index]  |= (padDriver << shift);
8000447e:	0f 38 00 30 	sh %d3,%d8,%d3
80004482:	a6 23       	or %d3,%d2
        {
            if ((imask & (1U << i)) != 0)
            {
                uint32 index = i / 8;
                uint32 shift = (i & 0x7U) * 4;
                pdrMask[index] |= (0xFUL << shift);
80004484:	59 27 f8 ff 	st.w [%a2]-8,%d7
                pdrVal[index]  |= (padDriver << shift);
80004488:	59 23 f0 ff 	st.w [%a2]-16,%d3
        }

        /* calculate PDRx values and masks */
        uint32 imask = (uint32)mask << pinIndex;

        for (i = pinIndex; i < 16; i++)
8000448c:	c2 1f       	add %d15,1
8000448e:	fd f0 e5 7f 	loop %a15,80004458 <IfxPort_setGroupPadDriver+0x38>
        }

        /* write PDRx */
        for (i = 0; i < 2; i++)
        {
            if (pdrMask[i] != 0)
80004492:	19 a2 08 00 	ld.w %d2,[%sp]8
80004496:	58 03       	ld.w %d15,[%sp]12
80004498:	76 28       	jz %d2,800044a8 <IfxPort_setGroupPadDriver+0x88>
            {
                __ldmst(&((&(port->PDR0.U))[i]), pdrMask[i], pdrVal[i]);
8000449a:	d9 cf 00 10 	lea %a15,[%a12]64
8000449e:	54 a6       	ld.w %d6,[%sp]
800044a0:	82 07       	mov %d7,0
800044a2:	02 27       	mov %d7,%d2
800044a4:	49 f6 40 08 	ldmst [%a15]0,%e6
        }

        /* write PDRx */
        for (i = 0; i < 2; i++)
        {
            if (pdrMask[i] != 0)
800044a8:	6e 09       	jz %d15,800044ba <IfxPort_setGroupPadDriver+0x9a>
            {
                __ldmst(&((&(port->PDR0.U))[i]), pdrMask[i], pdrVal[i]);
800044aa:	d9 cc 04 10 	lea %a12,[%a12]68
                  ldmst [%0]0,%A2"
                     ::"a"(address), "d"(mask), "d"((long long)value));
800044ae:	19 a6 04 00 	ld.w %d6,[%sp]4
800044b2:	82 07       	mov %d7,0

/** Insert LDMST instruction. Note that all operands must be word-aligned.
 */
IFX_INLINE void Ifx__ldmst(volatile void* address, uint32 mask, uint32 value)
{
    __asm__ volatile("mov %H2,%1 \n\
800044b4:	02 f7       	mov %d7,%d15
800044b6:	49 c6 40 08 	ldmst [%a12]0,%e6
            }
        }
    }
    IfxScuWdt_setCpuEndinit(passwd);
800044ba:	02 94       	mov %d4,%d9
}
800044bc:	d9 aa 10 00 	lea %sp,[%sp]16
            {
                __ldmst(&((&(port->PDR0.U))[i]), pdrMask[i], pdrVal[i]);
            }
        }
    }
    IfxScuWdt_setCpuEndinit(passwd);
800044c0:	1d 00 56 03 	j 80004b6c <IfxScuWdt_setCpuEndinit>

800044c4 <IfxPort_setPinMode>:
{
    volatile Ifx_P_IOCR0 *iocr      = &(port->IOCR0);
    uint8                 iocrIndex = (pinIndex / 4);
    uint8                 shift     = (pinIndex & 0x3U) * 8;

    if (port == &MODULE_P40)
800044c4:	91 40 00 2f 	movh.a %a2,61444

void IfxPort_setPinMode(Ifx_P *port, uint8 pinIndex, IfxPort_Mode mode)
{
    volatile Ifx_P_IOCR0 *iocr      = &(port->IOCR0);
    uint8                 iocrIndex = (pinIndex / 4);
    uint8                 shift     = (pinIndex & 0x3U) * 8;
800044c8:	8f 34 00 81 	and %d8,%d4,3

    if (port == &MODULE_P40)
800044cc:	d9 22 00 0e 	lea %a2,[%a2]-8192 <f003e000 <_SMALL_DATA4_+0x40036000>>
    IfxScuWdt_setCpuEndinit(passwd);
}


void IfxPort_setPinMode(Ifx_P *port, uint8 pinIndex, IfxPort_Mode mode)
{
800044d0:	20 08       	sub.a %sp,8
800044d2:	02 4f       	mov %d15,%d4
    volatile Ifx_P_IOCR0 *iocr      = &(port->IOCR0);
800044d4:	d9 4f 10 00 	lea %a15,[%a4]16
    uint8                 iocrIndex = (pinIndex / 4);
800044d8:	8f e4 1f 90 	sh %d9,%d4,-2
    uint8                 shift     = (pinIndex & 0x3U) * 8;
800044dc:	06 38       	sh %d8,3

    if (port == &MODULE_P40)
800044de:	7d 24 0e 00 	jeq.a %a4,%a2,800044fa <IfxPort_setPinMode+0x36>
        IfxScuWdt_clearCpuEndinit(passwd);
        port->PDISC.U &= ~(1 << pinIndex);
        IfxScuWdt_setCpuEndinit(passwd);
    }

    __ldmst(&iocr[iocrIndex].U, (0xFFUL << shift), (mode << shift));
800044e2:	da ff       	mov %d15,255
800044e4:	01 f9 02 f6 	addsc.a %a15,%a15,%d9,2
800044e8:	0f 8f 00 f0 	sh %d15,%d15,%d8
800044ec:	0f 85 00 20 	sh %d2,%d5,%d8
                  ldmst [%0]0,%A2"
                     ::"a"(address), "d"(mask), "d"((long long)value));
800044f0:	82 03       	mov %d3,0

/** Insert LDMST instruction. Note that all operands must be word-aligned.
 */
IFX_INLINE void Ifx__ldmst(volatile void* address, uint32 mask, uint32 value)
{
    __asm__ volatile("mov %H2,%1 \n\
800044f2:	02 f3       	mov %d3,%d15
800044f4:	49 f2 40 08 	ldmst [%a15]0,%e2
800044f8:	00 90       	ret 
    uint8                 iocrIndex = (pinIndex / 4);
    uint8                 shift     = (pinIndex & 0x3U) * 8;

    if (port == &MODULE_P40)
    {
        uint16 passwd = IfxScuWdt_getCpuWatchdogPassword();
800044fa:	74 a5       	st.w [%sp],%d5
800044fc:	b5 a4 04 00 	st.a [%sp]4,%a4
80004500:	6d 00 f0 01 	call 800048e0 <IfxScuWdt_getCpuWatchdogPassword>
        IfxScuWdt_clearCpuEndinit(passwd);
80004504:	02 24       	mov %d4,%d2
    uint8                 iocrIndex = (pinIndex / 4);
    uint8                 shift     = (pinIndex & 0x3U) * 8;

    if (port == &MODULE_P40)
    {
        uint16 passwd = IfxScuWdt_getCpuWatchdogPassword();
80004506:	02 2a       	mov %d10,%d2
        IfxScuWdt_clearCpuEndinit(passwd);
80004508:	6d 00 ee 00 	call 800046e4 <IfxScuWdt_clearCpuEndinit>
        port->PDISC.U &= ~(1 << pinIndex);
8000450c:	99 a4 04 00 	ld.a %a4,[%sp]4
        IfxScuWdt_setCpuEndinit(passwd);
80004510:	02 a4       	mov %d4,%d10

    if (port == &MODULE_P40)
    {
        uint16 passwd = IfxScuWdt_getCpuWatchdogPassword();
        IfxScuWdt_clearCpuEndinit(passwd);
        port->PDISC.U &= ~(1 << pinIndex);
80004512:	19 42 20 10 	ld.w %d2,[%a4]96
80004516:	d7 02 01 ff 	insert %d15,%d2,0,%d15,1
8000451a:	59 4f 20 10 	st.w [%a4]96,%d15
        IfxScuWdt_setCpuEndinit(passwd);
8000451e:	6d 00 27 03 	call 80004b6c <IfxScuWdt_setCpuEndinit>
80004522:	54 a5       	ld.w %d5,[%sp]
80004524:	3c df       	j 800044e2 <IfxPort_setPinMode+0x1e>

80004526 <IfxPort_setPinModeLvdsHigh>:
    __ldmst(&iocr[iocrIndex].U, (0xFFUL << shift), (mode << shift));
}


void IfxPort_setPinModeLvdsHigh(Ifx_P *port, uint8 pinIndex, IfxPort_Mode mode, IfxPort_ControlledBy enablePortControlled)
{
80004526:	0b 45 10 88 	mov %e8,%d5,%d4
8000452a:	40 4f       	mov.aa %a15,%a4
8000452c:	02 6a       	mov %d10,%d6
    uint16 passwd = IfxScuWdt_getCpuWatchdogPassword();
8000452e:	6d 00 d9 01 	call 800048e0 <IfxScuWdt_getCpuWatchdogPassword>

    IfxScuWdt_clearCpuEndinit(passwd);
80004532:	02 24       	mov %d4,%d2
}


void IfxPort_setPinModeLvdsHigh(Ifx_P *port, uint8 pinIndex, IfxPort_Mode mode, IfxPort_ControlledBy enablePortControlled)
{
    uint16 passwd = IfxScuWdt_getCpuWatchdogPassword();
80004534:	02 2f       	mov %d15,%d2

    IfxScuWdt_clearCpuEndinit(passwd);
80004536:	6d 00 d7 00 	call 800046e4 <IfxScuWdt_clearCpuEndinit>

    if (mode < IfxPort_Mode_outputPushPullGeneral)
8000453a:	37 09 48 50 	extr %d5,%d9,0,8
8000453e:	bf 05 13 00 	jlt %d5,0,80004564 <IfxPort_setPinModeLvdsHigh+0x3e>
    {
        if (pinIndex < 2)
80004542:	bf 28 0e 80 	jlt.u %d8,2,8000455e <IfxPort_setPinModeLvdsHigh+0x38>
        {}
        else
        {
            port->LPCR1.B_P21.RDIS_CTRL = enablePortControlled;
80004546:	19 f2 24 20 	ld.w %d2,[%a15]164
8000454a:	37 a2 01 a0 	insert %d10,%d2,%d10,0,1
8000454e:	59 fa 24 20 	st.w [%a15]164,%d10
            port->LPCR1.B_P21.RX_DIS    = 0;
80004552:	19 f2 24 20 	ld.w %d2,[%a15]164
80004556:	8f 22 c0 21 	andn %d2,%d2,2
8000455a:	59 f2 24 20 	st.w [%a15]164,%d2
        port->LPCR2.B.TDIS_CTRL = enablePortControlled;
        port->LPCR2.B.TX_DIS    = 0;
        port->LPCR2.B.TX_PD     = 0;
    }

    IfxScuWdt_setCpuEndinit(passwd);
8000455e:	02 f4       	mov %d4,%d15
80004560:	1d 00 06 03 	j 80004b6c <IfxScuWdt_setCpuEndinit>
            port->LPCR1.B_P21.RX_DIS    = 0;
        }
    }
    else
    {
        port->LPCR2.B.TDIS_CTRL = enablePortControlled;
80004564:	19 f2 28 20 	ld.w %d2,[%a15]168
        port->LPCR2.B.TX_DIS    = 0;
        port->LPCR2.B.TX_PD     = 0;
    }

    IfxScuWdt_setCpuEndinit(passwd);
80004568:	02 f4       	mov %d4,%d15
            port->LPCR1.B_P21.RX_DIS    = 0;
        }
    }
    else
    {
        port->LPCR2.B.TDIS_CTRL = enablePortControlled;
8000456a:	67 a2 0c a0 	ins.t %d10,%d2,12,%d10,0
8000456e:	59 fa 28 20 	st.w [%a15]168,%d10
        port->LPCR2.B.TX_DIS    = 0;
80004572:	19 f2 28 20 	ld.w %d2,[%a15]168
80004576:	b7 02 81 26 	insert %d2,%d2,0,13,1
8000457a:	59 f2 28 20 	st.w [%a15]168,%d2
        port->LPCR2.B.TX_PD     = 0;
8000457e:	19 f2 28 20 	ld.w %d2,[%a15]168
80004582:	b7 02 01 27 	insert %d2,%d2,0,14,1
80004586:	59 f2 28 20 	st.w [%a15]168,%d2
    }

    IfxScuWdt_setCpuEndinit(passwd);
8000458a:	1d 00 f1 02 	j 80004b6c <IfxScuWdt_setCpuEndinit>

8000458e <IfxPort_setPinModeLvdsMedium>:
}


void IfxPort_setPinModeLvdsMedium(Ifx_P *port, uint8 pinIndex, IfxPort_PadDriver lvdsPadDriver, IfxPort_PadSupply padSupply)
{
8000458e:	0b 65 10 a8 	mov %e10,%d5,%d6
80004592:	40 4f       	mov.aa %a15,%a4
    uint32                pdrOffset  = (pinIndex / 8);
    uint32                shift      = ((pinIndex / 2) * 8);
80004594:	8f f4 1f 90 	sh %d9,%d4,-1
    IfxScuWdt_setCpuEndinit(passwd);
}


void IfxPort_setPinModeLvdsMedium(Ifx_P *port, uint8 pinIndex, IfxPort_PadDriver lvdsPadDriver, IfxPort_PadSupply padSupply)
{
80004598:	02 48       	mov %d8,%d4
    uint32                pdrOffset  = (pinIndex / 8);
    uint32                shift      = ((pinIndex / 2) * 8);
    uint32                lpcrOffset = (pinIndex / 2);
    volatile Ifx_P_PDR0  *pdr        = &(port->PDR0);
    volatile Ifx_P_LPCR0 *lpcr       = &(port->LPCR0);
    uint16                passwd     = IfxScuWdt_getCpuWatchdogPassword();
8000459a:	6d 00 a3 01 	call 800048e0 <IfxScuWdt_getCpuWatchdogPassword>

    IfxScuWdt_clearCpuEndinit(passwd);
8000459e:	02 24       	mov %d4,%d2
    uint32                pdrOffset  = (pinIndex / 8);
    uint32                shift      = ((pinIndex / 2) * 8);
    uint32                lpcrOffset = (pinIndex / 2);
    volatile Ifx_P_PDR0  *pdr        = &(port->PDR0);
    volatile Ifx_P_LPCR0 *lpcr       = &(port->LPCR0);
    uint16                passwd     = IfxScuWdt_getCpuWatchdogPassword();
800045a0:	02 2f       	mov %d15,%d2

    IfxScuWdt_clearCpuEndinit(passwd);
800045a2:	6d 00 a1 00 	call 800046e4 <IfxScuWdt_clearCpuEndinit>
}


void IfxPort_setPinModeLvdsMedium(Ifx_P *port, uint8 pinIndex, IfxPort_PadDriver lvdsPadDriver, IfxPort_PadSupply padSupply)
{
    uint32                pdrOffset  = (pinIndex / 8);
800045a6:	06 d8       	sh %d8,-3
    uint32                shift      = ((pinIndex / 2) * 8);
    uint32                lpcrOffset = (pinIndex / 2);
    volatile Ifx_P_PDR0  *pdr        = &(port->PDR0);
800045a8:	d9 f2 00 10 	lea %a2,[%a15]64
    volatile Ifx_P_LPCR0 *lpcr       = &(port->LPCR0);
    uint16                passwd     = IfxScuWdt_getCpuWatchdogPassword();

    IfxScuWdt_clearCpuEndinit(passwd);
    {
        pdr[pdrOffset].U       = (lvdsPadDriver << shift); /* configuring LVDS mode */
800045ac:	01 28 02 26 	addsc.a %a2,%a2,%d8,2


void IfxPort_setPinModeLvdsMedium(Ifx_P *port, uint8 pinIndex, IfxPort_PadDriver lvdsPadDriver, IfxPort_PadSupply padSupply)
{
    uint32                pdrOffset  = (pinIndex / 8);
    uint32                shift      = ((pinIndex / 2) * 8);
800045b0:	8f 39 00 20 	sh %d2,%d9,3
    uint32                lpcrOffset = (pinIndex / 2);
    volatile Ifx_P_PDR0  *pdr        = &(port->PDR0);
    volatile Ifx_P_LPCR0 *lpcr       = &(port->LPCR0);
800045b4:	d9 f4 20 20 	lea %a4,[%a15]160
    uint16                passwd     = IfxScuWdt_getCpuWatchdogPassword();

    IfxScuWdt_clearCpuEndinit(passwd);
    {
        pdr[pdrOffset].U       = (lvdsPadDriver << shift); /* configuring LVDS mode */
        lpcr[lpcrOffset].B.PS1 = padSupply;
800045b8:	01 49 02 46 	addsc.a %a4,%a4,%d9,2
    volatile Ifx_P_LPCR0 *lpcr       = &(port->LPCR0);
    uint16                passwd     = IfxScuWdt_getCpuWatchdogPassword();

    IfxScuWdt_clearCpuEndinit(passwd);
    {
        pdr[pdrOffset].U       = (lvdsPadDriver << shift); /* configuring LVDS mode */
800045bc:	0f 2b 00 50 	sh %d5,%d11,%d2
800045c0:	74 25       	st.w [%a2],%d5
        lpcr[lpcrOffset].B.PS1 = padSupply;
800045c2:	54 46       	ld.w %d6,[%a4]
    }
    IfxScuWdt_setCpuEndinit(passwd);
800045c4:	02 f4       	mov %d4,%d15
    uint16                passwd     = IfxScuWdt_getCpuWatchdogPassword();

    IfxScuWdt_clearCpuEndinit(passwd);
    {
        pdr[pdrOffset].U       = (lvdsPadDriver << shift); /* configuring LVDS mode */
        lpcr[lpcrOffset].B.PS1 = padSupply;
800045c6:	67 a6 01 60 	ins.t %d6,%d6,1,%d10,0
800045ca:	74 46       	st.w [%a4],%d6
    }
    IfxScuWdt_setCpuEndinit(passwd);
800045cc:	1d 00 d0 02 	j 80004b6c <IfxScuWdt_setCpuEndinit>

800045d0 <IfxPort_setPinPadDriver>:
}


void IfxPort_setPinPadDriver(Ifx_P *port, uint8 pinIndex, IfxPort_PadDriver padDriver)
{
800045d0:	0b 45 10 88 	mov %e8,%d5,%d4
800045d4:	40 4f       	mov.aa %a15,%a4
    uint16 passwd = IfxScuWdt_getCpuWatchdogPassword();
800045d6:	6d 00 85 01 	call 800048e0 <IfxScuWdt_getCpuWatchdogPassword>

    IfxScuWdt_clearCpuEndinit(passwd);
800045da:	02 24       	mov %d4,%d2
}


void IfxPort_setPinPadDriver(Ifx_P *port, uint8 pinIndex, IfxPort_PadDriver padDriver)
{
    uint16 passwd = IfxScuWdt_getCpuWatchdogPassword();
800045dc:	02 2f       	mov %d15,%d2

    IfxScuWdt_clearCpuEndinit(passwd);
800045de:	6d 00 83 00 	call 800046e4 <IfxScuWdt_clearCpuEndinit>
    {
        volatile uint32 *pdr      = (volatile uint32 *)&(port->PDR0.U);
        uint8            pdrIndex = (pinIndex / 8);
        uint8            shift    = (pinIndex & 0x7U) * 4;
800045e2:	8f 78 00 21 	and %d2,%d8,7
        __ldmst(&(pdr[pdrIndex]), (0xFUL << shift), (padDriver << shift));
800045e6:	06 22       	sh %d2,2
800045e8:	06 d8       	sh %d8,-3
{
    uint16 passwd = IfxScuWdt_getCpuWatchdogPassword();

    IfxScuWdt_clearCpuEndinit(passwd);
    {
        volatile uint32 *pdr      = (volatile uint32 *)&(port->PDR0.U);
800045ea:	d9 ff 00 10 	lea %a15,[%a15]64
        uint8            pdrIndex = (pinIndex / 8);
        uint8            shift    = (pinIndex & 0x7U) * 4;
        __ldmst(&(pdr[pdrIndex]), (0xFUL << shift), (padDriver << shift));
800045ee:	3b f0 00 30 	mov %d3,15
800045f2:	01 f8 02 f6 	addsc.a %a15,%a15,%d8,2
800045f6:	0f 23 00 30 	sh %d3,%d3,%d2
800045fa:	0f 29 00 60 	sh %d6,%d9,%d2
                  ldmst [%0]0,%A2"
                     ::"a"(address), "d"(mask), "d"((long long)value));
800045fe:	82 07       	mov %d7,0

/** Insert LDMST instruction. Note that all operands must be word-aligned.
 */
IFX_INLINE void Ifx__ldmst(volatile void* address, uint32 mask, uint32 value)
{
    __asm__ volatile("mov %H2,%1 \n\
80004600:	02 37       	mov %d7,%d3
80004602:	49 f6 40 08 	ldmst [%a15]0,%e6
    }
    IfxScuWdt_setCpuEndinit(passwd);
80004606:	02 f4       	mov %d4,%d15
80004608:	1d 00 b2 02 	j 80004b6c <IfxScuWdt_setCpuEndinit>

8000460c <IfxScuWdt_changeCpuWatchdogPassword>:


IFX_INLINE IfxCpu_ResourceCpu IfxCpu_getCoreIndex(void)
{
    Ifx_CPU_CORE_ID reg;
    reg.U = __mfcr(CPU_CORE_ID);
8000460c:	4d c0 e1 ff 	mfcr %d15,$core_id
    return (IfxCpu_ResourceCpu)reg.B.CORE_ID;
80004610:	16 07       	and %d15,7
/*-------------------------Function Implementations---------------------------*/
/******************************************************************************/

void IfxScuWdt_changeCpuWatchdogPassword(uint16 password, uint16 newPassword)
{
    Ifx_SCU_WDTCPU     *watchdog = &MODULE_SCU.WDTCPU[IfxCpu_getCoreIndex()];
80004612:	53 cf 20 f0 	mul %d15,%d15,12
80004616:	60 f2       	mov.a %a2,%d15
80004618:	d9 2f 00 46 	lea %a15,[%a2]24832
8000461c:	11 3f 00 ff 	addih.a %a15,%a15,61443

    /* Read Config_0 register */
    Ifx_SCU_WDTCPU_CON0 wdt_con0;
    wdt_con0.U = watchdog->CON0.U;
80004620:	4c f0       	ld.w %d15,[%a15]0

    if (wdt_con0.B.LCK)
80004622:	2e 16       	jz.t %d15,1,8000462e <IfxScuWdt_changeCpuWatchdogPassword+0x22>
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        wdt_con0.B.ENDINIT = 1;
        wdt_con0.B.LCK     = 0;
80004624:	b7 1f 02 f0 	insert %d15,%d15,1,0,2
        wdt_con0.B.PW      = password;
80004628:	37 4f 0e f1 	insert %d15,%d15,%d4,2,14

        /* Password ready. Store it to WDT_CON0 to unprotect the register */
        watchdog->CON0.U = wdt_con0.U;
8000462c:	68 0f       	st.w [%a15]0,%d15
    }

    /* Set new Password, ENDINT and LCK bit in Config_0 register */
    wdt_con0.B.ENDINIT = 1;
8000462e:	b7 1f 01 f0 	insert %d15,%d15,1,0,1
    wdt_con0.B.LCK     = 1;
80004632:	b7 1f 81 f0 	insert %d15,%d15,1,1,1
    wdt_con0.B.PW      = newPassword;
80004636:	37 5f 0e f1 	insert %d15,%d15,%d5,2,14
    watchdog->CON0.U   = wdt_con0.U;
8000463a:	68 0f       	st.w [%a15]0,%d15

    /* read back ENDINIT and wait until it has been set */
    while (watchdog->CON0.B.ENDINIT == 0)
8000463c:	4c f0       	ld.w %d15,[%a15]0
8000463e:	6f 0f ff 7f 	jz.t %d15,0,8000463c <IfxScuWdt_changeCpuWatchdogPassword+0x30>
    {}
}
80004642:	00 90       	ret 

80004644 <IfxScuWdt_changeCpuWatchdogReload>:


IFX_INLINE IfxCpu_ResourceCpu IfxCpu_getCoreIndex(void)
{
    Ifx_CPU_CORE_ID reg;
    reg.U = __mfcr(CPU_CORE_ID);
80004644:	4d c0 e1 ff 	mfcr %d15,$core_id
    return (IfxCpu_ResourceCpu)reg.B.CORE_ID;
80004648:	16 07       	and %d15,7

void IfxScuWdt_changeCpuWatchdogReload(uint16 password, uint16 reload)
{
    /* Select CPU Watchdog based on Core Id */
    uint32              coreId = IfxCpu_getCoreIndex();
    Ifx_SCU_WDTCPU     *wdt    = &MODULE_SCU.WDTCPU[coreId];
8000464a:	53 cf 20 f0 	mul %d15,%d15,12
8000464e:	60 f2       	mov.a %a2,%d15
80004650:	d9 2f 00 46 	lea %a15,[%a2]24832
80004654:	11 3f 00 ff 	addih.a %a15,%a15,61443

    /* Read Config_0 register */
    Ifx_SCU_WDTCPU_CON0 wdt_con0;
    wdt_con0.U = wdt->CON0.U;
80004658:	4c f0       	ld.w %d15,[%a15]0

    if (wdt_con0.B.LCK)
8000465a:	2e 16       	jz.t %d15,1,80004666 <IfxScuWdt_changeCpuWatchdogReload+0x22>
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        wdt_con0.B.ENDINIT = 1;
        wdt_con0.B.LCK     = 0;
8000465c:	b7 1f 02 f0 	insert %d15,%d15,1,0,2
        wdt_con0.B.PW      = password;
80004660:	37 4f 0e f1 	insert %d15,%d15,%d4,2,14

        /* Password ready. Store it to WDT_CON0 to unprotect the register */
        wdt->CON0.U = wdt_con0.U;
80004664:	68 0f       	st.w [%a15]0,%d15
    }

    /* Set new Reload value, set ENDINT and LCK bit in Config_0 register */
    wdt_con0.B.ENDINIT = 1;
80004666:	b7 1f 01 f0 	insert %d15,%d15,1,0,1
    wdt_con0.B.LCK     = 1;
8000466a:	b7 1f 81 f0 	insert %d15,%d15,1,1,1
    wdt_con0.B.REL     = reload;
8000466e:	37 5f 10 f8 	insert %d15,%d15,%d5,16,16
    wdt->CON0.U        = wdt_con0.U;
80004672:	68 0f       	st.w [%a15]0,%d15

    /* read back ENDINIT and wait until it has been set */
    while (wdt->CON0.B.ENDINIT == 0)
80004674:	4c f0       	ld.w %d15,[%a15]0
80004676:	6f 0f ff 7f 	jz.t %d15,0,80004674 <IfxScuWdt_changeCpuWatchdogReload+0x30>
    {}
}
8000467a:	00 90       	ret 

8000467c <IfxScuWdt_changeSafetyWatchdogPassword>:
{
    Ifx_SCU_WDTS     *watchdog = &MODULE_SCU.WDTS;

    /* Read Config_0 register */
    Ifx_SCU_WDTS_CON0 wdt_con0;
    wdt_con0.U = watchdog->CON0.U;
8000467c:	91 30 00 ff 	movh.a %a15,61443
80004680:	d9 ff 30 36 	lea %a15,[%a15]24816 <f00360f0 <_SMALL_DATA4_+0x4002e0f0>>
80004684:	4c f0       	ld.w %d15,[%a15]0

    if (wdt_con0.B.LCK)
80004686:	2e 16       	jz.t %d15,1,80004692 <IfxScuWdt_changeSafetyWatchdogPassword+0x16>
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        wdt_con0.B.ENDINIT = 1;
        wdt_con0.B.LCK     = 0;
80004688:	b7 1f 02 f0 	insert %d15,%d15,1,0,2
        wdt_con0.B.PW      = password;
8000468c:	37 4f 0e f1 	insert %d15,%d15,%d4,2,14

        /* Password ready. Store it to WDT_CON0 to unprotect the register */
        watchdog->CON0.U = wdt_con0.U;
80004690:	68 0f       	st.w [%a15]0,%d15
    }

    /* Set new Password, ENDINT and LCK bit in Config_0 register */
    wdt_con0.B.ENDINIT = 1;
80004692:	b7 1f 01 f0 	insert %d15,%d15,1,0,1
    wdt_con0.B.LCK     = 1;
80004696:	b7 1f 81 f0 	insert %d15,%d15,1,1,1
    wdt_con0.B.PW      = newPassword;
8000469a:	37 5f 0e f1 	insert %d15,%d15,%d5,2,14
    watchdog->CON0.U   = wdt_con0.U;
8000469e:	91 30 00 ff 	movh.a %a15,61443
800046a2:	d9 ff 30 36 	lea %a15,[%a15]24816 <f00360f0 <_SMALL_DATA4_+0x4002e0f0>>
800046a6:	68 0f       	st.w [%a15]0,%d15

    /* read back ENDINIT and wait until it has been set */
    while (watchdog->CON0.B.ENDINIT == 0)
800046a8:	4c f0       	ld.w %d15,[%a15]0
800046aa:	6f 0f ff 7f 	jz.t %d15,0,800046a8 <IfxScuWdt_changeSafetyWatchdogPassword+0x2c>
    {}
}
800046ae:	00 90       	ret 

800046b0 <IfxScuWdt_changeSafetyWatchdogReload>:
    /* Initialize pointer to Safety Watchdog */
    Ifx_SCU_WDTS     *wdt = &MODULE_SCU.WDTS;

    /* Read Config_0 register */
    Ifx_SCU_WDTS_CON0 wdt_con0;
    wdt_con0.U = wdt->CON0.U;
800046b0:	91 30 00 ff 	movh.a %a15,61443
800046b4:	d9 ff 30 36 	lea %a15,[%a15]24816 <f00360f0 <_SMALL_DATA4_+0x4002e0f0>>
800046b8:	4c f0       	ld.w %d15,[%a15]0

    if (wdt_con0.B.LCK)
800046ba:	2e 16       	jz.t %d15,1,800046c6 <IfxScuWdt_changeSafetyWatchdogReload+0x16>
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        wdt_con0.B.ENDINIT = 1;
        wdt_con0.B.LCK     = 0;
800046bc:	b7 1f 02 f0 	insert %d15,%d15,1,0,2
        wdt_con0.B.PW      = password;
800046c0:	37 4f 0e f1 	insert %d15,%d15,%d4,2,14

        /* Password ready. Store it to WDT_CON0 to unprotect the register */
        wdt->CON0.U = wdt_con0.U;
800046c4:	68 0f       	st.w [%a15]0,%d15
    }

    /* Set new Reload value, set ENDINT and LCK bit in Config_0 register */
    wdt_con0.B.ENDINIT = 1;
800046c6:	b7 1f 01 f0 	insert %d15,%d15,1,0,1
    wdt_con0.B.LCK     = 1;
800046ca:	b7 1f 81 f0 	insert %d15,%d15,1,1,1
    wdt_con0.B.REL     = reload;
800046ce:	37 5f 10 f8 	insert %d15,%d15,%d5,16,16
    wdt->CON0.U        = wdt_con0.U;
800046d2:	91 30 00 ff 	movh.a %a15,61443
800046d6:	d9 ff 30 36 	lea %a15,[%a15]24816 <f00360f0 <_SMALL_DATA4_+0x4002e0f0>>
800046da:	68 0f       	st.w [%a15]0,%d15

    /* read back ENDINIT and wait until it has been set */
    while (wdt->CON0.B.ENDINIT == 0)
800046dc:	4c f0       	ld.w %d15,[%a15]0
800046de:	6f 0f ff 7f 	jz.t %d15,0,800046dc <IfxScuWdt_changeSafetyWatchdogReload+0x2c>
    {}
}
800046e2:	00 90       	ret 

800046e4 <IfxScuWdt_clearCpuEndinit>:


IFX_INLINE IfxCpu_ResourceCpu IfxCpu_getCoreIndex(void)
{
    Ifx_CPU_CORE_ID reg;
    reg.U = __mfcr(CPU_CORE_ID);
800046e4:	4d c0 e1 ff 	mfcr %d15,$core_id
    return (IfxCpu_ResourceCpu)reg.B.CORE_ID;
800046e8:	16 07       	and %d15,7


void IfxScuWdt_clearCpuEndinit(uint16 password)
{
    IfxScuWdt_clearCpuEndinitInline(&MODULE_SCU.WDTCPU[IfxCpu_getCoreIndex()], password);
800046ea:	53 cf 20 f0 	mul %d15,%d15,12
    if (watchdog->CON0.B.LCK)
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
                           (0 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
800046ee:	06 24       	sh %d4,2
800046f0:	60 f2       	mov.a %a2,%d15
800046f2:	d9 2f 00 46 	lea %a15,[%a2]24832
800046f6:	11 3f 00 ff 	addih.a %a15,%a15,61443
/*---------------------Inline Function Implementations------------------------*/
/******************************************************************************/

IFX_INLINE void IfxScuWdt_clearCpuEndinitInline(Ifx_SCU_WDTCPU *watchdog, uint16 password)
{
    if (watchdog->CON0.B.LCK)
800046fa:	4c f0       	ld.w %d15,[%a15]0
800046fc:	2e 16       	jz.t %d15,1,80004708 <IfxScuWdt_clearCpuEndinit+0x24>
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
                           (0 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
                           (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
800046fe:	4c f0       	ld.w %d15,[%a15]0
80004700:	b7 1f 10 f0 	insert %d15,%d15,1,0,16
    if (watchdog->CON0.B.LCK)
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
                           (0 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
80004704:	a6 4f       	or %d15,%d4
IFX_INLINE void IfxScuWdt_clearCpuEndinitInline(Ifx_SCU_WDTCPU *watchdog, uint16 password)
{
    if (watchdog->CON0.B.LCK)
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
80004706:	68 0f       	st.w [%a15]0,%d15

    /* Clear ENDINT and set LCK bit in Config_0 register */
    watchdog->CON0.U = (0 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
                       (1 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                       (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
                       (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
80004708:	4c f0       	ld.w %d15,[%a15]0
8000470a:	b7 2f 10 f0 	insert %d15,%d15,2,0,16
    }

    /* Clear ENDINT and set LCK bit in Config_0 register */
    watchdog->CON0.U = (0 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
                       (1 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                       (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
8000470e:	a6 f4       	or %d4,%d15
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
                           (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
    }

    /* Clear ENDINT and set LCK bit in Config_0 register */
    watchdog->CON0.U = (0 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
80004710:	68 04       	st.w [%a15]0,%d4
                       (1 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                       (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
                       (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);

    /* read back ENDINIT and wait until it has been cleared */
    while (watchdog->CON0.B.ENDINIT == 1)
80004712:	4c f0       	ld.w %d15,[%a15]0
80004714:	6f 0f ff ff 	jnz.t %d15,0,80004712 <IfxScuWdt_clearCpuEndinit+0x2e>
}
80004718:	00 90       	ret 

8000471a <IfxScuWdt_clearSafetyEndinit>:
}


IFX_INLINE void IfxScuWdt_clearSafetyEndinitInline(uint16 password)
{
    if (SCU_WDTS_CON0.B.LCK)
8000471a:	91 30 00 ff 	movh.a %a15,61443
8000471e:	d9 ff 30 36 	lea %a15,[%a15]24816 <f00360f0 <_SMALL_DATA4_+0x4002e0f0>>
80004722:	4c f0       	ld.w %d15,[%a15]0
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
                          (0 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                          (password << IFX_SCU_WDTS_CON0_PW_OFF) |
80004724:	06 24       	sh %d4,2
}


IFX_INLINE void IfxScuWdt_clearSafetyEndinitInline(uint16 password)
{
    if (SCU_WDTS_CON0.B.LCK)
80004726:	2e 16       	jz.t %d15,1,80004732 <IfxScuWdt_clearSafetyEndinit+0x18>
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
                          (0 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                          (password << IFX_SCU_WDTS_CON0_PW_OFF) |
                          (SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF);
80004728:	4c f0       	ld.w %d15,[%a15]0
8000472a:	b7 1f 10 f0 	insert %d15,%d15,1,0,16
    if (SCU_WDTS_CON0.B.LCK)
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
                          (0 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                          (password << IFX_SCU_WDTS_CON0_PW_OFF) |
8000472e:	a6 4f       	or %d15,%d4
IFX_INLINE void IfxScuWdt_clearSafetyEndinitInline(uint16 password)
{
    if (SCU_WDTS_CON0.B.LCK)
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
80004730:	68 0f       	st.w [%a15]0,%d15

    /* Clear ENDINT and set LCK bit in Config_0 register */
    SCU_WDTS_CON0.U = (0 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
                      (1 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                      (password << IFX_SCU_WDTS_CON0_PW_OFF) |
                      (SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF);
80004732:	91 30 00 ff 	movh.a %a15,61443
80004736:	d9 ff 30 36 	lea %a15,[%a15]24816 <f00360f0 <_SMALL_DATA4_+0x4002e0f0>>
8000473a:	4c f0       	ld.w %d15,[%a15]0
8000473c:	b7 2f 10 f0 	insert %d15,%d15,2,0,16
    }

    /* Clear ENDINT and set LCK bit in Config_0 register */
    SCU_WDTS_CON0.U = (0 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
                      (1 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                      (password << IFX_SCU_WDTS_CON0_PW_OFF) |
80004740:	a6 f4       	or %d4,%d15
                          (password << IFX_SCU_WDTS_CON0_PW_OFF) |
                          (SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF);
    }

    /* Clear ENDINT and set LCK bit in Config_0 register */
    SCU_WDTS_CON0.U = (0 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
80004742:	68 04       	st.w [%a15]0,%d4
                      (1 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                      (password << IFX_SCU_WDTS_CON0_PW_OFF) |
                      (SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF);

    /* read back ENDINIT and wait until it has been cleared */
    while (SCU_WDTS_CON0.B.ENDINIT == 1)
80004744:	4c f0       	ld.w %d15,[%a15]0
80004746:	6f 0f ff ff 	jnz.t %d15,0,80004744 <IfxScuWdt_clearSafetyEndinit+0x2a>


void IfxScuWdt_clearSafetyEndinit(uint16 password)
{
    IfxScuWdt_clearSafetyEndinitInline(password);
}
8000474a:	00 90       	ret 

8000474c <IfxScuWdt_disableCpuWatchdog>:


IFX_INLINE IfxCpu_ResourceCpu IfxCpu_getCoreIndex(void)
{
    Ifx_CPU_CORE_ID reg;
    reg.U = __mfcr(CPU_CORE_ID);
8000474c:	4d c0 e1 ff 	mfcr %d15,$core_id
    return (IfxCpu_ResourceCpu)reg.B.CORE_ID;
80004750:	16 07       	and %d15,7

void IfxScuWdt_disableCpuWatchdog(uint16 password)
{
    /* Select CPU Watchdog based on Core Id */
    uint32          coreId = (uint32)IfxCpu_getCoreIndex();
    Ifx_SCU_WDTCPU *wdt    = &MODULE_SCU.WDTCPU[coreId];
80004752:	53 cf 20 f0 	mul %d15,%d15,12
    if (watchdog->CON0.B.LCK)
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
                           (0 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
80004756:	06 24       	sh %d4,2
80004758:	60 f2       	mov.a %a2,%d15
8000475a:	d9 2f 00 46 	lea %a15,[%a2]24832
8000475e:	11 3f 00 ff 	addih.a %a15,%a15,61443
/*---------------------Inline Function Implementations------------------------*/
/******************************************************************************/

IFX_INLINE void IfxScuWdt_clearCpuEndinitInline(Ifx_SCU_WDTCPU *watchdog, uint16 password)
{
    if (watchdog->CON0.B.LCK)
80004762:	4c f0       	ld.w %d15,[%a15]0
80004764:	2e 16       	jz.t %d15,1,80004770 <IfxScuWdt_disableCpuWatchdog+0x24>
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
                           (0 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
                           (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
80004766:	4c f0       	ld.w %d15,[%a15]0
80004768:	b7 1f 10 f0 	insert %d15,%d15,1,0,16
    if (watchdog->CON0.B.LCK)
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
                           (0 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
8000476c:	a6 4f       	or %d15,%d4
IFX_INLINE void IfxScuWdt_clearCpuEndinitInline(Ifx_SCU_WDTCPU *watchdog, uint16 password)
{
    if (watchdog->CON0.B.LCK)
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
8000476e:	68 0f       	st.w [%a15]0,%d15

    /* Clear ENDINT and set LCK bit in Config_0 register */
    watchdog->CON0.U = (0 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
                       (1 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                       (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
                       (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
80004770:	4c f0       	ld.w %d15,[%a15]0
80004772:	b7 2f 10 f0 	insert %d15,%d15,2,0,16
    }

    /* Clear ENDINT and set LCK bit in Config_0 register */
    watchdog->CON0.U = (0 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
                       (1 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                       (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
80004776:	a6 4f       	or %d15,%d4
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
                           (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
    }

    /* Clear ENDINT and set LCK bit in Config_0 register */
    watchdog->CON0.U = (0 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
80004778:	68 0f       	st.w [%a15]0,%d15
                       (1 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                       (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
                       (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);

    /* read back ENDINIT and wait until it has been cleared */
    while (watchdog->CON0.B.ENDINIT == 1)
8000477a:	4c f0       	ld.w %d15,[%a15]0
8000477c:	6f 0f ff ff 	jnz.t %d15,0,8000477a <IfxScuWdt_disableCpuWatchdog+0x2e>

    IfxScuWdt_clearCpuEndinitInline(wdt, password);
    wdt->CON1.B.DR = 1;         //Set DR bit in Config_1 register
80004780:	4c f1       	ld.w %d15,[%a15]4
80004782:	96 08       	or %d15,8
80004784:	68 1f       	st.w [%a15]4,%d15
}


IFX_INLINE void IfxScuWdt_setCpuEndinitInline(Ifx_SCU_WDTCPU *watchdog, uint16 password)
{
    if (watchdog->CON0.B.LCK)
80004786:	4c f0       	ld.w %d15,[%a15]0
80004788:	2e 16       	jz.t %d15,1,80004794 <IfxScuWdt_disableCpuWatchdog+0x48>
    {
        /* see Table 1 (Pass.word Access Bit Pattern Requirements) */
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
                           (0 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
                           (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
8000478a:	4c f0       	ld.w %d15,[%a15]0
8000478c:	b7 1f 10 f0 	insert %d15,%d15,1,0,16
    if (watchdog->CON0.B.LCK)
    {
        /* see Table 1 (Pass.word Access Bit Pattern Requirements) */
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
                           (0 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
80004790:	a6 4f       	or %d15,%d4
IFX_INLINE void IfxScuWdt_setCpuEndinitInline(Ifx_SCU_WDTCPU *watchdog, uint16 password)
{
    if (watchdog->CON0.B.LCK)
    {
        /* see Table 1 (Pass.word Access Bit Pattern Requirements) */
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
80004792:	68 0f       	st.w [%a15]0,%d15

    /* Set ENDINT and set LCK bit in Config_0 register */
    watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
                       (1 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                       (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
                       (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
80004794:	4c f0       	ld.w %d15,[%a15]0
80004796:	b7 3f 10 f0 	insert %d15,%d15,3,0,16
    }

    /* Set ENDINT and set LCK bit in Config_0 register */
    watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
                       (1 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                       (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
8000479a:	a6 f4       	or %d4,%d15
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
                           (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
    }

    /* Set ENDINT and set LCK bit in Config_0 register */
    watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
8000479c:	68 04       	st.w [%a15]0,%d4
                       (1 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                       (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
                       (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);

    /* read back ENDINIT and wait until it has been set */
    while (watchdog->CON0.B.ENDINIT == 0)
8000479e:	4c f0       	ld.w %d15,[%a15]0
800047a0:	6f 0f ff 7f 	jz.t %d15,0,8000479e <IfxScuWdt_disableCpuWatchdog+0x52>
    IfxScuWdt_setCpuEndinitInline(wdt, password);
}
800047a4:	00 90       	ret 

800047a6 <IfxScuWdt_disableSafetyWatchdog>:
}


IFX_INLINE void IfxScuWdt_clearSafetyEndinitInline(uint16 password)
{
    if (SCU_WDTS_CON0.B.LCK)
800047a6:	91 30 00 ff 	movh.a %a15,61443
800047aa:	d9 ff 30 36 	lea %a15,[%a15]24816 <f00360f0 <_SMALL_DATA4_+0x4002e0f0>>
800047ae:	4c f0       	ld.w %d15,[%a15]0
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
                          (0 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                          (password << IFX_SCU_WDTS_CON0_PW_OFF) |
800047b0:	06 24       	sh %d4,2
}


IFX_INLINE void IfxScuWdt_clearSafetyEndinitInline(uint16 password)
{
    if (SCU_WDTS_CON0.B.LCK)
800047b2:	2e 16       	jz.t %d15,1,800047be <IfxScuWdt_disableSafetyWatchdog+0x18>
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
                          (0 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                          (password << IFX_SCU_WDTS_CON0_PW_OFF) |
                          (SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF);
800047b4:	4c f0       	ld.w %d15,[%a15]0
800047b6:	b7 1f 10 f0 	insert %d15,%d15,1,0,16
    if (SCU_WDTS_CON0.B.LCK)
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
                          (0 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                          (password << IFX_SCU_WDTS_CON0_PW_OFF) |
800047ba:	a6 4f       	or %d15,%d4
IFX_INLINE void IfxScuWdt_clearSafetyEndinitInline(uint16 password)
{
    if (SCU_WDTS_CON0.B.LCK)
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
800047bc:	68 0f       	st.w [%a15]0,%d15

    /* Clear ENDINT and set LCK bit in Config_0 register */
    SCU_WDTS_CON0.U = (0 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
                      (1 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                      (password << IFX_SCU_WDTS_CON0_PW_OFF) |
                      (SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF);
800047be:	91 30 00 ff 	movh.a %a15,61443
800047c2:	d9 ff 30 36 	lea %a15,[%a15]24816 <f00360f0 <_SMALL_DATA4_+0x4002e0f0>>
800047c6:	4c f0       	ld.w %d15,[%a15]0
800047c8:	b7 2f 10 f0 	insert %d15,%d15,2,0,16
    }

    /* Clear ENDINT and set LCK bit in Config_0 register */
    SCU_WDTS_CON0.U = (0 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
                      (1 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                      (password << IFX_SCU_WDTS_CON0_PW_OFF) |
800047cc:	a6 4f       	or %d15,%d4
                          (password << IFX_SCU_WDTS_CON0_PW_OFF) |
                          (SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF);
    }

    /* Clear ENDINT and set LCK bit in Config_0 register */
    SCU_WDTS_CON0.U = (0 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
800047ce:	68 0f       	st.w [%a15]0,%d15
                      (1 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                      (password << IFX_SCU_WDTS_CON0_PW_OFF) |
                      (SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF);

    /* read back ENDINIT and wait until it has been cleared */
    while (SCU_WDTS_CON0.B.ENDINIT == 1)
800047d0:	4c f0       	ld.w %d15,[%a15]0
800047d2:	91 30 00 2f 	movh.a %a2,61443
800047d6:	d9 22 30 36 	lea %a2,[%a2]24816 <f00360f0 <_SMALL_DATA4_+0x4002e0f0>>
800047da:	6f 0f fb ff 	jnz.t %d15,0,800047d0 <IfxScuWdt_disableSafetyWatchdog+0x2a>


void IfxScuWdt_disableSafetyWatchdog(uint16 password)
{
    IfxScuWdt_clearSafetyEndinitInline(password);
    SCU_WDTS_CON1.B.DR = 1;     //Set DR bit in Config_1 register
800047de:	91 30 00 ff 	movh.a %a15,61443
800047e2:	d9 ff 34 36 	lea %a15,[%a15]24820 <f00360f4 <_SMALL_DATA4_+0x4002e0f4>>
800047e6:	4c f0       	ld.w %d15,[%a15]0
800047e8:	96 08       	or %d15,8
800047ea:	68 0f       	st.w [%a15]0,%d15
}


IFX_INLINE void IfxScuWdt_setSafetyEndinitInline(uint16 password)
{
    if (SCU_WDTS_CON0.B.LCK)
800047ec:	4c 20       	ld.w %d15,[%a2]0
800047ee:	2e 16       	jz.t %d15,1,800047fa <IfxScuWdt_disableSafetyWatchdog+0x54>
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
                          (0 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                          (password << IFX_SCU_WDTS_CON0_PW_OFF) |
                          (SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF);
800047f0:	4c 20       	ld.w %d15,[%a2]0
800047f2:	b7 1f 10 f0 	insert %d15,%d15,1,0,16
    if (SCU_WDTS_CON0.B.LCK)
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
                          (0 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                          (password << IFX_SCU_WDTS_CON0_PW_OFF) |
800047f6:	a6 4f       	or %d15,%d4
IFX_INLINE void IfxScuWdt_setSafetyEndinitInline(uint16 password)
{
    if (SCU_WDTS_CON0.B.LCK)
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
800047f8:	6c 20       	st.w [%a2]0,%d15

    /* Set ENDINT and set LCK bit in Config_0 register */
    SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
                      (1 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                      (password << IFX_SCU_WDTS_CON0_PW_OFF) |
                      (SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF);
800047fa:	91 30 00 ff 	movh.a %a15,61443
800047fe:	d9 ff 30 36 	lea %a15,[%a15]24816 <f00360f0 <_SMALL_DATA4_+0x4002e0f0>>
80004802:	4c f0       	ld.w %d15,[%a15]0
80004804:	b7 3f 10 f0 	insert %d15,%d15,3,0,16
    }

    /* Set ENDINT and set LCK bit in Config_0 register */
    SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
                      (1 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                      (password << IFX_SCU_WDTS_CON0_PW_OFF) |
80004808:	a6 f4       	or %d4,%d15
                          (password << IFX_SCU_WDTS_CON0_PW_OFF) |
                          (SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF);
    }

    /* Set ENDINT and set LCK bit in Config_0 register */
    SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
8000480a:	68 04       	st.w [%a15]0,%d4
                      (1 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                      (password << IFX_SCU_WDTS_CON0_PW_OFF) |
                      (SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF);

    /* read back ENDINIT and wait until it has been cleared */
    while (SCU_WDTS_CON0.B.ENDINIT == 0)
8000480c:	4c f0       	ld.w %d15,[%a15]0
8000480e:	6f 0f ff 7f 	jz.t %d15,0,8000480c <IfxScuWdt_disableSafetyWatchdog+0x66>
    IfxScuWdt_setSafetyEndinitInline(password);
}
80004812:	00 90       	ret 

80004814 <IfxScuWdt_enableCpuWatchdog>:


IFX_INLINE IfxCpu_ResourceCpu IfxCpu_getCoreIndex(void)
{
    Ifx_CPU_CORE_ID reg;
    reg.U = __mfcr(CPU_CORE_ID);
80004814:	4d c0 e1 ff 	mfcr %d15,$core_id
    return (IfxCpu_ResourceCpu)reg.B.CORE_ID;
80004818:	16 07       	and %d15,7

void IfxScuWdt_enableCpuWatchdog(uint16 password)
{
    /* Select CPU Watchdog based on Core Id */
    uint32          coreId = (uint32)IfxCpu_getCoreIndex();
    Ifx_SCU_WDTCPU *wdt    = &MODULE_SCU.WDTCPU[coreId];
8000481a:	53 cf 20 f0 	mul %d15,%d15,12
    if (watchdog->CON0.B.LCK)
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
                           (0 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
8000481e:	06 24       	sh %d4,2
80004820:	60 f2       	mov.a %a2,%d15
80004822:	d9 2f 00 46 	lea %a15,[%a2]24832
80004826:	11 3f 00 ff 	addih.a %a15,%a15,61443
/*---------------------Inline Function Implementations------------------------*/
/******************************************************************************/

IFX_INLINE void IfxScuWdt_clearCpuEndinitInline(Ifx_SCU_WDTCPU *watchdog, uint16 password)
{
    if (watchdog->CON0.B.LCK)
8000482a:	4c f0       	ld.w %d15,[%a15]0
8000482c:	2e 16       	jz.t %d15,1,80004838 <IfxScuWdt_enableCpuWatchdog+0x24>
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
                           (0 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
                           (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
8000482e:	4c f0       	ld.w %d15,[%a15]0
80004830:	b7 1f 10 f0 	insert %d15,%d15,1,0,16
    if (watchdog->CON0.B.LCK)
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
                           (0 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
80004834:	a6 4f       	or %d15,%d4
IFX_INLINE void IfxScuWdt_clearCpuEndinitInline(Ifx_SCU_WDTCPU *watchdog, uint16 password)
{
    if (watchdog->CON0.B.LCK)
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
80004836:	68 0f       	st.w [%a15]0,%d15

    /* Clear ENDINT and set LCK bit in Config_0 register */
    watchdog->CON0.U = (0 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
                       (1 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                       (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
                       (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
80004838:	4c f0       	ld.w %d15,[%a15]0
8000483a:	b7 2f 10 f0 	insert %d15,%d15,2,0,16
    }

    /* Clear ENDINT and set LCK bit in Config_0 register */
    watchdog->CON0.U = (0 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
                       (1 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                       (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
8000483e:	a6 4f       	or %d15,%d4
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
                           (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
    }

    /* Clear ENDINT and set LCK bit in Config_0 register */
    watchdog->CON0.U = (0 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
80004840:	68 0f       	st.w [%a15]0,%d15
                       (1 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                       (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
                       (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);

    /* read back ENDINIT and wait until it has been cleared */
    while (watchdog->CON0.B.ENDINIT == 1)
80004842:	4c f0       	ld.w %d15,[%a15]0
80004844:	6f 0f ff ff 	jnz.t %d15,0,80004842 <IfxScuWdt_enableCpuWatchdog+0x2e>

    IfxScuWdt_clearCpuEndinitInline(wdt, password);
    wdt->CON1.B.DR = 0;         //Clear DR bit in Config_1 register
80004848:	4c f1       	ld.w %d15,[%a15]4
8000484a:	8f 8f c0 f1 	andn %d15,%d15,8
8000484e:	68 1f       	st.w [%a15]4,%d15
}


IFX_INLINE void IfxScuWdt_setCpuEndinitInline(Ifx_SCU_WDTCPU *watchdog, uint16 password)
{
    if (watchdog->CON0.B.LCK)
80004850:	4c f0       	ld.w %d15,[%a15]0
80004852:	2e 16       	jz.t %d15,1,8000485e <IfxScuWdt_enableCpuWatchdog+0x4a>
    {
        /* see Table 1 (Pass.word Access Bit Pattern Requirements) */
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
                           (0 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
                           (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
80004854:	4c f0       	ld.w %d15,[%a15]0
80004856:	b7 1f 10 f0 	insert %d15,%d15,1,0,16
    if (watchdog->CON0.B.LCK)
    {
        /* see Table 1 (Pass.word Access Bit Pattern Requirements) */
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
                           (0 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
8000485a:	a6 4f       	or %d15,%d4
IFX_INLINE void IfxScuWdt_setCpuEndinitInline(Ifx_SCU_WDTCPU *watchdog, uint16 password)
{
    if (watchdog->CON0.B.LCK)
    {
        /* see Table 1 (Pass.word Access Bit Pattern Requirements) */
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
8000485c:	68 0f       	st.w [%a15]0,%d15

    /* Set ENDINT and set LCK bit in Config_0 register */
    watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
                       (1 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                       (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
                       (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
8000485e:	4c f0       	ld.w %d15,[%a15]0
80004860:	b7 3f 10 f0 	insert %d15,%d15,3,0,16
    }

    /* Set ENDINT and set LCK bit in Config_0 register */
    watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
                       (1 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                       (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
80004864:	a6 f4       	or %d4,%d15
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
                           (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
    }

    /* Set ENDINT and set LCK bit in Config_0 register */
    watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
80004866:	68 04       	st.w [%a15]0,%d4
                       (1 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                       (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
                       (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);

    /* read back ENDINIT and wait until it has been set */
    while (watchdog->CON0.B.ENDINIT == 0)
80004868:	4c f0       	ld.w %d15,[%a15]0
8000486a:	6f 0f ff 7f 	jz.t %d15,0,80004868 <IfxScuWdt_enableCpuWatchdog+0x54>
    IfxScuWdt_setCpuEndinitInline(wdt, password);
}
8000486e:	00 90       	ret 

80004870 <IfxScuWdt_enableSafetyWatchdog>:
}


IFX_INLINE void IfxScuWdt_clearSafetyEndinitInline(uint16 password)
{
    if (SCU_WDTS_CON0.B.LCK)
80004870:	91 30 00 ff 	movh.a %a15,61443
80004874:	d9 ff 30 36 	lea %a15,[%a15]24816 <f00360f0 <_SMALL_DATA4_+0x4002e0f0>>
80004878:	4c f0       	ld.w %d15,[%a15]0
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
                          (0 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                          (password << IFX_SCU_WDTS_CON0_PW_OFF) |
8000487a:	06 24       	sh %d4,2
}


IFX_INLINE void IfxScuWdt_clearSafetyEndinitInline(uint16 password)
{
    if (SCU_WDTS_CON0.B.LCK)
8000487c:	2e 16       	jz.t %d15,1,80004888 <IfxScuWdt_enableSafetyWatchdog+0x18>
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
                          (0 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                          (password << IFX_SCU_WDTS_CON0_PW_OFF) |
                          (SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF);
8000487e:	4c f0       	ld.w %d15,[%a15]0
80004880:	b7 1f 10 f0 	insert %d15,%d15,1,0,16
    if (SCU_WDTS_CON0.B.LCK)
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
                          (0 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                          (password << IFX_SCU_WDTS_CON0_PW_OFF) |
80004884:	a6 4f       	or %d15,%d4
IFX_INLINE void IfxScuWdt_clearSafetyEndinitInline(uint16 password)
{
    if (SCU_WDTS_CON0.B.LCK)
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
80004886:	68 0f       	st.w [%a15]0,%d15

    /* Clear ENDINT and set LCK bit in Config_0 register */
    SCU_WDTS_CON0.U = (0 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
                      (1 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                      (password << IFX_SCU_WDTS_CON0_PW_OFF) |
                      (SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF);
80004888:	91 30 00 ff 	movh.a %a15,61443
8000488c:	d9 ff 30 36 	lea %a15,[%a15]24816 <f00360f0 <_SMALL_DATA4_+0x4002e0f0>>
80004890:	4c f0       	ld.w %d15,[%a15]0
80004892:	b7 2f 10 f0 	insert %d15,%d15,2,0,16
    }

    /* Clear ENDINT and set LCK bit in Config_0 register */
    SCU_WDTS_CON0.U = (0 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
                      (1 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                      (password << IFX_SCU_WDTS_CON0_PW_OFF) |
80004896:	a6 4f       	or %d15,%d4
                          (password << IFX_SCU_WDTS_CON0_PW_OFF) |
                          (SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF);
    }

    /* Clear ENDINT and set LCK bit in Config_0 register */
    SCU_WDTS_CON0.U = (0 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
80004898:	68 0f       	st.w [%a15]0,%d15
                      (1 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                      (password << IFX_SCU_WDTS_CON0_PW_OFF) |
                      (SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF);

    /* read back ENDINIT and wait until it has been cleared */
    while (SCU_WDTS_CON0.B.ENDINIT == 1)
8000489a:	4c f0       	ld.w %d15,[%a15]0
8000489c:	91 30 00 2f 	movh.a %a2,61443
800048a0:	d9 22 30 36 	lea %a2,[%a2]24816 <f00360f0 <_SMALL_DATA4_+0x4002e0f0>>
800048a4:	6f 0f fb ff 	jnz.t %d15,0,8000489a <IfxScuWdt_enableSafetyWatchdog+0x2a>


void IfxScuWdt_enableSafetyWatchdog(uint16 password)
{
    IfxScuWdt_clearSafetyEndinitInline(password);
    SCU_WDTS_CON1.B.DR = 0;     //Clear DR bit in Config_1 register
800048a8:	91 30 00 ff 	movh.a %a15,61443
800048ac:	d9 ff 34 36 	lea %a15,[%a15]24820 <f00360f4 <_SMALL_DATA4_+0x4002e0f4>>
800048b0:	4c f0       	ld.w %d15,[%a15]0
800048b2:	8f 8f c0 f1 	andn %d15,%d15,8
800048b6:	68 0f       	st.w [%a15]0,%d15
}


IFX_INLINE void IfxScuWdt_setSafetyEndinitInline(uint16 password)
{
    if (SCU_WDTS_CON0.B.LCK)
800048b8:	4c 20       	ld.w %d15,[%a2]0
800048ba:	2e 16       	jz.t %d15,1,800048c6 <IfxScuWdt_enableSafetyWatchdog+0x56>
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
                          (0 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                          (password << IFX_SCU_WDTS_CON0_PW_OFF) |
                          (SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF);
800048bc:	4c 20       	ld.w %d15,[%a2]0
800048be:	b7 1f 10 f0 	insert %d15,%d15,1,0,16
    if (SCU_WDTS_CON0.B.LCK)
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
                          (0 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                          (password << IFX_SCU_WDTS_CON0_PW_OFF) |
800048c2:	a6 4f       	or %d15,%d4
IFX_INLINE void IfxScuWdt_setSafetyEndinitInline(uint16 password)
{
    if (SCU_WDTS_CON0.B.LCK)
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
800048c4:	6c 20       	st.w [%a2]0,%d15

    /* Set ENDINT and set LCK bit in Config_0 register */
    SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
                      (1 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                      (password << IFX_SCU_WDTS_CON0_PW_OFF) |
                      (SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF);
800048c6:	91 30 00 ff 	movh.a %a15,61443
800048ca:	d9 ff 30 36 	lea %a15,[%a15]24816 <f00360f0 <_SMALL_DATA4_+0x4002e0f0>>
800048ce:	4c f0       	ld.w %d15,[%a15]0
800048d0:	b7 3f 10 f0 	insert %d15,%d15,3,0,16
    }

    /* Set ENDINT and set LCK bit in Config_0 register */
    SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
                      (1 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                      (password << IFX_SCU_WDTS_CON0_PW_OFF) |
800048d4:	a6 f4       	or %d4,%d15
                          (password << IFX_SCU_WDTS_CON0_PW_OFF) |
                          (SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF);
    }

    /* Set ENDINT and set LCK bit in Config_0 register */
    SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
800048d6:	68 04       	st.w [%a15]0,%d4
                      (1 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                      (password << IFX_SCU_WDTS_CON0_PW_OFF) |
                      (SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF);

    /* read back ENDINIT and wait until it has been cleared */
    while (SCU_WDTS_CON0.B.ENDINIT == 0)
800048d8:	4c f0       	ld.w %d15,[%a15]0
800048da:	6f 0f ff 7f 	jz.t %d15,0,800048d8 <IfxScuWdt_enableSafetyWatchdog+0x68>
    IfxScuWdt_setSafetyEndinitInline(password);
}
800048de:	00 90       	ret 

800048e0 <IfxScuWdt_getCpuWatchdogPassword>:


IFX_INLINE IfxCpu_ResourceCpu IfxCpu_getCoreIndex(void)
{
    Ifx_CPU_CORE_ID reg;
    reg.U = __mfcr(CPU_CORE_ID);
800048e0:	4d c0 e1 ff 	mfcr %d15,$core_id
    return (IfxCpu_ResourceCpu)reg.B.CORE_ID;
800048e4:	16 07       	and %d15,7


uint16 IfxScuWdt_getCpuWatchdogPassword(void)
{
    return IfxScuWdt_getCpuWatchdogPasswordInline(&MODULE_SCU.WDTCPU[IfxCpu_getCoreIndex()]);
800048e6:	53 cf 20 f0 	mul %d15,%d15,12
800048ea:	60 f2       	mov.a %a2,%d15
800048ec:	d9 2f 00 46 	lea %a15,[%a2]24832
800048f0:	11 3f 00 ff 	addih.a %a15,%a15,61443
    uint16 password;

    /* Read Password from CON0 register
     * !!! NOTE: !!! when read bottom six bit of password are inverted so we have
     * to toggle them before returning password */
    password  = watchdog->CON0.B.PW;
800048f4:	48 02       	ld.w %d2,[%a15]0
800048f6:	37 02 6e 21 	extr.u %d2,%d2,2,14
}
800048fa:	8f f2 83 21 	xor %d2,%d2,63
800048fe:	00 90       	ret 

80004900 <IfxScuWdt_getCpuWatchdogEndInit>:


IFX_INLINE IfxCpu_ResourceCpu IfxCpu_getCoreIndex(void)
{
    Ifx_CPU_CORE_ID reg;
    reg.U = __mfcr(CPU_CORE_ID);
80004900:	4d c0 e1 ff 	mfcr %d15,$core_id
    return (IfxCpu_ResourceCpu)reg.B.CORE_ID;
80004904:	16 07       	and %d15,7


boolean IfxScuWdt_getCpuWatchdogEndInit(void)
{
    return (boolean)IfxScuWdt_getCpuWatchdogEndInitInline(&MODULE_SCU.WDTCPU[IfxCpu_getCoreIndex()]);
80004906:	53 cf 20 f0 	mul %d15,%d15,12
8000490a:	60 f2       	mov.a %a2,%d15
8000490c:	d9 2f 00 46 	lea %a15,[%a2]24832
80004910:	11 3f 00 ff 	addih.a %a15,%a15,61443
}


IFX_INLINE boolean IfxScuWdt_getCpuWatchdogEndInitInline(Ifx_SCU_WDTCPU *watchdog)
{
    return (boolean)watchdog->CON0.B.ENDINIT;
80004914:	48 02       	ld.w %d2,[%a15]0
}
80004916:	8f 12 00 21 	and %d2,%d2,1
8000491a:	00 90       	ret 

8000491c <IfxScuWdt_getSafetyWatchdogPassword>:
    Ifx_SCU_WDTS *watchdog = &MODULE_SCU.WDTS;

    /* Read Password from Safety WDT CON0 register
     * !!! NOTE: !!! when read bottom six bit of password are inverted so we have
     * to toggle them before returning password */
    password  = watchdog->CON0.B.PW;
8000491c:	91 30 00 ff 	movh.a %a15,61443
80004920:	d9 ff 30 36 	lea %a15,[%a15]24816 <f00360f0 <_SMALL_DATA4_+0x4002e0f0>>
80004924:	48 02       	ld.w %d2,[%a15]0
80004926:	37 02 6e 21 	extr.u %d2,%d2,2,14


uint16 IfxScuWdt_getSafetyWatchdogPassword(void)
{
    return IfxScuWdt_getSafetyWatchdogPasswordInline();
}
8000492a:	8f f2 83 21 	xor %d2,%d2,63
8000492e:	00 90       	ret 

80004930 <IfxScuWdt_initConfig>:


void IfxScuWdt_initConfig(IfxScuWdt_Config *config)
{
    config->password                      = IFXSCUWDT_RESET_PASSWORD;
80004930:	da 3c       	mov %d15,60
80004932:	ac 40       	st.h [%a4]0,%d15
    config->reload                        = 0xFFFC;
80004934:	82 cf       	mov %d15,-4
80004936:	ac 41       	st.h [%a4]2,%d15
    config->inputFrequency                = IfxScu_WDTCON1_IR_divBy16384;
80004938:	82 0f       	mov %d15,0
8000493a:	2c 44       	st.b [%a4]4,%d15
    config->disableWatchdog               = FALSE;
8000493c:	2c 45       	st.b [%a4]5,%d15
    config->enableSmuRestriction          = FALSE;
8000493e:	2c 46       	st.b [%a4]6,%d15
    config->enableAutomaticPasswordChange = FALSE;
80004940:	2c 47       	st.b [%a4]7,%d15
    config->enableTimerCheck              = FALSE;
80004942:	2c 48       	st.b [%a4]8,%d15
    config->enableTimerCheckTolerance     = FALSE;
80004944:	2c 49       	st.b [%a4]9,%d15
    config->clrInternalResetFlag          = FALSE;
80004946:	2c 4a       	st.b [%a4]10,%d15
80004948:	00 90       	ret 

8000494a <IfxScuWdt_initCpuWatchdog>:
{
    Ifx_SCU_WDTCPU_CON0 wdt_con0;
    Ifx_SCU_WDTCPU_CON1 wdt_con1;

    /* Read Config_0 register and clear wdt_con1 variable */
    wdt_con0.U = wdt->CON0.U;
8000494a:	54 42       	ld.w %d2,[%a4]
    wdt_con1.U = 0;
8000494c:	82 0f       	mov %d15,0

    if (wdt_con0.B.LCK)
8000494e:	6f 12 0b 00 	jz.t %d2,1,80004964 <IfxScuWdt_initCpuWatchdog+0x1a>
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        wdt_con0.B.ENDINIT = 1;
        wdt_con0.B.LCK     = 0;
80004952:	b7 12 02 20 	insert %d2,%d2,1,0,2
        wdt_con0.B.PW     ^= 0x003F;
80004956:	37 02 6e 31 	extr.u %d3,%d2,2,14
8000495a:	8f f3 83 31 	xor %d3,%d3,63
8000495e:	37 32 0e 21 	insert %d2,%d2,%d3,2,14

        /* Password ready. Store it to WDT_CON0 to unprotect the register */
        wdt->CON0.U = wdt_con0.U;
80004962:	74 42       	st.w [%a4],%d2
    /* Initialize CON0 register, with modify access, with user defined parameters
     * Clear ENDINT bit to unprotect CON1 register for initialization
     * see Table 3 (Modify Access Bit Pattern Requirements) */
    wdt_con0.B.ENDINIT = 0;
    wdt_con0.B.LCK     = 1;
    wdt_con0.B.PW      = config->password; //user defined password
80004964:	94 53       	ld.h %d3,[%a5]
    }

    /* Initialize CON0 register, with modify access, with user defined parameters
     * Clear ENDINT bit to unprotect CON1 register for initialization
     * see Table 3 (Modify Access Bit Pattern Requirements) */
    wdt_con0.B.ENDINIT = 0;
80004966:	8f 12 c0 21 	andn %d2,%d2,1
    wdt_con0.B.LCK     = 1;
8000496a:	b7 12 81 20 	insert %d2,%d2,1,1,1
    wdt_con0.B.PW      = config->password; //user defined password
8000496e:	37 32 0e 21 	insert %d2,%d2,%d3,2,14
    wdt_con0.B.REL     = config->reload;   //user defined reload value
80004972:	b9 53 02 00 	ld.hu %d3,[%a5]2
80004976:	37 32 10 28 	insert %d2,%d2,%d3,16,16

    /* Modify access ready - write WDT_CON0 register */
    wdt->CON0.U = wdt_con0.U;
8000497a:	74 42       	st.w [%a4],%d2

    /* read back ENDINIT and wait until it has been cleared */
    while (wdt->CON0.B.ENDINIT == 1)
8000497c:	54 42       	ld.w %d2,[%a4]
8000497e:	6f 02 ff ff 	jnz.t %d2,0,8000497c <IfxScuWdt_initCpuWatchdog+0x32>
    {}

    /* Initialize CON1 register */
    switch (config->inputFrequency)
80004982:	39 52 04 00 	ld.bu %d2,[%a5]4
80004986:	df 12 48 00 	jeq %d2,1,80004a16 <IfxScuWdt_initCpuWatchdog+0xcc>
8000498a:	df 02 4b 00 	jeq %d2,0,80004a20 <IfxScuWdt_initCpuWatchdog+0xd6>
        wdt_con1.B.IR0 = 1;
        wdt_con1.B.IR1 = 0;
        break;
    case IfxScu_WDTCON1_IR_divBy64:
        wdt_con1.B.IR0 = 0;
        wdt_con1.B.IR1 = 1;
8000498e:	8b 22 20 22 	ne %d2,%d2,2
80004992:	ab 0f 82 f2 	sel %d15,%d2,%d15,32
        break;
    }

    wdt_con1.B.DR   = config->disableWatchdog ? 1 : 0;
80004996:	39 52 05 00 	ld.bu %d2,[%a5]5
8000499a:	8b 02 20 22 	ne %d2,%d2,0
8000499e:	67 2f 03 f0 	ins.t %d15,%d15,3,%d2,0
    wdt_con1.B.UR   = config->enableSmuRestriction ? 1 : 0;
800049a2:	39 52 06 00 	ld.bu %d2,[%a5]6
800049a6:	8b 02 20 22 	ne %d2,%d2,0
800049aa:	67 2f 06 f0 	ins.t %d15,%d15,6,%d2,0
    wdt_con1.B.PAR  = config->enableAutomaticPasswordChange ? 1 : 0;
800049ae:	39 52 07 00 	ld.bu %d2,[%a5]7
800049b2:	8b 02 20 22 	ne %d2,%d2,0
800049b6:	67 2f 07 f0 	ins.t %d15,%d15,7,%d2,0
    wdt_con1.B.TCR  = config->enableTimerCheck ? 1 : 0;
800049ba:	39 52 08 00 	ld.bu %d2,[%a5]8
800049be:	8b 02 20 22 	ne %d2,%d2,0
800049c2:	67 2f 08 f0 	ins.t %d15,%d15,8,%d2,0
    wdt_con1.B.TCTR = config->enableTimerCheckTolerance ? 1 : 0;
800049c6:	39 52 09 00 	ld.bu %d2,[%a5]9
800049ca:	8b 02 20 22 	ne %d2,%d2,0
800049ce:	37 2f 87 f4 	insert %d15,%d15,%d2,9,7

    /* Finally write CON1 with user defined configuration */
    wdt->CON1.U = wdt_con1.U;
800049d2:	6c 41       	st.w [%a4]4,%d15

    /* Initialization finished - set CPU ENDINIT protection */
    IfxScuWdt_setCpuEndinit(config->password);
800049d4:	b9 5f 00 00 	ld.hu %d15,[%a5]0


IFX_INLINE IfxCpu_ResourceCpu IfxCpu_getCoreIndex(void)
{
    Ifx_CPU_CORE_ID reg;
    reg.U = __mfcr(CPU_CORE_ID);
800049d8:	4d c0 e1 2f 	mfcr %d2,$core_id
    return (IfxCpu_ResourceCpu)reg.B.CORE_ID;
800049dc:	8f 72 00 21 	and %d2,%d2,7
}


void IfxScuWdt_setCpuEndinit(uint16 password)
{
    IfxScuWdt_setCpuEndinitInline(&MODULE_SCU.WDTCPU[IfxCpu_getCoreIndex()], password);
800049e0:	53 c2 20 20 	mul %d2,%d2,12
    if (watchdog->CON0.B.LCK)
    {
        /* see Table 1 (Pass.word Access Bit Pattern Requirements) */
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
                           (0 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
800049e4:	06 2f       	sh %d15,2
800049e6:	60 22       	mov.a %a2,%d2
800049e8:	d9 2f 00 46 	lea %a15,[%a2]24832
800049ec:	11 3f 00 ff 	addih.a %a15,%a15,61443
}


IFX_INLINE void IfxScuWdt_setCpuEndinitInline(Ifx_SCU_WDTCPU *watchdog, uint16 password)
{
    if (watchdog->CON0.B.LCK)
800049f0:	48 02       	ld.w %d2,[%a15]0
800049f2:	6f 12 09 00 	jz.t %d2,1,80004a04 <IfxScuWdt_initCpuWatchdog+0xba>
    {
        /* see Table 1 (Pass.word Access Bit Pattern Requirements) */
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
                           (0 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
                           (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
800049f6:	48 02       	ld.w %d2,[%a15]0
800049f8:	b7 02 10 20 	insert %d2,%d2,0,0,16
800049fc:	a6 f2       	or %d2,%d15
    if (watchdog->CON0.B.LCK)
    {
        /* see Table 1 (Pass.word Access Bit Pattern Requirements) */
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
                           (0 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
800049fe:	8f 12 40 21 	or %d2,%d2,1
IFX_INLINE void IfxScuWdt_setCpuEndinitInline(Ifx_SCU_WDTCPU *watchdog, uint16 password)
{
    if (watchdog->CON0.B.LCK)
    {
        /* see Table 1 (Pass.word Access Bit Pattern Requirements) */
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
80004a02:	68 02       	st.w [%a15]0,%d2

    /* Set ENDINT and set LCK bit in Config_0 register */
    watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
                       (1 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                       (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
                       (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
80004a04:	48 02       	ld.w %d2,[%a15]0
80004a06:	b7 32 10 20 	insert %d2,%d2,3,0,16
    }

    /* Set ENDINT and set LCK bit in Config_0 register */
    watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
                       (1 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                       (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
80004a0a:	a6 2f       	or %d15,%d2
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
                           (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
    }

    /* Set ENDINT and set LCK bit in Config_0 register */
    watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
80004a0c:	68 0f       	st.w [%a15]0,%d15
                       (1 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                       (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
                       (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);

    /* read back ENDINIT and wait until it has been set */
    while (watchdog->CON0.B.ENDINIT == 0)
80004a0e:	4c f0       	ld.w %d15,[%a15]0
80004a10:	6f 0f ff 7f 	jz.t %d15,0,80004a0e <IfxScuWdt_initCpuWatchdog+0xc4>
    /* Finally write CON1 with user defined configuration */
    wdt->CON1.U = wdt_con1.U;

    /* Initialization finished - set CPU ENDINIT protection */
    IfxScuWdt_setCpuEndinit(config->password);
}
80004a14:	00 90       	ret 
    case IfxScu_WDTCON1_IR_divBy16384:
        wdt_con1.B.IR0 = 0;
        wdt_con1.B.IR1 = 0;
        break;
    case IfxScu_WDTCON1_IR_divBy256:
        wdt_con1.B.IR0 = 1;
80004a16:	b7 1f 01 f1 	insert %d15,%d15,1,2,1
        wdt_con1.B.IR1 = 0;
80004a1a:	8f 0f c2 f1 	andn %d15,%d15,32
        break;
80004a1e:	3c bc       	j 80004996 <IfxScuWdt_initCpuWatchdog+0x4c>
    /* Initialize CON1 register */
    switch (config->inputFrequency)
    {
    case IfxScu_WDTCON1_IR_divBy16384:
        wdt_con1.B.IR0 = 0;
        wdt_con1.B.IR1 = 0;
80004a20:	82 0f       	mov %d15,0
        break;
80004a22:	3c ba       	j 80004996 <IfxScuWdt_initCpuWatchdog+0x4c>

80004a24 <IfxScuWdt_initSafetyWatchdog>:
{
    Ifx_SCU_WDTS_CON0 wdt_con0;
    Ifx_SCU_WDTS_CON1 wdt_con1;

    /* Read Config_0 register and clear wdt_con1 variable */
    wdt_con0.U = wdt->CON0.U;
80004a24:	54 42       	ld.w %d2,[%a4]
    wdt_con1.U = 0;
80004a26:	82 0f       	mov %d15,0

    if (wdt_con0.B.LCK)
80004a28:	6f 12 0b 00 	jz.t %d2,1,80004a3e <IfxScuWdt_initSafetyWatchdog+0x1a>
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        wdt_con0.B.ENDINIT = 1;
        wdt_con0.B.LCK     = 0;
80004a2c:	b7 12 02 20 	insert %d2,%d2,1,0,2
        wdt_con0.B.PW     ^= 0x003F;
80004a30:	37 02 6e 31 	extr.u %d3,%d2,2,14
80004a34:	8f f3 83 31 	xor %d3,%d3,63
80004a38:	37 32 0e 21 	insert %d2,%d2,%d3,2,14

        /* Password ready. Store it to WDT_CON0 to unprotect the register */
        wdt->CON0.U = wdt_con0.U;
80004a3c:	74 42       	st.w [%a4],%d2
    /* Initialize CON0 register, with modify access, with user defined parameters
     * Clear ENDINT bit to unprotect CON1 register for initialization
     * see Table 3 (Modify Access Bit Pattern Requirements) */
    wdt_con0.B.ENDINIT = 0;
    wdt_con0.B.LCK     = 1;
    wdt_con0.B.PW      = config->password; //user defined password
80004a3e:	94 53       	ld.h %d3,[%a5]
    }

    /* Initialize CON0 register, with modify access, with user defined parameters
     * Clear ENDINT bit to unprotect CON1 register for initialization
     * see Table 3 (Modify Access Bit Pattern Requirements) */
    wdt_con0.B.ENDINIT = 0;
80004a40:	8f 12 c0 21 	andn %d2,%d2,1
    wdt_con0.B.LCK     = 1;
80004a44:	b7 12 81 20 	insert %d2,%d2,1,1,1
    wdt_con0.B.PW      = config->password; //user defined password
80004a48:	37 32 0e 21 	insert %d2,%d2,%d3,2,14
    wdt_con0.B.REL     = config->reload;   //user defined reload value
80004a4c:	b9 53 02 00 	ld.hu %d3,[%a5]2
80004a50:	37 32 10 28 	insert %d2,%d2,%d3,16,16

    /* Modify access ready - write WDT_CON0 register */
    wdt->CON0.U = wdt_con0.U;
80004a54:	74 42       	st.w [%a4],%d2

    /* read back ENDINIT and wait until it has been cleared */
    while (wdt->CON0.B.ENDINIT == 1)
80004a56:	54 42       	ld.w %d2,[%a4]
80004a58:	6f 02 ff ff 	jnz.t %d2,0,80004a56 <IfxScuWdt_initSafetyWatchdog+0x32>
    {}

    /* Initialize CON1 register */
    switch (config->inputFrequency)
80004a5c:	39 52 04 00 	ld.bu %d2,[%a5]4
80004a60:	df 12 4b 00 	jeq %d2,1,80004af6 <IfxScuWdt_initSafetyWatchdog+0xd2>
80004a64:	df 02 4e 00 	jeq %d2,0,80004b00 <IfxScuWdt_initSafetyWatchdog+0xdc>
        wdt_con1.B.IR0 = 1;
        wdt_con1.B.IR1 = 0;
        break;
    case IfxScu_WDTCON1_IR_divBy64:
        wdt_con1.B.IR0 = 0;
        wdt_con1.B.IR1 = 1;
80004a68:	8b 22 20 22 	ne %d2,%d2,2
80004a6c:	ab 0f 82 f2 	sel %d15,%d2,%d15,32
        break;
    }

    wdt_con1.B.DR     = config->disableWatchdog ? 1 : 0;
80004a70:	39 52 05 00 	ld.bu %d2,[%a5]5
}


IFX_INLINE void IfxScuWdt_setSafetyEndinitInline(uint16 password)
{
    if (SCU_WDTS_CON0.B.LCK)
80004a74:	91 30 00 ff 	movh.a %a15,61443
80004a78:	8b 02 20 22 	ne %d2,%d2,0
80004a7c:	67 2f 03 f0 	ins.t %d15,%d15,3,%d2,0
    wdt_con1.B.UR     = config->enableSmuRestriction ? 1 : 0;
80004a80:	39 52 06 00 	ld.bu %d2,[%a5]6
80004a84:	d9 ff 30 36 	lea %a15,[%a15]24816 <f00360f0 <_SMALL_DATA4_+0x4002e0f0>>
80004a88:	8b 02 20 22 	ne %d2,%d2,0
80004a8c:	67 2f 06 f0 	ins.t %d15,%d15,6,%d2,0
    wdt_con1.B.PAR    = config->enableAutomaticPasswordChange ? 1 : 0;
80004a90:	39 52 07 00 	ld.bu %d2,[%a5]7
80004a94:	8b 02 20 22 	ne %d2,%d2,0
80004a98:	67 2f 07 f0 	ins.t %d15,%d15,7,%d2,0
    wdt_con1.B.TCR    = config->enableTimerCheck ? 1 : 0;
80004a9c:	39 52 08 00 	ld.bu %d2,[%a5]8
80004aa0:	8b 02 20 22 	ne %d2,%d2,0
80004aa4:	67 2f 08 f0 	ins.t %d15,%d15,8,%d2,0
    wdt_con1.B.TCTR   = config->enableTimerCheckTolerance ? 1 : 0;
80004aa8:	39 52 09 00 	ld.bu %d2,[%a5]9
80004aac:	8b 02 20 22 	ne %d2,%d2,0
80004ab0:	37 2f 87 f4 	insert %d15,%d15,%d2,9,7
    wdt_con1.B.CLRIRF = config->clrInternalResetFlag ? 1 : 0;
80004ab4:	39 52 0a 00 	ld.bu %d2,[%a5]10
80004ab8:	8b 02 20 22 	ne %d2,%d2,0
80004abc:	67 2f 00 f0 	ins.t %d15,%d15,0,%d2,0

    /* Finally write CON1 with user defined configuration */
    wdt->CON1.U = wdt_con1.U;
80004ac0:	6c 41       	st.w [%a4]4,%d15

    /* Initialization finished - set Safety ENDINIT protection */
    IfxScuWdt_setSafetyEndinit(config->password);
80004ac2:	b9 5f 00 00 	ld.hu %d15,[%a5]0
80004ac6:	48 02       	ld.w %d2,[%a15]0
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
                          (0 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                          (password << IFX_SCU_WDTS_CON0_PW_OFF) |
80004ac8:	06 2f       	sh %d15,2
}


IFX_INLINE void IfxScuWdt_setSafetyEndinitInline(uint16 password)
{
    if (SCU_WDTS_CON0.B.LCK)
80004aca:	6f 12 09 00 	jz.t %d2,1,80004adc <IfxScuWdt_initSafetyWatchdog+0xb8>
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
                          (0 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                          (password << IFX_SCU_WDTS_CON0_PW_OFF) |
                          (SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF);
80004ace:	48 02       	ld.w %d2,[%a15]0
80004ad0:	b7 02 10 20 	insert %d2,%d2,0,0,16
80004ad4:	a6 f2       	or %d2,%d15
    if (SCU_WDTS_CON0.B.LCK)
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
                          (0 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                          (password << IFX_SCU_WDTS_CON0_PW_OFF) |
80004ad6:	8f 12 40 21 	or %d2,%d2,1
IFX_INLINE void IfxScuWdt_setSafetyEndinitInline(uint16 password)
{
    if (SCU_WDTS_CON0.B.LCK)
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
80004ada:	68 02       	st.w [%a15]0,%d2

    /* Set ENDINT and set LCK bit in Config_0 register */
    SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
                      (1 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                      (password << IFX_SCU_WDTS_CON0_PW_OFF) |
                      (SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF);
80004adc:	91 30 00 ff 	movh.a %a15,61443
80004ae0:	d9 ff 30 36 	lea %a15,[%a15]24816 <f00360f0 <_SMALL_DATA4_+0x4002e0f0>>
80004ae4:	48 02       	ld.w %d2,[%a15]0
80004ae6:	b7 32 10 20 	insert %d2,%d2,3,0,16
    }

    /* Set ENDINT and set LCK bit in Config_0 register */
    SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
                      (1 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                      (password << IFX_SCU_WDTS_CON0_PW_OFF) |
80004aea:	a6 2f       	or %d15,%d2
                          (password << IFX_SCU_WDTS_CON0_PW_OFF) |
                          (SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF);
    }

    /* Set ENDINT and set LCK bit in Config_0 register */
    SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
80004aec:	68 0f       	st.w [%a15]0,%d15
                      (1 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                      (password << IFX_SCU_WDTS_CON0_PW_OFF) |
                      (SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF);

    /* read back ENDINIT and wait until it has been cleared */
    while (SCU_WDTS_CON0.B.ENDINIT == 0)
80004aee:	4c f0       	ld.w %d15,[%a15]0
80004af0:	6f 0f ff 7f 	jz.t %d15,0,80004aee <IfxScuWdt_initSafetyWatchdog+0xca>
}
80004af4:	00 90       	ret 
    case IfxScu_WDTCON1_IR_divBy16384:
        wdt_con1.B.IR0 = 0;
        wdt_con1.B.IR1 = 0;
        break;
    case IfxScu_WDTCON1_IR_divBy256:
        wdt_con1.B.IR0 = 1;
80004af6:	b7 1f 01 f1 	insert %d15,%d15,1,2,1
        wdt_con1.B.IR1 = 0;
80004afa:	8f 0f c2 f1 	andn %d15,%d15,32
        break;
80004afe:	3c b9       	j 80004a70 <IfxScuWdt_initSafetyWatchdog+0x4c>
    /* Initialize CON1 register */
    switch (config->inputFrequency)
    {
    case IfxScu_WDTCON1_IR_divBy16384:
        wdt_con1.B.IR0 = 0;
        wdt_con1.B.IR1 = 0;
80004b00:	82 0f       	mov %d15,0
        break;
80004b02:	3c b7       	j 80004a70 <IfxScuWdt_initSafetyWatchdog+0x4c>

80004b04 <IfxScuWdt_serviceCpuWatchdog>:


IFX_INLINE IfxCpu_ResourceCpu IfxCpu_getCoreIndex(void)
{
    Ifx_CPU_CORE_ID reg;
    reg.U = __mfcr(CPU_CORE_ID);
80004b04:	4d c0 e1 ff 	mfcr %d15,$core_id
    return (IfxCpu_ResourceCpu)reg.B.CORE_ID;
80004b08:	16 07       	and %d15,7
}


void IfxScuWdt_setCpuEndinit(uint16 password)
{
    IfxScuWdt_setCpuEndinitInline(&MODULE_SCU.WDTCPU[IfxCpu_getCoreIndex()], password);
80004b0a:	53 cf 20 f0 	mul %d15,%d15,12
    if (watchdog->CON0.B.LCK)
    {
        /* see Table 1 (Pass.word Access Bit Pattern Requirements) */
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
                           (0 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
80004b0e:	06 24       	sh %d4,2
80004b10:	60 f2       	mov.a %a2,%d15
80004b12:	d9 2f 00 46 	lea %a15,[%a2]24832
80004b16:	11 3f 00 ff 	addih.a %a15,%a15,61443
}


IFX_INLINE void IfxScuWdt_setCpuEndinitInline(Ifx_SCU_WDTCPU *watchdog, uint16 password)
{
    if (watchdog->CON0.B.LCK)
80004b1a:	4c f0       	ld.w %d15,[%a15]0
80004b1c:	2e 16       	jz.t %d15,1,80004b28 <IfxScuWdt_serviceCpuWatchdog+0x24>
    {
        /* see Table 1 (Pass.word Access Bit Pattern Requirements) */
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
                           (0 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
                           (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
80004b1e:	4c f0       	ld.w %d15,[%a15]0
80004b20:	b7 1f 10 f0 	insert %d15,%d15,1,0,16
    if (watchdog->CON0.B.LCK)
    {
        /* see Table 1 (Pass.word Access Bit Pattern Requirements) */
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
                           (0 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
80004b24:	a6 4f       	or %d15,%d4
IFX_INLINE void IfxScuWdt_setCpuEndinitInline(Ifx_SCU_WDTCPU *watchdog, uint16 password)
{
    if (watchdog->CON0.B.LCK)
    {
        /* see Table 1 (Pass.word Access Bit Pattern Requirements) */
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
80004b26:	68 0f       	st.w [%a15]0,%d15

    /* Set ENDINT and set LCK bit in Config_0 register */
    watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
                       (1 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                       (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
                       (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
80004b28:	4c f0       	ld.w %d15,[%a15]0
80004b2a:	b7 3f 10 f0 	insert %d15,%d15,3,0,16
    }

    /* Set ENDINT and set LCK bit in Config_0 register */
    watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
                       (1 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                       (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
80004b2e:	a6 f4       	or %d4,%d15
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
                           (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
    }

    /* Set ENDINT and set LCK bit in Config_0 register */
    watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
80004b30:	68 04       	st.w [%a15]0,%d4
                       (1 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                       (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
                       (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);

    /* read back ENDINIT and wait until it has been set */
    while (watchdog->CON0.B.ENDINIT == 0)
80004b32:	4c f0       	ld.w %d15,[%a15]0
80004b34:	6f 0f ff 7f 	jz.t %d15,0,80004b32 <IfxScuWdt_serviceCpuWatchdog+0x2e>


void IfxScuWdt_serviceCpuWatchdog(uint16 password)
{
    IfxScuWdt_setCpuEndinit(password);
}
80004b38:	00 90       	ret 

80004b3a <IfxScuWdt_serviceSafetyWatchdog>:
}


IFX_INLINE void IfxScuWdt_setSafetyEndinitInline(uint16 password)
{
    if (SCU_WDTS_CON0.B.LCK)
80004b3a:	91 30 00 ff 	movh.a %a15,61443
80004b3e:	d9 ff 30 36 	lea %a15,[%a15]24816 <f00360f0 <_SMALL_DATA4_+0x4002e0f0>>
80004b42:	4c f0       	ld.w %d15,[%a15]0
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
                          (0 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                          (password << IFX_SCU_WDTS_CON0_PW_OFF) |
80004b44:	06 24       	sh %d4,2
}


IFX_INLINE void IfxScuWdt_setSafetyEndinitInline(uint16 password)
{
    if (SCU_WDTS_CON0.B.LCK)
80004b46:	2e 16       	jz.t %d15,1,80004b52 <IfxScuWdt_serviceSafetyWatchdog+0x18>
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
                          (0 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                          (password << IFX_SCU_WDTS_CON0_PW_OFF) |
                          (SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF);
80004b48:	4c f0       	ld.w %d15,[%a15]0
80004b4a:	b7 1f 10 f0 	insert %d15,%d15,1,0,16
    if (SCU_WDTS_CON0.B.LCK)
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
                          (0 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                          (password << IFX_SCU_WDTS_CON0_PW_OFF) |
80004b4e:	a6 4f       	or %d15,%d4
IFX_INLINE void IfxScuWdt_setSafetyEndinitInline(uint16 password)
{
    if (SCU_WDTS_CON0.B.LCK)
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
80004b50:	68 0f       	st.w [%a15]0,%d15

    /* Set ENDINT and set LCK bit in Config_0 register */
    SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
                      (1 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                      (password << IFX_SCU_WDTS_CON0_PW_OFF) |
                      (SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF);
80004b52:	91 30 00 ff 	movh.a %a15,61443
80004b56:	d9 ff 30 36 	lea %a15,[%a15]24816 <f00360f0 <_SMALL_DATA4_+0x4002e0f0>>
80004b5a:	4c f0       	ld.w %d15,[%a15]0
80004b5c:	b7 3f 10 f0 	insert %d15,%d15,3,0,16
    }

    /* Set ENDINT and set LCK bit in Config_0 register */
    SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
                      (1 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                      (password << IFX_SCU_WDTS_CON0_PW_OFF) |
80004b60:	a6 f4       	or %d4,%d15
                          (password << IFX_SCU_WDTS_CON0_PW_OFF) |
                          (SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF);
    }

    /* Set ENDINT and set LCK bit in Config_0 register */
    SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
80004b62:	68 04       	st.w [%a15]0,%d4
                      (1 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                      (password << IFX_SCU_WDTS_CON0_PW_OFF) |
                      (SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF);

    /* read back ENDINIT and wait until it has been cleared */
    while (SCU_WDTS_CON0.B.ENDINIT == 0)
80004b64:	4c f0       	ld.w %d15,[%a15]0
80004b66:	6f 0f ff 7f 	jz.t %d15,0,80004b64 <IfxScuWdt_serviceSafetyWatchdog+0x2a>


void IfxScuWdt_serviceSafetyWatchdog(uint16 password)
{
    IfxScuWdt_setSafetyEndinit(password);
}
80004b6a:	00 90       	ret 

80004b6c <IfxScuWdt_setCpuEndinit>:


IFX_INLINE IfxCpu_ResourceCpu IfxCpu_getCoreIndex(void)
{
    Ifx_CPU_CORE_ID reg;
    reg.U = __mfcr(CPU_CORE_ID);
80004b6c:	4d c0 e1 ff 	mfcr %d15,$core_id
    return (IfxCpu_ResourceCpu)reg.B.CORE_ID;
80004b70:	16 07       	and %d15,7


void IfxScuWdt_setCpuEndinit(uint16 password)
{
    IfxScuWdt_setCpuEndinitInline(&MODULE_SCU.WDTCPU[IfxCpu_getCoreIndex()], password);
80004b72:	53 cf 20 f0 	mul %d15,%d15,12
    if (watchdog->CON0.B.LCK)
    {
        /* see Table 1 (Pass.word Access Bit Pattern Requirements) */
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
                           (0 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
80004b76:	06 24       	sh %d4,2
80004b78:	60 f2       	mov.a %a2,%d15
80004b7a:	d9 2f 00 46 	lea %a15,[%a2]24832
80004b7e:	11 3f 00 ff 	addih.a %a15,%a15,61443
}


IFX_INLINE void IfxScuWdt_setCpuEndinitInline(Ifx_SCU_WDTCPU *watchdog, uint16 password)
{
    if (watchdog->CON0.B.LCK)
80004b82:	4c f0       	ld.w %d15,[%a15]0
80004b84:	2e 16       	jz.t %d15,1,80004b90 <IfxScuWdt_setCpuEndinit+0x24>
    {
        /* see Table 1 (Pass.word Access Bit Pattern Requirements) */
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
                           (0 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
                           (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
80004b86:	4c f0       	ld.w %d15,[%a15]0
80004b88:	b7 1f 10 f0 	insert %d15,%d15,1,0,16
    if (watchdog->CON0.B.LCK)
    {
        /* see Table 1 (Pass.word Access Bit Pattern Requirements) */
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
                           (0 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
80004b8c:	a6 4f       	or %d15,%d4
IFX_INLINE void IfxScuWdt_setCpuEndinitInline(Ifx_SCU_WDTCPU *watchdog, uint16 password)
{
    if (watchdog->CON0.B.LCK)
    {
        /* see Table 1 (Pass.word Access Bit Pattern Requirements) */
        watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
80004b8e:	68 0f       	st.w [%a15]0,%d15

    /* Set ENDINT and set LCK bit in Config_0 register */
    watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
                       (1 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                       (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
                       (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
80004b90:	4c f0       	ld.w %d15,[%a15]0
80004b92:	b7 3f 10 f0 	insert %d15,%d15,3,0,16
    }

    /* Set ENDINT and set LCK bit in Config_0 register */
    watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
                       (1 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                       (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
80004b96:	a6 f4       	or %d4,%d15
                           (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
                           (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
    }

    /* Set ENDINT and set LCK bit in Config_0 register */
    watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
80004b98:	68 04       	st.w [%a15]0,%d4
                       (1 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
                       (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
                       (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);

    /* read back ENDINIT and wait until it has been set */
    while (watchdog->CON0.B.ENDINIT == 0)
80004b9a:	4c f0       	ld.w %d15,[%a15]0
80004b9c:	6f 0f ff 7f 	jz.t %d15,0,80004b9a <IfxScuWdt_setCpuEndinit+0x2e>
}
80004ba0:	00 90       	ret 

80004ba2 <IfxScuWdt_setSafetyEndinit>:
}


IFX_INLINE void IfxScuWdt_setSafetyEndinitInline(uint16 password)
{
    if (SCU_WDTS_CON0.B.LCK)
80004ba2:	91 30 00 ff 	movh.a %a15,61443
80004ba6:	d9 ff 30 36 	lea %a15,[%a15]24816 <f00360f0 <_SMALL_DATA4_+0x4002e0f0>>
80004baa:	4c f0       	ld.w %d15,[%a15]0
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
                          (0 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                          (password << IFX_SCU_WDTS_CON0_PW_OFF) |
80004bac:	06 24       	sh %d4,2
}


IFX_INLINE void IfxScuWdt_setSafetyEndinitInline(uint16 password)
{
    if (SCU_WDTS_CON0.B.LCK)
80004bae:	2e 16       	jz.t %d15,1,80004bba <IfxScuWdt_setSafetyEndinit+0x18>
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
                          (0 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                          (password << IFX_SCU_WDTS_CON0_PW_OFF) |
                          (SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF);
80004bb0:	4c f0       	ld.w %d15,[%a15]0
80004bb2:	b7 1f 10 f0 	insert %d15,%d15,1,0,16
    if (SCU_WDTS_CON0.B.LCK)
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
                          (0 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                          (password << IFX_SCU_WDTS_CON0_PW_OFF) |
80004bb6:	a6 4f       	or %d15,%d4
IFX_INLINE void IfxScuWdt_setSafetyEndinitInline(uint16 password)
{
    if (SCU_WDTS_CON0.B.LCK)
    {
        /* see Table 1 (Password Access Bit Pattern Requirements) */
        SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
80004bb8:	68 0f       	st.w [%a15]0,%d15

    /* Set ENDINT and set LCK bit in Config_0 register */
    SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
                      (1 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                      (password << IFX_SCU_WDTS_CON0_PW_OFF) |
                      (SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF);
80004bba:	91 30 00 ff 	movh.a %a15,61443
80004bbe:	d9 ff 30 36 	lea %a15,[%a15]24816 <f00360f0 <_SMALL_DATA4_+0x4002e0f0>>
80004bc2:	4c f0       	ld.w %d15,[%a15]0
80004bc4:	b7 3f 10 f0 	insert %d15,%d15,3,0,16
    }

    /* Set ENDINT and set LCK bit in Config_0 register */
    SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
                      (1 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                      (password << IFX_SCU_WDTS_CON0_PW_OFF) |
80004bc8:	a6 f4       	or %d4,%d15
                          (password << IFX_SCU_WDTS_CON0_PW_OFF) |
                          (SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF);
    }

    /* Set ENDINT and set LCK bit in Config_0 register */
    SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
80004bca:	68 04       	st.w [%a15]0,%d4
                      (1 << IFX_SCU_WDTS_CON0_LCK_OFF) |
                      (password << IFX_SCU_WDTS_CON0_PW_OFF) |
                      (SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF);

    /* read back ENDINIT and wait until it has been cleared */
    while (SCU_WDTS_CON0.B.ENDINIT == 0)
80004bcc:	4c f0       	ld.w %d15,[%a15]0
80004bce:	6f 0f ff 7f 	jz.t %d15,0,80004bcc <IfxScuWdt_setSafetyEndinit+0x2a>


void IfxScuWdt_setSafetyEndinit(uint16 password)
{
    IfxScuWdt_setSafetyEndinitInline(password);
}
80004bd2:	00 90       	ret 

80004bd4 <IfxScuWdt_enableWatchdogWithDebugger>:
    volatile uint32 *oecPtr    = (volatile uint32 *)0xF0000478;
    volatile uint32 *ostatePtr = (volatile uint32 *)0xF0000480;
    volatile uint32 *ocntrlPtr = (volatile uint32 *)0xF000047C;

    /* read OSTATE.OEN */
    ostateValue = *ostatePtr;
80004bd4:	85 ff 40 20 	ld.w %d15,f0000480 <_SMALL_DATA4_+0x3fff8480>
    oenEnabled  = (ostateValue & 0x00000001);

    if (!oenEnabled)
80004bd8:	2e 0c       	jz.t %d15,0,80004bf0 <IfxScuWdt_enableWatchdogWithDebugger+0x1c>
    }

    if (oenEnabled)
    {
        /* set watchdog suspend bit in OSTATE reg, by writing OCNTRL.WDTSUS and OCNTRL.WDTSUS_P together */
        *ocntrlPtr = 0x00003000;
80004bda:	3b 00 00 f3 	mov %d15,12288
80004bde:	a5 ff 7c 10 	st.w f000047c <_SMALL_DATA4_+0x3fff847c>,%d15
    }

    IFX_ASSERT(IFX_VERBOSE_LEVEL_ERROR, oenEnabled == 1);

    /* read OSTATE.WDTSUS */
    ostateValue     = *ostatePtr;
80004be2:	85 ff 40 20 	ld.w %d15,f0000480 <_SMALL_DATA4_+0x3fff8480>
}


boolean IfxScuWdt_enableWatchdogWithDebugger(void)
{
    boolean          status = 0, oenEnabled = 0, watchdogEnabled = 0;
80004be6:	82 02       	mov %d2,0

    /* read OSTATE.WDTSUS */
    ostateValue     = *ostatePtr;
    watchdogEnabled = (ostateValue & 0x00000080);

    if (!watchdogEnabled)
80004be8:	37 0f e1 f3 	extr.u %d15,%d15,7,1
    }

    IFX_ASSERT(IFX_VERBOSE_LEVEL_ERROR, watchdogEnabled == 1);

    return status;
}
80004bec:	ea 12       	cmovn %d2,%d15,1
80004bee:	00 90       	ret 

    if (!oenEnabled)
    {
        /* enable the debug interface (OSTATE.OEN )if it is not already enabled */
        /* pattern for enabling OSTATE.OEN */
        *oecPtr = 0xA1;
80004bf0:	3b 10 0a 20 	mov %d2,161
80004bf4:	a5 f2 78 10 	st.w f0000478 <_SMALL_DATA4_+0x3fff8478>,%d2
        *oecPtr = 0x5E;
80004bf8:	da 5e       	mov %d15,94
80004bfa:	a5 ff 78 10 	st.w f0000478 <_SMALL_DATA4_+0x3fff8478>,%d15
        *oecPtr = 0xA1;
80004bfe:	a5 f2 78 10 	st.w f0000478 <_SMALL_DATA4_+0x3fff8478>,%d2
        *oecPtr = 0x5E;
80004c02:	a5 ff 78 10 	st.w f0000478 <_SMALL_DATA4_+0x3fff8478>,%d15

        /* read OSTATE.OEN again*/
        ostateValue = *ostatePtr;
80004c06:	85 ff 40 20 	ld.w %d15,f0000480 <_SMALL_DATA4_+0x3fff8480>
        oenEnabled  = (ostateValue & 0x00000001);
    }

    if (oenEnabled)
80004c0a:	6f 0f e8 ff 	jnz.t %d15,0,80004bda <IfxScuWdt_enableWatchdogWithDebugger+0x6>
    }

    IFX_ASSERT(IFX_VERBOSE_LEVEL_ERROR, oenEnabled == 1);

    /* read OSTATE.WDTSUS */
    ostateValue     = *ostatePtr;
80004c0e:	85 ff 40 20 	ld.w %d15,f0000480 <_SMALL_DATA4_+0x3fff8480>
        /* set watchdog suspend bit in OSTATE reg, by writing OCNTRL.WDTSUS and OCNTRL.WDTSUS_P together */
        *ocntrlPtr = 0x00003000;
    }
    else
    {
        status = 1;
80004c12:	82 12       	mov %d2,1

    /* read OSTATE.WDTSUS */
    ostateValue     = *ostatePtr;
    watchdogEnabled = (ostateValue & 0x00000080);

    if (!watchdogEnabled)
80004c14:	37 0f e1 f3 	extr.u %d15,%d15,7,1
    }

    IFX_ASSERT(IFX_VERBOSE_LEVEL_ERROR, watchdogEnabled == 1);

    return status;
}
80004c18:	ea 12       	cmovn %d2,%d15,1
80004c1a:	00 90       	ret 

80004c1c <_init_uart3>:
	unsigned int denominator = 3125;
	unsigned int pisel = 3; /* select ARXnD */

	/* ARX3D/P32.2 (RXD), ATX3/P15.7 (TXD) */
	/* Set TXD/P15.7 to "output" and "high" */
	MODULE_P15.IOCR4.B.PC7 = 0x12;
80004c1c:	91 40 00 ff 	movh.a %a15,61444
80004c20:	d9 ff 40 4b 	lea %a15,[%a15]-19200 <f003b500 <_SMALL_DATA4_+0x40033500>>
80004c24:	4c f5       	ld.w %d15,[%a15]20
80004c26:	7b 00 00 29 	movh %d2,36864
80004c2a:	b7 0f 85 fd 	insert %d15,%d15,0,27,5
80004c2e:	a6 2f       	or %d15,%d2
80004c30:	68 5f       	st.w [%a15]20,%d15
	MODULE_P15.OUT.B.P7 = 1;
80004c32:	4c f0       	ld.w %d15,[%a15]0
80004c34:	96 80       	or %d15,128
80004c36:	68 0f       	st.w [%a15]0,%d15

	/* Enable ASCn */
	unlock_wdtcon();
	MODULE_ASCLIN3.CLC.U = 0;
80004c38:	c5 ff 80 40 	lea %a15,f0000900 <_SMALL_DATA4_+0x3fff8900>
80004c3c:	82 0f       	mov %d15,0
	/* Set TXD/P15.7 to "output" and "high" */
	MODULE_P15.IOCR4.B.PC7 = 0x12;
	MODULE_P15.OUT.B.P7 = 1;

	/* Enable ASCn */
	unlock_wdtcon();
80004c3e:	6d 00 27 3b 	call 8000c28c <unlock_wdtcon>
	MODULE_ASCLIN3.CLC.U = 0;
80004c42:	68 0f       	st.w [%a15]0,%d15
	lock_wdtcon();
80004c44:	6d 00 3a 3b 	call 8000c2b8 <lock_wdtcon>
	/* read back for activating module */
	(void)MODULE_ASCLIN3.CLC.U;
80004c48:	48 02       	ld.w %d2,[%a15]0

	/* select RXD as input pin */
	MODULE_ASCLIN3.IOCR.B.ALTI = pisel;
80004c4a:	48 12       	ld.w %d2,[%a15]4
	MODULE_ASCLIN3.CSR.U = 1;				/* select CLC as clock source */

	/* ASCLIN3RX Interrupt */
	MODULE_ASCLIN3.FLAGSENABLE.U = (1 << 28); /* FLAGSENABLE.RFLE */
	/* set SRC register  */
	MODULE_SRC.ASCLIN.ASCLIN[3].RX.B.TOS = 0;	// execute core
80004c4c:	91 40 00 2f 	movh.a %a2,61444
	lock_wdtcon();
	/* read back for activating module */
	(void)MODULE_ASCLIN3.CLC.U;

	/* select RXD as input pin */
	MODULE_ASCLIN3.IOCR.B.ALTI = pisel;
80004c50:	b7 32 03 20 	insert %d2,%d2,3,0,3
	MODULE_ASCLIN3.CSR.U = 1;				/* select CLC as clock source */

	/* ASCLIN3RX Interrupt */
	MODULE_ASCLIN3.FLAGSENABLE.U = (1 << 28); /* FLAGSENABLE.RFLE */
	/* set SRC register  */
	MODULE_SRC.ASCLIN.ASCLIN[3].RX.B.TOS = 0;	// execute core
80004c54:	d9 22 00 08 	lea %a2,[%a2]-32768 <f0038000 <_SMALL_DATA4_+0x40030000>>
	lock_wdtcon();
	/* read back for activating module */
	(void)MODULE_ASCLIN3.CLC.U;

	/* select RXD as input pin */
	MODULE_ASCLIN3.IOCR.B.ALTI = pisel;
80004c58:	68 12       	st.w [%a15]4,%d2

	/* Program ASC0 */
	MODULE_ASCLIN3.CSR.U = 0;
80004c5a:	59 ff 0c 10 	st.w [%a15]76 <f004004c <_SMALL_DATA4_+0x4003804c>>,%d15

	/* configure TX and RX FIFOs */
	MODULE_ASCLIN3.TXFIFOCON.U = (1 << 6)	/* INW: (1 == 1 byte) */
80004c5e:	da 43       	mov %d15,67
80004c60:	68 3f       	st.w [%a15]12,%d15
						  | (1 << 1)	/* ENO */
						  | (1 << 0);	/* FLUSH */
	MODULE_ASCLIN3.RXFIFOCON.U = (1 << 31)  /* BUF: (1 == Single Stage RX Buffer) */
80004c62:	9b 0f 00 f8 	addih %d15,%d15,32768
80004c66:	68 4f       	st.w [%a15]16,%d15
						  | (1 << 6)	/* OUTW: (1 == 1 byte) */
						  | (1 << 1)	/* ENI */
						  | (1 << 0);	/* FLUSH */

	/* 38400 */
	MODULE_ASCLIN3.BITCON.U = ( 9 << 0)		/* PRESCALER: 10 */
80004c68:	7b f0 90 f8 	movh %d15,35087
80004c6c:	1b 9f 00 f0 	addi %d15,%d15,9
80004c70:	68 5f       	st.w [%a15]20,%d15
					   | (15 << 16)		/* OVERSAMPLING: 16 */
					   | ( 9 << 24)		/* SAMPLEPOINT: position 7,8,9 */
					   | (1u << 31);	/* SM: 3 samples per bit */
	/* data format: 8N1 */
	MODULE_ASCLIN3.FRAMECON.U = (1 << 9)		/* STOP: 1 bit */
80004c72:	3b 00 20 f0 	mov %d15,512
80004c76:	68 6f       	st.w [%a15]24,%d15
						 | (0 << 16)	/* MODE: Init */
						 | (0 << 30);	/* PEN: no parity */
	MODULE_ASCLIN3.DATCON.U = (7 << 0);		/* DATLEN: 8 bit */
80004c78:	82 7f       	mov %d15,7
80004c7a:	68 7f       	st.w [%a15]28,%d15

	/* set baudrate value */
	MODULE_ASCLIN3.BRG.U = (denominator << 0)	/* DENOMINATOR */
80004c7c:	7b 00 0c f0 	movh %d15,192
80004c80:	1b 5f c3 f0 	addi %d15,%d15,3125
80004c84:	68 8f       	st.w [%a15]32,%d15
					| (numerator << 16);	/* NUMERATOR */

	MODULE_ASCLIN3.FRAMECON.B.MODE = 1;		/* ASC mode */
80004c86:	4c f6       	ld.w %d15,[%a15]24
80004c88:	b7 1f 02 f8 	insert %d15,%d15,1,16,2
80004c8c:	68 6f       	st.w [%a15]24,%d15
	MODULE_ASCLIN3.CSR.U = 1;				/* select CLC as clock source */
80004c8e:	82 1f       	mov %d15,1
80004c90:	59 ff 0c 10 	st.w [%a15]76 <f004004c <_SMALL_DATA4_+0x4003804c>>,%d15

	/* ASCLIN3RX Interrupt */
	MODULE_ASCLIN3.FLAGSENABLE.U = (1 << 28); /* FLAGSENABLE.RFLE */
80004c94:	7b 00 00 f1 	movh %d15,4096
80004c98:	59 ff 00 10 	st.w [%a15]64 <f0040040 <_SMALL_DATA4_+0x40038040>>,%d15
	/* set SRC register  */
	MODULE_SRC.ASCLIN.ASCLIN[3].RX.B.TOS = 0;	// execute core
80004c9c:	19 2f 28 20 	ld.w %d15,[%a2]168 <f00400a8 <_SMALL_DATA4_+0x400380a8>>
80004ca0:	b7 0f 82 f5 	insert %d15,%d15,0,11,2
80004ca4:	59 2f 28 20 	st.w [%a2]168 <f00400a8 <_SMALL_DATA4_+0x400380a8>>,%d15
	MODULE_SRC.ASCLIN.ASCLIN[3].RX.B.SRPN = 1;	// priority
80004ca8:	19 2f 28 20 	ld.w %d15,[%a2]168 <f00400a8 <_SMALL_DATA4_+0x400380a8>>
80004cac:	b7 1f 08 f0 	insert %d15,%d15,1,0,8
80004cb0:	59 2f 28 20 	st.w [%a2]168 <f00400a8 <_SMALL_DATA4_+0x400380a8>>,%d15
	MODULE_SRC.ASCLIN.ASCLIN[3].RX.B.SRE = 1;	// enable
80004cb4:	19 2f 28 20 	ld.w %d15,[%a2]168 <f00400a8 <_SMALL_DATA4_+0x400380a8>>
80004cb8:	b7 ff 01 f5 	insert %d15,%d15,15,10,1
80004cbc:	59 2f 28 20 	st.w [%a2]168 <f00400a8 <_SMALL_DATA4_+0x400380a8>>,%d15

	TX_START(MODULE_ASCLIN3);
80004cc0:	7b 00 00 f8 	movh %d15,32768
80004cc4:	68 ef       	st.w [%a15]56,%d15
80004cc6:	00 90       	ret 

80004cc8 <_out_uart3>:

/* Send character CHR via the serial line */
void _out_uart3(const unsigned char chr)
{
	/* wait until space is available in the FIFO */
	while (!TX_READY(MODULE_ASCLIN3));
80004cc8:	85 ff b4 40 	ld.w %d15,f0000934 <_SMALL_DATA4_+0x3fff8934>
80004ccc:	ff 0f fe 7f 	jge %d15,0,80004cc8 <_out_uart3>

	TX_CLEAR(MODULE_ASCLIN3);
80004cd0:	7b 00 00 f8 	movh %d15,32768
80004cd4:	a5 ff bc 40 	st.w f000093c <_SMALL_DATA4_+0x3fff893c>,%d15

	/* send the character */
	PUT_CHAR(MODULE_ASCLIN3, chr);
80004cd8:	a5 f4 84 50 	st.w f0000944 <_SMALL_DATA4_+0x3fff8944>,%d4
80004cdc:	00 90       	ret 

80004cde <_in_uart3>:

	if (RX_READY(MODULE_ASCLIN3))
	{
		ret = (unsigned char)GET_CHAR(MODULE_ASCLIN3);
		/* acknowledge receive */
		RX_CLEAR(MODULE_ASCLIN3);
80004cde:	7b 00 00 41 	movh %d4,4096
		/* check for error condition */
		if (GET_ERROR_STATUS(MODULE_ASCLIN3))
80004ce2:	7b 50 40 30 	movh %d3,1029
int _poll_uart3(unsigned char *chr)
{
	unsigned char ret;
	int res = 0;

	if (RX_READY(MODULE_ASCLIN3))
80004ce6:	85 ff b4 40 	ld.w %d15,f0000934 <_SMALL_DATA4_+0x3fff8934>
80004cea:	ef cf fe 7f 	jz.t %d15,28,80004ce6 <_in_uart3+0x8>
	{
		ret = (unsigned char)GET_CHAR(MODULE_ASCLIN3);
80004cee:	85 f2 88 50 	ld.w %d2,f0000948 <_SMALL_DATA4_+0x3fff8948>
		/* acknowledge receive */
		RX_CLEAR(MODULE_ASCLIN3);
80004cf2:	a5 f4 bc 40 	st.w f000093c <_SMALL_DATA4_+0x3fff893c>,%d4
		/* check for error condition */
		if (GET_ERROR_STATUS(MODULE_ASCLIN3))
80004cf6:	85 ff b4 40 	ld.w %d15,f0000934 <_SMALL_DATA4_+0x3fff8934>
80004cfa:	26 3f       	and %d15,%d3
80004cfc:	ee 04       	jnz %d15,80004d04 <_in_uart3+0x26>

	/* wait for a new character */
	while (_poll_uart3(&ch) == 0);

	return ch;
}
80004cfe:	8f f2 0f 21 	and %d2,%d2,255
80004d02:	00 90       	ret 
		RX_CLEAR(MODULE_ASCLIN3);
		/* check for error condition */
		if (GET_ERROR_STATUS(MODULE_ASCLIN3))
		{
			/* reset error flags */
			RESET_ERROR(MODULE_ASCLIN3);
80004d04:	a5 f3 bc 40 	st.w f000093c <_SMALL_DATA4_+0x3fff893c>,%d3
80004d08:	3c ef       	j 80004ce6 <_in_uart3+0x8>

80004d0a <_poll_uart3>:
int _poll_uart3(unsigned char *chr)
{
	unsigned char ret;
	int res = 0;

	if (RX_READY(MODULE_ASCLIN3))
80004d0a:	85 ff b4 40 	ld.w %d15,f0000934 <_SMALL_DATA4_+0x3fff8934>
   else 0
 */
int _poll_uart3(unsigned char *chr)
{
	unsigned char ret;
	int res = 0;
80004d0e:	82 02       	mov %d2,0

	if (RX_READY(MODULE_ASCLIN3))
80004d10:	ef cf 10 00 	jz.t %d15,28,80004d30 <_poll_uart3+0x26>
	{
		ret = (unsigned char)GET_CHAR(MODULE_ASCLIN3);
		/* acknowledge receive */
		RX_CLEAR(MODULE_ASCLIN3);
80004d14:	7b 00 00 f1 	movh %d15,4096
	unsigned char ret;
	int res = 0;

	if (RX_READY(MODULE_ASCLIN3))
	{
		ret = (unsigned char)GET_CHAR(MODULE_ASCLIN3);
80004d18:	85 f4 88 50 	ld.w %d4,f0000948 <_SMALL_DATA4_+0x3fff8948>
		/* acknowledge receive */
		RX_CLEAR(MODULE_ASCLIN3);
80004d1c:	a5 ff bc 40 	st.w f000093c <_SMALL_DATA4_+0x3fff893c>,%d15
		/* check for error condition */
		if (GET_ERROR_STATUS(MODULE_ASCLIN3))
80004d20:	85 ff b4 40 	ld.w %d15,f0000934 <_SMALL_DATA4_+0x3fff8934>
80004d24:	7b 50 40 30 	movh %d3,1029
80004d28:	26 3f       	and %d15,%d3
80004d2a:	ee 04       	jnz %d15,80004d32 <_poll_uart3+0x28>
	unsigned char ret;
	int res = 0;

	if (RX_READY(MODULE_ASCLIN3))
	{
		ret = (unsigned char)GET_CHAR(MODULE_ASCLIN3);
80004d2c:	34 44       	st.b [%a4],%d4
		}
		else
		{
			/* this is a valid character */
			*chr = ret;
			res = 1;
80004d2e:	82 12       	mov %d2,1
		}
	}

	return res;
}
80004d30:	00 90       	ret 
		RX_CLEAR(MODULE_ASCLIN3);
		/* check for error condition */
		if (GET_ERROR_STATUS(MODULE_ASCLIN3))
		{
			/* reset error flags */
			RESET_ERROR(MODULE_ASCLIN3);
80004d32:	a5 f3 bc 40 	st.w f000093c <_SMALL_DATA4_+0x3fff893c>,%d3
80004d36:	00 90       	ret 

80004d38 <usr_vsprintf>:
	*buf = '\0';
	return length;
}

int usr_vsprintf(char *dest, const char *fmt, va_list ap)
{
80004d38:	20 70       	sub.a %sp,112
			/* handle type modifier */
			if (c == 'l' || c == 'h')
			{
				c = *fmt++;
			}
			switch (c)
80004d3a:	7b 00 00 e8 	movh %d14,32768
	*buf = '\0';
	return length;
}

int usr_vsprintf(char *dest, const char *fmt, va_list ap)
{
80004d3e:	80 4d       	mov.d %d13,%a4
80004d40:	40 5c       	mov.aa %a12,%a5
	char c, sign, *cp, *dp = dest;
80004d42:	40 4f       	mov.aa %a15,%a4
		}
		else
		{
			if (c == '\n')
			{
				*dp++= '\r';
80004d44:	3b d0 00 b0 	mov %d11,13
			/* handle type modifier */
			if (c == 'l' || c == 'h')
			{
				c = *fmt++;
			}
			switch (c)
80004d48:	1b ce e5 e4 	addi %d14,%d14,20060
			}
			if (pad_on_right)
			{
				while (pad-- > 0)
				{
					*dp++= ' ';
80004d4c:	3b 00 02 90 	mov %d9,32
{
	char temp[80];
	char *cp = temp;
	int length = 0;

	if (val == 0)
80004d50:	d9 ae 20 00 	lea %a14,[%sp]32
	int left_prec, right_prec, zero_fill, length, pad, pad_on_right;
	unsigned int p;
	char buf[32];
	long val;

	while ((c = *fmt++) != 0)
80004d54:	79 cf 00 00 	ld.b %d15,[%a12]0
80004d58:	6e 0e       	jz %d15,80004d74 <usr_vsprintf+0x3c>
	{
		cp = buf;
		length = 0;
		if (c == '%')
80004d5a:	8b 5f 22 32 	ne %d3,%d15,37
80004d5e:	76 3f       	jz %d3,80004d7c <usr_vsprintf+0x44>
				}
			}
		}
		else
		{
			if (c == '\n')
80004d60:	8b af 20 32 	ne %d3,%d15,10
80004d64:	df 03 24 01 	jeq %d3,0,80004fac <usr_vsprintf+0x274>
			{
				*dp++= '\r';
			}
			*dp++ = c;
80004d68:	28 0f       	st.b [%a15]0,%d15
	int left_prec, right_prec, zero_fill, length, pad, pad_on_right;
	unsigned int p;
	char buf[32];
	long val;

	while ((c = *fmt++) != 0)
80004d6a:	b0 1c       	add.a %a12,1
80004d6c:	79 cf 00 00 	ld.b %d15,[%a12]0
		{
			if (c == '\n')
			{
				*dp++= '\r';
			}
			*dp++ = c;
80004d70:	b0 1f       	add.a %a15,1
	int left_prec, right_prec, zero_fill, length, pad, pad_on_right;
	unsigned int p;
	char buf[32];
	long val;

	while ((c = *fmt++) != 0)
80004d72:	ee f4       	jnz %d15,80004d5a <usr_vsprintf+0x22>
		}
	}

	*dp = '\0';

	return ((int)dp - (int)dest);
80004d74:	80 f2       	mov.d %d2,%a15
			}
			*dp++ = c;
		}
	}

	*dp = '\0';
80004d76:	28 0f       	st.b [%a15]0,%d15

	return ((int)dp - (int)dest);
80004d78:	a2 d2       	sub %d2,%d13
80004d7a:	00 90       	ret 
	{
		cp = buf;
		length = 0;
		if (c == '%')
		{
			c = *fmt++;
80004d7c:	79 cf 01 00 	ld.b %d15,[%a12]1
80004d80:	d9 c2 02 00 	lea %a2,[%a12]2
			left_prec = right_prec = pad_on_right = 0;
			if (c == '-')
80004d84:	8b df 02 32 	eq %d3,%d15,45
		cp = buf;
		length = 0;
		if (c == '%')
		{
			c = *fmt++;
			left_prec = right_prec = pad_on_right = 0;
80004d88:	82 0a       	mov %d10,0
			if (c == '-')
80004d8a:	df 03 15 81 	jne %d3,0,80004fb4 <usr_vsprintf+0x27c>
			{
				c = *fmt++;
				pad_on_right++;
			}
			if (c == '0')
80004d8e:	8b 0f 23 32 	ne %d3,%d15,48
				zero_fill = TRUE;
				c = *fmt++;
			}
			else
			{
				zero_fill = FALSE;
80004d92:	82 0c       	mov %d12,0
			if (c == '-')
			{
				c = *fmt++;
				pad_on_right++;
			}
			if (c == '0')
80004d94:	df 03 1a 01 	jeq %d3,0,80004fc8 <usr_vsprintf+0x290>
			}
			else
			{
				zero_fill = FALSE;
			}
			while (is_digit(c))
80004d98:	1b 0f fd 3f 	addi %d3,%d15,-48
80004d9c:	8f f3 0f 41 	and %d4,%d3,255
80004da0:	40 2c       	mov.aa %a12,%a2
80004da2:	82 08       	mov %d8,0
80004da4:	ff a4 0f 80 	jge.u %d4,10,80004dc2 <usr_vsprintf+0x8a>
			{
				left_prec = (left_prec * 10) + (c - '0');
				c = *fmt++;
80004da8:	79 2f 00 00 	ld.b %d15,[%a2]0
			{
				zero_fill = FALSE;
			}
			while (is_digit(c))
			{
				left_prec = (left_prec * 10) + (c - '0');
80004dac:	13 a8 20 83 	madd %d8,%d3,%d8,10
			}
			else
			{
				zero_fill = FALSE;
			}
			while (is_digit(c))
80004db0:	1b 0f fd 3f 	addi %d3,%d15,-48
			{
				left_prec = (left_prec * 10) + (c - '0');
				c = *fmt++;
80004db4:	d9 2c 01 00 	lea %a12,[%a2]1
			}
			else
			{
				zero_fill = FALSE;
			}
			while (is_digit(c))
80004db8:	8f f3 0f 41 	and %d4,%d3,255
			{
				left_prec = (left_prec * 10) + (c - '0');
				c = *fmt++;
80004dbc:	40 c2       	mov.aa %a2,%a12
			}
			else
			{
				zero_fill = FALSE;
			}
			while (is_digit(c))
80004dbe:	bf a4 f5 ff 	jlt.u %d4,10,80004da8 <usr_vsprintf+0x70>
			{
				left_prec = (left_prec * 10) + (c - '0');
				c = *fmt++;
			}
			if (c == '.')
80004dc2:	8b ef 22 32 	ne %d3,%d15,46
80004dc6:	df 03 07 01 	jeq %d3,0,80004fd4 <usr_vsprintf+0x29c>
			{
				right_prec = left_prec;
			}
			sign = '\0';
			/* handle type modifier */
			if (c == 'l' || c == 'h')
80004dca:	8f 4f c0 31 	andn %d3,%d15,4
80004dce:	8b 83 26 32 	ne %d3,%d3,104
80004dd2:	f6 34       	jnz %d3,80004dda <usr_vsprintf+0xa2>
			{
				c = *fmt++;
80004dd4:	79 cf 00 00 	ld.b %d15,[%a12]0
80004dd8:	b0 1c       	add.a %a12,1
			}
			switch (c)
80004dda:	1b bf fd 4f 	addi %d4,%d15,-37
80004dde:	8b 44 a5 32 	ge.u %d3,%d4,84
80004de2:	df 03 38 00 	jeq %d3,0,80004e52 <usr_vsprintf+0x11a>
				case 'P' :
					p = va_arg(ap, unsigned int);
					length = _cvt(p, buf, 16, "0123456789ABCDEF");
					break;
				default:
					*dp++ = '?';
80004de6:	da 3f       	mov %d15,63
80004de8:	28 0f       	st.b [%a15]0,%d15
80004dea:	82 f4       	mov %d4,-1
80004dec:	b0 1f       	add.a %a15,1
	long val;

	while ((c = *fmt++) != 0)
	{
		cp = buf;
		length = 0;
80004dee:	82 02       	mov %d2,0
	char buf[32];
	long val;

	while ((c = *fmt++) != 0)
	{
		cp = buf;
80004df0:	40 ad       	mov.aa %a13,%sp
					length = _cvt(p, buf, 16, "0123456789ABCDEF");
					break;
				default:
					*dp++ = '?';
			}
			pad = left_prec - length;
80004df2:	a2 28       	sub %d8,%d2
80004df4:	82 03       	mov %d3,0
			if (sign != '\0')
			{
				pad--;
			}
			if (zero_fill)
80004df6:	df 0c 08 01 	jeq %d12,0,80005006 <usr_vsprintf+0x2ce>
			}
			else
			{
				c = ' ';
			}
			if (!pad_on_right)
80004dfa:	df 0a 91 01 	jeq %d10,0,8000511c <usr_vsprintf+0x3e4>
			}
			if (sign != '\0')
			{
				*dp++ = sign;
			}
			while (length-- > 0)
80004dfe:	bf 12 1f 00 	jlt %d2,1,80004e3c <usr_vsprintf+0x104>
			{
				c = *cp++;
				if (c == '\n')
				{
					*dp++ = '\r';
80004e02:	80 d2       	mov.d %d2,%a13
80004e04:	80 df       	mov.d %d15,%a13
80004e06:	46 02       	not %d2
80004e08:	1b 14 00 30 	addi %d3,%d4,1
80004e0c:	42 2f       	add %d15,%d2
80004e0e:	42 3f       	add %d15,%d3
80004e10:	8b 04 80 42 	ge %d4,%d4,0
80004e14:	ab 0f 80 44 	sel %d4,%d4,%d15,0
80004e18:	60 42       	mov.a %a2,%d4
					*dp++ = c;
				}
			}
			if (sign != '\0')
			{
				*dp++ = sign;
80004e1a:	40 d3       	mov.aa %a3,%a13
			}
			while (length-- > 0)
			{
				c = *cp++;
80004e1c:	79 3f 00 00 	ld.b %d15,[%a3]0
80004e20:	d9 37 01 00 	lea %a7,[%a3]1
				if (c == '\n')
80004e24:	8b af 20 32 	ne %d3,%d15,10
80004e28:	40 f3       	mov.aa %a3,%a15
80004e2a:	df 03 75 01 	jeq %d3,0,80005114 <usr_vsprintf+0x3dc>
				{
					*dp++ = '\r';
				}
				*dp++ = c;
80004e2e:	2c 30       	st.b [%a3]0,%d15
80004e30:	d9 3f 01 00 	lea %a15,[%a3]1
			{
				*dp++ = sign;
			}
			while (length-- > 0)
			{
				c = *cp++;
80004e34:	40 73       	mov.aa %a3,%a7
80004e36:	fc 23       	loop %a2,80004e1c <usr_vsprintf+0xe4>
				{
					*dp++ = '\r';
				}
				*dp++ = c;
			}
			if (pad_on_right)
80004e38:	df 0a 8e 7f 	jeq %d10,0,80004d54 <usr_vsprintf+0x1c>
			{
				while (pad-- > 0)
80004e3c:	bf 18 8c 7f 	jlt %d8,1,80004d54 <usr_vsprintf+0x1c>
				{
					*dp++= ' ';
80004e40:	80 ff       	mov.d %d15,%a15
80004e42:	01 f8 00 26 	addsc.a %a2,%a15,%d8,0
80004e46:	46 0f       	not %d15
80004e48:	10 22       	addsc.a %a2,%a2,%d15,0
80004e4a:	28 09       	st.b [%a15]0,%d9
80004e4c:	b0 1f       	add.a %a15,1
80004e4e:	fc 2e       	loop %a2,80004e4a <usr_vsprintf+0x112>
80004e50:	3c 82       	j 80004d54 <usr_vsprintf+0x1c>
			/* handle type modifier */
			if (c == 'l' || c == 'h')
			{
				c = *fmt++;
			}
			switch (c)
80004e52:	60 e3       	mov.a %a3,%d14
80004e54:	01 34 02 26 	addsc.a %a2,%a3,%d4,2
80004e58:	dc 02       	ji %a2
80004e5a:	00 00       	nop 
80004e5c:	1d 00 59 01 	j 8000510e <usr_vsprintf+0x3d6>
80004e60:	1d ff c3 ff 	j 80004de6 <usr_vsprintf+0xae>
80004e64:	1d ff c1 ff 	j 80004de6 <usr_vsprintf+0xae>
80004e68:	1d ff bf ff 	j 80004de6 <usr_vsprintf+0xae>
80004e6c:	1d ff bd ff 	j 80004de6 <usr_vsprintf+0xae>
80004e70:	1d ff bb ff 	j 80004de6 <usr_vsprintf+0xae>
80004e74:	1d ff b9 ff 	j 80004de6 <usr_vsprintf+0xae>
80004e78:	1d ff b7 ff 	j 80004de6 <usr_vsprintf+0xae>
80004e7c:	1d ff b5 ff 	j 80004de6 <usr_vsprintf+0xae>
80004e80:	1d ff b3 ff 	j 80004de6 <usr_vsprintf+0xae>
80004e84:	1d ff b1 ff 	j 80004de6 <usr_vsprintf+0xae>
80004e88:	1d ff af ff 	j 80004de6 <usr_vsprintf+0xae>
80004e8c:	1d ff ad ff 	j 80004de6 <usr_vsprintf+0xae>
80004e90:	1d ff ab ff 	j 80004de6 <usr_vsprintf+0xae>
80004e94:	1d ff a9 ff 	j 80004de6 <usr_vsprintf+0xae>
80004e98:	1d ff a7 ff 	j 80004de6 <usr_vsprintf+0xae>
80004e9c:	1d ff a5 ff 	j 80004de6 <usr_vsprintf+0xae>
80004ea0:	1d ff a3 ff 	j 80004de6 <usr_vsprintf+0xae>
80004ea4:	1d ff a1 ff 	j 80004de6 <usr_vsprintf+0xae>
80004ea8:	1d ff 9f ff 	j 80004de6 <usr_vsprintf+0xae>
80004eac:	1d ff 9d ff 	j 80004de6 <usr_vsprintf+0xae>
80004eb0:	1d ff 9b ff 	j 80004de6 <usr_vsprintf+0xae>
80004eb4:	1d ff 99 ff 	j 80004de6 <usr_vsprintf+0xae>
80004eb8:	1d ff 97 ff 	j 80004de6 <usr_vsprintf+0xae>
80004ebc:	1d ff 95 ff 	j 80004de6 <usr_vsprintf+0xae>
80004ec0:	1d ff 93 ff 	j 80004de6 <usr_vsprintf+0xae>
80004ec4:	1d ff 91 ff 	j 80004de6 <usr_vsprintf+0xae>
80004ec8:	1d ff 8f ff 	j 80004de6 <usr_vsprintf+0xae>
80004ecc:	1d ff 8d ff 	j 80004de6 <usr_vsprintf+0xae>
80004ed0:	1d ff 8b ff 	j 80004de6 <usr_vsprintf+0xae>
80004ed4:	1d ff 89 ff 	j 80004de6 <usr_vsprintf+0xae>
80004ed8:	1d ff 87 ff 	j 80004de6 <usr_vsprintf+0xae>
80004edc:	1d ff 85 ff 	j 80004de6 <usr_vsprintf+0xae>
80004ee0:	1d ff 83 ff 	j 80004de6 <usr_vsprintf+0xae>
80004ee4:	1d ff 81 ff 	j 80004de6 <usr_vsprintf+0xae>
80004ee8:	1d ff 7f ff 	j 80004de6 <usr_vsprintf+0xae>
80004eec:	1d ff 7d ff 	j 80004de6 <usr_vsprintf+0xae>
80004ef0:	1d ff 7b ff 	j 80004de6 <usr_vsprintf+0xae>
80004ef4:	1d ff 79 ff 	j 80004de6 <usr_vsprintf+0xae>
80004ef8:	1d ff 77 ff 	j 80004de6 <usr_vsprintf+0xae>
80004efc:	1d ff 75 ff 	j 80004de6 <usr_vsprintf+0xae>
80004f00:	1d ff 73 ff 	j 80004de6 <usr_vsprintf+0xae>
80004f04:	1d ff 71 ff 	j 80004de6 <usr_vsprintf+0xae>
80004f08:	1d 00 de 00 	j 800050c4 <usr_vsprintf+0x38c>
80004f0c:	1d ff 6d ff 	j 80004de6 <usr_vsprintf+0xae>
80004f10:	1d ff 6b ff 	j 80004de6 <usr_vsprintf+0xae>
80004f14:	1d ff 69 ff 	j 80004de6 <usr_vsprintf+0xae>
80004f18:	1d ff 67 ff 	j 80004de6 <usr_vsprintf+0xae>
80004f1c:	1d ff 65 ff 	j 80004de6 <usr_vsprintf+0xae>
80004f20:	1d ff 63 ff 	j 80004de6 <usr_vsprintf+0xae>
80004f24:	1d ff 61 ff 	j 80004de6 <usr_vsprintf+0xae>
80004f28:	1d 00 bf 00 	j 800050a6 <usr_vsprintf+0x36e>
80004f2c:	1d ff 5d ff 	j 80004de6 <usr_vsprintf+0xae>
80004f30:	1d ff 5b ff 	j 80004de6 <usr_vsprintf+0xae>
80004f34:	1d ff 59 ff 	j 80004de6 <usr_vsprintf+0xae>
80004f38:	1d ff 57 ff 	j 80004de6 <usr_vsprintf+0xae>
80004f3c:	1d ff 55 ff 	j 80004de6 <usr_vsprintf+0xae>
80004f40:	1d ff 53 ff 	j 80004de6 <usr_vsprintf+0xae>
80004f44:	1d ff 51 ff 	j 80004de6 <usr_vsprintf+0xae>
80004f48:	1d ff 4f ff 	j 80004de6 <usr_vsprintf+0xae>
80004f4c:	1d ff 4d ff 	j 80004de6 <usr_vsprintf+0xae>
80004f50:	1d ff 4b ff 	j 80004de6 <usr_vsprintf+0xae>
80004f54:	1d 00 a3 00 	j 8000509a <usr_vsprintf+0x362>
80004f58:	1d 00 a7 00 	j 800050a6 <usr_vsprintf+0x36e>
80004f5c:	1d ff 45 ff 	j 80004de6 <usr_vsprintf+0xae>
80004f60:	1d ff 43 ff 	j 80004de6 <usr_vsprintf+0xae>
80004f64:	1d ff 41 ff 	j 80004de6 <usr_vsprintf+0xae>
80004f68:	1d ff 3f ff 	j 80004de6 <usr_vsprintf+0xae>
80004f6c:	1d ff 3d ff 	j 80004de6 <usr_vsprintf+0xae>
80004f70:	1d ff 3b ff 	j 80004de6 <usr_vsprintf+0xae>
80004f74:	1d ff 39 ff 	j 80004de6 <usr_vsprintf+0xae>
80004f78:	1d ff 37 ff 	j 80004de6 <usr_vsprintf+0xae>
80004f7c:	1d ff 35 ff 	j 80004de6 <usr_vsprintf+0xae>
80004f80:	1d ff 33 ff 	j 80004de6 <usr_vsprintf+0xae>
80004f84:	1d ff 31 ff 	j 80004de6 <usr_vsprintf+0xae>
80004f88:	1d 00 63 00 	j 8000504e <usr_vsprintf+0x316>
80004f8c:	1d ff 2d ff 	j 80004de6 <usr_vsprintf+0xae>
80004f90:	1d ff 2b ff 	j 80004de6 <usr_vsprintf+0xae>
80004f94:	1d 00 52 00 	j 80005038 <usr_vsprintf+0x300>
80004f98:	1d ff 27 ff 	j 80004de6 <usr_vsprintf+0xae>
80004f9c:	1d 00 85 00 	j 800050a6 <usr_vsprintf+0x36e>
80004fa0:	1d ff 23 ff 	j 80004de6 <usr_vsprintf+0xae>
80004fa4:	1d ff 21 ff 	j 80004de6 <usr_vsprintf+0xae>
80004fa8:	1d 00 7f 00 	j 800050a6 <usr_vsprintf+0x36e>
		}
		else
		{
			if (c == '\n')
			{
				*dp++= '\r';
80004fac:	28 0b       	st.b [%a15]0,%d11
80004fae:	b0 1f       	add.a %a15,1
80004fb0:	1d ff dc fe 	j 80004d68 <usr_vsprintf+0x30>
		{
			c = *fmt++;
			left_prec = right_prec = pad_on_right = 0;
			if (c == '-')
			{
				c = *fmt++;
80004fb4:	79 cf 02 00 	ld.b %d15,[%a12]2
80004fb8:	d9 c2 03 00 	lea %a2,[%a12]3
				pad_on_right++;
			}
			if (c == '0')
80004fbc:	8b 0f 23 32 	ne %d3,%d15,48
			c = *fmt++;
			left_prec = right_prec = pad_on_right = 0;
			if (c == '-')
			{
				c = *fmt++;
				pad_on_right++;
80004fc0:	82 1a       	mov %d10,1
				zero_fill = TRUE;
				c = *fmt++;
			}
			else
			{
				zero_fill = FALSE;
80004fc2:	82 0c       	mov %d12,0
			if (c == '-')
			{
				c = *fmt++;
				pad_on_right++;
			}
			if (c == '0')
80004fc4:	df 03 ea fe 	jne %d3,0,80004d98 <usr_vsprintf+0x60>
			{
				zero_fill = TRUE;
				c = *fmt++;
80004fc8:	79 2f 00 00 	ld.b %d15,[%a2]0
				c = *fmt++;
				pad_on_right++;
			}
			if (c == '0')
			{
				zero_fill = TRUE;
80004fcc:	82 1c       	mov %d12,1
				c = *fmt++;
80004fce:	b0 12       	add.a %a2,1
80004fd0:	1d ff e4 fe 	j 80004d98 <usr_vsprintf+0x60>
				left_prec = (left_prec * 10) + (c - '0');
				c = *fmt++;
			}
			if (c == '.')
			{
				c = *fmt++;
80004fd4:	79 cf 00 00 	ld.b %d15,[%a12]0
80004fd8:	d9 c2 01 00 	lea %a2,[%a12]1
				zero_fill++;
				while (is_digit(c))
80004fdc:	1b 0f fd 2f 	addi %d2,%d15,-48
80004fe0:	8f f2 0f 21 	and %d2,%d2,255
				c = *fmt++;
			}
			if (c == '.')
			{
				c = *fmt++;
				zero_fill++;
80004fe4:	c2 1c       	add %d12,1
				left_prec = (left_prec * 10) + (c - '0');
				c = *fmt++;
			}
			if (c == '.')
			{
				c = *fmt++;
80004fe6:	40 2c       	mov.aa %a12,%a2
				zero_fill++;
				while (is_digit(c))
80004fe8:	ff a2 f1 fe 	jge.u %d2,10,80004dca <usr_vsprintf+0x92>
				{
					right_prec = (right_prec * 10) + (c - '0');
					c = *fmt++;
80004fec:	79 2f 00 00 	ld.b %d15,[%a2]0
80004ff0:	d9 2c 01 00 	lea %a12,[%a2]1
			}
			if (c == '.')
			{
				c = *fmt++;
				zero_fill++;
				while (is_digit(c))
80004ff4:	1b 0f fd 3f 	addi %d3,%d15,-48
80004ff8:	8f f3 0f 31 	and %d3,%d3,255
				{
					right_prec = (right_prec * 10) + (c - '0');
					c = *fmt++;
80004ffc:	40 c2       	mov.aa %a2,%a12
			}
			if (c == '.')
			{
				c = *fmt++;
				zero_fill++;
				while (is_digit(c))
80004ffe:	bf a3 f7 ff 	jlt.u %d3,10,80004fec <usr_vsprintf+0x2b4>
80005002:	1d ff e4 fe 	j 80004dca <usr_vsprintf+0x92>
80005006:	da 20       	mov %d15,32
			}
			else
			{
				c = ' ';
			}
			if (!pad_on_right)
80005008:	f6 af       	jnz %d10,80005026 <usr_vsprintf+0x2ee>
			{
				while (pad-- > 0)
8000500a:	1b f8 ff 5f 	addi %d5,%d8,-1
8000500e:	bf 18 8d 00 	jlt %d8,1,80005128 <usr_vsprintf+0x3f0>
80005012:	80 f5       	mov.d %d5,%a15
80005014:	01 f8 00 56 	addsc.a %a5,%a15,%d8,0
80005018:	46 05       	not %d5
8000501a:	01 55 00 56 	addsc.a %a5,%a5,%d5,0
				{
					*dp++ = c;
8000501e:	28 0f       	st.b [%a15]0,%d15
80005020:	b0 1f       	add.a %a15,1
80005022:	fc 5e       	loop %a5,8000501e <usr_vsprintf+0x2e6>
80005024:	82 f8       	mov %d8,-1
				}
			}
			if (sign != '\0')
80005026:	76 33       	jz %d3,8000502c <usr_vsprintf+0x2f4>
			{
				*dp++ = sign;
80005028:	28 03       	st.b [%a15]0,%d3
8000502a:	b0 1f       	add.a %a15,1
			}
			while (length-- > 0)
8000502c:	ff 12 eb 7e 	jge %d2,1,80004e02 <usr_vsprintf+0xca>
				{
					*dp++ = '\r';
				}
				*dp++ = c;
			}
			if (pad_on_right)
80005030:	df 0a 92 7e 	jeq %d10,0,80004d54 <usr_vsprintf+0x1c>
80005034:	1d ff 04 ff 	j 80004e3c <usr_vsprintf+0x104>
							length = _cvt(val, buf, 16, "0123456789ABCDEF");
							break;
					}
					break;
				case 's' :
					cp = va_arg(ap, char *);
80005038:	d4 6d       	ld.a %a13,[%a6]
8000503a:	80 6f       	mov.d %d15,%a6
					length = strlen(cp);
8000503c:	40 d4       	mov.aa %a4,%a13
8000503e:	6d 00 91 1e 	call 80008d60 <strlen>
							length = _cvt(val, buf, 16, "0123456789ABCDEF");
							break;
					}
					break;
				case 's' :
					cp = va_arg(ap, char *);
80005042:	c2 4f       	add %d15,4
80005044:	1b f2 ff 4f 	addi %d4,%d2,-1
80005048:	60 f6       	mov.a %a6,%d15
					length = strlen(cp);
					break;
8000504a:	1d ff d4 fe 	j 80004df2 <usr_vsprintf+0xba>
					continue;
				case '%' : /* '%%' ==> output '%' */
					*dp++ = c;
					break;
				case 'p' :
					p = va_arg(ap, unsigned int);
8000504e:	4c 60       	ld.w %d15,[%a6]0
80005050:	d9 67 04 00 	lea %a7,[%a6]4
{
	char temp[80];
	char *cp = temp;
	int length = 0;

	if (val == 0)
80005054:	df 0f cc 80 	jne %d15,0,800051ec <usr_vsprintf+0x4b4>
	{
		/* Special case */
		*cp++ = '0';
80005058:	da 30       	mov %d15,48
8000505a:	e9 af 20 00 	st.b [%sp]32,%d15
8000505e:	d9 a4 21 00 	lea %a4,[%sp]33
80005062:	01 4e 20 20 	sub.a %a2,%a14,%a4
80005066:	80 2f       	mov.d %d15,%a2
80005068:	40 43       	mov.aa %a3,%a4
8000506a:	46 0f       	not %d15
8000506c:	60 f2       	mov.a %a2,%d15
8000506e:	40 a5       	mov.aa %a5,%sp
			val /= radix;
		}
	}
	while (cp != temp)
	{
		*buf++ = *--cp;
80005070:	09 3f 7f f4 	ld.bu %d15,[+%a3]-1
80005074:	2c 50       	st.b [%a5]0,%d15
80005076:	b0 15       	add.a %a5,1
80005078:	fc 2c       	loop %a2,80005070 <usr_vsprintf+0x338>
8000507a:	d9 42 ff ff 	lea %a2,[%a4]-1
8000507e:	01 32 20 20 	sub.a %a2,%a2,%a3
80005082:	80 24       	mov.d %d4,%a2
80005084:	01 34 20 40 	sub.a %a4,%a4,%a3
80005088:	30 a4       	add.a %a4,%sp
8000508a:	1b 14 00 20 	addi %d2,%d4,1
		length++;
	}
	*buf = '\0';
8000508e:	82 0f       	mov %d15,0
80005090:	2c 40       	st.b [%a4]0,%d15
					continue;
				case '%' : /* '%%' ==> output '%' */
					*dp++ = c;
					break;
				case 'p' :
					p = va_arg(ap, unsigned int);
80005092:	40 76       	mov.aa %a6,%a7
	char buf[32];
	long val;

	while ((c = *fmt++) != 0)
	{
		cp = buf;
80005094:	40 ad       	mov.aa %a13,%sp
					*dp++ = c;
					break;
				case 'p' :
					p = va_arg(ap, unsigned int);
					length = _cvt(p, buf, 16, "0123456789abcdef");
					break;
80005096:	1d ff ae fe 	j 80004df2 <usr_vsprintf+0xba>
				case 's' :
					cp = va_arg(ap, char *);
					length = strlen(cp);
					break;
				case 'c' :
					c = (char)va_arg(ap, long);
8000509a:	4c 60       	ld.w %d15,[%a6]0
8000509c:	b0 46       	add.a %a6,4
8000509e:	28 0f       	st.b [%a15]0,%d15
					*dp++ = c;
800050a0:	b0 1f       	add.a %a15,1
					continue;
800050a2:	1d ff 59 fe 	j 80004d54 <usr_vsprintf+0x1c>
				case 'd' :
				case 'u' :
				case 'x' :
				case 'X' :
					val = va_arg(ap, long);
					switch (c)
800050a6:	1b 8f fa ff 	addi %d15,%d15,-88
800050aa:	8b 1f a2 32 	ge.u %d3,%d15,33
			{
				case 'd' :
				case 'u' :
				case 'x' :
				case 'X' :
					val = va_arg(ap, long);
800050ae:	d9 64 04 00 	lea %a4,[%a6]4
800050b2:	54 62       	ld.w %d2,[%a6]
					switch (c)
800050b4:	df 03 3d 00 	jeq %d3,0,8000512e <usr_vsprintf+0x3f6>
			{
				case 'd' :
				case 'u' :
				case 'x' :
				case 'X' :
					val = va_arg(ap, long);
800050b8:	40 46       	mov.aa %a6,%a4
					switch (c)
800050ba:	82 f4       	mov %d4,-1
	long val;

	while ((c = *fmt++) != 0)
	{
		cp = buf;
		length = 0;
800050bc:	82 02       	mov %d2,0
	char buf[32];
	long val;

	while ((c = *fmt++) != 0)
	{
		cp = buf;
800050be:	40 ad       	mov.aa %a13,%sp
800050c0:	1d ff 99 fe 	j 80004df2 <usr_vsprintf+0xba>
				case 'p' :
					p = va_arg(ap, unsigned int);
					length = _cvt(p, buf, 16, "0123456789abcdef");
					break;
				case 'P' :
					p = va_arg(ap, unsigned int);
800050c4:	4c 60       	ld.w %d15,[%a6]0
800050c6:	d9 64 04 00 	lea %a4,[%a6]4
{
	char temp[80];
	char *cp = temp;
	int length = 0;

	if (val == 0)
800050ca:	ee 7b       	jnz %d15,800051c0 <usr_vsprintf+0x488>
	{
		/* Special case */
		*cp++ = '0';
800050cc:	da 30       	mov %d15,48
800050ce:	e9 af 20 00 	st.b [%sp]32,%d15
800050d2:	d9 a6 21 00 	lea %a6,[%sp]33
800050d6:	01 6e 20 20 	sub.a %a2,%a14,%a6
800050da:	80 2f       	mov.d %d15,%a2
800050dc:	40 63       	mov.aa %a3,%a6
800050de:	46 0f       	not %d15
800050e0:	60 f2       	mov.a %a2,%d15
800050e2:	40 a5       	mov.aa %a5,%sp
			val /= radix;
		}
	}
	while (cp != temp)
	{
		*buf++ = *--cp;
800050e4:	09 3f 7f f4 	ld.bu %d15,[+%a3]-1
800050e8:	2c 50       	st.b [%a5]0,%d15
800050ea:	b0 15       	add.a %a5,1
800050ec:	fc 2c       	loop %a2,800050e4 <usr_vsprintf+0x3ac>
800050ee:	d9 62 ff ff 	lea %a2,[%a6]-1
800050f2:	01 36 20 60 	sub.a %a6,%a6,%a3
800050f6:	01 32 20 30 	sub.a %a3,%a2,%a3
800050fa:	80 34       	mov.d %d4,%a3
800050fc:	30 a6       	add.a %a6,%sp
800050fe:	1b 14 00 20 	addi %d2,%d4,1
		length++;
	}
	*buf = '\0';
80005102:	82 0f       	mov %d15,0
80005104:	2c 60       	st.b [%a6]0,%d15
	char buf[32];
	long val;

	while ((c = *fmt++) != 0)
	{
		cp = buf;
80005106:	40 ad       	mov.aa %a13,%sp
				case 'p' :
					p = va_arg(ap, unsigned int);
					length = _cvt(p, buf, 16, "0123456789abcdef");
					break;
				case 'P' :
					p = va_arg(ap, unsigned int);
80005108:	40 46       	mov.aa %a6,%a4
					length = _cvt(p, buf, 16, "0123456789ABCDEF");
					break;
8000510a:	1d ff 74 fe 	j 80004df2 <usr_vsprintf+0xba>
				case 'c' :
					c = (char)va_arg(ap, long);
					*dp++ = c;
					continue;
				case '%' : /* '%%' ==> output '%' */
					*dp++ = c;
8000510e:	da 25       	mov %d15,37
80005110:	1d ff 6c fe 	j 80004de8 <usr_vsprintf+0xb0>
			while (length-- > 0)
			{
				c = *cp++;
				if (c == '\n')
				{
					*dp++ = '\r';
80005114:	b0 13       	add.a %a3,1
80005116:	28 0b       	st.b [%a15]0,%d11
80005118:	1d ff 8b fe 	j 80004e2e <usr_vsprintf+0xf6>
			}
			else
			{
				c = ' ';
			}
			if (!pad_on_right)
8000511c:	82 03       	mov %d3,0
8000511e:	da 30       	mov %d15,48
			{
				while (pad-- > 0)
80005120:	1b f8 ff 5f 	addi %d5,%d8,-1
80005124:	ff 18 77 7f 	jge %d8,1,80005012 <usr_vsprintf+0x2da>
80005128:	02 58       	mov %d8,%d5
8000512a:	1d ff 7e ff 	j 80005026 <usr_vsprintf+0x2ee>
				case 'd' :
				case 'u' :
				case 'x' :
				case 'X' :
					val = va_arg(ap, long);
					switch (c)
8000512e:	91 00 00 58 	movh.a %a5,32768
80005132:	d9 55 3c 45 	lea %a5,[%a5]20796 <8000513c <usr_vsprintf+0x404>>
80005136:	90 52       	addsc.a %a2,%a5,%d15,2
80005138:	dc 02       	ji %a2
8000513a:	00 00       	nop 
8000513c:	1d 00 a6 00 	j 80005288 <usr_vsprintf+0x550>
80005140:	1d ff bc ff 	j 800050b8 <usr_vsprintf+0x380>
80005144:	1d ff ba ff 	j 800050b8 <usr_vsprintf+0x380>
80005148:	1d ff b8 ff 	j 800050b8 <usr_vsprintf+0x380>
8000514c:	1d ff b6 ff 	j 800050b8 <usr_vsprintf+0x380>
80005150:	1d ff b4 ff 	j 800050b8 <usr_vsprintf+0x380>
80005154:	1d ff b2 ff 	j 800050b8 <usr_vsprintf+0x380>
80005158:	1d ff b0 ff 	j 800050b8 <usr_vsprintf+0x380>
8000515c:	1d ff ae ff 	j 800050b8 <usr_vsprintf+0x380>
80005160:	1d ff ac ff 	j 800050b8 <usr_vsprintf+0x380>
80005164:	1d ff aa ff 	j 800050b8 <usr_vsprintf+0x380>
80005168:	1d ff a8 ff 	j 800050b8 <usr_vsprintf+0x380>
8000516c:	1d 00 87 00 	j 8000527a <usr_vsprintf+0x542>
80005170:	1d ff a4 ff 	j 800050b8 <usr_vsprintf+0x380>
80005174:	1d ff a2 ff 	j 800050b8 <usr_vsprintf+0x380>
80005178:	1d ff a0 ff 	j 800050b8 <usr_vsprintf+0x380>
8000517c:	1d ff 9e ff 	j 800050b8 <usr_vsprintf+0x380>
80005180:	1d ff 9c ff 	j 800050b8 <usr_vsprintf+0x380>
80005184:	1d ff 9a ff 	j 800050b8 <usr_vsprintf+0x380>
80005188:	1d ff 98 ff 	j 800050b8 <usr_vsprintf+0x380>
8000518c:	1d ff 96 ff 	j 800050b8 <usr_vsprintf+0x380>
80005190:	1d ff 94 ff 	j 800050b8 <usr_vsprintf+0x380>
80005194:	1d ff 92 ff 	j 800050b8 <usr_vsprintf+0x380>
80005198:	1d ff 90 ff 	j 800050b8 <usr_vsprintf+0x380>
8000519c:	1d ff 8e ff 	j 800050b8 <usr_vsprintf+0x380>
800051a0:	1d ff 8c ff 	j 800050b8 <usr_vsprintf+0x380>
800051a4:	1d ff 8a ff 	j 800050b8 <usr_vsprintf+0x380>
800051a8:	1d ff 88 ff 	j 800050b8 <usr_vsprintf+0x380>
800051ac:	1d ff 86 ff 	j 800050b8 <usr_vsprintf+0x380>
800051b0:	1d 00 34 00 	j 80005218 <usr_vsprintf+0x4e0>
800051b4:	1d ff 82 ff 	j 800050b8 <usr_vsprintf+0x380>
800051b8:	1d ff 80 ff 	j 800050b8 <usr_vsprintf+0x380>
800051bc:	1d 00 92 00 	j 800052e0 <usr_vsprintf+0x5a8>
{
	char temp[80];
	char *cp = temp;
	int length = 0;

	if (val == 0)
800051c0:	40 e2       	mov.aa %a2,%a14
	}
	else
	{
		while (val)
		{
			*cp++ = digits[val % radix];
800051c2:	91 00 00 58 	movh.a %a5,32768
800051c6:	8f ff 00 21 	and %d2,%d15,15
800051ca:	d9 55 04 50 	lea %a5,[%a5]324 <80000144 <IfxPort_cfg_esrMasks+0x9c>>
800051ce:	01 52 00 36 	addsc.a %a3,%a5,%d2,0
800051d2:	d9 26 01 00 	lea %a6,[%a2]1
800051d6:	14 32       	ld.bu %d2,[%a3]
			val /= radix;
800051d8:	06 cf       	sh %d15,-4
	}
	else
	{
		while (val)
		{
			*cp++ = digits[val % radix];
800051da:	34 22       	st.b [%a2],%d2
800051dc:	40 62       	mov.aa %a2,%a6
		/* Special case */
		*cp++ = '0';
	}
	else
	{
		while (val)
800051de:	ee f2       	jnz %d15,800051c2 <usr_vsprintf+0x48a>
		{
			*cp++ = digits[val % radix];
			val /= radix;
		}
	}
	while (cp != temp)
800051e0:	7d e6 7b ff 	jne.a %a6,%a14,800050d6 <usr_vsprintf+0x39e>
800051e4:	82 f4       	mov %d4,-1
800051e6:	82 02       	mov %d2,0
800051e8:	40 a6       	mov.aa %a6,%sp
800051ea:	3c 8c       	j 80005102 <usr_vsprintf+0x3ca>
{
	char temp[80];
	char *cp = temp;
	int length = 0;

	if (val == 0)
800051ec:	40 e2       	mov.aa %a2,%a14
	}
	else
	{
		while (val)
		{
			*cp++ = digits[val % radix];
800051ee:	91 00 00 48 	movh.a %a4,32768
800051f2:	8f ff 00 21 	and %d2,%d15,15
800051f6:	d9 44 33 40 	lea %a4,[%a4]307 <80000133 <IfxPort_cfg_esrMasks+0x8b>>
800051fa:	01 42 00 36 	addsc.a %a3,%a4,%d2,0
			val /= radix;
800051fe:	06 cf       	sh %d15,-4
	}
	else
	{
		while (val)
		{
			*cp++ = digits[val % radix];
80005200:	14 32       	ld.bu %d2,[%a3]
80005202:	34 22       	st.b [%a2],%d2
80005204:	b0 12       	add.a %a2,1
		/* Special case */
		*cp++ = '0';
	}
	else
	{
		while (val)
80005206:	ee f4       	jnz %d15,800051ee <usr_vsprintf+0x4b6>
		{
			*cp++ = digits[val % radix];
80005208:	40 24       	mov.aa %a4,%a2
			val /= radix;
		}
	}
	while (cp != temp)
8000520a:	7d e2 2c ff 	jne.a %a2,%a14,80005062 <usr_vsprintf+0x32a>
8000520e:	82 f4       	mov %d4,-1
80005210:	82 02       	mov %d2,0
80005212:	40 a4       	mov.aa %a4,%sp
80005214:	1d ff 3d ff 	j 8000508e <usr_vsprintf+0x356>
			}
			else
			{
				right_prec = left_prec;
			}
			sign = '\0';
80005218:	82 03       	mov %d3,0
								sign = '-';
								val = -val;
							} // @suppress("No break at end of case")
							/* fall through */
						case 'u' :
							length = _cvt(val, buf, 10, "0123456789");
8000521a:	02 2f       	mov %d15,%d2
{
	char temp[80];
	char *cp = temp;
	int length = 0;

	if (val == 0)
8000521c:	df 02 8e 80 	jne %d2,0,80005338 <usr_vsprintf+0x600>
	{
		/* Special case */
		*cp++ = '0';
80005220:	da 30       	mov %d15,48
80005222:	e9 af 20 00 	st.b [%sp]32,%d15
80005226:	d9 a6 21 00 	lea %a6,[%sp]33
8000522a:	01 6e 20 20 	sub.a %a2,%a14,%a6
8000522e:	80 2f       	mov.d %d15,%a2
80005230:	40 63       	mov.aa %a3,%a6
80005232:	46 0f       	not %d15
80005234:	60 f2       	mov.a %a2,%d15
80005236:	40 a5       	mov.aa %a5,%sp
			val /= radix;
		}
	}
	while (cp != temp)
	{
		*buf++ = *--cp;
80005238:	09 3f 7f f4 	ld.bu %d15,[+%a3]-1
8000523c:	2c 50       	st.b [%a5]0,%d15
8000523e:	b0 15       	add.a %a5,1
80005240:	fc 2c       	loop %a2,80005238 <usr_vsprintf+0x500>
80005242:	d9 62 ff ff 	lea %a2,[%a6]-1
80005246:	01 36 20 60 	sub.a %a6,%a6,%a3
8000524a:	01 32 20 30 	sub.a %a3,%a2,%a3
8000524e:	80 34       	mov.d %d4,%a3
80005250:	30 a6       	add.a %a6,%sp
80005252:	1b 14 00 20 	addi %d2,%d4,1
		length++;
	}
	*buf = '\0';
80005256:	82 0f       	mov %d15,0
80005258:	2c 60       	st.b [%a6]0,%d15
					length = _cvt(p, buf, 16, "0123456789ABCDEF");
					break;
				default:
					*dp++ = '?';
			}
			pad = left_prec - length;
8000525a:	a2 28       	sub %d8,%d2
			{
				case 'd' :
				case 'u' :
				case 'x' :
				case 'X' :
					val = va_arg(ap, long);
8000525c:	40 46       	mov.aa %a6,%a4
	char buf[32];
	long val;

	while ((c = *fmt++) != 0)
	{
		cp = buf;
8000525e:	40 ad       	mov.aa %a13,%sp
					break;
				default:
					*dp++ = '?';
			}
			pad = left_prec - length;
			if (sign != '\0')
80005260:	df 03 ca 7d 	jeq %d3,0,80004df4 <usr_vsprintf+0xbc>
			{
				pad--;
80005264:	c2 f8       	add %d8,-1
			{
				case 'd' :
				case 'u' :
				case 'x' :
				case 'X' :
					val = va_arg(ap, long);
80005266:	40 46       	mov.aa %a6,%a4
	char buf[32];
	long val;

	while ((c = *fmt++) != 0)
	{
		cp = buf;
80005268:	40 ad       	mov.aa %a13,%sp
			pad = left_prec - length;
			if (sign != '\0')
			{
				pad--;
			}
			if (zero_fill)
8000526a:	df 0c ce 7e 	jeq %d12,0,80005006 <usr_vsprintf+0x2ce>
			{
				c = '0';
				if (sign != '\0')
				{
					*dp++ = sign;
8000526e:	28 03       	st.b [%a15]0,%d3
80005270:	40 46       	mov.aa %a6,%a4
80005272:	b0 1f       	add.a %a15,1
80005274:	40 ad       	mov.aa %a13,%sp
80005276:	1d ff c2 fd 	j 80004dfa <usr_vsprintf+0xc2>
			}
			else
			{
				right_prec = left_prec;
			}
			sign = '\0';
8000527a:	82 03       	mov %d3,0
				case 'X' :
					val = va_arg(ap, long);
					switch (c)
					{
						case 'd' :
							if (val < 0)
8000527c:	ff 02 cf 7f 	jge %d2,0,8000521a <usr_vsprintf+0x4e2>
							{
								sign = '-';
								val = -val;
80005280:	32 52       	rsub %d2
					switch (c)
					{
						case 'd' :
							if (val < 0)
							{
								sign = '-';
80005282:	3b d0 02 30 	mov %d3,45
80005286:	3c ca       	j 8000521a <usr_vsprintf+0x4e2>
							break;
						case 'x' :
							length = _cvt(val, buf, 16, "0123456789abcdef");
							break;
						case 'X' :
							length = _cvt(val, buf, 16, "0123456789ABCDEF");
80005288:	02 2f       	mov %d15,%d2
{
	char temp[80];
	char *cp = temp;
	int length = 0;

	if (val == 0)
8000528a:	df 02 7c 00 	jeq %d2,0,80005382 <usr_vsprintf+0x64a>
8000528e:	40 e2       	mov.aa %a2,%a14
	}
	else
	{
		while (val)
		{
			*cp++ = digits[val % radix];
80005290:	91 00 00 58 	movh.a %a5,32768
80005294:	8f ff 00 21 	and %d2,%d15,15
80005298:	d9 55 04 50 	lea %a5,[%a5]324 <80000144 <IfxPort_cfg_esrMasks+0x9c>>
8000529c:	01 52 00 36 	addsc.a %a3,%a5,%d2,0
			val /= radix;
800052a0:	06 cf       	sh %d15,-4
	}
	else
	{
		while (val)
		{
			*cp++ = digits[val % radix];
800052a2:	14 32       	ld.bu %d2,[%a3]
800052a4:	34 22       	st.b [%a2],%d2
800052a6:	b0 12       	add.a %a2,1
		/* Special case */
		*cp++ = '0';
	}
	else
	{
		while (val)
800052a8:	ee f4       	jnz %d15,80005290 <usr_vsprintf+0x558>
		{
			*cp++ = digits[val % radix];
800052aa:	40 26       	mov.aa %a6,%a2
			val /= radix;
		}
	}
	while (cp != temp)
800052ac:	7d e2 9c 7f 	jeq.a %a2,%a14,800051e4 <usr_vsprintf+0x4ac>
	int length = 0;

	if (val == 0)
	{
		/* Special case */
		*cp++ = '0';
800052b0:	01 6e 20 50 	sub.a %a5,%a14,%a6
800052b4:	80 5f       	mov.d %d15,%a5
800052b6:	40 62       	mov.aa %a2,%a6
800052b8:	46 0f       	not %d15
800052ba:	60 f5       	mov.a %a5,%d15
800052bc:	40 a3       	mov.aa %a3,%sp
			val /= radix;
		}
	}
	while (cp != temp)
	{
		*buf++ = *--cp;
800052be:	09 2f 7f f4 	ld.bu %d15,[+%a2]-1
800052c2:	2c 30       	st.b [%a3]0,%d15
800052c4:	b0 13       	add.a %a3,1
800052c6:	fc 5c       	loop %a5,800052be <usr_vsprintf+0x586>
800052c8:	d9 63 ff ff 	lea %a3,[%a6]-1
800052cc:	01 23 20 30 	sub.a %a3,%a3,%a2
800052d0:	80 34       	mov.d %d4,%a3
800052d2:	01 26 20 60 	sub.a %a6,%a6,%a2
800052d6:	30 a6       	add.a %a6,%sp
800052d8:	1b 14 00 20 	addi %d2,%d4,1
800052dc:	1d ff 13 ff 	j 80005102 <usr_vsprintf+0x3ca>
							/* fall through */
						case 'u' :
							length = _cvt(val, buf, 10, "0123456789");
							break;
						case 'x' :
							length = _cvt(val, buf, 16, "0123456789abcdef");
800052e0:	02 2f       	mov %d15,%d2
{
	char temp[80];
	char *cp = temp;
	int length = 0;

	if (val == 0)
800052e2:	df 02 4a 00 	jeq %d2,0,80005376 <usr_vsprintf+0x63e>
800052e6:	40 e2       	mov.aa %a2,%a14
	}
	else
	{
		while (val)
		{
			*cp++ = digits[val % radix];
800052e8:	91 00 00 58 	movh.a %a5,32768
800052ec:	8f ff 00 21 	and %d2,%d15,15
800052f0:	d9 55 33 40 	lea %a5,[%a5]307 <80000133 <IfxPort_cfg_esrMasks+0x8b>>
800052f4:	01 52 00 36 	addsc.a %a3,%a5,%d2,0
			val /= radix;
800052f8:	06 cf       	sh %d15,-4
	}
	else
	{
		while (val)
		{
			*cp++ = digits[val % radix];
800052fa:	14 32       	ld.bu %d2,[%a3]
800052fc:	34 22       	st.b [%a2],%d2
800052fe:	b0 12       	add.a %a2,1
		/* Special case */
		*cp++ = '0';
	}
	else
	{
		while (val)
80005300:	ee f4       	jnz %d15,800052e8 <usr_vsprintf+0x5b0>
		{
			*cp++ = digits[val % radix];
80005302:	40 26       	mov.aa %a6,%a2
			val /= radix;
		}
	}
	while (cp != temp)
80005304:	7d e2 70 7f 	jeq.a %a2,%a14,800051e4 <usr_vsprintf+0x4ac>
	int length = 0;

	if (val == 0)
	{
		/* Special case */
		*cp++ = '0';
80005308:	01 6e 20 50 	sub.a %a5,%a14,%a6
8000530c:	80 5f       	mov.d %d15,%a5
8000530e:	40 62       	mov.aa %a2,%a6
80005310:	46 0f       	not %d15
80005312:	60 f5       	mov.a %a5,%d15
80005314:	40 a3       	mov.aa %a3,%sp
			val /= radix;
		}
	}
	while (cp != temp)
	{
		*buf++ = *--cp;
80005316:	09 2f 7f f4 	ld.bu %d15,[+%a2]-1
8000531a:	2c 30       	st.b [%a3]0,%d15
8000531c:	b0 13       	add.a %a3,1
8000531e:	fc 5c       	loop %a5,80005316 <usr_vsprintf+0x5de>
80005320:	d9 63 ff ff 	lea %a3,[%a6]-1
80005324:	01 26 20 60 	sub.a %a6,%a6,%a2
80005328:	01 23 20 20 	sub.a %a2,%a3,%a2
8000532c:	80 24       	mov.d %d4,%a2
8000532e:	30 a6       	add.a %a6,%sp
80005330:	1b 14 00 20 	addi %d2,%d4,1
80005334:	1d ff e7 fe 	j 80005102 <usr_vsprintf+0x3ca>
{
	char temp[80];
	char *cp = temp;
	int length = 0;

	if (val == 0)
80005338:	40 e2       	mov.aa %a2,%a14
	}
	else
	{
		while (val)
		{
			*cp++ = digits[val % radix];
8000533a:	7b d0 cc 4c 	movh %d4,52429
8000533e:	1b d4 cc 4c 	addi %d4,%d4,-13107
80005342:	73 4f 68 40 	mul.u %e4,%d15,%d4
80005346:	91 00 00 58 	movh.a %a5,32768
8000534a:	d9 55 28 40 	lea %a5,[%a5]296 <80000128 <IfxPort_cfg_esrMasks+0x80>>
8000534e:	8f d5 1f 20 	sh %d2,%d5,-3
80005352:	53 a2 20 40 	mul %d4,%d2,10
80005356:	a2 4f       	sub %d15,%d4
80005358:	10 53       	addsc.a %a3,%a5,%d15,0
8000535a:	0c 30       	ld.bu %d15,[%a3]0
8000535c:	2c 20       	st.b [%a2]0,%d15
			val /= radix;
8000535e:	02 2f       	mov %d15,%d2
	}
	else
	{
		while (val)
		{
			*cp++ = digits[val % radix];
80005360:	b0 12       	add.a %a2,1
		/* Special case */
		*cp++ = '0';
	}
	else
	{
		while (val)
80005362:	df 02 ec ff 	jne %d2,0,8000533a <usr_vsprintf+0x602>
		{
			*cp++ = digits[val % radix];
80005366:	40 26       	mov.aa %a6,%a2
			val /= radix;
		}
	}
	while (cp != temp)
80005368:	7d e2 61 ff 	jne.a %a2,%a14,8000522a <usr_vsprintf+0x4f2>
8000536c:	82 f4       	mov %d4,-1
8000536e:	82 02       	mov %d2,0
80005370:	40 a6       	mov.aa %a6,%sp
80005372:	1d ff 72 ff 	j 80005256 <usr_vsprintf+0x51e>
	int length = 0;

	if (val == 0)
	{
		/* Special case */
		*cp++ = '0';
80005376:	da 30       	mov %d15,48
80005378:	e9 af 20 00 	st.b [%sp]32,%d15
8000537c:	d9 a6 21 00 	lea %a6,[%sp]33
80005380:	3c c4       	j 80005308 <usr_vsprintf+0x5d0>
80005382:	da 30       	mov %d15,48
80005384:	e9 af 20 00 	st.b [%sp]32,%d15
80005388:	d9 a6 21 00 	lea %a6,[%sp]33
8000538c:	3c 92       	j 800052b0 <usr_vsprintf+0x578>

8000538e <usr_sprintf>:
{
	int ret;
	va_list ap;

	va_start(ap, fmt);
	ret = usr_vsprintf(buf, fmt, ap);
8000538e:	40 a6       	mov.aa %a6,%sp
	va_end(ap);

	return ret;
}
80005390:	1d ff d4 fc 	j 80004d38 <usr_vsprintf>

80005394 <my_puts>:
#define BUFSIZE		128
#define KB_BS '\x7F'
#define KB_CR '\r'

void my_puts(const char *str)
{
80005394:	20 88       	sub.a %sp,136
	char buffer[BUFSIZE];
	char *ptr;

	usr_sprintf(buffer, "%s\r\n", str);
80005396:	91 00 00 58 	movh.a %a5,32768
8000539a:	f4 a4       	st.a [%sp],%a4
8000539c:	d9 55 15 50 	lea %a5,[%a5]341 <80000155 <IfxPort_cfg_esrMasks+0xad>>
800053a0:	d9 a4 08 00 	lea %a4,[%sp]8 <80000155 <IfxPort_cfg_esrMasks+0xad>>
800053a4:	6d ff f5 ff 	call 8000538e <usr_sprintf>

	for (ptr = buffer; *ptr; ++ptr)
800053a8:	79 af 08 00 	ld.b %d15,[%sp]8
800053ac:	d9 af 08 00 	lea %a15,[%sp]8
void _out_uart3(const unsigned char chr)
{
	/* wait until space is available in the FIFO */
	while (!TX_READY(MODULE_ASCLIN3));

	TX_CLEAR(MODULE_ASCLIN3);
800053b0:	7b 00 00 38 	movh %d3,32768
	char buffer[BUFSIZE];
	char *ptr;

	usr_sprintf(buffer, "%s\r\n", str);

	for (ptr = buffer; *ptr; ++ptr)
800053b4:	6e 0e       	jz %d15,800053d0 <my_puts+0x3c>
		_out_uart3((const unsigned char) *ptr);
800053b6:	8f ff 0f 21 	and %d2,%d15,255

/* Send character CHR via the serial line */
void _out_uart3(const unsigned char chr)
{
	/* wait until space is available in the FIFO */
	while (!TX_READY(MODULE_ASCLIN3));
800053ba:	85 ff b4 40 	ld.w %d15,f0000934 <_SMALL_DATA4_+0x3fff8934>
800053be:	ff 0f fe 7f 	jge %d15,0,800053ba <my_puts+0x26>

	TX_CLEAR(MODULE_ASCLIN3);
800053c2:	a5 f3 bc 40 	st.w f000093c <_SMALL_DATA4_+0x3fff893c>,%d3

	/* send the character */
	PUT_CHAR(MODULE_ASCLIN3, chr);
800053c6:	a5 f2 84 50 	st.w f0000944 <_SMALL_DATA4_+0x3fff8944>,%d2
	char buffer[BUFSIZE];
	char *ptr;

	usr_sprintf(buffer, "%s\r\n", str);

	for (ptr = buffer; *ptr; ++ptr)
800053ca:	09 ff 01 04 	ld.b %d15,[+%a15]1
800053ce:	ee f4       	jnz %d15,800053b6 <my_puts+0x22>
800053d0:	00 90       	ret 

800053d2 <my_printf>:
		_out_uart3((const unsigned char) *ptr);
}

void my_printf(const char *fmt, ...)
{
800053d2:	d9 aa c0 cf 	lea %sp,[%sp]-256
800053d6:	40 45       	mov.aa %a5,%a4
	char buffer2[BUFSIZE]; // add \r before \n
	char *ptr;
	va_list ap;

	va_start(ap, fmt);
	vsprintf(buffer, fmt, ap);
800053d8:	d9 a6 00 40 	lea %a6,[%sp]256
800053dc:	40 a4       	mov.aa %a4,%sp
800053de:	6d 00 6b 1d 	call 80008eb4 <vsprintf>
	va_end(ap);
	int j = 0;
	for (int i = 0; buffer[i]; i++) {
800053e2:	79 af 00 00 	ld.b %d15,[%sp]0
	va_list ap;

	va_start(ap, fmt);
	vsprintf(buffer, fmt, ap);
	va_end(ap);
	int j = 0;
800053e6:	a0 0f       	mov.a %a15,0
	for (int i = 0; buffer[i]; i++) {
800053e8:	6e 28       	jz %d15,80005438 <my_printf+0x66>
800053ea:	a0 02       	mov.a %a2,0
		if (buffer[i] == '\n') {
			buffer2[j++] = '\r';
800053ec:	3b d0 00 30 	mov %d3,13
800053f0:	3c 0c       	j 80005408 <my_printf+0x36>
			buffer2[j++] = buffer[i];
		} else {
			buffer2[j++] = buffer[i];
800053f2:	d9 a3 00 20 	lea %a3,[%sp]128
800053f6:	30 f3       	add.a %a3,%a15
800053f8:	2c 30       	st.b [%a3]0,%d15

	va_start(ap, fmt);
	vsprintf(buffer, fmt, ap);
	va_end(ap);
	int j = 0;
	for (int i = 0; buffer[i]; i++) {
800053fa:	b0 12       	add.a %a2,1
800053fc:	40 a3       	mov.aa %a3,%sp
800053fe:	30 23       	add.a %a3,%a2
80005400:	79 3f 00 00 	ld.b %d15,[%a3]0
		if (buffer[i] == '\n') {
			buffer2[j++] = '\r';
			buffer2[j++] = buffer[i];
		} else {
			buffer2[j++] = buffer[i];
80005404:	b0 1f       	add.a %a15,1

	va_start(ap, fmt);
	vsprintf(buffer, fmt, ap);
	va_end(ap);
	int j = 0;
	for (int i = 0; buffer[i]; i++) {
80005406:	6e 19       	jz %d15,80005438 <my_printf+0x66>
		if (buffer[i] == '\n') {
80005408:	8b af 20 22 	ne %d2,%d15,10
8000540c:	df 02 f3 ff 	jne %d2,0,800053f2 <my_printf+0x20>
			buffer2[j++] = '\r';
80005410:	d9 a3 00 20 	lea %a3,[%sp]128
80005414:	30 f3       	add.a %a3,%a15
80005416:	34 33       	st.b [%a3],%d3
80005418:	d9 f4 01 00 	lea %a4,[%a15]1
			buffer2[j++] = buffer[i];
8000541c:	d9 a3 00 20 	lea %a3,[%sp]128
80005420:	30 34       	add.a %a4,%a3
80005422:	40 a3       	mov.aa %a3,%sp
80005424:	30 23       	add.a %a3,%a2
80005426:	0c 30       	ld.bu %d15,[%a3]0

	va_start(ap, fmt);
	vsprintf(buffer, fmt, ap);
	va_end(ap);
	int j = 0;
	for (int i = 0; buffer[i]; i++) {
80005428:	b0 12       	add.a %a2,1
8000542a:	40 a3       	mov.aa %a3,%sp
8000542c:	30 23       	add.a %a3,%a2
		if (buffer[i] == '\n') {
			buffer2[j++] = '\r';
			buffer2[j++] = buffer[i];
8000542e:	2c 40       	st.b [%a4]0,%d15

	va_start(ap, fmt);
	vsprintf(buffer, fmt, ap);
	va_end(ap);
	int j = 0;
	for (int i = 0; buffer[i]; i++) {
80005430:	79 3f 00 00 	ld.b %d15,[%a3]0
		if (buffer[i] == '\n') {
			buffer2[j++] = '\r';
			buffer2[j++] = buffer[i];
80005434:	b0 2f       	add.a %a15,2

	va_start(ap, fmt);
	vsprintf(buffer, fmt, ap);
	va_end(ap);
	int j = 0;
	for (int i = 0; buffer[i]; i++) {
80005436:	ee e9       	jnz %d15,80005408 <my_printf+0x36>
			buffer2[j++] = buffer[i];
		} else {
			buffer2[j++] = buffer[i];
		}
	}
	buffer2[j] = '\0';
80005438:	d9 a2 00 20 	lea %a2,[%sp]128
8000543c:	30 2f       	add.a %a15,%a2
8000543e:	82 0f       	mov %d15,0
80005440:	28 0f       	st.b [%a15]0,%d15

	for (ptr = buffer2; *ptr; ++ptr)
80005442:	79 af 00 20 	ld.b %d15,[%sp]128
80005446:	40 2f       	mov.aa %a15,%a2
void _out_uart3(const unsigned char chr)
{
	/* wait until space is available in the FIFO */
	while (!TX_READY(MODULE_ASCLIN3));

	TX_CLEAR(MODULE_ASCLIN3);
80005448:	7b 00 00 38 	movh %d3,32768
			buffer2[j++] = buffer[i];
		}
	}
	buffer2[j] = '\0';

	for (ptr = buffer2; *ptr; ++ptr)
8000544c:	6e 0e       	jz %d15,80005468 <my_printf+0x96>
		_out_uart3((const unsigned char) *ptr);
8000544e:	8f ff 0f 21 	and %d2,%d15,255

/* Send character CHR via the serial line */
void _out_uart3(const unsigned char chr)
{
	/* wait until space is available in the FIFO */
	while (!TX_READY(MODULE_ASCLIN3));
80005452:	85 ff b4 40 	ld.w %d15,f0000934 <_SMALL_DATA4_+0x3fff8934>
80005456:	ff 0f fe 7f 	jge %d15,0,80005452 <my_printf+0x80>

	TX_CLEAR(MODULE_ASCLIN3);
8000545a:	a5 f3 bc 40 	st.w f000093c <_SMALL_DATA4_+0x3fff893c>,%d3

	/* send the character */
	PUT_CHAR(MODULE_ASCLIN3, chr);
8000545e:	a5 f2 84 50 	st.w f0000944 <_SMALL_DATA4_+0x3fff8944>,%d2
			buffer2[j++] = buffer[i];
		}
	}
	buffer2[j] = '\0';

	for (ptr = buffer2; *ptr; ++ptr)
80005462:	09 ff 01 04 	ld.b %d15,[+%a15]1
80005466:	ee f4       	jnz %d15,8000544e <my_printf+0x7c>
80005468:	00 90       	ret 

8000546a <my_scanf>:
		_out_uart3((const unsigned char) *ptr);
}

void my_scanf(const char *fmt, ...)
{
8000546a:	d9 aa b8 ff 	lea %sp,[%sp]-1032
	char *pstr, *pidx;
	va_list ap;
	va_start(ap, fmt);

	idx = 0;
	memset(buf, 0, 512);
8000546e:	d9 ac 08 00 	lea %a12,[%sp]8
80005472:	40 c2       	mov.aa %a2,%a12
80005474:	91 00 00 d8 	movh.a %a13,32768
	for (ptr = buffer2; *ptr; ++ptr)
		_out_uart3((const unsigned char) *ptr);
}

void my_scanf(const char *fmt, ...)
{
80005478:	40 4f       	mov.aa %a15,%a4
	char c = 0, buf[512];
	int idx, i;
	char *pstr, *pidx;
	va_list ap;
	va_start(ap, fmt);
8000547a:	d9 ae 48 00 	lea %a14,[%sp]1032

	idx = 0;
	memset(buf, 0, 512);
8000547e:	d2 02       	mov %e2,0
80005480:	c5 03 3f 00 	lea %a3,3f <_.+0x3e>
80005484:	89 22 48 01 	st.d [%a2+]8,%e2
80005488:	fc 3e       	loop %a3,80005484 <my_scanf+0x1a>
	int idx, i;
	char *pstr, *pidx;
	va_list ap;
	va_start(ap, fmt);

	idx = 0;
8000548a:	82 0a       	mov %d10,0
8000548c:	d9 dd 1a 50 	lea %a13,[%a13]346 <8000015a <IfxPort_cfg_esrMasks+0xb2>>

	if (RX_READY(MODULE_ASCLIN3))
	{
		ret = (unsigned char)GET_CHAR(MODULE_ASCLIN3);
		/* acknowledge receive */
		RX_CLEAR(MODULE_ASCLIN3);
80005490:	7b 00 00 91 	movh %d9,4096
		/* check for error condition */
		if (GET_ERROR_STATUS(MODULE_ASCLIN3))
80005494:	7b 50 40 80 	movh %d8,1029
int _poll_uart3(unsigned char *chr)
{
	unsigned char ret;
	int res = 0;

	if (RX_READY(MODULE_ASCLIN3))
80005498:	85 ff b4 40 	ld.w %d15,f0000934 <_SMALL_DATA4_+0x3fff8934>
8000549c:	ef cf fe 7f 	jz.t %d15,28,80005498 <my_scanf+0x2e>
	{
		ret = (unsigned char)GET_CHAR(MODULE_ASCLIN3);
800054a0:	85 f2 88 50 	ld.w %d2,f0000948 <_SMALL_DATA4_+0x3fff8948>
		/* acknowledge receive */
		RX_CLEAR(MODULE_ASCLIN3);
800054a4:	a5 f9 bc 40 	st.w f000093c <_SMALL_DATA4_+0x3fff893c>,%d9
		/* check for error condition */
		if (GET_ERROR_STATUS(MODULE_ASCLIN3))
800054a8:	85 ff b4 40 	ld.w %d15,f0000934 <_SMALL_DATA4_+0x3fff8934>
800054ac:	26 8f       	and %d15,%d8
800054ae:	ee 14       	jnz %d15,800054d6 <my_scanf+0x6c>

	idx = 0;
	memset(buf, 0, 512);
	while (c != '\r')
	{
		c = _in_uart3();
800054b0:	37 02 48 20 	extr %d2,%d2,0,8
		if (c == KB_BS)
800054b4:	8b f2 07 32 	eq %d3,%d2,127
800054b8:	df 03 12 80 	jne %d3,0,800054dc <my_scanf+0x72>
			if (idx != 0) { buf[idx--] = 0; }
			else { continue; }
		}
		else
		{
			if (c == KB_CR) { buf[idx++] = '\0'; }
800054bc:	8b d2 20 32 	ne %d3,%d2,13
800054c0:	01 ca 00 26 	addsc.a %a2,%a12,%d10,0
800054c4:	df 03 13 00 	jeq %d3,0,800054ea <my_scanf+0x80>
			else { buf[idx++] = c; }
800054c8:	34 22       	st.b [%a2],%d2
800054ca:	c2 1a       	add %d10,1
		}
		my_printf("%c", c);
800054cc:	74 a2       	st.w [%sp],%d2
800054ce:	40 d4       	mov.aa %a4,%a13
800054d0:	6d ff 81 ff 	call 800053d2 <my_printf>
800054d4:	3c e2       	j 80005498 <my_scanf+0x2e>
		RX_CLEAR(MODULE_ASCLIN3);
		/* check for error condition */
		if (GET_ERROR_STATUS(MODULE_ASCLIN3))
		{
			/* reset error flags */
			RESET_ERROR(MODULE_ASCLIN3);
800054d6:	a5 f8 bc 40 	st.w f000093c <_SMALL_DATA4_+0x3fff893c>,%d8
800054da:	3c df       	j 80005498 <my_scanf+0x2e>
	while (c != '\r')
	{
		c = _in_uart3();
		if (c == KB_BS)
		{
			if (idx != 0) { buf[idx--] = 0; }
800054dc:	df 0a de 7f 	jeq %d10,0,80005498 <my_scanf+0x2e>
800054e0:	01 ca 00 26 	addsc.a %a2,%a12,%d10,0
800054e4:	c2 fa       	add %d10,-1
800054e6:	2c 20       	st.b [%a2]0,%d15
800054e8:	3c f2       	j 800054cc <my_scanf+0x62>
			else { continue; }
		}
		else
		{
			if (c == KB_CR) { buf[idx++] = '\0'; }
800054ea:	2c 20       	st.b [%a2]0,%d15
			else { buf[idx++] = c; }
		}
		my_printf("%c", c);
800054ec:	40 d4       	mov.aa %a4,%a13
800054ee:	74 a2       	st.w [%sp],%d2
800054f0:	6d ff 71 ff 	call 800053d2 <my_printf>
	}
	my_printf("\r\n");
800054f4:	91 00 00 48 	movh.a %a4,32768
800054f8:	d9 44 1d 50 	lea %a4,[%a4]349 <8000015d <IfxPort_cfg_esrMasks+0xb5>>
800054fc:	6d ff 6b ff 	call 800053d2 <my_printf>
					pidx = strchr(buf, ' ');
					if (pidx != NULL) { *pidx = '\0'; }
					for (i = 0; ; i++)
					{
						if (buf[i] == '\0' || buf[i] == ' ') { buf[i] = '\0'; break; }
						buf[i] = '\0';
80005500:	82 08       	mov %d8,0
	int i, start_idx;
	char buf[512];

	start_idx = 0;
	while (*(s + start_idx++) == '\0');
	memset(buf, 0, 512);
80005502:	d9 ad 08 80 	lea %a13,[%sp]520
		}
		my_printf("%c", c);
	}
	my_printf("\r\n");

	while ((c = *fmt++) != 0)
80005506:	3c 05       	j 80005510 <my_scanf+0xa6>
	{
		if (c == '%')
80005508:	8b 5f 22 f2 	ne %d15,%d15,37
8000550c:	6e 08       	jz %d15,8000551c <my_scanf+0xb2>
		}
		my_printf("%c", c);
	}
	my_printf("\r\n");

	while ((c = *fmt++) != 0)
8000550e:	40 2f       	mov.aa %a15,%a2
80005510:	79 ff 00 00 	ld.b %d15,[%a15]0
80005514:	d9 f2 01 00 	lea %a2,[%a15]1
80005518:	ee f8       	jnz %d15,80005508 <my_scanf+0x9e>
8000551a:	00 90       	ret 
	{
		if (c == '%')
		{
			c = *fmt++;
			switch (c)
8000551c:	79 ff 01 00 	ld.b %d15,[%a15]1

	while ((c = *fmt++) != 0)
	{
		if (c == '%')
		{
			c = *fmt++;
80005520:	80 f9       	mov.d %d9,%a15
			switch (c)
80005522:	8b 4f 06 22 	eq %d2,%d15,100

	while ((c = *fmt++) != 0)
	{
		if (c == '%')
		{
			c = *fmt++;
80005526:	c2 29       	add %d9,2
			switch (c)
80005528:	df 02 57 80 	jne %d2,0,800055d6 <my_scanf+0x16c>
8000552c:	8b 3f 07 22 	eq %d2,%d15,115
80005530:	df 02 34 80 	jne %d2,0,80005598 <my_scanf+0x12e>
80005534:	8b 3f 06 f2 	eq %d15,%d15,99
80005538:	ee 48       	jnz %d15,800055c8 <my_scanf+0x15e>
void remove_null(char *s)
{
	int i, start_idx;
	char buf[512];

	start_idx = 0;
8000553a:	a0 0f       	mov.a %a15,0
	while (*(s + start_idx++) == '\0');
8000553c:	b0 1f       	add.a %a15,1
8000553e:	d9 a2 07 00 	lea %a2,[%sp]7
80005542:	30 f2       	add.a %a2,%a15
80005544:	79 2f 00 00 	ld.b %d15,[%a2]0
80005548:	6e fa       	jz %d15,8000553c <my_scanf+0xd2>
	memset(buf, 0, 512);
8000554a:	40 d2       	mov.aa %a2,%a13
8000554c:	d2 02       	mov %e2,0
8000554e:	c5 03 3f 00 	lea %a3,3f <_.+0x3e>
80005552:	89 22 48 01 	st.d [%a2+]8,%e2
80005556:	fc 3e       	loop %a3,80005552 <my_scanf+0xe8>
	strcpy(buf, (s + (start_idx - 1)));
80005558:	b0 ff       	add.a %a15,-1
8000555a:	40 d2       	mov.aa %a2,%a13
8000555c:	30 cf       	add.a %a15,%a12
8000555e:	04 ff       	ld.bu %d15,[%a15+]
80005560:	24 2f       	st.b [%a2+],%d15
80005562:	ee fe       	jnz %d15,8000555e <my_scanf+0xf4>

	memset(s, 0, 512);
80005564:	40 c2       	mov.aa %a2,%a12
	i = 0;
	while (buf[i] != '\0')
80005566:	79 af 08 80 	ld.b %d15,[%sp]520
	start_idx = 0;
	while (*(s + start_idx++) == '\0');
	memset(buf, 0, 512);
	strcpy(buf, (s + (start_idx - 1)));

	memset(s, 0, 512);
8000556a:	d2 02       	mov %e2,0
8000556c:	c5 03 3f 00 	lea %a3,3f <_.+0x3e>
80005570:	89 22 48 01 	st.d [%a2+]8,%e2
80005574:	fc 3e       	loop %a3,80005570 <my_scanf+0x106>
	i = 0;
	while (buf[i] != '\0')
80005576:	40 cf       	mov.aa %a15,%a12
80005578:	6e 0d       	jz %d15,80005592 <my_scanf+0x128>
8000557a:	82 02       	mov %d2,0
	{
		*(s + i) = buf[i];
8000557c:	01 c2 00 f6 	addsc.a %a15,%a12,%d2,0
		++i;
80005580:	c2 12       	add %d2,1

	memset(s, 0, 512);
	i = 0;
	while (buf[i] != '\0')
	{
		*(s + i) = buf[i];
80005582:	28 0f       	st.b [%a15]0,%d15
	memset(buf, 0, 512);
	strcpy(buf, (s + (start_idx - 1)));

	memset(s, 0, 512);
	i = 0;
	while (buf[i] != '\0')
80005584:	01 d2 00 f6 	addsc.a %a15,%a13,%d2,0
80005588:	79 ff 00 00 	ld.b %d15,[%a15]0
8000558c:	ee f8       	jnz %d15,8000557c <my_scanf+0x112>
8000558e:	01 c2 00 f6 	addsc.a %a15,%a12,%d2,0
	{
		*(s + i) = buf[i];
		++i;
	}
	*(s + i) = '\0';
80005592:	28 08       	st.b [%a15]0,%d8

	while ((c = *fmt++) != 0)
	{
		if (c == '%')
		{
			c = *fmt++;
80005594:	60 9f       	mov.a %a15,%d9
80005596:	3c bd       	j 80005510 <my_scanf+0xa6>
						if (buf[i] == '\0' || buf[i] == ' ') { buf[i] = '\0'; break; }
						buf[i] = '\0';
					}
					break;
				case 's':
					pstr = va_arg(ap, char *);
80005598:	cc e0       	ld.a %a15,[%a14]0
					for (i = 0; buf[i] != '\0'; i++)
8000559a:	79 cf 00 00 	ld.b %d15,[%a12]0
						if (buf[i] == '\0' || buf[i] == ' ') { buf[i] = '\0'; break; }
						buf[i] = '\0';
					}
					break;
				case 's':
					pstr = va_arg(ap, char *);
8000559e:	d9 e3 04 00 	lea %a3,[%a14]4
800055a2:	40 f2       	mov.aa %a2,%a15
					for (i = 0; buf[i] != '\0'; i++)
800055a4:	6e 0f       	jz %d15,800055c2 <my_scanf+0x158>
800055a6:	82 02       	mov %d2,0
					{
						*pstr++ = buf[i];
800055a8:	28 0f       	st.b [%a15]0,%d15
800055aa:	d9 f2 01 00 	lea %a2,[%a15]1
						buf[i] = '\0';
800055ae:	01 c2 00 f6 	addsc.a %a15,%a12,%d2,0
						buf[i] = '\0';
					}
					break;
				case 's':
					pstr = va_arg(ap, char *);
					for (i = 0; buf[i] != '\0'; i++)
800055b2:	c2 12       	add %d2,1
					{
						*pstr++ = buf[i];
						buf[i] = '\0';
800055b4:	28 08       	st.b [%a15]0,%d8
						buf[i] = '\0';
					}
					break;
				case 's':
					pstr = va_arg(ap, char *);
					for (i = 0; buf[i] != '\0'; i++)
800055b6:	01 c2 00 f6 	addsc.a %a15,%a12,%d2,0
800055ba:	79 ff 00 00 	ld.b %d15,[%a15]0
					{
						*pstr++ = buf[i];
800055be:	40 2f       	mov.aa %a15,%a2
						buf[i] = '\0';
					}
					break;
				case 's':
					pstr = va_arg(ap, char *);
					for (i = 0; buf[i] != '\0'; i++)
800055c0:	ee f4       	jnz %d15,800055a8 <my_scanf+0x13e>
					{
						*pstr++ = buf[i];
						buf[i] = '\0';
					}
					*pstr = '\0';
800055c2:	34 28       	st.b [%a2],%d8
						if (buf[i] == '\0' || buf[i] == ' ') { buf[i] = '\0'; break; }
						buf[i] = '\0';
					}
					break;
				case 's':
					pstr = va_arg(ap, char *);
800055c4:	40 3e       	mov.aa %a14,%a3
					{
						*pstr++ = buf[i];
						buf[i] = '\0';
					}
					*pstr = '\0';
					break;
800055c6:	3c ba       	j 8000553a <my_scanf+0xd0>
		{
			c = *fmt++;
			switch (c)
			{
				case 'c':
					*va_arg(ap, char *) = buf[0];
800055c8:	cc e0       	ld.a %a15,[%a14]0
800055ca:	79 cf 00 00 	ld.b %d15,[%a12]0
800055ce:	b0 4e       	add.a %a14,4
800055d0:	28 0f       	st.b [%a15]0,%d15
					buf[0] = '\0';
800055d2:	34 c8       	st.b [%a12],%d8
					break;
800055d4:	3c b3       	j 8000553a <my_scanf+0xd0>
				case 'd':
					*va_arg(ap, int *) = atoi(buf);
800055d6:	cc e0       	ld.a %a15,[%a14]0
800055d8:	40 c4       	mov.aa %a4,%a12
800055da:	b0 4e       	add.a %a14,4
800055dc:	6d 00 af 1b 	call 80008d3a <atoi>
					pidx = strchr(buf, ' ');
800055e0:	40 c4       	mov.aa %a4,%a12
				case 'c':
					*va_arg(ap, char *) = buf[0];
					buf[0] = '\0';
					break;
				case 'd':
					*va_arg(ap, int *) = atoi(buf);
800055e2:	68 02       	st.w [%a15]0,%d2
					pidx = strchr(buf, ' ');
800055e4:	3b 00 02 40 	mov %d4,32
800055e8:	6d 00 ae 1b 	call 80008d44 <strchr>
					if (pidx != NULL) { *pidx = '\0'; }
800055ec:	bc 22       	jz.a %a2,800055f0 <my_scanf+0x186>
800055ee:	34 28       	st.b [%a2],%d8
					for (i = 0; ; i++)
					{
						if (buf[i] == '\0' || buf[i] == ' ') { buf[i] = '\0'; break; }
800055f0:	79 cf 00 00 	ld.b %d15,[%a12]0
800055f4:	82 02       	mov %d2,0
800055f6:	8f 0f c2 f1 	andn %d15,%d15,32
800055fa:	6e 0c       	jz %d15,80005612 <my_scanf+0x1a8>
						buf[i] = '\0';
800055fc:	01 c2 00 f6 	addsc.a %a15,%a12,%d2,0
					break;
				case 'd':
					*va_arg(ap, int *) = atoi(buf);
					pidx = strchr(buf, ' ');
					if (pidx != NULL) { *pidx = '\0'; }
					for (i = 0; ; i++)
80005600:	c2 12       	add %d2,1
					{
						if (buf[i] == '\0' || buf[i] == ' ') { buf[i] = '\0'; break; }
						buf[i] = '\0';
80005602:	28 08       	st.b [%a15]0,%d8
					*va_arg(ap, int *) = atoi(buf);
					pidx = strchr(buf, ' ');
					if (pidx != NULL) { *pidx = '\0'; }
					for (i = 0; ; i++)
					{
						if (buf[i] == '\0' || buf[i] == ' ') { buf[i] = '\0'; break; }
80005604:	01 c2 00 f6 	addsc.a %a15,%a12,%d2,0
80005608:	79 ff 00 00 	ld.b %d15,[%a15]0
8000560c:	8f 0f c2 f1 	andn %d15,%d15,32
80005610:	ee f6       	jnz %d15,800055fc <my_scanf+0x192>
80005612:	01 c2 00 f6 	addsc.a %a15,%a12,%d2,0
80005616:	28 08       	st.b [%a15]0,%d8
						buf[i] = '\0';
					}
					break;
80005618:	3c 91       	j 8000553a <my_scanf+0xd0>

8000561a <remove_null>:
	}
	va_end(ap);
}

void remove_null(char *s)
{
8000561a:	d9 aa c0 8f 	lea %sp,[%sp]-512
	int i, start_idx;
	char buf[512];

	start_idx = 0;
8000561e:	82 02       	mov %d2,0
	while (*(s + start_idx++) == '\0');
80005620:	c2 12       	add %d2,1
80005622:	01 42 00 f6 	addsc.a %a15,%a4,%d2,0
80005626:	79 ff ff ff 	ld.b %d15,[%a15]-1
8000562a:	6e fb       	jz %d15,80005620 <remove_null+0x6>
	memset(buf, 0, 512);
8000562c:	40 a3       	mov.aa %a3,%sp
8000562e:	d2 04       	mov %e4,0
80005630:	c5 0f 3f 00 	lea %a15,3f <_.+0x3e>
80005634:	89 34 48 01 	st.d [%a3+]8,%e4
80005638:	fc fe       	loop %a15,80005634 <remove_null+0x1a>
	strcpy(buf, (s + (start_idx - 1)));
8000563a:	c2 f2       	add %d2,-1
8000563c:	01 42 00 36 	addsc.a %a3,%a4,%d2,0
	int i, start_idx;
	char buf[512];

	start_idx = 0;
	while (*(s + start_idx++) == '\0');
	memset(buf, 0, 512);
80005640:	40 a2       	mov.aa %a2,%sp
	strcpy(buf, (s + (start_idx - 1)));
80005642:	40 af       	mov.aa %a15,%sp
80005644:	04 3f       	ld.bu %d15,[%a3+]
80005646:	24 ff       	st.b [%a15+],%d15
80005648:	ee fe       	jnz %d15,80005644 <remove_null+0x2a>

	memset(s, 0, 512);
8000564a:	40 43       	mov.aa %a3,%a4
	i = 0;
	while (buf[i] != '\0')
8000564c:	79 af 00 00 	ld.b %d15,[%sp]0
	start_idx = 0;
	while (*(s + start_idx++) == '\0');
	memset(buf, 0, 512);
	strcpy(buf, (s + (start_idx - 1)));

	memset(s, 0, 512);
80005650:	82 04       	mov %d4,0
80005652:	c5 0f 3f 70 	lea %a15,1ff <_.+0x1fe>
80005656:	24 34       	st.b [%a3+],%d4
80005658:	fc ff       	loop %a15,80005656 <remove_null+0x3c>
	i = 0;
	while (buf[i] != '\0')
8000565a:	82 02       	mov %d2,0
8000565c:	6e 0a       	jz %d15,80005670 <remove_null+0x56>
	{
		*(s + i) = buf[i];
8000565e:	01 42 00 f6 	addsc.a %a15,%a4,%d2,0
		++i;
80005662:	c2 12       	add %d2,1

	memset(s, 0, 512);
	i = 0;
	while (buf[i] != '\0')
	{
		*(s + i) = buf[i];
80005664:	28 0f       	st.b [%a15]0,%d15
	memset(buf, 0, 512);
	strcpy(buf, (s + (start_idx - 1)));

	memset(s, 0, 512);
	i = 0;
	while (buf[i] != '\0')
80005666:	01 22 00 f6 	addsc.a %a15,%a2,%d2,0
8000566a:	79 ff 00 00 	ld.b %d15,[%a15]0
8000566e:	ee f8       	jnz %d15,8000565e <remove_null+0x44>
	{
		*(s + i) = buf[i];
		++i;
	}
	*(s + i) = '\0';
80005670:	01 42 00 46 	addsc.a %a4,%a4,%d2,0
80005674:	82 0f       	mov %d15,0
80005676:	2c 40       	st.b [%a4]0,%d15
80005678:	00 90       	ret 

8000567a <_init_uart1>:
void _init_uart1(void)
{
	unsigned int numerator = 2304;
	unsigned int denominator = 3125;
	/* Set TXD/P15.0 to "output" and "high" */
	MODULE_P15.IOCR0.B.PC0 = 0b10010;
8000567a:	91 40 00 ff 	movh.a %a15,61444
8000567e:	d9 ff 40 4b 	lea %a15,[%a15]-19200 <f003b500 <_SMALL_DATA4_+0x40033500>>
80005682:	4c f4       	ld.w %d15,[%a15]16
80005684:	8f 8f cf f1 	andn %d15,%d15,248
80005688:	96 90       	or %d15,144
8000568a:	68 4f       	st.w [%a15]16,%d15
	P15_OMR.B.PS0 = 1;
8000568c:	91 40 00 ff 	movh.a %a15,61444
80005690:	d9 ff 44 4b 	lea %a15,[%a15]-19196 <f003b504 <_SMALL_DATA4_+0x40033504>>
80005694:	4c f0       	ld.w %d15,[%a15]0
80005696:	96 01       	or %d15,1
80005698:	68 0f       	st.w [%a15]0,%d15

	/* Enable ASCn */
	unlock_wdtcon();
	MODULE_ASCLIN1.CLC.U = 0;
8000569a:	c5 ff 40 c0 	lea %a15,f0000700 <_SMALL_DATA4_+0x3fff8700>
8000569e:	82 0f       	mov %d15,0
	/* Set TXD/P15.0 to "output" and "high" */
	MODULE_P15.IOCR0.B.PC0 = 0b10010;
	P15_OMR.B.PS0 = 1;

	/* Enable ASCn */
	unlock_wdtcon();
800056a0:	6d 00 f6 35 	call 8000c28c <unlock_wdtcon>
	MODULE_ASCLIN1.CLC.U = 0;
800056a4:	68 0f       	st.w [%a15]0,%d15
	lock_wdtcon();
800056a6:	6d 00 09 36 	call 8000c2b8 <lock_wdtcon>
	/* read back for activating module */
	(void) MODULE_ASCLIN1.CLC.U;
800056aa:	48 02       	ld.w %d2,[%a15]0

	/* select RXD as input pin */
	MODULE_ASCLIN1.IOCR.B.ALTI = 0;
800056ac:	48 12       	ld.w %d2,[%a15]4
	MODULE_ASCLIN1.CSR.U = 1; /* select CLC as clock source */
	/* Module Start */
	MODULE_ASCLIN1.FLAGSSET.U = (IFX_ASCLIN_FLAGSSET_TFLS_MSK << IFX_ASCLIN_FLAGSSET_TFLS_OFF);

	/* UART1 Rx Interrupt  */
	InterruptInstall(SRC_ID_ASCLIN1RX, (void(*)(int))IsrUart1RxHandler_tof, 1, 0);
800056ae:	91 00 00 48 	movh.a %a4,32768
	lock_wdtcon();
	/* read back for activating module */
	(void) MODULE_ASCLIN1.CLC.U;

	/* select RXD as input pin */
	MODULE_ASCLIN1.IOCR.B.ALTI = 0;
800056b2:	8f 72 c0 21 	andn %d2,%d2,7
800056b6:	68 12       	st.w [%a15]4,%d2

	/* Program ASC0 */
	MODULE_ASCLIN1.CSR.U = 0;
800056b8:	59 ff 0c 10 	st.w [%a15]76 <f004004c <_SMALL_DATA4_+0x4003804c>>,%d15

	/* configure TX and RX FIFOs */
	MODULE_ASCLIN1.TXFIFOCON.U = (1 << 6)  /* INW: 1byte */
800056bc:	da 43       	mov %d15,67
800056be:	68 3f       	st.w [%a15]12,%d15
							   | (1 << 1)  /* ENO*/
							   | (1 << 0); /* FLUSH */
	MODULE_ASCLIN1.RXFIFOCON.U = (1 << 6)  /* OUTW: 1byte */
800056c0:	68 4f       	st.w [%a15]16,%d15
							   | (1 << 1)  /* ENI */
							   | (1 << 0); /* FLUSH */

	MODULE_ASCLIN1.BITCON.U = (4 << 0)	   /* PRESCALER: 5 */
800056c2:	7b f0 90 f8 	movh %d15,35087
800056c6:	c2 4f       	add %d15,4
800056c8:	68 5f       	st.w [%a15]20,%d15
							| (15 << 16)   /* OVERSAMPLING: 16 */
							| (9 << 24)    /* SAMPLEPOINT: position 7,8,9 */
							| (1u << 31);  /* SM: 3 samples per bit */

	/* data format: 8N1 */
	MODULE_ASCLIN1.FRAMECON.U = (1 << 9)   /* STOP: 1 bit */
800056ca:	3b 00 20 f0 	mov %d15,512
800056ce:	68 6f       	st.w [%a15]24,%d15
							  | (0 << 16)  /* MODE: Init */
							  | (0 << 30); /* PEN: no parity */
	MODULE_ASCLIN1.DATCON.U = (7 << 0);    /* DATLEN: 8 bit */
800056d0:	82 7f       	mov %d15,7
800056d2:	68 7f       	st.w [%a15]28,%d15

	/* set baudrate value: 921600 */
	MODULE_ASCLIN1.BRG.U = (denominator << 0) | (numerator << 16);
800056d4:	7b 00 90 f0 	movh %d15,2304
800056d8:	1b 5f c3 f0 	addi %d15,%d15,3125
800056dc:	68 8f       	st.w [%a15]32,%d15

	MODULE_ASCLIN1.FRAMECON.B.MODE = 1; /* ASC Mode */
800056de:	4c f6       	ld.w %d15,[%a15]24
	MODULE_ASCLIN1.CSR.U = 1; /* select CLC as clock source */
	/* Module Start */
	MODULE_ASCLIN1.FLAGSSET.U = (IFX_ASCLIN_FLAGSSET_TFLS_MSK << IFX_ASCLIN_FLAGSSET_TFLS_OFF);

	/* UART1 Rx Interrupt  */
	InterruptInstall(SRC_ID_ASCLIN1RX, (void(*)(int))IsrUart1RxHandler_tof, 1, 0);
800056e0:	3b 40 02 40 	mov %d4,36
	MODULE_ASCLIN1.DATCON.U = (7 << 0);    /* DATLEN: 8 bit */

	/* set baudrate value: 921600 */
	MODULE_ASCLIN1.BRG.U = (denominator << 0) | (numerator << 16);

	MODULE_ASCLIN1.FRAMECON.B.MODE = 1; /* ASC Mode */
800056e4:	b7 1f 02 f8 	insert %d15,%d15,1,16,2
	MODULE_ASCLIN1.CSR.U = 1; /* select CLC as clock source */
	/* Module Start */
	MODULE_ASCLIN1.FLAGSSET.U = (IFX_ASCLIN_FLAGSSET_TFLS_MSK << IFX_ASCLIN_FLAGSSET_TFLS_OFF);

	/* UART1 Rx Interrupt  */
	InterruptInstall(SRC_ID_ASCLIN1RX, (void(*)(int))IsrUart1RxHandler_tof, 1, 0);
800056e8:	d9 44 26 76 	lea %a4,[%a4]25062 <800061e6 <IsrUart1RxHandler_tof>>
	MODULE_ASCLIN1.DATCON.U = (7 << 0);    /* DATLEN: 8 bit */

	/* set baudrate value: 921600 */
	MODULE_ASCLIN1.BRG.U = (denominator << 0) | (numerator << 16);

	MODULE_ASCLIN1.FRAMECON.B.MODE = 1; /* ASC Mode */
800056ec:	68 6f       	st.w [%a15]24,%d15

	MODULE_ASCLIN1.CSR.U = 1; /* select CLC as clock source */
800056ee:	82 1f       	mov %d15,1
800056f0:	59 ff 0c 10 	st.w [%a15]76 <f004004c <_SMALL_DATA4_+0x4003804c>>,%d15
	/* Module Start */
	MODULE_ASCLIN1.FLAGSSET.U = (IFX_ASCLIN_FLAGSSET_TFLS_MSK << IFX_ASCLIN_FLAGSSET_TFLS_OFF);
800056f4:	7b 00 00 f8 	movh %d15,32768
800056f8:	68 ef       	st.w [%a15]56,%d15

	/* UART1 Rx Interrupt  */
	InterruptInstall(SRC_ID_ASCLIN1RX, (void(*)(int))IsrUart1RxHandler_tof, 1, 0);
800056fa:	82 15       	mov %d5,1
800056fc:	82 06       	mov %d6,0
	MODULE_ASCLIN1.FLAGSENABLE.U = (1 << 28); /* FLAGSENABLE.RFLE */
800056fe:	7b 00 00 f1 	movh %d15,4096
	MODULE_ASCLIN1.CSR.U = 1; /* select CLC as clock source */
	/* Module Start */
	MODULE_ASCLIN1.FLAGSSET.U = (IFX_ASCLIN_FLAGSSET_TFLS_MSK << IFX_ASCLIN_FLAGSSET_TFLS_OFF);

	/* UART1 Rx Interrupt  */
	InterruptInstall(SRC_ID_ASCLIN1RX, (void(*)(int))IsrUart1RxHandler_tof, 1, 0);
80005702:	6d 00 ce 06 	call 8000649e <InterruptInstall>
	MODULE_ASCLIN1.FLAGSENABLE.U = (1 << 28); /* FLAGSENABLE.RFLE */
80005706:	59 ff 00 10 	st.w [%a15]64 <f0040040 <_SMALL_DATA4_+0x40038040>>,%d15
8000570a:	00 90       	ret 

8000570c <_in_uart1>:
	unsigned char ret;
	int res = 0;
	if (MODULE_ASCLIN1.FLAGS.B.RFL != 0) {
		ret = (unsigned char) MODULE_ASCLIN1.RXDATA.U;
		/* acknowledge receive */
		MODULE_ASCLIN1.FLAGSCLEAR.U = (IFX_ASCLIN_FLAGSCLEAR_RFLC_MSK
8000570c:	7b 00 00 41 	movh %d4,4096
				<< IFX_ASCLIN_FLAGSCLEAR_RFLC_OFF);
		/* check for error condition */
		if (MODULE_ASCLIN1.FLAGS.U & ASC_ERROR_MASK) {
80005710:	7b 50 40 30 	movh %d3,1029
			/* reset error flags */
			MODULE_ASCLIN1.FLAGSCLEAR.U = ASC_CLRERR_MASK;
			MODULE_ASCLIN1.RXFIFOCON.U = (3 << 6) | (1 << 1) | (1 << 0);
80005714:	3b 30 0c 50 	mov %d5,195

int _poll_uart1(unsigned char *chr)
{
	unsigned char ret;
	int res = 0;
	if (MODULE_ASCLIN1.FLAGS.B.RFL != 0) {
80005718:	85 ff 74 c0 	ld.w %d15,f0000734 <_SMALL_DATA4_+0x3fff8734>
8000571c:	ef cf fe 7f 	jz.t %d15,28,80005718 <_in_uart1+0xc>
		ret = (unsigned char) MODULE_ASCLIN1.RXDATA.U;
80005720:	85 f2 48 d0 	ld.w %d2,f0000748 <_SMALL_DATA4_+0x3fff8748>
		/* acknowledge receive */
		MODULE_ASCLIN1.FLAGSCLEAR.U = (IFX_ASCLIN_FLAGSCLEAR_RFLC_MSK
80005724:	a5 f4 7c c0 	st.w f000073c <_SMALL_DATA4_+0x3fff873c>,%d4
				<< IFX_ASCLIN_FLAGSCLEAR_RFLC_OFF);
		/* check for error condition */
		if (MODULE_ASCLIN1.FLAGS.U & ASC_ERROR_MASK) {
80005728:	85 ff 74 c0 	ld.w %d15,f0000734 <_SMALL_DATA4_+0x3fff8734>
8000572c:	26 3f       	and %d15,%d3
8000572e:	ee 04       	jnz %d15,80005736 <_in_uart1+0x2a>
{
	unsigned char ch;
	/* wait for a new character */
	while (_poll_uart1(&ch) == 0);
	return ch;
}
80005730:	8f f2 0f 21 	and %d2,%d2,255
80005734:	00 90       	ret 
		MODULE_ASCLIN1.FLAGSCLEAR.U = (IFX_ASCLIN_FLAGSCLEAR_RFLC_MSK
				<< IFX_ASCLIN_FLAGSCLEAR_RFLC_OFF);
		/* check for error condition */
		if (MODULE_ASCLIN1.FLAGS.U & ASC_ERROR_MASK) {
			/* reset error flags */
			MODULE_ASCLIN1.FLAGSCLEAR.U = ASC_CLRERR_MASK;
80005736:	a5 f3 7c c0 	st.w f000073c <_SMALL_DATA4_+0x3fff873c>,%d3
			MODULE_ASCLIN1.RXFIFOCON.U = (3 << 6) | (1 << 1) | (1 << 0);
8000573a:	a5 f5 50 c0 	st.w f0000710 <_SMALL_DATA4_+0x3fff8710>,%d5
8000573e:	3c ed       	j 80005718 <_in_uart1+0xc>

80005740 <_poll_uart1>:

int _poll_uart1(unsigned char *chr)
{
	unsigned char ret;
	int res = 0;
	if (MODULE_ASCLIN1.FLAGS.B.RFL != 0) {
80005740:	85 ff 74 c0 	ld.w %d15,f0000734 <_SMALL_DATA4_+0x3fff8734>
}

int _poll_uart1(unsigned char *chr)
{
	unsigned char ret;
	int res = 0;
80005744:	82 02       	mov %d2,0
	if (MODULE_ASCLIN1.FLAGS.B.RFL != 0) {
80005746:	ef cf 10 00 	jz.t %d15,28,80005766 <_poll_uart1+0x26>
		ret = (unsigned char) MODULE_ASCLIN1.RXDATA.U;
		/* acknowledge receive */
		MODULE_ASCLIN1.FLAGSCLEAR.U = (IFX_ASCLIN_FLAGSCLEAR_RFLC_MSK
8000574a:	7b 00 00 f1 	movh %d15,4096
int _poll_uart1(unsigned char *chr)
{
	unsigned char ret;
	int res = 0;
	if (MODULE_ASCLIN1.FLAGS.B.RFL != 0) {
		ret = (unsigned char) MODULE_ASCLIN1.RXDATA.U;
8000574e:	85 f4 48 d0 	ld.w %d4,f0000748 <_SMALL_DATA4_+0x3fff8748>
		/* acknowledge receive */
		MODULE_ASCLIN1.FLAGSCLEAR.U = (IFX_ASCLIN_FLAGSCLEAR_RFLC_MSK
80005752:	a5 ff 7c c0 	st.w f000073c <_SMALL_DATA4_+0x3fff873c>,%d15
				<< IFX_ASCLIN_FLAGSCLEAR_RFLC_OFF);
		/* check for error condition */
		if (MODULE_ASCLIN1.FLAGS.U & ASC_ERROR_MASK) {
80005756:	85 ff 74 c0 	ld.w %d15,f0000734 <_SMALL_DATA4_+0x3fff8734>
8000575a:	7b 50 40 30 	movh %d3,1029
8000575e:	26 3f       	and %d15,%d3
80005760:	ee 04       	jnz %d15,80005768 <_poll_uart1+0x28>
int _poll_uart1(unsigned char *chr)
{
	unsigned char ret;
	int res = 0;
	if (MODULE_ASCLIN1.FLAGS.B.RFL != 0) {
		ret = (unsigned char) MODULE_ASCLIN1.RXDATA.U;
80005762:	34 44       	st.b [%a4],%d4
			MODULE_ASCLIN1.RXFIFOCON.U = (3 << 6) | (1 << 1) | (1 << 0);
			/* ignore this character */
		} else {
			/* this is a valid character */
			*chr = ret;
			res = 1;
80005764:	82 12       	mov %d2,1
		}
	}
	return res;
}
80005766:	00 90       	ret 
		MODULE_ASCLIN1.FLAGSCLEAR.U = (IFX_ASCLIN_FLAGSCLEAR_RFLC_MSK
				<< IFX_ASCLIN_FLAGSCLEAR_RFLC_OFF);
		/* check for error condition */
		if (MODULE_ASCLIN1.FLAGS.U & ASC_ERROR_MASK) {
			/* reset error flags */
			MODULE_ASCLIN1.FLAGSCLEAR.U = ASC_CLRERR_MASK;
80005768:	a5 f3 7c c0 	st.w f000073c <_SMALL_DATA4_+0x3fff873c>,%d3
			MODULE_ASCLIN1.RXFIFOCON.U = (3 << 6) | (1 << 1) | (1 << 0);
8000576c:	da c3       	mov %d15,195
8000576e:	a5 ff 50 c0 	st.w f0000710 <_SMALL_DATA4_+0x3fff8710>,%d15
80005772:	00 90       	ret 

80005774 <_init_uart0>:
void _init_uart0(void)
{
	unsigned int numerator = 48;
	unsigned int denominator = 3125;
	/* Set TXD/P14.0 to "output" and "high" */
	MODULE_P14.IOCR0.B.PC0 = 0b10010;
80005774:	91 40 00 ff 	movh.a %a15,61444
80005778:	d9 ff 40 0b 	lea %a15,[%a15]-19456 <f003b400 <_SMALL_DATA4_+0x40033400>>
8000577c:	4c f4       	ld.w %d15,[%a15]16
8000577e:	8f 8f cf f1 	andn %d15,%d15,248
80005782:	96 90       	or %d15,144
80005784:	68 4f       	st.w [%a15]16,%d15
	P14_OMR.B.PS0 = 1;
80005786:	91 40 00 ff 	movh.a %a15,61444
8000578a:	d9 ff 44 0b 	lea %a15,[%a15]-19452 <f003b404 <_SMALL_DATA4_+0x40033404>>
8000578e:	4c f0       	ld.w %d15,[%a15]0
80005790:	96 01       	or %d15,1
80005792:	68 0f       	st.w [%a15]0,%d15

	/* Enable ASCn */
	unlock_wdtcon();
	MODULE_ASCLIN0.CLC.U = 0;
80005794:	c5 ff 40 80 	lea %a15,f0000600 <_SMALL_DATA4_+0x3fff8600>
80005798:	82 0f       	mov %d15,0
	/* Set TXD/P14.0 to "output" and "high" */
	MODULE_P14.IOCR0.B.PC0 = 0b10010;
	P14_OMR.B.PS0 = 1;

	/* Enable ASCn */
	unlock_wdtcon();
8000579a:	6d 00 79 35 	call 8000c28c <unlock_wdtcon>
	MODULE_ASCLIN0.CLC.U = 0;
8000579e:	68 0f       	st.w [%a15]0,%d15
	lock_wdtcon();
800057a0:	6d 00 8c 35 	call 8000c2b8 <lock_wdtcon>
	/* read back for activating module */
	(void) MODULE_ASCLIN0.CLC.U;
800057a4:	48 02       	ld.w %d2,[%a15]0

	/* select RXD as input pin */
	MODULE_ASCLIN0.IOCR.B.ALTI = 0;
800057a6:	48 12       	ld.w %d2,[%a15]4
800057a8:	8f 72 c0 21 	andn %d2,%d2,7
800057ac:	68 12       	st.w [%a15]4,%d2

	/* Program ASC0 */
	MODULE_ASCLIN0.CSR.U = 0;
800057ae:	59 ff 0c 10 	st.w [%a15]76 <f004004c <_SMALL_DATA4_+0x4003804c>>,%d15

	/* configure TX and RX FIFOs */
	MODULE_ASCLIN0.TXFIFOCON.U = (1 << 6)  /* INW: 1byte */
800057b2:	da 43       	mov %d15,67
800057b4:	68 3f       	st.w [%a15]12,%d15
							   | (1 << 1)  /* ENO*/
							   | (1 << 0); /* FLUSH */
//	MODULE_ASCLIN0.RXFIFOCON.U = (1 << 6)  /* OUTW: 1byte */
//							   | (1 << 1)  /* ENI */
//							   | (1 << 0); /* FLUSH */
	MODULE_ASCLIN0.RXFIFOCON.U = (1 << 31) | (1 << 6) | (1 << 1) | (1 << 0);
800057b6:	9b 0f 00 f8 	addih %d15,%d15,32768
800057ba:	68 4f       	st.w [%a15]16,%d15

	MODULE_ASCLIN0.BITCON.U = (9 << 0)	   /* PRESCALER: 10 */
800057bc:	7b f0 90 f8 	movh %d15,35087
800057c0:	1b 9f 00 f0 	addi %d15,%d15,9
800057c4:	68 5f       	st.w [%a15]20,%d15
							| (15 << 16)   /* OVERSAMPLING: 16 */
							| (9 << 24)    /* SAMPLEPOINT: position 7,8,9 */
							| (1u << 31);  /* SM: 3 samples per bit */

	/* data format: 8N1 */
	MODULE_ASCLIN0.FRAMECON.U = (1 << 9)   /* STOP: 1 bit */
800057c6:	3b 00 20 f0 	mov %d15,512
800057ca:	68 6f       	st.w [%a15]24,%d15
							  | (0 << 16)  /* MODE: Init */
							  | (0 << 30); /* PEN: no parity */
	MODULE_ASCLIN0.DATCON.U = (7 << 0);    /* DATLEN: 8 bit */
800057cc:	82 7f       	mov %d15,7
800057ce:	68 7f       	st.w [%a15]28,%d15

	/* set baudrate value: 921600 */
	MODULE_ASCLIN0.BRG.U = (denominator << 0) | (numerator << 16);
800057d0:	7b 00 03 f0 	movh %d15,48
800057d4:	1b 5f c3 f0 	addi %d15,%d15,3125
800057d8:	68 8f       	st.w [%a15]32,%d15

	MODULE_ASCLIN0.FRAMECON.B.MODE = 1; /* ASC Mode */
800057da:	4c f6       	ld.w %d15,[%a15]24
800057dc:	b7 1f 02 f8 	insert %d15,%d15,1,16,2
800057e0:	68 6f       	st.w [%a15]24,%d15

	MODULE_ASCLIN0.CSR.U = 1; /* select CLC as clock source */
800057e2:	82 1f       	mov %d15,1
800057e4:	59 ff 0c 10 	st.w [%a15]76 <f004004c <_SMALL_DATA4_+0x4003804c>>,%d15
	/* Module Start */
	MODULE_ASCLIN0.FLAGSSET.U = (IFX_ASCLIN_FLAGSSET_TFLS_MSK << IFX_ASCLIN_FLAGSSET_TFLS_OFF);
800057e8:	7b 00 00 f8 	movh %d15,32768
800057ec:	68 ef       	st.w [%a15]56,%d15
800057ee:	00 90       	ret 

800057f0 <_in_uart0>:
				<< IFX_ASCLIN_FLAGSCLEAR_RFLC_OFF);
		/* check for error condition */
		if (MODULE_ASCLIN0.FLAGS.U & ASC_ERROR_MASK) {
			/* reset error flags */
			MODULE_ASCLIN0.FLAGSCLEAR.U = ASC_CLRERR_MASK;
			MODULE_ASCLIN0.RXFIFOCON.U = (1 << 31) | (1 << 6) | (1 << 1) | (1 << 0);
800057f0:	7b 00 00 58 	movh %d5,32768
	unsigned char ret;
	int res = 0;
	if (MODULE_ASCLIN0.FLAGS.B.RFL != 0) {
		ret = (unsigned char) MODULE_ASCLIN0.RXDATA.U;
		/* acknowledge receive */
		MODULE_ASCLIN0.FLAGSCLEAR.U = (IFX_ASCLIN_FLAGSCLEAR_RFLC_MSK
800057f4:	7b 00 00 41 	movh %d4,4096
				<< IFX_ASCLIN_FLAGSCLEAR_RFLC_OFF);
		/* check for error condition */
		if (MODULE_ASCLIN0.FLAGS.U & ASC_ERROR_MASK) {
800057f8:	7b 50 40 30 	movh %d3,1029
			/* reset error flags */
			MODULE_ASCLIN0.FLAGSCLEAR.U = ASC_CLRERR_MASK;
			MODULE_ASCLIN0.RXFIFOCON.U = (1 << 31) | (1 << 6) | (1 << 1) | (1 << 0);
800057fc:	1b 35 04 50 	addi %d5,%d5,67

int _poll_uart0(unsigned char *chr)
{
	unsigned char ret;
	int res = 0;
	if (MODULE_ASCLIN0.FLAGS.B.RFL != 0) {
80005800:	85 ff 74 80 	ld.w %d15,f0000634 <_SMALL_DATA4_+0x3fff8634>
80005804:	ef cf fe 7f 	jz.t %d15,28,80005800 <_in_uart0+0x10>
		ret = (unsigned char) MODULE_ASCLIN0.RXDATA.U;
80005808:	85 f2 48 90 	ld.w %d2,f0000648 <_SMALL_DATA4_+0x3fff8648>
		/* acknowledge receive */
		MODULE_ASCLIN0.FLAGSCLEAR.U = (IFX_ASCLIN_FLAGSCLEAR_RFLC_MSK
8000580c:	a5 f4 7c 80 	st.w f000063c <_SMALL_DATA4_+0x3fff863c>,%d4
				<< IFX_ASCLIN_FLAGSCLEAR_RFLC_OFF);
		/* check for error condition */
		if (MODULE_ASCLIN0.FLAGS.U & ASC_ERROR_MASK) {
80005810:	85 ff 74 80 	ld.w %d15,f0000634 <_SMALL_DATA4_+0x3fff8634>
80005814:	26 3f       	and %d15,%d3
80005816:	ee 04       	jnz %d15,8000581e <_in_uart0+0x2e>
{
	unsigned char ch;
	/* wait for a new character */
	while (_poll_uart0(&ch) == 0);
	return ch;
}
80005818:	8f f2 0f 21 	and %d2,%d2,255
8000581c:	00 90       	ret 
		MODULE_ASCLIN0.FLAGSCLEAR.U = (IFX_ASCLIN_FLAGSCLEAR_RFLC_MSK
				<< IFX_ASCLIN_FLAGSCLEAR_RFLC_OFF);
		/* check for error condition */
		if (MODULE_ASCLIN0.FLAGS.U & ASC_ERROR_MASK) {
			/* reset error flags */
			MODULE_ASCLIN0.FLAGSCLEAR.U = ASC_CLRERR_MASK;
8000581e:	a5 f3 7c 80 	st.w f000063c <_SMALL_DATA4_+0x3fff863c>,%d3
			MODULE_ASCLIN0.RXFIFOCON.U = (1 << 31) | (1 << 6) | (1 << 1) | (1 << 0);
80005822:	a5 f5 50 80 	st.w f0000610 <_SMALL_DATA4_+0x3fff8610>,%d5
80005826:	3c ed       	j 80005800 <_in_uart0+0x10>

80005828 <_poll_uart0>:

int _poll_uart0(unsigned char *chr)
{
	unsigned char ret;
	int res = 0;
	if (MODULE_ASCLIN0.FLAGS.B.RFL != 0) {
80005828:	85 ff 74 80 	ld.w %d15,f0000634 <_SMALL_DATA4_+0x3fff8634>
}

int _poll_uart0(unsigned char *chr)
{
	unsigned char ret;
	int res = 0;
8000582c:	82 02       	mov %d2,0
	if (MODULE_ASCLIN0.FLAGS.B.RFL != 0) {
8000582e:	ef cf 10 00 	jz.t %d15,28,8000584e <_poll_uart0+0x26>
		ret = (unsigned char) MODULE_ASCLIN0.RXDATA.U;
		/* acknowledge receive */
		MODULE_ASCLIN0.FLAGSCLEAR.U = (IFX_ASCLIN_FLAGSCLEAR_RFLC_MSK
80005832:	7b 00 00 f1 	movh %d15,4096
int _poll_uart0(unsigned char *chr)
{
	unsigned char ret;
	int res = 0;
	if (MODULE_ASCLIN0.FLAGS.B.RFL != 0) {
		ret = (unsigned char) MODULE_ASCLIN0.RXDATA.U;
80005836:	85 f4 48 90 	ld.w %d4,f0000648 <_SMALL_DATA4_+0x3fff8648>
		/* acknowledge receive */
		MODULE_ASCLIN0.FLAGSCLEAR.U = (IFX_ASCLIN_FLAGSCLEAR_RFLC_MSK
8000583a:	a5 ff 7c 80 	st.w f000063c <_SMALL_DATA4_+0x3fff863c>,%d15
				<< IFX_ASCLIN_FLAGSCLEAR_RFLC_OFF);
		/* check for error condition */
		if (MODULE_ASCLIN0.FLAGS.U & ASC_ERROR_MASK) {
8000583e:	85 ff 74 80 	ld.w %d15,f0000634 <_SMALL_DATA4_+0x3fff8634>
80005842:	7b 50 40 30 	movh %d3,1029
80005846:	26 3f       	and %d15,%d3
80005848:	ee 04       	jnz %d15,80005850 <_poll_uart0+0x28>
int _poll_uart0(unsigned char *chr)
{
	unsigned char ret;
	int res = 0;
	if (MODULE_ASCLIN0.FLAGS.B.RFL != 0) {
		ret = (unsigned char) MODULE_ASCLIN0.RXDATA.U;
8000584a:	34 44       	st.b [%a4],%d4
			MODULE_ASCLIN0.RXFIFOCON.U = (1 << 31) | (1 << 6) | (1 << 1) | (1 << 0);
			/* ignore this character */
		} else {
			/* this is a valid character */
			*chr = ret;
			res = 1;
8000584c:	82 12       	mov %d2,1
		}
	}
	return res;
}
8000584e:	00 90       	ret 
				<< IFX_ASCLIN_FLAGSCLEAR_RFLC_OFF);
		/* check for error condition */
		if (MODULE_ASCLIN0.FLAGS.U & ASC_ERROR_MASK) {
			/* reset error flags */
			MODULE_ASCLIN0.FLAGSCLEAR.U = ASC_CLRERR_MASK;
			MODULE_ASCLIN0.RXFIFOCON.U = (1 << 31) | (1 << 6) | (1 << 1) | (1 << 0);
80005850:	7b 00 00 f8 	movh %d15,32768
		MODULE_ASCLIN0.FLAGSCLEAR.U = (IFX_ASCLIN_FLAGSCLEAR_RFLC_MSK
				<< IFX_ASCLIN_FLAGSCLEAR_RFLC_OFF);
		/* check for error condition */
		if (MODULE_ASCLIN0.FLAGS.U & ASC_ERROR_MASK) {
			/* reset error flags */
			MODULE_ASCLIN0.FLAGSCLEAR.U = ASC_CLRERR_MASK;
80005854:	a5 f3 7c 80 	st.w f000063c <_SMALL_DATA4_+0x3fff863c>,%d3
			MODULE_ASCLIN0.RXFIFOCON.U = (1 << 31) | (1 << 6) | (1 << 1) | (1 << 0);
80005858:	1b 3f 04 f0 	addi %d15,%d15,67
8000585c:	a5 ff 50 80 	st.w f0000610 <_SMALL_DATA4_+0x3fff8610>,%d15
80005860:	00 90       	ret 

80005862 <_out_uart0>:

/* Send character CHR via the serial line */
void _out_uart0(const unsigned char chr)
{
	/* wait until space is available in the FIFO */
	while (!TX_READY(MODULE_ASCLIN0));
80005862:	85 ff 74 80 	ld.w %d15,f0000634 <_SMALL_DATA4_+0x3fff8634>
80005866:	ff 0f fe 7f 	jge %d15,0,80005862 <_out_uart0>

	TX_CLEAR(MODULE_ASCLIN0);
8000586a:	7b 00 00 f8 	movh %d15,32768
8000586e:	a5 ff 7c 80 	st.w f000063c <_SMALL_DATA4_+0x3fff863c>,%d15

	/* send the character */
	PUT_CHAR(MODULE_ASCLIN0, chr);
80005872:	a5 f4 44 90 	st.w f0000644 <_SMALL_DATA4_+0x3fff8644>,%d4
80005876:	00 90       	ret 

80005878 <IsrGpt2T6Handler>:
//	cntDelay++;
//}

void IsrGpt2T6Handler(void)
{
	if (cnt_10us  < lMotorDuty) {
80005878:	91 00 00 27 	movh.a %a2,28672
8000587c:	91 00 00 f7 	movh.a %a15,28672
80005880:	19 f2 9c 51 	ld.w %d2,[%a15]6492 <7000195c <cnt_10us>>
80005884:	19 2f fc c0 	ld.w %d15,[%a2]3900 <70000f3c <lMotorDuty>>
		MODULE_P02.OUT.B.P1 = 1; /* Left Motor (CH-A) */
80005888:	91 40 00 2f 	movh.a %a2,61444
8000588c:	d9 22 00 8a 	lea %a2,[%a2]-24064 <f003a200 <_SMALL_DATA4_+0x40032200>>
//	cntDelay++;
//}

void IsrGpt2T6Handler(void)
{
	if (cnt_10us  < lMotorDuty) {
80005890:	7f f2 2d 80 	jge.u %d2,%d15,800058ea <IsrGpt2T6Handler+0x72>
		MODULE_P02.OUT.B.P1 = 1; /* Left Motor (CH-A) */
80005894:	4c 20       	ld.w %d15,[%a2]0
80005896:	96 02       	or %d15,2
80005898:	6c 20       	st.w [%a2]0,%d15
	} else {
		MODULE_P02.OUT.B.P1 = 0; /* Left Motor (CH-A) */
	}

	if (cnt_10us < rMotorDuty) {
8000589a:	91 00 00 27 	movh.a %a2,28672
8000589e:	19 f2 9c 51 	ld.w %d2,[%a15]6492 <7000195c <cnt_10us>>
800058a2:	19 2f f8 c0 	ld.w %d15,[%a2]3896 <70000f38 <rMotorDuty>>
		MODULE_P10.OUT.B.P3 = 1; /* Right Motor (CH-B) */
800058a6:	91 40 00 2f 	movh.a %a2,61444
800058aa:	d9 22 00 0b 	lea %a2,[%a2]-20480 <f003b000 <_SMALL_DATA4_+0x40033000>>
		MODULE_P02.OUT.B.P1 = 1; /* Left Motor (CH-A) */
	} else {
		MODULE_P02.OUT.B.P1 = 0; /* Left Motor (CH-A) */
	}

	if (cnt_10us < rMotorDuty) {
800058ae:	7f f2 19 80 	jge.u %d2,%d15,800058e0 <IsrGpt2T6Handler+0x68>
		MODULE_P10.OUT.B.P3 = 1; /* Right Motor (CH-B) */
800058b2:	4c 20       	ld.w %d15,[%a2]0
800058b4:	96 08       	or %d15,8
800058b6:	6c 20       	st.w [%a2]0,%d15
	} else {
		MODULE_P10.OUT.B.P3 = 0; /* Right Motor (CH-B) */
	}

	if (cnt_10us == 100) {
800058b8:	19 ff 9c 51 	ld.w %d15,[%a15]6492 <7000195c <cnt_10us>>
800058bc:	91 00 00 27 	movh.a %a2,28672
800058c0:	8b 4f 26 f2 	ne %d15,%d15,100
800058c4:	6e 04       	jz %d15,800058cc <IsrGpt2T6Handler+0x54>
		cnt_10us = 0;
	} else {
		cnt_10us++;
800058c6:	19 2f 9c 51 	ld.w %d15,[%a2]6492 <7000195c <cnt_10us>>
800058ca:	c2 1f       	add %d15,1
800058cc:	59 2f 9c 51 	st.w [%a2]6492 <7000195c <cnt_10us>>,%d15
	}
	cntDelay++;
800058d0:	91 00 00 f7 	movh.a %a15,28672
800058d4:	19 ff 98 51 	ld.w %d15,[%a15]6488 <70001958 <cntDelay>>
800058d8:	c2 1f       	add %d15,1
800058da:	59 ff 98 51 	st.w [%a15]6488 <70001958 <cntDelay>>,%d15
800058de:	00 90       	ret 
	}

	if (cnt_10us < rMotorDuty) {
		MODULE_P10.OUT.B.P3 = 1; /* Right Motor (CH-B) */
	} else {
		MODULE_P10.OUT.B.P3 = 0; /* Right Motor (CH-B) */
800058e0:	4c 20       	ld.w %d15,[%a2]0
800058e2:	8f 8f c0 f1 	andn %d15,%d15,8
800058e6:	6c 20       	st.w [%a2]0,%d15
800058e8:	3c e8       	j 800058b8 <IsrGpt2T6Handler+0x40>
void IsrGpt2T6Handler(void)
{
	if (cnt_10us  < lMotorDuty) {
		MODULE_P02.OUT.B.P1 = 1; /* Left Motor (CH-A) */
	} else {
		MODULE_P02.OUT.B.P1 = 0; /* Left Motor (CH-A) */
800058ea:	4c 20       	ld.w %d15,[%a2]0
800058ec:	8f 2f c0 f1 	andn %d15,%d15,2
800058f0:	6c 20       	st.w [%a2]0,%d15
800058f2:	3c d4       	j 8000589a <IsrGpt2T6Handler+0x22>

800058f4 <getLeftMotorDuty>:

extern void IsrGpt120T3Handler_Beep(void);

unsigned int getLeftMotorDuty(void)
{
	return lMotorDuty;
800058f4:	91 00 00 f7 	movh.a %a15,28672
800058f8:	19 f2 fc c0 	ld.w %d2,[%a15]3900 <70000f3c <lMotorDuty>>
}
800058fc:	00 90       	ret 

800058fe <getRightMotorDuty>:

unsigned int getRightMotorDuty(void)
{
	return rMotorDuty;
800058fe:	91 00 00 f7 	movh.a %a15,28672
80005902:	19 f2 f8 c0 	ld.w %d2,[%a15]3896 <70000f38 <rMotorDuty>>
}
80005906:	00 90       	ret 

80005908 <setLeftMotorDuty>:

void setLeftMotorDuty(unsigned int duty)
{
//	cnt_10us = 0; /* Disabled - PWM may not work properly when movChx_PWM() is called frequently */
	lMotorDuty = duty;
80005908:	91 00 00 f7 	movh.a %a15,28672
8000590c:	59 f4 fc c0 	st.w [%a15]3900 <70000f3c <lMotorDuty>>,%d4
80005910:	00 90       	ret 

80005912 <setRightMotorDuty>:
}

void setRightMotorDuty(unsigned int duty)
{
//	cnt_10us = 0; /* Disabled - PWM may not work properly when movChx_PWM() is called frequently */
	rMotorDuty = duty;
80005912:	91 00 00 f7 	movh.a %a15,28672
80005916:	59 f4 f8 c0 	st.w [%a15]3896 <70000f38 <rMotorDuty>>,%d4
8000591a:	00 90       	ret 

8000591c <getcntDelay>:
}

unsigned int getcntDelay(void)
{
	return cntDelay;
8000591c:	91 00 00 f7 	movh.a %a15,28672
80005920:	19 f2 98 51 	ld.w %d2,[%a15]6488 <70001958 <cntDelay>>
}
80005924:	00 90       	ret 

80005926 <setcntDelay>:

void setcntDelay(unsigned int n)
{
	cntDelay = n;
80005926:	91 00 00 f7 	movh.a %a15,28672
8000592a:	59 f4 98 51 	st.w [%a15]6488 <70001958 <cntDelay>>,%d4
8000592e:	00 90       	ret 

80005930 <init_gpt1>:

void init_gpt1(void)
{
    /* Initialize the GPT12 module */
	unlock_wdtcon();
	MODULE_GPT120.CLC.B.DISR = 0; /* Enable the GPT12 module */
80005930:	c5 ff c0 82 	lea %a15,f0002e00 <_SMALL_DATA4_+0x3fffae00>
}

void init_gpt1(void)
{
    /* Initialize the GPT12 module */
	unlock_wdtcon();
80005934:	6d 00 ac 34 	call 8000c28c <unlock_wdtcon>
	MODULE_GPT120.CLC.B.DISR = 0; /* Enable the GPT12 module */
80005938:	4c f0       	ld.w %d15,[%a15]0
8000593a:	8f 1f c0 f1 	andn %d15,%d15,1
8000593e:	68 0f       	st.w [%a15]0,%d15
	lock_wdtcon();
80005940:	6d 00 bc 34 	call 8000c2b8 <lock_wdtcon>

	/* Initialize the Timer T3 (PWM) */
	MODULE_GPT120.T3CON.B.BPS1 = 0x2; /* Set GPT1 block prescaler: 32 */
80005944:	4c f5       	ld.w %d15,[%a15]20
	MODULE_GPT120.T3.U = 100; /* Set timer T3 value */
    /* Timer T2: reloads the value DutyDownTime in timer T3 */
    MODULE_GPT120.T2CON.B.T2M = 0x4; /* Set the timer T2 in reload mode */
    MODULE_GPT120.T2CON.B.T2I = 0x7; /* Reload Input Mode : Rising/Falling Edge T3OTL */
    MODULE_GPT120.T2.U = 100;
    InterruptInstall(SRC_ID_GPT120T3, (void(*)(int))IsrGpt120T3Handler_Beep, 3, 0);
80005946:	91 00 00 48 	movh.a %a4,32768
	unlock_wdtcon();
	MODULE_GPT120.CLC.B.DISR = 0; /* Enable the GPT12 module */
	lock_wdtcon();

	/* Initialize the Timer T3 (PWM) */
	MODULE_GPT120.T3CON.B.BPS1 = 0x2; /* Set GPT1 block prescaler: 32 */
8000594a:	b7 2f 82 f5 	insert %d15,%d15,2,11,2
	MODULE_GPT120.T3.U = 100; /* Set timer T3 value */
    /* Timer T2: reloads the value DutyDownTime in timer T3 */
    MODULE_GPT120.T2CON.B.T2M = 0x4; /* Set the timer T2 in reload mode */
    MODULE_GPT120.T2CON.B.T2I = 0x7; /* Reload Input Mode : Rising/Falling Edge T3OTL */
    MODULE_GPT120.T2.U = 100;
    InterruptInstall(SRC_ID_GPT120T3, (void(*)(int))IsrGpt120T3Handler_Beep, 3, 0);
8000594e:	3b a0 11 40 	mov %d4,282
	unlock_wdtcon();
	MODULE_GPT120.CLC.B.DISR = 0; /* Enable the GPT12 module */
	lock_wdtcon();

	/* Initialize the Timer T3 (PWM) */
	MODULE_GPT120.T3CON.B.BPS1 = 0x2; /* Set GPT1 block prescaler: 32 */
80005952:	68 5f       	st.w [%a15]20,%d15
	MODULE_GPT120.T3CON.B.T3M = 0x0; /* Set T3 to timer mode */
80005954:	4c f5       	ld.w %d15,[%a15]20
	MODULE_GPT120.T3.U = 100; /* Set timer T3 value */
    /* Timer T2: reloads the value DutyDownTime in timer T3 */
    MODULE_GPT120.T2CON.B.T2M = 0x4; /* Set the timer T2 in reload mode */
    MODULE_GPT120.T2CON.B.T2I = 0x7; /* Reload Input Mode : Rising/Falling Edge T3OTL */
    MODULE_GPT120.T2.U = 100;
    InterruptInstall(SRC_ID_GPT120T3, (void(*)(int))IsrGpt120T3Handler_Beep, 3, 0);
80005956:	d9 44 f8 05 	lea %a4,[%a4]23608 <80005c38 <IsrGpt120T3Handler_Beep>>
	MODULE_GPT120.CLC.B.DISR = 0; /* Enable the GPT12 module */
	lock_wdtcon();

	/* Initialize the Timer T3 (PWM) */
	MODULE_GPT120.T3CON.B.BPS1 = 0x2; /* Set GPT1 block prescaler: 32 */
	MODULE_GPT120.T3CON.B.T3M = 0x0; /* Set T3 to timer mode */
8000595a:	8f 8f c3 f1 	andn %d15,%d15,56
8000595e:	68 5f       	st.w [%a15]20,%d15
	MODULE_GPT120.T3CON.B.T3UD = 0x1; /* Set T3 count direction(down) */
80005960:	4c f5       	ld.w %d15,[%a15]20
	MODULE_GPT120.T3.U = 100; /* Set timer T3 value */
    /* Timer T2: reloads the value DutyDownTime in timer T3 */
    MODULE_GPT120.T2CON.B.T2M = 0x4; /* Set the timer T2 in reload mode */
    MODULE_GPT120.T2CON.B.T2I = 0x7; /* Reload Input Mode : Rising/Falling Edge T3OTL */
    MODULE_GPT120.T2.U = 100;
    InterruptInstall(SRC_ID_GPT120T3, (void(*)(int))IsrGpt120T3Handler_Beep, 3, 0);
80005962:	82 35       	mov %d5,3
	lock_wdtcon();

	/* Initialize the Timer T3 (PWM) */
	MODULE_GPT120.T3CON.B.BPS1 = 0x2; /* Set GPT1 block prescaler: 32 */
	MODULE_GPT120.T3CON.B.T3M = 0x0; /* Set T3 to timer mode */
	MODULE_GPT120.T3CON.B.T3UD = 0x1; /* Set T3 count direction(down) */
80005964:	96 80       	or %d15,128
80005966:	68 5f       	st.w [%a15]20,%d15
	MODULE_GPT120.T3CON.B.T3I = 0x5; /* Set T3 input prescaler(2^5=32) */
80005968:	4c f5       	ld.w %d15,[%a15]20
	MODULE_GPT120.T3.U = 100; /* Set timer T3 value */
    /* Timer T2: reloads the value DutyDownTime in timer T3 */
    MODULE_GPT120.T2CON.B.T2M = 0x4; /* Set the timer T2 in reload mode */
    MODULE_GPT120.T2CON.B.T2I = 0x7; /* Reload Input Mode : Rising/Falling Edge T3OTL */
    MODULE_GPT120.T2.U = 100;
    InterruptInstall(SRC_ID_GPT120T3, (void(*)(int))IsrGpt120T3Handler_Beep, 3, 0);
8000596a:	82 06       	mov %d6,0

	/* Initialize the Timer T3 (PWM) */
	MODULE_GPT120.T3CON.B.BPS1 = 0x2; /* Set GPT1 block prescaler: 32 */
	MODULE_GPT120.T3CON.B.T3M = 0x0; /* Set T3 to timer mode */
	MODULE_GPT120.T3CON.B.T3UD = 0x1; /* Set T3 count direction(down) */
	MODULE_GPT120.T3CON.B.T3I = 0x5; /* Set T3 input prescaler(2^5=32) */
8000596c:	b7 5f 03 f0 	insert %d15,%d15,5,0,3
80005970:	68 5f       	st.w [%a15]20,%d15
	/* Calculate dutyUpTime and dutyDownTime for reloading timer T3 */
	MODULE_GPT120.T3.U = 100; /* Set timer T3 value */
80005972:	da 64       	mov %d15,100
80005974:	68 ef       	st.w [%a15]56,%d15
    /* Timer T2: reloads the value DutyDownTime in timer T3 */
    MODULE_GPT120.T2CON.B.T2M = 0x4; /* Set the timer T2 in reload mode */
80005976:	48 42       	ld.w %d2,[%a15]16
80005978:	b7 42 83 21 	insert %d2,%d2,4,3,3
8000597c:	68 42       	st.w [%a15]16,%d2
    MODULE_GPT120.T2CON.B.T2I = 0x7; /* Reload Input Mode : Rising/Falling Edge T3OTL */
8000597e:	48 42       	ld.w %d2,[%a15]16
80005980:	8f 72 40 21 	or %d2,%d2,7
80005984:	68 42       	st.w [%a15]16,%d2
    MODULE_GPT120.T2.U = 100;
80005986:	68 df       	st.w [%a15]52,%d15
    InterruptInstall(SRC_ID_GPT120T3, (void(*)(int))IsrGpt120T3Handler_Beep, 3, 0);
80005988:	6d 00 8b 05 	call 8000649e <InterruptInstall>

    /* Initialize the Timer T4 for Ultrasonic */
    MODULE_GPT120.T4CON.B.T4M = 0x0; /* Set T4 to timer mode */
8000598c:	4c f6       	ld.w %d15,[%a15]24
8000598e:	8f 8f c3 f1 	andn %d15,%d15,56
80005992:	68 6f       	st.w [%a15]24,%d15
    MODULE_GPT120.T4CON.B.T4UD = 0x0; /* Set T4 count direction(up) */
80005994:	4c f6       	ld.w %d15,[%a15]24
80005996:	8f 0f c8 f1 	andn %d15,%d15,128
8000599a:	68 6f       	st.w [%a15]24,%d15
    MODULE_GPT120.T4CON.B.T4I = 0x5; /* Set T4 input prescaler(2^5=32) */
8000599c:	4c f6       	ld.w %d15,[%a15]24
8000599e:	b7 5f 03 f0 	insert %d15,%d15,5,0,3
800059a2:	68 6f       	st.w [%a15]24,%d15
    MODULE_GPT120.T4.U = 0u;
800059a4:	82 0f       	mov %d15,0
800059a6:	68 ff       	st.w [%a15]60,%d15
800059a8:	00 90       	ret 

800059aa <init_gpt2>:

void init_gpt2(void)
{
    /* Initialize the GPT12 module */
	unlock_wdtcon();
	MODULE_GPT120.CLC.B.DISR = 0; /* Enable the GPT12 module */
800059aa:	c5 ff c0 82 	lea %a15,f0002e00 <_SMALL_DATA4_+0x3fffae00>


void init_gpt2(void)
{
    /* Initialize the GPT12 module */
	unlock_wdtcon();
800059ae:	6d 00 6f 34 	call 8000c28c <unlock_wdtcon>
	MODULE_GPT120.CLC.B.DISR = 0; /* Enable the GPT12 module */
800059b2:	4c f0       	ld.w %d15,[%a15]0
800059b4:	8f 1f c0 f1 	andn %d15,%d15,1
800059b8:	68 0f       	st.w [%a15]0,%d15
	lock_wdtcon();
800059ba:	6d 00 7f 34 	call 8000c2b8 <lock_wdtcon>

    /* Initialize the Timer T6 for delay_ms */
    MODULE_GPT120.T6CON.B.BPS2 = 0x0; /* Set GPT2 block prescaler: 4 */
800059be:	4c f8       	ld.w %d15,[%a15]32
    MODULE_GPT120.T6CON.B.T6OE = 0x1; /* Overflow/Underflow Output Enable */
    MODULE_GPT120.T6CON.B.T6SR = 0x1; /* Reload from register CAPREL Enabled */
    MODULE_GPT120.T6.U = 250u; /* Set T6 start value (10us) */

    MODULE_GPT120.CAPREL.U = 250u; /* Set CAPREL reload value */
	InterruptInstall(SRC_ID_GPT120T6, (void(*)(int))IsrGpt2T6Handler, 2, 0);
800059c0:	91 00 00 48 	movh.a %a4,32768
	unlock_wdtcon();
	MODULE_GPT120.CLC.B.DISR = 0; /* Enable the GPT12 module */
	lock_wdtcon();

    /* Initialize the Timer T6 for delay_ms */
    MODULE_GPT120.T6CON.B.BPS2 = 0x0; /* Set GPT2 block prescaler: 4 */
800059c4:	b7 0f 82 f5 	insert %d15,%d15,0,11,2
    MODULE_GPT120.T6CON.B.T6OE = 0x1; /* Overflow/Underflow Output Enable */
    MODULE_GPT120.T6CON.B.T6SR = 0x1; /* Reload from register CAPREL Enabled */
    MODULE_GPT120.T6.U = 250u; /* Set T6 start value (10us) */

    MODULE_GPT120.CAPREL.U = 250u; /* Set CAPREL reload value */
	InterruptInstall(SRC_ID_GPT120T6, (void(*)(int))IsrGpt2T6Handler, 2, 0);
800059c8:	3b d0 11 40 	mov %d4,285
	unlock_wdtcon();
	MODULE_GPT120.CLC.B.DISR = 0; /* Enable the GPT12 module */
	lock_wdtcon();

    /* Initialize the Timer T6 for delay_ms */
    MODULE_GPT120.T6CON.B.BPS2 = 0x0; /* Set GPT2 block prescaler: 4 */
800059cc:	68 8f       	st.w [%a15]32,%d15
    MODULE_GPT120.T6CON.B.T6M = 0x0; /* Set T6 to timer mode */
800059ce:	4c f8       	ld.w %d15,[%a15]32
    MODULE_GPT120.T6CON.B.T6OE = 0x1; /* Overflow/Underflow Output Enable */
    MODULE_GPT120.T6CON.B.T6SR = 0x1; /* Reload from register CAPREL Enabled */
    MODULE_GPT120.T6.U = 250u; /* Set T6 start value (10us) */

    MODULE_GPT120.CAPREL.U = 250u; /* Set CAPREL reload value */
	InterruptInstall(SRC_ID_GPT120T6, (void(*)(int))IsrGpt2T6Handler, 2, 0);
800059d0:	d9 44 b8 15 	lea %a4,[%a4]22648 <80005878 <IsrGpt2T6Handler>>
	MODULE_GPT120.CLC.B.DISR = 0; /* Enable the GPT12 module */
	lock_wdtcon();

    /* Initialize the Timer T6 for delay_ms */
    MODULE_GPT120.T6CON.B.BPS2 = 0x0; /* Set GPT2 block prescaler: 4 */
    MODULE_GPT120.T6CON.B.T6M = 0x0; /* Set T6 to timer mode */
800059d4:	8f 8f c3 f1 	andn %d15,%d15,56
800059d8:	68 8f       	st.w [%a15]32,%d15
    MODULE_GPT120.T6CON.B.T6UD = 0x1; /* Set T6 count direction(down) */
800059da:	4c f8       	ld.w %d15,[%a15]32
    MODULE_GPT120.T6CON.B.T6OE = 0x1; /* Overflow/Underflow Output Enable */
    MODULE_GPT120.T6CON.B.T6SR = 0x1; /* Reload from register CAPREL Enabled */
    MODULE_GPT120.T6.U = 250u; /* Set T6 start value (10us) */

    MODULE_GPT120.CAPREL.U = 250u; /* Set CAPREL reload value */
	InterruptInstall(SRC_ID_GPT120T6, (void(*)(int))IsrGpt2T6Handler, 2, 0);
800059dc:	82 25       	mov %d5,2
	lock_wdtcon();

    /* Initialize the Timer T6 for delay_ms */
    MODULE_GPT120.T6CON.B.BPS2 = 0x0; /* Set GPT2 block prescaler: 4 */
    MODULE_GPT120.T6CON.B.T6M = 0x0; /* Set T6 to timer mode */
    MODULE_GPT120.T6CON.B.T6UD = 0x1; /* Set T6 count direction(down) */
800059de:	96 80       	or %d15,128
800059e0:	68 8f       	st.w [%a15]32,%d15
    MODULE_GPT120.T6CON.B.T6I = 0x0; /* Set T6 input prescaler(2^0=1) */
800059e2:	4c f8       	ld.w %d15,[%a15]32
    MODULE_GPT120.T6CON.B.T6OE = 0x1; /* Overflow/Underflow Output Enable */
    MODULE_GPT120.T6CON.B.T6SR = 0x1; /* Reload from register CAPREL Enabled */
    MODULE_GPT120.T6.U = 250u; /* Set T6 start value (10us) */

    MODULE_GPT120.CAPREL.U = 250u; /* Set CAPREL reload value */
	InterruptInstall(SRC_ID_GPT120T6, (void(*)(int))IsrGpt2T6Handler, 2, 0);
800059e4:	82 06       	mov %d6,0

    /* Initialize the Timer T6 for delay_ms */
    MODULE_GPT120.T6CON.B.BPS2 = 0x0; /* Set GPT2 block prescaler: 4 */
    MODULE_GPT120.T6CON.B.T6M = 0x0; /* Set T6 to timer mode */
    MODULE_GPT120.T6CON.B.T6UD = 0x1; /* Set T6 count direction(down) */
    MODULE_GPT120.T6CON.B.T6I = 0x0; /* Set T6 input prescaler(2^0=1) */
800059e6:	8f 7f c0 f1 	andn %d15,%d15,7
800059ea:	68 8f       	st.w [%a15]32,%d15
    MODULE_GPT120.T6CON.B.T6OE = 0x1; /* Overflow/Underflow Output Enable */
800059ec:	4c f8       	ld.w %d15,[%a15]32
800059ee:	b7 ff 81 f4 	insert %d15,%d15,15,9,1
800059f2:	68 8f       	st.w [%a15]32,%d15
    MODULE_GPT120.T6CON.B.T6SR = 0x1; /* Reload from register CAPREL Enabled */
800059f4:	4c f8       	ld.w %d15,[%a15]32
800059f6:	b7 ff 81 f7 	insert %d15,%d15,15,15,1
800059fa:	68 8f       	st.w [%a15]32,%d15
    MODULE_GPT120.T6.U = 250u; /* Set T6 start value (10us) */
800059fc:	da fa       	mov %d15,250
800059fe:	59 ff 04 10 	st.w [%a15]68,%d15

    MODULE_GPT120.CAPREL.U = 250u; /* Set CAPREL reload value */
80005a02:	68 cf       	st.w [%a15]48,%d15
	InterruptInstall(SRC_ID_GPT120T6, (void(*)(int))IsrGpt2T6Handler, 2, 0);
80005a04:	1d 00 4d 05 	j 8000649e <InterruptInstall>

80005a08 <runGpt12_T3>:
}


void runGpt12_T3(void)
{
	MODULE_GPT120.T3CON.B.T3R = 1;
80005a08:	c5 ff c0 82 	lea %a15,f0002e00 <_SMALL_DATA4_+0x3fffae00>
80005a0c:	4c f5       	ld.w %d15,[%a15]20
80005a0e:	96 40       	or %d15,64
80005a10:	68 5f       	st.w [%a15]20,%d15
80005a12:	00 90       	ret 

80005a14 <stopGpt12_T3>:
}

void stopGpt12_T3(void)
{
	MODULE_GPT120.T3CON.B.T3R = 0;
80005a14:	c5 ff c0 82 	lea %a15,f0002e00 <_SMALL_DATA4_+0x3fffae00>
80005a18:	4c f5       	ld.w %d15,[%a15]20
80005a1a:	8f 0f c4 f1 	andn %d15,%d15,64
80005a1e:	68 5f       	st.w [%a15]20,%d15
80005a20:	00 90       	ret 

80005a22 <runGpt12_T6>:
}

void runGpt12_T6(void)
{
	MODULE_GPT120.T6CON.B.T6R = 1;
80005a22:	c5 ff c0 82 	lea %a15,f0002e00 <_SMALL_DATA4_+0x3fffae00>
80005a26:	4c f8       	ld.w %d15,[%a15]32
80005a28:	96 40       	or %d15,64
80005a2a:	68 8f       	st.w [%a15]32,%d15
80005a2c:	00 90       	ret 

80005a2e <stopGpt12_T6>:
}

void stopGpt12_T6(void)
{
	MODULE_GPT120.T6CON.B.T6R = 0;
80005a2e:	c5 ff c0 82 	lea %a15,f0002e00 <_SMALL_DATA4_+0x3fffae00>
80005a32:	4c f8       	ld.w %d15,[%a15]32
80005a34:	8f 0f c4 f1 	andn %d15,%d15,64
80005a38:	68 8f       	st.w [%a15]32,%d15
80005a3a:	00 90       	ret 

80005a3c <runGpt12_T4>:
}

void runGpt12_T4(void)
{
	MODULE_GPT120.T4CON.B.T4R = 1;
80005a3c:	c5 ff c0 82 	lea %a15,f0002e00 <_SMALL_DATA4_+0x3fffae00>
80005a40:	4c f6       	ld.w %d15,[%a15]24
80005a42:	96 40       	or %d15,64
80005a44:	68 6f       	st.w [%a15]24,%d15
80005a46:	00 90       	ret 

80005a48 <stopGpt12_T4>:
}

void stopGpt12_T4()
{
	MODULE_GPT120.T4CON.B.T4R = 0;
80005a48:	c5 ff c0 82 	lea %a15,f0002e00 <_SMALL_DATA4_+0x3fffae00>
80005a4c:	4c f6       	ld.w %d15,[%a15]24
80005a4e:	8f 0f c4 f1 	andn %d15,%d15,64
80005a52:	68 6f       	st.w [%a15]24,%d15
80005a54:	00 90       	ret 

80005a56 <setGpt12_T4>:
}

void setGpt12_T4(unsigned short value)
{
	MODULE_GPT120.T4.U = value;
80005a56:	a5 f4 fc 82 	st.w f0002e3c <_SMALL_DATA4_+0x3fffae3c>,%d4
80005a5a:	00 90       	ret 

80005a5c <getGpt12_T4>:
}

unsigned int getGpt12_T4(void)
{
	return MODULE_GPT120.T4.U;
80005a5c:	85 f2 fc 82 	ld.w %d2,f0002e3c <_SMALL_DATA4_+0x3fffae3c>
}
80005a60:	00 90       	ret 

80005a62 <init_VADC>:

void init_VADC(void)
{
    /* VADC Module Enable */
	unlock_wdtcon();
    MODULE_VADC.CLC.B.DISR = 0x0;                 // Enable VADC Module (clock)
80005a62:	91 20 00 ff 	movh.a %a15,61442
#include <machine/intrinsics.h>

void init_VADC(void)
{
    /* VADC Module Enable */
	unlock_wdtcon();
80005a66:	6d 00 13 34 	call 8000c28c <unlock_wdtcon>
    MODULE_VADC.CLC.B.DISR = 0x0;                 // Enable VADC Module (clock)
80005a6a:	4c f0       	ld.w %d15,[%a15]0
80005a6c:	8f 1f c0 f1 	andn %d15,%d15,1
80005a70:	68 0f       	st.w [%a15]0,%d15
	lock_wdtcon();
80005a72:	6d 00 23 34 	call 8000c2b8 <lock_wdtcon>
    while(MODULE_VADC.CLC.B.DISS != 0);     	    // Wait until module is enabled
80005a76:	40 f2       	mov.aa %a2,%a15
80005a78:	4c 20       	ld.w %d15,[%a2]0
80005a7a:	91 20 00 ff 	movh.a %a15,61442
80005a7e:	6f 1f fd ff 	jnz.t %d15,1,80005a78 <init_VADC+0x16>

    /* VADC Group Configuration */
    MODULE_VADC.G[4].ARBPR.B.PRIO0 = 0x3;		    // Highest Priority for Request Source 0
80005a82:	19 ff 44 21 	ld.w %d15,[%a15]5252 <f0021484 <_SMALL_DATA4_+0x40019484>>
80005a86:	96 03       	or %d15,3
80005a88:	59 ff 44 21 	st.w [%a15]5252 <f0021484 <_SMALL_DATA4_+0x40019484>>,%d15
    MODULE_VADC.G[4].ARBPR.B.CSM0 = 0x0;          // Conversion Start Mode : Wait-for-start mode
80005a8c:	19 ff 44 21 	ld.w %d15,[%a15]5252 <f0021484 <_SMALL_DATA4_+0x40019484>>
80005a90:	8f 8f c0 f1 	andn %d15,%d15,8
80005a94:	59 ff 44 21 	st.w [%a15]5252 <f0021484 <_SMALL_DATA4_+0x40019484>>,%d15
    MODULE_VADC.G[4].ARBPR.B.ASEN0 = 0x1;		    // Arbitration Source Input 0 Enable
80005a98:	19 ff 44 21 	ld.w %d15,[%a15]5252 <f0021484 <_SMALL_DATA4_+0x40019484>>
80005a9c:	b7 ff 01 fc 	insert %d15,%d15,15,24,1
80005aa0:	59 ff 44 21 	st.w [%a15]5252 <f0021484 <_SMALL_DATA4_+0x40019484>>,%d15

    MODULE_VADC.G[4].QMR0.B.ENGT  = 0x1;		    // Enable Conversion Requests
80005aa4:	19 ff 44 41 	ld.w %d15,[%a15]5380 <f0021504 <_SMALL_DATA4_+0x40019504>>
80005aa8:	b7 1f 02 f0 	insert %d15,%d15,1,0,2
80005aac:	59 ff 44 41 	st.w [%a15]5380 <f0021504 <_SMALL_DATA4_+0x40019504>>,%d15
    MODULE_VADC.G[4].QMR0.B.FLUSH = 0x1;          // Clear all Queue Entries
80005ab0:	19 ff 44 41 	ld.w %d15,[%a15]5380 <f0021504 <_SMALL_DATA4_+0x40019504>>
80005ab4:	b7 ff 01 f5 	insert %d15,%d15,15,10,1
80005ab8:	59 ff 44 41 	st.w [%a15]5380 <f0021504 <_SMALL_DATA4_+0x40019504>>,%d15

    MODULE_VADC.G[4].ARBCFG.B.ANONC = 0x3;        // Analog Converter : Normal Operation
80005abc:	19 ff 40 21 	ld.w %d15,[%a15]5248 <f0021480 <_SMALL_DATA4_+0x40019480>>
80005ac0:	96 03       	or %d15,3
80005ac2:	59 ff 40 21 	st.w [%a15]5248 <f0021480 <_SMALL_DATA4_+0x40019480>>,%d15

    MODULE_VADC.G[4].ICLASS[0].B.CMS = 0x0;       // Group-specific Class 0
80005ac6:	19 ff 60 21 	ld.w %d15,[%a15]5280 <f00214a0 <_SMALL_DATA4_+0x400194a0>>
80005aca:	b7 0f 03 f4 	insert %d15,%d15,0,8,3
80005ace:	59 ff 60 21 	st.w [%a15]5280 <f00214a0 <_SMALL_DATA4_+0x400194a0>>,%d15
                                            // Conversion Mode : Standard Conversion (12-bit)

    /* VADC Group 4 Channel 7 Setting */
    MODULE_VADC.G[4].CHCTR[7].B.RESPOS = 0x1;     // Read Results Right-aligned
80005ad2:	19 ff 5c 81 	ld.w %d15,[%a15]5660 <f002161c <_SMALL_DATA4_+0x4001961c>>
80005ad6:	b7 ff 81 fa 	insert %d15,%d15,15,21,1
80005ada:	59 ff 5c 81 	st.w [%a15]5660 <f002161c <_SMALL_DATA4_+0x4001961c>>,%d15
    MODULE_VADC.G[4].CHCTR[7].B.RESREG = 0x1;     // Store Result in Group Result Register G0RES1
80005ade:	19 ff 5c 81 	ld.w %d15,[%a15]5660 <f002161c <_SMALL_DATA4_+0x4001961c>>
80005ae2:	b7 1f 04 f8 	insert %d15,%d15,1,16,4
80005ae6:	59 ff 5c 81 	st.w [%a15]5660 <f002161c <_SMALL_DATA4_+0x4001961c>>,%d15
    MODULE_VADC.G[4].CHCTR[7].B.ICLSEL = 0x0;     // Use Group-specific Class 0
80005aea:	19 ff 5c 81 	ld.w %d15,[%a15]5660 <f002161c <_SMALL_DATA4_+0x4001961c>>
80005aee:	8f 3f c0 f1 	andn %d15,%d15,3
80005af2:	59 ff 5c 81 	st.w [%a15]5660 <f002161c <_SMALL_DATA4_+0x4001961c>>,%d15
80005af6:	00 90       	ret 

80005af8 <VADC_startConversion>:
}

void VADC_startConversion(void)
{
    /* No fill and Start Queue */
	MODULE_VADC.G[4].QINR0.B.REQCHNR = 0x07;				// Request Channel Number : 7
80005af8:	91 20 00 ff 	movh.a %a15,61442
80005afc:	19 ff 50 41 	ld.w %d15,[%a15]5392 <f0021510 <_SMALL_DATA4_+0x40019510>>
80005b00:	b7 7f 05 f0 	insert %d15,%d15,7,0,5
80005b04:	59 ff 50 41 	st.w [%a15]5392 <f0021510 <_SMALL_DATA4_+0x40019510>>,%d15
	MODULE_VADC.G[4].QINR0.B.RF = 0x0; 				    // No fill : it is converted once
80005b08:	19 ff 50 41 	ld.w %d15,[%a15]5392 <f0021510 <_SMALL_DATA4_+0x40019510>>
80005b0c:	8f 0f c2 f1 	andn %d15,%d15,32
80005b10:	59 ff 50 41 	st.w [%a15]5392 <f0021510 <_SMALL_DATA4_+0x40019510>>,%d15

	MODULE_VADC.G[4].QMR0.B.TREV = 0x1;  					// Generate a Trigger Event
80005b14:	19 ff 44 41 	ld.w %d15,[%a15]5380 <f0021504 <_SMALL_DATA4_+0x40019504>>
80005b18:	b7 ff 81 f4 	insert %d15,%d15,15,9,1
80005b1c:	59 ff 44 41 	st.w [%a15]5380 <f0021504 <_SMALL_DATA4_+0x40019504>>,%d15
80005b20:	00 90       	ret 

80005b22 <VADC_readResult>:
}

unsigned int VADC_readResult(void)
{
	unsigned int result;
	while(MODULE_VADC.G[4].RES[1].B.VF == 0);			    // Valid Flag, Wait until New Result Available
80005b22:	91 20 00 ff 	movh.a %a15,61442
80005b26:	19 ff 44 c1 	ld.w %d15,[%a15]5892 <f0021704 <_SMALL_DATA4_+0x40019704>>
80005b2a:	ff 0f fe 7f 	jge %d15,0,80005b26 <VADC_readResult+0x4>

	result = (MODULE_VADC.G[4].RES[1].B.RESULT);  		// Read Result
80005b2e:	91 20 00 ff 	movh.a %a15,61442
80005b32:	19 f2 44 c1 	ld.w %d2,[%a15]5892 <f0021704 <_SMALL_DATA4_+0x40019704>>

	return result;
}
80005b36:	37 02 70 20 	extr.u %d2,%d2,0,16
80005b3a:	00 90       	ret 

80005b3c <delay_ms>:
#include "etc.h"

void delay_ms(unsigned int delay_time)
{
80005b3c:	20 08       	sub.a %sp,8
	volatile unsigned int i, j;
	for (i = 0; i < delay_time; i++)
80005b3e:	82 0f       	mov %d15,0
80005b40:	78 00       	st.w [%sp]0,%d15
80005b42:	54 a2       	ld.w %d2,[%sp]
		for (j = 0; j < 18200; j++)
80005b44:	82 03       	mov %d3,0
80005b46:	3b 80 71 f4 	mov %d15,18200
#include "etc.h"

void delay_ms(unsigned int delay_time)
{
	volatile unsigned int i, j;
	for (i = 0; i < delay_time; i++)
80005b4a:	3f 42 09 80 	jlt.u %d2,%d4,80005b5c <delay_ms+0x20>
80005b4e:	3c 20       	j 80005b8e <delay_ms+0x52>
80005b50:	54 a2       	ld.w %d2,[%sp]
80005b52:	c2 12       	add %d2,1
80005b54:	74 a2       	st.w [%sp],%d2
80005b56:	54 a2       	ld.w %d2,[%sp]
80005b58:	7f 42 1c 80 	jge.u %d2,%d4,80005b90 <delay_ms+0x54>
		for (j = 0; j < 18200; j++)
80005b5c:	59 a3 04 00 	st.w [%sp]4,%d3
80005b60:	19 a2 04 00 	ld.w %d2,[%sp]4
80005b64:	7f f2 f6 ff 	jge.u %d2,%d15,80005b50 <delay_ms+0x14>
80005b68:	19 a2 04 00 	ld.w %d2,[%sp]4
80005b6c:	c2 12       	add %d2,1
80005b6e:	59 a2 04 00 	st.w [%sp]4,%d2
80005b72:	19 a2 04 00 	ld.w %d2,[%sp]4
80005b76:	7f f2 ed ff 	jge.u %d2,%d15,80005b50 <delay_ms+0x14>
80005b7a:	19 a2 04 00 	ld.w %d2,[%sp]4
80005b7e:	c2 12       	add %d2,1
80005b80:	59 a2 04 00 	st.w [%sp]4,%d2
80005b84:	19 a2 04 00 	ld.w %d2,[%sp]4
80005b88:	3f f2 f0 ff 	jlt.u %d2,%d15,80005b68 <delay_ms+0x2c>
80005b8c:	3c e2       	j 80005b50 <delay_ms+0x14>
80005b8e:	00 90       	ret 
80005b90:	00 90       	ret 

80005b92 <Init_Buzzer>:
/* Function prototype */
void IsrGpt120T3Handler_Beep(void);

void Init_Buzzer(void)
{
	MODULE_P02.IOCR0.B.PC3 = 0b10000;
80005b92:	91 40 00 ff 	movh.a %a15,61444
80005b96:	d9 ff 00 8a 	lea %a15,[%a15]-24064 <f003a200 <_SMALL_DATA4_+0x40032200>>
80005b9a:	4c f4       	ld.w %d15,[%a15]16
80005b9c:	b7 0f 85 fd 	insert %d15,%d15,0,27,5
80005ba0:	b7 ff 81 ff 	insert %d15,%d15,15,31,1
80005ba4:	68 4f       	st.w [%a15]16,%d15
80005ba6:	00 90       	ret 

80005ba8 <Init_Buzzer_PWM>:
80005ba8:	91 40 00 ff 	movh.a %a15,61444
80005bac:	d9 ff 00 8a 	lea %a15,[%a15]-24064 <f003a200 <_SMALL_DATA4_+0x40032200>>
80005bb0:	4c f4       	ld.w %d15,[%a15]16
80005bb2:	b7 0f 85 fd 	insert %d15,%d15,0,27,5
80005bb6:	b7 ff 81 ff 	insert %d15,%d15,15,31,1
80005bba:	68 4f       	st.w [%a15]16,%d15

void Init_Buzzer_PWM(void)
{
	Init_Buzzer();

	init_gpt1(); /* Init Timer */
80005bbc:	6d ff ba fe 	call 80005930 <init_gpt1>
	runGpt12_T3(); /* Start Timer */
}

void setBeepCycle(int cycle)
{
	beepOnOff = cycle;
80005bc0:	82 0f       	mov %d15,0
80005bc2:	91 00 00 f7 	movh.a %a15,28672
80005bc6:	59 ff a0 51 	st.w [%a15]6496 <70001960 <beepOnOff>>,%d15
{
	Init_Buzzer();

	init_gpt1(); /* Init Timer */
	setBeepCycle(0); /* Initial buzzer beep off */
	runGpt12_T3(); /* Start Timer */
80005bca:	1d ff 1f ff 	j 80005a08 <runGpt12_T3>

80005bce <setBeepCycle>:
}

void setBeepCycle(int cycle)
{
	beepOnOff = cycle;
80005bce:	91 00 00 f7 	movh.a %a15,28672
80005bd2:	59 f4 a0 51 	st.w [%a15]6496 <70001960 <beepOnOff>>,%d4
80005bd6:	00 90       	ret 

80005bd8 <Beep>:
}

void Beep(unsigned int hz)
{
	volatile int loop = 1000000 / hz / 2; /*   us  */
80005bd8:	7b 80 00 f0 	movh %d15,8
80005bdc:	1b 0f 12 fa 	addi %d15,%d15,-24288
80005be0:	4b 4f 11 42 	div.u %e4,%d15,%d4
{
	beepOnOff = cycle;
}

void Beep(unsigned int hz)
{
80005be4:	20 10       	sub.a %sp,16
	volatile int loop = 1000000 / hz / 2; /*   us  */
	for (volatile int i = 0; i < loop; i++) /* loop * 1us  delay */
80005be6:	82 0f       	mov %d15,0
	beepOnOff = cycle;
}

void Beep(unsigned int hz)
{
	volatile int loop = 1000000 / hz / 2; /*   us  */
80005be8:	74 a4       	st.w [%sp],%d4
	for (volatile int i = 0; i < loop; i++) /* loop * 1us  delay */
80005bea:	78 01       	st.w [%sp]4,%d15
80005bec:	19 a3 04 00 	ld.w %d3,[%sp]4
80005bf0:	58 00       	ld.w %d15,[%sp]0
		for (volatile int j = 0; j < 1; j++)
80005bf2:	82 02       	mov %d2,0
}

void Beep(unsigned int hz)
{
	volatile int loop = 1000000 / hz / 2; /*   us  */
	for (volatile int i = 0; i < loop; i++) /* loop * 1us  delay */
80005bf4:	7f f3 21 00 	jge %d3,%d15,80005c36 <Beep+0x5e>
		for (volatile int j = 0; j < 1; j++)
80005bf8:	59 a2 08 00 	st.w [%sp]8,%d2
80005bfc:	58 02       	ld.w %d15,[%sp]8
80005bfe:	ff 1f 13 00 	jge %d15,1,80005c24 <Beep+0x4c>
			for (volatile int k = 0; k < 1; k++)
80005c02:	59 a2 0c 00 	st.w [%sp]12,%d2
80005c06:	58 03       	ld.w %d15,[%sp]12
80005c08:	4e f8       	jgtz %d15,80005c18 <Beep+0x40>
}

static __inline__ __attribute__((__always_inline__))
void _nop (void)
{
  __asm__ volatile ("nop" ::: "memory");
80005c0a:	00 00       	nop 
80005c0c:	58 03       	ld.w %d15,[%sp]12
80005c0e:	c2 1f       	add %d15,1
80005c10:	78 03       	st.w [%sp]12,%d15
80005c12:	58 03       	ld.w %d15,[%sp]12
80005c14:	bf 1f fb 7f 	jlt %d15,1,80005c0a <Beep+0x32>

void Beep(unsigned int hz)
{
	volatile int loop = 1000000 / hz / 2; /*   us  */
	for (volatile int i = 0; i < loop; i++) /* loop * 1us  delay */
		for (volatile int j = 0; j < 1; j++)
80005c18:	58 02       	ld.w %d15,[%sp]8
80005c1a:	c2 1f       	add %d15,1
80005c1c:	78 02       	st.w [%sp]8,%d15
80005c1e:	58 02       	ld.w %d15,[%sp]8
80005c20:	bf 1f f1 7f 	jlt %d15,1,80005c02 <Beep+0x2a>
}

void Beep(unsigned int hz)
{
	volatile int loop = 1000000 / hz / 2; /*   us  */
	for (volatile int i = 0; i < loop; i++) /* loop * 1us  delay */
80005c24:	58 01       	ld.w %d15,[%sp]4
80005c26:	c2 1f       	add %d15,1
80005c28:	78 01       	st.w [%sp]4,%d15
80005c2a:	19 a3 04 00 	ld.w %d3,[%sp]4
80005c2e:	58 00       	ld.w %d15,[%sp]0
80005c30:	3f f3 e4 7f 	jlt %d3,%d15,80005bf8 <Beep+0x20>
80005c34:	00 90       	ret 
80005c36:	00 90       	ret 

80005c38 <IsrGpt120T3Handler_Beep>:
				_nop();
}

void IsrGpt120T3Handler_Beep(void)
{
	MODULE_P02.OUT.B.P3 ^= 1;
80005c38:	91 40 00 ff 	movh.a %a15,61444
80005c3c:	d9 ff 00 8a 	lea %a15,[%a15]-24064 <f003a200 <_SMALL_DATA4_+0x40032200>>
80005c40:	4c f0       	ld.w %d15,[%a15]0
80005c42:	07 ff 83 f1 	nand.t %d15,%d15,3,%d15,3
80005c46:	8f 3f 00 20 	sh %d2,%d15,3
80005c4a:	4c f0       	ld.w %d15,[%a15]0
80005c4c:	8f 8f c0 f1 	andn %d15,%d15,8
80005c50:	a6 2f       	or %d15,%d2
80005c52:	68 0f       	st.w [%a15]0,%d15
80005c54:	00 90       	ret 

80005c56 <Init_GPIO>:
#include "GPIO.h"
#include "tc27xd/IfxPort_PinMap.h"
void Init_GPIO(void)
{
	/* Set P10.2(LED1) as push-pull output */
	MODULE_P10.IOCR0.B.PC2 = 0b10000;
80005c56:	91 40 00 ff 	movh.a %a15,61444
80005c5a:	d9 ff 00 0b 	lea %a15,[%a15]-20480 <f003b000 <_SMALL_DATA4_+0x40033000>>
80005c5e:	4c f4       	ld.w %d15,[%a15]16

	/* Set P10.1(LED2) as push-pull output */
	MODULE_P10.IOCR0.B.PC1 = 0b10000;

	/* Set P2.0(SW1) as input pull-up */
	MODULE_P02.IOCR0.B.PC0 = 0b00010;
80005c60:	91 40 00 cf 	movh.a %a12,61444
#include "GPIO.h"
#include "tc27xd/IfxPort_PinMap.h"
void Init_GPIO(void)
{
	/* Set P10.2(LED1) as push-pull output */
	MODULE_P10.IOCR0.B.PC2 = 0b10000;
80005c64:	b7 0f 85 f9 	insert %d15,%d15,0,19,5
80005c68:	b7 ff 81 fb 	insert %d15,%d15,15,23,1

	/* Set P10.1(LED2) as push-pull output */
	MODULE_P10.IOCR0.B.PC1 = 0b10000;

	/* Set P2.0(SW1) as input pull-up */
	MODULE_P02.IOCR0.B.PC0 = 0b00010;
80005c6c:	d9 cc 00 8a 	lea %a12,[%a12]-24064 <f003a200 <_SMALL_DATA4_+0x40032200>>
#include "GPIO.h"
#include "tc27xd/IfxPort_PinMap.h"
void Init_GPIO(void)
{
	/* Set P10.2(LED1) as push-pull output */
	MODULE_P10.IOCR0.B.PC2 = 0b10000;
80005c70:	68 4f       	st.w [%a15]16,%d15

	/* Set P10.1(LED2) as push-pull output */
	MODULE_P10.IOCR0.B.PC1 = 0b10000;
80005c72:	4c f4       	ld.w %d15,[%a15]16
}


IFX_INLINE void IfxPort_setPinModeOutput(Ifx_P *port, uint8 pinIndex, IfxPort_OutputMode mode, IfxPort_OutputIdx index)
{
    IfxPort_setPinMode(port, pinIndex, (IfxPort_Mode)(index | mode));
80005c74:	3b 00 08 50 	mov %d5,128
80005c78:	b7 0f 85 f5 	insert %d15,%d15,0,11,5
80005c7c:	b7 ff 81 f7 	insert %d15,%d15,15,15,1
80005c80:	68 4f       	st.w [%a15]16,%d15

	/* Set P2.0(SW1) as input pull-up */
	MODULE_P02.IOCR0.B.PC0 = 0b00010;
80005c82:	4c c4       	ld.w %d15,[%a12]16

	/* Set P2.1(SW2) as input pull-up */
	MODULE_P02.IOCR0.B.PC1 = 0b00010;

	/*P20_6    Digital Output*/
	IfxPort_setPinModeOutput(IfxPort_P20_6.port, IfxPort_P20_6.pinIndex, IfxPort_OutputMode_pushPull, IfxPort_OutputIdx_general);
80005c84:	91 00 00 f7 	movh.a %a15,28672

	/* Set P10.1(LED2) as push-pull output */
	MODULE_P10.IOCR0.B.PC1 = 0b10000;

	/* Set P2.0(SW1) as input pull-up */
	MODULE_P02.IOCR0.B.PC0 = 0b00010;
80005c88:	b7 2f 85 f1 	insert %d15,%d15,2,3,5

	/* Set P2.1(SW2) as input pull-up */
	MODULE_P02.IOCR0.B.PC1 = 0b00010;

	/*P20_6    Digital Output*/
	IfxPort_setPinModeOutput(IfxPort_P20_6.port, IfxPort_P20_6.pinIndex, IfxPort_OutputMode_pushPull, IfxPort_OutputIdx_general);
80005c8c:	d9 fd e8 10 	lea %a13,[%a15]3176 <70000c68 <IfxPort_P20_6>>

	/* Set P10.1(LED2) as push-pull output */
	MODULE_P10.IOCR0.B.PC1 = 0b10000;

	/* Set P2.0(SW1) as input pull-up */
	MODULE_P02.IOCR0.B.PC0 = 0b00010;
80005c90:	6c c4       	st.w [%a12]16,%d15

	/* Set P2.1(SW2) as input pull-up */
	MODULE_P02.IOCR0.B.PC1 = 0b00010;
80005c92:	4c c4       	ld.w %d15,[%a12]16
80005c94:	b7 2f 85 f5 	insert %d15,%d15,2,11,5
80005c98:	6c c4       	st.w [%a12]16,%d15
80005c9a:	99 f4 e8 10 	ld.a %a4,[%a15]3176 <70000c68 <IfxPort_P20_6>>
80005c9e:	39 d4 04 00 	ld.bu %d4,[%a13]4 <70000c68 <IfxPort_P20_6>>
80005ca2:	6d ff 11 f4 	call 800044c4 <IfxPort_setPinMode>

	/*P20_6    Digital Output*/
	IfxPort_setPinModeOutput(IfxPort_P20_6.port, IfxPort_P20_6.pinIndex, IfxPort_OutputMode_pushPull, IfxPort_OutputIdx_general);
	IfxPort_setPinLow(IfxPort_P20_6.port, IfxPort_P20_6.pinIndex);
80005ca6:	99 ff e8 10 	ld.a %a15,[%a15]3176 <70000c68 <IfxPort_P20_6>>
}


IFX_INLINE void IfxPort_setPinState(Ifx_P *port, uint8 pinIndex, IfxPort_State action)
{
    port->OMR.U = action << pinIndex;
80005caa:	0c d4       	ld.bu %d15,[%a13]4
80005cac:	7b 10 00 20 	movh %d2,1
80005cb0:	0f f2 00 f0 	sh %d15,%d2,%d15
80005cb4:	68 1f       	st.w [%a15]4,%d15
//	MODULE_P11.IOCR0.B.PC2=0b10000;
//	MODULE_P11.IOCR8.B.PC11=0b10000;
//	MODULE_P11.IOCR8.B.PC9=0b10000;
//	MODULE_P00.IOCR0.B.PC0=0x10;
			//LCD_GPIO_OUTPUT
			MODULE_P00.IOCR0.B.PC0=0x10;
80005cb6:	91 40 00 ff 	movh.a %a15,61444
80005cba:	d9 ff 00 0a 	lea %a15,[%a15]-24576 <f003a000 <_SMALL_DATA4_+0x40032000>>
80005cbe:	4c f4       	ld.w %d15,[%a15]16
	        MODULE_P00.IOCR0.B.PC3=0x10;
	        MODULE_P00.IOCR4.B.PC4=0x10;
	        MODULE_P00.IOCR4.B.PC5=0x10;
	        MODULE_P00.IOCR4.B.PC6=0x10;
	        MODULE_P00.IOCR4.B.PC7=0x10;
	        MODULE_P11.IOCR0.B.PC2=0x10;
80005cc0:	91 40 00 2f 	movh.a %a2,61444
//	MODULE_P11.IOCR0.B.PC2=0b10000;
//	MODULE_P11.IOCR8.B.PC11=0b10000;
//	MODULE_P11.IOCR8.B.PC9=0b10000;
//	MODULE_P00.IOCR0.B.PC0=0x10;
			//LCD_GPIO_OUTPUT
			MODULE_P00.IOCR0.B.PC0=0x10;
80005cc4:	8f 8f cf f1 	andn %d15,%d15,248
80005cc8:	96 80       	or %d15,128
80005cca:	68 4f       	st.w [%a15]16,%d15
	        MODULE_P00.IOCR0.B.PC1=0x10;
80005ccc:	4c f4       	ld.w %d15,[%a15]16
	        MODULE_P00.IOCR0.B.PC3=0x10;
	        MODULE_P00.IOCR4.B.PC4=0x10;
	        MODULE_P00.IOCR4.B.PC5=0x10;
	        MODULE_P00.IOCR4.B.PC6=0x10;
	        MODULE_P00.IOCR4.B.PC7=0x10;
	        MODULE_P11.IOCR0.B.PC2=0x10;
80005cce:	d9 22 00 4b 	lea %a2,[%a2]-20224 <f003b100 <_SMALL_DATA4_+0x40033100>>
//	MODULE_P11.IOCR8.B.PC11=0b10000;
//	MODULE_P11.IOCR8.B.PC9=0b10000;
//	MODULE_P00.IOCR0.B.PC0=0x10;
			//LCD_GPIO_OUTPUT
			MODULE_P00.IOCR0.B.PC0=0x10;
	        MODULE_P00.IOCR0.B.PC1=0x10;
80005cd2:	b7 0f 85 f5 	insert %d15,%d15,0,11,5
80005cd6:	b7 ff 81 f7 	insert %d15,%d15,15,15,1
80005cda:	68 4f       	st.w [%a15]16,%d15
	        MODULE_P00.IOCR0.B.PC2=0x10;
80005cdc:	4c f4       	ld.w %d15,[%a15]16
80005cde:	b7 0f 85 f9 	insert %d15,%d15,0,19,5
80005ce2:	b7 ff 81 fb 	insert %d15,%d15,15,23,1
80005ce6:	68 4f       	st.w [%a15]16,%d15
	        MODULE_P00.IOCR0.B.PC3=0x10;
80005ce8:	4c f4       	ld.w %d15,[%a15]16
80005cea:	b7 0f 85 fd 	insert %d15,%d15,0,27,5
80005cee:	b7 ff 81 ff 	insert %d15,%d15,15,31,1
80005cf2:	68 4f       	st.w [%a15]16,%d15
	        MODULE_P00.IOCR4.B.PC4=0x10;
80005cf4:	4c f5       	ld.w %d15,[%a15]20
80005cf6:	8f 8f cf f1 	andn %d15,%d15,248
80005cfa:	96 80       	or %d15,128
80005cfc:	68 5f       	st.w [%a15]20,%d15
	        MODULE_P00.IOCR4.B.PC5=0x10;
80005cfe:	4c f5       	ld.w %d15,[%a15]20
80005d00:	b7 0f 85 f5 	insert %d15,%d15,0,11,5
80005d04:	b7 ff 81 f7 	insert %d15,%d15,15,15,1
80005d08:	68 5f       	st.w [%a15]20,%d15
	        MODULE_P00.IOCR4.B.PC6=0x10;
80005d0a:	4c f5       	ld.w %d15,[%a15]20
80005d0c:	b7 0f 85 f9 	insert %d15,%d15,0,19,5
80005d10:	b7 ff 81 fb 	insert %d15,%d15,15,23,1
80005d14:	68 5f       	st.w [%a15]20,%d15
	        MODULE_P00.IOCR4.B.PC7=0x10;
80005d16:	4c f5       	ld.w %d15,[%a15]20
80005d18:	b7 0f 85 fd 	insert %d15,%d15,0,27,5
80005d1c:	b7 ff 81 ff 	insert %d15,%d15,15,31,1
80005d20:	68 5f       	st.w [%a15]20,%d15
	        MODULE_P11.IOCR0.B.PC2=0x10;
80005d22:	4c 24       	ld.w %d15,[%a2]16
80005d24:	b7 0f 85 f9 	insert %d15,%d15,0,19,5
80005d28:	b7 ff 81 fb 	insert %d15,%d15,15,23,1
80005d2c:	6c 24       	st.w [%a2]16,%d15
	        MODULE_P11.IOCR8.B.PC11=0x10;
80005d2e:	4c 26       	ld.w %d15,[%a2]24
80005d30:	b7 0f 85 fd 	insert %d15,%d15,0,27,5
80005d34:	b7 ff 81 ff 	insert %d15,%d15,15,31,1
80005d38:	6c 26       	st.w [%a2]24,%d15
	        MODULE_P11.IOCR8.B.PC9=0x10;
80005d3a:	4c 26       	ld.w %d15,[%a2]24
80005d3c:	b7 0f 85 f5 	insert %d15,%d15,0,11,5
80005d40:	b7 ff 81 f7 	insert %d15,%d15,15,15,1
80005d44:	6c 26       	st.w [%a2]24,%d15
	        //LED1_GPIO_OUTPUT
	        MODULE_P02.IOCR0.B.PC3 = 0x10;
80005d46:	4c c4       	ld.w %d15,[%a12]16
80005d48:	b7 0f 85 fd 	insert %d15,%d15,0,27,5
80005d4c:	b7 ff 81 ff 	insert %d15,%d15,15,31,1
80005d50:	6c c4       	st.w [%a12]16,%d15
	        MODULE_P02.IOCR4.B.PC4 = 0x10;
80005d52:	4c c5       	ld.w %d15,[%a12]20
80005d54:	8f 8f cf f1 	andn %d15,%d15,248
80005d58:	96 80       	or %d15,128
80005d5a:	6c c5       	st.w [%a12]20,%d15
	        MODULE_P02.IOCR4.B.PC5 = 0x10;
80005d5c:	4c c5       	ld.w %d15,[%a12]20
80005d5e:	b7 0f 85 f5 	insert %d15,%d15,0,11,5
80005d62:	b7 ff 81 f7 	insert %d15,%d15,15,15,1
80005d66:	6c c5       	st.w [%a12]20,%d15
	        //LED2_GPIO_OUTPUT
	        MODULE_P00.IOCR8.B.PC8 = 0x10;
80005d68:	4c f6       	ld.w %d15,[%a15]24
80005d6a:	8f 8f cf f1 	andn %d15,%d15,248
80005d6e:	96 80       	or %d15,128
80005d70:	68 6f       	st.w [%a15]24,%d15
	        MODULE_P00.IOCR8.B.PC9 = 0x10;
80005d72:	4c f6       	ld.w %d15,[%a15]24
80005d74:	b7 0f 85 f5 	insert %d15,%d15,0,11,5
80005d78:	b7 ff 81 f7 	insert %d15,%d15,15,15,1
80005d7c:	68 6f       	st.w [%a15]24,%d15
	        MODULE_P00.IOCR8.B.PC10 = 0x10;
80005d7e:	4c f6       	ld.w %d15,[%a15]24
80005d80:	b7 0f 85 f9 	insert %d15,%d15,0,19,5
80005d84:	b7 ff 81 fb 	insert %d15,%d15,15,23,1
80005d88:	68 6f       	st.w [%a15]24,%d15
80005d8a:	00 90       	ret 

80005d8c <setLED1>:
	{
		//MODULE_P10.OUT.B.P2 = 1;

		//LED1_SET

		MODULE_P02.OUT.B.P3 = 1; // RED
80005d8c:	91 40 00 ff 	movh.a %a15,61444
80005d90:	d9 ff 00 8a 	lea %a15,[%a15]-24064 <f003a200 <_SMALL_DATA4_+0x40032200>>
80005d94:	4c f0       	ld.w %d15,[%a15]0

}

void setLED1(int onoff)	// on if true, off if false
{
	if(onoff)
80005d96:	df 04 12 80 	jne %d4,0,80005dba <setLED1+0x2e>
	else
	{
		//MODULE_P10.OUT.B.P2 = 0;

		//LED1_OFF
		MODULE_P02.OUT.B.P3 = 0; //RED
80005d9a:	8f 8f c0 f1 	andn %d15,%d15,8
80005d9e:	68 0f       	st.w [%a15]0,%d15
		MODULE_P02.OUT.B.P4 = 0; //GREEN
80005da0:	4c f0       	ld.w %d15,[%a15]0
80005da2:	8f 0f c1 f1 	andn %d15,%d15,16
80005da6:	68 0f       	st.w [%a15]0,%d15
		//MODULE_P02.OUT.B.P5 = 0; //BLUE

		//LED2_OFF
		MODULE_P00.OUT.B.P8=1;
80005da8:	91 40 00 ff 	movh.a %a15,61444
80005dac:	d9 ff 00 0a 	lea %a15,[%a15]-24576 <f003a000 <_SMALL_DATA4_+0x40032000>>
80005db0:	4c f0       	ld.w %d15,[%a15]0
80005db2:	8f 0f 50 f1 	or %d15,%d15,256
80005db6:	68 0f       	st.w [%a15]0,%d15
80005db8:	00 90       	ret 
	{
		//MODULE_P10.OUT.B.P2 = 1;

		//LED1_SET

		MODULE_P02.OUT.B.P3 = 1; // RED
80005dba:	96 08       	or %d15,8
80005dbc:	68 0f       	st.w [%a15]0,%d15
		MODULE_P02.OUT.B.P4 = 1; //GREEN
80005dbe:	4c f0       	ld.w %d15,[%a15]0
80005dc0:	96 10       	or %d15,16
80005dc2:	3c f2       	j 80005da6 <setLED1+0x1a>

80005dc4 <setLED2>:

void setLED2(int onoff)
{
	if(onoff)
	{
		MODULE_P10.OUT.B.P1 = 1;
80005dc4:	91 40 00 ff 	movh.a %a15,61444
80005dc8:	d9 ff 00 0b 	lea %a15,[%a15]-20480 <f003b000 <_SMALL_DATA4_+0x40033000>>
80005dcc:	4c f0       	ld.w %d15,[%a15]0
	}
}

void setLED2(int onoff)
{
	if(onoff)
80005dce:	f6 45       	jnz %d4,80005dd8 <setLED2+0x14>
	{
		MODULE_P10.OUT.B.P1 = 1;
	}
	else
	{
		MODULE_P10.OUT.B.P1 = 0;
80005dd0:	8f 2f c0 f1 	andn %d15,%d15,2
80005dd4:	68 0f       	st.w [%a15]0,%d15
80005dd6:	00 90       	ret 

void setLED2(int onoff)
{
	if(onoff)
	{
		MODULE_P10.OUT.B.P1 = 1;
80005dd8:	96 02       	or %d15,2
80005dda:	68 0f       	st.w [%a15]0,%d15
80005ddc:	00 90       	ret 

80005dde <toggleLED1>:
	}
}

void toggleLED1(void)
{
	MODULE_P10.OUT.B.P2 ^= 1;
80005dde:	91 40 00 ff 	movh.a %a15,61444
80005de2:	d9 ff 00 0b 	lea %a15,[%a15]-20480 <f003b000 <_SMALL_DATA4_+0x40033000>>
80005de6:	4c f0       	ld.w %d15,[%a15]0
80005de8:	07 ff 02 f1 	nand.t %d15,%d15,2,%d15,2
80005dec:	8f 2f 00 20 	sh %d2,%d15,2
80005df0:	4c f0       	ld.w %d15,[%a15]0
80005df2:	8f 4f c0 f1 	andn %d15,%d15,4
80005df6:	a6 2f       	or %d15,%d2
80005df8:	68 0f       	st.w [%a15]0,%d15
80005dfa:	00 90       	ret 

80005dfc <toggleLED2>:
}

void toggleLED2(void)
{
	MODULE_P10.OUT.B.P1 ^= 1;
80005dfc:	91 40 00 ff 	movh.a %a15,61444
80005e00:	d9 ff 00 0b 	lea %a15,[%a15]-20480 <f003b000 <_SMALL_DATA4_+0x40033000>>
80005e04:	4c f0       	ld.w %d15,[%a15]0
80005e06:	07 ff 81 f0 	nand.t %d15,%d15,1,%d15,1
80005e0a:	8f 1f 00 20 	sh %d2,%d15,1
80005e0e:	4c f0       	ld.w %d15,[%a15]0
80005e10:	8f 2f c0 f1 	andn %d15,%d15,2
80005e14:	a6 2f       	or %d15,%d2
80005e16:	68 0f       	st.w [%a15]0,%d15
80005e18:	00 90       	ret 

80005e1a <getSW1>:
}

int getSW1(void)
{
	return MODULE_P02.IN.B.P0; // return 1 if pushed, otherwise 0
80005e1a:	91 40 00 ff 	movh.a %a15,61444
80005e1e:	d9 ff 00 8a 	lea %a15,[%a15]-24064 <f003a200 <_SMALL_DATA4_+0x40032200>>
80005e22:	48 92       	ld.w %d2,[%a15]36
}
80005e24:	8f 12 00 21 	and %d2,%d2,1
80005e28:	00 90       	ret 

80005e2a <getSW2>:

int getSW2(void)
{
	return MODULE_P02.IN.B.P1;
80005e2a:	91 40 00 ff 	movh.a %a15,61444
80005e2e:	d9 ff 00 8a 	lea %a15,[%a15]-24064 <f003a200 <_SMALL_DATA4_+0x40032200>>
80005e32:	48 92       	ld.w %d2,[%a15]36
}
80005e34:	37 02 e1 20 	extr.u %d2,%d2,1,1
80005e38:	00 90       	ret 

80005e3a <getSW1_Debounce>:

int getSW1_Debounce(void)
{
80005e3a:	20 18       	sub.a %sp,24
	volatile int SW1, i, cnt = 0;
80005e3c:	82 0f       	mov %d15,0
	volatile char buf[10] = { 0, };
80005e3e:	d9 a2 0e 00 	lea %a2,[%sp]14
	return MODULE_P02.IN.B.P1;
}

int getSW1_Debounce(void)
{
	volatile int SW1, i, cnt = 0;
80005e42:	78 02       	st.w [%sp]8,%d15
	volatile char buf[10] = { 0, };
80005e44:	40 23       	mov.aa %a3,%a2
80005e46:	82 0f       	mov %d15,0
80005e48:	a0 4f       	mov.a %a15,4
80005e4a:	a4 3f       	st.h [%a3+],%d15
80005e4c:	fc ff       	loop %a15,80005e4a <getSW1_Debounce+0x10>

	/* wait for last 10K SW1 states not change */
	while (cnt < 10000) {
80005e4e:	19 a2 08 00 	ld.w %d2,[%sp]8
80005e52:	3b 00 71 f2 	mov %d15,10000
	MODULE_P10.OUT.B.P1 ^= 1;
}

int getSW1(void)
{
	return MODULE_P02.IN.B.P0; // return 1 if pushed, otherwise 0
80005e56:	91 40 00 3f 	movh.a %a3,61444
	volatile int SW1, i, cnt = 0;
	volatile char buf[10] = { 0, };

	/* wait for last 10K SW1 states not change */
	while (cnt < 10000) {
		for (i = 0; i < 10; i++) {
80005e5a:	82 03       	mov %d3,0
	MODULE_P10.OUT.B.P1 ^= 1;
}

int getSW1(void)
{
	return MODULE_P02.IN.B.P0; // return 1 if pushed, otherwise 0
80005e5c:	d9 33 00 8a 	lea %a3,[%a3]-24064 <f003a200 <_SMALL_DATA4_+0x40032200>>
{
	volatile int SW1, i, cnt = 0;
	volatile char buf[10] = { 0, };

	/* wait for last 10K SW1 states not change */
	while (cnt < 10000) {
80005e60:	02 f4       	mov %d4,%d15
80005e62:	7f f2 31 00 	jge %d2,%d15,80005ec4 <getSW1_Debounce+0x8a>
		for (i = 0; i < 10; i++) {
80005e66:	59 a3 04 00 	st.w [%sp]4,%d3
80005e6a:	58 01       	ld.w %d15,[%sp]4
80005e6c:	8b af 40 f2 	lt %d15,%d15,10
80005e70:	6e 0d       	jz %d15,80005e8a <getSW1_Debounce+0x50>
			buf[i] = getSW1();
80005e72:	d8 01       	ld.a %a15,[%sp]4
	MODULE_P10.OUT.B.P1 ^= 1;
}

int getSW1(void)
{
	return MODULE_P02.IN.B.P0; // return 1 if pushed, otherwise 0
80005e74:	4c 39       	ld.w %d15,[%a3]36
	volatile char buf[10] = { 0, };

	/* wait for last 10K SW1 states not change */
	while (cnt < 10000) {
		for (i = 0; i < 10; i++) {
			buf[i] = getSW1();
80005e76:	30 2f       	add.a %a15,%a2
80005e78:	16 01       	and %d15,1
80005e7a:	28 0f       	st.b [%a15]0,%d15
	volatile int SW1, i, cnt = 0;
	volatile char buf[10] = { 0, };

	/* wait for last 10K SW1 states not change */
	while (cnt < 10000) {
		for (i = 0; i < 10; i++) {
80005e7c:	58 01       	ld.w %d15,[%sp]4
80005e7e:	c2 1f       	add %d15,1
80005e80:	78 01       	st.w [%sp]4,%d15
80005e82:	58 01       	ld.w %d15,[%sp]4
80005e84:	8b af 40 f2 	lt %d15,%d15,10
80005e88:	ee f5       	jnz %d15,80005e72 <getSW1_Debounce+0x38>
			buf[i] = getSW1();
		}
		for (i = 0; i < 10; i++) {
80005e8a:	59 a3 04 00 	st.w [%sp]4,%d3
80005e8e:	58 01       	ld.w %d15,[%sp]4
80005e90:	8b af 40 f2 	lt %d15,%d15,10
80005e94:	6e 12       	jz %d15,80005eb8 <getSW1_Debounce+0x7e>
			if (buf[0] != buf[i]) {
80005e96:	79 a2 0e 00 	ld.b %d2,[%sp]14
80005e9a:	d8 01       	ld.a %a15,[%sp]4
80005e9c:	30 2f       	add.a %a15,%a2
80005e9e:	79 ff 00 00 	ld.b %d15,[%a15]0
80005ea2:	5f f2 04 00 	jeq %d2,%d15,80005eaa <getSW1_Debounce+0x70>
				cnt = 0;
80005ea6:	59 a3 08 00 	st.w [%sp]8,%d3
	/* wait for last 10K SW1 states not change */
	while (cnt < 10000) {
		for (i = 0; i < 10; i++) {
			buf[i] = getSW1();
		}
		for (i = 0; i < 10; i++) {
80005eaa:	58 01       	ld.w %d15,[%sp]4
80005eac:	c2 1f       	add %d15,1
80005eae:	78 01       	st.w [%sp]4,%d15
80005eb0:	58 01       	ld.w %d15,[%sp]4
80005eb2:	8b af 40 f2 	lt %d15,%d15,10
80005eb6:	ee f0       	jnz %d15,80005e96 <getSW1_Debounce+0x5c>
			if (buf[0] != buf[i]) {
				cnt = 0;
			}
		}
		cnt += 1;
80005eb8:	58 02       	ld.w %d15,[%sp]8
80005eba:	c2 1f       	add %d15,1
80005ebc:	78 02       	st.w [%sp]8,%d15
{
	volatile int SW1, i, cnt = 0;
	volatile char buf[10] = { 0, };

	/* wait for last 10K SW1 states not change */
	while (cnt < 10000) {
80005ebe:	58 02       	ld.w %d15,[%sp]8
80005ec0:	3f 4f d3 7f 	jlt %d15,%d4,80005e66 <getSW1_Debounce+0x2c>
				cnt = 0;
			}
		}
		cnt += 1;
	}
	SW1 = buf[0];
80005ec4:	79 af 0e 00 	ld.b %d15,[%sp]14
80005ec8:	78 00       	st.w [%sp]0,%d15
	return SW1;
80005eca:	54 a2       	ld.w %d2,[%sp]
80005ecc:	00 90       	ret 

80005ece <getSW2_Debounce>:
}

int getSW2_Debounce(void)
{
80005ece:	20 18       	sub.a %sp,24
	volatile int SW2, i, cnt = 0;
80005ed0:	82 0f       	mov %d15,0
	volatile char buf[10] = { 0, };
80005ed2:	d9 a2 0e 00 	lea %a2,[%sp]14
	return SW1;
}

int getSW2_Debounce(void)
{
	volatile int SW2, i, cnt = 0;
80005ed6:	78 02       	st.w [%sp]8,%d15
	volatile char buf[10] = { 0, };
80005ed8:	40 23       	mov.aa %a3,%a2
80005eda:	82 0f       	mov %d15,0
80005edc:	a0 4f       	mov.a %a15,4
80005ede:	a4 3f       	st.h [%a3+],%d15
80005ee0:	fc ff       	loop %a15,80005ede <getSW2_Debounce+0x10>

	/* wait for last 10K SW2 states not change */
	while (cnt < 10000) {
80005ee2:	19 a2 08 00 	ld.w %d2,[%sp]8
80005ee6:	3b 00 71 f2 	mov %d15,10000
	return MODULE_P02.IN.B.P0; // return 1 if pushed, otherwise 0
}

int getSW2(void)
{
	return MODULE_P02.IN.B.P1;
80005eea:	91 40 00 3f 	movh.a %a3,61444
	volatile int SW2, i, cnt = 0;
	volatile char buf[10] = { 0, };

	/* wait for last 10K SW2 states not change */
	while (cnt < 10000) {
		for (i = 0; i < 10; i++) {
80005eee:	82 03       	mov %d3,0
	return MODULE_P02.IN.B.P0; // return 1 if pushed, otherwise 0
}

int getSW2(void)
{
	return MODULE_P02.IN.B.P1;
80005ef0:	d9 33 00 8a 	lea %a3,[%a3]-24064 <f003a200 <_SMALL_DATA4_+0x40032200>>
{
	volatile int SW2, i, cnt = 0;
	volatile char buf[10] = { 0, };

	/* wait for last 10K SW2 states not change */
	while (cnt < 10000) {
80005ef4:	02 f4       	mov %d4,%d15
80005ef6:	7f f2 32 00 	jge %d2,%d15,80005f5a <getSW2_Debounce+0x8c>
		for (i = 0; i < 10; i++) {
80005efa:	59 a3 04 00 	st.w [%sp]4,%d3
80005efe:	58 01       	ld.w %d15,[%sp]4
80005f00:	8b af 40 f2 	lt %d15,%d15,10
80005f04:	6e 0e       	jz %d15,80005f20 <getSW2_Debounce+0x52>
			buf[i] = getSW2();
80005f06:	d8 01       	ld.a %a15,[%sp]4
	return MODULE_P02.IN.B.P0; // return 1 if pushed, otherwise 0
}

int getSW2(void)
{
	return MODULE_P02.IN.B.P1;
80005f08:	4c 39       	ld.w %d15,[%a3]36
	volatile char buf[10] = { 0, };

	/* wait for last 10K SW2 states not change */
	while (cnt < 10000) {
		for (i = 0; i < 10; i++) {
			buf[i] = getSW2();
80005f0a:	37 0f e1 f0 	extr.u %d15,%d15,1,1
80005f0e:	30 2f       	add.a %a15,%a2
80005f10:	28 0f       	st.b [%a15]0,%d15
	volatile int SW2, i, cnt = 0;
	volatile char buf[10] = { 0, };

	/* wait for last 10K SW2 states not change */
	while (cnt < 10000) {
		for (i = 0; i < 10; i++) {
80005f12:	58 01       	ld.w %d15,[%sp]4
80005f14:	c2 1f       	add %d15,1
80005f16:	78 01       	st.w [%sp]4,%d15
80005f18:	58 01       	ld.w %d15,[%sp]4
80005f1a:	8b af 40 f2 	lt %d15,%d15,10
80005f1e:	ee f4       	jnz %d15,80005f06 <getSW2_Debounce+0x38>
			buf[i] = getSW2();
		}
		for (i = 0; i < 10; i++) {
80005f20:	59 a3 04 00 	st.w [%sp]4,%d3
80005f24:	58 01       	ld.w %d15,[%sp]4
80005f26:	8b af 40 f2 	lt %d15,%d15,10
80005f2a:	6e 12       	jz %d15,80005f4e <getSW2_Debounce+0x80>
			if (buf[0] != buf[i]) {
80005f2c:	79 a2 0e 00 	ld.b %d2,[%sp]14
80005f30:	d8 01       	ld.a %a15,[%sp]4
80005f32:	30 2f       	add.a %a15,%a2
80005f34:	79 ff 00 00 	ld.b %d15,[%a15]0
80005f38:	5f f2 04 00 	jeq %d2,%d15,80005f40 <getSW2_Debounce+0x72>
				cnt = 0;
80005f3c:	59 a3 08 00 	st.w [%sp]8,%d3
	/* wait for last 10K SW2 states not change */
	while (cnt < 10000) {
		for (i = 0; i < 10; i++) {
			buf[i] = getSW2();
		}
		for (i = 0; i < 10; i++) {
80005f40:	58 01       	ld.w %d15,[%sp]4
80005f42:	c2 1f       	add %d15,1
80005f44:	78 01       	st.w [%sp]4,%d15
80005f46:	58 01       	ld.w %d15,[%sp]4
80005f48:	8b af 40 f2 	lt %d15,%d15,10
80005f4c:	ee f0       	jnz %d15,80005f2c <getSW2_Debounce+0x5e>
			if (buf[0] != buf[i]) {
				cnt = 0;
			}
		}
		cnt += 1;
80005f4e:	58 02       	ld.w %d15,[%sp]8
80005f50:	c2 1f       	add %d15,1
80005f52:	78 02       	st.w [%sp]8,%d15
{
	volatile int SW2, i, cnt = 0;
	volatile char buf[10] = { 0, };

	/* wait for last 10K SW2 states not change */
	while (cnt < 10000) {
80005f54:	58 02       	ld.w %d15,[%sp]8
80005f56:	3f 4f d2 7f 	jlt %d15,%d4,80005efa <getSW2_Debounce+0x2c>
				cnt = 0;
			}
		}
		cnt += 1;
	}
	SW2 = buf[0];
80005f5a:	79 af 0e 00 	ld.b %d15,[%sp]14
80005f5e:	78 00       	st.w [%sp]0,%d15
	return SW2;
80005f60:	54 a2       	ld.w %d2,[%sp]
80005f62:	00 90       	ret 

80005f64 <init_lcd>:
//6       2  p11_2
void write_instruction(unsigned char i){

    //PORTG=0x04; --> 100    init gpio

    MODULE_P11.OUT.U=0x00000004;
80005f64:	91 40 00 ff 	movh.a %a15,61444
80005f68:	d9 ff 00 4b 	lea %a15,[%a15]-20224 <f003b100 <_SMALL_DATA4_+0x40033100>>
80005f6c:	82 4f       	mov %d15,4
    //MODULE_P11.OUT.B.P9=0;


    delay_us(1000);

    MODULE_P00.OUT.U=i;
80005f6e:	91 40 00 2f 	movh.a %a2,61444
//6       2  p11_2
void write_instruction(unsigned char i){

    //PORTG=0x04; --> 100    init gpio

    MODULE_P11.OUT.U=0x00000004;
80005f72:	68 0f       	st.w [%a15]0,%d15
    //MODULE_P11.OUT.B.P9=0;


    delay_us(1000);

    MODULE_P00.OUT.U=i;
80005f74:	d9 22 00 0a 	lea %a2,[%a2]-24576 <f003a000 <_SMALL_DATA4_+0x40032000>>
80005f78:	3b 80 03 20 	mov %d2,56
80005f7c:	74 22       	st.w [%a2],%d2
    delay_us(1000);

    MODULE_P11.OUT.U=0x0;
80005f7e:	82 02       	mov %d2,0
80005f80:	68 02       	st.w [%a15]0,%d2
//6       2  p11_2
void write_instruction(unsigned char i){

    //PORTG=0x04; --> 100    init gpio

    MODULE_P11.OUT.U=0x00000004;
80005f82:	68 0f       	st.w [%a15]0,%d15
    //MODULE_P11.OUT.B.P9=0;


    delay_us(1000);

    MODULE_P00.OUT.U=i;
80005f84:	3b e0 00 30 	mov %d3,14
80005f88:	74 23       	st.w [%a2],%d3
    delay_us(1000);

    MODULE_P11.OUT.U=0x0;
80005f8a:	68 02       	st.w [%a15]0,%d2
//6       2  p11_2
void write_instruction(unsigned char i){

    //PORTG=0x04; --> 100    init gpio

    MODULE_P11.OUT.U=0x00000004;
80005f8c:	68 0f       	st.w [%a15]0,%d15
    //MODULE_P11.OUT.B.P9=0;


    delay_us(1000);

    MODULE_P00.OUT.U=i;
80005f8e:	82 13       	mov %d3,1
80005f90:	74 23       	st.w [%a2],%d3
    delay_us(1000);

    MODULE_P11.OUT.U=0x0;
80005f92:	68 02       	st.w [%a15]0,%d2
//6       2  p11_2
void write_instruction(unsigned char i){

    //PORTG=0x04; --> 100    init gpio

    MODULE_P11.OUT.U=0x00000004;
80005f94:	68 0f       	st.w [%a15]0,%d15
    //MODULE_P11.OUT.B.P9=0;


    delay_us(1000);

    MODULE_P00.OUT.U=i;
80005f96:	6c 20       	st.w [%a2]0,%d15
    delay_us(1000);

    MODULE_P11.OUT.U=0x0;
80005f98:	68 02       	st.w [%a15]0,%d2
80005f9a:	00 90       	ret 

80005f9c <write_instruction>:
//6       2  p11_2
void write_instruction(unsigned char i){

    //PORTG=0x04; --> 100    init gpio

    MODULE_P11.OUT.U=0x00000004;
80005f9c:	91 40 00 ff 	movh.a %a15,61444
80005fa0:	d9 ff 00 4b 	lea %a15,[%a15]-20224 <f003b100 <_SMALL_DATA4_+0x40033100>>
80005fa4:	82 4f       	mov %d15,4
    //MODULE_P11.OUT.B.P9=0;


    delay_us(1000);

    MODULE_P00.OUT.U=i;
80005fa6:	91 40 00 2f 	movh.a %a2,61444
//6       2  p11_2
void write_instruction(unsigned char i){

    //PORTG=0x04; --> 100    init gpio

    MODULE_P11.OUT.U=0x00000004;
80005faa:	68 0f       	st.w [%a15]0,%d15
    //MODULE_P11.OUT.B.P9=0;


    delay_us(1000);

    MODULE_P00.OUT.U=i;
80005fac:	d9 22 00 0a 	lea %a2,[%a2]-24576 <f003a000 <_SMALL_DATA4_+0x40032000>>
80005fb0:	74 24       	st.w [%a2],%d4
    delay_us(1000);

    MODULE_P11.OUT.U=0x0;
80005fb2:	82 0f       	mov %d15,0
80005fb4:	68 0f       	st.w [%a15]0,%d15
80005fb6:	00 90       	ret 

80005fb8 <write_data>:
    //MODULE_P11.OUT.B.P9=0;
    delay_us(1000);
}
void write_data(char d){

   MODULE_P11.OUT.U=0x00000204;
80005fb8:	91 40 00 ff 	movh.a %a15,61444
80005fbc:	d9 ff 00 4b 	lea %a15,[%a15]-20224 <f003b100 <_SMALL_DATA4_+0x40033100>>
80005fc0:	3b 40 20 f0 	mov %d15,516
   //MODULE_P11.OUT.B.P2 = 1;
   //MODULE_P11.OUT.B.P11 = 0;
   //MODULE_P11.OUT.B.P9 = 1;

   delay_us(1000);
   MODULE_P00.OUT.U =d;//d
80005fc4:	91 40 00 2f 	movh.a %a2,61444
    //MODULE_P11.OUT.B.P9=0;
    delay_us(1000);
}
void write_data(char d){

   MODULE_P11.OUT.U=0x00000204;
80005fc8:	68 0f       	st.w [%a15]0,%d15
   //MODULE_P11.OUT.B.P2 = 1;
   //MODULE_P11.OUT.B.P11 = 0;
   //MODULE_P11.OUT.B.P9 = 1;

   delay_us(1000);
   MODULE_P00.OUT.U =d;//d
80005fca:	d9 22 00 0a 	lea %a2,[%a2]-24576 <f003a000 <_SMALL_DATA4_+0x40032000>>
80005fce:	74 24       	st.w [%a2],%d4
   delay_us(1000);

   MODULE_P11.OUT.U=0x00000100;
80005fd0:	3b 00 10 f0 	mov %d15,256
80005fd4:	68 0f       	st.w [%a15]0,%d15
80005fd6:	00 90       	ret 

80005fd8 <delay_us>:
   //MODULE_P11.OUT.B.P11 = 0;
   //MODULE_P11.OUT.B.P9 = 1;
   delay_us(1000);
}

void delay_us(unsigned int m){
80005fd8:	00 90       	ret 

80005fda <delay_mss>:
		for(j=0;j<2;j++){
			;
		}
	}
}
void delay_mss(unsigned int m){
80005fda:	00 90       	ret 

80005fdc <Init_DCMotor>:
#include "../system/interrupts.h"

void Init_DCMotor(void)
{
	/* Init CH-A (Left Motor) */
	MODULE_P10.IOCR0.B.PC1 = 0b10000; /* DIR-A    */
80005fdc:	91 40 00 ff 	movh.a %a15,61444
80005fe0:	d9 ff 00 0b 	lea %a15,[%a15]-20480 <f003b000 <_SMALL_DATA4_+0x40033000>>
80005fe4:	4c f4       	ld.w %d15,[%a15]16
	MODULE_P02.IOCR0.B.PC1= 0b10000; /* PWM-A    */
80005fe6:	91 40 00 2f 	movh.a %a2,61444
#include "../system/interrupts.h"

void Init_DCMotor(void)
{
	/* Init CH-A (Left Motor) */
	MODULE_P10.IOCR0.B.PC1 = 0b10000; /* DIR-A    */
80005fea:	b7 0f 85 f5 	insert %d15,%d15,0,11,5
80005fee:	b7 ff 81 f7 	insert %d15,%d15,15,15,1
	MODULE_P02.IOCR0.B.PC1= 0b10000; /* PWM-A    */
80005ff2:	d9 22 00 8a 	lea %a2,[%a2]-24064 <f003a200 <_SMALL_DATA4_+0x40032200>>
#include "../system/interrupts.h"

void Init_DCMotor(void)
{
	/* Init CH-A (Left Motor) */
	MODULE_P10.IOCR0.B.PC1 = 0b10000; /* DIR-A    */
80005ff6:	68 4f       	st.w [%a15]16,%d15
	MODULE_P02.IOCR0.B.PC1= 0b10000; /* PWM-A    */
80005ff8:	4c 24       	ld.w %d15,[%a2]16
80005ffa:	b7 0f 85 f5 	insert %d15,%d15,0,11,5
80005ffe:	b7 ff 81 f7 	insert %d15,%d15,15,15,1
80006002:	6c 24       	st.w [%a2]16,%d15
	MODULE_P02.IOCR4.B.PC7 = 0b10000; /* BRAKE-A    */
80006004:	4c 25       	ld.w %d15,[%a2]20
80006006:	b7 0f 85 fd 	insert %d15,%d15,0,27,5
8000600a:	b7 ff 81 ff 	insert %d15,%d15,15,31,1
8000600e:	6c 25       	st.w [%a2]20,%d15
	MODULE_P10.OUT.B.P1 = 1; /*    (1: , 0: ) */
80006010:	4c f0       	ld.w %d15,[%a15]0
80006012:	96 02       	or %d15,2
80006014:	68 0f       	st.w [%a15]0,%d15
	MODULE_P02.OUT.B.P7 = 1; /*   (1: , 0: PWM-A  ) */
80006016:	4c 20       	ld.w %d15,[%a2]0
80006018:	96 80       	or %d15,128
8000601a:	6c 20       	st.w [%a2]0,%d15
	MODULE_P02.OUT.B.P1 = 0; /* 100% PWM duty  */
8000601c:	4c 20       	ld.w %d15,[%a2]0
8000601e:	8f 2f c0 f1 	andn %d15,%d15,2
80006022:	6c 20       	st.w [%a2]0,%d15

	/* Init CH-B (Right Motor) */
	MODULE_P10.IOCR0.B.PC2 = 0b10000; /* DIR-B    */
80006024:	4c f4       	ld.w %d15,[%a15]16
80006026:	b7 0f 85 f9 	insert %d15,%d15,0,19,5
8000602a:	b7 ff 81 fb 	insert %d15,%d15,15,23,1
8000602e:	68 4f       	st.w [%a15]16,%d15
	MODULE_P10.IOCR0.B.PC3 = 0b10000; /* PWM-B    */
80006030:	4c f4       	ld.w %d15,[%a15]16
80006032:	b7 0f 85 fd 	insert %d15,%d15,0,27,5
80006036:	b7 ff 81 ff 	insert %d15,%d15,15,31,1
8000603a:	68 4f       	st.w [%a15]16,%d15
	MODULE_P02.IOCR4.B.PC6 = 0b10000; /* BRAKE-B    */
8000603c:	4c 25       	ld.w %d15,[%a2]20
8000603e:	b7 0f 85 f9 	insert %d15,%d15,0,19,5
80006042:	b7 ff 81 fb 	insert %d15,%d15,15,23,1
80006046:	6c 25       	st.w [%a2]20,%d15
	MODULE_P10.OUT.B.P2 = 1; /*    (1: , 0: ) */
80006048:	4c f0       	ld.w %d15,[%a15]0
8000604a:	96 04       	or %d15,4
8000604c:	68 0f       	st.w [%a15]0,%d15
	MODULE_P02.OUT.B.P6 = 1; /*   (1: , 0: PWM-B  ) */
8000604e:	4c 20       	ld.w %d15,[%a2]0
80006050:	96 40       	or %d15,64
80006052:	6c 20       	st.w [%a2]0,%d15
	MODULE_P10.OUT.B.P3 = 0; /* 100% PWM duty  */
80006054:	4c f0       	ld.w %d15,[%a15]0
80006056:	8f 8f c0 f1 	andn %d15,%d15,8
8000605a:	68 0f       	st.w [%a15]0,%d15
8000605c:	00 90       	ret 

8000605e <Init_DCMotorPWM>:
#include "../system/interrupts.h"

void Init_DCMotor(void)
{
	/* Init CH-A (Left Motor) */
	MODULE_P10.IOCR0.B.PC1 = 0b10000; /* DIR-A    */
8000605e:	91 40 00 2f 	movh.a %a2,61444
80006062:	d9 22 00 0b 	lea %a2,[%a2]-20480 <f003b000 <_SMALL_DATA4_+0x40033000>>
80006066:	4c 24       	ld.w %d15,[%a2]16
	MODULE_P02.IOCR0.B.PC1= 0b10000; /* PWM-A    */
80006068:	91 40 00 ff 	movh.a %a15,61444
#include "../system/interrupts.h"

void Init_DCMotor(void)
{
	/* Init CH-A (Left Motor) */
	MODULE_P10.IOCR0.B.PC1 = 0b10000; /* DIR-A    */
8000606c:	b7 0f 85 f5 	insert %d15,%d15,0,11,5
80006070:	b7 ff 81 f7 	insert %d15,%d15,15,15,1
	MODULE_P02.IOCR0.B.PC1= 0b10000; /* PWM-A    */
80006074:	d9 ff 00 8a 	lea %a15,[%a15]-24064 <f003a200 <_SMALL_DATA4_+0x40032200>>
#include "../system/interrupts.h"

void Init_DCMotor(void)
{
	/* Init CH-A (Left Motor) */
	MODULE_P10.IOCR0.B.PC1 = 0b10000; /* DIR-A    */
80006078:	6c 24       	st.w [%a2]16,%d15
	MODULE_P02.IOCR0.B.PC1= 0b10000; /* PWM-A    */
8000607a:	4c f4       	ld.w %d15,[%a15]16
8000607c:	b7 0f 85 f5 	insert %d15,%d15,0,11,5
80006080:	b7 ff 81 f7 	insert %d15,%d15,15,15,1
80006084:	68 4f       	st.w [%a15]16,%d15
	MODULE_P02.IOCR4.B.PC7 = 0b10000; /* BRAKE-A    */
80006086:	4c f5       	ld.w %d15,[%a15]20
80006088:	b7 0f 85 fd 	insert %d15,%d15,0,27,5
8000608c:	b7 ff 81 ff 	insert %d15,%d15,15,31,1
80006090:	68 5f       	st.w [%a15]20,%d15
	MODULE_P10.OUT.B.P1 = 1; /*    (1: , 0: ) */
80006092:	4c 20       	ld.w %d15,[%a2]0
80006094:	96 02       	or %d15,2
80006096:	6c 20       	st.w [%a2]0,%d15
	MODULE_P02.OUT.B.P7 = 1; /*   (1: , 0: PWM-A  ) */
80006098:	4c f0       	ld.w %d15,[%a15]0
8000609a:	96 80       	or %d15,128
8000609c:	68 0f       	st.w [%a15]0,%d15
	MODULE_P02.OUT.B.P1 = 0; /* 100% PWM duty  */
8000609e:	4c f0       	ld.w %d15,[%a15]0
800060a0:	8f 2f c0 f1 	andn %d15,%d15,2
800060a4:	68 0f       	st.w [%a15]0,%d15

	/* Init CH-B (Right Motor) */
	MODULE_P10.IOCR0.B.PC2 = 0b10000; /* DIR-B    */
800060a6:	4c 24       	ld.w %d15,[%a2]16
800060a8:	b7 0f 85 f9 	insert %d15,%d15,0,19,5
800060ac:	b7 ff 81 fb 	insert %d15,%d15,15,23,1
800060b0:	6c 24       	st.w [%a2]16,%d15
	MODULE_P10.IOCR0.B.PC3 = 0b10000; /* PWM-B    */
800060b2:	4c 24       	ld.w %d15,[%a2]16
800060b4:	b7 0f 85 fd 	insert %d15,%d15,0,27,5
800060b8:	b7 ff 81 ff 	insert %d15,%d15,15,31,1
800060bc:	6c 24       	st.w [%a2]16,%d15
	MODULE_P02.IOCR4.B.PC6 = 0b10000; /* BRAKE-B    */
800060be:	4c f5       	ld.w %d15,[%a15]20
800060c0:	b7 0f 85 f9 	insert %d15,%d15,0,19,5
800060c4:	b7 ff 81 fb 	insert %d15,%d15,15,23,1
800060c8:	68 5f       	st.w [%a15]20,%d15
	MODULE_P10.OUT.B.P2 = 1; /*    (1: , 0: ) */
800060ca:	4c 20       	ld.w %d15,[%a2]0
800060cc:	96 04       	or %d15,4
800060ce:	6c 20       	st.w [%a2]0,%d15
	MODULE_P02.OUT.B.P6 = 1; /*   (1: , 0: PWM-B  ) */
800060d0:	4c f0       	ld.w %d15,[%a15]0
800060d2:	96 40       	or %d15,64
800060d4:	68 0f       	st.w [%a15]0,%d15
	MODULE_P10.OUT.B.P3 = 0; /* 100% PWM duty  */
800060d6:	4c 20       	ld.w %d15,[%a2]0
800060d8:	8f 8f c0 f1 	andn %d15,%d15,8
800060dc:	6c 20       	st.w [%a2]0,%d15

void Init_DCMotorPWM(void)
{
	Init_DCMotor();
	/* PWM Init */
	init_gpt2();
800060de:	6d ff 66 fc 	call 800059aa <init_gpt2>
	MODULE_P10.OUT.B.P3 = 1; /* 100% PWM duty  */
}

void stopChA(void)
{
	MODULE_P02.OUT.B.P7 = 1; /*   (1: , 0: PWM-A  ) */
800060e2:	4c f0       	ld.w %d15,[%a15]0
800060e4:	96 80       	or %d15,128
800060e6:	68 0f       	st.w [%a15]0,%d15
}
void stopChB(void)
{
	MODULE_P02.OUT.B.P6 = 1; /*   (1: , 0: PWM-B  ) */
800060e8:	4c f0       	ld.w %d15,[%a15]0
800060ea:	96 40       	or %d15,64
800060ec:	68 0f       	st.w [%a15]0,%d15
	Init_DCMotor();
	/* PWM Init */
	init_gpt2();
	stopChA();
	stopChB();
	runGpt12_T6();
800060ee:	1d ff 9a fc 	j 80005a22 <runGpt12_T6>

800060f2 <movChA>:
/* 1: , 2:  */
void movChA(int dir)
{
	if(dir)
	{
		MODULE_P10.OUT.B.P1 = 1; /*    (1: , 0: ) */
800060f2:	91 40 00 ff 	movh.a %a15,61444
800060f6:	d9 ff 00 0b 	lea %a15,[%a15]-20480 <f003b000 <_SMALL_DATA4_+0x40033000>>
800060fa:	4c f0       	ld.w %d15,[%a15]0
}

/* 1: , 2:  */
void movChA(int dir)
{
	if(dir)
800060fc:	df 04 11 80 	jne %d4,0,8000611e <movChA+0x2c>
	{
		MODULE_P10.OUT.B.P1 = 1; /*    (1: , 0: ) */
	}
	else {
		MODULE_P10.OUT.B.P1 = 0; /*    (1: , 0: ) */
80006100:	8f 2f c0 f1 	andn %d15,%d15,2
80006104:	68 0f       	st.w [%a15]0,%d15
	}
	MODULE_P02.OUT.B.P7 = 0; /*   (1: , 0: PWM-A  ) */
80006106:	91 40 00 ff 	movh.a %a15,61444
8000610a:	d9 ff 00 8a 	lea %a15,[%a15]-24064 <f003a200 <_SMALL_DATA4_+0x40032200>>
8000610e:	4c f0       	ld.w %d15,[%a15]0
80006110:	8f 0f c8 f1 	andn %d15,%d15,128
80006114:	68 0f       	st.w [%a15]0,%d15
	MODULE_P02.OUT.B.P1 = 1; /* 100% PWM duty  */
80006116:	4c f0       	ld.w %d15,[%a15]0
80006118:	96 02       	or %d15,2
8000611a:	68 0f       	st.w [%a15]0,%d15
8000611c:	00 90       	ret 
/* 1: , 2:  */
void movChA(int dir)
{
	if(dir)
	{
		MODULE_P10.OUT.B.P1 = 1; /*    (1: , 0: ) */
8000611e:	96 02       	or %d15,2
80006120:	68 0f       	st.w [%a15]0,%d15
80006122:	3c f2       	j 80006106 <movChA+0x14>

80006124 <movChB>:
/* 1: , 2:  */
void movChB(int dir)
{
	if(dir)
	{
		MODULE_P10.OUT.B.P2 = 1; /*    (1: , 0: ) */
80006124:	91 40 00 ff 	movh.a %a15,61444
80006128:	d9 ff 00 0b 	lea %a15,[%a15]-20480 <f003b000 <_SMALL_DATA4_+0x40033000>>
8000612c:	4c f0       	ld.w %d15,[%a15]0
}

/* 1: , 2:  */
void movChB(int dir)
{
	if(dir)
8000612e:	df 04 15 80 	jne %d4,0,80006158 <movChB+0x34>
	{
		MODULE_P10.OUT.B.P2 = 1; /*    (1: , 0: ) */
	}
	else {
		MODULE_P10.OUT.B.P2 = 0; /*    (1: , 0: ) */
80006132:	8f 4f c0 f1 	andn %d15,%d15,4
80006136:	68 0f       	st.w [%a15]0,%d15
	}
	MODULE_P02.OUT.B.P6 = 0; /*   (1: , 0: PWM-A  ) */
80006138:	91 40 00 ff 	movh.a %a15,61444
8000613c:	d9 ff 00 8a 	lea %a15,[%a15]-24064 <f003a200 <_SMALL_DATA4_+0x40032200>>
80006140:	4c f0       	ld.w %d15,[%a15]0
80006142:	8f 0f c4 f1 	andn %d15,%d15,64
80006146:	68 0f       	st.w [%a15]0,%d15
	MODULE_P10.OUT.B.P3 = 1; /* 100% PWM duty  */
80006148:	91 40 00 ff 	movh.a %a15,61444
8000614c:	d9 ff 00 0b 	lea %a15,[%a15]-20480 <f003b000 <_SMALL_DATA4_+0x40033000>>
80006150:	4c f0       	ld.w %d15,[%a15]0
80006152:	96 08       	or %d15,8
80006154:	68 0f       	st.w [%a15]0,%d15
80006156:	00 90       	ret 
/* 1: , 2:  */
void movChB(int dir)
{
	if(dir)
	{
		MODULE_P10.OUT.B.P2 = 1; /*    (1: , 0: ) */
80006158:	96 04       	or %d15,4
8000615a:	68 0f       	st.w [%a15]0,%d15
8000615c:	3c ee       	j 80006138 <movChB+0x14>

8000615e <stopChA>:
	MODULE_P10.OUT.B.P3 = 1; /* 100% PWM duty  */
}

void stopChA(void)
{
	MODULE_P02.OUT.B.P7 = 1; /*   (1: , 0: PWM-A  ) */
8000615e:	91 40 00 ff 	movh.a %a15,61444
80006162:	d9 ff 00 8a 	lea %a15,[%a15]-24064 <f003a200 <_SMALL_DATA4_+0x40032200>>
80006166:	4c f0       	ld.w %d15,[%a15]0
80006168:	96 80       	or %d15,128
8000616a:	68 0f       	st.w [%a15]0,%d15
8000616c:	00 90       	ret 

8000616e <stopChB>:
}
void stopChB(void)
{
	MODULE_P02.OUT.B.P6 = 1; /*   (1: , 0: PWM-B  ) */
8000616e:	91 40 00 ff 	movh.a %a15,61444
80006172:	d9 ff 00 8a 	lea %a15,[%a15]-24064 <f003a200 <_SMALL_DATA4_+0x40032200>>
80006176:	4c f0       	ld.w %d15,[%a15]0
80006178:	96 40       	or %d15,64
8000617a:	68 0f       	st.w [%a15]0,%d15
8000617c:	00 90       	ret 

8000617e <movChA_PWM>:
}

/* 1: , 0:  */
void movChA_PWM(int duty, int dir)
{
8000617e:	02 5f       	mov %d15,%d5
	setLeftMotorDuty(duty);
	if (dir) {
		MODULE_P10.OUT.B.P1 = 1; /*    (1: , 0: ) */
80006180:	91 40 00 ff 	movh.a %a15,61444
}

/* 1: , 0:  */
void movChA_PWM(int duty, int dir)
{
	setLeftMotorDuty(duty);
80006184:	6d ff c2 fb 	call 80005908 <setLeftMotorDuty>
	if (dir) {
		MODULE_P10.OUT.B.P1 = 1; /*    (1: , 0: ) */
80006188:	d9 ff 00 0b 	lea %a15,[%a15]-20480 <f003b000 <_SMALL_DATA4_+0x40033000>>

/* 1: , 0:  */
void movChA_PWM(int duty, int dir)
{
	setLeftMotorDuty(duty);
	if (dir) {
8000618c:	ee 0e       	jnz %d15,800061a8 <movChA_PWM+0x2a>
		MODULE_P10.OUT.B.P1 = 1; /*    (1: , 0: ) */
	} else 	{
		MODULE_P10.OUT.B.P1 = 0; /*    (1: , 0: ) */
8000618e:	4c f0       	ld.w %d15,[%a15]0
80006190:	8f 2f c0 f1 	andn %d15,%d15,2
80006194:	68 0f       	st.w [%a15]0,%d15
	}
	MODULE_P02.OUT.B.P7 = 0; /*   (1: , 0: PWM-A  ) */
80006196:	91 40 00 ff 	movh.a %a15,61444
8000619a:	d9 ff 00 8a 	lea %a15,[%a15]-24064 <f003a200 <_SMALL_DATA4_+0x40032200>>
8000619e:	4c f0       	ld.w %d15,[%a15]0
800061a0:	8f 0f c8 f1 	andn %d15,%d15,128
800061a4:	68 0f       	st.w [%a15]0,%d15
800061a6:	00 90       	ret 
/* 1: , 0:  */
void movChA_PWM(int duty, int dir)
{
	setLeftMotorDuty(duty);
	if (dir) {
		MODULE_P10.OUT.B.P1 = 1; /*    (1: , 0: ) */
800061a8:	4c f0       	ld.w %d15,[%a15]0
800061aa:	96 02       	or %d15,2
800061ac:	68 0f       	st.w [%a15]0,%d15
800061ae:	3c f4       	j 80006196 <movChA_PWM+0x18>

800061b0 <movChB_PWM>:
	MODULE_P02.OUT.B.P7 = 0; /*   (1: , 0: PWM-A  ) */
}

/* 1: , 0:  */
void movChB_PWM(int duty, int dir)
{
800061b0:	02 5f       	mov %d15,%d5
	setRightMotorDuty(duty);
	if (dir) {
		MODULE_P10.OUT.B.P2 = 1; /*    (1: , 0: ) */
800061b2:	91 40 00 ff 	movh.a %a15,61444
}

/* 1: , 0:  */
void movChB_PWM(int duty, int dir)
{
	setRightMotorDuty(duty);
800061b6:	6d ff ae fb 	call 80005912 <setRightMotorDuty>
	if (dir) {
		MODULE_P10.OUT.B.P2 = 1; /*    (1: , 0: ) */
800061ba:	d9 ff 00 0b 	lea %a15,[%a15]-20480 <f003b000 <_SMALL_DATA4_+0x40033000>>

/* 1: , 0:  */
void movChB_PWM(int duty, int dir)
{
	setRightMotorDuty(duty);
	if (dir) {
800061be:	ee 0e       	jnz %d15,800061da <movChB_PWM+0x2a>
		MODULE_P10.OUT.B.P2 = 1; /*    (1: , 0: ) */
	} else {
		MODULE_P10.OUT.B.P2 = 0; /*    (1: , 0: ) */
800061c0:	4c f0       	ld.w %d15,[%a15]0
800061c2:	8f 4f c0 f1 	andn %d15,%d15,4
800061c6:	68 0f       	st.w [%a15]0,%d15
	}
	MODULE_P02.OUT.B.P6 = 0; /*   (1: , 0: PWM-B  ) */
800061c8:	91 40 00 ff 	movh.a %a15,61444
800061cc:	d9 ff 00 8a 	lea %a15,[%a15]-24064 <f003a200 <_SMALL_DATA4_+0x40032200>>
800061d0:	4c f0       	ld.w %d15,[%a15]0
800061d2:	8f 0f c4 f1 	andn %d15,%d15,64
800061d6:	68 0f       	st.w [%a15]0,%d15
800061d8:	00 90       	ret 
/* 1: , 0:  */
void movChB_PWM(int duty, int dir)
{
	setRightMotorDuty(duty);
	if (dir) {
		MODULE_P10.OUT.B.P2 = 1; /*    (1: , 0: ) */
800061da:	4c f0       	ld.w %d15,[%a15]0
800061dc:	96 04       	or %d15,4
800061de:	68 0f       	st.w [%a15]0,%d15
800061e0:	3c f4       	j 800061c8 <movChB_PWM+0x18>

800061e2 <Init_ToF>:
static unsigned int rxBufIdx = 0;
static unsigned char gBuf_tof[16] = { 0 };

void Init_ToF(void)
{
    _init_uart1();
800061e2:	1d ff 4c fa 	j 8000567a <_init_uart1>

800061e6 <IsrUart1RxHandler_tof>:
/* Interrupt Service Routine for RX */
void IsrUart1RxHandler_tof(void)
{
	static unsigned char rxBuf[16] = { 0 };

	unsigned char c = (unsigned char)_in_uart1();
800061e6:	6d ff 93 fa 	call 8000570c <_in_uart1>

	rxBuf[rxBufIdx] = c;
800061ea:	91 00 00 f7 	movh.a %a15,28672
800061ee:	99 f2 88 61 	ld.a %a2,[%a15]6536 <70001988 <rxBufIdx>>
	++rxBufIdx;
800061f2:	19 ff 88 61 	ld.w %d15,[%a15]6536 <70001988 <rxBufIdx>>
{
	static unsigned char rxBuf[16] = { 0 };

	unsigned char c = (unsigned char)_in_uart1();

	rxBuf[rxBufIdx] = c;
800061f6:	91 00 00 37 	movh.a %a3,28672
800061fa:	d9 33 a8 51 	lea %a3,[%a3]6504 <70001968 <rxBuf.37676>>
	++rxBufIdx;
800061fe:	c2 1f       	add %d15,1
{
	static unsigned char rxBuf[16] = { 0 };

	unsigned char c = (unsigned char)_in_uart1();

	rxBuf[rxBufIdx] = c;
80006200:	30 32       	add.a %a2,%a3
	++rxBufIdx;
80006202:	59 ff 88 61 	st.w [%a15]6536 <70001988 <rxBufIdx>>,%d15
{
	static unsigned char rxBuf[16] = { 0 };

	unsigned char c = (unsigned char)_in_uart1();

	rxBuf[rxBufIdx] = c;
80006206:	34 22       	st.b [%a2],%d2
	++rxBufIdx;

	/*   , buf_tof  */
	if (rxBufIdx == TOF_length) {
80006208:	8b 0f 21 f2 	ne %d15,%d15,16
8000620c:	6e 02       	jz %d15,80006210 <IsrUart1RxHandler_tof+0x2a>
8000620e:	00 90       	ret 
		memcpy(gBuf_tof, rxBuf, TOF_length);
80006210:	91 00 00 27 	movh.a %a2,28672
80006214:	d9 22 b8 51 	lea %a2,[%a2]6520 <70001978 <gBuf_tof>>
80006218:	a0 f4       	mov.a %a4,15
8000621a:	04 3f       	ld.bu %d15,[%a3+]
8000621c:	24 2f       	st.b [%a2+],%d15
8000621e:	fc 4e       	loop %a4,8000621a <IsrUart1RxHandler_tof+0x34>
		rxBufIdx = 0;
80006220:	82 0f       	mov %d15,0
80006222:	59 ff 88 61 	st.w [%a15]6536,%d15
80006226:	00 90       	ret 

80006228 <getTofDistance>:
	}
}

/* Return Distance(mm) */
int getTofDistance (void)
{
80006228:	20 10       	sub.a %sp,16
    int TOF_distance = 0;
    unsigned char buf_ToF[TOF_length];

    /* copy buf_tof into tmp */
    memcpy(buf_ToF, gBuf_tof, TOF_length);
8000622a:	91 00 00 27 	movh.a %a2,28672
8000622e:	40 af       	mov.aa %a15,%sp
80006230:	d9 22 b8 51 	lea %a2,[%a2]6520 <70001978 <gBuf_tof>>
80006234:	a0 f3       	mov.a %a3,15
80006236:	04 2f       	ld.bu %d15,[%a2+]
80006238:	24 ff       	st.b [%a15+],%d15
8000623a:	fc 3e       	loop %a3,80006236 <getTofDistance+0xe>
/*    1,   0  */
static int verifyCheckSum(unsigned char data[])
{
	unsigned char checksum = 0;
	for (int i = 0; i < TOF_length - 1; i++) {
		checksum += data[i];
8000623c:	19 a5 04 00 	ld.w %d5,[%sp]4
80006240:	54 a2       	ld.w %d2,[%sp]
80006242:	7b f0 f7 f7 	movh %d15,32639
80006246:	1b ff f7 f7 	addi %d15,%d15,32639
8000624a:	0f f5 80 30 	and %d3,%d5,%d15
8000624e:	0f f2 80 40 	and %d4,%d2,%d15
80006252:	42 34       	add %d4,%d3
80006254:	c6 52       	xor %d2,%d5
80006256:	8b ff 1f 31 	rsub %d3,%d15,-1
8000625a:	26 32       	and %d2,%d3
8000625c:	19 a5 08 00 	ld.w %d5,[%sp]8
80006260:	c6 42       	xor %d2,%d4
80006262:	0f f2 80 40 	and %d4,%d2,%d15
80006266:	c6 52       	xor %d2,%d5
80006268:	26 5f       	and %d15,%d5
8000626a:	26 23       	and %d3,%d2
8000626c:	42 4f       	add %d15,%d4
8000626e:	c6 3f       	xor %d15,%d3
80006270:	39 a2 0c 00 	ld.bu %d2,[%sp]12
80006274:	39 a3 0d 00 	ld.bu %d3,[%sp]13
80006278:	42 23       	add %d3,%d2
8000627a:	39 a2 0e 00 	ld.bu %d2,[%sp]14
8000627e:	42 23       	add %d3,%d2
80006280:	37 0f 68 24 	extr.u %d2,%d15,8,8
80006284:	42 f3       	add %d3,%d15
80006286:	42 23       	add %d3,%d2
80006288:	37 0f 68 28 	extr.u %d2,%d15,16,8
8000628c:	37 0f 68 fc 	extr.u %d15,%d15,24,8
80006290:	42 32       	add %d2,%d3
80006292:	42 2f       	add %d15,%d2
	}
	if (data[0] == 0x57 && data[1] == 0x0 && data[2] == 0xFF) {
80006294:	14 a2       	ld.bu %d2,[%sp]
/*    1,   0  */
static int verifyCheckSum(unsigned char data[])
{
	unsigned char checksum = 0;
	for (int i = 0; i < TOF_length - 1; i++) {
		checksum += data[i];
80006296:	16 ff       	and %d15,255
	}
	if (data[0] == 0x57 && data[1] == 0x0 && data[2] == 0xFF) {
80006298:	8b 72 25 32 	ne %d3,%d2,87
//     for (int i = 0; i < 16; i++) {
//         my_printf("%.2X ", buf_ToF[i]);
//     }

    if (!verifyCheckSum(buf_ToF)) {
		return -1;
8000629c:	82 f2       	mov %d2,-1
{
	unsigned char checksum = 0;
	for (int i = 0; i < TOF_length - 1; i++) {
		checksum += data[i];
	}
	if (data[0] == 0x57 && data[1] == 0x0 && data[2] == 0xFF) {
8000629e:	76 32       	jz %d3,800062a2 <getTofDistance+0x7a>
	}

    TOF_distance = buf_ToF[8] | (buf_ToF[9] << 8) | (buf_ToF[10] << 16);

    return TOF_distance;
}
800062a0:	00 90       	ret 
{
	unsigned char checksum = 0;
	for (int i = 0; i < TOF_length - 1; i++) {
		checksum += data[i];
	}
	if (data[0] == 0x57 && data[1] == 0x0 && data[2] == 0xFF) {
800062a2:	39 a3 01 00 	ld.bu %d3,[%sp]1
800062a6:	df 03 fd ff 	jne %d3,0,800062a0 <getTofDistance+0x78>
800062aa:	39 a3 02 00 	ld.bu %d3,[%sp]2
800062ae:	8b f3 2f 32 	ne %d3,%d3,255
800062b2:	df 03 f7 ff 	jne %d3,0,800062a0 <getTofDistance+0x78>
    /* for debugging */
//     for (int i = 0; i < 16; i++) {
//         my_printf("%.2X ", buf_ToF[i]);
//     }

    if (!verifyCheckSum(buf_ToF)) {
800062b6:	39 a3 0f 00 	ld.bu %d3,[%sp]15
800062ba:	5f f3 f3 ff 	jne %d3,%d15,800062a0 <getTofDistance+0x78>
}

/*    1 ,   0  */
static int checkTofStrength(unsigned char data[])
{
	int TOF_distance = data[8] | (data[9] << 8) | (data[10] << 16);
800062be:	0c a9       	ld.bu %d15,[%sp]9
	int TOF_signal_strength = data[12] | (data[13] << 8);
800062c0:	39 a3 0d 00 	ld.bu %d3,[%sp]13
}

/*    1 ,   0  */
static int checkTofStrength(unsigned char data[])
{
	int TOF_distance = data[8] | (data[9] << 8) | (data[10] << 16);
800062c4:	8f 8f 00 20 	sh %d2,%d15,8
800062c8:	0c aa       	ld.bu %d15,[%sp]10
	int TOF_signal_strength = data[12] | (data[13] << 8);
	/* when distance over 2m - out of range */
	if (TOF_signal_strength != 0 && TOF_distance != 0xFFFFF6u) {
800062ca:	7b 00 10 40 	movh %d4,256
}

/*    1 ,   0  */
static int checkTofStrength(unsigned char data[])
{
	int TOF_distance = data[8] | (data[9] << 8) | (data[10] << 16);
800062ce:	8f 0f 01 f0 	sh %d15,%d15,16
800062d2:	a6 2f       	or %d15,%d2
800062d4:	39 a2 08 00 	ld.bu %d2,[%sp]8
	int TOF_signal_strength = data[12] | (data[13] << 8);
	/* when distance over 2m - out of range */
	if (TOF_signal_strength != 0 && TOF_distance != 0xFFFFF6u) {
800062d8:	1b 64 ff 4f 	addi %d4,%d4,-10
}

/*    1 ,   0  */
static int checkTofStrength(unsigned char data[])
{
	int TOF_distance = data[8] | (data[9] << 8) | (data[10] << 16);
800062dc:	a6 2f       	or %d15,%d2
	int TOF_signal_strength = data[12] | (data[13] << 8);
800062de:	8f 83 00 20 	sh %d2,%d3,8
800062e2:	39 a3 0c 00 	ld.bu %d3,[%sp]12
800062e6:	a6 23       	or %d3,%d2
	/* when distance over 2m - out of range */
	if (TOF_signal_strength != 0 && TOF_distance != 0xFFFFF6u) {
800062e8:	8b 03 20 22 	ne %d2,%d3,0
800062ec:	0b 4f 10 22 	and.ne %d2,%d15,%d4

    if (!verifyCheckSum(buf_ToF)) {
		return -1;
	}
	if (!checkTofStrength(buf_ToF)) {
		return -2;
800062f0:	ab ef 9f 22 	sel %d2,%d2,%d15,-2
	}

    TOF_distance = buf_ToF[8] | (buf_ToF[9] << 8) | (buf_ToF[10] << 16);

    return TOF_distance;
}
800062f4:	00 90       	ret 

800062f6 <Init_Ultrasonics>:
#include <tc27xd/Ifx_reg.h>

void Init_Ultrasonics(void)
{
	/* Init Rear Ultrasonic Pin */
	MODULE_P00.IOCR0.B.PC0 = 0b10000; /* Rear TRIG */
800062f6:	91 40 00 ff 	movh.a %a15,61444
800062fa:	d9 ff 00 0a 	lea %a15,[%a15]-24576 <f003a000 <_SMALL_DATA4_+0x40032000>>
800062fe:	4c f4       	ld.w %d15,[%a15]16
80006300:	8f 8f cf f1 	andn %d15,%d15,248
80006304:	96 80       	or %d15,128
80006306:	68 4f       	st.w [%a15]16,%d15
	MODULE_P00.IOCR0.B.PC1 = 0b00010; /* Rear ECHO */
80006308:	4c f4       	ld.w %d15,[%a15]16
8000630a:	b7 2f 85 f5 	insert %d15,%d15,2,11,5
8000630e:	68 4f       	st.w [%a15]16,%d15

	// Init GPT1 for T4 timer
	init_gpt1();
80006310:	1d ff 10 fb 	j 80005930 <init_gpt1>

80006314 <ReadUltrasonic_noFilt>:
}

double ReadUltrasonic_noFilt(void)
{
80006314:	20 08       	sub.a %sp,8
	volatile int j=0;
80006316:	82 0f       	mov %d15,0
	unsigned int timer_end;
	double duration;
	double distance;

	/* Send Trigger Pulse */
	MODULE_P00.OUT.B.P0 = 1; // TRIG_HIGH
80006318:	91 40 00 ff 	movh.a %a15,61444
	init_gpt1();
}

double ReadUltrasonic_noFilt(void)
{
	volatile int j=0;
8000631c:	78 01       	st.w [%sp]4,%d15
	unsigned int timer_end;
	double duration;
	double distance;

	/* Send Trigger Pulse */
	MODULE_P00.OUT.B.P0 = 1; // TRIG_HIGH
8000631e:	d9 ff 00 0a 	lea %a15,[%a15]-24576 <f003a000 <_SMALL_DATA4_+0x40032000>>
80006322:	48 02       	ld.w %d2,[%a15]0
80006324:	8f 12 40 21 	or %d2,%d2,1
80006328:	68 02       	st.w [%a15]0,%d2
	for(j=0; j<1000; j++) continue;
8000632a:	78 01       	st.w [%sp]4,%d15
8000632c:	19 a2 04 00 	ld.w %d2,[%sp]4
80006330:	3b 80 3e f0 	mov %d15,1000
80006334:	3f f2 26 00 	jlt %d2,%d15,80006380 <ReadUltrasonic_noFilt+0x6c>
	MODULE_P00.OUT.B.P0 = 0; // TRIG_LOW
80006338:	91 40 00 ff 	movh.a %a15,61444
8000633c:	d9 ff 00 0a 	lea %a15,[%a15]-24576 <f003a000 <_SMALL_DATA4_+0x40032000>>
80006340:	4c f0       	ld.w %d15,[%a15]0

	/* Calculate Distance */
	setGpt12_T4(0);
80006342:	82 04       	mov %d4,0
	double distance;

	/* Send Trigger Pulse */
	MODULE_P00.OUT.B.P0 = 1; // TRIG_HIGH
	for(j=0; j<1000; j++) continue;
	MODULE_P00.OUT.B.P0 = 0; // TRIG_LOW
80006344:	8f 1f c0 f1 	andn %d15,%d15,1
80006348:	68 0f       	st.w [%a15]0,%d15

	/* Calculate Distance */
	setGpt12_T4(0);
8000634a:	6d ff 86 fb 	call 80005a56 <setGpt12_T4>
	while (MODULE_P00.IN.B.P1 == 0); // wait for ECHO_HIGH
8000634e:	4c f9       	ld.w %d15,[%a15]36
80006350:	6f 1f ff 7f 	jz.t %d15,1,8000634e <ReadUltrasonic_noFilt+0x3a>
	runGpt12_T4();
80006354:	6d ff 74 fb 	call 80005a3c <runGpt12_T4>
	while (MODULE_P00.IN.B.P1 == 1); // wait for ECHO_LOW
80006358:	91 40 00 ff 	movh.a %a15,61444
8000635c:	d9 ff 00 0a 	lea %a15,[%a15]-24576 <f003a000 <_SMALL_DATA4_+0x40032000>>
80006360:	4c f9       	ld.w %d15,[%a15]36
80006362:	6f 1f ff ff 	jnz.t %d15,1,80006360 <ReadUltrasonic_noFilt+0x4c>
	stopGpt12_T4();
80006366:	6d ff 71 fb 	call 80005a48 <stopGpt12_T4>

	timer_end = getGpt12_T4();
8000636a:	6d ff 79 fb 	call 80005a5c <getGpt12_T4>
	duration = (timer_end - 0) * 10.24;

	distance = 0.0343 * duration / 2.0; // cm/us
	return distance;
}
8000636e:	7b 40 e3 f3 	movh %d15,15924
	runGpt12_T4();
	while (MODULE_P00.IN.B.P1 == 1); // wait for ECHO_LOW
	stopGpt12_T4();

	timer_end = getGpt12_T4();
	duration = (timer_end - 0) * 10.24;
80006372:	4b 02 61 21 	utof %d2,%d2

	distance = 0.0343 * duration / 2.0; // cm/us
	return distance;
}
80006376:	1b ef 4a fd 	addi %d15,%d15,-11090
8000637a:	4b f2 41 20 	mul.f %d2,%d2,%d15
8000637e:	00 90       	ret 
	double duration;
	double distance;

	/* Send Trigger Pulse */
	MODULE_P00.OUT.B.P0 = 1; // TRIG_HIGH
	for(j=0; j<1000; j++) continue;
80006380:	19 a2 04 00 	ld.w %d2,[%sp]4
80006384:	c2 12       	add %d2,1
80006386:	59 a2 04 00 	st.w [%sp]4,%d2
8000638a:	19 a2 04 00 	ld.w %d2,[%sp]4
8000638e:	7f f2 d5 7f 	jge %d2,%d15,80006338 <ReadUltrasonic_noFilt+0x24>
80006392:	19 a2 04 00 	ld.w %d2,[%sp]4
80006396:	c2 12       	add %d2,1
80006398:	59 a2 04 00 	st.w [%sp]4,%d2
8000639c:	19 a2 04 00 	ld.w %d2,[%sp]4
800063a0:	3f f2 f0 7f 	jlt %d2,%d15,80006380 <ReadUltrasonic_noFilt+0x6c>
800063a4:	3c ca       	j 80006338 <ReadUltrasonic_noFilt+0x24>

800063a6 <ReadUltrasonic_Filt>:
	distance = 0.0343 * duration / 2.0; // cm/us
	return distance;
}

double ReadUltrasonic_Filt(void)
{
800063a6:	20 08       	sub.a %sp,8
	init_gpt1();
}

double ReadUltrasonic_noFilt(void)
{
	volatile int j=0;
800063a8:	82 0f       	mov %d15,0
	unsigned int timer_end;
	double duration;
	double distance;

	/* Send Trigger Pulse */
	MODULE_P00.OUT.B.P0 = 1; // TRIG_HIGH
800063aa:	91 40 00 ff 	movh.a %a15,61444
	init_gpt1();
}

double ReadUltrasonic_noFilt(void)
{
	volatile int j=0;
800063ae:	78 01       	st.w [%sp]4,%d15
	unsigned int timer_end;
	double duration;
	double distance;

	/* Send Trigger Pulse */
	MODULE_P00.OUT.B.P0 = 1; // TRIG_HIGH
800063b0:	d9 ff 00 0a 	lea %a15,[%a15]-24576 <f003a000 <_SMALL_DATA4_+0x40032000>>
800063b4:	48 02       	ld.w %d2,[%a15]0
800063b6:	8f 12 40 21 	or %d2,%d2,1
800063ba:	68 02       	st.w [%a15]0,%d2
	for(j=0; j<1000; j++) continue;
800063bc:	78 01       	st.w [%sp]4,%d15
800063be:	19 a2 04 00 	ld.w %d2,[%sp]4
800063c2:	3b 80 3e f0 	mov %d15,1000
800063c6:	3f f2 54 00 	jlt %d2,%d15,8000646e <ReadUltrasonic_Filt+0xc8>
	MODULE_P00.OUT.B.P0 = 0; // TRIG_LOW
800063ca:	91 40 00 ff 	movh.a %a15,61444
800063ce:	d9 ff 00 0a 	lea %a15,[%a15]-24576 <f003a000 <_SMALL_DATA4_+0x40032000>>
800063d2:	4c f0       	ld.w %d15,[%a15]0

	/* Calculate Distance */
	setGpt12_T4(0);
800063d4:	82 04       	mov %d4,0
	double distance;

	/* Send Trigger Pulse */
	MODULE_P00.OUT.B.P0 = 1; // TRIG_HIGH
	for(j=0; j<1000; j++) continue;
	MODULE_P00.OUT.B.P0 = 0; // TRIG_LOW
800063d6:	8f 1f c0 f1 	andn %d15,%d15,1
800063da:	68 0f       	st.w [%a15]0,%d15

	/* Calculate Distance */
	setGpt12_T4(0);
800063dc:	6d ff 3d fb 	call 80005a56 <setGpt12_T4>
	while (MODULE_P00.IN.B.P1 == 0); // wait for ECHO_HIGH
800063e0:	4c f9       	ld.w %d15,[%a15]36
800063e2:	6f 1f ff 7f 	jz.t %d15,1,800063e0 <ReadUltrasonic_Filt+0x3a>
	runGpt12_T4();
800063e6:	6d ff 2b fb 	call 80005a3c <runGpt12_T4>
	while (MODULE_P00.IN.B.P1 == 1); // wait for ECHO_LOW
800063ea:	91 40 00 ff 	movh.a %a15,61444
800063ee:	d9 ff 00 0a 	lea %a15,[%a15]-24576 <f003a000 <_SMALL_DATA4_+0x40032000>>
800063f2:	4c f9       	ld.w %d15,[%a15]36
800063f4:	6f 1f ff ff 	jnz.t %d15,1,800063f2 <ReadUltrasonic_Filt+0x4c>
	stopGpt12_T4();
800063f8:	6d ff 28 fb 	call 80005a48 <stopGpt12_T4>

	timer_end = getGpt12_T4();
800063fc:	6d ff 30 fb 	call 80005a5c <getGpt12_T4>
	duration = (timer_end - 0) * 10.24;

	distance = 0.0343 * duration / 2.0; // cm/us
80006400:	7b 40 e3 f3 	movh %d15,15924
	runGpt12_T4();
	while (MODULE_P00.IN.B.P1 == 1); // wait for ECHO_LOW
	stopGpt12_T4();

	timer_end = getGpt12_T4();
	duration = (timer_end - 0) * 10.24;
80006404:	4b 02 61 21 	utof %d2,%d2
	double distance_filt;
	static int sensorRxCnt = 0;

	distance_nofilt = ReadUltrasonic_noFilt();

	++old_index;
80006408:	91 00 00 f7 	movh.a %a15,28672
	stopGpt12_T4();

	timer_end = getGpt12_T4();
	duration = (timer_end - 0) * 10.24;

	distance = 0.0343 * duration / 2.0; // cm/us
8000640c:	1b ef 4a fd 	addi %d15,%d15,-11090
80006410:	4b f2 41 20 	mul.f %d2,%d2,%d15
	double distance_filt;
	static int sensorRxCnt = 0;

	distance_nofilt = ReadUltrasonic_noFilt();

	++old_index;
80006414:	19 ff a8 61 	ld.w %d15,[%a15]6568 <700019a8 <old_index.37619>>
	old_index %= FILT_SIZE;  // Buffer Size = 5
80006418:	82 54       	mov %d4,5
	double distance_filt;
	static int sensorRxCnt = 0;

	distance_nofilt = ReadUltrasonic_noFilt();

	++old_index;
8000641a:	c2 1f       	add %d15,1
	old_index %= FILT_SIZE;  // Buffer Size = 5
8000641c:	4b 4f 01 42 	div %e4,%d15,%d4
	avg_filt_buf[old_index] = distance_nofilt;
80006420:	91 00 00 37 	movh.a %a3,28672
	static int sensorRxCnt = 0;

	distance_nofilt = ReadUltrasonic_noFilt();

	++old_index;
	old_index %= FILT_SIZE;  // Buffer Size = 5
80006424:	59 f5 a8 61 	st.w [%a15]6568 <700019a8 <old_index.37619>>,%d5
	avg_filt_buf[old_index] = distance_nofilt;
80006428:	d9 3f 94 61 	lea %a15,[%a3]6548 <70001994 <avg_filt_buf.37618>>
8000642c:	01 f5 02 26 	addsc.a %a2,%a15,%d5,2
80006430:	74 22       	st.w [%a2],%d2
	sensorRxCnt++;
80006432:	91 00 00 27 	movh.a %a2,28672
80006436:	19 2f 90 61 	ld.w %d15,[%a2]6544 <70001990 <sensorRxCnt.37621>>
8000643a:	c2 1f       	add %d15,1
8000643c:	59 2f 90 61 	st.w [%a2]6544 <70001990 <sensorRxCnt.37621>>,%d15

	/* Calculate Moving Average Filter */
	if (sensorRxCnt >= FILT_SIZE) {
80006440:	bf 5f 16 00 	jlt %d15,5,8000646c <ReadUltrasonic_Filt+0xc6>
		double sum = 0;
		for (int i = 0; i < FILT_SIZE; i++) { sum += avg_filt_buf[i]; }
80006444:	4c f1       	ld.w %d15,[%a15]4
80006446:	19 32 94 61 	ld.w %d2,[%a3]6548 <70001994 <avg_filt_buf.37618>>
8000644a:	6b 0f 21 22 	add.f %d2,%d2,%d15
8000644e:	4c f2       	ld.w %d15,[%a15]8
80006450:	6b 0f 21 22 	add.f %d2,%d2,%d15
80006454:	4c f3       	ld.w %d15,[%a15]12
80006456:	6b 0f 21 22 	add.f %d2,%d2,%d15
8000645a:	4c f4       	ld.w %d15,[%a15]16
8000645c:	6b 0f 21 22 	add.f %d2,%d2,%d15
		distance_filt = sum / FILT_SIZE;
80006460:	7b d0 e4 f3 	movh %d15,15949
80006464:	1b df cc fc 	addi %d15,%d15,-13107
80006468:	4b f2 41 20 	mul.f %d2,%d2,%d15
	}
	else
		distance_filt = distance_nofilt;

	return distance_filt;
}
8000646c:	00 90       	ret 
	double duration;
	double distance;

	/* Send Trigger Pulse */
	MODULE_P00.OUT.B.P0 = 1; // TRIG_HIGH
	for(j=0; j<1000; j++) continue;
8000646e:	19 a2 04 00 	ld.w %d2,[%sp]4
80006472:	c2 12       	add %d2,1
80006474:	59 a2 04 00 	st.w [%sp]4,%d2
80006478:	19 a2 04 00 	ld.w %d2,[%sp]4
8000647c:	7f f2 a7 7f 	jge %d2,%d15,800063ca <ReadUltrasonic_Filt+0x24>
80006480:	19 a2 04 00 	ld.w %d2,[%sp]4
80006484:	c2 12       	add %d2,1
80006486:	59 a2 04 00 	st.w [%sp]4,%d2
8000648a:	19 a2 04 00 	ld.w %d2,[%sp]4
8000648e:	3f f2 f0 7f 	jlt %d2,%d15,8000646e <ReadUltrasonic_Filt+0xc8>
80006492:	3c 9c       	j 800063ca <ReadUltrasonic_Filt+0x24>

80006494 <InterruptInit>:
	Return:		void
---------------------------------------------------------------------*/
void InterruptInit(void)
{
	/* basic initialisation of vector tables */
	_init_vectab();
80006494:	6d 00 a6 2e 	call 8000c1e0 <_init_vectab>
}

static __inline__ __attribute__((__always_inline__))
void _enable (void)
{
  __asm__ volatile ("enable" ::: "memory");
80006498:	0d 00 00 03 	enable 
8000649c:	00 90       	ret 

8000649e <InterruptInstall>:
				int prio         - priority (1-255)
				int arg          - argument for service routine
	Return:		void
---------------------------------------------------------------------*/
void InterruptInstall(int irqNum, isrhnd_t isrProc, int prio, int arg)
{
8000649e:	02 4f       	mov %d15,%d4
800064a0:	02 58       	mov %d8,%d5

static __inline__ __attribute__((__always_inline__))
unsigned _mfcr (const unsigned __regaddr)
{
  unsigned __res;
  __asm__ volatile ("mfcr %0, LO:%1"
800064a2:	4d c0 e1 9f 	mfcr %d9,$core_id
	unsigned int coreId = _mfcr(CPU_CORE_ID) & IFX_CPU_CORE_ID_CORE_ID_MSK;

	if ((irqNum < 0) || (IRQ_ID_MAX_NUM <= irqNum))
800064a6:	3b 40 77 20 	mov %d2,1908
800064aa:	3f 24 03 80 	jlt.u %d4,%d2,800064b0 <InterruptInstall+0x12>
800064ae:	00 90       	ret 
	{
		return;
	}

	/* install the service routine */
	_install_int_handler(prio, isrProc, arg);
800064b0:	0b 56 10 48 	mov %e4,%d6,%d5
800064b4:	6d 00 83 2e 	call 8000c1ba <_install_int_handler>

	/* set processor and priority values */
	tabSRC[irqNum].B.TOS  = coreId;
800064b8:	06 2f       	sh %d15,2
800064ba:	60 f2       	mov.a %a2,%d15
	tabSRC[irqNum].B.SRPN = prio;
800064bc:	8f f8 0f 81 	and %d8,%d8,255

	/* install the service routine */
	_install_int_handler(prio, isrProc, arg);

	/* set processor and priority values */
	tabSRC[irqNum].B.TOS  = coreId;
800064c0:	d9 2f 00 08 	lea %a15,[%a2]-32768
800064c4:	11 4f 00 ff 	addih.a %a15,%a15,61444
800064c8:	4c f0       	ld.w %d15,[%a15]0
800064ca:	37 9f 82 95 	insert %d9,%d15,%d9,11,2
800064ce:	68 09       	st.w [%a15]0,%d9
	tabSRC[irqNum].B.SRPN = prio;
800064d0:	4c f0       	ld.w %d15,[%a15]0
800064d2:	8f ff cf f1 	andn %d15,%d15,255
800064d6:	a6 f8       	or %d8,%d15
800064d8:	68 08       	st.w [%a15]0,%d8
	/* ... and enable it */
	tabSRC[irqNum].B.SRE = 1;
800064da:	4c f0       	ld.w %d15,[%a15]0
800064dc:	b7 ff 01 f5 	insert %d15,%d15,15,10,1
800064e0:	68 0f       	st.w [%a15]0,%d15
800064e2:	00 90       	ret 

800064e4 <SYSTEM_Init>:
800064e4:	4d c0 e1 ff 	mfcr %d15,$core_id
 */
static void SYSTEM_InitExt(const PllInitValue_t *pPllInitValue)
{
#ifndef SYSTEM_DONT_SET_PLL
	/* initialise PLL (only done by CPU0) */
	if (0 == (_mfcr(CPU_CORE_ID) & IFX_CPU_CORE_ID_CORE_ID_MSK))
800064e8:	16 07       	and %d15,7
800064ea:	6e 02       	jz %d15,800064ee <SYSTEM_Init+0xa>
800064ec:	00 90       	ret 
{
	unsigned int k;

	unlock_safety_wdtcon();

	pSCU->OSCCON.U = pPllInitValue->valOSCCON;
800064ee:	7b 70 00 f0 	movh %d15,7
800064f2:	91 30 00 ff 	movh.a %a15,61443
800064f6:	1b cf 01 f0 	addi %d15,%d15,28
800064fa:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>

static void system_set_pll(const PllInitValue_t *pPllInitValue)
{
	unsigned int k;

	unlock_safety_wdtcon();
800064fe:	6d 00 f3 2e 	call 8000c2e4 <unlock_safety_wdtcon>

	pSCU->OSCCON.U = pPllInitValue->valOSCCON;
80006502:	68 4f       	st.w [%a15]16,%d15

	while (pSCU->CCUCON1.B.LCK)
80006504:	4c fd       	ld.w %d15,[%a15]52
80006506:	bf 0f ff 7f 	jlt %d15,0,80006504 <SYSTEM_Init+0x20>
		;
	pSCU->CCUCON1.U = pPllInitValue->valCCUCON1 | (1 << IFX_SCU_CCUCON1_UP_OFF);
8000650a:	7b 10 00 f5 	movh %d15,20481
8000650e:	91 30 00 ff 	movh.a %a15,61443
80006512:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
80006516:	1b 2f 24 f2 	addi %d15,%d15,8770
8000651a:	68 df       	st.w [%a15]52,%d15

	while (pSCU->CCUCON2.B.LCK)
8000651c:	40 f2       	mov.aa %a2,%a15
8000651e:	19 2f 00 10 	ld.w %d15,[%a2]64 <70000040 <__DSPR0_START+0x40>>
80006522:	91 30 00 ff 	movh.a %a15,61443
80006526:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
8000652a:	bf 0f fa 7f 	jlt %d15,0,8000651e <SYSTEM_Init+0x3a>
		;
	pSCU->CCUCON2.U = pPllInitValue->valCCUCON2 | (1 << IFX_SCU_CCUCON2_UP_OFF);
8000652e:	7b 00 00 f4 	movh %d15,16384
80006532:	c2 2f       	add %d15,2
80006534:	59 ff 00 10 	st.w [%a15]64 <f0030040 <_SMALL_DATA4_+0x40028040>>,%d15

	pSCU->PLLCON0.U |= ((1 << IFX_SCU_PLLCON0_VCOBYP_OFF) | (1 << IFX_SCU_PLLCON0_SETFINDIS_OFF));
80006538:	4c f6       	ld.w %d15,[%a15]24
8000653a:	96 11       	or %d15,17
8000653c:	68 6f       	st.w [%a15]24,%d15
	pSCU->PLLCON1.U =  pPllInitValue->valPLLCON1;				/* set Kn divider */
8000653e:	7b 20 00 f0 	movh %d15,2
80006542:	1b 5f 50 f0 	addi %d15,%d15,1285
80006546:	68 7f       	st.w [%a15]28,%d15
	pSCU->PLLCON0.U =  pPllInitValue->valPLLCON0				/* set P,N divider */
80006548:	7b 10 10 f0 	movh %d15,257
8000654c:	1b 1f 62 f7 	addi %d15,%d15,30241
80006550:	68 6f       	st.w [%a15]24,%d15
					| ((1 << IFX_SCU_PLLCON0_VCOBYP_OFF) | (1 << IFX_SCU_PLLCON0_CLRFINDIS_OFF));

	while (pSCU->CCUCON0.B.LCK)
80006552:	4c fc       	ld.w %d15,[%a15]48
80006554:	bf 0f ff 7f 	jlt %d15,0,80006552 <SYSTEM_Init+0x6e>
		;
	pSCU->CCUCON0.U =  pPllInitValue->valCCUCON0 | (1 << IFX_SCU_CCUCON0_UP_OFF);
80006558:	7b 20 21 f5 	movh %d15,21010
8000655c:	91 30 00 ff 	movh.a %a15,61443
80006560:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
80006564:	1b 2f 11 f0 	addi %d15,%d15,274
80006568:	68 cf       	st.w [%a15]48,%d15

	lock_safety_wdtcon();
8000656a:	6d 00 cd 2e 	call 8000c304 <lock_safety_wdtcon>

	if (0 == (pPllInitValue->valPLLCON0 & (1 << IFX_SCU_PLLCON0_VCOBYP_OFF)))	/* no prescaler mode requested */
	{
#ifndef SYSTEM_PLL_HAS_NO_LOCK
		/* wait for PLL locked */
		while (0 == pSCU->PLLSTAT.B.VCOLOCK)
8000656e:	40 f2       	mov.aa %a2,%a15
80006570:	4c 25       	ld.w %d15,[%a2]20
80006572:	91 30 00 ff 	movh.a %a15,61443
80006576:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
8000657a:	6f 2f fb 7f 	jz.t %d15,2,80006570 <SYSTEM_Init+0x8c>
			;
#endif

		unlock_safety_wdtcon();
8000657e:	6d 00 b3 2e 	call 8000c2e4 <unlock_safety_wdtcon>
		pSCU->PLLCON0.B.VCOBYP = 0;			/* disable VCO bypass */
80006582:	4c f6       	ld.w %d15,[%a15]24
80006584:	8f 1f c0 f1 	andn %d15,%d15,1
80006588:	68 6f       	st.w [%a15]24,%d15
		lock_safety_wdtcon();
8000658a:	6d 00 bd 2e 	call 8000c304 <lock_safety_wdtcon>
	}

	/* update K dividers for stepping up to final clock */
	k = pSCU->PLLCON1.B.K2DIV;
8000658e:	48 79       	ld.w %d9,[%a15]28
}

static unsigned long system_GetIntClock(void)
{
	unsigned long frequency = 0;
	switch (pSCU->CCUCON0.B.CLKSEL)
80006590:	4c fc       	ld.w %d15,[%a15]48
	{
		default:
		case 0:  /* back-up clock (typ. 100 MHz) */
			frequency = 100000000ul;
80006592:	7b 60 5f 20 	movh %d2,1526
}

static unsigned long system_GetIntClock(void)
{
	unsigned long frequency = 0;
	switch (pSCU->CCUCON0.B.CLKSEL)
80006596:	37 0f 62 fe 	extr.u %d15,%d15,28,2
		pSCU->PLLCON0.B.VCOBYP = 0;			/* disable VCO bypass */
		lock_safety_wdtcon();
	}

	/* update K dividers for stepping up to final clock */
	k = pSCU->PLLCON1.B.K2DIV;
8000659a:	8f f9 07 91 	and %d9,%d9,127
	unsigned long frequency = 0;
	switch (pSCU->CCUCON0.B.CLKSEL)
	{
		default:
		case 0:  /* back-up clock (typ. 100 MHz) */
			frequency = 100000000ul;
8000659e:	1b 02 10 2e 	addi %d2,%d2,-7936
}

static unsigned long system_GetIntClock(void)
{
	unsigned long frequency = 0;
	switch (pSCU->CCUCON0.B.CLKSEL)
800065a2:	df 1f bd 00 	jeq %d15,1,8000671c <SYSTEM_Init+0x238>
}

unsigned long SYSTEM_GetStmClock(void)
{
	unsigned long frequency = system_GetIntClock();
	unsigned long divider = pSCU->CCUCON1.B.STMDIV;
800065a6:	91 30 00 ff 	movh.a %a15,61443
800065aa:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
800065ae:	4c fd       	ld.w %d15,[%a15]52
	if (0 == divider)
800065b0:	82 03       	mov %d3,0
}

unsigned long SYSTEM_GetStmClock(void)
{
	unsigned long frequency = system_GetIntClock();
	unsigned long divider = pSCU->CCUCON1.B.STMDIV;
800065b2:	37 0f 64 f4 	extr.u %d15,%d15,8,4
	if (0 == divider)
800065b6:	6e 15       	jz %d15,800065e0 <SYSTEM_Init+0xfc>
		return 0;
	return (frequency / divider);
800065b8:	4b f2 11 22 	div.u %e2,%d2,%d15
800065bc:	7b c0 1e f5 	movh %d15,20972
800065c0:	1b ff 51 f8 	addi %d15,%d15,-31457
800065c4:	73 f2 68 20 	mul.u %e2,%d2,%d15
800065c8:	8f b3 1f 20 	sh %d2,%d3,-5
800065cc:	53 42 26 f0 	mul %d15,%d2,100
800065d0:	7b 70 1b 2d 	movh %d2,53687
800065d4:	1b 92 75 21 	addi %d2,%d2,5977
800065d8:	73 2f 68 20 	mul.u %e2,%d15,%d2
800065dc:	8f 33 1f 30 	sh %d3,%d3,-13
{
	unsigned int fSTM = (unsigned int)SYSTEM_GetStmClock();
	unsigned int stmWaitCount = (fSTM / TIME_SCALE_DN) * time / TIME_SCALE_UP;

	/* prepare compare register */
	STM0_CMP0.U = STM0_TIM0.U + stmWaitCount;
800065e0:	85 ff 10 00 	ld.w %d15,f0000010 <_SMALL_DATA4_+0x3fff8010>
800065e4:	42 3f       	add %d15,%d3
800065e6:	a5 ff 30 00 	st.w f0000030 <_SMALL_DATA4_+0x3fff8030>,%d15
	STM0_CMCON.U = 31;
800065ea:	da 1f       	mov %d15,31
800065ec:	a5 ff 38 00 	st.w f0000038 <_SMALL_DATA4_+0x3fff8038>,%d15
	/* Attention: keep this order, otherwise first match will trigger too soon */
	/* reset interrupt flag */
	STM0_ISCR.U = (IFX_STM_ISCR_CMP0IRR_MSK << IFX_STM_ISCR_CMP0IRR_OFF);
800065f0:	82 1f       	mov %d15,1
800065f2:	a5 ff 00 10 	st.w f0000040 <_SMALL_DATA4_+0x3fff8040>,%d15
	/* enable compare match */
	STM0_ICR.B.CMP0EN = 1;
800065f6:	85 ff 3c 00 	ld.w %d15,f000003c <_SMALL_DATA4_+0x3fff803c>
800065fa:	96 01       	or %d15,1
800065fc:	a5 ff 3c 00 	st.w f000003c <_SMALL_DATA4_+0x3fff803c>,%d15
	/* wait for compare match */
	while (0 == STM0_ICR.B.CMP0IR)
80006600:	85 ff 3c 00 	ld.w %d15,f000003c <_SMALL_DATA4_+0x3fff803c>
80006604:	6f 1f fe 7f 	jz.t %d15,1,80006600 <SYSTEM_Init+0x11c>
		;
	STM0_ICR.B.CMP0EN = 0;
80006608:	85 ff 3c 00 	ld.w %d15,f000003c <_SMALL_DATA4_+0x3fff803c>
8000660c:	8f 1f c0 f1 	andn %d15,%d15,1
80006610:	a5 ff 3c 00 	st.w f000003c <_SMALL_DATA4_+0x3fff803c>,%d15

	/* update K dividers for stepping up to final clock */
	k = pSCU->PLLCON1.B.K2DIV;
	/* wait some time (100 us) */
	wait(100);
	while (k > pPllInitValue->finalK)
80006614:	bf 39 6c ff 	jlt.u %d9,3,800064ec <SYSTEM_Init+0x8>
	{
		Ifx_SCU_PLLCON1 pllcon1 = pSCU->PLLCON1;
80006618:	91 30 00 ff 	movh.a %a15,61443
8000661c:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
		}
	}
	else	/* prescaler mode */
	{
		frequency /= (pllcon1.B.K1DIV + 1);		/* fOSC/K1 */
80006620:	7b 10 13 c0 	movh %d12,305
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
		}
		else	/* freerunning mode */
		{
			frequency = 800000000;		/* fVCOBASE 800 MHz (???) */
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
80006624:	7b f0 fa d2 	movh %d13,12207
80006628:	c2 f9       	add %d9,-1
#if (USE_OLD_CLOCK_SCHEME == 0)
		/* A step devices don't have this field */
		pllcon1.B.K3DIV = k;
#endif /* USE_OLD_CLOCK_SCHEME == 0 */
		/* wait until K2 operation is stable */
		while (0 == pSCU->PLLSTAT.B.K2RDY)
8000662a:	40 fc       	mov.aa %a12,%a15
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
		}
	}
	else	/* prescaler mode */
	{
		frequency /= (pllcon1.B.K1DIV + 1);		/* fOSC/K1 */
8000662c:	1b 0c d0 c2 	addi %d12,%d12,11520
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
		}
		else	/* freerunning mode */
		{
			frequency = 800000000;		/* fVCOBASE 800 MHz (???) */
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
80006630:	1b 0d 80 d0 	addi %d13,%d13,2048
	unsigned int fSTM = (unsigned int)SYSTEM_GetStmClock();
	unsigned int stmWaitCount = (fSTM / TIME_SCALE_DN) * time / TIME_SCALE_UP;

	/* prepare compare register */
	STM0_CMP0.U = STM0_TIM0.U + stmWaitCount;
	STM0_CMCON.U = 31;
80006634:	3b f0 01 b0 	mov %d11,31
	k = pSCU->PLLCON1.B.K2DIV;
	/* wait some time (100 us) */
	wait(100);
	while (k > pPllInitValue->finalK)
	{
		Ifx_SCU_PLLCON1 pllcon1 = pSCU->PLLCON1;
80006638:	48 78       	ld.w %d8,[%a15]28

		--k;
		/* prepare value to write */
		pllcon1.B.K2DIV = k;
8000663a:	8f f9 07 a1 	and %d10,%d9,127
#if (USE_OLD_CLOCK_SCHEME == 0)
		/* A step devices don't have this field */
		pllcon1.B.K3DIV = k;
#endif /* USE_OLD_CLOCK_SCHEME == 0 */
		/* wait until K2 operation is stable */
		while (0 == pSCU->PLLSTAT.B.K2RDY)
8000663e:	4c f5       	ld.w %d15,[%a15]20
80006640:	6f 5f ff 7f 	jz.t %d15,5,8000663e <SYSTEM_Init+0x15a>
			;
		unlock_safety_wdtcon();
		pSCU->PLLCON1 = pllcon1;
80006644:	37 a8 07 80 	insert %d8,%d8,%d10,0,7
80006648:	37 a8 07 84 	insert %d8,%d8,%d10,8,7
		pllcon1.B.K3DIV = k;
#endif /* USE_OLD_CLOCK_SCHEME == 0 */
		/* wait until K2 operation is stable */
		while (0 == pSCU->PLLSTAT.B.K2RDY)
			;
		unlock_safety_wdtcon();
8000664c:	6d 00 4c 2e 	call 8000c2e4 <unlock_safety_wdtcon>
		pSCU->PLLCON1 = pllcon1;
80006650:	59 c8 1c 00 	st.w [%a12]28 <f004001c <_SMALL_DATA4_+0x4003801c>>,%d8
		lock_safety_wdtcon();
80006654:	6d 00 58 2e 	call 8000c304 <lock_safety_wdtcon>
}

static unsigned long system_GetIntClock(void)
{
	unsigned long frequency = 0;
	switch (pSCU->CCUCON0.B.CLKSEL)
80006658:	4c cc       	ld.w %d15,[%a12]48
	{
		default:
		case 0:  /* back-up clock (typ. 100 MHz) */
			frequency = 100000000ul;
8000665a:	7b 60 5f 20 	movh %d2,1526
}

static unsigned long system_GetIntClock(void)
{
	unsigned long frequency = 0;
	switch (pSCU->CCUCON0.B.CLKSEL)
8000665e:	37 0f 62 fe 	extr.u %d15,%d15,28,2
	{
		default:
		case 0:  /* back-up clock (typ. 100 MHz) */
			frequency = 100000000ul;
80006662:	1b 02 10 2e 	addi %d2,%d2,-7936
}

static unsigned long system_GetIntClock(void)
{
	unsigned long frequency = 0;
	switch (pSCU->CCUCON0.B.CLKSEL)
80006666:	df 1f 38 00 	jeq %d15,1,800066d6 <SYSTEM_Init+0x1f2>
}

unsigned long SYSTEM_GetStmClock(void)
{
	unsigned long frequency = system_GetIntClock();
	unsigned long divider = pSCU->CCUCON1.B.STMDIV;
8000666a:	4c fd       	ld.w %d15,[%a15]52
	if (0 == divider)
8000666c:	82 03       	mov %d3,0
}

unsigned long SYSTEM_GetStmClock(void)
{
	unsigned long frequency = system_GetIntClock();
	unsigned long divider = pSCU->CCUCON1.B.STMDIV;
8000666e:	37 0f 64 f4 	extr.u %d15,%d15,8,4
	if (0 == divider)
80006672:	6e 15       	jz %d15,8000669c <SYSTEM_Init+0x1b8>
		return 0;
	return (frequency / divider);
80006674:	4b f2 11 22 	div.u %e2,%d2,%d15
80006678:	7b c0 1e f5 	movh %d15,20972
8000667c:	1b ff 51 f8 	addi %d15,%d15,-31457
80006680:	73 f2 68 20 	mul.u %e2,%d2,%d15
80006684:	8f b3 1f 20 	sh %d2,%d3,-5
80006688:	53 42 26 f0 	mul %d15,%d2,100
8000668c:	7b 70 1b 2d 	movh %d2,53687
80006690:	1b 92 75 21 	addi %d2,%d2,5977
80006694:	73 2f 68 20 	mul.u %e2,%d15,%d2
80006698:	8f 33 1f 30 	sh %d3,%d3,-13
{
	unsigned int fSTM = (unsigned int)SYSTEM_GetStmClock();
	unsigned int stmWaitCount = (fSTM / TIME_SCALE_DN) * time / TIME_SCALE_UP;

	/* prepare compare register */
	STM0_CMP0.U = STM0_TIM0.U + stmWaitCount;
8000669c:	85 ff 10 00 	ld.w %d15,f0000010 <_SMALL_DATA4_+0x3fff8010>
800066a0:	42 3f       	add %d15,%d3
800066a2:	a5 ff 30 00 	st.w f0000030 <_SMALL_DATA4_+0x3fff8030>,%d15
	STM0_CMCON.U = 31;
800066a6:	a5 fb 38 00 	st.w f0000038 <_SMALL_DATA4_+0x3fff8038>,%d11
	/* Attention: keep this order, otherwise first match will trigger too soon */
	/* reset interrupt flag */
	STM0_ISCR.U = (IFX_STM_ISCR_CMP0IRR_MSK << IFX_STM_ISCR_CMP0IRR_OFF);
800066aa:	82 1f       	mov %d15,1
800066ac:	a5 ff 00 10 	st.w f0000040 <_SMALL_DATA4_+0x3fff8040>,%d15
	/* enable compare match */
	STM0_ICR.B.CMP0EN = 1;
800066b0:	85 ff 3c 00 	ld.w %d15,f000003c <_SMALL_DATA4_+0x3fff803c>
800066b4:	96 01       	or %d15,1
800066b6:	a5 ff 3c 00 	st.w f000003c <_SMALL_DATA4_+0x3fff803c>,%d15
	/* wait for compare match */
	while (0 == STM0_ICR.B.CMP0IR)
800066ba:	85 ff 3c 00 	ld.w %d15,f000003c <_SMALL_DATA4_+0x3fff803c>
800066be:	6f 1f fe 7f 	jz.t %d15,1,800066ba <SYSTEM_Init+0x1d6>
		;
	STM0_ICR.B.CMP0EN = 0;
800066c2:	85 ff 3c 00 	ld.w %d15,f000003c <_SMALL_DATA4_+0x3fff803c>
800066c6:	c2 f9       	add %d9,-1
800066c8:	8f 1f c0 f1 	andn %d15,%d15,1
800066cc:	a5 ff 3c 00 	st.w f000003c <_SMALL_DATA4_+0x3fff803c>,%d15

	/* update K dividers for stepping up to final clock */
	k = pSCU->PLLCON1.B.K2DIV;
	/* wait some time (100 us) */
	wait(100);
	while (k > pPllInitValue->finalK)
800066d0:	df 19 b4 ff 	jne %d9,1,80006638 <SYSTEM_Init+0x154>
800066d4:	00 90       	ret 

static unsigned long system_GetPllClock(void)
{
	unsigned int frequency = EXTCLK;	/* fOSC */

	Ifx_SCU_PLLSTAT pllstat = pSCU->PLLSTAT;
800066d6:	19 c3 14 00 	ld.w %d3,[%a12]20
	Ifx_SCU_PLLCON0 pllcon0 = pSCU->PLLCON0;
800066da:	19 c2 18 00 	ld.w %d2,[%a12]24
800066de:	37 02 e7 44 	extr.u %d4,%d2,9,7
800066e2:	37 02 64 7c 	extr.u %d7,%d2,24,4
	Ifx_SCU_PLLCON1 pllcon1 = pSCU->PLLCON1;
800066e6:	19 c2 1c 00 	ld.w %d2,[%a12]28
800066ea:	8f f2 07 61 	and %d6,%d2,127
800066ee:	37 02 67 58 	extr.u %d5,%d2,16,7

	if (0 == (pllstat.B.VCOBYST))
800066f2:	6f 03 0d 80 	jnz.t %d3,0,8000670c <SYSTEM_Init+0x228>
	{
		if (0 == (pllstat.B.FINDIS))
800066f6:	6f 33 0f 80 	jnz.t %d3,3,80006714 <SYSTEM_Init+0x230>
		{
			/* normal mode */
			frequency *= (pllcon0.B.NDIV + 1);		/* fOSC*N */
800066fa:	03 c4 0a 4c 	madd %d4,%d12,%d4,%d12
			frequency /= (pllcon0.B.PDIV + 1);		/* .../P  */
800066fe:	9a 17       	add %d15,%d7,1
80006700:	4b f4 11 42 	div.u %e4,%d4,%d15
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
80006704:	9a 16       	add %d15,%d6,1
80006706:	4b f4 11 22 	div.u %e2,%d4,%d15
8000670a:	3c b0       	j 8000666a <SYSTEM_Init+0x186>
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
		}
	}
	else	/* prescaler mode */
	{
		frequency /= (pllcon1.B.K1DIV + 1);		/* fOSC/K1 */
8000670c:	9a 15       	add %d15,%d5,1
8000670e:	4b fc 11 22 	div.u %e2,%d12,%d15
80006712:	3c ac       	j 8000666a <SYSTEM_Init+0x186>
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
		}
		else	/* freerunning mode */
		{
			frequency = 800000000;		/* fVCOBASE 800 MHz (???) */
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
80006714:	9a 16       	add %d15,%d6,1
80006716:	4b fd 11 22 	div.u %e2,%d13,%d15
8000671a:	3c a8       	j 8000666a <SYSTEM_Init+0x186>

static unsigned long system_GetPllClock(void)
{
	unsigned int frequency = EXTCLK;	/* fOSC */

	Ifx_SCU_PLLSTAT pllstat = pSCU->PLLSTAT;
8000671c:	48 53       	ld.w %d3,[%a15]20
	Ifx_SCU_PLLCON0 pllcon0 = pSCU->PLLCON0;
8000671e:	4c f6       	ld.w %d15,[%a15]24
80006720:	37 0f e7 54 	extr.u %d5,%d15,9,7
80006724:	37 0f 64 7c 	extr.u %d7,%d15,24,4
	Ifx_SCU_PLLCON1 pllcon1 = pSCU->PLLCON1;
80006728:	4c f7       	ld.w %d15,[%a15]28
8000672a:	8f ff 07 61 	and %d6,%d15,127
8000672e:	37 0f 67 28 	extr.u %d2,%d15,16,7

	if (0 == (pllstat.B.VCOBYST))
80006732:	6f 03 14 80 	jnz.t %d3,0,8000675a <SYSTEM_Init+0x276>
	{
		if (0 == (pllstat.B.FINDIS))
80006736:	6f 33 1b 80 	jnz.t %d3,3,8000676c <SYSTEM_Init+0x288>
		{
			/* normal mode */
			frequency *= (pllcon0.B.NDIV + 1);		/* fOSC*N */
8000673a:	7b 10 13 20 	movh %d2,305
8000673e:	1b 02 d0 22 	addi %d2,%d2,11520
80006742:	03 25 0a 22 	madd %d2,%d2,%d5,%d2
			frequency /= (pllcon0.B.PDIV + 1);		/* .../P  */
80006746:	1b 17 00 40 	addi %d4,%d7,1
8000674a:	4b 42 11 42 	div.u %e4,%d2,%d4
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
8000674e:	1b 16 00 20 	addi %d2,%d6,1
80006752:	4b 24 11 22 	div.u %e2,%d4,%d2
80006756:	1d ff 28 ff 	j 800065a6 <SYSTEM_Init+0xc2>
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
		}
	}
	else	/* prescaler mode */
	{
		frequency /= (pllcon1.B.K1DIV + 1);		/* fOSC/K1 */
8000675a:	7b 10 13 30 	movh %d3,305
8000675e:	c2 12       	add %d2,1
80006760:	1b 03 d0 32 	addi %d3,%d3,11520
80006764:	4b 23 11 22 	div.u %e2,%d3,%d2
80006768:	1d ff 1f ff 	j 800065a6 <SYSTEM_Init+0xc2>
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
		}
		else	/* freerunning mode */
		{
			frequency = 800000000;		/* fVCOBASE 800 MHz (???) */
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
8000676c:	7b f0 fa f2 	movh %d15,12207
80006770:	1b 16 00 20 	addi %d2,%d6,1
80006774:	1b 0f 80 f0 	addi %d15,%d15,2048
80006778:	4b 2f 11 22 	div.u %e2,%d15,%d2
8000677c:	1d ff 15 ff 	j 800065a6 <SYSTEM_Init+0xc2>

80006780 <SYSTEM_GetExtClock>:
}

unsigned long SYSTEM_GetExtClock(void)
{
	return EXTCLK;
}
80006780:	7b 10 13 20 	movh %d2,305
80006784:	1b 02 d0 22 	addi %d2,%d2,11520
80006788:	00 90       	ret 

8000678a <SYSTEM_GetCpuClock>:
}

static unsigned long system_GetIntClock(void)
{
	unsigned long frequency = 0;
	switch (pSCU->CCUCON0.B.CLKSEL)
8000678a:	91 30 00 ff 	movh.a %a15,61443
8000678e:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
80006792:	4c fc       	ld.w %d15,[%a15]48
	{
		default:
		case 0:  /* back-up clock (typ. 100 MHz) */
			frequency = 100000000ul;
80006794:	7b 60 5f 40 	movh %d4,1526
}

static unsigned long system_GetIntClock(void)
{
	unsigned long frequency = 0;
	switch (pSCU->CCUCON0.B.CLKSEL)
80006798:	37 0f 62 fe 	extr.u %d15,%d15,28,2
	{
		default:
		case 0:  /* back-up clock (typ. 100 MHz) */
			frequency = 100000000ul;
8000679c:	1b 04 10 4e 	addi %d4,%d4,-7936
}

static unsigned long system_GetIntClock(void)
{
	unsigned long frequency = 0;
	switch (pSCU->CCUCON0.B.CLKSEL)
800067a0:	9e 1f       	jeq %d15,1,800067de <SYSTEM_GetCpuClock+0x54>
	unsigned long divider;

	unsigned long cpudiv = 0;
	/* B + C Step devices */
	/* fCPU = fSRI */
	divider = pSCU->CCUCON0.B.SRIDIV;
800067a2:	91 30 00 ff 	movh.a %a15,61443
800067a6:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
800067aa:	4c fc       	ld.w %d15,[%a15]48

	if (0 == divider)
		return 0;
800067ac:	82 02       	mov %d2,0
	unsigned long divider;

	unsigned long cpudiv = 0;
	/* B + C Step devices */
	/* fCPU = fSRI */
	divider = pSCU->CCUCON0.B.SRIDIV;
800067ae:	37 0f 64 f4 	extr.u %d15,%d15,8,4

	if (0 == divider)
800067b2:	6e 15       	jz %d15,800067dc <SYSTEM_GetCpuClock+0x52>
		return 0;
	frequency /= divider;
800067b4:	4b f4 11 42 	div.u %e4,%d4,%d15
800067b8:	02 42       	mov %d2,%d4
800067ba:	4d c0 e1 ff 	mfcr %d15,$core_id

#if (USE_OLD_CLOCK_SCHEME == 0)
	/* determine correct CPU<n>DIV field */
	switch ((_mfcr(CPU_CORE_ID) & IFX_CPU_CORE_ID_CORE_ID_MSK))
800067be:	16 07       	and %d15,7
800067c0:	df 1f 2c 00 	jeq %d15,1,80006818 <SYSTEM_GetCpuClock+0x8e>
800067c4:	6e 36       	jz %d15,80006830 <SYSTEM_GetCpuClock+0xa6>
800067c6:	5e 2a       	jne %d15,2,800067da <SYSTEM_GetCpuClock+0x50>
	{
		case 0 : cpudiv = pSCU->CCUCON6.B.CPU0DIV; break;
		case 1 : cpudiv = pSCU->CCUCON7.B.CPU1DIV; break;
		case 2 : cpudiv = pSCU->CCUCON8.B.CPU2DIV; break;
800067c8:	19 ff 08 20 	ld.w %d15,[%a15]136 <f0030088 <_SMALL_DATA4_+0x40028088>>
800067cc:	16 3f       	and %d15,63
	}

	if (cpudiv != 0)
800067ce:	6e 07       	jz %d15,800067dc <SYSTEM_GetCpuClock+0x52>
	{
		frequency *= (64 - cpudiv);
800067d0:	8b 0f 04 f1 	rsub %d15,%d15,64
800067d4:	e2 f2       	mul %d2,%d15
		frequency /= 64;
800067d6:	06 a2       	sh %d2,-6
800067d8:	00 90       	ret 
	/* fCPU = fSRI */
	divider = pSCU->CCUCON0.B.SRIDIV;

	if (0 == divider)
		return 0;
	frequency /= divider;
800067da:	02 42       	mov %d2,%d4
		frequency /= 64;
	}
#endif /* USE_OLD_CLOCK_SCHEME == 0 */

	return frequency;
}
800067dc:	00 90       	ret 

static unsigned long system_GetPllClock(void)
{
	unsigned int frequency = EXTCLK;	/* fOSC */

	Ifx_SCU_PLLSTAT pllstat = pSCU->PLLSTAT;
800067de:	48 53       	ld.w %d3,[%a15]20
	Ifx_SCU_PLLCON0 pllcon0 = pSCU->PLLCON0;
800067e0:	4c f6       	ld.w %d15,[%a15]24
	Ifx_SCU_PLLCON1 pllcon1 = pSCU->PLLCON1;
800067e2:	48 74       	ld.w %d4,[%a15]28
static unsigned long system_GetPllClock(void)
{
	unsigned int frequency = EXTCLK;	/* fOSC */

	Ifx_SCU_PLLSTAT pllstat = pSCU->PLLSTAT;
	Ifx_SCU_PLLCON0 pllcon0 = pSCU->PLLCON0;
800067e4:	37 0f e7 54 	extr.u %d5,%d15,9,7
	Ifx_SCU_PLLCON1 pllcon1 = pSCU->PLLCON1;
800067e8:	8f f4 07 01 	and %d0,%d4,127
static unsigned long system_GetPllClock(void)
{
	unsigned int frequency = EXTCLK;	/* fOSC */

	Ifx_SCU_PLLSTAT pllstat = pSCU->PLLSTAT;
	Ifx_SCU_PLLCON0 pllcon0 = pSCU->PLLCON0;
800067ec:	37 0f 64 7c 	extr.u %d7,%d15,24,4
	Ifx_SCU_PLLCON1 pllcon1 = pSCU->PLLCON1;
800067f0:	37 04 67 48 	extr.u %d4,%d4,16,7

	if (0 == (pllstat.B.VCOBYST))
800067f4:	6f 03 16 80 	jnz.t %d3,0,80006820 <SYSTEM_GetCpuClock+0x96>
	{
		if (0 == (pllstat.B.FINDIS))
800067f8:	6f 33 20 80 	jnz.t %d3,3,80006838 <SYSTEM_GetCpuClock+0xae>
		{
			/* normal mode */
			frequency *= (pllcon0.B.NDIV + 1);		/* fOSC*N */
800067fc:	7b 10 13 f0 	movh %d15,305
80006800:	1b 0f d0 f2 	addi %d15,%d15,11520
80006804:	03 f5 0a ff 	madd %d15,%d15,%d5,%d15
			frequency /= (pllcon0.B.PDIV + 1);		/* .../P  */
80006808:	1b 17 00 40 	addi %d4,%d7,1
8000680c:	4b 4f 11 62 	div.u %e6,%d15,%d4
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
80006810:	9a 10       	add %d15,%d0,1
80006812:	4b f6 11 42 	div.u %e4,%d6,%d15
80006816:	3c c6       	j 800067a2 <SYSTEM_GetCpuClock+0x18>
#if (USE_OLD_CLOCK_SCHEME == 0)
	/* determine correct CPU<n>DIV field */
	switch ((_mfcr(CPU_CORE_ID) & IFX_CPU_CORE_ID_CORE_ID_MSK))
	{
		case 0 : cpudiv = pSCU->CCUCON6.B.CPU0DIV; break;
		case 1 : cpudiv = pSCU->CCUCON7.B.CPU1DIV; break;
80006818:	19 ff 04 20 	ld.w %d15,[%a15]132
8000681c:	16 3f       	and %d15,63
8000681e:	3c d8       	j 800067ce <SYSTEM_GetCpuClock+0x44>
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
		}
	}
	else	/* prescaler mode */
	{
		frequency /= (pllcon1.B.K1DIV + 1);		/* fOSC/K1 */
80006820:	7b 10 13 f0 	movh %d15,305
80006824:	c2 14       	add %d4,1
80006826:	1b 0f d0 f2 	addi %d15,%d15,11520
8000682a:	4b 4f 11 42 	div.u %e4,%d15,%d4
8000682e:	3c ba       	j 800067a2 <SYSTEM_GetCpuClock+0x18>

#if (USE_OLD_CLOCK_SCHEME == 0)
	/* determine correct CPU<n>DIV field */
	switch ((_mfcr(CPU_CORE_ID) & IFX_CPU_CORE_ID_CORE_ID_MSK))
	{
		case 0 : cpudiv = pSCU->CCUCON6.B.CPU0DIV; break;
80006830:	19 ff 00 20 	ld.w %d15,[%a15]128
80006834:	16 3f       	and %d15,63
80006836:	3c cc       	j 800067ce <SYSTEM_GetCpuClock+0x44>
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
		}
		else	/* freerunning mode */
		{
			frequency = 800000000;		/* fVCOBASE 800 MHz (???) */
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
80006838:	7b f0 fa f2 	movh %d15,12207
8000683c:	1b 10 00 40 	addi %d4,%d0,1
80006840:	1b 0f 80 f0 	addi %d15,%d15,2048
80006844:	4b 4f 11 42 	div.u %e4,%d15,%d4
80006848:	3c ad       	j 800067a2 <SYSTEM_GetCpuClock+0x18>

8000684a <SYSTEM_GetSysClock>:
}

static unsigned long system_GetIntClock(void)
{
	unsigned long frequency = 0;
	switch (pSCU->CCUCON0.B.CLKSEL)
8000684a:	91 30 00 ff 	movh.a %a15,61443
8000684e:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
80006852:	4c fc       	ld.w %d15,[%a15]48
	{
		default:
		case 0:  /* back-up clock (typ. 100 MHz) */
			frequency = 100000000ul;
80006854:	7b 60 5f 30 	movh %d3,1526
}

static unsigned long system_GetIntClock(void)
{
	unsigned long frequency = 0;
	switch (pSCU->CCUCON0.B.CLKSEL)
80006858:	37 0f 62 fe 	extr.u %d15,%d15,28,2
	{
		default:
		case 0:  /* back-up clock (typ. 100 MHz) */
			frequency = 100000000ul;
8000685c:	1b 03 10 3e 	addi %d3,%d3,-7936
}

static unsigned long system_GetIntClock(void)
{
	unsigned long frequency = 0;
	switch (pSCU->CCUCON0.B.CLKSEL)
80006860:	1e 1d       	jeq %d15,1,8000687a <SYSTEM_GetSysClock+0x30>
}

unsigned long SYSTEM_GetSysClock(void)
{
	unsigned long frequency = system_GetIntClock();
	unsigned long divider = pSCU->CCUCON0.B.SPBDIV;
80006862:	91 30 00 ff 	movh.a %a15,61443
80006866:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
8000686a:	4c fc       	ld.w %d15,[%a15]48
	if (0 == divider)
		return 0;
8000686c:	82 02       	mov %d2,0
}

unsigned long SYSTEM_GetSysClock(void)
{
	unsigned long frequency = system_GetIntClock();
	unsigned long divider = pSCU->CCUCON0.B.SPBDIV;
8000686e:	37 0f 64 f8 	extr.u %d15,%d15,16,4
	if (0 == divider)
80006872:	6e 03       	jz %d15,80006878 <SYSTEM_GetSysClock+0x2e>
		return 0;
	return (frequency / divider);
80006874:	4b f3 11 22 	div.u %e2,%d3,%d15
}
80006878:	00 90       	ret 

static unsigned long system_GetPllClock(void)
{
	unsigned int frequency = EXTCLK;	/* fOSC */

	Ifx_SCU_PLLSTAT pllstat = pSCU->PLLSTAT;
8000687a:	48 54       	ld.w %d4,[%a15]20
	Ifx_SCU_PLLCON0 pllcon0 = pSCU->PLLCON0;
8000687c:	48 62       	ld.w %d2,[%a15]24
	Ifx_SCU_PLLCON1 pllcon1 = pSCU->PLLCON1;
8000687e:	48 73       	ld.w %d3,[%a15]28
static unsigned long system_GetPllClock(void)
{
	unsigned int frequency = EXTCLK;	/* fOSC */

	Ifx_SCU_PLLSTAT pllstat = pSCU->PLLSTAT;
	Ifx_SCU_PLLCON0 pllcon0 = pSCU->PLLCON0;
80006880:	37 02 e7 54 	extr.u %d5,%d2,9,7
	Ifx_SCU_PLLCON1 pllcon1 = pSCU->PLLCON1;
80006884:	8f f3 07 61 	and %d6,%d3,127
static unsigned long system_GetPllClock(void)
{
	unsigned int frequency = EXTCLK;	/* fOSC */

	Ifx_SCU_PLLSTAT pllstat = pSCU->PLLSTAT;
	Ifx_SCU_PLLCON0 pllcon0 = pSCU->PLLCON0;
80006888:	37 02 64 2c 	extr.u %d2,%d2,24,4
	Ifx_SCU_PLLCON1 pllcon1 = pSCU->PLLCON1;
8000688c:	37 03 67 38 	extr.u %d3,%d3,16,7

	if (0 == (pllstat.B.VCOBYST))
80006890:	6f 04 12 80 	jnz.t %d4,0,800068b4 <SYSTEM_GetSysClock+0x6a>
	{
		if (0 == (pllstat.B.FINDIS))
80006894:	6f 34 19 80 	jnz.t %d4,3,800068c6 <SYSTEM_GetSysClock+0x7c>
		{
			/* normal mode */
			frequency *= (pllcon0.B.NDIV + 1);		/* fOSC*N */
80006898:	7b 10 13 f0 	movh %d15,305
8000689c:	1b 0f d0 f2 	addi %d15,%d15,11520
800068a0:	03 f5 0a ff 	madd %d15,%d15,%d5,%d15
			frequency /= (pllcon0.B.PDIV + 1);		/* .../P  */
800068a4:	c2 12       	add %d2,1
800068a6:	4b 2f 11 42 	div.u %e4,%d15,%d2
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
800068aa:	9a 16       	add %d15,%d6,1
800068ac:	4b f4 11 22 	div.u %e2,%d4,%d15
800068b0:	02 23       	mov %d3,%d2
800068b2:	3c d8       	j 80006862 <SYSTEM_GetSysClock+0x18>
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
		}
	}
	else	/* prescaler mode */
	{
		frequency /= (pllcon1.B.K1DIV + 1);		/* fOSC/K1 */
800068b4:	7b 10 13 f0 	movh %d15,305
800068b8:	c2 13       	add %d3,1
800068ba:	1b 0f d0 f2 	addi %d15,%d15,11520
800068be:	4b 3f 11 22 	div.u %e2,%d15,%d3
800068c2:	02 23       	mov %d3,%d2
800068c4:	3c cf       	j 80006862 <SYSTEM_GetSysClock+0x18>
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
		}
		else	/* freerunning mode */
		{
			frequency = 800000000;		/* fVCOBASE 800 MHz (???) */
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
800068c6:	7b f0 fa f2 	movh %d15,12207
800068ca:	1b 16 00 20 	addi %d2,%d6,1
800068ce:	1b 0f 80 f0 	addi %d15,%d15,2048
800068d2:	4b 2f 11 22 	div.u %e2,%d15,%d2
800068d6:	02 23       	mov %d3,%d2
800068d8:	3c c5       	j 80006862 <SYSTEM_GetSysClock+0x18>

800068da <SYSTEM_GetStmClock>:
}

static unsigned long system_GetIntClock(void)
{
	unsigned long frequency = 0;
	switch (pSCU->CCUCON0.B.CLKSEL)
800068da:	91 30 00 ff 	movh.a %a15,61443
800068de:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
800068e2:	4c fc       	ld.w %d15,[%a15]48
	{
		default:
		case 0:  /* back-up clock (typ. 100 MHz) */
			frequency = 100000000ul;
800068e4:	7b 60 5f 30 	movh %d3,1526
}

static unsigned long system_GetIntClock(void)
{
	unsigned long frequency = 0;
	switch (pSCU->CCUCON0.B.CLKSEL)
800068e8:	37 0f 62 fe 	extr.u %d15,%d15,28,2
	{
		default:
		case 0:  /* back-up clock (typ. 100 MHz) */
			frequency = 100000000ul;
800068ec:	1b 03 10 3e 	addi %d3,%d3,-7936
}

static unsigned long system_GetIntClock(void)
{
	unsigned long frequency = 0;
	switch (pSCU->CCUCON0.B.CLKSEL)
800068f0:	1e 1d       	jeq %d15,1,8000690a <SYSTEM_GetStmClock+0x30>
}

unsigned long SYSTEM_GetStmClock(void)
{
	unsigned long frequency = system_GetIntClock();
	unsigned long divider = pSCU->CCUCON1.B.STMDIV;
800068f2:	91 30 00 ff 	movh.a %a15,61443
800068f6:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
800068fa:	4c fd       	ld.w %d15,[%a15]52
	if (0 == divider)
		return 0;
800068fc:	82 02       	mov %d2,0
}

unsigned long SYSTEM_GetStmClock(void)
{
	unsigned long frequency = system_GetIntClock();
	unsigned long divider = pSCU->CCUCON1.B.STMDIV;
800068fe:	37 0f 64 f4 	extr.u %d15,%d15,8,4
	if (0 == divider)
80006902:	6e 03       	jz %d15,80006908 <SYSTEM_GetStmClock+0x2e>
		return 0;
	return (frequency / divider);
80006904:	4b f3 11 22 	div.u %e2,%d3,%d15
}
80006908:	00 90       	ret 

static unsigned long system_GetPllClock(void)
{
	unsigned int frequency = EXTCLK;	/* fOSC */

	Ifx_SCU_PLLSTAT pllstat = pSCU->PLLSTAT;
8000690a:	48 54       	ld.w %d4,[%a15]20
	Ifx_SCU_PLLCON0 pllcon0 = pSCU->PLLCON0;
8000690c:	48 62       	ld.w %d2,[%a15]24
	Ifx_SCU_PLLCON1 pllcon1 = pSCU->PLLCON1;
8000690e:	48 73       	ld.w %d3,[%a15]28
static unsigned long system_GetPllClock(void)
{
	unsigned int frequency = EXTCLK;	/* fOSC */

	Ifx_SCU_PLLSTAT pllstat = pSCU->PLLSTAT;
	Ifx_SCU_PLLCON0 pllcon0 = pSCU->PLLCON0;
80006910:	37 02 e7 54 	extr.u %d5,%d2,9,7
	Ifx_SCU_PLLCON1 pllcon1 = pSCU->PLLCON1;
80006914:	8f f3 07 61 	and %d6,%d3,127
static unsigned long system_GetPllClock(void)
{
	unsigned int frequency = EXTCLK;	/* fOSC */

	Ifx_SCU_PLLSTAT pllstat = pSCU->PLLSTAT;
	Ifx_SCU_PLLCON0 pllcon0 = pSCU->PLLCON0;
80006918:	37 02 64 2c 	extr.u %d2,%d2,24,4
	Ifx_SCU_PLLCON1 pllcon1 = pSCU->PLLCON1;
8000691c:	37 03 67 38 	extr.u %d3,%d3,16,7

	if (0 == (pllstat.B.VCOBYST))
80006920:	6f 04 12 80 	jnz.t %d4,0,80006944 <SYSTEM_GetStmClock+0x6a>
	{
		if (0 == (pllstat.B.FINDIS))
80006924:	6f 34 19 80 	jnz.t %d4,3,80006956 <SYSTEM_GetStmClock+0x7c>
		{
			/* normal mode */
			frequency *= (pllcon0.B.NDIV + 1);		/* fOSC*N */
80006928:	7b 10 13 f0 	movh %d15,305
8000692c:	1b 0f d0 f2 	addi %d15,%d15,11520
80006930:	03 f5 0a ff 	madd %d15,%d15,%d5,%d15
			frequency /= (pllcon0.B.PDIV + 1);		/* .../P  */
80006934:	c2 12       	add %d2,1
80006936:	4b 2f 11 42 	div.u %e4,%d15,%d2
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
8000693a:	9a 16       	add %d15,%d6,1
8000693c:	4b f4 11 22 	div.u %e2,%d4,%d15
80006940:	02 23       	mov %d3,%d2
80006942:	3c d8       	j 800068f2 <SYSTEM_GetStmClock+0x18>
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
		}
	}
	else	/* prescaler mode */
	{
		frequency /= (pllcon1.B.K1DIV + 1);		/* fOSC/K1 */
80006944:	7b 10 13 f0 	movh %d15,305
80006948:	c2 13       	add %d3,1
8000694a:	1b 0f d0 f2 	addi %d15,%d15,11520
8000694e:	4b 3f 11 22 	div.u %e2,%d15,%d3
80006952:	02 23       	mov %d3,%d2
80006954:	3c cf       	j 800068f2 <SYSTEM_GetStmClock+0x18>
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
		}
		else	/* freerunning mode */
		{
			frequency = 800000000;		/* fVCOBASE 800 MHz (???) */
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
80006956:	7b f0 fa f2 	movh %d15,12207
8000695a:	1b 16 00 20 	addi %d2,%d6,1
8000695e:	1b 0f 80 f0 	addi %d15,%d15,2048
80006962:	4b 2f 11 22 	div.u %e2,%d15,%d2
80006966:	02 23       	mov %d3,%d2
80006968:	3c c5       	j 800068f2 <SYSTEM_GetStmClock+0x18>

8000696a <SYSTEM_GetCanClock>:
}

static unsigned long system_GetIntClock(void)
{
	unsigned long frequency = 0;
	switch (pSCU->CCUCON0.B.CLKSEL)
8000696a:	91 30 00 ff 	movh.a %a15,61443
8000696e:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
80006972:	4c fc       	ld.w %d15,[%a15]48
	{
		default:
		case 0:  /* back-up clock (typ. 100 MHz) */
			frequency = 100000000ul;
80006974:	7b 60 5f 30 	movh %d3,1526
}

static unsigned long system_GetIntClock(void)
{
	unsigned long frequency = 0;
	switch (pSCU->CCUCON0.B.CLKSEL)
80006978:	37 0f 62 fe 	extr.u %d15,%d15,28,2
	{
		default:
		case 0:  /* back-up clock (typ. 100 MHz) */
			frequency = 100000000ul;
8000697c:	1b 03 10 3e 	addi %d3,%d3,-7936
}

static unsigned long system_GetIntClock(void)
{
	unsigned long frequency = 0;
	switch (pSCU->CCUCON0.B.CLKSEL)
80006980:	1e 1c       	jeq %d15,1,80006998 <SYSTEM_GetCanClock+0x2e>

unsigned long SYSTEM_GetCanClock(void)
{
	unsigned long frequency = system_GetIntClock();
    unsigned long divider;
    divider = pSCU->CCUCON1.B.CANDIV;
80006982:	91 30 00 ff 	movh.a %a15,61443
80006986:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
8000698a:	4c fd       	ld.w %d15,[%a15]52
	if (0 == divider)
		return 0;
8000698c:	82 02       	mov %d2,0

unsigned long SYSTEM_GetCanClock(void)
{
	unsigned long frequency = system_GetIntClock();
    unsigned long divider;
    divider = pSCU->CCUCON1.B.CANDIV;
8000698e:	16 0f       	and %d15,15
	if (0 == divider)
80006990:	6e 03       	jz %d15,80006996 <SYSTEM_GetCanClock+0x2c>
		return 0;
	return (frequency / divider);
80006992:	4b f3 11 22 	div.u %e2,%d3,%d15
}
80006996:	00 90       	ret 

static unsigned long system_GetPllClock(void)
{
	unsigned int frequency = EXTCLK;	/* fOSC */

	Ifx_SCU_PLLSTAT pllstat = pSCU->PLLSTAT;
80006998:	48 54       	ld.w %d4,[%a15]20
	Ifx_SCU_PLLCON0 pllcon0 = pSCU->PLLCON0;
8000699a:	48 62       	ld.w %d2,[%a15]24
	Ifx_SCU_PLLCON1 pllcon1 = pSCU->PLLCON1;
8000699c:	48 73       	ld.w %d3,[%a15]28
static unsigned long system_GetPllClock(void)
{
	unsigned int frequency = EXTCLK;	/* fOSC */

	Ifx_SCU_PLLSTAT pllstat = pSCU->PLLSTAT;
	Ifx_SCU_PLLCON0 pllcon0 = pSCU->PLLCON0;
8000699e:	37 02 e7 54 	extr.u %d5,%d2,9,7
	Ifx_SCU_PLLCON1 pllcon1 = pSCU->PLLCON1;
800069a2:	8f f3 07 61 	and %d6,%d3,127
static unsigned long system_GetPllClock(void)
{
	unsigned int frequency = EXTCLK;	/* fOSC */

	Ifx_SCU_PLLSTAT pllstat = pSCU->PLLSTAT;
	Ifx_SCU_PLLCON0 pllcon0 = pSCU->PLLCON0;
800069a6:	37 02 64 2c 	extr.u %d2,%d2,24,4
	Ifx_SCU_PLLCON1 pllcon1 = pSCU->PLLCON1;
800069aa:	37 03 67 38 	extr.u %d3,%d3,16,7

	if (0 == (pllstat.B.VCOBYST))
800069ae:	6f 04 12 80 	jnz.t %d4,0,800069d2 <SYSTEM_GetCanClock+0x68>
	{
		if (0 == (pllstat.B.FINDIS))
800069b2:	6f 34 19 80 	jnz.t %d4,3,800069e4 <SYSTEM_GetCanClock+0x7a>
		{
			/* normal mode */
			frequency *= (pllcon0.B.NDIV + 1);		/* fOSC*N */
800069b6:	7b 10 13 f0 	movh %d15,305
800069ba:	1b 0f d0 f2 	addi %d15,%d15,11520
800069be:	03 f5 0a ff 	madd %d15,%d15,%d5,%d15
			frequency /= (pllcon0.B.PDIV + 1);		/* .../P  */
800069c2:	c2 12       	add %d2,1
800069c4:	4b 2f 11 42 	div.u %e4,%d15,%d2
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
800069c8:	9a 16       	add %d15,%d6,1
800069ca:	4b f4 11 22 	div.u %e2,%d4,%d15
800069ce:	02 23       	mov %d3,%d2
800069d0:	3c d9       	j 80006982 <SYSTEM_GetCanClock+0x18>
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
		}
	}
	else	/* prescaler mode */
	{
		frequency /= (pllcon1.B.K1DIV + 1);		/* fOSC/K1 */
800069d2:	7b 10 13 f0 	movh %d15,305
800069d6:	c2 13       	add %d3,1
800069d8:	1b 0f d0 f2 	addi %d15,%d15,11520
800069dc:	4b 3f 11 22 	div.u %e2,%d15,%d3
800069e0:	02 23       	mov %d3,%d2
800069e2:	3c d0       	j 80006982 <SYSTEM_GetCanClock+0x18>
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
		}
		else	/* freerunning mode */
		{
			frequency = 800000000;		/* fVCOBASE 800 MHz (???) */
			frequency /= (pllcon1.B.K2DIV + 1);		/* .../K2 */
800069e4:	7b f0 fa f2 	movh %d15,12207
800069e8:	1b 16 00 20 	addi %d2,%d6,1
800069ec:	1b 0f 80 f0 	addi %d15,%d15,2048
800069f0:	4b 2f 11 22 	div.u %e2,%d15,%d2
800069f4:	02 23       	mov %d3,%d2
800069f6:	3c c6       	j 80006982 <SYSTEM_GetCanClock+0x18>

800069f8 <SYSTEM_EnableInterrupts>:
}

static __inline__ __attribute__((__always_inline__))
void _enable (void)
{
  __asm__ volatile ("enable" ::: "memory");
800069f8:	0d 00 00 03 	enable 
800069fc:	00 90       	ret 

800069fe <SYSTEM_DisableInterrupts>:
 **********************************************************************/

static __inline__ __attribute__((__always_inline__))
void _disable (void)
{
  __asm__ volatile ("disable" ::: "memory");
800069fe:	0d 00 40 03 	disable 
80006a02:	00 90       	ret 

80006a04 <SYSTEM_EnableProtection>:
	_disable();
}

void SYSTEM_EnableProtection(void)
{
	lock_wdtcon();
80006a04:	1d 00 5a 2c 	j 8000c2b8 <lock_wdtcon>

80006a08 <SYSTEM_DisableProtection>:
}

void SYSTEM_DisableProtection(void)
{
	unlock_wdtcon();
80006a08:	1d 00 42 2c 	j 8000c28c <unlock_wdtcon>

80006a0c <SYSTEM_EnableProtectionExt>:
}

void SYSTEM_EnableProtectionExt(int Sel)
{
	if (Sel < 3)
80006a0c:	bf 34 04 00 	jlt %d4,3,80006a14 <SYSTEM_EnableProtectionExt+0x8>
		lock_wdtcon();			/* CPU watchdog */
	else
		lock_safety_wdtcon();	/* safety watchdog */
80006a10:	1d 00 7a 2c 	j 8000c304 <lock_safety_wdtcon>
}

void SYSTEM_EnableProtectionExt(int Sel)
{
	if (Sel < 3)
		lock_wdtcon();			/* CPU watchdog */
80006a14:	1d 00 52 2c 	j 8000c2b8 <lock_wdtcon>

80006a18 <SYSTEM_DisableProtectionExt>:
		lock_safety_wdtcon();	/* safety watchdog */
}

void SYSTEM_DisableProtectionExt(int Sel)
{
	if (Sel < 3)
80006a18:	bf 34 04 00 	jlt %d4,3,80006a20 <SYSTEM_DisableProtectionExt+0x8>
		unlock_wdtcon();		/* CPU watchdog */
	else
		unlock_safety_wdtcon();	/* safety watchdog */
80006a1c:	1d 00 64 2c 	j 8000c2e4 <unlock_safety_wdtcon>
}

void SYSTEM_DisableProtectionExt(int Sel)
{
	if (Sel < 3)
		unlock_wdtcon();		/* CPU watchdog */
80006a20:	1d 00 36 2c 	j 8000c28c <unlock_wdtcon>

80006a24 <SYSTEM_EnableSecProtection>:
		unlock_safety_wdtcon();	/* safety watchdog */
}

void SYSTEM_EnableSecProtection(void)
{
	lock_safety_wdtcon();
80006a24:	1d 00 70 2c 	j 8000c304 <lock_safety_wdtcon>

80006a28 <SYSTEM_DisableSecProtection>:
}

void SYSTEM_DisableSecProtection(void)
{
	unlock_safety_wdtcon();
80006a28:	1d 00 5e 2c 	j 8000c2e4 <unlock_safety_wdtcon>

80006a2c <SYSTEM_Reset>:


int SYSTEM_Reset(void)
{
	unlock_safety_wdtcon();
	pSCU->SWRSTCON.B.SWRSTREQ = 1;
80006a2c:	91 30 00 ff 	movh.a %a15,61443
80006a30:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
}


int SYSTEM_Reset(void)
{
	unlock_safety_wdtcon();
80006a34:	6d 00 58 2c 	call 8000c2e4 <unlock_safety_wdtcon>
	pSCU->SWRSTCON.B.SWRSTREQ = 1;
80006a38:	19 ff 20 10 	ld.w %d15,[%a15]96 <f0030060 <_SMALL_DATA4_+0x40028060>>
80006a3c:	96 02       	or %d15,2
80006a3e:	59 ff 20 10 	st.w [%a15]96 <f0030060 <_SMALL_DATA4_+0x40028060>>,%d15
	while (1)
		;
80006a42:	3c 00       	j 80006a42 <SYSTEM_Reset+0x16>

80006a44 <SYSTEM_IdleExt>:
	return 0;
}

int SYSTEM_IdleExt(int CoreId)
{
80006a44:	02 4f       	mov %d15,%d4
	unlock_wdtcon();
80006a46:	6d 00 23 2c 	call 8000c28c <unlock_wdtcon>
	switch (CoreId)
80006a4a:	9e 1d       	jeq %d15,1,80006a84 <SYSTEM_IdleExt+0x40>
80006a4c:	9e 21       	jeq %d15,2,80006a6e <SYSTEM_IdleExt+0x2a>
80006a4e:	6e 05       	jz %d15,80006a58 <SYSTEM_IdleExt+0x14>
			break;
		case 2:
			pSCU->PMCSR[2].U = 1;	/* request CPU idle mode */
			break;
	}
	lock_wdtcon();
80006a50:	6d 00 34 2c 	call 8000c2b8 <lock_wdtcon>
	return 0;
}
80006a54:	82 02       	mov %d2,0
80006a56:	00 90       	ret 
{
	unlock_wdtcon();
	switch (CoreId)
	{
		case 0:
			pSCU->PMCSR[0].U = 1;	/* request CPU idle mode */
80006a58:	91 30 00 ff 	movh.a %a15,61443
80006a5c:	82 1f       	mov %d15,1
80006a5e:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
80006a62:	59 ff 14 30 	st.w [%a15]212 <f00300d4 <_SMALL_DATA4_+0x400280d4>>,%d15
			break;
		case 2:
			pSCU->PMCSR[2].U = 1;	/* request CPU idle mode */
			break;
	}
	lock_wdtcon();
80006a66:	6d 00 29 2c 	call 8000c2b8 <lock_wdtcon>
	return 0;
}
80006a6a:	82 02       	mov %d2,0
80006a6c:	00 90       	ret 
			break;
		case 1:
			pSCU->PMCSR[1].U = 1;	/* request CPU idle mode */
			break;
		case 2:
			pSCU->PMCSR[2].U = 1;	/* request CPU idle mode */
80006a6e:	91 30 00 ff 	movh.a %a15,61443
80006a72:	82 1f       	mov %d15,1
80006a74:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
80006a78:	59 ff 1c 30 	st.w [%a15]220 <f00300dc <_SMALL_DATA4_+0x400280dc>>,%d15
			break;
	}
	lock_wdtcon();
80006a7c:	6d 00 1e 2c 	call 8000c2b8 <lock_wdtcon>
	return 0;
}
80006a80:	82 02       	mov %d2,0
80006a82:	00 90       	ret 
	{
		case 0:
			pSCU->PMCSR[0].U = 1;	/* request CPU idle mode */
			break;
		case 1:
			pSCU->PMCSR[1].U = 1;	/* request CPU idle mode */
80006a84:	91 30 00 ff 	movh.a %a15,61443
80006a88:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
80006a8c:	59 ff 18 30 	st.w [%a15]216 <f00300d8 <_SMALL_DATA4_+0x400280d8>>,%d15
			break;
		case 2:
			pSCU->PMCSR[2].U = 1;	/* request CPU idle mode */
			break;
	}
	lock_wdtcon();
80006a90:	6d 00 14 2c 	call 8000c2b8 <lock_wdtcon>
	return 0;
}
80006a94:	82 02       	mov %d2,0
80006a96:	00 90       	ret 

80006a98 <SYSTEM_Idle>:

static __inline__ __attribute__((__always_inline__))
unsigned _mfcr (const unsigned __regaddr)
{
  unsigned __res;
  __asm__ volatile ("mfcr %0, LO:%1"
80006a98:	4d c0 e1 ff 	mfcr %d15,$core_id

int SYSTEM_Idle(void)
{
	return SYSTEM_IdleExt(_mfcr(CPU_CORE_ID) & IFX_CPU_CORE_ID_CORE_ID_MSK);
80006a9c:	16 07       	and %d15,7
	return 0;
}

int SYSTEM_IdleExt(int CoreId)
{
	unlock_wdtcon();
80006a9e:	6d 00 f7 2b 	call 8000c28c <unlock_wdtcon>
	switch (CoreId)
80006aa2:	9e 1d       	jeq %d15,1,80006adc <SYSTEM_Idle+0x44>
80006aa4:	9e 21       	jeq %d15,2,80006ac6 <SYSTEM_Idle+0x2e>
80006aa6:	6e 05       	jz %d15,80006ab0 <SYSTEM_Idle+0x18>
			break;
		case 2:
			pSCU->PMCSR[2].U = 1;	/* request CPU idle mode */
			break;
	}
	lock_wdtcon();
80006aa8:	6d 00 08 2c 	call 8000c2b8 <lock_wdtcon>
}

int SYSTEM_Idle(void)
{
	return SYSTEM_IdleExt(_mfcr(CPU_CORE_ID) & IFX_CPU_CORE_ID_CORE_ID_MSK);
}
80006aac:	82 02       	mov %d2,0
80006aae:	00 90       	ret 
{
	unlock_wdtcon();
	switch (CoreId)
	{
		case 0:
			pSCU->PMCSR[0].U = 1;	/* request CPU idle mode */
80006ab0:	91 30 00 ff 	movh.a %a15,61443
80006ab4:	82 1f       	mov %d15,1
80006ab6:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
80006aba:	59 ff 14 30 	st.w [%a15]212 <f00300d4 <_SMALL_DATA4_+0x400280d4>>,%d15
			break;
		case 2:
			pSCU->PMCSR[2].U = 1;	/* request CPU idle mode */
			break;
	}
	lock_wdtcon();
80006abe:	6d 00 fd 2b 	call 8000c2b8 <lock_wdtcon>
}

int SYSTEM_Idle(void)
{
	return SYSTEM_IdleExt(_mfcr(CPU_CORE_ID) & IFX_CPU_CORE_ID_CORE_ID_MSK);
}
80006ac2:	82 02       	mov %d2,0
80006ac4:	00 90       	ret 
			break;
		case 1:
			pSCU->PMCSR[1].U = 1;	/* request CPU idle mode */
			break;
		case 2:
			pSCU->PMCSR[2].U = 1;	/* request CPU idle mode */
80006ac6:	91 30 00 ff 	movh.a %a15,61443
80006aca:	82 1f       	mov %d15,1
80006acc:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
80006ad0:	59 ff 1c 30 	st.w [%a15]220 <f00300dc <_SMALL_DATA4_+0x400280dc>>,%d15
			break;
	}
	lock_wdtcon();
80006ad4:	6d 00 f2 2b 	call 8000c2b8 <lock_wdtcon>
}

int SYSTEM_Idle(void)
{
	return SYSTEM_IdleExt(_mfcr(CPU_CORE_ID) & IFX_CPU_CORE_ID_CORE_ID_MSK);
}
80006ad8:	82 02       	mov %d2,0
80006ada:	00 90       	ret 
	{
		case 0:
			pSCU->PMCSR[0].U = 1;	/* request CPU idle mode */
			break;
		case 1:
			pSCU->PMCSR[1].U = 1;	/* request CPU idle mode */
80006adc:	91 30 00 ff 	movh.a %a15,61443
80006ae0:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
80006ae4:	59 ff 18 30 	st.w [%a15]216 <f00300d8 <_SMALL_DATA4_+0x400280d8>>,%d15
			break;
		case 2:
			pSCU->PMCSR[2].U = 1;	/* request CPU idle mode */
			break;
	}
	lock_wdtcon();
80006ae8:	6d 00 e8 2b 	call 8000c2b8 <lock_wdtcon>
}

int SYSTEM_Idle(void)
{
	return SYSTEM_IdleExt(_mfcr(CPU_CORE_ID) & IFX_CPU_CORE_ID_CORE_ID_MSK);
}
80006aec:	82 02       	mov %d2,0
80006aee:	00 90       	ret 

80006af0 <SYSTEM_Sleep>:

int SYSTEM_Sleep(void)
{
	unlock_wdtcon();
80006af0:	6d 00 ce 2b 	call 8000c28c <unlock_wdtcon>
80006af4:	4d c0 e1 ff 	mfcr %d15,$core_id
	switch (_mfcr(CPU_CORE_ID) & IFX_CPU_CORE_ID_CORE_ID_MSK)
80006af8:	16 07       	and %d15,7
80006afa:	9e 18       	jeq %d15,1,80006b2a <SYSTEM_Sleep+0x3a>
80006afc:	6e 0c       	jz %d15,80006b14 <SYSTEM_Sleep+0x24>
80006afe:	5e 27       	jne %d15,2,80006b0c <SYSTEM_Sleep+0x1c>
			break;
		case 1:
			pSCU->PMCSR[1].U = 2;	/* request system sleep mode */
			break;
		case 2:
			pSCU->PMCSR[2].U = 2;	/* request system sleep mode */
80006b00:	91 30 00 ff 	movh.a %a15,61443
80006b04:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
80006b08:	59 ff 1c 30 	st.w [%a15]220 <f00300dc <_SMALL_DATA4_+0x400280dc>>,%d15
			break;
	}
	lock_wdtcon();
80006b0c:	6d 00 d6 2b 	call 8000c2b8 <lock_wdtcon>
	return 0;
}
80006b10:	82 02       	mov %d2,0
80006b12:	00 90       	ret 
{
	unlock_wdtcon();
	switch (_mfcr(CPU_CORE_ID) & IFX_CPU_CORE_ID_CORE_ID_MSK)
	{
		case 0:
			pSCU->PMCSR[0].U = 2;	/* request system sleep mode */
80006b14:	91 30 00 ff 	movh.a %a15,61443
80006b18:	82 2f       	mov %d15,2
80006b1a:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
80006b1e:	59 ff 14 30 	st.w [%a15]212 <f00300d4 <_SMALL_DATA4_+0x400280d4>>,%d15
			break;
		case 2:
			pSCU->PMCSR[2].U = 2;	/* request system sleep mode */
			break;
	}
	lock_wdtcon();
80006b22:	6d 00 cb 2b 	call 8000c2b8 <lock_wdtcon>
	return 0;
}
80006b26:	82 02       	mov %d2,0
80006b28:	00 90       	ret 
	{
		case 0:
			pSCU->PMCSR[0].U = 2;	/* request system sleep mode */
			break;
		case 1:
			pSCU->PMCSR[1].U = 2;	/* request system sleep mode */
80006b2a:	91 30 00 ff 	movh.a %a15,61443
80006b2e:	82 2f       	mov %d15,2
80006b30:	d9 ff 00 06 	lea %a15,[%a15]24576 <f0036000 <_SMALL_DATA4_+0x4002e000>>
80006b34:	59 ff 18 30 	st.w [%a15]216 <f00300d8 <_SMALL_DATA4_+0x400280d8>>,%d15
			break;
		case 2:
			pSCU->PMCSR[2].U = 2;	/* request system sleep mode */
			break;
	}
	lock_wdtcon();
80006b38:	6d 00 c0 2b 	call 8000c2b8 <lock_wdtcon>
	return 0;
}
80006b3c:	82 02       	mov %d2,0
80006b3e:	00 90       	ret 

80006b40 <SYSTEM_IsCacheEnabled>:
80006b40:	4d c0 20 f9 	mfcr %d15,$pcon0

int SYSTEM_IsCacheEnabled(void)
{
	unsigned int ui = _mfcr(CPU_PCON0);
	if (ui & 2)
		return 0;	/* Cache is in bypass mode */
80006b44:	82 02       	mov %d2,0


int SYSTEM_IsCacheEnabled(void)
{
	unsigned int ui = _mfcr(CPU_PCON0);
	if (ui & 2)
80006b46:	ae 17       	jnz.t %d15,1,80006b54 <SYSTEM_IsCacheEnabled+0x14>
80006b48:	4d 80 20 29 	mfcr %d2,$pcon2
		return 0;	/* Cache is in bypass mode */
	ui = _mfcr(CPU_PCON2);
	if (0 == (ui & (IFX_CPU_PCON2_PCACHE_SZE_MSK << IFX_CPU_PCON2_PCACHE_SZE_OFF)))
80006b4c:	b7 02 10 28 	insert %d2,%d2,0,16,16
80006b50:	8b 02 20 22 	ne %d2,%d2,0
		return 0;	/* Cache size is 0 */
	return 1;
}
80006b54:	00 90       	ret 

80006b56 <SYSTEM_EnaDisCache>:

void SYSTEM_EnaDisCache(int Enable)
{
80006b56:	02 4f       	mov %d15,%d4
	unlock_wdtcon();
80006b58:	6d 00 9a 2b 	call 8000c28c <unlock_wdtcon>
	if (Enable)
80006b5c:	ee 0b       	jnz %d15,80006b72 <SYSTEM_EnaDisCache+0x1c>
  } while (0)

static __inline__ __attribute__((__always_inline__))
void _mtcr (const unsigned __regaddr, const unsigned __val)
{
  __asm__ volatile ("mtcr LO:%0, %1"
80006b5e:	82 2f       	mov %d15,2
80006b60:	cd cf 20 09 	mtcr $pcon0,%d15
80006b64:	82 32       	mov %d2,3
80006b66:	cd 42 20 09 	mtcr $pcon1,%d2
80006b6a:	cd 0f 04 09 	mtcr $dcon0,%d15
	{
		_mtcr(CPU_PCON0, 2);
		_mtcr(CPU_PCON1, 3);
		_mtcr(CPU_DCON0, 2);
	}
	lock_wdtcon();
80006b6e:	1d 00 a5 2b 	j 8000c2b8 <lock_wdtcon>
80006b72:	82 0f       	mov %d15,0
80006b74:	cd cf 20 09 	mtcr $pcon0,%d15
80006b78:	cd 0f 04 09 	mtcr $dcon0,%d15
80006b7c:	1d 00 9e 2b 	j 8000c2b8 <lock_wdtcon>

80006b80 <SYSTEM_DbgBreak>:
{
#ifdef DEBUG
	__asm volatile ("debug");
#else
	while (1)
		;
80006b80:	3c 00       	j 80006b80 <SYSTEM_DbgBreak>

80006b82 <StartupHook>:

void StartupHook(void)
{
	//my_printf("Hello aaaorld!\n");
	//ActivateTask(Task_Motor);
	ActivateTask(Blink_LED);
80006b82:	82 14       	mov %d4,1
80006b84:	1d 00 d4 07 	j 80007b2c <ActivateTask>

80006b88 <FuncLCD_TEST>:
int pwm=0;

TASK(LCD_TEST){

	while(1){
		setLED1(1);
80006b88:	82 14       	mov %d4,1
80006b8a:	6d ff 01 f9 	call 80005d8c <setLED1>
		delay_mss(3000);
80006b8e:	3b 80 bb 40 	mov %d4,3000
80006b92:	6d ff 24 fa 	call 80005fda <delay_mss>
	    write_instruction(0x80); //  
80006b96:	3b 00 08 40 	mov %d4,128
80006b9a:	6d ff 01 fa 	call 80005f9c <write_instruction>
		delay_mss(10000);
80006b9e:	3b 00 71 42 	mov %d4,10000
80006ba2:	6d ff 1c fa 	call 80005fda <delay_mss>
	    write_data('a'); //0x61
80006ba6:	3b 10 06 40 	mov %d4,97
80006baa:	6d ff 07 fa 	call 80005fb8 <write_data>
	    delay_mss(10000);
80006bae:	3b 00 71 42 	mov %d4,10000
80006bb2:	6d ff 14 fa 	call 80005fda <delay_mss>
	    write_data('b');//0x62
80006bb6:	3b 20 06 40 	mov %d4,98
80006bba:	6d ff ff f9 	call 80005fb8 <write_data>
	    delay_mss(10000);
80006bbe:	3b 00 71 42 	mov %d4,10000
80006bc2:	6d ff 0c fa 	call 80005fda <delay_mss>
	    write_instruction(0xc0); //  
80006bc6:	3b 00 0c 40 	mov %d4,192
80006bca:	6d ff e9 f9 	call 80005f9c <write_instruction>
	    delay_mss(10000);
80006bce:	3b 00 71 42 	mov %d4,10000
80006bd2:	6d ff 04 fa 	call 80005fda <delay_mss>
		write_data('c');//0x63
80006bd6:	3b 30 06 40 	mov %d4,99
80006bda:	6d ff ef f9 	call 80005fb8 <write_data>
		delay_mss(10000);
80006bde:	3b 00 71 42 	mov %d4,10000
80006be2:	6d ff fc f9 	call 80005fda <delay_mss>
		write_data('d');//0x64
80006be6:	3b 40 06 40 	mov %d4,100
80006bea:	6d ff e7 f9 	call 80005fb8 <write_data>
		delay_mss(10000);
80006bee:	3b 00 71 42 	mov %d4,10000
80006bf2:	6d ff f4 f9 	call 80005fda <delay_mss>
		setLED1(0);
80006bf6:	82 04       	mov %d4,0
80006bf8:	6d ff ca f8 	call 80005d8c <setLED1>
		delay_mss(3000);
80006bfc:	3b 80 bb 40 	mov %d4,3000
80006c00:	6d ff ed f9 	call 80005fda <delay_mss>
	}
80006c04:	3c c2       	j 80006b88 <FuncLCD_TEST>

80006c06 <FuncTask_Motor>:
	TerminateTask();
}
TASK(Task_Motor){
80006c06:	91 00 00 d7 	movh.a %a13,28672
80006c0a:	91 00 00 f7 	movh.a %a15,28672
80006c0e:	91 00 00 c7 	movh.a %a12,28672
80006c12:	d9 dd 31 84 	lea %a13,[%a13]16945 <70004231 <ch>>
80006c16:	d9 ff 34 84 	lea %a15,[%a15]16948 <70004234 <duty>>
80006c1a:	d9 cc 30 84 	lea %a12,[%a12]16944 <70004230 <dir>>
			}
			else if(ch=='s'||ch=='S'){
				//duty-=10;
				duty=duty-10;
				//dir=1;
				if(duty<0) dir=0;
80006c1e:	82 0a       	mov %d10,0
	while(1){
			ch=_in_uart3();
			_out_uart3(ch);
			if(ch=='w'||ch=='W'){
				duty+=10;
				if(duty>0) dir=1;
80006c20:	82 19       	mov %d9,1
				duty=duty-10;
				//dir=1;
				if(duty<0) dir=0;
				}

			if(abs(duty)>100) {duty=100;}
80006c22:	3b 40 06 80 	mov %d8,100
80006c26:	3c 19       	j 80006c58 <FuncTask_Motor+0x52>

	while(1){
			ch=_in_uart3();
			_out_uart3(ch);
			if(ch=='w'||ch=='W'){
				duty+=10;
80006c28:	4c f0       	ld.w %d15,[%a15]0
80006c2a:	1b af 00 40 	addi %d4,%d15,10
80006c2e:	68 04       	st.w [%a15]0,%d4
				if(duty>0) dir=1;
80006c30:	bf 14 24 00 	jlt %d4,1,80006c78 <FuncTask_Motor+0x72>
80006c34:	34 c9       	st.b [%a12],%d9
80006c36:	82 15       	mov %d5,1
				duty=duty-10;
				//dir=1;
				if(duty<0) dir=0;
				}

			if(abs(duty)>100) {duty=100;}
80006c38:	0b 40 c0 41 	abs %d4,%d4
80006c3c:	8b 54 46 f2 	lt %d15,%d4,101
80006c40:	ee 04       	jnz %d15,80006c48 <FuncTask_Motor+0x42>
80006c42:	68 08       	st.w [%a15]0,%d8
80006c44:	3b 40 06 40 	mov %d4,100
			//else if(duty<0) {duty=0;}
			movChA_PWM(abs(duty),dir);
80006c48:	6d ff 9b fa 	call 8000617e <movChA_PWM>
			movChB_PWM(abs(duty),dir);
80006c4c:	48 04       	ld.w %d4,[%a15]0
80006c4e:	14 c5       	ld.bu %d5,[%a12]
80006c50:	0b 40 c0 41 	abs %d4,%d4
80006c54:	6d ff ae fa 	call 800061b0 <movChB_PWM>
}
TASK(Task_Motor){
	//toggleLED1();

	while(1){
			ch=_in_uart3();
80006c58:	6d ff 43 f0 	call 80004cde <_in_uart3>
			_out_uart3(ch);
80006c5c:	02 24       	mov %d4,%d2
}
TASK(Task_Motor){
	//toggleLED1();

	while(1){
			ch=_in_uart3();
80006c5e:	34 d2       	st.b [%a13],%d2
			_out_uart3(ch);
80006c60:	6d ff 34 f0 	call 80004cc8 <_out_uart3>
			if(ch=='w'||ch=='W'){
80006c64:	0c d0       	ld.bu %d15,[%a13]0
80006c66:	16 df       	and %d15,223
80006c68:	8b 7f 25 22 	ne %d2,%d15,87
80006c6c:	df 02 de 7f 	jeq %d2,0,80006c28 <FuncTask_Motor+0x22>
				duty+=10;
				if(duty>0) dir=1;

			}
			else if(ch=='s'||ch=='S'){
80006c70:	8b 3f 05 f2 	eq %d15,%d15,83
80006c74:	ee 04       	jnz %d15,80006c7c <FuncTask_Motor+0x76>
80006c76:	48 04       	ld.w %d4,[%a15]0
80006c78:	14 c5       	ld.bu %d5,[%a12]
80006c7a:	3c df       	j 80006c38 <FuncTask_Motor+0x32>
				//duty-=10;
				duty=duty-10;
80006c7c:	4c f0       	ld.w %d15,[%a15]0
80006c7e:	1b 6f ff 4f 	addi %d4,%d15,-10
80006c82:	68 04       	st.w [%a15]0,%d4
				//dir=1;
				if(duty<0) dir=0;
80006c84:	ff 04 fa 7f 	jge %d4,0,80006c78 <FuncTask_Motor+0x72>
80006c88:	34 ca       	st.b [%a12],%d10
80006c8a:	82 05       	mov %d5,0
80006c8c:	3c d6       	j 80006c38 <FuncTask_Motor+0x32>

80006c8e <FuncTask_AEB>:
		}
		TerminateTask();

}
TASK(Task_AEB){
	toggleLED2();
80006c8e:	6d ff b7 f8 	call 80005dfc <toggleLED2>
	TerminateTask();
80006c92:	1d 00 d8 07 	j 80007c42 <TerminateTask>

80006c96 <FuncBlink_LED>:
		//toggleLED2();
		//delay_ms(1000);
		//unsigned int i = 0; while (i++ < 1000);
		//Driver_Can_TxTest();

		setLED1(1);
80006c96:	82 14       	mov %d4,1
80006c98:	6d ff 7a f8 	call 80005d8c <setLED1>
		delay_ms(1000);
80006c9c:	3b 80 3e 40 	mov %d4,1000
80006ca0:	6d ff 4e f7 	call 80005b3c <delay_ms>
		setLED1(0);
80006ca4:	82 04       	mov %d4,0
80006ca6:	6d ff 73 f8 	call 80005d8c <setLED1>
		delay_ms(1000);
80006caa:	3b 80 3e 40 	mov %d4,1000
80006cae:	6d ff 47 f7 	call 80005b3c <delay_ms>

	}
80006cb2:	3c f2       	j 80006c96 <FuncBlink_LED>

80006cb4 <FuncUART_Echo>:

TASK(UART_Echo)
{
	unsigned char c;
	while (1) {
		c = _in_uart3();
80006cb4:	6d ff 15 f0 	call 80004cde <_in_uart3>
80006cb8:	02 2f       	mov %d15,%d2
		_out_uart3(c);
80006cba:	02 24       	mov %d4,%d2
		if (c == '\r') { _out_uart3('\n'); }
80006cbc:	8b df 20 f2 	ne %d15,%d15,13
TASK(UART_Echo)
{
	unsigned char c;
	while (1) {
		c = _in_uart3();
		_out_uart3(c);
80006cc0:	6d ff 04 f0 	call 80004cc8 <_out_uart3>
		if (c == '\r') { _out_uart3('\n'); }
80006cc4:	ee f8       	jnz %d15,80006cb4 <FuncUART_Echo>
80006cc6:	3b a0 00 40 	mov %d4,10
80006cca:	6d ff ff ef 	call 80004cc8 <_out_uart3>
80006cce:	3c f3       	j 80006cb4 <FuncUART_Echo>

80006cd0 <FuncDCMotor_Example>:

TASK(DCMotor_Example)
{
	unsigned int i;
	while (1) {
		movChA(1);
80006cd0:	82 14       	mov %d4,1
80006cd2:	6d ff 10 fa 	call 800060f2 <movChA>
		movChB(1);
80006cd6:	82 14       	mov %d4,1
80006cd8:	6d ff 26 fa 	call 80006124 <movChB>
		i = 0; while (i++ < 10000000);
80006cdc:	91 90 09 f0 	movh.a %a15,153
80006ce0:	d9 ff 40 a9 	lea %a15,[%a15]-27008 <989680 <__DSPR1_SIZE+0x96b680>>
80006ce4:	fd f0 00 00 	loop %a15,80006ce4 <FuncDCMotor_Example+0x14>
		movChA(0);
80006ce8:	82 04       	mov %d4,0
80006cea:	6d ff 04 fa 	call 800060f2 <movChA>
		movChB(0);
80006cee:	82 04       	mov %d4,0
80006cf0:	6d ff 1a fa 	call 80006124 <movChB>

TASK(DCMotor_Example)
{
	unsigned int i;
	while (1) {
		movChA(1);
80006cf4:	82 14       	mov %d4,1
80006cf6:	6d ff fe f9 	call 800060f2 <movChA>
		movChB(1);
		i = 0; while (i++ < 10000000);
80006cfa:	91 90 09 f0 	movh.a %a15,153
TASK(DCMotor_Example)
{
	unsigned int i;
	while (1) {
		movChA(1);
		movChB(1);
80006cfe:	82 14       	mov %d4,1
80006d00:	6d ff 12 fa 	call 80006124 <movChB>
		i = 0; while (i++ < 10000000);
80006d04:	d9 ff 40 a9 	lea %a15,[%a15]-27008 <989680 <__DSPR1_SIZE+0x96b680>>
80006d08:	3c ee       	j 80006ce4 <FuncDCMotor_Example+0x14>

80006d0a <FuncTimer_Example>:
	}
	TerminateTask();
}

TASK(Timer_Example)
{
80006d0a:	20 10       	sub.a %sp,16
	volatile int i, j;
	unsigned int timer_end;
	float execTime;

	setGpt12_T4(0);
80006d0c:	82 04       	mov %d4,0
80006d0e:	6d ff a4 f6 	call 80005a56 <setGpt12_T4>
	runGpt12_T4();
80006d12:	6d ff 95 f6 	call 80005a3c <runGpt12_T4>
	for (i = 0; i < 1; i++)
80006d16:	82 0f       	mov %d15,0
80006d18:	78 02       	st.w [%sp]8,%d15
80006d1a:	19 a2 08 00 	ld.w %d2,[%sp]8
		for (j = 0; j < 18200; j++)
80006d1e:	82 03       	mov %d3,0
80006d20:	3b 80 71 f4 	mov %d15,18200
	unsigned int timer_end;
	float execTime;

	setGpt12_T4(0);
	runGpt12_T4();
	for (i = 0; i < 1; i++)
80006d24:	8e 2b       	jlez %d2,80006d3a <FuncTimer_Example+0x30>
80006d26:	3c 23       	j 80006d6c <FuncTimer_Example+0x62>
80006d28:	19 a2 08 00 	ld.w %d2,[%sp]8
80006d2c:	c2 12       	add %d2,1
80006d2e:	59 a2 08 00 	st.w [%sp]8,%d2
80006d32:	19 a2 08 00 	ld.w %d2,[%sp]8
80006d36:	ff 12 1b 00 	jge %d2,1,80006d6c <FuncTimer_Example+0x62>
		for (j = 0; j < 18200; j++)
80006d3a:	59 a3 0c 00 	st.w [%sp]12,%d3
80006d3e:	19 a2 0c 00 	ld.w %d2,[%sp]12
80006d42:	7f f2 f3 7f 	jge %d2,%d15,80006d28 <FuncTimer_Example+0x1e>
80006d46:	19 a2 0c 00 	ld.w %d2,[%sp]12
80006d4a:	c2 12       	add %d2,1
80006d4c:	59 a2 0c 00 	st.w [%sp]12,%d2
80006d50:	19 a2 0c 00 	ld.w %d2,[%sp]12
80006d54:	7f f2 ea 7f 	jge %d2,%d15,80006d28 <FuncTimer_Example+0x1e>
80006d58:	19 a2 0c 00 	ld.w %d2,[%sp]12
80006d5c:	c2 12       	add %d2,1
80006d5e:	59 a2 0c 00 	st.w [%sp]12,%d2
80006d62:	19 a2 0c 00 	ld.w %d2,[%sp]12
80006d66:	3f f2 f0 7f 	jlt %d2,%d15,80006d46 <FuncTimer_Example+0x3c>
80006d6a:	3c df       	j 80006d28 <FuncTimer_Example+0x1e>
			continue;
	stopGpt12_T4();
80006d6c:	6d ff 6e f6 	call 80005a48 <stopGpt12_T4>
	timer_end = getGpt12_T4();
80006d70:	6d ff 76 f6 	call 80005a5c <getGpt12_T4>
	execTime = (timer_end - 0) * 10.24;
80006d74:	7b 40 12 f4 	movh %d15,16676
80006d78:	4b 02 61 21 	utof %d2,%d2
80006d7c:	1b af 70 fd 	addi %d15,%d15,-10486
80006d80:	4b f2 41 20 	mul.f %d2,%d2,%d15
	my_printf("Execution Time: %dus\n", (int) execTime);
80006d84:	91 00 00 48 	movh.a %a4,32768
80006d88:	4b 02 31 21 	ftoiz %d2,%d2
80006d8c:	d9 44 64 00 	lea %a4,[%a4]1060 <80000424 <osEE_sdb_array+0x58>>
80006d90:	74 a2       	st.w [%sp],%d2
80006d92:	6d ff 20 f3 	call 800053d2 <my_printf>
80006d96:	1d 00 56 07 	j 80007c42 <TerminateTask>

80006d9a <FuncUltrasonic_Example>:

	TerminateTask();
}

TASK(Ultrasonic_Example)
{
80006d9a:	91 00 00 f8 	movh.a %a15,32768
80006d9e:	20 10       	sub.a %sp,16
80006da0:	d9 ff 7a 00 	lea %a15,[%a15]1082
80006da4:	3c 0a       	j 80006db8 <FuncUltrasonic_Example+0x1e>
			stopChB();
		}
		else{
			;
		}
		my_printf("Distance: %dcm\n", dist);
80006da6:	58 03       	ld.w %d15,[%sp]12
80006da8:	40 f4       	mov.aa %a4,%a15
80006daa:	78 00       	st.w [%sp]0,%d15
80006dac:	6d ff 13 f3 	call 800053d2 <my_printf>
		delay_ms(100);
80006db0:	3b 40 06 40 	mov %d4,100
80006db4:	6d ff c4 f6 	call 80005b3c <delay_ms>

TASK(Ultrasonic_Example)
{
	volatile int dist;
	while(1) {
		dist = (int)ReadUltrasonic_noFilt();
80006db8:	6d ff ae fa 	call 80006314 <ReadUltrasonic_noFilt>
80006dbc:	4b 02 31 21 	ftoiz %d2,%d2
80006dc0:	59 a2 0c 00 	st.w [%sp]12,%d2
		if (dist >= 20&&dist<=30) {
80006dc4:	58 03       	ld.w %d15,[%sp]12
80006dc6:	8b 4f 41 f2 	lt %d15,%d15,20
80006dca:	ee 05       	jnz %d15,80006dd4 <FuncUltrasonic_Example+0x3a>
80006dcc:	58 03       	ld.w %d15,[%sp]12
80006dce:	8b ff 81 f2 	ge %d15,%d15,31
80006dd2:	6e 10       	jz %d15,80006df2 <FuncUltrasonic_Example+0x58>
			//setLED1(1);
			ActivateTask(Buzzer_Example);
		} else if(dist>=10&&dist<20) {
80006dd4:	58 03       	ld.w %d15,[%sp]12
80006dd6:	8b af 40 f2 	lt %d15,%d15,10
80006dda:	ee 05       	jnz %d15,80006de4 <FuncUltrasonic_Example+0x4a>
80006ddc:	58 03       	ld.w %d15,[%sp]12
80006dde:	8b 4f 41 f2 	lt %d15,%d15,20
80006de2:	ee 08       	jnz %d15,80006df2 <FuncUltrasonic_Example+0x58>
			//setLED1(0);
			ActivateTask(Buzzer_Example);
		}
		else if(dist<10){
80006de4:	58 03       	ld.w %d15,[%sp]12
80006de6:	8b af 80 f2 	ge %d15,%d15,10
80006dea:	ee de       	jnz %d15,80006da6 <FuncUltrasonic_Example+0xc>
			stopChB();
80006dec:	6d ff c1 f9 	call 8000616e <stopChB>
80006df0:	3c db       	j 80006da6 <FuncUltrasonic_Example+0xc>
	volatile int dist;
	while(1) {
		dist = (int)ReadUltrasonic_noFilt();
		if (dist >= 20&&dist<=30) {
			//setLED1(1);
			ActivateTask(Buzzer_Example);
80006df2:	82 64       	mov %d4,6
80006df4:	6d 00 9c 06 	call 80007b2c <ActivateTask>
80006df8:	3c d7       	j 80006da6 <FuncUltrasonic_Example+0xc>

80006dfa <FuncBuzzer_Example>:
	}
	TerminateTask();
}

TASK(Buzzer_Example)
{
80006dfa:	20 08       	sub.a %sp,8
	volatile unsigned int j = 0;
80006dfc:	82 0f       	mov %d15,0
80006dfe:	78 01       	st.w [%sp]4,%d15
	while (j++ < 1000) {
80006e00:	19 a2 04 00 	ld.w %d2,[%sp]4
		MODULE_P02.OUT.B.P3 = 1;
80006e04:	91 40 00 ff 	movh.a %a15,61444
}

TASK(Buzzer_Example)
{
	volatile unsigned int j = 0;
	while (j++ < 1000) {
80006e08:	9a 12       	add %d15,%d2,1
80006e0a:	78 01       	st.w [%sp]4,%d15
80006e0c:	3b 80 3e f0 	mov %d15,1000
		MODULE_P02.OUT.B.P3 = 1;
80006e10:	d9 ff 00 8a 	lea %a15,[%a15]-24064 <f003a200 <_SMALL_DATA4_+0x40032200>>
}

TASK(Buzzer_Example)
{
	volatile unsigned int j = 0;
	while (j++ < 1000) {
80006e14:	02 f8       	mov %d8,%d15
80006e16:	7f f2 17 80 	jge.u %d2,%d15,80006e44 <FuncBuzzer_Example+0x4a>
		MODULE_P02.OUT.B.P3 = 1;
80006e1a:	4c f0       	ld.w %d15,[%a15]0
		Beep(130);
80006e1c:	3b 20 08 40 	mov %d4,130

TASK(Buzzer_Example)
{
	volatile unsigned int j = 0;
	while (j++ < 1000) {
		MODULE_P02.OUT.B.P3 = 1;
80006e20:	96 08       	or %d15,8
80006e22:	68 0f       	st.w [%a15]0,%d15
		Beep(130);
80006e24:	6d ff da f6 	call 80005bd8 <Beep>
		MODULE_P02.OUT.B.P3 = 0;
80006e28:	4c f0       	ld.w %d15,[%a15]0
		Beep(130);
80006e2a:	3b 20 08 40 	mov %d4,130
{
	volatile unsigned int j = 0;
	while (j++ < 1000) {
		MODULE_P02.OUT.B.P3 = 1;
		Beep(130);
		MODULE_P02.OUT.B.P3 = 0;
80006e2e:	8f 8f c0 f1 	andn %d15,%d15,8
80006e32:	68 0f       	st.w [%a15]0,%d15
		Beep(130);
80006e34:	6d ff d2 f6 	call 80005bd8 <Beep>
}

TASK(Buzzer_Example)
{
	volatile unsigned int j = 0;
	while (j++ < 1000) {
80006e38:	58 01       	ld.w %d15,[%sp]4
80006e3a:	92 12       	add %d2,%d15,1
80006e3c:	59 a2 04 00 	st.w [%sp]4,%d2
80006e40:	3f 8f ed ff 	jlt.u %d15,%d8,80006e1a <FuncBuzzer_Example+0x20>
80006e44:	1d 00 ff 06 	j 80007c42 <TerminateTask>

80006e48 <FuncTOF_Example>:
	}
	TerminateTask();
}

TASK(TOF_Example)
{
80006e48:	91 00 00 d8 	movh.a %a13,32768
80006e4c:	91 00 00 c8 	movh.a %a12,32768
80006e50:	91 00 00 f8 	movh.a %a15,32768
80006e54:	20 08       	sub.a %sp,8
80006e56:	d9 dd 4a 10 	lea %a13,[%a13]1098 <8000044a <osEE_sdb_array+0x7e>>
80006e5a:	d9 cc 63 10 	lea %a12,[%a12]1123 <80000463 <osEE_sdb_array+0x97>>
80006e5e:	d9 ff 72 10 	lea %a15,[%a15]1138 <80000463 <osEE_sdb_array+0x97>>
	int tof_distance;
	while (1) {
		tof_distance = getTofDistance();
80006e62:	6d ff e3 f9 	call 80006228 <getTofDistance>
		if (tof_distance == -1) {
80006e66:	df f2 0a 00 	jeq %d2,-1,80006e7a <FuncTOF_Example+0x32>
			my_printf("Invalid checksum error!\n");
		} else if (tof_distance == 0) {
80006e6a:	f6 2c       	jnz %d2,80006e82 <FuncTOF_Example+0x3a>
			my_printf("Out of Range!\n");
80006e6c:	40 c4       	mov.aa %a4,%a12
80006e6e:	6d ff b2 f2 	call 800053d2 <my_printf>

TASK(TOF_Example)
{
	int tof_distance;
	while (1) {
		tof_distance = getTofDistance();
80006e72:	6d ff db f9 	call 80006228 <getTofDistance>
		if (tof_distance == -1) {
80006e76:	df f2 fa ff 	jne %d2,-1,80006e6a <FuncTOF_Example+0x22>
			my_printf("Invalid checksum error!\n");
80006e7a:	40 d4       	mov.aa %a4,%a13
80006e7c:	6d ff ab f2 	call 800053d2 <my_printf>
80006e80:	3c f1       	j 80006e62 <FuncTOF_Example+0x1a>
		} else if (tof_distance == 0) {
			my_printf("Out of Range!\n");
		} else {
			my_printf("Distance: %dmm\n", tof_distance);
80006e82:	74 a2       	st.w [%sp],%d2
80006e84:	40 f4       	mov.aa %a4,%a15
80006e86:	6d ff a6 f2 	call 800053d2 <my_printf>
80006e8a:	3c ec       	j 80006e62 <FuncTOF_Example+0x1a>

80006e8c <FuncADC_Example>:
	}
	TerminateTask();
}

TASK(ADC_Example)
{
80006e8c:	20 10       	sub.a %sp,16
	volatile unsigned int adcResult = 0;
80006e8e:	82 0f       	mov %d15,0
80006e90:	91 00 00 f8 	movh.a %a15,32768
80006e94:	78 03       	st.w [%sp]12,%d15
80006e96:	d9 ff 42 20 	lea %a15,[%a15]1154 <80000482 <osEE_sdb_array+0xb6>>
	while(1) {
		VADC_startConversion();
80006e9a:	6d ff 2f f6 	call 80005af8 <VADC_startConversion>
		adcResult = VADC_readResult();
80006e9e:	6d ff 42 f6 	call 80005b22 <VADC_readResult>
80006ea2:	59 a2 0c 00 	st.w [%sp]12,%d2
		my_printf("%d\n", adcResult);
80006ea6:	58 03       	ld.w %d15,[%sp]12
80006ea8:	40 f4       	mov.aa %a4,%a15
80006eaa:	78 00       	st.w [%sp]0,%d15
80006eac:	6d ff 93 f2 	call 800053d2 <my_printf>
	}
80006eb0:	3c f5       	j 80006e9a <FuncADC_Example+0xe>

80006eb2 <FuncOS_EE_Task_Init>:
	TerminateTask();
}

TASK(OS_EE_Task_Init)
{
	TerminateTask();
80006eb2:	1d 00 c8 06 	j 80007c42 <TerminateTask>

80006eb6 <main>:
}

int main(void)
{
	SYSTEM_Init();
80006eb6:	6d ff 17 fb 	call 800064e4 <SYSTEM_Init>
	//InterruptInit();
	Init_GPIO();
80006eba:	6d ff ce f6 	call 80005c56 <Init_GPIO>
//	Init_Ultrasonics();
//	Init_Buzzer();
//	Init_Buzzer_PWM();
	//Init_ToF();
//	init_VADC();
	StartOS(OSDEFAULTAPPMODE);
80006ebe:	82 04       	mov %d4,0
80006ec0:	6d 00 c4 05 	call 80007a48 <StartOS>

	return 0;
}
80006ec4:	82 02       	mov %d2,0
80006ec6:	00 90       	ret 

80006ec8 <osEE_tc_core0_start>:
  osEE_tc_get_cpu_wdt_pw(OsEE_reg core_index)
{
  /* Read Password from CON0 register
   * !!! NOTE: !!! when read bottom six bit of password are inverted so we have
   * to toggle them before returning password */
  uint16_t pw = OSEE_TC_SCU_WDTCPU[core_index].con0.bits.pw;
80006ec8:	91 30 00 2f 	movh.a %a2,61443
  osEE_tc_get_safety_wdt_pw(void)
{
  /* Read Password from CON0 register
   * !!! NOTE: !!! when read bottom six bit of password are inverted so we have
   * to toggle them before returning password */
  uint16_t pw = OSEE_TC_SCU_WDTS.con0.bits.pw;
80006ecc:	91 30 00 ff 	movh.a %a15,61443
  osEE_tc_get_cpu_wdt_pw(OsEE_reg core_index)
{
  /* Read Password from CON0 register
   * !!! NOTE: !!! when read bottom six bit of password are inverted so we have
   * to toggle them before returning password */
  uint16_t pw = OSEE_TC_SCU_WDTCPU[core_index].con0.bits.pw;
80006ed0:	d9 22 00 46 	lea %a2,[%a2]24832 <f0036100 <_SMALL_DATA4_+0x4002e100>>
  osEE_tc_get_safety_wdt_pw(void)
{
  /* Read Password from CON0 register
   * !!! NOTE: !!! when read bottom six bit of password are inverted so we have
   * to toggle them before returning password */
  uint16_t pw = OSEE_TC_SCU_WDTS.con0.bits.pw;
80006ed4:	d9 ff 30 36 	lea %a15,[%a15]24816 <f00360f0 <_SMALL_DATA4_+0x4002e0f0>>
  osEE_tc_get_cpu_wdt_pw(OsEE_reg core_index)
{
  /* Read Password from CON0 register
   * !!! NOTE: !!! when read bottom six bit of password are inverted so we have
   * to toggle them before returning password */
  uint16_t pw = OSEE_TC_SCU_WDTCPU[core_index].con0.bits.pw;
80006ed8:	54 26       	ld.w %d6,[%a2]
  osEE_tc_get_safety_wdt_pw(void)
{
  /* Read Password from CON0 register
   * !!! NOTE: !!! when read bottom six bit of password are inverted so we have
   * to toggle them before returning password */
  uint16_t pw = OSEE_TC_SCU_WDTS.con0.bits.pw;
80006eda:	48 08       	ld.w %d8,[%a15]0
  osEE_tc_get_cpu_wdt_pw(OsEE_reg core_index)
{
  /* Read Password from CON0 register
   * !!! NOTE: !!! when read bottom six bit of password are inverted so we have
   * to toggle them before returning password */
  uint16_t pw = OSEE_TC_SCU_WDTCPU[core_index].con0.bits.pw;
80006edc:	37 06 6e 61 	extr.u %d6,%d6,2,14
  osEE_tc_get_safety_wdt_pw(void)
{
  /* Read Password from CON0 register
   * !!! NOTE: !!! when read bottom six bit of password are inverted so we have
   * to toggle them before returning password */
  uint16_t pw = OSEE_TC_SCU_WDTS.con0.bits.pw;
80006ee0:	37 08 6e 81 	extr.u %d8,%d8,2,14
/*=============================================================================
                          Stack utilities
 ============================================================================*/
OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_set_SP(OsEE_stack * sp)
{
  __asm__ volatile ("mov.aa %%SP, %0" : : "a"(sp) : "memory");
80006ee4:	91 20 00 f7 	movh.a %a15,28674
{
  /* Read Password from CON0 register
   * !!! NOTE: !!! when read bottom six bit of password are inverted so we have
   * to toggle them before returning password */
  uint16_t pw = OSEE_TC_SCU_WDTCPU[core_index].con0.bits.pw;
  uint16_t pw_toggled = pw ^ ((uint16_t)0x003FU);
80006ee8:	8f f6 83 61 	xor %d6,%d6,63
{
  /* Read Password from CON0 register
   * !!! NOTE: !!! when read bottom six bit of password are inverted so we have
   * to toggle them before returning password */
  uint16_t pw = OSEE_TC_SCU_WDTS.con0.bits.pw;
  uint16_t pw_toggled = pw ^ ((uint16_t)0x003FU);
80006eec:	8f f8 83 81 	xor %d8,%d8,63
80006ef0:	d9 ff 40 89 	lea %a15,[%a15]-27136 <70019600 <__USTACK0>>
80006ef4:	40 fa       	mov.aa %sp,%a15
  return sp;
}

/** The dsync assembler instruction */
OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_dsync(void) {
  __asm__ volatile ("dsync" : : : "memory");
80006ef6:	0d 00 80 04 	dsync 
  osEE_tc_dsync();

/* Set the PSW to its reset value in case of a warm start, set PSW.IS.
   Global Stack is needed since ERIKA's use the stack to save context for the
   current TASK */
  osEE_tc_set_csfr(OSEE_CSFR_PSW, OSEE_TC_START_PSW);
80006efa:	3b 00 b8 f0 	mov %d15,2944
80006efe:	cd 4f e0 0f 	mtcr $psw,%d15
80006f02:	0d 00 c0 04 	isync 

/* Set the PCXS and PCXO to its reset value in case of a warm start */
  pcxi  = osEE_tc_get_csfr(OSEE_CSFR_PCXI);
80006f06:	4d 00 e0 ff 	mfcr %d15,$pcxi
  pcxi &= 0xFFF00000U;
80006f0a:	b7 0f 14 f0 	insert %d15,%d15,0,0,20
  osEE_tc_set_csfr(OSEE_CSFR_PCXI, pcxi);
80006f0e:	cd 0f e0 0f 	mtcr $pcxi,%d15
80006f12:	0d 00 c0 04 	isync 
 *  
 *  \return Returns the current core ID.
 */ 
OSEE_STATIC_INLINE OsEE_core_id OSEE_ALWAYS_INLINE osEE_get_curr_core_id(void)
{
  return (OsEE_core_id)osEE_tc_get_csfr(OSEE_CSFR_CORE_ID);
80006f16:	4d c0 e1 ff 	mfcr %d15,$core_id
   PCBYP is the only not reserved bit in PCON0. */
  OsEE_reg const pcon0 = (enable)? 0x0U: 0x2U;
  if (enable) {
    /* Step 1: Initiate invalidation of current pcache contents if any.
       (i.e. PCON1[0:0](.PCINV) = 1 Program Cache Invalidate */
    osEE_tc_set_csfr(OSEE_CSFR_PCON1, 0x1U);
80006f1a:	82 12       	mov %d2,1
  OsEE_core_id  const core_id = osEE_get_curr_core_id();
#if (defined(OSEE_CORE_ID_VALID_MASK)) && (OSEE_CORE_ID_VALID_MASK & 0x40U)
  OsEE_reg      const core_index = (core_id != OS_CORE_ID_6)?
    (OsEE_reg)core_id: 5U;
#else
  OsEE_reg      const core_index = (OsEE_reg)core_id;
80006f1c:	37 0f 48 f0 	extr %d15,%d15,0,8
   PCBYP is the only not reserved bit in PCON0. */
  OsEE_reg const pcon0 = (enable)? 0x0U: 0x2U;
  if (enable) {
    /* Step 1: Initiate invalidation of current pcache contents if any.
       (i.e. PCON1[0:0](.PCINV) = 1 Program Cache Invalidate */
    osEE_tc_set_csfr(OSEE_CSFR_PCON1, 0x1U);
80006f20:	cd 42 20 09 	mtcr $pcon1,%d2
80006f24:	0d 00 c0 04 	isync 
  osEE_tc_get_cpu_wdt_pw(OsEE_reg core_index)
{
  /* Read Password from CON0 register
   * !!! NOTE: !!! when read bottom six bit of password are inverted so we have
   * to toggle them before returning password */
  uint16_t pw = OSEE_TC_SCU_WDTCPU[core_index].con0.bits.pw;
80006f28:	53 cf 20 f0 	mul %d15,%d15,12
80006f2c:	10 22       	addsc.a %a2,%a2,%d15,0
80006f2e:	54 22       	ld.w %d2,[%a2]
 osEE_tc_clear_cpu_endinit(OsEE_reg core_index, uint16_t pw)
{
  OsEE_tc_SCU_WDTCPU_CON0 cpu_wdt_con0;
/* Prepare a "reference" to the CPU watchdog */
  OsEE_tc_SCU_WDTCPU volatile * const
    p_cpu_wdt = &OSEE_TC_SCU_WDTCPU[core_index];
80006f30:	60 f2       	mov.a %a2,%d15
  osEE_tc_get_cpu_wdt_pw(OsEE_reg core_index)
{
  /* Read Password from CON0 register
   * !!! NOTE: !!! when read bottom six bit of password are inverted so we have
   * to toggle them before returning password */
  uint16_t pw = OSEE_TC_SCU_WDTCPU[core_index].con0.bits.pw;
80006f32:	37 02 6e 21 	extr.u %d2,%d2,2,14
 osEE_tc_clear_cpu_endinit(OsEE_reg core_index, uint16_t pw)
{
  OsEE_tc_SCU_WDTCPU_CON0 cpu_wdt_con0;
/* Prepare a "reference" to the CPU watchdog */
  OsEE_tc_SCU_WDTCPU volatile * const
    p_cpu_wdt = &OSEE_TC_SCU_WDTCPU[core_index];
80006f36:	d9 2f 00 46 	lea %a15,[%a2]24832
80006f3a:	11 3f 00 ff 	addih.a %a15,%a15,61443

/* Read Config_0 register */
  cpu_wdt_con0.reg = p_cpu_wdt->con0.reg;
80006f3e:	4c f0       	ld.w %d15,[%a15]0
{
  /* Read Password from CON0 register
   * !!! NOTE: !!! when read bottom six bit of password are inverted so we have
   * to toggle them before returning password */
  uint16_t pw = OSEE_TC_SCU_WDTCPU[core_index].con0.bits.pw;
  uint16_t pw_toggled = pw ^ ((uint16_t)0x003FU);
80006f40:	8f f2 83 21 	xor %d2,%d2,63

/* Read Config_0 register */
  cpu_wdt_con0.reg = p_cpu_wdt->con0.reg;

/* If locked unlock it */
  if (cpu_wdt_con0.bits.lck != 0U) {
80006f44:	2e 16       	jz.t %d15,1,80006f50 <osEE_tc_core0_start+0x88>
/* see Table 1 (Pass.word Access Bit Pattern Requirements) */
    cpu_wdt_con0.bits.endinit = 1U;
    cpu_wdt_con0.bits.lck     = 0U;
80006f46:	b7 1f 02 f0 	insert %d15,%d15,1,0,2
    cpu_wdt_con0.bits.pw      = pw;
80006f4a:	37 2f 0e f1 	insert %d15,%d15,%d2,2,14

/* Password ready. Store it to WDT_CON0 to unprotect the register */
    p_cpu_wdt->con0.reg = cpu_wdt_con0.reg;
80006f4e:	68 0f       	st.w [%a15]0,%d15
  }

/* Clear ENDINT and set LCK bit in Config_0 register */
  cpu_wdt_con0.bits.endinit = 0U;
80006f50:	8f 1f c0 f1 	andn %d15,%d15,1
  cpu_wdt_con0.bits.lck     = 1U;
80006f54:	b7 1f 81 f0 	insert %d15,%d15,1,1,1
  p_cpu_wdt->con0.reg       = cpu_wdt_con0.reg;
80006f58:	68 0f       	st.w [%a15]0,%d15

/* Read back ENDINIT and wait until it has been cleared */
  while (p_cpu_wdt->con0.bits.endinit == 1U) {
80006f5a:	4c f0       	ld.w %d15,[%a15]0
80006f5c:	6f 0f ff ff 	jnz.t %d15,0,80006f5a <osEE_tc_core0_start+0x92>
  cpu_wdt_pw = osEE_tc_get_cpu_wdt_pw(core_index);

/* PCACHE enable steps */
/* Step 2: Set PCBYP to 0 if cache is enabled */
  osEE_tc_clear_cpu_endinit(core_index, cpu_wdt_pw);
  osEE_tc_set_csfr(OSEE_CSFR_PCON0, pcon0);
80006f60:	82 0f       	mov %d15,0
80006f62:	cd cf 20 09 	mtcr $pcon0,%d15
80006f66:	0d 00 c0 04 	isync 
/* Prepare a "reference" to the CPU watchdog */
  OsEE_tc_SCU_WDTCPU volatile * const
    p_cpu_wdt = &OSEE_TC_SCU_WDTCPU[core_index];

/* Read Config_0 register */
  cpu_wdt_con0.reg = p_cpu_wdt->con0.reg;
80006f6a:	4c f0       	ld.w %d15,[%a15]0

/* If locked unlock it */
  if (cpu_wdt_con0.bits.lck != 0U) {
80006f6c:	2e 16       	jz.t %d15,1,80006f78 <osEE_tc_core0_start+0xb0>
/* see Table 1 (Pass.word Access Bit Pattern Requirements) */
    cpu_wdt_con0.bits.endinit = 1U;
    cpu_wdt_con0.bits.lck     = 0U;
80006f6e:	b7 1f 02 f0 	insert %d15,%d15,1,0,2
    cpu_wdt_con0.bits.pw      = pw;
80006f72:	37 2f 0e f1 	insert %d15,%d15,%d2,2,14

/* Password ready. Store it to WDT_CON0 to unprotect the register */
    p_cpu_wdt->con0.reg = cpu_wdt_con0.reg;
80006f76:	68 0f       	st.w [%a15]0,%d15
  }

/* Set ENDINT and set LCK bit in Config_0 register */
  cpu_wdt_con0.bits.endinit = 1U;
80006f78:	b7 1f 01 f0 	insert %d15,%d15,1,0,1
  cpu_wdt_con0.bits.lck     = 1U;
80006f7c:	b7 1f 81 f0 	insert %d15,%d15,1,1,1
  p_cpu_wdt->con0.reg       = cpu_wdt_con0.reg;
80006f80:	68 0f       	st.w [%a15]0,%d15

/* Read back ENDINIT and wait until it has been set */
  while (p_cpu_wdt->con0.bits.endinit == 0U) {
80006f82:	4c f0       	ld.w %d15,[%a15]0
80006f84:	6f 0f ff 7f 	jz.t %d15,0,80006f82 <osEE_tc_core0_start+0xba>
80006f88:	4d c0 e1 ff 	mfcr %d15,$core_id
  OsEE_core_id  const core_id = osEE_get_curr_core_id();
#if (defined(OSEE_CORE_ID_VALID_MASK)) && (OSEE_CORE_ID_VALID_MASK & 0x40U)
  OsEE_reg      const core_index = (core_id != OS_CORE_ID_6)?
    (OsEE_reg)core_id: 5U;
#else
  OsEE_reg      const core_index = (OsEE_reg)core_id;
80006f8c:	37 0f 48 f0 	extr %d15,%d15,0,8
  osEE_tc_get_cpu_wdt_pw(OsEE_reg core_index)
{
  /* Read Password from CON0 register
   * !!! NOTE: !!! when read bottom six bit of password are inverted so we have
   * to toggle them before returning password */
  uint16_t pw = OSEE_TC_SCU_WDTCPU[core_index].con0.bits.pw;
80006f90:	91 30 00 ff 	movh.a %a15,61443
80006f94:	53 cf 20 f0 	mul %d15,%d15,12
80006f98:	d9 ff 00 46 	lea %a15,[%a15]24832 <f0036100 <_SMALL_DATA4_+0x4002e100>>
80006f9c:	10 ff       	addsc.a %a15,%a15,%d15,0
 osEE_tc_clear_cpu_endinit(OsEE_reg core_index, uint16_t pw)
{
  OsEE_tc_SCU_WDTCPU_CON0 cpu_wdt_con0;
/* Prepare a "reference" to the CPU watchdog */
  OsEE_tc_SCU_WDTCPU volatile * const
    p_cpu_wdt = &OSEE_TC_SCU_WDTCPU[core_index];
80006f9e:	60 f2       	mov.a %a2,%d15
  osEE_tc_get_cpu_wdt_pw(OsEE_reg core_index)
{
  /* Read Password from CON0 register
   * !!! NOTE: !!! when read bottom six bit of password are inverted so we have
   * to toggle them before returning password */
  uint16_t pw = OSEE_TC_SCU_WDTCPU[core_index].con0.bits.pw;
80006fa0:	48 02       	ld.w %d2,[%a15]0
 osEE_tc_clear_cpu_endinit(OsEE_reg core_index, uint16_t pw)
{
  OsEE_tc_SCU_WDTCPU_CON0 cpu_wdt_con0;
/* Prepare a "reference" to the CPU watchdog */
  OsEE_tc_SCU_WDTCPU volatile * const
    p_cpu_wdt = &OSEE_TC_SCU_WDTCPU[core_index];
80006fa2:	d9 2f 00 46 	lea %a15,[%a2]24832
80006fa6:	11 3f 00 ff 	addih.a %a15,%a15,61443
  osEE_tc_get_cpu_wdt_pw(OsEE_reg core_index)
{
  /* Read Password from CON0 register
   * !!! NOTE: !!! when read bottom six bit of password are inverted so we have
   * to toggle them before returning password */
  uint16_t pw = OSEE_TC_SCU_WDTCPU[core_index].con0.bits.pw;
80006faa:	37 02 6e 21 	extr.u %d2,%d2,2,14
/* Prepare a "reference" to the CPU watchdog */
  OsEE_tc_SCU_WDTCPU volatile * const
    p_cpu_wdt = &OSEE_TC_SCU_WDTCPU[core_index];

/* Read Config_0 register */
  cpu_wdt_con0.reg = p_cpu_wdt->con0.reg;
80006fae:	4c f0       	ld.w %d15,[%a15]0
{
  /* Read Password from CON0 register
   * !!! NOTE: !!! when read bottom six bit of password are inverted so we have
   * to toggle them before returning password */
  uint16_t pw = OSEE_TC_SCU_WDTCPU[core_index].con0.bits.pw;
  uint16_t pw_toggled = pw ^ ((uint16_t)0x003FU);
80006fb0:	8f f2 83 21 	xor %d2,%d2,63

/* Read Config_0 register */
  cpu_wdt_con0.reg = p_cpu_wdt->con0.reg;

/* If locked unlock it */
  if (cpu_wdt_con0.bits.lck != 0U) {
80006fb4:	2e 16       	jz.t %d15,1,80006fc0 <osEE_tc_core0_start+0xf8>
/* see Table 1 (Pass.word Access Bit Pattern Requirements) */
    cpu_wdt_con0.bits.endinit = 1U;
    cpu_wdt_con0.bits.lck     = 0U;
80006fb6:	b7 1f 02 f0 	insert %d15,%d15,1,0,2
    cpu_wdt_con0.bits.pw      = pw;
80006fba:	37 2f 0e f1 	insert %d15,%d15,%d2,2,14

/* Password ready. Store it to WDT_CON0 to unprotect the register */
    p_cpu_wdt->con0.reg = cpu_wdt_con0.reg;
80006fbe:	68 0f       	st.w [%a15]0,%d15
  }

/* Clear ENDINT and set LCK bit in Config_0 register */
  cpu_wdt_con0.bits.endinit = 0U;
80006fc0:	8f 1f c0 f1 	andn %d15,%d15,1
  cpu_wdt_con0.bits.lck     = 1U;
80006fc4:	b7 1f 81 f0 	insert %d15,%d15,1,1,1
  p_cpu_wdt->con0.reg       = cpu_wdt_con0.reg;
80006fc8:	68 0f       	st.w [%a15]0,%d15

/* Read back ENDINIT and wait until it has been cleared */
  while (p_cpu_wdt->con0.bits.endinit == 1U) {
80006fca:	4c f0       	ld.w %d15,[%a15]0
80006fcc:	6f 0f ff ff 	jnz.t %d15,0,80006fca <osEE_tc_core0_start+0x102>
  cpu_wdt_pw = osEE_tc_get_cpu_wdt_pw(core_index);

/* DCACHE enable steps */
/* Step 2: Set DCBYP to 0 if cache is enabled */
  osEE_tc_clear_cpu_endinit(core_index, cpu_wdt_pw);
  osEE_tc_set_csfr(OSEE_CSFR_DCON0, dcon0);
80006fd0:	82 0f       	mov %d15,0
80006fd2:	cd 0f 04 09 	mtcr $dcon0,%d15
80006fd6:	0d 00 c0 04 	isync 
/* Prepare a "reference" to the CPU watchdog */
  OsEE_tc_SCU_WDTCPU volatile * const
    p_cpu_wdt = &OSEE_TC_SCU_WDTCPU[core_index];

/* Read Config_0 register */
  cpu_wdt_con0.reg = p_cpu_wdt->con0.reg;
80006fda:	4c f0       	ld.w %d15,[%a15]0

/* If locked unlock it */
  if (cpu_wdt_con0.bits.lck != 0U) {
80006fdc:	2e 16       	jz.t %d15,1,80006fe8 <osEE_tc_core0_start+0x120>
/* see Table 1 (Pass.word Access Bit Pattern Requirements) */
    cpu_wdt_con0.bits.endinit = 1U;
    cpu_wdt_con0.bits.lck     = 0U;
80006fde:	b7 1f 02 f0 	insert %d15,%d15,1,0,2
    cpu_wdt_con0.bits.pw      = pw;
80006fe2:	37 2f 0e f1 	insert %d15,%d15,%d2,2,14

/* Password ready. Store it to WDT_CON0 to unprotect the register */
    p_cpu_wdt->con0.reg = cpu_wdt_con0.reg;
80006fe6:	68 0f       	st.w [%a15]0,%d15
  }

/* Set ENDINT and set LCK bit in Config_0 register */
  cpu_wdt_con0.bits.endinit = 1U;
80006fe8:	b7 1f 01 f0 	insert %d15,%d15,1,0,1
  cpu_wdt_con0.bits.lck     = 1U;
80006fec:	b7 1f 81 f0 	insert %d15,%d15,1,1,1
  p_cpu_wdt->con0.reg       = cpu_wdt_con0.reg;
80006ff0:	68 0f       	st.w [%a15]0,%d15

/* Read back ENDINIT and wait until it has been set */
  while (p_cpu_wdt->con0.bits.endinit == 0U) {
80006ff2:	4c f0       	ld.w %d15,[%a15]0
80006ff4:	6f 0f ff 7f 	jz.t %d15,0,80006ff2 <osEE_tc_core0_start+0x12a>
/* Prepare a "reference" to the CPU watchdog */
  OsEE_tc_SCU_WDTCPU volatile * const
    p_cpu_wdt = &OSEE_TC_SCU_WDTCPU[core_index];

/* Read Config_0 register */
  cpu_wdt_con0.reg = p_cpu_wdt->con0.reg;
80006ff8:	91 30 00 ff 	movh.a %a15,61443
80006ffc:	d9 ff 00 46 	lea %a15,[%a15]24832 <f0036100 <_SMALL_DATA4_+0x4002e100>>
80007000:	4c f0       	ld.w %d15,[%a15]0

/* If locked unlock it */
  if (cpu_wdt_con0.bits.lck != 0U) {
80007002:	2e 16       	jz.t %d15,1,8000700e <osEE_tc_core0_start+0x146>
/* see Table 1 (Pass.word Access Bit Pattern Requirements) */
    cpu_wdt_con0.bits.endinit = 1U;
    cpu_wdt_con0.bits.lck     = 0U;
80007004:	b7 1f 02 f0 	insert %d15,%d15,1,0,2
    cpu_wdt_con0.bits.pw      = pw;
80007008:	37 6f 0e f1 	insert %d15,%d15,%d6,2,14

/* Password ready. Store it to WDT_CON0 to unprotect the register */
    p_cpu_wdt->con0.reg = cpu_wdt_con0.reg;
8000700c:	68 0f       	st.w [%a15]0,%d15
  }

/* Clear ENDINT and set LCK bit in Config_0 register */
  cpu_wdt_con0.bits.endinit = 0U;
8000700e:	8f 1f c0 f1 	andn %d15,%d15,1
  cpu_wdt_con0.bits.lck     = 1U;
80007012:	b7 1f 81 f0 	insert %d15,%d15,1,1,1
  p_cpu_wdt->con0.reg       = cpu_wdt_con0.reg;
80007016:	91 30 00 ff 	movh.a %a15,61443
8000701a:	d9 ff 00 46 	lea %a15,[%a15]24832 <f0036100 <_SMALL_DATA4_+0x4002e100>>
8000701e:	68 0f       	st.w [%a15]0,%d15

/* Read back ENDINIT and wait until it has been cleared */
  while (p_cpu_wdt->con0.bits.endinit == 1U) {
80007020:	4c f0       	ld.w %d15,[%a15]0
80007022:	91 30 00 2f 	movh.a %a2,61443
80007026:	d9 22 00 46 	lea %a2,[%a2]24832 <f0036100 <_SMALL_DATA4_+0x4002e100>>
8000702a:	6f 0f fb ff 	jnz.t %d15,0,80007020 <osEE_tc_core0_start+0x158>

/* Clear the ENDINIT bit in the WDT_CON0 register */
  osEE_tc_clear_cpu_endinit(0U, cpu_wdt_pw);

/* Load Base Address of Trap Vector Table. */
  osEE_tc_set_csfr(OSEE_CSFR_BTV, (OsEE_reg)__TRAPTAB0);
8000702e:	7b 00 00 f8 	movh %d15,32768
80007032:	1b 0f c0 f0 	addi %d15,%d15,3072
80007036:	cd 4f e2 0f 	mtcr $btv,%d15
8000703a:	0d 00 c0 04 	isync 

/* Load Base Address of Interrupt Vector Table. */
  osEE_tc_set_csfr(OSEE_CSFR_BIV, (OsEE_reg)__INTTAB0);
8000703e:	7b 00 00 f8 	movh %d15,32768
80007042:	1b 0f 00 f2 	addi %d15,%d15,8192
80007046:	cd 0f e2 0f 	mtcr $biv,%d15
8000704a:	0d 00 c0 04 	isync 

/* Load Interrupt Stack Pointer. (Not Used) */
  osEE_tc_set_csfr(OSEE_CSFR_ISP, (OsEE_reg)__ISTACK0);
8000704e:	7b 20 00 f7 	movh %d15,28674
80007052:	1b 0f b0 f9 	addi %d15,%d15,-25856
80007056:	cd 8f e2 0f 	mtcr $isp,%d15
8000705a:	0d 00 c0 04 	isync 
/* Prepare a "reference" to the CPU watchdog */
  OsEE_tc_SCU_WDTCPU volatile * const
    p_cpu_wdt = &OSEE_TC_SCU_WDTCPU[core_index];

/* Read Config_0 register */
  cpu_wdt_con0.reg = p_cpu_wdt->con0.reg;
8000705e:	4c 20       	ld.w %d15,[%a2]0

/* If locked unlock it */
  if (cpu_wdt_con0.bits.lck != 0U) {
80007060:	2e 16       	jz.t %d15,1,8000706c <osEE_tc_core0_start+0x1a4>
/* see Table 1 (Pass.word Access Bit Pattern Requirements) */
    cpu_wdt_con0.bits.endinit = 1U;
    cpu_wdt_con0.bits.lck     = 0U;
80007062:	b7 1f 02 f0 	insert %d15,%d15,1,0,2
    cpu_wdt_con0.bits.pw      = pw;
80007066:	37 6f 0e f1 	insert %d15,%d15,%d6,2,14

/* Password ready. Store it to WDT_CON0 to unprotect the register */
    p_cpu_wdt->con0.reg = cpu_wdt_con0.reg;
8000706a:	6c 20       	st.w [%a2]0,%d15
  }

/* Set ENDINT and set LCK bit in Config_0 register */
  cpu_wdt_con0.bits.endinit = 1U;
8000706c:	b7 1f 01 f0 	insert %d15,%d15,1,0,1
  cpu_wdt_con0.bits.lck     = 1U;
80007070:	b7 1f 81 f0 	insert %d15,%d15,1,1,1
  p_cpu_wdt->con0.reg       = cpu_wdt_con0.reg;
80007074:	91 30 00 ff 	movh.a %a15,61443
80007078:	d9 ff 00 46 	lea %a15,[%a15]24832 <f0036100 <_SMALL_DATA4_+0x4002e100>>
8000707c:	68 0f       	st.w [%a15]0,%d15

/* Read back ENDINIT and wait until it has been set */
  while (p_cpu_wdt->con0.bits.endinit == 0U) {
8000707e:	4c f0       	ld.w %d15,[%a15]0
80007080:	6f 0f ff 7f 	jz.t %d15,0,8000707e <osEE_tc_core0_start+0x1b6>

/* Set the ENDINIT bit in the WDT_CON0 register back */
  osEE_tc_set_cpu_endinit(0U, cpu_wdt_pw);

/* Initialize SDA base pointers */
  osEE_tc_setareg(a0, _SMALL_DATA_);
80007084:	91 10 00 f7 	movh.a %a15,28673
80007088:	d9 ff 00 08 	lea %a15,[%a15]-32768 <70008000 <_SMALL_DATA_>>
8000708c:	40 f0       	mov.aa %a0,%a15
  osEE_tc_setareg(a1, _SMALL_DATA2_);
8000708e:	91 10 00 f8 	movh.a %a15,32769
80007092:	d9 ff 00 08 	lea %a15,[%a15]-32768 <80008000 <_SMALL_DATA2_>>
80007096:	40 f1       	mov.aa %a1,%a15

/* Initialization of A8 and A9 */
  osEE_tc_setareg(a8, _SMALL_DATA3_);
80007098:	91 10 00 f8 	movh.a %a15,32769
8000709c:	d9 ff 00 08 	lea %a15,[%a15]-32768 <80008000 <_SMALL_DATA2_>>
800070a0:	40 f8       	mov.aa %a8,%a15
#if (defined(OSEE_SINGLECORE)) || (defined(OSEE_TC_DISABLE_A9_OPTIMIZATION))
  osEE_tc_setareg(a9, _SMALL_DATA4_);
800070a2:	91 10 00 fb 	movh.a %a15,45057
800070a6:	d9 ff 00 08 	lea %a15,[%a15]-32768 <b0008000 <_SMALL_DATA4_>>
800070aa:	40 f9       	mov.aa %a9,%a15
/* Nr of CSAs in area. Best solution, even though is a MISRA deviation, since
   pointers subtraction handles OsEE_csa size and p_csa_end/p_csa_begin
   are the extremes of an array constructed in linker script
   (condition under where C language specification allows pointer subtraction).
 */
  size_t const no_of_csas = (size_t)(p_csa_end - p_csa_begin);
800070ac:	7b 20 00 f7 	movh %d15,28674
800070b0:	7b 20 00 47 	movh %d4,28674
800070b4:	1b 0f c0 59 	addi %d5,%d15,-25600
800070b8:	1b 04 c0 4b 	addi %d4,%d4,-17408
800070bc:	a2 54       	sub %d4,%d5
800070be:	86 a4       	sha %d4,-6

/* Previous Context Pointer (CSA Link Word) */
  OsEE_reg pcxi_val = 0U;
800070c0:	82 02       	mov %d2,0
/*
  IMPORTANT:
  I initialize the Free Context List in reverse order.
  So I will end with a list that will grow toward bigger addresses.
 */
  for (i = no_of_csas; i > 0U; --i) {
800070c2:	df 04 1b 00 	jeq %d4,0,800070f8 <osEE_tc_core0_start+0x230>
/* CSA PCXI segment */
    OsEE_reg   pcxi_s;
/* CSA PCXI offset */
    OsEE_reg   pcxi_o;
/* Get current CSA pointer */
    OsEE_csa * const p_csa = &p_csa_begin[(i - 1U)];
800070c6:	9a f4       	add %d15,%d4,-1
800070c8:	06 6f       	sh %d15,6
800070ca:	12 53       	add %d3,%d15,%d5

/* Store in current CSA previous pointer (null in last CSA. i.e. First time!) */
    p_csa->l_next.reg = pcxi_val;
800070cc:	60 3f       	mov.a %a15,%d3
800070ce:	82 00       	mov %d0,0
/* Current CSA segment */
    pcxi_s  = (((OsEE_reg)p_csa >> 28U) & 0xFU) << 16U;
800070d0:	8f 43 1e 20 	sh %d2,%d3,-28
/* Evaluate CSA Segment Offset */
    pcxi_o  = (((OsEE_reg)p_csa >> 6U) & 0xFFFFU);
/* Compose pcxi_s and pcxi_o in the pcxi_val to be stored in next CSA */
    pcxi_val = pcxi_s | pcxi_o;
800070d4:	37 03 70 73 	extr.u %d7,%d3,6,16
    OsEE_reg   pcxi_o;
/* Get current CSA pointer */
    OsEE_csa * const p_csa = &p_csa_begin[(i - 1U)];

/* Store in current CSA previous pointer (null in last CSA. i.e. First time!) */
    p_csa->l_next.reg = pcxi_val;
800070d8:	68 00       	st.w [%a15]0,%d0
/* Compose pcxi_s and pcxi_o in the pcxi_val to be stored in next CSA */
    pcxi_val = pcxi_s | pcxi_o;

/* Check if you have to populate LCX that point to the 'almost empty'
   position */
    --fcd_needed_csa;
800070da:	60 4f       	mov.a %a15,%d4
800070dc:	1b 0f fc ff 	addi %d15,%d15,-64
/* Current CSA segment */
    pcxi_s  = (((OsEE_reg)p_csa >> 28U) & 0xFU) << 16U;
/* Evaluate CSA Segment Offset */
    pcxi_o  = (((OsEE_reg)p_csa >> 6U) & 0xFFFFU);
/* Compose pcxi_s and pcxi_o in the pcxi_val to be stored in next CSA */
    pcxi_val = pcxi_s | pcxi_o;
800070e0:	37 27 10 28 	insert %d2,%d7,%d2,16,16
800070e4:	42 5f       	add %d15,%d5

/* Check if you have to populate LCX that point to the 'almost empty'
   position */
    --fcd_needed_csa;
800070e6:	82 53       	mov %d3,5
800070e8:	b0 ff       	add.a %a15,-1
    OsEE_csa * const p_csa = &p_csa_begin[(i - 1U)];

/* Store in current CSA previous pointer (null in last CSA. i.e. First time!) */
    p_csa->l_next.reg = pcxi_val;
/* Current CSA segment */
    pcxi_s  = (((OsEE_reg)p_csa >> 28U) & 0xFU) << 16U;
800070ea:	8f 4f 1e 50 	sh %d5,%d15,-28
/* Evaluate CSA Segment Offset */
    pcxi_o  = (((OsEE_reg)p_csa >> 6U) & 0xFFFFU);
/* Compose pcxi_s and pcxi_o in the pcxi_val to be stored in next CSA */
    pcxi_val = pcxi_s | pcxi_o;
800070ee:	37 0f 70 43 	extr.u %d4,%d15,6,16

/* Check if you have to populate LCX that point to the 'almost empty'
   position */
    --fcd_needed_csa;
800070f2:	c2 f3       	add %d3,-1
800070f4:	fd f0 11 01 	loop %a15,80007316 <osEE_tc_core0_start+0x44e>
   override the previous value and in a 32-bit address space is not possible. */
      osEE_tc_set_csfr(OSEE_CSFR_LCX, pcxi_val);
    }
  }
/* Initialize the HEAD of Free Context List */
  osEE_tc_set_csfr(OSEE_CSFR_FCX, pcxi_val);
800070f8:	cd 82 e3 0f 	mtcr $fcx,%d2
800070fc:	0d 00 c0 04 	isync 
/* Prepare a "reference" to the CPU watchdog */
  OsEE_tc_SCU_WDTCPU volatile * const
    p_cpu_wdt = &OSEE_TC_SCU_WDTCPU[core_index];

/* Read Config_0 register */
  cpu_wdt_con0.reg = p_cpu_wdt->con0.reg;
80007100:	91 30 00 ff 	movh.a %a15,61443
80007104:	d9 ff 00 46 	lea %a15,[%a15]24832 <f0036100 <_SMALL_DATA4_+0x4002e100>>
80007108:	4c f0       	ld.w %d15,[%a15]0

/* If locked unlock it */
  if (cpu_wdt_con0.bits.lck != 0U) {
8000710a:	2e 16       	jz.t %d15,1,80007116 <osEE_tc_core0_start+0x24e>
/* see Table 1 (Pass.word Access Bit Pattern Requirements) */
    cpu_wdt_con0.bits.endinit = 1U;
    cpu_wdt_con0.bits.lck     = 0U;
8000710c:	b7 1f 02 f0 	insert %d15,%d15,1,0,2
    cpu_wdt_con0.bits.pw      = pw;
80007110:	37 6f 0e f1 	insert %d15,%d15,%d6,2,14

/* Password ready. Store it to WDT_CON0 to unprotect the register */
    p_cpu_wdt->con0.reg = cpu_wdt_con0.reg;
80007114:	68 0f       	st.w [%a15]0,%d15
  }

/* Clear ENDINT and set LCK bit in Config_0 register */
  cpu_wdt_con0.bits.endinit = 0U;
80007116:	8f 1f c0 f1 	andn %d15,%d15,1
  cpu_wdt_con0.bits.lck     = 1U;
8000711a:	b7 1f 81 f0 	insert %d15,%d15,1,1,1
  p_cpu_wdt->con0.reg       = cpu_wdt_con0.reg;
8000711e:	91 30 00 ff 	movh.a %a15,61443
80007122:	d9 ff 00 46 	lea %a15,[%a15]24832 <f0036100 <_SMALL_DATA4_+0x4002e100>>
80007126:	68 0f       	st.w [%a15]0,%d15

/* Read back ENDINIT and wait until it has been cleared */
  while (p_cpu_wdt->con0.bits.endinit == 1U) {
80007128:	40 f2       	mov.aa %a2,%a15
8000712a:	4c 20       	ld.w %d15,[%a2]0
8000712c:	91 30 00 ff 	movh.a %a15,61443
80007130:	d9 ff 00 46 	lea %a15,[%a15]24832 <f0036100 <_SMALL_DATA4_+0x4002e100>>
80007134:	6f 0f fb ff 	jnz.t %d15,0,8000712a <osEE_tc_core0_start+0x262>
OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE
  osEE_tc_disable_cpu_wdt(OsEE_reg core_index, uint16_t pw)
{
  osEE_tc_clear_cpu_endinit(core_index, pw);
/* Set "Disable Request bit" on CPU_WDT[core_index].CON1 */
  OSEE_TC_SCU_WDTCPU[core_index].con1.bits.dr = 1U;
80007138:	4c f1       	ld.w %d15,[%a15]4
8000713a:	96 08       	or %d15,8
8000713c:	68 1f       	st.w [%a15]4,%d15
/* Prepare a "reference" to the CPU watchdog */
  OsEE_tc_SCU_WDTCPU volatile * const
    p_cpu_wdt = &OSEE_TC_SCU_WDTCPU[core_index];

/* Read Config_0 register */
  cpu_wdt_con0.reg = p_cpu_wdt->con0.reg;
8000713e:	4c f0       	ld.w %d15,[%a15]0

/* If locked unlock it */
  if (cpu_wdt_con0.bits.lck != 0U) {
80007140:	2e 16       	jz.t %d15,1,8000714c <osEE_tc_core0_start+0x284>
/* see Table 1 (Pass.word Access Bit Pattern Requirements) */
    cpu_wdt_con0.bits.endinit = 1U;
    cpu_wdt_con0.bits.lck     = 0U;
80007142:	b7 1f 02 f0 	insert %d15,%d15,1,0,2
    cpu_wdt_con0.bits.pw      = pw;
80007146:	37 6f 0e f1 	insert %d15,%d15,%d6,2,14

/* Password ready. Store it to WDT_CON0 to unprotect the register */
    p_cpu_wdt->con0.reg = cpu_wdt_con0.reg;
8000714a:	68 0f       	st.w [%a15]0,%d15
  }

/* Set ENDINT and set LCK bit in Config_0 register */
  cpu_wdt_con0.bits.endinit = 1U;
8000714c:	b7 1f 01 f0 	insert %d15,%d15,1,0,1
  cpu_wdt_con0.bits.lck     = 1U;
80007150:	b7 1f 81 f0 	insert %d15,%d15,1,1,1
  p_cpu_wdt->con0.reg       = cpu_wdt_con0.reg;
80007154:	91 30 00 ff 	movh.a %a15,61443
80007158:	d9 ff 00 46 	lea %a15,[%a15]24832 <f0036100 <_SMALL_DATA4_+0x4002e100>>
8000715c:	68 0f       	st.w [%a15]0,%d15

/* Read back ENDINIT and wait until it has been set */
  while (p_cpu_wdt->con0.bits.endinit == 0U) {
8000715e:	4c f0       	ld.w %d15,[%a15]0
80007160:	6f 0f ff 7f 	jz.t %d15,0,8000715e <osEE_tc_core0_start+0x296>
  osEE_tc_clear_safety_endinit(uint16_t pw)
{
/* Read Config_0 register */
  OsEE_tc_SCU_WDTS_CON0 safety_wdt_con0;

  safety_wdt_con0.reg = OSEE_TC_SCU_WDTS.con0.reg;
80007164:	91 30 00 ff 	movh.a %a15,61443
80007168:	d9 ff 30 36 	lea %a15,[%a15]24816 <f00360f0 <_SMALL_DATA4_+0x4002e0f0>>
8000716c:	4c f0       	ld.w %d15,[%a15]0

/* If locked unlock it */
  if (safety_wdt_con0.bits.lck != 0U) {
8000716e:	2e 16       	jz.t %d15,1,8000717a <osEE_tc_core0_start+0x2b2>
/* see Table 1 (Pass.word Access Bit Pattern Requirements) */
    safety_wdt_con0.bits.endinit = 1U;
    safety_wdt_con0.bits.lck     = 0U;
80007170:	b7 1f 02 f0 	insert %d15,%d15,1,0,2
    safety_wdt_con0.bits.pw      = pw;
80007174:	37 8f 0e f1 	insert %d15,%d15,%d8,2,14

/* Password ready. Store it to WDT_CON0 to unprotect the register */
    OSEE_TC_SCU_WDTS.con0.reg = safety_wdt_con0.reg;
80007178:	68 0f       	st.w [%a15]0,%d15
  }

/* Clear ENDINT and set LCK bit in Config_0 register */
  safety_wdt_con0.bits.endinit = 0U;
8000717a:	8f 1f c0 f1 	andn %d15,%d15,1
  safety_wdt_con0.bits.lck     = 1U;
8000717e:	b7 1f 81 f0 	insert %d15,%d15,1,1,1
  OSEE_TC_SCU_WDTS.con0.reg    = safety_wdt_con0.reg;
80007182:	91 30 00 ff 	movh.a %a15,61443
80007186:	d9 ff 30 36 	lea %a15,[%a15]24816 <f00360f0 <_SMALL_DATA4_+0x4002e0f0>>
8000718a:	68 0f       	st.w [%a15]0,%d15

/* Read back ENDINIT and wait until it has been cleared */
  while (OSEE_TC_SCU_WDTS.con0.bits.endinit == 1U) {
8000718c:	40 f2       	mov.aa %a2,%a15
8000718e:	4c 20       	ld.w %d15,[%a2]0
80007190:	91 30 00 ff 	movh.a %a15,61443
80007194:	d9 ff 30 36 	lea %a15,[%a15]24816 <f00360f0 <_SMALL_DATA4_+0x4002e0f0>>
80007198:	6f 0f fb ff 	jnz.t %d15,0,8000718e <osEE_tc_core0_start+0x2c6>
OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE
  osEE_tc_disable_safety_wdt(uint16_t pw)
{
  osEE_tc_clear_safety_endinit(pw);
/* Set "Disable Request bit" on CPU_WDTS.CON1 */
  OSEE_TC_SCU_WDTS.con1.bits.dr = 1U;
8000719c:	4c f1       	ld.w %d15,[%a15]4
8000719e:	96 08       	or %d15,8
800071a0:	68 1f       	st.w [%a15]4,%d15
  osEE_tc_set_safety_endinit(uint16_t pw)
{
/* Read Config_0 register */
  OsEE_tc_SCU_WDTS_CON0 safety_wdt_con0;

  safety_wdt_con0.reg = OSEE_TC_SCU_WDTS.con0.reg;
800071a2:	4c f0       	ld.w %d15,[%a15]0

/* If locked unlock it */
  if (safety_wdt_con0.bits.lck != 0U) {
800071a4:	2e 16       	jz.t %d15,1,800071b0 <osEE_tc_core0_start+0x2e8>
/* see Table 1 (Pass.word Access Bit Pattern Requirements) */
    safety_wdt_con0.bits.endinit = 1U;
    safety_wdt_con0.bits.lck     = 0U;
800071a6:	b7 1f 02 f0 	insert %d15,%d15,1,0,2
    safety_wdt_con0.bits.pw      = pw;
800071aa:	37 8f 0e f1 	insert %d15,%d15,%d8,2,14

/* Password ready. Store it to WDT_CON0 to unprotect the register */
    OSEE_TC_SCU_WDTS.con0.reg = safety_wdt_con0.reg;
800071ae:	68 0f       	st.w [%a15]0,%d15
  }


/* Set ENDINT and set LCK bit in Config_0 register */
  safety_wdt_con0.bits.endinit = 1U;
800071b0:	b7 1f 01 f0 	insert %d15,%d15,1,0,1
  safety_wdt_con0.bits.lck     = 1U;
800071b4:	b7 1f 81 f0 	insert %d15,%d15,1,1,1
  OSEE_TC_SCU_WDTS.con0.reg   = safety_wdt_con0.reg;
800071b8:	91 30 00 ff 	movh.a %a15,61443
800071bc:	d9 ff 30 36 	lea %a15,[%a15]24816 <f00360f0 <_SMALL_DATA4_+0x4002e0f0>>
800071c0:	68 0f       	st.w [%a15]0,%d15

/* Read back ENDINIT and wait until it has been cleared */
  while (OSEE_TC_SCU_WDTS.con0.bits.endinit == 0U) {
800071c2:	4c f0       	ld.w %d15,[%a15]0
800071c4:	6f 0f ff 7f 	jz.t %d15,0,800071c2 <osEE_tc_core0_start+0x2fa>
static void osEE_tc_apply_clear_table
(
    const OsEE_tc_clear_table * p_clear_table_param
)
{
  const OsEE_tc_clear_table * p_clear_table = p_clear_table_param;
800071c8:	91 00 00 48 	movh.a %a4,32768
    if (table_entry_length != 0xFFFFFFFFU) {
/* Prepare to clear as much unsigned long long as you can... */
      MemSize ull_cnt = table_entry_length / sizeof(uint64_t);

      while (ull_cnt != 0U) {
        *block_to_clear.p_ull = 0ULL;
800071cc:	d2 02       	mov %e2,0
static void osEE_tc_apply_clear_table
(
    const OsEE_tc_clear_table * p_clear_table_param
)
{
  const OsEE_tc_clear_table * p_clear_table = p_clear_table_param;
800071ce:	d9 44 b0 30 	lea %a4,[%a4]2288 <800008f0 <__clear_table>>
        --ull_cnt;
      }

/*  Clear the remaning bytes */
      if (((table_entry_length) & 0x4U) != 0U) {
        *block_to_clear.p_ui = 0x0U;
800071d2:	82 07       	mov %d7,0
        ++block_to_clear.p_ui;
      }

      if (((table_entry_length) & 0x2U) != 0U) {
        *block_to_clear.p_us = 0x0U;
800071d4:	82 06       	mov %d6,0
        ++block_to_clear.p_us;
      }

      if (((table_entry_length) & 0x1U) != 0U) {
        *block_to_clear.p_uc = 0x0U;
800071d6:	82 05       	mov %d5,0

/* Get pointer to the block to be cleared */
    block_to_clear = p_clear_table->block_to_clear;

/* Get the lenght of the table entry (in bytes) */
    table_entry_length = p_clear_table->table_entry_length;
800071d8:	4c 41       	ld.w %d15,[%a4]4
  while (p_clear_table != NULL) {
    OsEE_tc_init_table_entry_ptr  block_to_clear;
    MemSize                       table_entry_length;

/* Get pointer to the block to be cleared */
    block_to_clear = p_clear_table->block_to_clear;
800071da:	d4 43       	ld.a %a3,[%a4]

/* Get the lenght of the table entry (in bytes) */
    table_entry_length = p_clear_table->table_entry_length;
    
/* We have finished when length == -1 */
    if (table_entry_length != 0xFFFFFFFFU) {
800071dc:	9e f6       	jeq %d15,-1,80007208 <osEE_tc_core0_start+0x340>
/* Prepare to clear as much unsigned long long as you can... */
      MemSize ull_cnt = table_entry_length / sizeof(uint64_t);
800071de:	8f df 1f 40 	sh %d4,%d15,-3

      while (ull_cnt != 0U) {
800071e2:	76 49       	jz %d4,800071f4 <osEE_tc_core0_start+0x32c>
        *block_to_clear.p_ull = 0ULL;
800071e4:	60 4f       	mov.a %a15,%d4
800071e6:	40 32       	mov.aa %a2,%a3
800071e8:	b0 ff       	add.a %a15,-1
800071ea:	89 22 48 01 	st.d [%a2+]8,%e2
800071ee:	fc fe       	loop %a15,800071ea <osEE_tc_core0_start+0x322>
800071f0:	01 34 03 36 	addsc.a %a3,%a3,%d4,3
        ++block_to_clear.p_ull;
        --ull_cnt;
      }

/*  Clear the remaning bytes */
      if (((table_entry_length) & 0x4U) != 0U) {
800071f4:	2e 22       	jz.t %d15,2,800071f8 <osEE_tc_core0_start+0x330>
        *block_to_clear.p_ui = 0x0U;
800071f6:	64 37       	st.w [%a3+],%d7
        ++block_to_clear.p_ui;
      }

      if (((table_entry_length) & 0x2U) != 0U) {
800071f8:	2e 12       	jz.t %d15,1,800071fc <osEE_tc_core0_start+0x334>
        *block_to_clear.p_us = 0x0U;
800071fa:	a4 36       	st.h [%a3+],%d6
        ++block_to_clear.p_us;
      }

      if (((table_entry_length) & 0x1U) != 0U) {
800071fc:	2e 02       	jz.t %d15,0,80007200 <osEE_tc_core0_start+0x338>
        *block_to_clear.p_uc = 0x0U;
800071fe:	34 35       	st.b [%a3],%d5
      }

/* Prepare the table pointer for the next iteration */
      ++p_clear_table;
80007200:	d9 44 08 00 	lea %a4,[%a4]8 <80000008 <BootModeHeader0+0x8>>
(
    const OsEE_tc_clear_table * p_clear_table_param
)
{
  const OsEE_tc_clear_table * p_clear_table = p_clear_table_param;
  while (p_clear_table != NULL) {
80007204:	bd 04 ea ff 	jnz.a %a4,800071d8 <osEE_tc_core0_start+0x310>
/* We have finished when length == -1 */
    if (table_entry_length != 0xFFFFFFFFU) {
/* Prepare to copy as much unsigned long long as you can... */
      MemSize ull_cnt = table_entry_length / sizeof(uint64_t);

      while (ull_cnt != 0U) {
80007208:	91 00 00 68 	movh.a %a6,32768
8000720c:	d9 66 98 50 	lea %a6,[%a6]2392 <80000958 <__copy_table>>

/* Get pointer to the data destination block */
    block_dest = p_copy_table->block_dest;

/* Get the lenght of the table entry (in bytes) */
    table_entry_length = p_copy_table->table_entry_length;
80007210:	4c 62       	ld.w %d15,[%a6]8
    OsEE_tc_init_table_entry_ptr  block_src;
    OsEE_tc_init_table_entry_ptr  block_dest;
    MemSize                       table_entry_length;

/* Get pointer to the data source block */
    block_src = p_copy_table->block_src;
80007212:	d4 65       	ld.a %a5,[%a6]

/* Get pointer to the data destination block */
    block_dest = p_copy_table->block_dest;
80007214:	99 64 04 00 	ld.a %a4,[%a6]4 <80000004 <BootModeHeader0+0x4>>

/* Get the lenght of the table entry (in bytes) */
    table_entry_length = p_copy_table->table_entry_length;
    
/* We have finished when length == -1 */
    if (table_entry_length != 0xFFFFFFFFU) {
80007218:	df ff 21 00 	jeq %d15,-1,8000725a <osEE_tc_core0_start+0x392>
/* Prepare to copy as much unsigned long long as you can... */
      MemSize ull_cnt = table_entry_length / sizeof(uint64_t);
8000721c:	8f df 1f 40 	sh %d4,%d15,-3

      while (ull_cnt != 0U) {
80007220:	76 4f       	jz %d4,8000723e <osEE_tc_core0_start+0x376>
80007222:	60 4f       	mov.a %a15,%d4
80007224:	40 43       	mov.aa %a3,%a4
80007226:	40 52       	mov.aa %a2,%a5
80007228:	b0 ff       	add.a %a15,-1
        *block_dest.p_ull = *block_src.p_ull;
8000722a:	09 22 48 01 	ld.d %e2,[%a2+]8
8000722e:	89 32 48 01 	st.d [%a3+]8,%e2
80007232:	fc fc       	loop %a15,8000722a <osEE_tc_core0_start+0x362>
80007234:	06 34       	sh %d4,3
80007236:	01 54 00 56 	addsc.a %a5,%a5,%d4,0
8000723a:	01 44 00 46 	addsc.a %a4,%a4,%d4,0
        ++block_dest.p_ull;
        --ull_cnt;
      }

/* Copy the remaning bytes */
      if (((table_entry_length) & 0x4U) != 0U) {
8000723e:	2e 23       	jz.t %d15,2,80007244 <osEE_tc_core0_start+0x37c>
        *block_dest.p_ui = *block_src.p_ui;
80007240:	44 52       	ld.w %d2,[%a5+]
80007242:	64 42       	st.w [%a4+],%d2
        ++block_src.p_ui;
        ++block_dest.p_ui;
      }

      if (((table_entry_length) & 0x2U) != 0U) {
80007244:	2e 14       	jz.t %d15,1,8000724c <osEE_tc_core0_start+0x384>
        *block_dest.p_us = *block_src.p_us;
80007246:	09 52 c2 00 	ld.hu %d2,[%a5+]2
8000724a:	a4 42       	st.h [%a4+],%d2
        ++block_src.p_us;
        ++block_dest.p_us;
      }

      if (((table_entry_length) & 0x1U) != 0U) {
8000724c:	2e 03       	jz.t %d15,0,80007252 <osEE_tc_core0_start+0x38a>
        *block_dest.p_uc = *block_src.p_uc;
8000724e:	0c 50       	ld.bu %d15,[%a5]0
80007250:	2c 40       	st.b [%a4]0,%d15
      }

/* Prepare the table pointer for the next iteration */
      ++p_copy_table;
80007252:	d9 66 0c 00 	lea %a6,[%a6]12 <8000000c <BootModeHeader0+0xc>>
(
  const OsEE_tc_copy_table * p_copy_table_param
)
{
  const OsEE_tc_copy_table * p_copy_table = p_copy_table_param;
  while (p_copy_table != NULL) {
80007256:	bd 06 dd ff 	jnz.a %a6,80007210 <osEE_tc_core0_start+0x348>
  osEE_tc_clear_safety_endinit(uint16_t pw)
{
/* Read Config_0 register */
  OsEE_tc_SCU_WDTS_CON0 safety_wdt_con0;

  safety_wdt_con0.reg = OSEE_TC_SCU_WDTS.con0.reg;
8000725a:	91 30 00 ff 	movh.a %a15,61443
8000725e:	d9 ff 30 36 	lea %a15,[%a15]24816 <f00360f0 <_SMALL_DATA4_+0x4002e0f0>>
80007262:	4c f0       	ld.w %d15,[%a15]0

/* If locked unlock it */
  if (safety_wdt_con0.bits.lck != 0U) {
80007264:	2e 16       	jz.t %d15,1,80007270 <osEE_tc_core0_start+0x3a8>
/* see Table 1 (Pass.word Access Bit Pattern Requirements) */
    safety_wdt_con0.bits.endinit = 1U;
    safety_wdt_con0.bits.lck     = 0U;
80007266:	b7 1f 02 f0 	insert %d15,%d15,1,0,2
    safety_wdt_con0.bits.pw      = pw;
8000726a:	37 8f 0e f1 	insert %d15,%d15,%d8,2,14

/* Password ready. Store it to WDT_CON0 to unprotect the register */
    OSEE_TC_SCU_WDTS.con0.reg = safety_wdt_con0.reg;
8000726e:	68 0f       	st.w [%a15]0,%d15
  }

/* Clear ENDINT and set LCK bit in Config_0 register */
  safety_wdt_con0.bits.endinit = 0U;
80007270:	8f 1f c0 f1 	andn %d15,%d15,1
  safety_wdt_con0.bits.lck     = 1U;
80007274:	b7 1f 81 f0 	insert %d15,%d15,1,1,1
  OSEE_TC_SCU_WDTS.con0.reg    = safety_wdt_con0.reg;
80007278:	91 30 00 ff 	movh.a %a15,61443
8000727c:	d9 ff 30 36 	lea %a15,[%a15]24816 <f00360f0 <_SMALL_DATA4_+0x4002e0f0>>
80007280:	68 0f       	st.w [%a15]0,%d15

/* Read back ENDINIT and wait until it has been cleared */
  while (OSEE_TC_SCU_WDTS.con0.bits.endinit == 1U) {
80007282:	4c f0       	ld.w %d15,[%a15]0
80007284:	6f 0f ff ff 	jnz.t %d15,0,80007282 <osEE_tc_core0_start+0x3ba>
  OSEE_TC_SCU_REG(OSEE_TC_SCU_CCUCON8_OFF) = OSEE_TC_SCU_CCUCON8_INIT;
#endif /* OSEE_TC_SCU_CCUCON8_INIT */

/* BUS Divisors */
/* Configure CCUCON0 */
  OSEE_TC_SCU_CCUCON0.reg = OSEE_TC_SCU_CCUCON0_INIT;
80007288:	7b 20 22 f1 	movh %d15,4642
8000728c:	91 30 00 ff 	movh.a %a15,61443
80007290:	1b 1f 10 f0 	addi %d15,%d15,257
80007294:	d9 ff 30 06 	lea %a15,[%a15]24624 <f0036030 <_SMALL_DATA4_+0x4002e030>>
80007298:	68 0f       	st.w [%a15]0,%d15
#if (defined(OSEE_TC_SCU_CCUCON5_INIT))
  OSEE_TC_SCU_REG(OSEE_TC_SCU_CCUCON5_OFF) = OSEE_TC_SCU_CCUCON5_INIT;
#endif /* OSEE_TC_SCU_CCUCON5_INIT */
/* Configure CCUCON1 and Update CCU 0, 1 & 5. Forced INSEL to 1 even for
   external configuration, otherwise PLL initialization won't work. */
  OSEE_TC_SCU_CCUCON1.reg = OSEE_TC_SCU_CCUCON1_INIT |
8000729a:	7b 00 00 f5 	movh %d15,20480
8000729e:	91 30 00 ff 	movh.a %a15,61443
800072a2:	1b 0f 10 f1 	addi %d15,%d15,4352
800072a6:	d9 ff 34 06 	lea %a15,[%a15]24628 <f0036034 <_SMALL_DATA4_+0x4002e034>>
800072aa:	68 0f       	st.w [%a15]0,%d15
{
  /*
   * Default System Oscillator Configuration
   * MODE:    0   -> External Crystal
   */
  OSEE_TC_SCU_OSCCON.reg = OSEE_TC_SCU_OSCCON_OSCRES |
800072ac:	7b 70 00 f0 	movh %d15,7
800072b0:	91 30 00 ff 	movh.a %a15,61443
800072b4:	1b cf 01 f0 	addi %d15,%d15,28
800072b8:	d9 ff 10 06 	lea %a15,[%a15]24592 <f0036010 <_SMALL_DATA4_+0x4002e010>>
800072bc:	68 0f       	st.w [%a15]0,%d15
    OSEE_TC_SCU_OSCCON_GAINSEL | OSEE_TC_SCU_OSCCON_MODE(0U) |
    OSEE_TC_SCU_OSCCON_OSCVAL((OSEE_TC_BOARD_FOSC / 2500000U) - 1U);

  while (OSEE_TC_SCU_OSCCON.bits.plllv == 0U) {
800072be:	4c f0       	ld.w %d15,[%a15]0
800072c0:	6f 1f ff 7f 	jz.t %d15,1,800072be <osEE_tc_core0_start+0x3f6>
    ; /* Oscillator not too low */
  }

  while (OSEE_TC_SCU_OSCCON.bits.pllhv == 0U) {
800072c4:	91 30 00 ff 	movh.a %a15,61443
800072c8:	d9 ff 10 06 	lea %a15,[%a15]24592 <f0036010 <_SMALL_DATA4_+0x4002e010>>
800072cc:	4c f0       	ld.w %d15,[%a15]0
800072ce:	6f 8f ff 7f 	jz.t %d15,8,800072cc <osEE_tc_core0_start+0x404>
/*===================== Configure CCU Clock Control =========================*/
  osEE_tc_conf_clock_ctrl();
/*===================== Configure Oscillator Control ========================*/
  osEE_tc_conf_osc_ctrl();
/*============================ Configure PLL ================================*/
  osEE_tc_set_pll_fsource(OSEE_CPU_CLOCK);
800072d2:	7b c0 be 40 	movh %d4,3052
  osEE_tc_set_safety_endinit(uint16_t pw)
{
/* Read Config_0 register */
  OsEE_tc_SCU_WDTS_CON0 safety_wdt_con0;

  safety_wdt_con0.reg = OSEE_TC_SCU_WDTS.con0.reg;
800072d6:	91 30 00 ff 	movh.a %a15,61443
800072da:	1b 04 20 4c 	addi %d4,%d4,-15872
800072de:	d9 ff 30 36 	lea %a15,[%a15]24816 <f00360f0 <_SMALL_DATA4_+0x4002e0f0>>
800072e2:	6d 00 9a 00 	call 80007416 <osEE_tc_set_pll_fsource>
800072e6:	4c f0       	ld.w %d15,[%a15]0

/* If locked unlock it */
  if (safety_wdt_con0.bits.lck != 0U) {
800072e8:	2e 16       	jz.t %d15,1,800072f4 <osEE_tc_core0_start+0x42c>
/* see Table 1 (Pass.word Access Bit Pattern Requirements) */
    safety_wdt_con0.bits.endinit = 1U;
    safety_wdt_con0.bits.lck     = 0U;
800072ea:	b7 1f 02 f0 	insert %d15,%d15,1,0,2
    safety_wdt_con0.bits.pw      = pw;
800072ee:	37 8f 0e f1 	insert %d15,%d15,%d8,2,14

/* Password ready. Store it to WDT_CON0 to unprotect the register */
    OSEE_TC_SCU_WDTS.con0.reg = safety_wdt_con0.reg;
800072f2:	68 0f       	st.w [%a15]0,%d15
  }


/* Set ENDINT and set LCK bit in Config_0 register */
  safety_wdt_con0.bits.endinit = 1U;
800072f4:	b7 1f 01 f0 	insert %d15,%d15,1,0,1
  safety_wdt_con0.bits.lck     = 1U;
800072f8:	b7 1f 81 f0 	insert %d15,%d15,1,1,1
  OSEE_TC_SCU_WDTS.con0.reg   = safety_wdt_con0.reg;
800072fc:	91 30 00 ff 	movh.a %a15,61443
80007300:	d9 ff 30 36 	lea %a15,[%a15]24816 <f00360f0 <_SMALL_DATA4_+0x4002e0f0>>
80007304:	68 0f       	st.w [%a15]0,%d15

/* Read back ENDINIT and wait until it has been cleared */
  while (OSEE_TC_SCU_WDTS.con0.bits.endinit == 0U) {
80007306:	4c f0       	ld.w %d15,[%a15]0
80007308:	6f 0f ff 7f 	jz.t %d15,0,80007306 <osEE_tc_core0_start+0x43e>
  osEE_tc_set_safety_endinit(safety_wdt_pw);
#endif /* OSEE_CPU_CLOCK */
#endif /* !OSEE_BYPASS_CLOCK_CONFIGURATION */
#endif /* !OSEE_TRICORE_ILLD && !OSEE_TC_2G */

  OSEE_EXIT(main());
8000730c:	6d ff d5 fd 	call 80006eb6 <main>
80007310:	02 24       	mov %d4,%d2
80007312:	1d 00 09 28 	j 8000c324 <_exit>
    OsEE_reg   pcxi_o;
/* Get current CSA pointer */
    OsEE_csa * const p_csa = &p_csa_begin[(i - 1U)];

/* Store in current CSA previous pointer (null in last CSA. i.e. First time!) */
    p_csa->l_next.reg = pcxi_val;
80007316:	60 f2       	mov.a %a2,%d15
80007318:	74 22       	st.w [%a2],%d2
/* Current CSA segment */
    pcxi_s  = (((OsEE_reg)p_csa >> 28U) & 0xFU) << 16U;
/* Evaluate CSA Segment Offset */
    pcxi_o  = (((OsEE_reg)p_csa >> 6U) & 0xFFFFU);
/* Compose pcxi_s and pcxi_o in the pcxi_val to be stored in next CSA */
    pcxi_val = pcxi_s | pcxi_o;
8000731a:	37 54 10 28 	insert %d2,%d4,%d5,16,16

/* Check if you have to populate LCX that point to the 'almost empty'
   position */
    --fcd_needed_csa;
    if (fcd_needed_csa == 0U) {
8000731e:	76 35       	jz %d3,80007328 <osEE_tc_core0_start+0x460>
80007320:	1b 0f fc ff 	addi %d15,%d15,-64
80007324:	1d ff e3 fe 	j 800070ea <osEE_tc_core0_start+0x222>
/* After having stored the LCX, I would have to have a 32 bit wrap around to
   override the previous value and in a 32-bit address space is not possible. */
      osEE_tc_set_csfr(OSEE_CSFR_LCX, pcxi_val);
80007328:	cd c2 e3 0f 	mtcr $lcx,%d2
8000732c:	0d 00 c0 04 	isync 
80007330:	3c f8       	j 80007320 <osEE_tc_core0_start+0x458>

80007332 <osEE_tricore_system_timer_handler>:
80007332:	4d c0 e1 4f 	mfcr %d4,$core_id
#include "Os_MemMap.h"
#endif /* __TASKING__ */

static OsEE_reg osEE_tc_stm_us_ticks(OsEE_reg usec) {
  OsEE_reg ticks;
  if (osEE_tc_stm_freq_khz >= OSEE_KILO) {
80007336:	91 00 00 f7 	movh.a %a15,28672
8000733a:	19 ff 38 84 	ld.w %d15,[%a15]16952 <70004238 <osEE_tc_stm_freq_khz>>
8000733e:	3b 80 3e 50 	mov %d5,1000
80007342:	37 04 48 40 	extr %d4,%d4,0,8
80007346:	3f 5f 0b 80 	jlt.u %d15,%d5,8000735c <osEE_tricore_system_timer_handler+0x2a>
    ticks = usec * (osEE_tc_stm_freq_khz / OSEE_KILO);
8000734a:	7b 20 06 21 	movh %d2,4194
8000734e:	1b 32 dd 24 	addi %d2,%d2,19923
80007352:	73 2f 68 20 	mul.u %e2,%d15,%d2
80007356:	8f a3 1f f0 	sh %d15,%d3,-6
8000735a:	e2 5f       	mul %d15,%d5
#endif /* OSEE_CORE_ID_VALID_MASK & 0x40U */
/* CMP0IRR bit 0 => 0x1 | CMP0IRS bit 1 => 0x2 */
#if 0
  OSEE_TC_STM_REG(stm_id, OSEE_TC_STM_ISCR_OFF) = 0x1U;
#endif
  OSEE_TC_STM_REG(stm_id, OSEE_TC_STM_CMP0_OFF) += osEE_tc_stm_us_ticks(usec);
8000735c:	8f 34 00 41 	and %d4,%d4,3
80007360:	9b 04 0f 40 	addih %d4,%d4,240
80007364:	8f 84 00 40 	sh %d4,%d4,8
80007368:	60 4f       	mov.a %a15,%d4
8000736a:	48 c2       	ld.w %d2,[%a15]48
8000736c:	42 2f       	add %d15,%d2
8000736e:	68 cf       	st.w [%a15]48,%d15
      break;
  }
#endif /* OSEE_SINGLECORE */

  p_cdb = osEE_get_curr_core();
  osEE_counter_increment(p_cdb->p_sys_counter_db);
80007370:	91 00 00 f8 	movh.a %a15,32768
80007374:	d9 ff 04 60 	lea %a15,[%a15]388 <80000184 <osEE_cdb_var>>
80007378:	c8 24       	ld.a %a4,[%a15]8
8000737a:	1d 00 af 0a 	j 800088d8 <osEE_counter_increment>

8000737e <osEE_tc_initialize_system_timer>:
}

OSEE_STATIC_INLINE FUNC(uint8_t, OS_CODE) OSEE_ALWAYS_INLINE
OSEE_ISR2_VIRT_TO_HW_PRIO(TaskPrio virt_prio)
{
  return (uint8_t) (((virt_prio) & (~OSEE_ISR2_PRIO_BIT)) + 1U) ;
8000737e:	39 42 1c 00 	ld.bu %d2,[%a4]28
 * @brief  Used to set STM suspension when OCDS take control
 */
OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE
  osEE_tc_stm_ocds_suspend_control(OsEE_reg stm_id)
{
  OSEE_TC_STM_REG(stm_id, OSEE_TC_STM_OCS_OFF) =
80007382:	7b 00 20 31 	movh %d3,4608
80007386:	8f f2 07 21 	and %d2,%d2,127
8000738a:	1b 12 00 70 	addi %d7,%d2,1
8000738e:	a5 f3 28 30 	st.w f00000e8 <_SMALL_DATA4_+0x3fff80e8>,%d3
80007392:	4d c0 e1 2f 	mfcr %d2,$core_id
#include "Os_MemMap.h"
#endif /* __TASKING__ */

static OsEE_reg osEE_tc_stm_us_ticks(OsEE_reg usec) {
  OsEE_reg ticks;
  if (osEE_tc_stm_freq_khz >= OSEE_KILO) {
80007396:	91 00 00 f7 	movh.a %a15,28672
8000739a:	19 ff 38 84 	ld.w %d15,[%a15]16952 <70004238 <osEE_tc_stm_freq_khz>>
8000739e:	3b 80 3e 60 	mov %d6,1000
800073a2:	37 02 48 30 	extr %d3,%d2,0,8
800073a6:	3f 6f 0b 80 	jlt.u %d15,%d6,800073bc <osEE_tc_initialize_system_timer+0x3e>
    ticks = usec * (osEE_tc_stm_freq_khz / OSEE_KILO);
800073aa:	7b 20 06 41 	movh %d4,4194
800073ae:	1b 34 dd 44 	addi %d4,%d4,19923
800073b2:	73 4f 68 40 	mul.u %e4,%d15,%d4
800073b6:	8f a5 1f f0 	sh %d15,%d5,-6
800073ba:	e2 6f       	mul %d15,%d6
/* Adjust the size of the mask */
  size_of_compare = 31U - ((uint8_t)osEE_tc_clz(us_in_ticks));

/*  Set Compare Value Register (actual value + increment,
    I don't need to handle wrap around) */
  OSEE_TC_STM_REG(stm_id, OSEE_TC_STM_CMP0_OFF) =
800073bc:	8f 33 00 31 	and %d3,%d3,3
800073c0:	9b 03 0f 50 	addih %d5,%d3,240
800073c4:	8f 85 00 50 	sh %d5,%d5,8
800073c8:	60 5f       	mov.a %a15,%d5
  __asm__ volatile ("mov.aa %0, %%" #areg : "=a"(ptr): : "memory", #areg)

#define osEE_tc_getareg(areg, ptr) osEE_tc_getareg2(areg, ptr)

OSEE_STATIC_INLINE OsEE_reg OSEE_ALWAYS_INLINE osEE_tc_clz(OsEE_reg reg) {
  return (OsEE_reg)__builtin_clz(reg);
800073ca:	0f 0f b0 41 	clz %d4,%d15
 *  \return The timer lower word value read.
 */
OSEE_STATIC_INLINE OsEE_reg OSEE_ALWAYS_INLINE
  osEE_tc_stm_get_time_lower_word(OsEE_reg stm_id)
{
  return OSEE_TC_STM_REG(stm_id, OSEE_TC_STM_TIM0_OFF);
800073ce:	48 45       	ld.w %d5,[%a15]16
  OsEE_reg   const  stm_id  = (OsEE_reg)core_id;
#endif /* OSEE_CORE_ID_VALID_MASK & 0x40U */
/* Get Interrupt period in ticks */
  us_in_ticks = osEE_tc_stm_us_ticks(usec);
/* Adjust the size of the mask */
  size_of_compare = 31U - ((uint8_t)osEE_tc_clz(us_in_ticks));
800073d0:	8b f4 01 41 	rsub %d4,%d4,31

/*  Set Compare Value Register (actual value + increment,
    I don't need to handle wrap around) */
  OSEE_TC_STM_REG(stm_id, OSEE_TC_STM_CMP0_OFF) =
    us_in_ticks + osEE_tc_stm_get_time_lower_word(stm_id);
800073d4:	42 5f       	add %d15,%d5
/* Adjust the size of the mask */
  size_of_compare = 31U - ((uint8_t)osEE_tc_clz(us_in_ticks));

/*  Set Compare Value Register (actual value + increment,
    I don't need to handle wrap around) */
  OSEE_TC_STM_REG(stm_id, OSEE_TC_STM_CMP0_OFF) =
800073d6:	68 cf       	st.w [%a15]48,%d15
    us_in_ticks + osEE_tc_stm_get_time_lower_word(stm_id);

  if (intvec != 0U) {
    OSEE_TC_STM_CMCON(stm_id).bits.mstart0  = 0U;
800073d8:	48 e5       	ld.w %d5,[%a15]56
    OSEE_TC_STM_ICR(stm_id).bits.cmp0en     = 1U;

/*
 *  STM service Request configuration
 */
    osEE_tc_conf_src(core_id, OSEE_TC_STM_SRC_OFFSET(stm_id, 0U), intvec);
800073da:	06 33       	sh %d3,3
    I don't need to handle wrap around) */
  OSEE_TC_STM_REG(stm_id, OSEE_TC_STM_CMP0_OFF) =
    us_in_ticks + osEE_tc_stm_get_time_lower_word(stm_id);

  if (intvec != 0U) {
    OSEE_TC_STM_CMCON(stm_id).bits.mstart0  = 0U;
800073dc:	b7 05 05 54 	insert %d5,%d5,0,8,5
 *  Service Request Configuration
 *  [0..7] SRPN = Priority
 *  [10] Service Request enable
 *  [11..12] Type Of Service (means which CPU or DMA will handle it)
 */
  OSEE_TC_SRC_REG(src_offset) = OSEE_TC_SRN_TYPE_OF_SERVICE(tos) |
800073e0:	60 32       	mov.a %a2,%d3
800073e2:	68 e5       	st.w [%a15]56,%d5
    OSEE_TC_STM_CMCON(stm_id).bits.msize0   = size_of_compare;
800073e4:	4c fe       	ld.w %d15,[%a15]56
800073e6:	8f 32 00 21 	and %d2,%d2,3
800073ea:	37 4f 05 40 	insert %d4,%d15,%d4,0,5
800073ee:	b7 87 99 f3 	insert %d15,%d7,8,7,25
800073f2:	68 e4       	st.w [%a15]56,%d4
/* Tie STM Service Request 0 with Compare Register 0 */
    OSEE_TC_STM_ICR(stm_id).bits.cmp0os     = 0U;
800073f4:	48 f4       	ld.w %d4,[%a15]60
800073f6:	8f b2 00 20 	sh %d2,%d2,11
800073fa:	8f 44 c0 41 	andn %d4,%d4,4
800073fe:	68 f4       	st.w [%a15]60,%d4
/* Enable STM Service Request Source */
    OSEE_TC_STM_ICR(stm_id).bits.cmp0en     = 1U;
80007400:	48 f4       	ld.w %d4,[%a15]60
      OSEE_TC_SRN_ENABLE | OSEE_TC_SRN_PRIORITY(prio);
80007402:	a6 f2       	or %d2,%d15
80007404:	8f 14 40 41 	or %d4,%d4,1
80007408:	68 f4       	st.w [%a15]60,%d4
 *  Service Request Configuration
 *  [0..7] SRPN = Priority
 *  [10] Service Request enable
 *  [11..12] Type Of Service (means which CPU or DMA will handle it)
 */
  OSEE_TC_SRC_REG(src_offset) = OSEE_TC_SRN_TYPE_OF_SERVICE(tos) |
8000740a:	d9 2f 50 28 	lea %a15,[%a2]-31600
8000740e:	11 4f 00 ff 	addih.a %a15,%a15,61444
80007412:	68 02       	st.w [%a15]0,%d2
80007414:	00 90       	ret 

80007416 <osEE_tc_set_pll_fsource>:

  bestK2 = 0U;
  bestN  = 0U;
  bestP  = 0U;
  /* K2+1 div should be even for 50% duty cycle */
  k2Steps = 2;
80007416:	7b e0 e4 30 	movh %d3,3662
8000741a:	1b 13 c0 31 	addi %d3,%d3,7169
8000741e:	82 1f       	mov %d15,1
80007420:	0b 34 50 21 	ge.u %d2,%d4,%d3
80007424:	7b c0 be 50 	movh %d5,3052
80007428:	ab 2f 80 22 	sel %d2,%d2,%d15,2
8000742c:	1b 05 20 5c 	addi %d5,%d5,-15872
80007430:	53 f2 20 70 	mul %d7,%d2,15
80007434:	3b 00 01 a0 	mov %d10,16
80007438:	02 56       	mov %d6,%d5
  }

  for (
    p = OSEE_TC_P_MAX;
    ((p >= OSEE_TC_P_MIN ) && (fPllError != 0ULL));
    --p
8000743a:	c2 fa       	add %d10,-1
  if (fpll > OSEE_TC_FPLL_KSTEP)
  {
    k2Steps = 1;
  }

  for (
8000743c:	8b 06 20 f2 	ne %d15,%d6,0
    p = OSEE_TC_P_MAX;
    ((p >= OSEE_TC_P_MIN ) && (fPllError != 0ULL));
    --p
  )
  {
    fRef = ((uint64_t)OSEE_TC_BOARD_FOSC / p);
80007440:	7b 10 13 c0 	movh %d12,305

    if ((fRef >= OSEE_TC_FREF_MIN) && (fRef <= OSEE_TC_FREF_MAX))
80007444:	91 40 0f 50 	movh.a %a5,244
          k2 += k2Steps
        )
      {
        fVco = ((uint64_t)fpll) * k2;

        if ((fVco >= OSEE_TC_FVCO_MIN) && (fVco <= OSEE_TC_FVCO_MAX))
80007448:	a0 03       	mov.a %a3,0
8000744a:	91 80 82 2e 	movh.a %a2,59432
8000744e:	91 80 7d 61 	movh.a %a6,6104
  if (fpll > OSEE_TC_FPLL_KSTEP)
  {
    k2Steps = 1;
  }

  for (
80007452:	8b 0a 20 f4 	and.ne %d15,%d10,0

  bestK2 = 0U;
  bestN  = 0U;
  bestP  = 0U;
  /* K2+1 div should be even for 50% duty cycle */
  k2Steps = 2;
80007456:	60 2f       	mov.a %a15,%d2
80007458:	60 74       	mov.a %a4,%d7
8000745a:	d2 00       	mov %e0,0
8000745c:	82 08       	mov %d8,0
    p = OSEE_TC_P_MAX;
    ((p >= OSEE_TC_P_MIN ) && (fPllError != 0ULL));
    --p
  )
  {
    fRef = ((uint64_t)OSEE_TC_BOARD_FOSC / p);
8000745e:	1b 0c d0 c2 	addi %d12,%d12,11520

    if ((fRef >= OSEE_TC_FREF_MIN) && (fRef <= OSEE_TC_FREF_MAX))
80007462:	d9 55 41 02 	lea %a5,[%a5]9217 <f42401 <__DSPR1_SIZE+0xf24401>>
          k2 += k2Steps
        )
      {
        fVco = ((uint64_t)fpll) * k2;

        if ((fVco >= OSEE_TC_FVCO_MIN) && (fVco <= OSEE_TC_FVCO_MAX))
80007466:	b0 f3       	add.a %a3,-1
80007468:	d9 22 c0 07 	lea %a2,[%a2]31744 <e8287c00 <_SMALL_DATA4_+0x3827fc00>>
8000746c:	d9 66 41 08 	lea %a6,[%a6]-31743 <17d78401 <__DSPR1_SIZE+0x17d5a401>>
  if (fpll > OSEE_TC_FPLL_KSTEP)
  {
    k2Steps = 1;
  }

  for (
80007470:	6e 55       	jz %d15,8000751a <osEE_tc_set_pll_fsource+0x104>
    p = OSEE_TC_P_MAX;
    ((p >= OSEE_TC_P_MIN ) && (fPllError != 0ULL));
    --p
  )
  {
    fRef = ((uint64_t)OSEE_TC_BOARD_FOSC / p);
80007472:	4b ac 11 22 	div.u %e2,%d12,%d10

    if ((fRef >= OSEE_TC_FREF_MIN) && (fRef <= OSEE_TC_FREF_MAX))
80007476:	7b 60 f8 7f 	movh %d7,65414
8000747a:	1b 07 e0 7e 	addi %d7,%d7,-4608
8000747e:	0b 72 40 70 	addx %d7,%d2,%d7
    p = OSEE_TC_P_MAX;
    ((p >= OSEE_TC_P_MIN ) && (fPllError != 0ULL));
    --p
  )
  {
    fRef = ((uint64_t)OSEE_TC_BOARD_FOSC / p);
80007482:	82 03       	mov %d3,0

    if ((fRef >= OSEE_TC_FREF_MIN) && (fRef <= OSEE_TC_FREF_MAX))
80007484:	8b f3 bf 20 	addc %d2,%d3,-1
80007488:	80 5e       	mov.d %d14,%a5
8000748a:	ba 02       	eq %d15,%d2,0
8000748c:	0b e7 50 f2 	and.ge.u %d15,%d7,%d14
80007490:	8b 02 00 f5 	or.ne %d15,%d2,0
80007494:	ee 3b       	jnz %d15,8000750a <osEE_tc_set_pll_fsource+0xf4>
80007496:	02 ab       	mov %d11,%d10
80007498:	82 19       	mov %d9,1
          k2 += k2Steps
        )
      {
        fVco = ((uint64_t)fpll) * k2;

        if ((fVco >= OSEE_TC_FVCO_MIN) && (fVco <= OSEE_TC_FVCO_MAX))
8000749a:	80 3f       	mov.d %d15,%a3
8000749c:	80 2e       	mov.d %d14,%a2
8000749e:	80 67       	mov.d %d7,%a6
800074a0:	03 49 68 2e 	madd.u %e2,%e14,%d9,%d4
800074a4:	8b 06 20 d2 	ne %d13,%d6,0
800074a8:	ba 03       	eq %d15,%d3,0
800074aa:	0b 72 30 f2 	and.lt.u %d15,%d2,%d7
800074ae:	6e 25       	jz %d15,800074f8 <osEE_tc_set_pll_fsource+0xe2>
        {
          for (
800074b0:	df 06 2d 00 	jeq %d6,0,8000750a <osEE_tc_set_pll_fsource+0xf4>
800074b4:	82 12       	mov %d2,1
              ((n <= OSEE_TC_N_MAX) && (fPllError != 0U));
              ++n
            )
          {
            fPllError = (
              (((n) / (p * k2)) * OSEE_TC_BOARD_FOSC) - fpll
800074b6:	4b b2 11 62 	div.u %e6,%d2,%d11
              bestK2         = k2;
              bestN          = n;
              bestP          = p;
            }

            if (fPllLeastError > fPllError)
800074ba:	82 13       	mov %d3,1
              ((n <= OSEE_TC_N_MAX) && (fPllError != 0U));
              ++n
            )
          {
            fPllError = (
              (((n) / (p * k2)) * OSEE_TC_BOARD_FOSC) - fpll
800074bc:	02 6f       	mov %d15,%d6
800074be:	e2 cf       	mul %d15,%d12
800074c0:	a2 4f       	sub %d15,%d4
              bestK2         = k2;
              bestN          = n;
              bestP          = p;
            }

            if (fPllLeastError > fPllError)
800074c2:	0b 5f 30 32 	and.lt.u %d3,%d15,%d5
              n = OSEE_TC_N_MIN;
              ((n <= OSEE_TC_N_MAX) && (fPllError != 0U));
              ++n
            )
          {
            fPllError = (
800074c6:	53 1f 40 60 	mul.u %e6,%d15,1
800074ca:	2b f5 50 53 	seln %d5,%d3,%d5,%d15
800074ce:	2b a1 50 13 	seln %d1,%d3,%d1,%d10
800074d2:	2b 20 50 03 	seln %d0,%d3,%d0,%d2
800074d6:	2b 98 50 83 	seln %d8,%d3,%d8,%d9
              (((n) / (p * k2)) * OSEE_TC_BOARD_FOSC) - fpll
            );

            if (fPllError == ((uint64_t)0U) )
800074da:	ee 05       	jnz %d15,800074e4 <osEE_tc_set_pll_fsource+0xce>
800074dc:	0b 2a 10 08 	mov %e0,%d10,%d2
800074e0:	02 98       	mov %d8,%d9
800074e2:	82 05       	mov %d5,0
        if ((fVco >= OSEE_TC_FVCO_MIN) && (fVco <= OSEE_TC_FVCO_MAX))
        {
          for (
              n = OSEE_TC_N_MIN;
              ((n <= OSEE_TC_N_MAX) && (fPllError != 0U));
              ++n
800074e4:	c2 12       	add %d2,1
      {
        fVco = ((uint64_t)fpll) * k2;

        if ((fVco >= OSEE_TC_FVCO_MIN) && (fVco <= OSEE_TC_FVCO_MAX))
        {
          for (
800074e6:	8b 12 68 32 	lt.u %d3,%d2,129
800074ea:	8b 0f 20 34 	and.ne %d3,%d15,0
              n = OSEE_TC_N_MIN;
              ((n <= OSEE_TC_N_MAX) && (fPllError != 0U));
800074ee:	8b 0f 20 d2 	ne %d13,%d15,0
      {
        fVco = ((uint64_t)fpll) * k2;

        if ((fVco >= OSEE_TC_FVCO_MIN) && (fVco <= OSEE_TC_FVCO_MAX))
        {
          for (
800074f2:	df 03 e2 ff 	jne %d3,0,800074b6 <osEE_tc_set_pll_fsource+0xa0>
800074f6:	a6 76       	or %d6,%d7
    if ((fRef >= OSEE_TC_FREF_MIN) && (fRef <= OSEE_TC_FREF_MAX))
    {
      for (
          k2 = OSEE_TC_K2_MIN;
          ((k2 <= OSEE_TC_K2_MAX) && (fPllError != 0U));
          k2 += k2Steps
800074f8:	80 fe       	mov.d %d14,%a15
800074fa:	80 4f       	mov.d %d15,%a4
800074fc:	42 e9       	add %d9,%d14
800074fe:	42 fb       	add %d11,%d15

    if ((fRef >= OSEE_TC_FREF_MIN) && (fRef <= OSEE_TC_FREF_MAX))
    {
      for (
          k2 = OSEE_TC_K2_MIN;
          ((k2 <= OSEE_TC_K2_MAX) && (fPllError != 0U));
80007500:	8b d9 61 f2 	lt.u %d15,%d9,29
  {
    fRef = ((uint64_t)OSEE_TC_BOARD_FOSC / p);

    if ((fRef >= OSEE_TC_FREF_MIN) && (fRef <= OSEE_TC_FREF_MAX))
    {
      for (
80007504:	26 fd       	and %d13,%d15
80007506:	df 0d ca ff 	jne %d13,0,8000749a <osEE_tc_set_pll_fsource+0x84>
  }

  for (
    p = OSEE_TC_P_MAX;
    ((p >= OSEE_TC_P_MIN ) && (fPllError != 0ULL));
    --p
8000750a:	c2 fa       	add %d10,-1
  if (fpll > OSEE_TC_FPLL_KSTEP)
  {
    k2Steps = 1;
  }

  for (
8000750c:	8b 06 20 f2 	ne %d15,%d6,0
80007510:	8b 0a 20 f4 	and.ne %d15,%d10,0
80007514:	01 f4 20 40 	sub.a %a4,%a4,%a15
80007518:	ee ad       	jnz %d15,80007472 <osEE_tc_set_pll_fsource+0x5c>
      }
    }
  }

  /* Percent ALLOWED_DEVIATION error allowed */
  fpll_maxerrorallowed = (fpll * OSEE_TC_DEV_ALLOWED) / ((OsEE_reg)100U);
8000751a:	7b c0 1e 25 	movh %d2,20972
8000751e:	06 14       	sh %d4,1
80007520:	1b f2 51 28 	addi %d2,%d2,-31457
80007524:	73 24 68 20 	mul.u %e2,%d4,%d2
80007528:	8f b3 1f f0 	sh %d15,%d3,-5
  if (fPllLeastError < (uint64_t)fpll_maxerrorallowed)
8000752c:	7f f5 65 80 	jge.u %d5,%d15,800075f6 <osEE_tc_set_pll_fsource+0x1e0>
  {
    /* Divide by K2DIV + 1 */
    OSEE_TC_SCU_PLLCON1.bits.k2div = (uint8_t)(bestK2 - 1U);
80007530:	91 30 00 ff 	movh.a %a15,61443
80007534:	d9 ff 1c 06 	lea %a15,[%a15]24604 <f003601c <_SMALL_DATA4_+0x4002e01c>>
80007538:	4c f0       	ld.w %d15,[%a15]0
8000753a:	c2 f8       	add %d8,-1
8000753c:	37 8f 07 80 	insert %d8,%d15,%d8,0,7
80007540:	68 08       	st.w [%a15]0,%d8

    while (OSEE_TC_SCU_PLLSTAT.bits.k2rdy == 0U) {
80007542:	91 30 00 ff 	movh.a %a15,61443
80007546:	d9 ff 14 06 	lea %a15,[%a15]24596 <f0036014 <_SMALL_DATA4_+0x4002e014>>
8000754a:	4c f0       	ld.w %d15,[%a15]0
8000754c:	6f 5f ff 7f 	jz.t %d15,5,8000754a <osEE_tc_set_pll_fsource+0x134>
    }

    /* K1 divider default value */

    /* Enabled the VCO Bypass Mode */
    OSEE_TC_SCU_PLLCON0.bits.vcobyp = 1U;
80007550:	91 30 00 ff 	movh.a %a15,61443
80007554:	d9 ff 18 06 	lea %a15,[%a15]24600 <f0036018 <_SMALL_DATA4_+0x4002e018>>
80007558:	4c f0       	ld.w %d15,[%a15]0
8000755a:	96 01       	or %d15,1
8000755c:	68 0f       	st.w [%a15]0,%d15

    while (OSEE_TC_SCU_PLLSTAT.bits.vcobyst == 0U) {
8000755e:	91 30 00 ff 	movh.a %a15,61443
80007562:	d9 ff 14 06 	lea %a15,[%a15]24596 <f0036014 <_SMALL_DATA4_+0x4002e014>>
80007566:	4c f0       	ld.w %d15,[%a15]0
80007568:	6f 0f ff 7f 	jz.t %d15,0,80007566 <osEE_tc_set_pll_fsource+0x150>
      ; /* Wait until prescaler mode is entered */
    }

    /* I will use n=80 and p=2. Because I can get al the
       needed values */
    OSEE_TC_SCU_PLLCON0.bits.pdiv = (uint8_t)(bestP - 1U);
8000756c:	91 30 00 ff 	movh.a %a15,61443
80007570:	d9 ff 18 06 	lea %a15,[%a15]24600 <f0036018 <_SMALL_DATA4_+0x4002e018>>
80007574:	4c f0       	ld.w %d15,[%a15]0
80007576:	c2 f1       	add %d1,-1
80007578:	37 1f 04 1c 	insert %d1,%d15,%d1,24,4
    OSEE_TC_SCU_PLLCON0.bits.ndiv = (uint8_t)(bestN - 1U);
8000757c:	c2 f0       	add %d0,-1
      ; /* Wait until prescaler mode is entered */
    }

    /* I will use n=80 and p=2. Because I can get al the
       needed values */
    OSEE_TC_SCU_PLLCON0.bits.pdiv = (uint8_t)(bestP - 1U);
8000757e:	68 01       	st.w [%a15]0,%d1
    OSEE_TC_SCU_PLLCON0.bits.ndiv = (uint8_t)(bestN - 1U);
80007580:	4c f0       	ld.w %d15,[%a15]0
80007582:	37 0f 87 04 	insert %d0,%d15,%d0,9,7
80007586:	68 00       	st.w [%a15]0,%d0

    /* Power down VCO Normal Behavior */
    OSEE_TC_SCU_PLLCON0.bits.vcopwd = 0U;
80007588:	4c f0       	ld.w %d15,[%a15]0
8000758a:	8f 2f c0 f1 	andn %d15,%d15,2
8000758e:	68 0f       	st.w [%a15]0,%d15

    /***** Configure PLL normal mode. *****/

    /* Automatic oscillator disconnect disabled */
    OSEE_TC_SCU_PLLCON0.bits.oscdisdis = 1U;
80007590:	4c f0       	ld.w %d15,[%a15]0
80007592:	96 40       	or %d15,64
80007594:	68 0f       	st.w [%a15]0,%d15
    /* Connect VCO to the oscillator */
    OSEE_TC_SCU_PLLCON0.bits.clrfindis = 1U;
80007596:	4c f0       	ld.w %d15,[%a15]0
80007598:	96 20       	or %d15,32
8000759a:	68 0f       	st.w [%a15]0,%d15

    while (OSEE_TC_SCU_PLLSTAT.bits.findis == 1U) {
8000759c:	91 30 00 ff 	movh.a %a15,61443
800075a0:	d9 ff 14 06 	lea %a15,[%a15]24596 <f0036014 <_SMALL_DATA4_+0x4002e014>>
800075a4:	4c f0       	ld.w %d15,[%a15]0
800075a6:	6f 3f ff ff 	jnz.t %d15,3,800075a4 <osEE_tc_set_pll_fsource+0x18e>
      ; /* Wait until oscillator is connected to the VCO */
    }

    /* Restart VCO lock detection */
    OSEE_TC_SCU_PLLCON0.bits.resld = 1U;
800075aa:	91 30 00 ff 	movh.a %a15,61443
800075ae:	d9 ff 18 06 	lea %a15,[%a15]24600 <f0036018 <_SMALL_DATA4_+0x4002e018>>
800075b2:	4c f0       	ld.w %d15,[%a15]0
800075b4:	b7 ff 01 f9 	insert %d15,%d15,15,18,1
800075b8:	68 0f       	st.w [%a15]0,%d15

    while (OSEE_TC_SCU_PLLSTAT.bits.vcolock == 0U) {
800075ba:	91 30 00 ff 	movh.a %a15,61443
800075be:	d9 ff 14 06 	lea %a15,[%a15]24596 <f0036014 <_SMALL_DATA4_+0x4002e014>>
800075c2:	4c f0       	ld.w %d15,[%a15]0
800075c4:	6f 2f ff 7f 	jz.t %d15,2,800075c2 <osEE_tc_set_pll_fsource+0x1ac>
      ; /* Wait until the VCO becomes locked */
    }

    /* Disable the VCO Bypass Mode */
    OSEE_TC_SCU_PLLCON0.bits.vcobyp = 0U;
800075c8:	91 30 00 ff 	movh.a %a15,61443
800075cc:	d9 ff 18 06 	lea %a15,[%a15]24600 <f0036018 <_SMALL_DATA4_+0x4002e018>>
800075d0:	4c f0       	ld.w %d15,[%a15]0
800075d2:	8f 1f c0 f1 	andn %d15,%d15,1
800075d6:	68 0f       	st.w [%a15]0,%d15

    while (OSEE_TC_SCU_PLLSTAT.bits.vcobyst == 1U) {
800075d8:	91 30 00 ff 	movh.a %a15,61443
800075dc:	d9 ff 14 06 	lea %a15,[%a15]24596 <f0036014 <_SMALL_DATA4_+0x4002e014>>
800075e0:	4c f0       	ld.w %d15,[%a15]0
800075e2:	6f 0f ff ff 	jnz.t %d15,0,800075e0 <osEE_tc_set_pll_fsource+0x1ca>
      ; /* Wait until normal mode is entered */
    }

    /* Automatic oscillator disconnect enabled */
    OSEE_TC_SCU_PLLCON0.bits.oscdisdis = 0U;
800075e6:	91 30 00 ff 	movh.a %a15,61443
800075ea:	d9 ff 18 06 	lea %a15,[%a15]24600 <f0036018 <_SMALL_DATA4_+0x4002e018>>
800075ee:	4c f0       	ld.w %d15,[%a15]0
800075f0:	8f 0f c4 f1 	andn %d15,%d15,64
800075f4:	68 0f       	st.w [%a15]0,%d15
800075f6:	00 90       	ret 

800075f8 <osEE_tc_get_fsource>:

OsEE_reg osEE_tc_get_fsource(void) {
  /*  fSOURCE Frequency */
  OsEE_reg fsource;

  if (OSEE_TC_SCU_CCUCON0.bits.clksel != 0U) {
800075f8:	91 30 00 ff 	movh.a %a15,61443
800075fc:	d9 ff 30 06 	lea %a15,[%a15]24624 <f0036030 <_SMALL_DATA4_+0x4002e030>>
80007600:	4c f0       	ld.w %d15,[%a15]0
        fsource = n * (OSEE_TC_BOARD_FOSC / (p * k2));
      }
    }
  } else {
    /* Backup Oscillator (EVR) */
    fsource = OSEE_TC_EVR_OSC_FREQUENCY;
80007602:	7b 60 5f 20 	movh %d2,1526

OsEE_reg osEE_tc_get_fsource(void) {
  /*  fSOURCE Frequency */
  OsEE_reg fsource;

  if (OSEE_TC_SCU_CCUCON0.bits.clksel != 0U) {
80007606:	37 0f 62 fe 	extr.u %d15,%d15,28,2
        fsource = n * (OSEE_TC_BOARD_FOSC / (p * k2));
      }
    }
  } else {
    /* Backup Oscillator (EVR) */
    fsource = OSEE_TC_EVR_OSC_FREQUENCY;
8000760a:	1b 02 10 2e 	addi %d2,%d2,-7936

OsEE_reg osEE_tc_get_fsource(void) {
  /*  fSOURCE Frequency */
  OsEE_reg fsource;

  if (OSEE_TC_SCU_CCUCON0.bits.clksel != 0U) {
8000760e:	ee 02       	jnz %d15,80007612 <osEE_tc_get_fsource+0x1a>
  } else {
    /* Backup Oscillator (EVR) */
    fsource = OSEE_TC_EVR_OSC_FREQUENCY;
  }
  return fsource;
}
80007610:	00 90       	ret 
  if (OSEE_TC_SCU_CCUCON0.bits.clksel != 0U) {
    /* PLL */
    /* PLL dividers */
    OsEE_reg k1, k2, p, n;
    /* Prescaler mode */
    if (OSEE_TC_SCU_PLLSTAT.bits.vcobyst != 0U)
80007612:	91 30 00 ff 	movh.a %a15,61443
80007616:	d9 ff 14 06 	lea %a15,[%a15]24596 <f0036014 <_SMALL_DATA4_+0x4002e014>>
8000761a:	4c f0       	ld.w %d15,[%a15]0
8000761c:	6f 0f 2d 80 	jnz.t %d15,0,80007676 <osEE_tc_get_fsource+0x7e>
    {
      k1 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k1div + 1U;
      fsource = OSEE_TC_BOARD_FOSC / k1;
    } else {
      /* Free running mode */
      if (OSEE_TC_SCU_PLLSTAT.bits.findis != 0U)
80007620:	4c f0       	ld.w %d15,[%a15]0
      {
        k2 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k2div + 1U;
80007622:	91 30 00 ff 	movh.a %a15,61443
80007626:	d9 ff 1c 06 	lea %a15,[%a15]24604 <f003601c <_SMALL_DATA4_+0x4002e01c>>
    {
      k1 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k1div + 1U;
      fsource = OSEE_TC_BOARD_FOSC / k1;
    } else {
      /* Free running mode */
      if (OSEE_TC_SCU_PLLSTAT.bits.findis != 0U)
8000762a:	6f 3f 1b 80 	jnz.t %d15,3,80007660 <osEE_tc_get_fsource+0x68>
      {
        k2 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k2div + 1U;
        fsource = OSEE_TC_BOARD_FOSC / k2;
      } else {
        /* PLL Normal mode */
        k2 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k2div + 1U;
8000762e:	4c f0       	ld.w %d15,[%a15]0
        p = (OsEE_reg)OSEE_TC_SCU_PLLCON0.bits.pdiv + 1U;
80007630:	91 30 00 ff 	movh.a %a15,61443
80007634:	d9 ff 18 06 	lea %a15,[%a15]24600 <f0036018 <_SMALL_DATA4_+0x4002e018>>
      {
        k2 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k2div + 1U;
        fsource = OSEE_TC_BOARD_FOSC / k2;
      } else {
        /* PLL Normal mode */
        k2 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k2div + 1U;
80007638:	8f ff 07 51 	and %d5,%d15,127
        p = (OsEE_reg)OSEE_TC_SCU_PLLCON0.bits.pdiv + 1U;
8000763c:	4c f0       	ld.w %d15,[%a15]0
        n = (OsEE_reg)OSEE_TC_SCU_PLLCON0.bits.ndiv + 1U;
8000763e:	48 02       	ld.w %d2,[%a15]0
        k2 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k2div + 1U;
        fsource = OSEE_TC_BOARD_FOSC / k2;
      } else {
        /* PLL Normal mode */
        k2 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k2div + 1U;
        p = (OsEE_reg)OSEE_TC_SCU_PLLCON0.bits.pdiv + 1U;
80007640:	37 0f 64 3c 	extr.u %d3,%d15,24,4
      {
        k2 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k2div + 1U;
        fsource = OSEE_TC_BOARD_FOSC / k2;
      } else {
        /* PLL Normal mode */
        k2 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k2div + 1U;
80007644:	9a 15       	add %d15,%d5,1
        p = (OsEE_reg)OSEE_TC_SCU_PLLCON0.bits.pdiv + 1U;
        n = (OsEE_reg)OSEE_TC_SCU_PLLCON0.bits.ndiv + 1U;

        /* cpu clock value fclk = (fosc * n)/(P * k2) */
        fsource = n * (OSEE_TC_BOARD_FOSC / (p * k2));
80007646:	03 f3 0a ff 	madd %d15,%d15,%d3,%d15
        fsource = OSEE_TC_BOARD_FOSC / k2;
      } else {
        /* PLL Normal mode */
        k2 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k2div + 1U;
        p = (OsEE_reg)OSEE_TC_SCU_PLLCON0.bits.pdiv + 1U;
        n = (OsEE_reg)OSEE_TC_SCU_PLLCON0.bits.ndiv + 1U;
8000764a:	37 02 e7 44 	extr.u %d4,%d2,9,7

        /* cpu clock value fclk = (fosc * n)/(P * k2) */
        fsource = n * (OSEE_TC_BOARD_FOSC / (p * k2));
8000764e:	7b 10 13 20 	movh %d2,305
80007652:	1b 02 d0 22 	addi %d2,%d2,11520
80007656:	4b f2 11 22 	div.u %e2,%d2,%d15
8000765a:	03 24 0a 22 	madd %d2,%d2,%d4,%d2
  } else {
    /* Backup Oscillator (EVR) */
    fsource = OSEE_TC_EVR_OSC_FREQUENCY;
  }
  return fsource;
}
8000765e:	00 90       	ret 
      fsource = OSEE_TC_BOARD_FOSC / k1;
    } else {
      /* Free running mode */
      if (OSEE_TC_SCU_PLLSTAT.bits.findis != 0U)
      {
        k2 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k2div + 1U;
80007660:	48 02       	ld.w %d2,[%a15]0
        fsource = OSEE_TC_BOARD_FOSC / k2;
80007662:	7b 10 13 f0 	movh %d15,305
      fsource = OSEE_TC_BOARD_FOSC / k1;
    } else {
      /* Free running mode */
      if (OSEE_TC_SCU_PLLSTAT.bits.findis != 0U)
      {
        k2 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k2div + 1U;
80007666:	8f f2 07 21 	and %d2,%d2,127
        fsource = OSEE_TC_BOARD_FOSC / k2;
8000766a:	1b 0f d0 f2 	addi %d15,%d15,11520
      fsource = OSEE_TC_BOARD_FOSC / k1;
    } else {
      /* Free running mode */
      if (OSEE_TC_SCU_PLLSTAT.bits.findis != 0U)
      {
        k2 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k2div + 1U;
8000766e:	c2 12       	add %d2,1
        fsource = OSEE_TC_BOARD_FOSC / k2;
80007670:	4b 2f 11 22 	div.u %e2,%d15,%d2
80007674:	00 90       	ret 
    /* PLL dividers */
    OsEE_reg k1, k2, p, n;
    /* Prescaler mode */
    if (OSEE_TC_SCU_PLLSTAT.bits.vcobyst != 0U)
    {
      k1 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k1div + 1U;
80007676:	91 30 00 ff 	movh.a %a15,61443
8000767a:	d9 ff 1c 06 	lea %a15,[%a15]24604 <f003601c <_SMALL_DATA4_+0x4002e01c>>
8000767e:	48 02       	ld.w %d2,[%a15]0
      fsource = OSEE_TC_BOARD_FOSC / k1;
80007680:	7b 10 13 f0 	movh %d15,305
    /* PLL dividers */
    OsEE_reg k1, k2, p, n;
    /* Prescaler mode */
    if (OSEE_TC_SCU_PLLSTAT.bits.vcobyst != 0U)
    {
      k1 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k1div + 1U;
80007684:	37 02 67 28 	extr.u %d2,%d2,16,7
      fsource = OSEE_TC_BOARD_FOSC / k1;
80007688:	1b 0f d0 f2 	addi %d15,%d15,11520
    /* PLL dividers */
    OsEE_reg k1, k2, p, n;
    /* Prescaler mode */
    if (OSEE_TC_SCU_PLLSTAT.bits.vcobyst != 0U)
    {
      k1 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k1div + 1U;
8000768c:	c2 12       	add %d2,1
      fsource = OSEE_TC_BOARD_FOSC / k1;
8000768e:	4b 2f 11 22 	div.u %e2,%d15,%d2
80007692:	00 90       	ret 

80007694 <osEE_tc_stm_set_clockpersec>:

OsEE_reg osEE_tc_get_fsource(void) {
  /*  fSOURCE Frequency */
  OsEE_reg fsource;

  if (OSEE_TC_SCU_CCUCON0.bits.clksel != 0U) {
80007694:	91 30 00 ff 	movh.a %a15,61443
80007698:	d9 ff 30 06 	lea %a15,[%a15]24624 <f0036030 <_SMALL_DATA4_+0x4002e030>>
8000769c:	48 02       	ld.w %d2,[%a15]0
8000769e:	7b 60 5f f0 	movh %d15,1526
800076a2:	37 02 62 2e 	extr.u %d2,%d2,28,2
800076a6:	1b 1f 10 fe 	addi %d15,%d15,-7935
800076aa:	df 02 18 80 	jne %d2,0,800076da <osEE_tc_stm_set_clockpersec+0x46>
  extern unsigned long long setfoschz ( unsigned long long );
#endif /* __TASKING__ */
  /* fSOURCE Frequency */
  OsEE_reg const fsource  = osEE_tc_get_fsource();
  /* Standard Timer Module period rounded */
  OsEE_reg const fstm     = (fsource + 1U) / OSEE_SCU_HW_FSTM_DIV;
800076ae:	91 30 00 ff 	movh.a %a15,61443
800076b2:	d9 ff 34 06 	lea %a15,[%a15]24628 <f0036034 <_SMALL_DATA4_+0x4002e034>>
800076b6:	48 02       	ld.w %d2,[%a15]0

  /* Set Global variable with freq in Khz value */
  osEE_tc_stm_freq_khz = fstm / OSEE_KILO;
800076b8:	91 00 00 f7 	movh.a %a15,28672
  extern unsigned long long setfoschz ( unsigned long long );
#endif /* __TASKING__ */
  /* fSOURCE Frequency */
  OsEE_reg const fsource  = osEE_tc_get_fsource();
  /* Standard Timer Module period rounded */
  OsEE_reg const fstm     = (fsource + 1U) / OSEE_SCU_HW_FSTM_DIV;
800076bc:	37 02 64 24 	extr.u %d2,%d2,8,4
800076c0:	4b 2f 11 22 	div.u %e2,%d15,%d2

  /* Set Global variable with freq in Khz value */
  osEE_tc_stm_freq_khz = fstm / OSEE_KILO;
800076c4:	7b 20 06 f1 	movh %d15,4194
800076c8:	1b 3f dd f4 	addi %d15,%d15,19923
800076cc:	73 f2 68 20 	mul.u %e2,%d2,%d15
800076d0:	8f a3 1f f0 	sh %d15,%d3,-6
800076d4:	59 ff 38 84 	st.w [%a15]16952 <70004238 <osEE_tc_stm_freq_khz>>,%d15
800076d8:	00 90       	ret 
  if (OSEE_TC_SCU_CCUCON0.bits.clksel != 0U) {
    /* PLL */
    /* PLL dividers */
    OsEE_reg k1, k2, p, n;
    /* Prescaler mode */
    if (OSEE_TC_SCU_PLLSTAT.bits.vcobyst != 0U)
800076da:	91 30 00 ff 	movh.a %a15,61443
800076de:	d9 ff 14 06 	lea %a15,[%a15]24596 <f0036014 <_SMALL_DATA4_+0x4002e014>>
800076e2:	4c f0       	ld.w %d15,[%a15]0
800076e4:	6f 0f 2f 80 	jnz.t %d15,0,80007742 <osEE_tc_stm_set_clockpersec+0xae>
    {
      k1 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k1div + 1U;
      fsource = OSEE_TC_BOARD_FOSC / k1;
    } else {
      /* Free running mode */
      if (OSEE_TC_SCU_PLLSTAT.bits.findis != 0U)
800076e8:	4c f0       	ld.w %d15,[%a15]0
      {
        k2 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k2div + 1U;
800076ea:	91 30 00 ff 	movh.a %a15,61443
800076ee:	d9 ff 1c 06 	lea %a15,[%a15]24604 <f003601c <_SMALL_DATA4_+0x4002e01c>>
    {
      k1 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k1div + 1U;
      fsource = OSEE_TC_BOARD_FOSC / k1;
    } else {
      /* Free running mode */
      if (OSEE_TC_SCU_PLLSTAT.bits.findis != 0U)
800076f2:	6f 3f 1c 80 	jnz.t %d15,3,8000772a <osEE_tc_stm_set_clockpersec+0x96>
      {
        k2 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k2div + 1U;
        fsource = OSEE_TC_BOARD_FOSC / k2;
      } else {
        /* PLL Normal mode */
        k2 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k2div + 1U;
800076f6:	4c f0       	ld.w %d15,[%a15]0
        p = (OsEE_reg)OSEE_TC_SCU_PLLCON0.bits.pdiv + 1U;
800076f8:	91 30 00 ff 	movh.a %a15,61443
800076fc:	d9 ff 18 06 	lea %a15,[%a15]24600 <f0036018 <_SMALL_DATA4_+0x4002e018>>
      {
        k2 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k2div + 1U;
        fsource = OSEE_TC_BOARD_FOSC / k2;
      } else {
        /* PLL Normal mode */
        k2 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k2div + 1U;
80007700:	8f ff 07 31 	and %d3,%d15,127
        p = (OsEE_reg)OSEE_TC_SCU_PLLCON0.bits.pdiv + 1U;
80007704:	4c f0       	ld.w %d15,[%a15]0
        n = (OsEE_reg)OSEE_TC_SCU_PLLCON0.bits.ndiv + 1U;
80007706:	48 04       	ld.w %d4,[%a15]0
        k2 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k2div + 1U;
        fsource = OSEE_TC_BOARD_FOSC / k2;
      } else {
        /* PLL Normal mode */
        k2 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k2div + 1U;
        p = (OsEE_reg)OSEE_TC_SCU_PLLCON0.bits.pdiv + 1U;
80007708:	37 0f 64 2c 	extr.u %d2,%d15,24,4
      {
        k2 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k2div + 1U;
        fsource = OSEE_TC_BOARD_FOSC / k2;
      } else {
        /* PLL Normal mode */
        k2 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k2div + 1U;
8000770c:	9a 13       	add %d15,%d3,1
        p = (OsEE_reg)OSEE_TC_SCU_PLLCON0.bits.pdiv + 1U;
        n = (OsEE_reg)OSEE_TC_SCU_PLLCON0.bits.ndiv + 1U;

        /* cpu clock value fclk = (fosc * n)/(P * k2) */
        fsource = n * (OSEE_TC_BOARD_FOSC / (p * k2));
8000770e:	03 f2 0a ff 	madd %d15,%d15,%d2,%d15
80007712:	7b 10 13 20 	movh %d2,305
80007716:	1b 02 d0 22 	addi %d2,%d2,11520
8000771a:	4b f2 11 22 	div.u %e2,%d2,%d15
        fsource = OSEE_TC_BOARD_FOSC / k2;
      } else {
        /* PLL Normal mode */
        k2 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k2div + 1U;
        p = (OsEE_reg)OSEE_TC_SCU_PLLCON0.bits.pdiv + 1U;
        n = (OsEE_reg)OSEE_TC_SCU_PLLCON0.bits.ndiv + 1U;
8000771e:	37 04 e7 44 	extr.u %d4,%d4,9,7

        /* cpu clock value fclk = (fosc * n)/(P * k2) */
        fsource = n * (OSEE_TC_BOARD_FOSC / (p * k2));
80007722:	03 24 0a 22 	madd %d2,%d2,%d4,%d2
80007726:	9a 12       	add %d15,%d2,1
80007728:	3c c3       	j 800076ae <osEE_tc_stm_set_clockpersec+0x1a>
      fsource = OSEE_TC_BOARD_FOSC / k1;
    } else {
      /* Free running mode */
      if (OSEE_TC_SCU_PLLSTAT.bits.findis != 0U)
      {
        k2 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k2div + 1U;
8000772a:	48 02       	ld.w %d2,[%a15]0
8000772c:	8f f2 07 21 	and %d2,%d2,127
        fsource = OSEE_TC_BOARD_FOSC / k2;
80007730:	7b 10 13 f0 	movh %d15,305
80007734:	1b 0f d0 f2 	addi %d15,%d15,11520
      fsource = OSEE_TC_BOARD_FOSC / k1;
    } else {
      /* Free running mode */
      if (OSEE_TC_SCU_PLLSTAT.bits.findis != 0U)
      {
        k2 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k2div + 1U;
80007738:	c2 12       	add %d2,1
        fsource = OSEE_TC_BOARD_FOSC / k2;
8000773a:	4b 2f 11 22 	div.u %e2,%d15,%d2
8000773e:	9a 12       	add %d15,%d2,1
80007740:	3c b7       	j 800076ae <osEE_tc_stm_set_clockpersec+0x1a>
    /* PLL dividers */
    OsEE_reg k1, k2, p, n;
    /* Prescaler mode */
    if (OSEE_TC_SCU_PLLSTAT.bits.vcobyst != 0U)
    {
      k1 = (OsEE_reg)OSEE_TC_SCU_PLLCON1.bits.k1div + 1U;
80007742:	91 30 00 ff 	movh.a %a15,61443
80007746:	d9 ff 1c 06 	lea %a15,[%a15]24604 <f003601c <_SMALL_DATA4_+0x4002e01c>>
8000774a:	48 02       	ld.w %d2,[%a15]0
8000774c:	37 02 67 28 	extr.u %d2,%d2,16,7
80007750:	3c f0       	j 80007730 <osEE_tc_stm_set_clockpersec+0x9c>

80007752 <osEE_tc_stm_set_sr1>:
 *  
 *  \return Returns the current core ID.
 */ 
OSEE_STATIC_INLINE OsEE_core_id OSEE_ALWAYS_INLINE osEE_get_curr_core_id(void)
{
  return (OsEE_core_id)osEE_tc_get_csfr(OSEE_CSFR_CORE_ID);
80007752:	4d c0 e1 3f 	mfcr %d3,$core_id
#include "Os_MemMap.h"
#endif /* __TASKING__ */

static OsEE_reg osEE_tc_stm_us_ticks(OsEE_reg usec) {
  OsEE_reg ticks;
  if (osEE_tc_stm_freq_khz >= OSEE_KILO) {
80007756:	91 00 00 f7 	movh.a %a15,28672
8000775a:	19 f2 38 84 	ld.w %d2,[%a15]16952 <70004238 <osEE_tc_stm_freq_khz>>
    ticks = usec * (osEE_tc_stm_freq_khz / OSEE_KILO);
8000775e:	7b 20 06 61 	movh %d6,4194
80007762:	1b 36 dd 64 	addi %d6,%d6,19923
80007766:	73 62 68 60 	mul.u %e6,%d2,%d6
#include "Os_MemMap.h"
#endif /* __TASKING__ */

static OsEE_reg osEE_tc_stm_us_ticks(OsEE_reg usec) {
  OsEE_reg ticks;
  if (osEE_tc_stm_freq_khz >= OSEE_KILO) {
8000776a:	3b 80 3e 10 	mov %d1,1000
8000776e:	37 03 48 00 	extr %d0,%d3,0,8
    ticks = usec * (osEE_tc_stm_freq_khz / OSEE_KILO);
80007772:	8f a7 1f f0 	sh %d15,%d7,-6
80007776:	e2 4f       	mul %d15,%d4
#include "Os_MemMap.h"
#endif /* __TASKING__ */

static OsEE_reg osEE_tc_stm_us_ticks(OsEE_reg usec) {
  OsEE_reg ticks;
  if (osEE_tc_stm_freq_khz >= OSEE_KILO) {
80007778:	7f 12 0e 80 	jge.u %d2,%d1,80007794 <osEE_tc_stm_set_sr1+0x42>
    ticks = usec * (osEE_tc_stm_freq_khz / OSEE_KILO);
  } else if (usec >= OSEE_KILO) {
    ticks = (usec / OSEE_KILO) * osEE_tc_stm_freq_khz;
  } else {
    ticks = (usec * osEE_tc_stm_freq_khz) / OSEE_KILO;
8000777c:	7b 20 06 f1 	movh %d15,4194
80007780:	1b 3f dd f4 	addi %d15,%d15,19923
80007784:	73 24 0a 60 	mul %d6,%d4,%d2
80007788:	73 f6 68 60 	mul.u %e6,%d6,%d15
8000778c:	8f a7 1f f0 	sh %d15,%d7,-6

static OsEE_reg osEE_tc_stm_us_ticks(OsEE_reg usec) {
  OsEE_reg ticks;
  if (osEE_tc_stm_freq_khz >= OSEE_KILO) {
    ticks = usec * (osEE_tc_stm_freq_khz / OSEE_KILO);
  } else if (usec >= OSEE_KILO) {
80007790:	7f 14 1c 80 	jge.u %d4,%d1,800077c8 <osEE_tc_stm_set_sr1+0x76>
/* Adjust the size of the mask */
  size_of_compare = 31U - ((uint8_t)osEE_tc_clz(us_in_ticks));

/*  Set Compare Value Register (actual value + increment,
    I don't need to handle wrap around) */
  OSEE_TC_STM_REG(stm_id, OSEE_TC_STM_CMP1_OFF) =
80007794:	8f 30 00 21 	and %d2,%d0,3
80007798:	9b 02 0f 60 	addih %d6,%d2,240
8000779c:	8f 86 00 60 	sh %d6,%d6,8
800077a0:	60 6f       	mov.a %a15,%d6
  __asm__ volatile ("mov.aa %0, %%" #areg : "=a"(ptr): : "memory", #areg)

#define osEE_tc_getareg(areg, ptr) osEE_tc_getareg2(areg, ptr)

OSEE_STATIC_INLINE OsEE_reg OSEE_ALWAYS_INLINE osEE_tc_clz(OsEE_reg reg) {
  return (OsEE_reg)__builtin_clz(reg);
800077a2:	0f 0f b0 41 	clz %d4,%d15
800077a6:	48 46       	ld.w %d6,[%a15]16
    us_in_ticks + osEE_tc_stm_get_time_lower_word(stm_id);
800077a8:	42 6f       	add %d15,%d6
/* Adjust the size of the mask */
  size_of_compare = 31U - ((uint8_t)osEE_tc_clz(us_in_ticks));

/*  Set Compare Value Register (actual value + increment,
    I don't need to handle wrap around) */
  OSEE_TC_STM_REG(stm_id, OSEE_TC_STM_CMP1_OFF) =
800077aa:	68 df       	st.w [%a15]52,%d15
    us_in_ticks + osEE_tc_stm_get_time_lower_word(stm_id);

  if (intvec != 0U) {
800077ac:	df 05 18 80 	jne %d5,0,800077dc <osEE_tc_stm_set_sr1+0x8a>
 *  STM service Request configuration
 */
    osEE_tc_conf_src(core_id, OSEE_TC_STM_SRC_OFFSET(stm_id, 1U), intvec);
  } else {
/* Disable STM Service Request Source */
    OSEE_TC_STM_ICR(stm_id).bits.cmp1en                 = 0U;
800077b0:	4c ff       	ld.w %d15,[%a15]60
    OSEE_TC_SRC_REG(OSEE_TC_STM_SRC_OFFSET(stm_id, 1U)) = 0U;
800077b2:	06 32       	sh %d2,3
800077b4:	60 22       	mov.a %a2,%d2
 *  STM service Request configuration
 */
    osEE_tc_conf_src(core_id, OSEE_TC_STM_SRC_OFFSET(stm_id, 1U), intvec);
  } else {
/* Disable STM Service Request Source */
    OSEE_TC_STM_ICR(stm_id).bits.cmp1en                 = 0U;
800077b6:	8f 0f c1 f1 	andn %d15,%d15,16
800077ba:	68 ff       	st.w [%a15]60,%d15
    OSEE_TC_SRC_REG(OSEE_TC_STM_SRC_OFFSET(stm_id, 1U)) = 0U;
800077bc:	d9 2f 54 28 	lea %a15,[%a2]-31596
800077c0:	11 4f 00 ff 	addih.a %a15,%a15,61444
800077c4:	68 05       	st.w [%a15]0,%d5
800077c6:	00 90       	ret 
static OsEE_reg osEE_tc_stm_us_ticks(OsEE_reg usec) {
  OsEE_reg ticks;
  if (osEE_tc_stm_freq_khz >= OSEE_KILO) {
    ticks = usec * (osEE_tc_stm_freq_khz / OSEE_KILO);
  } else if (usec >= OSEE_KILO) {
    ticks = (usec / OSEE_KILO) * osEE_tc_stm_freq_khz;
800077c8:	7b 20 06 61 	movh %d6,4194
800077cc:	1b 36 dd 64 	addi %d6,%d6,19923
800077d0:	73 64 68 60 	mul.u %e6,%d4,%d6
800077d4:	8f a7 1f f0 	sh %d15,%d7,-6
800077d8:	e2 2f       	mul %d15,%d2
800077da:	3c dd       	j 80007794 <osEE_tc_stm_set_sr1+0x42>
    I don't need to handle wrap around) */
  OSEE_TC_STM_REG(stm_id, OSEE_TC_STM_CMP1_OFF) =
    us_in_ticks + osEE_tc_stm_get_time_lower_word(stm_id);

  if (intvec != 0U) {
    OSEE_TC_STM_CMCON(stm_id).bits.mstart1  = 0U;
800077dc:	4c fe       	ld.w %d15,[%a15]56
#endif /* OSEE_CORE_ID_VALID_MASK & 0x40U */

/* Get Interrupt period in ticks */
  us_in_ticks = osEE_tc_stm_us_ticks(usec);
/* Adjust the size of the mask */
  size_of_compare = 31U - ((uint8_t)osEE_tc_clz(us_in_ticks));
800077de:	8b f4 01 41 	rsub %d4,%d4,31
    I don't need to handle wrap around) */
  OSEE_TC_STM_REG(stm_id, OSEE_TC_STM_CMP1_OFF) =
    us_in_ticks + osEE_tc_stm_get_time_lower_word(stm_id);

  if (intvec != 0U) {
    OSEE_TC_STM_CMCON(stm_id).bits.mstart1  = 0U;
800077e2:	b7 0f 05 fc 	insert %d15,%d15,0,24,5
/* Enable STM Service Request Source */
    OSEE_TC_STM_ICR(stm_id).bits.cmp1en     = 1U;
/*
 *  STM service Request configuration
 */
    osEE_tc_conf_src(core_id, OSEE_TC_STM_SRC_OFFSET(stm_id, 1U), intvec);
800077e6:	06 32       	sh %d2,3
    I don't need to handle wrap around) */
  OSEE_TC_STM_REG(stm_id, OSEE_TC_STM_CMP1_OFF) =
    us_in_ticks + osEE_tc_stm_get_time_lower_word(stm_id);

  if (intvec != 0U) {
    OSEE_TC_STM_CMCON(stm_id).bits.mstart1  = 0U;
800077e8:	68 ef       	st.w [%a15]56,%d15
    OSEE_TC_STM_CMCON(stm_id).bits.msize1   = size_of_compare;
800077ea:	4c fe       	ld.w %d15,[%a15]56
800077ec:	60 22       	mov.a %a2,%d2
800077ee:	37 4f 05 48 	insert %d4,%d15,%d4,16,5
800077f2:	b7 85 99 53 	insert %d5,%d5,8,7,25
800077f6:	68 e4       	st.w [%a15]56,%d4
/* Tie STM Service Request 1 with Compare Register 1 */
    OSEE_TC_STM_ICR(stm_id).bits.cmp1os     = 1U;
800077f8:	4c ff       	ld.w %d15,[%a15]60
800077fa:	8f 33 00 31 	and %d3,%d3,3
800077fe:	96 40       	or %d15,64
80007800:	68 ff       	st.w [%a15]60,%d15
/* Enable STM Service Request Source */
    OSEE_TC_STM_ICR(stm_id).bits.cmp1en     = 1U;
80007802:	4c ff       	ld.w %d15,[%a15]60
80007804:	8f b3 00 30 	sh %d3,%d3,11
80007808:	96 10       	or %d15,16
8000780a:	68 ff       	st.w [%a15]60,%d15
8000780c:	d9 2f 54 28 	lea %a15,[%a2]-31596
80007810:	11 4f 00 ff 	addih.a %a15,%a15,61444
      OSEE_TC_SRN_ENABLE | OSEE_TC_SRN_PRIORITY(prio);
80007814:	a6 35       	or %d5,%d3
 *  Service Request Configuration
 *  [0..7] SRPN = Priority
 *  [10] Service Request enable
 *  [11..12] Type Of Service (means which CPU or DMA will handle it)
 */
  OSEE_TC_SRC_REG(src_offset) = OSEE_TC_SRN_TYPE_OF_SERVICE(tos) |
80007816:	68 05       	st.w [%a15]0,%d5
80007818:	00 90       	ret 

8000781a <osEE_tc_stm_set_sr1_next_match>:
 *  
 *  \return Returns the current core ID.
 */ 
OSEE_STATIC_INLINE OsEE_core_id OSEE_ALWAYS_INLINE osEE_get_curr_core_id(void)
{
  return (OsEE_core_id)osEE_tc_get_csfr(OSEE_CSFR_CORE_ID);
8000781a:	4d c0 e1 6f 	mfcr %d6,$core_id
#include "Os_MemMap.h"
#endif /* __TASKING__ */

static OsEE_reg osEE_tc_stm_us_ticks(OsEE_reg usec) {
  OsEE_reg ticks;
  if (osEE_tc_stm_freq_khz >= OSEE_KILO) {
8000781e:	91 00 00 f7 	movh.a %a15,28672
80007822:	19 ff 38 84 	ld.w %d15,[%a15]16952 <70004238 <osEE_tc_stm_freq_khz>>
    ticks = usec * (osEE_tc_stm_freq_khz / OSEE_KILO);
80007826:	7b 20 06 21 	movh %d2,4194
8000782a:	1b 32 dd 24 	addi %d2,%d2,19923
8000782e:	73 2f 68 20 	mul.u %e2,%d15,%d2
#include "Os_MemMap.h"
#endif /* __TASKING__ */

static OsEE_reg osEE_tc_stm_us_ticks(OsEE_reg usec) {
  OsEE_reg ticks;
  if (osEE_tc_stm_freq_khz >= OSEE_KILO) {
80007832:	3b 80 3e 50 	mov %d5,1000
80007836:	37 06 48 60 	extr %d6,%d6,0,8
    ticks = usec * (osEE_tc_stm_freq_khz / OSEE_KILO);
8000783a:	8f a3 1f 20 	sh %d2,%d3,-6
8000783e:	e2 42       	mul %d2,%d4
#include "Os_MemMap.h"
#endif /* __TASKING__ */

static OsEE_reg osEE_tc_stm_us_ticks(OsEE_reg usec) {
  OsEE_reg ticks;
  if (osEE_tc_stm_freq_khz >= OSEE_KILO) {
80007840:	7f 5f 0e 80 	jge.u %d15,%d5,8000785c <osEE_tc_stm_set_sr1_next_match+0x42>
    ticks = usec * (osEE_tc_stm_freq_khz / OSEE_KILO);
  } else if (usec >= OSEE_KILO) {
    ticks = (usec / OSEE_KILO) * osEE_tc_stm_freq_khz;
  } else {
    ticks = (usec * osEE_tc_stm_freq_khz) / OSEE_KILO;
80007844:	7b 20 06 31 	movh %d3,4194
80007848:	73 f4 0a 20 	mul %d2,%d4,%d15
8000784c:	1b 33 dd 34 	addi %d3,%d3,19923
80007850:	73 32 68 20 	mul.u %e2,%d2,%d3
80007854:	8f a3 1f 20 	sh %d2,%d3,-6

static OsEE_reg osEE_tc_stm_us_ticks(OsEE_reg usec) {
  OsEE_reg ticks;
  if (osEE_tc_stm_freq_khz >= OSEE_KILO) {
    ticks = usec * (osEE_tc_stm_freq_khz / OSEE_KILO);
  } else if (usec >= OSEE_KILO) {
80007858:	7f 54 0d 80 	jge.u %d4,%d5,80007872 <osEE_tc_stm_set_sr1_next_match+0x58>
#endif /* OSEE_CORE_ID_VALID_MASK & 0x40U */
/* CMP1IRR bit 2 => 0x4 | CMP1IRS bit 3 => 0x8 */
#if 0
  OSEE_TC_STM_REG(stm_id, OSEE_TC_STM_ISCR_OFF) = 0x4U;
#endif
  OSEE_TC_STM_REG(stm_id, OSEE_TC_STM_CMP1_OFF) += osEE_tc_stm_us_ticks(usec);
8000785c:	8f 36 00 61 	and %d6,%d6,3
80007860:	9b 06 0f 60 	addih %d6,%d6,240
80007864:	8f 86 00 60 	sh %d6,%d6,8
80007868:	60 6f       	mov.a %a15,%d6
8000786a:	4c fd       	ld.w %d15,[%a15]52
8000786c:	42 f2       	add %d2,%d15
8000786e:	68 d2       	st.w [%a15]52,%d2
80007870:	00 90       	ret 
static OsEE_reg osEE_tc_stm_us_ticks(OsEE_reg usec) {
  OsEE_reg ticks;
  if (osEE_tc_stm_freq_khz >= OSEE_KILO) {
    ticks = usec * (osEE_tc_stm_freq_khz / OSEE_KILO);
  } else if (usec >= OSEE_KILO) {
    ticks = (usec / OSEE_KILO) * osEE_tc_stm_freq_khz;
80007872:	7b 20 06 21 	movh %d2,4194
80007876:	1b 32 dd 24 	addi %d2,%d2,19923
8000787a:	73 24 68 40 	mul.u %e4,%d4,%d2
8000787e:	8f a5 1f 20 	sh %d2,%d5,-6
80007882:	e2 f2       	mul %d2,%d15
80007884:	3c ec       	j 8000785c <osEE_tc_stm_set_sr1_next_match+0x42>

80007886 <osEE_tc_delay>:
80007886:	4d c0 e1 ff 	mfcr %d15,$core_id
8000788a:	16 03       	and %d15,3
8000788c:	9b 0f 0f f0 	addih %d15,%d15,240
80007890:	8f 8f 00 f0 	sh %d15,%d15,8
80007894:	60 f2       	mov.a %a2,%d15
#endif /* __TASKING__ */

static OsEE_reg osEE_tc_stm_us_ticks(OsEE_reg usec) {
  OsEE_reg ticks;
  if (osEE_tc_stm_freq_khz >= OSEE_KILO) {
    ticks = usec * (osEE_tc_stm_freq_khz / OSEE_KILO);
80007896:	7b 20 06 61 	movh %d6,4194
8000789a:	d9 2f 10 00 	lea %a15,[%a2]16
8000789e:	19 23 10 00 	ld.w %d3,[%a2]16
#include "Os_MemMap.h"
#endif /* __TASKING__ */

static OsEE_reg osEE_tc_stm_us_ticks(OsEE_reg usec) {
  OsEE_reg ticks;
  if (osEE_tc_stm_freq_khz >= OSEE_KILO) {
800078a2:	91 00 00 27 	movh.a %a2,28672
800078a6:	19 22 38 84 	ld.w %d2,[%a2]16952 <70004238 <osEE_tc_stm_freq_khz>>
    ticks = usec * (osEE_tc_stm_freq_khz / OSEE_KILO);
800078aa:	1b 36 dd 64 	addi %d6,%d6,19923
800078ae:	73 62 68 60 	mul.u %e6,%d2,%d6
#include "Os_MemMap.h"
#endif /* __TASKING__ */

static OsEE_reg osEE_tc_stm_us_ticks(OsEE_reg usec) {
  OsEE_reg ticks;
  if (osEE_tc_stm_freq_khz >= OSEE_KILO) {
800078b2:	3b 80 3e 50 	mov %d5,1000
    ticks = usec * (osEE_tc_stm_freq_khz / OSEE_KILO);
800078b6:	8f a7 1f f0 	sh %d15,%d7,-6
800078ba:	e2 4f       	mul %d15,%d4
#include "Os_MemMap.h"
#endif /* __TASKING__ */

static OsEE_reg osEE_tc_stm_us_ticks(OsEE_reg usec) {
  OsEE_reg ticks;
  if (osEE_tc_stm_freq_khz >= OSEE_KILO) {
800078bc:	7f 52 17 80 	jge.u %d2,%d5,800078ea <osEE_tc_delay+0x64>
    ticks = usec * (osEE_tc_stm_freq_khz / OSEE_KILO);
  } else if (usec >= OSEE_KILO) {
    ticks = (usec / OSEE_KILO) * osEE_tc_stm_freq_khz;
  } else {
    ticks = (usec * osEE_tc_stm_freq_khz) / OSEE_KILO;
800078c0:	7b 20 06 f1 	movh %d15,4194
800078c4:	1b 3f dd f4 	addi %d15,%d15,19923
800078c8:	73 24 0a 60 	mul %d6,%d4,%d2
800078cc:	73 f6 68 60 	mul.u %e6,%d6,%d15
800078d0:	8f a7 1f f0 	sh %d15,%d7,-6

static OsEE_reg osEE_tc_stm_us_ticks(OsEE_reg usec) {
  OsEE_reg ticks;
  if (osEE_tc_stm_freq_khz >= OSEE_KILO) {
    ticks = usec * (osEE_tc_stm_freq_khz / OSEE_KILO);
  } else if (usec >= OSEE_KILO) {
800078d4:	3f 54 0b 80 	jlt.u %d4,%d5,800078ea <osEE_tc_delay+0x64>
    ticks = (usec / OSEE_KILO) * osEE_tc_stm_freq_khz;
800078d8:	7b 20 06 f1 	movh %d15,4194
800078dc:	1b 3f dd f4 	addi %d15,%d15,19923
800078e0:	73 f4 68 40 	mul.u %e4,%d4,%d15
800078e4:	8f a5 1f f0 	sh %d15,%d5,-6
800078e8:	e2 2f       	mul %d15,%d2
800078ea:	48 02       	ld.w %d2,[%a15]0
  /* Read Start Point */
  OsEE_reg    const start = osEE_tc_stm_get_time_lower_word(stm_id);
  /* Evaluate End Point */
  OsEE_reg    const ticks = osEE_tc_stm_us_ticks(usec);

  while (ticks > (osEE_tc_stm_get_time_lower_word(stm_id) - start)) {
800078ec:	a2 32       	sub %d2,%d3
800078ee:	3f f2 fe ff 	jlt.u %d2,%d15,800078ea <osEE_tc_delay+0x64>
    ; /* Wait */
  }
}
800078f2:	00 90       	ret 

800078f4 <osEE_tc_isr2_wrapper>:
    }
    /* TODO: handle other internal priorities? System Timer? */
  } else
#endif /* !OSEE_SINGLECORE */
  {
    osEE_activate_isr2(isr2_tid);
800078f4:	6d 00 81 06 	call 800085f6 <osEE_activate_isr2>
  __asm__ volatile ("svlcx" : : : "memory");
}

/** The rslcx assembler instruction */
OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_rslcx(void) {
  __asm__ volatile ("rslcx" : : : "memory");
800078f8:	0d 00 40 02 	rslcx 
}

/** The rfe assembler instruction */
OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_rfe(void) {
  __asm__ volatile ("rfe" : : : "memory");
800078fc:	00 80       	rfe 
800078fe:	00 90       	ret 

80007900 <DisableAllInterrupts>:
(
  void
)
{
  CONSTP2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_CONST)  p_cdb = osEE_get_curr_core();
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)   p_ccb = p_cdb->p_ccb;
80007900:	91 00 00 f8 	movh.a %a15,32768
80007904:	99 ff 04 60 	ld.a %a15,[%a15]388 <80000184 <osEE_cdb_var>>
}

/* Disable Interrupts */
OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_hal_disableIRQ(void)
{
    __asm__ volatile ("disable" : : : "memory");
80007908:	0d 00 40 03 	disable 
  osEE_hal_disableIRQ();

  osEE_stack_monitoring(p_cdb);

  osEE_orti_trace_service_entry(p_ccb, OSServiceId_DisableAllInterrupts);
  p_ccb->d_isr_all_cnt = 1U;
8000790c:	82 1f       	mov %d15,1
8000790e:	e9 ff 1e 00 	st.b [%a15]30,%d15
80007912:	00 90       	ret 

80007914 <EnableAllInterrupts>:
   * ResumeOSInterrupts() are called and no corresponding DisableAllInterupts()
   * /SuspendAllInterrupts()/SuspendOSInterrupts() was done before, the
   * Operating System module shall not perform this Operating System service.
   * (SRS_Os_11009) */
  CONSTP2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_CONST)  p_cdb = osEE_get_curr_core();
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)   p_ccb = p_cdb->p_ccb;
80007914:	91 00 00 f8 	movh.a %a15,32768
80007918:	99 ff 04 60 	ld.a %a15,[%a15]388 <80000184 <osEE_cdb_var>>

  osEE_orti_trace_service_entry(p_ccb, OSServiceId_EnableAllInterrupts);

  osEE_stack_monitoring(p_cdb);

  if (p_ccb->d_isr_all_cnt > 0U) {
8000791c:	39 ff 1e 00 	ld.bu %d15,[%a15]30 <80000184 <osEE_cdb_var>>
80007920:	6e 06       	jz %d15,8000792c <EnableAllInterrupts+0x18>
    p_ccb->d_isr_all_cnt = 0U;
80007922:	82 0f       	mov %d15,0
80007924:	e9 ff 1e 00 	st.b [%a15]30,%d15
}

/* Enable Interrupts */
OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_hal_enableIRQ(void)
{
  __asm__ volatile ("enable" : : : "memory");
80007928:	0d 00 00 03 	enable 
8000792c:	00 90       	ret 

8000792e <SuspendAllInterrupts>:
(
  void
)
{
  CONSTP2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_CONST)  p_cdb = osEE_get_curr_core();
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)   p_ccb = p_cdb->p_ccb;
8000792e:	91 00 00 f8 	movh.a %a15,32768
80007932:	d9 f2 04 60 	lea %a2,[%a15]388 <80000184 <osEE_cdb_var>>
80007936:	99 ff 04 60 	ld.a %a15,[%a15]388 <80000184 <osEE_cdb_var>>
(
  CONSTP2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_CONST)  p_cdb,
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)   p_ccb
)
{
  if (p_ccb->s_isr_all_cnt == 0U) {
8000793a:	39 ff 1c 00 	ld.bu %d15,[%a15]28 <80000184 <osEE_cdb_var>>
8000793e:	6e 09       	jz %d15,80007950 <SuspendAllInterrupts+0x22>
    CONST(OsEE_reg, AUTOMATIC) flags = osEE_hal_suspendIRQ();
    p_ccb->prev_s_isr_all_status = flags;
    ++p_ccb->s_isr_all_cnt;
  } else if (p_ccb->s_isr_all_cnt < OSEE_MAX_BYTE) {
80007940:	8b ff 0f 22 	eq %d2,%d15,255
80007944:	df 02 11 80 	jne %d2,0,80007966 <SuspendAllInterrupts+0x38>
    ++p_ccb->s_isr_all_cnt;
80007948:	c2 1f       	add %d15,1
8000794a:	e9 ff 1c 00 	st.b [%a15]28,%d15
8000794e:	00 90       	ret 
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
80007950:	4d c0 e2 ff 	mfcr %d15,$icr
}

/* Disable Interrupts */
OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_hal_disableIRQ(void)
{
    __asm__ volatile ("disable" : : : "memory");
80007954:	0d 00 40 03 	disable 
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)   p_ccb
)
{
  if (p_ccb->s_isr_all_cnt == 0U) {
    CONST(OsEE_reg, AUTOMATIC) flags = osEE_hal_suspendIRQ();
    p_ccb->prev_s_isr_all_status = flags;
80007958:	68 5f       	st.w [%a15]20,%d15
    ++p_ccb->s_isr_all_cnt;
8000795a:	39 ff 1c 00 	ld.bu %d15,[%a15]28
8000795e:	c2 1f       	add %d15,1
80007960:	e9 ff 1c 00 	st.b [%a15]28,%d15
80007964:	00 90       	ret 
)
{
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA) p_ccb = p_cdb->p_ccb;
  CONST(OsEE_kernel_status, AUTOMATIC) os_status = p_ccb->os_status;

  p_ccb->os_status = OSEE_KERNEL_SHUTDOWN;
80007966:	82 32       	mov %d2,3
  P2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_CONST) p_cdb,
  VAR(StatusType, AUTOMATIC)                Error
)
{
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA) p_ccb = p_cdb->p_ccb;
  CONST(OsEE_kernel_status, AUTOMATIC) os_status = p_ccb->os_status;
80007968:	39 ff 10 00 	ld.bu %d15,[%a15]16

  p_ccb->os_status = OSEE_KERNEL_SHUTDOWN;
8000796c:	e9 f2 10 00 	st.b [%a15]16,%d2
  /* Used to propagate the error to the ShutdownHook */
  p_ccb->last_error = Error;
80007970:	3b 90 01 20 	mov %d2,25
80007974:	e9 f2 12 00 	st.b [%a15]18,%d2

  if (os_status == OSEE_KERNEL_STARTED) {
80007978:	1e 22       	jeq %d15,2,8000797c <SuspendAllInterrupts+0x4e>
8000797a:	3c 00       	j 8000797a <SuspendAllInterrupts+0x4c>
    osEE_idle_task_terminate(p_cdb->p_idle_task);
8000797c:	99 24 04 00 	ld.a %a4,[%a2]4
80007980:	6d 00 d1 08 	call 80008b22 <osEE_idle_task_terminate>
80007984:	3c fb       	j 8000797a <SuspendAllInterrupts+0x4c>

80007986 <ResumeAllInterrupts>:
(
  void
)
{
  CONSTP2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_CONST)  p_cdb = osEE_get_curr_core();
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)   p_ccb = p_cdb->p_ccb;
80007986:	91 00 00 f8 	movh.a %a15,32768
8000798a:	99 ff 04 60 	ld.a %a15,[%a15]388 <80000184 <osEE_cdb_var>>

  osEE_orti_trace_service_entry(p_ccb, OSServiceId_ResumeAllInterrupts);

  osEE_stack_monitoring(p_cdb);

  if (p_ccb->s_isr_all_cnt > 0U) {
8000798e:	39 ff 1c 00 	ld.bu %d15,[%a15]28 <80000184 <osEE_cdb_var>>
80007992:	6e 0b       	jz %d15,800079a8 <ResumeAllInterrupts+0x22>
    --p_ccb->s_isr_all_cnt;
80007994:	c2 ff       	add %d15,-1
80007996:	16 ff       	and %d15,255
80007998:	e9 ff 1c 00 	st.b [%a15]28,%d15

    if (p_ccb->s_isr_all_cnt == 0U) {
8000799c:	ee 06       	jnz %d15,800079a8 <ResumeAllInterrupts+0x22>
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
8000799e:	4c f5       	ld.w %d15,[%a15]20
800079a0:	cd cf e2 0f 	mtcr $icr,%d15
800079a4:	0d 00 c0 04 	isync 
800079a8:	00 90       	ret 

800079aa <SuspendOSInterrupts>:
(
  void
)
{
  CONSTP2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_CONST)  p_cdb = osEE_get_curr_core();
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)   p_ccb = p_cdb->p_ccb;
800079aa:	91 00 00 f8 	movh.a %a15,32768
800079ae:	d9 f2 04 60 	lea %a2,[%a15]388 <80000184 <osEE_cdb_var>>
800079b2:	99 ff 04 60 	ld.a %a15,[%a15]388 <80000184 <osEE_cdb_var>>

  osEE_orti_trace_service_entry(p_ccb, OSServiceId_SuspendOSInterrupts);

  osEE_stack_monitoring(p_cdb);

  if (p_ccb->s_isr_os_cnt == 0U) {
800079b6:	39 ff 1d 00 	ld.bu %d15,[%a15]29 <80000184 <osEE_cdb_var>>
800079ba:	ee 14       	jnz %d15,800079e2 <SuspendOSInterrupts+0x38>
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
800079bc:	4d c0 e2 ff 	mfcr %d15,$icr
OSEE_STATIC_INLINE OsEE_reg OSEE_ALWAYS_INLINE
  osEE_hal_begin_nested_primitive(void)
{
  OsEE_icr icr = osEE_tc_get_icr();

  if (icr.bits.ccpn < OSEE_ISR2_MAX_HW_PRIO) {
800079c0:	8f ff 0f 21 	and %d2,%d15,255
800079c4:	f6 28       	jnz %d2,800079d4 <SuspendOSInterrupts+0x2a>
    OsEE_icr icr_temp = icr;
800079c6:	02 f2       	mov %d2,%d15
800079c8:	b7 12 08 20 	insert %d2,%d2,1,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
800079cc:	cd c2 e2 0f 	mtcr $icr,%d2
800079d0:	0d 00 c0 04 	isync 
    CONST(OsEE_reg, AUTOMATIC) flags = osEE_hal_begin_nested_primitive();
    p_ccb->prev_s_isr_os_status = flags;
800079d4:	68 6f       	st.w [%a15]24,%d15
    ++p_ccb->s_isr_os_cnt;
800079d6:	39 ff 1d 00 	ld.bu %d15,[%a15]29
800079da:	c2 1f       	add %d15,1
800079dc:	e9 ff 1d 00 	st.b [%a15]29,%d15
800079e0:	00 90       	ret 
  } else if (p_ccb->s_isr_os_cnt < OSEE_MAX_BYTE) {
800079e2:	8b ff 0f 22 	eq %d2,%d15,255
800079e6:	f6 25       	jnz %d2,800079f0 <SuspendOSInterrupts+0x46>
    ++p_ccb->s_isr_os_cnt;
800079e8:	c2 1f       	add %d15,1
800079ea:	e9 ff 1d 00 	st.b [%a15]29,%d15
800079ee:	00 90       	ret 
)
{
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA) p_ccb = p_cdb->p_ccb;
  CONST(OsEE_kernel_status, AUTOMATIC) os_status = p_ccb->os_status;

  p_ccb->os_status = OSEE_KERNEL_SHUTDOWN;
800079f0:	82 32       	mov %d2,3
  P2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_CONST) p_cdb,
  VAR(StatusType, AUTOMATIC)                Error
)
{
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA) p_ccb = p_cdb->p_ccb;
  CONST(OsEE_kernel_status, AUTOMATIC) os_status = p_ccb->os_status;
800079f2:	39 ff 10 00 	ld.bu %d15,[%a15]16

  p_ccb->os_status = OSEE_KERNEL_SHUTDOWN;
800079f6:	e9 f2 10 00 	st.b [%a15]16,%d2
  /* Used to propagate the error to the ShutdownHook */
  p_ccb->last_error = Error;
800079fa:	3b 90 01 20 	mov %d2,25
800079fe:	e9 f2 12 00 	st.b [%a15]18,%d2

  if (os_status == OSEE_KERNEL_STARTED) {
80007a02:	1e 22       	jeq %d15,2,80007a06 <SuspendOSInterrupts+0x5c>
80007a04:	3c 00       	j 80007a04 <SuspendOSInterrupts+0x5a>
    osEE_idle_task_terminate(p_cdb->p_idle_task);
80007a06:	99 24 04 00 	ld.a %a4,[%a2]4
80007a0a:	6d 00 8c 08 	call 80008b22 <osEE_idle_task_terminate>
80007a0e:	3c fb       	j 80007a04 <SuspendOSInterrupts+0x5a>

80007a10 <ResumeOSInterrupts>:
(
  void
)
{
  CONSTP2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_CONST)  p_cdb = osEE_get_curr_core();
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)   p_ccb = p_cdb->p_ccb;
80007a10:	91 00 00 f8 	movh.a %a15,32768
80007a14:	99 ff 04 60 	ld.a %a15,[%a15]388 <80000184 <osEE_cdb_var>>

  osEE_orti_trace_service_entry(p_ccb, OSServiceId_ResumeOSInterrupts);

  osEE_stack_monitoring(p_cdb);

  if (p_ccb->s_isr_os_cnt > 0U) {
80007a18:	39 ff 1d 00 	ld.bu %d15,[%a15]29 <80000184 <osEE_cdb_var>>
80007a1c:	6e 15       	jz %d15,80007a46 <ResumeOSInterrupts+0x36>
    --p_ccb->s_isr_os_cnt;
80007a1e:	c2 ff       	add %d15,-1
80007a20:	16 ff       	and %d15,255
80007a22:	e9 ff 1d 00 	st.b [%a15]29,%d15

    if (p_ccb->s_isr_os_cnt == 0U) {
80007a26:	ee 10       	jnz %d15,80007a46 <ResumeOSInterrupts+0x36>
      osEE_hal_end_nested_primitive(p_ccb->prev_s_isr_os_status);
80007a28:	48 62       	ld.w %d2,[%a15]24
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
80007a2a:	4d c0 e2 ff 	mfcr %d15,$icr
80007a2e:	8f ff 0f 31 	and %d3,%d15,255
  osEE_hal_end_nested_primitive(OsEE_reg flags)
{
  OsEE_icr flags_icr;
  OsEE_icr icr = osEE_tc_get_icr();
  flags_icr.reg = flags;
  if (icr.bits.ccpn != flags_icr.bits.ccpn) {
80007a32:	8f f2 0f 21 	and %d2,%d2,255
80007a36:	5f 23 08 00 	jeq %d3,%d2,80007a46 <ResumeOSInterrupts+0x36>
80007a3a:	37 2f 08 f0 	insert %d15,%d15,%d2,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
80007a3e:	cd cf e2 0f 	mtcr $icr,%d15
80007a42:	0d 00 c0 04 	isync 
80007a46:	00 90       	ret 

80007a48 <StartOS>:
  CONST(CoreIdType, AUTOMATIC)           curr_core_id = osEE_get_curr_core_id();
  CONSTP2VAR(OsEE_KDB, AUTOMATIC, OS_APPL_CONST)  p_kdb = osEE_get_kernel();
  CONSTP2VAR(OsEE_KCB, AUTOMATIC, OS_APPL_DATA)   p_kcb = p_kdb->p_kcb;
#endif /* !OSEE_SINGLECORE */
  CONSTP2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_CONST)  p_cdb = osEE_get_curr_core();
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)   p_ccb = p_cdb->p_ccb;
80007a48:	91 00 00 d8 	movh.a %a13,32768
FUNC(StatusType, OS_CODE)
  StartOS
(
  VAR(AppModeType, AUTOMATIC) Mode
)
{
80007a4c:	02 49       	mov %d9,%d4
  CONST(CoreIdType, AUTOMATIC)           curr_core_id = osEE_get_curr_core_id();
  CONSTP2VAR(OsEE_KDB, AUTOMATIC, OS_APPL_CONST)  p_kdb = osEE_get_kernel();
  CONSTP2VAR(OsEE_KCB, AUTOMATIC, OS_APPL_DATA)   p_kcb = p_kdb->p_kcb;
#endif /* !OSEE_SINGLECORE */
  CONSTP2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_CONST)  p_cdb = osEE_get_curr_core();
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)   p_ccb = p_cdb->p_ccb;
80007a4e:	99 df 04 60 	ld.a %a15,[%a13]388 <80000184 <osEE_cdb_var>>
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
80007a52:	4d c0 e2 ff 	mfcr %d15,$icr
OSEE_STATIC_INLINE OsEE_reg OSEE_ALWAYS_INLINE
  osEE_hal_begin_nested_primitive(void)
{
  OsEE_icr icr = osEE_tc_get_icr();

  if (icr.bits.ccpn < OSEE_ISR2_MAX_HW_PRIO) {
80007a56:	8f ff 0f 81 	and %d8,%d15,255
80007a5a:	f6 87       	jnz %d8,80007a68 <StartOS+0x20>
80007a5c:	b7 1f 08 f0 	insert %d15,%d15,1,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
80007a60:	cd cf e2 0f 	mtcr $icr,%d15
80007a64:	0d 00 c0 04 	isync 
  osEE_orti_trace_service_entry(p_ccb, OSServiceId_StartOS);
#if (defined(OSEE_ALLOW_TASK_MIGRATION))
  osEE_lock_kernel();
#endif /* OSEE_ALLOW_TASK_MIGRATION */

  if (p_ccb->os_status != OSEE_KERNEL_INITIALIZED) {
80007a68:	39 ff 10 00 	ld.bu %d15,[%a15]16
#if (defined(OSEE_ALLOW_TASK_MIGRATION))
    osEE_unlock_kernel();
#endif /* OSEE_ALLOW_TASK_MIGRATION */
    ev = E_OS_ACCESS;
80007a6c:	82 13       	mov %d3,1
  osEE_orti_trace_service_entry(p_ccb, OSServiceId_StartOS);
#if (defined(OSEE_ALLOW_TASK_MIGRATION))
  osEE_lock_kernel();
#endif /* OSEE_ALLOW_TASK_MIGRATION */

  if (p_ccb->os_status != OSEE_KERNEL_INITIALIZED) {
80007a6e:	6e 0f       	jz %d15,80007a8c <StartOS+0x44>
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
80007a70:	4d c0 e2 ff 	mfcr %d15,$icr
80007a74:	8f ff 0f 21 	and %d2,%d15,255
  osEE_hal_end_nested_primitive(OsEE_reg flags)
{
  OsEE_icr flags_icr;
  OsEE_icr icr = osEE_tc_get_icr();
  flags_icr.reg = flags;
  if (icr.bits.ccpn != flags_icr.bits.ccpn) {
80007a78:	5f 28 08 00 	jeq %d8,%d2,80007a88 <StartOS+0x40>
80007a7c:	37 8f 08 f0 	insert %d15,%d15,%d8,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
80007a80:	cd cf e2 0f 	mtcr $icr,%d15
80007a84:	0d 00 c0 04 	isync 
    osEE_orti_trace_service_exit(p_ccb, OSServiceId_StartOS);
    osEE_end_primitive(flags);
  }

  return ev;
}
80007a88:	02 32       	mov %d2,%d3
80007a8a:	00 90       	ret 
  } else
#if (!defined(OSEE_SINGLECORE))
  if (curr_core_id == OS_CORE_ID_MASTER) {
    /* I rely in C shortcut for boolean expression */
#endif /* !OSEE_SINGLECORE */
    if (osEE_cpu_startos() == OSEE_FALSE) {
80007a8c:	6d 00 5c 08 	call 80008b44 <osEE_cpu_startos>
#if (defined(OSEE_ALLOW_TASK_MIGRATION))
      osEE_unlock_kernel();
#endif /* OSEE_ALLOW_TASK_MIGRATION */
      ev = E_OS_SYS_INIT;
80007a90:	3b 80 01 30 	mov %d3,24
  } else
#if (!defined(OSEE_SINGLECORE))
  if (curr_core_id == OS_CORE_ID_MASTER) {
    /* I rely in C shortcut for boolean expression */
#endif /* !OSEE_SINGLECORE */
    if (osEE_cpu_startos() == OSEE_FALSE) {
80007a94:	df 02 ee 7f 	jeq %d2,0,80007a70 <StartOS+0x28>
    /* Fill CCB */
    p_ccb->p_curr                   = p_idle_tdb;
#endif /* OSEE_API_DYNAMIC */

    /* GetActiveApplicationMode can be called inside StartupHook */
    p_ccb->os_status                = OSEE_KERNEL_STARTING;
80007a98:	82 1f       	mov %d15,1
  }
#endif /* !OSEE_SINGLECORE */
  if (ev == E_OK) {
#if (!defined(OSEE_STARTOS_RETURN)) || (defined(OSEE_API_DYNAMIC))
    CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)
      p_idle_tdb = p_cdb->p_idle_task;
80007a9a:	d9 dd 04 60 	lea %a13,[%a13]388
    /* Fill CCB */
    p_ccb->p_curr                   = p_idle_tdb;
#endif /* OSEE_API_DYNAMIC */

    /* GetActiveApplicationMode can be called inside StartupHook */
    p_ccb->os_status                = OSEE_KERNEL_STARTING;
80007a9e:	e9 ff 10 00 	st.b [%a15]16,%d15
    p_ccb->app_mode                 = real_mode;
80007aa2:	e9 f9 11 00 	st.b [%a15]17,%d9
  }
#endif /* !OSEE_SINGLECORE */
  if (ev == E_OK) {
#if (!defined(OSEE_STARTOS_RETURN)) || (defined(OSEE_API_DYNAMIC))
    CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)
      p_idle_tdb = p_cdb->p_idle_task;
80007aa6:	99 dc 04 00 	ld.a %a12,[%a13]4
  P2CONST(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)  p_ccb
)
{
/* Touch unused parameter */
  ((void)p_ccb);
  StartupHook();
80007aaa:	6d ff 6c f8 	call 80006b82 <StartupHook>
#if (defined(OSEE_HAS_AUTOSTART_TRIGGER))
    {
      VAR(MemSize, AUTOMATIC) i;
      VAR(MemSize, AUTOMATIC) trigger_size;
      CONSTP2VAR(OsEE_autostart_trigger, AUTOMATIC, OS_APPL_CONST)
        p_auto_triggers = &(*p_cdb->p_autostart_trigger_array)[real_mode];
80007aae:	99 dd 0c 00 	ld.a %a13,[%a13]12
#endif /* OSEE_HAS_ALARMS */
      P2VAR(OsEE_SchedTabDB, AUTOMATIC, OS_APPL_CONST) p_st_db_tmp;   /* MISRA R13.2 */
#endif /* OSEE_HAS_SCHEDULE_TABLES */

      trigger_size = p_auto_triggers->trigger_array_size;
      for (i = 0U; i < trigger_size; ++i) {
80007ab2:	82 0f       	mov %d15,0
      P2VAR(OsEE_AlarmDB, AUTOMATIC, OS_APPL_CONST) p_alarm_db_tmp;  /* MISRA R13.2 */
#endif /* OSEE_HAS_ALARMS */
      P2VAR(OsEE_SchedTabDB, AUTOMATIC, OS_APPL_CONST) p_st_db_tmp;   /* MISRA R13.2 */
#endif /* OSEE_HAS_SCHEDULE_TABLES */

      trigger_size = p_auto_triggers->trigger_array_size;
80007ab4:	01 d9 03 d6 	addsc.a %a13,%a13,%d9,3
80007ab8:	19 d8 04 00 	ld.w %d8,[%a13]4
      for (i = 0U; i < trigger_size; ++i) {
80007abc:	df 08 12 00 	jeq %d8,0,80007ae0 <StartOS+0x98>
        CONSTP2VAR(OsEE_autostart_trigger_info, AUTOMATIC, OS_APPL_CONST)
          p_trigger_to_act_info = &(*p_auto_triggers->p_trigger_ptr_array)[i];
80007ac0:	54 d2       	ld.w %d2,[%a13]
        CONSTP2VAR(OsEE_TriggerDB, AUTOMATIC, OS_APPL_CONST)
          p_trigger_to_act_db   = p_trigger_to_act_info->p_trigger_db;
80007ac2:	13 cf 20 32 	madd %d3,%d2,%d15,12
#endif /* OSEE_HAS_ALARMS */
      P2VAR(OsEE_SchedTabDB, AUTOMATIC, OS_APPL_CONST) p_st_db_tmp;   /* MISRA R13.2 */
#endif /* OSEE_HAS_SCHEDULE_TABLES */

      trigger_size = p_auto_triggers->trigger_array_size;
      for (i = 0U; i < trigger_size; ++i) {
80007ac6:	c2 1f       	add %d15,1
        CONSTP2VAR(OsEE_autostart_trigger_info, AUTOMATIC, OS_APPL_CONST)
          p_trigger_to_act_info = &(*p_auto_triggers->p_trigger_ptr_array)[i];
        CONSTP2VAR(OsEE_TriggerDB, AUTOMATIC, OS_APPL_CONST)
          p_trigger_to_act_db   = p_trigger_to_act_info->p_trigger_db;
80007ac8:	60 32       	mov.a %a2,%d3
80007aca:	d4 25       	ld.a %a5,[%a2]
#if (!defined(OSEE_HAS_SCHEDULE_TABLES))
        (void)osEE_alarm_set_rel(
80007acc:	99 54 04 00 	ld.a %a4,[%a5]4
80007ad0:	19 24 04 00 	ld.w %d4,[%a2]4
80007ad4:	19 25 08 00 	ld.w %d5,[%a2]8
80007ad8:	6d 00 aa 07 	call 80008a2c <osEE_alarm_set_rel>
#endif /* OSEE_HAS_ALARMS */
      P2VAR(OsEE_SchedTabDB, AUTOMATIC, OS_APPL_CONST) p_st_db_tmp;   /* MISRA R13.2 */
#endif /* OSEE_HAS_SCHEDULE_TABLES */

      trigger_size = p_auto_triggers->trigger_array_size;
      for (i = 0U; i < trigger_size; ++i) {
80007adc:	5f 8f f2 ff 	jne %d15,%d8,80007ac0 <StartOS+0x78>
    }
#endif /* !OSEE_SINGLECORE */

/* [SWS_Os_00607] StartOS shall start the OS on the core on which it is called.
    (SRS_Os_80006, SRS_Os_80013) */
    if (p_ccb->os_status == OSEE_KERNEL_STARTING) {
80007ae0:	39 ff 10 00 	ld.bu %d15,[%a15]16
80007ae4:	9e 13       	jeq %d15,1,80007b0a <StartOS+0xc2>
#endif /* OSEE_ALLOW_TASK_MIGRATION */

    osEE_orti_trace_service_exit(p_ccb, OSServiceId_StartOS);

#if (!defined(OSEE_STARTOS_RETURN)) && (!defined(OSEE_API_DYNAMIC))
    if (p_ccb->os_status == OSEE_KERNEL_STARTED) {
80007ae6:	39 ff 10 00 	ld.bu %d15,[%a15]16
80007aea:	1e 24       	jeq %d15,2,80007af2 <StartOS+0xaa>
}

/* Disable Interrupts */
OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_hal_disableIRQ(void)
{
    __asm__ volatile ("disable" : : : "memory");
80007aec:	0d 00 40 03 	disable 
    }
#if (!defined(OSEE_SHUTDOWN_DO_NOT_RETURN_ON_MAIN))
    osEE_hal_disableIRQ();
    osEE_shutdown_os_extra();
    osEE_call_shutdown_hook(p_ccb, p_ccb->last_error);
    for(;;) {} /* Endless Loop */
80007af0:	3c 00       	j 80007af0 <StartOS+0xa8>
  osEE_idle_task_start
(
  P2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)  p_idle_tdb
)
{
  osEE_hal_save_ctx_and_ready2stacked(p_idle_tdb, p_idle_tdb->hdb.p_scb,
80007af2:	99 c5 04 00 	ld.a %a5,[%a12]4
80007af6:	40 c4       	mov.aa %a4,%a12
80007af8:	40 56       	mov.aa %a6,%a5
80007afa:	6d 00 93 08 	call 80008c20 <osEE_hal_save_ctx_and_ready2stacked>
    osEE_orti_trace_service_exit(p_ccb, OSServiceId_StartOS);

#if (!defined(OSEE_STARTOS_RETURN)) && (!defined(OSEE_API_DYNAMIC))
    if (p_ccb->os_status == OSEE_KERNEL_STARTED) {
      osEE_idle_task_start(p_idle_tdb);
      osEE_task_end(p_idle_tdb);
80007afe:	40 c4       	mov.aa %a4,%a12
80007b00:	6d 00 5f 05 	call 800085be <osEE_task_end>
80007b04:	0d 00 40 03 	disable 
80007b08:	3c f4       	j 80007af0 <StartOS+0xa8>
#endif /* !OSEE_SINGLECORE */

/* [SWS_Os_00607] StartOS shall start the OS on the core on which it is called.
    (SRS_Os_80006, SRS_Os_80013) */
    if (p_ccb->os_status == OSEE_KERNEL_STARTING) {
      p_ccb->os_status = OSEE_KERNEL_STARTED;
80007b0a:	82 2f       	mov %d15,2
80007b0c:	e9 ff 10 00 	st.b [%a15]16,%d15
80007b10:	3c eb       	j 80007ae6 <StartOS+0x9e>

80007b12 <GetActiveApplicationMode>:
#if (!defined(OSEE_HAS_ORTI))
  CONSTP2CONST(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
#else
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
#endif /* !OSEE_HAS_ORTI */
    p_ccb = p_cdb->p_ccb;
80007b12:	91 00 00 f8 	movh.a %a15,32768
80007b16:	99 ff 04 60 	ld.a %a15,[%a15]388 <80000184 <osEE_cdb_var>>
  osEE_stack_monitoring(p_cdb);

  if (p_ccb->os_status >= OSEE_KERNEL_STARTING) {
    app_mode = p_ccb->app_mode;
  } else {
    app_mode = INVALID_APPMODE;
80007b1a:	3b f0 0f 20 	mov %d2,255

  osEE_orti_trace_service_entry(p_ccb, OSServiceId_GetActiveApplicationMode);

  osEE_stack_monitoring(p_cdb);

  if (p_ccb->os_status >= OSEE_KERNEL_STARTING) {
80007b1e:	39 ff 10 00 	ld.bu %d15,[%a15]16
80007b22:	ee 02       	jnz %d15,80007b26 <GetActiveApplicationMode+0x14>
  }

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_GetActiveApplicationMode);

  return app_mode;
}
80007b24:	00 90       	ret 
  osEE_orti_trace_service_entry(p_ccb, OSServiceId_GetActiveApplicationMode);

  osEE_stack_monitoring(p_cdb);

  if (p_ccb->os_status >= OSEE_KERNEL_STARTING) {
    app_mode = p_ccb->app_mode;
80007b26:	39 f2 11 00 	ld.bu %d2,[%a15]17
  }

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_GetActiveApplicationMode);

  return app_mode;
}
80007b2a:	00 90       	ret 

80007b2c <ActivateTask>:
FUNC(StatusType, OS_CODE)
  ActivateTask
(
  VAR(TaskType, AUTOMATIC) TaskID
)
{
80007b2c:	91 00 00 f8 	movh.a %a15,32768
80007b30:	d9 ff 20 50 	lea %a15,[%a15]352 <80000160 <osEE_kdb_var>>
  if (p_ccb->os_context > OSEE_TASK_ISR2_CTX)
  {
    ev = E_OS_CALLEVEL;
  } else
#endif /* OSEE_HAS_SERVICE_PROTECTION */
  if (!osEE_is_valid_tid(p_kdb, TaskID)) {
80007b34:	48 22       	ld.w %d2,[%a15]8
    ev = E_OS_ID;
80007b36:	82 3f       	mov %d15,3
  if (p_ccb->os_context > OSEE_TASK_ISR2_CTX)
  {
    ev = E_OS_CALLEVEL;
  } else
#endif /* OSEE_HAS_SERVICE_PROTECTION */
  if (!osEE_is_valid_tid(p_kdb, TaskID)) {
80007b38:	3f 24 04 80 	jlt.u %d4,%d2,80007b40 <ActivateTask+0x14>
#if (defined(OSEE_HAS_ORTI))
  osEE_orti_trace_service_exit(p_ccb, OSServiceId_ActivateTask);
#endif /* OSEE_HAS_ORTI */

  return ev;
}
80007b3c:	02 f2       	mov %d2,%d15
80007b3e:	00 90       	ret 
  if (!osEE_is_valid_tid(p_kdb, TaskID)) {
    ev = E_OS_ID;
  } else
  {
    CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)
      p_tdb_act = (*p_kdb->p_tdb_ptr_array)[TaskID];
80007b40:	c8 12       	ld.a %a2,[%a15]4
80007b42:	01 24 02 26 	addsc.a %a2,%a2,%d4,2
80007b46:	d4 2c       	ld.a %a12,[%a2]

    if (p_tdb_act->task_type <= OSEE_TASK_TYPE_EXTENDED) {
80007b48:	39 c2 14 00 	ld.bu %d2,[%a12]20
80007b4c:	ff 22 f8 ff 	jge.u %d2,2,80007b3c <ActivateTask+0x10>
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
80007b50:	4d c0 e2 ff 	mfcr %d15,$icr
OSEE_STATIC_INLINE OsEE_reg OSEE_ALWAYS_INLINE
  osEE_hal_begin_nested_primitive(void)
{
  OsEE_icr icr = osEE_tc_get_icr();

  if (icr.bits.ccpn < OSEE_ISR2_MAX_HW_PRIO) {
80007b54:	8f ff 0f 81 	and %d8,%d15,255
80007b58:	f6 87       	jnz %d8,80007b66 <ActivateTask+0x3a>
80007b5a:	b7 1f 08 f0 	insert %d15,%d15,1,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
80007b5e:	cd cf e2 0f 	mtcr $icr,%d15
80007b62:	0d 00 c0 04 	isync 
      CONST(OsEE_reg, AUTOMATIC)  flags = osEE_begin_primitive();

      ev = osEE_task_activated(p_tdb_act);
80007b66:	40 c4       	mov.aa %a4,%a12
80007b68:	6d 00 1f 05 	call 800085a6 <osEE_task_activated>
80007b6c:	02 2f       	mov %d15,%d2

      if (ev == E_OK) {
80007b6e:	76 2e       	jz %d2,80007b8a <ActivateTask+0x5e>
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
80007b70:	4d c0 e2 2f 	mfcr %d2,$icr
80007b74:	8f f2 0f 31 	and %d3,%d2,255
  osEE_hal_end_nested_primitive(OsEE_reg flags)
{
  OsEE_icr flags_icr;
  OsEE_icr icr = osEE_tc_get_icr();
  flags_icr.reg = flags;
  if (icr.bits.ccpn != flags_icr.bits.ccpn) {
80007b78:	5f 83 e2 7f 	jeq %d3,%d8,80007b3c <ActivateTask+0x10>
80007b7c:	37 82 08 20 	insert %d2,%d2,%d8,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
80007b80:	cd c2 e2 0f 	mtcr $icr,%d2
80007b84:	0d 00 c0 04 	isync 
80007b88:	3c da       	j 80007b3c <ActivateTask+0x10>
        (void)osEE_scheduler_task_activated(p_kdb, p_tdb_act);
80007b8a:	40 f4       	mov.aa %a4,%a15
80007b8c:	40 c5       	mov.aa %a5,%a12
80007b8e:	6d 00 43 05 	call 80008614 <osEE_scheduler_task_activated>
80007b92:	3c ef       	j 80007b70 <ActivateTask+0x44>

80007b94 <ChainTask>:
FUNC(StatusType, OS_CODE)
  ChainTask
(
  VAR(TaskType, AUTOMATIC) TaskID
)
{
80007b94:	91 00 00 f8 	movh.a %a15,32768
80007b98:	d9 ff 20 50 	lea %a15,[%a15]352 <80000160 <osEE_kdb_var>>
  CONSTP2CONST(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
#else
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
#endif /* !OSEE_HAS_ORTI && !OSEE_HAS_ERRORHOOK &&
          OSEE_HAS_SERVICE_PROTECTION */
    p_ccb = p_cdb->p_ccb;
80007b9c:	91 00 00 c8 	movh.a %a12,32768
  )
  {
    ev = E_OS_CALLEVEL;
  } else
#endif /* OSEE_HAS_CHECKS */
  if (!osEE_is_valid_tid(p_kdb, TaskID)) {
80007ba0:	4c f2       	ld.w %d15,[%a15]8
  CONSTP2CONST(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
#else
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
#endif /* !OSEE_HAS_ORTI && !OSEE_HAS_ERRORHOOK &&
          OSEE_HAS_SERVICE_PROTECTION */
    p_ccb = p_cdb->p_ccb;
80007ba2:	99 c4 04 60 	ld.a %a4,[%a12]388 <80000184 <osEE_cdb_var>>
  CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_CONST)
    p_curr = p_ccb->p_curr;
80007ba6:	d4 43       	ld.a %a3,[%a4]
  {
    ev = E_OS_CALLEVEL;
  } else
#endif /* OSEE_HAS_CHECKS */
  if (!osEE_is_valid_tid(p_kdb, TaskID)) {
    ev = E_OS_ID;
80007ba8:	82 32       	mov %d2,3
  )
  {
    ev = E_OS_CALLEVEL;
  } else
#endif /* OSEE_HAS_CHECKS */
  if (!osEE_is_valid_tid(p_kdb, TaskID)) {
80007baa:	3f f4 03 80 	jlt.u %d4,%d15,80007bb0 <ChainTask+0x1c>
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_ChainTask);

  return ev;
}
80007bae:	00 90       	ret 
#endif /* OSEE_HAS_CHECKS */
  if (!osEE_is_valid_tid(p_kdb, TaskID)) {
    ev = E_OS_ID;
  } else {
    CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)
      p_tdb_act = (*p_kdb->p_tdb_ptr_array)[TaskID];
80007bb0:	c8 12       	ld.a %a2,[%a15]4
80007bb2:	01 24 02 26 	addsc.a %a2,%a2,%d4,2
80007bb6:	d4 2d       	ld.a %a13,[%a2]
      ev = E_OS_SPINLOCK;
#endif /* OSEE_HAS_RESOURCES */
    } else
#endif /* OSEE_HAS_RESOURCES || OSEE_HAS_SPINLOCKS */
#endif /* OSEE_HAS_CHECKS */
    if (p_tdb_act->task_type <= OSEE_TASK_TYPE_EXTENDED) {
80007bb8:	39 df 14 00 	ld.bu %d15,[%a13]20
80007bbc:	ff 2f f9 ff 	jge.u %d15,2,80007bae <ChainTask+0x1a>
      VAR(OsEE_reg, AUTOMATIC)  flags;
#if (!defined(OSEE_HAS_SERVICE_PROTECTION))
      /* Silently reset ISR counters if service protection is not configured */
      if (p_ccb->s_isr_all_cnt > 0U) {
80007bc0:	39 4f 1c 00 	ld.bu %d15,[%a4]28
80007bc4:	6e 09       	jz %d15,80007bd6 <ChainTask+0x42>
        p_ccb->s_isr_all_cnt = 0U;
80007bc6:	82 0f       	mov %d15,0
80007bc8:	e9 4f 1c 00 	st.b [%a4]28,%d15
80007bcc:	4c 45       	ld.w %d15,[%a4]20
80007bce:	cd cf e2 0f 	mtcr $icr,%d15
80007bd2:	0d 00 c0 04 	isync 
        osEE_hal_resumeIRQ(p_ccb->prev_s_isr_all_status);
      }
      if (p_ccb->d_isr_all_cnt > 0U) {
80007bd6:	39 4f 1e 00 	ld.bu %d15,[%a4]30
80007bda:	6e 06       	jz %d15,80007be6 <ChainTask+0x52>
        p_ccb->d_isr_all_cnt = 0U;
80007bdc:	82 0f       	mov %d15,0
80007bde:	e9 4f 1e 00 	st.b [%a4]30,%d15
}

/* Enable Interrupts */
OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_hal_enableIRQ(void)
{
  __asm__ volatile ("enable" : : : "memory");
80007be2:	0d 00 00 03 	enable 
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
80007be6:	4d c0 e2 ff 	mfcr %d15,$icr
OSEE_STATIC_INLINE OsEE_reg OSEE_ALWAYS_INLINE
  osEE_hal_begin_nested_primitive(void)
{
  OsEE_icr icr = osEE_tc_get_icr();

  if (icr.bits.ccpn < OSEE_ISR2_MAX_HW_PRIO) {
80007bea:	8f ff 0f 81 	and %d8,%d15,255
80007bee:	f6 87       	jnz %d8,80007bfc <ChainTask+0x68>
80007bf0:	b7 1f 08 f0 	insert %d15,%d15,1,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
80007bf4:	cd cf e2 0f 	mtcr $icr,%d15
80007bf8:	0d 00 c0 04 	isync 
      }
#endif /* !OSEE_HAS_SERVICE_PROTECTION */

      flags = osEE_begin_primitive();

      if (p_tdb_act == p_curr) {
80007bfc:	7d 3d 14 00 	jeq.a %a13,%a3,80007c24 <ChainTask+0x90>
        /* If the Task chain on it self, flag it. */
        p_tdb_act->p_tcb->status = OSEE_TASK_CHAINED;
        ev = E_OK;
      } else {
        ev = osEE_task_activated(p_tdb_act);
80007c00:	40 d4       	mov.aa %a4,%a13
80007c02:	6d 00 d2 04 	call 800085a6 <osEE_task_activated>
        if (ev == E_OK) {
80007c06:	df 02 19 00 	jeq %d2,0,80007c38 <ChainTask+0xa4>
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
80007c0a:	4d c0 e2 ff 	mfcr %d15,$icr
80007c0e:	8f ff 0f 31 	and %d3,%d15,255
  osEE_hal_end_nested_primitive(OsEE_reg flags)
{
  OsEE_icr flags_icr;
  OsEE_icr icr = osEE_tc_get_icr();
  flags_icr.reg = flags;
  if (icr.bits.ccpn != flags_icr.bits.ccpn) {
80007c12:	5f 83 ce 7f 	jeq %d3,%d8,80007bae <ChainTask+0x1a>
80007c16:	37 8f 08 f0 	insert %d15,%d15,%d8,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
80007c1a:	cd cf e2 0f 	mtcr $icr,%d15
80007c1e:	0d 00 c0 04 	isync 
80007c22:	00 90       	ret 

      flags = osEE_begin_primitive();

      if (p_tdb_act == p_curr) {
        /* If the Task chain on it self, flag it. */
        p_tdb_act->p_tcb->status = OSEE_TASK_CHAINED;
80007c24:	cc d3       	ld.a %a15,[%a13]12
80007c26:	82 5f       	mov %d15,5
80007c28:	28 2f       	st.b [%a15]2,%d15
  osEE_get_curr_task
(
  void
)
{
  return osEE_get_curr_core()->p_ccb->p_curr ;
80007c2a:	99 cf 04 60 	ld.a %a15,[%a12]388
80007c2e:	c8 0f       	ld.a %a15,[%a15]0
(
  P2VAR(OsEE_HDB, AUTOMATIC, OS_APPL_DATA)  p_to_term,
  VAR(OsEE_kernel_cb, AUTOMATIC)            kernel_cb
)
{
  osEE_hal_terminate_ctx(p_to_term->p_scb, kernel_cb);
80007c30:	c8 14       	ld.a %a4,[%a15]4
80007c32:	a0 05       	mov.a %a5,0
80007c34:	1d 00 2d 08 	j 80008c8e <osEE_hal_terminate_ctx>
        ev = E_OK;
      } else {
        ev = osEE_task_activated(p_tdb_act);
        if (ev == E_OK) {
          (void)osEE_scheduler_task_insert(p_kdb, p_tdb_act);
80007c38:	40 f4       	mov.aa %a4,%a15
80007c3a:	40 d5       	mov.aa %a5,%a13
80007c3c:	6d 00 1e 05 	call 80008678 <osEE_scheduler_task_insert>
80007c40:	3c f5       	j 80007c2a <ChainTask+0x96>

80007c42 <TerminateTask>:
  CONSTP2CONST(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
#else
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
#endif /* !OSEE_HAS_ORTI && !OSEE_HAS_ERRORHOOK &&
          OSEE_HAS_SERVICE_PROTECTION */
    p_ccb       = p_cdb->p_ccb;
80007c42:	91 00 00 f8 	movh.a %a15,32768
80007c46:	99 ff 04 60 	ld.a %a15,[%a15]388 <80000184 <osEE_cdb_var>>
  CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)
    p_curr      = p_ccb->p_curr;
80007c4a:	c8 02       	ld.a %a2,[%a15]0
#endif /* OSEE_HAS_CHECKS elif (OSEE_HAS_ORTI || OSEE_HAS_STACK_MONITORING) */
  {
    VAR(OsEE_reg, AUTOMATIC) flags;
#if (!defined(OSEE_HAS_SERVICE_PROTECTION))
      /* Silently reset ISR counters if service protection is not configured */
      if (p_ccb->s_isr_all_cnt > 0U) {
80007c4c:	39 ff 1c 00 	ld.bu %d15,[%a15]28 <80000184 <osEE_cdb_var>>
80007c50:	6e 09       	jz %d15,80007c62 <TerminateTask+0x20>
        p_ccb->s_isr_all_cnt = 0U;
80007c52:	82 0f       	mov %d15,0
80007c54:	e9 ff 1c 00 	st.b [%a15]28,%d15
80007c58:	4c f5       	ld.w %d15,[%a15]20
80007c5a:	cd cf e2 0f 	mtcr $icr,%d15
80007c5e:	0d 00 c0 04 	isync 
        osEE_hal_resumeIRQ(p_ccb->prev_s_isr_all_status);
      }
      if (p_ccb->d_isr_all_cnt > 0U) {
80007c62:	39 ff 1e 00 	ld.bu %d15,[%a15]30
80007c66:	6e 06       	jz %d15,80007c72 <TerminateTask+0x30>
        p_ccb->d_isr_all_cnt = 0U;
80007c68:	82 0f       	mov %d15,0
80007c6a:	e9 ff 1e 00 	st.b [%a15]30,%d15
}

/* Enable Interrupts */
OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_hal_enableIRQ(void)
{
  __asm__ volatile ("enable" : : : "memory");
80007c6e:	0d 00 00 03 	enable 
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
80007c72:	4d c0 e2 ff 	mfcr %d15,$icr
OSEE_STATIC_INLINE OsEE_reg OSEE_ALWAYS_INLINE
  osEE_hal_begin_nested_primitive(void)
{
  OsEE_icr icr = osEE_tc_get_icr();

  if (icr.bits.ccpn < OSEE_ISR2_MAX_HW_PRIO) {
80007c76:	8f ff 0f 21 	and %d2,%d15,255
80007c7a:	f6 27       	jnz %d2,80007c88 <TerminateTask+0x46>
80007c7c:	b7 1f 08 f0 	insert %d15,%d15,1,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
80007c80:	cd cf e2 0f 	mtcr $icr,%d15
80007c84:	0d 00 c0 04 	isync 
80007c88:	99 24 04 00 	ld.a %a4,[%a2]4
80007c8c:	a0 05       	mov.a %a5,0
80007c8e:	1d 00 00 08 	j 80008c8e <osEE_hal_terminate_ctx>

80007c92 <Schedule>:
#if (!defined(OSEE_HAS_ORTI)) && (!defined(OSEE_HAS_ERRORHOOK))
  CONSTP2CONST(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
#else
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
#endif /* !OSEE_HAS_ORTI && !OSEE_HAS_ERRORHOOK */
    p_ccb  = p_cdb->p_ccb;
80007c92:	91 00 00 f8 	movh.a %a15,32768
  CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_CONST) p_curr = p_ccb->p_curr;
80007c96:	99 ff 04 60 	ld.a %a15,[%a15]388 <80000184 <osEE_cdb_var>>
80007c9a:	c8 0f       	ld.a %a15,[%a15]0
  CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA)  p_tcb  = p_curr->p_tcb;
80007c9c:	c8 3c       	ld.a %a12,[%a15]12
    ev = E_OS_SPINLOCK;
#endif /* OSEE_HAS_RESOURCES */
  } else
#endif /* OSEE_HAS_RESOURCES || OSEE_HAS_SPINLOCKS */
#endif /* OSEE_HAS_CHECKS */
  if (p_tcb->current_prio == p_curr->dispatch_prio)
80007c9e:	39 ff 1d 00 	ld.bu %d15,[%a15]29 <80000184 <osEE_cdb_var>>
80007ca2:	39 c2 01 00 	ld.bu %d2,[%a12]1 <80000184 <osEE_cdb_var>>
80007ca6:	5f f2 04 00 	jeq %d2,%d15,80007cae <Schedule+0x1c>
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_Schedule);

  return ev;
}
80007caa:	82 02       	mov %d2,0
80007cac:	00 90       	ret 
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
80007cae:	4d c0 e2 ff 	mfcr %d15,$icr
OSEE_STATIC_INLINE OsEE_reg OSEE_ALWAYS_INLINE
  osEE_hal_begin_nested_primitive(void)
{
  OsEE_icr icr = osEE_tc_get_icr();

  if (icr.bits.ccpn < OSEE_ISR2_MAX_HW_PRIO) {
80007cb2:	8f ff 0f 81 	and %d8,%d15,255
80007cb6:	df 08 1c 00 	jeq %d8,0,80007cee <Schedule+0x5c>
  {
    /* Begin primitive */
    CONST(OsEE_reg, AUTOMATIC)  flags = osEE_begin_primitive();

    /* Release internal resources */
    p_tcb->current_prio = p_curr->ready_prio;
80007cba:	39 ff 1c 00 	ld.bu %d15,[%a15]28
    /* Try preemption */
    (void)osEE_scheduler_task_preemption_point(osEE_get_kernel());
80007cbe:	91 00 00 48 	movh.a %a4,32768
  {
    /* Begin primitive */
    CONST(OsEE_reg, AUTOMATIC)  flags = osEE_begin_primitive();

    /* Release internal resources */
    p_tcb->current_prio = p_curr->ready_prio;
80007cc2:	2c c1       	st.b [%a12]1,%d15
    /* Try preemption */
    (void)osEE_scheduler_task_preemption_point(osEE_get_kernel());
80007cc4:	d9 44 20 50 	lea %a4,[%a4]352 <80000160 <osEE_kdb_var>>
80007cc8:	6d 00 56 05 	call 80008774 <osEE_scheduler_task_preemption_point>
    /* Restore internal resources */
    p_tcb->current_prio = p_curr->dispatch_prio;
80007ccc:	39 ff 1d 00 	ld.bu %d15,[%a15]29
80007cd0:	2c c1       	st.b [%a12]1,%d15
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
80007cd2:	4d c0 e2 ff 	mfcr %d15,$icr
80007cd6:	8f ff 0f 21 	and %d2,%d15,255
  osEE_hal_end_nested_primitive(OsEE_reg flags)
{
  OsEE_icr flags_icr;
  OsEE_icr icr = osEE_tc_get_icr();
  flags_icr.reg = flags;
  if (icr.bits.ccpn != flags_icr.bits.ccpn) {
80007cda:	5f 82 e8 7f 	jeq %d2,%d8,80007caa <Schedule+0x18>
80007cde:	37 8f 08 f0 	insert %d15,%d15,%d8,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
80007ce2:	cd cf e2 0f 	mtcr $icr,%d15
80007ce6:	0d 00 c0 04 	isync 
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_Schedule);

  return ev;
}
80007cea:	82 02       	mov %d2,0
80007cec:	00 90       	ret 
80007cee:	b7 1f 08 f0 	insert %d15,%d15,1,0,8
80007cf2:	cd cf e2 0f 	mtcr $icr,%d15
80007cf6:	0d 00 c0 04 	isync 
80007cfa:	3c e0       	j 80007cba <Schedule+0x28>

80007cfc <GetResource>:
#if (!defined(OSEE_HAS_ORTI)) && (!defined(OSEE_HAS_ERRORHOOK))
  CONSTP2CONST(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
#else
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
#endif /* !OSEE_HAS_ORTI && !OSEE_HAS_ERRORHOOK */
    p_ccb = p_cdb->p_ccb;
80007cfc:	91 00 00 f8 	movh.a %a15,32768
  CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_CONST)
    p_curr = p_ccb->p_curr;
80007d00:	99 ff 04 60 	ld.a %a15,[%a15]388 <80000184 <osEE_cdb_var>>
80007d04:	c8 04       	ld.a %a4,[%a15]0
80007d06:	91 00 00 f8 	movh.a %a15,32768
80007d0a:	d9 ff 20 50 	lea %a15,[%a15]352 <80000160 <osEE_kdb_var>>
  if (p_ccb->os_context > OSEE_TASK_ISR2_CTX)
  {
    ev = E_OS_CALLEVEL;
  } else
#endif /* OSEE_HAS_SERVICE_PROTECTION */
  if (!osEE_is_valid_res_id(p_kdb, ResID)) {
80007d0e:	4c f4       	ld.w %d15,[%a15]16
    ev = E_OS_ID;
80007d10:	82 32       	mov %d2,3
  if (p_ccb->os_context > OSEE_TASK_ISR2_CTX)
  {
    ev = E_OS_CALLEVEL;
  } else
#endif /* OSEE_HAS_SERVICE_PROTECTION */
  if (!osEE_is_valid_res_id(p_kdb, ResID)) {
80007d12:	3f f4 03 80 	jlt.u %d4,%d15,80007d18 <GetResource+0x1c>
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_GetResource);

  return ev;
}
80007d16:	00 90       	ret 
  if (!osEE_is_valid_res_id(p_kdb, ResID)) {
    ev = E_OS_ID;
  } else
  {
    CONSTP2VAR(OsEE_ResourceDB, AUTOMATIC, OS_APPL_CONST)
      p_reso_db     = (*p_kdb->p_res_ptr_array)[ResID];
80007d18:	c8 3f       	ld.a %a15,[%a15]12
80007d1a:	01 f4 02 f6 	addsc.a %a15,%a15,%d4,2
80007d1e:	c8 02       	ld.a %a2,[%a15]0
    CONSTP2VAR(OsEE_ResourceCB, AUTOMATIC, OS_APPL_DATA)
      p_reso_cb     = p_reso_db->p_cb;
    CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA)
      p_curr_tcb    = p_curr->p_tcb;
80007d20:	cc 43       	ld.a %a15,[%a4]12
  } else
  {
    CONSTP2VAR(OsEE_ResourceDB, AUTOMATIC, OS_APPL_CONST)
      p_reso_db     = (*p_kdb->p_res_ptr_array)[ResID];
    CONSTP2VAR(OsEE_ResourceCB, AUTOMATIC, OS_APPL_DATA)
      p_reso_cb     = p_reso_db->p_cb;
80007d22:	d4 23       	ld.a %a3,[%a2]
    CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA)
      p_curr_tcb    = p_curr->p_tcb;
    CONST(TaskPrio, AUTOMATIC)
      reso_prio     = p_reso_db->prio;
80007d24:	39 23 04 00 	ld.bu %d3,[%a2]4
    CONST(TaskPrio, AUTOMATIC)
      current_prio  = p_curr_tcb->current_prio;
80007d28:	08 14       	ld.bu %d4,[%a15]1
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
80007d2a:	4d c0 e2 2f 	mfcr %d2,$icr
OSEE_STATIC_INLINE OsEE_reg OSEE_ALWAYS_INLINE
  osEE_hal_begin_nested_primitive(void)
{
  OsEE_icr icr = osEE_tc_get_icr();

  if (icr.bits.ccpn < OSEE_ISR2_MAX_HW_PRIO) {
80007d2e:	8f f2 0f 51 	and %d5,%d2,255
80007d32:	02 2f       	mov %d15,%d2
80007d34:	f6 58       	jnz %d5,80007d44 <GetResource+0x48>
80007d36:	b7 1f 08 f0 	insert %d15,%d15,1,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
80007d3a:	cd cf e2 0f 	mtcr $icr,%d15
80007d3e:	0d 00 c0 04 	isync 
80007d42:	02 2f       	mov %d15,%d2
      ev = E_OS_CORE;
    } else
#endif /* !OSEE_SINGLECORE */
#endif /* OSEE_HAS_CHECKS */
    {
      if (current_prio < reso_prio) {
80007d44:	3f 34 18 80 	jlt.u %d4,%d3,80007d74 <GetResource+0x78>
        p_curr_tcb->current_prio = reso_prio;
        flags = osEE_hal_prepare_ipl(flags, reso_prio);
      }

      p_reso_cb->p_owner    = p_curr;
80007d48:	b5 34 08 00 	st.a [%a3]8,%a4
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
80007d4c:	4d c0 e2 2f 	mfcr %d2,$icr
80007d50:	8f f2 0f 31 	and %d3,%d2,255
  osEE_hal_end_nested_primitive(OsEE_reg flags)
{
  OsEE_icr flags_icr;
  OsEE_icr icr = osEE_tc_get_icr();
  flags_icr.reg = flags;
  if (icr.bits.ccpn != flags_icr.bits.ccpn) {
80007d54:	16 ff       	and %d15,255
80007d56:	5f f3 08 00 	jeq %d3,%d15,80007d66 <GetResource+0x6a>
80007d5a:	37 f2 08 20 	insert %d2,%d2,%d15,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
80007d5e:	cd c2 e2 0f 	mtcr $icr,%d2
80007d62:	0d 00 c0 04 	isync 

      osEE_end_primitive(flags);

      p_reso_cb->p_next     = p_curr_tcb->p_last_m;
80007d66:	4c f1       	ld.w %d15,[%a15]4
      p_reso_cb->prev_prio  = current_prio;
80007d68:	e9 34 04 00 	st.b [%a3]4,%d4

      p_reso_cb->p_owner    = p_curr;

      osEE_end_primitive(flags);

      p_reso_cb->p_next     = p_curr_tcb->p_last_m;
80007d6c:	6c 30       	st.w [%a3]0,%d15
      p_reso_cb->prev_prio  = current_prio;
      p_curr_tcb->p_last_m  = p_reso_db;
80007d6e:	e8 12       	st.a [%a15]4,%a2

      ev = E_OK;
80007d70:	82 02       	mov %d2,0
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_GetResource);

  return ev;
}
80007d72:	00 90       	ret 
}

OSEE_STATIC_INLINE FUNC(uint8_t, OS_CODE) OSEE_ALWAYS_INLINE
OSEE_ISR2_VIRT_TO_HW_PRIO(TaskPrio virt_prio)
{
  return (uint8_t) (((virt_prio) & (~OSEE_ISR2_PRIO_BIT)) + 1U) ;
80007d74:	8f f3 07 f1 	and %d15,%d3,127
  } else if (virt_prio == OSEE_ISR_ALL_PRIO) {
    /* Remove the ICR.IE bit from flags */
    ret_flags = OSEE_B_CLEAR(flags, 1U, OSEE_TC_ICR_IE_POS);
  } else {
    ret_flags =
      OSEE_B_SET(flags, 8U, 0U, OSEE_ISR2_VIRT_TO_HW_PRIO(virt_prio));
80007d78:	8f f2 cf 51 	andn %d5,%d2,255

OSEE_STATIC_INLINE OsEE_reg OSEE_ALWAYS_INLINE
  osEE_hal_prepare_ipl(OsEE_reg flags, TaskPrio virt_prio)
{
  OsEE_reg ret_flags;
  if (virt_prio < OSEE_ISR2_PRIO_BIT) {
80007d7c:	37 03 48 60 	extr %d6,%d3,0,8
  } else if (virt_prio == OSEE_ISR_ALL_PRIO) {
    /* Remove the ICR.IE bit from flags */
    ret_flags = OSEE_B_CLEAR(flags, 1U, OSEE_TC_ICR_IE_POS);
  } else {
    ret_flags =
      OSEE_B_SET(flags, 8U, 0U, OSEE_ISR2_VIRT_TO_HW_PRIO(virt_prio));
80007d80:	c2 1f       	add %d15,1
  osEE_hal_prepare_ipl(OsEE_reg flags, TaskPrio virt_prio)
{
  OsEE_reg ret_flags;
  if (virt_prio < OSEE_ISR2_PRIO_BIT) {
    ret_flags = OSEE_B_SET(flags, 8U, 0U, OSEE_ISR_UNMASKED);
  } else if (virt_prio == OSEE_ISR_ALL_PRIO) {
80007d82:	8b f3 2f 72 	ne %d7,%d3,255
    /* Remove the ICR.IE bit from flags */
    ret_flags = OSEE_B_CLEAR(flags, 1U, OSEE_TC_ICR_IE_POS);
  } else {
    ret_flags =
80007d86:	a6 5f       	or %d15,%d5
  OsEE_reg ret_flags;
  if (virt_prio < OSEE_ISR2_PRIO_BIT) {
    ret_flags = OSEE_B_SET(flags, 8U, 0U, OSEE_ISR_UNMASKED);
  } else if (virt_prio == OSEE_ISR_ALL_PRIO) {
    /* Remove the ICR.IE bit from flags */
    ret_flags = OSEE_B_CLEAR(flags, 1U, OSEE_TC_ICR_IE_POS);
80007d88:	8f 02 d0 21 	andn %d2,%d2,256
80007d8c:	2b 2f 40 f7 	sel %d15,%d7,%d15,%d2
OSEE_STATIC_INLINE OsEE_reg OSEE_ALWAYS_INLINE
  osEE_hal_prepare_ipl(OsEE_reg flags, TaskPrio virt_prio)
{
  OsEE_reg ret_flags;
  if (virt_prio < OSEE_ISR2_PRIO_BIT) {
    ret_flags = OSEE_B_SET(flags, 8U, 0U, OSEE_ISR_UNMASKED);
80007d90:	8b 06 40 62 	lt %d6,%d6,0
    } else
#endif /* !OSEE_SINGLECORE */
#endif /* OSEE_HAS_CHECKS */
    {
      if (current_prio < reso_prio) {
        p_curr_tcb->current_prio = reso_prio;
80007d94:	28 13       	st.b [%a15]1,%d3
80007d96:	2b 5f 40 f6 	sel %d15,%d6,%d15,%d5
80007d9a:	3c d7       	j 80007d48 <GetResource+0x4c>

80007d9c <ReleaseResource>:
FUNC(StatusType, OS_CODE)
  ReleaseResource
(
  VAR(ResourceType, AUTOMATIC) ResID
)
{
80007d9c:	91 00 00 48 	movh.a %a4,32768
80007da0:	d9 44 20 50 	lea %a4,[%a4]352 <80000160 <osEE_kdb_var>>
#if (!defined(OSEE_HAS_ORTI)) && (!defined(OSEE_HAS_ERRORHOOK))
  CONSTP2CONST(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
#else
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
#endif /* !OSEE_HAS_ORTI && !OSEE_HAS_ERRORHOOK */
    p_ccb = p_cdb->p_ccb;
80007da4:	91 00 00 f8 	movh.a %a15,32768
  if (p_ccb->os_context > OSEE_TASK_ISR2_CTX)
  {
    ev = E_OS_CALLEVEL;
  } else
#endif /* OSEE_HAS_SERVICE_PROTECTION */
  if (!osEE_is_valid_res_id(p_kdb, ResID)) {
80007da8:	4c 44       	ld.w %d15,[%a4]16
  CONSTP2CONST(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
#else
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
#endif /* !OSEE_HAS_ORTI && !OSEE_HAS_ERRORHOOK */
    p_ccb = p_cdb->p_ccb;
  CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_CONST)  p_curr = p_ccb->p_curr;
80007daa:	99 ff 04 60 	ld.a %a15,[%a15]388 <80000184 <osEE_cdb_var>>
80007dae:	c8 03       	ld.a %a3,[%a15]0
  {
    ev = E_OS_CALLEVEL;
  } else
#endif /* OSEE_HAS_SERVICE_PROTECTION */
  if (!osEE_is_valid_res_id(p_kdb, ResID)) {
    ev = E_OS_ID;
80007db0:	82 32       	mov %d2,3
  if (p_ccb->os_context > OSEE_TASK_ISR2_CTX)
  {
    ev = E_OS_CALLEVEL;
  } else
#endif /* OSEE_HAS_SERVICE_PROTECTION */
  if (!osEE_is_valid_res_id(p_kdb, ResID)) {
80007db2:	3f f4 03 80 	jlt.u %d4,%d15,80007db8 <ReleaseResource+0x1c>
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_ReleaseResource);

  return ev;
}
80007db6:	00 90       	ret 
  } else
  {
    CONSTP2VAR(OsEE_TCB, AUTOMATIC, TYPEDEF)
      p_curr_tcb  = p_curr->p_tcb;
    CONSTP2VAR(OsEE_ResourceDB, AUTOMATIC, TYPEDEF)
      p_reso_db   = (*p_kdb->p_res_ptr_array)[ResID];
80007db8:	99 42 0c 00 	ld.a %a2,[%a4]12
  if (!osEE_is_valid_res_id(p_kdb, ResID)) {
    ev = E_OS_ID;
  } else
  {
    CONSTP2VAR(OsEE_TCB, AUTOMATIC, TYPEDEF)
      p_curr_tcb  = p_curr->p_tcb;
80007dbc:	cc 33       	ld.a %a15,[%a3]12
    CONSTP2VAR(OsEE_ResourceDB, AUTOMATIC, TYPEDEF)
      p_reso_db   = (*p_kdb->p_res_ptr_array)[ResID];
80007dbe:	01 24 02 26 	addsc.a %a2,%a2,%d4,2
    CONSTP2VAR(OsEE_ResourceCB, AUTOMATIC, TYPEDEF)
      p_reso_cb   = p_reso_db->p_cb;
80007dc2:	d4 22       	ld.a %a2,[%a2]
80007dc4:	d4 22       	ld.a %a2,[%a2]
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
80007dc6:	4d c0 e2 2f 	mfcr %d2,$icr
OSEE_STATIC_INLINE OsEE_reg OSEE_ALWAYS_INLINE
  osEE_hal_begin_nested_primitive(void)
{
  OsEE_icr icr = osEE_tc_get_icr();

  if (icr.bits.ccpn < OSEE_ISR2_MAX_HW_PRIO) {
80007dca:	8f f2 0f f1 	and %d15,%d2,255
80007dce:	6e 2d       	jz %d15,80007e28 <ReleaseResource+0x8c>
    {
      VAR(OsEE_reg, AUTOMATIC)
        flags = osEE_begin_primitive();

      /* Pop the Resources head */
      p_curr_tcb->p_last_m = p_curr_tcb->p_last_m->p_cb->p_next;
80007dd0:	c8 15       	ld.a %a5,[%a15]4
80007dd2:	d4 55       	ld.a %a5,[%a5]
80007dd4:	4c 50       	ld.w %d15,[%a5]0
80007dd6:	68 1f       	st.w [%a15]4,%d15

      if (p_curr_tcb->p_last_m != NULL) {
80007dd8:	6e 30       	jz %d15,80007e38 <ReleaseResource+0x9c>
        CONST(TaskPrio, AUTOMATIC)
          prev_prio = p_reso_cb->prev_prio;
80007dda:	0c 24       	ld.bu %d15,[%a2]4
        flags = osEE_hal_prepare_ipl(flags, prev_prio);
      } else {
        CONST(TaskPrio, AUTOMATIC)
          dispatch_prio = p_curr->dispatch_prio;

        p_curr_tcb->current_prio = dispatch_prio;
80007ddc:	28 1f       	st.b [%a15]1,%d15
  osEE_hal_prepare_ipl(OsEE_reg flags, TaskPrio virt_prio)
{
  OsEE_reg ret_flags;
  if (virt_prio < OSEE_ISR2_PRIO_BIT) {
    ret_flags = OSEE_B_SET(flags, 8U, 0U, OSEE_ISR_UNMASKED);
  } else if (virt_prio == OSEE_ISR_ALL_PRIO) {
80007dde:	8b ff 2f 52 	ne %d5,%d15,255

OSEE_STATIC_INLINE OsEE_reg OSEE_ALWAYS_INLINE
  osEE_hal_prepare_ipl(OsEE_reg flags, TaskPrio virt_prio)
{
  OsEE_reg ret_flags;
  if (virt_prio < OSEE_ISR2_PRIO_BIT) {
80007de2:	37 0f 48 40 	extr %d4,%d15,0,8
}

OSEE_STATIC_INLINE FUNC(uint8_t, OS_CODE) OSEE_ALWAYS_INLINE
OSEE_ISR2_VIRT_TO_HW_PRIO(TaskPrio virt_prio)
{
  return (uint8_t) (((virt_prio) & (~OSEE_ISR2_PRIO_BIT)) + 1U) ;
80007de6:	16 7f       	and %d15,127
  } else if (virt_prio == OSEE_ISR_ALL_PRIO) {
    /* Remove the ICR.IE bit from flags */
    ret_flags = OSEE_B_CLEAR(flags, 1U, OSEE_TC_ICR_IE_POS);
  } else {
    ret_flags =
      OSEE_B_SET(flags, 8U, 0U, OSEE_ISR2_VIRT_TO_HW_PRIO(virt_prio));
80007de8:	8f f2 cf 31 	andn %d3,%d2,255
80007dec:	c2 1f       	add %d15,1
    ret_flags = OSEE_B_SET(flags, 8U, 0U, OSEE_ISR_UNMASKED);
  } else if (virt_prio == OSEE_ISR_ALL_PRIO) {
    /* Remove the ICR.IE bit from flags */
    ret_flags = OSEE_B_CLEAR(flags, 1U, OSEE_TC_ICR_IE_POS);
  } else {
    ret_flags =
80007dee:	a6 3f       	or %d15,%d3
  OsEE_reg ret_flags;
  if (virt_prio < OSEE_ISR2_PRIO_BIT) {
    ret_flags = OSEE_B_SET(flags, 8U, 0U, OSEE_ISR_UNMASKED);
  } else if (virt_prio == OSEE_ISR_ALL_PRIO) {
    /* Remove the ICR.IE bit from flags */
    ret_flags = OSEE_B_CLEAR(flags, 1U, OSEE_TC_ICR_IE_POS);
80007df0:	8f 02 d0 21 	andn %d2,%d2,256
80007df4:	2b 2f 40 f5 	sel %d15,%d5,%d15,%d2
        flags = osEE_hal_prepare_ipl(flags, dispatch_prio);
      }

      p_reso_cb->p_owner = NULL;
80007df8:	82 02       	mov %d2,0
OSEE_STATIC_INLINE OsEE_reg OSEE_ALWAYS_INLINE
  osEE_hal_prepare_ipl(OsEE_reg flags, TaskPrio virt_prio)
{
  OsEE_reg ret_flags;
  if (virt_prio < OSEE_ISR2_PRIO_BIT) {
    ret_flags = OSEE_B_SET(flags, 8U, 0U, OSEE_ISR_UNMASKED);
80007dfa:	8b 04 40 42 	lt %d4,%d4,0
80007dfe:	59 22 08 00 	st.w [%a2]8,%d2
80007e02:	2b 3f 40 f4 	sel %d15,%d4,%d15,%d3

      /* Preemption point */
      (void)osEE_scheduler_task_preemption_point(p_kdb);
80007e06:	6d 00 b7 04 	call 80008774 <osEE_scheduler_task_preemption_point>
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
80007e0a:	4d c0 e2 2f 	mfcr %d2,$icr
80007e0e:	8f f2 0f 31 	and %d3,%d2,255
  osEE_hal_end_nested_primitive(OsEE_reg flags)
{
  OsEE_icr flags_icr;
  OsEE_icr icr = osEE_tc_get_icr();
  flags_icr.reg = flags;
  if (icr.bits.ccpn != flags_icr.bits.ccpn) {
80007e12:	16 ff       	and %d15,255
80007e14:	5f f3 08 00 	jeq %d3,%d15,80007e24 <ReleaseResource+0x88>
80007e18:	37 f2 08 20 	insert %d2,%d2,%d15,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
80007e1c:	cd c2 e2 0f 	mtcr $icr,%d2
80007e20:	0d 00 c0 04 	isync 

      osEE_end_primitive(flags);

      ev = E_OK;
80007e24:	82 02       	mov %d2,0
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_ReleaseResource);

  return ev;
}
80007e26:	00 90       	ret 
  osEE_hal_begin_nested_primitive(void)
{
  OsEE_icr icr = osEE_tc_get_icr();

  if (icr.bits.ccpn < OSEE_ISR2_MAX_HW_PRIO) {
    OsEE_icr icr_temp = icr;
80007e28:	02 2f       	mov %d15,%d2
80007e2a:	b7 1f 08 f0 	insert %d15,%d15,1,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
80007e2e:	cd cf e2 0f 	mtcr $icr,%d15
80007e32:	0d 00 c0 04 	isync 
80007e36:	3c cd       	j 80007dd0 <ReleaseResource+0x34>

        p_curr_tcb->current_prio = prev_prio;
        flags = osEE_hal_prepare_ipl(flags, prev_prio);
      } else {
        CONST(TaskPrio, AUTOMATIC)
          dispatch_prio = p_curr->dispatch_prio;
80007e38:	39 3f 1d 00 	ld.bu %d15,[%a3]29
80007e3c:	3c d0       	j 80007ddc <ReleaseResource+0x40>

80007e3e <ShutdownOS>:
#if (!defined(OSEE_HAS_ORTI)) && (!defined(OSEE_HAS_ERRORHOOK))
  CONSTP2CONST(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
#else
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
#endif /* !OSEE_HAS_ORTI && !OSEE_HAS_ERRORHOOK */
    p_ccb = p_cdb->p_ccb;
80007e3e:	91 00 00 f8 	movh.a %a15,32768
80007e42:	99 f2 04 60 	ld.a %a2,[%a15]388 <80000184 <osEE_cdb_var>>
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
80007e46:	4d c0 e2 ff 	mfcr %d15,$icr
OSEE_STATIC_INLINE OsEE_reg OSEE_ALWAYS_INLINE
  osEE_hal_begin_nested_primitive(void)
{
  OsEE_icr icr = osEE_tc_get_icr();

  if (icr.bits.ccpn < OSEE_ISR2_MAX_HW_PRIO) {
80007e4a:	8f ff 0f 21 	and %d2,%d15,255
80007e4e:	f6 27       	jnz %d2,80007e5c <ShutdownOS+0x1e>
80007e50:	b7 1f 08 f0 	insert %d15,%d15,1,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
80007e54:	cd cf e2 0f 	mtcr $icr,%d15
80007e58:	0d 00 c0 04 	isync 
  CONST(OsEE_reg, AUTOMATIC)  flags = osEE_begin_primitive();
  CONST(OsEE_kernel_status, AUTOMATIC) os_status = p_ccb->os_status;
80007e5c:	39 2f 10 00 	ld.bu %d15,[%a2]16
  {
    ev = E_OS_CALLEVEL;
  } else
#endif /* OSEE_HAS_SERVICE_PROTECTION */
  {
    if ((os_status == OSEE_KERNEL_STARTED) ||
80007e60:	c2 ff       	add %d15,-1
80007e62:	bf 2f 10 80 	jlt.u %d15,2,80007e82 <ShutdownOS+0x44>
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
80007e66:	4d c0 e2 ff 	mfcr %d15,$icr
80007e6a:	8f ff 0f 31 	and %d3,%d15,255
  osEE_hal_end_nested_primitive(OsEE_reg flags)
{
  OsEE_icr flags_icr;
  OsEE_icr icr = osEE_tc_get_icr();
  flags_icr.reg = flags;
  if (icr.bits.ccpn != flags_icr.bits.ccpn) {
80007e6e:	5f 23 08 00 	jeq %d3,%d2,80007e7e <ShutdownOS+0x40>
80007e72:	37 2f 08 f0 	insert %d15,%d15,%d2,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
80007e76:	cd cf e2 0f 	mtcr $icr,%d15
80007e7a:	0d 00 c0 04 	isync 

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_ShutdownOS);
  osEE_end_primitive(flags);

  return ev;
}
80007e7e:	82 72       	mov %d2,7
80007e80:	00 90       	ret 
80007e82:	d9 f2 04 60 	lea %a2,[%a15]388
80007e86:	99 ff 04 60 	ld.a %a15,[%a15]388
)
{
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA) p_ccb = p_cdb->p_ccb;
  CONST(OsEE_kernel_status, AUTOMATIC) os_status = p_ccb->os_status;

  p_ccb->os_status = OSEE_KERNEL_SHUTDOWN;
80007e8a:	82 32       	mov %d2,3
  P2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_CONST) p_cdb,
  VAR(StatusType, AUTOMATIC)                Error
)
{
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA) p_ccb = p_cdb->p_ccb;
  CONST(OsEE_kernel_status, AUTOMATIC) os_status = p_ccb->os_status;
80007e8c:	39 ff 10 00 	ld.bu %d15,[%a15]16

  p_ccb->os_status = OSEE_KERNEL_SHUTDOWN;
  /* Used to propagate the error to the ShutdownHook */
  p_ccb->last_error = Error;
80007e90:	e9 f4 12 00 	st.b [%a15]18,%d4
)
{
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA) p_ccb = p_cdb->p_ccb;
  CONST(OsEE_kernel_status, AUTOMATIC) os_status = p_ccb->os_status;

  p_ccb->os_status = OSEE_KERNEL_SHUTDOWN;
80007e94:	e9 f2 10 00 	st.b [%a15]16,%d2
  /* Used to propagate the error to the ShutdownHook */
  p_ccb->last_error = Error;

  if (os_status == OSEE_KERNEL_STARTED) {
80007e98:	1e 22       	jeq %d15,2,80007e9c <ShutdownOS+0x5e>
80007e9a:	3c 00       	j 80007e9a <ShutdownOS+0x5c>
    osEE_idle_task_terminate(p_cdb->p_idle_task);
80007e9c:	99 24 04 00 	ld.a %a4,[%a2]4
80007ea0:	6d 00 41 06 	call 80008b22 <osEE_idle_task_terminate>
80007ea4:	3c fb       	j 80007e9a <ShutdownOS+0x5c>

80007ea6 <GetTaskID>:
#if (!defined(OSEE_HAS_ORTI)) && (!defined(OSEE_HAS_ERRORHOOK))
  CONSTP2CONST(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
#else
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
#endif /* !OSEE_HAS_ORTI && !OSEE_HAS_ERRORHOOK */
    p_ccb = p_cdb->p_ccb;
80007ea6:	91 00 00 f8 	movh.a %a15,32768
80007eaa:	19 ff 04 60 	ld.w %d15,[%a15]388 <80000184 <osEE_cdb_var>>
FUNC(StatusType, OS_CODE)
  GetTaskID
(
  VAR(TaskRefType, AUTOMATIC) TaskID
)
{
80007eae:	20 08       	sub.a %sp,8
#if (!defined(OSEE_HAS_ORTI)) && (!defined(OSEE_HAS_ERRORHOOK))
  CONSTP2CONST(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
#else
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
#endif /* !OSEE_HAS_ORTI && !OSEE_HAS_ERRORHOOK */
    p_ccb = p_cdb->p_ccb;
80007eb0:	78 01       	st.w [%sp]4,%d15
      argument for NULL pointer and return OS_E_PARAMETER_POINTER
      if such argument is NULL.
      +
      MISRA dictate NULL check for pointers always. */
  if (TaskID == NULL) {
    ev = E_OS_PARAM_POINTER;
80007eb2:	3b e0 00 20 	mov %d2,14
  /* [OS566]: The Operating System API shall check in extended mode all pointer
      argument for NULL pointer and return OS_E_PARAMETER_POINTER
      if such argument is NULL.
      +
      MISRA dictate NULL check for pointers always. */
  if (TaskID == NULL) {
80007eb6:	bc 4c       	jz.a %a4,80007ece <GetTaskID+0x28>
    ev = E_OS_PARAM_POINTER;
  } else {
    VAR(TaskType, AUTOMATIC)
      tid = INVALID_TASK;
    CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_CONST)
      p_tdb = p_ccb->p_curr;
80007eb8:	60 f2       	mov.a %a2,%d15
80007eba:	cc 20       	ld.a %a15,[%a2]0
       value to return. If it its ISR2 we have to follow the chain and
       find the first task in the list (which is the running task
       which was preempted by the ISR, which could be the idle task),
       or we are idle. */
    
    if (p_tdb->task_type <= OSEE_TASK_TYPE_EXTENDED) {
80007ebc:	39 f2 14 00 	ld.bu %d2,[%a15]20
80007ec0:	bf 22 17 80 	jlt.u %d2,2,80007eee <GetTaskID+0x48>
      MISRA dictate NULL check for pointers always. */
  if (TaskID == NULL) {
    ev = E_OS_PARAM_POINTER;
  } else {
    VAR(TaskType, AUTOMATIC)
      tid = INVALID_TASK;
80007ec4:	82 ff       	mov %d15,-1
       or we are idle. */
    
    if (p_tdb->task_type <= OSEE_TASK_TYPE_EXTENDED) {
      /* BASIC or EXTENDED tasks are the first ones in the stacked queue */
      tid = p_tdb->tid;
    } else if (p_tdb->task_type == OSEE_TASK_TYPE_ISR2) {
80007ec6:	df 22 05 00 	jeq %d2,2,80007ed0 <GetTaskID+0x2a>
    } else {
      /* This is the case of the IDLE task. we do nothing because tid
         is already initialized */
    }
    /* XXX: This SHALL be atomic. */
    (*TaskID) = tid;
80007eca:	6c 40       	st.w [%a4]0,%d15
    ev = E_OK;
80007ecc:	82 02       	mov %d2,0
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_GetTaskID);

  return ev;
}
80007ece:	00 90       	ret 
      tid = p_tdb->tid;
    } else if (p_tdb->task_type == OSEE_TASK_TYPE_ISR2) {
      /* In case of ISR2 search the first stacked that is not an
         ISR2. it could be a basic/extended task or an IDLE task */
      P2CONST(OsEE_SN, AUTOMATIC, OS_APPL_DATA)
        p_sn = p_ccb->p_stk_sn->p_next;
80007ed0:	99 a2 04 00 	ld.a %a2,[%sp]4
80007ed4:	cc 23       	ld.a %a15,[%a2]12
80007ed6:	c8 0f       	ld.a %a15,[%a15]0

      while (p_sn != NULL) {
80007ed8:	7c f4       	jnz.a %a15,80007ee0 <GetTaskID+0x3a>
80007eda:	3c f8       	j 80007eca <GetTaskID+0x24>
          p_searched_tdb = p_sn->p_tdb;
        if (p_searched_tdb->task_type <= OSEE_TASK_TYPE_EXTENDED) {
          tid = p_searched_tdb->tid;
          break;
        } else {
          p_sn = p_sn->p_next;
80007edc:	c8 0f       	ld.a %a15,[%a15]0
      /* In case of ISR2 search the first stacked that is not an
         ISR2. it could be a basic/extended task or an IDLE task */
      P2CONST(OsEE_SN, AUTOMATIC, OS_APPL_DATA)
        p_sn = p_ccb->p_stk_sn->p_next;

      while (p_sn != NULL) {
80007ede:	bc fc       	jz.a %a15,80007ef6 <GetTaskID+0x50>
        CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_CONST)
          p_searched_tdb = p_sn->p_tdb;
80007ee0:	c8 12       	ld.a %a2,[%a15]4
        if (p_searched_tdb->task_type <= OSEE_TASK_TYPE_EXTENDED) {
80007ee2:	39 2f 14 00 	ld.bu %d15,[%a2]20
80007ee6:	ff 2f fb ff 	jge.u %d15,2,80007edc <GetTaskID+0x36>
          tid = p_searched_tdb->tid;
80007eea:	4c 24       	ld.w %d15,[%a2]16
          break;
80007eec:	3c ef       	j 80007eca <GetTaskID+0x24>
       which was preempted by the ISR, which could be the idle task),
       or we are idle. */
    
    if (p_tdb->task_type <= OSEE_TASK_TYPE_EXTENDED) {
      /* BASIC or EXTENDED tasks are the first ones in the stacked queue */
      tid = p_tdb->tid;
80007eee:	4c f4       	ld.w %d15,[%a15]16
      /* This is the case of the IDLE task. we do nothing because tid
         is already initialized */
    }
    /* XXX: This SHALL be atomic. */
    (*TaskID) = tid;
    ev = E_OK;
80007ef0:	82 02       	mov %d2,0
    } else {
      /* This is the case of the IDLE task. we do nothing because tid
         is already initialized */
    }
    /* XXX: This SHALL be atomic. */
    (*TaskID) = tid;
80007ef2:	6c 40       	st.w [%a4]0,%d15
80007ef4:	3c ed       	j 80007ece <GetTaskID+0x28>
      MISRA dictate NULL check for pointers always. */
  if (TaskID == NULL) {
    ev = E_OS_PARAM_POINTER;
  } else {
    VAR(TaskType, AUTOMATIC)
      tid = INVALID_TASK;
80007ef6:	82 ff       	mov %d15,-1
80007ef8:	3c e9       	j 80007eca <GetTaskID+0x24>

80007efa <GetTaskState>:
     pointer argument for NULL pointer and return OS_E_PARAMETER_POINTER
     if such argument is NULL.
     +
     MISRA dictate NULL check for pointers always. */
  if (State == NULL) {
    ev = E_OS_PARAM_POINTER;
80007efa:	3b e0 00 20 	mov %d2,14
  /* [SWS_Os_00566]: The Operating System API shall check in extended mode all
     pointer argument for NULL pointer and return OS_E_PARAMETER_POINTER
     if such argument is NULL.
     +
     MISRA dictate NULL check for pointers always. */
  if (State == NULL) {
80007efe:	bc 49       	jz.a %a4,80007f10 <GetTaskState+0x16>
80007f00:	91 00 00 f8 	movh.a %a15,32768
80007f04:	d9 ff 20 50 	lea %a15,[%a15]352 <80000160 <osEE_kdb_var>>
    ev = E_OS_PARAM_POINTER;
  } else
  if (!osEE_is_valid_tid(p_kdb, TaskID)) {
80007f08:	4c f2       	ld.w %d15,[%a15]8
    ev = E_OS_ID;
80007f0a:	82 32       	mov %d2,3
     +
     MISRA dictate NULL check for pointers always. */
  if (State == NULL) {
    ev = E_OS_PARAM_POINTER;
  } else
  if (!osEE_is_valid_tid(p_kdb, TaskID)) {
80007f0c:	3f f4 03 80 	jlt.u %d4,%d15,80007f12 <GetTaskState+0x18>
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_GetTaskState);

  return ev;
}
80007f10:	00 90       	ret 
  if (!osEE_is_valid_tid(p_kdb, TaskID)) {
    ev = E_OS_ID;
  } else
  {
    CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)
      p_tdb = (*p_kdb->p_tdb_ptr_array)[TaskID];
80007f12:	c8 1f       	ld.a %a15,[%a15]4
      default:
	/* this should never happen */
        OSEE_RUN_ASSERT(OSEE_FALSE,"Invalid Task State");
        break;
    }
    ev = E_OK;
80007f14:	82 02       	mov %d2,0
  if (!osEE_is_valid_tid(p_kdb, TaskID)) {
    ev = E_OS_ID;
  } else
  {
    CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)
      p_tdb = (*p_kdb->p_tdb_ptr_array)[TaskID];
80007f16:	01 f4 02 f6 	addsc.a %a15,%a15,%d4,2
    /* XXX: This SHALL be atomic. Sure for TriCore,
            visually check generate asm for each architecture */
    CONST(OsEE_task_status, AUTOMATIC) local_state = p_tdb->p_tcb->status;
80007f1a:	c8 0f       	ld.a %a15,[%a15]0
80007f1c:	c8 3f       	ld.a %a15,[%a15]12
    switch (local_state) {
80007f1e:	0c f2       	ld.bu %d15,[%a15]2
80007f20:	ff 6f f8 ff 	jge.u %d15,6,80007f10 <GetTaskState+0x16>
80007f24:	91 00 00 f8 	movh.a %a15,32768
80007f28:	d9 ff f0 c7 	lea %a15,[%a15]32560 <80007f30 <GetTaskState+0x36>>
80007f2c:	90 ff       	addsc.a %a15,%a15,%d15,2
80007f2e:	dc 0f       	ji %a15
80007f30:	1d 00 14 00 	j 80007f58 <GetTaskState+0x5e>
80007f34:	1d 00 0e 00 	j 80007f50 <GetTaskState+0x56>
80007f38:	1d 00 0c 00 	j 80007f50 <GetTaskState+0x56>
80007f3c:	1d 00 06 00 	j 80007f48 <GetTaskState+0x4e>
80007f40:	1d 00 10 00 	j 80007f60 <GetTaskState+0x66>
80007f44:	1d 00 0e 00 	j 80007f60 <GetTaskState+0x66>
      case OSEE_TASK_READY:
      case OSEE_TASK_READY_STACKED:
        (*State) = READY;
        break;
      case OSEE_TASK_WAITING:
        (*State) = WAITING;
80007f48:	82 3f       	mov %d15,3
80007f4a:	2c 40       	st.b [%a4]0,%d15
      default:
	/* this should never happen */
        OSEE_RUN_ASSERT(OSEE_FALSE,"Invalid Task State");
        break;
    }
    ev = E_OK;
80007f4c:	82 02       	mov %d2,0
      case OSEE_TASK_READY_STACKED:
        (*State) = READY;
        break;
      case OSEE_TASK_WAITING:
        (*State) = WAITING;
        break;
80007f4e:	00 90       	ret 
      case OSEE_TASK_SUSPENDED:
        (*State) = SUSPENDED;
        break;
      case OSEE_TASK_READY:
      case OSEE_TASK_READY_STACKED:
        (*State) = READY;
80007f50:	82 1f       	mov %d15,1
80007f52:	2c 40       	st.b [%a4]0,%d15
      default:
	/* this should never happen */
        OSEE_RUN_ASSERT(OSEE_FALSE,"Invalid Task State");
        break;
    }
    ev = E_OK;
80007f54:	82 02       	mov %d2,0
        (*State) = SUSPENDED;
        break;
      case OSEE_TASK_READY:
      case OSEE_TASK_READY_STACKED:
        (*State) = READY;
        break;
80007f56:	00 90       	ret 
    /* XXX: This SHALL be atomic. Sure for TriCore,
            visually check generate asm for each architecture */
    CONST(OsEE_task_status, AUTOMATIC) local_state = p_tdb->p_tcb->status;
    switch (local_state) {
      case OSEE_TASK_SUSPENDED:
        (*State) = SUSPENDED;
80007f58:	82 0f       	mov %d15,0
80007f5a:	2c 40       	st.b [%a4]0,%d15
      default:
	/* this should never happen */
        OSEE_RUN_ASSERT(OSEE_FALSE,"Invalid Task State");
        break;
    }
    ev = E_OK;
80007f5c:	82 02       	mov %d2,0
            visually check generate asm for each architecture */
    CONST(OsEE_task_status, AUTOMATIC) local_state = p_tdb->p_tcb->status;
    switch (local_state) {
      case OSEE_TASK_SUSPENDED:
        (*State) = SUSPENDED;
        break;
80007f5e:	00 90       	ret 
      case OSEE_TASK_WAITING:
        (*State) = WAITING;
        break;
      case OSEE_TASK_RUNNING:
      case OSEE_TASK_CHAINED:
        (*State) = RUNNING;
80007f60:	82 4f       	mov %d15,4
80007f62:	2c 40       	st.b [%a4]0,%d15
      default:
	/* this should never happen */
        OSEE_RUN_ASSERT(OSEE_FALSE,"Invalid Task State");
        break;
    }
    ev = E_OK;
80007f64:	82 02       	mov %d2,0
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_GetTaskState);

  return ev;
}
80007f66:	00 90       	ret 

80007f68 <SetRelAlarm>:
(
  VAR(AlarmType,  AUTOMATIC)  AlarmID,
  VAR(TickType,   AUTOMATIC)  increment,
  VAR(TickType,   AUTOMATIC)  cycle
)
{
80007f68:	91 00 00 f8 	movh.a %a15,32768
80007f6c:	d9 ff 20 50 	lea %a15,[%a15]352 <80000160 <osEE_kdb_var>>
  if (p_ccb->os_context > OSEE_TASK_ISR2_CTX)
  {
    ev = E_OS_CALLEVEL;
  } else
#endif /* OSEE_HAS_SERVICE_PROTECTION */
  if (!osEE_is_valid_alarm_id(p_kdb, AlarmID)) {
80007f70:	4c f8       	ld.w %d15,[%a15]32
    ev = E_OS_ID;
80007f72:	82 32       	mov %d2,3
  if (p_ccb->os_context > OSEE_TASK_ISR2_CTX)
  {
    ev = E_OS_CALLEVEL;
  } else
#endif /* OSEE_HAS_SERVICE_PROTECTION */
  if (!osEE_is_valid_alarm_id(p_kdb, AlarmID)) {
80007f74:	3f f4 03 80 	jlt.u %d4,%d15,80007f7a <SetRelAlarm+0x12>
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_SetRelAlarm);

  return ev;
}
80007f78:	00 90       	ret 
  if (!osEE_is_valid_alarm_id(p_kdb, AlarmID)) {
    ev = E_OS_ID;
  } else
  {
    CONSTP2VAR(OsEE_AlarmDB, AUTOMATIC, OS_APPL_DATA)
      p_alarm_db = (*p_kdb->p_alarm_ptr_array)[AlarmID];
80007f7a:	c8 7f       	ld.a %a15,[%a15]28
80007f7c:	01 f4 02 f6 	addsc.a %a15,%a15,%d4,2
80007f80:	c8 05       	ld.a %a5,[%a15]0
    CONSTP2VAR(OsEE_CounterDB, AUTOMATIC, OS_APPL_DATA)
      p_counter_db = osEE_alarm_get_trigger_db(p_alarm_db)->p_counter_db;
80007f82:	99 54 04 00 	ld.a %a4,[%a5]4
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
80007f86:	4d c0 e2 ff 	mfcr %d15,$icr
OSEE_STATIC_INLINE OsEE_reg OSEE_ALWAYS_INLINE
  osEE_hal_begin_nested_primitive(void)
{
  OsEE_icr icr = osEE_tc_get_icr();

  if (icr.bits.ccpn < OSEE_ISR2_MAX_HW_PRIO) {
80007f8a:	8f ff 0f 81 	and %d8,%d15,255
80007f8e:	df 08 13 00 	jeq %d8,0,80007fb4 <SetRelAlarm+0x4c>
#endif /* OSEE_HAS_CHECKS */
    {
      CONST(OsEE_reg, AUTOMATIC)
        flags = osEE_begin_primitive();

      ev = osEE_alarm_set_rel(p_counter_db, p_alarm_db, increment, cycle);
80007f92:	0b 56 10 48 	mov %e4,%d6,%d5
80007f96:	6d 00 4b 05 	call 80008a2c <osEE_alarm_set_rel>
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
80007f9a:	4d c0 e2 ff 	mfcr %d15,$icr
80007f9e:	8f ff 0f 31 	and %d3,%d15,255
  osEE_hal_end_nested_primitive(OsEE_reg flags)
{
  OsEE_icr flags_icr;
  OsEE_icr icr = osEE_tc_get_icr();
  flags_icr.reg = flags;
  if (icr.bits.ccpn != flags_icr.bits.ccpn) {
80007fa2:	5f 83 eb 7f 	jeq %d3,%d8,80007f78 <SetRelAlarm+0x10>
80007fa6:	37 8f 08 f0 	insert %d15,%d15,%d8,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
80007faa:	cd cf e2 0f 	mtcr $icr,%d15
80007fae:	0d 00 c0 04 	isync 
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_SetRelAlarm);

  return ev;
}
80007fb2:	00 90       	ret 
80007fb4:	b7 1f 08 f0 	insert %d15,%d15,1,0,8
80007fb8:	cd cf e2 0f 	mtcr $icr,%d15
80007fbc:	0d 00 c0 04 	isync 
80007fc0:	3c e9       	j 80007f92 <SetRelAlarm+0x2a>

80007fc2 <SetAbsAlarm>:
(
  VAR(AlarmType,  AUTOMATIC)  AlarmID,
  VAR(TickType,   AUTOMATIC)  start,
  VAR(TickType,   AUTOMATIC)  cycle
)
{
80007fc2:	91 00 00 f8 	movh.a %a15,32768
80007fc6:	d9 ff 20 50 	lea %a15,[%a15]352 <80000160 <osEE_kdb_var>>
  if (p_ccb->os_context > OSEE_TASK_ISR2_CTX)
  {
    ev = E_OS_CALLEVEL;
  } else
#endif /* OSEE_HAS_SERVICE_PROTECTION */
  if (!osEE_is_valid_alarm_id(p_kdb, AlarmID)) {
80007fca:	4c f8       	ld.w %d15,[%a15]32
    ev = E_OS_ID;
80007fcc:	82 32       	mov %d2,3
  if (p_ccb->os_context > OSEE_TASK_ISR2_CTX)
  {
    ev = E_OS_CALLEVEL;
  } else
#endif /* OSEE_HAS_SERVICE_PROTECTION */
  if (!osEE_is_valid_alarm_id(p_kdb, AlarmID)) {
80007fce:	3f f4 03 80 	jlt.u %d4,%d15,80007fd4 <SetAbsAlarm+0x12>
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_SetAbsAlarm);

  return ev;
}
80007fd2:	00 90       	ret 
  if (!osEE_is_valid_alarm_id(p_kdb, AlarmID)) {
    ev = E_OS_ID;
  } else
  {
    CONSTP2VAR(OsEE_AlarmDB, AUTOMATIC, OS_APPL_DATA)
      p_alarm_db = (*p_kdb->p_alarm_ptr_array)[AlarmID];
80007fd4:	c8 7f       	ld.a %a15,[%a15]28
80007fd6:	01 f4 02 f6 	addsc.a %a15,%a15,%d4,2
80007fda:	c8 05       	ld.a %a5,[%a15]0
    CONSTP2VAR(OsEE_CounterDB, AUTOMATIC, OS_APPL_DATA)
      p_counter_db = osEE_alarm_get_trigger_db(p_alarm_db)->p_counter_db;
80007fdc:	99 54 04 00 	ld.a %a4,[%a5]4
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
80007fe0:	4d c0 e2 ff 	mfcr %d15,$icr
OSEE_STATIC_INLINE OsEE_reg OSEE_ALWAYS_INLINE
  osEE_hal_begin_nested_primitive(void)
{
  OsEE_icr icr = osEE_tc_get_icr();

  if (icr.bits.ccpn < OSEE_ISR2_MAX_HW_PRIO) {
80007fe4:	8f ff 0f 81 	and %d8,%d15,255
80007fe8:	df 08 13 00 	jeq %d8,0,8000800e <_SMALL_DATA2_+0xe>
#endif /* OSEE_HAS_CHECKS */
    {
      CONST(OsEE_reg, AUTOMATIC)
        flags = osEE_begin_primitive();

      ev = osEE_alarm_set_abs(p_counter_db, p_alarm_db, start, cycle);
80007fec:	0b 56 10 48 	mov %e4,%d6,%d5
80007ff0:	6d 00 43 05 	call 80008a76 <osEE_alarm_set_abs>
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
80007ff4:	4d c0 e2 ff 	mfcr %d15,$icr
80007ff8:	8f ff 0f 31 	and %d3,%d15,255
  osEE_hal_end_nested_primitive(OsEE_reg flags)
{
  OsEE_icr flags_icr;
  OsEE_icr icr = osEE_tc_get_icr();
  flags_icr.reg = flags;
  if (icr.bits.ccpn != flags_icr.bits.ccpn) {
80007ffc:	5f 83 eb 7f 	jeq %d3,%d8,80007fd2 <SetAbsAlarm+0x10>
80008000:	37 8f 08 f0 	insert %d15,%d15,%d8,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
80008004:	cd cf e2 0f 	mtcr $icr,%d15
80008008:	0d 00 c0 04 	isync 
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_SetAbsAlarm);

  return ev;
}
8000800c:	00 90       	ret 
8000800e:	b7 1f 08 f0 	insert %d15,%d15,1,0,8
80008012:	cd cf e2 0f 	mtcr $icr,%d15
80008016:	0d 00 c0 04 	isync 
8000801a:	3c e9       	j 80007fec <SetAbsAlarm+0x2a>

8000801c <CancelAlarm>:
FUNC(StatusType, OS_CODE)
  CancelAlarm
(
  VAR(AlarmType, AUTOMATIC) AlarmID
)
{
8000801c:	91 00 00 f8 	movh.a %a15,32768
80008020:	d9 ff 20 50 	lea %a15,[%a15]352 <80000160 <osEE_kdb_var>>
  if (p_ccb->os_context > OSEE_TASK_ISR2_CTX)
  {
    ev = E_OS_CALLEVEL;
  } else
#endif /* OSEE_HAS_SERVICE_PROTECTION */
  if (!osEE_is_valid_alarm_id(p_kdb, AlarmID)) {
80008024:	4c f8       	ld.w %d15,[%a15]32
    ev = E_OS_ID;
80008026:	82 32       	mov %d2,3
  if (p_ccb->os_context > OSEE_TASK_ISR2_CTX)
  {
    ev = E_OS_CALLEVEL;
  } else
#endif /* OSEE_HAS_SERVICE_PROTECTION */
  if (!osEE_is_valid_alarm_id(p_kdb, AlarmID)) {
80008028:	3f f4 03 80 	jlt.u %d4,%d15,8000802e <CancelAlarm+0x12>
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_CancelAlarm);

  return ev;
}
8000802c:	00 90       	ret 
#endif /* OSEE_HAS_SERVICE_PROTECTION */
  if (!osEE_is_valid_alarm_id(p_kdb, AlarmID)) {
    ev = E_OS_ID;
  } else {
    CONSTP2VAR(OsEE_AlarmDB, AUTOMATIC, OS_APPL_DATA)
      p_alarm_db  = (*p_kdb->p_alarm_ptr_array)[AlarmID];
8000802e:	c8 7f       	ld.a %a15,[%a15]28
80008030:	01 f4 02 f6 	addsc.a %a15,%a15,%d4,2
80008034:	c8 04       	ld.a %a4,[%a15]0
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
80008036:	4d c0 e2 ff 	mfcr %d15,$icr
OSEE_STATIC_INLINE OsEE_reg OSEE_ALWAYS_INLINE
  osEE_hal_begin_nested_primitive(void)
{
  OsEE_icr icr = osEE_tc_get_icr();

  if (icr.bits.ccpn < OSEE_ISR2_MAX_HW_PRIO) {
8000803a:	8f ff 0f 81 	and %d8,%d15,255
8000803e:	df 08 11 00 	jeq %d8,0,80008060 <CancelAlarm+0x44>
    CONST(OsEE_reg, AUTOMATIC)
      flags = osEE_begin_primitive();

    ev = osEE_alarm_cancel(p_alarm_db);
80008042:	6d 00 2d 05 	call 80008a9c <osEE_alarm_cancel>
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
80008046:	4d c0 e2 ff 	mfcr %d15,$icr
8000804a:	8f ff 0f 31 	and %d3,%d15,255
  osEE_hal_end_nested_primitive(OsEE_reg flags)
{
  OsEE_icr flags_icr;
  OsEE_icr icr = osEE_tc_get_icr();
  flags_icr.reg = flags;
  if (icr.bits.ccpn != flags_icr.bits.ccpn) {
8000804e:	5f 83 ef 7f 	jeq %d3,%d8,8000802c <CancelAlarm+0x10>
80008052:	37 8f 08 f0 	insert %d15,%d15,%d8,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
80008056:	cd cf e2 0f 	mtcr $icr,%d15
8000805a:	0d 00 c0 04 	isync 
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_CancelAlarm);

  return ev;
}
8000805e:	00 90       	ret 
80008060:	b7 1f 08 f0 	insert %d15,%d15,1,0,8
80008064:	cd cf e2 0f 	mtcr $icr,%d15
80008068:	0d 00 c0 04 	isync 
8000806c:	3c eb       	j 80008042 <CancelAlarm+0x26>

8000806e <GetAlarm>:
  GetAlarm
(
  VAR(AlarmType, AUTOMATIC)   AlarmID,
  VAR(TickRefType, AUTOMATIC) Tick
)
{
8000806e:	91 00 00 f8 	movh.a %a15,32768
80008072:	d9 ff 20 50 	lea %a15,[%a15]352 <80000160 <osEE_kdb_var>>
  if (p_ccb->os_context > OSEE_POSTTASKHOOK_CTX)
  {
    ev = E_OS_CALLEVEL;
  } else
#endif /* OSEE_HAS_SERVICE_PROTECTION */
  if (!osEE_is_valid_alarm_id(p_kdb, AlarmID)) {
80008076:	4c f8       	ld.w %d15,[%a15]32
    ev = E_OS_ID;
80008078:	82 32       	mov %d2,3
  if (p_ccb->os_context > OSEE_POSTTASKHOOK_CTX)
  {
    ev = E_OS_CALLEVEL;
  } else
#endif /* OSEE_HAS_SERVICE_PROTECTION */
  if (!osEE_is_valid_alarm_id(p_kdb, AlarmID)) {
8000807a:	3f f4 03 80 	jlt.u %d4,%d15,80008080 <GetAlarm+0x12>
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_GetAlarm);

  return ev;
}
8000807e:	00 90       	ret 
#endif /* OSEE_HAS_SERVICE_PROTECTION */
  if (!osEE_is_valid_alarm_id(p_kdb, AlarmID)) {
    ev = E_OS_ID;
  } else
  if (Tick == NULL) {
    ev = E_OS_PARAM_POINTER;
80008080:	3b e0 00 20 	mov %d2,14
  } else
#endif /* OSEE_HAS_SERVICE_PROTECTION */
  if (!osEE_is_valid_alarm_id(p_kdb, AlarmID)) {
    ev = E_OS_ID;
  } else
  if (Tick == NULL) {
80008084:	bd 04 fd 7f 	jz.a %a4,8000807e <GetAlarm+0x10>
    ev = E_OS_PARAM_POINTER;
  } else
  {
    CONSTP2VAR(OsEE_AlarmDB, AUTOMATIC, OS_APPL_DATA)
      p_alarm_db = (*p_kdb->p_alarm_ptr_array)[AlarmID];
80008088:	c8 7f       	ld.a %a15,[%a15]28
8000808a:	01 f4 02 f6 	addsc.a %a15,%a15,%d4,2
8000808e:	c8 0f       	ld.a %a15,[%a15]0
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
80008090:	4d c0 e2 ff 	mfcr %d15,$icr
OSEE_STATIC_INLINE OsEE_reg OSEE_ALWAYS_INLINE
  osEE_hal_begin_nested_primitive(void)
{
  OsEE_icr icr = osEE_tc_get_icr();

  if (icr.bits.ccpn < OSEE_ISR2_MAX_HW_PRIO) {
80008094:	8f ff 0f 81 	and %d8,%d15,255
80008098:	f6 87       	jnz %d8,800080a6 <GetAlarm+0x38>
8000809a:	b7 1f 08 f0 	insert %d15,%d15,1,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
8000809e:	cd cf e2 0f 	mtcr $icr,%d15
800080a2:	0d 00 c0 04 	isync 
800080a6:	40 45       	mov.aa %a5,%a4
    CONST(OsEE_reg, AUTOMATIC)
      flags = osEE_begin_primitive();

    ev = osEE_alarm_get(p_alarm_db, Tick);
800080a8:	40 f4       	mov.aa %a4,%a15
800080aa:	6d 00 0d 05 	call 80008ac4 <osEE_alarm_get>
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
800080ae:	4d c0 e2 ff 	mfcr %d15,$icr
800080b2:	8f ff 0f 31 	and %d3,%d15,255
  osEE_hal_end_nested_primitive(OsEE_reg flags)
{
  OsEE_icr flags_icr;
  OsEE_icr icr = osEE_tc_get_icr();
  flags_icr.reg = flags;
  if (icr.bits.ccpn != flags_icr.bits.ccpn) {
800080b6:	5f 83 e4 7f 	jeq %d3,%d8,8000807e <GetAlarm+0x10>
800080ba:	37 8f 08 f0 	insert %d15,%d15,%d8,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
800080be:	cd cf e2 0f 	mtcr $icr,%d15
800080c2:	0d 00 c0 04 	isync 
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_GetAlarm);

  return ev;
}
800080c6:	00 90       	ret 

800080c8 <GetAlarmBase>:
  GetAlarmBase
(
  VAR(AlarmType, AUTOMATIC)         AlarmID,
  VAR(AlarmBaseRefType, AUTOMATIC)  Info
)
{
800080c8:	91 00 00 f8 	movh.a %a15,32768
800080cc:	d9 ff 20 50 	lea %a15,[%a15]352 <80000160 <osEE_kdb_var>>
  if (p_ccb->os_context > OSEE_POSTTASKHOOK_CTX)
  {
    ev = E_OS_CALLEVEL;
  } else
#endif /* OSEE_HAS_SERVICE_PROTECTION */
  if (!osEE_is_valid_alarm_id(p_kdb, AlarmID)) {
800080d0:	4c f8       	ld.w %d15,[%a15]32
    ev = E_OS_ID;
800080d2:	82 32       	mov %d2,3
  if (p_ccb->os_context > OSEE_POSTTASKHOOK_CTX)
  {
    ev = E_OS_CALLEVEL;
  } else
#endif /* OSEE_HAS_SERVICE_PROTECTION */
  if (!osEE_is_valid_alarm_id(p_kdb, AlarmID)) {
800080d4:	3f f4 03 80 	jlt.u %d4,%d15,800080da <GetAlarmBase+0x12>
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_GetAlarmBase);

  return ev;
}
800080d8:	00 90       	ret 
#endif /* OSEE_HAS_SERVICE_PROTECTION */
  if (!osEE_is_valid_alarm_id(p_kdb, AlarmID)) {
    ev = E_OS_ID;
  } else
  if (Info == NULL) {
    ev = E_OS_PARAM_POINTER;
800080da:	3b e0 00 20 	mov %d2,14
  } else
#endif /* OSEE_HAS_SERVICE_PROTECTION */
  if (!osEE_is_valid_alarm_id(p_kdb, AlarmID)) {
    ev = E_OS_ID;
  } else
  if (Info == NULL) {
800080de:	bd 04 fd 7f 	jz.a %a4,800080d8 <GetAlarmBase+0x10>
    ev = E_OS_PARAM_POINTER;
  } else
  {
    CONSTP2VAR(OsEE_AlarmDB, AUTOMATIC, OS_APPL_DATA)
      p_alarm_db = (*p_kdb->p_alarm_ptr_array)[AlarmID];
800080e2:	c8 7f       	ld.a %a15,[%a15]28
800080e4:	01 f4 02 f6 	addsc.a %a15,%a15,%d4,2
    CONSTP2VAR(OsEE_TriggerDB, AUTOMATIC, OS_APPL_DATA)
      p_trigger_db = osEE_alarm_get_trigger_db(p_alarm_db);
    CONSTP2VAR(OsEE_CounterDB, AUTOMATIC, OS_APPL_DATA)
      p_counter_db = p_trigger_db->p_counter_db;
800080e8:	c8 0f       	ld.a %a15,[%a15]0

    *Info = p_counter_db->info;
800080ea:	c8 1f       	ld.a %a15,[%a15]4
800080ec:	09 f2 44 09 	ld.d %e2,[%a15]4
800080f0:	89 42 40 09 	st.d [%a4],%e2

    ev = E_OK;
800080f4:	82 02       	mov %d2,0
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_GetAlarmBase);

  return ev;
}
800080f6:	00 90       	ret 

800080f8 <WaitEvent>:
{
  VAR(StatusType, AUTOMATIC)  ev;
  CONSTP2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_DATA)
    p_cdb       = osEE_get_curr_core();
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
    p_ccb       = p_cdb->p_ccb;
800080f8:	91 00 00 48 	movh.a %a4,32768
800080fc:	99 4d 04 60 	ld.a %a13,[%a4]388 <80000184 <osEE_cdb_var>>
  CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)
    p_curr      = p_ccb->p_curr;
80008100:	d4 dc       	ld.a %a12,[%a13]
  CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA)
    p_curr_tcb  = p_curr->p_tcb;
80008102:	cc c3       	ld.a %a15,[%a12]12
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
80008104:	4d c0 e2 ff 	mfcr %d15,$icr
OSEE_STATIC_INLINE OsEE_reg OSEE_ALWAYS_INLINE
  osEE_hal_begin_nested_primitive(void)
{
  OsEE_icr icr = osEE_tc_get_icr();

  if (icr.bits.ccpn < OSEE_ISR2_MAX_HW_PRIO) {
80008108:	8f ff 0f 81 	and %d8,%d15,255
8000810c:	f6 87       	jnz %d8,8000811a <WaitEvent+0x22>
8000810e:	b7 1f 08 f0 	insert %d15,%d15,1,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
80008112:	cd cf e2 0f 	mtcr $icr,%d15
80008116:	0d 00 c0 04 	isync 
    /* Start Critical Section */
    CONST(OsEE_reg, AUTOMATIC) flags = osEE_begin_primitive();
    osEE_lock_core(p_cdb);

    /* Check if we have to wait */
    if ((p_curr_tcb->event_mask & Mask) == 0U) {
8000811a:	4c f3       	ld.w %d15,[%a15]12
8000811c:	26 4f       	and %d15,%d4
8000811e:	6e 0f       	jz %d15,8000813c <WaitEvent+0x44>
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
80008120:	4d c0 e2 ff 	mfcr %d15,$icr
80008124:	8f ff 0f 21 	and %d2,%d15,255
  osEE_hal_end_nested_primitive(OsEE_reg flags)
{
  OsEE_icr flags_icr;
  OsEE_icr icr = osEE_tc_get_icr();
  flags_icr.reg = flags;
  if (icr.bits.ccpn != flags_icr.bits.ccpn) {
80008128:	5f 82 08 00 	jeq %d2,%d8,80008138 <WaitEvent+0x40>
8000812c:	37 8f 08 f0 	insert %d15,%d15,%d8,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
80008130:	cd cf e2 0f 	mtcr $icr,%d15
80008134:	0d 00 c0 04 	isync 
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_WaitEvent);

  return ev;
}
80008138:	82 02       	mov %d2,0
8000813a:	00 90       	ret 
    osEE_lock_core(p_cdb);

    /* Check if we have to wait */
    if ((p_curr_tcb->event_mask & Mask) == 0U) {
      /* Set the waiting mask */
      p_curr_tcb->wait_mask = Mask;
8000813c:	68 24       	st.w [%a15]8,%d4

      p_curr_tcb->p_own_sn =
        osEE_scheduler_core_pop_running(p_cdb, &p_ccb->rq);
8000813e:	d9 44 04 60 	lea %a4,[%a4]388
80008142:	d9 d5 04 00 	lea %a5,[%a13]4
80008146:	6d 00 fa 01 	call 8000853a <osEE_scheduler_core_pop_running>

      p_curr_tcb->status = OSEE_TASK_WAITING;

      osEE_unlock_core(p_cdb);

      osEE_change_context_from_running(p_curr, p_ccb->p_curr);
8000814a:	d4 d5       	ld.a %a5,[%a13]
      p_curr_tcb->wait_mask = Mask;

      p_curr_tcb->p_own_sn =
        osEE_scheduler_core_pop_running(p_cdb, &p_ccb->rq);

      p_curr_tcb->status = OSEE_TASK_WAITING;
8000814c:	82 32       	mov %d2,3
    /* Check if we have to wait */
    if ((p_curr_tcb->event_mask & Mask) == 0U) {
      /* Set the waiting mask */
      p_curr_tcb->wait_mask = Mask;

      p_curr_tcb->p_own_sn =
8000814e:	e8 42       	st.a [%a15]16,%a2
        osEE_scheduler_core_pop_running(p_cdb, &p_ccb->rq);

      p_curr_tcb->status = OSEE_TASK_WAITING;
80008150:	28 22       	st.b [%a15]2,%d2

      osEE_unlock_core(p_cdb);

      osEE_change_context_from_running(p_curr, p_ccb->p_curr);
80008152:	40 c4       	mov.aa %a4,%a12
80008154:	6d 00 d0 04 	call 80008af4 <osEE_change_context_from_running>

      /* Reset the waiting mask when we exit from the wait condition. */
      p_curr_tcb->wait_mask = 0U;
80008158:	68 2f       	st.w [%a15]8,%d15
8000815a:	3c e3       	j 80008120 <WaitEvent+0x28>

8000815c <SetEvent>:
  SetEvent
(
  VAR(TaskType,      AUTOMATIC) TaskID,
  VAR(EventMaskType, AUTOMATIC) Mask
)
{
8000815c:	91 00 00 f8 	movh.a %a15,32768
80008160:	d9 ff 20 50 	lea %a15,[%a15]352 <80000160 <osEE_kdb_var>>
  osEE_stack_monitoring(p_cdb);
#endif /* OSEE_HAS_CHECKS */
#else
  osEE_stack_monitoring(p_cdb);
#endif /* OSEE_HAS_CHECKS || OSEE_HAS_ERRORHOOK || OSEE_HAS_ORTI */
  if (!osEE_is_valid_tid(p_kdb, TaskID)) {
80008164:	4c f2       	ld.w %d15,[%a15]8
  SetEvent
(
  VAR(TaskType,      AUTOMATIC) TaskID,
  VAR(EventMaskType, AUTOMATIC) Mask
)
{
80008166:	20 08       	sub.a %sp,8
80008168:	82 32       	mov %d2,3
  osEE_stack_monitoring(p_cdb);
#endif /* OSEE_HAS_CHECKS */
#else
  osEE_stack_monitoring(p_cdb);
#endif /* OSEE_HAS_CHECKS || OSEE_HAS_ERRORHOOK || OSEE_HAS_ORTI */
  if (!osEE_is_valid_tid(p_kdb, TaskID)) {
8000816a:	7f f4 2b 80 	jge.u %d4,%d15,800081c0 <SetEvent+0x64>
    ev = E_OS_ID;
  } else {
    P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA)
      p_sn;
    CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)
      p_tdb_waking_up = (*p_kdb->p_tdb_ptr_array)[TaskID];
8000816e:	c8 12       	ld.a %a2,[%a15]4
80008170:	01 24 02 26 	addsc.a %a2,%a2,%d4,2
80008174:	d4 24       	ld.a %a4,[%a2]
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
80008176:	4d c0 e2 ff 	mfcr %d15,$icr
OSEE_STATIC_INLINE OsEE_reg OSEE_ALWAYS_INLINE
  osEE_hal_begin_nested_primitive(void)
{
  OsEE_icr icr = osEE_tc_get_icr();

  if (icr.bits.ccpn < OSEE_ISR2_MAX_HW_PRIO) {
8000817a:	8f ff 0f 81 	and %d8,%d15,255
8000817e:	f6 87       	jnz %d8,8000818c <SetEvent+0x30>
80008180:	b7 1f 08 f0 	insert %d15,%d15,1,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
80008184:	cd cf e2 0f 	mtcr $icr,%d15
80008188:	0d 00 c0 04 	isync 
8000818c:	02 54       	mov %d4,%d5
    CONST(OsEE_reg, AUTOMATIC)
      flags = osEE_begin_primitive();

    p_sn = osEE_task_event_set_mask(p_tdb_waking_up, Mask, &ev);
8000818e:	d9 a5 07 00 	lea %a5,[%sp]7
80008192:	6d 00 22 02 	call 800085d6 <osEE_task_event_set_mask>

    if (p_sn != NULL) {
80008196:	bc 27       	jz.a %a2,800081a4 <SetEvent+0x48>
      /* Release the TASK (and the SN) */
      if (osEE_scheduler_task_unblocked(p_kdb, p_sn))
80008198:	40 f4       	mov.aa %a4,%a15
8000819a:	40 25       	mov.aa %a5,%a2
8000819c:	6d 00 82 02 	call 800086a0 <osEE_scheduler_task_unblocked>
800081a0:	df 02 11 80 	jne %d2,0,800081c2 <SetEvent+0x66>
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
800081a4:	4d c0 e2 ff 	mfcr %d15,$icr
800081a8:	8f ff 0f 21 	and %d2,%d15,255
  osEE_hal_end_nested_primitive(OsEE_reg flags)
{
  OsEE_icr flags_icr;
  OsEE_icr icr = osEE_tc_get_icr();
  flags_icr.reg = flags;
  if (icr.bits.ccpn != flags_icr.bits.ccpn) {
800081ac:	5f 82 08 00 	jeq %d2,%d8,800081bc <SetEvent+0x60>
800081b0:	37 8f 08 f0 	insert %d15,%d15,%d8,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
800081b4:	cd cf e2 0f 	mtcr $icr,%d15
800081b8:	0d 00 c0 04 	isync 
800081bc:	39 a2 07 00 	ld.bu %d2,[%sp]7
#if (defined(OSEE_HAS_ORTI))
  osEE_orti_trace_service_exit(p_ccb, OSServiceId_SetEvent);
#endif /* OSEE_HAS_ORTI */

  return ev;
}
800081c0:	00 90       	ret 

    if (p_sn != NULL) {
      /* Release the TASK (and the SN) */
      if (osEE_scheduler_task_unblocked(p_kdb, p_sn))
      {
        (void)osEE_scheduler_task_preemption_point(p_kdb);
800081c2:	40 f4       	mov.aa %a4,%a15
800081c4:	6d 00 d8 02 	call 80008774 <osEE_scheduler_task_preemption_point>
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
800081c8:	4d c0 e2 ff 	mfcr %d15,$icr
800081cc:	8f ff 0f 21 	and %d2,%d15,255
  osEE_hal_end_nested_primitive(OsEE_reg flags)
{
  OsEE_icr flags_icr;
  OsEE_icr icr = osEE_tc_get_icr();
  flags_icr.reg = flags;
  if (icr.bits.ccpn != flags_icr.bits.ccpn) {
800081d0:	5f 82 f0 ff 	jne %d2,%d8,800081b0 <SetEvent+0x54>
800081d4:	3c f4       	j 800081bc <SetEvent+0x60>

800081d6 <GetEvent>:
  GetEvent
(
  VAR(TaskType, AUTOMATIC)          TaskID,
  VAR(EventMaskRefType, AUTOMATIC)  Event
)
{
800081d6:	91 00 00 f8 	movh.a %a15,32768
800081da:	d9 ff 20 50 	lea %a15,[%a15]352 <80000160 <osEE_kdb_var>>
  osEE_stack_monitoring(p_cdb);
#endif /* OSEE_HAS_CHECKS */
#else
  osEE_stack_monitoring(p_cdb);
#endif /* OSEE_HAS_CHECKS || OSEE_HAS_ERRORHOOK || OSEE_HAS_ORTI */
  if (!osEE_is_valid_tid(p_kdb, TaskID)) {
800081de:	4c f2       	ld.w %d15,[%a15]8
    ev = E_OS_ID;
800081e0:	82 32       	mov %d2,3
  osEE_stack_monitoring(p_cdb);
#endif /* OSEE_HAS_CHECKS */
#else
  osEE_stack_monitoring(p_cdb);
#endif /* OSEE_HAS_CHECKS || OSEE_HAS_ERRORHOOK || OSEE_HAS_ORTI */
  if (!osEE_is_valid_tid(p_kdb, TaskID)) {
800081e2:	3f f4 03 80 	jlt.u %d4,%d15,800081e8 <GetEvent+0x12>
#if (defined(OSEE_HAS_ORTI))
  osEE_orti_trace_service_exit(p_ccb, OSServiceId_GetEvent);
#endif /* OSEE_HAS_ORTI */

  return ev;
}
800081e6:	00 90       	ret 
  if (!osEE_is_valid_tid(p_kdb, TaskID)) {
    ev = E_OS_ID;
  } else
  {
    CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)
      p_tdb_event = (*p_kdb->p_tdb_ptr_array)[TaskID];
800081e8:	c8 1f       	ld.a %a15,[%a15]4
    if (p_tcb_event->status == OSEE_TASK_SUSPENDED) {
      ev = E_OS_STATE;
    } else
#endif /* OSEE_HAS_CHECKS */
    if (Event == NULL) {
      ev = E_OS_PARAM_POINTER;
800081ea:	3b e0 00 20 	mov %d2,14
  if (!osEE_is_valid_tid(p_kdb, TaskID)) {
    ev = E_OS_ID;
  } else
  {
    CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)
      p_tdb_event = (*p_kdb->p_tdb_ptr_array)[TaskID];
800081ee:	01 f4 02 f6 	addsc.a %a15,%a15,%d4,2
    CONSTP2CONST(OsEE_TCB, AUTOMATIC, OS_APPL_DATA)
      p_tcb_event = p_tdb_event->p_tcb;
800081f2:	c8 0f       	ld.a %a15,[%a15]0
800081f4:	c8 3f       	ld.a %a15,[%a15]12
    } else
    if (p_tcb_event->status == OSEE_TASK_SUSPENDED) {
      ev = E_OS_STATE;
    } else
#endif /* OSEE_HAS_CHECKS */
    if (Event == NULL) {
800081f6:	bd 04 f8 7f 	jz.a %a4,800081e6 <GetEvent+0x10>
      ev = E_OS_PARAM_POINTER;
    } else
    {
      /* N.B. XXX This MUST Be ATOMIC! */
      (*Event) = p_tcb_event->event_mask;
800081fa:	4c f3       	ld.w %d15,[%a15]12

      ev = E_OK;
800081fc:	82 02       	mov %d2,0
    if (Event == NULL) {
      ev = E_OS_PARAM_POINTER;
    } else
    {
      /* N.B. XXX This MUST Be ATOMIC! */
      (*Event) = p_tcb_event->event_mask;
800081fe:	6c 40       	st.w [%a4]0,%d15
#if (defined(OSEE_HAS_ORTI))
  osEE_orti_trace_service_exit(p_ccb, OSServiceId_GetEvent);
#endif /* OSEE_HAS_ORTI */

  return ev;
}
80008200:	00 90       	ret 

80008202 <ClearEvent>:
#if (!defined(OSEE_HAS_ORTI)) && (!defined(OSEE_HAS_ERRORHOOK))
  CONSTP2CONST(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
#else
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
#endif /* !OSEE_HAS_ORTI && !OSEE_HAS_ERRORHOOK */
    p_ccb       = p_cdb->p_ccb;
80008202:	91 00 00 f8 	movh.a %a15,32768
  CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)
    p_curr      = p_ccb->p_curr;
80008206:	99 ff 04 60 	ld.a %a15,[%a15]388 <80000184 <osEE_cdb_var>>
  CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA)
    p_curr_tcb  = p_curr->p_tcb;
8000820a:	c8 0f       	ld.a %a15,[%a15]0
8000820c:	c8 3f       	ld.a %a15,[%a15]12
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
8000820e:	4d c0 e2 ff 	mfcr %d15,$icr
OSEE_STATIC_INLINE OsEE_reg OSEE_ALWAYS_INLINE
  osEE_hal_begin_nested_primitive(void)
{
  OsEE_icr icr = osEE_tc_get_icr();

  if (icr.bits.ccpn < OSEE_ISR2_MAX_HW_PRIO) {
80008212:	8f ff 0f 21 	and %d2,%d15,255
80008216:	f6 27       	jnz %d2,80008224 <ClearEvent+0x22>
80008218:	b7 1f 08 f0 	insert %d15,%d15,1,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
8000821c:	cd cf e2 0f 	mtcr $icr,%d15
80008220:	0d 00 c0 04 	isync 
    CONST(OsEE_reg, AUTOMATIC)
      flags = osEE_begin_primitive();
    osEE_lock_core(p_cdb);
    /* XXX: Maybe we need to introduce an HAL for atomic Load-Modify-Store
            Operations */
    p_curr_tcb->event_mask &= ~Mask;
80008224:	4c f3       	ld.w %d15,[%a15]12
80008226:	0f 4f e0 40 	andn %d4,%d15,%d4
8000822a:	68 34       	st.w [%a15]12,%d4
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
8000822c:	4d c0 e2 ff 	mfcr %d15,$icr
80008230:	8f ff 0f 31 	and %d3,%d15,255
  osEE_hal_end_nested_primitive(OsEE_reg flags)
{
  OsEE_icr flags_icr;
  OsEE_icr icr = osEE_tc_get_icr();
  flags_icr.reg = flags;
  if (icr.bits.ccpn != flags_icr.bits.ccpn) {
80008234:	5f 23 08 00 	jeq %d3,%d2,80008244 <ClearEvent+0x42>
80008238:	37 2f 08 f0 	insert %d15,%d15,%d2,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
8000823c:	cd cf e2 0f 	mtcr $icr,%d15
80008240:	0d 00 c0 04 	isync 
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_ClearEvent);

  return ev;
}
80008244:	82 02       	mov %d2,0
80008246:	00 90       	ret 

80008248 <GetCounterValue>:
  GetCounterValue
(
  VAR(CounterType, AUTOMATIC) CounterID,
  VAR(TickRefType, AUTOMATIC) Value
)
{
80008248:	91 00 00 f8 	movh.a %a15,32768
8000824c:	d9 ff 20 50 	lea %a15,[%a15]352 <80000160 <osEE_kdb_var>>
    ev = E_OS_CALLEVEL;
  } else
#endif /* OSEE_HAS_SERVICE_PROTECTION */
/* [SWS_Os_00376] If the input parameter <CounterID> in a call of
    GetCounterValue() is not valid, GetCounterValue() shall return E_OS_ID. */
  if (!osEE_is_valid_counter_id(p_kdb, CounterID)) {
80008250:	4c f6       	ld.w %d15,[%a15]24
    ev = E_OS_ID;
80008252:	82 32       	mov %d2,3
    ev = E_OS_CALLEVEL;
  } else
#endif /* OSEE_HAS_SERVICE_PROTECTION */
/* [SWS_Os_00376] If the input parameter <CounterID> in a call of
    GetCounterValue() is not valid, GetCounterValue() shall return E_OS_ID. */
  if (!osEE_is_valid_counter_id(p_kdb, CounterID)) {
80008254:	3f f4 03 80 	jlt.u %d4,%d15,8000825a <GetCounterValue+0x12>
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_GetCounterValue);

  return ev;
}
80008258:	00 90       	ret 
    GetCounterValue() is not valid, GetCounterValue() shall return E_OS_ID. */
  if (!osEE_is_valid_counter_id(p_kdb, CounterID)) {
    ev = E_OS_ID;
  } else
  if (Value == NULL) {
    ev = E_OS_PARAM_POINTER;
8000825a:	3b e0 00 20 	mov %d2,14
/* [SWS_Os_00376] If the input parameter <CounterID> in a call of
    GetCounterValue() is not valid, GetCounterValue() shall return E_OS_ID. */
  if (!osEE_is_valid_counter_id(p_kdb, CounterID)) {
    ev = E_OS_ID;
  } else
  if (Value == NULL) {
8000825e:	bd 04 fd 7f 	jz.a %a4,80008258 <GetCounterValue+0x10>
    ev = E_OS_PARAM_POINTER;
  } else
  {
    CONSTP2VAR(OsEE_CounterDB, AUTOMATIC, OS_APPL_CONST)
      p_counter_db = (*p_kdb->p_counter_ptr_array)[CounterID];
80008262:	c8 5f       	ld.a %a15,[%a15]20
    wraps at its modulus. (SRS_Frt_00030, SRS_Frt_00031) */
/* EG  TODO: Add support for HARDWARE counters */

      (*Value) = p_counter_db->p_counter_cb->value;

      ev = E_OK;
80008264:	82 02       	mov %d2,0
  if (Value == NULL) {
    ev = E_OS_PARAM_POINTER;
  } else
  {
    CONSTP2VAR(OsEE_CounterDB, AUTOMATIC, OS_APPL_CONST)
      p_counter_db = (*p_kdb->p_counter_ptr_array)[CounterID];
80008266:	01 f4 02 f6 	addsc.a %a15,%a15,%d4,2
    of hardware timers (which drive counters) in such that the lowest value is
    zero and consecutive reads return an increasing count value until the timer
    wraps at its modulus. (SRS_Frt_00030, SRS_Frt_00031) */
/* EG  TODO: Add support for HARDWARE counters */

      (*Value) = p_counter_db->p_counter_cb->value;
8000826a:	c8 0f       	ld.a %a15,[%a15]0
8000826c:	c8 0f       	ld.a %a15,[%a15]0
8000826e:	4c f1       	ld.w %d15,[%a15]4
80008270:	6c 40       	st.w [%a4]0,%d15
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_GetCounterValue);

  return ev;
}
80008272:	00 90       	ret 

80008274 <GetElapsedValue>:
(
  VAR(CounterType, AUTOMATIC) CounterID,
  VAR(TickRefType, AUTOMATIC) Value,
  VAR(TickRefType, AUTOMATIC) ElapsedValue
)
{
80008274:	91 00 00 f8 	movh.a %a15,32768
80008278:	d9 ff 20 50 	lea %a15,[%a15]352 <80000160 <osEE_kdb_var>>
    ev = E_OS_CALLEVEL;
  } else
#endif /* OSEE_HAS_SERVICE_PROTECTION */
 /* [SWS_Os_00381] If the input parameter <CounterID> in a call of
    GetElapsedValue() is not valid GetElapsedValue() shall return E_OS_ID. */
  if (!osEE_is_valid_counter_id(p_kdb, CounterID)) {
8000827c:	4c f6       	ld.w %d15,[%a15]24
    ev = E_OS_ID;
8000827e:	82 32       	mov %d2,3
    ev = E_OS_CALLEVEL;
  } else
#endif /* OSEE_HAS_SERVICE_PROTECTION */
 /* [SWS_Os_00381] If the input parameter <CounterID> in a call of
    GetElapsedValue() is not valid GetElapsedValue() shall return E_OS_ID. */
  if (!osEE_is_valid_counter_id(p_kdb, CounterID)) {
80008280:	3f f4 03 80 	jlt.u %d4,%d15,80008286 <GetElapsedValue+0x12>
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_GetElapsedValue);

  return ev;
}
80008284:	00 90       	ret 
 /* [SWS_Os_00381] If the input parameter <CounterID> in a call of
    GetElapsedValue() is not valid GetElapsedValue() shall return E_OS_ID. */
  if (!osEE_is_valid_counter_id(p_kdb, CounterID)) {
    ev = E_OS_ID;
  } else
  if ((Value == NULL) || (ElapsedValue == NULL)) {
80008286:	80 43       	mov.d %d3,%a4
80008288:	80 55       	mov.d %d5,%a5
8000828a:	ba 03       	eq %d15,%d3,0
8000828c:	8b 05 e0 f4 	or.eq %d15,%d5,0
    ev = E_OS_PARAM_POINTER;
80008290:	3b e0 00 20 	mov %d2,14
 /* [SWS_Os_00381] If the input parameter <CounterID> in a call of
    GetElapsedValue() is not valid GetElapsedValue() shall return E_OS_ID. */
  if (!osEE_is_valid_counter_id(p_kdb, CounterID)) {
    ev = E_OS_ID;
  } else
  if ((Value == NULL) || (ElapsedValue == NULL)) {
80008294:	ee f8       	jnz %d15,80008284 <GetElapsedValue+0x10>
    ev = E_OS_PARAM_POINTER;
  } else
  {
    CONSTP2VAR(OsEE_CounterDB, AUTOMATIC, OS_APPL_DATA)
      p_counter_db = (*p_kdb->p_counter_ptr_array)[CounterID];
80008296:	c8 5f       	ld.a %a15,[%a15]20
    CONST(TickType, AUTOMATIC)
      local_value = (*Value);
80008298:	54 42       	ld.w %d2,[%a4]
  if ((Value == NULL) || (ElapsedValue == NULL)) {
    ev = E_OS_PARAM_POINTER;
  } else
  {
    CONSTP2VAR(OsEE_CounterDB, AUTOMATIC, OS_APPL_DATA)
      p_counter_db = (*p_kdb->p_counter_ptr_array)[CounterID];
8000829a:	01 f4 02 f6 	addsc.a %a15,%a15,%d4,2
8000829e:	c8 0f       	ld.a %a15,[%a15]0
/* [SWS_Os_00382] If the input parameters in a call of GetElapsedValue()
     are valid, GetElapsedValue() shall return the number of elapsed ticks
     since the given <Value> value via <ElapsedValue> and shall return
     E_OK. (SRS_Frt_00034) */
      CONST(TickType, AUTOMATIC)
        local_curr_value = p_counter_db->p_counter_cb->value;
800082a0:	c8 02       	ld.a %a2,[%a15]0
800082a2:	4c 21       	ld.w %d15,[%a2]4
    <Value> value a second (or multiple) time, the result returned is wrong.
    The reason is that the service can not detect such a relative overflow. */
/* EG  TODO: Add support for HARDWARE counters */
      (*ElapsedValue) = (local_curr_value >= local_value)?
        /* Timer did not pass the <value> yet */
        (local_curr_value - local_value):
800082a4:	3f 2f 07 80 	jlt.u %d15,%d2,800082b2 <GetElapsedValue+0x3e>
800082a8:	52 22       	sub %d2,%d15,%d2

/* [SWS_Os_00533] Caveats of GetElapsedValue(): If the timer already passed the
    <Value> value a second (or multiple) time, the result returned is wrong.
    The reason is that the service can not detect such a relative overflow. */
/* EG  TODO: Add support for HARDWARE counters */
      (*ElapsedValue) = (local_curr_value >= local_value)?
800082aa:	74 52       	st.w [%a5],%d2
        ((p_counter_db->info.maxallowedvalue -
          (local_value - local_curr_value)) + 1U);

/* [SWS_Os_00460] GetElapsedValue() shall return the current tick value of the
    counter in the <Value> parameter. */
      (*Value) = local_curr_value;
800082ac:	6c 40       	st.w [%a4]0,%d15

      ev = E_OK;
800082ae:	82 02       	mov %d2,0
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_GetElapsedValue);

  return ev;
}
800082b0:	00 90       	ret 
800082b2:	48 13       	ld.w %d3,[%a15]4
800082b4:	42 f3       	add %d3,%d15
800082b6:	c2 13       	add %d3,1
    <Value> value a second (or multiple) time, the result returned is wrong.
    The reason is that the service can not detect such a relative overflow. */
/* EG  TODO: Add support for HARDWARE counters */
      (*ElapsedValue) = (local_curr_value >= local_value)?
        /* Timer did not pass the <value> yet */
        (local_curr_value - local_value):
800082b8:	0b 23 80 20 	sub %d2,%d3,%d2
800082bc:	3c f7       	j 800082aa <GetElapsedValue+0x36>

800082be <IncrementCounter>:
FUNC(StatusType, OS_CODE)
  IncrementCounter
(
  VAR(CounterType, AUTOMATIC) CounterID
)
{
800082be:	91 00 00 f8 	movh.a %a15,32768
800082c2:	d9 ff 20 50 	lea %a15,[%a15]352 <80000160 <osEE_kdb_var>>
  } else
#endif /* OSEE_HAS_SERVICE_PROTECTION */
/* [SWS_Os_00285] If the input parameter <CounterID> in a call of
    IncrementCounter() is not valid OR the counter is a hardware counter,
    IncrementCounter() shall return E_OS_ID. */
  if (!osEE_is_valid_counter_id(p_kdb, CounterID)) {
800082c6:	4c f6       	ld.w %d15,[%a15]24
    ev = E_OS_ID;
800082c8:	82 32       	mov %d2,3
  } else
#endif /* OSEE_HAS_SERVICE_PROTECTION */
/* [SWS_Os_00285] If the input parameter <CounterID> in a call of
    IncrementCounter() is not valid OR the counter is a hardware counter,
    IncrementCounter() shall return E_OS_ID. */
  if (!osEE_is_valid_counter_id(p_kdb, CounterID)) {
800082ca:	3f f4 03 80 	jlt.u %d4,%d15,800082d0 <IncrementCounter+0x12>
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_IncrementCounter);

  return ev;
}
800082ce:	00 90       	ret 
  if (!osEE_is_valid_counter_id(p_kdb, CounterID)) {
    ev = E_OS_ID;
  } else
  {
    CONSTP2VAR(OsEE_CounterDB, AUTOMATIC, OS_APPL_DATA)
      p_counter_db = (*p_kdb->p_counter_ptr_array)[CounterID];
800082d0:	c8 52       	ld.a %a2,[%a15]20
800082d2:	01 24 02 26 	addsc.a %a2,%a2,%d4,2
800082d6:	d4 24       	ld.a %a4,[%a2]
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
800082d8:	4d c0 e2 ff 	mfcr %d15,$icr
OSEE_STATIC_INLINE OsEE_reg OSEE_ALWAYS_INLINE
  osEE_hal_begin_nested_primitive(void)
{
  OsEE_icr icr = osEE_tc_get_icr();

  if (icr.bits.ccpn < OSEE_ISR2_MAX_HW_PRIO) {
800082dc:	8f ff 0f 81 	and %d8,%d15,255
800082e0:	df 08 1b 00 	jeq %d8,0,80008316 <IncrementCounter+0x58>
      CONST(OsEE_reg, AUTOMATIC) flags = osEE_begin_primitive();

/* N.B. Multi-core critical sections are handled inside
   TODO: Pass flags to osEE_counter_increment so it could re-enable
         interrupts/lower IPL outside critical sections. */
      osEE_counter_increment(p_counter_db);
800082e4:	6d 00 fa 02 	call 800088d8 <osEE_counter_increment>
  osEE_get_curr_task
(
  void
)
{
  return osEE_get_curr_core()->p_ccb->p_curr ;
800082e8:	91 00 00 28 	movh.a %a2,32768
800082ec:	99 22 04 60 	ld.a %a2,[%a2]388 <80000184 <osEE_cdb_var>>

/* [SWS_Os_00529] Caveats of IncrementCounter(): If called from a task,
    rescheduling may take place. */
      if (osEE_get_curr_task()->task_type <= OSEE_TASK_TYPE_EXTENDED) {
800082f0:	d4 22       	ld.a %a2,[%a2]
800082f2:	39 2f 14 00 	ld.bu %d15,[%a2]20 <80000184 <osEE_cdb_var>>
800082f6:	bf 2f 17 80 	jlt.u %d15,2,80008324 <IncrementCounter+0x66>
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
800082fa:	4d c0 e2 ff 	mfcr %d15,$icr
800082fe:	8f ff 0f 21 	and %d2,%d15,255
  osEE_hal_end_nested_primitive(OsEE_reg flags)
{
  OsEE_icr flags_icr;
  OsEE_icr icr = osEE_tc_get_icr();
  flags_icr.reg = flags;
  if (icr.bits.ccpn != flags_icr.bits.ccpn) {
80008302:	5f 82 08 00 	jeq %d2,%d8,80008312 <IncrementCounter+0x54>
80008306:	37 8f 08 f0 	insert %d15,%d15,%d8,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
8000830a:	cd cf e2 0f 	mtcr $icr,%d15
8000830e:	0d 00 c0 04 	isync 
        (void)osEE_scheduler_task_preemption_point(p_kdb);
      }

      osEE_end_primitive(flags);

      ev = E_OK;
80008312:	82 02       	mov %d2,0
#endif /* OSEE_HAS_ERRORHOOK */

  osEE_orti_trace_service_exit(p_ccb, OSServiceId_IncrementCounter);

  return ev;
}
80008314:	00 90       	ret 
80008316:	b7 1f 08 f0 	insert %d15,%d15,1,0,8
8000831a:	cd cf e2 0f 	mtcr $icr,%d15
8000831e:	0d 00 c0 04 	isync 
80008322:	3c e1       	j 800082e4 <IncrementCounter+0x26>
      osEE_counter_increment(p_counter_db);

/* [SWS_Os_00529] Caveats of IncrementCounter(): If called from a task,
    rescheduling may take place. */
      if (osEE_get_curr_task()->task_type <= OSEE_TASK_TYPE_EXTENDED) {
        (void)osEE_scheduler_task_preemption_point(p_kdb);
80008324:	40 f4       	mov.aa %a4,%a15
80008326:	6d 00 27 02 	call 80008774 <osEE_scheduler_task_preemption_point>
8000832a:	3c e8       	j 800082fa <IncrementCounter+0x3c>

8000832c <GetISRID>:
8000832c:	91 00 00 f8 	movh.a %a15,32768
80008330:	99 ff 04 60 	ld.a %a15,[%a15]388 <80000184 <osEE_cdb_var>>
80008334:	c8 0f       	ld.a %a15,[%a15]0
    p_tdb = osEE_get_curr_task();

  if (p_tdb->task_type == OSEE_TASK_TYPE_ISR2) {
    isr_id = p_tdb->tid;
  } else {
    isr_id = INVALID_ISR;
80008336:	82 f2       	mov %d2,-1
{
  VAR(ISRType, AUTOMATIC) isr_id;
  CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_CONST)
    p_tdb = osEE_get_curr_task();

  if (p_tdb->task_type == OSEE_TASK_TYPE_ISR2) {
80008338:	39 ff 14 00 	ld.bu %d15,[%a15]20
8000833c:	1e 22       	jeq %d15,2,80008340 <GetISRID+0x14>
  } else {
    isr_id = INVALID_ISR;
  }

  return isr_id;
}
8000833e:	00 90       	ret 
  VAR(ISRType, AUTOMATIC) isr_id;
  CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_CONST)
    p_tdb = osEE_get_curr_task();

  if (p_tdb->task_type == OSEE_TASK_TYPE_ISR2) {
    isr_id = p_tdb->tid;
80008340:	48 42       	ld.w %d2,[%a15]16
  } else {
    isr_id = INVALID_ISR;
  }

  return isr_id;
}
80008342:	00 90       	ret 

80008344 <osEE_scheduler_task_wrapper_restore>:
  }

#endif /* OSEE_HAS_ORTI */

  /* Set the TASK status to RUNNING. Before calling PreTaskHook */
  p_tdb_to->p_tcb->status = OSEE_TASK_RUNNING;
80008344:	cc 43       	ld.a %a15,[%a4]12
80008346:	82 4f       	mov %d15,4
80008348:	28 2f       	st.b [%a15]2,%d15
8000834a:	00 90       	ret 

8000834c <osEE_scheduler_task_wrapper_run>:
  osEE_scheduler_task_wrapper_run
(
  P2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)  p_tdb_to
)
{
  CONST(TaskPrio, AUTOMATIC) task_priority = p_tdb_to->p_tcb->current_prio;
8000834c:	cc 43       	ld.a %a15,[%a4]12
  }

#endif /* OSEE_HAS_ORTI */

  /* Set the TASK status to RUNNING. Before calling PreTaskHook */
  p_tdb_to->p_tcb->status = OSEE_TASK_RUNNING;
8000834e:	82 4f       	mov %d15,4
FUNC(void, OS_CODE)
  osEE_scheduler_task_wrapper_run
(
  P2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)  p_tdb_to
)
{
80008350:	40 4c       	mov.aa %a12,%a4
  CONST(TaskPrio, AUTOMATIC) task_priority = p_tdb_to->p_tcb->current_prio;
80008352:	08 12       	ld.bu %d2,[%a15]1
  }

#endif /* OSEE_HAS_ORTI */

  /* Set the TASK status to RUNNING. Before calling PreTaskHook */
  p_tdb_to->p_tcb->status = OSEE_TASK_RUNNING;
80008354:	28 2f       	st.b [%a15]2,%d15
)
{
  CONST(TaskPrio, AUTOMATIC) task_priority = p_tdb_to->p_tcb->current_prio;
  osEE_scheduler_task_wrapper_restore(p_tdb_to);

  if (task_priority < OSEE_ISR_ALL_PRIO) {
80008356:	8b f2 0f f2 	eq %d15,%d2,255
8000835a:	ee 10       	jnz %d15,8000837a <osEE_scheduler_task_wrapper_run+0x2e>
8000835c:	4d c0 e2 ff 	mfcr %d15,$icr

/* We always use virtual priorities */
OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_hal_set_ipl(TaskPrio virt_prio)
{
  OsEE_icr icr  = osEE_tc_get_icr();
  icr.bits.ccpn = (virt_prio < OSEE_ISR2_PRIO_BIT)?
80008360:	37 02 48 30 	extr %d3,%d2,0,8
80008364:	82 04       	mov %d4,0
80008366:	bf 03 4d 00 	jlt %d3,0,80008400 <osEE_scheduler_task_wrapper_run+0xb4>
8000836a:	37 4f 08 f0 	insert %d15,%d15,%d4,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
8000836e:	cd cf e2 0f 	mtcr $icr,%d15
80008372:	0d 00 c0 04 	isync 
}

/* Enable Interrupts */
OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_hal_enableIRQ(void)
{
  __asm__ volatile ("enable" : : : "memory");
80008376:	0d 00 00 03 	enable 
    /* Set-up IPL at current TASK level in addition to enable IRQ */
    osEE_hal_set_ipl(task_priority);
    osEE_hal_enableIRQ();
  }
  p_tdb_to->task_func();
8000837a:	cc c6       	ld.a %a15,[%a12]24

  /* Reset ISR Counters */
/* [SWS_Os_00239] If a task returns from the entry function without making a
    TerminateTask() or ChainTask() call and interrupts are still disabled,
    the Operating System module shall enable them. */
  p_ccb->s_isr_os_cnt  = 0U;
8000837c:	82 0f       	mov %d15,0
  if (task_priority < OSEE_ISR_ALL_PRIO) {
    /* Set-up IPL at current TASK level in addition to enable IRQ */
    osEE_hal_set_ipl(task_priority);
    osEE_hal_enableIRQ();
  }
  p_tdb_to->task_func();
8000837e:	2d 0f 00 00 	calli %a15
)
{
  CONSTP2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_CONST)
    p_cdb = osEE_get_curr_core();
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
    p_ccb = p_cdb->p_ccb;
80008382:	91 00 00 f8 	movh.a %a15,32768
80008386:	99 ff 04 60 	ld.a %a15,[%a15]388 <80000184 <osEE_cdb_var>>
    TerminateTask() or ChainTask() call and interrupts are still disabled,
    the Operating System module shall enable them. */
  p_ccb->s_isr_os_cnt  = 0U;
  /* I won't re-enable OS Interrupts since I'm going to enter rescheduling
     critical section */
  if (p_ccb->s_isr_all_cnt > 0U) {
8000838a:	39 f2 1c 00 	ld.bu %d2,[%a15]28 <80000184 <osEE_cdb_var>>

  /* Reset ISR Counters */
/* [SWS_Os_00239] If a task returns from the entry function without making a
    TerminateTask() or ChainTask() call and interrupts are still disabled,
    the Operating System module shall enable them. */
  p_ccb->s_isr_os_cnt  = 0U;
8000838e:	e9 ff 1d 00 	st.b [%a15]29 <80000184 <osEE_cdb_var>>,%d15
  /* I won't re-enable OS Interrupts since I'm going to enter rescheduling
     critical section */
  if (p_ccb->s_isr_all_cnt > 0U) {
80008392:	76 28       	jz %d2,800083a2 <osEE_scheduler_task_wrapper_run+0x56>
    p_ccb->s_isr_all_cnt = 0U;
80008394:	e9 ff 1c 00 	st.b [%a15]28,%d15
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
80008398:	4c f5       	ld.w %d15,[%a15]20
8000839a:	cd cf e2 0f 	mtcr $icr,%d15
8000839e:	0d 00 c0 04 	isync 
    osEE_hal_resumeIRQ(p_ccb->prev_s_isr_all_status);
  }
  if (p_ccb->d_isr_all_cnt > 0U) {
800083a2:	39 ff 1e 00 	ld.bu %d15,[%a15]30
800083a6:	6e 06       	jz %d15,800083b2 <osEE_scheduler_task_wrapper_run+0x66>
    p_ccb->d_isr_all_cnt = 0U;
800083a8:	82 0f       	mov %d15,0
800083aa:	e9 ff 1e 00 	st.b [%a15]30,%d15
}

/* Enable Interrupts */
OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_hal_enableIRQ(void)
{
  __asm__ volatile ("enable" : : : "memory");
800083ae:	0d 00 00 03 	enable 
 ============================================================================*/
/* Functions to Access ICR register */
OSEE_STATIC_INLINE OsEE_icr OSEE_ALWAYS_INLINE osEE_tc_get_icr(void)
{
  OsEE_icr icr;
  icr.reg = osEE_tc_get_csfr(OSEE_CSFR_ICR);
800083b2:	4d c0 e2 ff 	mfcr %d15,$icr
OSEE_STATIC_INLINE OsEE_reg OSEE_ALWAYS_INLINE
  osEE_hal_begin_nested_primitive(void)
{
  OsEE_icr icr = osEE_tc_get_icr();

  if (icr.bits.ccpn < OSEE_ISR2_MAX_HW_PRIO) {
800083b6:	8f ff 0f 21 	and %d2,%d15,255
800083ba:	f6 27       	jnz %d2,800083c8 <osEE_scheduler_task_wrapper_run+0x7c>
800083bc:	b7 1f 08 f0 	insert %d15,%d15,1,0,8
  return icr;
}

OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_icr(OsEE_icr icr)
{
  osEE_tc_set_csfr(OSEE_CSFR_ICR, icr.reg);
800083c0:	cd cf e2 0f 	mtcr $icr,%d15
800083c4:	0d 00 c0 04 	isync 

  (void)osEE_begin_primitive();

  osEE_stack_monitoring(p_cdb);

  if (p_to_term->task_type == OSEE_TASK_TYPE_ISR2) {
800083c8:	39 cf 14 00 	ld.bu %d15,[%a12]20
800083cc:	99 c2 0c 00 	ld.a %a2,[%a12]12
)
{
  P2VAR(OsEE_MDB, AUTOMATIC, OS_APPL_CONST)     p_mdb = NULL;
  CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_tcb = p_tdb->p_tcb;

  while ((p_tcb->p_last_m != NULL)
800083d0:	cc 21       	ld.a %a15,[%a2]4

  (void)osEE_begin_primitive();

  osEE_stack_monitoring(p_cdb);

  if (p_to_term->task_type == OSEE_TASK_TYPE_ISR2) {
800083d2:	1e 2e       	jeq %d15,2,800083ee <osEE_scheduler_task_wrapper_run+0xa2>
)
{
  P2VAR(OsEE_MDB, AUTOMATIC, OS_APPL_CONST)     p_mdb = NULL;
  CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_tcb = p_tdb->p_tcb;

  while ((p_tcb->p_last_m != NULL)
800083d4:	bc f8       	jz.a %a15,800083e4 <osEE_scheduler_task_wrapper_run+0x98>
  )
  {
    CONSTP2VAR(OsEE_MCB, AUTOMATIC, OS_APPL_DATA)
      p_last_m_cb = p_tcb->p_last_m->p_cb;
    /* Release the M from the owner */
    p_last_m_cb->p_owner = NULL;
800083d6:	82 0f       	mov %d15,0
    && (p_tcb->p_last_m->p_cb->p_owner == p_tdb)
#endif /* OSEE_HAS_SPINLOCKS */
  )
  {
    CONSTP2VAR(OsEE_MCB, AUTOMATIC, OS_APPL_DATA)
      p_last_m_cb = p_tcb->p_last_m->p_cb;
800083d8:	c8 0f       	ld.a %a15,[%a15]0
    /* Release the M from the owner */
    p_last_m_cb->p_owner = NULL;
800083da:	68 2f       	st.w [%a15]8,%d15
      osEE_hal_spin_unlock(p_tcb->p_last_m->p_spinlock_arch);
    }
#endif /* OSEE_HAS_SPINLOCKS */

    /* Pop the M head */
    p_tcb->p_last_m = p_last_m_cb->p_next;
800083dc:	c8 0f       	ld.a %a15,[%a15]0
)
{
  P2VAR(OsEE_MDB, AUTOMATIC, OS_APPL_CONST)     p_mdb = NULL;
  CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_tcb = p_tdb->p_tcb;

  while ((p_tcb->p_last_m != NULL)
800083de:	bd 0f fd ff 	jnz.a %a15,800083d8 <osEE_scheduler_task_wrapper_run+0x8c>
800083e2:	ec 21       	st.a [%a2]4,%a15
800083e4:	99 c4 04 00 	ld.a %a4,[%a12]4
800083e8:	a0 05       	mov.a %a5,0
800083ea:	1d 00 52 04 	j 80008c8e <osEE_hal_terminate_ctx>
  )
  {
    CONSTP2VAR(OsEE_MCB, AUTOMATIC, OS_APPL_DATA)
      p_last_m_cb = p_tcb->p_last_m->p_cb;
    /* Release the M from the owner */
    p_last_m_cb->p_owner = NULL;
800083ee:	82 0f       	mov %d15,0
)
{
  P2VAR(OsEE_MDB, AUTOMATIC, OS_APPL_CONST)     p_mdb = NULL;
  CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_tcb = p_tdb->p_tcb;

  while ((p_tcb->p_last_m != NULL)
800083f0:	bd 0f fa 7f 	jz.a %a15,800083e4 <osEE_scheduler_task_wrapper_run+0x98>
    && (p_tcb->p_last_m->p_cb->p_owner == p_tdb)
#endif /* OSEE_HAS_SPINLOCKS */
  )
  {
    CONSTP2VAR(OsEE_MCB, AUTOMATIC, OS_APPL_DATA)
      p_last_m_cb = p_tcb->p_last_m->p_cb;
800083f4:	c8 0f       	ld.a %a15,[%a15]0
    /* Release the M from the owner */
    p_last_m_cb->p_owner = NULL;
800083f6:	68 2f       	st.w [%a15]8,%d15
      osEE_hal_spin_unlock(p_tcb->p_last_m->p_spinlock_arch);
    }
#endif /* OSEE_HAS_SPINLOCKS */

    /* Pop the M head */
    p_tcb->p_last_m = p_last_m_cb->p_next;
800083f8:	c8 0f       	ld.a %a15,[%a15]0
)
{
  P2VAR(OsEE_MDB, AUTOMATIC, OS_APPL_CONST)     p_mdb = NULL;
  CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_tcb = p_tdb->p_tcb;

  while ((p_tcb->p_last_m != NULL)
800083fa:	bd 0f fd ff 	jnz.a %a15,800083f4 <osEE_scheduler_task_wrapper_run+0xa8>
800083fe:	3c f2       	j 800083e2 <osEE_scheduler_task_wrapper_run+0x96>
}

OSEE_STATIC_INLINE FUNC(uint8_t, OS_CODE) OSEE_ALWAYS_INLINE
OSEE_ISR2_VIRT_TO_HW_PRIO(TaskPrio virt_prio)
{
  return (uint8_t) (((virt_prio) & (~OSEE_ISR2_PRIO_BIT)) + 1U) ;
80008400:	8f f2 07 21 	and %d2,%d2,127
80008404:	1b 12 00 40 	addi %d4,%d2,1
80008408:	3c b1       	j 8000836a <osEE_scheduler_task_wrapper_run+0x1e>

8000840a <osEE_idle_hook_wrapper>:
FUNC(void, OS_CODE)
  osEE_idle_hook_wrapper
(
  void
)
{
8000840a:	91 00 00 28 	movh.a %a2,32768
8000840e:	99 2f 04 60 	ld.a %a15,[%a2]388 <80000184 <osEE_cdb_var>>
  /* Schedule Here: Autostart TASKs */
  CONST(OsEE_reg, AUTOMATIC) flags = osEE_begin_primitive();
  (void)osEE_scheduler_task_preemption_point(osEE_get_kernel());
  osEE_end_primitive(flags);
#endif /* !OSEE_STARTOS_RETURN && !OSEE_API_DYNAMIC && !OSEE_HAS_AUTOSTART_TASK */
  while (p_cdb->p_ccb->os_status == OSEE_KERNEL_STARTED) {
80008412:	39 ff 10 00 	ld.bu %d15,[%a15]16 <80000184 <osEE_cdb_var>>
80008416:	df 2f fe 7f 	jeq %d15,2,80008412 <osEE_idle_hook_wrapper+0x8>
    }
#else
    ; /* Empty Endless Loop */
#endif /* OSEE_HAS_IDLEHOOK || OSEE_API_DYNAMIC */
  }
  osEE_idle_task_terminate(p_cdb->p_idle_task);
8000841a:	d9 22 04 60 	lea %a2,[%a2]388 <80000184 <osEE_cdb_var>>
8000841e:	99 24 04 00 	ld.a %a4,[%a2]4 <80000004 <BootModeHeader0+0x4>>
80008422:	1d 00 80 03 	j 80008b22 <osEE_idle_task_terminate>

80008426 <osEE_scheduler_rq_insert>:
  P2VAR(OsEE_RQ, AUTOMATIC, OS_APPL_DATA)       p_rq,
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA)       p_sn_new,
  CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA) p_tdb_new
)
{
  p_sn_new->p_tdb = p_tdb_new;
80008426:	b5 56 04 00 	st.a [%a5]4,%a6
  CONST(TaskPrio, AUTOMATIC)                  new_task_prio =
    (as_ready)?
      p_tdb_new->ready_prio:
      p_tcb_new->current_prio;
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA) p_prev          = NULL;
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA) p_curr          = (*pp_first);
8000842a:	d4 42       	ld.a %a2,[%a4]
  CONST(OsEE_bool, AUTOMATIC)                   as_ready
)
{
  CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_CONST)  p_tdb_new = p_sn_new->p_tdb;
  CONSTP2CONST(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_tcb_new = p_tdb_new->p_tcb;
  CONST(TaskPrio, AUTOMATIC)                  new_task_prio =
8000842c:	39 62 1c 00 	ld.bu %d2,[%a6]28
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA) p_prev          = NULL;
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA) p_curr          = (*pp_first);
  VAR(OsEE_bool, AUTOMATIC)               head_changed    = OSEE_FALSE;

  /* Traverse the queue until needed */
  while (p_curr != NULL) {
80008430:	bd 02 15 00 	jz.a %a2,8000845a <osEE_scheduler_rq_insert+0x34>
    VAR(TaskPrio, AUTOMATIC)                      prio_to_check;
    CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA) p_cur_tdb = p_curr->p_tdb;
    CONSTP2CONST(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_cur_tcb = p_cur_tdb->p_tcb;

    if (as_ready) {
      prio_to_check = p_cur_tdb->ready_prio;
80008434:	cc 21       	ld.a %a15,[%a2]4
    } else {
      prio_to_check = p_cur_tcb->current_prio;
    }

    if (new_task_prio <= prio_to_check)
80008436:	39 ff 1c 00 	ld.bu %d15,[%a15]28
8000843a:	7f 2f 09 80 	jge.u %d15,%d2,8000844c <osEE_scheduler_rq_insert+0x26>
8000843e:	3c 0e       	j 8000845a <osEE_scheduler_rq_insert+0x34>
    VAR(TaskPrio, AUTOMATIC)                      prio_to_check;
    CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA) p_cur_tdb = p_curr->p_tdb;
    CONSTP2CONST(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_cur_tcb = p_cur_tdb->p_tcb;

    if (as_ready) {
      prio_to_check = p_cur_tdb->ready_prio;
80008440:	c8 13       	ld.a %a3,[%a15]4
80008442:	39 3f 1c 00 	ld.bu %d15,[%a3]28
    } else {
      prio_to_check = p_cur_tcb->current_prio;
    }

    if (new_task_prio <= prio_to_check)
80008446:	3f 2f 06 80 	jlt.u %d15,%d2,80008452 <osEE_scheduler_rq_insert+0x2c>
8000844a:	40 f2       	mov.aa %a2,%a15
    {
      p_prev = p_curr;
      p_curr = p_curr->p_next;
8000844c:	cc 20       	ld.a %a15,[%a2]0
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA) p_prev          = NULL;
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA) p_curr          = (*pp_first);
  VAR(OsEE_bool, AUTOMATIC)               head_changed    = OSEE_FALSE;

  /* Traverse the queue until needed */
  while (p_curr != NULL) {
8000844e:	bd 0f f9 ff 	jnz.a %a15,80008440 <osEE_scheduler_rq_insert+0x1a>
      break;
    }
  }

  if (p_prev != NULL) {
    p_prev->p_next = p_sn_new;
80008452:	f4 25       	st.a [%a2],%a5
    (as_ready)?
      p_tdb_new->ready_prio:
      p_tcb_new->current_prio;
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA) p_prev          = NULL;
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA) p_curr          = (*pp_first);
  VAR(OsEE_bool, AUTOMATIC)               head_changed    = OSEE_FALSE;
80008454:	82 02       	mov %d2,0
  } else {
    (*pp_first)   = p_sn_new;
    head_changed  = OSEE_TRUE;
  }

  p_sn_new->p_next = p_curr;
80008456:	ec 50       	st.a [%a5]0,%a15
80008458:	00 90       	ret 
  }

  if (p_prev != NULL) {
    p_prev->p_next = p_sn_new;
  } else {
    (*pp_first)   = p_sn_new;
8000845a:	f4 45       	st.a [%a4],%a5
8000845c:	40 2f       	mov.aa %a15,%a2
    head_changed  = OSEE_TRUE;
8000845e:	82 12       	mov %d2,1
80008460:	3c fb       	j 80008456 <osEE_scheduler_rq_insert+0x30>

80008462 <osEE_scheduler_core_rq_preempt_stk>:
(
  P2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_DATA)  p_cdb,
  P2VAR(OsEE_RQ,  AUTOMATIC, OS_APPL_DATA)  p_rq
)
{
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA) p_ccb = p_cdb->p_ccb;
80008462:	d4 43       	ld.a %a3,[%a4]
  CONSTP2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA)  p_rq_sn  = (*p_rq);
  P2CONST(OsEE_SN, AUTOMATIC, OS_APPL_DATA)     p_ret_sn = p_ccb->p_stk_sn;
80008464:	99 32 0c 00 	ld.a %a2,[%a3]12
  P2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_DATA)  p_cdb,
  P2VAR(OsEE_RQ,  AUTOMATIC, OS_APPL_DATA)  p_rq
)
{
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA) p_ccb = p_cdb->p_ccb;
  CONSTP2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA)  p_rq_sn  = (*p_rq);
80008468:	cc 50       	ld.a %a15,[%a5]0
  P2CONST(OsEE_SN, AUTOMATIC, OS_APPL_DATA)     p_ret_sn = p_ccb->p_stk_sn;

  VAR(OsEE_bool, AUTOMATIC)                     is_rq_preemption = OSEE_FALSE;
  P2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)      p_ret_tdb;

  if (p_ret_sn != NULL) {
8000846a:	bd 02 26 00 	jz.a %a2,800084b6 <osEE_scheduler_core_rq_preempt_stk+0x54>
    p_ret_tdb = p_ret_sn->p_tdb;
8000846e:	99 22 04 00 	ld.a %a2,[%a2]4
    if (p_rq_sn != NULL) {
80008472:	bd 0f 1f 00 	jz.a %a15,800084b0 <osEE_scheduler_core_rq_preempt_stk+0x4e>
      CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA)
        p_ret_tcb = p_ret_tdb->p_tcb;
      if (p_ret_tcb->current_prio <
        p_rq_sn->p_tdb->p_tcb->current_prio)
80008476:	c8 16       	ld.a %a6,[%a15]4

  if (p_ret_sn != NULL) {
    p_ret_tdb = p_ret_sn->p_tdb;
    if (p_rq_sn != NULL) {
      CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA)
        p_ret_tcb = p_ret_tdb->p_tcb;
80008478:	99 24 0c 00 	ld.a %a4,[%a2]12
      if (p_ret_tcb->current_prio <
        p_rq_sn->p_tdb->p_tcb->current_prio)
8000847c:	99 66 0c 00 	ld.a %a6,[%a6]12
  if (p_ret_sn != NULL) {
    p_ret_tdb = p_ret_sn->p_tdb;
    if (p_rq_sn != NULL) {
      CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA)
        p_ret_tcb = p_ret_tdb->p_tcb;
      if (p_ret_tcb->current_prio <
80008480:	39 42 01 00 	ld.bu %d2,[%a4]1
80008484:	0c 61       	ld.bu %d15,[%a6]1
80008486:	7f f2 15 80 	jge.u %d2,%d15,800084b0 <osEE_scheduler_core_rq_preempt_stk+0x4e>
    /* Only Idle TASK stacked -> RQ preempt STK. */
    /* Don't use p_ccb->p_curr, is not reliable here,
     * It points to the terminated TASK, we are still evaluating
     * the next one. */
    p_ret_tdb                 = p_cdb->p_idle_task;
    p_ret_tdb->p_tcb->status  = OSEE_TASK_READY_STACKED;
8000848a:	82 2f       	mov %d15,2
8000848c:	2c 42       	st.b [%a4]2,%d15
    p_ret_tdb = NULL;
  }

  if (is_rq_preemption) {
    /* Extract from ready queue */
    (*p_rq)       = p_rq_sn->p_next;
8000848e:	4c f0       	ld.w %d15,[%a15]0
80008490:	6c 50       	st.w [%a5]0,%d15
(
  P2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA) p_ccb,
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA)  p_rq_sn
)
{
  CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA) p_tdb = p_rq_sn->p_tdb;
80008492:	c8 14       	ld.a %a4,[%a15]4
  /* N.B. The Handling of the preempted SN as Stacked or re-inserted in RQ
   * is done by the calling function */
  p_rq_sn->p_next               = NULL;
  p_tcb->current_core_id        = osEE_get_curr_core_id();
#else
  p_rq_sn->p_next               = p_ccb->p_stk_sn;
80008494:	4c 33       	ld.w %d15,[%a3]12
  P2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA) p_ccb,
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA)  p_rq_sn
)
{
  CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA) p_tdb = p_rq_sn->p_tdb;
  CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_tcb = p_tdb->p_tcb;
80008496:	99 45 0c 00 	ld.a %a5,[%a4]12
  /* N.B. The Handling of the preempted SN as Stacked or re-inserted in RQ
   * is done by the calling function */
  p_rq_sn->p_next               = NULL;
  p_tcb->current_core_id        = osEE_get_curr_core_id();
#else
  p_rq_sn->p_next               = p_ccb->p_stk_sn;
8000849a:	68 0f       	st.w [%a15]0,%d15
#endif /* OSEE_ALLOW_TASK_MIGRATION */
  p_ccb->p_stk_sn               = p_rq_sn;
8000849c:	ec 33       	st.a [%a3]12,%a15
  p_ccb->p_curr                 = p_tdb;
8000849e:	f4 34       	st.a [%a3],%a4

  /* Adjust actual priority with dispatch priority: if needed */
  {
    CONST(TaskPrio, AUTOMATIC)
      dispatch_prio = p_tdb->dispatch_prio;
800084a0:	39 4f 1d 00 	ld.bu %d15,[%a4]29
    if (p_tcb->current_prio < dispatch_prio) {
800084a4:	39 52 01 00 	ld.bu %d2,[%a5]1
800084a8:	7f f2 06 80 	jge.u %d2,%d15,800084b4 <osEE_scheduler_core_rq_preempt_stk+0x52>
      p_tcb->current_prio = dispatch_prio;
800084ac:	2c 51       	st.b [%a5]1,%d15
800084ae:	00 90       	ret 
    osEE_scheduler_stk_next(p_ccb, p_rq_sn);
  } else {
#if (defined(OSEE_ALLOW_TASK_MIGRATION))
    p_ret_sn  = NULL;
#else
    p_ret_tdb = NULL;
800084b0:	a0 02       	mov.a %a2,0
800084b2:	00 90       	ret 
#if (defined(OSEE_ALLOW_TASK_MIGRATION))
  return p_ret_sn;
#else
  return p_ret_tdb;
#endif /* OSEE_ALLOW_TASK_MIGRATION */
}
800084b4:	00 90       	ret 
    osEE_scheduler_stk_next(p_ccb, p_rq_sn);
  } else {
#if (defined(OSEE_ALLOW_TASK_MIGRATION))
    p_ret_sn  = NULL;
#else
    p_ret_tdb = NULL;
800084b6:	a0 02       	mov.a %a2,0

        p_ret_tcb->status = OSEE_TASK_READY_STACKED;
        is_rq_preemption  = OSEE_TRUE;
      }
    }
  } else if (p_rq_sn != NULL) {
800084b8:	bd 0f fe 7f 	jz.a %a15,800084b4 <osEE_scheduler_core_rq_preempt_stk+0x52>
    /* Only Idle TASK stacked -> RQ preempt STK. */
    /* Don't use p_ccb->p_curr, is not reliable here,
     * It points to the terminated TASK, we are still evaluating
     * the next one. */
    p_ret_tdb                 = p_cdb->p_idle_task;
800084bc:	99 42 04 00 	ld.a %a2,[%a4]4
    p_ret_tdb->p_tcb->status  = OSEE_TASK_READY_STACKED;
800084c0:	99 24 0c 00 	ld.a %a4,[%a2]12
800084c4:	3c e3       	j 8000848a <osEE_scheduler_core_rq_preempt_stk+0x28>

800084c6 <osEE_sn_priority_insert>:
  P2VAR(OsEE_SN *, AUTOMATIC, OS_APPL_DATA)     pp_first,
  P2VAR(OsEE_SN  , AUTOMATIC, OS_APPL_DATA)     p_sn_new,
  CONST(OsEE_bool, AUTOMATIC)                   as_ready
)
{
  CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_CONST)  p_tdb_new = p_sn_new->p_tdb;
800084c6:	cc 51       	ld.a %a15,[%a5]4
  CONSTP2CONST(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_tcb_new = p_tdb_new->p_tcb;
800084c8:	c8 32       	ld.a %a2,[%a15]12
  CONST(TaskPrio, AUTOMATIC)                  new_task_prio =
800084ca:	df 04 1b 00 	jeq %d4,0,80008500 <osEE_sn_priority_insert+0x3a>
800084ce:	39 f2 1c 00 	ld.bu %d2,[%a15]28
    (as_ready)?
      p_tdb_new->ready_prio:
      p_tcb_new->current_prio;
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA) p_prev          = NULL;
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA) p_curr          = (*pp_first);
800084d2:	cc 40       	ld.a %a15,[%a4]0
  VAR(OsEE_bool, AUTOMATIC)               head_changed    = OSEE_FALSE;

  /* Traverse the queue until needed */
  while (p_curr != NULL) {
800084d4:	a0 02       	mov.a %a2,0
800084d6:	7c fa       	jnz.a %a15,800084ea <osEE_sn_priority_insert+0x24>
  }

  if (p_prev != NULL) {
    p_prev->p_next = p_sn_new;
  } else {
    (*pp_first)   = p_sn_new;
800084d8:	f4 45       	st.a [%a4],%a5
    head_changed  = OSEE_TRUE;
800084da:	82 12       	mov %d2,1
  }

  p_sn_new->p_next = p_curr;
800084dc:	ec 50       	st.a [%a5]0,%a15

  return head_changed;
}
800084de:	00 90       	ret 
    }

    if (new_task_prio <= prio_to_check)
    {
      p_prev = p_curr;
      p_curr = p_curr->p_next;
800084e0:	c8 03       	ld.a %a3,[%a15]0
800084e2:	40 f2       	mov.aa %a2,%a15
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA) p_prev          = NULL;
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA) p_curr          = (*pp_first);
  VAR(OsEE_bool, AUTOMATIC)               head_changed    = OSEE_FALSE;

  /* Traverse the queue until needed */
  while (p_curr != NULL) {
800084e4:	bd 03 28 00 	jz.a %a3,80008534 <osEE_sn_priority_insert+0x6e>
800084e8:	40 3f       	mov.aa %a15,%a3
    VAR(TaskPrio, AUTOMATIC)                      prio_to_check;
    CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA) p_cur_tdb = p_curr->p_tdb;
    CONSTP2CONST(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_cur_tcb = p_cur_tdb->p_tcb;

    if (as_ready) {
      prio_to_check = p_cur_tdb->ready_prio;
800084ea:	c8 13       	ld.a %a3,[%a15]4
    } else {
      prio_to_check = p_cur_tcb->current_prio;
    }

    if (new_task_prio <= prio_to_check)
800084ec:	39 3f 1c 00 	ld.bu %d15,[%a3]28
800084f0:	7f 2f f8 ff 	jge.u %d15,%d2,800084e0 <osEE_sn_priority_insert+0x1a>
    } else {
      break;
    }
  }

  if (p_prev != NULL) {
800084f4:	bd 02 f2 7f 	jz.a %a2,800084d8 <osEE_sn_priority_insert+0x12>
    p_prev->p_next = p_sn_new;
800084f8:	f4 25       	st.a [%a2],%a5
    (as_ready)?
      p_tdb_new->ready_prio:
      p_tcb_new->current_prio;
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA) p_prev          = NULL;
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA) p_curr          = (*pp_first);
  VAR(OsEE_bool, AUTOMATIC)               head_changed    = OSEE_FALSE;
800084fa:	82 02       	mov %d2,0
  } else {
    (*pp_first)   = p_sn_new;
    head_changed  = OSEE_TRUE;
  }

  p_sn_new->p_next = p_curr;
800084fc:	ec 50       	st.a [%a5]0,%a15

  return head_changed;
}
800084fe:	00 90       	ret 
  CONST(TaskPrio, AUTOMATIC)                  new_task_prio =
    (as_ready)?
      p_tdb_new->ready_prio:
      p_tcb_new->current_prio;
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA) p_prev          = NULL;
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA) p_curr          = (*pp_first);
80008500:	cc 40       	ld.a %a15,[%a4]0
  CONST(OsEE_bool, AUTOMATIC)                   as_ready
)
{
  CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_CONST)  p_tdb_new = p_sn_new->p_tdb;
  CONSTP2CONST(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_tcb_new = p_tdb_new->p_tcb;
  CONST(TaskPrio, AUTOMATIC)                  new_task_prio =
80008502:	39 22 01 00 	ld.bu %d2,[%a2]1
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA) p_prev          = NULL;
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA) p_curr          = (*pp_first);
  VAR(OsEE_bool, AUTOMATIC)               head_changed    = OSEE_FALSE;

  /* Traverse the queue until needed */
  while (p_curr != NULL) {
80008506:	a0 02       	mov.a %a2,0
80008508:	bd 0f e8 7f 	jz.a %a15,800084d8 <osEE_sn_priority_insert+0x12>
    VAR(TaskPrio, AUTOMATIC)                      prio_to_check;
    CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA) p_cur_tdb = p_curr->p_tdb;
    CONSTP2CONST(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_cur_tcb = p_cur_tdb->p_tcb;
8000850c:	c8 13       	ld.a %a3,[%a15]4

    if (as_ready) {
      prio_to_check = p_cur_tdb->ready_prio;
    } else {
      prio_to_check = p_cur_tcb->current_prio;
8000850e:	99 33 0c 00 	ld.a %a3,[%a3]12
    }

    if (new_task_prio <= prio_to_check)
80008512:	0c 31       	ld.bu %d15,[%a3]1
80008514:	3f 2f f0 ff 	jlt.u %d15,%d2,800084f4 <osEE_sn_priority_insert+0x2e>
    {
      p_prev = p_curr;
      p_curr = p_curr->p_next;
80008518:	c8 03       	ld.a %a3,[%a15]0
8000851a:	40 f2       	mov.aa %a2,%a15
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA) p_prev          = NULL;
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA) p_curr          = (*pp_first);
  VAR(OsEE_bool, AUTOMATIC)               head_changed    = OSEE_FALSE;

  /* Traverse the queue until needed */
  while (p_curr != NULL) {
8000851c:	bc 3c       	jz.a %a3,80008534 <osEE_sn_priority_insert+0x6e>
8000851e:	40 3f       	mov.aa %a15,%a3
    VAR(TaskPrio, AUTOMATIC)                      prio_to_check;
    CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA) p_cur_tdb = p_curr->p_tdb;
    CONSTP2CONST(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_cur_tcb = p_cur_tdb->p_tcb;
80008520:	c8 13       	ld.a %a3,[%a15]4

    if (as_ready) {
      prio_to_check = p_cur_tdb->ready_prio;
    } else {
      prio_to_check = p_cur_tcb->current_prio;
80008522:	99 33 0c 00 	ld.a %a3,[%a3]12
    }

    if (new_task_prio <= prio_to_check)
80008526:	0c 31       	ld.bu %d15,[%a3]1
80008528:	3f 2f e6 ff 	jlt.u %d15,%d2,800084f4 <osEE_sn_priority_insert+0x2e>
    {
      p_prev = p_curr;
      p_curr = p_curr->p_next;
8000852c:	c8 03       	ld.a %a3,[%a15]0
8000852e:	40 f2       	mov.aa %a2,%a15
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA) p_prev          = NULL;
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA) p_curr          = (*pp_first);
  VAR(OsEE_bool, AUTOMATIC)               head_changed    = OSEE_FALSE;

  /* Traverse the queue until needed */
  while (p_curr != NULL) {
80008530:	bd 03 f7 ff 	jnz.a %a3,8000851e <osEE_sn_priority_insert+0x58>
80008534:	40 f2       	mov.aa %a2,%a15
80008536:	a0 0f       	mov.a %a15,0
80008538:	3c e0       	j 800084f8 <osEE_sn_priority_insert+0x32>

8000853a <osEE_scheduler_core_pop_running>:
(
  P2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_DATA)  p_cdb,
  P2VAR(OsEE_RQ,  AUTOMATIC, OS_APPL_DATA)  p_rq
)
{
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA) p_ccb         = p_cdb->p_ccb;
8000853a:	d4 43       	ld.a %a3,[%a4]
  CONSTP2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA)  p_prev_stk_sn = p_ccb->p_stk_sn;
8000853c:	99 32 0c 00 	ld.a %a2,[%a3]12
  CONSTP2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA)
    p_next_stk_sn = p_prev_stk_sn->p_next;
80008540:	d4 26       	ld.a %a6,[%a2]

  /* Pop the current STK SN, if not IDLE TASK. This function MUST not be
   * called inside IDLE TASK. */
  p_ccb->p_stk_sn = p_next_stk_sn;
80008542:	b5 36 0c 00 	st.a [%a3]12,%a6
  P2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_DATA)  p_cdb,
  P2VAR(OsEE_RQ,  AUTOMATIC, OS_APPL_DATA)  p_rq
)
{
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA) p_ccb = p_cdb->p_ccb;
  CONSTP2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA)  p_rq_sn  = (*p_rq);
80008546:	cc 50       	ld.a %a15,[%a5]0
  P2CONST(OsEE_SN, AUTOMATIC, OS_APPL_DATA)     p_ret_sn = p_ccb->p_stk_sn;

  VAR(OsEE_bool, AUTOMATIC)                     is_rq_preemption = OSEE_FALSE;
  P2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)      p_ret_tdb;

  if (p_ret_sn != NULL) {
80008548:	bd 06 27 00 	jz.a %a6,80008596 <osEE_scheduler_core_pop_running+0x5c>
    p_ret_tdb = p_ret_sn->p_tdb;
8000854c:	99 64 04 00 	ld.a %a4,[%a6]4
    if (p_rq_sn != NULL) {
80008550:	bd 0f 20 00 	jz.a %a15,80008590 <osEE_scheduler_core_pop_running+0x56>
      CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA)
        p_ret_tcb = p_ret_tdb->p_tcb;
      if (p_ret_tcb->current_prio <
        p_rq_sn->p_tdb->p_tcb->current_prio)
80008554:	c8 17       	ld.a %a7,[%a15]4

  if (p_ret_sn != NULL) {
    p_ret_tdb = p_ret_sn->p_tdb;
    if (p_rq_sn != NULL) {
      CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA)
        p_ret_tcb = p_ret_tdb->p_tcb;
80008556:	99 44 0c 00 	ld.a %a4,[%a4]12
      if (p_ret_tcb->current_prio <
        p_rq_sn->p_tdb->p_tcb->current_prio)
8000855a:	99 77 0c 00 	ld.a %a7,[%a7]12
  if (p_ret_sn != NULL) {
    p_ret_tdb = p_ret_sn->p_tdb;
    if (p_rq_sn != NULL) {
      CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA)
        p_ret_tcb = p_ret_tdb->p_tcb;
      if (p_ret_tcb->current_prio <
8000855e:	39 42 01 00 	ld.bu %d2,[%a4]1
80008562:	0c 71       	ld.bu %d15,[%a7]1
80008564:	7f f2 16 80 	jge.u %d2,%d15,80008590 <osEE_scheduler_core_pop_running+0x56>
    /* Only Idle TASK stacked -> RQ preempt STK. */
    /* Don't use p_ccb->p_curr, is not reliable here,
     * It points to the terminated TASK, we are still evaluating
     * the next one. */
    p_ret_tdb                 = p_cdb->p_idle_task;
    p_ret_tdb->p_tcb->status  = OSEE_TASK_READY_STACKED;
80008568:	82 2f       	mov %d15,2
8000856a:	2c 42       	st.b [%a4]2,%d15
    p_ret_tdb = NULL;
  }

  if (is_rq_preemption) {
    /* Extract from ready queue */
    (*p_rq)       = p_rq_sn->p_next;
8000856c:	4c f0       	ld.w %d15,[%a15]0
8000856e:	6c 50       	st.w [%a5]0,%d15
(
  P2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA) p_ccb,
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA)  p_rq_sn
)
{
  CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA) p_tdb = p_rq_sn->p_tdb;
80008570:	c8 14       	ld.a %a4,[%a15]4
  /* N.B. The Handling of the preempted SN as Stacked or re-inserted in RQ
   * is done by the calling function */
  p_rq_sn->p_next               = NULL;
  p_tcb->current_core_id        = osEE_get_curr_core_id();
#else
  p_rq_sn->p_next               = p_ccb->p_stk_sn;
80008572:	4c 33       	ld.w %d15,[%a3]12
  P2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA) p_ccb,
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA)  p_rq_sn
)
{
  CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA) p_tdb = p_rq_sn->p_tdb;
  CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_tcb = p_tdb->p_tcb;
80008574:	99 45 0c 00 	ld.a %a5,[%a4]12
  /* N.B. The Handling of the preempted SN as Stacked or re-inserted in RQ
   * is done by the calling function */
  p_rq_sn->p_next               = NULL;
  p_tcb->current_core_id        = osEE_get_curr_core_id();
#else
  p_rq_sn->p_next               = p_ccb->p_stk_sn;
80008578:	68 0f       	st.w [%a15]0,%d15
#endif /* OSEE_ALLOW_TASK_MIGRATION */
  p_ccb->p_stk_sn               = p_rq_sn;
8000857a:	ec 33       	st.a [%a3]12,%a15
  p_ccb->p_curr                 = p_tdb;
8000857c:	f4 34       	st.a [%a3],%a4

  /* Adjust actual priority with dispatch priority: if needed */
  {
    CONST(TaskPrio, AUTOMATIC)
      dispatch_prio = p_tdb->dispatch_prio;
8000857e:	39 4f 1d 00 	ld.bu %d15,[%a4]29
    if (p_tcb->current_prio < dispatch_prio) {
80008582:	39 52 01 00 	ld.bu %d2,[%a5]1
80008586:	7f f2 04 80 	jge.u %d2,%d15,8000858e <osEE_scheduler_core_pop_running+0x54>
      p_tcb->current_prio = dispatch_prio;
8000858a:	2c 51       	st.b [%a5]1,%d15
8000858c:	00 90       	ret 
    }
#endif /* OSEE_ALLOW_TASK_MIGRATION */
  }

  return p_prev_stk_sn;
}
8000858e:	00 90       	ret 
      }
#endif /* OSEE_HAS_POSTTASKHOOK */

      if (p_curr_stk_sn != NULL) {
        /* Resume STK TASK */
        p_tdb_stk = p_curr_stk_sn->p_tdb;
80008590:	4c 61       	ld.w %d15,[%a6]4
      } else {
        /* Resume IDLE TASK */
        p_tdb_stk = p_cdb->p_idle_task;
      }

      p_ccb->p_curr            = p_tdb_stk;
80008592:	6c 30       	st.w [%a3]0,%d15
80008594:	00 90       	ret 

        p_ret_tcb->status = OSEE_TASK_READY_STACKED;
        is_rq_preemption  = OSEE_TRUE;
      }
    }
  } else if (p_rq_sn != NULL) {
80008596:	bc f6       	jz.a %a15,800085a2 <osEE_scheduler_core_pop_running+0x68>
    /* Only Idle TASK stacked -> RQ preempt STK. */
    /* Don't use p_ccb->p_curr, is not reliable here,
     * It points to the terminated TASK, we are still evaluating
     * the next one. */
    p_ret_tdb                 = p_cdb->p_idle_task;
    p_ret_tdb->p_tcb->status  = OSEE_TASK_READY_STACKED;
80008598:	99 44 04 00 	ld.a %a4,[%a4]4
8000859c:	99 44 0c 00 	ld.a %a4,[%a4]12
800085a0:	3c e4       	j 80008568 <osEE_scheduler_core_pop_running+0x2e>
      if (p_curr_stk_sn != NULL) {
        /* Resume STK TASK */
        p_tdb_stk = p_curr_stk_sn->p_tdb;
      } else {
        /* Resume IDLE TASK */
        p_tdb_stk = p_cdb->p_idle_task;
800085a2:	4c 41       	ld.w %d15,[%a4]4
800085a4:	3c f7       	j 80008592 <osEE_scheduler_core_pop_running+0x58>

800085a6 <osEE_task_activated>:
(
  P2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)  p_tdb_act
)
{
  VAR(StatusType, AUTOMATIC)                    ev;
  CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_tcb_act = p_tdb_act->p_tcb;
800085a6:	cc 43       	ld.a %a15,[%a4]12
#else
  osEE_lock_kernel();
#endif /* !OSEE_SCHEDULER_GLOBAL */
#endif /* !OSEE_SINGLECORE */

  if (p_tcb_act->current_num_of_act < p_tdb_act->max_num_of_act) {
800085a8:	39 43 1e 00 	ld.bu %d3,[%a4]30
    ++p_tcb_act->current_num_of_act;
    ev = E_OK;
  } else {
    ev = E_OS_LIMIT;
800085ac:	82 42       	mov %d2,4
#else
  osEE_lock_kernel();
#endif /* !OSEE_SCHEDULER_GLOBAL */
#endif /* !OSEE_SINGLECORE */

  if (p_tcb_act->current_num_of_act < p_tdb_act->max_num_of_act) {
800085ae:	0c f0       	ld.bu %d15,[%a15]0
800085b0:	3f 3f 03 80 	jlt.u %d15,%d3,800085b6 <osEE_task_activated+0x10>
  osEE_lock_kernel();
#endif /* !OSEE_SCHEDULER_GLOBAL */
#endif /* !OSEE_SINGLECORE */

  return ev;
}
800085b4:	00 90       	ret 
  osEE_lock_kernel();
#endif /* !OSEE_SCHEDULER_GLOBAL */
#endif /* !OSEE_SINGLECORE */

  if (p_tcb_act->current_num_of_act < p_tdb_act->max_num_of_act) {
    ++p_tcb_act->current_num_of_act;
800085b6:	c2 1f       	add %d15,1
800085b8:	28 0f       	st.b [%a15]0,%d15
    ev = E_OK;
800085ba:	82 02       	mov %d2,0
  osEE_lock_kernel();
#endif /* !OSEE_SCHEDULER_GLOBAL */
#endif /* !OSEE_SINGLECORE */

  return ev;
}
800085bc:	00 90       	ret 

800085be <osEE_task_end>:
(
  CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA) p_tdb
)
{
  /* It has to be called already in Multi-Core critical section */
  CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_tcb = p_tdb->p_tcb;
800085be:	cc 43       	ld.a %a15,[%a4]12

  p_tcb->current_prio = p_tdb->ready_prio;
800085c0:	39 4f 1c 00 	ld.bu %d15,[%a4]28
800085c4:	28 1f       	st.b [%a15]1,%d15

  --p_tcb->current_num_of_act;
800085c6:	0c f0       	ld.bu %d15,[%a15]0
800085c8:	c2 ff       	add %d15,-1
800085ca:	16 ff       	and %d15,255
800085cc:	28 0f       	st.b [%a15]0,%d15

  if (p_tcb->current_num_of_act == 0U) {
800085ce:	8b 0f 20 f2 	ne %d15,%d15,0
800085d2:	28 2f       	st.b [%a15]2,%d15
800085d4:	00 90       	ret 

800085d6 <osEE_task_event_set_mask>:
{
  /* Initialize the return value to NULL to handle failed error checks. */
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA)
    p_own_sn        = NULL;
  CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA)
    p_tcb_waking_up = p_tdb_waking_up->p_tcb;
800085d6:	cc 43       	ld.a %a15,[%a4]12
    *p_ev = E_OS_STATE;
  } else
#endif /* OSEE_HAS_CHECKS */
  {
    /* Set the event mask only if the task is not suspended */
    p_tcb_waking_up->event_mask |= Mask;
800085d8:	02 42       	mov %d2,%d4
800085da:	02 43       	mov %d3,%d4

    *p_ev = E_OK;
800085dc:	82 0f       	mov %d15,0
    *p_ev = E_OS_STATE;
  } else
#endif /* OSEE_HAS_CHECKS */
  {
    /* Set the event mask only if the task is not suspended */
    p_tcb_waking_up->event_mask |= Mask;
800085de:	49 f2 4c 08 	ldmst [%a15]12,%e2

    *p_ev = E_OK;
800085e2:	2c 50       	st.b [%a5]0,%d15

    if ((p_tcb_waking_up->wait_mask & Mask) != 0U) {
800085e4:	4c f2       	ld.w %d15,[%a15]8
  P2VAR(StatusType, AUTOMATIC, OS_APPL_DATA)  p_ev
)
{
  /* Initialize the return value to NULL to handle failed error checks. */
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA)
    p_own_sn        = NULL;
800085e6:	a0 02       	mov.a %a2,0
    /* Set the event mask only if the task is not suspended */
    p_tcb_waking_up->event_mask |= Mask;

    *p_ev = E_OK;

    if ((p_tcb_waking_up->wait_mask & Mask) != 0U) {
800085e8:	26 f4       	and %d4,%d15
800085ea:	76 45       	jz %d4,800085f4 <osEE_task_event_set_mask+0x1e>
      p_own_sn = p_tcb_waking_up->p_own_sn;
800085ec:	c8 42       	ld.a %a2,[%a15]16

      /* Set p_own_sn of waking up task to NULL so it won't be inserted in
         RQ more than once. */
      if (p_own_sn != NULL) {
800085ee:	bc 23       	jz.a %a2,800085f4 <osEE_task_event_set_mask+0x1e>
        p_tcb_waking_up->p_own_sn = NULL;
800085f0:	82 0f       	mov %d15,0
800085f2:	68 4f       	st.w [%a15]16,%d15
  osEE_lock_kernel();
#endif /* !OSEE_SCHEDULER_GLOBAL */
#endif /* !OSEE_SINGLECORE */

  return p_own_sn;
}
800085f4:	00 90       	ret 

800085f6 <osEE_activate_isr2>:
  osEE_stack_monitoring(osEE_get_curr_core());
#endif /* OSEE_HAS_STACK_MONITORING */
  {
    CONSTP2VAR(OsEE_KDB, AUTOMATIC, OS_APPL_DATA) p_kdb = osEE_get_kernel();
    CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)
      p_act_tdb = (*p_kdb->p_tdb_ptr_array)[isr2_id];
800085f6:	91 00 00 48 	movh.a %a4,32768
800085fa:	d9 44 20 50 	lea %a4,[%a4]352 <80000160 <osEE_kdb_var>>
800085fe:	cc 41       	ld.a %a15,[%a4]4
    /* Mark the TASK as Activated (I don't need to protect this increment
       since ISRs cannot be activated by another core (exception done for
       IPI, that have to be handled in a special way in any case). */
    ++p_act_tdb->p_tcb->current_num_of_act;

    osEE_scheduler_task_set_running(p_kdb, p_act_tdb, NULL);
80008600:	a0 06       	mov.a %a6,0
  osEE_stack_monitoring(osEE_get_curr_core());
#endif /* OSEE_HAS_STACK_MONITORING */
  {
    CONSTP2VAR(OsEE_KDB, AUTOMATIC, OS_APPL_DATA) p_kdb = osEE_get_kernel();
    CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)
      p_act_tdb = (*p_kdb->p_tdb_ptr_array)[isr2_id];
80008602:	01 f4 02 f6 	addsc.a %a15,%a15,%d4,2
80008606:	c8 05       	ld.a %a5,[%a15]0

    /* Mark the TASK as Activated (I don't need to protect this increment
       since ISRs cannot be activated by another core (exception done for
       IPI, that have to be handled in a special way in any case). */
    ++p_act_tdb->p_tcb->current_num_of_act;
80008608:	cc 53       	ld.a %a15,[%a5]12
8000860a:	0c f0       	ld.bu %d15,[%a15]0
8000860c:	c2 1f       	add %d15,1
8000860e:	28 0f       	st.b [%a15]0,%d15

    osEE_scheduler_task_set_running(p_kdb, p_act_tdb, NULL);
80008610:	1d 00 c4 00 	j 80008798 <osEE_scheduler_task_set_running>

80008614 <osEE_scheduler_task_activated>:
{
  VAR(OsEE_bool, AUTOMATIC)   is_preemption;
  CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_tcb_act   = p_tdb_act->p_tcb;
  CONSTP2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_DATA)
    p_cdb = osEE_task_get_curr_core(p_tdb_act);
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA) p_ccb       = p_cdb->p_ccb;
80008614:	91 00 00 f8 	movh.a %a15,32768
80008618:	99 ff 04 60 	ld.a %a15,[%a15]388 <80000184 <osEE_cdb_var>>
  CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA) p_curr      = p_ccb->p_curr;
8000861c:	c8 04       	ld.a %a4,[%a15]0
  P2VAR(OsEE_KDB, AUTOMATIC, OS_APPL_DATA)  p_kdb,
  P2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)  p_tdb_act
)
{
  VAR(OsEE_bool, AUTOMATIC)   is_preemption;
  CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_tcb_act   = p_tdb_act->p_tcb;
8000861e:	99 52 0c 00 	ld.a %a2,[%a5]12 <80000184 <osEE_cdb_var>>
  CONSTP2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_DATA)
    p_cdb = osEE_task_get_curr_core(p_tdb_act);
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA) p_ccb       = p_cdb->p_ccb;
  CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA) p_curr      = p_ccb->p_curr;
  CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_curr_tcb  = p_curr->p_tcb;
80008622:	99 43 0c 00 	ld.a %a3,[%a4]12 <80000184 <osEE_cdb_var>>
  osEE_scheduler_task_activated
(
  P2VAR(OsEE_KDB, AUTOMATIC, OS_APPL_DATA)  p_kdb,
  P2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)  p_tdb_act
)
{
80008626:	40 56       	mov.aa %a6,%a5
    }
    is_preemption = OSEE_FALSE;
  } else
#endif /* !OSEE_SINGLECORE */
  /* Preemption Check */
  if (p_curr_tcb->current_prio < p_tcb_act->current_prio) {
80008628:	0c 21       	ld.bu %d15,[%a2]1
8000862a:	39 32 01 00 	ld.bu %d2,[%a3]1
8000862e:	3f f2 13 80 	jlt.u %d2,%d15,80008654 <osEE_scheduler_task_activated+0x40>
{
  VAR(OsEE_bool, AUTOMATIC) rq_head_changed;

  /* Actually Insert the activated in Ready Queue.
   * Change Status only if is not active yet. */
  if (p_tcb_act->status == OSEE_TASK_SUSPENDED) {
80008632:	0c 22       	ld.bu %d15,[%a2]2
80008634:	ee 05       	jnz %d15,8000863e <osEE_scheduler_task_activated+0x2a>
    p_tcb_act->status = OSEE_TASK_READY;
80008636:	82 12       	mov %d2,1
80008638:	e9 22 02 00 	st.b [%a2]2,%d2
  osEE_task_event_reset_mask
(
  P2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA)  p_tcb
)
{
  p_tcb->event_mask = 0U;
8000863c:	6c 23       	st.w [%a2]12,%d15
  P2VAR(OsEE_SN *, AUTOMATIC, OS_APPL_DATA) pp_first
)
{
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA) p_sn_allocated;

  p_sn_allocated          = (*pp_first);
8000863e:	c8 25       	ld.a %a5,[%a15]8
    osEE_task_event_reset_mask(p_tcb_act);
  }

  rq_head_changed = osEE_scheduler_rq_insert(&p_ccb->rq,
80008640:	d9 f4 04 00 	lea %a4,[%a15]4
  (*pp_first)              = p_sn_allocated->p_next;
80008644:	4c 50       	ld.w %d15,[%a5]0
80008646:	68 2f       	st.w [%a15]8,%d15
  p_sn_allocated->p_next  = NULL;
80008648:	82 0f       	mov %d15,0
8000864a:	6c 50       	st.w [%a5]0,%d15
8000864c:	6d ff ed fe 	call 80008426 <osEE_scheduler_rq_insert>
    /* Actually Insert the activated in READY Queue */
    (void)osEE_scheduler_task_insert_rq(p_ccb, p_tdb_act, p_tcb_act);

    osEE_unlock_core(p_cdb);

    is_preemption = OSEE_FALSE;
80008650:	82 02       	mov %d2,0
  }

  return is_preemption;
}
80008652:	00 90       	ret 
  P2VAR(OsEE_SN *, AUTOMATIC, OS_APPL_DATA) pp_first
)
{
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA) p_sn_allocated;

  p_sn_allocated          = (*pp_first);
80008654:	c8 22       	ld.a %a2,[%a15]8
  (*pp_first)              = p_sn_allocated->p_next;
80008656:	4c 20       	ld.w %d15,[%a2]0
80008658:	68 2f       	st.w [%a15]8,%d15
        osEE_call_post_task_hook(p_ccb);
      }
#endif /* OSEE_HAS_POSTTASKHOOK */

    /* Set Previous TASK status as Ready but stacked */
    p_curr_tcb->status = OSEE_TASK_READY_STACKED;
8000865a:	82 2f       	mov %d15,2
8000865c:	2c 32       	st.b [%a3]2,%d15

    /* Set the activated TASK as current */
    p_new_stk->p_tdb            = p_tdb_act;
    p_new_stk->p_next           = p_ccb->p_stk_sn;
8000865e:	4c f3       	ld.w %d15,[%a15]12

    /* Set Previous TASK status as Ready but stacked */
    p_curr_tcb->status = OSEE_TASK_READY_STACKED;

    /* Set the activated TASK as current */
    p_new_stk->p_tdb            = p_tdb_act;
80008660:	b5 25 04 00 	st.a [%a2]4,%a5
    p_new_stk->p_next           = p_ccb->p_stk_sn;
80008664:	6c 20       	st.w [%a2]0,%d15
    p_ccb->p_stk_sn             = p_new_stk;
80008666:	e8 32       	st.a [%a15]12,%a2
    p_ccb->p_curr               = p_tdb_act;
80008668:	e8 05       	st.a [%a15]0,%a5
8000866a:	cc 53       	ld.a %a15,[%a5]12
8000866c:	82 0f       	mov %d15,0
8000866e:	68 3f       	st.w [%a15]12,%d15
    osEE_task_event_reset_mask(p_tdb_act->p_tcb);

    osEE_unlock_core(p_cdb);

    osEE_change_context_from_running(p_curr, p_tdb_act);
80008670:	6d 00 42 02 	call 80008af4 <osEE_change_context_from_running>

    is_preemption = OSEE_TRUE;
80008674:	82 12       	mov %d2,1
80008676:	00 90       	ret 

80008678 <osEE_scheduler_task_insert>:
  P2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)  p_tdb_act
)
{
  VAR(OsEE_bool, AUTOMATIC)   head_changed;
  CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA)
    p_tcb_act     = p_tdb_act->p_tcb;
80008678:	cc 53       	ld.a %a15,[%a5]12
  CONSTP2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_DATA)
    p_cdb         = osEE_task_get_curr_core(p_tdb_act);
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
    p_ccb         = p_cdb->p_ccb;
8000867a:	91 00 00 28 	movh.a %a2,32768
  osEE_scheduler_task_insert
(
  P2VAR(OsEE_KDB, AUTOMATIC, OS_APPL_DATA)  p_kdb,
  P2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)  p_tdb_act
)
{
8000867e:	40 56       	mov.aa %a6,%a5
{
  VAR(OsEE_bool, AUTOMATIC) rq_head_changed;

  /* Actually Insert the activated in Ready Queue.
   * Change Status only if is not active yet. */
  if (p_tcb_act->status == OSEE_TASK_SUSPENDED) {
80008680:	0c f2       	ld.bu %d15,[%a15]2
  CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA)
    p_tcb_act     = p_tdb_act->p_tcb;
  CONSTP2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_DATA)
    p_cdb         = osEE_task_get_curr_core(p_tdb_act);
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
    p_ccb         = p_cdb->p_ccb;
80008682:	99 24 04 60 	ld.a %a4,[%a2]388 <80000184 <osEE_cdb_var>>
{
  VAR(OsEE_bool, AUTOMATIC) rq_head_changed;

  /* Actually Insert the activated in Ready Queue.
   * Change Status only if is not active yet. */
  if (p_tcb_act->status == OSEE_TASK_SUSPENDED) {
80008686:	ee 04       	jnz %d15,8000868e <osEE_scheduler_task_insert+0x16>
    p_tcb_act->status = OSEE_TASK_READY;
80008688:	82 12       	mov %d2,1
8000868a:	28 22       	st.b [%a15]2,%d2
8000868c:	68 3f       	st.w [%a15]12,%d15
  P2VAR(OsEE_SN *, AUTOMATIC, OS_APPL_DATA) pp_first
)
{
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA) p_sn_allocated;

  p_sn_allocated          = (*pp_first);
8000868e:	99 45 08 00 	ld.a %a5,[%a4]8 <80000003 <BootModeHeader0+0x3>>
  (*pp_first)              = p_sn_allocated->p_next;
80008692:	4c 50       	ld.w %d15,[%a5]0
80008694:	6c 42       	st.w [%a4]8,%d15
  p_sn_allocated->p_next  = NULL;
80008696:	82 0f       	mov %d15,0
80008698:	6c 50       	st.w [%a5]0,%d15
    osEE_task_event_reset_mask(p_tcb_act);
  }

  rq_head_changed = osEE_scheduler_rq_insert(&p_ccb->rq,
8000869a:	b0 44       	add.a %a4,4
8000869c:	1d ff c5 fe 	j 80008426 <osEE_scheduler_rq_insert>

800086a0 <osEE_scheduler_task_unblocked>:
{
  VAR(OsEE_bool, AUTOMATIC) rq_head_changed;
  VAR(OsEE_bool, AUTOMATIC)
    is_preemption = OSEE_FALSE;
  CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)
    p_tdb_released = p_sn_released->p_tdb;
800086a0:	99 56 04 00 	ld.a %a6,[%a5]4
  CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA)
    p_tcb_released = p_tdb_released->p_tcb;
  CONSTP2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_DATA)
    p_cdb = osEE_task_get_curr_core(p_tdb_released);
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
    p_ccb = p_cdb->p_ccb;
800086a4:	91 00 00 28 	movh.a %a2,32768
  VAR(OsEE_bool, AUTOMATIC)
    is_preemption = OSEE_FALSE;
  CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)
    p_tdb_released = p_sn_released->p_tdb;
  CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA)
    p_tcb_released = p_tdb_released->p_tcb;
800086a8:	cc 63       	ld.a %a15,[%a6]12
  CONSTP2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_DATA)
    p_cdb = osEE_task_get_curr_core(p_tdb_released);
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
    p_ccb = p_cdb->p_ccb;
800086aa:	19 2f 04 60 	ld.w %d15,[%a2]388
  osEE_scheduler_task_unblocked
(
  P2VAR(OsEE_KDB, AUTOMATIC, OS_APPL_DATA)  p_kdb,
  P2VAR(OsEE_SN,  AUTOMATIC, OS_APPL_DATA)  p_sn_released
)
{
800086ae:	20 08       	sub.a %sp,8
  CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA)
    p_tcb_released = p_tdb_released->p_tcb;
  CONSTP2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_DATA)
    p_cdb = osEE_task_get_curr_core(p_tdb_released);
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
    p_ccb = p_cdb->p_ccb;
800086b0:	78 01       	st.w [%sp]4,%d15

  p_tcb_released->status       = OSEE_TASK_READY_STACKED;
800086b2:	82 2f       	mov %d15,2
800086b4:	28 2f       	st.b [%a15]2,%d15
  /* Touch unused parameters */
  (void)p_kdb;

  osEE_lock_core(p_cdb);

  rq_head_changed = osEE_scheduler_rq_insert(&p_ccb->rq,
800086b6:	99 a4 04 00 	ld.a %a4,[%sp]4
    p_cdb = osEE_task_get_curr_core(p_tdb_released);
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
    p_ccb = p_cdb->p_ccb;

  p_tcb_released->status       = OSEE_TASK_READY_STACKED;
  p_tcb_released->current_prio = p_tdb_released->ready_prio;
800086ba:	39 6f 1c 00 	ld.bu %d15,[%a6]28
  /* Touch unused parameters */
  (void)p_kdb;

  osEE_lock_core(p_cdb);

  rq_head_changed = osEE_scheduler_rq_insert(&p_ccb->rq,
800086be:	b0 44       	add.a %a4,4
    p_cdb = osEE_task_get_curr_core(p_tdb_released);
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA)
    p_ccb = p_cdb->p_ccb;

  p_tcb_released->status       = OSEE_TASK_READY_STACKED;
  p_tcb_released->current_prio = p_tdb_released->ready_prio;
800086c0:	28 1f       	st.b [%a15]1,%d15
  /* Touch unused parameters */
  (void)p_kdb;

  osEE_lock_core(p_cdb);

  rq_head_changed = osEE_scheduler_rq_insert(&p_ccb->rq,
800086c2:	6d ff b2 fe 	call 80008426 <osEE_scheduler_rq_insert>
  P2VAR(OsEE_SN,  AUTOMATIC, OS_APPL_DATA)  p_sn_released
)
{
  VAR(OsEE_bool, AUTOMATIC) rq_head_changed;
  VAR(OsEE_bool, AUTOMATIC)
    is_preemption = OSEE_FALSE;
800086c6:	82 0f       	mov %d15,0
  osEE_lock_core(p_cdb);

  rq_head_changed = osEE_scheduler_rq_insert(&p_ccb->rq,
    p_sn_released, p_tdb_released);

  if (rq_head_changed == OSEE_TRUE) {
800086c8:	df 12 0c 80 	jne %d2,1,800086e0 <osEE_scheduler_task_unblocked+0x40>
    is_preemption = (p_tcb_released->current_prio >
      p_ccb->p_curr->p_tcb->current_prio);
800086cc:	99 a3 04 00 	ld.a %a3,[%sp]4
800086d0:	d4 32       	ld.a %a2,[%a3]
800086d2:	99 22 0c 00 	ld.a %a2,[%a2]12

  rq_head_changed = osEE_scheduler_rq_insert(&p_ccb->rq,
    p_sn_released, p_tdb_released);

  if (rq_head_changed == OSEE_TRUE) {
    is_preemption = (p_tcb_released->current_prio >
800086d6:	0c f1       	ld.bu %d15,[%a15]1
800086d8:	39 22 01 00 	ld.bu %d2,[%a2]1
800086dc:	0b f2 30 f1 	lt.u %d15,%d2,%d15
    }
  }
#endif /* !OSEE_SINGLECORE */

  return is_preemption;
}
800086e0:	02 f2       	mov %d2,%d15
800086e2:	00 90       	ret 

800086e4 <osEE_scheduler_task_terminated>:
  P2VAR(OsEE_KDB, AUTOMATIC, OS_APPL_DATA)    p_kdb,
  P2VAR(OsEE_TDB *, AUTOMATIC, OS_APPL_DATA)  pp_tdb_from
)
{
  CONSTP2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_DATA) p_cdb = osEE_get_curr_core();
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA) p_ccb = p_cdb->p_ccb;
800086e4:	91 00 00 f8 	movh.a %a15,32768
800086e8:	99 fc 04 60 	ld.a %a12,[%a15]388 <80000184 <osEE_cdb_var>>
  /* Touch unused parameters */
  (void)p_kdb;
  osEE_lock_core(p_cdb);
  {
    CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)
      p_tdb_term  = p_ccb->p_curr;
800086ec:	d4 c6       	ld.a %a6,[%a12]
  P2VAR(OsEE_KDB, AUTOMATIC, OS_APPL_DATA)    p_kdb,
  P2VAR(OsEE_TDB *, AUTOMATIC, OS_APPL_DATA)  pp_tdb_from
)
{
  CONSTP2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_DATA) p_cdb = osEE_get_curr_core();
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA) p_ccb = p_cdb->p_ccb;
800086ee:	d9 fd 04 60 	lea %a13,[%a15]388 <80000184 <osEE_cdb_var>>
  osEE_lock_core(p_cdb);
  {
    CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)
      p_tdb_term  = p_ccb->p_curr;
    CONSTP2VAR(OsEE_TCB, AUTOMATIC, OS_APPL_DATA)
      p_tcb_term  = p_tdb_term->p_tcb;
800086f2:	cc 63       	ld.a %a15,[%a6]12

    /* Prepare the TDB from return value */
    (*pp_tdb_from) = p_tdb_term;
800086f4:	f4 56       	st.a [%a5],%a6
  osEE_scheduler_task_terminated
(
  P2VAR(OsEE_KDB, AUTOMATIC, OS_APPL_DATA)    p_kdb,
  P2VAR(OsEE_TDB *, AUTOMATIC, OS_APPL_DATA)  pp_tdb_from
)
{
800086f6:	20 08       	sub.a %sp,8
      p_tcb_term  = p_tdb_term->p_tcb;

    /* Prepare the TDB from return value */
    (*pp_tdb_from) = p_tdb_term;

    if (p_tcb_term->status == OSEE_TASK_RUNNING) {
800086f8:	0c f2       	ld.bu %d15,[%a15]2
800086fa:	9e 4c       	jeq %d15,4,80008732 <osEE_scheduler_task_terminated+0x4e>
      /* In Normal Termination => SN released */
      osEE_sn_release(&p_ccb->p_free_sn, p_sn_term);
    } else {
      /* Handle ChainTask */
      CONSTP2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA)
        p_sn_term = p_ccb->p_stk_sn;
800086fc:	99 c5 0c 00 	ld.a %a5,[%a12]12

      /* Pop the current STK SN, if not IDLE TASK. This function MUST not be
       * called inside IDLE TASK. */
      p_ccb->p_stk_sn = p_sn_term->p_next;
80008700:	4c 50       	ld.w %d15,[%a5]0
80008702:	6c c3       	st.w [%a12]12,%d15
      /* Wait to see p_ccb->p_curr until you are completely sure to what set */

      /* I need to release internal resource for Chained TASK
       * (set ready prio instead of dispatch prio) to let RQ Tasks 'preempt'
       * the Chained. */
      p_tcb_term->current_prio = p_tdb_term->ready_prio;
80008704:	39 6f 1c 00 	ld.bu %d15,[%a6]28
80008708:	28 1f       	st.b [%a15]1,%d15
      p_tcb_term->status = OSEE_TASK_READY;
8000870a:	82 1f       	mov %d15,1
8000870c:	28 2f       	st.b [%a15]2,%d15
#if (defined(OSEE_HAS_EVENTS))
      /* If this activation is the last of a TASK, a chaining is
       * a transition from SUSPENDED to READY so I need to reset Events. */
      if (p_tcb_term->current_num_of_act == 1U) {
8000870e:	0c f0       	ld.bu %d15,[%a15]0
80008710:	1e 1e       	jeq %d15,1,8000872c <osEE_scheduler_task_terminated+0x48>
        osEE_task_event_reset_mask(p_tcb_term);
      }
#endif /* OSEE_HAS_EVENTS */

      (void)osEE_scheduler_rq_insert(&p_ccb->rq, p_sn_term, p_tdb_term);
80008712:	d9 cf 04 00 	lea %a15,[%a12]4
80008716:	40 f4       	mov.aa %a4,%a15
80008718:	6d ff 87 fe 	call 80008426 <osEE_scheduler_rq_insert>

      {
        CONSTP2VAR(OsEE_preempt, AUTOMATIC, OS_APPL_DATA)
          p_prev = osEE_scheduler_core_rq_preempt_stk(p_cdb, &p_ccb->rq);
8000871c:	40 d4       	mov.aa %a4,%a13
8000871e:	40 f5       	mov.aa %a5,%a15
80008720:	6d ff a1 fe 	call 80008462 <osEE_scheduler_core_rq_preempt_stk>

        if (p_prev == NULL) {
80008724:	bd 02 20 00 	jz.a %a2,80008764 <osEE_scheduler_task_terminated+0x80>
           * Not Needed to Check Idle TASK since just reinserted the chained
           * in RQ */
          p_tdb_to                = p_ccb->p_stk_sn->p_tdb;
          p_ccb->p_curr           = p_tdb_to;
        } else {
          p_tdb_to = p_ccb->p_curr;
80008728:	d4 c2       	ld.a %a2,[%a12]
    }
  }
  osEE_unlock_core(p_cdb);

  return p_tdb_to;
}
8000872a:	00 90       	ret 
8000872c:	82 0f       	mov %d15,0
8000872e:	68 3f       	st.w [%a15]12,%d15
80008730:	3c f1       	j 80008712 <osEE_scheduler_task_terminated+0x2e>
    (*pp_tdb_from) = p_tdb_term;

    if (p_tcb_term->status == OSEE_TASK_RUNNING) {
      /* Normal Termination */
      CONSTP2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA)
        p_sn_term = osEE_scheduler_core_pop_running(p_cdb, &p_ccb->rq);
80008732:	40 d4       	mov.aa %a4,%a13
80008734:	d9 c5 04 00 	lea %a5,[%a12]4
80008738:	b5 a6 04 00 	st.a [%sp]4,%a6
8000873c:	6d ff ff fe 	call 8000853a <osEE_scheduler_core_pop_running>

      p_tdb_to = p_ccb->p_curr;

      /* Handle if there was another activation of the same TASK already
       * as Head of RQ */
      if (p_tdb_term != p_tdb_to) {
80008740:	99 a6 04 00 	ld.a %a6,[%sp]4
    (*pp_tdb_from) = p_tdb_term;

    if (p_tcb_term->status == OSEE_TASK_RUNNING) {
      /* Normal Termination */
      CONSTP2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA)
        p_sn_term = osEE_scheduler_core_pop_running(p_cdb, &p_ccb->rq);
80008744:	40 2d       	mov.aa %a13,%a2

      p_tdb_to = p_ccb->p_curr;
80008746:	d4 c2       	ld.a %a2,[%a12]

      /* Handle if there was another activation of the same TASK already
       * as Head of RQ */
      if (p_tdb_term != p_tdb_to) {
80008748:	7d 26 12 00 	jeq.a %a6,%a2,8000876c <osEE_scheduler_task_terminated+0x88>
        osEE_task_end(p_tdb_term);
8000874c:	40 64       	mov.aa %a4,%a6
8000874e:	b5 a2 04 00 	st.a [%sp]4,%a2
80008752:	6d ff 36 ff 	call 800085be <osEE_task_end>
80008756:	99 a2 04 00 	ld.a %a2,[%sp]4
(
  P2VAR(OsEE_SN *, AUTOMATIC, OS_APPL_DATA) pp_first,
  P2VAR(OsEE_SN  , AUTOMATIC, OS_APPL_DATA) p_to_free
)
{
  p_to_free->p_next = (*pp_first);
8000875a:	4c c2       	ld.w %d15,[%a12]8
8000875c:	6c d0       	st.w [%a13]0,%d15
  (*pp_first)       = p_to_free;
8000875e:	b5 cd 08 00 	st.a [%a12]8,%a13
80008762:	00 90       	ret 

        if (p_prev == NULL) {
          /* Restore Stacked.
           * Not Needed to Check Idle TASK since just reinserted the chained
           * in RQ */
          p_tdb_to                = p_ccb->p_stk_sn->p_tdb;
80008764:	cc c3       	ld.a %a15,[%a12]12
80008766:	c8 12       	ld.a %a2,[%a15]4
          p_ccb->p_curr           = p_tdb_to;
80008768:	f4 c2       	st.a [%a12],%a2
8000876a:	00 90       	ret 
#if (defined(OSEE_HAS_PRETASKHOOK))
        /* If TDB_TERM is equal to TDB_TO, the following assure that
         * PreTaskHook will be called */
        p_ccb->p_last_tdb_hook = NULL;
#endif /* OSEE_HAS_PRETASKHOOK */
        --p_tcb_term->current_num_of_act;
8000876c:	0c f0       	ld.bu %d15,[%a15]0
8000876e:	c2 ff       	add %d15,-1
80008770:	28 0f       	st.b [%a15]0,%d15
80008772:	3c f4       	j 8000875a <osEE_scheduler_task_terminated+0x76>

80008774 <osEE_scheduler_task_preemption_point>:
)
{
  VAR(OsEE_bool, AUTOMATIC)                     is_preemption;
  P2VAR(OsEE_preempt, AUTOMATIC, OS_APPL_DATA)  p_prev;
  CONSTP2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_DATA) p_cdb = osEE_get_curr_core();
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA) p_ccb = p_cdb->p_ccb;
80008774:	91 00 00 48 	movh.a %a4,32768
80008778:	99 4f 04 60 	ld.a %a15,[%a4]388 <80000184 <osEE_cdb_var>>
  /* Touch unused parameters */
  (void)p_kdb;
  /* Lock the Scheduler */
  osEE_lock_core(p_cdb);

  p_prev = osEE_scheduler_core_rq_preempt_stk(p_cdb, &p_ccb->rq);
8000877c:	d9 44 04 60 	lea %a4,[%a4]388 <80000184 <osEE_cdb_var>>
80008780:	d9 f5 04 00 	lea %a5,[%a15]4 <80000184 <osEE_cdb_var>>
80008784:	6d ff 6f fe 	call 80008462 <osEE_scheduler_core_rq_preempt_stk>

    osEE_change_context_from_running(p_prev, p_curr);

    is_preemption = OSEE_TRUE;
  } else {
    is_preemption = OSEE_FALSE;
80008788:	82 02       	mov %d2,0
  p_prev = osEE_scheduler_core_rq_preempt_stk(p_cdb, &p_ccb->rq);

  /* Unlock the Scheduler (critical section terminated) */
  osEE_unlock_core(p_cdb);

  if (p_prev != NULL) {
8000878a:	bc 26       	jz.a %a2,80008796 <osEE_scheduler_task_preemption_point+0x22>
    CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA) p_curr = p_ccb->p_curr;

    osEE_change_context_from_running(p_prev, p_curr);
8000878c:	c8 05       	ld.a %a5,[%a15]0
8000878e:	40 24       	mov.aa %a4,%a2
80008790:	6d 00 b2 01 	call 80008af4 <osEE_change_context_from_running>

    is_preemption = OSEE_TRUE;
80008794:	82 12       	mov %d2,1
  } else {
    is_preemption = OSEE_FALSE;
  }

  return is_preemption;
}
80008796:	00 90       	ret 

80008798 <osEE_scheduler_task_set_running>:
  P2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)  p_tdb,
  P2VAR(OsEE_SN,  AUTOMATIC, OS_APPL_DATA)  p_sn
)
{
  CONSTP2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_DATA) p_cdb = osEE_get_curr_core();
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA) p_ccb = p_cdb->p_ccb;
80008798:	91 00 00 f8 	movh.a %a15,32768
8000879c:	99 ff 04 60 	ld.a %a15,[%a15]388 <80000184 <osEE_cdb_var>>
  CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA) p_preempted = p_ccb->p_curr;
800087a0:	c8 04       	ld.a %a4,[%a15]0
  CONSTP2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA)
    p_preempted_sn = p_ccb->p_stk_sn;

  /* Set previous TASK as stacked only if the activation has been completed */
  if (p_preempted->p_tcb->status == OSEE_TASK_RUNNING) {
800087a2:	99 42 0c 00 	ld.a %a2,[%a4]12 <80000184 <osEE_cdb_var>>
{
  CONSTP2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_DATA) p_cdb = osEE_get_curr_core();
  CONSTP2VAR(OsEE_CCB, AUTOMATIC, OS_APPL_DATA) p_ccb = p_cdb->p_ccb;
  CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA) p_preempted = p_ccb->p_curr;
  CONSTP2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA)
    p_preempted_sn = p_ccb->p_stk_sn;
800087a6:	48 32       	ld.w %d2,[%a15]12

  /* Set previous TASK as stacked only if the activation has been completed */
  if (p_preempted->p_tcb->status == OSEE_TASK_RUNNING) {
800087a8:	0c 22       	ld.bu %d15,[%a2]2
800087aa:	1e 49       	jeq %d15,4,800087bc <osEE_scheduler_task_set_running+0x24>
    p_preempted->p_tcb->status  = OSEE_TASK_READY_STACKED;
  }
  p_ccb->p_curr                 = p_tdb;
800087ac:	e8 05       	st.a [%a15]0,%a5

  /* Touch unused parameters */
  (void)p_kdb;
  if (p_sn == NULL) {
800087ae:	bc 6c       	jz.a %a6,800087c6 <osEE_scheduler_task_set_running+0x2e>
    osEE_lock_core(p_cdb);
    /* Alloc the SN for the new Running TASK */
    p_ccb->p_stk_sn             = osEE_sn_alloc(&p_ccb->p_free_sn);
    osEE_unlock_core(p_cdb);
  } else {
    p_ccb->p_stk_sn             = p_sn;
800087b0:	e8 36       	st.a [%a15]12,%a6
  }

  /* In Scheduler partitioned the TASK are stacked */
  p_ccb->p_stk_sn->p_tdb        = p_tdb;
800087b2:	b5 65 04 00 	st.a [%a6]4,%a5
  p_ccb->p_stk_sn->p_next       = p_preempted_sn;
800087b6:	74 62       	st.w [%a6],%d2

  osEE_change_context_from_running(p_preempted, p_tdb);
800087b8:	1d 00 9e 01 	j 80008af4 <osEE_change_context_from_running>
  CONSTP2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA)
    p_preempted_sn = p_ccb->p_stk_sn;

  /* Set previous TASK as stacked only if the activation has been completed */
  if (p_preempted->p_tcb->status == OSEE_TASK_RUNNING) {
    p_preempted->p_tcb->status  = OSEE_TASK_READY_STACKED;
800087bc:	82 2f       	mov %d15,2
800087be:	2c 22       	st.b [%a2]2,%d15
  }
  p_ccb->p_curr                 = p_tdb;
800087c0:	e8 05       	st.a [%a15]0,%a5

  /* Touch unused parameters */
  (void)p_kdb;
  if (p_sn == NULL) {
800087c2:	bd 06 f7 ff 	jnz.a %a6,800087b0 <osEE_scheduler_task_set_running+0x18>
  P2VAR(OsEE_SN *, AUTOMATIC, OS_APPL_DATA) pp_first
)
{
  P2VAR(OsEE_SN, AUTOMATIC, OS_APPL_DATA) p_sn_allocated;

  p_sn_allocated          = (*pp_first);
800087c6:	c8 22       	ld.a %a2,[%a15]8
  (*pp_first)              = p_sn_allocated->p_next;
800087c8:	4c 20       	ld.w %d15,[%a2]0
800087ca:	68 2f       	st.w [%a15]8,%d15
  p_sn_allocated->p_next  = NULL;
800087cc:	f4 26       	st.a [%a2],%a6
    osEE_lock_core(p_cdb);
    /* Alloc the SN for the new Running TASK */
    p_ccb->p_stk_sn             = osEE_sn_alloc(&p_ccb->p_free_sn);
800087ce:	e8 32       	st.a [%a15]12,%a2
800087d0:	40 26       	mov.aa %a6,%a2
  } else {
    p_ccb->p_stk_sn             = p_sn;
  }

  /* In Scheduler partitioned the TASK are stacked */
  p_ccb->p_stk_sn->p_tdb        = p_tdb;
800087d2:	b5 65 04 00 	st.a [%a6]4,%a5
  p_ccb->p_stk_sn->p_next       = p_preempted_sn;
800087d6:	74 62       	st.w [%a6],%d2

  osEE_change_context_from_running(p_preempted, p_tdb);
800087d8:	1d 00 8e 01 	j 80008af4 <osEE_change_context_from_running>

800087dc <osEE_counter_insert_rel_trigger>:
(
  P2VAR(OsEE_CounterDB, AUTOMATIC, OS_APPL_DATA) p_counter_db,
  P2VAR(OsEE_TriggerDB, AUTOMATIC, OS_APPL_DATA) p_trigger_db,
  VAR(TickType, AUTOMATIC)                       delta
)
{
800087dc:	d4 46       	ld.a %a6,[%a4]
800087de:	4c 41       	ld.w %d15,[%a4]4
  CONSTP2VAR(OsEE_CounterCB, AUTOMATIC, OS_APPL_DATA)
    p_counter_cb  = p_counter_db->p_counter_cb;
  P2VAR(OsEE_TriggerDB, AUTOMATIC, OS_APPL_DATA)
    p_previous    = NULL;
  P2VAR(OsEE_TriggerDB, AUTOMATIC, OS_APPL_DATA)
    p_current     = p_counter_cb->trigger_queue;
800087e0:	cc 60       	ld.a %a15,[%a6]0
  CONSTP2CONST(OsEE_CounterCB, AUTOMATIC, OS_APPL_DATA)
    p_counter_cb    = p_counter_db->p_counter_cb;
  CONST(TickType, AUTOMATIC)
    maxallowedvalue = p_counter_db->info.maxallowedvalue;
  CONST(TickType, AUTOMATIC)
    value           = p_counter_cb->value;
800087e2:	19 65 04 00 	ld.w %d5,[%a6]4

  if ((maxallowedvalue - delta) >= value) {
800087e6:	52 43       	sub %d3,%d15,%d4
800087e8:	1b f5 ff 6f 	addi %d6,%d5,-1
800087ec:	42 46       	add %d6,%d4
    counter_value = p_counter_cb->value;
  VAR(OsEE_bool, AUTOMATIC)
    work_not_done = OSEE_TRUE;

  /* Update Trigger Status */
  p_trigger_db->p_trigger_cb->when   = when;
800087ee:	d4 54       	ld.a %a4,[%a5]
    when = value + delta;
800087f0:	0b 54 00 20 	add %d2,%d4,%d5
800087f4:	5a f6       	sub %d15,%d6,%d15
800087f6:	0b 53 30 41 	lt.u %d4,%d3,%d5
800087fa:	2b 2f 40 44 	sel %d4,%d4,%d15,%d2
800087fe:	59 44 04 00 	st.w [%a4]4,%d4
  P2VAR(OsEE_TriggerDB, AUTOMATIC, OS_APPL_DATA)
    p_current     = p_counter_cb->trigger_queue;
  CONST(TickType, AUTOMATIC)
    counter_value = p_counter_cb->value;
  VAR(OsEE_bool, AUTOMATIC)
    work_not_done = OSEE_TRUE;
80008802:	82 12       	mov %d2,1
)
{
  CONSTP2VAR(OsEE_CounterCB, AUTOMATIC, OS_APPL_DATA)
    p_counter_cb  = p_counter_db->p_counter_cb;
  P2VAR(OsEE_TriggerDB, AUTOMATIC, OS_APPL_DATA)
    p_previous    = NULL;
80008804:	a0 03       	mov.a %a3,0
80008806:	01 0f 90 34 	nez.a %d3,%a15
      } else {
        work_not_done = OSEE_FALSE;
      }
    } else {
      /* "Current" belong to next counter-loop */
      if ((when <= counter_value) && (when >= current_when)) {
8000880a:	0b 45 50 61 	ge.u %d6,%d5,%d4
    work_not_done = OSEE_TRUE;

  /* Update Trigger Status */
  p_trigger_db->p_trigger_cb->when   = when;

  while ((p_current != NULL) && work_not_done) {
8000880e:	26 32       	and %d2,%d3
80008810:	df 02 14 00 	jeq %d2,0,80008838 <osEE_counter_insert_rel_trigger+0x5c>
    CONST(TickType, AUTOMATIC) current_when = p_current->p_trigger_cb->when;
80008814:	c8 02       	ld.a %a2,[%a15]0
80008816:	4c 21       	ld.w %d15,[%a2]4

    if (current_when > counter_value) {
80008818:	7f f5 15 80 	jge.u %d5,%d15,80008842 <osEE_counter_insert_rel_trigger+0x66>
      /* "Current" belong to this counter-loop */
      if ((when >= current_when) || (when <= counter_value)) {
8000881c:	02 62       	mov %d2,%d6
8000881e:	0b f4 c0 22 	or.ge.u %d2,%d4,%d15
80008822:	02 2f       	mov %d15,%d2
        /* (when >= current_when) => "New" after "current", still in this loop.
           (when <= counter_value) => "New" in next loop. */
        p_previous  = p_current;
        p_current   = p_current->p_trigger_cb->p_next;
      } else {
        work_not_done = OSEE_FALSE;
80008824:	82 02       	mov %d2,0
  while ((p_current != NULL) && work_not_done) {
    CONST(TickType, AUTOMATIC) current_when = p_current->p_trigger_cb->when;

    if (current_when > counter_value) {
      /* "Current" belong to this counter-loop */
      if ((when >= current_when) || (when <= counter_value)) {
80008826:	6e f4       	jz %d15,8000880e <osEE_counter_insert_rel_trigger+0x32>
      if ((when <= counter_value) && (when >= current_when)) {
        /* (when <= counter_value) => "New" in the next counter-loop.
         * &&
         * (when >= current_when) => "New" after "current" */
        p_previous  = p_current;
        p_current   = p_current->p_trigger_cb->p_next;
80008828:	40 f3       	mov.aa %a3,%a15
8000882a:	cc 20       	ld.a %a15,[%a2]0
8000882c:	82 12       	mov %d2,1
8000882e:	01 0f 90 34 	nez.a %d3,%a15
    work_not_done = OSEE_TRUE;

  /* Update Trigger Status */
  p_trigger_db->p_trigger_cb->when   = when;

  while ((p_current != NULL) && work_not_done) {
80008832:	26 32       	and %d2,%d3
80008834:	df 02 f0 ff 	jne %d2,0,80008814 <osEE_counter_insert_rel_trigger+0x38>
        work_not_done = OSEE_FALSE;
      }
    }
  }

  if (p_previous != NULL) {
80008838:	bc 3b       	jz.a %a3,8000884e <osEE_counter_insert_rel_trigger+0x72>
    p_previous->p_trigger_cb->p_next  = p_trigger_db;
8000883a:	d4 32       	ld.a %a2,[%a3]
8000883c:	f4 25       	st.a [%a2],%a5
  } else {
    p_counter_cb->trigger_queue       = p_trigger_db;
  }

  p_trigger_db->p_trigger_cb->p_next = p_current;
8000883e:	ec 40       	st.a [%a4]0,%a15
80008840:	00 90       	ret 
      } else {
        work_not_done = OSEE_FALSE;
      }
    } else {
      /* "Current" belong to next counter-loop */
      if ((when <= counter_value) && (when >= current_when)) {
80008842:	0b f4 50 f1 	ge.u %d15,%d4,%d15
80008846:	26 6f       	and %d15,%d6
         * &&
         * (when >= current_when) => "New" after "current" */
        p_previous  = p_current;
        p_current   = p_current->p_trigger_cb->p_next;
      } else {
        work_not_done = OSEE_FALSE;
80008848:	82 02       	mov %d2,0
      } else {
        work_not_done = OSEE_FALSE;
      }
    } else {
      /* "Current" belong to next counter-loop */
      if ((when <= counter_value) && (when >= current_when)) {
8000884a:	6e e2       	jz %d15,8000880e <osEE_counter_insert_rel_trigger+0x32>
8000884c:	3c ee       	j 80008828 <osEE_counter_insert_rel_trigger+0x4c>
  }

  if (p_previous != NULL) {
    p_previous->p_trigger_cb->p_next  = p_trigger_db;
  } else {
    p_counter_cb->trigger_queue       = p_trigger_db;
8000884e:	f4 65       	st.a [%a6],%a5
  }

  p_trigger_db->p_trigger_cb->p_next = p_current;
80008850:	ec 40       	st.a [%a4]0,%a15
80008852:	00 90       	ret 

80008854 <osEE_counter_insert_abs_trigger>:
  P2VAR(OsEE_TriggerDB, AUTOMATIC, OS_APPL_DATA) p_trigger_db,
  VAR(TickType, AUTOMATIC)                       when
)
{
  CONSTP2VAR(OsEE_CounterCB, AUTOMATIC, OS_APPL_DATA)
    p_counter_cb  = p_counter_db->p_counter_cb;
80008854:	d4 44       	ld.a %a4,[%a4]
  P2VAR(OsEE_TriggerDB, AUTOMATIC, OS_APPL_DATA)
    p_previous    = NULL;
  P2VAR(OsEE_TriggerDB, AUTOMATIC, OS_APPL_DATA)
    p_current     = p_counter_cb->trigger_queue;
80008856:	cc 40       	ld.a %a15,[%a4]0
    counter_value = p_counter_cb->value;
  VAR(OsEE_bool, AUTOMATIC)
    work_not_done = OSEE_TRUE;

  /* Update Trigger Status */
  p_trigger_db->p_trigger_cb->when   = when;
80008858:	d4 56       	ld.a %a6,[%a5]
  P2VAR(OsEE_TriggerDB, AUTOMATIC, OS_APPL_DATA)
    p_previous    = NULL;
  P2VAR(OsEE_TriggerDB, AUTOMATIC, OS_APPL_DATA)
    p_current     = p_counter_cb->trigger_queue;
  CONST(TickType, AUTOMATIC)
    counter_value = p_counter_cb->value;
8000885a:	19 45 04 00 	ld.w %d5,[%a4]4
  VAR(OsEE_bool, AUTOMATIC)
    work_not_done = OSEE_TRUE;
8000885e:	82 12       	mov %d2,1

  /* Update Trigger Status */
  p_trigger_db->p_trigger_cb->when   = when;
80008860:	59 64 04 00 	st.w [%a6]4,%d4
)
{
  CONSTP2VAR(OsEE_CounterCB, AUTOMATIC, OS_APPL_DATA)
    p_counter_cb  = p_counter_db->p_counter_cb;
  P2VAR(OsEE_TriggerDB, AUTOMATIC, OS_APPL_DATA)
    p_previous    = NULL;
80008864:	a0 03       	mov.a %a3,0
80008866:	01 0f 90 34 	nez.a %d3,%a15
      } else {
        work_not_done = OSEE_FALSE;
      }
    } else {
      /* "Current" belong to next counter-loop */
      if ((when <= counter_value) && (when >= current_when)) {
8000886a:	0b 45 50 61 	ge.u %d6,%d5,%d4
    work_not_done = OSEE_TRUE;

  /* Update Trigger Status */
  p_trigger_db->p_trigger_cb->when   = when;

  while ((p_current != NULL) && work_not_done) {
8000886e:	26 32       	and %d2,%d3
80008870:	df 02 14 00 	jeq %d2,0,80008898 <osEE_counter_insert_abs_trigger+0x44>
    CONST(TickType, AUTOMATIC) current_when = p_current->p_trigger_cb->when;
80008874:	c8 02       	ld.a %a2,[%a15]0
80008876:	4c 21       	ld.w %d15,[%a2]4

    if (current_when > counter_value) {
80008878:	7f f5 15 80 	jge.u %d5,%d15,800088a2 <osEE_counter_insert_abs_trigger+0x4e>
      /* "Current" belong to this counter-loop */
      if ((when >= current_when) || (when <= counter_value)) {
8000887c:	02 62       	mov %d2,%d6
8000887e:	0b f4 c0 22 	or.ge.u %d2,%d4,%d15
80008882:	02 2f       	mov %d15,%d2
        /* (when >= current_when) => "New" after "current", still in this loop.
           (when <= counter_value) => "New" in next loop. */
        p_previous  = p_current;
        p_current   = p_current->p_trigger_cb->p_next;
      } else {
        work_not_done = OSEE_FALSE;
80008884:	82 02       	mov %d2,0
  while ((p_current != NULL) && work_not_done) {
    CONST(TickType, AUTOMATIC) current_when = p_current->p_trigger_cb->when;

    if (current_when > counter_value) {
      /* "Current" belong to this counter-loop */
      if ((when >= current_when) || (when <= counter_value)) {
80008886:	6e f4       	jz %d15,8000886e <osEE_counter_insert_abs_trigger+0x1a>
80008888:	40 f3       	mov.aa %a3,%a15
      if ((when <= counter_value) && (when >= current_when)) {
        /* (when <= counter_value) => "New" in the next counter-loop.
         * &&
         * (when >= current_when) => "New" after "current" */
        p_previous  = p_current;
        p_current   = p_current->p_trigger_cb->p_next;
8000888a:	cc 20       	ld.a %a15,[%a2]0
8000888c:	82 12       	mov %d2,1
8000888e:	01 0f 90 34 	nez.a %d3,%a15
    work_not_done = OSEE_TRUE;

  /* Update Trigger Status */
  p_trigger_db->p_trigger_cb->when   = when;

  while ((p_current != NULL) && work_not_done) {
80008892:	26 32       	and %d2,%d3
80008894:	df 02 f0 ff 	jne %d2,0,80008874 <osEE_counter_insert_abs_trigger+0x20>
        work_not_done = OSEE_FALSE;
      }
    }
  }

  if (p_previous != NULL) {
80008898:	bc 3b       	jz.a %a3,800088ae <osEE_counter_insert_abs_trigger+0x5a>
    p_previous->p_trigger_cb->p_next  = p_trigger_db;
8000889a:	d4 32       	ld.a %a2,[%a3]
8000889c:	f4 25       	st.a [%a2],%a5
  } else {
    p_counter_cb->trigger_queue       = p_trigger_db;
  }

  p_trigger_db->p_trigger_cb->p_next = p_current;
8000889e:	ec 60       	st.a [%a6]0,%a15
800088a0:	00 90       	ret 
      } else {
        work_not_done = OSEE_FALSE;
      }
    } else {
      /* "Current" belong to next counter-loop */
      if ((when <= counter_value) && (when >= current_when)) {
800088a2:	0b f4 50 f1 	ge.u %d15,%d4,%d15
800088a6:	26 6f       	and %d15,%d6
         * &&
         * (when >= current_when) => "New" after "current" */
        p_previous  = p_current;
        p_current   = p_current->p_trigger_cb->p_next;
      } else {
        work_not_done = OSEE_FALSE;
800088a8:	82 02       	mov %d2,0
      } else {
        work_not_done = OSEE_FALSE;
      }
    } else {
      /* "Current" belong to next counter-loop */
      if ((when <= counter_value) && (when >= current_when)) {
800088aa:	6e e2       	jz %d15,8000886e <osEE_counter_insert_abs_trigger+0x1a>
800088ac:	3c ee       	j 80008888 <osEE_counter_insert_abs_trigger+0x34>
  }

  if (p_previous != NULL) {
    p_previous->p_trigger_cb->p_next  = p_trigger_db;
  } else {
    p_counter_cb->trigger_queue       = p_trigger_db;
800088ae:	f4 45       	st.a [%a4],%a5
  }

  p_trigger_db->p_trigger_cb->p_next = p_current;
800088b0:	ec 60       	st.a [%a6]0,%a15
800088b2:	00 90       	ret 

800088b4 <osEE_counter_cancel_trigger>:
  P2VAR(OsEE_CounterDB, AUTOMATIC, OS_APPL_DATA) p_counter_db,
  P2VAR(OsEE_TriggerDB, AUTOMATIC, OS_APPL_DATA) p_trigger_db
)
{
  CONSTP2VAR(OsEE_CounterCB, AUTOMATIC, OS_APPL_DATA)
    p_counter_cb  = p_counter_db->p_counter_cb;
800088b4:	cc 40       	ld.a %a15,[%a4]0
  osEE_counter_cancel_trigger
(
  P2VAR(OsEE_CounterDB, AUTOMATIC, OS_APPL_DATA) p_counter_db,
  P2VAR(OsEE_TriggerDB, AUTOMATIC, OS_APPL_DATA) p_trigger_db
)
{
800088b6:	80 53       	mov.d %d3,%a5
  CONSTP2VAR(OsEE_CounterCB, AUTOMATIC, OS_APPL_DATA)
    p_counter_cb  = p_counter_db->p_counter_cb;
  CONSTP2CONST(OsEE_TriggerCB, AUTOMATIC, OS_APPL_DATA)
    p_trigger_cb  = p_trigger_db->p_trigger_cb;
800088b8:	d4 52       	ld.a %a2,[%a5]
  P2VAR(OsEE_TriggerDB, AUTOMATIC, OS_APPL_DATA)
    p_current     = p_counter_cb->trigger_queue;
800088ba:	4c f0       	ld.w %d15,[%a15]0

  if (p_current == p_trigger_db) {
800088bc:	3e 3b       	jeq %d15,%d3,800088d2 <osEE_counter_cancel_trigger+0x1e>
    p_counter_cb->trigger_queue = p_trigger_cb->p_next;
  } else {
    P2VAR(OsEE_TriggerDB, AUTOMATIC, OS_APPL_DATA) p_previous;
    do {
      p_previous = p_current;
      p_current  = p_current->p_trigger_cb->p_next;
800088be:	60 f3       	mov.a %a3,%d15
800088c0:	cc 30       	ld.a %a15,[%a3]0
800088c2:	4c f0       	ld.w %d15,[%a15]0
    } while ((p_current != NULL) && (p_current != p_trigger_db));
800088c4:	8b 0f 20 22 	ne %d2,%d15,0
800088c8:	0b 3f 10 22 	and.ne %d2,%d15,%d3
800088cc:	df 02 f9 ff 	jne %d2,0,800088be <osEE_counter_cancel_trigger+0xa>

    if (p_current != NULL) {
800088d0:	6e 03       	jz %d15,800088d6 <osEE_counter_cancel_trigger+0x22>
      /* Remove p_trigger_db from the list */
      p_previous->p_trigger_cb->p_next = p_trigger_cb->p_next;
800088d2:	4c 20       	ld.w %d15,[%a2]0
800088d4:	68 0f       	st.w [%a15]0,%d15
800088d6:	00 90       	ret 

800088d8 <osEE_counter_increment>:
(
  P2VAR(OsEE_CounterDB, AUTOMATIC, OS_APPL_DATA) p_counter_db
)
{
  CONSTP2VAR(OsEE_CounterCB, AUTOMATIC, OS_APPL_DATA)
    p_counter_cb = p_counter_db->p_counter_cb;
800088d8:	d4 47       	ld.a %a7,[%a4]
    CONSTP2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_CONST)
      p_cdb = osEE_get_curr_core();

    /* Counter Increment can be done outside lock critical section, since only
       a core is allowed to do that */
    if (p_counter_cb->value >= p_counter_db->info.maxallowedvalue) {
800088da:	19 43 04 00 	ld.w %d3,[%a4]4
            to not have nested critical sections.
            To handle possible races due to cycling triggers a state
            protocol have been implemented. */
    osEE_lock_core(p_cdb);

    p_triggered_db = p_counter_cb->trigger_queue;
800088de:	cc 70       	ld.a %a15,[%a7]0
    CONSTP2VAR(OsEE_CDB, AUTOMATIC, OS_APPL_CONST)
      p_cdb = osEE_get_curr_core();

    /* Counter Increment can be done outside lock critical section, since only
       a core is allowed to do that */
    if (p_counter_cb->value >= p_counter_db->info.maxallowedvalue) {
800088e0:	19 72 04 00 	ld.w %d2,[%a7]4
FUNC(void, OS_CODE)
  osEE_counter_increment
(
  P2VAR(OsEE_CounterDB, AUTOMATIC, OS_APPL_DATA) p_counter_db
)
{
800088e4:	20 08       	sub.a %sp,8
       a core is allowed to do that */
    if (p_counter_cb->value >= p_counter_db->info.maxallowedvalue) {
      counter_value       = 0U;
      p_counter_cb->value = 0U;
    } else {
      ++p_counter_cb->value;
800088e6:	9a 12       	add %d15,%d2,1
800088e8:	0b 32 30 21 	lt.u %d2,%d2,%d3
800088ec:	ab 0f 80 22 	sel %d2,%d2,%d15,0
800088f0:	59 72 04 00 	st.w [%a7]4,%d2
            protocol have been implemented. */
    osEE_lock_core(p_cdb);

    p_triggered_db = p_counter_cb->trigger_queue;

    if (p_triggered_db != NULL) {
800088f4:	bc f4       	jz.a %a15,800088fc <osEE_counter_increment+0x24>
      P2CONST(OsEE_TriggerCB, AUTOMATIC, OS_APPL_DATA)
        p_triggered_cb = p_triggered_db->p_trigger_cb;
800088f6:	c8 02       	ld.a %a2,[%a15]0

      if (p_triggered_cb->when == counter_value) {
800088f8:	4c 21       	ld.w %d15,[%a2]4
800088fa:	3e 22       	jeq %d15,%d2,800088fe <osEE_counter_increment+0x26>
800088fc:	00 90       	ret 
800088fe:	40 23       	mov.aa %a3,%a2
          /* Now I will use previous to hold the previous checked alarm */
          CONSTP2VAR(OsEE_TriggerCB, AUTOMATIC, OS_APPL_DATA)
            p_current_cb = p_current->p_trigger_cb;
          p_previous = p_current;
          /* Set this Trigger as Expired */
          p_current_cb->status = OSEE_TRIGGER_EXPIRED;
80008900:	82 32       	mov %d2,3
80008902:	3c 06       	j 8000890e <osEE_counter_increment+0x36>
          p_current = p_current_cb->p_next;
        } while ((p_current != NULL) &&
          (p_current->p_trigger_cb->when == counter_value));
80008904:	d4 56       	ld.a %a6,[%a5]
            p_current_cb = p_current->p_trigger_cb;
          p_previous = p_current;
          /* Set this Trigger as Expired */
          p_current_cb->status = OSEE_TRIGGER_EXPIRED;
          p_current = p_current_cb->p_next;
        } while ((p_current != NULL) &&
80008906:	19 63 04 00 	ld.w %d3,[%a6]4
8000890a:	7e 37       	jne %d15,%d3,80008918 <osEE_counter_increment+0x40>
8000890c:	40 63       	mov.aa %a3,%a6
          CONSTP2VAR(OsEE_TriggerCB, AUTOMATIC, OS_APPL_DATA)
            p_current_cb = p_current->p_trigger_cb;
          p_previous = p_current;
          /* Set this Trigger as Expired */
          p_current_cb->status = OSEE_TRIGGER_EXPIRED;
          p_current = p_current_cb->p_next;
8000890e:	d4 35       	ld.a %a5,[%a3]
          /* Now I will use previous to hold the previous checked alarm */
          CONSTP2VAR(OsEE_TriggerCB, AUTOMATIC, OS_APPL_DATA)
            p_current_cb = p_current->p_trigger_cb;
          p_previous = p_current;
          /* Set this Trigger as Expired */
          p_current_cb->status = OSEE_TRIGGER_EXPIRED;
80008910:	e9 32 08 00 	st.b [%a3]8,%d2
          p_current = p_current_cb->p_next;
        } while ((p_current != NULL) &&
          (p_current->p_trigger_cb->when == counter_value));
80008914:	bd 05 f8 ff 	jnz.a %a5,80008904 <osEE_counter_increment+0x2c>

        /* I set the end of handled queue */
        p_previous->p_trigger_cb->p_next = NULL;
80008918:	82 0f       	mov %d15,0
8000891a:	6c 30       	st.w [%a3]0,%d15
8000891c:	91 10 00 d8 	movh.a %a13,32769

      p_sn = osEE_task_event_set_mask(p_tdb, mask, &ev);

      if (p_sn != NULL) {
        /* Release the TASK (and the SN) */
        (void)osEE_scheduler_task_unblocked(osEE_get_kernel(), p_sn);
80008920:	7b 00 00 98 	movh %d9,32768
80008924:	40 4e       	mov.aa %a14,%a4

        /* I set the end of handled queue */
        p_previous->p_trigger_cb->p_next = NULL;
        /* I set the head of the trigger queue to the current value
           (maybe NULL) */
        p_counter_cb->trigger_queue = p_current;
80008926:	f4 75       	st.a [%a7],%a5
80008928:	d9 dd 84 58 	lea %a13,[%a13]-30396 <80008944 <osEE_counter_increment+0x6c>>
  osEE_handle_action
(
  P2VAR(OsEE_action, AUTOMATIC, OS_APPL_CONST) p_action
)
{
  VAR(StatusType, AUTOMATIC) ev = E_OK;
8000892c:	82 08       	mov %d8,0

      p_sn = osEE_task_event_set_mask(p_tdb, mask, &ev);

      if (p_sn != NULL) {
        /* Release the TASK (and the SN) */
        (void)osEE_scheduler_task_unblocked(osEE_get_kernel(), p_sn);
8000892e:	1b 09 16 90 	addi %d9,%d9,352
(
  P2VAR(OsEE_action, AUTOMATIC, OS_APPL_CONST) p_action
)
{
  VAR(StatusType, AUTOMATIC) ev = E_OK;
  switch (p_action->type) {
80008932:	39 ff 18 00 	ld.bu %d15,[%a15]24
#endif /* OSEE_HAS_ALARMS || OSEE_HAS_SCHEDULE_TABLES */

          /* Prepare next trigger to be handled here, before actually handle
           * the current one, otherwise cycling triggers will mess with the
           * list of triggers that have to be handled now */
          p_triggered_db = p_triggered_db->p_trigger_cb->p_next;
80008936:	d4 2c       	ld.a %a12,[%a2]
  osEE_handle_action
(
  P2VAR(OsEE_action, AUTOMATIC, OS_APPL_CONST) p_action
)
{
  VAR(StatusType, AUTOMATIC) ev = E_OK;
80008938:	e9 a8 07 00 	st.b [%sp]7,%d8
  switch (p_action->type) {
8000893c:	ff 4f 10 80 	jge.u %d15,4,8000895c <osEE_counter_increment+0x84>
80008940:	90 d2       	addsc.a %a2,%a13,%d15,2
80008942:	dc 02       	ji %a2
80008944:	1d 00 29 00 	j 80008996 <osEE_counter_increment+0xbe>
80008948:	1d 00 15 00 	j 80008972 <osEE_counter_increment+0x9a>
8000894c:	1d 00 04 00 	j 80008954 <osEE_counter_increment+0x7c>
80008950:	1d 00 1e 00 	j 8000898c <osEE_counter_increment+0xb4>
      }
    }
    break;
#endif /* OSEE_HAS_EVENTS */
    case OSEE_ACTION_COUNTER:
      osEE_counter_increment(p_action->param.p_counter_db);
80008954:	c8 44       	ld.a %a4,[%a15]16
80008956:	6d ff c1 ff 	call 800088d8 <osEE_counter_increment>
8000895a:	c8 02       	ld.a %a2,[%a15]0
  /* Re-enter in critical section to reinsert alarm-trigger if needed */
  p_cdb = osEE_lock_and_get_curr_core();

  p_trigger_to_be_handled_cb = p_trigger_to_be_handled_db->p_trigger_cb;

  if (p_trigger_to_be_handled_cb->status == OSEE_TRIGGER_EXPIRED) {
8000895c:	0c 28       	ld.bu %d15,[%a2]8
8000895e:	1e 36       	jeq %d15,3,8000896a <osEE_counter_increment+0x92>
#elif (defined(OSEE_HAS_SCHEDULE_TABLES))
          osEE_counter_handle_st_expiry_point(p_counter_db,
            p_trigger_to_be_handled_db);
#endif /* OSEE_COUNTER_TRIGGER_TYPES elif OSEE_HAS_ALARMS elif
          OSEE_HAS_SCHEDULE_TABLES */
        } while (p_triggered_db != NULL);
80008960:	bd 0c ce 7f 	jz.a %a12,800088fc <osEE_counter_increment+0x24>
80008964:	d4 c2       	ld.a %a2,[%a12]
80008966:	40 cf       	mov.aa %a15,%a12
80008968:	3c e5       	j 80008932 <osEE_counter_increment+0x5a>
  p_cdb = osEE_lock_and_get_curr_core();

  p_trigger_to_be_handled_cb = p_trigger_to_be_handled_db->p_trigger_cb;

  if (p_trigger_to_be_handled_cb->status == OSEE_TRIGGER_EXPIRED) {
    CONST(TickType, AUTOMATIC) cycle = osEE_alarm_get_cb(
8000896a:	4c 23       	ld.w %d15,[%a2]12
        osEE_trigger_get_alarm_db(p_trigger_to_be_handled_db)
      )->cycle;
    if (cycle > 0U) {
8000896c:	ee 23       	jnz %d15,800089b2 <osEE_counter_increment+0xda>
         cycle */
      p_trigger_to_be_handled_cb->status = OSEE_TRIGGER_ACTIVE;
      osEE_counter_insert_rel_trigger(p_counter_db,
        p_trigger_to_be_handled_db, cycle);
    } else {
      p_trigger_to_be_handled_cb->status = OSEE_TRIGGER_INACTIVE;
8000896e:	2c 28       	st.b [%a2]8,%d15
80008970:	3c f8       	j 80008960 <osEE_counter_increment+0x88>
      CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)
        p_tdb = p_action->param.p_tdb;
      CONST(EventMaskType, AUTOMATIC)
        mask = p_action->param.mask;

      p_sn = osEE_task_event_set_mask(p_tdb, mask, &ev);
80008972:	c8 34       	ld.a %a4,[%a15]12
80008974:	48 54       	ld.w %d4,[%a15]20
80008976:	d9 a5 07 00 	lea %a5,[%sp]7
8000897a:	6d ff 2e fe 	call 800085d6 <osEE_task_event_set_mask>

      if (p_sn != NULL) {
8000897e:	bc 2a       	jz.a %a2,80008992 <osEE_counter_increment+0xba>
        /* Release the TASK (and the SN) */
        (void)osEE_scheduler_task_unblocked(osEE_get_kernel(), p_sn);
80008980:	60 94       	mov.a %a4,%d9
80008982:	40 25       	mov.aa %a5,%a2
80008984:	6d ff 8e fe 	call 800086a0 <osEE_scheduler_task_unblocked>
80008988:	c8 02       	ld.a %a2,[%a15]0
8000898a:	3c e9       	j 8000895c <osEE_counter_increment+0x84>
      CONST(OsEE_os_context, AUTOMATIC)
        prev_os_context = p_ccb->os_context;

      p_ccb->os_context = OSEE_ALARMCALLBACK_CTX;
#endif /* OSEE_HAS_CONTEXT */
      p_action->param.f();
8000898c:	c8 22       	ld.a %a2,[%a15]8
8000898e:	2d 02 00 00 	calli %a2
80008992:	c8 02       	ld.a %a2,[%a15]0
80008994:	3c e4       	j 8000895c <osEE_counter_increment+0x84>
  VAR(StatusType, AUTOMATIC) ev = E_OK;
  switch (p_action->type) {
    case OSEE_ACTION_TASK:
    {
      CONSTP2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)
        p_tdb     = p_action->param.p_tdb;
80008996:	4c f3       	ld.w %d15,[%a15]12

      ev = osEE_task_activated(p_tdb);
80008998:	60 f4       	mov.a %a4,%d15
8000899a:	6d ff 06 fe 	call 800085a6 <osEE_task_activated>
8000899e:	e9 a2 07 00 	st.b [%sp]7,%d2
      if (ev == E_OK) {
800089a2:	df 02 f8 ff 	jne %d2,0,80008992 <osEE_counter_increment+0xba>
        (void)osEE_scheduler_task_insert(osEE_get_kernel(), p_tdb);
800089a6:	60 94       	mov.a %a4,%d9
800089a8:	60 f5       	mov.a %a5,%d15
800089aa:	6d ff 67 fe 	call 80008678 <osEE_scheduler_task_insert>
800089ae:	c8 02       	ld.a %a2,[%a15]0
800089b0:	3c d6       	j 8000895c <osEE_counter_increment+0x84>
800089b2:	d4 e7       	ld.a %a7,[%a14]
        osEE_trigger_get_alarm_db(p_trigger_to_be_handled_db)
      )->cycle;
    if (cycle > 0U) {
      /* Reinsert the trigger in timer wheel as relative with delta equal to
         cycle */
      p_trigger_to_be_handled_cb->status = OSEE_TRIGGER_ACTIVE;
800089b4:	82 22       	mov %d2,2
800089b6:	e9 22 08 00 	st.b [%a2]8,%d2
800089ba:	19 e2 04 00 	ld.w %d2,[%a14]4
  CONSTP2CONST(OsEE_CounterCB, AUTOMATIC, OS_APPL_DATA)
    p_counter_cb    = p_counter_db->p_counter_cb;
  CONST(TickType, AUTOMATIC)
    maxallowedvalue = p_counter_db->info.maxallowedvalue;
  CONST(TickType, AUTOMATIC)
    value           = p_counter_cb->value;
800089be:	19 75 04 00 	ld.w %d5,[%a7]4

  if ((maxallowedvalue - delta) >= value) {
800089c2:	0b f2 80 40 	sub %d4,%d2,%d15
  CONSTP2VAR(OsEE_CounterCB, AUTOMATIC, OS_APPL_DATA)
    p_counter_cb  = p_counter_db->p_counter_cb;
  P2VAR(OsEE_TriggerDB, AUTOMATIC, OS_APPL_DATA)
    p_previous    = NULL;
  P2VAR(OsEE_TriggerDB, AUTOMATIC, OS_APPL_DATA)
    p_current     = p_counter_cb->trigger_queue;
800089c6:	d4 73       	ld.a %a3,[%a7]
    when = value + delta;
800089c8:	46 02       	not %d2
800089ca:	0b 54 30 31 	lt.u %d3,%d4,%d5
800089ce:	42 5f       	add %d15,%d5
800089d0:	2b 2f 00 43 	cadd %d4,%d3,%d15,%d2
    counter_value = p_counter_cb->value;
  VAR(OsEE_bool, AUTOMATIC)
    work_not_done = OSEE_TRUE;

  /* Update Trigger Status */
  p_trigger_db->p_trigger_cb->when   = when;
800089d4:	59 24 04 00 	st.w [%a2]4,%d4
  P2VAR(OsEE_TriggerDB, AUTOMATIC, OS_APPL_DATA)
    p_current     = p_counter_cb->trigger_queue;
  CONST(TickType, AUTOMATIC)
    counter_value = p_counter_cb->value;
  VAR(OsEE_bool, AUTOMATIC)
    work_not_done = OSEE_TRUE;
800089d8:	82 12       	mov %d2,1
)
{
  CONSTP2VAR(OsEE_CounterCB, AUTOMATIC, OS_APPL_DATA)
    p_counter_cb  = p_counter_db->p_counter_cb;
  P2VAR(OsEE_TriggerDB, AUTOMATIC, OS_APPL_DATA)
    p_previous    = NULL;
800089da:	a0 06       	mov.a %a6,0
800089dc:	01 03 90 34 	nez.a %d3,%a3
      } else {
        work_not_done = OSEE_FALSE;
      }
    } else {
      /* "Current" belong to next counter-loop */
      if ((when <= counter_value) && (when >= current_when)) {
800089e0:	0b 45 50 61 	ge.u %d6,%d5,%d4
    work_not_done = OSEE_TRUE;

  /* Update Trigger Status */
  p_trigger_db->p_trigger_cb->when   = when;

  while ((p_current != NULL) && work_not_done) {
800089e4:	26 32       	and %d2,%d3
800089e6:	df 02 14 00 	jeq %d2,0,80008a0e <osEE_counter_increment+0x136>
    CONST(TickType, AUTOMATIC) current_when = p_current->p_trigger_cb->when;
800089ea:	d4 35       	ld.a %a5,[%a3]
800089ec:	4c 51       	ld.w %d15,[%a5]4

    if (current_when > counter_value) {
800089ee:	7f f5 15 80 	jge.u %d5,%d15,80008a18 <osEE_counter_increment+0x140>
      /* "Current" belong to this counter-loop */
      if ((when >= current_when) || (when <= counter_value)) {
800089f2:	02 62       	mov %d2,%d6
800089f4:	0b f4 c0 22 	or.ge.u %d2,%d4,%d15
800089f8:	02 2f       	mov %d15,%d2
        /* (when >= current_when) => "New" after "current", still in this loop.
           (when <= counter_value) => "New" in next loop. */
        p_previous  = p_current;
        p_current   = p_current->p_trigger_cb->p_next;
      } else {
        work_not_done = OSEE_FALSE;
800089fa:	82 02       	mov %d2,0
  while ((p_current != NULL) && work_not_done) {
    CONST(TickType, AUTOMATIC) current_when = p_current->p_trigger_cb->when;

    if (current_when > counter_value) {
      /* "Current" belong to this counter-loop */
      if ((when >= current_when) || (when <= counter_value)) {
800089fc:	6e f4       	jz %d15,800089e4 <osEE_counter_increment+0x10c>
      if ((when <= counter_value) && (when >= current_when)) {
        /* (when <= counter_value) => "New" in the next counter-loop.
         * &&
         * (when >= current_when) => "New" after "current" */
        p_previous  = p_current;
        p_current   = p_current->p_trigger_cb->p_next;
800089fe:	40 36       	mov.aa %a6,%a3
80008a00:	d4 53       	ld.a %a3,[%a5]
80008a02:	82 12       	mov %d2,1
80008a04:	01 03 90 34 	nez.a %d3,%a3
    work_not_done = OSEE_TRUE;

  /* Update Trigger Status */
  p_trigger_db->p_trigger_cb->when   = when;

  while ((p_current != NULL) && work_not_done) {
80008a08:	26 32       	and %d2,%d3
80008a0a:	df 02 f0 ff 	jne %d2,0,800089ea <osEE_counter_increment+0x112>
        work_not_done = OSEE_FALSE;
      }
    }
  }

  if (p_previous != NULL) {
80008a0e:	bc 6b       	jz.a %a6,80008a24 <osEE_counter_increment+0x14c>
    p_previous->p_trigger_cb->p_next  = p_trigger_db;
80008a10:	d4 64       	ld.a %a4,[%a6]
80008a12:	ec 40       	st.a [%a4]0,%a15
  } else {
    p_counter_cb->trigger_queue       = p_trigger_db;
  }

  p_trigger_db->p_trigger_cb->p_next = p_current;
80008a14:	f4 23       	st.a [%a2],%a3
80008a16:	3c a5       	j 80008960 <osEE_counter_increment+0x88>
      } else {
        work_not_done = OSEE_FALSE;
      }
    } else {
      /* "Current" belong to next counter-loop */
      if ((when <= counter_value) && (when >= current_when)) {
80008a18:	0b f4 50 f1 	ge.u %d15,%d4,%d15
80008a1c:	26 6f       	and %d15,%d6
         * &&
         * (when >= current_when) => "New" after "current" */
        p_previous  = p_current;
        p_current   = p_current->p_trigger_cb->p_next;
      } else {
        work_not_done = OSEE_FALSE;
80008a1e:	82 02       	mov %d2,0
      } else {
        work_not_done = OSEE_FALSE;
      }
    } else {
      /* "Current" belong to next counter-loop */
      if ((when <= counter_value) && (when >= current_when)) {
80008a20:	6e e2       	jz %d15,800089e4 <osEE_counter_increment+0x10c>
80008a22:	3c ee       	j 800089fe <osEE_counter_increment+0x126>
  }

  if (p_previous != NULL) {
    p_previous->p_trigger_cb->p_next  = p_trigger_db;
  } else {
    p_counter_cb->trigger_queue       = p_trigger_db;
80008a24:	ec 70       	st.a [%a7]0,%a15
  }

  p_trigger_db->p_trigger_cb->p_next = p_current;
80008a26:	f4 23       	st.a [%a2],%a3
80008a28:	3c 9c       	j 80008960 <osEE_counter_increment+0x88>
	...

80008a2c <osEE_alarm_set_rel>:
  P2VAR(OsEE_CounterDB, AUTOMATIC, OS_APPL_DATA)  p_counter_db,
  P2VAR(OsEE_AlarmDB, AUTOMATIC, OS_APPL_DATA)    p_alarm_db,
  VAR(TickType,   AUTOMATIC)                      increment,
  VAR(TickType,   AUTOMATIC)                      cycle
)
{
80008a2c:	cc 50       	ld.a %a15,[%a5]0
80008a2e:	02 4f       	mov %d15,%d4
  /* Lock the Core Lock witch the counter is tied */
  osEE_lock_core_id(counter_core_id);
#endif /* OSEE_SINGLECORE */

  if (p_trigger_cb->status > OSEE_TRIGGER_CANCELED) {
    ev = E_OS_STATE;
80008a30:	82 72       	mov %d2,7
    counter_core_id = p_counter_db->core_id;
  /* Lock the Core Lock witch the counter is tied */
  osEE_lock_core_id(counter_core_id);
#endif /* OSEE_SINGLECORE */

  if (p_trigger_cb->status > OSEE_TRIGGER_CANCELED) {
80008a32:	08 83       	ld.bu %d3,[%a15]8
80008a34:	bf 23 03 80 	jlt.u %d3,2,80008a3a <osEE_alarm_set_rel+0xe>
  }
#if (!defined(OSEE_SINGLECORE))
  osEE_unlock_core_id(counter_core_id);
#endif /* OSEE_SINGLECORE */
  return ev;
}
80008a38:	00 90       	ret 
#endif /* OSEE_SINGLECORE */

  if (p_trigger_cb->status > OSEE_TRIGGER_CANCELED) {
    ev = E_OS_STATE;
  } else if (p_trigger_cb->status == OSEE_TRIGGER_CANCELED) {
    p_alarm_cb->cycle = cycle;
80008a3a:	68 35       	st.w [%a15]12,%d5
  osEE_lock_core_id(counter_core_id);
#endif /* OSEE_SINGLECORE */

  if (p_trigger_cb->status > OSEE_TRIGGER_CANCELED) {
    ev = E_OS_STATE;
  } else if (p_trigger_cb->status == OSEE_TRIGGER_CANCELED) {
80008a3c:	df 13 17 80 	jne %d3,1,80008a6a <osEE_alarm_set_rel+0x3e>
  CONSTP2CONST(OsEE_CounterCB, AUTOMATIC, OS_APPL_DATA)
    p_counter_cb    = p_counter_db->p_counter_cb;
  CONST(TickType, AUTOMATIC)
    maxallowedvalue = p_counter_db->info.maxallowedvalue;
  CONST(TickType, AUTOMATIC)
    value           = p_counter_cb->value;
80008a40:	d4 42       	ld.a %a2,[%a4]
80008a42:	19 44 04 00 	ld.w %d4,[%a4]4
80008a46:	19 23 04 00 	ld.w %d3,[%a2]4

  if ((maxallowedvalue - delta) >= value) {
80008a4a:	0b f4 80 50 	sub %d5,%d4,%d15
80008a4e:	1b f3 ff 2f 	addi %d2,%d3,-1
80008a52:	42 f2       	add %d2,%d15
    when = value + delta;
  } else {
    when = delta - (maxallowedvalue - value) - 1U;
80008a54:	a2 42       	sub %d2,%d4
    maxallowedvalue = p_counter_db->info.maxallowedvalue;
  CONST(TickType, AUTOMATIC)
    value           = p_counter_cb->value;

  if ((maxallowedvalue - delta) >= value) {
    when = value + delta;
80008a56:	42 3f       	add %d15,%d3
80008a58:	0b 35 30 31 	lt.u %d3,%d5,%d3
80008a5c:	2b f2 40 23 	sel %d2,%d3,%d2,%d15
    p_alarm_cb->cycle = cycle;
    /* Re-turn on the trigger, that is in handling, since is handling I'll set
       'here' when based on increment */
    p_trigger_cb->when   = osEE_counter_eval_when(p_counter_db, increment);
    p_trigger_cb->status = OSEE_TRIGGER_REENABLED;
80008a60:	82 4f       	mov %d15,4
    ev = E_OS_STATE;
  } else if (p_trigger_cb->status == OSEE_TRIGGER_CANCELED) {
    p_alarm_cb->cycle = cycle;
    /* Re-turn on the trigger, that is in handling, since is handling I'll set
       'here' when based on increment */
    p_trigger_cb->when   = osEE_counter_eval_when(p_counter_db, increment);
80008a62:	68 12       	st.w [%a15]4,%d2
    p_trigger_cb->status = OSEE_TRIGGER_REENABLED;
80008a64:	28 8f       	st.b [%a15]8,%d15

    ev = E_OK;
80008a66:	82 02       	mov %d2,0
80008a68:	00 90       	ret 
  } else {
    p_alarm_cb->cycle = cycle;
    /* Turn On the Trigger */
    p_trigger_cb->status = OSEE_TRIGGER_ACTIVE;
80008a6a:	82 2f       	mov %d15,2
80008a6c:	28 8f       	st.b [%a15]8,%d15
 
    osEE_counter_insert_rel_trigger(
80008a6e:	6d ff b7 fe 	call 800087dc <osEE_counter_insert_rel_trigger>
      p_counter_db, p_trigger_db, increment
    );
 
    ev = E_OK;
80008a72:	82 02       	mov %d2,0
  }
#if (!defined(OSEE_SINGLECORE))
  osEE_unlock_core_id(counter_core_id);
#endif /* OSEE_SINGLECORE */
  return ev;
}
80008a74:	00 90       	ret 

80008a76 <osEE_alarm_set_abs>:
  P2VAR(OsEE_CounterDB, AUTOMATIC, OS_APPL_DATA)  p_counter_db,
  P2VAR(OsEE_AlarmDB, AUTOMATIC, OS_APPL_DATA)    p_alarm_db,
  VAR(TickType,   AUTOMATIC)                      start,
  VAR(TickType,   AUTOMATIC)                      cycle
)
{
80008a76:	cc 50       	ld.a %a15,[%a5]0
/* Lock the Core Lock to whom the counter is tied */
  osEE_lock_core_id(counter_core_id);
#endif /* OSEE_SINGLECORE */

  if (p_trigger_cb->status > OSEE_TRIGGER_CANCELED) {
    ev = E_OS_STATE;
80008a78:	82 72       	mov %d2,7
    counter_core_id = p_counter_db->core_id;
/* Lock the Core Lock to whom the counter is tied */
  osEE_lock_core_id(counter_core_id);
#endif /* OSEE_SINGLECORE */

  if (p_trigger_cb->status > OSEE_TRIGGER_CANCELED) {
80008a7a:	0c f8       	ld.bu %d15,[%a15]8
80008a7c:	bf 2f 03 80 	jlt.u %d15,2,80008a82 <osEE_alarm_set_abs+0xc>
  }
#if (!defined(OSEE_SINGLECORE))
  osEE_unlock_core_id(counter_core_id);
#endif /* OSEE_SINGLECORE */
  return ev;
}
80008a80:	00 90       	ret 
#endif /* OSEE_SINGLECORE */

  if (p_trigger_cb->status > OSEE_TRIGGER_CANCELED) {
    ev = E_OS_STATE;
  } else if (p_trigger_cb->status == OSEE_TRIGGER_CANCELED) {
    p_alarm_cb->cycle = cycle;
80008a82:	68 35       	st.w [%a15]12,%d5
  osEE_lock_core_id(counter_core_id);
#endif /* OSEE_SINGLECORE */

  if (p_trigger_cb->status > OSEE_TRIGGER_CANCELED) {
    ev = E_OS_STATE;
  } else if (p_trigger_cb->status == OSEE_TRIGGER_CANCELED) {
80008a84:	1e 17       	jeq %d15,1,80008a92 <osEE_alarm_set_abs+0x1c>

    ev = E_OK;
  } else {
    p_alarm_cb->cycle = cycle;
    /* Turn On the Trigger */
    p_trigger_cb->status = OSEE_TRIGGER_ACTIVE;
80008a86:	82 2f       	mov %d15,2
80008a88:	28 8f       	st.b [%a15]8,%d15

    osEE_counter_insert_abs_trigger(
80008a8a:	6d ff e5 fe 	call 80008854 <osEE_counter_insert_abs_trigger>
      p_counter_db, p_trigger_db, start
    );

    ev = E_OK;
80008a8e:	82 02       	mov %d2,0
  }
#if (!defined(OSEE_SINGLECORE))
  osEE_unlock_core_id(counter_core_id);
#endif /* OSEE_SINGLECORE */
  return ev;
}
80008a90:	00 90       	ret 
  } else if (p_trigger_cb->status == OSEE_TRIGGER_CANCELED) {
    p_alarm_cb->cycle = cycle;
    /* Re-turn on the trigger, that is in handling, since is handling I'll set
       here 'when' based on start */
    p_trigger_cb->when   = start;
    p_trigger_cb->status = OSEE_TRIGGER_REENABLED;
80008a92:	82 4f       	mov %d15,4
    ev = E_OS_STATE;
  } else if (p_trigger_cb->status == OSEE_TRIGGER_CANCELED) {
    p_alarm_cb->cycle = cycle;
    /* Re-turn on the trigger, that is in handling, since is handling I'll set
       here 'when' based on start */
    p_trigger_cb->when   = start;
80008a94:	68 14       	st.w [%a15]4,%d4
    p_trigger_cb->status = OSEE_TRIGGER_REENABLED;
80008a96:	28 8f       	st.b [%a15]8,%d15

    ev = E_OK;
80008a98:	82 02       	mov %d2,0
80008a9a:	00 90       	ret 

80008a9c <osEE_alarm_cancel>:
{
  VAR(StatusType, AUTOMATIC) ev;
  CONSTP2VAR(OsEE_TriggerDB, AUTOMATIC, OS_APPL_DATA)
    p_trigger_db = osEE_alarm_get_trigger_db(p_alarm_db);
  CONSTP2VAR(OsEE_TriggerCB, AUTOMATIC, OS_APPL_DATA)
    p_trigger_cb = p_trigger_db->p_trigger_cb;
80008a9c:	cc 40       	ld.a %a15,[%a4]0
  CONSTP2VAR(OsEE_CounterDB, AUTOMATIC, OS_APPL_DATA)
    p_counter_db = p_trigger_db->p_counter_db;
80008a9e:	99 42 04 00 	ld.a %a2,[%a4]4
/* Lock the Core Lock to whom the counter is tied */
  osEE_lock_core_id(counter_core_id);
#endif /* OSEE_SINGLECORE */

  if (p_trigger_cb->status <= OSEE_TRIGGER_CANCELED) {
    ev = E_OS_NOFUNC;
80008aa2:	82 52       	mov %d2,5
    counter_core_id = p_counter_db->core_id;
/* Lock the Core Lock to whom the counter is tied */
  osEE_lock_core_id(counter_core_id);
#endif /* OSEE_SINGLECORE */

  if (p_trigger_cb->status <= OSEE_TRIGGER_CANCELED) {
80008aa4:	0c f8       	ld.bu %d15,[%a15]8
80008aa6:	bf 2f 0e 80 	jlt.u %d15,2,80008ac2 <osEE_alarm_cancel+0x26>
    ev = E_OS_NOFUNC;
  } else if (p_trigger_cb->status >= OSEE_TRIGGER_EXPIRED) {
80008aaa:	1e 25       	jeq %d15,2,80008ab4 <osEE_alarm_cancel+0x18>
    p_trigger_cb->status = OSEE_TRIGGER_CANCELED;
80008aac:	82 1f       	mov %d15,1
80008aae:	28 8f       	st.b [%a15]8,%d15
    ev = E_OK;
80008ab0:	82 02       	mov %d2,0
80008ab2:	00 90       	ret 
  } else {
    p_trigger_cb->status = OSEE_TRIGGER_INACTIVE;
80008ab4:	82 0f       	mov %d15,0
80008ab6:	40 45       	mov.aa %a5,%a4
80008ab8:	28 8f       	st.b [%a15]8,%d15
    osEE_counter_cancel_trigger(p_counter_db, p_trigger_db);
80008aba:	40 24       	mov.aa %a4,%a2
80008abc:	6d ff fc fe 	call 800088b4 <osEE_counter_cancel_trigger>
    ev = E_OK;
80008ac0:	82 02       	mov %d2,0
  }
#if (!defined(OSEE_SINGLECORE))
  osEE_unlock_core_id(counter_core_id);
#endif /* OSEE_SINGLECORE */
  return ev;
}
80008ac2:	00 90       	ret 

80008ac4 <osEE_alarm_get>:
{
  VAR(StatusType, AUTOMATIC) ev;
  CONSTP2VAR(OsEE_TriggerDB, AUTOMATIC, OS_APPL_DATA)
    p_trigger_db = osEE_alarm_get_trigger_db(p_alarm_db);
  CONSTP2CONST(OsEE_TriggerCB, AUTOMATIC, OS_APPL_DATA)
    p_trigger_cb = p_trigger_db->p_trigger_cb;
80008ac4:	cc 40       	ld.a %a15,[%a4]0
  CONSTP2VAR(OsEE_CounterDB, AUTOMATIC, OS_APPL_DATA)
    p_counter_db = p_trigger_db->p_counter_db;
80008ac6:	99 42 04 00 	ld.a %a2,[%a4]4
/* Lock the Core Lock to whom the counter is tied */
  osEE_lock_core_id(counter_core_id);
#endif /* OSEE_SINGLECORE */

  if (p_trigger_cb->status <= OSEE_TRIGGER_CANCELED) {
    ev = E_OS_NOFUNC;
80008aca:	82 52       	mov %d2,5
    counter_core_id = p_counter_db->core_id;
/* Lock the Core Lock to whom the counter is tied */
  osEE_lock_core_id(counter_core_id);
#endif /* OSEE_SINGLECORE */

  if (p_trigger_cb->status <= OSEE_TRIGGER_CANCELED) {
80008acc:	0c f8       	ld.bu %d15,[%a15]8
80008ace:	bf 2f 12 80 	jlt.u %d15,2,80008af2 <osEE_alarm_get+0x2e>
    ev = E_OS_NOFUNC;
  } else {
    *p_tick = osEE_counter_eval_delta(p_counter_db, p_trigger_cb->when);
80008ad2:	48 13       	ld.w %d3,[%a15]4
  CONSTP2CONST(OsEE_CounterCB, AUTOMATIC, OS_APPL_DATA)
    p_counter_cb    = p_counter_db->p_counter_cb;
  CONST(TickType, AUTOMATIC)
    maxallowedvalue = p_counter_db->info.maxallowedvalue;
  CONST(TickType, AUTOMATIC)
    value           = p_counter_cb->value;
80008ad4:	cc 20       	ld.a %a15,[%a2]0
80008ad6:	4c 21       	ld.w %d15,[%a2]4
80008ad8:	1b 13 00 40 	addi %d4,%d3,1
80008adc:	48 12       	ld.w %d2,[%a15]4
80008ade:	42 4f       	add %d15,%d4

  if (when > value) {
    delta = when - value;
  } else {
    delta = (maxallowedvalue - value) + when + 1U;
80008ae0:	a2 2f       	sub %d15,%d2
    maxallowedvalue = p_counter_db->info.maxallowedvalue;
  CONST(TickType, AUTOMATIC)
    value           = p_counter_cb->value;

  if (when > value) {
    delta = when - value;
80008ae2:	0b 23 80 40 	sub %d4,%d3,%d2
80008ae6:	0b 32 50 21 	ge.u %d2,%d2,%d3
80008aea:	2b 4f 40 f2 	sel %d15,%d2,%d15,%d4
80008aee:	6c 50       	st.w [%a5]0,%d15
    ev = E_OK;
80008af0:	82 02       	mov %d2,0
  }
#if (!defined(OSEE_SINGLECORE))
  osEE_unlock_core_id(counter_core_id);
#endif /* OSEE_SINGLECORE */
  return ev;
}
80008af2:	00 90       	ret 

80008af4 <osEE_change_context_from_running>:
  P2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_CONST) p_to
)
{
  CONSTP2CONST(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_to_tcb  = p_to->p_tcb;

  if (p_to_tcb->status == OSEE_TASK_READY_STACKED) {
80008af4:	99 52 0c 00 	ld.a %a2,[%a5]12
  osEE_change_context_from_running
(
  P2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_CONST) p_from,
  P2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_CONST) p_to
)
{
80008af8:	40 4f       	mov.aa %a15,%a4
  CONSTP2CONST(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_to_tcb  = p_to->p_tcb;

  if (p_to_tcb->status == OSEE_TASK_READY_STACKED) {
    osEE_hal_save_ctx_and_restore_ctx(p_to, p_to->hdb.p_scb,
80008afa:	c8 16       	ld.a %a6,[%a15]4
  P2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_CONST) p_to
)
{
  CONSTP2CONST(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_to_tcb  = p_to->p_tcb;

  if (p_to_tcb->status == OSEE_TASK_READY_STACKED) {
80008afc:	0c 22       	ld.bu %d15,[%a2]2
    osEE_hal_save_ctx_and_restore_ctx(p_to, p_to->hdb.p_scb,
80008afe:	40 54       	mov.aa %a4,%a5
80008b00:	99 55 04 00 	ld.a %a5,[%a5]4
  P2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_CONST) p_to
)
{
  CONSTP2CONST(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_to_tcb  = p_to->p_tcb;

  if (p_to_tcb->status == OSEE_TASK_READY_STACKED) {
80008b04:	1e 23       	jeq %d15,2,80008b0a <osEE_change_context_from_running+0x16>
    osEE_hal_save_ctx_and_restore_ctx(p_to, p_to->hdb.p_scb,
      p_from->hdb.p_scb);
  } else {
    osEE_hal_save_ctx_and_ready2stacked(p_to, p_to->hdb.p_scb,
80008b06:	1d 00 8d 00 	j 80008c20 <osEE_hal_save_ctx_and_ready2stacked>
)
{
  CONSTP2CONST(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_to_tcb  = p_to->p_tcb;

  if (p_to_tcb->status == OSEE_TASK_READY_STACKED) {
    osEE_hal_save_ctx_and_restore_ctx(p_to, p_to->hdb.p_scb,
80008b0a:	1d 00 6c 00 	j 80008be2 <osEE_hal_save_ctx_and_restore_ctx>

80008b0e <osEE_change_context_from_task_end>:
  P2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_CONST) p_to
)
{
  CONSTP2CONST(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_to_tcb  = p_to->p_tcb;

  if (p_to_tcb->status == OSEE_TASK_READY_STACKED) {
80008b0e:	cc 53       	ld.a %a15,[%a5]12
    osEE_hal_restore_ctx(p_to, p_to->hdb.p_scb);
80008b10:	40 54       	mov.aa %a4,%a5
80008b12:	99 55 04 00 	ld.a %a5,[%a5]4
  P2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_CONST) p_to
)
{
  CONSTP2CONST(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_to_tcb  = p_to->p_tcb;

  if (p_to_tcb->status == OSEE_TASK_READY_STACKED) {
80008b16:	0c f2       	ld.bu %d15,[%a15]2
80008b18:	1e 23       	jeq %d15,2,80008b1e <osEE_change_context_from_task_end+0x10>
    osEE_hal_restore_ctx(p_to, p_to->hdb.p_scb);
  } else {
    osEE_hal_ready2stacked(p_to, p_to->hdb.p_scb);
80008b1a:	1d 00 95 00 	j 80008c44 <osEE_hal_ready2stacked>
)
{
  CONSTP2CONST(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_to_tcb  = p_to->p_tcb;

  if (p_to_tcb->status == OSEE_TASK_READY_STACKED) {
    osEE_hal_restore_ctx(p_to, p_to->hdb.p_scb);
80008b1e:	1d 00 74 00 	j 80008c06 <osEE_hal_restore_ctx>

80008b22 <osEE_idle_task_terminate>:
  P2VAR(OsEE_CTX, AUTOMATIC, OS_APPL_DATA)      p_ctx;

  CONSTP2VAR(OsEE_HDB, AUTOMATIC, OS_APPL_DATA) p_idle_hdb  = &p_idle_tdb->hdb;
  CONSTP2VAR(OsEE_SDB, AUTOMATIC, OS_APPL_DATA) p_sdb       = p_idle_hdb->p_sdb;
  CONSTP2VAR(OsEE_SCB, AUTOMATIC, OS_APPL_DATA) p_scb       = p_idle_hdb->p_scb;
  CONSTP2CONST(OsEE_CTX, AUTOMATIC, OS_APPL_DATA) p_bos     = p_sdb->p_bos;
80008b22:	cc 40       	ld.a %a15,[%a4]0
{
  P2VAR(OsEE_CTX, AUTOMATIC, OS_APPL_DATA)      p_ctx;

  CONSTP2VAR(OsEE_HDB, AUTOMATIC, OS_APPL_DATA) p_idle_hdb  = &p_idle_tdb->hdb;
  CONSTP2VAR(OsEE_SDB, AUTOMATIC, OS_APPL_DATA) p_sdb       = p_idle_hdb->p_sdb;
  CONSTP2VAR(OsEE_SCB, AUTOMATIC, OS_APPL_DATA) p_scb       = p_idle_hdb->p_scb;
80008b24:	99 45 04 00 	ld.a %a5,[%a4]4
  CONSTP2CONST(OsEE_CTX, AUTOMATIC, OS_APPL_DATA) p_bos     = p_sdb->p_bos;
80008b28:	48 03       	ld.w %d3,[%a15]0
  P2VAR(OsEE_CTX, AUTOMATIC, OS_APPL_DATA)      p_tos       = p_scb->p_tos;
80008b2a:	cc 50       	ld.a %a15,[%a5]0
80008b2c:	3c 02       	j 80008b30 <osEE_idle_task_terminate+0xe>
80008b2e:	60 ff       	mov.a %a15,%d15

  do {
    p_ctx = p_tos;
    p_tos = p_tos->p_ctx;
80008b30:	4c f0       	ld.w %d15,[%a15]0
  } while ((p_tos != NULL) && (p_tos != p_bos));
80008b32:	8b 0f 20 22 	ne %d2,%d15,0
80008b36:	0b 3f 10 22 	and.ne %d2,%d15,%d3
80008b3a:	df 02 fa ff 	jne %d2,0,80008b2e <osEE_idle_task_terminate+0xc>

  /* Unwind the stack until the last context*/
  p_scb->p_tos = p_ctx;
80008b3e:	ec 50       	st.a [%a5]0,%a15

  osEE_hal_restore_ctx(p_idle_tdb, p_scb);
80008b40:	1d 00 63 00 	j 80008c06 <osEE_hal_restore_ctx>

80008b44 <osEE_cpu_startos>:
 *  
 *  \return Returns the current core ID.
 */ 
OSEE_STATIC_INLINE OsEE_core_id OSEE_ALWAYS_INLINE osEE_get_curr_core_id(void)
{
  return (OsEE_core_id)osEE_tc_get_csfr(OSEE_CSFR_CORE_ID);
80008b44:	4d c0 e1 bf 	mfcr %d11,$core_id
#if (!defined(OSEE_SINGLECORE))
    osEE_tc_setup_inter_irqs();
}
#endif /* !OSEE_SINGLECORE */

  tdb_size = p_kdb->tdb_array_size - 1U;
80008b48:	91 00 00 f8 	movh.a %a15,32768
80008b4c:	d9 ff 20 50 	lea %a15,[%a15]352 <80000160 <osEE_kdb_var>>

#if (!defined(OSEE_SINGLECORE))
  if (curr_core_id == OS_CORE_ID_0) {
#endif /* !OSEE_SINGLECORE */
#if (defined(OSEE_HAS_SYSTEM_TIMER))
    osEE_tc_stm_set_clockpersec();
80008b50:	6d ff a2 f5 	call 80007694 <osEE_tc_stm_set_clockpersec>
#if (!defined(OSEE_SINGLECORE))
    osEE_tc_setup_inter_irqs();
}
#endif /* !OSEE_SINGLECORE */

  tdb_size = p_kdb->tdb_array_size - 1U;
80008b54:	48 28       	ld.w %d8,[%a15]8
80008b56:	c2 f8       	add %d8,-1
  for (i = 0U; i < tdb_size; ++i) {
80008b58:	df 08 2f 00 	jeq %d8,0,80008bb6 <osEE_cpu_startos+0x72>
 *  Service Request Configuration
 *  [0..7] SRPN = Priority
 *  [10] Service Request enable
 *  [11..12] Type Of Service (means which CPU or DMA will handle it)
 */
  OSEE_TC_SRC_REG(src_offset) = OSEE_TC_SRN_TYPE_OF_SERVICE(tos) |
80008b5c:	8f 3b 00 b1 	and %d11,%d11,3
#if (!defined(OSEE_SINGLECORE))
    if (p_tdb->orig_core_id == curr_core_id) {
#endif /* !OSEE_SINGLECORE */
      if (p_tdb->task_type == OSEE_TASK_TYPE_ISR2) {
#if (defined(OSEE_HAS_SYSTEM_TIMER))
        if (p_tdb->task_func == &osEE_tricore_system_timer_handler) {
80008b60:	7b 00 00 a8 	movh %d10,32768
80008b64:	c8 1c       	ld.a %a12,[%a15]4
80008b66:	8f bb 00 b0 	sh %d11,%d11,11
80008b6a:	82 0f       	mov %d15,0
80008b6c:	1b 2a 33 a7 	addi %d10,%d10,29490
          osEE_tc_initialize_system_timer(p_tdb);
        } else
#endif /* OSEE_HAS_SYSTEM_TIMER */
        if (p_tdb->hdb.isr2_src != OSEE_TC_SRC_INVALID) {
80008b70:	bb f0 ff 9f 	mov.u %d9,65535
80008b74:	3c 04       	j 80008b7c <osEE_cpu_startos+0x38>
    osEE_tc_setup_inter_irqs();
}
#endif /* !OSEE_SINGLECORE */

  tdb_size = p_kdb->tdb_array_size - 1U;
  for (i = 0U; i < tdb_size; ++i) {
80008b76:	c2 1f       	add %d15,1
80008b78:	5f f8 1f 00 	jeq %d8,%d15,80008bb6 <osEE_cpu_startos+0x72>
    /* ISR2 initialization */
    OsEE_TDB  * const p_tdb = (*p_kdb->p_tdb_ptr_array)[i];
80008b7c:	90 cf       	addsc.a %a15,%a12,%d15,2
80008b7e:	c8 04       	ld.a %a4,[%a15]0
#if (!defined(OSEE_SINGLECORE))
    if (p_tdb->orig_core_id == curr_core_id) {
#endif /* !OSEE_SINGLECORE */
      if (p_tdb->task_type == OSEE_TASK_TYPE_ISR2) {
80008b80:	39 42 14 00 	ld.bu %d2,[%a4]20
80008b84:	df 22 f9 ff 	jne %d2,2,80008b76 <osEE_cpu_startos+0x32>
#if (defined(OSEE_HAS_SYSTEM_TIMER))
        if (p_tdb->task_func == &osEE_tricore_system_timer_handler) {
80008b88:	19 42 18 00 	ld.w %d2,[%a4]24
80008b8c:	5f a2 17 00 	jeq %d2,%d10,80008bba <osEE_cpu_startos+0x76>
          osEE_tc_initialize_system_timer(p_tdb);
        } else
#endif /* OSEE_HAS_SYSTEM_TIMER */
        if (p_tdb->hdb.isr2_src != OSEE_TC_SRC_INVALID) {
80008b90:	b9 42 08 00 	ld.hu %d2,[%a4]8
80008b94:	5f 92 f1 7f 	jeq %d2,%d9,80008b76 <osEE_cpu_startos+0x32>
80008b98:	60 22       	mov.a %a2,%d2
}

OSEE_STATIC_INLINE FUNC(uint8_t, OS_CODE) OSEE_ALWAYS_INLINE
OSEE_ISR2_VIRT_TO_HW_PRIO(TaskPrio virt_prio)
{
  return (uint8_t) (((virt_prio) & (~OSEE_ISR2_PRIO_BIT)) + 1U) ;
80008b9a:	39 42 1c 00 	ld.bu %d2,[%a4]28
 *  Service Request Configuration
 *  [0..7] SRPN = Priority
 *  [10] Service Request enable
 *  [11..12] Type Of Service (means which CPU or DMA will handle it)
 */
  OSEE_TC_SRC_REG(src_offset) = OSEE_TC_SRN_TYPE_OF_SERVICE(tos) |
80008b9e:	d9 2f 00 08 	lea %a15,[%a2]-32768
}

OSEE_STATIC_INLINE FUNC(uint8_t, OS_CODE) OSEE_ALWAYS_INLINE
OSEE_ISR2_VIRT_TO_HW_PRIO(TaskPrio virt_prio)
{
  return (uint8_t) (((virt_prio) & (~OSEE_ISR2_PRIO_BIT)) + 1U) ;
80008ba2:	c2 12       	add %d2,1
80008ba4:	b7 82 99 23 	insert %d2,%d2,8,7,25
 *  Service Request Configuration
 *  [0..7] SRPN = Priority
 *  [10] Service Request enable
 *  [11..12] Type Of Service (means which CPU or DMA will handle it)
 */
  OSEE_TC_SRC_REG(src_offset) = OSEE_TC_SRN_TYPE_OF_SERVICE(tos) |
80008ba8:	11 4f 00 ff 	addih.a %a15,%a15,61444
      OSEE_TC_SRN_ENABLE | OSEE_TC_SRN_PRIORITY(prio);
80008bac:	a6 b2       	or %d2,%d11
 *  Service Request Configuration
 *  [0..7] SRPN = Priority
 *  [10] Service Request enable
 *  [11..12] Type Of Service (means which CPU or DMA will handle it)
 */
  OSEE_TC_SRC_REG(src_offset) = OSEE_TC_SRN_TYPE_OF_SERVICE(tos) |
80008bae:	68 02       	st.w [%a15]0,%d2
    osEE_tc_setup_inter_irqs();
}
#endif /* !OSEE_SINGLECORE */

  tdb_size = p_kdb->tdb_array_size - 1U;
  for (i = 0U; i < tdb_size; ++i) {
80008bb0:	c2 1f       	add %d15,1
80008bb2:	5f f8 e5 ff 	jne %d8,%d15,80008b7c <osEE_cpu_startos+0x38>
    }
  }
#endif /* OSEE_HAS_ORTI || OSEE_HAS_STACK_MONITORING */

  return osEE_std_cpu_startos();
}
80008bb6:	82 12       	mov %d2,1
80008bb8:	00 90       	ret 
    if (p_tdb->orig_core_id == curr_core_id) {
#endif /* !OSEE_SINGLECORE */
      if (p_tdb->task_type == OSEE_TASK_TYPE_ISR2) {
#if (defined(OSEE_HAS_SYSTEM_TIMER))
        if (p_tdb->task_func == &osEE_tricore_system_timer_handler) {
          osEE_tc_initialize_system_timer(p_tdb);
80008bba:	6d ff e2 f3 	call 8000737e <osEE_tc_initialize_system_timer>
80008bbe:	3c dc       	j 80008b76 <osEE_cpu_startos+0x32>

80008bc0 <osEE_tc_change_context_from_task_end>:
  P2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_CONST) p_to
)
{
  CONSTP2CONST(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_to_tcb  = p_to->p_tcb;

  if (p_to_tcb->status == OSEE_TASK_READY_STACKED) {
80008bc0:	99 42 0c 00 	ld.a %a2,[%a4]12
static FUNC(void, OS_CODE) OSEE_NEVER_INLINE
  osEE_tc_change_context_from_task_end
(
  P2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_CONST) p_to
)
{
80008bc4:	40 4f       	mov.aa %a15,%a4
  CONSTP2CONST(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_to_tcb  = p_to->p_tcb;

  if (p_to_tcb->status == OSEE_TASK_READY_STACKED) {
80008bc6:	0c 22       	ld.bu %d15,[%a2]2
80008bc8:	1e 27       	jeq %d15,2,80008bd6 <osEE_tc_change_context_from_task_end+0x16>
    osEE_tc_setareg(a4, p_to);
    osEE_tc_setareg(a5, p_to->hdb.p_scb);
    osEE_tc_jump(osEE_hal_restore_ctx);
  } else {
    osEE_tc_setareg(a4, p_to);
80008bca:	40 f4       	mov.aa %a4,%a15
    osEE_tc_setareg(a5, p_to->hdb.p_scb);
80008bcc:	c8 1f       	ld.a %a15,[%a15]4
80008bce:	40 f5       	mov.aa %a5,%a15
    osEE_tc_jump(osEE_hal_ready2stacked);
80008bd0:	1d 00 3a 00 	j 80008c44 <osEE_hal_ready2stacked>
80008bd4:	00 90       	ret 
)
{
  CONSTP2CONST(OsEE_TCB, AUTOMATIC, OS_APPL_DATA) p_to_tcb  = p_to->p_tcb;

  if (p_to_tcb->status == OSEE_TASK_READY_STACKED) {
    osEE_tc_setareg(a4, p_to);
80008bd6:	40 f4       	mov.aa %a4,%a15
    osEE_tc_setareg(a5, p_to->hdb.p_scb);
80008bd8:	c8 1f       	ld.a %a15,[%a15]4
80008bda:	40 f5       	mov.aa %a5,%a15
    osEE_tc_jump(osEE_hal_restore_ctx);
80008bdc:	1d 00 15 00 	j 80008c06 <osEE_hal_restore_ctx>
80008be0:	00 90       	ret 

80008be2 <osEE_hal_save_ctx_and_restore_ctx>:
 */
OSEE_STATIC_INLINE OsEE_stack * OSEE_ALWAYS_INLINE osEE_get_SP(void)
{
  OsEE_stack * sp = NULL;
  /* put the stack pointer in a register in order to return it */
  __asm__ volatile ("mov.aa %0, %%SP" : "=a"(sp));
80008be2:	40 af       	mov.aa %a15,%sp
   function (automatically freed memory), since it will be the CSA restoring
   to do that. */
OSEE_STATIC_INLINE OsEE_CTX * OSEE_ALWAYS_INLINE osEE_tc_alloca_ctx(void) {
  OsEE_CTX * sp = (OsEE_CTX *)osEE_get_SP();
/* Stack grows downward, so the following is the actual stack allocation */
  sp -= 1U;
80008be4:	d9 f2 f0 ff 	lea %a2,[%a15]-16
/*=============================================================================
                          Stack utilities
 ============================================================================*/
OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_set_SP(OsEE_stack * sp)
{
  __asm__ volatile ("mov.aa %%SP, %0" : : "a"(sp) : "memory");
80008be8:	40 2a       	mov.aa %sp,%a2
{
  OsEE_CTX * p_new_ctx;
/* Alloc on the stack the new ERIKA's context */
  p_new_ctx         = osEE_tc_alloca_ctx();
/* Save the previous context */
  p_new_ctx->p_ctx  = p_scb->p_tos;
80008bea:	4c 60       	ld.w %d15,[%a6]0
80008bec:	59 ff f0 ff 	st.w [%a15]-16,%d15

/* Returns the first CSA in the Previous Context List */
OSEE_STATIC_INLINE OsEE_csa_link OSEE_ALWAYS_INLINE osEE_tc_csa_get_pcxi(void)
{
  OsEE_csa_link head;
  head.reg = osEE_tc_get_csfr(OSEE_CSFR_PCXI);
80008bf0:	4d 00 e0 ff 	mfcr %d15,$pcxi
/* Save the PCXI */
  p_new_ctx->pcxi   = osEE_tc_csa_get_pcxi();
80008bf4:	59 ff f8 ff 	st.w [%a15]-8,%d15
 ============================================================================*/
OSEE_STATIC_INLINE OsEE_addr OSEE_ALWAYS_INLINE osEE_tc_get_RA(void)
{
  OsEE_addr ra;
  /* gets the current return address */
  __asm__ volatile ("mov.aa %0, %%a11" : "=a"(ra) : : "memory");
80008bf8:	40 b3       	mov.aa %a3,%a11
/* Save the RA */
  p_new_ctx->ra     = osEE_tc_get_RA();
80008bfa:	b5 f3 fc ff 	st.a [%a15]-4,%a3
/* Save the new Top Of Stack */
  p_scb->p_tos = p_new_ctx;
80008bfe:	f4 62       	st.a [%a6],%a2
)
{
/* Save the current Context */
  osEE_tc_save_ctx(p_from_scb);
/* Jump to the restore CTX */
  osEE_tc_jump(osEE_hal_restore_ctx);
80008c00:	1d 00 03 00 	j 80008c06 <osEE_hal_restore_ctx>
80008c04:	00 90       	ret 

80008c06 <osEE_hal_restore_ctx>:
(
  P2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)  p_to_tdb,
  P2VAR(OsEE_SCB, AUTOMATIC, OS_APPL_DATA)  p_to_scb
)
{
  OsEE_CTX  const * const p_ctx = p_to_scb->p_tos;
80008c06:	cc 50       	ld.a %a15,[%a5]0
   but it minimizes the MISRA violation to a single documented point.
*/
OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_RA(OsEE_addr ra)
{
  /* sets the return address */
  __asm__ volatile ("mov.aa %%a11, %0" : : "a"(ra) : "memory");
80008c08:	c8 32       	ld.a %a2,[%a15]12
  OsEE_pcxi const         pcxi  = p_ctx->pcxi;
80008c0a:	4c f2       	ld.w %d15,[%a15]8
80008c0c:	40 2b       	mov.aa %a11,%a2

/* Set the first CSA in the Previous Context List */
OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE
  osEE_tc_csa_set_pcxi(OsEE_csa_link l_csa)
{
  osEE_tc_set_csfr(OSEE_CSFR_PCXI, l_csa.reg);
80008c0e:	cd 0f e0 0f 	mtcr $pcxi,%d15
80008c12:	0d 00 c0 04 	isync 
/* Set the return address back */
  osEE_tc_set_RA(p_ctx->ra);
/* Set the PCXI back */
  osEE_tc_csa_set_pcxi(pcxi);
/* Restore the previous Top of Stack */
  p_to_scb->p_tos = p_ctx->p_ctx;
80008c16:	4c f0       	ld.w %d15,[%a15]0
80008c18:	6c 50       	st.w [%a5]0,%d15
/* Jump to Kernel Wrapper: it will be the "ret" inside
   osEE_scheduler_task_wrapper_restore at:
   1) Restore the CSA so the SP,
   2) Return at RA address, that is the address after change context calling
      site */
  osEE_tc_jump(osEE_scheduler_task_wrapper_restore);
80008c1a:	1d ff 95 fb 	j 80008344 <osEE_scheduler_task_wrapper_restore>
80008c1e:	00 90       	ret 

80008c20 <osEE_hal_save_ctx_and_ready2stacked>:
80008c20:	40 af       	mov.aa %a15,%sp
   function (automatically freed memory), since it will be the CSA restoring
   to do that. */
OSEE_STATIC_INLINE OsEE_CTX * OSEE_ALWAYS_INLINE osEE_tc_alloca_ctx(void) {
  OsEE_CTX * sp = (OsEE_CTX *)osEE_get_SP();
/* Stack grows downward, so the following is the actual stack allocation */
  sp -= 1U;
80008c22:	d9 f2 f0 ff 	lea %a2,[%a15]-16
/*=============================================================================
                          Stack utilities
 ============================================================================*/
OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_set_SP(OsEE_stack * sp)
{
  __asm__ volatile ("mov.aa %%SP, %0" : : "a"(sp) : "memory");
80008c26:	40 2a       	mov.aa %sp,%a2
{
  OsEE_CTX * p_new_ctx;
/* Alloc on the stack the new ERIKA's context */
  p_new_ctx         = osEE_tc_alloca_ctx();
/* Save the previous context */
  p_new_ctx->p_ctx  = p_scb->p_tos;
80008c28:	4c 60       	ld.w %d15,[%a6]0
80008c2a:	59 ff f0 ff 	st.w [%a15]-16,%d15

/* Returns the first CSA in the Previous Context List */
OSEE_STATIC_INLINE OsEE_csa_link OSEE_ALWAYS_INLINE osEE_tc_csa_get_pcxi(void)
{
  OsEE_csa_link head;
  head.reg = osEE_tc_get_csfr(OSEE_CSFR_PCXI);
80008c2e:	4d 00 e0 ff 	mfcr %d15,$pcxi
/* Save the PCXI */
  p_new_ctx->pcxi   = osEE_tc_csa_get_pcxi();
80008c32:	59 ff f8 ff 	st.w [%a15]-8,%d15
 ============================================================================*/
OSEE_STATIC_INLINE OsEE_addr OSEE_ALWAYS_INLINE osEE_tc_get_RA(void)
{
  OsEE_addr ra;
  /* gets the current return address */
  __asm__ volatile ("mov.aa %0, %%a11" : "=a"(ra) : : "memory");
80008c36:	40 b3       	mov.aa %a3,%a11
/* Save the RA */
  p_new_ctx->ra     = osEE_tc_get_RA();
80008c38:	b5 f3 fc ff 	st.a [%a15]-4,%a3
/* Save the new Top Of Stack */
  p_scb->p_tos = p_new_ctx;
80008c3c:	f4 62       	st.a [%a6],%a2
)
{
/* Save the current Context */
  osEE_tc_save_ctx(p_from_scb);
/* Jump to the ready to stacked */
  osEE_tc_jump(osEE_hal_ready2stacked);
80008c3e:	1d 00 03 00 	j 80008c44 <osEE_hal_ready2stacked>
80008c42:	00 90       	ret 

80008c44 <osEE_hal_ready2stacked>:
/*=============================================================================
                          Stack utilities
 ============================================================================*/
OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_set_SP(OsEE_stack * sp)
{
  __asm__ volatile ("mov.aa %%SP, %0" : : "a"(sp) : "memory");
80008c44:	cc 50       	ld.a %a15,[%a5]0
80008c46:	40 fa       	mov.aa %sp,%a15
  __asm__ volatile ("isync" : : : "memory");
}

/** The svlcx assembler instruction */
OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_svlcx(void) {
  __asm__ volatile ("svlcx" : : : "memory");
80008c48:	0d 00 00 02 	svlcx 
 */
OSEE_STATIC_INLINE OsEE_stack * OSEE_ALWAYS_INLINE osEE_get_SP(void)
{
  OsEE_stack * sp = NULL;
  /* put the stack pointer in a register in order to return it */
  __asm__ volatile ("mov.aa %0, %%SP" : "=a"(sp));
80008c4c:	40 af       	mov.aa %a15,%sp
   function (automatically freed memory), since it will be the CSA restoring
   to do that. */
OSEE_STATIC_INLINE OsEE_CTX * OSEE_ALWAYS_INLINE osEE_tc_alloca_ctx(void) {
  OsEE_CTX * sp = (OsEE_CTX *)osEE_get_SP();
/* Stack grows downward, so the following is the actual stack allocation */
  sp -= 1U;
80008c4e:	d9 f2 f0 ff 	lea %a2,[%a15]-16
80008c52:	40 2a       	mov.aa %sp,%a2
{
  OsEE_CTX * p_new_ctx;
/* Alloc on the stack the new ERIKA's context */
  p_new_ctx         = osEE_tc_alloca_ctx();
/* Save the previous context */
  p_new_ctx->p_ctx  = p_scb->p_tos;
80008c54:	4c 50       	ld.w %d15,[%a5]0
80008c56:	59 ff f0 ff 	st.w [%a15]-16,%d15

/* Returns the first CSA in the Previous Context List */
OSEE_STATIC_INLINE OsEE_csa_link OSEE_ALWAYS_INLINE osEE_tc_csa_get_pcxi(void)
{
  OsEE_csa_link head;
  head.reg = osEE_tc_get_csfr(OSEE_CSFR_PCXI);
80008c5a:	4d 00 e0 ff 	mfcr %d15,$pcxi
/* Save the PCXI */
  p_new_ctx->pcxi   = osEE_tc_csa_get_pcxi();
80008c5e:	59 ff f8 ff 	st.w [%a15]-8,%d15
 ============================================================================*/
OSEE_STATIC_INLINE OsEE_addr OSEE_ALWAYS_INLINE osEE_tc_get_RA(void)
{
  OsEE_addr ra;
  /* gets the current return address */
  __asm__ volatile ("mov.aa %0, %%a11" : "=a"(ra) : : "memory");
80008c62:	40 b3       	mov.aa %a3,%a11
/* Save the RA */
  p_new_ctx->ra     = osEE_tc_get_RA();
80008c64:	b5 f3 fc ff 	st.a [%a15]-4,%a3
/* Save the new Top Of Stack */
  p_scb->p_tos = p_new_ctx;
80008c68:	f4 52       	st.a [%a5],%a2
   N.B. The RA saved in this context is not useful, but I prefer to use one
        save ctx code for all the cases for code readability, instead using an
        optimized one for this case */
  osEE_tc_save_ctx(p_to_scb);
/* Jump to Kernel Wrapper */
  osEE_tc_jump(osEE_scheduler_task_wrapper_run);
80008c6a:	1d ff 71 fb 	j 8000834c <osEE_scheduler_task_wrapper_run>
80008c6e:	00 90       	ret 

80008c70 <osEE_tc_change_context_from_isr2_end>:
(
  P2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_CONST) p_to
)
{
/* Reset PSW Call Depth Counter, so I can force a RFE */
  osEE_tc_set_csfr(OSEE_CSFR_PSW,
80008c70:	4d 40 e0 ff 	mfcr %d15,$psw
80008c74:	8f ff c7 f1 	andn %d15,%d15,127
80008c78:	cd 4f e0 0f 	mtcr $psw,%d15
80008c7c:	0d 00 c0 04 	isync 
   but it minimizes the MISRA violation to a single documented point.
*/
OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_set_RA(OsEE_addr ra)
{
  /* sets the return address */
  __asm__ volatile ("mov.aa %%a11, %0" : : "a"(ra) : "memory");
80008c80:	91 10 00 f8 	movh.a %a15,32769
80008c84:	d9 ff 80 f8 	lea %a15,[%a15]-29760 <80008bc0 <osEE_tc_change_context_from_task_end>>
80008c88:	40 fb       	mov.aa %a11,%a15
  __asm__ volatile ("rslcx" : : : "memory");
}

/** The rfe assembler instruction */
OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE osEE_tc_rfe(void) {
  __asm__ volatile ("rfe" : : : "memory");
80008c8a:	00 80       	rfe 
80008c8c:	00 90       	ret 

80008c8e <osEE_hal_terminate_ctx>:
  osEE_hal_terminate_ctx
(
  P2VAR(OsEE_SCB, AUTOMATIC, OS_APPL_DATA)  p_term_scb,
  VAR(OsEE_kernel_cb, AUTOMATIC)            kernel_cb
)
{
80008c8e:	20 08       	sub.a %sp,8

/* Returns the first CSA in the Free Context List */
OSEE_STATIC_INLINE OsEE_csa_link OSEE_ALWAYS_INLINE osEE_tc_csa_get_fcx(void)
{
  OsEE_csa_link head;
  head.reg = osEE_tc_get_csfr(OSEE_CSFR_FCX);
80008c90:	4d 80 e3 2f 	mfcr %d2,$fcx

/* Returns the first CSA in the Previous Context List */
OSEE_STATIC_INLINE OsEE_csa_link OSEE_ALWAYS_INLINE osEE_tc_csa_get_pcxi(void)
{
  OsEE_csa_link head;
  head.reg = osEE_tc_get_csfr(OSEE_CSFR_PCXI);
80008c94:	4d 00 e0 ff 	mfcr %d15,$pcxi
    OsEE_csa_link fcx                 = osEE_tc_csa_get_fcx();
/* Obtain Previous CSA list head, That is the head of the to_free_queue
   (will be new FCX) */
    OsEE_csa_link to_free_queue_head  = osEE_tc_csa_get_pcxi();
/* Get the the of the CSA list to be freed */
    OsEE_csa_link to_free_queue_tail  = p_term_scb->p_tos->pcxi;
80008c98:	cc 40       	ld.a %a15,[%a4]0
80008c9a:	48 23       	ld.w %d3,[%a15]8
OSEE_STATIC_INLINE OsEE_csa * OSEE_ALWAYS_INLINE
  osEE_tc_csa_link_to_pointer(OsEE_csa_link l_csa)
{
  OsEE_reg tmp_csa_addr;
  tmp_csa_addr = ((OsEE_reg)l_csa.bits.pcxs << 28U) |
    ((OsEE_reg)l_csa.bits.pcxo << 6U);
80008c9c:	b9 f4 08 00 	ld.hu %d4,[%a15]8
 */
OSEE_STATIC_INLINE OsEE_csa * OSEE_ALWAYS_INLINE
  osEE_tc_csa_link_to_pointer(OsEE_csa_link l_csa)
{
  OsEE_reg tmp_csa_addr;
  tmp_csa_addr = ((OsEE_reg)l_csa.bits.pcxs << 28U) |
80008ca0:	37 03 64 38 	extr.u %d3,%d3,16,4
    ((OsEE_reg)l_csa.bits.pcxo << 6U);
80008ca4:	06 64       	sh %d4,6
 */
OSEE_STATIC_INLINE OsEE_csa * OSEE_ALWAYS_INLINE
  osEE_tc_csa_link_to_pointer(OsEE_csa_link l_csa)
{
  OsEE_reg tmp_csa_addr;
  tmp_csa_addr = ((OsEE_reg)l_csa.bits.pcxs << 28U) |
80008ca6:	8f c3 01 30 	sh %d3,%d3,28
80008caa:	a6 43       	or %d3,%d4
80008cac:	60 3f       	mov.a %a15,%d3
  OsEE_csa_link     l_next;
  const OsEE_csa * const  p_csa = osEE_tc_csa_link_to_pointer(l_csa_at);
  if (p_csa != NULL) {
    l_next = p_csa->l_next;
  } else {
    l_next.reg = 0U;
80008cae:	82 03       	mov %d3,0
OSEE_STATIC_INLINE OsEE_csa_link OSEE_ALWAYS_INLINE
  osEE_tc_csa_get_next(OsEE_csa_link l_csa_at)
{
  OsEE_csa_link     l_next;
  const OsEE_csa * const  p_csa = osEE_tc_csa_link_to_pointer(l_csa_at);
  if (p_csa != NULL) {
80008cb0:	bc f3       	jz.a %a15,80008cb6 <osEE_hal_terminate_ctx+0x28>
    l_next = p_csa->l_next;
80008cb2:	48 03       	ld.w %d3,[%a15]0
OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE
  osEE_tc_csa_set_next(OsEE_csa_link l_csa_at, OsEE_csa_link l_next)
{
  OsEE_csa * const  p_csa = osEE_tc_csa_link_to_pointer(l_csa_at);
  if (p_csa != NULL) {
    p_csa->l_next = l_next;
80008cb4:	68 02       	st.w [%a15]0,%d2

/* Set the first CSA in the Free Context List */
OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE
  osEE_tc_csa_set_fcx(OsEE_csa_link l_csa)
{
  osEE_tc_set_csfr(OSEE_CSFR_FCX, l_csa.reg);
80008cb6:	cd 8f e3 0f 	mtcr $fcx,%d15
80008cba:	0d 00 c0 04 	isync 

/* Set the first CSA in the Previous Context List */
OSEE_STATIC_INLINE void OSEE_ALWAYS_INLINE
  osEE_tc_csa_set_pcxi(OsEE_csa_link l_csa)
{
  osEE_tc_set_csfr(OSEE_CSFR_PCXI, l_csa.reg);
80008cbe:	cd 03 e0 0f 	mtcr $pcxi,%d3
80008cc2:	0d 00 c0 04 	isync 
   since a TASK, not yet started with higher priority of the stacked ones,
   could have been activated. */
   osEE_tc_set_RA(p_term_scb->p_tos->ra);
#endif /* 0 */
/* Pop ERIKA's context */
   p_term_scb->p_tos = p_term_scb->p_tos->p_ctx;
80008cc6:	cc 40       	ld.a %a15,[%a4]0
80008cc8:	4c f0       	ld.w %d15,[%a15]0
80008cca:	6c 40       	st.w [%a4]0,%d15
   "osEE_hal_ready2stacked" PCXI. */
  {
    P2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)  p_to;
    P2VAR(OsEE_TDB, AUTOMATIC, OS_APPL_DATA)  p_from;

    p_to = osEE_scheduler_task_terminated(osEE_get_kernel(), &p_from);
80008ccc:	91 00 00 48 	movh.a %a4,32768
80008cd0:	d9 44 20 50 	lea %a4,[%a4]352 <80000160 <osEE_kdb_var>>
80008cd4:	d9 a5 04 00 	lea %a5,[%sp]4 <80000160 <osEE_kdb_var>>
80008cd8:	6d ff 06 fd 	call 800086e4 <osEE_scheduler_task_terminated>

    if (p_from->task_type == OSEE_TASK_TYPE_ISR2) {
80008cdc:	d8 01       	ld.a %a15,[%sp]4
80008cde:	39 ff 14 00 	ld.bu %d15,[%a15]20
80008ce2:	1e 25       	jeq %d15,2,80008cec <osEE_hal_terminate_ctx+0x5e>
/* Call osEE_tc_change_context_from_isr2_end to give it a CSA to return from */
      osEE_tc_change_context_from_isr2_end(p_to);
    } else {
/* Prepare to jump to osEE_tc_change_context_from_task_end */
      osEE_tc_setareg(a4, p_to);
80008ce4:	40 24       	mov.aa %a4,%a2
      osEE_tc_jump(osEE_tc_change_context_from_task_end);
80008ce6:	1d ff 6d ff 	j 80008bc0 <osEE_tc_change_context_from_task_end>
    }
  }
/* Fake infinite loop: to turn off 'noreturn' function does return warning */
  for(;;) {
    ;
  }
80008cea:	3c 00       	j 80008cea <osEE_hal_terminate_ctx+0x5c>

    p_to = osEE_scheduler_task_terminated(osEE_get_kernel(), &p_from);

    if (p_from->task_type == OSEE_TASK_TYPE_ISR2) {
/* Call osEE_tc_change_context_from_isr2_end to give it a CSA to return from */
      osEE_tc_change_context_from_isr2_end(p_to);
80008cec:	40 24       	mov.aa %a4,%a2
80008cee:	6d ff c1 ff 	call 80008c70 <osEE_tc_change_context_from_isr2_end>
80008cf2:	3c fc       	j 80008cea <osEE_hal_terminate_ctx+0x5c>

80008cf4 <__interrupt_1>:
80008cf4:	0d 00 80 04 	dsync 
80008cf8:	e0 01       	bisr 1
80008cfa:	91 00 00 f7 	movh.a %a15,28672
80008cfe:	d9 ff 00 a4 	lea %a15,[%a15]17024 <70004280 <Cdisptab>>
80008d02:	c8 2e       	ld.a %a14,[%a15]8
80008d04:	48 34       	ld.w %d4,[%a15]12
80008d06:	2d 0e 00 00 	calli %a14
80008d0a:	0d 00 40 02 	rslcx 
80008d0e:	00 80       	rfe 

80008d10 <__trap_6>:
80008d10:	0d 00 80 04 	dsync 
80008d14:	4d 00 e0 8f 	mfcr %d8,$pcxi
80008d18:	ef 78 04 00 	jz.t %d8,23,80008d20 <__trap_6+0x10>
80008d1c:	0d 00 00 03 	enable 
80008d20:	0d 00 00 02 	svlcx 
80008d24:	91 00 00 f7 	movh.a %a15,28672
80008d28:	19 f4 98 a4 	ld.w %d4,[%a15]19096 <70004a98 <Tdisptab+0x18>>
80008d2c:	60 4f       	mov.a %a15,%d4
80008d2e:	02 f4       	mov %d4,%d15
80008d30:	2d 0f 00 00 	calli %a15
80008d34:	0d 00 40 02 	rslcx 
80008d38:	00 80       	rfe 

80008d3a <atoi>:
80008d3a:	a0 05       	mov.a %a5,0
80008d3c:	3b a0 00 40 	mov %d4,10
80008d40:	1d 00 9d 00 	j 80008e7a <strtol>

80008d44 <strchr>:
80008d44:	8f f4 0f 41 	and %d4,%d4,255
80008d48:	0c 40       	ld.bu %d15,[%a4]0
80008d4a:	6e 06       	jz %d15,80008d56 <strchr+0x12>
80008d4c:	3e 43       	jeq %d15,%d4,80008d52 <strchr+0xe>
80008d4e:	b0 14       	add.a %a4,1
80008d50:	3c fc       	j 80008d48 <strchr+0x4>
80008d52:	40 42       	mov.aa %a2,%a4
80008d54:	00 90       	ret 
80008d56:	80 4f       	mov.d %d15,%a4
80008d58:	ab 0f a0 f4 	seln %d15,%d4,%d15,0
80008d5c:	60 f2       	mov.a %a2,%d15
80008d5e:	00 90       	ret 

80008d60 <strlen>:
80008d60:	80 42       	mov.d %d2,%a4
80008d62:	80 4f       	mov.d %d15,%a4
80008d64:	60 ff       	mov.a %a15,%d15
80008d66:	79 f3 00 00 	ld.b %d3,[%a15]0
80008d6a:	76 33       	jz %d3,80008d70 <strlen+0x10>
80008d6c:	c2 1f       	add %d15,1
80008d6e:	3c fb       	j 80008d64 <strlen+0x4>
80008d70:	52 22       	sub %d2,%d15,%d2
80008d72:	00 90       	ret 

80008d74 <_strtol_r>:
80008d74:	91 00 00 f7 	movh.a %a15,28672
80008d78:	99 f7 10 41 	ld.a %a7,[%a15]4368 <70001110 <__ctype_ptr__>>
80008d7c:	40 52       	mov.aa %a2,%a5
80008d7e:	79 2f 00 00 	ld.b %d15,[%a2]0
80008d82:	d9 2f 01 00 	lea %a15,[%a2]1
80008d86:	10 73       	addsc.a %a3,%a7,%d15,0
80008d88:	39 32 01 00 	ld.bu %d2,[%a3]1
80008d8c:	6f 32 04 00 	jz.t %d2,3,80008d94 <_strtol_r+0x20>
80008d90:	40 f2       	mov.aa %a2,%a15
80008d92:	3c f6       	j 80008d7e <_strtol_r+0xa>
80008d94:	8b df 22 22 	ne %d2,%d15,45
80008d98:	f6 27       	jnz %d2,80008da6 <_strtol_r+0x32>
80008d9a:	d9 2f 02 00 	lea %a15,[%a2]2 <80000002 <BootModeHeader0+0x2>>
80008d9e:	79 2f 01 00 	ld.b %d15,[%a2]1 <80000001 <BootModeHeader0+0x1>>
80008da2:	82 12       	mov %d2,1
80008da4:	3c 09       	j 80008db6 <_strtol_r+0x42>
80008da6:	8b bf 22 52 	ne %d5,%d15,43
80008daa:	82 02       	mov %d2,0
80008dac:	f6 55       	jnz %d5,80008db6 <_strtol_r+0x42>
80008dae:	79 2f 01 00 	ld.b %d15,[%a2]1 <80000001 <BootModeHeader0+0x1>>
80008db2:	d9 2f 02 00 	lea %a15,[%a2]2 <80000002 <BootModeHeader0+0x2>>
80008db6:	8f 04 c1 51 	andn %d5,%d4,16
80008dba:	df 05 19 80 	jne %d5,0,80008dec <_strtol_r+0x78>
80008dbe:	8b 0f 23 32 	ne %d3,%d15,48
80008dc2:	8b 04 00 62 	eq %d6,%d4,0
80008dc6:	df 03 11 80 	jne %d3,0,80008de8 <_strtol_r+0x74>
80008dca:	79 f5 00 00 	ld.b %d5,[%a15]0 <70000000 <__DSPR0_START>>
80008dce:	ab 84 a0 46 	seln %d4,%d6,%d4,8
80008dd2:	8f 05 c2 51 	andn %d5,%d5,32
80008dd6:	8b 85 25 52 	ne %d5,%d5,88
80008dda:	f6 59       	jnz %d5,80008dec <_strtol_r+0x78>
80008ddc:	79 ff 01 00 	ld.b %d15,[%a15]1 <70000001 <__DSPR0_START+0x1>>
80008de0:	3b 00 01 40 	mov %d4,16
80008de4:	b0 2f       	add.a %a15,2
80008de6:	3c 03       	j 80008dec <_strtol_r+0x78>
80008de8:	ab a4 a0 46 	seln %d4,%d6,%d4,10
80008dec:	7b 00 00 68 	movh %d6,32768
80008df0:	1b f6 ff 3f 	addi %d3,%d6,-1
80008df4:	2b 36 40 62 	sel %d6,%d2,%d6,%d3
80008df8:	4b 46 11 62 	div.u %e6,%d6,%d4
80008dfc:	82 05       	mov %d5,0
80008dfe:	82 03       	mov %d3,0
80008e00:	02 70       	mov %d0,%d7
80008e02:	3b 70 03 10 	mov %d1,55
80008e06:	10 72       	addsc.a %a2,%a7,%d15,0
80008e08:	39 27 01 00 	ld.bu %d7,[%a2]1
80008e0c:	6f 27 05 00 	jz.t %d7,2,80008e16 <_strtol_r+0xa2>
80008e10:	1b 0f fd ff 	addi %d15,%d15,-48
80008e14:	3c 0a       	j 80008e28 <_strtol_r+0xb4>
80008e16:	8f 37 00 71 	and %d7,%d7,3
80008e1a:	df 07 1b 00 	jeq %d7,0,80008e50 <_strtol_r+0xdc>
80008e1e:	8b 17 00 72 	eq %d7,%d7,1
80008e22:	ab 71 85 77 	sel %d7,%d7,%d1,87
80008e26:	a2 7f       	sub %d15,%d7
80008e28:	7f 4f 14 00 	jge %d15,%d4,80008e50 <_strtol_r+0xdc>
80008e2c:	0b 36 30 71 	lt.u %d7,%d6,%d3
80008e30:	8b 05 20 75 	or.lt %d7,%d5,0
80008e34:	82 f5       	mov %d5,-1
80008e36:	f6 79       	jnz %d7,80008e48 <_strtol_r+0xd4>
80008e38:	0b 63 00 71 	eq %d7,%d3,%d6
80008e3c:	0b f0 20 72 	and.lt %d7,%d0,%d15
80008e40:	f6 74       	jnz %d7,80008e48 <_strtol_r+0xd4>
80008e42:	03 43 0a 3f 	madd %d3,%d15,%d3,%d4
80008e46:	82 15       	mov %d5,1
80008e48:	79 ff 00 00 	ld.b %d15,[%a15]0
80008e4c:	b0 1f       	add.a %a15,1
80008e4e:	3c dc       	j 80008e06 <_strtol_r+0x92>
80008e50:	df f5 0b 80 	jne %d5,-1,80008e66 <_strtol_r+0xf2>
80008e54:	7b 00 00 38 	movh %d3,32768
80008e58:	9a f3       	add %d15,%d3,-1
80008e5a:	2b f3 40 22 	sel %d2,%d2,%d3,%d15
80008e5e:	da 22       	mov %d15,34
80008e60:	6c 40       	st.w [%a4]0,%d15
80008e62:	7c 68       	jnz.a %a6,80008e72 <_strtol_r+0xfe>
80008e64:	00 90       	ret 
80008e66:	8b 03 00 f1 	rsub %d15,%d3,0
80008e6a:	2b 3f 40 22 	sel %d2,%d2,%d15,%d3
80008e6e:	bc 65       	jz.a %a6,80008e78 <_strtol_r+0x104>
80008e70:	76 53       	jz %d5,80008e76 <_strtol_r+0x102>
80008e72:	d9 f5 ff ff 	lea %a5,[%a15]-1
80008e76:	f4 65       	st.a [%a6],%a5
80008e78:	00 90       	ret 

80008e7a <strtol>:
80008e7a:	91 00 00 27 	movh.a %a2,28672
80008e7e:	40 4f       	mov.aa %a15,%a4
80008e80:	99 24 18 41 	ld.a %a4,[%a2]4376 <70001118 <_impure_ptr>>
80008e84:	40 56       	mov.aa %a6,%a5
80008e86:	40 f5       	mov.aa %a5,%a15
80008e88:	1d ff 76 ff 	j 80008d74 <_strtol_r>

80008e8c <_vsprintf_r>:
80008e8c:	20 68       	sub.a %sp,104
80008e8e:	3b 80 20 f0 	mov %d15,520
80008e92:	ac a6       	st.h [%sp]12,%d15
80008e94:	82 ff       	mov %d15,-1
80008e96:	06 ff       	sh %d15,-1
80008e98:	f4 a5       	st.a [%sp],%a5
80008e9a:	b5 a5 10 00 	st.a [%sp]16,%a5
80008e9e:	78 02       	st.w [%sp]8,%d15
80008ea0:	78 05       	st.w [%sp]20,%d15
80008ea2:	40 a5       	mov.aa %a5,%sp
80008ea4:	82 ff       	mov %d15,-1
80008ea6:	ac a7       	st.h [%sp]14,%d15
80008ea8:	6d 00 12 00 	call 80008ecc <_svfprintf_r>
80008eac:	d8 00       	ld.a %a15,[%sp]0
80008eae:	82 0f       	mov %d15,0
80008eb0:	28 0f       	st.b [%a15]0,%d15
80008eb2:	00 90       	ret 

80008eb4 <vsprintf>:
80008eb4:	91 00 00 37 	movh.a %a3,28672
80008eb8:	40 42       	mov.aa %a2,%a4
80008eba:	99 34 18 41 	ld.a %a4,[%a3]4376 <70001118 <_impure_ptr>>
80008ebe:	40 5f       	mov.aa %a15,%a5
80008ec0:	40 67       	mov.aa %a7,%a6
80008ec2:	40 25       	mov.aa %a5,%a2
80008ec4:	40 f6       	mov.aa %a6,%a15
80008ec6:	1d ff e3 ff 	j 80008e8c <_vsprintf_r>
	...

80008ecc <_svfprintf_r>:
80008ecc:	20 d0       	sub.a %sp,208
80008ece:	80 5b       	mov.d %d11,%a5
80008ed0:	80 4c       	mov.d %d12,%a4
80008ed2:	b5 a6 18 00 	st.a [%sp]24,%a6
80008ed6:	40 7f       	mov.aa %a15,%a7
80008ed8:	6d 00 c4 0f 	call 8000ae60 <_localeconv_r>
80008edc:	d4 22       	ld.a %a2,[%a2]
80008ede:	40 24       	mov.aa %a4,%a2
80008ee0:	b5 a2 34 00 	st.a [%sp]52,%a2
80008ee4:	6d ff 3e ff 	call 80008d60 <strlen>
80008ee8:	60 b2       	mov.a %a2,%d11
80008eea:	59 a2 20 00 	st.w [%sp]32,%d2
80008eee:	8c 26       	ld.h %d15,[%a2]12
80008ef0:	6f 7f 16 00 	jz.t %d15,7,80008f1c <_svfprintf_r+0x50>
80008ef4:	4c 24       	ld.w %d15,[%a2]16
80008ef6:	ee 13       	jnz %d15,80008f1c <_svfprintf_r+0x50>
80008ef8:	60 c4       	mov.a %a4,%d12
80008efa:	3b 00 04 40 	mov %d4,64
80008efe:	6d 00 b6 0f 	call 8000ae6a <_malloc_r>
80008f02:	60 b3       	mov.a %a3,%d11
80008f04:	f4 32       	st.a [%a3],%a2
80008f06:	b5 32 10 00 	st.a [%a3]16,%a2
80008f0a:	7c 26       	jnz.a %a2,80008f16 <_svfprintf_r+0x4a>
80008f0c:	60 cf       	mov.a %a15,%d12
80008f0e:	da 0c       	mov %d15,12
80008f10:	68 0f       	st.w [%a15]0,%d15
80008f12:	82 f2       	mov %d2,-1
80008f14:	00 90       	ret 
80008f16:	60 b2       	mov.a %a2,%d11
80008f18:	da 40       	mov %d15,64
80008f1a:	6c 25       	st.w [%a2]20,%d15
80008f1c:	82 0f       	mov %d15,0
80008f1e:	d9 a2 10 20 	lea %a2,[%sp]144
80008f22:	a0 03       	mov.a %a3,0
80008f24:	b5 a2 1c 10 	st.a [%sp]92,%a2
80008f28:	78 19       	st.w [%sp]100,%d15
80008f2a:	78 18       	st.w [%sp]96,%d15
80008f2c:	78 05       	st.w [%sp]20,%d15
80008f2e:	78 0b       	st.w [%sp]44,%d15
80008f30:	78 0c       	st.w [%sp]48,%d15
80008f32:	b5 a3 3c 00 	st.a [%sp]60,%a3
80008f36:	78 0e       	st.w [%sp]56,%d15
80008f38:	78 0a       	st.w [%sp]40,%d15
80008f3a:	40 2e       	mov.aa %a14,%a2
80008f3c:	99 ac 18 00 	ld.a %a12,[%sp]24
80008f40:	79 cf 00 00 	ld.b %d15,[%a12]0
80008f44:	8b 0f 20 32 	ne %d3,%d15,0
80008f48:	8b 5f 22 34 	and.ne %d3,%d15,37
80008f4c:	76 33       	jz %d3,80008f52 <_svfprintf_r+0x86>
80008f4e:	b0 1c       	add.a %a12,1
80008f50:	3c f8       	j 80008f40 <_svfprintf_r+0x74>
80008f52:	99 a3 18 00 	ld.a %a3,[%sp]24
80008f56:	01 3c 20 30 	sub.a %a3,%a12,%a3
80008f5a:	80 3f       	mov.d %d15,%a3
80008f5c:	6e 23       	jz %d15,80008fa2 <_svfprintf_r+0xd6>
80008f5e:	19 a3 24 10 	ld.w %d3,[%sp]100
80008f62:	99 a3 18 00 	ld.a %a3,[%sp]24
80008f66:	42 f3       	add %d3,%d15
80008f68:	59 a3 24 10 	st.w [%sp]100,%d3
80008f6c:	19 a3 20 10 	ld.w %d3,[%sp]96
80008f70:	f4 e3       	st.a [%a14],%a3
80008f72:	c2 13       	add %d3,1
80008f74:	6c e1       	st.w [%a14]4,%d15
80008f76:	59 a3 20 10 	st.w [%sp]96,%d3
80008f7a:	8b 83 80 32 	ge %d3,%d3,8
80008f7e:	d9 ee 08 00 	lea %a14,[%a14]8
80008f82:	76 3b       	jz %d3,80008f98 <_svfprintf_r+0xcc>
80008f84:	60 c4       	mov.a %a4,%d12
80008f86:	60 b5       	mov.a %a5,%d11
80008f88:	d9 a6 1c 10 	lea %a6,[%sp]92
80008f8c:	6d 00 db 14 	call 8000b942 <__ssprint_r>
80008f90:	df 02 69 88 	jne %d2,0,8000a062 <_svfprintf_r+0x1196>
80008f94:	d9 ae 10 20 	lea %a14,[%sp]144
80008f98:	19 a2 28 00 	ld.w %d2,[%sp]40
80008f9c:	42 f2       	add %d2,%d15
80008f9e:	59 a2 28 00 	st.w [%sp]40,%d2
80008fa2:	79 cf 00 00 	ld.b %d15,[%a12]0
80008fa6:	df 0f 56 08 	jeq %d15,0,8000a052 <_svfprintf_r+0x1186>
80008faa:	82 0f       	mov %d15,0
80008fac:	82 02       	mov %d2,0
80008fae:	e9 af 01 10 	st.b [%sp]65,%d15
80008fb2:	d9 c2 01 00 	lea %a2,[%a12]1
80008fb6:	82 0f       	mov %d15,0
80008fb8:	82 fe       	mov %d14,-1
80008fba:	59 a2 1c 00 	st.w [%sp]28,%d2
80008fbe:	82 0a       	mov %d10,0
80008fc0:	79 22 00 00 	ld.b %d2,[%a2]0
80008fc4:	d9 23 01 00 	lea %a3,[%a2]1
80008fc8:	b5 a3 18 00 	st.a [%sp]24,%a3
80008fcc:	59 a2 10 00 	st.w [%sp]16,%d2
80008fd0:	19 a2 10 00 	ld.w %d2,[%sp]16
80008fd4:	1b 02 fe 3f 	addi %d3,%d2,-32
80008fd8:	8b 93 a5 42 	ge.u %d4,%d3,89
80008fdc:	df 04 19 84 	jne %d4,0,8000980e <_svfprintf_r+0x942>
80008fe0:	91 10 00 28 	movh.a %a2,32769
80008fe4:	d9 22 f0 f8 	lea %a2,[%a2]-28688 <80008ff0 <_svfprintf_r+0x124>>
80008fe8:	01 23 02 76 	addsc.a %a7,%a2,%d3,2
80008fec:	dc 07       	ji %a7
80008fee:	00 00       	nop 
80008ff0:	1d 00 c3 00 	j 80009176 <_svfprintf_r+0x2aa>
80008ff4:	1d 00 0d 04 	j 8000980e <_svfprintf_r+0x942>
80008ff8:	1d 00 0b 04 	j 8000980e <_svfprintf_r+0x942>
80008ffc:	1d 00 c0 00 	j 8000917c <_svfprintf_r+0x2b0>
80009000:	1d 00 07 04 	j 8000980e <_svfprintf_r+0x942>
80009004:	1d 00 05 04 	j 8000980e <_svfprintf_r+0x942>
80009008:	1d 00 03 04 	j 8000980e <_svfprintf_r+0x942>
8000900c:	1d 00 01 04 	j 8000980e <_svfprintf_r+0x942>
80009010:	1d 00 ff 03 	j 8000980e <_svfprintf_r+0x942>
80009014:	1d 00 fd 03 	j 8000980e <_svfprintf_r+0x942>
80009018:	1d 00 b5 00 	j 80009182 <_svfprintf_r+0x2b6>
8000901c:	1d 00 9c 00 	j 80009154 <_svfprintf_r+0x288>
80009020:	1d 00 f7 03 	j 8000980e <_svfprintf_r+0x942>
80009024:	1d 00 b8 00 	j 80009194 <_svfprintf_r+0x2c8>
80009028:	1d 00 b9 00 	j 8000919a <_svfprintf_r+0x2ce>
8000902c:	1d 00 f1 03 	j 8000980e <_svfprintf_r+0x942>
80009030:	1d 00 de 00 	j 800091ec <_svfprintf_r+0x320>
80009034:	1d 00 df 00 	j 800091f2 <_svfprintf_r+0x326>
80009038:	1d 00 dd 00 	j 800091f2 <_svfprintf_r+0x326>
8000903c:	1d 00 db 00 	j 800091f2 <_svfprintf_r+0x326>
80009040:	1d 00 d9 00 	j 800091f2 <_svfprintf_r+0x326>
80009044:	1d 00 d7 00 	j 800091f2 <_svfprintf_r+0x326>
80009048:	1d 00 d5 00 	j 800091f2 <_svfprintf_r+0x326>
8000904c:	1d 00 d3 00 	j 800091f2 <_svfprintf_r+0x326>
80009050:	1d 00 d1 00 	j 800091f2 <_svfprintf_r+0x326>
80009054:	1d 00 cf 00 	j 800091f2 <_svfprintf_r+0x326>
80009058:	1d 00 db 03 	j 8000980e <_svfprintf_r+0x942>
8000905c:	1d 00 d9 03 	j 8000980e <_svfprintf_r+0x942>
80009060:	1d 00 d7 03 	j 8000980e <_svfprintf_r+0x942>
80009064:	1d 00 d5 03 	j 8000980e <_svfprintf_r+0x942>
80009068:	1d 00 d3 03 	j 8000980e <_svfprintf_r+0x942>
8000906c:	1d 00 d1 03 	j 8000980e <_svfprintf_r+0x942>
80009070:	1d 00 cf 03 	j 8000980e <_svfprintf_r+0x942>
80009074:	1d 00 cd 03 	j 8000980e <_svfprintf_r+0x942>
80009078:	1d 00 cb 03 	j 8000980e <_svfprintf_r+0x942>
8000907c:	1d 00 c9 03 	j 8000980e <_svfprintf_r+0x942>
80009080:	1d 00 f9 00 	j 80009272 <_svfprintf_r+0x3a6>
80009084:	1d 00 21 01 	j 800092c6 <_svfprintf_r+0x3fa>
80009088:	1d 00 c3 03 	j 8000980e <_svfprintf_r+0x942>
8000908c:	1d 00 1d 01 	j 800092c6 <_svfprintf_r+0x3fa>
80009090:	1d 00 bf 03 	j 8000980e <_svfprintf_r+0x942>
80009094:	1d 00 bd 03 	j 8000980e <_svfprintf_r+0x942>
80009098:	1d 00 bb 03 	j 8000980e <_svfprintf_r+0x942>
8000909c:	1d 00 b9 03 	j 8000980e <_svfprintf_r+0x942>
800090a0:	1d 00 c6 00 	j 8000922c <_svfprintf_r+0x360>
800090a4:	1d 00 b5 03 	j 8000980e <_svfprintf_r+0x942>
800090a8:	1d 00 b3 03 	j 8000980e <_svfprintf_r+0x942>
800090ac:	1d 00 92 02 	j 800095d0 <_svfprintf_r+0x704>
800090b0:	1d 00 af 03 	j 8000980e <_svfprintf_r+0x942>
800090b4:	1d 00 ad 03 	j 8000980e <_svfprintf_r+0x942>
800090b8:	1d 00 ab 03 	j 8000980e <_svfprintf_r+0x942>
800090bc:	1d 00 a9 03 	j 8000980e <_svfprintf_r+0x942>
800090c0:	1d 00 a7 03 	j 8000980e <_svfprintf_r+0x942>
800090c4:	1d 00 d0 02 	j 80009664 <_svfprintf_r+0x798>
800090c8:	1d 00 a3 03 	j 8000980e <_svfprintf_r+0x942>
800090cc:	1d 00 a1 03 	j 8000980e <_svfprintf_r+0x942>
800090d0:	1d 00 4b 00 	j 80009166 <_svfprintf_r+0x29a>
800090d4:	1d 00 9d 03 	j 8000980e <_svfprintf_r+0x942>
800090d8:	1d 00 9b 03 	j 8000980e <_svfprintf_r+0x942>
800090dc:	1d 00 99 03 	j 8000980e <_svfprintf_r+0x942>
800090e0:	1d 00 97 03 	j 8000980e <_svfprintf_r+0x942>
800090e4:	1d 00 95 03 	j 8000980e <_svfprintf_r+0x942>
800090e8:	1d 00 93 03 	j 8000980e <_svfprintf_r+0x942>
800090ec:	1d 00 91 03 	j 8000980e <_svfprintf_r+0x942>
800090f0:	1d 00 8f 03 	j 8000980e <_svfprintf_r+0x942>
800090f4:	1d 00 8d 03 	j 8000980e <_svfprintf_r+0x942>
800090f8:	1d 00 8b 03 	j 8000980e <_svfprintf_r+0x942>
800090fc:	1d 00 b0 00 	j 8000925c <_svfprintf_r+0x390>
80009100:	1d 00 2f 00 	j 8000915e <_svfprintf_r+0x292>
80009104:	1d 00 e1 00 	j 800092c6 <_svfprintf_r+0x3fa>
80009108:	1d 00 df 00 	j 800092c6 <_svfprintf_r+0x3fa>
8000910c:	1d 00 dd 00 	j 800092c6 <_svfprintf_r+0x3fa>
80009110:	1d 00 91 00 	j 80009232 <_svfprintf_r+0x366>
80009114:	1d 00 25 00 	j 8000915e <_svfprintf_r+0x292>
80009118:	1d 00 7b 03 	j 8000980e <_svfprintf_r+0x942>
8000911c:	1d 00 79 03 	j 8000980e <_svfprintf_r+0x942>
80009120:	1d 00 8c 00 	j 80009238 <_svfprintf_r+0x36c>
80009124:	1d 00 75 03 	j 8000980e <_svfprintf_r+0x942>
80009128:	1d 00 39 02 	j 8000959a <_svfprintf_r+0x6ce>
8000912c:	1d 00 54 02 	j 800095d4 <_svfprintf_r+0x708>
80009130:	1d 00 66 02 	j 800095fc <_svfprintf_r+0x730>
80009134:	1d 00 90 00 	j 80009254 <_svfprintf_r+0x388>
80009138:	1d 00 6b 03 	j 8000980e <_svfprintf_r+0x942>
8000913c:	1d 00 77 02 	j 8000962a <_svfprintf_r+0x75e>
80009140:	1d 00 67 03 	j 8000980e <_svfprintf_r+0x942>
80009144:	1d 00 92 02 	j 80009668 <_svfprintf_r+0x79c>
80009148:	1d 00 63 03 	j 8000980e <_svfprintf_r+0x942>
8000914c:	1d 00 61 03 	j 8000980e <_svfprintf_r+0x942>
80009150:	1d 00 a0 02 	j 80009690 <_svfprintf_r+0x7c4>
80009154:	da 2b       	mov %d15,43
80009156:	99 a2 18 00 	ld.a %a2,[%sp]24
8000915a:	1d ff 33 ff 	j 80008fc0 <_svfprintf_r+0xf4>
8000915e:	e9 af 01 10 	st.b [%sp]65,%d15
80009162:	1d 00 8c 00 	j 8000927a <_svfprintf_r+0x3ae>
80009166:	e9 af 01 10 	st.b [%sp]65,%d15
8000916a:	7b 00 00 f8 	movh %d15,32768
8000916e:	1b 0f 72 f0 	addi %d15,%d15,1824
80009172:	1d 00 95 02 	j 8000969c <_svfprintf_r+0x7d0>
80009176:	ab 0f 82 ff 	sel %d15,%d15,%d15,32
8000917a:	3c ee       	j 80009156 <_svfprintf_r+0x28a>
8000917c:	8f 1a 40 a1 	or %d10,%d10,1
80009180:	3c eb       	j 80009156 <_svfprintf_r+0x28a>
80009182:	48 02       	ld.w %d2,[%a15]0
80009184:	b0 4f       	add.a %a15,4
80009186:	59 a2 1c 00 	st.w [%sp]28,%d2
8000918a:	ff 02 e6 7f 	jge %d2,0,80009156 <_svfprintf_r+0x28a>
8000918e:	32 52       	rsub %d2
80009190:	59 a2 1c 00 	st.w [%sp]28,%d2
80009194:	8f 4a 40 a1 	or %d10,%d10,4
80009198:	3c df       	j 80009156 <_svfprintf_r+0x28a>
8000919a:	99 a3 18 00 	ld.a %a3,[%sp]24
8000919e:	99 a2 18 00 	ld.a %a2,[%sp]24
800091a2:	79 32 00 00 	ld.b %d2,[%a3]0
800091a6:	b0 12       	add.a %a2,1
800091a8:	59 a2 10 00 	st.w [%sp]16,%d2
800091ac:	8b a2 02 32 	eq %d3,%d2,42
800091b0:	f6 33       	jnz %d3,800091b6 <_svfprintf_r+0x2ea>
800091b2:	82 05       	mov %d5,0
800091b4:	3c 08       	j 800091c4 <_svfprintf_r+0x2f8>
800091b6:	48 0e       	ld.w %d14,[%a15]0
800091b8:	b5 a2 18 00 	st.a [%sp]24,%a2
800091bc:	b0 4f       	add.a %a15,4
800091be:	8b fe 5f e3 	max %d14,%d14,-1
800091c2:	3c ca       	j 80009156 <_svfprintf_r+0x28a>
800091c4:	19 a2 10 00 	ld.w %d2,[%sp]16
800091c8:	1b 02 fd 3f 	addi %d3,%d2,-48
800091cc:	ff a3 0a 80 	jge.u %d3,10,800091e0 <_svfprintf_r+0x314>
800091d0:	79 22 00 00 	ld.b %d2,[%a2]0
800091d4:	13 a5 20 53 	madd %d5,%d3,%d5,10
800091d8:	59 a2 10 00 	st.w [%sp]16,%d2
800091dc:	b0 12       	add.a %a2,1
800091de:	3c f3       	j 800091c4 <_svfprintf_r+0x2f8>
800091e0:	8b f5 5f e3 	max %d14,%d5,-1
800091e4:	b5 a2 18 00 	st.a [%sp]24,%a2
800091e8:	1d ff f4 fe 	j 80008fd0 <_svfprintf_r+0x104>
800091ec:	8f 0a 48 a1 	or %d10,%d10,128
800091f0:	3c b3       	j 80009156 <_svfprintf_r+0x28a>
800091f2:	82 02       	mov %d2,0
800091f4:	59 a2 1c 00 	st.w [%sp]28,%d2
800091f8:	19 a2 10 00 	ld.w %d2,[%sp]16
800091fc:	99 a3 18 00 	ld.a %a3,[%sp]24
80009200:	1b 02 fd 4f 	addi %d4,%d2,-48
80009204:	19 a2 1c 00 	ld.w %d2,[%sp]28
80009208:	99 a2 18 00 	ld.a %a2,[%sp]24
8000920c:	13 a2 20 24 	madd %d2,%d4,%d2,10
80009210:	b0 12       	add.a %a2,1
80009212:	59 a2 1c 00 	st.w [%sp]28,%d2
80009216:	79 32 00 00 	ld.b %d2,[%a3]0
8000921a:	b5 a2 18 00 	st.a [%sp]24,%a2
8000921e:	59 a2 10 00 	st.w [%sp]16,%d2
80009222:	1b 02 fd 4f 	addi %d4,%d2,-48
80009226:	bf a4 e9 ff 	jlt.u %d4,10,800091f8 <_svfprintf_r+0x32c>
8000922a:	3c dd       	j 800091e4 <_svfprintf_r+0x318>
8000922c:	8f 8a 40 a1 	or %d10,%d10,8
80009230:	3c 93       	j 80009156 <_svfprintf_r+0x28a>
80009232:	8f 0a 44 a1 	or %d10,%d10,64
80009236:	3c 90       	j 80009156 <_svfprintf_r+0x28a>
80009238:	99 a3 18 00 	ld.a %a3,[%sp]24
8000923c:	79 33 00 00 	ld.b %d3,[%a3]0
80009240:	8b c3 26 32 	ne %d3,%d3,108
80009244:	f6 35       	jnz %d3,8000924e <_svfprintf_r+0x382>
80009246:	b0 13       	add.a %a3,1
80009248:	b5 a3 18 00 	st.a [%sp]24,%a3
8000924c:	3c 04       	j 80009254 <_svfprintf_r+0x388>
8000924e:	8f 0a 41 a1 	or %d10,%d10,16
80009252:	3c 82       	j 80009156 <_svfprintf_r+0x28a>
80009254:	8f 0a 42 a1 	or %d10,%d10,32
80009258:	1d ff 7f ff 	j 80009156 <_svfprintf_r+0x28a>
8000925c:	48 03       	ld.w %d3,[%a15]0
8000925e:	d9 fc 04 00 	lea %a12,[%a15]4
80009262:	e9 a3 28 10 	st.b [%sp]104,%d3
80009266:	82 03       	mov %d3,0
80009268:	e9 a3 01 10 	st.b [%sp]65,%d3
8000926c:	60 ad       	mov.a %a13,%d10
8000926e:	1d 00 dc 02 	j 80009826 <_svfprintf_r+0x95a>
80009272:	e9 af 01 10 	st.b [%sp]65,%d15
80009276:	8f 0a 41 a1 	or %d10,%d10,16
8000927a:	60 ad       	mov.a %a13,%d10
8000927c:	6f 5a 07 00 	jz.t %d10,5,8000928a <_svfprintf_r+0x3be>
80009280:	d9 fc 08 00 	lea %a12,[%a15]8
80009284:	09 f8 40 09 	ld.d %e8,[%a15]
80009288:	3c 12       	j 800092ac <_svfprintf_r+0x3e0>
8000928a:	d9 f2 04 00 	lea %a2,[%a15]4
8000928e:	6f 4a 05 00 	jz.t %d10,4,80009298 <_svfprintf_r+0x3cc>
80009292:	40 2c       	mov.aa %a12,%a2
80009294:	48 08       	ld.w %d8,[%a15]0
80009296:	3c 09       	j 800092a8 <_svfprintf_r+0x3dc>
80009298:	48 03       	ld.w %d3,[%a15]0
8000929a:	40 2c       	mov.aa %a12,%a2
8000929c:	0b 30 00 88 	mov %e8,%d3
800092a0:	6f 6a 06 00 	jz.t %d10,6,800092ac <_svfprintf_r+0x3e0>
800092a4:	37 03 50 80 	extr %d8,%d3,0,16
800092a8:	0b 80 00 88 	mov %e8,%d8
800092ac:	82 13       	mov %d3,1
800092ae:	ff 09 1d 02 	jge %d9,0,800096e8 <_svfprintf_r+0x81c>
800092b2:	32 59       	rsub %d9
800092b4:	32 58       	rsub %d8
800092b6:	3b d0 02 70 	mov %d7,45
800092ba:	ab f9 1f 98 	cadd %d9,%d8,%d9,-1
800092be:	e9 a7 01 10 	st.b [%sp]65,%d7
800092c2:	1d 00 13 02 	j 800096e8 <_svfprintf_r+0x81c>
800092c6:	e9 af 01 10 	st.b [%sp]65,%d15
800092ca:	4c f0       	ld.w %d15,[%a15]0
800092cc:	d9 fc 08 00 	lea %a12,[%a15]8
800092d0:	78 0b       	st.w [%sp]44,%d15
800092d2:	4c f1       	ld.w %d15,[%a15]4
800092d4:	19 a4 2c 00 	ld.w %d4,[%sp]44
800092d8:	78 0c       	st.w [%sp]48,%d15
800092da:	19 a5 30 00 	ld.w %d5,[%sp]48
800092de:	6d 00 02 13 	call 8000b8e2 <__fpclassifyd>
800092e2:	19 a4 2c 00 	ld.w %d4,[%sp]44
800092e6:	19 a5 30 00 	ld.w %d5,[%sp]48
800092ea:	df 12 18 80 	jne %d2,1,8000931a <_svfprintf_r+0x44e>
800092ee:	d2 06       	mov %e6,0
800092f0:	6d 00 36 1b 	call 8000c95c <__ltdf2>
800092f4:	ce 25       	jgez %d2,800092fe <_svfprintf_r+0x432>
800092f6:	3b d0 02 30 	mov %d3,45
800092fa:	e9 a3 01 10 	st.b [%sp]65,%d3
800092fe:	58 04       	ld.w %d15,[%sp]16
80009300:	7b 00 00 78 	movh %d7,32768
80009304:	8b 8f 84 32 	ge %d3,%d15,72
80009308:	1b 47 71 d0 	addi %d13,%d7,1812
8000930c:	df 03 17 80 	jne %d3,0,8000933a <_svfprintf_r+0x46e>
80009310:	7b 00 00 78 	movh %d7,32768
80009314:	1b 07 71 d0 	addi %d13,%d7,1808
80009318:	3c 11       	j 8000933a <_svfprintf_r+0x46e>
8000931a:	6d 00 e4 12 	call 8000b8e2 <__fpclassifyd>
8000931e:	58 04       	ld.w %d15,[%sp]16
80009320:	df 02 13 80 	jne %d2,0,80009346 <_svfprintf_r+0x47a>
80009324:	7b 00 00 78 	movh %d7,32768
80009328:	8b 8f 84 32 	ge %d3,%d15,72
8000932c:	1b c7 71 d0 	addi %d13,%d7,1820
80009330:	f6 35       	jnz %d3,8000933a <_svfprintf_r+0x46e>
80009332:	7b 00 00 78 	movh %d7,32768
80009336:	1b 87 71 d0 	addi %d13,%d7,1816
8000933a:	8f 0a c8 a1 	andn %d10,%d10,128
8000933e:	60 ad       	mov.a %a13,%d10
80009340:	82 39       	mov %d9,3
80009342:	1d 00 78 02 	j 80009832 <_svfprintf_r+0x966>
80009346:	8f 0f c2 f1 	andn %d15,%d15,32
8000934a:	78 01       	st.w [%sp]4,%d15
8000934c:	df fe 09 00 	jeq %d14,-1,8000935e <_svfprintf_r+0x492>
80009350:	8b 0e 00 72 	eq %d7,%d14,0
80009354:	8b 7f 04 74 	and.eq %d7,%d15,71
80009358:	ab 1e a0 e7 	seln %d14,%d7,%d14,1
8000935c:	3c 02       	j 80009360 <_svfprintf_r+0x494>
8000935e:	82 6e       	mov %d14,6
80009360:	19 a3 30 00 	ld.w %d3,[%sp]48
80009364:	8f 0a 50 21 	or %d2,%d10,256
80009368:	60 2d       	mov.a %a13,%d2
8000936a:	d8 0b       	ld.a %a15,[%sp]44
8000936c:	82 0f       	mov %d15,0
8000936e:	ce 34       	jgez %d3,80009376 <_svfprintf_r+0x4aa>
80009370:	9b 03 00 38 	addih %d3,%d3,32768
80009374:	da 2d       	mov %d15,45
80009376:	78 09       	st.w [%sp]36,%d15
80009378:	58 01       	ld.w %d15,[%sp]4
8000937a:	02 e9       	mov %d9,%d14
8000937c:	8b 6f 04 22 	eq %d2,%d15,70
80009380:	82 36       	mov %d6,3
80009382:	f6 28       	jnz %d2,80009392 <_svfprintf_r+0x4c6>
80009384:	8b 5f 24 12 	ne %d1,%d15,69
80009388:	1b 1e 00 50 	addi %d5,%d14,1
8000938c:	82 26       	mov %d6,2
8000938e:	2b e5 50 91 	seln %d9,%d1,%d5,%d14
80009392:	60 c4       	mov.a %a4,%d12
80009394:	80 f4       	mov.d %d4,%a15
80009396:	02 35       	mov %d5,%d3
80009398:	02 97       	mov %d7,%d9
8000939a:	d9 a5 04 10 	lea %a5,[%sp]68
8000939e:	d9 a6 08 10 	lea %a6,[%sp]72
800093a2:	d9 a7 14 10 	lea %a7,[%sp]84
800093a6:	59 a2 0c 00 	st.w [%sp]12,%d2
800093aa:	59 a3 08 00 	st.w [%sp]8,%d3
800093ae:	6d 00 ef 06 	call 8000a18c <_dtoa_r>
800093b2:	58 01       	ld.w %d15,[%sp]4
800093b4:	80 2d       	mov.d %d13,%a2
800093b6:	8b 7f 24 12 	ne %d1,%d15,71
800093ba:	19 a2 0c 00 	ld.w %d2,[%sp]12
800093be:	19 a3 08 00 	ld.w %d3,[%sp]8
800093c2:	df 01 11 80 	jne %d1,0,800093e4 <_svfprintf_r+0x518>
800093c6:	6f 0a 0f 80 	jnz.t %d10,0,800093e4 <_svfprintf_r+0x518>
800093ca:	19 a2 14 10 	ld.w %d2,[%sp]84
800093ce:	58 01       	ld.w %d15,[%sp]4
800093d0:	a2 d2       	sub %d2,%d13
800093d2:	59 a2 14 00 	st.w [%sp]20,%d2
800093d6:	8b 7f 04 42 	eq %d4,%d15,71
800093da:	19 a5 04 10 	ld.w %d5,[%sp]68
800093de:	df 04 36 80 	jne %d4,0,8000944a <_svfprintf_r+0x57e>
800093e2:	3c 3e       	j 8000945e <_svfprintf_r+0x592>
800093e4:	0b 9d 00 80 	add %d8,%d13,%d9
800093e8:	df 02 1c 00 	jeq %d2,0,80009420 <_svfprintf_r+0x554>
800093ec:	60 d2       	mov.a %a2,%d13
800093ee:	80 f4       	mov.d %d4,%a15
800093f0:	79 20 00 00 	ld.b %d0,[%a2]0
800093f4:	d2 06       	mov %e6,0
800093f6:	02 35       	mov %d5,%d3
800093f8:	8b 00 03 f2 	eq %d15,%d0,48
800093fc:	59 a3 08 00 	st.w [%sp]8,%d3
80009400:	6d 00 4e 1a 	call 8000c89c <__nedf2>
80009404:	8b 02 20 22 	ne %d2,%d2,0
80009408:	0f 2f 80 00 	and %d0,%d15,%d2
8000940c:	19 a3 08 00 	ld.w %d3,[%sp]8
80009410:	76 05       	jz %d0,8000941a <_svfprintf_r+0x54e>
80009412:	8b 19 00 01 	rsub %d0,%d9,1
80009416:	59 a0 04 10 	st.w [%sp]68,%d0
8000941a:	19 a2 04 10 	ld.w %d2,[%sp]68
8000941e:	42 28       	add %d8,%d2
80009420:	80 f4       	mov.d %d4,%a15
80009422:	d2 06       	mov %e6,0
80009424:	02 35       	mov %d5,%d3
80009426:	6d 00 1b 1a 	call 8000c85c <__eqdf2>
8000942a:	f6 23       	jnz %d2,80009430 <_svfprintf_r+0x564>
8000942c:	59 a8 14 10 	st.w [%sp]84,%d8
80009430:	3b 00 03 00 	mov %d0,48
80009434:	19 a3 14 10 	ld.w %d3,[%sp]84
80009438:	7f 83 c9 ff 	jge.u %d3,%d8,800093ca <_svfprintf_r+0x4fe>
8000943c:	1b 13 00 10 	addi %d1,%d3,1
80009440:	60 32       	mov.a %a2,%d3
80009442:	59 a1 14 10 	st.w [%sp]84,%d1
80009446:	34 20       	st.b [%a2],%d0
80009448:	3c f6       	j 80009434 <_svfprintf_r+0x568>
8000944a:	0b 5e 20 31 	lt %d3,%d14,%d5
8000944e:	8b d5 3f 35 	or.lt %d3,%d5,-3
80009452:	df 03 88 00 	jeq %d3,0,80009562 <_svfprintf_r+0x696>
80009456:	58 04       	ld.w %d15,[%sp]16
80009458:	c2 ef       	add %d15,-2
8000945a:	78 04       	st.w [%sp]16,%d15
8000945c:	3c 06       	j 80009468 <_svfprintf_r+0x59c>
8000945e:	58 04       	ld.w %d15,[%sp]16
80009460:	8b 6f 86 32 	ge %d3,%d15,102
80009464:	df 03 69 80 	jne %d3,0,80009536 <_svfprintf_r+0x66a>
80009468:	19 a2 10 00 	ld.w %d2,[%sp]16
8000946c:	9a f5       	add %d15,%d5,-1
8000946e:	78 11       	st.w [%sp]68,%d15
80009470:	e9 a2 0d 10 	st.b [%sp]77,%d2
80009474:	3b b0 02 30 	mov %d3,43
80009478:	ce f4       	jgez %d15,80009480 <_svfprintf_r+0x5b4>
8000947a:	32 5f       	rsub %d15
8000947c:	3b d0 02 30 	mov %d3,45
80009480:	e9 a3 0e 10 	st.b [%sp]78,%d3
80009484:	8b af 40 32 	lt %d3,%d15,10
80009488:	df 03 3e 80 	jne %d3,0,80009504 <_svfprintf_r+0x638>
8000948c:	82 06       	mov %d6,0
8000948e:	3b a0 00 00 	mov %d0,10
80009492:	4b 0f 01 42 	div %e4,%d15,%d0
80009496:	8b 66 00 71 	rsub %d7,%d6,6
8000949a:	60 72       	mov.a %a2,%d7
8000949c:	d9 af 14 10 	lea %a15,[%sp]84
800094a0:	1b 05 03 30 	addi %d3,%d5,48
800094a4:	30 2f       	add.a %a15,%a2
800094a6:	28 03       	st.b [%a15]0,%d3
800094a8:	8b a4 80 32 	ge %d3,%d4,10
800094ac:	02 4f       	mov %d15,%d4
800094ae:	c2 16       	add %d6,1
800094b0:	df 03 f1 ff 	jne %d3,0,80009492 <_svfprintf_r+0x5c6>
800094b4:	60 74       	mov.a %a4,%d7
800094b6:	d9 a2 10 30 	lea %a2,[%sp]208
800094ba:	1b 04 03 f0 	addi %d15,%d4,48
800094be:	30 42       	add.a %a2,%a4
800094c0:	d9 f7 ff ff 	lea %a7,[%a15]-1
800094c4:	e9 ff ff ff 	st.b [%a15]-1,%d15
800094c8:	80 22       	mov.d %d2,%a2
800094ca:	d9 af 1b 10 	lea %a15,[%sp]91
800094ce:	80 ff       	mov.d %d15,%a15
800094d0:	1b 32 f8 4f 	addi %d4,%d2,-125
800094d4:	82 03       	mov %d3,0
800094d6:	01 7f 20 30 	sub.a %a3,%a15,%a7
800094da:	3f 4f 08 80 	jlt.u %d15,%d4,800094ea <_svfprintf_r+0x61e>
800094de:	80 a2       	mov.d %d2,%sp
800094e0:	1b 02 0d 20 	addi %d2,%d2,208
800094e4:	8b 52 07 42 	eq %d4,%d2,117
800094e8:	76 46       	jz %d4,800094f4 <_svfprintf_r+0x628>
800094ea:	a0 03       	mov.a %a3,0
800094ec:	3c 04       	j 800094f4 <_svfprintf_r+0x628>
800094ee:	0c 70       	ld.bu %d15,[%a7]0
800094f0:	b0 17       	add.a %a7,1
800094f2:	28 0f       	st.b [%a15]0,%d15
800094f4:	60 3f       	mov.a %a15,%d3
800094f6:	d9 a2 0d 10 	lea %a2,[%sp]77
800094fa:	b0 2f       	add.a %a15,2
800094fc:	30 2f       	add.a %a15,%a2
800094fe:	c2 13       	add %d3,1
80009500:	fc 37       	loop %a3,800094ee <_svfprintf_r+0x622>
80009502:	3c 0b       	j 80009518 <_svfprintf_r+0x64c>
80009504:	3b 00 03 30 	mov %d3,48
80009508:	1b 0f 03 f0 	addi %d15,%d15,48
8000950c:	e9 a3 0f 10 	st.b [%sp]79,%d3
80009510:	e9 af 10 10 	st.b [%sp]80,%d15
80009514:	d9 af 11 10 	lea %a15,[%sp]81
80009518:	d9 a7 0d 10 	lea %a7,[%sp]77
8000951c:	01 7f 20 70 	sub.a %a7,%a15,%a7
80009520:	80 79       	mov.d %d9,%a7
80009522:	58 05       	ld.w %d15,[%sp]20
80009524:	b5 a7 38 00 	st.a [%sp]56,%a7
80009528:	42 f9       	add %d9,%d15
8000952a:	ff 2f 04 00 	jge %d15,2,80009532 <_svfprintf_r+0x666>
8000952e:	6f 0a 2c 00 	jz.t %d10,0,80009586 <_svfprintf_r+0x6ba>
80009532:	c2 19       	add %d9,1
80009534:	3c 29       	j 80009586 <_svfprintf_r+0x6ba>
80009536:	58 04       	ld.w %d15,[%sp]16
80009538:	8b 6f 26 42 	ne %d4,%d15,102
8000953c:	df 04 15 80 	jne %d4,0,80009566 <_svfprintf_r+0x69a>
80009540:	02 59       	mov %d9,%d5
80009542:	8e 59       	jlez %d5,80009554 <_svfprintf_r+0x688>
80009544:	f6 e3       	jnz %d14,8000954a <_svfprintf_r+0x67e>
80009546:	6f 0a 20 00 	jz.t %d10,0,80009586 <_svfprintf_r+0x6ba>
8000954a:	1b 1e 00 30 	addi %d3,%d14,1
8000954e:	0b 35 00 90 	add %d9,%d5,%d3
80009552:	3c 1a       	j 80009586 <_svfprintf_r+0x6ba>
80009554:	f6 e4       	jnz %d14,8000955c <_svfprintf_r+0x690>
80009556:	82 19       	mov %d9,1
80009558:	6f 0a 17 00 	jz.t %d10,0,80009586 <_svfprintf_r+0x6ba>
8000955c:	1b 2e 00 90 	addi %d9,%d14,2
80009560:	3c 13       	j 80009586 <_svfprintf_r+0x6ba>
80009562:	da 67       	mov %d15,103
80009564:	78 04       	st.w [%sp]16,%d15
80009566:	58 05       	ld.w %d15,[%sp]20
80009568:	8f 1a 00 a1 	and %d10,%d10,1
8000956c:	0b a5 00 90 	add %d9,%d5,%d10
80009570:	7f f5 0b 00 	jge %d5,%d15,80009586 <_svfprintf_r+0x6ba>
80009574:	8b 15 40 92 	lt %d9,%d5,1
80009578:	8b 25 00 31 	rsub %d3,%d5,2
8000957c:	ab 13 80 39 	sel %d3,%d9,%d3,1
80009580:	19 a9 14 00 	ld.w %d9,[%sp]20
80009584:	42 39       	add %d9,%d3
80009586:	58 09       	ld.w %d15,[%sp]36
80009588:	82 0e       	mov %d14,0
8000958a:	df 0f 55 01 	jeq %d15,0,80009834 <_svfprintf_r+0x968>
8000958e:	3b d0 02 70 	mov %d7,45
80009592:	e9 a7 01 10 	st.b [%sp]65,%d7
80009596:	1d 00 4f 01 	j 80009834 <_svfprintf_r+0x968>
8000959a:	e9 af 01 10 	st.b [%sp]65,%d15
8000959e:	d9 f2 04 00 	lea %a2,[%a15]4
800095a2:	6f 5a 09 00 	jz.t %d10,5,800095b4 <_svfprintf_r+0x6e8>
800095a6:	58 0a       	ld.w %d15,[%sp]40
800095a8:	c8 03       	ld.a %a3,[%a15]0
800095aa:	0b f0 00 48 	mov %e4,%d15
800095ae:	89 34 40 09 	st.d [%a3],%e4
800095b2:	3c 0c       	j 800095ca <_svfprintf_r+0x6fe>
800095b4:	6f 4a 08 80 	jnz.t %d10,4,800095c4 <_svfprintf_r+0x6f8>
800095b8:	6f 6a 06 00 	jz.t %d10,6,800095c4 <_svfprintf_r+0x6f8>
800095bc:	c8 03       	ld.a %a3,[%a15]0
800095be:	58 0a       	ld.w %d15,[%sp]40
800095c0:	ac 30       	st.h [%a3]0,%d15
800095c2:	3c 04       	j 800095ca <_svfprintf_r+0x6fe>
800095c4:	c8 03       	ld.a %a3,[%a15]0
800095c6:	58 0a       	ld.w %d15,[%sp]40
800095c8:	6c 30       	st.w [%a3]0,%d15
800095ca:	40 2f       	mov.aa %a15,%a2
800095cc:	1d ff b8 fc 	j 80008f3c <_svfprintf_r+0x70>
800095d0:	8f 0a 41 a1 	or %d10,%d10,16
800095d4:	6f 5a 07 00 	jz.t %d10,5,800095e2 <_svfprintf_r+0x716>
800095d8:	d9 fc 08 00 	lea %a12,[%a15]8
800095dc:	09 f8 40 09 	ld.d %e8,[%a15]
800095e0:	3c 0c       	j 800095f8 <_svfprintf_r+0x72c>
800095e2:	d9 fc 04 00 	lea %a12,[%a15]4
800095e6:	6f 4a 07 80 	jnz.t %d10,4,800095f4 <_svfprintf_r+0x728>
800095ea:	6f 6a 05 00 	jz.t %d10,6,800095f4 <_svfprintf_r+0x728>
800095ee:	b9 f8 00 00 	ld.hu %d8,[%a15]0
800095f2:	3c 02       	j 800095f6 <_svfprintf_r+0x72a>
800095f4:	48 08       	ld.w %d8,[%a15]0
800095f6:	82 09       	mov %d9,0
800095f8:	82 03       	mov %d3,0
800095fa:	3c 73       	j 800096e0 <_svfprintf_r+0x814>
800095fc:	3b 00 03 40 	mov %d4,48
80009600:	7b 00 00 f8 	movh %d15,32768
80009604:	1b 1f 73 f0 	addi %d15,%d15,1841
80009608:	e9 a4 02 10 	st.b [%sp]66,%d4
8000960c:	3b 80 07 40 	mov %d4,120
80009610:	78 0f       	st.w [%sp]60,%d15
80009612:	02 4f       	mov %d15,%d4
80009614:	d9 fc 04 00 	lea %a12,[%a15]4
80009618:	48 08       	ld.w %d8,[%a15]0
8000961a:	82 09       	mov %d9,0
8000961c:	8f 2a 40 a1 	or %d10,%d10,2
80009620:	e9 a4 03 10 	st.b [%sp]67,%d4
80009624:	82 23       	mov %d3,2
80009626:	78 04       	st.w [%sp]16,%d15
80009628:	3c 5c       	j 800096e0 <_svfprintf_r+0x814>
8000962a:	82 07       	mov %d7,0
8000962c:	48 0d       	ld.w %d13,[%a15]0
8000962e:	e9 a7 01 10 	st.b [%sp]65,%d7
80009632:	02 e9       	mov %d9,%d14
80009634:	60 ad       	mov.a %a13,%d10
80009636:	d9 fc 04 00 	lea %a12,[%a15]4
8000963a:	60 d4       	mov.a %a4,%d13
8000963c:	0e ef       	jltz %d14,8000965a <_svfprintf_r+0x78e>
8000963e:	82 04       	mov %d4,0
80009640:	02 e5       	mov %d5,%d14
80009642:	6d 00 61 0e 	call 8000b304 <memchr>
80009646:	bd 02 f6 00 	jz.a %a2,80009832 <_svfprintf_r+0x966>
8000964a:	60 d4       	mov.a %a4,%d13
8000964c:	01 42 20 30 	sub.a %a3,%a2,%a4
80009650:	80 32       	mov.d %d2,%a3
80009652:	0b e2 80 91 	min %d9,%d2,%d14
80009656:	1d 00 ee 00 	j 80009832 <_svfprintf_r+0x966>
8000965a:	6d ff 83 fb 	call 80008d60 <strlen>
8000965e:	02 29       	mov %d9,%d2
80009660:	1d 00 e9 00 	j 80009832 <_svfprintf_r+0x966>
80009664:	8f 0a 41 a1 	or %d10,%d10,16
80009668:	6f 5a 07 00 	jz.t %d10,5,80009676 <_svfprintf_r+0x7aa>
8000966c:	d9 fc 08 00 	lea %a12,[%a15]8
80009670:	09 f8 40 09 	ld.d %e8,[%a15]
80009674:	3c 0c       	j 8000968c <_svfprintf_r+0x7c0>
80009676:	d9 fc 04 00 	lea %a12,[%a15]4
8000967a:	6f 4a 07 80 	jnz.t %d10,4,80009688 <_svfprintf_r+0x7bc>
8000967e:	6f 6a 05 00 	jz.t %d10,6,80009688 <_svfprintf_r+0x7bc>
80009682:	b9 f8 00 00 	ld.hu %d8,[%a15]0
80009686:	3c 02       	j 8000968a <_svfprintf_r+0x7be>
80009688:	48 08       	ld.w %d8,[%a15]0
8000968a:	82 09       	mov %d9,0
8000968c:	82 13       	mov %d3,1
8000968e:	3c 29       	j 800096e0 <_svfprintf_r+0x814>
80009690:	e9 af 01 10 	st.b [%sp]65,%d15
80009694:	7b 00 00 f8 	movh %d15,32768
80009698:	1b 1f 73 f0 	addi %d15,%d15,1841
8000969c:	78 0f       	st.w [%sp]60,%d15
8000969e:	6f 5a 07 00 	jz.t %d10,5,800096ac <_svfprintf_r+0x7e0>
800096a2:	d9 fc 08 00 	lea %a12,[%a15]8
800096a6:	09 f8 40 09 	ld.d %e8,[%a15]
800096aa:	3c 0c       	j 800096c2 <_svfprintf_r+0x7f6>
800096ac:	d9 fc 04 00 	lea %a12,[%a15]4
800096b0:	6f 4a 07 80 	jnz.t %d10,4,800096be <_svfprintf_r+0x7f2>
800096b4:	6f 6a 05 00 	jz.t %d10,6,800096be <_svfprintf_r+0x7f2>
800096b8:	b9 f8 00 00 	ld.hu %d8,[%a15]0
800096bc:	3c 02       	j 800096c0 <_svfprintf_r+0x7f4>
800096be:	48 08       	ld.w %d8,[%a15]0
800096c0:	82 09       	mov %d9,0
800096c2:	82 23       	mov %d3,2
800096c4:	6f 0a 0e 00 	jz.t %d10,0,800096e0 <_svfprintf_r+0x814>
800096c8:	0f 89 a0 40 	or %d4,%d9,%d8
800096cc:	76 4a       	jz %d4,800096e0 <_svfprintf_r+0x814>
800096ce:	58 04       	ld.w %d15,[%sp]16
800096d0:	3b 00 03 70 	mov %d7,48
800096d4:	e9 a7 02 10 	st.b [%sp]66,%d7
800096d8:	e9 af 03 10 	st.b [%sp]67,%d15
800096dc:	8f 2a 40 a1 	or %d10,%d10,2
800096e0:	82 07       	mov %d7,0
800096e2:	60 ad       	mov.a %a13,%d10
800096e4:	e9 a7 01 10 	st.b [%sp]65,%d7
800096e8:	80 d2       	mov.d %d2,%a13
800096ea:	8b 0e 80 72 	ge %d7,%d14,0
800096ee:	8f 02 c8 41 	andn %d4,%d2,128
800096f2:	2b 24 40 27 	sel %d2,%d7,%d4,%d2
800096f6:	0f 98 a0 60 	or %d6,%d8,%d9
800096fa:	8b 0e 20 42 	ne %d4,%d14,0
800096fe:	8b 06 00 45 	or.ne %d4,%d6,0
80009702:	60 2d       	mov.a %a13,%d2
80009704:	df 04 72 00 	jeq %d4,0,800097e8 <_svfprintf_r+0x91c>
80009708:	df 13 06 00 	jeq %d3,1,80009714 <_svfprintf_r+0x848>
8000970c:	df 23 57 00 	jeq %d3,2,800097ba <_svfprintf_r+0x8ee>
80009710:	82 03       	mov %d3,0
80009712:	3c 03       	j 80009718 <_svfprintf_r+0x84c>
80009714:	82 04       	mov %d4,0
80009716:	3c 22       	j 8000975a <_svfprintf_r+0x88e>
80009718:	8b 73 02 71 	rsub %d7,%d3,39
8000971c:	60 72       	mov.a %a2,%d7
8000971e:	8f 78 00 41 	and %d4,%d8,7
80009722:	d9 a3 28 10 	lea %a3,[%sp]104
80009726:	77 89 80 8e 	dextr %d8,%d9,%d8,29
8000972a:	30 23       	add.a %a3,%a2
8000972c:	1b 04 03 40 	addi %d4,%d4,48
80009730:	06 d9       	sh %d9,-3
80009732:	34 34       	st.b [%a3],%d4
80009734:	0f 89 a0 60 	or %d6,%d9,%d8
80009738:	c2 13       	add %d3,1
8000973a:	df 06 ef ff 	jne %d6,0,80009718 <_svfprintf_r+0x84c>
8000973e:	80 d2       	mov.d %d2,%a13
80009740:	80 3d       	mov.d %d13,%a3
80009742:	6f 02 61 00 	jz.t %d2,0,80009804 <_svfprintf_r+0x938>
80009746:	8b 04 03 42 	eq %d4,%d4,48
8000974a:	df 04 5d 80 	jne %d4,0,80009804 <_svfprintf_r+0x938>
8000974e:	3b 00 03 70 	mov %d7,48
80009752:	c2 fd       	add %d13,-1
80009754:	e9 37 ff ff 	st.b [%a3]-1,%d7
80009758:	3c 56       	j 80009804 <_svfprintf_r+0x938>
8000975a:	8b 84 02 71 	rsub %d7,%d4,40
8000975e:	8b 09 00 32 	eq %d3,%d9,0
80009762:	60 73       	mov.a %a3,%d7
80009764:	8b a8 a0 34 	and.ge.u %d3,%d8,10
80009768:	d9 a7 28 10 	lea %a7,[%sp]104
8000976c:	8b 09 00 35 	or.ne %d3,%d9,0
80009770:	30 37       	add.a %a7,%a3
80009772:	1b 14 00 d0 	addi %d13,%d4,1
80009776:	df 03 1b 00 	jeq %d3,0,800097ac <_svfprintf_r+0x8e0>
8000977a:	8b 74 02 41 	rsub %d4,%d4,39
8000977e:	60 42       	mov.a %a2,%d4
80009780:	fb a0 00 60 	mov %e6,10
80009784:	0b 89 10 48 	mov %e4,%d9,%d8
80009788:	d9 af 28 10 	lea %a15,[%sp]104
8000978c:	30 2f       	add.a %a15,%a2
8000978e:	6d 00 bb 19 	call 8000cb04 <__umoddi3>
80009792:	0b 89 10 48 	mov %e4,%d9,%d8
80009796:	1b 02 03 20 	addi %d2,%d2,48
8000979a:	fb a0 00 60 	mov %e6,10
8000979e:	28 02       	st.b [%a15]0,%d2
800097a0:	6d 00 62 19 	call 8000ca64 <__udivdi3>
800097a4:	02 d4       	mov %d4,%d13
800097a6:	0b 23 10 88 	mov %e8,%d3,%d2
800097aa:	3c d8       	j 8000975a <_svfprintf_r+0x88e>
800097ac:	80 7d       	mov.d %d13,%a7
800097ae:	1b 08 03 80 	addi %d8,%d8,48
800097b2:	c2 fd       	add %d13,-1
800097b4:	e9 78 ff ff 	st.b [%a7]-1,%d8
800097b8:	3c 26       	j 80009804 <_svfprintf_r+0x938>
800097ba:	82 03       	mov %d3,0
800097bc:	d8 0f       	ld.a %a15,[%sp]60
800097be:	80 ad       	mov.d %d13,%sp
800097c0:	8f f8 00 f1 	and %d15,%d8,15
800097c4:	8b 73 02 71 	rsub %d7,%d3,39
800097c8:	1b 8d 06 d0 	addi %d13,%d13,104
800097cc:	10 f7       	addsc.a %a7,%a15,%d15,0
800097ce:	42 7d       	add %d13,%d7
800097d0:	77 89 00 8e 	dextr %d8,%d9,%d8,28
800097d4:	0c 70       	ld.bu %d15,[%a7]0
800097d6:	60 d2       	mov.a %a2,%d13
800097d8:	06 c9       	sh %d9,-4
800097da:	2c 20       	st.b [%a2]0,%d15
800097dc:	0f 89 a0 40 	or %d4,%d9,%d8
800097e0:	c2 13       	add %d3,1
800097e2:	df 04 ed ff 	jne %d4,0,800097bc <_svfprintf_r+0x8f0>
800097e6:	3c 0f       	j 80009804 <_svfprintf_r+0x938>
800097e8:	80 a2       	mov.d %d2,%sp
800097ea:	1b 02 09 d0 	addi %d13,%d2,144
800097ee:	f6 3b       	jnz %d3,80009804 <_svfprintf_r+0x938>
800097f0:	80 df       	mov.d %d15,%a13
800097f2:	2e 09       	jz.t %d15,0,80009804 <_svfprintf_r+0x938>
800097f4:	1b 02 0d d0 	addi %d13,%d2,208
800097f8:	60 d2       	mov.a %a2,%d13
800097fa:	3b 00 03 70 	mov %d7,48
800097fe:	89 27 3f e4 	st.b [+%a2]-65,%d7
80009802:	80 2d       	mov.d %d13,%a2
80009804:	d9 a3 10 20 	lea %a3,[%sp]144
80009808:	80 39       	mov.d %d9,%a3
8000980a:	a2 d9       	sub %d9,%d13
8000980c:	3c 14       	j 80009834 <_svfprintf_r+0x968>
8000980e:	e9 af 01 10 	st.b [%sp]65,%d15
80009812:	58 04       	ld.w %d15,[%sp]16
80009814:	df 0f 1f 04 	jeq %d15,0,8000a052 <_svfprintf_r+0x1186>
80009818:	82 03       	mov %d3,0
8000981a:	60 ad       	mov.a %a13,%d10
8000981c:	e9 af 28 10 	st.b [%sp]104,%d15
80009820:	e9 a3 01 10 	st.b [%sp]65,%d3
80009824:	40 fc       	mov.aa %a12,%a15
80009826:	80 a2       	mov.d %d2,%sp
80009828:	82 19       	mov %d9,1
8000982a:	82 0e       	mov %d14,0
8000982c:	1b 82 06 d0 	addi %d13,%d2,104
80009830:	3c 02       	j 80009834 <_svfprintf_r+0x968>
80009832:	82 0e       	mov %d14,0
80009834:	79 a7 01 10 	ld.b %d7,[%sp]65
80009838:	80 df       	mov.d %d15,%a13
8000983a:	0b e9 a0 a1 	max %d10,%d9,%d14
8000983e:	80 d2       	mov.d %d2,%a13
80009840:	16 02       	and %d15,2
80009842:	ab 1a 00 a7 	cadd %d10,%d7,%d10,1
80009846:	60 ff       	mov.a %a15,%d15
80009848:	8a 2a       	cadd %d10,%d15,2
8000984a:	8f 42 08 f1 	and %d15,%d2,132
8000984e:	ee 48       	jnz %d15,800098de <_svfprintf_r+0xa12>
80009850:	19 a8 1c 00 	ld.w %d8,[%sp]28
80009854:	a2 a8       	sub %d8,%d10
80009856:	bf 18 44 00 	jlt %d8,1,800098de <_svfprintf_r+0xa12>
8000985a:	91 00 00 28 	movh.a %a2,32768
8000985e:	d9 22 54 d0 	lea %a2,[%a2]1876 <80000754 <blanks.4035>>
80009862:	19 a1 24 10 	ld.w %d1,[%sp]100 <80000754 <blanks.4035>>
80009866:	19 a4 20 10 	ld.w %d4,[%sp]96 <80000754 <blanks.4035>>
8000986a:	8b 18 81 72 	ge %d7,%d8,17
8000986e:	f4 e2       	st.a [%a14],%a2
80009870:	df 07 20 00 	jeq %d7,0,800098b0 <_svfprintf_r+0x9e4>
80009874:	1b 14 00 00 	addi %d0,%d4,1
80009878:	3b 00 01 20 	mov %d2,16
8000987c:	1b 01 01 10 	addi %d1,%d1,16
80009880:	59 e2 04 00 	st.w [%a14]4,%d2
80009884:	59 a0 20 10 	st.w [%sp]96,%d0
80009888:	59 a1 24 10 	st.w [%sp]100,%d1
8000988c:	8b 80 80 02 	ge %d0,%d0,8
80009890:	d9 ee 08 00 	lea %a14,[%a14]8
80009894:	76 0b       	jz %d0,800098aa <_svfprintf_r+0x9de>
80009896:	60 c4       	mov.a %a4,%d12
80009898:	60 b5       	mov.a %a5,%d11
8000989a:	d9 a6 1c 10 	lea %a6,[%sp]92
8000989e:	6d 00 52 10 	call 8000b942 <__ssprint_r>
800098a2:	df 02 e0 83 	jne %d2,0,8000a062 <_svfprintf_r+0x1196>
800098a6:	d9 ae 10 20 	lea %a14,[%sp]144
800098aa:	1b 08 ff 8f 	addi %d8,%d8,-16
800098ae:	3c d6       	j 8000985a <_svfprintf_r+0x98e>
800098b0:	c2 14       	add %d4,1
800098b2:	42 81       	add %d1,%d8
800098b4:	59 e8 04 00 	st.w [%a14]4,%d8
800098b8:	59 a4 20 10 	st.w [%sp]96,%d4
800098bc:	59 a1 24 10 	st.w [%sp]100,%d1
800098c0:	8b 84 80 42 	ge %d4,%d4,8
800098c4:	d9 ee 08 00 	lea %a14,[%a14]8
800098c8:	76 4b       	jz %d4,800098de <_svfprintf_r+0xa12>
800098ca:	60 c4       	mov.a %a4,%d12
800098cc:	60 b5       	mov.a %a5,%d11
800098ce:	d9 a6 1c 10 	lea %a6,[%sp]92
800098d2:	6d 00 38 10 	call 8000b942 <__ssprint_r>
800098d6:	df 02 c6 83 	jne %d2,0,8000a062 <_svfprintf_r+0x1196>
800098da:	d9 ae 10 20 	lea %a14,[%sp]144
800098de:	79 a4 01 10 	ld.b %d4,[%sp]65
800098e2:	df 04 21 00 	jeq %d4,0,80009924 <_svfprintf_r+0xa58>
800098e6:	19 a4 24 10 	ld.w %d4,[%sp]100
800098ea:	d9 a7 01 10 	lea %a7,[%sp]65
800098ee:	c2 14       	add %d4,1
800098f0:	59 a4 24 10 	st.w [%sp]100,%d4
800098f4:	19 a4 20 10 	ld.w %d4,[%sp]96
800098f8:	82 17       	mov %d7,1
800098fa:	c2 14       	add %d4,1
800098fc:	f4 e7       	st.a [%a14],%a7
800098fe:	59 e7 04 00 	st.w [%a14]4,%d7
80009902:	59 a4 20 10 	st.w [%sp]96,%d4
80009906:	8b 84 80 42 	ge %d4,%d4,8
8000990a:	d9 ee 08 00 	lea %a14,[%a14]8
8000990e:	76 4b       	jz %d4,80009924 <_svfprintf_r+0xa58>
80009910:	60 c4       	mov.a %a4,%d12
80009912:	60 b5       	mov.a %a5,%d11
80009914:	d9 a6 1c 10 	lea %a6,[%sp]92
80009918:	6d 00 15 10 	call 8000b942 <__ssprint_r>
8000991c:	df 02 a3 83 	jne %d2,0,8000a062 <_svfprintf_r+0x1196>
80009920:	d9 ae 10 20 	lea %a14,[%sp]144
80009924:	bd 0f 21 00 	jz.a %a15,80009966 <_svfprintf_r+0xa9a>
80009928:	19 a4 24 10 	ld.w %d4,[%sp]100
8000992c:	d9 a7 02 10 	lea %a7,[%sp]66
80009930:	c2 24       	add %d4,2
80009932:	59 a4 24 10 	st.w [%sp]100,%d4
80009936:	19 a4 20 10 	ld.w %d4,[%sp]96
8000993a:	82 27       	mov %d7,2
8000993c:	c2 14       	add %d4,1
8000993e:	f4 e7       	st.a [%a14],%a7
80009940:	59 e7 04 00 	st.w [%a14]4,%d7
80009944:	59 a4 20 10 	st.w [%sp]96,%d4
80009948:	8b 84 80 42 	ge %d4,%d4,8
8000994c:	d9 ee 08 00 	lea %a14,[%a14]8
80009950:	76 4b       	jz %d4,80009966 <_svfprintf_r+0xa9a>
80009952:	60 c4       	mov.a %a4,%d12
80009954:	60 b5       	mov.a %a5,%d11
80009956:	d9 a6 1c 10 	lea %a6,[%sp]92
8000995a:	6d 00 f4 0f 	call 8000b942 <__ssprint_r>
8000995e:	df 02 82 83 	jne %d2,0,8000a062 <_svfprintf_r+0x1196>
80009962:	d9 ae 10 20 	lea %a14,[%sp]144
80009966:	8b 0f 28 42 	ne %d4,%d15,128
8000996a:	df 04 48 80 	jne %d4,0,800099fa <_svfprintf_r+0xb2e>
8000996e:	58 07       	ld.w %d15,[%sp]28
80009970:	7b 00 00 28 	movh %d2,32768
80009974:	60 23       	mov.a %a3,%d2
80009976:	a2 af       	sub %d15,%d10
80009978:	d9 3f 44 d0 	lea %a15,[%a3]1860
8000997c:	bf 1f 3f 00 	jlt %d15,1,800099fa <_svfprintf_r+0xb2e>
80009980:	19 a7 24 10 	ld.w %d7,[%sp]100
80009984:	19 a4 20 10 	ld.w %d4,[%sp]96
80009988:	8b 1f 81 82 	ge %d8,%d15,17
8000998c:	ec e0       	st.a [%a14]0,%a15
8000998e:	df 08 20 00 	jeq %d8,0,800099ce <_svfprintf_r+0xb02>
80009992:	1b 14 00 00 	addi %d0,%d4,1
80009996:	3b 00 01 20 	mov %d2,16
8000999a:	1b 07 01 10 	addi %d1,%d7,16
8000999e:	59 e2 04 00 	st.w [%a14]4,%d2
800099a2:	59 a0 20 10 	st.w [%sp]96,%d0
800099a6:	59 a1 24 10 	st.w [%sp]100,%d1
800099aa:	8b 80 80 02 	ge %d0,%d0,8
800099ae:	d9 ee 08 00 	lea %a14,[%a14]8
800099b2:	76 0b       	jz %d0,800099c8 <_svfprintf_r+0xafc>
800099b4:	60 c4       	mov.a %a4,%d12
800099b6:	60 b5       	mov.a %a5,%d11
800099b8:	d9 a6 1c 10 	lea %a6,[%sp]92
800099bc:	6d 00 c3 0f 	call 8000b942 <__ssprint_r>
800099c0:	df 02 51 83 	jne %d2,0,8000a062 <_svfprintf_r+0x1196>
800099c4:	d9 ae 10 20 	lea %a14,[%sp]144
800099c8:	1b 0f ff ff 	addi %d15,%d15,-16
800099cc:	3c da       	j 80009980 <_svfprintf_r+0xab4>
800099ce:	c2 14       	add %d4,1
800099d0:	42 f7       	add %d7,%d15
800099d2:	6c e1       	st.w [%a14]4,%d15
800099d4:	59 a4 20 10 	st.w [%sp]96,%d4
800099d8:	59 a7 24 10 	st.w [%sp]100,%d7
800099dc:	8b 84 80 42 	ge %d4,%d4,8
800099e0:	d9 ee 08 00 	lea %a14,[%a14]8
800099e4:	76 4b       	jz %d4,800099fa <_svfprintf_r+0xb2e>
800099e6:	60 c4       	mov.a %a4,%d12
800099e8:	60 b5       	mov.a %a5,%d11
800099ea:	d9 a6 1c 10 	lea %a6,[%sp]92
800099ee:	6d 00 aa 0f 	call 8000b942 <__ssprint_r>
800099f2:	df 02 38 83 	jne %d2,0,8000a062 <_svfprintf_r+0x1196>
800099f6:	d9 ae 10 20 	lea %a14,[%sp]144
800099fa:	7b 00 00 88 	movh %d8,32768
800099fe:	a2 9e       	sub %d14,%d9
80009a00:	1b 48 74 80 	addi %d8,%d8,1860
80009a04:	c5 0f 10 00 	lea %a15,10 <_.+0xf>
80009a08:	bf 1e 3c 00 	jlt %d14,1,80009a80 <_svfprintf_r+0xbb4>
80009a0c:	19 a6 24 10 	ld.w %d6,[%sp]100
80009a10:	19 a4 20 10 	ld.w %d4,[%sp]96
80009a14:	8b 1e 81 02 	ge %d0,%d14,17
80009a18:	74 e8       	st.w [%a14],%d8
80009a1a:	df 00 1c 00 	jeq %d0,0,80009a52 <_svfprintf_r+0xb86>
80009a1e:	c2 14       	add %d4,1
80009a20:	1b 06 01 00 	addi %d0,%d6,16
80009a24:	ec e1       	st.a [%a14]4,%a15
80009a26:	59 a4 20 10 	st.w [%sp]96,%d4
80009a2a:	59 a0 24 10 	st.w [%sp]100,%d0
80009a2e:	8b 84 80 42 	ge %d4,%d4,8
80009a32:	d9 ee 08 00 	lea %a14,[%a14]8
80009a36:	76 4b       	jz %d4,80009a4c <_svfprintf_r+0xb80>
80009a38:	60 c4       	mov.a %a4,%d12
80009a3a:	60 b5       	mov.a %a5,%d11
80009a3c:	d9 a6 1c 10 	lea %a6,[%sp]92
80009a40:	6d 00 81 0f 	call 8000b942 <__ssprint_r>
80009a44:	df 02 0f 83 	jne %d2,0,8000a062 <_svfprintf_r+0x1196>
80009a48:	d9 ae 10 20 	lea %a14,[%sp]144
80009a4c:	1b 0e ff ef 	addi %d14,%d14,-16
80009a50:	3c de       	j 80009a0c <_svfprintf_r+0xb40>
80009a52:	c2 14       	add %d4,1
80009a54:	42 e6       	add %d6,%d14
80009a56:	59 ee 04 00 	st.w [%a14]4,%d14
80009a5a:	59 a4 20 10 	st.w [%sp]96,%d4
80009a5e:	59 a6 24 10 	st.w [%sp]100,%d6
80009a62:	8b 84 80 42 	ge %d4,%d4,8
80009a66:	d9 ee 08 00 	lea %a14,[%a14]8
80009a6a:	76 4b       	jz %d4,80009a80 <_svfprintf_r+0xbb4>
80009a6c:	60 c4       	mov.a %a4,%d12
80009a6e:	60 b5       	mov.a %a5,%d11
80009a70:	d9 a6 1c 10 	lea %a6,[%sp]92
80009a74:	6d 00 67 0f 	call 8000b942 <__ssprint_r>
80009a78:	df 02 f5 82 	jne %d2,0,8000a062 <_svfprintf_r+0x1196>
80009a7c:	d9 ae 10 20 	lea %a14,[%sp]144
80009a80:	80 df       	mov.d %d15,%a13
80009a82:	19 ae 24 10 	ld.w %d14,[%sp]100
80009a86:	19 a8 20 10 	ld.w %d8,[%sp]96
80009a8a:	6f 8f 1d 80 	jnz.t %d15,8,80009ac4 <_svfprintf_r+0xbf8>
80009a8e:	c2 18       	add %d8,1
80009a90:	59 e9 04 00 	st.w [%a14]4,%d9
80009a94:	42 e9       	add %d9,%d14
80009a96:	59 a8 20 10 	st.w [%sp]96,%d8
80009a9a:	74 ed       	st.w [%a14],%d13
80009a9c:	59 a9 24 10 	st.w [%sp]100,%d9
80009aa0:	8b 88 80 82 	ge %d8,%d8,8
80009aa4:	d9 ef 08 00 	lea %a15,[%a14]8
80009aa8:	df 08 79 02 	jeq %d8,0,80009f9a <_svfprintf_r+0x10ce>
80009aac:	60 c4       	mov.a %a4,%d12
80009aae:	60 b5       	mov.a %a5,%d11
80009ab0:	d9 a6 1c 10 	lea %a6,[%sp]92
80009ab4:	6d 00 47 0f 	call 8000b942 <__ssprint_r>
80009ab8:	df 02 d5 82 	jne %d2,0,8000a062 <_svfprintf_r+0x1196>
80009abc:	d9 af 10 20 	lea %a15,[%sp]144
80009ac0:	1d 00 6d 02 	j 80009f9a <_svfprintf_r+0x10ce>
80009ac4:	19 a2 10 00 	ld.w %d2,[%sp]16
80009ac8:	8b 62 46 f2 	lt %d15,%d2,102
80009acc:	df 0f be 81 	jne %d15,0,80009e48 <_svfprintf_r+0xf7c>
80009ad0:	d2 06       	mov %e6,0
80009ad2:	19 a4 2c 00 	ld.w %d4,[%sp]44
80009ad6:	19 a5 30 00 	ld.w %d5,[%sp]48
80009ada:	6d 00 c1 16 	call 8000c85c <__eqdf2>
80009ade:	df 02 78 80 	jne %d2,0,80009bce <_svfprintf_r+0xd02>
80009ae2:	7b 00 00 38 	movh %d3,32768
80009ae6:	1b 23 74 30 	addi %d3,%d3,1858
80009aea:	c2 18       	add %d8,1
80009aec:	74 e3       	st.w [%a14],%d3
80009aee:	1b 1e 00 90 	addi %d9,%d14,1
80009af2:	82 13       	mov %d3,1
80009af4:	59 a8 20 10 	st.w [%sp]96,%d8
80009af8:	59 e3 04 00 	st.w [%a14]4,%d3
80009afc:	59 a9 24 10 	st.w [%sp]100,%d9
80009b00:	8b 88 80 82 	ge %d8,%d8,8
80009b04:	d9 ef 08 00 	lea %a15,[%a14]8
80009b08:	76 8b       	jz %d8,80009b1e <_svfprintf_r+0xc52>
80009b0a:	60 c4       	mov.a %a4,%d12
80009b0c:	60 b5       	mov.a %a5,%d11
80009b0e:	d9 a6 1c 10 	lea %a6,[%sp]92
80009b12:	6d 00 18 0f 	call 8000b942 <__ssprint_r>
80009b16:	df 02 a6 82 	jne %d2,0,8000a062 <_svfprintf_r+0x1196>
80009b1a:	d9 af 10 20 	lea %a15,[%sp]144
80009b1e:	58 11       	ld.w %d15,[%sp]68
80009b20:	19 a2 14 00 	ld.w %d2,[%sp]20
80009b24:	3f 2f 05 00 	jlt %d15,%d2,80009b2e <_svfprintf_r+0xc62>
80009b28:	80 df       	mov.d %d15,%a13
80009b2a:	6f 0f 38 02 	jz.t %d15,0,80009f9a <_svfprintf_r+0x10ce>
80009b2e:	58 08       	ld.w %d15,[%sp]32
80009b30:	19 a2 20 00 	ld.w %d2,[%sp]32
80009b34:	68 1f       	st.w [%a15]4,%d15
80009b36:	58 19       	ld.w %d15,[%sp]100
80009b38:	99 a3 34 00 	ld.a %a3,[%sp]52
80009b3c:	42 2f       	add %d15,%d2
80009b3e:	78 19       	st.w [%sp]100,%d15
80009b40:	58 18       	ld.w %d15,[%sp]96
80009b42:	e8 03       	st.a [%a15]0,%a3
80009b44:	c2 1f       	add %d15,1
80009b46:	78 18       	st.w [%sp]96,%d15
80009b48:	8b 8f 80 f2 	ge %d15,%d15,8
80009b4c:	d9 ff 08 00 	lea %a15,[%a15]8
80009b50:	6e 0b       	jz %d15,80009b66 <_svfprintf_r+0xc9a>
80009b52:	60 c4       	mov.a %a4,%d12
80009b54:	60 b5       	mov.a %a5,%d11
80009b56:	d9 a6 1c 10 	lea %a6,[%sp]92
80009b5a:	6d 00 f4 0e 	call 8000b942 <__ssprint_r>
80009b5e:	df 02 82 82 	jne %d2,0,8000a062 <_svfprintf_r+0x1196>
80009b62:	d9 af 10 20 	lea %a15,[%sp]144
80009b66:	58 05       	ld.w %d15,[%sp]20
80009b68:	7b 00 00 88 	movh %d8,32768
80009b6c:	c2 ff       	add %d15,-1
80009b6e:	1b 48 74 80 	addi %d8,%d8,1860
80009b72:	3b 00 01 90 	mov %d9,16
80009b76:	bf 1f 12 02 	jlt %d15,1,80009f9a <_svfprintf_r+0x10ce>
80009b7a:	19 a5 24 10 	ld.w %d5,[%sp]100
80009b7e:	19 a3 20 10 	ld.w %d3,[%sp]96
80009b82:	8b 1f 81 42 	ge %d4,%d15,17
80009b86:	68 08       	st.w [%a15]0,%d8
80009b88:	df 04 1c 00 	jeq %d4,0,80009bc0 <_svfprintf_r+0xcf4>
80009b8c:	c2 13       	add %d3,1
80009b8e:	1b 05 01 40 	addi %d4,%d5,16
80009b92:	68 19       	st.w [%a15]4,%d9
80009b94:	59 a3 20 10 	st.w [%sp]96,%d3
80009b98:	59 a4 24 10 	st.w [%sp]100,%d4
80009b9c:	8b 83 80 32 	ge %d3,%d3,8
80009ba0:	d9 ff 08 00 	lea %a15,[%a15]8
80009ba4:	76 3b       	jz %d3,80009bba <_svfprintf_r+0xcee>
80009ba6:	60 c4       	mov.a %a4,%d12
80009ba8:	60 b5       	mov.a %a5,%d11
80009baa:	d9 a6 1c 10 	lea %a6,[%sp]92
80009bae:	6d 00 ca 0e 	call 8000b942 <__ssprint_r>
80009bb2:	df 02 58 82 	jne %d2,0,8000a062 <_svfprintf_r+0x1196>
80009bb6:	d9 af 10 20 	lea %a15,[%sp]144
80009bba:	1b 0f ff ff 	addi %d15,%d15,-16
80009bbe:	3c de       	j 80009b7a <_svfprintf_r+0xcae>
80009bc0:	12 54       	add %d4,%d15,%d5
80009bc2:	68 1f       	st.w [%a15]4,%d15
80009bc4:	59 a4 24 10 	st.w [%sp]100,%d4
80009bc8:	9a 13       	add %d15,%d3,1
80009bca:	1d 00 e1 01 	j 80009f8c <_svfprintf_r+0x10c0>
80009bce:	19 a3 04 10 	ld.w %d3,[%sp]68
80009bd2:	ff 13 8e 00 	jge %d3,1,80009cee <_svfprintf_r+0xe22>
80009bd6:	7b 00 00 38 	movh %d3,32768
80009bda:	1b 23 74 30 	addi %d3,%d3,1858
80009bde:	c2 18       	add %d8,1
80009be0:	74 e3       	st.w [%a14],%d3
80009be2:	1b 1e 00 90 	addi %d9,%d14,1
80009be6:	82 13       	mov %d3,1
80009be8:	59 a8 20 10 	st.w [%sp]96,%d8
80009bec:	59 e3 04 00 	st.w [%a14]4,%d3
80009bf0:	59 a9 24 10 	st.w [%sp]100,%d9
80009bf4:	8b 88 80 82 	ge %d8,%d8,8
80009bf8:	d9 ef 08 00 	lea %a15,[%a14]8
80009bfc:	76 8b       	jz %d8,80009c12 <_svfprintf_r+0xd46>
80009bfe:	60 c4       	mov.a %a4,%d12
80009c00:	60 b5       	mov.a %a5,%d11
80009c02:	d9 a6 1c 10 	lea %a6,[%sp]92
80009c06:	6d 00 9e 0e 	call 8000b942 <__ssprint_r>
80009c0a:	df 02 2c 82 	jne %d2,0,8000a062 <_svfprintf_r+0x1196>
80009c0e:	d9 af 10 20 	lea %a15,[%sp]144
80009c12:	58 11       	ld.w %d15,[%sp]68
80009c14:	19 a2 14 00 	ld.w %d2,[%sp]20
80009c18:	a6 2f       	or %d15,%d2
80009c1a:	ee 04       	jnz %d15,80009c22 <_svfprintf_r+0xd56>
80009c1c:	80 df       	mov.d %d15,%a13
80009c1e:	6f 0f be 01 	jz.t %d15,0,80009f9a <_svfprintf_r+0x10ce>
80009c22:	58 08       	ld.w %d15,[%sp]32
80009c24:	19 a2 20 00 	ld.w %d2,[%sp]32
80009c28:	68 1f       	st.w [%a15]4,%d15
80009c2a:	58 19       	ld.w %d15,[%sp]100
80009c2c:	99 a3 34 00 	ld.a %a3,[%sp]52
80009c30:	42 2f       	add %d15,%d2
80009c32:	78 19       	st.w [%sp]100,%d15
80009c34:	58 18       	ld.w %d15,[%sp]96
80009c36:	e8 03       	st.a [%a15]0,%a3
80009c38:	c2 1f       	add %d15,1
80009c3a:	78 18       	st.w [%sp]96,%d15
80009c3c:	8b 8f 80 f2 	ge %d15,%d15,8
80009c40:	d9 ff 08 00 	lea %a15,[%a15]8
80009c44:	6e 0b       	jz %d15,80009c5a <_svfprintf_r+0xd8e>
80009c46:	60 c4       	mov.a %a4,%d12
80009c48:	60 b5       	mov.a %a5,%d11
80009c4a:	d9 a6 1c 10 	lea %a6,[%sp]92
80009c4e:	6d 00 7a 0e 	call 8000b942 <__ssprint_r>
80009c52:	df 02 08 82 	jne %d2,0,8000a062 <_svfprintf_r+0x1196>
80009c56:	d9 af 10 20 	lea %a15,[%sp]144
80009c5a:	58 11       	ld.w %d15,[%sp]68
80009c5c:	7b 00 00 88 	movh %d8,32768
80009c60:	32 5f       	rsub %d15
80009c62:	1b 48 74 80 	addi %d8,%d8,1860
80009c66:	3b 00 01 90 	mov %d9,16
80009c6a:	bf 1f 3a 00 	jlt %d15,1,80009cde <_svfprintf_r+0xe12>
80009c6e:	19 a5 24 10 	ld.w %d5,[%sp]100
80009c72:	19 a3 20 10 	ld.w %d3,[%sp]96
80009c76:	8b 1f 81 42 	ge %d4,%d15,17
80009c7a:	68 08       	st.w [%a15]0,%d8
80009c7c:	df 04 1c 00 	jeq %d4,0,80009cb4 <_svfprintf_r+0xde8>
80009c80:	c2 13       	add %d3,1
80009c82:	1b 05 01 40 	addi %d4,%d5,16
80009c86:	68 19       	st.w [%a15]4,%d9
80009c88:	59 a3 20 10 	st.w [%sp]96,%d3
80009c8c:	59 a4 24 10 	st.w [%sp]100,%d4
80009c90:	8b 83 80 32 	ge %d3,%d3,8
80009c94:	d9 ff 08 00 	lea %a15,[%a15]8
80009c98:	76 3b       	jz %d3,80009cae <_svfprintf_r+0xde2>
80009c9a:	60 c4       	mov.a %a4,%d12
80009c9c:	60 b5       	mov.a %a5,%d11
80009c9e:	d9 a6 1c 10 	lea %a6,[%sp]92
80009ca2:	6d 00 50 0e 	call 8000b942 <__ssprint_r>
80009ca6:	df 02 de 81 	jne %d2,0,8000a062 <_svfprintf_r+0x1196>
80009caa:	d9 af 10 20 	lea %a15,[%sp]144
80009cae:	1b 0f ff ff 	addi %d15,%d15,-16
80009cb2:	3c de       	j 80009c6e <_svfprintf_r+0xda2>
80009cb4:	68 1f       	st.w [%a15]4,%d15
80009cb6:	12 54       	add %d4,%d15,%d5
80009cb8:	9a 13       	add %d15,%d3,1
80009cba:	78 18       	st.w [%sp]96,%d15
80009cbc:	59 a4 24 10 	st.w [%sp]100,%d4
80009cc0:	8b 8f 80 f2 	ge %d15,%d15,8
80009cc4:	d9 ff 08 00 	lea %a15,[%a15]8
80009cc8:	6e 0b       	jz %d15,80009cde <_svfprintf_r+0xe12>
80009cca:	60 c4       	mov.a %a4,%d12
80009ccc:	60 b5       	mov.a %a5,%d11
80009cce:	d9 a6 1c 10 	lea %a6,[%sp]92
80009cd2:	6d 00 38 0e 	call 8000b942 <__ssprint_r>
80009cd6:	df 02 c6 81 	jne %d2,0,8000a062 <_svfprintf_r+0x1196>
80009cda:	d9 af 10 20 	lea %a15,[%sp]144
80009cde:	58 05       	ld.w %d15,[%sp]20
80009ce0:	68 0d       	st.w [%a15]0,%d13
80009ce2:	68 1f       	st.w [%a15]4,%d15
80009ce4:	19 a2 14 00 	ld.w %d2,[%sp]20
80009ce8:	58 19       	ld.w %d15,[%sp]100
80009cea:	1d 00 4d 01 	j 80009f84 <_svfprintf_r+0x10b8>
80009cee:	58 05       	ld.w %d15,[%sp]20
80009cf0:	74 ed       	st.w [%a14],%d13
80009cf2:	3f f3 6a 00 	jlt %d3,%d15,80009dc6 <_svfprintf_r+0xefa>
80009cf6:	02 f9       	mov %d9,%d15
80009cf8:	c2 18       	add %d8,1
80009cfa:	42 e9       	add %d9,%d14
80009cfc:	59 a8 20 10 	st.w [%sp]96,%d8
80009d00:	6c e1       	st.w [%a14]4,%d15
80009d02:	59 a9 24 10 	st.w [%sp]100,%d9
80009d06:	8b 88 80 82 	ge %d8,%d8,8
80009d0a:	d9 ef 08 00 	lea %a15,[%a14]8
80009d0e:	76 8b       	jz %d8,80009d24 <_svfprintf_r+0xe58>
80009d10:	60 c4       	mov.a %a4,%d12
80009d12:	60 b5       	mov.a %a5,%d11
80009d14:	d9 a6 1c 10 	lea %a6,[%sp]92
80009d18:	6d 00 15 0e 	call 8000b942 <__ssprint_r>
80009d1c:	df 02 a3 81 	jne %d2,0,8000a062 <_svfprintf_r+0x1196>
80009d20:	d9 af 10 20 	lea %a15,[%sp]144
80009d24:	58 11       	ld.w %d15,[%sp]68
80009d26:	19 a2 14 00 	ld.w %d2,[%sp]20
80009d2a:	7b 00 00 88 	movh %d8,32768
80009d2e:	a2 2f       	sub %d15,%d2
80009d30:	1b 48 74 80 	addi %d8,%d8,1860
80009d34:	3b 00 01 90 	mov %d9,16
80009d38:	bf 1f 3a 00 	jlt %d15,1,80009dac <_svfprintf_r+0xee0>
80009d3c:	19 a5 24 10 	ld.w %d5,[%sp]100
80009d40:	19 a3 20 10 	ld.w %d3,[%sp]96
80009d44:	8b 1f 81 42 	ge %d4,%d15,17
80009d48:	68 08       	st.w [%a15]0,%d8
80009d4a:	df 04 1c 00 	jeq %d4,0,80009d82 <_svfprintf_r+0xeb6>
80009d4e:	c2 13       	add %d3,1
80009d50:	1b 05 01 40 	addi %d4,%d5,16
80009d54:	68 19       	st.w [%a15]4,%d9
80009d56:	59 a3 20 10 	st.w [%sp]96,%d3
80009d5a:	59 a4 24 10 	st.w [%sp]100,%d4
80009d5e:	8b 83 80 32 	ge %d3,%d3,8
80009d62:	d9 ff 08 00 	lea %a15,[%a15]8
80009d66:	76 3b       	jz %d3,80009d7c <_svfprintf_r+0xeb0>
80009d68:	60 c4       	mov.a %a4,%d12
80009d6a:	60 b5       	mov.a %a5,%d11
80009d6c:	d9 a6 1c 10 	lea %a6,[%sp]92
80009d70:	6d 00 e9 0d 	call 8000b942 <__ssprint_r>
80009d74:	df 02 77 81 	jne %d2,0,8000a062 <_svfprintf_r+0x1196>
80009d78:	d9 af 10 20 	lea %a15,[%sp]144
80009d7c:	1b 0f ff ff 	addi %d15,%d15,-16
80009d80:	3c de       	j 80009d3c <_svfprintf_r+0xe70>
80009d82:	68 1f       	st.w [%a15]4,%d15
80009d84:	12 54       	add %d4,%d15,%d5
80009d86:	9a 13       	add %d15,%d3,1
80009d88:	78 18       	st.w [%sp]96,%d15
80009d8a:	59 a4 24 10 	st.w [%sp]100,%d4
80009d8e:	8b 8f 80 f2 	ge %d15,%d15,8
80009d92:	d9 ff 08 00 	lea %a15,[%a15]8
80009d96:	6e 0b       	jz %d15,80009dac <_svfprintf_r+0xee0>
80009d98:	60 c4       	mov.a %a4,%d12
80009d9a:	60 b5       	mov.a %a5,%d11
80009d9c:	d9 a6 1c 10 	lea %a6,[%sp]92
80009da0:	6d 00 d1 0d 	call 8000b942 <__ssprint_r>
80009da4:	df 02 5f 81 	jne %d2,0,8000a062 <_svfprintf_r+0x1196>
80009da8:	d9 af 10 20 	lea %a15,[%sp]144
80009dac:	80 df       	mov.d %d15,%a13
80009dae:	6f 0f f6 00 	jz.t %d15,0,80009f9a <_svfprintf_r+0x10ce>
80009db2:	99 a3 34 00 	ld.a %a3,[%sp]52
80009db6:	58 08       	ld.w %d15,[%sp]32
80009db8:	19 a2 20 00 	ld.w %d2,[%sp]32
80009dbc:	68 1f       	st.w [%a15]4,%d15
80009dbe:	e8 03       	st.a [%a15]0,%a3
80009dc0:	58 19       	ld.w %d15,[%sp]100
80009dc2:	1d 00 e1 00 	j 80009f84 <_svfprintf_r+0x10b8>
80009dc6:	c2 18       	add %d8,1
80009dc8:	59 e3 04 00 	st.w [%a14]4,%d3
80009dcc:	42 e3       	add %d3,%d14
80009dce:	59 a8 20 10 	st.w [%sp]96,%d8
80009dd2:	59 a3 24 10 	st.w [%sp]100,%d3
80009dd6:	8b 88 80 82 	ge %d8,%d8,8
80009dda:	d9 ef 08 00 	lea %a15,[%a14]8
80009dde:	76 8b       	jz %d8,80009df4 <_svfprintf_r+0xf28>
80009de0:	60 c4       	mov.a %a4,%d12
80009de2:	60 b5       	mov.a %a5,%d11
80009de4:	d9 a6 1c 10 	lea %a6,[%sp]92
80009de8:	6d 00 ad 0d 	call 8000b942 <__ssprint_r>
80009dec:	df 02 3b 81 	jne %d2,0,8000a062 <_svfprintf_r+0x1196>
80009df0:	d9 af 10 20 	lea %a15,[%sp]144
80009df4:	58 08       	ld.w %d15,[%sp]32
80009df6:	19 a2 20 00 	ld.w %d2,[%sp]32
80009dfa:	68 1f       	st.w [%a15]4,%d15
80009dfc:	58 19       	ld.w %d15,[%sp]100
80009dfe:	99 a3 34 00 	ld.a %a3,[%sp]52
80009e02:	42 2f       	add %d15,%d2
80009e04:	78 19       	st.w [%sp]100,%d15
80009e06:	58 18       	ld.w %d15,[%sp]96
80009e08:	99 ae 04 10 	ld.a %a14,[%sp]68
80009e0c:	c2 1f       	add %d15,1
80009e0e:	60 d2       	mov.a %a2,%d13
80009e10:	e8 03       	st.a [%a15]0,%a3
80009e12:	78 18       	st.w [%sp]96,%d15
80009e14:	8b 8f 80 f2 	ge %d15,%d15,8
80009e18:	30 2e       	add.a %a14,%a2
80009e1a:	d9 ff 08 00 	lea %a15,[%a15]8
80009e1e:	6e 0b       	jz %d15,80009e34 <_svfprintf_r+0xf68>
80009e20:	60 c4       	mov.a %a4,%d12
80009e22:	60 b5       	mov.a %a5,%d11
80009e24:	d9 a6 1c 10 	lea %a6,[%sp]92
80009e28:	6d 00 8d 0d 	call 8000b942 <__ssprint_r>
80009e2c:	df 02 1b 81 	jne %d2,0,8000a062 <_svfprintf_r+0x1196>
80009e30:	d9 af 10 20 	lea %a15,[%sp]144
80009e34:	19 a2 14 00 	ld.w %d2,[%sp]20
80009e38:	58 11       	ld.w %d15,[%sp]68
80009e3a:	e8 0e       	st.a [%a15]0,%a14
80009e3c:	5a f2       	sub %d15,%d2,%d15
80009e3e:	68 1f       	st.w [%a15]4,%d15
80009e40:	19 a2 24 10 	ld.w %d2,[%sp]100
80009e44:	1d 00 a0 00 	j 80009f84 <_svfprintf_r+0x10b8>
80009e48:	c2 18       	add %d8,1
80009e4a:	82 13       	mov %d3,1
80009e4c:	1b 1e 00 90 	addi %d9,%d14,1
80009e50:	58 05       	ld.w %d15,[%sp]20
80009e52:	59 a8 20 10 	st.w [%sp]96,%d8
80009e56:	74 ed       	st.w [%a14],%d13
80009e58:	59 e3 04 00 	st.w [%a14]4,%d3
80009e5c:	59 a9 24 10 	st.w [%sp]100,%d9
80009e60:	8b 88 80 82 	ge %d8,%d8,8
80009e64:	ff 2f 05 00 	jge %d15,2,80009e6e <_svfprintf_r+0xfa2>
80009e68:	80 d2       	mov.d %d2,%a13
80009e6a:	6f 02 81 00 	jz.t %d2,0,80009f6c <_svfprintf_r+0x10a0>
80009e6e:	d9 ef 08 00 	lea %a15,[%a14]8
80009e72:	76 8b       	jz %d8,80009e88 <_svfprintf_r+0xfbc>
80009e74:	60 c4       	mov.a %a4,%d12
80009e76:	60 b5       	mov.a %a5,%d11
80009e78:	d9 a6 1c 10 	lea %a6,[%sp]92
80009e7c:	6d 00 63 0d 	call 8000b942 <__ssprint_r>
80009e80:	df 02 f1 80 	jne %d2,0,8000a062 <_svfprintf_r+0x1196>
80009e84:	d9 af 10 20 	lea %a15,[%sp]144
80009e88:	58 08       	ld.w %d15,[%sp]32
80009e8a:	19 a2 20 00 	ld.w %d2,[%sp]32
80009e8e:	68 1f       	st.w [%a15]4,%d15
80009e90:	58 19       	ld.w %d15,[%sp]100
80009e92:	99 a3 34 00 	ld.a %a3,[%sp]52
80009e96:	42 2f       	add %d15,%d2
80009e98:	78 19       	st.w [%sp]100,%d15
80009e9a:	58 18       	ld.w %d15,[%sp]96
80009e9c:	e8 03       	st.a [%a15]0,%a3
80009e9e:	c2 1f       	add %d15,1
80009ea0:	78 18       	st.w [%sp]96,%d15
80009ea2:	8b 8f 80 f2 	ge %d15,%d15,8
80009ea6:	d9 ff 08 00 	lea %a15,[%a15]8
80009eaa:	6e 0b       	jz %d15,80009ec0 <_svfprintf_r+0xff4>
80009eac:	60 c4       	mov.a %a4,%d12
80009eae:	60 b5       	mov.a %a5,%d11
80009eb0:	d9 a6 1c 10 	lea %a6,[%sp]92
80009eb4:	6d 00 47 0d 	call 8000b942 <__ssprint_r>
80009eb8:	df 02 d5 80 	jne %d2,0,8000a062 <_svfprintf_r+0x1196>
80009ebc:	d9 af 10 20 	lea %a15,[%sp]144
80009ec0:	d2 06       	mov %e6,0
80009ec2:	19 a4 2c 00 	ld.w %d4,[%sp]44
80009ec6:	19 a5 30 00 	ld.w %d5,[%sp]48
80009eca:	6d 00 e9 14 	call 8000c89c <__nedf2>
80009ece:	58 05       	ld.w %d15,[%sp]20
80009ed0:	c2 ff       	add %d15,-1
80009ed2:	76 2c       	jz %d2,80009eea <_svfprintf_r+0x101e>
80009ed4:	19 a2 24 10 	ld.w %d2,[%sp]100
80009ed8:	60 de       	mov.a %a14,%d13
80009eda:	68 1f       	st.w [%a15]4,%d15
80009edc:	42 2f       	add %d15,%d2
80009ede:	78 19       	st.w [%sp]100,%d15
80009ee0:	58 18       	ld.w %d15,[%sp]96
80009ee2:	b0 1e       	add.a %a14,1
80009ee4:	e8 0e       	st.a [%a15]0,%a14
80009ee6:	c2 1f       	add %d15,1
80009ee8:	3c 31       	j 80009f4a <_svfprintf_r+0x107e>
80009eea:	7b 00 00 88 	movh %d8,32768
80009eee:	1b 48 74 80 	addi %d8,%d8,1860
80009ef2:	3b 00 01 90 	mov %d9,16
80009ef6:	bf 1f 3f 00 	jlt %d15,1,80009f74 <_svfprintf_r+0x10a8>
80009efa:	19 a5 24 10 	ld.w %d5,[%sp]100
80009efe:	19 a3 20 10 	ld.w %d3,[%sp]96
80009f02:	8b 1f 81 42 	ge %d4,%d15,17
80009f06:	68 08       	st.w [%a15]0,%d8
80009f08:	df 04 1c 00 	jeq %d4,0,80009f40 <_svfprintf_r+0x1074>
80009f0c:	c2 13       	add %d3,1
80009f0e:	1b 05 01 40 	addi %d4,%d5,16
80009f12:	68 19       	st.w [%a15]4,%d9
80009f14:	59 a3 20 10 	st.w [%sp]96,%d3
80009f18:	59 a4 24 10 	st.w [%sp]100,%d4
80009f1c:	8b 83 80 32 	ge %d3,%d3,8
80009f20:	d9 ff 08 00 	lea %a15,[%a15]8
80009f24:	76 3b       	jz %d3,80009f3a <_svfprintf_r+0x106e>
80009f26:	60 c4       	mov.a %a4,%d12
80009f28:	60 b5       	mov.a %a5,%d11
80009f2a:	d9 a6 1c 10 	lea %a6,[%sp]92
80009f2e:	6d 00 0a 0d 	call 8000b942 <__ssprint_r>
80009f32:	df 02 98 80 	jne %d2,0,8000a062 <_svfprintf_r+0x1196>
80009f36:	d9 af 10 20 	lea %a15,[%sp]144
80009f3a:	1b 0f ff ff 	addi %d15,%d15,-16
80009f3e:	3c de       	j 80009efa <_svfprintf_r+0x102e>
80009f40:	12 54       	add %d4,%d15,%d5
80009f42:	68 1f       	st.w [%a15]4,%d15
80009f44:	59 a4 24 10 	st.w [%sp]100,%d4
80009f48:	9a 13       	add %d15,%d3,1
80009f4a:	78 18       	st.w [%sp]96,%d15
80009f4c:	8b 8f 80 f2 	ge %d15,%d15,8
80009f50:	d9 ff 08 00 	lea %a15,[%a15]8
80009f54:	6e 10       	jz %d15,80009f74 <_svfprintf_r+0x10a8>
80009f56:	60 c4       	mov.a %a4,%d12
80009f58:	60 b5       	mov.a %a5,%d11
80009f5a:	d9 a6 1c 10 	lea %a6,[%sp]92
80009f5e:	6d 00 f2 0c 	call 8000b942 <__ssprint_r>
80009f62:	df 02 80 80 	jne %d2,0,8000a062 <_svfprintf_r+0x1196>
80009f66:	d9 af 10 20 	lea %a15,[%sp]144
80009f6a:	3c 05       	j 80009f74 <_svfprintf_r+0x10a8>
80009f6c:	df 08 f5 ff 	jne %d8,0,80009f56 <_svfprintf_r+0x108a>
80009f70:	d9 ef 08 00 	lea %a15,[%a14]8
80009f74:	58 0e       	ld.w %d15,[%sp]56
80009f76:	d9 a3 0d 10 	lea %a3,[%sp]77
80009f7a:	68 1f       	st.w [%a15]4,%d15
80009f7c:	19 a2 38 00 	ld.w %d2,[%sp]56
80009f80:	58 19       	ld.w %d15,[%sp]100
80009f82:	e8 03       	st.a [%a15]0,%a3
80009f84:	42 2f       	add %d15,%d2
80009f86:	78 19       	st.w [%sp]100,%d15
80009f88:	58 18       	ld.w %d15,[%sp]96
80009f8a:	c2 1f       	add %d15,1
80009f8c:	78 18       	st.w [%sp]96,%d15
80009f8e:	8b 8f 80 f2 	ge %d15,%d15,8
80009f92:	df 0f 8d fd 	jne %d15,0,80009aac <_svfprintf_r+0xbe0>
80009f96:	d9 ff 08 00 	lea %a15,[%a15]8
80009f9a:	80 df       	mov.d %d15,%a13
80009f9c:	ae 2d       	jnz.t %d15,2,80009fb6 <_svfprintf_r+0x10ea>
80009f9e:	19 a2 1c 00 	ld.w %d2,[%sp]28
80009fa2:	0b 2a a0 f1 	max %d15,%d10,%d2
80009fa6:	19 a2 28 00 	ld.w %d2,[%sp]40
80009faa:	42 f2       	add %d2,%d15
80009fac:	58 19       	ld.w %d15,[%sp]100
80009fae:	59 a2 28 00 	st.w [%sp]40,%d2
80009fb2:	6e 49       	jz %d15,8000a044 <_svfprintf_r+0x1178>
80009fb4:	3c 40       	j 8000a034 <_svfprintf_r+0x1168>
80009fb6:	58 07       	ld.w %d15,[%sp]28
80009fb8:	3b 00 01 80 	mov %d8,16
80009fbc:	a2 af       	sub %d15,%d10
80009fbe:	bf 1f f0 7f 	jlt %d15,1,80009f9e <_svfprintf_r+0x10d2>
80009fc2:	91 00 00 28 	movh.a %a2,32768
80009fc6:	d9 22 54 d0 	lea %a2,[%a2]1876 <80000754 <blanks.4035>>
80009fca:	19 a5 24 10 	ld.w %d5,[%sp]100 <80000754 <blanks.4035>>
80009fce:	19 a3 20 10 	ld.w %d3,[%sp]96 <80000754 <blanks.4035>>
80009fd2:	8b 1f 81 42 	ge %d4,%d15,17
80009fd6:	e8 02       	st.a [%a15]0,%a2
80009fd8:	df 04 1c 00 	jeq %d4,0,8000a010 <_svfprintf_r+0x1144>
80009fdc:	c2 13       	add %d3,1
80009fde:	1b 05 01 40 	addi %d4,%d5,16
80009fe2:	68 18       	st.w [%a15]4,%d8
80009fe4:	59 a3 20 10 	st.w [%sp]96,%d3
80009fe8:	59 a4 24 10 	st.w [%sp]100,%d4
80009fec:	8b 83 80 32 	ge %d3,%d3,8
80009ff0:	d9 ff 08 00 	lea %a15,[%a15]8
80009ff4:	76 3b       	jz %d3,8000a00a <_svfprintf_r+0x113e>
80009ff6:	60 c4       	mov.a %a4,%d12
80009ff8:	60 b5       	mov.a %a5,%d11
80009ffa:	d9 a6 1c 10 	lea %a6,[%sp]92
80009ffe:	6d 00 a2 0c 	call 8000b942 <__ssprint_r>
8000a002:	df 02 30 80 	jne %d2,0,8000a062 <_svfprintf_r+0x1196>
8000a006:	d9 af 10 20 	lea %a15,[%sp]144
8000a00a:	1b 0f ff ff 	addi %d15,%d15,-16
8000a00e:	3c da       	j 80009fc2 <_svfprintf_r+0x10f6>
8000a010:	12 54       	add %d4,%d15,%d5
8000a012:	68 1f       	st.w [%a15]4,%d15
8000a014:	9a 13       	add %d15,%d3,1
8000a016:	78 18       	st.w [%sp]96,%d15
8000a018:	59 a4 24 10 	st.w [%sp]100,%d4
8000a01c:	8b 8f 40 f2 	lt %d15,%d15,8
8000a020:	ee bf       	jnz %d15,80009f9e <_svfprintf_r+0x10d2>
8000a022:	60 c4       	mov.a %a4,%d12
8000a024:	60 b5       	mov.a %a5,%d11
8000a026:	d9 a6 1c 10 	lea %a6,[%sp]92
8000a02a:	6d 00 8c 0c 	call 8000b942 <__ssprint_r>
8000a02e:	df 02 b8 7f 	jeq %d2,0,80009f9e <_svfprintf_r+0x10d2>
8000a032:	3c 18       	j 8000a062 <_svfprintf_r+0x1196>
8000a034:	60 c4       	mov.a %a4,%d12
8000a036:	60 b5       	mov.a %a5,%d11
8000a038:	d9 a6 1c 10 	lea %a6,[%sp]92
8000a03c:	6d 00 83 0c 	call 8000b942 <__ssprint_r>
8000a040:	df 02 11 80 	jne %d2,0,8000a062 <_svfprintf_r+0x1196>
8000a044:	82 0f       	mov %d15,0
8000a046:	78 18       	st.w [%sp]96,%d15
8000a048:	40 cf       	mov.aa %a15,%a12
8000a04a:	d9 ae 10 20 	lea %a14,[%sp]144
8000a04e:	1d ff 77 f7 	j 80008f3c <_svfprintf_r+0x70>
8000a052:	58 19       	ld.w %d15,[%sp]100
8000a054:	6e 07       	jz %d15,8000a062 <_svfprintf_r+0x1196>
8000a056:	60 c4       	mov.a %a4,%d12
8000a058:	60 b5       	mov.a %a5,%d11
8000a05a:	d9 a6 1c 10 	lea %a6,[%sp]92
8000a05e:	6d 00 72 0c 	call 8000b942 <__ssprint_r>
8000a062:	60 b3       	mov.a %a3,%d11
8000a064:	19 a2 28 00 	ld.w %d2,[%sp]40
8000a068:	8c 36       	ld.h %d15,[%a3]12
8000a06a:	16 40       	and %d15,64
8000a06c:	aa f2       	cmov %d2,%d15,-1
8000a06e:	00 90       	ret 

8000a070 <quorem>:
8000a070:	19 58 10 00 	ld.w %d8,[%a5]16
8000a074:	4c 44       	ld.w %d15,[%a4]16
8000a076:	82 02       	mov %d2,0
8000a078:	3f 8f 88 00 	jlt %d15,%d8,8000a188 <quorem+0x118>
8000a07c:	c2 f8       	add %d8,-1
8000a07e:	80 4f       	mov.d %d15,%a4
8000a080:	8f 28 00 20 	sh %d2,%d8,2
8000a084:	60 2f       	mov.a %a15,%d2
8000a086:	1b 4f 01 90 	addi %d9,%d15,20
8000a08a:	d9 5c 14 00 	lea %a12,[%a5]20
8000a08e:	01 fc 10 d0 	add.a %a13,%a12,%a15
8000a092:	01 f9 00 f6 	addsc.a %a15,%a15,%d9,0
8000a096:	54 dc       	ld.w %d12,[%a13]
8000a098:	4c f0       	ld.w %d15,[%a15]0
8000a09a:	c2 1c       	add %d12,1
8000a09c:	4b cf 11 c2 	div.u %e12,%d15,%d12
8000a0a0:	02 ca       	mov %d10,%d12
8000a0a2:	df 0c 3d 00 	jeq %d12,0,8000a11c <quorem+0xac>
8000a0a6:	60 96       	mov.a %a6,%d9
8000a0a8:	40 c2       	mov.aa %a2,%a12
8000a0aa:	82 05       	mov %d5,0
8000a0ac:	82 06       	mov %d6,0
8000a0ae:	54 22       	ld.w %d2,[%a2]
8000a0b0:	40 63       	mov.aa %a3,%a6
8000a0b2:	b7 02 10 38 	insert %d3,%d2,0,16,16
8000a0b6:	8f 02 1f 20 	sh %d2,%d2,-16
8000a0ba:	03 a3 0a 35 	madd %d3,%d5,%d3,%d10
8000a0be:	b0 42       	add.a %a2,4
8000a0c0:	8f 03 1f 40 	sh %d4,%d3,-16
8000a0c4:	03 a2 0a 24 	madd %d2,%d4,%d2,%d10
8000a0c8:	44 34       	ld.w %d4,[%a3+]
8000a0ca:	b7 03 10 38 	insert %d3,%d3,0,16,16
8000a0ce:	b7 04 10 f8 	insert %d15,%d4,0,16,16
8000a0d2:	8f 02 1f 50 	sh %d5,%d2,-16
8000a0d6:	42 f6       	add %d6,%d15
8000a0d8:	b7 02 10 28 	insert %d2,%d2,0,16,16
8000a0dc:	0b 36 80 30 	sub %d3,%d6,%d3
8000a0e0:	8f 04 1f 40 	sh %d4,%d4,-16
8000a0e4:	8f 03 3f f0 	sha %d15,%d3,-16
8000a0e8:	0b 24 80 20 	sub %d2,%d4,%d2
8000a0ec:	42 f2       	add %d2,%d15
8000a0ee:	37 23 10 38 	insert %d3,%d3,%d2,16,16
8000a0f2:	8f 02 3f 60 	sha %d6,%d2,-16
8000a0f6:	80 2f       	mov.d %d15,%a2
8000a0f8:	80 d2       	mov.d %d2,%a13
8000a0fa:	74 63       	st.w [%a6],%d3
8000a0fc:	40 36       	mov.aa %a6,%a3
8000a0fe:	7f f2 d8 ff 	jge.u %d2,%d15,8000a0ae <quorem+0x3e>
8000a102:	4c f0       	ld.w %d15,[%a15]0
8000a104:	ee 0c       	jnz %d15,8000a11c <quorem+0xac>
8000a106:	b0 cf       	add.a %a15,-4
8000a108:	80 f2       	mov.d %d2,%a15
8000a10a:	3f 29 05 80 	jlt.u %d9,%d2,8000a114 <quorem+0xa4>
8000a10e:	59 48 10 00 	st.w [%a4]16,%d8
8000a112:	3c 05       	j 8000a11c <quorem+0xac>
8000a114:	4c f0       	ld.w %d15,[%a15]0
8000a116:	ee fc       	jnz %d15,8000a10e <quorem+0x9e>
8000a118:	c2 f8       	add %d8,-1
8000a11a:	3c f6       	j 8000a106 <quorem+0x96>
8000a11c:	40 4e       	mov.aa %a14,%a4
8000a11e:	6d 00 08 0b 	call 8000b72e <__mcmp>
8000a122:	bf 02 32 00 	jlt %d2,0,8000a186 <quorem+0x116>
8000a126:	60 92       	mov.a %a2,%d9
8000a128:	1b 1c 00 a0 	addi %d10,%d12,1
8000a12c:	82 04       	mov %d4,0
8000a12e:	40 2f       	mov.aa %a15,%a2
8000a130:	44 f3       	ld.w %d3,[%a15+]
8000a132:	54 c5       	ld.w %d5,[%a12]
8000a134:	b7 03 10 28 	insert %d2,%d3,0,16,16
8000a138:	8f 05 1f f0 	sh %d15,%d5,-16
8000a13c:	42 42       	add %d2,%d4
8000a13e:	b7 05 10 48 	insert %d4,%d5,0,16,16
8000a142:	8f 03 1f 30 	sh %d3,%d3,-16
8000a146:	a2 42       	sub %d2,%d4
8000a148:	8f 02 3f 40 	sha %d4,%d2,-16
8000a14c:	a2 f3       	sub %d3,%d15
8000a14e:	42 43       	add %d3,%d4
8000a150:	8f 03 3f 40 	sha %d4,%d3,-16
8000a154:	b0 4c       	add.a %a12,4
8000a156:	37 32 10 38 	insert %d3,%d2,%d3,16,16
8000a15a:	80 df       	mov.d %d15,%a13
8000a15c:	80 c2       	mov.d %d2,%a12
8000a15e:	74 23       	st.w [%a2],%d3
8000a160:	40 f2       	mov.aa %a2,%a15
8000a162:	7f 2f e6 ff 	jge.u %d15,%d2,8000a12e <quorem+0xbe>
8000a166:	60 92       	mov.a %a2,%d9
8000a168:	01 28 02 f6 	addsc.a %a15,%a2,%d8,2
8000a16c:	4c f0       	ld.w %d15,[%a15]0
8000a16e:	ee 0c       	jnz %d15,8000a186 <quorem+0x116>
8000a170:	b0 cf       	add.a %a15,-4
8000a172:	80 f2       	mov.d %d2,%a15
8000a174:	3f 29 05 80 	jlt.u %d9,%d2,8000a17e <quorem+0x10e>
8000a178:	59 e8 10 00 	st.w [%a14]16,%d8
8000a17c:	3c 05       	j 8000a186 <quorem+0x116>
8000a17e:	4c f0       	ld.w %d15,[%a15]0
8000a180:	ee fc       	jnz %d15,8000a178 <quorem+0x108>
8000a182:	c2 f8       	add %d8,-1
8000a184:	3c f6       	j 8000a170 <quorem+0x100>
8000a186:	02 a2       	mov %d2,%d10
8000a188:	00 90       	ret 
	...

8000a18c <_dtoa_r>:
8000a18c:	20 58       	sub.a %sp,88
8000a18e:	b5 a5 08 10 	st.a [%sp]72,%a5
8000a192:	99 45 00 10 	ld.a %a5,[%a4]64
8000a196:	59 a6 1c 00 	st.w [%sp]28,%d6
8000a19a:	59 a7 28 00 	st.w [%sp]40,%d7
8000a19e:	b5 a7 38 00 	st.a [%sp]56,%a7
8000a1a2:	40 4d       	mov.aa %a13,%a4
8000a1a4:	0b 45 10 88 	mov %e8,%d5,%d4
8000a1a8:	40 6c       	mov.aa %a12,%a6
8000a1aa:	0b 45 10 c8 	mov %e12,%d5,%d4
8000a1ae:	bc 5e       	jz.a %a5,8000a1ca <_dtoa_r+0x3e>
8000a1b0:	19 4f 04 10 	ld.w %d15,[%a4]68
8000a1b4:	82 12       	mov %d2,1
8000a1b6:	0f f2 00 20 	sh %d2,%d2,%d15
8000a1ba:	6c 51       	st.w [%a5]4,%d15
8000a1bc:	59 52 08 00 	st.w [%a5]8,%d2
8000a1c0:	82 0f       	mov %d15,0
8000a1c2:	6d 00 e8 08 	call 8000b392 <_Bfree>
8000a1c6:	59 df 00 10 	st.w [%a13]64,%d15
8000a1ca:	ce 96       	jgez %d9,8000a1d6 <_dtoa_r+0x4a>
8000a1cc:	82 1f       	mov %d15,1
8000a1ce:	6c c0       	st.w [%a12]0,%d15
8000a1d0:	b7 09 81 df 	insert %d13,%d9,0,31,1
8000a1d4:	3c 03       	j 8000a1da <_dtoa_r+0x4e>
8000a1d6:	82 0f       	mov %d15,0
8000a1d8:	6c c0       	st.w [%a12]0,%d15
8000a1da:	7b 00 ff 27 	movh %d2,32752
8000a1de:	26 d2       	and %d2,%d13
8000a1e0:	7b 00 ff 37 	movh %d3,32752
8000a1e4:	5f 32 22 80 	jne %d2,%d3,8000a228 <_dtoa_r+0x9c>
8000a1e8:	99 a3 08 10 	ld.a %a3,[%sp]72
8000a1ec:	3b f0 70 22 	mov %d2,9999
8000a1f0:	91 00 00 f8 	movh.a %a15,32768
8000a1f4:	74 32       	st.w [%a3],%d2
8000a1f6:	d9 ff 6d d0 	lea %a15,[%a15]1901 <8000076d <blanks.4035+0x19>>
8000a1fa:	f6 c8       	jnz %d12,8000a20a <_dtoa_r+0x7e>
8000a1fc:	b7 0d 0c fa 	insert %d15,%d13,0,20,12
8000a200:	ee 05       	jnz %d15,8000a20a <_dtoa_r+0x7e>
8000a202:	91 00 00 f8 	movh.a %a15,32768
8000a206:	d9 ff 64 d0 	lea %a15,[%a15]1892 <80000764 <blanks.4035+0x10>>
8000a20a:	99 a3 38 00 	ld.a %a3,[%sp]56 <80000764 <blanks.4035+0x10>>
8000a20e:	40 f2       	mov.aa %a2,%a15
8000a210:	bd 03 26 06 	jz.a %a3,8000ae5c <_dtoa_r+0xcd0>
8000a214:	80 ff       	mov.d %d15,%a15
8000a216:	79 f3 03 00 	ld.b %d3,[%a15]3 <80000003 <BootModeHeader0+0x3>>
8000a21a:	1b 8f 00 20 	addi %d2,%d15,8
8000a21e:	c2 3f       	add %d15,3
8000a220:	2b 2f 50 f3 	seln %d15,%d3,%d15,%d2
8000a224:	6c 30       	st.w [%a3]0,%d15
8000a226:	00 90       	ret 
8000a228:	0b cd 10 48 	mov %e4,%d13,%d12
8000a22c:	d2 06       	mov %e6,0
8000a22e:	0b cd 10 88 	mov %e8,%d13,%d12
8000a232:	6d 00 15 13 	call 8000c85c <__eqdf2>
8000a236:	df 02 13 80 	jne %d2,0,8000a25c <_dtoa_r+0xd0>
8000a23a:	99 a3 08 10 	ld.a %a3,[%sp]72
8000a23e:	d8 0e       	ld.a %a15,[%sp]56
8000a240:	82 1f       	mov %d15,1
8000a242:	91 00 00 28 	movh.a %a2,32768
8000a246:	6c 30       	st.w [%a3]0,%d15
8000a248:	d9 22 71 d0 	lea %a2,[%a2]1905 <80000771 <blanks.4035+0x1d>>
8000a24c:	bd 0f 08 06 	jz.a %a15,8000ae5c <_dtoa_r+0xcd0>
8000a250:	7b 00 00 f8 	movh %d15,32768
8000a254:	1b 2f 77 f0 	addi %d15,%d15,1906
8000a258:	68 0f       	st.w [%a15]0,%d15
8000a25a:	00 90       	ret 
8000a25c:	0b cd 10 48 	mov %e4,%d13,%d12
8000a260:	40 d4       	mov.aa %a4,%a13
8000a262:	d9 a5 14 10 	lea %a5,[%sp]84
8000a266:	d9 a6 10 10 	lea %a6,[%sp]80
8000a26a:	6d 00 e8 0a 	call 8000b83a <__d2b>
8000a26e:	37 0d 6b ba 	extr.u %d11,%d13,20,11
8000a272:	40 2e       	mov.aa %a14,%a2
8000a274:	19 aa 10 10 	ld.w %d10,[%sp]80
8000a278:	76 bd       	jz %d11,8000a292 <_dtoa_r+0x106>
8000a27a:	b7 09 0c fa 	insert %d15,%d9,0,20,12
8000a27e:	0b cd 10 48 	mov %e4,%d13,%d12
8000a282:	7b 00 ff 23 	movh %d2,16368
8000a286:	0f 2f a0 50 	or %d5,%d15,%d2
8000a28a:	1b 1b c0 bf 	addi %d11,%d11,-1023
8000a28e:	82 0f       	mov %d15,0
8000a290:	3c 22       	j 8000a2d4 <_dtoa_r+0x148>
8000a292:	19 ab 14 10 	ld.w %d11,[%sp]84
8000a296:	3b e0 be 4f 	mov %d4,-1042
8000a29a:	42 ab       	add %d11,%d10
8000a29c:	a2 b4       	sub %d4,%d11
8000a29e:	3b f0 be 2f 	mov %d2,-1041
8000a2a2:	0f 4c 00 40 	sh %d4,%d12,%d4
8000a2a6:	3f 2b 0f 00 	jlt %d11,%d2,8000a2c4 <_dtoa_r+0x138>
8000a2aa:	1b 2b 41 30 	addi %d3,%d11,1042
8000a2ae:	3b e0 c0 4f 	mov %d4,-1010
8000a2b2:	a2 b4       	sub %d4,%d11
8000a2b4:	8b 03 00 21 	rsub %d2,%d3,0
8000a2b8:	0f 2c 00 20 	sh %d2,%d12,%d2
8000a2bc:	0f 4d 00 f0 	sh %d15,%d13,%d4
8000a2c0:	0f f2 a0 40 	or %d4,%d2,%d15
8000a2c4:	6d 00 b7 13 	call 8000ca32 <__floatunsidf>
8000a2c8:	0b 23 10 48 	mov %e4,%d3,%d2
8000a2cc:	9b 03 e1 5f 	addih %d5,%d3,65040
8000a2d0:	c2 fb       	add %d11,-1
8000a2d2:	82 1f       	mov %d15,1
8000a2d4:	b7 00 ab 69 	imask %e6,0,19,11
8000a2d8:	78 13       	st.w [%sp]76,%d15
8000a2da:	6d 00 43 11 	call 8000c560 <__subdf3>
8000a2de:	7b 30 fd 73 	movh %d7,16339
8000a2e2:	0b 23 10 48 	mov %e4,%d3,%d2
8000a2e6:	7b f0 36 66 	movh %d6,25455
8000a2ea:	1b 77 7a 78 	addi %d7,%d7,-30809
8000a2ee:	1b 16 36 64 	addi %d6,%d6,17249
8000a2f2:	6d 00 57 11 	call 8000c5a0 <__muldf3>
8000a2f6:	7b 70 fc 73 	movh %d7,16327
8000a2fa:	0b 23 10 48 	mov %e4,%d3,%d2
8000a2fe:	7b 10 b6 68 	movh %d6,35681
8000a302:	1b 87 a2 78 	addi %d7,%d7,-30168
8000a306:	1b 36 8b 6c 	addi %d6,%d6,-14157
8000a30a:	6d 00 0f 11 	call 8000c528 <__adddf3>
8000a30e:	02 b4       	mov %d4,%d11
8000a310:	0b 23 10 88 	mov %e8,%d3,%d2
8000a314:	6d 00 44 13 	call 8000c99c <__floatsidf>
8000a318:	7b 30 fd 73 	movh %d7,16339
8000a31c:	0b 23 10 48 	mov %e4,%d3,%d2
8000a320:	7b f0 09 65 	movh %d6,20639
8000a324:	1b 37 41 74 	addi %d7,%d7,17427
8000a328:	1b b6 9f 67 	addi %d6,%d6,31227
8000a32c:	6d 00 3a 11 	call 8000c5a0 <__muldf3>
8000a330:	0b 89 10 48 	mov %e4,%d9,%d8
8000a334:	0b 23 10 68 	mov %e6,%d3,%d2
8000a338:	6d 00 f8 10 	call 8000c528 <__adddf3>
8000a33c:	0b 23 10 48 	mov %e4,%d3,%d2
8000a340:	0b 23 10 88 	mov %e8,%d3,%d2
8000a344:	6d 00 50 13 	call 8000c9e4 <__fixdfsi>
8000a348:	0b 89 10 48 	mov %e4,%d9,%d8
8000a34c:	d2 06       	mov %e6,0
8000a34e:	59 a2 08 00 	st.w [%sp]8,%d2
8000a352:	6d 00 05 13 	call 8000c95c <__ltdf2>
8000a356:	ff 02 12 00 	jge %d2,0,8000a37a <_dtoa_r+0x1ee>
8000a35a:	19 a4 08 00 	ld.w %d4,[%sp]8
8000a35e:	6d 00 1f 13 	call 8000c99c <__floatsidf>
8000a362:	0b 89 10 48 	mov %e4,%d9,%d8
8000a366:	0b 23 10 68 	mov %e6,%d3,%d2
8000a36a:	6d 00 99 12 	call 8000c89c <__nedf2>
8000a36e:	19 a3 08 00 	ld.w %d3,[%sp]8
8000a372:	ab f3 1f 32 	cadd %d3,%d2,%d3,-1
8000a376:	59 a3 08 00 	st.w [%sp]8,%d3
8000a37a:	19 a2 08 00 	ld.w %d2,[%sp]8
8000a37e:	82 13       	mov %d3,1
8000a380:	8b 72 a1 f2 	ge.u %d15,%d2,23
8000a384:	59 a3 3c 00 	st.w [%sp]60,%d3
8000a388:	ee 18       	jnz %d15,8000a3b8 <_dtoa_r+0x22c>
8000a38a:	91 00 00 f8 	movh.a %a15,32768
8000a38e:	d9 ff 94 00 	lea %a15,[%a15]2068 <80000814 <__mprec_tens>>
8000a392:	01 f2 03 f6 	addsc.a %a15,%a15,%d2,3
8000a396:	0b cd 10 68 	mov %e6,%d13,%d12
8000a39a:	09 f4 40 09 	ld.d %e4,[%a15]
8000a39e:	6d 00 9f 12 	call 8000c8dc <__gtdf2>
8000a3a2:	8e 28       	jlez %d2,8000a3b2 <_dtoa_r+0x226>
8000a3a4:	58 02       	ld.w %d15,[%sp]8
8000a3a6:	82 02       	mov %d2,0
8000a3a8:	c2 ff       	add %d15,-1
8000a3aa:	78 02       	st.w [%sp]8,%d15
8000a3ac:	59 a2 3c 00 	st.w [%sp]60,%d2
8000a3b0:	3c 04       	j 8000a3b8 <_dtoa_r+0x22c>
8000a3b2:	82 03       	mov %d3,0
8000a3b4:	59 a3 3c 00 	st.w [%sp]60,%d3
8000a3b8:	0b ba 80 b0 	sub %d11,%d10,%d11
8000a3bc:	9a fb       	add %d15,%d11,-1
8000a3be:	82 02       	mov %d2,0
8000a3c0:	78 06       	st.w [%sp]24,%d15
8000a3c2:	59 a2 14 00 	st.w [%sp]20,%d2
8000a3c6:	ce f6       	jgez %d15,8000a3d2 <_dtoa_r+0x246>
8000a3c8:	32 5f       	rsub %d15
8000a3ca:	82 03       	mov %d3,0
8000a3cc:	78 05       	st.w [%sp]20,%d15
8000a3ce:	59 a3 18 00 	st.w [%sp]24,%d3
8000a3d2:	58 02       	ld.w %d15,[%sp]8
8000a3d4:	0e fa       	jltz %d15,8000a3e8 <_dtoa_r+0x25c>
8000a3d6:	19 a2 18 00 	ld.w %d2,[%sp]24
8000a3da:	78 0d       	st.w [%sp]52,%d15
8000a3dc:	42 f2       	add %d2,%d15
8000a3de:	82 0f       	mov %d15,0
8000a3e0:	59 a2 18 00 	st.w [%sp]24,%d2
8000a3e4:	78 08       	st.w [%sp]32,%d15
8000a3e6:	3c 0d       	j 8000a400 <_dtoa_r+0x274>
8000a3e8:	19 a2 14 00 	ld.w %d2,[%sp]20
8000a3ec:	19 a3 08 00 	ld.w %d3,[%sp]8
8000a3f0:	82 0f       	mov %d15,0
8000a3f2:	a2 32       	sub %d2,%d3
8000a3f4:	32 53       	rsub %d3
8000a3f6:	59 a2 14 00 	st.w [%sp]20,%d2
8000a3fa:	59 a3 20 00 	st.w [%sp]32,%d3
8000a3fe:	78 0d       	st.w [%sp]52,%d15
8000a400:	19 a2 1c 00 	ld.w %d2,[%sp]28
8000a404:	82 18       	mov %d8,1
8000a406:	ff a2 46 80 	jge.u %d2,10,8000a492 <_dtoa_r+0x306>
8000a40a:	bf 62 06 00 	jlt %d2,6,8000a416 <_dtoa_r+0x28a>
8000a40e:	c2 c2       	add %d2,-4
8000a410:	59 a2 1c 00 	st.w [%sp]28,%d2
8000a414:	82 08       	mov %d8,0
8000a416:	19 a3 1c 00 	ld.w %d3,[%sp]28
8000a41a:	c2 e3       	add %d3,-2
8000a41c:	ff 43 4b 80 	jge.u %d3,4,8000a4b2 <_dtoa_r+0x326>
8000a420:	91 10 00 f8 	movh.a %a15,32769
8000a424:	d9 ff 70 0a 	lea %a15,[%a15]-23504 <8000a430 <_dtoa_r+0x2a4>>
8000a428:	01 f3 02 f6 	addsc.a %a15,%a15,%d3,2
8000a42c:	dc 0f       	ji %a15
8000a42e:	00 00       	nop 
8000a430:	1d 00 08 00 	j 8000a440 <_dtoa_r+0x2b4>
8000a434:	1d 00 1c 00 	j 8000a46c <_dtoa_r+0x2e0>
8000a438:	1d 00 08 00 	j 8000a448 <_dtoa_r+0x2bc>
8000a43c:	1d 00 1c 00 	j 8000a474 <_dtoa_r+0x2e8>
8000a440:	82 03       	mov %d3,0
8000a442:	59 a3 24 00 	st.w [%sp]36,%d3
8000a446:	3c 03       	j 8000a44c <_dtoa_r+0x2c0>
8000a448:	82 1f       	mov %d15,1
8000a44a:	78 09       	st.w [%sp]36,%d15
8000a44c:	19 a2 28 00 	ld.w %d2,[%sp]40
8000a450:	59 a2 2c 00 	st.w [%sp]44,%d2
8000a454:	59 a2 10 00 	st.w [%sp]16,%d2
8000a458:	02 23       	mov %d3,%d2
8000a45a:	ff 12 38 00 	jge %d2,1,8000a4ca <_dtoa_r+0x33e>
8000a45e:	82 13       	mov %d3,1
8000a460:	82 1f       	mov %d15,1
8000a462:	59 a3 2c 00 	st.w [%sp]44,%d3
8000a466:	78 04       	st.w [%sp]16,%d15
8000a468:	82 12       	mov %d2,1
8000a46a:	3c 21       	j 8000a4ac <_dtoa_r+0x320>
8000a46c:	82 03       	mov %d3,0
8000a46e:	59 a3 24 00 	st.w [%sp]36,%d3
8000a472:	3c 03       	j 8000a478 <_dtoa_r+0x2ec>
8000a474:	82 1f       	mov %d15,1
8000a476:	78 09       	st.w [%sp]36,%d15
8000a478:	19 a3 08 00 	ld.w %d3,[%sp]8
8000a47c:	19 a2 28 00 	ld.w %d2,[%sp]40
8000a480:	42 32       	add %d2,%d3
8000a482:	59 a2 2c 00 	st.w [%sp]44,%d2
8000a486:	c2 12       	add %d2,1
8000a488:	59 a2 10 00 	st.w [%sp]16,%d2
8000a48c:	8b 12 40 33 	max %d3,%d2,1
8000a490:	3c 1d       	j 8000a4ca <_dtoa_r+0x33e>
8000a492:	82 0f       	mov %d15,0
8000a494:	82 12       	mov %d2,1
8000a496:	82 f3       	mov %d3,-1
8000a498:	78 07       	st.w [%sp]28,%d15
8000a49a:	82 ff       	mov %d15,-1
8000a49c:	59 a2 24 00 	st.w [%sp]36,%d2
8000a4a0:	59 a3 2c 00 	st.w [%sp]44,%d3
8000a4a4:	78 04       	st.w [%sp]16,%d15
8000a4a6:	3b 20 01 30 	mov %d3,18
8000a4aa:	82 02       	mov %d2,0
8000a4ac:	59 a2 28 00 	st.w [%sp]40,%d2
8000a4b0:	3c 0d       	j 8000a4ca <_dtoa_r+0x33e>
8000a4b2:	82 ff       	mov %d15,-1
8000a4b4:	82 13       	mov %d3,1
8000a4b6:	78 0b       	st.w [%sp]44,%d15
8000a4b8:	82 f2       	mov %d2,-1
8000a4ba:	82 0f       	mov %d15,0
8000a4bc:	59 a3 24 00 	st.w [%sp]36,%d3
8000a4c0:	59 a2 10 00 	st.w [%sp]16,%d2
8000a4c4:	3b 20 01 30 	mov %d3,18
8000a4c8:	78 0a       	st.w [%sp]40,%d15
8000a4ca:	82 05       	mov %d5,0
8000a4cc:	59 d5 04 10 	st.w [%a13]68,%d5
8000a4d0:	82 45       	mov %d5,4
8000a4d2:	1b 45 01 00 	addi %d0,%d5,20
8000a4d6:	3f 03 09 80 	jlt.u %d3,%d0,8000a4e8 <_dtoa_r+0x35c>
8000a4da:	19 d0 04 10 	ld.w %d0,[%a13]68
8000a4de:	06 15       	sh %d5,1
8000a4e0:	c2 10       	add %d0,1
8000a4e2:	59 d0 04 10 	st.w [%a13]68,%d0
8000a4e6:	3c f6       	j 8000a4d2 <_dtoa_r+0x346>
8000a4e8:	40 d4       	mov.aa %a4,%a13
8000a4ea:	19 d4 04 10 	ld.w %d4,[%a13]68
8000a4ee:	6d 00 27 07 	call 8000b33c <_Balloc>
8000a4f2:	19 a2 10 00 	ld.w %d2,[%sp]16
8000a4f6:	b5 a2 0c 00 	st.a [%sp]12,%a2
8000a4fa:	8b f2 60 32 	lt.u %d3,%d2,15
8000a4fe:	b5 d2 00 10 	st.a [%a13]64,%a2
8000a502:	26 38       	and %d8,%d3
8000a504:	df 08 97 01 	jeq %d8,0,8000a832 <_dtoa_r+0x6a6>
8000a508:	19 a3 08 00 	ld.w %d3,[%sp]8
8000a50c:	89 ac 40 19 	st.d [%sp]64,%e12
8000a510:	bf 13 3f 00 	jlt %d3,1,8000a58e <_dtoa_r+0x402>
8000a514:	91 00 00 f8 	movh.a %a15,32768
8000a518:	8f f3 00 31 	and %d3,%d3,15
8000a51c:	d9 ff 94 00 	lea %a15,[%a15]2068 <80000814 <__mprec_tens>>
8000a520:	19 ae 08 00 	ld.w %d14,[%sp]8 <80000814 <__mprec_tens>>
8000a524:	01 f3 03 f6 	addsc.a %a15,%a15,%d3,3
8000a528:	86 ce       	sha %d14,-4
8000a52a:	09 f8 40 09 	ld.d %e8,[%a15]
8000a52e:	82 2a       	mov %d10,2
8000a530:	6f 4e 11 00 	jz.t %d14,4,8000a552 <_dtoa_r+0x3c6>
8000a534:	91 00 00 f8 	movh.a %a15,32768
8000a538:	0b cd 10 48 	mov %e4,%d13,%d12
8000a53c:	d9 ff 6c f0 	lea %a15,[%a15]2028 <800007ec <__mprec_bigtens>>
8000a540:	09 f6 60 09 	ld.d %e6,[%a15]32 <80000020 <_start>>
8000a544:	6d 00 00 11 	call 8000c744 <__divdf3>
8000a548:	0b 23 10 c8 	mov %e12,%d3,%d2
8000a54c:	8f fe 00 e1 	and %d14,%d14,15
8000a550:	82 3a       	mov %d10,3
8000a552:	7b 00 00 b8 	movh %d11,32768
8000a556:	82 0f       	mov %d15,0
8000a558:	1b cb 7e b0 	addi %d11,%d11,2028
8000a55c:	df 0e 12 00 	jeq %d14,0,8000a580 <_dtoa_r+0x3f4>
8000a560:	6f 0e 0d 00 	jz.t %d14,0,8000a57a <_dtoa_r+0x3ee>
8000a564:	60 b2       	mov.a %a2,%d11
8000a566:	d0 2f       	addsc.a %a15,%a2,%d15,3
8000a568:	0b 89 10 48 	mov %e4,%d9,%d8
8000a56c:	09 f6 40 09 	ld.d %e6,[%a15]
8000a570:	6d 00 18 10 	call 8000c5a0 <__muldf3>
8000a574:	0b 23 10 88 	mov %e8,%d3,%d2
8000a578:	c2 1a       	add %d10,1
8000a57a:	86 fe       	sha %d14,-1
8000a57c:	c2 1f       	add %d15,1
8000a57e:	3c ef       	j 8000a55c <_dtoa_r+0x3d0>
8000a580:	0b cd 10 48 	mov %e4,%d13,%d12
8000a584:	0b 89 10 68 	mov %e6,%d9,%d8
8000a588:	6d 00 de 10 	call 8000c744 <__divdf3>
8000a58c:	3c 2c       	j 8000a5e4 <_dtoa_r+0x458>
8000a58e:	19 a8 08 00 	ld.w %d8,[%sp]8
8000a592:	82 2a       	mov %d10,2
8000a594:	32 58       	rsub %d8
8000a596:	df 08 29 00 	jeq %d8,0,8000a5e8 <_dtoa_r+0x45c>
8000a59a:	91 00 00 f8 	movh.a %a15,32768
8000a59e:	8f f8 00 31 	and %d3,%d8,15
8000a5a2:	d9 ff 94 00 	lea %a15,[%a15]2068 <80000814 <__mprec_tens>>
8000a5a6:	01 f3 03 f6 	addsc.a %a15,%a15,%d3,3
8000a5aa:	09 a4 40 19 	ld.d %e4,[%sp]64
8000a5ae:	09 f6 40 09 	ld.d %e6,[%a15]
8000a5b2:	7b 00 00 c8 	movh %d12,32768
8000a5b6:	6d 00 f5 0f 	call 8000c5a0 <__muldf3>
8000a5ba:	82 09       	mov %d9,0
8000a5bc:	86 c8       	sha %d8,-4
8000a5be:	1b cc 7e c0 	addi %d12,%d12,2028
8000a5c2:	df 08 11 00 	jeq %d8,0,8000a5e4 <_dtoa_r+0x458>
8000a5c6:	6f 08 0c 00 	jz.t %d8,0,8000a5de <_dtoa_r+0x452>
8000a5ca:	60 c3       	mov.a %a3,%d12
8000a5cc:	01 39 03 f6 	addsc.a %a15,%a3,%d9,3
8000a5d0:	0b 23 10 48 	mov %e4,%d3,%d2
8000a5d4:	09 f6 40 09 	ld.d %e6,[%a15]
8000a5d8:	c2 1a       	add %d10,1
8000a5da:	6d 00 e3 0f 	call 8000c5a0 <__muldf3>
8000a5de:	86 f8       	sha %d8,-1
8000a5e0:	c2 19       	add %d9,1
8000a5e2:	3c f0       	j 8000a5c2 <_dtoa_r+0x436>
8000a5e4:	0b 23 10 c8 	mov %e12,%d3,%d2
8000a5e8:	19 a2 3c 00 	ld.w %d2,[%sp]60
8000a5ec:	df 02 23 00 	jeq %d2,0,8000a632 <_dtoa_r+0x4a6>
8000a5f0:	0b cd 10 48 	mov %e4,%d13,%d12
8000a5f4:	b7 00 2a 6a 	imask %e6,0,20,10
8000a5f8:	6d 00 b2 11 	call 8000c95c <__ltdf2>
8000a5fc:	ff 02 20 00 	jge %d2,0,8000a63c <_dtoa_r+0x4b0>
8000a600:	19 a3 10 00 	ld.w %d3,[%sp]16
8000a604:	df 03 21 00 	jeq %d3,0,8000a646 <_dtoa_r+0x4ba>
8000a608:	58 0b       	ld.w %d15,[%sp]44
8000a60a:	bf 1f 12 01 	jlt %d15,1,8000a82e <_dtoa_r+0x6a2>
8000a60e:	19 a2 08 00 	ld.w %d2,[%sp]8
8000a612:	0b cd 10 48 	mov %e4,%d13,%d12
8000a616:	c2 f2       	add %d2,-1
8000a618:	82 06       	mov %d6,0
8000a61a:	7b 40 02 74 	movh %d7,16420
8000a61e:	59 a2 30 00 	st.w [%sp]48,%d2
8000a622:	6d 00 bf 0f 	call 8000c5a0 <__muldf3>
8000a626:	c2 1a       	add %d10,1
8000a628:	0b 23 10 c8 	mov %e12,%d3,%d2
8000a62c:	99 ac 2c 00 	ld.a %a12,[%sp]44
8000a630:	3c 10       	j 8000a650 <_dtoa_r+0x4c4>
8000a632:	19 a3 08 00 	ld.w %d3,[%sp]8
8000a636:	59 a3 30 00 	st.w [%sp]48,%d3
8000a63a:	3c 03       	j 8000a640 <_dtoa_r+0x4b4>
8000a63c:	58 02       	ld.w %d15,[%sp]8
8000a63e:	78 0c       	st.w [%sp]48,%d15
8000a640:	99 ac 10 00 	ld.a %a12,[%sp]16
8000a644:	3c 06       	j 8000a650 <_dtoa_r+0x4c4>
8000a646:	19 a2 08 00 	ld.w %d2,[%sp]8
8000a64a:	a0 0c       	mov.a %a12,0
8000a64c:	59 a2 30 00 	st.w [%sp]48,%d2
8000a650:	02 a4       	mov %d4,%d10
8000a652:	6d 00 a5 11 	call 8000c99c <__floatsidf>
8000a656:	0b cd 10 68 	mov %e6,%d13,%d12
8000a65a:	0b 23 10 48 	mov %e4,%d3,%d2
8000a65e:	6d 00 a1 0f 	call 8000c5a0 <__muldf3>
8000a662:	0b 23 10 48 	mov %e4,%d3,%d2
8000a666:	82 06       	mov %d6,0
8000a668:	7b c0 01 74 	movh %d7,16412
8000a66c:	6d 00 5e 0f 	call 8000c528 <__adddf3>
8000a670:	0b 23 10 a8 	mov %e10,%d3,%d2
8000a674:	0b 23 10 e8 	mov %e14,%d3,%d2
8000a678:	60 b2       	mov.a %a2,%d11
8000a67a:	11 02 cc ff 	addih.a %a15,%a2,64704
8000a67e:	80 ff       	mov.d %d15,%a15
8000a680:	bd 0c 1e 80 	jnz.a %a12,8000a6bc <_dtoa_r+0x530>
8000a684:	0b cd 10 48 	mov %e4,%d13,%d12
8000a688:	82 06       	mov %d6,0
8000a68a:	7b 40 01 74 	movh %d7,16404
8000a68e:	6d 00 69 0f 	call 8000c560 <__subdf3>
8000a692:	80 f7       	mov.d %d7,%a15
8000a694:	0b 23 10 48 	mov %e4,%d3,%d2
8000a698:	02 e6       	mov %d6,%d14
8000a69a:	0b 23 10 88 	mov %e8,%d3,%d2
8000a69e:	6d 00 1f 11 	call 8000c8dc <__gtdf2>
8000a6a2:	ff 12 8e 02 	jge %d2,1,8000abbe <_dtoa_r+0xa32>
8000a6a6:	0b 89 10 48 	mov %e4,%d9,%d8
8000a6aa:	02 e6       	mov %d6,%d14
8000a6ac:	9b 0b cc 77 	addih %d7,%d11,31936
8000a6b0:	6d 00 56 11 	call 8000c95c <__ltdf2>
8000a6b4:	bf 02 7d 02 	jlt %d2,0,8000abae <_dtoa_r+0xa22>
8000a6b8:	1d 00 bb 00 	j 8000a82e <_dtoa_r+0x6a2>
8000a6bc:	80 c5       	mov.d %d5,%a12
8000a6be:	91 00 00 f8 	movh.a %a15,32768
8000a6c2:	19 a2 24 00 	ld.w %d2,[%sp]36
8000a6c6:	d9 ff 94 00 	lea %a15,[%a15]2068 <80000814 <__mprec_tens>>
8000a6ca:	c2 f5       	add %d5,-1
8000a6cc:	01 f5 03 f6 	addsc.a %a15,%a15,%d5,3
8000a6d0:	df 02 57 00 	jeq %d2,0,8000a77e <_dtoa_r+0x5f2>
8000a6d4:	b7 00 a9 4a 	imask %e4,0,21,9
8000a6d8:	09 f6 40 09 	ld.d %e6,[%a15]
8000a6dc:	6d 00 34 10 	call 8000c744 <__divdf3>
8000a6e0:	0b ef 10 68 	mov %e6,%d15,%d14
8000a6e4:	0b 23 10 48 	mov %e4,%d3,%d2
8000a6e8:	6d 00 3c 0f 	call 8000c560 <__subdf3>
8000a6ec:	d8 03       	ld.a %a15,[%sp]12
8000a6ee:	0b 23 10 a8 	mov %e10,%d3,%d2
8000a6f2:	0b cd 10 48 	mov %e4,%d13,%d12
8000a6f6:	80 fe       	mov.d %d14,%a15
8000a6f8:	6d 00 76 11 	call 8000c9e4 <__fixdfsi>
8000a6fc:	02 24       	mov %d4,%d2
8000a6fe:	02 2f       	mov %d15,%d2
8000a700:	6d 00 4e 11 	call 8000c99c <__floatsidf>
8000a704:	0b cd 10 48 	mov %e4,%d13,%d12
8000a708:	0b 23 10 68 	mov %e6,%d3,%d2
8000a70c:	c2 1e       	add %d14,1
8000a70e:	6d 00 29 0f 	call 8000c560 <__subdf3>
8000a712:	1b 0f 03 50 	addi %d5,%d15,48
8000a716:	28 05       	st.b [%a15]0,%d5
8000a718:	0b ab 10 68 	mov %e6,%d11,%d10
8000a71c:	0b 23 10 48 	mov %e4,%d3,%d2
8000a720:	0b 23 10 88 	mov %e8,%d3,%d2
8000a724:	6d 00 1c 11 	call 8000c95c <__ltdf2>
8000a728:	bf 02 86 03 	jlt %d2,0,8000ae34 <_dtoa_r+0xca8>
8000a72c:	b7 00 2a 4a 	imask %e4,0,20,10
8000a730:	0b 89 10 68 	mov %e6,%d9,%d8
8000a734:	6d 00 16 0f 	call 8000c560 <__subdf3>
8000a738:	0b ab 10 68 	mov %e6,%d11,%d10
8000a73c:	0b 23 10 48 	mov %e4,%d3,%d2
8000a740:	6d 00 0e 11 	call 8000c95c <__ltdf2>
8000a744:	bf 02 ea 00 	jlt %d2,0,8000a918 <_dtoa_r+0x78c>
8000a748:	19 a3 0c 00 	ld.w %d3,[%sp]12
8000a74c:	02 e5       	mov %d5,%d14
8000a74e:	80 cf       	mov.d %d15,%a12
8000a750:	a2 35       	sub %d5,%d3
8000a752:	7f f5 6e 00 	jge %d5,%d15,8000a82e <_dtoa_r+0x6a2>
8000a756:	0b ab 10 48 	mov %e4,%d11,%d10
8000a75a:	82 06       	mov %d6,0
8000a75c:	7b 40 02 74 	movh %d7,16420
8000a760:	6d 00 20 0f 	call 8000c5a0 <__muldf3>
8000a764:	0b 89 10 48 	mov %e4,%d9,%d8
8000a768:	82 06       	mov %d6,0
8000a76a:	7b 40 02 74 	movh %d7,16420
8000a76e:	0b 23 10 a8 	mov %e10,%d3,%d2
8000a772:	6d 00 17 0f 	call 8000c5a0 <__muldf3>
8000a776:	60 ef       	mov.a %a15,%d14
8000a778:	0b 23 10 c8 	mov %e12,%d3,%d2
8000a77c:	3c bb       	j 8000a6f2 <_dtoa_r+0x566>
8000a77e:	0b ef 10 68 	mov %e6,%d15,%d14
8000a782:	09 f4 40 09 	ld.d %e4,[%a15]
8000a786:	6d 00 0d 0f 	call 8000c5a0 <__muldf3>
8000a78a:	99 a3 0c 00 	ld.a %a3,[%sp]12
8000a78e:	0b 23 10 a8 	mov %e10,%d3,%d2
8000a792:	30 c3       	add.a %a3,%a12
8000a794:	99 ac 0c 00 	ld.a %a12,[%sp]12
8000a798:	80 3e       	mov.d %d14,%a3
8000a79a:	0b cd 10 48 	mov %e4,%d13,%d12
8000a79e:	d9 cf 01 00 	lea %a15,[%a12]1
8000a7a2:	6d 00 21 11 	call 8000c9e4 <__fixdfsi>
8000a7a6:	02 24       	mov %d4,%d2
8000a7a8:	02 2f       	mov %d15,%d2
8000a7aa:	6d 00 f9 10 	call 8000c99c <__floatsidf>
8000a7ae:	0b cd 10 48 	mov %e4,%d13,%d12
8000a7b2:	0b 23 10 68 	mov %e6,%d3,%d2
8000a7b6:	6d 00 d5 0e 	call 8000c560 <__subdf3>
8000a7ba:	1b 0f 03 50 	addi %d5,%d15,48
8000a7be:	0b 23 10 88 	mov %e8,%d3,%d2
8000a7c2:	80 f2       	mov.d %d2,%a15
8000a7c4:	34 c5       	st.b [%a12],%d5
8000a7c6:	5f e2 29 80 	jne %d2,%d14,8000a818 <_dtoa_r+0x68c>
8000a7ca:	0b ab 10 48 	mov %e4,%d11,%d10
8000a7ce:	b7 00 a9 6a 	imask %e6,0,21,9
8000a7d2:	6d 00 ab 0e 	call 8000c528 <__adddf3>
8000a7d6:	0b 89 10 48 	mov %e4,%d9,%d8
8000a7da:	0b 23 10 68 	mov %e6,%d3,%d2
8000a7de:	6d 00 7f 10 	call 8000c8dc <__gtdf2>
8000a7e2:	ff 12 9b 00 	jge %d2,1,8000a918 <_dtoa_r+0x78c>
8000a7e6:	b7 00 a9 4a 	imask %e4,0,21,9
8000a7ea:	0b ab 10 68 	mov %e6,%d11,%d10
8000a7ee:	6d 00 b9 0e 	call 8000c560 <__subdf3>
8000a7f2:	0b 89 10 48 	mov %e4,%d9,%d8
8000a7f6:	0b 23 10 68 	mov %e6,%d3,%d2
8000a7fa:	6d 00 b1 10 	call 8000c95c <__ltdf2>
8000a7fe:	ff 02 18 00 	jge %d2,0,8000a82e <_dtoa_r+0x6a2>
8000a802:	60 e2       	mov.a %a2,%d14
8000a804:	60 ef       	mov.a %a15,%d14
8000a806:	79 2f ff ff 	ld.b %d15,[%a2]-1
8000a80a:	b0 ff       	add.a %a15,-1
8000a80c:	8b 0f 03 f2 	eq %d15,%d15,48
8000a810:	df 0f 12 03 	jeq %d15,0,8000ae34 <_dtoa_r+0xca8>
8000a814:	80 fe       	mov.d %d14,%a15
8000a816:	3c f6       	j 8000a802 <_dtoa_r+0x676>
8000a818:	0b 89 10 48 	mov %e4,%d9,%d8
8000a81c:	82 06       	mov %d6,0
8000a81e:	7b 40 02 74 	movh %d7,16420
8000a822:	6d 00 bf 0e 	call 8000c5a0 <__muldf3>
8000a826:	40 fc       	mov.aa %a12,%a15
8000a828:	0b 23 10 c8 	mov %e12,%d3,%d2
8000a82c:	3c b7       	j 8000a79a <_dtoa_r+0x60e>
8000a82e:	09 ac 40 19 	ld.d %e12,[%sp]64
8000a832:	19 a3 14 10 	ld.w %d3,[%sp]84
8000a836:	19 a2 08 00 	ld.w %d2,[%sp]8
8000a83a:	8b 03 80 52 	ge %d5,%d3,0
8000a83e:	8b f2 40 54 	and.lt %d5,%d2,15
8000a842:	df 05 9e 00 	jeq %d5,0,8000a97e <_dtoa_r+0x7f2>
8000a846:	91 00 00 f8 	movh.a %a15,32768
8000a84a:	d9 ff 94 00 	lea %a15,[%a15]2068 <80000814 <__mprec_tens>>
8000a84e:	19 a3 10 00 	ld.w %d3,[%sp]16 <80000814 <__mprec_tens>>
8000a852:	01 f2 03 f6 	addsc.a %a15,%a15,%d2,3
8000a856:	19 a2 28 00 	ld.w %d2,[%sp]40
8000a85a:	fa 13       	lt %d15,%d3,1
8000a85c:	87 f2 1f f0 	and.t %d15,%d2,31,%d15,0
8000a860:	09 f8 40 09 	ld.d %e8,[%a15]
8000a864:	6e 16       	jz %d15,8000a890 <_dtoa_r+0x704>
8000a866:	df 03 a4 81 	jne %d3,0,8000abae <_dtoa_r+0xa22>
8000a86a:	0b 89 10 48 	mov %e4,%d9,%d8
8000a86e:	82 06       	mov %d6,0
8000a870:	7b 40 01 74 	movh %d7,16404
8000a874:	6d 00 96 0e 	call 8000c5a0 <__muldf3>
8000a878:	0b cd 10 68 	mov %e6,%d13,%d12
8000a87c:	0b 23 10 48 	mov %e4,%d3,%d2
8000a880:	a0 0c       	mov.a %a12,0
8000a882:	6d 00 4d 10 	call 8000c91c <__gedf2>
8000a886:	a0 0f       	mov.a %a15,0
8000a888:	ff 02 95 01 	jge %d2,0,8000abb2 <_dtoa_r+0xa26>
8000a88c:	1d 00 9d 01 	j 8000abc6 <_dtoa_r+0xa3a>
8000a890:	d8 03       	ld.a %a15,[%sp]12
8000a892:	0b cd 10 a8 	mov %e10,%d13,%d12
8000a896:	0b 89 10 68 	mov %e6,%d9,%d8
8000a89a:	0b ab 10 48 	mov %e4,%d11,%d10
8000a89e:	80 fe       	mov.d %d14,%a15
8000a8a0:	6d 00 52 0f 	call 8000c744 <__divdf3>
8000a8a4:	0b 23 10 48 	mov %e4,%d3,%d2
8000a8a8:	c2 1e       	add %d14,1
8000a8aa:	6d 00 9d 10 	call 8000c9e4 <__fixdfsi>
8000a8ae:	02 24       	mov %d4,%d2
8000a8b0:	02 2f       	mov %d15,%d2
8000a8b2:	6d 00 75 10 	call 8000c99c <__floatsidf>
8000a8b6:	0b 89 10 68 	mov %e6,%d9,%d8
8000a8ba:	0b 23 10 48 	mov %e4,%d3,%d2
8000a8be:	6d 00 71 0e 	call 8000c5a0 <__muldf3>
8000a8c2:	0b ab 10 48 	mov %e4,%d11,%d10
8000a8c6:	0b 23 10 68 	mov %e6,%d3,%d2
8000a8ca:	6d 00 4b 0e 	call 8000c560 <__subdf3>
8000a8ce:	0b 23 10 48 	mov %e4,%d3,%d2
8000a8d2:	1b 0f 03 30 	addi %d3,%d15,48
8000a8d6:	19 a2 0c 00 	ld.w %d2,[%sp]12
8000a8da:	28 03       	st.b [%a15]0,%d3
8000a8dc:	02 e3       	mov %d3,%d14
8000a8de:	a2 23       	sub %d3,%d2
8000a8e0:	19 a2 10 00 	ld.w %d2,[%sp]16
8000a8e4:	5f 23 3c 80 	jne %d3,%d2,8000a95c <_dtoa_r+0x7d0>
8000a8e8:	0b 45 10 68 	mov %e6,%d5,%d4
8000a8ec:	6d 00 1e 0e 	call 8000c528 <__adddf3>
8000a8f0:	0b 89 10 68 	mov %e6,%d9,%d8
8000a8f4:	0b 23 10 48 	mov %e4,%d3,%d2
8000a8f8:	0b 23 10 a8 	mov %e10,%d3,%d2
8000a8fc:	6d 00 f0 0f 	call 8000c8dc <__gtdf2>
8000a900:	4e 2e       	jgtz %d2,8000a91c <_dtoa_r+0x790>
8000a902:	0b ab 10 48 	mov %e4,%d11,%d10
8000a906:	0b 89 10 68 	mov %e6,%d9,%d8
8000a90a:	6d 00 a9 0f 	call 8000c85c <__eqdf2>
8000a90e:	df 02 95 82 	jne %d2,0,8000ae38 <_dtoa_r+0xcac>
8000a912:	ae 05       	jnz.t %d15,0,8000a91c <_dtoa_r+0x790>
8000a914:	1d 00 92 02 	j 8000ae38 <_dtoa_r+0xcac>
8000a918:	58 0c       	ld.w %d15,[%sp]48
8000a91a:	78 02       	st.w [%sp]8,%d15
8000a91c:	58 03       	ld.w %d15,[%sp]12
8000a91e:	a2 ef       	sub %d15,%d14
8000a920:	46 0f       	not %d15
8000a922:	60 e2       	mov.a %a2,%d14
8000a924:	60 ef       	mov.a %a15,%d14
8000a926:	79 23 ff ff 	ld.b %d3,[%a2]-1
8000a92a:	b0 ff       	add.a %a15,-1
8000a92c:	8b 93 03 32 	eq %d3,%d3,57
8000a930:	df 03 11 00 	jeq %d3,0,8000a952 <_dtoa_r+0x7c6>
8000a934:	9f 0f 0d 80 	jned %d15,0,8000a94e <_dtoa_r+0x7c2>
8000a938:	19 a3 08 00 	ld.w %d3,[%sp]8
8000a93c:	99 a3 0c 00 	ld.a %a3,[%sp]12
8000a940:	c2 13       	add %d3,1
8000a942:	da 30       	mov %d15,48
8000a944:	59 a3 08 00 	st.w [%sp]8,%d3
8000a948:	2c 30       	st.b [%a3]0,%d15
8000a94a:	40 3f       	mov.aa %a15,%a3
8000a94c:	3c 03       	j 8000a952 <_dtoa_r+0x7c6>
8000a94e:	80 fe       	mov.d %d14,%a15
8000a950:	3c e9       	j 8000a922 <_dtoa_r+0x796>
8000a952:	0c f0       	ld.bu %d15,[%a15]0
8000a954:	c2 1f       	add %d15,1
8000a956:	28 0f       	st.b [%a15]0,%d15
8000a958:	1d 00 70 02 	j 8000ae38 <_dtoa_r+0xcac>
8000a95c:	82 06       	mov %d6,0
8000a95e:	7b 40 02 74 	movh %d7,16420
8000a962:	6d 00 1f 0e 	call 8000c5a0 <__muldf3>
8000a966:	d2 06       	mov %e6,0
8000a968:	0b 23 10 48 	mov %e4,%d3,%d2
8000a96c:	0b 23 10 a8 	mov %e10,%d3,%d2
8000a970:	60 ef       	mov.a %a15,%d14
8000a972:	6d 00 75 0f 	call 8000c85c <__eqdf2>
8000a976:	df 02 90 ff 	jne %d2,0,8000a896 <_dtoa_r+0x70a>
8000a97a:	1d 00 5f 02 	j 8000ae38 <_dtoa_r+0xcac>
8000a97e:	19 a2 24 00 	ld.w %d2,[%sp]36
8000a982:	58 08       	ld.w %d15,[%sp]32
8000a984:	19 a8 14 00 	ld.w %d8,[%sp]20
8000a988:	a0 0f       	mov.a %a15,0
8000a98a:	df 02 3b 00 	jeq %d2,0,8000aa00 <_dtoa_r+0x874>
8000a98e:	58 07       	ld.w %d15,[%sp]28
8000a990:	ff 2f 10 00 	jge %d15,2,8000a9b0 <_dtoa_r+0x824>
8000a994:	58 13       	ld.w %d15,[%sp]76
8000a996:	6e 05       	jz %d15,8000a9a0 <_dtoa_r+0x814>
8000a998:	1b 33 43 30 	addi %d3,%d3,1075
8000a99c:	58 08       	ld.w %d15,[%sp]32
8000a99e:	3c 22       	j 8000a9e2 <_dtoa_r+0x856>
8000a9a0:	19 a3 10 10 	ld.w %d3,[%sp]80
8000a9a4:	58 08       	ld.w %d15,[%sp]32
8000a9a6:	8b 63 03 31 	rsub %d3,%d3,54
8000a9aa:	19 a8 14 00 	ld.w %d8,[%sp]20
8000a9ae:	3c 1a       	j 8000a9e2 <_dtoa_r+0x856>
8000a9b0:	58 04       	ld.w %d15,[%sp]16
8000a9b2:	19 a2 20 00 	ld.w %d2,[%sp]32
8000a9b6:	c2 ff       	add %d15,-1
8000a9b8:	3f f2 04 00 	jlt %d2,%d15,8000a9c0 <_dtoa_r+0x834>
8000a9bc:	5a f2       	sub %d15,%d2,%d15
8000a9be:	3c 0b       	j 8000a9d4 <_dtoa_r+0x848>
8000a9c0:	19 a3 20 00 	ld.w %d3,[%sp]32
8000a9c4:	78 08       	st.w [%sp]32,%d15
8000a9c6:	52 32       	sub %d2,%d15,%d3
8000a9c8:	19 a3 34 00 	ld.w %d3,[%sp]52
8000a9cc:	82 0f       	mov %d15,0
8000a9ce:	42 23       	add %d3,%d2
8000a9d0:	59 a3 34 00 	st.w [%sp]52,%d3
8000a9d4:	19 a3 10 00 	ld.w %d3,[%sp]16
8000a9d8:	19 a8 14 00 	ld.w %d8,[%sp]20
8000a9dc:	ce 33       	jgez %d3,8000a9e2 <_dtoa_r+0x856>
8000a9de:	a2 38       	sub %d8,%d3
8000a9e0:	82 03       	mov %d3,0
8000a9e2:	19 a2 14 00 	ld.w %d2,[%sp]20
8000a9e6:	40 d4       	mov.aa %a4,%a13
8000a9e8:	42 32       	add %d2,%d3
8000a9ea:	59 a2 14 00 	st.w [%sp]20,%d2
8000a9ee:	19 a2 18 00 	ld.w %d2,[%sp]24
8000a9f2:	82 14       	mov %d4,1
8000a9f4:	42 32       	add %d2,%d3
8000a9f6:	59 a2 18 00 	st.w [%sp]24,%d2
8000a9fa:	6d 00 6a 05 	call 8000b4ce <__i2b>
8000a9fe:	40 2f       	mov.aa %a15,%a2
8000aa00:	19 a2 18 00 	ld.w %d2,[%sp]24
8000aa04:	8b 18 80 32 	ge %d3,%d8,1
8000aa08:	8b 12 80 34 	and.ge %d3,%d2,1
8000aa0c:	76 3e       	jz %d3,8000aa28 <_dtoa_r+0x89c>
8000aa0e:	0b 82 80 31 	min %d3,%d2,%d8
8000aa12:	19 a2 14 00 	ld.w %d2,[%sp]20
8000aa16:	a2 38       	sub %d8,%d3
8000aa18:	a2 32       	sub %d2,%d3
8000aa1a:	59 a2 14 00 	st.w [%sp]20,%d2
8000aa1e:	19 a2 18 00 	ld.w %d2,[%sp]24
8000aa22:	a2 32       	sub %d2,%d3
8000aa24:	59 a2 18 00 	st.w [%sp]24,%d2
8000aa28:	19 a3 20 00 	ld.w %d3,[%sp]32
8000aa2c:	bf 13 27 00 	jlt %d3,1,8000aa7a <_dtoa_r+0x8ee>
8000aa30:	19 a2 24 00 	ld.w %d2,[%sp]36
8000aa34:	df 02 1c 00 	jeq %d2,0,8000aa6c <_dtoa_r+0x8e0>
8000aa38:	bf 1f 13 00 	jlt %d15,1,8000aa5e <_dtoa_r+0x8d2>
8000aa3c:	40 f5       	mov.aa %a5,%a15
8000aa3e:	02 f4       	mov %d4,%d15
8000aa40:	40 d4       	mov.aa %a4,%a13
8000aa42:	6d 00 db 05 	call 8000b5f8 <__pow5mult>
8000aa46:	40 e6       	mov.aa %a6,%a14
8000aa48:	40 d4       	mov.aa %a4,%a13
8000aa4a:	40 25       	mov.aa %a5,%a2
8000aa4c:	40 2f       	mov.aa %a15,%a2
8000aa4e:	6d 00 48 05 	call 8000b4de <__multiply>
8000aa52:	40 e5       	mov.aa %a5,%a14
8000aa54:	40 2c       	mov.aa %a12,%a2
8000aa56:	40 d4       	mov.aa %a4,%a13
8000aa58:	6d 00 9d 04 	call 8000b392 <_Bfree>
8000aa5c:	40 ce       	mov.aa %a14,%a12
8000aa5e:	19 a4 20 00 	ld.w %d4,[%sp]32
8000aa62:	40 d4       	mov.aa %a4,%a13
8000aa64:	a2 f4       	sub %d4,%d15
8000aa66:	40 e5       	mov.aa %a5,%a14
8000aa68:	76 49       	jz %d4,8000aa7a <_dtoa_r+0x8ee>
8000aa6a:	3c 05       	j 8000aa74 <_dtoa_r+0x8e8>
8000aa6c:	19 a4 20 00 	ld.w %d4,[%sp]32
8000aa70:	40 d4       	mov.aa %a4,%a13
8000aa72:	40 e5       	mov.aa %a5,%a14
8000aa74:	6d 00 c2 05 	call 8000b5f8 <__pow5mult>
8000aa78:	40 2e       	mov.aa %a14,%a2
8000aa7a:	40 d4       	mov.aa %a4,%a13
8000aa7c:	82 14       	mov %d4,1
8000aa7e:	6d 00 28 05 	call 8000b4ce <__i2b>
8000aa82:	19 a3 34 00 	ld.w %d3,[%sp]52
8000aa86:	40 2c       	mov.aa %a12,%a2
8000aa88:	8e 3c       	jlez %d3,8000aaa0 <_dtoa_r+0x914>
8000aa8a:	40 d4       	mov.aa %a4,%a13
8000aa8c:	40 25       	mov.aa %a5,%a2
8000aa8e:	02 34       	mov %d4,%d3
8000aa90:	6d 00 b4 05 	call 8000b5f8 <__pow5mult>
8000aa94:	58 07       	ld.w %d15,[%sp]28
8000aa96:	40 2c       	mov.aa %a12,%a2
8000aa98:	82 09       	mov %d9,0
8000aa9a:	ff 2f 1f 00 	jge %d15,2,8000aad8 <_dtoa_r+0x94c>
8000aa9e:	3c 06       	j 8000aaaa <_dtoa_r+0x91e>
8000aaa0:	19 a2 1c 00 	ld.w %d2,[%sp]28
8000aaa4:	82 09       	mov %d9,0
8000aaa6:	ff 22 15 00 	jge %d2,2,8000aad0 <_dtoa_r+0x944>
8000aaaa:	82 09       	mov %d9,0
8000aaac:	df 0c 12 80 	jne %d12,0,8000aad0 <_dtoa_r+0x944>
8000aab0:	b7 0d 0c fa 	insert %d15,%d13,0,20,12
8000aab4:	ee 0e       	jnz %d15,8000aad0 <_dtoa_r+0x944>
8000aab6:	7b 00 ff f7 	movh %d15,32752
8000aaba:	26 df       	and %d15,%d13
8000aabc:	6e 0a       	jz %d15,8000aad0 <_dtoa_r+0x944>
8000aabe:	19 a3 14 00 	ld.w %d3,[%sp]20
8000aac2:	58 06       	ld.w %d15,[%sp]24
8000aac4:	c2 13       	add %d3,1
8000aac6:	c2 1f       	add %d15,1
8000aac8:	59 a3 14 00 	st.w [%sp]20,%d3
8000aacc:	78 06       	st.w [%sp]24,%d15
8000aace:	82 19       	mov %d9,1
8000aad0:	19 a3 34 00 	ld.w %d3,[%sp]52
8000aad4:	82 12       	mov %d2,1
8000aad6:	76 39       	jz %d3,8000aae8 <_dtoa_r+0x95c>
8000aad8:	4c c4       	ld.w %d15,[%a12]16
8000aada:	90 c3       	addsc.a %a3,%a12,%d15,2
8000aadc:	19 34 10 00 	ld.w %d4,[%a3]16
8000aae0:	6d 00 a3 04 	call 8000b426 <__hi0bits>
8000aae4:	8b 02 02 21 	rsub %d2,%d2,32
8000aae8:	58 06       	ld.w %d15,[%sp]24
8000aaea:	42 2f       	add %d15,%d2
8000aaec:	16 1f       	and %d15,31
8000aaee:	6e 0a       	jz %d15,8000ab02 <_dtoa_r+0x976>
8000aaf0:	8b 0f 02 31 	rsub %d3,%d15,32
8000aaf4:	8b cf 01 f1 	rsub %d15,%d15,28
8000aaf8:	ff 53 07 00 	jge %d3,5,8000ab06 <_dtoa_r+0x97a>
8000aafc:	df 43 10 00 	jeq %d3,4,8000ab1c <_dtoa_r+0x990>
8000ab00:	02 3f       	mov %d15,%d3
8000ab02:	1b cf 01 f0 	addi %d15,%d15,28
8000ab06:	19 a2 14 00 	ld.w %d2,[%sp]20
8000ab0a:	19 a3 18 00 	ld.w %d3,[%sp]24
8000ab0e:	42 f2       	add %d2,%d15
8000ab10:	42 f3       	add %d3,%d15
8000ab12:	59 a2 14 00 	st.w [%sp]20,%d2
8000ab16:	42 f8       	add %d8,%d15
8000ab18:	59 a3 18 00 	st.w [%sp]24,%d3
8000ab1c:	58 05       	ld.w %d15,[%sp]20
8000ab1e:	8e f7       	jlez %d15,8000ab2c <_dtoa_r+0x9a0>
8000ab20:	40 e5       	mov.aa %a5,%a14
8000ab22:	40 d4       	mov.aa %a4,%a13
8000ab24:	02 f4       	mov %d4,%d15
8000ab26:	6d 00 a7 05 	call 8000b674 <__lshift>
8000ab2a:	40 2e       	mov.aa %a14,%a2
8000ab2c:	19 a2 18 00 	ld.w %d2,[%sp]24
8000ab30:	8e 27       	jlez %d2,8000ab3e <_dtoa_r+0x9b2>
8000ab32:	40 c5       	mov.aa %a5,%a12
8000ab34:	40 d4       	mov.aa %a4,%a13
8000ab36:	02 24       	mov %d4,%d2
8000ab38:	6d 00 9e 05 	call 8000b674 <__lshift>
8000ab3c:	40 2c       	mov.aa %a12,%a2
8000ab3e:	19 a3 3c 00 	ld.w %d3,[%sp]60
8000ab42:	df 03 20 00 	jeq %d3,0,8000ab82 <_dtoa_r+0x9f6>
8000ab46:	40 e4       	mov.aa %a4,%a14
8000ab48:	40 c5       	mov.aa %a5,%a12
8000ab4a:	6d 00 f2 05 	call 8000b72e <__mcmp>
8000ab4e:	ff 02 1a 00 	jge %d2,0,8000ab82 <_dtoa_r+0x9f6>
8000ab52:	58 02       	ld.w %d15,[%sp]8
8000ab54:	40 e5       	mov.aa %a5,%a14
8000ab56:	c2 ff       	add %d15,-1
8000ab58:	40 d4       	mov.aa %a4,%a13
8000ab5a:	fb a0 00 40 	mov %e4,10
8000ab5e:	78 02       	st.w [%sp]8,%d15
8000ab60:	6d 00 22 04 	call 8000b3a4 <__multadd>
8000ab64:	19 a2 2c 00 	ld.w %d2,[%sp]44
8000ab68:	19 a3 24 00 	ld.w %d3,[%sp]36
8000ab6c:	59 a2 10 00 	st.w [%sp]16,%d2
8000ab70:	40 2e       	mov.aa %a14,%a2
8000ab72:	76 38       	jz %d3,8000ab82 <_dtoa_r+0x9f6>
8000ab74:	40 f5       	mov.aa %a5,%a15
8000ab76:	40 d4       	mov.aa %a4,%a13
8000ab78:	fb a0 00 40 	mov %e4,10
8000ab7c:	6d 00 14 04 	call 8000b3a4 <__multadd>
8000ab80:	40 2f       	mov.aa %a15,%a2
8000ab82:	19 a2 1c 00 	ld.w %d2,[%sp]28
8000ab86:	19 a3 10 00 	ld.w %d3,[%sp]16
8000ab8a:	8b 32 80 f2 	ge %d15,%d2,3
8000ab8e:	8b 13 40 f4 	and.lt %d15,%d3,1
8000ab92:	6e 2a       	jz %d15,8000abe6 <_dtoa_r+0xa5a>
8000ab94:	f6 3f       	jnz %d3,8000abb2 <_dtoa_r+0xa26>
8000ab96:	40 c5       	mov.aa %a5,%a12
8000ab98:	40 d4       	mov.aa %a4,%a13
8000ab9a:	d2 54       	mov %e4,5
8000ab9c:	6d 00 04 04 	call 8000b3a4 <__multadd>
8000aba0:	40 e4       	mov.aa %a4,%a14
8000aba2:	40 25       	mov.aa %a5,%a2
8000aba4:	40 2c       	mov.aa %a12,%a2
8000aba6:	6d 00 c4 05 	call 8000b72e <__mcmp>
8000abaa:	4e 2e       	jgtz %d2,8000abc6 <_dtoa_r+0xa3a>
8000abac:	3c 03       	j 8000abb2 <_dtoa_r+0xa26>
8000abae:	a0 0c       	mov.a %a12,0
8000abb0:	a0 0f       	mov.a %a15,0
8000abb2:	58 0a       	ld.w %d15,[%sp]40
8000abb4:	19 ae 0c 00 	ld.w %d14,[%sp]12
8000abb8:	46 0f       	not %d15
8000abba:	78 02       	st.w [%sp]8,%d15
8000abbc:	3c 11       	j 8000abde <_dtoa_r+0xa52>
8000abbe:	58 0c       	ld.w %d15,[%sp]48
8000abc0:	a0 0c       	mov.a %a12,0
8000abc2:	78 02       	st.w [%sp]8,%d15
8000abc4:	a0 0f       	mov.a %a15,0
8000abc6:	19 a2 08 00 	ld.w %d2,[%sp]8
8000abca:	99 a3 0c 00 	ld.a %a3,[%sp]12
8000abce:	19 ae 0c 00 	ld.w %d14,[%sp]12
8000abd2:	da 31       	mov %d15,49
8000abd4:	c2 12       	add %d2,1
8000abd6:	c2 1e       	add %d14,1
8000abd8:	2c 30       	st.b [%a3]0,%d15
8000abda:	59 a2 08 00 	st.w [%sp]8,%d2
8000abde:	80 f8       	mov.d %d8,%a15
8000abe0:	a0 0f       	mov.a %a15,0
8000abe2:	1d 00 14 01 	j 8000ae0a <_dtoa_r+0xc7e>
8000abe6:	19 a3 24 00 	ld.w %d3,[%sp]36
8000abea:	f6 35       	jnz %d3,8000abf4 <_dtoa_r+0xa68>
8000abec:	19 a8 0c 00 	ld.w %d8,[%sp]12
8000abf0:	1d 00 c2 00 	j 8000ad74 <_dtoa_r+0xbe8>
8000abf4:	8e 87       	jlez %d8,8000ac02 <_dtoa_r+0xa76>
8000abf6:	40 f5       	mov.aa %a5,%a15
8000abf8:	40 d4       	mov.aa %a4,%a13
8000abfa:	02 84       	mov %d4,%d8
8000abfc:	6d 00 3c 05 	call 8000b674 <__lshift>
8000ac00:	40 2f       	mov.aa %a15,%a2
8000ac02:	80 f8       	mov.d %d8,%a15
8000ac04:	df 09 16 00 	jeq %d9,0,8000ac30 <_dtoa_r+0xaa4>
8000ac08:	40 d4       	mov.aa %a4,%a13
8000ac0a:	48 14       	ld.w %d4,[%a15]4
8000ac0c:	6d 00 98 03 	call 8000b33c <_Balloc>
8000ac10:	48 44       	ld.w %d4,[%a15]16
8000ac12:	d9 24 0c 00 	lea %a4,[%a2]12
8000ac16:	c2 24       	add %d4,2
8000ac18:	d9 f5 0c 00 	lea %a5,[%a15]12
8000ac1c:	06 24       	sh %d4,2
8000ac1e:	80 2f       	mov.d %d15,%a2
8000ac20:	6d 00 7e 03 	call 8000b31c <memcpy>
8000ac24:	60 f5       	mov.a %a5,%d15
8000ac26:	40 d4       	mov.aa %a4,%a13
8000ac28:	82 14       	mov %d4,1
8000ac2a:	6d 00 25 05 	call 8000b674 <__lshift>
8000ac2e:	80 28       	mov.d %d8,%a2
8000ac30:	19 a9 0c 00 	ld.w %d9,[%sp]12
8000ac34:	8f 1c 00 a1 	and %d10,%d12,1
8000ac38:	40 e4       	mov.aa %a4,%a14
8000ac3a:	40 c5       	mov.aa %a5,%a12
8000ac3c:	6d ff 1a fa 	call 8000a070 <quorem>
8000ac40:	40 e4       	mov.aa %a4,%a14
8000ac42:	40 f5       	mov.aa %a5,%a15
8000ac44:	02 2e       	mov %d14,%d2
8000ac46:	1b 02 03 f0 	addi %d15,%d2,48
8000ac4a:	6d 00 72 05 	call 8000b72e <__mcmp>
8000ac4e:	60 86       	mov.a %a6,%d8
8000ac50:	40 d4       	mov.aa %a4,%a13
8000ac52:	40 c5       	mov.aa %a5,%a12
8000ac54:	02 2b       	mov %d11,%d2
8000ac56:	6d 00 8d 05 	call 8000b770 <__mdiff>
8000ac5a:	19 22 0c 00 	ld.w %d2,[%a2]12
8000ac5e:	80 2d       	mov.d %d13,%a2
8000ac60:	82 1c       	mov %d12,1
8000ac62:	f6 26       	jnz %d2,8000ac6e <_dtoa_r+0xae2>
8000ac64:	40 e4       	mov.aa %a4,%a14
8000ac66:	40 25       	mov.aa %a5,%a2
8000ac68:	6d 00 63 05 	call 8000b72e <__mcmp>
8000ac6c:	02 2c       	mov %d12,%d2
8000ac6e:	60 d5       	mov.a %a5,%d13
8000ac70:	40 d4       	mov.aa %a4,%a13
8000ac72:	6d 00 90 03 	call 8000b392 <_Bfree>
8000ac76:	19 a3 1c 00 	ld.w %d3,[%sp]28
8000ac7a:	1b 19 00 d0 	addi %d13,%d9,1
8000ac7e:	a6 c3       	or %d3,%d12
8000ac80:	f6 3f       	jnz %d3,8000ac9e <_dtoa_r+0xb12>
8000ac82:	f6 ae       	jnz %d10,8000ac9e <_dtoa_r+0xb12>
8000ac84:	8b 9f 03 32 	eq %d3,%d15,57
8000ac88:	40 e2       	mov.aa %a2,%a14
8000ac8a:	df 03 3a 80 	jne %d3,0,8000acfe <_dtoa_r+0xb72>
8000ac8e:	1b 1e 03 20 	addi %d2,%d14,49
8000ac92:	8b 1b 80 b2 	ge %d11,%d11,1
8000ac96:	2b f2 40 fb 	sel %d15,%d11,%d2,%d15
8000ac9a:	02 de       	mov %d14,%d13
8000ac9c:	3c 37       	j 8000ad0a <_dtoa_r+0xb7e>
8000ac9e:	ce b5       	jgez %d11,8000aca8 <_dtoa_r+0xb1c>
8000aca0:	02 fa       	mov %d10,%d15
8000aca2:	40 e2       	mov.aa %a2,%a14
8000aca4:	4e ca       	jgtz %d12,8000acb8 <_dtoa_r+0xb2c>
8000aca6:	3c 1e       	j 8000ace2 <_dtoa_r+0xb56>
8000aca8:	19 a2 1c 00 	ld.w %d2,[%sp]28
8000acac:	a6 2b       	or %d11,%d2
8000acae:	df 0b 20 80 	jne %d11,0,8000acee <_dtoa_r+0xb62>
8000acb2:	df 0a 1e 80 	jne %d10,0,8000acee <_dtoa_r+0xb62>
8000acb6:	3c f5       	j 8000aca0 <_dtoa_r+0xb14>
8000acb8:	40 d4       	mov.aa %a4,%a13
8000acba:	40 e5       	mov.aa %a5,%a14
8000acbc:	82 14       	mov %d4,1
8000acbe:	6d 00 db 04 	call 8000b674 <__lshift>
8000acc2:	40 c5       	mov.aa %a5,%a12
8000acc4:	40 24       	mov.aa %a4,%a2
8000acc6:	b5 a2 04 00 	st.a [%sp]4,%a2
8000acca:	6d 00 32 05 	call 8000b72e <__mcmp>
8000acce:	99 a2 04 00 	ld.a %a2,[%sp]4
8000acd2:	4e 23       	jgtz %d2,8000acd8 <_dtoa_r+0xb4c>
8000acd4:	f6 27       	jnz %d2,8000ace2 <_dtoa_r+0xb56>
8000acd6:	2e 06       	jz.t %d15,0,8000ace2 <_dtoa_r+0xb56>
8000acd8:	8b 9f 03 32 	eq %d3,%d15,57
8000acdc:	df 03 11 80 	jne %d3,0,8000acfe <_dtoa_r+0xb72>
8000ace0:	92 1a       	add %d10,%d15,1
8000ace2:	60 93       	mov.a %a3,%d9
8000ace4:	02 de       	mov %d14,%d13
8000ace6:	34 3a       	st.b [%a3],%d10
8000ace8:	40 2e       	mov.aa %a14,%a2
8000acea:	1d 00 90 00 	j 8000ae0a <_dtoa_r+0xc7e>
8000acee:	bf 1c 11 00 	jlt %d12,1,8000ad10 <_dtoa_r+0xb84>
8000acf2:	8b 9f 23 32 	ne %d3,%d15,57
8000acf6:	40 e2       	mov.aa %a2,%a14
8000acf8:	02 de       	mov %d14,%d13
8000acfa:	c2 1f       	add %d15,1
8000acfc:	f6 37       	jnz %d3,8000ad0a <_dtoa_r+0xb7e>
8000acfe:	60 93       	mov.a %a3,%d9
8000ad00:	da 39       	mov %d15,57
8000ad02:	02 de       	mov %d14,%d13
8000ad04:	2c 30       	st.b [%a3]0,%d15
8000ad06:	40 2e       	mov.aa %a14,%a2
8000ad08:	3c 5d       	j 8000adc2 <_dtoa_r+0xc36>
8000ad0a:	60 92       	mov.a %a2,%d9
8000ad0c:	2c 20       	st.b [%a2]0,%d15
8000ad0e:	3c 7e       	j 8000ae0a <_dtoa_r+0xc7e>
8000ad10:	60 93       	mov.a %a3,%d9
8000ad12:	19 a2 0c 00 	ld.w %d2,[%sp]12
8000ad16:	02 d5       	mov %d5,%d13
8000ad18:	19 a3 10 00 	ld.w %d3,[%sp]16
8000ad1c:	2c 30       	st.b [%a3]0,%d15
8000ad1e:	a2 25       	sub %d5,%d2
8000ad20:	02 de       	mov %d14,%d13
8000ad22:	5f 35 41 00 	jeq %d5,%d3,8000ada4 <_dtoa_r+0xc18>
8000ad26:	40 e5       	mov.aa %a5,%a14
8000ad28:	40 d4       	mov.aa %a4,%a13
8000ad2a:	fb a0 00 40 	mov %e4,10
8000ad2e:	6d 00 3b 03 	call 8000b3a4 <__multadd>
8000ad32:	80 ff       	mov.d %d15,%a15
8000ad34:	40 2e       	mov.aa %a14,%a2
8000ad36:	40 d4       	mov.aa %a4,%a13
8000ad38:	40 f5       	mov.aa %a5,%a15
8000ad3a:	fb a0 00 40 	mov %e4,10
8000ad3e:	7e 86       	jne %d15,%d8,8000ad4a <_dtoa_r+0xbbe>
8000ad40:	6d 00 32 03 	call 8000b3a4 <__multadd>
8000ad44:	40 2f       	mov.aa %a15,%a2
8000ad46:	80 28       	mov.d %d8,%a2
8000ad48:	3c 0b       	j 8000ad5e <_dtoa_r+0xbd2>
8000ad4a:	6d 00 2d 03 	call 8000b3a4 <__multadd>
8000ad4e:	60 85       	mov.a %a5,%d8
8000ad50:	40 d4       	mov.aa %a4,%a13
8000ad52:	fb a0 00 40 	mov %e4,10
8000ad56:	40 2f       	mov.aa %a15,%a2
8000ad58:	6d 00 26 03 	call 8000b3a4 <__multadd>
8000ad5c:	80 28       	mov.d %d8,%a2
8000ad5e:	02 d9       	mov %d9,%d13
8000ad60:	1d ff 6c ff 	j 8000ac38 <_dtoa_r+0xaac>
8000ad64:	40 e5       	mov.aa %a5,%a14
8000ad66:	40 d4       	mov.aa %a4,%a13
8000ad68:	fb a0 00 40 	mov %e4,10
8000ad6c:	6d 00 1c 03 	call 8000b3a4 <__multadd>
8000ad70:	02 98       	mov %d8,%d9
8000ad72:	40 2e       	mov.aa %a14,%a2
8000ad74:	40 e4       	mov.aa %a4,%a14
8000ad76:	40 c5       	mov.aa %a5,%a12
8000ad78:	6d ff 7c f9 	call 8000a070 <quorem>
8000ad7c:	1b 18 00 90 	addi %d9,%d8,1
8000ad80:	1b 02 03 f0 	addi %d15,%d2,48
8000ad84:	60 82       	mov.a %a2,%d8
8000ad86:	19 a2 0c 00 	ld.w %d2,[%sp]12
8000ad8a:	02 95       	mov %d5,%d9
8000ad8c:	19 a3 10 00 	ld.w %d3,[%sp]16
8000ad90:	2c 20       	st.b [%a2]0,%d15
8000ad92:	a2 25       	sub %d5,%d2
8000ad94:	3f 35 e8 7f 	jlt %d5,%d3,8000ad64 <_dtoa_r+0xbd8>
8000ad98:	8b 13 40 33 	max %d3,%d3,1
8000ad9c:	02 2e       	mov %d14,%d2
8000ad9e:	80 f8       	mov.d %d8,%a15
8000ada0:	42 3e       	add %d14,%d3
8000ada2:	a0 0f       	mov.a %a15,0
8000ada4:	40 e5       	mov.aa %a5,%a14
8000ada6:	40 d4       	mov.aa %a4,%a13
8000ada8:	82 14       	mov %d4,1
8000adaa:	6d 00 65 04 	call 8000b674 <__lshift>
8000adae:	40 c5       	mov.aa %a5,%a12
8000adb0:	40 2e       	mov.aa %a14,%a2
8000adb2:	40 24       	mov.aa %a4,%a2
8000adb4:	6d 00 bd 04 	call 8000b72e <__mcmp>
8000adb8:	4e 25       	jgtz %d2,8000adc2 <_dtoa_r+0xc36>
8000adba:	df 02 1e 80 	jne %d2,0,8000adf6 <_dtoa_r+0xc6a>
8000adbe:	6f 0f 1c 00 	jz.t %d15,0,8000adf6 <_dtoa_r+0xc6a>
8000adc2:	58 03       	ld.w %d15,[%sp]12
8000adc4:	a2 ef       	sub %d15,%d14
8000adc6:	46 0f       	not %d15
8000adc8:	60 e2       	mov.a %a2,%d14
8000adca:	60 e3       	mov.a %a3,%d14
8000adcc:	79 23 ff ff 	ld.b %d3,[%a2]-1
8000add0:	b0 f3       	add.a %a3,-1
8000add2:	8b 93 03 52 	eq %d5,%d3,57
8000add6:	76 5d       	jz %d5,8000adf0 <_dtoa_r+0xc64>
8000add8:	9f 0f 0a 80 	jned %d15,0,8000adec <_dtoa_r+0xc60>
8000addc:	58 02       	ld.w %d15,[%sp]8
8000adde:	99 a3 0c 00 	ld.a %a3,[%sp]12
8000ade2:	c2 1f       	add %d15,1
8000ade4:	78 02       	st.w [%sp]8,%d15
8000ade6:	da 31       	mov %d15,49
8000ade8:	2c 30       	st.b [%a3]0,%d15
8000adea:	3c 10       	j 8000ae0a <_dtoa_r+0xc7e>
8000adec:	80 3e       	mov.d %d14,%a3
8000adee:	3c ed       	j 8000adc8 <_dtoa_r+0xc3c>
8000adf0:	c2 13       	add %d3,1
8000adf2:	34 33       	st.b [%a3],%d3
8000adf4:	3c 0b       	j 8000ae0a <_dtoa_r+0xc7e>
8000adf6:	60 e2       	mov.a %a2,%d14
8000adf8:	60 e3       	mov.a %a3,%d14
8000adfa:	79 2f ff ff 	ld.b %d15,[%a2]-1
8000adfe:	b0 f3       	add.a %a3,-1
8000ae00:	8b 0f 03 f2 	eq %d15,%d15,48
8000ae04:	6e 03       	jz %d15,8000ae0a <_dtoa_r+0xc7e>
8000ae06:	80 3e       	mov.d %d14,%a3
8000ae08:	3c f7       	j 8000adf6 <_dtoa_r+0xc6a>
8000ae0a:	40 d4       	mov.aa %a4,%a13
8000ae0c:	40 c5       	mov.aa %a5,%a12
8000ae0e:	6d 00 c2 02 	call 8000b392 <_Bfree>
8000ae12:	df 08 13 00 	jeq %d8,0,8000ae38 <_dtoa_r+0xcac>
8000ae16:	80 f2       	mov.d %d2,%a15
8000ae18:	8b 02 20 f2 	ne %d15,%d2,0
8000ae1c:	0b 82 10 f2 	and.ne %d15,%d2,%d8
8000ae20:	6e 05       	jz %d15,8000ae2a <_dtoa_r+0xc9e>
8000ae22:	40 d4       	mov.aa %a4,%a13
8000ae24:	40 f5       	mov.aa %a5,%a15
8000ae26:	6d 00 b6 02 	call 8000b392 <_Bfree>
8000ae2a:	60 85       	mov.a %a5,%d8
8000ae2c:	40 d4       	mov.aa %a4,%a13
8000ae2e:	6d 00 b2 02 	call 8000b392 <_Bfree>
8000ae32:	3c 03       	j 8000ae38 <_dtoa_r+0xcac>
8000ae34:	58 0c       	ld.w %d15,[%sp]48
8000ae36:	78 02       	st.w [%sp]8,%d15
8000ae38:	40 d4       	mov.aa %a4,%a13
8000ae3a:	40 e5       	mov.aa %a5,%a14
8000ae3c:	6d 00 ab 02 	call 8000b392 <_Bfree>
8000ae40:	60 e2       	mov.a %a2,%d14
8000ae42:	19 a2 08 00 	ld.w %d2,[%sp]8
8000ae46:	99 a3 08 10 	ld.a %a3,[%sp]72
8000ae4a:	82 0f       	mov %d15,0
8000ae4c:	d8 0e       	ld.a %a15,[%sp]56
8000ae4e:	2c 20       	st.b [%a2]0,%d15
8000ae50:	c2 12       	add %d2,1
8000ae52:	74 32       	st.w [%a3],%d2
8000ae54:	99 a2 0c 00 	ld.a %a2,[%sp]12
8000ae58:	bc f2       	jz.a %a15,8000ae5c <_dtoa_r+0xcd0>
8000ae5a:	68 0e       	st.w [%a15]0,%d14
8000ae5c:	00 90       	ret 
	...

8000ae60 <_localeconv_r>:
8000ae60:	91 00 00 28 	movh.a %a2,32768
8000ae64:	d9 22 40 e0 	lea %a2,[%a2]1920 <80000780 <lconv>>
8000ae68:	00 90       	ret 

8000ae6a <_malloc_r>:
8000ae6a:	1b b4 00 f0 	addi %d15,%d4,11
8000ae6e:	8b 7f 61 82 	lt.u %d8,%d15,23
8000ae72:	8f 7f c0 f1 	andn %d15,%d15,7
8000ae76:	ab 0f a1 88 	seln %d8,%d8,%d15,16
8000ae7a:	0b 48 30 41 	lt.u %d4,%d8,%d4
8000ae7e:	8b 08 20 45 	or.lt %d4,%d8,0
8000ae82:	40 4d       	mov.aa %a13,%a4
8000ae84:	76 45       	jz %d4,8000ae8e <_malloc_r+0x24>
8000ae86:	da 0c       	mov %d15,12
8000ae88:	6c 40       	st.w [%a4]0,%d15
8000ae8a:	1d 00 2a 02 	j 8000b2de <_malloc_r+0x474>
8000ae8e:	91 00 00 f7 	movh.a %a15,28672
8000ae92:	8b 88 bf f2 	ge.u %d15,%d8,504
8000ae96:	6d 00 51 02 	call 8000b338 <__malloc_lock>
8000ae9a:	d9 ff 48 51 	lea %a15,[%a15]5448 <70001548 <__malloc_av_>>
8000ae9e:	ee 19       	jnz %d15,8000aed0 <_malloc_r+0x66>
8000aea0:	8f d8 1f 20 	sh %d2,%d8,-3
8000aea4:	01 f2 03 26 	addsc.a %a2,%a15,%d2,3
8000aea8:	99 2c 0c 00 	ld.a %a12,[%a2]12
8000aeac:	7d 2c 09 80 	jne.a %a12,%a2,8000aebe <_malloc_r+0x54>
8000aeb0:	d9 c2 08 00 	lea %a2,[%a12]8
8000aeb4:	99 cc 14 00 	ld.a %a12,[%a12]20
8000aeb8:	c2 22       	add %d2,2
8000aeba:	7d 2c 58 00 	jeq.a %a12,%a2,8000af6a <_malloc_r+0x100>
8000aebe:	cc c3       	ld.a %a15,[%a12]12
8000aec0:	99 c2 08 00 	ld.a %a2,[%a12]8
8000aec4:	4c c1       	ld.w %d15,[%a12]4
8000aec6:	ec 23       	st.a [%a2]12,%a15
8000aec8:	8f 3f c0 f1 	andn %d15,%d15,3
8000aecc:	e8 22       	st.a [%a15]8,%a2
8000aece:	3c 74       	j 8000afb6 <_malloc_r+0x14c>
8000aed0:	8f 78 1f f0 	sh %d15,%d8,-9
8000aed4:	3b f0 03 20 	mov %d2,63
8000aed8:	6e 27       	jz %d15,8000af26 <_malloc_r+0xbc>
8000aeda:	8f a8 1f 20 	sh %d2,%d8,-6
8000aede:	1b 82 03 20 	addi %d2,%d2,56
8000aee2:	bf 5f 22 80 	jlt.u %d15,5,8000af26 <_malloc_r+0xbc>
8000aee6:	8b 5f a1 22 	ge.u %d2,%d15,21
8000aeea:	f6 24       	jnz %d2,8000aef2 <_malloc_r+0x88>
8000aeec:	1b bf 05 20 	addi %d2,%d15,91
8000aef0:	3c 1b       	j 8000af26 <_malloc_r+0xbc>
8000aef2:	8b 5f a5 22 	ge.u %d2,%d15,85
8000aef6:	f6 26       	jnz %d2,8000af02 <_malloc_r+0x98>
8000aef8:	8f 48 1f 20 	sh %d2,%d8,-12
8000aefc:	1b e2 06 20 	addi %d2,%d2,110
8000af00:	3c 13       	j 8000af26 <_malloc_r+0xbc>
8000af02:	8b 5f b5 22 	ge.u %d2,%d15,341
8000af06:	f6 26       	jnz %d2,8000af12 <_malloc_r+0xa8>
8000af08:	8f 18 1f 20 	sh %d2,%d8,-15
8000af0c:	1b 72 07 20 	addi %d2,%d2,119
8000af10:	3c 0b       	j 8000af26 <_malloc_r+0xbc>
8000af12:	3b 50 55 30 	mov %d3,1365
8000af16:	3b e0 07 20 	mov %d2,126
8000af1a:	7f 3f 06 80 	jge.u %d15,%d3,8000af26 <_malloc_r+0xbc>
8000af1e:	8f e8 1e 20 	sh %d2,%d8,-18
8000af22:	1b c2 07 20 	addi %d2,%d2,124
8000af26:	01 f2 03 26 	addsc.a %a2,%a15,%d2,3
8000af2a:	99 2c 0c 00 	ld.a %a12,[%a2]12
8000af2e:	7d 2c 1d 00 	jeq.a %a12,%a2,8000af68 <_malloc_r+0xfe>
8000af32:	19 c4 04 00 	ld.w %d4,[%a12]4
8000af36:	8f 34 c0 41 	andn %d4,%d4,3
8000af3a:	5a 84       	sub %d15,%d4,%d8
8000af3c:	8b 0f 41 32 	lt %d3,%d15,16
8000af40:	f6 33       	jnz %d3,8000af46 <_malloc_r+0xdc>
8000af42:	c2 f2       	add %d2,-1
8000af44:	3c 12       	j 8000af68 <_malloc_r+0xfe>
8000af46:	0e fe       	jltz %d15,8000af62 <_malloc_r+0xf8>
8000af48:	cc c3       	ld.a %a15,[%a12]12
8000af4a:	99 c2 08 00 	ld.a %a2,[%a12]8
8000af4e:	ec 23       	st.a [%a2]12,%a15
8000af50:	e8 22       	st.a [%a15]8,%a2
8000af52:	01 c4 00 f6 	addsc.a %a15,%a12,%d4,0
8000af56:	b7 10 21 20 	imask %e2,1,0,1
8000af5a:	49 f2 44 08 	ldmst [%a15]4,%e2
8000af5e:	1d 00 cc 01 	j 8000b2f6 <_malloc_r+0x48c>
8000af62:	99 cc 0c 00 	ld.a %a12,[%a12]12
8000af66:	3c e4       	j 8000af2e <_malloc_r+0xc4>
8000af68:	c2 12       	add %d2,1
8000af6a:	c8 4c       	ld.a %a12,[%a15]16
8000af6c:	91 00 00 37 	movh.a %a3,28672
8000af70:	d9 33 50 51 	lea %a3,[%a3]5456 <70001550 <__malloc_av_+0x8>>
8000af74:	7d 3c 83 00 	jeq.a %a12,%a3,8000b07a <_malloc_r+0x210>
8000af78:	4c c1       	ld.w %d15,[%a12]4
8000af7a:	8f 3f c0 f1 	andn %d15,%d15,3
8000af7e:	52 83       	sub %d3,%d15,%d8
8000af80:	8b 03 41 42 	lt %d4,%d3,16
8000af84:	df 04 16 80 	jne %d4,0,8000afb0 <_malloc_r+0x146>
8000af88:	01 c8 00 26 	addsc.a %a2,%a12,%d8,0
8000af8c:	8f 18 40 81 	or %d8,%d8,1
8000af90:	59 c8 04 00 	st.w [%a12]4,%d8
8000af94:	e8 52       	st.a [%a15]20,%a2
8000af96:	e8 42       	st.a [%a15]16,%a2
8000af98:	8f 13 40 f1 	or %d15,%d3,1
8000af9c:	b5 23 0c 00 	st.a [%a2]12,%a3
8000afa0:	b5 23 08 00 	st.a [%a2]8,%a3
8000afa4:	6c 21       	st.w [%a2]4,%d15
8000afa6:	01 23 00 26 	addsc.a %a2,%a2,%d3,0
8000afaa:	74 23       	st.w [%a2],%d3
8000afac:	1d 00 a5 01 	j 8000b2f6 <_malloc_r+0x48c>
8000afb0:	e8 53       	st.a [%a15]20,%a3
8000afb2:	e8 43       	st.a [%a15]16,%a3
8000afb4:	0e 33       	jltz %d3,8000afba <_malloc_r+0x150>
8000afb6:	10 cf       	addsc.a %a15,%a12,%d15,0
8000afb8:	3c cf       	j 8000af56 <_malloc_r+0xec>
8000afba:	3b 00 20 30 	mov %d3,512
8000afbe:	7f 3f 15 80 	jge.u %d15,%d3,8000afe8 <_malloc_r+0x17e>
8000afc2:	06 df       	sh %d15,-3
8000afc4:	d0 f2       	addsc.a %a2,%a15,%d15,3
8000afc6:	48 14       	ld.w %d4,[%a15]4
8000afc8:	99 24 08 00 	ld.a %a4,[%a2]8
8000afcc:	8f ef 3f 30 	sha %d3,%d15,-2
8000afd0:	b5 c2 0c 00 	st.a [%a12]12,%a2
8000afd4:	b5 c4 08 00 	st.a [%a12]8,%a4
8000afd8:	d7 14 01 33 	insert %d3,%d4,1,%d3,1
8000afdc:	b5 2c 08 00 	st.a [%a2]8,%a12
8000afe0:	68 13       	st.w [%a15]4,%d3
8000afe2:	b5 4c 0c 00 	st.a [%a4]12,%a12
8000afe6:	3c 4a       	j 8000b07a <_malloc_r+0x210>
8000afe8:	8f af 1f 40 	sh %d4,%d15,-6
8000afec:	8f 7f 1f 30 	sh %d3,%d15,-9
8000aff0:	1b 84 03 40 	addi %d4,%d4,56
8000aff4:	bf 53 22 80 	jlt.u %d3,5,8000b038 <_malloc_r+0x1ce>
8000aff8:	8b 53 a1 42 	ge.u %d4,%d3,21
8000affc:	f6 44       	jnz %d4,8000b004 <_malloc_r+0x19a>
8000affe:	1b b3 05 40 	addi %d4,%d3,91
8000b002:	3c 1b       	j 8000b038 <_malloc_r+0x1ce>
8000b004:	8b 53 a5 42 	ge.u %d4,%d3,85
8000b008:	f6 46       	jnz %d4,8000b014 <_malloc_r+0x1aa>
8000b00a:	8f 4f 1f 40 	sh %d4,%d15,-12
8000b00e:	1b e4 06 40 	addi %d4,%d4,110
8000b012:	3c 13       	j 8000b038 <_malloc_r+0x1ce>
8000b014:	8b 53 b5 42 	ge.u %d4,%d3,341
8000b018:	f6 46       	jnz %d4,8000b024 <_malloc_r+0x1ba>
8000b01a:	8f 1f 1f 40 	sh %d4,%d15,-15
8000b01e:	1b 74 07 40 	addi %d4,%d4,119
8000b022:	3c 0b       	j 8000b038 <_malloc_r+0x1ce>
8000b024:	3b 50 55 50 	mov %d5,1365
8000b028:	3b e0 07 40 	mov %d4,126
8000b02c:	7f 53 06 80 	jge.u %d3,%d5,8000b038 <_malloc_r+0x1ce>
8000b030:	8f ef 1e 40 	sh %d4,%d15,-18
8000b034:	1b c4 07 40 	addi %d4,%d4,124
8000b038:	01 f4 03 46 	addsc.a %a4,%a15,%d4,3
8000b03c:	99 42 08 00 	ld.a %a2,[%a4]8
8000b040:	7d 42 0d 80 	jne.a %a2,%a4,8000b05a <_malloc_r+0x1f0>
8000b044:	4c f1       	ld.w %d15,[%a15]4
8000b046:	86 e4       	sha %d4,-2
8000b048:	d7 1f 01 44 	insert %d4,%d15,1,%d4,1
8000b04c:	40 24       	mov.aa %a4,%a2
8000b04e:	68 14       	st.w [%a15]4,%d4
8000b050:	3c 0d       	j 8000b06a <_malloc_r+0x200>
8000b052:	99 22 08 00 	ld.a %a2,[%a2]8
8000b056:	7d 42 08 00 	jeq.a %a2,%a4,8000b066 <_malloc_r+0x1fc>
8000b05a:	19 23 04 00 	ld.w %d3,[%a2]4
8000b05e:	8f 33 c0 31 	andn %d3,%d3,3
8000b062:	3f 3f f8 ff 	jlt.u %d15,%d3,8000b052 <_malloc_r+0x1e8>
8000b066:	99 24 0c 00 	ld.a %a4,[%a2]12
8000b06a:	b5 c4 0c 00 	st.a [%a12]12,%a4
8000b06e:	b5 c2 08 00 	st.a [%a12]8,%a2
8000b072:	b5 4c 08 00 	st.a [%a4]8,%a12
8000b076:	b5 2c 0c 00 	st.a [%a2]12,%a12
8000b07a:	8f e2 3f 30 	sha %d3,%d2,-2
8000b07e:	82 1f       	mov %d15,1
8000b080:	0f 3f 00 f0 	sh %d15,%d15,%d3
8000b084:	48 13       	ld.w %d3,[%a15]4
8000b086:	3f f3 73 80 	jlt.u %d3,%d15,8000b16c <_malloc_r+0x302>
8000b08a:	0f 3f 80 40 	and %d4,%d15,%d3
8000b08e:	f6 49       	jnz %d4,8000b0a0 <_malloc_r+0x236>
8000b090:	8f 32 c0 21 	andn %d2,%d2,3
8000b094:	06 1f       	sh %d15,1
8000b096:	0f 3f 80 40 	and %d4,%d15,%d3
8000b09a:	c2 42       	add %d2,4
8000b09c:	df 04 fc 7f 	jeq %d4,0,8000b094 <_malloc_r+0x22a>
8000b0a0:	01 f2 03 26 	addsc.a %a2,%a15,%d2,3
8000b0a4:	02 24       	mov %d4,%d2
8000b0a6:	40 24       	mov.aa %a4,%a2
8000b0a8:	99 4c 0c 00 	ld.a %a12,[%a4]12
8000b0ac:	7d 4c 3c 00 	jeq.a %a12,%a4,8000b124 <_malloc_r+0x2ba>
8000b0b0:	19 c6 04 00 	ld.w %d6,[%a12]4
8000b0b4:	8f 36 c0 61 	andn %d6,%d6,3
8000b0b8:	0b 86 80 30 	sub %d3,%d6,%d8
8000b0bc:	8b 03 41 52 	lt %d5,%d3,16
8000b0c0:	df 05 1d 80 	jne %d5,0,8000b0fa <_malloc_r+0x290>
8000b0c4:	01 c8 00 26 	addsc.a %a2,%a12,%d8,0
8000b0c8:	8f 18 40 81 	or %d8,%d8,1
8000b0cc:	59 c8 04 00 	st.w [%a12]4,%d8
8000b0d0:	99 c4 0c 00 	ld.a %a4,[%a12]12
8000b0d4:	09 c5 88 05 	ld.a %a5,[+%a12]8
8000b0d8:	8f 13 40 f1 	or %d15,%d3,1
8000b0dc:	b5 54 0c 00 	st.a [%a5]12,%a4
8000b0e0:	b5 45 08 00 	st.a [%a4]8,%a5
8000b0e4:	e8 52       	st.a [%a15]20,%a2
8000b0e6:	e8 42       	st.a [%a15]16,%a2
8000b0e8:	b5 23 0c 00 	st.a [%a2]12,%a3
8000b0ec:	b5 23 08 00 	st.a [%a2]8,%a3
8000b0f0:	6c 21       	st.w [%a2]4,%d15
8000b0f2:	01 23 00 26 	addsc.a %a2,%a2,%d3,0
8000b0f6:	74 23       	st.w [%a2],%d3
8000b0f8:	3c 0e       	j 8000b114 <_malloc_r+0x2aa>
8000b0fa:	bf 03 12 00 	jlt %d3,0,8000b11e <_malloc_r+0x2b4>
8000b0fe:	01 c6 00 f6 	addsc.a %a15,%a12,%d6,0
8000b102:	b7 10 21 20 	imask %e2,1,0,1
8000b106:	49 f2 44 08 	ldmst [%a15]4,%e2
8000b10a:	cc c3       	ld.a %a15,[%a12]12
8000b10c:	09 c2 88 05 	ld.a %a2,[+%a12]8
8000b110:	ec 23       	st.a [%a2]12,%a15
8000b112:	e8 22       	st.a [%a15]8,%a2
8000b114:	40 d4       	mov.aa %a4,%a13
8000b116:	6d 00 12 01 	call 8000b33a <__malloc_unlock>
8000b11a:	1d 00 f3 00 	j 8000b300 <_malloc_r+0x496>
8000b11e:	99 cc 0c 00 	ld.a %a12,[%a12]12
8000b122:	3c c5       	j 8000b0ac <_malloc_r+0x242>
8000b124:	c2 14       	add %d4,1
8000b126:	8f 34 00 31 	and %d3,%d4,3
8000b12a:	d9 44 08 00 	lea %a4,[%a4]8
8000b12e:	df 03 bd ff 	jne %d3,0,8000b0a8 <_malloc_r+0x23e>
8000b132:	8f 32 00 31 	and %d3,%d2,3
8000b136:	f6 36       	jnz %d3,8000b142 <_malloc_r+0x2d8>
8000b138:	48 12       	ld.w %d2,[%a15]4
8000b13a:	0f f2 e0 20 	andn %d2,%d2,%d15
8000b13e:	68 12       	st.w [%a15]4,%d2
8000b140:	3c 07       	j 8000b14e <_malloc_r+0x2e4>
8000b142:	d9 24 f8 ff 	lea %a4,[%a2]-8
8000b146:	d4 22       	ld.a %a2,[%a2]
8000b148:	c2 f2       	add %d2,-1
8000b14a:	7d 42 f4 7f 	jeq.a %a2,%a4,8000b132 <_malloc_r+0x2c8>
8000b14e:	06 1f       	sh %d15,1
8000b150:	48 12       	ld.w %d2,[%a15]4
8000b152:	8b 0f 20 32 	ne %d3,%d15,0
8000b156:	0b f2 50 32 	and.ge.u %d3,%d2,%d15
8000b15a:	76 39       	jz %d3,8000b16c <_malloc_r+0x302>
8000b15c:	0f 2f 80 30 	and %d3,%d15,%d2
8000b160:	f6 34       	jnz %d3,8000b168 <_malloc_r+0x2fe>
8000b162:	c2 44       	add %d4,4
8000b164:	06 1f       	sh %d15,1
8000b166:	3c fb       	j 8000b15c <_malloc_r+0x2f2>
8000b168:	02 42       	mov %d2,%d4
8000b16a:	3c 9b       	j 8000b0a0 <_malloc_r+0x236>
8000b16c:	c8 2c       	ld.a %a12,[%a15]8
8000b16e:	19 ca 04 00 	ld.w %d10,[%a12]4
8000b172:	8f 3a c0 a1 	andn %d10,%d10,3
8000b176:	5a 8a       	sub %d15,%d10,%d8
8000b178:	8b 0f 41 22 	lt %d2,%d15,16
8000b17c:	0b 8a a0 22 	or.lt.u %d2,%d10,%d8
8000b180:	df 02 b1 00 	jeq %d2,0,8000b2e2 <_malloc_r+0x478>
8000b184:	91 00 00 27 	movh.a %a2,28672
8000b188:	19 2b 30 94 	ld.w %d11,[%a2]17008 <70004270 <__malloc_top_pad>>
8000b18c:	91 00 00 27 	movh.a %a2,28672
8000b190:	42 8b       	add %d11,%d8
8000b192:	19 23 40 51 	ld.w %d3,[%a2]5440 <70001540 <__malloc_sbrk_base>>
8000b196:	1b fb 00 f1 	addi %d15,%d11,4111
8000b19a:	b7 0f 0c f0 	insert %d15,%d15,0,0,12
8000b19e:	1b 0b 01 20 	addi %d2,%d11,16
8000b1a2:	8b f3 3f b2 	ne %d11,%d3,-1
8000b1a6:	2b 2f 40 bb 	sel %d11,%d11,%d15,%d2
8000b1aa:	40 d4       	mov.aa %a4,%a13
8000b1ac:	02 b4       	mov %d4,%d11
8000b1ae:	80 2c       	mov.d %d12,%a2
8000b1b0:	6d 00 ba 03 	call 8000b924 <_sbrk_r>
8000b1b4:	80 29       	mov.d %d9,%a2
8000b1b6:	df f9 86 00 	jeq %d9,-1,8000b2c2 <_malloc_r+0x458>
8000b1ba:	80 c2       	mov.d %d2,%a12
8000b1bc:	80 c3       	mov.d %d3,%a12
8000b1be:	42 a2       	add %d2,%d10
8000b1c0:	80 f4       	mov.d %d4,%a15
8000b1c2:	0b 29 30 f1 	lt.u %d15,%d9,%d2
8000b1c6:	0b 43 10 f2 	and.ne %d15,%d3,%d4
8000b1ca:	01 fc 10 d4 	ne.a %d13,%a12,%a15
8000b1ce:	ee 7a       	jnz %d15,8000b2c2 <_malloc_r+0x458>
8000b1d0:	91 00 00 e7 	movh.a %a14,28672
8000b1d4:	19 e3 00 94 	ld.w %d3,[%a14]16960 <70004240 <__malloc_current_mallinfo>>
8000b1d8:	42 b3       	add %d3,%d11
8000b1da:	59 e3 00 94 	st.w [%a14]16960 <70004240 <__malloc_current_mallinfo>>,%d3
8000b1de:	5f 29 0c 80 	jne %d9,%d2,8000b1f6 <_malloc_r+0x38c>
8000b1e2:	b7 09 14 f6 	insert %d15,%d9,0,12,20
8000b1e6:	ee 08       	jnz %d15,8000b1f6 <_malloc_r+0x38c>
8000b1e8:	c8 22       	ld.a %a2,[%a15]8
8000b1ea:	42 ba       	add %d10,%d11
8000b1ec:	8f 1a 40 a1 	or %d10,%d10,1
8000b1f0:	59 2a 04 00 	st.w [%a2]4,%d10
8000b1f4:	3c 55       	j 8000b29e <_malloc_r+0x434>
8000b1f6:	60 c2       	mov.a %a2,%d12
8000b1f8:	19 2f 40 51 	ld.w %d15,[%a2]5440
8000b1fc:	5e f6       	jne %d15,-1,8000b208 <_malloc_r+0x39e>
8000b1fe:	91 00 00 27 	movh.a %a2,28672
8000b202:	59 29 40 51 	st.w [%a2]5440 <70001540 <__malloc_sbrk_base>>,%d9
8000b206:	3c 06       	j 8000b212 <_malloc_r+0x3a8>
8000b208:	0b 29 80 20 	sub %d2,%d9,%d2
8000b20c:	42 23       	add %d3,%d2
8000b20e:	59 e3 00 94 	st.w [%a14]16960 <70004240 <__malloc_current_mallinfo>>,%d3
8000b212:	8f 79 00 21 	and %d2,%d9,7
8000b216:	82 0f       	mov %d15,0
8000b218:	76 24       	jz %d2,8000b220 <_malloc_r+0x3b6>
8000b21a:	8b 82 00 f1 	rsub %d15,%d2,8
8000b21e:	42 f9       	add %d9,%d15
8000b220:	42 9b       	add %d11,%d9
8000b222:	b7 0b 14 b6 	insert %d11,%d11,0,12,20
8000b226:	1b 0f 00 21 	addi %d2,%d15,4096
8000b22a:	5a b2       	sub %d15,%d2,%d11
8000b22c:	40 d4       	mov.aa %a4,%a13
8000b22e:	02 f4       	mov %d4,%d15
8000b230:	6d 00 7a 03 	call 8000b924 <_sbrk_r>
8000b234:	80 22       	mov.d %d2,%a2
8000b236:	df f2 04 80 	jne %d2,-1,8000b23e <_malloc_r+0x3d4>
8000b23a:	60 92       	mov.a %a2,%d9
8000b23c:	82 0f       	mov %d15,0
8000b23e:	80 2b       	mov.d %d11,%a2
8000b240:	19 e2 00 94 	ld.w %d2,[%a14]16960 <70004240 <__malloc_current_mallinfo>>
8000b244:	a2 9b       	sub %d11,%d9
8000b246:	42 f2       	add %d2,%d15
8000b248:	60 92       	mov.a %a2,%d9
8000b24a:	42 bf       	add %d15,%d11
8000b24c:	68 29       	st.w [%a15]8,%d9
8000b24e:	8f 1f 40 31 	or %d3,%d15,1
8000b252:	59 e2 00 94 	st.w [%a14]16960 <70004240 <__malloc_current_mallinfo>>,%d2
8000b256:	59 23 04 00 	st.w [%a2]4 <70004240 <__malloc_current_mallinfo>>,%d3
8000b25a:	df 0d 22 00 	jeq %d13,0,8000b29e <_malloc_r+0x434>
8000b25e:	8b 0a a1 f2 	ge.u %d15,%d10,16
8000b262:	ee 05       	jnz %d15,8000b26c <_malloc_r+0x402>
8000b264:	82 12       	mov %d2,1
8000b266:	59 22 04 00 	st.w [%a2]4,%d2
8000b26a:	3c 2c       	j 8000b2c2 <_malloc_r+0x458>
8000b26c:	1b 4a ff af 	addi %d10,%d10,-12
8000b270:	8f 7a c0 f1 	andn %d15,%d10,7
8000b274:	10 c2       	addsc.a %a2,%a12,%d15,0
8000b276:	82 52       	mov %d2,5
8000b278:	59 22 04 00 	st.w [%a2]4,%d2
8000b27c:	59 22 08 00 	st.w [%a2]8,%d2
8000b280:	19 c2 04 00 	ld.w %d2,[%a12]4
8000b284:	8f 12 00 21 	and %d2,%d2,1
8000b288:	a6 f2       	or %d2,%d15
8000b28a:	59 c2 04 00 	st.w [%a12]4,%d2
8000b28e:	8b 0f 61 f2 	lt.u %d15,%d15,16
8000b292:	ee 06       	jnz %d15,8000b29e <_malloc_r+0x434>
8000b294:	40 d4       	mov.aa %a4,%a13
8000b296:	d9 c5 08 00 	lea %a5,[%a12]8
8000b29a:	6d 00 5a 04 	call 8000bb4e <_free_r>
8000b29e:	91 00 00 27 	movh.a %a2,28672
8000b2a2:	19 ef 00 94 	ld.w %d15,[%a14]16960 <70004240 <__malloc_current_mallinfo>>
8000b2a6:	19 22 2c 94 	ld.w %d2,[%a2]17004 <7000426c <__malloc_max_sbrked_mem>>
8000b2aa:	7f f2 04 80 	jge.u %d2,%d15,8000b2b2 <_malloc_r+0x448>
8000b2ae:	59 2f 2c 94 	st.w [%a2]17004 <7000426c <__malloc_max_sbrked_mem>>,%d15
8000b2b2:	91 00 00 27 	movh.a %a2,28672
8000b2b6:	19 22 28 94 	ld.w %d2,[%a2]17000 <70004268 <__malloc_max_total_mem>>
8000b2ba:	7f f2 04 80 	jge.u %d2,%d15,8000b2c2 <_malloc_r+0x458>
8000b2be:	59 2f 28 94 	st.w [%a2]17000 <70004268 <__malloc_max_total_mem>>,%d15
8000b2c2:	c8 22       	ld.a %a2,[%a15]8
8000b2c4:	19 22 04 00 	ld.w %d2,[%a2]4 <70004268 <__malloc_max_total_mem>>
8000b2c8:	8f 32 c0 21 	andn %d2,%d2,3
8000b2cc:	5a 82       	sub %d15,%d2,%d8
8000b2ce:	8b 0f 41 32 	lt %d3,%d15,16
8000b2d2:	0b 82 a0 32 	or.lt.u %d3,%d2,%d8
8000b2d6:	76 36       	jz %d3,8000b2e2 <_malloc_r+0x478>
8000b2d8:	40 d4       	mov.aa %a4,%a13
8000b2da:	6d 00 30 00 	call 8000b33a <__malloc_unlock>
8000b2de:	a0 0c       	mov.a %a12,0
8000b2e0:	3c 10       	j 8000b300 <_malloc_r+0x496>
8000b2e2:	c8 2c       	ld.a %a12,[%a15]8
8000b2e4:	8f 18 40 21 	or %d2,%d8,1
8000b2e8:	96 01       	or %d15,1
8000b2ea:	01 c8 00 26 	addsc.a %a2,%a12,%d8,0
8000b2ee:	59 c2 04 00 	st.w [%a12]4,%d2
8000b2f2:	e8 22       	st.a [%a15]8,%a2
8000b2f4:	6c 21       	st.w [%a2]4,%d15
8000b2f6:	40 d4       	mov.aa %a4,%a13
8000b2f8:	6d 00 21 00 	call 8000b33a <__malloc_unlock>
8000b2fc:	d9 cc 08 00 	lea %a12,[%a12]8
8000b300:	40 c2       	mov.aa %a2,%a12
8000b302:	00 90       	ret 

8000b304 <memchr>:
8000b304:	8f f4 0f 41 	and %d4,%d4,255
8000b308:	9f 05 04 80 	jned %d5,0,8000b310 <memchr+0xc>
8000b30c:	a0 02       	mov.a %a2,0
8000b30e:	00 90       	ret 
8000b310:	0c 40       	ld.bu %d15,[%a4]0
8000b312:	3e 43       	jeq %d15,%d4,8000b318 <memchr+0x14>
8000b314:	b0 14       	add.a %a4,1
8000b316:	3c f9       	j 8000b308 <memchr+0x4>
8000b318:	40 42       	mov.aa %a2,%a4
8000b31a:	00 90       	ret 

8000b31c <memcpy>:
8000b31c:	40 42       	mov.aa %a2,%a4
8000b31e:	a0 0f       	mov.a %a15,0
8000b320:	01 f2 10 40 	add.a %a4,%a2,%a15
8000b324:	01 f5 10 30 	add.a %a3,%a5,%a15
8000b328:	9f 04 03 80 	jned %d4,0,8000b32e <memcpy+0x12>
8000b32c:	00 90       	ret 
8000b32e:	79 3f 00 00 	ld.b %d15,[%a3]0
8000b332:	b0 1f       	add.a %a15,1
8000b334:	2c 40       	st.b [%a4]0,%d15
8000b336:	3c f5       	j 8000b320 <memcpy+0x4>

8000b338 <__malloc_lock>:
8000b338:	00 90       	ret 

8000b33a <__malloc_unlock>:
8000b33a:	00 90       	ret 

8000b33c <_Balloc>:
8000b33c:	19 42 0c 10 	ld.w %d2,[%a4]76
8000b340:	40 4f       	mov.aa %a15,%a4
8000b342:	02 4f       	mov %d15,%d4
8000b344:	76 29       	jz %d2,8000b356 <_Balloc+0x1a>
8000b346:	99 f3 0c 10 	ld.a %a3,[%a15]76
8000b34a:	90 33       	addsc.a %a3,%a3,%d15,2
8000b34c:	d4 32       	ld.a %a2,[%a3]
8000b34e:	bc 2f       	jz.a %a2,8000b36c <_Balloc+0x30>
8000b350:	4c 20       	ld.w %d15,[%a2]0
8000b352:	6c 30       	st.w [%a3]0,%d15
8000b354:	3c 1b       	j 8000b38a <_Balloc+0x4e>
8000b356:	82 44       	mov %d4,4
8000b358:	3b 10 02 50 	mov %d5,33
8000b35c:	6d 00 6b 03 	call 8000ba32 <_calloc_r>
8000b360:	b5 f2 0c 10 	st.a [%a15]76,%a2
8000b364:	bd 02 f1 ff 	jnz.a %a2,8000b346 <_Balloc+0xa>
8000b368:	a0 02       	mov.a %a2,0
8000b36a:	00 90       	ret 
8000b36c:	82 18       	mov %d8,1
8000b36e:	0f f8 00 80 	sh %d8,%d8,%d15
8000b372:	1b 58 00 50 	addi %d5,%d8,5
8000b376:	40 f4       	mov.aa %a4,%a15
8000b378:	82 14       	mov %d4,1
8000b37a:	06 25       	sh %d5,2
8000b37c:	6d 00 5b 03 	call 8000ba32 <_calloc_r>
8000b380:	bd 02 f4 7f 	jz.a %a2,8000b368 <_Balloc+0x2c>
8000b384:	6c 21       	st.w [%a2]4,%d15
8000b386:	59 28 08 00 	st.w [%a2]8,%d8
8000b38a:	82 0f       	mov %d15,0
8000b38c:	6c 24       	st.w [%a2]16,%d15
8000b38e:	6c 23       	st.w [%a2]12,%d15
8000b390:	00 90       	ret 

8000b392 <_Bfree>:
8000b392:	bc 58       	jz.a %a5,8000b3a2 <_Bfree+0x10>
8000b394:	99 4f 0c 10 	ld.a %a15,[%a4]76
8000b398:	4c 51       	ld.w %d15,[%a5]4
8000b39a:	90 ff       	addsc.a %a15,%a15,%d15,2
8000b39c:	4c f0       	ld.w %d15,[%a15]0
8000b39e:	6c 50       	st.w [%a5]0,%d15
8000b3a0:	e8 05       	st.a [%a15]0,%a5
8000b3a2:	00 90       	ret 

8000b3a4 <__multadd>:
8000b3a4:	19 59 10 00 	ld.w %d9,[%a5]16
8000b3a8:	40 4c       	mov.aa %a12,%a4
8000b3aa:	9a f9       	add %d15,%d9,-1
8000b3ac:	8b 19 80 22 	ge %d2,%d9,1
8000b3b0:	40 5f       	mov.aa %a15,%a5
8000b3b2:	02 58       	mov %d8,%d5
8000b3b4:	d9 53 14 00 	lea %a3,[%a5]20
8000b3b8:	ab 0f 80 22 	sel %d2,%d2,%d15,0
8000b3bc:	40 32       	mov.aa %a2,%a3
8000b3be:	44 25       	ld.w %d5,[%a2+]
8000b3c0:	b7 05 10 38 	insert %d3,%d5,0,16,16
8000b3c4:	8f 05 1f f0 	sh %d15,%d5,-16
8000b3c8:	03 43 0a 38 	madd %d3,%d8,%d3,%d4
8000b3cc:	8f 03 1f 60 	sh %d6,%d3,-16
8000b3d0:	03 4f 0a f6 	madd %d15,%d6,%d15,%d4
8000b3d4:	37 f3 10 38 	insert %d3,%d3,%d15,16,16
8000b3d8:	8f 0f 1f 80 	sh %d8,%d15,-16
8000b3dc:	74 33       	st.w [%a3],%d3
8000b3de:	40 23       	mov.aa %a3,%a2
8000b3e0:	9f 02 ee ff 	jned %d2,0,8000b3bc <__multadd+0x18>
8000b3e4:	df 08 1f 00 	jeq %d8,0,8000b422 <__multadd+0x7e>
8000b3e8:	4c f2       	ld.w %d15,[%a15]8
8000b3ea:	3f f9 16 00 	jlt %d9,%d15,8000b416 <__multadd+0x72>
8000b3ee:	48 14       	ld.w %d4,[%a15]4
8000b3f0:	40 c4       	mov.aa %a4,%a12
8000b3f2:	c2 14       	add %d4,1
8000b3f4:	6d ff a4 ff 	call 8000b33c <_Balloc>
8000b3f8:	48 44       	ld.w %d4,[%a15]16
8000b3fa:	d9 f5 0c 00 	lea %a5,[%a15]12
8000b3fe:	c2 24       	add %d4,2
8000b400:	d9 24 0c 00 	lea %a4,[%a2]12
8000b404:	06 24       	sh %d4,2
8000b406:	40 2d       	mov.aa %a13,%a2
8000b408:	6d ff 8a ff 	call 8000b31c <memcpy>
8000b40c:	40 f5       	mov.aa %a5,%a15
8000b40e:	40 c4       	mov.aa %a4,%a12
8000b410:	6d ff c1 ff 	call 8000b392 <_Bfree>
8000b414:	40 df       	mov.aa %a15,%a13
8000b416:	01 f9 02 26 	addsc.a %a2,%a15,%d9,2
8000b41a:	c2 19       	add %d9,1
8000b41c:	59 28 14 00 	st.w [%a2]20,%d8
8000b420:	68 49       	st.w [%a15]16,%d9
8000b422:	40 f2       	mov.aa %a2,%a15
8000b424:	00 90       	ret 

8000b426 <__hi0bits>:
8000b426:	b7 04 10 f0 	insert %d15,%d4,0,0,16
8000b42a:	82 02       	mov %d2,0
8000b42c:	ee 05       	jnz %d15,8000b436 <__hi0bits+0x10>
8000b42e:	8f 04 01 40 	sh %d4,%d4,16
8000b432:	3b 00 01 20 	mov %d2,16
8000b436:	b7 04 18 f0 	insert %d15,%d4,0,0,24
8000b43a:	ee 05       	jnz %d15,8000b444 <__hi0bits+0x1e>
8000b43c:	1b 82 00 20 	addi %d2,%d2,8
8000b440:	8f 84 00 40 	sh %d4,%d4,8
8000b444:	b7 04 1c f0 	insert %d15,%d4,0,0,28
8000b448:	ee 03       	jnz %d15,8000b44e <__hi0bits+0x28>
8000b44a:	c2 42       	add %d2,4
8000b44c:	06 44       	sh %d4,4
8000b44e:	b7 04 1e f0 	insert %d15,%d4,0,0,30
8000b452:	ee 03       	jnz %d15,8000b458 <__hi0bits+0x32>
8000b454:	c2 22       	add %d2,2
8000b456:	06 24       	sh %d4,2
8000b458:	0e 47       	jltz %d4,8000b466 <__hi0bits+0x40>
8000b45a:	7b 00 00 f4 	movh %d15,16384
8000b45e:	26 f4       	and %d4,%d15
8000b460:	c2 12       	add %d2,1
8000b462:	ab 02 82 24 	sel %d2,%d4,%d2,32
8000b466:	00 90       	ret 

8000b468 <__lo0bits>:
8000b468:	54 43       	ld.w %d3,[%a4]
8000b46a:	8f 73 00 f1 	and %d15,%d3,7
8000b46e:	6e 0e       	jz %d15,8000b48a <__lo0bits+0x22>
8000b470:	82 02       	mov %d2,0
8000b472:	6f 03 2d 80 	jnz.t %d3,0,8000b4cc <__lo0bits+0x64>
8000b476:	6f 13 06 00 	jz.t %d3,1,8000b482 <__lo0bits+0x1a>
8000b47a:	06 f3       	sh %d3,-1
8000b47c:	74 43       	st.w [%a4],%d3
8000b47e:	82 12       	mov %d2,1
8000b480:	00 90       	ret 
8000b482:	06 e3       	sh %d3,-2
8000b484:	74 43       	st.w [%a4],%d3
8000b486:	82 22       	mov %d2,2
8000b488:	00 90       	ret 
8000b48a:	b7 03 10 f8 	insert %d15,%d3,0,16,16
8000b48e:	82 04       	mov %d4,0
8000b490:	ee 05       	jnz %d15,8000b49a <__lo0bits+0x32>
8000b492:	8f 03 1f 30 	sh %d3,%d3,-16
8000b496:	3b 00 01 40 	mov %d4,16
8000b49a:	02 3f       	mov %d15,%d3
8000b49c:	16 ff       	and %d15,255
8000b49e:	ee 04       	jnz %d15,8000b4a6 <__lo0bits+0x3e>
8000b4a0:	1b 84 00 40 	addi %d4,%d4,8
8000b4a4:	06 83       	sh %d3,-8
8000b4a6:	8f f3 00 f1 	and %d15,%d3,15
8000b4aa:	ee 03       	jnz %d15,8000b4b0 <__lo0bits+0x48>
8000b4ac:	c2 44       	add %d4,4
8000b4ae:	06 c3       	sh %d3,-4
8000b4b0:	8f 33 00 f1 	and %d15,%d3,3
8000b4b4:	ee 03       	jnz %d15,8000b4ba <__lo0bits+0x52>
8000b4b6:	c2 24       	add %d4,2
8000b4b8:	06 e3       	sh %d3,-2
8000b4ba:	6f 03 07 80 	jnz.t %d3,0,8000b4c8 <__lo0bits+0x60>
8000b4be:	06 f3       	sh %d3,-1
8000b4c0:	3b 00 02 20 	mov %d2,32
8000b4c4:	76 34       	jz %d3,8000b4cc <__lo0bits+0x64>
8000b4c6:	c2 14       	add %d4,1
8000b4c8:	74 43       	st.w [%a4],%d3
8000b4ca:	02 42       	mov %d2,%d4
8000b4cc:	00 90       	ret 

8000b4ce <__i2b>:
8000b4ce:	02 4f       	mov %d15,%d4
8000b4d0:	82 14       	mov %d4,1
8000b4d2:	6d ff 35 ff 	call 8000b33c <_Balloc>
8000b4d6:	6c 25       	st.w [%a2]20,%d15
8000b4d8:	82 1f       	mov %d15,1
8000b4da:	6c 24       	st.w [%a2]16,%d15
8000b4dc:	00 90       	ret 

8000b4de <__multiply>:
8000b4de:	19 52 10 00 	ld.w %d2,[%a5]16
8000b4e2:	4c 64       	ld.w %d15,[%a6]16
8000b4e4:	40 5f       	mov.aa %a15,%a5
8000b4e6:	40 6c       	mov.aa %a12,%a6
8000b4e8:	7f f2 04 00 	jge %d2,%d15,8000b4f0 <__multiply+0x12>
8000b4ec:	40 6f       	mov.aa %a15,%a6
8000b4ee:	40 5c       	mov.aa %a12,%a5
8000b4f0:	48 4a       	ld.w %d10,[%a15]16
8000b4f2:	19 c9 10 00 	ld.w %d9,[%a12]16
8000b4f6:	4c f2       	ld.w %d15,[%a15]8
8000b4f8:	0b 9a 00 80 	add %d8,%d10,%d9
8000b4fc:	48 12       	ld.w %d2,[%a15]4
8000b4fe:	0b 8f 20 41 	lt %d4,%d15,%d8
8000b502:	42 24       	add %d4,%d2
8000b504:	6d ff 1c ff 	call 8000b33c <_Balloc>
8000b508:	d9 23 14 00 	lea %a3,[%a2]20
8000b50c:	01 38 02 d6 	addsc.a %a13,%a3,%d8,2
8000b510:	40 34       	mov.aa %a4,%a3
8000b512:	82 0f       	mov %d15,0
8000b514:	80 43       	mov.d %d3,%a4
8000b516:	80 d2       	mov.d %d2,%a13
8000b518:	7f 23 04 80 	jge.u %d3,%d2,8000b520 <__multiply+0x42>
8000b51c:	64 4f       	st.w [%a4+],%d15
8000b51e:	3c fb       	j 8000b514 <__multiply+0x36>
8000b520:	d9 ff 14 00 	lea %a15,[%a15]20
8000b524:	d9 cc 14 00 	lea %a12,[%a12]20
8000b528:	80 f3       	mov.d %d3,%a15
8000b52a:	80 cf       	mov.d %d15,%a12
8000b52c:	13 4a 20 43 	madd %d4,%d3,%d10,4
8000b530:	13 49 20 0f 	madd %d0,%d15,%d9,4
8000b534:	80 c2       	mov.d %d2,%a12
8000b536:	7f 02 54 80 	jge.u %d2,%d0,8000b5de <__multiply+0x100>
8000b53a:	b9 c2 00 00 	ld.hu %d2,[%a12]0
8000b53e:	40 34       	mov.aa %a4,%a3
8000b540:	40 f6       	mov.aa %a6,%a15
8000b542:	82 03       	mov %d3,0
8000b544:	df 02 21 00 	jeq %d2,0,8000b586 <__multiply+0xa8>
8000b548:	40 45       	mov.aa %a5,%a4
8000b54a:	44 67       	ld.w %d7,[%a6+]
8000b54c:	44 56       	ld.w %d6,[%a5+]
8000b54e:	b7 07 10 18 	insert %d1,%d7,0,16,16
8000b552:	b7 06 10 58 	insert %d5,%d6,0,16,16
8000b556:	8f 07 1f 70 	sh %d7,%d7,-16
8000b55a:	03 21 0a 55 	madd %d5,%d5,%d1,%d2
8000b55e:	8f 06 1f 60 	sh %d6,%d6,-16
8000b562:	03 27 0a 66 	madd %d6,%d6,%d7,%d2
8000b566:	42 35       	add %d5,%d3
8000b568:	8f 05 1f 30 	sh %d3,%d5,-16
8000b56c:	1a 36       	add %d15,%d6,%d3
8000b56e:	37 f5 10 58 	insert %d5,%d5,%d15,16,16
8000b572:	8f 0f 1f 30 	sh %d3,%d15,-16
8000b576:	80 6f       	mov.d %d15,%a6
8000b578:	74 45       	st.w [%a4],%d5
8000b57a:	7f 4f 04 80 	jge.u %d15,%d4,8000b582 <__multiply+0xa4>
8000b57e:	40 54       	mov.aa %a4,%a5
8000b580:	3c e4       	j 8000b548 <__multiply+0x6a>
8000b582:	59 43 04 00 	st.w [%a4]4,%d3
8000b586:	b9 c2 02 00 	ld.hu %d2,[%a12]2
8000b58a:	df 02 27 00 	jeq %d2,0,8000b5d8 <__multiply+0xfa>
8000b58e:	54 33       	ld.w %d3,[%a3]
8000b590:	40 34       	mov.aa %a4,%a3
8000b592:	40 f5       	mov.aa %a5,%a15
8000b594:	82 07       	mov %d7,0
8000b596:	40 56       	mov.aa %a6,%a5
8000b598:	44 66       	ld.w %d6,[%a6+]
8000b59a:	40 47       	mov.aa %a7,%a4
8000b59c:	44 75       	ld.w %d5,[%a7+]
8000b59e:	b7 06 10 68 	insert %d6,%d6,0,16,16
8000b5a2:	8f 05 1f 50 	sh %d5,%d5,-16
8000b5a6:	03 26 0a f5 	madd %d15,%d5,%d6,%d2
8000b5aa:	42 7f       	add %d15,%d7
8000b5ac:	37 f3 10 38 	insert %d3,%d3,%d15,16,16
8000b5b0:	8f 0f 1f f0 	sh %d15,%d15,-16
8000b5b4:	74 43       	st.w [%a4],%d3
8000b5b6:	b9 55 02 00 	ld.hu %d5,[%a5]2
8000b5ba:	b9 43 04 00 	ld.hu %d3,[%a4]4
8000b5be:	40 65       	mov.aa %a5,%a6
8000b5c0:	03 25 0a 33 	madd %d3,%d3,%d5,%d2
8000b5c4:	42 f3       	add %d3,%d15
8000b5c6:	80 6f       	mov.d %d15,%a6
8000b5c8:	8f 03 1f 70 	sh %d7,%d3,-16
8000b5cc:	7f 4f 04 80 	jge.u %d15,%d4,8000b5d4 <__multiply+0xf6>
8000b5d0:	40 74       	mov.aa %a4,%a7
8000b5d2:	3c e2       	j 8000b596 <__multiply+0xb8>
8000b5d4:	59 43 04 00 	st.w [%a4]4,%d3
8000b5d8:	b0 4c       	add.a %a12,4
8000b5da:	b0 43       	add.a %a3,4
8000b5dc:	3c ac       	j 8000b534 <__multiply+0x56>
8000b5de:	8b 08 40 f3 	max %d15,%d8,0
8000b5e2:	9f 0f 05 80 	jned %d15,0,8000b5ec <__multiply+0x10e>
8000b5e6:	59 28 10 00 	st.w [%a2]16,%d8
8000b5ea:	00 90       	ret 
8000b5ec:	09 d2 3c f5 	ld.w %d2,[+%a13]-4
8000b5f0:	df 02 fb ff 	jne %d2,0,8000b5e6 <__multiply+0x108>
8000b5f4:	c2 f8       	add %d8,-1
8000b5f6:	3c f6       	j 8000b5e2 <__multiply+0x104>

8000b5f8 <__pow5mult>:
8000b5f8:	8f 34 00 21 	and %d2,%d4,3
8000b5fc:	40 4c       	mov.aa %a12,%a4
8000b5fe:	40 5d       	mov.aa %a13,%a5
8000b600:	02 4f       	mov %d15,%d4
8000b602:	76 2d       	jz %d2,8000b61c <__pow5mult+0x24>
8000b604:	91 00 00 f8 	movh.a %a15,32768
8000b608:	d9 ff 78 e0 	lea %a15,[%a15]1976 <800007b8 <p05.2553>>
8000b60c:	01 f2 02 f6 	addsc.a %a15,%a15,%d2,2
8000b610:	82 05       	mov %d5,0
8000b612:	19 f4 fc ff 	ld.w %d4,[%a15]-4
8000b616:	6d ff c7 fe 	call 8000b3a4 <__multadd>
8000b61a:	40 2d       	mov.aa %a13,%a2
8000b61c:	86 ef       	sha %d15,-2
8000b61e:	6e 29       	jz %d15,8000b670 <__pow5mult+0x78>
8000b620:	99 cf 08 10 	ld.a %a15,[%a12]72
8000b624:	7c fb       	jnz.a %a15,8000b63a <__pow5mult+0x42>
8000b626:	40 c4       	mov.aa %a4,%a12
8000b628:	3b 10 27 40 	mov %d4,625
8000b62c:	6d ff 51 ff 	call 8000b4ce <__i2b>
8000b630:	82 02       	mov %d2,0
8000b632:	b5 c2 08 10 	st.a [%a12]72,%a2
8000b636:	40 2f       	mov.aa %a15,%a2
8000b638:	74 22       	st.w [%a2],%d2
8000b63a:	82 08       	mov %d8,0
8000b63c:	2e 0c       	jz.t %d15,0,8000b654 <__pow5mult+0x5c>
8000b63e:	40 d5       	mov.aa %a5,%a13
8000b640:	40 c4       	mov.aa %a4,%a12
8000b642:	40 f6       	mov.aa %a6,%a15
8000b644:	6d ff 4d ff 	call 8000b4de <__multiply>
8000b648:	40 d5       	mov.aa %a5,%a13
8000b64a:	40 2e       	mov.aa %a14,%a2
8000b64c:	40 c4       	mov.aa %a4,%a12
8000b64e:	6d ff a2 fe 	call 8000b392 <_Bfree>
8000b652:	40 ed       	mov.aa %a13,%a14
8000b654:	86 ff       	sha %d15,-1
8000b656:	6e 0d       	jz %d15,8000b670 <__pow5mult+0x78>
8000b658:	c8 02       	ld.a %a2,[%a15]0
8000b65a:	bc 23       	jz.a %a2,8000b660 <__pow5mult+0x68>
8000b65c:	40 2f       	mov.aa %a15,%a2
8000b65e:	3c ef       	j 8000b63c <__pow5mult+0x44>
8000b660:	40 c4       	mov.aa %a4,%a12
8000b662:	40 f5       	mov.aa %a5,%a15
8000b664:	40 f6       	mov.aa %a6,%a15
8000b666:	6d ff 3c ff 	call 8000b4de <__multiply>
8000b66a:	e8 02       	st.a [%a15]0,%a2
8000b66c:	74 28       	st.w [%a2],%d8
8000b66e:	3c f7       	j 8000b65c <__pow5mult+0x64>
8000b670:	40 d2       	mov.aa %a2,%a13
8000b672:	00 90       	ret 

8000b674 <__lshift>:
8000b674:	19 5b 10 00 	ld.w %d11,[%a5]16
8000b678:	8f b4 3f 80 	sha %d8,%d4,-5
8000b67c:	02 4a       	mov %d10,%d4
8000b67e:	42 8b       	add %d11,%d8
8000b680:	19 54 04 00 	ld.w %d4,[%a5]4
8000b684:	4c 52       	ld.w %d15,[%a5]8
8000b686:	40 4e       	mov.aa %a14,%a4
8000b688:	40 5c       	mov.aa %a12,%a5
8000b68a:	1b 1b 00 90 	addi %d9,%d11,1
8000b68e:	7f 9f 05 00 	jge %d15,%d9,8000b698 <__lshift+0x24>
8000b692:	c2 14       	add %d4,1
8000b694:	06 1f       	sh %d15,1
8000b696:	3c fc       	j 8000b68e <__lshift+0x1a>
8000b698:	40 e4       	mov.aa %a4,%a14
8000b69a:	6d ff 51 fe 	call 8000b33c <_Balloc>
8000b69e:	8b 08 40 f3 	max %d15,%d8,0
8000b6a2:	40 2d       	mov.aa %a13,%a2
8000b6a4:	d9 2f 14 00 	lea %a15,[%a2]20
8000b6a8:	d2 02       	mov %e2,0
8000b6aa:	01 f2 02 26 	addsc.a %a2,%a15,%d2,2
8000b6ae:	9f 0f 03 80 	jned %d15,0,8000b6b4 <__lshift+0x40>
8000b6b2:	3c 04       	j 8000b6ba <__lshift+0x46>
8000b6b4:	74 23       	st.w [%a2],%d3
8000b6b6:	c2 12       	add %d2,1
8000b6b8:	3c f9       	j 8000b6aa <__lshift+0x36>
8000b6ba:	8b 08 40 83 	max %d8,%d8,0
8000b6be:	01 f8 02 36 	addsc.a %a3,%a15,%d8,2
8000b6c2:	d9 cf 14 00 	lea %a15,[%a12]20
8000b6c6:	19 c2 10 00 	ld.w %d2,[%a12]16
8000b6ca:	80 f3       	mov.d %d3,%a15
8000b6cc:	8f fa 01 41 	and %d4,%d10,31
8000b6d0:	13 42 20 23 	madd %d2,%d3,%d2,4
8000b6d4:	8b 04 02 51 	rsub %d5,%d4,32
8000b6d8:	82 0f       	mov %d15,0
8000b6da:	df 04 1a 00 	jeq %d4,0,8000b70e <__lshift+0x9a>
8000b6de:	40 f5       	mov.aa %a5,%a15
8000b6e0:	44 53       	ld.w %d3,[%a5+]
8000b6e2:	d9 32 04 00 	lea %a2,[%a3]4
8000b6e6:	0f 43 00 30 	sh %d3,%d3,%d4
8000b6ea:	a6 3f       	or %d15,%d3
8000b6ec:	6c 30       	st.w [%a3]0,%d15
8000b6ee:	4c f0       	ld.w %d15,[%a15]0
8000b6f0:	8b 05 00 31 	rsub %d3,%d5,0
8000b6f4:	0f 3f 00 30 	sh %d3,%d15,%d3
8000b6f8:	02 3f       	mov %d15,%d3
8000b6fa:	80 53       	mov.d %d3,%a5
8000b6fc:	40 5f       	mov.aa %a15,%a5
8000b6fe:	7f 23 04 80 	jge.u %d3,%d2,8000b706 <__lshift+0x92>
8000b702:	40 23       	mov.aa %a3,%a2
8000b704:	3c ed       	j 8000b6de <__lshift+0x6a>
8000b706:	c2 2b       	add %d11,2
8000b708:	6c 31       	st.w [%a3]4,%d15
8000b70a:	2a b9       	cmov %d9,%d15,%d11
8000b70c:	3c 08       	j 8000b71c <__lshift+0xa8>
8000b70e:	4c f0       	ld.w %d15,[%a15]0
8000b710:	b0 4f       	add.a %a15,4
8000b712:	80 f3       	mov.d %d3,%a15
8000b714:	6c 30       	st.w [%a3]0,%d15
8000b716:	b0 43       	add.a %a3,4
8000b718:	3f 23 fb ff 	jlt.u %d3,%d2,8000b70e <__lshift+0x9a>
8000b71c:	c2 f9       	add %d9,-1
8000b71e:	59 d9 10 00 	st.w [%a13]16,%d9
8000b722:	40 e4       	mov.aa %a4,%a14
8000b724:	40 c5       	mov.aa %a5,%a12
8000b726:	6d ff 36 fe 	call 8000b392 <_Bfree>
8000b72a:	40 d2       	mov.aa %a2,%a13
8000b72c:	00 90       	ret 

8000b72e <__mcmp>:
8000b72e:	4c 54       	ld.w %d15,[%a5]16
8000b730:	19 42 10 00 	ld.w %d2,[%a4]16
8000b734:	a2 f2       	sub %d2,%d15
8000b736:	df 02 1c 80 	jne %d2,0,8000b76e <__mcmp+0x40>
8000b73a:	80 42       	mov.d %d2,%a4
8000b73c:	06 2f       	sh %d15,2
8000b73e:	60 f2       	mov.a %a2,%d15
8000b740:	1b 42 01 30 	addi %d3,%d2,20
8000b744:	d9 55 14 00 	lea %a5,[%a5]20
8000b748:	01 23 00 f6 	addsc.a %a15,%a2,%d3,0
8000b74c:	30 25       	add.a %a5,%a2
8000b74e:	09 f2 3c f5 	ld.w %d2,[+%a15]-4
8000b752:	09 5f 3c f5 	ld.w %d15,[+%a5]-4
8000b756:	5f f2 08 00 	jeq %d2,%d15,8000b766 <__mcmp+0x38>
8000b75a:	0b f2 30 21 	lt.u %d2,%d2,%d15
8000b75e:	82 f3       	mov %d3,-1
8000b760:	ab 13 80 22 	sel %d2,%d2,%d3,1
8000b764:	00 90       	ret 
8000b766:	80 ff       	mov.d %d15,%a15
8000b768:	3f f3 f3 ff 	jlt.u %d3,%d15,8000b74e <__mcmp+0x20>
8000b76c:	82 02       	mov %d2,0
8000b76e:	00 90       	ret 

8000b770 <__mdiff>:
8000b770:	40 4d       	mov.aa %a13,%a4
8000b772:	40 5f       	mov.aa %a15,%a5
8000b774:	40 54       	mov.aa %a4,%a5
8000b776:	40 65       	mov.aa %a5,%a6
8000b778:	40 6c       	mov.aa %a12,%a6
8000b77a:	6d ff da ff 	call 8000b72e <__mcmp>
8000b77e:	02 2f       	mov %d15,%d2
8000b780:	f6 2a       	jnz %d2,8000b794 <__mdiff+0x24>
8000b782:	40 d4       	mov.aa %a4,%a13
8000b784:	82 04       	mov %d4,0
8000b786:	6d ff db fd 	call 8000b33c <_Balloc>
8000b78a:	82 12       	mov %d2,1
8000b78c:	59 22 10 00 	st.w [%a2]16,%d2
8000b790:	6c 25       	st.w [%a2]20,%d15
8000b792:	00 90       	ret 
8000b794:	82 08       	mov %d8,0
8000b796:	ce 25       	jgez %d2,8000b7a0 <__mdiff+0x30>
8000b798:	40 f2       	mov.aa %a2,%a15
8000b79a:	82 18       	mov %d8,1
8000b79c:	40 cf       	mov.aa %a15,%a12
8000b79e:	40 2c       	mov.aa %a12,%a2
8000b7a0:	40 d4       	mov.aa %a4,%a13
8000b7a2:	48 14       	ld.w %d4,[%a15]4
8000b7a4:	6d ff cc fd 	call 8000b33c <_Balloc>
8000b7a8:	48 42       	ld.w %d2,[%a15]16
8000b7aa:	d9 ff 14 00 	lea %a15,[%a15]20
8000b7ae:	80 ff       	mov.d %d15,%a15
8000b7b0:	d9 c4 14 00 	lea %a4,[%a12]20
8000b7b4:	13 42 20 7f 	madd %d7,%d15,%d2,4
8000b7b8:	19 c0 10 00 	ld.w %d0,[%a12]16
8000b7bc:	80 4f       	mov.d %d15,%a4
8000b7be:	59 28 0c 00 	st.w [%a2]12,%d8
8000b7c2:	13 40 20 0f 	madd %d0,%d15,%d0,4
8000b7c6:	d9 25 14 00 	lea %a5,[%a2]20
8000b7ca:	82 03       	mov %d3,0
8000b7cc:	44 f6       	ld.w %d6,[%a15+]
8000b7ce:	44 45       	ld.w %d5,[%a4+]
8000b7d0:	b7 06 10 48 	insert %d4,%d6,0,16,16
8000b7d4:	b7 05 10 18 	insert %d1,%d5,0,16,16
8000b7d8:	42 34       	add %d4,%d3
8000b7da:	a2 14       	sub %d4,%d1
8000b7dc:	8f 06 1f 60 	sh %d6,%d6,-16
8000b7e0:	8f 05 1f 50 	sh %d5,%d5,-16
8000b7e4:	8f 04 3f 30 	sha %d3,%d4,-16
8000b7e8:	0b 56 80 50 	sub %d5,%d6,%d5
8000b7ec:	1a 35       	add %d15,%d5,%d3
8000b7ee:	37 f4 10 48 	insert %d4,%d4,%d15,16,16
8000b7f2:	8f 0f 3f 30 	sha %d3,%d15,-16
8000b7f6:	80 4f       	mov.d %d15,%a4
8000b7f8:	d9 53 04 00 	lea %a3,[%a5]4
8000b7fc:	74 54       	st.w [%a5],%d4
8000b7fe:	40 35       	mov.aa %a5,%a3
8000b800:	3f 0f e6 ff 	jlt.u %d15,%d0,8000b7cc <__mdiff+0x5c>
8000b804:	80 ff       	mov.d %d15,%a15
8000b806:	7f 7f 12 80 	jge.u %d15,%d7,8000b82a <__mdiff+0xba>
8000b80a:	44 f5       	ld.w %d5,[%a15+]
8000b80c:	b7 05 10 48 	insert %d4,%d5,0,16,16
8000b810:	8f 05 1f 50 	sh %d5,%d5,-16
8000b814:	42 34       	add %d4,%d3
8000b816:	8f 04 3f f0 	sha %d15,%d4,-16
8000b81a:	42 5f       	add %d15,%d5
8000b81c:	37 f4 10 48 	insert %d4,%d4,%d15,16,16
8000b820:	8f 0f 3f 30 	sha %d3,%d15,-16
8000b824:	74 34       	st.w [%a3],%d4
8000b826:	b0 43       	add.a %a3,4
8000b828:	3c ee       	j 8000b804 <__mdiff+0x94>
8000b82a:	09 3f 3c f5 	ld.w %d15,[+%a3]-4
8000b82e:	ee 03       	jnz %d15,8000b834 <__mdiff+0xc4>
8000b830:	c2 f2       	add %d2,-1
8000b832:	3c fc       	j 8000b82a <__mdiff+0xba>
8000b834:	59 22 10 00 	st.w [%a2]16,%d2
8000b838:	00 90       	ret 

8000b83a <__d2b>:
8000b83a:	20 08       	sub.a %sp,8
8000b83c:	02 48       	mov %d8,%d4
8000b83e:	82 14       	mov %d4,1
8000b840:	02 59       	mov %d9,%d5
8000b842:	40 5d       	mov.aa %a13,%a5
8000b844:	40 6c       	mov.aa %a12,%a6
8000b846:	6d ff 7b fd 	call 8000b33c <_Balloc>
8000b84a:	b7 09 0c 2a 	insert %d2,%d9,0,20,12
8000b84e:	37 09 6b 9a 	extr.u %d9,%d9,20,11
8000b852:	40 2f       	mov.aa %a15,%a2
8000b854:	76 93       	jz %d9,8000b85a <__d2b+0x20>
8000b856:	b7 f2 01 2a 	insert %d2,%d2,15,20,1
8000b85a:	59 a2 04 00 	st.w [%sp]4,%d2
8000b85e:	df 08 20 00 	jeq %d8,0,8000b89e <__d2b+0x64>
8000b862:	d9 a4 08 00 	lea %a4,[%sp]8
8000b866:	89 48 38 f5 	st.w [+%a4]-8,%d8
8000b86a:	40 a4       	mov.aa %a4,%sp
8000b86c:	6d ff fe fd 	call 8000b468 <__lo0bits>
8000b870:	58 00       	ld.w %d15,[%sp]0
8000b872:	76 2f       	jz %d2,8000b890 <__d2b+0x56>
8000b874:	19 a4 04 00 	ld.w %d4,[%sp]4
8000b878:	8b 02 02 31 	rsub %d3,%d2,32
8000b87c:	0f 34 00 30 	sh %d3,%d4,%d3
8000b880:	a6 3f       	or %d15,%d3
8000b882:	68 5f       	st.w [%a15]20,%d15
8000b884:	8b 02 00 f1 	rsub %d15,%d2,0
8000b888:	0f f4 00 f0 	sh %d15,%d4,%d15
8000b88c:	78 01       	st.w [%sp]4,%d15
8000b88e:	3c 02       	j 8000b892 <__d2b+0x58>
8000b890:	68 5f       	st.w [%a15]20,%d15
8000b892:	58 01       	ld.w %d15,[%sp]4
8000b894:	82 28       	mov %d8,2
8000b896:	ea 18       	cmovn %d8,%d15,1
8000b898:	68 6f       	st.w [%a15]24,%d15
8000b89a:	68 48       	st.w [%a15]16,%d8
8000b89c:	3c 0c       	j 8000b8b4 <__d2b+0x7a>
8000b89e:	d9 a4 04 00 	lea %a4,[%sp]4
8000b8a2:	6d ff e3 fd 	call 8000b468 <__lo0bits>
8000b8a6:	58 01       	ld.w %d15,[%sp]4
8000b8a8:	1b 02 02 20 	addi %d2,%d2,32
8000b8ac:	68 5f       	st.w [%a15]20,%d15
8000b8ae:	82 1f       	mov %d15,1
8000b8b0:	68 4f       	st.w [%a15]16,%d15
8000b8b2:	82 18       	mov %d8,1
8000b8b4:	76 98       	jz %d9,8000b8c4 <__d2b+0x8a>
8000b8b6:	1b d9 bc 9f 	addi %d9,%d9,-1075
8000b8ba:	42 29       	add %d9,%d2
8000b8bc:	74 d9       	st.w [%a13],%d9
8000b8be:	8b 52 03 21 	rsub %d2,%d2,53
8000b8c2:	3c 0d       	j 8000b8dc <__d2b+0xa2>
8000b8c4:	01 f8 02 26 	addsc.a %a2,%a15,%d8,2
8000b8c8:	1b e2 bc 2f 	addi %d2,%d2,-1074
8000b8cc:	74 d2       	st.w [%a13],%d2
8000b8ce:	19 24 10 00 	ld.w %d4,[%a2]16
8000b8d2:	6d ff aa fd 	call 8000b426 <__hi0bits>
8000b8d6:	06 58       	sh %d8,5
8000b8d8:	0b 28 80 20 	sub %d2,%d8,%d2
8000b8dc:	74 c2       	st.w [%a12],%d2
8000b8de:	40 f2       	mov.aa %a2,%a15
8000b8e0:	00 90       	ret 

8000b8e2 <__fpclassifyd>:
8000b8e2:	0f 45 a0 f0 	or %d15,%d5,%d4
8000b8e6:	82 22       	mov %d2,2
8000b8e8:	6e 1d       	jz %d15,8000b922 <__fpclassifyd+0x40>
8000b8ea:	7b 00 00 38 	movh %d3,32768
8000b8ee:	3a 53       	eq %d15,%d3,%d5
8000b8f0:	8b 04 00 f4 	and.eq %d15,%d4,0
8000b8f4:	8b 04 00 62 	eq %d6,%d4,0
8000b8f8:	ee 15       	jnz %d15,8000b922 <__fpclassifyd+0x40>
8000b8fa:	b7 05 81 5f 	insert %d5,%d5,0,31,1
8000b8fe:	7b 00 fe f7 	movh %d15,32736
8000b902:	9b 05 ff 3f 	addih %d3,%d5,65520
8000b906:	82 42       	mov %d2,4
8000b908:	3f f3 0d 80 	jlt.u %d3,%d15,8000b922 <__fpclassifyd+0x40>
8000b90c:	7b 00 01 f0 	movh %d15,16
8000b910:	82 32       	mov %d2,3
8000b912:	3f f5 08 80 	jlt.u %d5,%d15,8000b922 <__fpclassifyd+0x40>
8000b916:	7b 00 ff 27 	movh %d2,32752
8000b91a:	0b 25 00 51 	eq %d5,%d5,%d2
8000b91e:	0f 56 80 20 	and %d2,%d6,%d5
8000b922:	00 90       	ret 

8000b924 <_sbrk_r>:
8000b924:	82 0f       	mov %d15,0
8000b926:	91 00 00 c7 	movh.a %a12,28672
8000b92a:	59 cf 38 94 	st.w [%a12]17016 <70004278 <errno>>,%d15
8000b92e:	40 4f       	mov.aa %a15,%a4
8000b930:	6d 00 02 05 	call 8000c334 <sbrk>
8000b934:	80 2f       	mov.d %d15,%a2
8000b936:	5e f5       	jne %d15,-1,8000b940 <_sbrk_r+0x1c>
8000b938:	19 cf 38 94 	ld.w %d15,[%a12]17016 <70004278 <errno>>
8000b93c:	6e 02       	jz %d15,8000b940 <_sbrk_r+0x1c>
8000b93e:	68 0f       	st.w [%a15]0,%d15
8000b940:	00 90       	ret 

8000b942 <__ssprint_r>:
8000b942:	4c 62       	ld.w %d15,[%a6]8
8000b944:	20 08       	sub.a %sp,8
8000b946:	40 4e       	mov.aa %a14,%a4
8000b948:	40 5f       	mov.aa %a15,%a5
8000b94a:	40 6c       	mov.aa %a12,%a6
8000b94c:	54 6c       	ld.w %d12,[%a6]
8000b94e:	6e 30       	jz %d15,8000b9ae <__ssprint_r+0x6c>
8000b950:	a0 02       	mov.a %a2,0
8000b952:	b5 a2 04 00 	st.a [%sp]4,%a2
8000b956:	82 09       	mov %d9,0
8000b958:	3b 00 48 e0 	mov %d14,1152
8000b95c:	3b f0 b7 df 	mov %d13,-1153
8000b960:	3c 0a       	j 8000b974 <__ssprint_r+0x32>
8000b962:	60 c2       	mov.a %a2,%d12
8000b964:	d4 22       	ld.a %a2,[%a2]
8000b966:	b5 a2 04 00 	st.a [%sp]4,%a2
8000b96a:	60 c2       	mov.a %a2,%d12
8000b96c:	1b 8c 00 c0 	addi %d12,%d12,8
8000b970:	19 29 04 00 	ld.w %d9,[%a2]4
8000b974:	df 09 f7 7f 	jeq %d9,0,8000b962 <__ssprint_r+0x20>
8000b978:	48 28       	ld.w %d8,[%a15]8
8000b97a:	3f 89 5a 80 	jlt.u %d9,%d8,8000ba2e <__ssprint_r+0xec>
8000b97e:	88 62       	ld.h %d2,[%a15]12
8000b980:	0f e2 80 f0 	and %d15,%d2,%d14
8000b984:	ee 19       	jnz %d15,8000b9b6 <__ssprint_r+0x74>
8000b986:	3f 89 54 80 	jlt.u %d9,%d8,8000ba2e <__ssprint_r+0xec>
8000b98a:	c8 04       	ld.a %a4,[%a15]0
8000b98c:	99 a5 04 00 	ld.a %a5,[%sp]4 <0 <NULL>>
8000b990:	02 84       	mov %d4,%d8
8000b992:	6d 00 b4 01 	call 8000bcfa <memmove>
8000b996:	4c f2       	ld.w %d15,[%a15]8
8000b998:	a2 8f       	sub %d15,%d8
8000b99a:	68 2f       	st.w [%a15]8,%d15
8000b99c:	4c f0       	ld.w %d15,[%a15]0
8000b99e:	42 f8       	add %d8,%d15
8000b9a0:	4c c2       	ld.w %d15,[%a12]8
8000b9a2:	68 08       	st.w [%a15]0,%d8
8000b9a4:	52 99       	sub %d9,%d15,%d9
8000b9a6:	59 c9 08 00 	st.w [%a12]8,%d9
8000b9aa:	df 09 dc ff 	jne %d9,0,8000b962 <__ssprint_r+0x20>
8000b9ae:	82 0f       	mov %d15,0
8000b9b0:	6c c1       	st.w [%a12]4,%d15
8000b9b2:	82 02       	mov %d2,0
8000b9b4:	00 90       	ret 
8000b9b6:	c8 45       	ld.a %a5,[%a15]16
8000b9b8:	48 5a       	ld.w %d10,[%a15]20
8000b9ba:	4c f0       	ld.w %d15,[%a15]0
8000b9bc:	80 53       	mov.d %d3,%a5
8000b9be:	53 3a 20 a0 	mul %d10,%d10,3
8000b9c2:	a2 3f       	sub %d15,%d3
8000b9c4:	82 23       	mov %d3,2
8000b9c6:	4b 3a 01 a2 	div %e10,%d10,%d3
8000b9ca:	92 13       	add %d3,%d15,1
8000b9cc:	42 93       	add %d3,%d9
8000b9ce:	0b 3a b0 a1 	max.u %d10,%d10,%d3
8000b9d2:	40 e4       	mov.aa %a4,%a14
8000b9d4:	02 a4       	mov %d4,%d10
8000b9d6:	6f a2 12 00 	jz.t %d2,10,8000b9fa <__ssprint_r+0xb8>
8000b9da:	6d ff 48 fa 	call 8000ae6a <_malloc_r>
8000b9de:	40 2d       	mov.aa %a13,%a2
8000b9e0:	bd 02 15 00 	jz.a %a2,8000ba0a <__ssprint_r+0xc8>
8000b9e4:	c8 45       	ld.a %a5,[%a15]16
8000b9e6:	40 24       	mov.aa %a4,%a2
8000b9e8:	02 f4       	mov %d4,%d15
8000b9ea:	6d ff 99 fc 	call 8000b31c <memcpy>
8000b9ee:	88 62       	ld.h %d2,[%a15]12
8000b9f0:	26 d2       	and %d2,%d13
8000b9f2:	8f 02 48 21 	or %d2,%d2,128
8000b9f6:	a8 62       	st.h [%a15]12,%d2
8000b9f8:	3c 13       	j 8000ba1e <__ssprint_r+0xdc>
8000b9fa:	6d 00 b0 01 	call 8000bd5a <_realloc_r>
8000b9fe:	40 2d       	mov.aa %a13,%a2
8000ba00:	7c 2f       	jnz.a %a2,8000ba1e <__ssprint_r+0xdc>
8000ba02:	c8 45       	ld.a %a5,[%a15]16
8000ba04:	40 e4       	mov.aa %a4,%a14
8000ba06:	6d 00 a4 00 	call 8000bb4e <_free_r>
8000ba0a:	da 0c       	mov %d15,12
8000ba0c:	6c e0       	st.w [%a14]0,%d15
8000ba0e:	8c f6       	ld.h %d15,[%a15]12
8000ba10:	82 f2       	mov %d2,-1
8000ba12:	96 40       	or %d15,64
8000ba14:	a8 6f       	st.h [%a15]12,%d15
8000ba16:	82 0f       	mov %d15,0
8000ba18:	6c c2       	st.w [%a12]8,%d15
8000ba1a:	6c c1       	st.w [%a12]4,%d15
8000ba1c:	00 90       	ret 
8000ba1e:	e8 4d       	st.a [%a15]16,%a13
8000ba20:	10 dd       	addsc.a %a13,%a13,%d15,0
8000ba22:	68 5a       	st.w [%a15]20,%d10
8000ba24:	a2 fa       	sub %d10,%d15
8000ba26:	e8 0d       	st.a [%a15]0,%a13
8000ba28:	02 98       	mov %d8,%d9
8000ba2a:	68 2a       	st.w [%a15]8,%d10
8000ba2c:	3c ad       	j 8000b986 <__ssprint_r+0x44>
8000ba2e:	02 98       	mov %d8,%d9
8000ba30:	3c ad       	j 8000b98a <__ssprint_r+0x48>

8000ba32 <_calloc_r>:
8000ba32:	e2 54       	mul %d4,%d5
8000ba34:	6d ff 1b fa 	call 8000ae6a <_malloc_r>
8000ba38:	40 2f       	mov.aa %a15,%a2
8000ba3a:	a0 02       	mov.a %a2,0
8000ba3c:	bd 0f 2b 00 	jz.a %a15,8000ba92 <_calloc_r+0x60>
8000ba40:	19 f5 fc ff 	ld.w %d5,[%a15]-4
8000ba44:	8f 35 c0 51 	andn %d5,%d5,3
8000ba48:	c2 c5       	add %d5,-4
8000ba4a:	8b 55 a2 f2 	ge.u %d15,%d5,37
8000ba4e:	ee 1d       	jnz %d15,8000ba88 <_calloc_r+0x56>
8000ba50:	8b 45 61 f2 	lt.u %d15,%d5,20
8000ba54:	40 f2       	mov.aa %a2,%a15
8000ba56:	ee 14       	jnz %d15,8000ba7e <_calloc_r+0x4c>
8000ba58:	82 0f       	mov %d15,0
8000ba5a:	68 0f       	st.w [%a15]0,%d15
8000ba5c:	68 1f       	st.w [%a15]4,%d15
8000ba5e:	8b c5 a1 22 	ge.u %d2,%d5,28
8000ba62:	d9 f2 08 00 	lea %a2,[%a15]8
8000ba66:	76 2c       	jz %d2,8000ba7e <_calloc_r+0x4c>
8000ba68:	68 2f       	st.w [%a15]8,%d15
8000ba6a:	68 3f       	st.w [%a15]12,%d15
8000ba6c:	8b 45 02 52 	eq %d5,%d5,36
8000ba70:	d9 f2 10 00 	lea %a2,[%a15]16
8000ba74:	76 55       	jz %d5,8000ba7e <_calloc_r+0x4c>
8000ba76:	68 4f       	st.w [%a15]16,%d15
8000ba78:	d9 f2 18 00 	lea %a2,[%a15]24
8000ba7c:	68 5f       	st.w [%a15]20,%d15
8000ba7e:	82 0f       	mov %d15,0
8000ba80:	6c 20       	st.w [%a2]0,%d15
8000ba82:	6c 21       	st.w [%a2]4,%d15
8000ba84:	6c 22       	st.w [%a2]8,%d15
8000ba86:	3c 05       	j 8000ba90 <_calloc_r+0x5e>
8000ba88:	40 f4       	mov.aa %a4,%a15
8000ba8a:	82 04       	mov %d4,0
8000ba8c:	6d 00 5f 01 	call 8000bd4a <memset>
8000ba90:	40 f2       	mov.aa %a2,%a15
8000ba92:	00 90       	ret 

8000ba94 <_malloc_trim_r>:
8000ba94:	02 4f       	mov %d15,%d4
8000ba96:	40 4f       	mov.aa %a15,%a4
8000ba98:	6d ff 50 fc 	call 8000b338 <__malloc_lock>
8000ba9c:	91 00 00 c7 	movh.a %a12,28672
8000baa0:	d9 cc 48 51 	lea %a12,[%a12]5448 <70001548 <__malloc_av_>>
8000baa4:	99 c2 08 00 	ld.a %a2,[%a12]8 <70000008 <__DSPR0_START+0x8>>
8000baa8:	3b 00 00 21 	mov %d2,4096
8000baac:	19 28 04 00 	ld.w %d8,[%a2]4
8000bab0:	8f 38 c0 81 	andn %d8,%d8,3
8000bab4:	5a f8       	sub %d15,%d8,%d15
8000bab6:	1b ff fe f0 	addi %d15,%d15,4079
8000baba:	b7 0f 0c f0 	insert %d15,%d15,0,0,12
8000babe:	1b 0f 00 ff 	addi %d15,%d15,-4096
8000bac2:	7f 2f 07 00 	jge %d15,%d2,8000bad0 <_malloc_trim_r+0x3c>
8000bac6:	40 f4       	mov.aa %a4,%a15
8000bac8:	6d ff 39 fc 	call 8000b33a <__malloc_unlock>
8000bacc:	82 02       	mov %d2,0
8000bace:	00 90       	ret 
8000bad0:	40 f4       	mov.aa %a4,%a15
8000bad2:	82 04       	mov %d4,0
8000bad4:	6d ff 28 ff 	call 8000b924 <_sbrk_r>
8000bad8:	99 c3 08 00 	ld.a %a3,[%a12]8
8000badc:	60 84       	mov.a %a4,%d8
8000bade:	30 43       	add.a %a3,%a4
8000bae0:	7d 32 f3 ff 	jne.a %a2,%a3,8000bac6 <_malloc_trim_r+0x32>
8000bae4:	40 f4       	mov.aa %a4,%a15
8000bae6:	8b 0f 00 41 	rsub %d4,%d15,0
8000baea:	6d ff 1d ff 	call 8000b924 <_sbrk_r>
8000baee:	80 22       	mov.d %d2,%a2
8000baf0:	df f2 1c 80 	jne %d2,-1,8000bb28 <_malloc_trim_r+0x94>
8000baf4:	40 f4       	mov.aa %a4,%a15
8000baf6:	82 04       	mov %d4,0
8000baf8:	6d ff 16 ff 	call 8000b924 <_sbrk_r>
8000bafc:	99 c3 08 00 	ld.a %a3,[%a12]8
8000bb00:	01 32 20 40 	sub.a %a4,%a2,%a3
8000bb04:	80 4f       	mov.d %d15,%a4
8000bb06:	8b 0f 41 22 	lt %d2,%d15,16
8000bb0a:	df 02 de ff 	jne %d2,0,8000bac6 <_malloc_trim_r+0x32>
8000bb0e:	91 00 00 47 	movh.a %a4,28672
8000bb12:	99 44 40 51 	ld.a %a4,[%a4]5440 <70001540 <__malloc_sbrk_base>>
8000bb16:	96 01       	or %d15,1
8000bb18:	6c 31       	st.w [%a3]4,%d15
8000bb1a:	01 42 20 20 	sub.a %a2,%a2,%a4
8000bb1e:	91 00 00 47 	movh.a %a4,28672
8000bb22:	b5 42 00 94 	st.a [%a4]16960 <70004240 <__malloc_current_mallinfo>>,%a2
8000bb26:	3c d0       	j 8000bac6 <_malloc_trim_r+0x32>
8000bb28:	99 c2 08 00 	ld.a %a2,[%a12]8
8000bb2c:	a2 f8       	sub %d8,%d15
8000bb2e:	8f 18 40 81 	or %d8,%d8,1
8000bb32:	59 28 04 00 	st.w [%a2]4,%d8
8000bb36:	91 00 00 27 	movh.a %a2,28672
8000bb3a:	19 22 00 94 	ld.w %d2,[%a2]16960 <70004240 <__malloc_current_mallinfo>>
8000bb3e:	40 f4       	mov.aa %a4,%a15
8000bb40:	5a f2       	sub %d15,%d2,%d15
8000bb42:	59 2f 00 94 	st.w [%a2]16960 <70004240 <__malloc_current_mallinfo>>,%d15
8000bb46:	6d ff fa fb 	call 8000b33a <__malloc_unlock>
8000bb4a:	82 12       	mov %d2,1
8000bb4c:	00 90       	ret 

8000bb4e <_free_r>:
8000bb4e:	40 4d       	mov.aa %a13,%a4
8000bb50:	bd 05 d4 00 	jz.a %a5,8000bcf8 <_free_r+0x1aa>
8000bb54:	40 5c       	mov.aa %a12,%a5
8000bb56:	6d ff f1 fb 	call 8000b338 <__malloc_lock>
8000bb5a:	19 c4 fc ff 	ld.w %d4,[%a12]-4
8000bb5e:	d9 cf f8 ff 	lea %a15,[%a12]-8
8000bb62:	8f 14 c0 f1 	andn %d15,%d4,1
8000bb66:	91 00 00 27 	movh.a %a2,28672
8000bb6a:	10 f3       	addsc.a %a3,%a15,%d15,0
8000bb6c:	d9 22 48 51 	lea %a2,[%a2]5448 <70001548 <__malloc_av_>>
8000bb70:	99 24 08 00 	ld.a %a4,[%a2]8 <70000008 <__DSPR0_START+0x8>>
8000bb74:	19 33 04 00 	ld.w %d3,[%a3]4 <70000008 <__DSPR0_START+0x8>>
8000bb78:	8f 14 00 41 	and %d4,%d4,1
8000bb7c:	8f 33 c0 31 	andn %d3,%d3,3
8000bb80:	7d 43 24 80 	jne.a %a3,%a4,8000bbc8 <_free_r+0x7a>
8000bb84:	42 3f       	add %d15,%d3
8000bb86:	f6 4d       	jnz %d4,8000bba0 <_free_r+0x52>
8000bb88:	19 c2 f8 ff 	ld.w %d2,[%a12]-8
8000bb8c:	60 23       	mov.a %a3,%d2
8000bb8e:	42 2f       	add %d15,%d2
8000bb90:	01 3f 20 f0 	sub.a %a15,%a15,%a3
8000bb94:	c8 33       	ld.a %a3,[%a15]12
8000bb96:	c8 24       	ld.a %a4,[%a15]8
8000bb98:	b5 43 0c 00 	st.a [%a4]12,%a3
8000bb9c:	b5 34 08 00 	st.a [%a3]8,%a4
8000bba0:	8f 1f 40 21 	or %d2,%d15,1
8000bba4:	68 12       	st.w [%a15]4,%d2
8000bba6:	ec 22       	st.a [%a2]8,%a15
8000bba8:	91 00 00 f7 	movh.a %a15,28672
8000bbac:	19 f2 44 51 	ld.w %d2,[%a15]5444 <70001544 <__malloc_trim_threshold>>
8000bbb0:	3f 2f 09 80 	jlt.u %d15,%d2,8000bbc2 <_free_r+0x74>
8000bbb4:	91 00 00 f7 	movh.a %a15,28672
8000bbb8:	40 d4       	mov.aa %a4,%a13
8000bbba:	19 f4 30 94 	ld.w %d4,[%a15]17008 <70004270 <__malloc_top_pad>>
8000bbbe:	6d ff 6b ff 	call 8000ba94 <_malloc_trim_r>
8000bbc2:	40 d4       	mov.aa %a4,%a13
8000bbc4:	1d ff bb fb 	j 8000b33a <__malloc_unlock>
8000bbc8:	59 33 04 00 	st.w [%a3]4,%d3
8000bbcc:	82 02       	mov %d2,0
8000bbce:	df 04 16 80 	jne %d4,0,8000bbfa <_free_r+0xac>
8000bbd2:	19 c2 f8 ff 	ld.w %d2,[%a12]-8
8000bbd6:	60 24       	mov.a %a4,%d2
8000bbd8:	42 2f       	add %d15,%d2
8000bbda:	01 4f 20 f0 	sub.a %a15,%a15,%a4
8000bbde:	c8 25       	ld.a %a5,[%a15]8
8000bbe0:	91 00 00 47 	movh.a %a4,28672
8000bbe4:	d9 44 50 51 	lea %a4,[%a4]5456 <70001550 <__malloc_av_+0x8>>
8000bbe8:	82 12       	mov %d2,1
8000bbea:	7d 45 08 00 	jeq.a %a5,%a4,8000bbfa <_free_r+0xac>
8000bbee:	c8 34       	ld.a %a4,[%a15]12
8000bbf0:	82 02       	mov %d2,0
8000bbf2:	b5 54 0c 00 	st.a [%a5]12,%a4
8000bbf6:	b5 45 08 00 	st.a [%a4]8,%a5
8000bbfa:	01 33 00 46 	addsc.a %a4,%a3,%d3,0
8000bbfe:	19 44 04 00 	ld.w %d4,[%a4]4
8000bc02:	6f 04 18 80 	jnz.t %d4,0,8000bc32 <_free_r+0xe4>
8000bc06:	42 3f       	add %d15,%d3
8000bc08:	99 35 08 00 	ld.a %a5,[%a3]8
8000bc0c:	f6 2d       	jnz %d2,8000bc26 <_free_r+0xd8>
8000bc0e:	91 00 00 47 	movh.a %a4,28672
8000bc12:	d9 44 50 51 	lea %a4,[%a4]5456 <70001550 <__malloc_av_+0x8>>
8000bc16:	7d 45 08 80 	jne.a %a5,%a4,8000bc26 <_free_r+0xd8>
8000bc1a:	ec 25       	st.a [%a2]20,%a15
8000bc1c:	ec 24       	st.a [%a2]16,%a15
8000bc1e:	e8 35       	st.a [%a15]12,%a5
8000bc20:	e8 25       	st.a [%a15]8,%a5
8000bc22:	82 12       	mov %d2,1
8000bc24:	3c 07       	j 8000bc32 <_free_r+0xe4>
8000bc26:	99 33 0c 00 	ld.a %a3,[%a3]12
8000bc2a:	b5 53 0c 00 	st.a [%a5]12,%a3
8000bc2e:	b5 35 08 00 	st.a [%a3]8,%a5
8000bc32:	8f 1f 40 31 	or %d3,%d15,1
8000bc36:	10 f3       	addsc.a %a3,%a15,%d15,0
8000bc38:	68 13       	st.w [%a15]4,%d3
8000bc3a:	6c 30       	st.w [%a3]0,%d15
8000bc3c:	df 02 c3 ff 	jne %d2,0,8000bbc2 <_free_r+0x74>
8000bc40:	3b 00 20 20 	mov %d2,512
8000bc44:	7f 2f 12 80 	jge.u %d15,%d2,8000bc68 <_free_r+0x11a>
8000bc48:	19 23 04 00 	ld.w %d3,[%a2]4
8000bc4c:	06 df       	sh %d15,-3
8000bc4e:	8f ef 3f 20 	sha %d2,%d15,-2
8000bc52:	d7 13 01 22 	insert %d2,%d3,1,%d2,1
8000bc56:	59 22 04 00 	st.w [%a2]4,%d2
8000bc5a:	d0 22       	addsc.a %a2,%a2,%d15,3
8000bc5c:	99 23 08 00 	ld.a %a3,[%a2]8
8000bc60:	e8 32       	st.a [%a15]12,%a2
8000bc62:	e8 23       	st.a [%a15]8,%a3
8000bc64:	ec 22       	st.a [%a2]8,%a15
8000bc66:	3c 46       	j 8000bcf2 <_free_r+0x1a4>
8000bc68:	8f af 1f 30 	sh %d3,%d15,-6
8000bc6c:	8f 7f 1f 20 	sh %d2,%d15,-9
8000bc70:	1b 83 03 30 	addi %d3,%d3,56
8000bc74:	bf 52 22 80 	jlt.u %d2,5,8000bcb8 <_free_r+0x16a>
8000bc78:	8b 52 a1 32 	ge.u %d3,%d2,21
8000bc7c:	f6 34       	jnz %d3,8000bc84 <_free_r+0x136>
8000bc7e:	1b b2 05 30 	addi %d3,%d2,91
8000bc82:	3c 1b       	j 8000bcb8 <_free_r+0x16a>
8000bc84:	8b 52 a5 32 	ge.u %d3,%d2,85
8000bc88:	f6 36       	jnz %d3,8000bc94 <_free_r+0x146>
8000bc8a:	8f 4f 1f 30 	sh %d3,%d15,-12
8000bc8e:	1b e3 06 30 	addi %d3,%d3,110
8000bc92:	3c 13       	j 8000bcb8 <_free_r+0x16a>
8000bc94:	8b 52 b5 32 	ge.u %d3,%d2,341
8000bc98:	f6 36       	jnz %d3,8000bca4 <_free_r+0x156>
8000bc9a:	8f 1f 1f 30 	sh %d3,%d15,-15
8000bc9e:	1b 73 07 30 	addi %d3,%d3,119
8000bca2:	3c 0b       	j 8000bcb8 <_free_r+0x16a>
8000bca4:	3b 50 55 40 	mov %d4,1365
8000bca8:	3b e0 07 30 	mov %d3,126
8000bcac:	7f 42 06 80 	jge.u %d2,%d4,8000bcb8 <_free_r+0x16a>
8000bcb0:	8f ef 1e 30 	sh %d3,%d15,-18
8000bcb4:	1b c3 07 30 	addi %d3,%d3,124
8000bcb8:	01 23 03 66 	addsc.a %a6,%a2,%d3,3
8000bcbc:	99 65 08 00 	ld.a %a5,[%a6]8
8000bcc0:	40 53       	mov.aa %a3,%a5
8000bcc2:	7d 65 0d 80 	jne.a %a5,%a6,8000bcdc <_free_r+0x18e>
8000bcc6:	4c 21       	ld.w %d15,[%a2]4
8000bcc8:	86 e3       	sha %d3,-2
8000bcca:	d7 1f 01 33 	insert %d3,%d15,1,%d3,1
8000bcce:	59 23 04 00 	st.w [%a2]4,%d3
8000bcd2:	3c 0d       	j 8000bcec <_free_r+0x19e>
8000bcd4:	99 33 08 00 	ld.a %a3,[%a3]8
8000bcd8:	7d 63 08 00 	jeq.a %a3,%a6,8000bce8 <_free_r+0x19a>
8000bcdc:	19 32 04 00 	ld.w %d2,[%a3]4
8000bce0:	8f 32 c0 21 	andn %d2,%d2,3
8000bce4:	3f 2f f8 ff 	jlt.u %d15,%d2,8000bcd4 <_free_r+0x186>
8000bce8:	99 35 0c 00 	ld.a %a5,[%a3]12
8000bcec:	e8 35       	st.a [%a15]12,%a5
8000bcee:	e8 23       	st.a [%a15]8,%a3
8000bcf0:	ec 52       	st.a [%a5]8,%a15
8000bcf2:	ec 33       	st.a [%a3]12,%a15
8000bcf4:	1d ff 67 ff 	j 8000bbc2 <_free_r+0x74>
8000bcf8:	00 90       	ret 

8000bcfa <memmove>:
8000bcfa:	80 46       	mov.d %d6,%a4
8000bcfc:	80 52       	mov.d %d2,%a5
8000bcfe:	7f 62 16 80 	jge.u %d2,%d6,8000bd2a <memmove+0x30>
8000bd02:	0b 42 00 50 	add %d5,%d2,%d4
8000bd06:	7f 56 12 80 	jge.u %d6,%d5,8000bd2a <memmove+0x30>
8000bd0a:	60 4f       	mov.a %a15,%d4
8000bd0c:	02 42       	mov %d2,%d4
8000bd0e:	c2 f2       	add %d2,-1
8000bd10:	fd f0 03 00 	loop %a15,8000bd16 <memmove+0x1c>
8000bd14:	3c 19       	j 8000bd46 <memmove+0x4c>
8000bd16:	5a 42       	sub %d15,%d2,%d4
8000bd18:	60 f2       	mov.a %a2,%d15
8000bd1a:	01 25 00 26 	addsc.a %a2,%a2,%d5,0
8000bd1e:	1a 62       	add %d15,%d2,%d6
8000bd20:	79 23 00 00 	ld.b %d3,[%a2]0
8000bd24:	60 f2       	mov.a %a2,%d15
8000bd26:	34 23       	st.b [%a2],%d3
8000bd28:	3c f3       	j 8000bd0e <memmove+0x14>
8000bd2a:	60 4f       	mov.a %a15,%d4
8000bd2c:	a0 02       	mov.a %a2,0
8000bd2e:	01 26 00 46 	addsc.a %a4,%a2,%d6,0
8000bd32:	01 22 00 36 	addsc.a %a3,%a2,%d2,0
8000bd36:	fd f0 03 00 	loop %a15,8000bd3c <memmove+0x42>
8000bd3a:	3c 06       	j 8000bd46 <memmove+0x4c>
8000bd3c:	79 33 00 00 	ld.b %d3,[%a3]0
8000bd40:	b0 12       	add.a %a2,1
8000bd42:	34 43       	st.b [%a4],%d3
8000bd44:	3c f5       	j 8000bd2e <memmove+0x34>
8000bd46:	60 62       	mov.a %a2,%d6
8000bd48:	00 90       	ret 

8000bd4a <memset>:
8000bd4a:	40 42       	mov.aa %a2,%a4
8000bd4c:	40 4f       	mov.aa %a15,%a4
8000bd4e:	9f 05 03 80 	jned %d5,0,8000bd54 <memset+0xa>
8000bd52:	00 90       	ret 
8000bd54:	28 04       	st.b [%a15]0,%d4
8000bd56:	b0 1f       	add.a %a15,1
8000bd58:	3c fb       	j 8000bd4e <memset+0x4>

8000bd5a <_realloc_r>:
8000bd5a:	40 4d       	mov.aa %a13,%a4
8000bd5c:	40 5f       	mov.aa %a15,%a5
8000bd5e:	02 49       	mov %d9,%d4
8000bd60:	7c 53       	jnz.a %a5,8000bd66 <_realloc_r+0xc>
8000bd62:	1d ff 84 f8 	j 8000ae6a <_malloc_r>
8000bd66:	6d ff e9 fa 	call 8000b338 <__malloc_lock>
8000bd6a:	1b b9 00 20 	addi %d2,%d9,11
8000bd6e:	8b 72 61 f2 	lt.u %d15,%d2,23
8000bd72:	8f 72 c0 21 	andn %d2,%d2,7
8000bd76:	ab 02 a1 ff 	seln %d15,%d15,%d2,16
8000bd7a:	19 f3 fc ff 	ld.w %d3,[%a15]-4
8000bd7e:	0b 9f 30 21 	lt.u %d2,%d15,%d9
8000bd82:	8b 0f 20 25 	or.lt %d2,%d15,0
8000bd86:	d9 fe f8 ff 	lea %a14,[%a15]-8
8000bd8a:	8f 33 c0 81 	andn %d8,%d3,3
8000bd8e:	76 25       	jz %d2,8000bd98 <_realloc_r+0x3e>
8000bd90:	da 0c       	mov %d15,12
8000bd92:	6c d0       	st.w [%a13]0,%d15
8000bd94:	1d 00 56 01 	j 8000c040 <_realloc_r+0x2e6>
8000bd98:	7f f8 ac 01 	jge %d8,%d15,8000c0f0 <_realloc_r+0x396>
8000bd9c:	7b 00 00 c7 	movh %d12,28672
8000bda0:	60 c3       	mov.a %a3,%d12
8000bda2:	01 e8 00 26 	addsc.a %a2,%a14,%d8,0
8000bda6:	d9 34 48 51 	lea %a4,[%a3]5448
8000bdaa:	99 43 08 00 	ld.a %a3,[%a4]8
8000bdae:	80 4c       	mov.d %d12,%a4
8000bdb0:	19 2b 04 00 	ld.w %d11,[%a2]4
8000bdb4:	7d 32 0a 00 	jeq.a %a2,%a3,8000bdc8 <_realloc_r+0x6e>
8000bdb8:	8f 1b c0 21 	andn %d2,%d11,1
8000bdbc:	01 22 00 46 	addsc.a %a4,%a2,%d2,0
8000bdc0:	19 42 04 00 	ld.w %d2,[%a4]4
8000bdc4:	6f 02 2b 80 	jnz.t %d2,0,8000be1a <_realloc_r+0xc0>
8000bdc8:	8f 3b c0 b1 	andn %d11,%d11,3
8000bdcc:	0b 8b 00 20 	add %d2,%d11,%d8
8000bdd0:	7d 32 1b 80 	jne.a %a2,%a3,8000be06 <_realloc_r+0xac>
8000bdd4:	1b 0f 01 40 	addi %d4,%d15,16
8000bdd8:	3f 42 23 00 	jlt %d2,%d4,8000be1e <_realloc_r+0xc4>
8000bddc:	10 ee       	addsc.a %a14,%a14,%d15,0
8000bdde:	60 c2       	mov.a %a2,%d12
8000bde0:	a2 f2       	sub %d2,%d15
8000bde2:	b5 2e 08 00 	st.a [%a2]8,%a14
8000bde6:	8f 12 40 21 	or %d2,%d2,1
8000bdea:	59 e2 04 00 	st.w [%a14]4,%d2
8000bdee:	19 f2 fc ff 	ld.w %d2,[%a15]-4
8000bdf2:	40 d4       	mov.aa %a4,%a13
8000bdf4:	8f 12 00 21 	and %d2,%d2,1
8000bdf8:	a6 2f       	or %d15,%d2
8000bdfa:	59 ff fc ff 	st.w [%a15]-4,%d15
8000bdfe:	6d ff 9e fa 	call 8000b33a <__malloc_unlock>
8000be02:	40 f2       	mov.aa %a2,%a15
8000be04:	00 90       	ret 
8000be06:	3f f2 0c 00 	jlt %d2,%d15,8000be1e <_realloc_r+0xc4>
8000be0a:	cc 23       	ld.a %a15,[%a2]12
8000be0c:	99 22 08 00 	ld.a %a2,[%a2]8
8000be10:	02 28       	mov %d8,%d2
8000be12:	ec 23       	st.a [%a2]12,%a15
8000be14:	e8 22       	st.a [%a15]8,%a2
8000be16:	1d 00 6d 01 	j 8000c0f0 <_realloc_r+0x396>
8000be1a:	82 0b       	mov %d11,0
8000be1c:	a0 02       	mov.a %a2,0
8000be1e:	6f 03 08 81 	jnz.t %d3,0,8000c02e <_realloc_r+0x2d4>
8000be22:	99 fc f8 ff 	ld.a %a12,[%a15]-8
8000be26:	01 ce 20 c0 	sub.a %a12,%a14,%a12
8000be2a:	19 ca 04 00 	ld.w %d10,[%a12]4
8000be2e:	8f 3a c0 a1 	andn %d10,%d10,3
8000be32:	42 8a       	add %d10,%d8
8000be34:	bd 02 b3 00 	jz.a %a2,8000bf9a <_realloc_r+0x240>
8000be38:	42 ab       	add %d11,%d10
8000be3a:	7d 32 5f 80 	jne.a %a2,%a3,8000bef8 <_realloc_r+0x19e>
8000be3e:	1b 0f 01 20 	addi %d2,%d15,16
8000be42:	3f 2b ac 00 	jlt %d11,%d2,8000bf9a <_realloc_r+0x240>
8000be46:	40 ce       	mov.aa %a14,%a12
8000be48:	99 c2 0c 00 	ld.a %a2,[%a12]12
8000be4c:	09 e3 88 05 	ld.a %a3,[+%a14]8
8000be50:	1b c8 ff 4f 	addi %d4,%d8,-4
8000be54:	8b 54 a2 22 	ge.u %d2,%d4,37
8000be58:	b5 32 0c 00 	st.a [%a3]12,%a2
8000be5c:	b5 23 08 00 	st.a [%a2]8,%a3
8000be60:	df 02 36 80 	jne %d2,0,8000becc <_realloc_r+0x172>
8000be64:	8b 44 61 22 	lt.u %d2,%d4,20
8000be68:	40 e3       	mov.aa %a3,%a14
8000be6a:	df 02 28 80 	jne %d2,0,8000beba <_realloc_r+0x160>
8000be6e:	48 02       	ld.w %d2,[%a15]0
8000be70:	59 c2 08 00 	st.w [%a12]8,%d2
8000be74:	48 13       	ld.w %d3,[%a15]4
8000be76:	8b c4 a1 22 	ge.u %d2,%d4,28
8000be7a:	59 c3 0c 00 	st.w [%a12]12,%d3
8000be7e:	f6 26       	jnz %d2,8000be8a <_realloc_r+0x130>
8000be80:	d9 c3 10 00 	lea %a3,[%a12]16
8000be84:	d9 ff 08 00 	lea %a15,[%a15]8
8000be88:	3c 19       	j 8000beba <_realloc_r+0x160>
8000be8a:	48 22       	ld.w %d2,[%a15]8
8000be8c:	8b 44 02 82 	eq %d8,%d4,36
8000be90:	59 c2 10 00 	st.w [%a12]16,%d2
8000be94:	48 33       	ld.w %d3,[%a15]12
8000be96:	59 c3 14 00 	st.w [%a12]20,%d3
8000be9a:	f6 86       	jnz %d8,8000bea6 <_realloc_r+0x14c>
8000be9c:	d9 c3 18 00 	lea %a3,[%a12]24
8000bea0:	d9 ff 10 00 	lea %a15,[%a15]16
8000bea4:	3c 0b       	j 8000beba <_realloc_r+0x160>
8000bea6:	48 42       	ld.w %d2,[%a15]16
8000bea8:	d9 c3 20 00 	lea %a3,[%a12]32
8000beac:	59 c2 18 00 	st.w [%a12]24,%d2
8000beb0:	48 53       	ld.w %d3,[%a15]20
8000beb2:	d9 ff 18 00 	lea %a15,[%a15]24
8000beb6:	59 c3 1c 00 	st.w [%a12]28,%d3
8000beba:	48 02       	ld.w %d2,[%a15]0
8000bebc:	74 32       	st.w [%a3],%d2
8000bebe:	48 13       	ld.w %d3,[%a15]4
8000bec0:	59 33 04 00 	st.w [%a3]4,%d3
8000bec4:	48 22       	ld.w %d2,[%a15]8
8000bec6:	59 32 08 00 	st.w [%a3]8,%d2
8000beca:	3c 05       	j 8000bed4 <_realloc_r+0x17a>
8000becc:	40 e4       	mov.aa %a4,%a14
8000bece:	40 f5       	mov.aa %a5,%a15
8000bed0:	6d ff 15 ff 	call 8000bcfa <memmove>
8000bed4:	10 cf       	addsc.a %a15,%a12,%d15,0
8000bed6:	60 c2       	mov.a %a2,%d12
8000bed8:	a2 fb       	sub %d11,%d15
8000beda:	ec 22       	st.a [%a2]8,%a15
8000bedc:	8f 1b 40 b1 	or %d11,%d11,1
8000bee0:	68 1b       	st.w [%a15]4,%d11
8000bee2:	19 c2 04 00 	ld.w %d2,[%a12]4
8000bee6:	40 d4       	mov.aa %a4,%a13
8000bee8:	8f 12 00 21 	and %d2,%d2,1
8000beec:	a6 2f       	or %d15,%d2
8000beee:	6c c1       	st.w [%a12]4,%d15
8000bef0:	6d ff 25 fa 	call 8000b33a <__malloc_unlock>
8000bef4:	40 e2       	mov.aa %a2,%a14
8000bef6:	00 90       	ret 
8000bef8:	3f fb 51 00 	jlt %d11,%d15,8000bf9a <_realloc_r+0x240>
8000befc:	99 23 0c 00 	ld.a %a3,[%a2]12
8000bf00:	99 22 08 00 	ld.a %a2,[%a2]8
8000bf04:	40 c4       	mov.aa %a4,%a12
8000bf06:	1b c8 ff 4f 	addi %d4,%d8,-4
8000bf0a:	b5 23 0c 00 	st.a [%a2]12,%a3
8000bf0e:	b5 32 08 00 	st.a [%a3]8,%a2
8000bf12:	09 43 88 05 	ld.a %a3,[+%a4]8
8000bf16:	99 c2 0c 00 	ld.a %a2,[%a12]12
8000bf1a:	8b 54 a2 22 	ge.u %d2,%d4,37
8000bf1e:	b5 32 0c 00 	st.a [%a3]12,%a2
8000bf22:	b5 23 08 00 	st.a [%a2]8,%a3
8000bf26:	df 02 35 80 	jne %d2,0,8000bf90 <_realloc_r+0x236>
8000bf2a:	8b 44 61 22 	lt.u %d2,%d4,20
8000bf2e:	df 02 28 80 	jne %d2,0,8000bf7e <_realloc_r+0x224>
8000bf32:	48 02       	ld.w %d2,[%a15]0
8000bf34:	59 c2 08 00 	st.w [%a12]8,%d2
8000bf38:	48 13       	ld.w %d3,[%a15]4
8000bf3a:	8b c4 a1 22 	ge.u %d2,%d4,28
8000bf3e:	59 c3 0c 00 	st.w [%a12]12,%d3
8000bf42:	f6 26       	jnz %d2,8000bf4e <_realloc_r+0x1f4>
8000bf44:	d9 c4 10 00 	lea %a4,[%a12]16
8000bf48:	d9 ff 08 00 	lea %a15,[%a15]8
8000bf4c:	3c 19       	j 8000bf7e <_realloc_r+0x224>
8000bf4e:	48 22       	ld.w %d2,[%a15]8
8000bf50:	8b 44 02 82 	eq %d8,%d4,36
8000bf54:	59 c2 10 00 	st.w [%a12]16,%d2
8000bf58:	48 33       	ld.w %d3,[%a15]12
8000bf5a:	59 c3 14 00 	st.w [%a12]20,%d3
8000bf5e:	f6 86       	jnz %d8,8000bf6a <_realloc_r+0x210>
8000bf60:	d9 c4 18 00 	lea %a4,[%a12]24
8000bf64:	d9 ff 10 00 	lea %a15,[%a15]16
8000bf68:	3c 0b       	j 8000bf7e <_realloc_r+0x224>
8000bf6a:	48 42       	ld.w %d2,[%a15]16
8000bf6c:	d9 c4 20 00 	lea %a4,[%a12]32
8000bf70:	59 c2 18 00 	st.w [%a12]24,%d2
8000bf74:	48 53       	ld.w %d3,[%a15]20
8000bf76:	d9 ff 18 00 	lea %a15,[%a15]24
8000bf7a:	59 c3 1c 00 	st.w [%a12]28,%d3
8000bf7e:	48 02       	ld.w %d2,[%a15]0
8000bf80:	74 42       	st.w [%a4],%d2
8000bf82:	48 13       	ld.w %d3,[%a15]4
8000bf84:	59 43 04 00 	st.w [%a4]4,%d3
8000bf88:	48 22       	ld.w %d2,[%a15]8
8000bf8a:	59 42 08 00 	st.w [%a4]8,%d2
8000bf8e:	3c 04       	j 8000bf96 <_realloc_r+0x23c>
8000bf90:	40 f5       	mov.aa %a5,%a15
8000bf92:	6d ff b4 fe 	call 8000bcfa <memmove>
8000bf96:	02 b8       	mov %d8,%d11
8000bf98:	3c 45       	j 8000c022 <_realloc_r+0x2c8>
8000bf9a:	3f fa 4a 00 	jlt %d10,%d15,8000c02e <_realloc_r+0x2d4>
8000bf9e:	40 c4       	mov.aa %a4,%a12
8000bfa0:	99 c2 0c 00 	ld.a %a2,[%a12]12
8000bfa4:	09 43 88 05 	ld.a %a3,[+%a4]8
8000bfa8:	1b c8 ff 4f 	addi %d4,%d8,-4
8000bfac:	8b 54 a2 22 	ge.u %d2,%d4,37
8000bfb0:	b5 32 0c 00 	st.a [%a3]12,%a2
8000bfb4:	b5 23 08 00 	st.a [%a2]8,%a3
8000bfb8:	df 02 37 80 	jne %d2,0,8000c026 <_realloc_r+0x2cc>
8000bfbc:	8b 44 61 22 	lt.u %d2,%d4,20
8000bfc0:	df 02 28 80 	jne %d2,0,8000c010 <_realloc_r+0x2b6>
8000bfc4:	48 03       	ld.w %d3,[%a15]0
8000bfc6:	59 c3 08 00 	st.w [%a12]8,%d3
8000bfca:	48 12       	ld.w %d2,[%a15]4
8000bfcc:	59 c2 0c 00 	st.w [%a12]12,%d2
8000bfd0:	8b c4 a1 22 	ge.u %d2,%d4,28
8000bfd4:	f6 26       	jnz %d2,8000bfe0 <_realloc_r+0x286>
8000bfd6:	d9 c4 10 00 	lea %a4,[%a12]16
8000bfda:	d9 ff 08 00 	lea %a15,[%a15]8
8000bfde:	3c 19       	j 8000c010 <_realloc_r+0x2b6>
8000bfe0:	48 23       	ld.w %d3,[%a15]8
8000bfe2:	8b 44 02 82 	eq %d8,%d4,36
8000bfe6:	59 c3 10 00 	st.w [%a12]16,%d3
8000bfea:	48 32       	ld.w %d2,[%a15]12
8000bfec:	59 c2 14 00 	st.w [%a12]20,%d2
8000bff0:	f6 86       	jnz %d8,8000bffc <_realloc_r+0x2a2>
8000bff2:	d9 c4 18 00 	lea %a4,[%a12]24
8000bff6:	d9 ff 10 00 	lea %a15,[%a15]16
8000bffa:	3c 0b       	j 8000c010 <_realloc_r+0x2b6>
8000bffc:	48 43       	ld.w %d3,[%a15]16
8000bffe:	d9 c4 20 00 	lea %a4,[%a12]32
8000c002:	59 c3 18 00 	st.w [%a12]24,%d3
8000c006:	48 52       	ld.w %d2,[%a15]20
8000c008:	d9 ff 18 00 	lea %a15,[%a15]24
8000c00c:	59 c2 1c 00 	st.w [%a12]28,%d2
8000c010:	48 03       	ld.w %d3,[%a15]0
8000c012:	74 43       	st.w [%a4],%d3
8000c014:	48 12       	ld.w %d2,[%a15]4
8000c016:	59 42 04 00 	st.w [%a4]4,%d2
8000c01a:	48 23       	ld.w %d3,[%a15]8
8000c01c:	59 43 08 00 	st.w [%a4]8,%d3
8000c020:	02 a8       	mov %d8,%d10
8000c022:	40 ce       	mov.aa %a14,%a12
8000c024:	3c 66       	j 8000c0f0 <_realloc_r+0x396>
8000c026:	40 f5       	mov.aa %a5,%a15
8000c028:	6d ff 69 fe 	call 8000bcfa <memmove>
8000c02c:	3c fa       	j 8000c020 <_realloc_r+0x2c6>
8000c02e:	40 d4       	mov.aa %a4,%a13
8000c030:	02 94       	mov %d4,%d9
8000c032:	6d ff 1c f7 	call 8000ae6a <_malloc_r>
8000c036:	40 2c       	mov.aa %a12,%a2
8000c038:	7c 26       	jnz.a %a2,8000c044 <_realloc_r+0x2ea>
8000c03a:	40 d4       	mov.aa %a4,%a13
8000c03c:	6d ff 7f f9 	call 8000b33a <__malloc_unlock>
8000c040:	a0 02       	mov.a %a2,0
8000c042:	00 90       	ret 
8000c044:	19 f2 fc ff 	ld.w %d2,[%a15]-4
8000c048:	d9 23 f8 ff 	lea %a3,[%a2]-8
8000c04c:	8f 12 c0 21 	andn %d2,%d2,1
8000c050:	01 e2 00 26 	addsc.a %a2,%a14,%d2,0
8000c054:	80 32       	mov.d %d2,%a3
8000c056:	80 23       	mov.d %d3,%a2
8000c058:	5f 32 08 80 	jne %d2,%d3,8000c068 <_realloc_r+0x30e>
8000c05c:	19 c2 fc ff 	ld.w %d2,[%a12]-4
8000c060:	8f 32 c0 21 	andn %d2,%d2,3
8000c064:	42 28       	add %d8,%d2
8000c066:	3c 45       	j 8000c0f0 <_realloc_r+0x396>
8000c068:	1b c8 ff 4f 	addi %d4,%d8,-4
8000c06c:	8b 54 a2 f2 	ge.u %d15,%d4,37
8000c070:	ee 33       	jnz %d15,8000c0d6 <_realloc_r+0x37c>
8000c072:	8b 44 61 f2 	lt.u %d15,%d4,20
8000c076:	40 c3       	mov.aa %a3,%a12
8000c078:	40 f2       	mov.aa %a2,%a15
8000c07a:	ee 23       	jnz %d15,8000c0c0 <_realloc_r+0x366>
8000c07c:	4c f0       	ld.w %d15,[%a15]0
8000c07e:	d9 c3 08 00 	lea %a3,[%a12]8
8000c082:	6c c0       	st.w [%a12]0,%d15
8000c084:	48 12       	ld.w %d2,[%a15]4
8000c086:	8b c4 a1 f2 	ge.u %d15,%d4,28
8000c08a:	59 c2 04 00 	st.w [%a12]4,%d2
8000c08e:	d9 f2 08 00 	lea %a2,[%a15]8
8000c092:	6e 17       	jz %d15,8000c0c0 <_realloc_r+0x366>
8000c094:	48 23       	ld.w %d3,[%a15]8
8000c096:	8b 44 02 82 	eq %d8,%d4,36
8000c09a:	59 c3 08 00 	st.w [%a12]8,%d3
8000c09e:	4c f3       	ld.w %d15,[%a15]12
8000c0a0:	d9 c3 10 00 	lea %a3,[%a12]16
8000c0a4:	6c c3       	st.w [%a12]12,%d15
8000c0a6:	d9 f2 10 00 	lea %a2,[%a15]16
8000c0aa:	76 8b       	jz %d8,8000c0c0 <_realloc_r+0x366>
8000c0ac:	48 42       	ld.w %d2,[%a15]16
8000c0ae:	d9 c3 18 00 	lea %a3,[%a12]24
8000c0b2:	59 c2 10 00 	st.w [%a12]16,%d2
8000c0b6:	48 53       	ld.w %d3,[%a15]20
8000c0b8:	d9 f2 18 00 	lea %a2,[%a15]24
8000c0bc:	59 c3 14 00 	st.w [%a12]20,%d3
8000c0c0:	4c 20       	ld.w %d15,[%a2]0
8000c0c2:	6c 30       	st.w [%a3]0,%d15
8000c0c4:	19 22 04 00 	ld.w %d2,[%a2]4
8000c0c8:	59 32 04 00 	st.w [%a3]4,%d2
8000c0cc:	19 23 08 00 	ld.w %d3,[%a2]8
8000c0d0:	59 33 08 00 	st.w [%a3]8,%d3
8000c0d4:	3c 05       	j 8000c0de <_realloc_r+0x384>
8000c0d6:	40 c4       	mov.aa %a4,%a12
8000c0d8:	40 f5       	mov.aa %a5,%a15
8000c0da:	6d ff 10 fe 	call 8000bcfa <memmove>
8000c0de:	40 d4       	mov.aa %a4,%a13
8000c0e0:	40 f5       	mov.aa %a5,%a15
8000c0e2:	6d ff 36 fd 	call 8000bb4e <_free_r>
8000c0e6:	40 d4       	mov.aa %a4,%a13
8000c0e8:	6d ff 29 f9 	call 8000b33a <__malloc_unlock>
8000c0ec:	40 c2       	mov.aa %a2,%a12
8000c0ee:	00 90       	ret 
8000c0f0:	0b f8 80 20 	sub %d2,%d8,%d15
8000c0f4:	8b 02 61 42 	lt.u %d4,%d2,16
8000c0f8:	19 e3 04 00 	ld.w %d3,[%a14]4
8000c0fc:	df 04 16 80 	jne %d4,0,8000c128 <_realloc_r+0x3ce>
8000c100:	8f 13 00 31 	and %d3,%d3,1
8000c104:	10 e5       	addsc.a %a5,%a14,%d15,0
8000c106:	a6 3f       	or %d15,%d3
8000c108:	6c e1       	st.w [%a14]4,%d15
8000c10a:	01 52 00 f6 	addsc.a %a15,%a5,%d2,0
8000c10e:	8f 12 40 f1 	or %d15,%d2,1
8000c112:	b7 10 21 20 	imask %e2,1,0,1
8000c116:	6c 51       	st.w [%a5]4,%d15
8000c118:	49 f2 44 08 	ldmst [%a15]4,%e2
8000c11c:	40 d4       	mov.aa %a4,%a13
8000c11e:	d9 55 08 00 	lea %a5,[%a5]8
8000c122:	6d ff 16 fd 	call 8000bb4e <_free_r>
8000c126:	3c 0c       	j 8000c13e <_realloc_r+0x3e4>
8000c128:	8f 13 00 31 	and %d3,%d3,1
8000c12c:	a6 83       	or %d3,%d8
8000c12e:	59 e3 04 00 	st.w [%a14]4,%d3
8000c132:	01 e8 00 f6 	addsc.a %a15,%a14,%d8,0
8000c136:	b7 10 21 20 	imask %e2,1,0,1
8000c13a:	49 f2 44 08 	ldmst [%a15]4,%e2
8000c13e:	40 d4       	mov.aa %a4,%a13
8000c140:	6d ff fd f8 	call 8000b33a <__malloc_unlock>
8000c144:	d9 e2 08 00 	lea %a2,[%a14]8
8000c148:	00 90       	ret 

8000c14a <__int_handler>:
8000c14a:	00 90       	ret 

8000c14c <__class_0_trap_handler>:
8000c14c:	00 a0       	debug 
8000c14e:	7b d0 ea fd 	movh %d15,57005
8000c152:	60 fe       	mov.a %a14,%d15
8000c154:	1d 00 e8 00 	j 8000c324 <_exit>
8000c158:	00 90       	ret 

8000c15a <tsim_abort>:
8000c15a:	8f 84 00 40 	sh %d4,%d4,8
8000c15e:	8f f5 0f 51 	and %d5,%d5,255
8000c162:	b7 04 10 48 	insert %d4,%d4,0,16,16
8000c166:	9b d5 ea 5d 	addih %d5,%d5,57005
8000c16a:	42 54       	add %d4,%d5
8000c16c:	60 4e       	mov.a %a14,%d4
8000c16e:	1d 00 db 00 	j 8000c324 <_exit>
8000c172:	00 90       	ret 

8000c174 <__class_7_trap_handler>:
8000c174:	02 45       	mov %d5,%d4
8000c176:	00 a0       	debug 
8000c178:	82 74       	mov %d4,7
8000c17a:	1d ff f0 ff 	j 8000c15a <tsim_abort>

8000c17e <__class_6_trap_handler>:
8000c17e:	02 45       	mov %d5,%d4
8000c180:	00 a0       	debug 
8000c182:	82 64       	mov %d4,6
8000c184:	1d ff eb ff 	j 8000c15a <tsim_abort>

8000c188 <__class_5_trap_handler>:
8000c188:	02 45       	mov %d5,%d4
8000c18a:	00 a0       	debug 
8000c18c:	82 54       	mov %d4,5
8000c18e:	1d ff e6 ff 	j 8000c15a <tsim_abort>

8000c192 <__class_4_trap_handler>:
8000c192:	02 45       	mov %d5,%d4
8000c194:	00 a0       	debug 
8000c196:	82 44       	mov %d4,4
8000c198:	1d ff e1 ff 	j 8000c15a <tsim_abort>

8000c19c <__class_3_trap_handler>:
8000c19c:	02 45       	mov %d5,%d4
8000c19e:	00 a0       	debug 
8000c1a0:	82 34       	mov %d4,3
8000c1a2:	1d ff dc ff 	j 8000c15a <tsim_abort>

8000c1a6 <__class_2_trap_handler>:
8000c1a6:	02 45       	mov %d5,%d4
8000c1a8:	00 a0       	debug 
8000c1aa:	82 24       	mov %d4,2
8000c1ac:	1d ff d7 ff 	j 8000c15a <tsim_abort>

8000c1b0 <__class_1_trap_handler>:
8000c1b0:	02 45       	mov %d5,%d4
8000c1b2:	00 a0       	debug 
8000c1b4:	82 14       	mov %d4,1
8000c1b6:	1d ff d2 ff 	j 8000c15a <tsim_abort>

8000c1ba <_install_int_handler>:
8000c1ba:	8b 04 b0 f2 	ge.u %d15,%d4,256
8000c1be:	82 02       	mov %d2,0
8000c1c0:	ee 0f       	jnz %d15,8000c1de <_install_int_handler+0x24>
8000c1c2:	91 00 00 f7 	movh.a %a15,28672
8000c1c6:	19 f2 a0 a4 	ld.w %d2,[%a15]19104 <70004aa0 <_init_vectab_initialized>>
8000c1ca:	76 2a       	jz %d2,8000c1de <_install_int_handler+0x24>
8000c1cc:	91 00 00 f7 	movh.a %a15,28672
8000c1d0:	d9 ff 00 a4 	lea %a15,[%a15]17024 <70004280 <Cdisptab>>
8000c1d4:	01 f4 03 f6 	addsc.a %a15,%a15,%d4,3
8000c1d8:	82 12       	mov %d2,1
8000c1da:	e8 04       	st.a [%a15]0,%a4
8000c1dc:	68 15       	st.w [%a15]4,%d5
8000c1de:	00 90       	ret 

8000c1e0 <_init_vectab>:
8000c1e0:	91 00 00 c7 	movh.a %a12,28672
8000c1e4:	19 cf a0 a4 	ld.w %d15,[%a12]19104 <70004aa0 <_init_vectab_initialized>>
8000c1e8:	ee 51       	jnz %d15,8000c28a <_init_vectab+0xaa>
8000c1ea:	7b 00 00 f8 	movh %d15,32768
8000c1ee:	6d 00 4f 00 	call 8000c28c <unlock_wdtcon>
8000c1f2:	1b 0f b0 f0 	addi %d15,%d15,2816
8000c1f6:	cd 4f e2 0f 	mtcr $btv,%d15
8000c1fa:	7b 00 01 f5 	movh %d15,20496
8000c1fe:	1b 0f 00 f0 	addi %d15,%d15,0
8000c202:	cd 0f e2 0f 	mtcr $biv,%d15
8000c206:	6d 00 59 00 	call 8000c2b8 <lock_wdtcon>
8000c20a:	7b 10 00 f8 	movh %d15,32769
8000c20e:	91 00 00 27 	movh.a %a2,28672
8000c212:	1b cf 14 fc 	addi %d15,%d15,-16052
8000c216:	59 2f 80 a4 	st.w [%a2]19072 <70004a80 <Tdisptab>>,%d15
8000c21a:	7b 10 00 f8 	movh %d15,32769
8000c21e:	d9 2f 80 a4 	lea %a15,[%a2]19072 <70004a80 <Tdisptab>>
8000c222:	1b 0f 1b fc 	addi %d15,%d15,-15952
8000c226:	68 1f       	st.w [%a15]4,%d15
8000c228:	7b 10 00 f8 	movh %d15,32769
8000c22c:	1b 6f 1a fc 	addi %d15,%d15,-15962
8000c230:	68 2f       	st.w [%a15]8,%d15
8000c232:	7b 10 00 f8 	movh %d15,32769
8000c236:	1b cf 19 fc 	addi %d15,%d15,-15972
8000c23a:	68 3f       	st.w [%a15]12,%d15
8000c23c:	7b 10 00 f8 	movh %d15,32769
8000c240:	1b 2f 19 fc 	addi %d15,%d15,-15982
8000c244:	68 4f       	st.w [%a15]16,%d15
8000c246:	7b 10 00 f8 	movh %d15,32769
8000c24a:	1b 8f 18 fc 	addi %d15,%d15,-15992
8000c24e:	68 5f       	st.w [%a15]20,%d15
8000c250:	7b 10 00 f8 	movh %d15,32769
8000c254:	1b ef 17 fc 	addi %d15,%d15,-16002
8000c258:	68 6f       	st.w [%a15]24,%d15
8000c25a:	7b 10 00 f8 	movh %d15,32769
8000c25e:	1b 4f 17 fc 	addi %d15,%d15,-16012
8000c262:	91 00 00 37 	movh.a %a3,28672
8000c266:	7b 10 00 28 	movh %d2,32769
8000c26a:	68 7f       	st.w [%a15]28,%d15
8000c26c:	d9 33 00 a4 	lea %a3,[%a3]17024 <70004280 <Cdisptab>>
8000c270:	82 0f       	mov %d15,0
8000c272:	1b a2 14 2c 	addi %d2,%d2,-16054
8000c276:	c5 0f 3f 30 	lea %a15,ff <_.+0xfe>
8000c27a:	d0 32       	addsc.a %a2,%a3,%d15,3
8000c27c:	6c 21       	st.w [%a2]4,%d15
8000c27e:	74 22       	st.w [%a2],%d2
8000c280:	c2 1f       	add %d15,1
8000c282:	fc fc       	loop %a15,8000c27a <_init_vectab+0x9a>
8000c284:	82 1f       	mov %d15,1
8000c286:	59 cf a0 a4 	st.w [%a12]19104 <70004aa0 <_init_vectab_initialized>>,%d15
8000c28a:	00 90       	ret 

8000c28c <unlock_wdtcon>:
8000c28c:	4d c0 e1 ff 	mfcr %d15,$core_id
8000c290:	16 07       	and %d15,7
8000c292:	53 cf 20 f0 	mul %d15,%d15,12
8000c296:	60 f2       	mov.a %a2,%d15
8000c298:	d9 2f 00 46 	lea %a15,[%a2]24832
8000c29c:	11 3f 00 ff 	addih.a %a15,%a15,61443
8000c2a0:	4c f0       	ld.w %d15,[%a15]0
8000c2a2:	8f ff cf f1 	andn %d15,%d15,255
8000c2a6:	8f 1f 4f 21 	or %d2,%d15,241
8000c2aa:	68 02       	st.w [%a15]0,%d2
8000c2ac:	0d 00 80 04 	dsync 
8000c2b0:	96 f2       	or %d15,242
8000c2b2:	68 0f       	st.w [%a15]0,%d15
8000c2b4:	4c f0       	ld.w %d15,[%a15]0
8000c2b6:	00 90       	ret 

8000c2b8 <lock_wdtcon>:
8000c2b8:	4d c0 e1 ff 	mfcr %d15,$core_id
8000c2bc:	16 07       	and %d15,7
8000c2be:	53 cf 20 f0 	mul %d15,%d15,12
8000c2c2:	60 f2       	mov.a %a2,%d15
8000c2c4:	d9 2f 00 46 	lea %a15,[%a2]24832
8000c2c8:	11 3f 00 ff 	addih.a %a15,%a15,61443
8000c2cc:	4c f0       	ld.w %d15,[%a15]0
8000c2ce:	8f ff cf f1 	andn %d15,%d15,255
8000c2d2:	8f 1f 4f 21 	or %d2,%d15,241
8000c2d6:	68 02       	st.w [%a15]0,%d2
8000c2d8:	0d 00 80 04 	dsync 
8000c2dc:	96 f3       	or %d15,243
8000c2de:	68 0f       	st.w [%a15]0,%d15
8000c2e0:	4c f0       	ld.w %d15,[%a15]0
8000c2e2:	00 90       	ret 

8000c2e4 <unlock_safety_wdtcon>:
8000c2e4:	91 30 00 ff 	movh.a %a15,61443
8000c2e8:	d9 ff 30 36 	lea %a15,[%a15]24816 <f00360f0 <_SMALL_DATA4_+0x4002e0f0>>
8000c2ec:	4c f0       	ld.w %d15,[%a15]0
8000c2ee:	8f ff cf f1 	andn %d15,%d15,255
8000c2f2:	8f 1f 4f 21 	or %d2,%d15,241
8000c2f6:	68 02       	st.w [%a15]0,%d2
8000c2f8:	0d 00 80 04 	dsync 
8000c2fc:	96 f2       	or %d15,242
8000c2fe:	68 0f       	st.w [%a15]0,%d15
8000c300:	4c f0       	ld.w %d15,[%a15]0
8000c302:	00 90       	ret 

8000c304 <lock_safety_wdtcon>:
8000c304:	91 30 00 ff 	movh.a %a15,61443
8000c308:	d9 ff 30 36 	lea %a15,[%a15]24816 <f00360f0 <_SMALL_DATA4_+0x4002e0f0>>
8000c30c:	4c f0       	ld.w %d15,[%a15]0
8000c30e:	8f ff cf f1 	andn %d15,%d15,255
8000c312:	8f 1f 4f 21 	or %d2,%d15,241
8000c316:	68 02       	st.w [%a15]0,%d2
8000c318:	0d 00 80 04 	dsync 
8000c31c:	96 f3       	or %d15,243
8000c31e:	68 0f       	st.w [%a15]0,%d15
8000c320:	4c f0       	ld.w %d15,[%a15]0
8000c322:	00 90       	ret 

8000c324 <_exit>:
8000c324:	76 43       	jz %d4,8000c32a <_exit+0x6>
8000c326:	60 4e       	mov.a %a14,%d4
8000c328:	3c 04       	j 8000c330 <_exit+0xc>
8000c32a:	bb d0 00 f9 	mov.u %d15,36877
8000c32e:	60 fe       	mov.a %a14,%d15
8000c330:	00 a0       	debug 
8000c332:	3c 00       	j 8000c332 <_exit+0xe>

8000c334 <sbrk>:
8000c334:	91 00 00 f7 	movh.a %a15,28672
8000c338:	19 ff 90 51 	ld.w %d15,[%a15]6480 <70001950 <heap_top.2289>>
8000c33c:	7b 00 00 27 	movh %d2,28672
8000c340:	42 f4       	add %d4,%d15
8000c342:	1b 02 ab 24 	addi %d2,%d2,19120
8000c346:	7f 42 09 80 	jge.u %d2,%d4,8000c358 <sbrk+0x24>
8000c34a:	6d 00 13 00 	call 8000c370 <__errno>
8000c34e:	da 0c       	mov %d15,12
8000c350:	6c 20       	st.w [%a2]0,%d15
8000c352:	a0 02       	mov.a %a2,0
8000c354:	b0 f2       	add.a %a2,-1
8000c356:	00 90       	ret 
8000c358:	7b 00 00 27 	movh %d2,28672
8000c35c:	1b 02 ab 24 	addi %d2,%d2,19120
8000c360:	7f 24 04 80 	jge.u %d4,%d2,8000c368 <sbrk+0x34>
8000c364:	6d 00 0b 00 	call 8000c37a <abort>
8000c368:	59 f4 90 51 	st.w [%a15]6480,%d4
8000c36c:	60 f2       	mov.a %a2,%d15
8000c36e:	00 90       	ret 

8000c370 <__errno>:
8000c370:	91 00 00 27 	movh.a %a2,28672
8000c374:	d9 22 a8 a4 	lea %a2,[%a2]19112 <70004aa8 <_my_errno>>
8000c378:	00 90       	ret 

8000c37a <abort>:
8000c37a:	00 a0       	debug 
8000c37c:	7b e0 ea fd 	movh %d15,57006
8000c380:	1b ff ee fb 	addi %d15,%d15,-16657
8000c384:	60 fe       	mov.a %a14,%d15
8000c386:	1d ff cf ff 	j 8000c324 <_exit>
8000c38a:	3c 00       	j 8000c38a <abort+0x10>

8000c38c <_fpadd_parts>:
8000c38c:	0c 40       	ld.bu %d15,[%a4]0
8000c38e:	40 42       	mov.aa %a2,%a4
8000c390:	bf 2f cb 80 	jlt.u %d15,2,8000c526 <_fpadd_parts+0x19a>
8000c394:	14 52       	ld.bu %d2,[%a5]
8000c396:	40 52       	mov.aa %a2,%a5
8000c398:	bf 22 c7 80 	jlt.u %d2,2,8000c526 <_fpadd_parts+0x19a>
8000c39c:	5e 4e       	jne %d15,4,8000c3b8 <_fpadd_parts+0x2c>
8000c39e:	40 42       	mov.aa %a2,%a4
8000c3a0:	df 42 c3 80 	jne %d2,4,8000c526 <_fpadd_parts+0x19a>
8000c3a4:	19 42 04 00 	ld.w %d2,[%a4]4
8000c3a8:	4c 51       	ld.w %d15,[%a5]4
8000c3aa:	5f f2 be 00 	jeq %d2,%d15,8000c526 <_fpadd_parts+0x19a>
8000c3ae:	91 00 00 f8 	movh.a %a15,32768
8000c3b2:	d9 f2 9c 30 	lea %a2,[%a15]2268 <800008dc <__thenan_df>>
8000c3b6:	00 90       	ret 
8000c3b8:	40 52       	mov.aa %a2,%a5
8000c3ba:	df 42 b6 00 	jeq %d2,4,8000c526 <_fpadd_parts+0x19a>
8000c3be:	df 22 11 80 	jne %d2,2,8000c3e0 <_fpadd_parts+0x54>
8000c3c2:	40 42       	mov.aa %a2,%a4
8000c3c4:	df 2f b1 80 	jne %d15,2,8000c526 <_fpadd_parts+0x19a>
8000c3c8:	40 63       	mov.aa %a3,%a6
8000c3ca:	a0 4f       	mov.a %a15,4
8000c3cc:	44 4f       	ld.w %d15,[%a4+]
8000c3ce:	64 3f       	st.w [%a3+],%d15
8000c3d0:	fc fe       	loop %a15,8000c3cc <_fpadd_parts+0x40>
8000c3d2:	4c 21       	ld.w %d15,[%a2]4
8000c3d4:	19 52 04 00 	ld.w %d2,[%a5]4
8000c3d8:	40 62       	mov.aa %a2,%a6
8000c3da:	26 2f       	and %d15,%d2
8000c3dc:	6c 61       	st.w [%a6]4,%d15
8000c3de:	00 90       	ret 
8000c3e0:	40 52       	mov.aa %a2,%a5
8000c3e2:	df 2f a2 00 	jeq %d15,2,8000c526 <_fpadd_parts+0x19a>
8000c3e6:	4c 42       	ld.w %d15,[%a4]8
8000c3e8:	19 52 08 00 	ld.w %d2,[%a5]8
8000c3ec:	40 6f       	mov.aa %a15,%a6
8000c3ee:	52 23       	sub %d3,%d15,%d2
8000c3f0:	0b 30 c0 c1 	abs %d12,%d3
8000c3f4:	8b 0c 84 42 	ge %d4,%d12,64
8000c3f8:	40 5c       	mov.aa %a12,%a5
8000c3fa:	40 4d       	mov.aa %a13,%a4
8000c3fc:	09 4a 4c 09 	ld.d %e10,[%a4]12
8000c400:	09 58 4c 09 	ld.d %e8,[%a5]12
8000c404:	df 04 35 80 	jne %d4,0,8000c46e <_fpadd_parts+0xe2>
8000c408:	bf 13 19 00 	jlt %d3,1,8000c43a <_fpadd_parts+0xae>
8000c40c:	0b 89 10 48 	mov %e4,%d9,%d8
8000c410:	02 c6       	mov %d6,%d12
8000c412:	6d 00 99 03 	call 8000cb44 <__lshrdi3>
8000c416:	d2 14       	mov %e4,1
8000c418:	02 c6       	mov %d6,%d12
8000c41a:	02 2e       	mov %d14,%d2
8000c41c:	02 3d       	mov %d13,%d3
8000c41e:	6d 00 86 03 	call 8000cb2a <__ashldi3>
8000c422:	8b f2 9f 20 	addx %d2,%d2,-1
8000c426:	8b f3 bf 30 	addc %d3,%d3,-1
8000c42a:	26 82       	and %d2,%d8
8000c42c:	26 93       	and %d3,%d9
8000c42e:	a6 23       	or %d3,%d2
8000c430:	02 e8       	mov %d8,%d14
8000c432:	8b 03 00 85 	or.ne %d8,%d3,0
8000c436:	02 d9       	mov %d9,%d13
8000c438:	3c 21       	j 8000c47a <_fpadd_parts+0xee>
8000c43a:	df 03 20 00 	jeq %d3,0,8000c47a <_fpadd_parts+0xee>
8000c43e:	0b ab 10 48 	mov %e4,%d11,%d10
8000c442:	02 c6       	mov %d6,%d12
8000c444:	6d 00 80 03 	call 8000cb44 <__lshrdi3>
8000c448:	d2 14       	mov %e4,1
8000c44a:	02 c6       	mov %d6,%d12
8000c44c:	02 2e       	mov %d14,%d2
8000c44e:	02 3d       	mov %d13,%d3
8000c450:	6d 00 6d 03 	call 8000cb2a <__ashldi3>
8000c454:	8b f2 9f 20 	addx %d2,%d2,-1
8000c458:	8b f3 bf 30 	addc %d3,%d3,-1
8000c45c:	26 a2       	and %d2,%d10
8000c45e:	26 b3       	and %d3,%d11
8000c460:	a6 23       	or %d3,%d2
8000c462:	02 ea       	mov %d10,%d14
8000c464:	42 cf       	add %d15,%d12
8000c466:	8b 03 00 a5 	or.ne %d10,%d3,0
8000c46a:	02 db       	mov %d11,%d13
8000c46c:	3c 07       	j 8000c47a <_fpadd_parts+0xee>
8000c46e:	3f f2 05 00 	jlt %d2,%d15,8000c478 <_fpadd_parts+0xec>
8000c472:	02 2f       	mov %d15,%d2
8000c474:	d2 0a       	mov %e10,0
8000c476:	3c 02       	j 8000c47a <_fpadd_parts+0xee>
8000c478:	d2 08       	mov %e8,0
8000c47a:	19 d4 04 00 	ld.w %d4,[%a13]4
8000c47e:	19 c2 04 00 	ld.w %d2,[%a12]4
8000c482:	5f 24 34 00 	jeq %d4,%d2,8000c4ea <_fpadd_parts+0x15e>
8000c486:	0b 8a c0 20 	subx %d2,%d10,%d8
8000c48a:	0b 9b d0 30 	subc %d3,%d11,%d9
8000c48e:	76 45       	jz %d4,8000c498 <_fpadd_parts+0x10c>
8000c490:	0b a8 c0 20 	subx %d2,%d8,%d10
8000c494:	0b b9 d0 30 	subc %d3,%d9,%d11
8000c498:	0e 37       	jltz %d3,8000c4a6 <_fpadd_parts+0x11a>
8000c49a:	82 04       	mov %d4,0
8000c49c:	68 14       	st.w [%a15]4,%d4
8000c49e:	68 2f       	st.w [%a15]8,%d15
8000c4a0:	89 f2 4c 09 	st.d [%a15]12,%e2
8000c4a4:	3c 0c       	j 8000c4bc <_fpadd_parts+0x130>
8000c4a6:	68 2f       	st.w [%a15]8,%d15
8000c4a8:	8b 03 00 f1 	rsub %d15,%d3,0
8000c4ac:	82 14       	mov %d4,1
8000c4ae:	8b 02 00 31 	rsub %d3,%d2,0
8000c4b2:	ab ff 1f f2 	cadd %d15,%d2,%d15,-1
8000c4b6:	68 14       	st.w [%a15]4,%d4
8000c4b8:	68 33       	st.w [%a15]12,%d3
8000c4ba:	68 4f       	st.w [%a15]16,%d15
8000c4bc:	82 f5       	mov %d5,-1
8000c4be:	06 c5       	sh %d5,-4
8000c4c0:	48 32       	ld.w %d2,[%a15]12
8000c4c2:	48 43       	ld.w %d3,[%a15]16
8000c4c4:	8b f2 9f 60 	addx %d6,%d2,-1
8000c4c8:	8b f3 bf 40 	addc %d4,%d3,-1
8000c4cc:	3a 54       	eq %d15,%d4,%d5
8000c4ce:	8b f6 3f f4 	and.ne %d15,%d6,-1
8000c4d2:	0b 54 a0 f2 	or.lt.u %d15,%d4,%d5
8000c4d6:	6e 12       	jz %d15,8000c4fa <_fpadd_parts+0x16e>
8000c4d8:	4c f2       	ld.w %d15,[%a15]8
8000c4da:	77 23 80 30 	dextr %d3,%d3,%d2,1
8000c4de:	c2 ff       	add %d15,-1
8000c4e0:	06 12       	sh %d2,1
8000c4e2:	68 32       	st.w [%a15]12,%d2
8000c4e4:	68 43       	st.w [%a15]16,%d3
8000c4e6:	68 2f       	st.w [%a15]8,%d15
8000c4e8:	3c ec       	j 8000c4c0 <_fpadd_parts+0x134>
8000c4ea:	0b a8 40 20 	addx %d2,%d8,%d10
8000c4ee:	68 2f       	st.w [%a15]8,%d15
8000c4f0:	0b b9 50 f0 	addc %d15,%d9,%d11
8000c4f4:	68 14       	st.w [%a15]4,%d4
8000c4f6:	68 32       	st.w [%a15]12,%d2
8000c4f8:	68 4f       	st.w [%a15]16,%d15
8000c4fa:	82 3f       	mov %d15,3
8000c4fc:	28 0f       	st.b [%a15]0,%d15
8000c4fe:	4c f4       	ld.w %d15,[%a15]16
8000c500:	7b 00 00 42 	movh %d4,8192
8000c504:	0b 4f 30 31 	lt.u %d3,%d15,%d4
8000c508:	48 32       	ld.w %d2,[%a15]12
8000c50a:	40 f2       	mov.aa %a2,%a15
8000c50c:	f6 3d       	jnz %d3,8000c526 <_fpadd_parts+0x19a>
8000c50e:	8f 12 00 31 	and %d3,%d2,1
8000c512:	77 2f 80 2f 	dextr %d2,%d15,%d2,31
8000c516:	06 ff       	sh %d15,-1
8000c518:	96 00       	or %d15,0
8000c51a:	68 4f       	st.w [%a15]16,%d15
8000c51c:	4c f2       	ld.w %d15,[%a15]8
8000c51e:	a6 32       	or %d2,%d3
8000c520:	c2 1f       	add %d15,1
8000c522:	68 32       	st.w [%a15]12,%d2
8000c524:	68 2f       	st.w [%a15]8,%d15
8000c526:	00 90       	ret 

8000c528 <__adddf3>:
8000c528:	20 50       	sub.a %sp,80
8000c52a:	d9 a4 04 00 	lea %a4,[%sp]4
8000c52e:	d9 a5 14 00 	lea %a5,[%sp]20
8000c532:	89 a4 44 09 	st.d [%sp]4,%e4
8000c536:	89 a6 4c 09 	st.d [%sp]12,%e6
8000c53a:	6d 00 a1 03 	call 8000cc7c <__unpack_d>
8000c53e:	d9 a4 0c 00 	lea %a4,[%sp]12
8000c542:	d9 a5 28 00 	lea %a5,[%sp]40
8000c546:	6d 00 9b 03 	call 8000cc7c <__unpack_d>
8000c54a:	d9 a4 14 00 	lea %a4,[%sp]20
8000c54e:	d9 a5 28 00 	lea %a5,[%sp]40
8000c552:	d9 a6 3c 00 	lea %a6,[%sp]60
8000c556:	6d ff 1b ff 	call 8000c38c <_fpadd_parts>
8000c55a:	40 24       	mov.aa %a4,%a2
8000c55c:	1d 00 07 03 	j 8000cb6a <__pack_d>

8000c560 <__subdf3>:
8000c560:	20 50       	sub.a %sp,80
8000c562:	d9 a4 04 00 	lea %a4,[%sp]4
8000c566:	d9 a5 14 00 	lea %a5,[%sp]20
8000c56a:	89 a4 44 09 	st.d [%sp]4,%e4
8000c56e:	89 a6 4c 09 	st.d [%sp]12,%e6
8000c572:	6d 00 85 03 	call 8000cc7c <__unpack_d>
8000c576:	d9 a4 0c 00 	lea %a4,[%sp]12
8000c57a:	d9 a5 28 00 	lea %a5,[%sp]40
8000c57e:	6d 00 7f 03 	call 8000cc7c <__unpack_d>
8000c582:	58 0b       	ld.w %d15,[%sp]44
8000c584:	d9 a4 14 00 	lea %a4,[%sp]20
8000c588:	8f 1f 80 f1 	xor %d15,%d15,1
8000c58c:	d9 a5 28 00 	lea %a5,[%sp]40
8000c590:	d9 a6 3c 00 	lea %a6,[%sp]60
8000c594:	78 0b       	st.w [%sp]44,%d15
8000c596:	6d ff fb fe 	call 8000c38c <_fpadd_parts>
8000c59a:	40 24       	mov.aa %a4,%a2
8000c59c:	1d 00 e7 02 	j 8000cb6a <__pack_d>

8000c5a0 <__muldf3>:
8000c5a0:	20 50       	sub.a %sp,80
8000c5a2:	d9 a4 04 00 	lea %a4,[%sp]4
8000c5a6:	d9 a5 14 00 	lea %a5,[%sp]20
8000c5aa:	89 a4 44 09 	st.d [%sp]4,%e4
8000c5ae:	89 a6 4c 09 	st.d [%sp]12,%e6
8000c5b2:	6d 00 65 03 	call 8000cc7c <__unpack_d>
8000c5b6:	d9 a4 0c 00 	lea %a4,[%sp]12
8000c5ba:	d9 a5 28 00 	lea %a5,[%sp]40
8000c5be:	6d 00 5f 03 	call 8000cc7c <__unpack_d>
8000c5c2:	39 a3 14 00 	ld.bu %d3,[%sp]20
8000c5c6:	ff 23 0c 80 	jge.u %d3,2,8000c5de <__muldf3+0x3e>
8000c5ca:	19 a2 18 00 	ld.w %d2,[%sp]24
8000c5ce:	58 0b       	ld.w %d15,[%sp]44
8000c5d0:	d9 a4 14 00 	lea %a4,[%sp]20
8000c5d4:	0b f2 10 f1 	ne %d15,%d2,%d15
8000c5d8:	78 06       	st.w [%sp]24,%d15
8000c5da:	1d 00 b3 00 	j 8000c740 <__muldf3+0x1a0>
8000c5de:	39 af 28 00 	ld.bu %d15,[%sp]40
8000c5e2:	ff 2f 0c 80 	jge.u %d15,2,8000c5fa <__muldf3+0x5a>
8000c5e6:	58 0b       	ld.w %d15,[%sp]44
8000c5e8:	19 a2 18 00 	ld.w %d2,[%sp]24
8000c5ec:	d9 a4 28 00 	lea %a4,[%sp]40
8000c5f0:	0b f2 10 f1 	ne %d15,%d2,%d15
8000c5f4:	78 0b       	st.w [%sp]44,%d15
8000c5f6:	1d 00 a5 00 	j 8000c740 <__muldf3+0x1a0>
8000c5fa:	df 43 09 80 	jne %d3,4,8000c60c <__muldf3+0x6c>
8000c5fe:	91 00 00 48 	movh.a %a4,32768
8000c602:	d9 44 9c 30 	lea %a4,[%a4]2268 <800008dc <__thenan_df>>
8000c606:	df 2f 9d 00 	jeq %d15,2,8000c740 <__muldf3+0x1a0>
8000c60a:	3c e0       	j 8000c5ca <__muldf3+0x2a>
8000c60c:	5e 48       	jne %d15,4,8000c61c <__muldf3+0x7c>
8000c60e:	91 00 00 48 	movh.a %a4,32768
8000c612:	d9 44 9c 30 	lea %a4,[%a4]2268 <800008dc <__thenan_df>>
8000c616:	df 23 95 00 	jeq %d3,2,8000c740 <__muldf3+0x1a0>
8000c61a:	3c e6       	j 8000c5e6 <__muldf3+0x46>
8000c61c:	df 23 d7 7f 	jeq %d3,2,8000c5ca <__muldf3+0x2a>
8000c620:	df 2f e3 7f 	jeq %d15,2,8000c5e6 <__muldf3+0x46>
8000c624:	58 08       	ld.w %d15,[%sp]32
8000c626:	19 ab 38 00 	ld.w %d11,[%sp]56 <80000008 <BootModeHeader0+0x8>>
8000c62a:	d2 00       	mov %e0,0
8000c62c:	19 a0 34 00 	ld.w %d0,[%sp]52
8000c630:	73 bf 68 60 	mul.u %e6,%d15,%d11
8000c634:	82 0c       	mov %d12,0
8000c636:	73 0f 68 40 	mul.u %e4,%d15,%d0
8000c63a:	19 aa 24 00 	ld.w %d10,[%sp]36
8000c63e:	82 02       	mov %d2,0
8000c640:	03 cf 0a 77 	madd %d7,%d7,%d15,%d12
8000c644:	03 b2 0a 77 	madd %d7,%d7,%d2,%d11
8000c648:	03 1f 0a 55 	madd %d5,%d5,%d15,%d1
8000c64c:	03 02 0a 55 	madd %d5,%d5,%d2,%d0
8000c650:	82 0d       	mov %d13,0
8000c652:	03 a0 68 26 	madd.u %e2,%e6,%d0,%d10
8000c656:	03 d0 0a 33 	madd %d3,%d3,%d0,%d13
8000c65a:	03 a1 0a 33 	madd %d3,%d3,%d1,%d10
8000c65e:	0b 54 10 08 	mov %e0,%d4,%d5
8000c662:	42 20       	add %d0,%d2
8000c664:	3a 73       	eq %d15,%d3,%d7
8000c666:	0b 62 50 f2 	and.ge.u %d15,%d2,%d6
8000c66a:	0b 37 a0 f2 	or.lt.u %d15,%d7,%d3
8000c66e:	8b 0f 00 62 	eq %d6,%d15,0
8000c672:	3a 50       	eq %d15,%d0,%d5
8000c674:	0b 41 50 f2 	and.ge.u %d15,%d1,%d4
8000c678:	0b 05 a0 f2 	or.lt.u %d15,%d5,%d0
8000c67c:	ba 0f       	eq %d15,%d15,0
8000c67e:	53 1f 40 40 	mul.u %e4,%d15,1
8000c682:	02 38       	mov %d8,%d3
8000c684:	82 09       	mov %d9,0
8000c686:	03 ab 68 28 	madd.u %e2,%e8,%d11,%d10
8000c68a:	02 5f       	mov %d15,%d5
8000c68c:	03 db 0a 33 	madd %d3,%d3,%d11,%d13
8000c690:	42 6f       	add %d15,%d6
8000c692:	03 ac 0a 33 	madd %d3,%d3,%d12,%d10
8000c696:	0b 4f 10 68 	mov %e6,%d15,%d4
8000c69a:	0b 62 40 40 	addx %d4,%d2,%d6
8000c69e:	0b 73 50 20 	addc %d2,%d3,%d7
8000c6a2:	58 07       	ld.w %d15,[%sp]28
8000c6a4:	19 a3 30 00 	ld.w %d3,[%sp]48
8000c6a8:	19 a5 18 00 	ld.w %d5,[%sp]24
8000c6ac:	42 3f       	add %d15,%d3
8000c6ae:	19 a3 2c 00 	ld.w %d3,[%sp]44
8000c6b2:	c2 4f       	add %d15,4
8000c6b4:	0b 35 10 31 	ne %d3,%d5,%d3
8000c6b8:	59 a3 00 10 	st.w [%sp]64,%d3
8000c6bc:	7b 00 00 52 	movh %d5,8192
8000c6c0:	0b 52 50 31 	ge.u %d3,%d2,%d5
8000c6c4:	df 03 1b 00 	jeq %d3,0,8000c6fa <__muldf3+0x15a>
8000c6c8:	8f 14 00 31 	and %d3,%d4,1
8000c6cc:	76 37       	jz %d3,8000c6da <__muldf3+0x13a>
8000c6ce:	8f f0 1f 30 	sh %d3,%d0,-1
8000c6d2:	77 10 80 1f 	dextr %d1,%d0,%d1,31
8000c6d6:	b7 f3 81 0f 	insert %d0,%d3,15,31,1
8000c6da:	77 42 80 4f 	dextr %d4,%d2,%d4,31
8000c6de:	c2 1f       	add %d15,1
8000c6e0:	06 f2       	sh %d2,-1
8000c6e2:	3c ed       	j 8000c6bc <__muldf3+0x11c>
8000c6e4:	77 42 80 20 	dextr %d2,%d2,%d4,1
8000c6e8:	06 14       	sh %d4,1
8000c6ea:	ce 04       	jgez %d0,8000c6f2 <__muldf3+0x152>
8000c6ec:	8f 14 40 51 	or %d5,%d4,1
8000c6f0:	02 54       	mov %d4,%d5
8000c6f2:	77 10 80 00 	dextr %d0,%d0,%d1,1
8000c6f6:	c2 ff       	add %d15,-1
8000c6f8:	06 11       	sh %d1,1
8000c6fa:	7b 00 00 51 	movh %d5,4096
8000c6fe:	0b 52 30 31 	lt.u %d3,%d2,%d5
8000c702:	df 03 f1 ff 	jne %d3,0,8000c6e4 <__muldf3+0x144>
8000c706:	78 11       	st.w [%sp]68,%d15
8000c708:	02 4f       	mov %d15,%d4
8000c70a:	16 ff       	and %d15,255
8000c70c:	8b 0f 28 f2 	ne %d15,%d15,128
8000c710:	ee 0f       	jnz %d15,8000c72e <__muldf3+0x18e>
8000c712:	a6 10       	or %d0,%d1
8000c714:	77 42 00 fc 	dextr %d15,%d2,%d4,24
8000c718:	8b 00 20 02 	ne %d0,%d0,0
8000c71c:	0f f0 e0 00 	andn %d0,%d0,%d15
8000c720:	76 07       	jz %d0,8000c72e <__muldf3+0x18e>
8000c722:	8b 04 88 40 	addx %d4,%d4,128
8000c726:	8b 02 a0 20 	addc %d2,%d2,0
8000c72a:	8f f4 cf 41 	andn %d4,%d4,255
8000c72e:	d9 a4 10 10 	lea %a4,[%sp]80
8000c732:	82 3f       	mov %d15,3
8000c734:	59 a4 08 10 	st.w [%sp]72,%d4
8000c738:	59 a2 0c 10 	st.w [%sp]76,%d2
8000c73c:	89 4f 2c f4 	st.b [+%a4]-20 <800003ec <osEE_sdb_array+0x20>>,%d15
8000c740:	1d 00 15 02 	j 8000cb6a <__pack_d>

8000c744 <__divdf3>:
8000c744:	20 38       	sub.a %sp,56
8000c746:	40 a4       	mov.aa %a4,%sp
8000c748:	d9 a5 10 00 	lea %a5,[%sp]16
8000c74c:	89 a4 40 09 	st.d [%sp],%e4
8000c750:	89 a6 48 09 	st.d [%sp]8,%e6
8000c754:	6d 00 94 02 	call 8000cc7c <__unpack_d>
8000c758:	d9 a4 08 00 	lea %a4,[%sp]8
8000c75c:	d9 a5 24 00 	lea %a5,[%sp]36
8000c760:	6d 00 8e 02 	call 8000cc7c <__unpack_d>
8000c764:	39 a2 10 00 	ld.bu %d2,[%sp]16
8000c768:	bf 22 76 80 	jlt.u %d2,2,8000c854 <__divdf3+0x110>
8000c76c:	39 af 24 00 	ld.bu %d15,[%sp]36
8000c770:	d9 a4 24 00 	lea %a4,[%sp]36
8000c774:	bf 2f 72 80 	jlt.u %d15,2,8000c858 <__divdf3+0x114>
8000c778:	19 a4 14 00 	ld.w %d4,[%sp]20
8000c77c:	19 a3 28 00 	ld.w %d3,[%sp]40
8000c780:	c6 43       	xor %d3,%d4
8000c782:	59 a3 14 00 	st.w [%sp]20,%d3
8000c786:	1b e2 ff 3f 	addi %d3,%d2,-2
8000c78a:	8f d3 0f 31 	and %d3,%d3,253
8000c78e:	f6 38       	jnz %d3,8000c79e <__divdf3+0x5a>
8000c790:	91 00 00 48 	movh.a %a4,32768
8000c794:	d9 44 9c 30 	lea %a4,[%a4]2268 <800008dc <__thenan_df>>
8000c798:	5f f2 5e 80 	jne %d2,%d15,8000c854 <__divdf3+0x110>
8000c79c:	3c 5e       	j 8000c858 <__divdf3+0x114>
8000c79e:	5e 47       	jne %d15,4,8000c7ac <__divdf3+0x68>
8000c7a0:	d2 02       	mov %e2,0
8000c7a2:	82 0f       	mov %d15,0
8000c7a4:	89 a2 5c 09 	st.d [%sp]28,%e2
8000c7a8:	78 06       	st.w [%sp]24,%d15
8000c7aa:	3c 55       	j 8000c854 <__divdf3+0x110>
8000c7ac:	5e 25       	jne %d15,2,8000c7b6 <__divdf3+0x72>
8000c7ae:	82 4f       	mov %d15,4
8000c7b0:	e9 af 10 00 	st.b [%sp]16,%d15
8000c7b4:	3c 50       	j 8000c854 <__divdf3+0x110>
8000c7b6:	58 06       	ld.w %d15,[%sp]24
8000c7b8:	09 a2 5c 09 	ld.d %e2,[%sp]28
8000c7bc:	09 a4 70 09 	ld.d %e4,[%sp]48
8000c7c0:	19 a6 2c 00 	ld.w %d6,[%sp]44
8000c7c4:	52 66       	sub %d6,%d15,%d6
8000c7c6:	3a 53       	eq %d15,%d3,%d5
8000c7c8:	0b 42 50 f2 	and.ge.u %d15,%d2,%d4
8000c7cc:	59 a6 18 00 	st.w [%sp]24,%d6
8000c7d0:	0b 35 a0 f2 	or.lt.u %d15,%d5,%d3
8000c7d4:	ee 07       	jnz %d15,8000c7e2 <__divdf3+0x9e>
8000c7d6:	c2 f6       	add %d6,-1
8000c7d8:	77 23 80 30 	dextr %d3,%d3,%d2,1
8000c7dc:	59 a6 18 00 	st.w [%sp]24,%d6
8000c7e0:	06 12       	sh %d2,1
8000c7e2:	82 01       	mov %d1,0
8000c7e4:	7b 00 00 f1 	movh %d15,4096
8000c7e8:	82 00       	mov %d0,0
8000c7ea:	82 07       	mov %d7,0
8000c7ec:	c5 0f 3c 00 	lea %a15,3c <_.+0x3b>
8000c7f0:	0b 53 00 61 	eq %d6,%d3,%d5
8000c7f4:	0b 42 30 62 	and.lt.u %d6,%d2,%d4
8000c7f8:	0b 53 a0 62 	or.lt.u %d6,%d3,%d5
8000c7fc:	f6 6b       	jnz %d6,8000c812 <__divdf3+0xce>
8000c7fe:	0f 10 a0 80 	or %d8,%d0,%d1
8000c802:	0f f7 a0 60 	or %d6,%d7,%d15
8000c806:	0b 42 c0 20 	subx %d2,%d2,%d4
8000c80a:	02 80       	mov %d0,%d8
8000c80c:	02 67       	mov %d7,%d6
8000c80e:	0b 53 d0 30 	subc %d3,%d3,%d5
8000c812:	77 1f 80 1f 	dextr %d1,%d15,%d1,31
8000c816:	77 23 80 30 	dextr %d3,%d3,%d2,1
8000c81a:	06 ff       	sh %d15,-1
8000c81c:	06 12       	sh %d2,1
8000c81e:	fd f0 e9 7f 	loop %a15,8000c7f0 <__divdf3+0xac>
8000c822:	02 0f       	mov %d15,%d0
8000c824:	16 ff       	and %d15,255
8000c826:	8b 0f 28 f2 	ne %d15,%d15,128
8000c82a:	0b 70 10 48 	mov %e4,%d0,%d7
8000c82e:	ee 0f       	jnz %d15,8000c84c <__divdf3+0x108>
8000c830:	a6 32       	or %d2,%d3
8000c832:	77 07 00 fc 	dextr %d15,%d7,%d0,24
8000c836:	8b 02 20 22 	ne %d2,%d2,0
8000c83a:	0f f2 e0 20 	andn %d2,%d2,%d15
8000c83e:	76 27       	jz %d2,8000c84c <__divdf3+0x108>
8000c840:	8b 00 88 00 	addx %d0,%d0,128
8000c844:	8b 07 a0 40 	addc %d4,%d7,0
8000c848:	8f f0 cf 51 	andn %d5,%d0,255
8000c84c:	59 a5 1c 00 	st.w [%sp]28,%d5
8000c850:	59 a4 20 00 	st.w [%sp]32,%d4
8000c854:	d9 a4 10 00 	lea %a4,[%sp]16
8000c858:	1d 00 89 01 	j 8000cb6a <__pack_d>

8000c85c <__eqdf2>:
8000c85c:	20 38       	sub.a %sp,56
8000c85e:	40 a4       	mov.aa %a4,%sp
8000c860:	d9 a5 10 00 	lea %a5,[%sp]16
8000c864:	89 a4 40 09 	st.d [%sp],%e4
8000c868:	89 a6 48 09 	st.d [%sp]8,%e6
8000c86c:	6d 00 08 02 	call 8000cc7c <__unpack_d>
8000c870:	d9 a4 08 00 	lea %a4,[%sp]8
8000c874:	d9 a5 24 00 	lea %a5,[%sp]36
8000c878:	6d 00 02 02 	call 8000cc7c <__unpack_d>
8000c87c:	39 af 10 00 	ld.bu %d15,[%sp]16
8000c880:	82 12       	mov %d2,1
8000c882:	bf 2f 0c 80 	jlt.u %d15,2,8000c89a <__eqdf2+0x3e>
8000c886:	39 af 24 00 	ld.bu %d15,[%sp]36
8000c88a:	bf 2f 08 80 	jlt.u %d15,2,8000c89a <__eqdf2+0x3e>
8000c88e:	d9 a4 10 00 	lea %a4,[%sp]16
8000c892:	d9 a5 24 00 	lea %a5,[%sp]36
8000c896:	6d 00 49 02 	call 8000cd28 <__fpcmp_parts_d>
8000c89a:	00 90       	ret 

8000c89c <__nedf2>:
8000c89c:	20 38       	sub.a %sp,56
8000c89e:	40 a4       	mov.aa %a4,%sp
8000c8a0:	d9 a5 10 00 	lea %a5,[%sp]16
8000c8a4:	89 a4 40 09 	st.d [%sp],%e4
8000c8a8:	89 a6 48 09 	st.d [%sp]8,%e6
8000c8ac:	6d 00 e8 01 	call 8000cc7c <__unpack_d>
8000c8b0:	d9 a4 08 00 	lea %a4,[%sp]8
8000c8b4:	d9 a5 24 00 	lea %a5,[%sp]36
8000c8b8:	6d 00 e2 01 	call 8000cc7c <__unpack_d>
8000c8bc:	39 af 10 00 	ld.bu %d15,[%sp]16
8000c8c0:	82 12       	mov %d2,1
8000c8c2:	bf 2f 0c 80 	jlt.u %d15,2,8000c8da <__nedf2+0x3e>
8000c8c6:	39 af 24 00 	ld.bu %d15,[%sp]36
8000c8ca:	bf 2f 08 80 	jlt.u %d15,2,8000c8da <__nedf2+0x3e>
8000c8ce:	d9 a4 10 00 	lea %a4,[%sp]16
8000c8d2:	d9 a5 24 00 	lea %a5,[%sp]36
8000c8d6:	6d 00 29 02 	call 8000cd28 <__fpcmp_parts_d>
8000c8da:	00 90       	ret 

8000c8dc <__gtdf2>:
8000c8dc:	20 38       	sub.a %sp,56
8000c8de:	40 a4       	mov.aa %a4,%sp
8000c8e0:	d9 a5 10 00 	lea %a5,[%sp]16
8000c8e4:	89 a4 40 09 	st.d [%sp],%e4
8000c8e8:	89 a6 48 09 	st.d [%sp]8,%e6
8000c8ec:	6d 00 c8 01 	call 8000cc7c <__unpack_d>
8000c8f0:	d9 a4 08 00 	lea %a4,[%sp]8
8000c8f4:	d9 a5 24 00 	lea %a5,[%sp]36
8000c8f8:	6d 00 c2 01 	call 8000cc7c <__unpack_d>
8000c8fc:	39 af 10 00 	ld.bu %d15,[%sp]16
8000c900:	82 f2       	mov %d2,-1
8000c902:	bf 2f 0c 80 	jlt.u %d15,2,8000c91a <__gtdf2+0x3e>
8000c906:	39 af 24 00 	ld.bu %d15,[%sp]36
8000c90a:	bf 2f 08 80 	jlt.u %d15,2,8000c91a <__gtdf2+0x3e>
8000c90e:	d9 a4 10 00 	lea %a4,[%sp]16
8000c912:	d9 a5 24 00 	lea %a5,[%sp]36
8000c916:	6d 00 09 02 	call 8000cd28 <__fpcmp_parts_d>
8000c91a:	00 90       	ret 

8000c91c <__gedf2>:
8000c91c:	20 38       	sub.a %sp,56
8000c91e:	40 a4       	mov.aa %a4,%sp
8000c920:	d9 a5 10 00 	lea %a5,[%sp]16
8000c924:	89 a4 40 09 	st.d [%sp],%e4
8000c928:	89 a6 48 09 	st.d [%sp]8,%e6
8000c92c:	6d 00 a8 01 	call 8000cc7c <__unpack_d>
8000c930:	d9 a4 08 00 	lea %a4,[%sp]8
8000c934:	d9 a5 24 00 	lea %a5,[%sp]36
8000c938:	6d 00 a2 01 	call 8000cc7c <__unpack_d>
8000c93c:	39 af 10 00 	ld.bu %d15,[%sp]16
8000c940:	82 f2       	mov %d2,-1
8000c942:	bf 2f 0c 80 	jlt.u %d15,2,8000c95a <__gedf2+0x3e>
8000c946:	39 af 24 00 	ld.bu %d15,[%sp]36
8000c94a:	bf 2f 08 80 	jlt.u %d15,2,8000c95a <__gedf2+0x3e>
8000c94e:	d9 a4 10 00 	lea %a4,[%sp]16
8000c952:	d9 a5 24 00 	lea %a5,[%sp]36
8000c956:	6d 00 e9 01 	call 8000cd28 <__fpcmp_parts_d>
8000c95a:	00 90       	ret 

8000c95c <__ltdf2>:
8000c95c:	20 38       	sub.a %sp,56
8000c95e:	40 a4       	mov.aa %a4,%sp
8000c960:	d9 a5 10 00 	lea %a5,[%sp]16
8000c964:	89 a4 40 09 	st.d [%sp],%e4
8000c968:	89 a6 48 09 	st.d [%sp]8,%e6
8000c96c:	6d 00 88 01 	call 8000cc7c <__unpack_d>
8000c970:	d9 a4 08 00 	lea %a4,[%sp]8
8000c974:	d9 a5 24 00 	lea %a5,[%sp]36
8000c978:	6d 00 82 01 	call 8000cc7c <__unpack_d>
8000c97c:	39 af 10 00 	ld.bu %d15,[%sp]16
8000c980:	82 12       	mov %d2,1
8000c982:	bf 2f 0c 80 	jlt.u %d15,2,8000c99a <__ltdf2+0x3e>
8000c986:	39 af 24 00 	ld.bu %d15,[%sp]36
8000c98a:	bf 2f 08 80 	jlt.u %d15,2,8000c99a <__ltdf2+0x3e>
8000c98e:	d9 a4 10 00 	lea %a4,[%sp]16
8000c992:	d9 a5 24 00 	lea %a5,[%sp]36
8000c996:	6d 00 c9 01 	call 8000cd28 <__fpcmp_parts_d>
8000c99a:	00 90       	ret 

8000c99c <__floatsidf>:
8000c99c:	20 18       	sub.a %sp,24
8000c99e:	82 3f       	mov %d15,3
8000c9a0:	2c a4       	st.b [%sp]4,%d15
8000c9a2:	8f 14 1e f0 	sh %d15,%d4,-31
8000c9a6:	78 02       	st.w [%sp]8,%d15
8000c9a8:	f6 44       	jnz %d4,8000c9b0 <__floatsidf+0x14>
8000c9aa:	82 2f       	mov %d15,2
8000c9ac:	2c a4       	st.b [%sp]4,%d15
8000c9ae:	3c 16       	j 8000c9da <__floatsidf+0x3e>
8000c9b0:	6e 09       	jz %d15,8000c9c2 <__floatsidf+0x26>
8000c9b2:	7b 00 00 f8 	movh %d15,32768
8000c9b6:	82 02       	mov %d2,0
8000c9b8:	7b 00 1e 3c 	movh %d3,49632
8000c9bc:	5f f4 13 00 	jeq %d4,%d15,8000c9e2 <__floatsidf+0x46>
8000c9c0:	32 54       	rsub %d4
8000c9c2:	0f 04 b0 f1 	clz %d15,%d4
8000c9c6:	1b df 01 60 	addi %d6,%d15,29
8000c9ca:	82 05       	mov %d5,0
8000c9cc:	6d 00 af 00 	call 8000cb2a <__ashldi3>
8000c9d0:	8b ff 01 f1 	rsub %d15,%d15,31
8000c9d4:	89 a2 50 09 	st.d [%sp]16,%e2
8000c9d8:	78 03       	st.w [%sp]12,%d15
8000c9da:	d9 a4 04 00 	lea %a4,[%sp]4
8000c9de:	6d 00 c6 00 	call 8000cb6a <__pack_d>
8000c9e2:	00 90       	ret 

8000c9e4 <__fixdfsi>:
8000c9e4:	20 20       	sub.a %sp,32
8000c9e6:	d9 a4 20 00 	lea %a4,[%sp]32
8000c9ea:	89 44 64 f5 	st.d [+%a4]-28,%e4
8000c9ee:	d9 a5 0c 00 	lea %a5,[%sp]12
8000c9f2:	6d 00 45 01 	call 8000cc7c <__unpack_d>
8000c9f6:	0c ac       	ld.bu %d15,[%sp]12
8000c9f8:	82 02       	mov %d2,0
8000c9fa:	bf 3f 1b 80 	jlt.u %d15,3,8000ca30 <__fixdfsi+0x4c>
8000c9fe:	5e 48       	jne %d15,4,8000ca0e <__fixdfsi+0x2a>
8000ca00:	7b 00 00 28 	movh %d2,32768
8000ca04:	58 04       	ld.w %d15,[%sp]16
8000ca06:	1b f2 ff 3f 	addi %d3,%d2,-1
8000ca0a:	6a 32       	cmovn %d2,%d15,%d3
8000ca0c:	00 90       	ret 
8000ca0e:	19 a6 14 00 	ld.w %d6,[%sp]20
8000ca12:	82 02       	mov %d2,0
8000ca14:	0e 6e       	jltz %d6,8000ca30 <__fixdfsi+0x4c>
8000ca16:	8b f6 81 f2 	ge %d15,%d6,31
8000ca1a:	ee f3       	jnz %d15,8000ca00 <__fixdfsi+0x1c>
8000ca1c:	09 a4 58 09 	ld.d %e4,[%sp]24
8000ca20:	8b c6 03 61 	rsub %d6,%d6,60
8000ca24:	6d 00 90 00 	call 8000cb44 <__lshrdi3>
8000ca28:	58 04       	ld.w %d15,[%sp]16
8000ca2a:	8b 02 00 41 	rsub %d4,%d2,0
8000ca2e:	2a 42       	cmov %d2,%d15,%d4
8000ca30:	00 90       	ret 

8000ca32 <__floatunsidf>:
8000ca32:	20 18       	sub.a %sp,24
8000ca34:	82 0f       	mov %d15,0
8000ca36:	78 02       	st.w [%sp]8,%d15
8000ca38:	f6 44       	jnz %d4,8000ca40 <__floatunsidf+0xe>
8000ca3a:	82 2f       	mov %d15,2
8000ca3c:	2c a4       	st.b [%sp]4,%d15
8000ca3e:	3c 0f       	j 8000ca5c <__floatunsidf+0x2a>
8000ca40:	82 3f       	mov %d15,3
8000ca42:	2c a4       	st.b [%sp]4,%d15
8000ca44:	0f 04 b0 f1 	clz %d15,%d4
8000ca48:	1b df 01 60 	addi %d6,%d15,29
8000ca4c:	82 05       	mov %d5,0
8000ca4e:	6d 00 6e 00 	call 8000cb2a <__ashldi3>
8000ca52:	8b ff 01 f1 	rsub %d15,%d15,31
8000ca56:	89 a2 50 09 	st.d [%sp]16,%e2
8000ca5a:	78 03       	st.w [%sp]12,%d15
8000ca5c:	d9 a4 04 00 	lea %a4,[%sp]4
8000ca60:	1d 00 85 00 	j 8000cb6a <__pack_d>

8000ca64 <__udivdi3>:
8000ca64:	0f 67 a0 20 	or %d2,%d7,%d6
8000ca68:	0b 45 10 a8 	mov %e10,%d5,%d4
8000ca6c:	02 6f       	mov %d15,%d6
8000ca6e:	02 7c       	mov %d12,%d7
8000ca70:	d2 f8       	mov %e8,-1
8000ca72:	df 02 46 00 	jeq %d2,0,8000cafe <__udivdi3+0x9a>
8000ca76:	8f 07 40 21 	or %d2,%d7,0
8000ca7a:	f6 2d       	jnz %d2,8000ca94 <__udivdi3+0x30>
8000ca7c:	4b 6b 11 82 	div.u %e8,%d11,%d6
8000ca80:	d2 04       	mov %e4,0
8000ca82:	02 a4       	mov %d4,%d10
8000ca84:	42 95       	add %d5,%d9
8000ca86:	6d 00 a4 01 	call 8000cdce <__udiv6432>
8000ca8a:	82 04       	mov %d4,0
8000ca8c:	02 85       	mov %d5,%d8
8000ca8e:	13 12 40 84 	madd.u %e8,%e4,%d2,1
8000ca92:	3c 36       	j 8000cafe <__udivdi3+0x9a>
8000ca94:	0b 7b 00 21 	eq %d2,%d11,%d7
8000ca98:	0b 64 30 22 	and.lt.u %d2,%d4,%d6
8000ca9c:	0b 7b a0 22 	or.lt.u %d2,%d11,%d7
8000caa0:	d2 08       	mov %e8,0
8000caa2:	df 02 2e 80 	jne %d2,0,8000cafe <__udivdi3+0x9a>
8000caa6:	77 4b 80 5f 	dextr %d5,%d11,%d4,31
8000caaa:	0f 07 b0 d1 	clz %d13,%d7
8000caae:	60 5f       	mov.a %a15,%d5
8000cab0:	0b 67 10 48 	mov %e4,%d7,%d6
8000cab4:	02 d6       	mov %d6,%d13
8000cab6:	6d 00 3a 00 	call 8000cb2a <__ashldi3>
8000caba:	8f fb 1f e0 	sh %d14,%d11,-1
8000cabe:	80 f4       	mov.d %d4,%a15
8000cac0:	02 36       	mov %d6,%d3
8000cac2:	02 e5       	mov %d5,%d14
8000cac4:	6d 00 85 01 	call 8000cdce <__udiv6432>
8000cac8:	8b fd 01 d1 	rsub %d13,%d13,31
8000cacc:	8b 0d 00 31 	rsub %d3,%d13,0
8000cad0:	0f 32 00 30 	sh %d3,%d2,%d3
8000cad4:	02 32       	mov %d2,%d3
8000cad6:	8b f2 9f 80 	addx %d8,%d2,-1
8000cada:	23 f8 68 aa 	msub.u %e10,%e10,%d8,%d15
8000cade:	82 03       	mov %d3,0
8000cae0:	8b f3 bf 90 	addc %d9,%d3,-1
8000cae4:	23 c8 0a bb 	msub %d11,%d11,%d8,%d12
8000cae8:	23 f9 0a bb 	msub %d11,%d11,%d9,%d15
8000caec:	0b cb 00 41 	eq %d4,%d11,%d12
8000caf0:	0b fa 30 42 	and.lt.u %d4,%d10,%d15
8000caf4:	0b cb a0 42 	or.lt.u %d4,%d11,%d12
8000caf8:	f6 43       	jnz %d4,8000cafe <__udivdi3+0x9a>
8000cafa:	0b 23 10 88 	mov %e8,%d3,%d2
8000cafe:	0b 89 10 28 	mov %e2,%d9,%d8
8000cb02:	00 90       	ret 

8000cb04 <__umoddi3>:
8000cb04:	0f 67 a0 90 	or %d9,%d7,%d6
8000cb08:	02 6f       	mov %d15,%d6
8000cb0a:	d2 00       	mov %e0,0
8000cb0c:	76 9c       	jz %d9,8000cb24 <__umoddi3+0x20>
8000cb0e:	02 7a       	mov %d10,%d7
8000cb10:	0b 45 10 88 	mov %e8,%d5,%d4
8000cb14:	6d ff a8 ff 	call 8000ca64 <__udivdi3>
8000cb18:	23 f2 68 08 	msub.u %e0,%e8,%d2,%d15
8000cb1c:	23 a2 0a 11 	msub %d1,%d1,%d2,%d10
8000cb20:	23 f3 0a 11 	msub %d1,%d1,%d3,%d15
8000cb24:	0b 01 10 28 	mov %e2,%d1,%d0
8000cb28:	00 90       	ret 

8000cb2a <__ashldi3>:
8000cb2a:	6f 56 07 80 	jnz.t %d6,5,8000cb38 <__ashldi3+0xe>
8000cb2e:	0f 64 00 20 	sh %d2,%d4,%d6
8000cb32:	17 45 80 36 	dextr %d3,%d5,%d4,%d6
8000cb36:	00 90       	ret 
8000cb38:	8b 06 1e 60 	add %d6,%d6,-32
8000cb3c:	82 02       	mov %d2,0
8000cb3e:	0f 64 00 30 	sh %d3,%d4,%d6
8000cb42:	00 90       	ret 

8000cb44 <__lshrdi3>:
8000cb44:	6f 56 0c 80 	jnz.t %d6,5,8000cb5c <__lshrdi3+0x18>
8000cb48:	8b 06 02 71 	rsub %d7,%d6,32
8000cb4c:	32 56       	rsub %d6
8000cb4e:	17 45 80 27 	dextr %d2,%d5,%d4,%d7
8000cb52:	0f 65 00 30 	sh %d3,%d5,%d6
8000cb56:	2b 42 40 26 	sel %d2,%d6,%d2,%d4
8000cb5a:	00 90       	ret 
8000cb5c:	8b 06 02 60 	add %d6,%d6,32
8000cb60:	32 56       	rsub %d6
8000cb62:	0f 65 00 20 	sh %d2,%d5,%d6
8000cb66:	82 03       	mov %d3,0
8000cb68:	00 90       	ret 

8000cb6a <__pack_d>:
8000cb6a:	14 42       	ld.bu %d2,[%a4]
8000cb6c:	19 49 0c 00 	ld.w %d9,[%a4]12
8000cb70:	19 48 10 00 	ld.w %d8,[%a4]16
8000cb74:	19 4c 04 00 	ld.w %d12,[%a4]4
8000cb78:	ff 22 0b 80 	jge.u %d2,2,8000cb8e <__pack_d+0x24>
8000cb7c:	77 98 00 9c 	dextr %d9,%d8,%d9,24
8000cb80:	06 88       	sh %d8,-8
8000cb82:	02 95       	mov %d5,%d9
8000cb84:	b7 18 8d 49 	insert %d4,%d8,1,19,13
8000cb88:	3b f0 7f f0 	mov %d15,2047
8000cb8c:	3c 6f       	j 8000cc6a <__pack_d+0x100>
8000cb8e:	3b f0 7f f0 	mov %d15,2047
8000cb92:	d2 04       	mov %e4,0
8000cb94:	df 42 6b 00 	jeq %d2,4,8000cc6a <__pack_d+0x100>
8000cb98:	0f 89 a0 f0 	or %d15,%d9,%d8
8000cb9c:	8b 22 00 32 	eq %d3,%d2,2
8000cba0:	8b 0f e0 34 	or.eq %d3,%d15,0
8000cba4:	82 0f       	mov %d15,0
8000cba6:	df 03 62 80 	jne %d3,0,8000cc6a <__pack_d+0x100>
8000cbaa:	19 42 08 00 	ld.w %d2,[%a4]8
8000cbae:	3b 20 c0 ff 	mov %d15,-1022
8000cbb2:	7f f2 36 00 	jge %d2,%d15,8000cc1e <__pack_d+0xb4>
8000cbb6:	a2 2f       	sub %d15,%d2
8000cbb8:	8b 9f 83 42 	ge %d4,%d15,57
8000cbbc:	82 02       	mov %d2,0
8000cbbe:	df 04 18 80 	jne %d4,0,8000cbee <__pack_d+0x84>
8000cbc2:	0b 98 10 48 	mov %e4,%d8,%d9
8000cbc6:	02 f6       	mov %d6,%d15
8000cbc8:	6d ff be ff 	call 8000cb44 <__lshrdi3>
8000cbcc:	d2 14       	mov %e4,1
8000cbce:	02 f6       	mov %d6,%d15
8000cbd0:	0b 32 10 a8 	mov %e10,%d2,%d3
8000cbd4:	6d ff ab ff 	call 8000cb2a <__ashldi3>
8000cbd8:	8b f2 9f 20 	addx %d2,%d2,-1
8000cbdc:	8b f3 bf 30 	addc %d3,%d3,-1
8000cbe0:	26 29       	and %d9,%d2
8000cbe2:	26 38       	and %d8,%d3
8000cbe4:	a6 98       	or %d8,%d9
8000cbe6:	02 b2       	mov %d2,%d11
8000cbe8:	8b 08 00 25 	or.ne %d2,%d8,0
8000cbec:	02 a3       	mov %d3,%d10
8000cbee:	02 2f       	mov %d15,%d2
8000cbf0:	16 ff       	and %d15,255
8000cbf2:	8b 0f 28 f2 	ne %d15,%d15,128
8000cbf6:	ee 07       	jnz %d15,8000cc04 <__pack_d+0x9a>
8000cbf8:	8f 02 10 f1 	and %d15,%d2,256
8000cbfc:	6e 08       	jz %d15,8000cc0c <__pack_d+0xa2>
8000cbfe:	8b 02 88 20 	addx %d2,%d2,128
8000cc02:	3c 03       	j 8000cc08 <__pack_d+0x9e>
8000cc04:	8b f2 87 20 	addx %d2,%d2,127
8000cc08:	8b 03 a0 30 	addc %d3,%d3,0
8000cc0c:	7b 00 00 41 	movh %d4,4096
8000cc10:	0b 43 50 f1 	ge.u %d15,%d3,%d4
8000cc14:	77 23 00 5c 	dextr %d5,%d3,%d2,24
8000cc18:	8f 83 1f 40 	sh %d4,%d3,-8
8000cc1c:	3c 27       	j 8000cc6a <__pack_d+0x100>
8000cc1e:	3b 00 40 30 	mov %d3,1024
8000cc22:	3b f0 7f f0 	mov %d15,2047
8000cc26:	7f 32 22 00 	jge %d2,%d3,8000cc6a <__pack_d+0x100>
8000cc2a:	02 9f       	mov %d15,%d9
8000cc2c:	16 ff       	and %d15,255
8000cc2e:	8b 0f 28 f2 	ne %d15,%d15,128
8000cc32:	ee 07       	jnz %d15,8000cc40 <__pack_d+0xd6>
8000cc34:	8f 09 10 f1 	and %d15,%d9,256
8000cc38:	6e 08       	jz %d15,8000cc48 <__pack_d+0xde>
8000cc3a:	8b 09 88 90 	addx %d9,%d9,128
8000cc3e:	3c 03       	j 8000cc44 <__pack_d+0xda>
8000cc40:	8b f9 87 90 	addx %d9,%d9,127
8000cc44:	8b 08 a0 80 	addc %d8,%d8,0
8000cc48:	7b 00 00 32 	movh %d3,8192
8000cc4c:	0b 38 50 f1 	ge.u %d15,%d8,%d3
8000cc50:	ee 04       	jnz %d15,8000cc58 <__pack_d+0xee>
8000cc52:	1b f2 3f f0 	addi %d15,%d2,1023
8000cc56:	3c 06       	j 8000cc62 <__pack_d+0xf8>
8000cc58:	77 98 80 9f 	dextr %d9,%d8,%d9,31
8000cc5c:	1b 02 40 f0 	addi %d15,%d2,1024
8000cc60:	06 f8       	sh %d8,-1
8000cc62:	77 98 00 5c 	dextr %d5,%d8,%d9,24
8000cc66:	8f 88 1f 40 	sh %d4,%d8,-8
8000cc6a:	d2 02       	mov %e2,0
8000cc6c:	37 43 14 40 	insert %d4,%d3,%d4,0,20
8000cc70:	37 f4 0b fa 	insert %d15,%d4,%d15,20,11
8000cc74:	02 52       	mov %d2,%d5
8000cc76:	37 cf 81 3f 	insert %d3,%d15,%d12,31,1
8000cc7a:	00 90       	ret 

8000cc7c <__unpack_d>:
8000cc7c:	19 44 04 00 	ld.w %d4,[%a4]4
8000cc80:	54 42       	ld.w %d2,[%a4]
8000cc82:	37 04 74 50 	extr.u %d5,%d4,0,20
8000cc86:	37 04 6b fa 	extr.u %d15,%d4,20,11
8000cc8a:	8f 14 1e 40 	sh %d4,%d4,-31
8000cc8e:	59 54 04 00 	st.w [%a5]4,%d4
8000cc92:	02 53       	mov %d3,%d5
8000cc94:	ee 21       	jnz %d15,8000ccd6 <__unpack_d+0x5a>
8000cc96:	0f 25 a0 f0 	or %d15,%d5,%d2
8000cc9a:	ee 03       	jnz %d15,8000cca0 <__unpack_d+0x24>
8000cc9c:	82 2f       	mov %d15,2
8000cc9e:	3c 23       	j 8000cce4 <__unpack_d+0x68>
8000cca0:	3b 20 c0 ff 	mov %d15,-1022
8000cca4:	6c 52       	st.w [%a5]8,%d15
8000cca6:	82 3f       	mov %d15,3
8000cca8:	77 25 00 34 	dextr %d3,%d5,%d2,8
8000ccac:	2c 50       	st.b [%a5]0,%d15
8000ccae:	8f 82 00 20 	sh %d2,%d2,8
8000ccb2:	3b 10 c0 ff 	mov %d15,-1023
8000ccb6:	77 23 80 30 	dextr %d3,%d3,%d2,1
8000ccba:	7b 00 00 61 	movh %d6,4096
8000ccbe:	0b 63 30 51 	lt.u %d5,%d3,%d6
8000ccc2:	02 f4       	mov %d4,%d15
8000ccc4:	06 12       	sh %d2,1
8000ccc6:	c2 ff       	add %d15,-1
8000ccc8:	df 05 f7 ff 	jne %d5,0,8000ccb6 <__unpack_d+0x3a>
8000cccc:	59 54 08 00 	st.w [%a5]8,%d4
8000ccd0:	59 52 0c 00 	st.w [%a5]12,%d2
8000ccd4:	3c 27       	j 8000cd22 <__unpack_d+0xa6>
8000ccd6:	3b f0 7f 40 	mov %d4,2047
8000ccda:	fe 47       	jne %d15,%d4,8000cd08 <__unpack_d+0x8c>
8000ccdc:	0f 25 a0 f0 	or %d15,%d5,%d2
8000cce0:	ee 04       	jnz %d15,8000cce8 <__unpack_d+0x6c>
8000cce2:	82 4f       	mov %d15,4
8000cce4:	2c 50       	st.b [%a5]0,%d15
8000cce6:	00 90       	ret 
8000cce8:	7b 80 00 f0 	movh %d15,8
8000ccec:	26 5f       	and %d15,%d5
8000ccee:	6e 02       	jz %d15,8000ccf2 <__unpack_d+0x76>
8000ccf0:	82 1f       	mov %d15,1
8000ccf2:	2c 50       	st.b [%a5]0,%d15
8000ccf4:	b7 03 81 f9 	insert %d15,%d3,0,19,1
8000ccf8:	77 2f 00 f4 	dextr %d15,%d15,%d2,8
8000ccfc:	8f 82 00 40 	sh %d4,%d2,8
8000cd00:	59 54 0c 00 	st.w [%a5]12,%d4
8000cd04:	6c 54       	st.w [%a5]16,%d15
8000cd06:	00 90       	ret 
8000cd08:	1b 1f c0 ff 	addi %d15,%d15,-1023
8000cd0c:	77 25 00 34 	dextr %d3,%d5,%d2,8
8000cd10:	6c 52       	st.w [%a5]8,%d15
8000cd12:	8f 82 00 20 	sh %d2,%d2,8
8000cd16:	82 3f       	mov %d15,3
8000cd18:	b7 f3 01 3e 	insert %d3,%d3,15,28,1
8000cd1c:	2c 50       	st.b [%a5]0,%d15
8000cd1e:	59 52 0c 00 	st.w [%a5]12,%d2
8000cd22:	59 53 10 00 	st.w [%a5]16,%d3
8000cd26:	00 90       	ret 

8000cd28 <__fpcmp_parts_d>:
8000cd28:	14 43       	ld.bu %d3,[%a4]
8000cd2a:	82 12       	mov %d2,1
8000cd2c:	bf 23 50 80 	jlt.u %d3,2,8000cdcc <__fpcmp_parts_d+0xa4>
8000cd30:	0c 50       	ld.bu %d15,[%a5]0
8000cd32:	bf 2f 4d 80 	jlt.u %d15,2,8000cdcc <__fpcmp_parts_d+0xa4>
8000cd36:	8b 43 00 42 	eq %d4,%d3,4
8000cd3a:	8b 4f 00 22 	eq %d2,%d15,4
8000cd3e:	0f 24 80 50 	and %d5,%d4,%d2
8000cd42:	76 56       	jz %d5,8000cd4e <__fpcmp_parts_d+0x26>
8000cd44:	19 52 04 00 	ld.w %d2,[%a5]4
8000cd48:	4c 41       	ld.w %d15,[%a4]4
8000cd4a:	a2 f2       	sub %d2,%d15
8000cd4c:	00 90       	ret 
8000cd4e:	76 47       	jz %d4,8000cd5c <__fpcmp_parts_d+0x34>
8000cd50:	19 42 04 00 	ld.w %d2,[%a4]4
8000cd54:	82 1f       	mov %d15,1
8000cd56:	ab ff bf 22 	seln %d2,%d2,%d15,-1
8000cd5a:	00 90       	ret 
8000cd5c:	76 27       	jz %d2,8000cd6a <__fpcmp_parts_d+0x42>
8000cd5e:	19 52 04 00 	ld.w %d2,[%a5]4
8000cd62:	82 ff       	mov %d15,-1
8000cd64:	ab 1f a0 22 	seln %d2,%d2,%d15,1
8000cd68:	00 90       	ret 
8000cd6a:	df 23 06 80 	jne %d3,2,8000cd76 <__fpcmp_parts_d+0x4e>
8000cd6e:	82 02       	mov %d2,0
8000cd70:	df 2f f7 ff 	jne %d15,2,8000cd5e <__fpcmp_parts_d+0x36>
8000cd74:	00 90       	ret 
8000cd76:	df 2f ed 7f 	jeq %d15,2,8000cd50 <__fpcmp_parts_d+0x28>
8000cd7a:	19 45 04 00 	ld.w %d5,[%a4]4
8000cd7e:	4c 51       	ld.w %d15,[%a5]4
8000cd80:	5f f5 19 80 	jne %d5,%d15,8000cdb2 <__fpcmp_parts_d+0x8a>
8000cd84:	19 42 08 00 	ld.w %d2,[%a4]8
8000cd88:	4c 52       	ld.w %d15,[%a5]8
8000cd8a:	3f 2f 14 00 	jlt %d15,%d2,8000cdb2 <__fpcmp_parts_d+0x8a>
8000cd8e:	3f f2 1c 00 	jlt %d2,%d15,8000cdc6 <__fpcmp_parts_d+0x9e>
8000cd92:	19 43 10 00 	ld.w %d3,[%a4]16
8000cd96:	19 54 10 00 	ld.w %d4,[%a5]16
8000cd9a:	19 47 0c 00 	ld.w %d7,[%a4]12
8000cd9e:	19 56 0c 00 	ld.w %d6,[%a5]12
8000cda2:	0b 43 00 21 	eq %d2,%d3,%d4
8000cda6:	0b 76 50 22 	and.ge.u %d2,%d6,%d7
8000cdaa:	0b 43 a0 22 	or.lt.u %d2,%d3,%d4
8000cdae:	3a 43       	eq %d15,%d3,%d4
8000cdb0:	f6 25       	jnz %d2,8000cdba <__fpcmp_parts_d+0x92>
8000cdb2:	82 12       	mov %d2,1
8000cdb4:	ab f2 bf 25 	seln %d2,%d5,%d2,-1
8000cdb8:	00 90       	ret 
8000cdba:	0b 67 50 f2 	and.ge.u %d15,%d7,%d6
8000cdbe:	0b 34 a0 f2 	or.lt.u %d15,%d4,%d3
8000cdc2:	82 02       	mov %d2,0
8000cdc4:	ee 04       	jnz %d15,8000cdcc <__fpcmp_parts_d+0xa4>
8000cdc6:	82 f2       	mov %d2,-1
8000cdc8:	ab 12 a0 25 	seln %d2,%d5,%d2,1
8000cdcc:	00 90       	ret 

8000cdce <__udiv6432>:
8000cdce:	02 53       	mov %d3,%d5
8000cdd0:	82 f2       	mov %d2,-1
8000cdd2:	7f 65 4b 80 	jge.u %d5,%d6,8000ce68 <__udiv6432+0x9a>
8000cdd6:	0f 06 b0 21 	clz %d2,%d6
8000cdda:	0f 26 00 60 	sh %d6,%d6,%d2
8000cdde:	17 45 80 52 	dextr %d5,%d5,%d4,%d2
8000cde2:	2b 35 40 32 	sel %d3,%d2,%d5,%d3
8000cde6:	8f 06 1f 70 	sh %d7,%d6,-16
8000cdea:	4b 73 11 02 	div.u %e0,%d3,%d7
8000cdee:	b7 06 10 88 	insert %d8,%d6,0,16,16
8000cdf2:	0f 24 00 20 	sh %d2,%d4,%d2
8000cdf6:	02 05       	mov %d5,%d0
8000cdf8:	23 07 0a 13 	msub %d1,%d3,%d7,%d0
8000cdfc:	e2 80       	mul %d0,%d8
8000cdfe:	8f 02 1f b0 	sh %d11,%d2,-16
8000ce02:	b7 02 10 28 	insert %d2,%d2,0,16,16
8000ce06:	82 0c       	mov %d12,0
8000ce08:	7b 10 00 90 	movh %d9,1
8000ce0c:	7f 95 09 80 	jge.u %d5,%d9,8000ce1e <__udiv6432+0x50>
8000ce10:	8f 01 01 f0 	sh %d15,%d1,16
8000ce14:	0b 0c 00 a0 	add %d10,%d12,%d0
8000ce18:	42 bf       	add %d15,%d11
8000ce1a:	7f af 07 80 	jge.u %d15,%d10,8000ce28 <__udiv6432+0x5a>
8000ce1e:	42 71       	add %d1,%d7
8000ce20:	c2 f5       	add %d5,-1
8000ce22:	a2 8c       	sub %d12,%d8
8000ce24:	3f 91 f4 ff 	jlt.u %d1,%d9,8000ce0c <__udiv6432+0x3e>
8000ce28:	8f 03 01 30 	sh %d3,%d3,16
8000ce2c:	42 3b       	add %d11,%d3
8000ce2e:	23 65 0a 6b 	msub %d6,%d11,%d5,%d6
8000ce32:	82 0a       	mov %d10,0
8000ce34:	4b 76 11 02 	div.u %e0,%d6,%d7
8000ce38:	7b 10 00 10 	movh %d1,1
8000ce3c:	02 03       	mov %d3,%d0
8000ce3e:	23 07 0a 66 	msub %d6,%d6,%d7,%d0
8000ce42:	e2 80       	mul %d0,%d8
8000ce44:	7f 13 09 80 	jge.u %d3,%d1,8000ce56 <__udiv6432+0x88>
8000ce48:	8f 06 01 f0 	sh %d15,%d6,16
8000ce4c:	0b 0a 00 90 	add %d9,%d10,%d0
8000ce50:	42 2f       	add %d15,%d2
8000ce52:	7f 9f 07 80 	jge.u %d15,%d9,8000ce60 <__udiv6432+0x92>
8000ce56:	42 76       	add %d6,%d7
8000ce58:	c2 f3       	add %d3,-1
8000ce5a:	a2 8a       	sub %d10,%d8
8000ce5c:	3f 16 f4 ff 	jlt.u %d6,%d1,8000ce44 <__udiv6432+0x76>
8000ce60:	8f 05 01 50 	sh %d5,%d5,16
8000ce64:	0b 53 00 20 	add %d2,%d3,%d5
8000ce68:	00 90       	ret 
8000ce6a:	00 00       	nop 
8000ce6c:	00 00       	nop 
	...

Disassembly of section .inttab:

50100000 <TriCore_int_table>:
50100000:	00 a0       	debug 
	...

50100020 <___interrupt_1>:
50100020:	9d 80 7a 46 	ja 80008cf4 <__interrupt_1>
	...

50100040 <__interrupt_2>:
50100040:	e0 02       	bisr 2
50100042:	91 00 00 f7 	movh.a %a15,28672
50100046:	d9 ff 10 a4 	lea %a15,[%a15]17040 <70004290 <Cdisptab+0x10>>
5010004a:	c4 fe       	ld.a %a14,[%a15+]
5010004c:	54 f4       	ld.w %d4,[%a15]
5010004e:	2d 0e 00 00 	calli %a14
50100052:	0d 00 40 02 	rslcx 
50100056:	00 80       	rfe 
	...

50100060 <__interrupt_3>:
50100060:	e0 03       	bisr 3
50100062:	91 00 00 f7 	movh.a %a15,28672
50100066:	d9 ff 18 a4 	lea %a15,[%a15]17048 <70004298 <Cdisptab+0x18>>
5010006a:	c4 fe       	ld.a %a14,[%a15+]
5010006c:	54 f4       	ld.w %d4,[%a15]
5010006e:	2d 0e 00 00 	calli %a14
50100072:	0d 00 40 02 	rslcx 
50100076:	00 80       	rfe 
	...

50100080 <__interrupt_4>:
50100080:	e0 04       	bisr 4
50100082:	91 00 00 f7 	movh.a %a15,28672
50100086:	d9 ff 20 a4 	lea %a15,[%a15]17056 <700042a0 <Cdisptab+0x20>>
5010008a:	c4 fe       	ld.a %a14,[%a15+]
5010008c:	54 f4       	ld.w %d4,[%a15]
5010008e:	2d 0e 00 00 	calli %a14
50100092:	0d 00 40 02 	rslcx 
50100096:	00 80       	rfe 
	...

501000a0 <__interrupt_5>:
501000a0:	e0 05       	bisr 5
501000a2:	91 00 00 f7 	movh.a %a15,28672
501000a6:	d9 ff 28 a4 	lea %a15,[%a15]17064 <700042a8 <Cdisptab+0x28>>
501000aa:	c4 fe       	ld.a %a14,[%a15+]
501000ac:	54 f4       	ld.w %d4,[%a15]
501000ae:	2d 0e 00 00 	calli %a14
501000b2:	0d 00 40 02 	rslcx 
501000b6:	00 80       	rfe 
	...

501000c0 <__interrupt_6>:
501000c0:	e0 06       	bisr 6
501000c2:	91 00 00 f7 	movh.a %a15,28672
501000c6:	d9 ff 30 a4 	lea %a15,[%a15]17072 <700042b0 <Cdisptab+0x30>>
501000ca:	c4 fe       	ld.a %a14,[%a15+]
501000cc:	54 f4       	ld.w %d4,[%a15]
501000ce:	2d 0e 00 00 	calli %a14
501000d2:	0d 00 40 02 	rslcx 
501000d6:	00 80       	rfe 
	...

501000e0 <__interrupt_7>:
501000e0:	e0 07       	bisr 7
501000e2:	91 00 00 f7 	movh.a %a15,28672
501000e6:	d9 ff 38 a4 	lea %a15,[%a15]17080 <700042b8 <Cdisptab+0x38>>
501000ea:	c4 fe       	ld.a %a14,[%a15+]
501000ec:	54 f4       	ld.w %d4,[%a15]
501000ee:	2d 0e 00 00 	calli %a14
501000f2:	0d 00 40 02 	rslcx 
501000f6:	00 80       	rfe 
	...

50100100 <__interrupt_8>:
50100100:	e0 08       	bisr 8
50100102:	91 00 00 f7 	movh.a %a15,28672
50100106:	d9 ff 00 b4 	lea %a15,[%a15]17088 <700042c0 <Cdisptab+0x40>>
5010010a:	c4 fe       	ld.a %a14,[%a15+]
5010010c:	54 f4       	ld.w %d4,[%a15]
5010010e:	2d 0e 00 00 	calli %a14
50100112:	0d 00 40 02 	rslcx 
50100116:	00 80       	rfe 
	...

50100120 <__interrupt_9>:
50100120:	e0 09       	bisr 9
50100122:	91 00 00 f7 	movh.a %a15,28672
50100126:	d9 ff 08 b4 	lea %a15,[%a15]17096 <700042c8 <Cdisptab+0x48>>
5010012a:	c4 fe       	ld.a %a14,[%a15+]
5010012c:	54 f4       	ld.w %d4,[%a15]
5010012e:	2d 0e 00 00 	calli %a14
50100132:	0d 00 40 02 	rslcx 
50100136:	00 80       	rfe 
	...

50100140 <__interrupt_10>:
50100140:	e0 0a       	bisr 10
50100142:	91 00 00 f7 	movh.a %a15,28672
50100146:	d9 ff 10 b4 	lea %a15,[%a15]17104 <700042d0 <Cdisptab+0x50>>
5010014a:	c4 fe       	ld.a %a14,[%a15+]
5010014c:	54 f4       	ld.w %d4,[%a15]
5010014e:	2d 0e 00 00 	calli %a14
50100152:	0d 00 40 02 	rslcx 
50100156:	00 80       	rfe 
	...

50100160 <__interrupt_11>:
50100160:	e0 0b       	bisr 11
50100162:	91 00 00 f7 	movh.a %a15,28672
50100166:	d9 ff 18 b4 	lea %a15,[%a15]17112 <700042d8 <Cdisptab+0x58>>
5010016a:	c4 fe       	ld.a %a14,[%a15+]
5010016c:	54 f4       	ld.w %d4,[%a15]
5010016e:	2d 0e 00 00 	calli %a14
50100172:	0d 00 40 02 	rslcx 
50100176:	00 80       	rfe 
	...

50100180 <__interrupt_12>:
50100180:	e0 0c       	bisr 12
50100182:	91 00 00 f7 	movh.a %a15,28672
50100186:	d9 ff 20 b4 	lea %a15,[%a15]17120 <700042e0 <Cdisptab+0x60>>
5010018a:	c4 fe       	ld.a %a14,[%a15+]
5010018c:	54 f4       	ld.w %d4,[%a15]
5010018e:	2d 0e 00 00 	calli %a14
50100192:	0d 00 40 02 	rslcx 
50100196:	00 80       	rfe 
	...

501001a0 <__interrupt_13>:
501001a0:	e0 0d       	bisr 13
501001a2:	91 00 00 f7 	movh.a %a15,28672
501001a6:	d9 ff 28 b4 	lea %a15,[%a15]17128 <700042e8 <Cdisptab+0x68>>
501001aa:	c4 fe       	ld.a %a14,[%a15+]
501001ac:	54 f4       	ld.w %d4,[%a15]
501001ae:	2d 0e 00 00 	calli %a14
501001b2:	0d 00 40 02 	rslcx 
501001b6:	00 80       	rfe 
	...

501001c0 <__interrupt_14>:
501001c0:	e0 0e       	bisr 14
501001c2:	91 00 00 f7 	movh.a %a15,28672
501001c6:	d9 ff 30 b4 	lea %a15,[%a15]17136 <700042f0 <Cdisptab+0x70>>
501001ca:	c4 fe       	ld.a %a14,[%a15+]
501001cc:	54 f4       	ld.w %d4,[%a15]
501001ce:	2d 0e 00 00 	calli %a14
501001d2:	0d 00 40 02 	rslcx 
501001d6:	00 80       	rfe 
	...

501001e0 <__interrupt_15>:
501001e0:	e0 0f       	bisr 15
501001e2:	91 00 00 f7 	movh.a %a15,28672
501001e6:	d9 ff 38 b4 	lea %a15,[%a15]17144 <700042f8 <Cdisptab+0x78>>
501001ea:	c4 fe       	ld.a %a14,[%a15+]
501001ec:	54 f4       	ld.w %d4,[%a15]
501001ee:	2d 0e 00 00 	calli %a14
501001f2:	0d 00 40 02 	rslcx 
501001f6:	00 80       	rfe 
	...

50100200 <__interrupt_16>:
50100200:	e0 10       	bisr 16
50100202:	91 00 00 f7 	movh.a %a15,28672
50100206:	d9 ff 00 c4 	lea %a15,[%a15]17152 <70004300 <Cdisptab+0x80>>
5010020a:	c4 fe       	ld.a %a14,[%a15+]
5010020c:	54 f4       	ld.w %d4,[%a15]
5010020e:	2d 0e 00 00 	calli %a14
50100212:	0d 00 40 02 	rslcx 
50100216:	00 80       	rfe 
	...

50100220 <__interrupt_17>:
50100220:	e0 11       	bisr 17
50100222:	91 00 00 f7 	movh.a %a15,28672
50100226:	d9 ff 08 c4 	lea %a15,[%a15]17160 <70004308 <Cdisptab+0x88>>
5010022a:	c4 fe       	ld.a %a14,[%a15+]
5010022c:	54 f4       	ld.w %d4,[%a15]
5010022e:	2d 0e 00 00 	calli %a14
50100232:	0d 00 40 02 	rslcx 
50100236:	00 80       	rfe 
	...

50100240 <__interrupt_18>:
50100240:	e0 12       	bisr 18
50100242:	91 00 00 f7 	movh.a %a15,28672
50100246:	d9 ff 10 c4 	lea %a15,[%a15]17168 <70004310 <Cdisptab+0x90>>
5010024a:	c4 fe       	ld.a %a14,[%a15+]
5010024c:	54 f4       	ld.w %d4,[%a15]
5010024e:	2d 0e 00 00 	calli %a14
50100252:	0d 00 40 02 	rslcx 
50100256:	00 80       	rfe 
	...

50100260 <__interrupt_19>:
50100260:	e0 13       	bisr 19
50100262:	91 00 00 f7 	movh.a %a15,28672
50100266:	d9 ff 18 c4 	lea %a15,[%a15]17176 <70004318 <Cdisptab+0x98>>
5010026a:	c4 fe       	ld.a %a14,[%a15+]
5010026c:	54 f4       	ld.w %d4,[%a15]
5010026e:	2d 0e 00 00 	calli %a14
50100272:	0d 00 40 02 	rslcx 
50100276:	00 80       	rfe 
	...

50100280 <__interrupt_20>:
50100280:	e0 14       	bisr 20
50100282:	91 00 00 f7 	movh.a %a15,28672
50100286:	d9 ff 20 c4 	lea %a15,[%a15]17184 <70004320 <Cdisptab+0xa0>>
5010028a:	c4 fe       	ld.a %a14,[%a15+]
5010028c:	54 f4       	ld.w %d4,[%a15]
5010028e:	2d 0e 00 00 	calli %a14
50100292:	0d 00 40 02 	rslcx 
50100296:	00 80       	rfe 
	...

501002a0 <__interrupt_21>:
501002a0:	e0 15       	bisr 21
501002a2:	91 00 00 f7 	movh.a %a15,28672
501002a6:	d9 ff 28 c4 	lea %a15,[%a15]17192 <70004328 <Cdisptab+0xa8>>
501002aa:	c4 fe       	ld.a %a14,[%a15+]
501002ac:	54 f4       	ld.w %d4,[%a15]
501002ae:	2d 0e 00 00 	calli %a14
501002b2:	0d 00 40 02 	rslcx 
501002b6:	00 80       	rfe 
	...

501002c0 <__interrupt_22>:
501002c0:	e0 16       	bisr 22
501002c2:	91 00 00 f7 	movh.a %a15,28672
501002c6:	d9 ff 30 c4 	lea %a15,[%a15]17200 <70004330 <Cdisptab+0xb0>>
501002ca:	c4 fe       	ld.a %a14,[%a15+]
501002cc:	54 f4       	ld.w %d4,[%a15]
501002ce:	2d 0e 00 00 	calli %a14
501002d2:	0d 00 40 02 	rslcx 
501002d6:	00 80       	rfe 
	...

501002e0 <__interrupt_23>:
501002e0:	e0 17       	bisr 23
501002e2:	91 00 00 f7 	movh.a %a15,28672
501002e6:	d9 ff 38 c4 	lea %a15,[%a15]17208 <70004338 <Cdisptab+0xb8>>
501002ea:	c4 fe       	ld.a %a14,[%a15+]
501002ec:	54 f4       	ld.w %d4,[%a15]
501002ee:	2d 0e 00 00 	calli %a14
501002f2:	0d 00 40 02 	rslcx 
501002f6:	00 80       	rfe 
	...

50100300 <__interrupt_24>:
50100300:	e0 18       	bisr 24
50100302:	91 00 00 f7 	movh.a %a15,28672
50100306:	d9 ff 00 d4 	lea %a15,[%a15]17216 <70004340 <Cdisptab+0xc0>>
5010030a:	c4 fe       	ld.a %a14,[%a15+]
5010030c:	54 f4       	ld.w %d4,[%a15]
5010030e:	2d 0e 00 00 	calli %a14
50100312:	0d 00 40 02 	rslcx 
50100316:	00 80       	rfe 
	...

50100320 <__interrupt_25>:
50100320:	e0 19       	bisr 25
50100322:	91 00 00 f7 	movh.a %a15,28672
50100326:	d9 ff 08 d4 	lea %a15,[%a15]17224 <70004348 <Cdisptab+0xc8>>
5010032a:	c4 fe       	ld.a %a14,[%a15+]
5010032c:	54 f4       	ld.w %d4,[%a15]
5010032e:	2d 0e 00 00 	calli %a14
50100332:	0d 00 40 02 	rslcx 
50100336:	00 80       	rfe 
	...

50100340 <__interrupt_26>:
50100340:	e0 1a       	bisr 26
50100342:	91 00 00 f7 	movh.a %a15,28672
50100346:	d9 ff 10 d4 	lea %a15,[%a15]17232 <70004350 <Cdisptab+0xd0>>
5010034a:	c4 fe       	ld.a %a14,[%a15+]
5010034c:	54 f4       	ld.w %d4,[%a15]
5010034e:	2d 0e 00 00 	calli %a14
50100352:	0d 00 40 02 	rslcx 
50100356:	00 80       	rfe 
	...

50100360 <__interrupt_27>:
50100360:	e0 1b       	bisr 27
50100362:	91 00 00 f7 	movh.a %a15,28672
50100366:	d9 ff 18 d4 	lea %a15,[%a15]17240 <70004358 <Cdisptab+0xd8>>
5010036a:	c4 fe       	ld.a %a14,[%a15+]
5010036c:	54 f4       	ld.w %d4,[%a15]
5010036e:	2d 0e 00 00 	calli %a14
50100372:	0d 00 40 02 	rslcx 
50100376:	00 80       	rfe 
	...

50100380 <__interrupt_28>:
50100380:	e0 1c       	bisr 28
50100382:	91 00 00 f7 	movh.a %a15,28672
50100386:	d9 ff 20 d4 	lea %a15,[%a15]17248 <70004360 <Cdisptab+0xe0>>
5010038a:	c4 fe       	ld.a %a14,[%a15+]
5010038c:	54 f4       	ld.w %d4,[%a15]
5010038e:	2d 0e 00 00 	calli %a14
50100392:	0d 00 40 02 	rslcx 
50100396:	00 80       	rfe 
	...

501003a0 <__interrupt_29>:
501003a0:	e0 1d       	bisr 29
501003a2:	91 00 00 f7 	movh.a %a15,28672
501003a6:	d9 ff 28 d4 	lea %a15,[%a15]17256 <70004368 <Cdisptab+0xe8>>
501003aa:	c4 fe       	ld.a %a14,[%a15+]
501003ac:	54 f4       	ld.w %d4,[%a15]
501003ae:	2d 0e 00 00 	calli %a14
501003b2:	0d 00 40 02 	rslcx 
501003b6:	00 80       	rfe 
	...

501003c0 <__interrupt_30>:
501003c0:	e0 1e       	bisr 30
501003c2:	91 00 00 f7 	movh.a %a15,28672
501003c6:	d9 ff 30 d4 	lea %a15,[%a15]17264 <70004370 <Cdisptab+0xf0>>
501003ca:	c4 fe       	ld.a %a14,[%a15+]
501003cc:	54 f4       	ld.w %d4,[%a15]
501003ce:	2d 0e 00 00 	calli %a14
501003d2:	0d 00 40 02 	rslcx 
501003d6:	00 80       	rfe 
	...

501003e0 <__interrupt_31>:
501003e0:	e0 1f       	bisr 31
501003e2:	91 00 00 f7 	movh.a %a15,28672
501003e6:	d9 ff 38 d4 	lea %a15,[%a15]17272 <70004378 <Cdisptab+0xf8>>
501003ea:	c4 fe       	ld.a %a14,[%a15+]
501003ec:	54 f4       	ld.w %d4,[%a15]
501003ee:	2d 0e 00 00 	calli %a14
501003f2:	0d 00 40 02 	rslcx 
501003f6:	00 80       	rfe 
	...

50100400 <__interrupt_32>:
50100400:	e0 20       	bisr 32
50100402:	91 00 00 f7 	movh.a %a15,28672
50100406:	d9 ff 00 e4 	lea %a15,[%a15]17280 <70004380 <Cdisptab+0x100>>
5010040a:	c4 fe       	ld.a %a14,[%a15+]
5010040c:	54 f4       	ld.w %d4,[%a15]
5010040e:	2d 0e 00 00 	calli %a14
50100412:	0d 00 40 02 	rslcx 
50100416:	00 80       	rfe 
	...

50100420 <__interrupt_33>:
50100420:	e0 21       	bisr 33
50100422:	91 00 00 f7 	movh.a %a15,28672
50100426:	d9 ff 08 e4 	lea %a15,[%a15]17288 <70004388 <Cdisptab+0x108>>
5010042a:	c4 fe       	ld.a %a14,[%a15+]
5010042c:	54 f4       	ld.w %d4,[%a15]
5010042e:	2d 0e 00 00 	calli %a14
50100432:	0d 00 40 02 	rslcx 
50100436:	00 80       	rfe 
	...

50100440 <__interrupt_34>:
50100440:	e0 22       	bisr 34
50100442:	91 00 00 f7 	movh.a %a15,28672
50100446:	d9 ff 10 e4 	lea %a15,[%a15]17296 <70004390 <Cdisptab+0x110>>
5010044a:	c4 fe       	ld.a %a14,[%a15+]
5010044c:	54 f4       	ld.w %d4,[%a15]
5010044e:	2d 0e 00 00 	calli %a14
50100452:	0d 00 40 02 	rslcx 
50100456:	00 80       	rfe 
	...

50100460 <__interrupt_35>:
50100460:	e0 23       	bisr 35
50100462:	91 00 00 f7 	movh.a %a15,28672
50100466:	d9 ff 18 e4 	lea %a15,[%a15]17304 <70004398 <Cdisptab+0x118>>
5010046a:	c4 fe       	ld.a %a14,[%a15+]
5010046c:	54 f4       	ld.w %d4,[%a15]
5010046e:	2d 0e 00 00 	calli %a14
50100472:	0d 00 40 02 	rslcx 
50100476:	00 80       	rfe 
	...

50100480 <__interrupt_36>:
50100480:	e0 24       	bisr 36
50100482:	91 00 00 f7 	movh.a %a15,28672
50100486:	d9 ff 20 e4 	lea %a15,[%a15]17312 <700043a0 <Cdisptab+0x120>>
5010048a:	c4 fe       	ld.a %a14,[%a15+]
5010048c:	54 f4       	ld.w %d4,[%a15]
5010048e:	2d 0e 00 00 	calli %a14
50100492:	0d 00 40 02 	rslcx 
50100496:	00 80       	rfe 
	...

501004a0 <__interrupt_37>:
501004a0:	e0 25       	bisr 37
501004a2:	91 00 00 f7 	movh.a %a15,28672
501004a6:	d9 ff 28 e4 	lea %a15,[%a15]17320 <700043a8 <Cdisptab+0x128>>
501004aa:	c4 fe       	ld.a %a14,[%a15+]
501004ac:	54 f4       	ld.w %d4,[%a15]
501004ae:	2d 0e 00 00 	calli %a14
501004b2:	0d 00 40 02 	rslcx 
501004b6:	00 80       	rfe 
	...

501004c0 <__interrupt_38>:
501004c0:	e0 26       	bisr 38
501004c2:	91 00 00 f7 	movh.a %a15,28672
501004c6:	d9 ff 30 e4 	lea %a15,[%a15]17328 <700043b0 <Cdisptab+0x130>>
501004ca:	c4 fe       	ld.a %a14,[%a15+]
501004cc:	54 f4       	ld.w %d4,[%a15]
501004ce:	2d 0e 00 00 	calli %a14
501004d2:	0d 00 40 02 	rslcx 
501004d6:	00 80       	rfe 
	...

501004e0 <__interrupt_39>:
501004e0:	e0 27       	bisr 39
501004e2:	91 00 00 f7 	movh.a %a15,28672
501004e6:	d9 ff 38 e4 	lea %a15,[%a15]17336 <700043b8 <Cdisptab+0x138>>
501004ea:	c4 fe       	ld.a %a14,[%a15+]
501004ec:	54 f4       	ld.w %d4,[%a15]
501004ee:	2d 0e 00 00 	calli %a14
501004f2:	0d 00 40 02 	rslcx 
501004f6:	00 80       	rfe 
	...

50100500 <__interrupt_40>:
50100500:	e0 28       	bisr 40
50100502:	91 00 00 f7 	movh.a %a15,28672
50100506:	d9 ff 00 f4 	lea %a15,[%a15]17344 <700043c0 <Cdisptab+0x140>>
5010050a:	c4 fe       	ld.a %a14,[%a15+]
5010050c:	54 f4       	ld.w %d4,[%a15]
5010050e:	2d 0e 00 00 	calli %a14
50100512:	0d 00 40 02 	rslcx 
50100516:	00 80       	rfe 
	...

50100520 <__interrupt_41>:
50100520:	e0 29       	bisr 41
50100522:	91 00 00 f7 	movh.a %a15,28672
50100526:	d9 ff 08 f4 	lea %a15,[%a15]17352 <700043c8 <Cdisptab+0x148>>
5010052a:	c4 fe       	ld.a %a14,[%a15+]
5010052c:	54 f4       	ld.w %d4,[%a15]
5010052e:	2d 0e 00 00 	calli %a14
50100532:	0d 00 40 02 	rslcx 
50100536:	00 80       	rfe 
	...

50100540 <__interrupt_42>:
50100540:	e0 2a       	bisr 42
50100542:	91 00 00 f7 	movh.a %a15,28672
50100546:	d9 ff 10 f4 	lea %a15,[%a15]17360 <700043d0 <Cdisptab+0x150>>
5010054a:	c4 fe       	ld.a %a14,[%a15+]
5010054c:	54 f4       	ld.w %d4,[%a15]
5010054e:	2d 0e 00 00 	calli %a14
50100552:	0d 00 40 02 	rslcx 
50100556:	00 80       	rfe 
	...

50100560 <__interrupt_43>:
50100560:	e0 2b       	bisr 43
50100562:	91 00 00 f7 	movh.a %a15,28672
50100566:	d9 ff 18 f4 	lea %a15,[%a15]17368 <700043d8 <Cdisptab+0x158>>
5010056a:	c4 fe       	ld.a %a14,[%a15+]
5010056c:	54 f4       	ld.w %d4,[%a15]
5010056e:	2d 0e 00 00 	calli %a14
50100572:	0d 00 40 02 	rslcx 
50100576:	00 80       	rfe 
	...

50100580 <__interrupt_44>:
50100580:	e0 2c       	bisr 44
50100582:	91 00 00 f7 	movh.a %a15,28672
50100586:	d9 ff 20 f4 	lea %a15,[%a15]17376 <700043e0 <Cdisptab+0x160>>
5010058a:	c4 fe       	ld.a %a14,[%a15+]
5010058c:	54 f4       	ld.w %d4,[%a15]
5010058e:	2d 0e 00 00 	calli %a14
50100592:	0d 00 40 02 	rslcx 
50100596:	00 80       	rfe 
	...

501005a0 <__interrupt_45>:
501005a0:	e0 2d       	bisr 45
501005a2:	91 00 00 f7 	movh.a %a15,28672
501005a6:	d9 ff 28 f4 	lea %a15,[%a15]17384 <700043e8 <Cdisptab+0x168>>
501005aa:	c4 fe       	ld.a %a14,[%a15+]
501005ac:	54 f4       	ld.w %d4,[%a15]
501005ae:	2d 0e 00 00 	calli %a14
501005b2:	0d 00 40 02 	rslcx 
501005b6:	00 80       	rfe 
	...

501005c0 <__interrupt_46>:
501005c0:	e0 2e       	bisr 46
501005c2:	91 00 00 f7 	movh.a %a15,28672
501005c6:	d9 ff 30 f4 	lea %a15,[%a15]17392 <700043f0 <Cdisptab+0x170>>
501005ca:	c4 fe       	ld.a %a14,[%a15+]
501005cc:	54 f4       	ld.w %d4,[%a15]
501005ce:	2d 0e 00 00 	calli %a14
501005d2:	0d 00 40 02 	rslcx 
501005d6:	00 80       	rfe 
	...

501005e0 <__interrupt_47>:
501005e0:	e0 2f       	bisr 47
501005e2:	91 00 00 f7 	movh.a %a15,28672
501005e6:	d9 ff 38 f4 	lea %a15,[%a15]17400 <700043f8 <Cdisptab+0x178>>
501005ea:	c4 fe       	ld.a %a14,[%a15+]
501005ec:	54 f4       	ld.w %d4,[%a15]
501005ee:	2d 0e 00 00 	calli %a14
501005f2:	0d 00 40 02 	rslcx 
501005f6:	00 80       	rfe 
	...

50100600 <__interrupt_48>:
50100600:	e0 30       	bisr 48
50100602:	91 00 00 f7 	movh.a %a15,28672
50100606:	d9 ff 40 04 	lea %a15,[%a15]17408 <70004400 <Cdisptab+0x180>>
5010060a:	c4 fe       	ld.a %a14,[%a15+]
5010060c:	54 f4       	ld.w %d4,[%a15]
5010060e:	2d 0e 00 00 	calli %a14
50100612:	0d 00 40 02 	rslcx 
50100616:	00 80       	rfe 
	...

50100620 <__interrupt_49>:
50100620:	e0 31       	bisr 49
50100622:	91 00 00 f7 	movh.a %a15,28672
50100626:	d9 ff 48 04 	lea %a15,[%a15]17416 <70004408 <Cdisptab+0x188>>
5010062a:	c4 fe       	ld.a %a14,[%a15+]
5010062c:	54 f4       	ld.w %d4,[%a15]
5010062e:	2d 0e 00 00 	calli %a14
50100632:	0d 00 40 02 	rslcx 
50100636:	00 80       	rfe 
	...

50100640 <__interrupt_50>:
50100640:	e0 32       	bisr 50
50100642:	91 00 00 f7 	movh.a %a15,28672
50100646:	d9 ff 50 04 	lea %a15,[%a15]17424 <70004410 <Cdisptab+0x190>>
5010064a:	c4 fe       	ld.a %a14,[%a15+]
5010064c:	54 f4       	ld.w %d4,[%a15]
5010064e:	2d 0e 00 00 	calli %a14
50100652:	0d 00 40 02 	rslcx 
50100656:	00 80       	rfe 
	...

50100660 <__interrupt_51>:
50100660:	e0 33       	bisr 51
50100662:	91 00 00 f7 	movh.a %a15,28672
50100666:	d9 ff 58 04 	lea %a15,[%a15]17432 <70004418 <Cdisptab+0x198>>
5010066a:	c4 fe       	ld.a %a14,[%a15+]
5010066c:	54 f4       	ld.w %d4,[%a15]
5010066e:	2d 0e 00 00 	calli %a14
50100672:	0d 00 40 02 	rslcx 
50100676:	00 80       	rfe 
	...

50100680 <__interrupt_52>:
50100680:	e0 34       	bisr 52
50100682:	91 00 00 f7 	movh.a %a15,28672
50100686:	d9 ff 60 04 	lea %a15,[%a15]17440 <70004420 <Cdisptab+0x1a0>>
5010068a:	c4 fe       	ld.a %a14,[%a15+]
5010068c:	54 f4       	ld.w %d4,[%a15]
5010068e:	2d 0e 00 00 	calli %a14
50100692:	0d 00 40 02 	rslcx 
50100696:	00 80       	rfe 
	...

501006a0 <__interrupt_53>:
501006a0:	e0 35       	bisr 53
501006a2:	91 00 00 f7 	movh.a %a15,28672
501006a6:	d9 ff 68 04 	lea %a15,[%a15]17448 <70004428 <Cdisptab+0x1a8>>
501006aa:	c4 fe       	ld.a %a14,[%a15+]
501006ac:	54 f4       	ld.w %d4,[%a15]
501006ae:	2d 0e 00 00 	calli %a14
501006b2:	0d 00 40 02 	rslcx 
501006b6:	00 80       	rfe 
	...

501006c0 <__interrupt_54>:
501006c0:	e0 36       	bisr 54
501006c2:	91 00 00 f7 	movh.a %a15,28672
501006c6:	d9 ff 70 04 	lea %a15,[%a15]17456 <70004430 <Cdisptab+0x1b0>>
501006ca:	c4 fe       	ld.a %a14,[%a15+]
501006cc:	54 f4       	ld.w %d4,[%a15]
501006ce:	2d 0e 00 00 	calli %a14
501006d2:	0d 00 40 02 	rslcx 
501006d6:	00 80       	rfe 
	...

501006e0 <__interrupt_55>:
501006e0:	e0 37       	bisr 55
501006e2:	91 00 00 f7 	movh.a %a15,28672
501006e6:	d9 ff 78 04 	lea %a15,[%a15]17464 <70004438 <Cdisptab+0x1b8>>
501006ea:	c4 fe       	ld.a %a14,[%a15+]
501006ec:	54 f4       	ld.w %d4,[%a15]
501006ee:	2d 0e 00 00 	calli %a14
501006f2:	0d 00 40 02 	rslcx 
501006f6:	00 80       	rfe 
	...

50100700 <__interrupt_56>:
50100700:	e0 38       	bisr 56
50100702:	91 00 00 f7 	movh.a %a15,28672
50100706:	d9 ff 40 14 	lea %a15,[%a15]17472 <70004440 <Cdisptab+0x1c0>>
5010070a:	c4 fe       	ld.a %a14,[%a15+]
5010070c:	54 f4       	ld.w %d4,[%a15]
5010070e:	2d 0e 00 00 	calli %a14
50100712:	0d 00 40 02 	rslcx 
50100716:	00 80       	rfe 
	...

50100720 <__interrupt_57>:
50100720:	e0 39       	bisr 57
50100722:	91 00 00 f7 	movh.a %a15,28672
50100726:	d9 ff 48 14 	lea %a15,[%a15]17480 <70004448 <Cdisptab+0x1c8>>
5010072a:	c4 fe       	ld.a %a14,[%a15+]
5010072c:	54 f4       	ld.w %d4,[%a15]
5010072e:	2d 0e 00 00 	calli %a14
50100732:	0d 00 40 02 	rslcx 
50100736:	00 80       	rfe 
	...

50100740 <__interrupt_58>:
50100740:	e0 3a       	bisr 58
50100742:	91 00 00 f7 	movh.a %a15,28672
50100746:	d9 ff 50 14 	lea %a15,[%a15]17488 <70004450 <Cdisptab+0x1d0>>
5010074a:	c4 fe       	ld.a %a14,[%a15+]
5010074c:	54 f4       	ld.w %d4,[%a15]
5010074e:	2d 0e 00 00 	calli %a14
50100752:	0d 00 40 02 	rslcx 
50100756:	00 80       	rfe 
	...

50100760 <__interrupt_59>:
50100760:	e0 3b       	bisr 59
50100762:	91 00 00 f7 	movh.a %a15,28672
50100766:	d9 ff 58 14 	lea %a15,[%a15]17496 <70004458 <Cdisptab+0x1d8>>
5010076a:	c4 fe       	ld.a %a14,[%a15+]
5010076c:	54 f4       	ld.w %d4,[%a15]
5010076e:	2d 0e 00 00 	calli %a14
50100772:	0d 00 40 02 	rslcx 
50100776:	00 80       	rfe 
	...

50100780 <__interrupt_60>:
50100780:	e0 3c       	bisr 60
50100782:	91 00 00 f7 	movh.a %a15,28672
50100786:	d9 ff 60 14 	lea %a15,[%a15]17504 <70004460 <Cdisptab+0x1e0>>
5010078a:	c4 fe       	ld.a %a14,[%a15+]
5010078c:	54 f4       	ld.w %d4,[%a15]
5010078e:	2d 0e 00 00 	calli %a14
50100792:	0d 00 40 02 	rslcx 
50100796:	00 80       	rfe 
	...

501007a0 <__interrupt_61>:
501007a0:	e0 3d       	bisr 61
501007a2:	91 00 00 f7 	movh.a %a15,28672
501007a6:	d9 ff 68 14 	lea %a15,[%a15]17512 <70004468 <Cdisptab+0x1e8>>
501007aa:	c4 fe       	ld.a %a14,[%a15+]
501007ac:	54 f4       	ld.w %d4,[%a15]
501007ae:	2d 0e 00 00 	calli %a14
501007b2:	0d 00 40 02 	rslcx 
501007b6:	00 80       	rfe 
	...

501007c0 <__interrupt_62>:
501007c0:	e0 3e       	bisr 62
501007c2:	91 00 00 f7 	movh.a %a15,28672
501007c6:	d9 ff 70 14 	lea %a15,[%a15]17520 <70004470 <Cdisptab+0x1f0>>
501007ca:	c4 fe       	ld.a %a14,[%a15+]
501007cc:	54 f4       	ld.w %d4,[%a15]
501007ce:	2d 0e 00 00 	calli %a14
501007d2:	0d 00 40 02 	rslcx 
501007d6:	00 80       	rfe 
	...

501007e0 <__interrupt_63>:
501007e0:	e0 3f       	bisr 63
501007e2:	91 00 00 f7 	movh.a %a15,28672
501007e6:	d9 ff 78 14 	lea %a15,[%a15]17528 <70004478 <Cdisptab+0x1f8>>
501007ea:	c4 fe       	ld.a %a14,[%a15+]
501007ec:	54 f4       	ld.w %d4,[%a15]
501007ee:	2d 0e 00 00 	calli %a14
501007f2:	0d 00 40 02 	rslcx 
501007f6:	00 80       	rfe 
	...

50100800 <__interrupt_64>:
50100800:	e0 40       	bisr 64
50100802:	91 00 00 f7 	movh.a %a15,28672
50100806:	d9 ff 40 24 	lea %a15,[%a15]17536 <70004480 <Cdisptab+0x200>>
5010080a:	c4 fe       	ld.a %a14,[%a15+]
5010080c:	54 f4       	ld.w %d4,[%a15]
5010080e:	2d 0e 00 00 	calli %a14
50100812:	0d 00 40 02 	rslcx 
50100816:	00 80       	rfe 
	...

50100820 <__interrupt_65>:
50100820:	e0 41       	bisr 65
50100822:	91 00 00 f7 	movh.a %a15,28672
50100826:	d9 ff 48 24 	lea %a15,[%a15]17544 <70004488 <Cdisptab+0x208>>
5010082a:	c4 fe       	ld.a %a14,[%a15+]
5010082c:	54 f4       	ld.w %d4,[%a15]
5010082e:	2d 0e 00 00 	calli %a14
50100832:	0d 00 40 02 	rslcx 
50100836:	00 80       	rfe 
	...

50100840 <__interrupt_66>:
50100840:	e0 42       	bisr 66
50100842:	91 00 00 f7 	movh.a %a15,28672
50100846:	d9 ff 50 24 	lea %a15,[%a15]17552 <70004490 <Cdisptab+0x210>>
5010084a:	c4 fe       	ld.a %a14,[%a15+]
5010084c:	54 f4       	ld.w %d4,[%a15]
5010084e:	2d 0e 00 00 	calli %a14
50100852:	0d 00 40 02 	rslcx 
50100856:	00 80       	rfe 
	...

50100860 <__interrupt_67>:
50100860:	e0 43       	bisr 67
50100862:	91 00 00 f7 	movh.a %a15,28672
50100866:	d9 ff 58 24 	lea %a15,[%a15]17560 <70004498 <Cdisptab+0x218>>
5010086a:	c4 fe       	ld.a %a14,[%a15+]
5010086c:	54 f4       	ld.w %d4,[%a15]
5010086e:	2d 0e 00 00 	calli %a14
50100872:	0d 00 40 02 	rslcx 
50100876:	00 80       	rfe 
	...

50100880 <__interrupt_68>:
50100880:	e0 44       	bisr 68
50100882:	91 00 00 f7 	movh.a %a15,28672
50100886:	d9 ff 60 24 	lea %a15,[%a15]17568 <700044a0 <Cdisptab+0x220>>
5010088a:	c4 fe       	ld.a %a14,[%a15+]
5010088c:	54 f4       	ld.w %d4,[%a15]
5010088e:	2d 0e 00 00 	calli %a14
50100892:	0d 00 40 02 	rslcx 
50100896:	00 80       	rfe 
	...

501008a0 <__interrupt_69>:
501008a0:	e0 45       	bisr 69
501008a2:	91 00 00 f7 	movh.a %a15,28672
501008a6:	d9 ff 68 24 	lea %a15,[%a15]17576 <700044a8 <Cdisptab+0x228>>
501008aa:	c4 fe       	ld.a %a14,[%a15+]
501008ac:	54 f4       	ld.w %d4,[%a15]
501008ae:	2d 0e 00 00 	calli %a14
501008b2:	0d 00 40 02 	rslcx 
501008b6:	00 80       	rfe 
	...

501008c0 <__interrupt_70>:
501008c0:	e0 46       	bisr 70
501008c2:	91 00 00 f7 	movh.a %a15,28672
501008c6:	d9 ff 70 24 	lea %a15,[%a15]17584 <700044b0 <Cdisptab+0x230>>
501008ca:	c4 fe       	ld.a %a14,[%a15+]
501008cc:	54 f4       	ld.w %d4,[%a15]
501008ce:	2d 0e 00 00 	calli %a14
501008d2:	0d 00 40 02 	rslcx 
501008d6:	00 80       	rfe 
	...

501008e0 <__interrupt_71>:
501008e0:	e0 47       	bisr 71
501008e2:	91 00 00 f7 	movh.a %a15,28672
501008e6:	d9 ff 78 24 	lea %a15,[%a15]17592 <700044b8 <Cdisptab+0x238>>
501008ea:	c4 fe       	ld.a %a14,[%a15+]
501008ec:	54 f4       	ld.w %d4,[%a15]
501008ee:	2d 0e 00 00 	calli %a14
501008f2:	0d 00 40 02 	rslcx 
501008f6:	00 80       	rfe 
	...

50100900 <__interrupt_72>:
50100900:	e0 48       	bisr 72
50100902:	91 00 00 f7 	movh.a %a15,28672
50100906:	d9 ff 40 34 	lea %a15,[%a15]17600 <700044c0 <Cdisptab+0x240>>
5010090a:	c4 fe       	ld.a %a14,[%a15+]
5010090c:	54 f4       	ld.w %d4,[%a15]
5010090e:	2d 0e 00 00 	calli %a14
50100912:	0d 00 40 02 	rslcx 
50100916:	00 80       	rfe 
	...

50100920 <__interrupt_73>:
50100920:	e0 49       	bisr 73
50100922:	91 00 00 f7 	movh.a %a15,28672
50100926:	d9 ff 48 34 	lea %a15,[%a15]17608 <700044c8 <Cdisptab+0x248>>
5010092a:	c4 fe       	ld.a %a14,[%a15+]
5010092c:	54 f4       	ld.w %d4,[%a15]
5010092e:	2d 0e 00 00 	calli %a14
50100932:	0d 00 40 02 	rslcx 
50100936:	00 80       	rfe 
	...

50100940 <__interrupt_74>:
50100940:	e0 4a       	bisr 74
50100942:	91 00 00 f7 	movh.a %a15,28672
50100946:	d9 ff 50 34 	lea %a15,[%a15]17616 <700044d0 <Cdisptab+0x250>>
5010094a:	c4 fe       	ld.a %a14,[%a15+]
5010094c:	54 f4       	ld.w %d4,[%a15]
5010094e:	2d 0e 00 00 	calli %a14
50100952:	0d 00 40 02 	rslcx 
50100956:	00 80       	rfe 
	...

50100960 <__interrupt_75>:
50100960:	e0 4b       	bisr 75
50100962:	91 00 00 f7 	movh.a %a15,28672
50100966:	d9 ff 58 34 	lea %a15,[%a15]17624 <700044d8 <Cdisptab+0x258>>
5010096a:	c4 fe       	ld.a %a14,[%a15+]
5010096c:	54 f4       	ld.w %d4,[%a15]
5010096e:	2d 0e 00 00 	calli %a14
50100972:	0d 00 40 02 	rslcx 
50100976:	00 80       	rfe 
	...

50100980 <__interrupt_76>:
50100980:	e0 4c       	bisr 76
50100982:	91 00 00 f7 	movh.a %a15,28672
50100986:	d9 ff 60 34 	lea %a15,[%a15]17632 <700044e0 <Cdisptab+0x260>>
5010098a:	c4 fe       	ld.a %a14,[%a15+]
5010098c:	54 f4       	ld.w %d4,[%a15]
5010098e:	2d 0e 00 00 	calli %a14
50100992:	0d 00 40 02 	rslcx 
50100996:	00 80       	rfe 
	...

501009a0 <__interrupt_77>:
501009a0:	e0 4d       	bisr 77
501009a2:	91 00 00 f7 	movh.a %a15,28672
501009a6:	d9 ff 68 34 	lea %a15,[%a15]17640 <700044e8 <Cdisptab+0x268>>
501009aa:	c4 fe       	ld.a %a14,[%a15+]
501009ac:	54 f4       	ld.w %d4,[%a15]
501009ae:	2d 0e 00 00 	calli %a14
501009b2:	0d 00 40 02 	rslcx 
501009b6:	00 80       	rfe 
	...

501009c0 <__interrupt_78>:
501009c0:	e0 4e       	bisr 78
501009c2:	91 00 00 f7 	movh.a %a15,28672
501009c6:	d9 ff 70 34 	lea %a15,[%a15]17648 <700044f0 <Cdisptab+0x270>>
501009ca:	c4 fe       	ld.a %a14,[%a15+]
501009cc:	54 f4       	ld.w %d4,[%a15]
501009ce:	2d 0e 00 00 	calli %a14
501009d2:	0d 00 40 02 	rslcx 
501009d6:	00 80       	rfe 
	...

501009e0 <__interrupt_79>:
501009e0:	e0 4f       	bisr 79
501009e2:	91 00 00 f7 	movh.a %a15,28672
501009e6:	d9 ff 78 34 	lea %a15,[%a15]17656 <700044f8 <Cdisptab+0x278>>
501009ea:	c4 fe       	ld.a %a14,[%a15+]
501009ec:	54 f4       	ld.w %d4,[%a15]
501009ee:	2d 0e 00 00 	calli %a14
501009f2:	0d 00 40 02 	rslcx 
501009f6:	00 80       	rfe 
	...

50100a00 <__interrupt_80>:
50100a00:	e0 50       	bisr 80
50100a02:	91 00 00 f7 	movh.a %a15,28672
50100a06:	d9 ff 40 44 	lea %a15,[%a15]17664 <70004500 <Cdisptab+0x280>>
50100a0a:	c4 fe       	ld.a %a14,[%a15+]
50100a0c:	54 f4       	ld.w %d4,[%a15]
50100a0e:	2d 0e 00 00 	calli %a14
50100a12:	0d 00 40 02 	rslcx 
50100a16:	00 80       	rfe 
	...

50100a20 <__interrupt_81>:
50100a20:	e0 51       	bisr 81
50100a22:	91 00 00 f7 	movh.a %a15,28672
50100a26:	d9 ff 48 44 	lea %a15,[%a15]17672 <70004508 <Cdisptab+0x288>>
50100a2a:	c4 fe       	ld.a %a14,[%a15+]
50100a2c:	54 f4       	ld.w %d4,[%a15]
50100a2e:	2d 0e 00 00 	calli %a14
50100a32:	0d 00 40 02 	rslcx 
50100a36:	00 80       	rfe 
	...

50100a40 <__interrupt_82>:
50100a40:	e0 52       	bisr 82
50100a42:	91 00 00 f7 	movh.a %a15,28672
50100a46:	d9 ff 50 44 	lea %a15,[%a15]17680 <70004510 <Cdisptab+0x290>>
50100a4a:	c4 fe       	ld.a %a14,[%a15+]
50100a4c:	54 f4       	ld.w %d4,[%a15]
50100a4e:	2d 0e 00 00 	calli %a14
50100a52:	0d 00 40 02 	rslcx 
50100a56:	00 80       	rfe 
	...

50100a60 <__interrupt_83>:
50100a60:	e0 53       	bisr 83
50100a62:	91 00 00 f7 	movh.a %a15,28672
50100a66:	d9 ff 58 44 	lea %a15,[%a15]17688 <70004518 <Cdisptab+0x298>>
50100a6a:	c4 fe       	ld.a %a14,[%a15+]
50100a6c:	54 f4       	ld.w %d4,[%a15]
50100a6e:	2d 0e 00 00 	calli %a14
50100a72:	0d 00 40 02 	rslcx 
50100a76:	00 80       	rfe 
	...

50100a80 <__interrupt_84>:
50100a80:	e0 54       	bisr 84
50100a82:	91 00 00 f7 	movh.a %a15,28672
50100a86:	d9 ff 60 44 	lea %a15,[%a15]17696 <70004520 <Cdisptab+0x2a0>>
50100a8a:	c4 fe       	ld.a %a14,[%a15+]
50100a8c:	54 f4       	ld.w %d4,[%a15]
50100a8e:	2d 0e 00 00 	calli %a14
50100a92:	0d 00 40 02 	rslcx 
50100a96:	00 80       	rfe 
	...

50100aa0 <__interrupt_85>:
50100aa0:	e0 55       	bisr 85
50100aa2:	91 00 00 f7 	movh.a %a15,28672
50100aa6:	d9 ff 68 44 	lea %a15,[%a15]17704 <70004528 <Cdisptab+0x2a8>>
50100aaa:	c4 fe       	ld.a %a14,[%a15+]
50100aac:	54 f4       	ld.w %d4,[%a15]
50100aae:	2d 0e 00 00 	calli %a14
50100ab2:	0d 00 40 02 	rslcx 
50100ab6:	00 80       	rfe 
	...

50100ac0 <__interrupt_86>:
50100ac0:	e0 56       	bisr 86
50100ac2:	91 00 00 f7 	movh.a %a15,28672
50100ac6:	d9 ff 70 44 	lea %a15,[%a15]17712 <70004530 <Cdisptab+0x2b0>>
50100aca:	c4 fe       	ld.a %a14,[%a15+]
50100acc:	54 f4       	ld.w %d4,[%a15]
50100ace:	2d 0e 00 00 	calli %a14
50100ad2:	0d 00 40 02 	rslcx 
50100ad6:	00 80       	rfe 
	...

50100ae0 <__interrupt_87>:
50100ae0:	e0 57       	bisr 87
50100ae2:	91 00 00 f7 	movh.a %a15,28672
50100ae6:	d9 ff 78 44 	lea %a15,[%a15]17720 <70004538 <Cdisptab+0x2b8>>
50100aea:	c4 fe       	ld.a %a14,[%a15+]
50100aec:	54 f4       	ld.w %d4,[%a15]
50100aee:	2d 0e 00 00 	calli %a14
50100af2:	0d 00 40 02 	rslcx 
50100af6:	00 80       	rfe 
	...

50100b00 <__interrupt_88>:
50100b00:	e0 58       	bisr 88
50100b02:	91 00 00 f7 	movh.a %a15,28672
50100b06:	d9 ff 40 54 	lea %a15,[%a15]17728 <70004540 <Cdisptab+0x2c0>>
50100b0a:	c4 fe       	ld.a %a14,[%a15+]
50100b0c:	54 f4       	ld.w %d4,[%a15]
50100b0e:	2d 0e 00 00 	calli %a14
50100b12:	0d 00 40 02 	rslcx 
50100b16:	00 80       	rfe 
	...

50100b20 <__interrupt_89>:
50100b20:	e0 59       	bisr 89
50100b22:	91 00 00 f7 	movh.a %a15,28672
50100b26:	d9 ff 48 54 	lea %a15,[%a15]17736 <70004548 <Cdisptab+0x2c8>>
50100b2a:	c4 fe       	ld.a %a14,[%a15+]
50100b2c:	54 f4       	ld.w %d4,[%a15]
50100b2e:	2d 0e 00 00 	calli %a14
50100b32:	0d 00 40 02 	rslcx 
50100b36:	00 80       	rfe 
	...

50100b40 <__interrupt_90>:
50100b40:	e0 5a       	bisr 90
50100b42:	91 00 00 f7 	movh.a %a15,28672
50100b46:	d9 ff 50 54 	lea %a15,[%a15]17744 <70004550 <Cdisptab+0x2d0>>
50100b4a:	c4 fe       	ld.a %a14,[%a15+]
50100b4c:	54 f4       	ld.w %d4,[%a15]
50100b4e:	2d 0e 00 00 	calli %a14
50100b52:	0d 00 40 02 	rslcx 
50100b56:	00 80       	rfe 
	...

50100b60 <__interrupt_91>:
50100b60:	e0 5b       	bisr 91
50100b62:	91 00 00 f7 	movh.a %a15,28672
50100b66:	d9 ff 58 54 	lea %a15,[%a15]17752 <70004558 <Cdisptab+0x2d8>>
50100b6a:	c4 fe       	ld.a %a14,[%a15+]
50100b6c:	54 f4       	ld.w %d4,[%a15]
50100b6e:	2d 0e 00 00 	calli %a14
50100b72:	0d 00 40 02 	rslcx 
50100b76:	00 80       	rfe 
	...

50100b80 <__interrupt_92>:
50100b80:	e0 5c       	bisr 92
50100b82:	91 00 00 f7 	movh.a %a15,28672
50100b86:	d9 ff 60 54 	lea %a15,[%a15]17760 <70004560 <Cdisptab+0x2e0>>
50100b8a:	c4 fe       	ld.a %a14,[%a15+]
50100b8c:	54 f4       	ld.w %d4,[%a15]
50100b8e:	2d 0e 00 00 	calli %a14
50100b92:	0d 00 40 02 	rslcx 
50100b96:	00 80       	rfe 
	...

50100ba0 <__interrupt_93>:
50100ba0:	e0 5d       	bisr 93
50100ba2:	91 00 00 f7 	movh.a %a15,28672
50100ba6:	d9 ff 68 54 	lea %a15,[%a15]17768 <70004568 <Cdisptab+0x2e8>>
50100baa:	c4 fe       	ld.a %a14,[%a15+]
50100bac:	54 f4       	ld.w %d4,[%a15]
50100bae:	2d 0e 00 00 	calli %a14
50100bb2:	0d 00 40 02 	rslcx 
50100bb6:	00 80       	rfe 
	...

50100bc0 <__interrupt_94>:
50100bc0:	e0 5e       	bisr 94
50100bc2:	91 00 00 f7 	movh.a %a15,28672
50100bc6:	d9 ff 70 54 	lea %a15,[%a15]17776 <70004570 <Cdisptab+0x2f0>>
50100bca:	c4 fe       	ld.a %a14,[%a15+]
50100bcc:	54 f4       	ld.w %d4,[%a15]
50100bce:	2d 0e 00 00 	calli %a14
50100bd2:	0d 00 40 02 	rslcx 
50100bd6:	00 80       	rfe 
	...

50100be0 <__interrupt_95>:
50100be0:	e0 5f       	bisr 95
50100be2:	91 00 00 f7 	movh.a %a15,28672
50100be6:	d9 ff 78 54 	lea %a15,[%a15]17784 <70004578 <Cdisptab+0x2f8>>
50100bea:	c4 fe       	ld.a %a14,[%a15+]
50100bec:	54 f4       	ld.w %d4,[%a15]
50100bee:	2d 0e 00 00 	calli %a14
50100bf2:	0d 00 40 02 	rslcx 
50100bf6:	00 80       	rfe 
	...

50100c00 <__interrupt_96>:
50100c00:	e0 60       	bisr 96
50100c02:	91 00 00 f7 	movh.a %a15,28672
50100c06:	d9 ff 40 64 	lea %a15,[%a15]17792 <70004580 <Cdisptab+0x300>>
50100c0a:	c4 fe       	ld.a %a14,[%a15+]
50100c0c:	54 f4       	ld.w %d4,[%a15]
50100c0e:	2d 0e 00 00 	calli %a14
50100c12:	0d 00 40 02 	rslcx 
50100c16:	00 80       	rfe 
	...

50100c20 <__interrupt_97>:
50100c20:	e0 61       	bisr 97
50100c22:	91 00 00 f7 	movh.a %a15,28672
50100c26:	d9 ff 48 64 	lea %a15,[%a15]17800 <70004588 <Cdisptab+0x308>>
50100c2a:	c4 fe       	ld.a %a14,[%a15+]
50100c2c:	54 f4       	ld.w %d4,[%a15]
50100c2e:	2d 0e 00 00 	calli %a14
50100c32:	0d 00 40 02 	rslcx 
50100c36:	00 80       	rfe 
	...

50100c40 <__interrupt_98>:
50100c40:	e0 62       	bisr 98
50100c42:	91 00 00 f7 	movh.a %a15,28672
50100c46:	d9 ff 50 64 	lea %a15,[%a15]17808 <70004590 <Cdisptab+0x310>>
50100c4a:	c4 fe       	ld.a %a14,[%a15+]
50100c4c:	54 f4       	ld.w %d4,[%a15]
50100c4e:	2d 0e 00 00 	calli %a14
50100c52:	0d 00 40 02 	rslcx 
50100c56:	00 80       	rfe 
	...

50100c60 <__interrupt_99>:
50100c60:	e0 63       	bisr 99
50100c62:	91 00 00 f7 	movh.a %a15,28672
50100c66:	d9 ff 58 64 	lea %a15,[%a15]17816 <70004598 <Cdisptab+0x318>>
50100c6a:	c4 fe       	ld.a %a14,[%a15+]
50100c6c:	54 f4       	ld.w %d4,[%a15]
50100c6e:	2d 0e 00 00 	calli %a14
50100c72:	0d 00 40 02 	rslcx 
50100c76:	00 80       	rfe 
	...

50100c80 <__interrupt_100>:
50100c80:	e0 64       	bisr 100
50100c82:	91 00 00 f7 	movh.a %a15,28672
50100c86:	d9 ff 60 64 	lea %a15,[%a15]17824 <700045a0 <Cdisptab+0x320>>
50100c8a:	c4 fe       	ld.a %a14,[%a15+]
50100c8c:	54 f4       	ld.w %d4,[%a15]
50100c8e:	2d 0e 00 00 	calli %a14
50100c92:	0d 00 40 02 	rslcx 
50100c96:	00 80       	rfe 
	...

50100ca0 <__interrupt_101>:
50100ca0:	e0 65       	bisr 101
50100ca2:	91 00 00 f7 	movh.a %a15,28672
50100ca6:	d9 ff 68 64 	lea %a15,[%a15]17832 <700045a8 <Cdisptab+0x328>>
50100caa:	c4 fe       	ld.a %a14,[%a15+]
50100cac:	54 f4       	ld.w %d4,[%a15]
50100cae:	2d 0e 00 00 	calli %a14
50100cb2:	0d 00 40 02 	rslcx 
50100cb6:	00 80       	rfe 
	...

50100cc0 <__interrupt_102>:
50100cc0:	e0 66       	bisr 102
50100cc2:	91 00 00 f7 	movh.a %a15,28672
50100cc6:	d9 ff 70 64 	lea %a15,[%a15]17840 <700045b0 <Cdisptab+0x330>>
50100cca:	c4 fe       	ld.a %a14,[%a15+]
50100ccc:	54 f4       	ld.w %d4,[%a15]
50100cce:	2d 0e 00 00 	calli %a14
50100cd2:	0d 00 40 02 	rslcx 
50100cd6:	00 80       	rfe 
	...

50100ce0 <__interrupt_103>:
50100ce0:	e0 67       	bisr 103
50100ce2:	91 00 00 f7 	movh.a %a15,28672
50100ce6:	d9 ff 78 64 	lea %a15,[%a15]17848 <700045b8 <Cdisptab+0x338>>
50100cea:	c4 fe       	ld.a %a14,[%a15+]
50100cec:	54 f4       	ld.w %d4,[%a15]
50100cee:	2d 0e 00 00 	calli %a14
50100cf2:	0d 00 40 02 	rslcx 
50100cf6:	00 80       	rfe 
	...

50100d00 <__interrupt_104>:
50100d00:	e0 68       	bisr 104
50100d02:	91 00 00 f7 	movh.a %a15,28672
50100d06:	d9 ff 40 74 	lea %a15,[%a15]17856 <700045c0 <Cdisptab+0x340>>
50100d0a:	c4 fe       	ld.a %a14,[%a15+]
50100d0c:	54 f4       	ld.w %d4,[%a15]
50100d0e:	2d 0e 00 00 	calli %a14
50100d12:	0d 00 40 02 	rslcx 
50100d16:	00 80       	rfe 
	...

50100d20 <__interrupt_105>:
50100d20:	e0 69       	bisr 105
50100d22:	91 00 00 f7 	movh.a %a15,28672
50100d26:	d9 ff 48 74 	lea %a15,[%a15]17864 <700045c8 <Cdisptab+0x348>>
50100d2a:	c4 fe       	ld.a %a14,[%a15+]
50100d2c:	54 f4       	ld.w %d4,[%a15]
50100d2e:	2d 0e 00 00 	calli %a14
50100d32:	0d 00 40 02 	rslcx 
50100d36:	00 80       	rfe 
	...

50100d40 <__interrupt_106>:
50100d40:	e0 6a       	bisr 106
50100d42:	91 00 00 f7 	movh.a %a15,28672
50100d46:	d9 ff 50 74 	lea %a15,[%a15]17872 <700045d0 <Cdisptab+0x350>>
50100d4a:	c4 fe       	ld.a %a14,[%a15+]
50100d4c:	54 f4       	ld.w %d4,[%a15]
50100d4e:	2d 0e 00 00 	calli %a14
50100d52:	0d 00 40 02 	rslcx 
50100d56:	00 80       	rfe 
	...

50100d60 <__interrupt_107>:
50100d60:	e0 6b       	bisr 107
50100d62:	91 00 00 f7 	movh.a %a15,28672
50100d66:	d9 ff 58 74 	lea %a15,[%a15]17880 <700045d8 <Cdisptab+0x358>>
50100d6a:	c4 fe       	ld.a %a14,[%a15+]
50100d6c:	54 f4       	ld.w %d4,[%a15]
50100d6e:	2d 0e 00 00 	calli %a14
50100d72:	0d 00 40 02 	rslcx 
50100d76:	00 80       	rfe 
	...

50100d80 <__interrupt_108>:
50100d80:	e0 6c       	bisr 108
50100d82:	91 00 00 f7 	movh.a %a15,28672
50100d86:	d9 ff 60 74 	lea %a15,[%a15]17888 <700045e0 <Cdisptab+0x360>>
50100d8a:	c4 fe       	ld.a %a14,[%a15+]
50100d8c:	54 f4       	ld.w %d4,[%a15]
50100d8e:	2d 0e 00 00 	calli %a14
50100d92:	0d 00 40 02 	rslcx 
50100d96:	00 80       	rfe 
	...

50100da0 <__interrupt_109>:
50100da0:	e0 6d       	bisr 109
50100da2:	91 00 00 f7 	movh.a %a15,28672
50100da6:	d9 ff 68 74 	lea %a15,[%a15]17896 <700045e8 <Cdisptab+0x368>>
50100daa:	c4 fe       	ld.a %a14,[%a15+]
50100dac:	54 f4       	ld.w %d4,[%a15]
50100dae:	2d 0e 00 00 	calli %a14
50100db2:	0d 00 40 02 	rslcx 
50100db6:	00 80       	rfe 
	...

50100dc0 <__interrupt_110>:
50100dc0:	e0 6e       	bisr 110
50100dc2:	91 00 00 f7 	movh.a %a15,28672
50100dc6:	d9 ff 70 74 	lea %a15,[%a15]17904 <700045f0 <Cdisptab+0x370>>
50100dca:	c4 fe       	ld.a %a14,[%a15+]
50100dcc:	54 f4       	ld.w %d4,[%a15]
50100dce:	2d 0e 00 00 	calli %a14
50100dd2:	0d 00 40 02 	rslcx 
50100dd6:	00 80       	rfe 
	...

50100de0 <__interrupt_111>:
50100de0:	e0 6f       	bisr 111
50100de2:	91 00 00 f7 	movh.a %a15,28672
50100de6:	d9 ff 78 74 	lea %a15,[%a15]17912 <700045f8 <Cdisptab+0x378>>
50100dea:	c4 fe       	ld.a %a14,[%a15+]
50100dec:	54 f4       	ld.w %d4,[%a15]
50100dee:	2d 0e 00 00 	calli %a14
50100df2:	0d 00 40 02 	rslcx 
50100df6:	00 80       	rfe 
	...

50100e00 <__interrupt_112>:
50100e00:	e0 70       	bisr 112
50100e02:	91 00 00 f7 	movh.a %a15,28672
50100e06:	d9 ff 40 84 	lea %a15,[%a15]17920 <70004600 <Cdisptab+0x380>>
50100e0a:	c4 fe       	ld.a %a14,[%a15+]
50100e0c:	54 f4       	ld.w %d4,[%a15]
50100e0e:	2d 0e 00 00 	calli %a14
50100e12:	0d 00 40 02 	rslcx 
50100e16:	00 80       	rfe 
	...

50100e20 <__interrupt_113>:
50100e20:	e0 71       	bisr 113
50100e22:	91 00 00 f7 	movh.a %a15,28672
50100e26:	d9 ff 48 84 	lea %a15,[%a15]17928 <70004608 <Cdisptab+0x388>>
50100e2a:	c4 fe       	ld.a %a14,[%a15+]
50100e2c:	54 f4       	ld.w %d4,[%a15]
50100e2e:	2d 0e 00 00 	calli %a14
50100e32:	0d 00 40 02 	rslcx 
50100e36:	00 80       	rfe 
	...

50100e40 <__interrupt_114>:
50100e40:	e0 72       	bisr 114
50100e42:	91 00 00 f7 	movh.a %a15,28672
50100e46:	d9 ff 50 84 	lea %a15,[%a15]17936 <70004610 <Cdisptab+0x390>>
50100e4a:	c4 fe       	ld.a %a14,[%a15+]
50100e4c:	54 f4       	ld.w %d4,[%a15]
50100e4e:	2d 0e 00 00 	calli %a14
50100e52:	0d 00 40 02 	rslcx 
50100e56:	00 80       	rfe 
	...

50100e60 <__interrupt_115>:
50100e60:	e0 73       	bisr 115
50100e62:	91 00 00 f7 	movh.a %a15,28672
50100e66:	d9 ff 58 84 	lea %a15,[%a15]17944 <70004618 <Cdisptab+0x398>>
50100e6a:	c4 fe       	ld.a %a14,[%a15+]
50100e6c:	54 f4       	ld.w %d4,[%a15]
50100e6e:	2d 0e 00 00 	calli %a14
50100e72:	0d 00 40 02 	rslcx 
50100e76:	00 80       	rfe 
	...

50100e80 <__interrupt_116>:
50100e80:	e0 74       	bisr 116
50100e82:	91 00 00 f7 	movh.a %a15,28672
50100e86:	d9 ff 60 84 	lea %a15,[%a15]17952 <70004620 <Cdisptab+0x3a0>>
50100e8a:	c4 fe       	ld.a %a14,[%a15+]
50100e8c:	54 f4       	ld.w %d4,[%a15]
50100e8e:	2d 0e 00 00 	calli %a14
50100e92:	0d 00 40 02 	rslcx 
50100e96:	00 80       	rfe 
	...

50100ea0 <__interrupt_117>:
50100ea0:	e0 75       	bisr 117
50100ea2:	91 00 00 f7 	movh.a %a15,28672
50100ea6:	d9 ff 68 84 	lea %a15,[%a15]17960 <70004628 <Cdisptab+0x3a8>>
50100eaa:	c4 fe       	ld.a %a14,[%a15+]
50100eac:	54 f4       	ld.w %d4,[%a15]
50100eae:	2d 0e 00 00 	calli %a14
50100eb2:	0d 00 40 02 	rslcx 
50100eb6:	00 80       	rfe 
	...

50100ec0 <__interrupt_118>:
50100ec0:	e0 76       	bisr 118
50100ec2:	91 00 00 f7 	movh.a %a15,28672
50100ec6:	d9 ff 70 84 	lea %a15,[%a15]17968 <70004630 <Cdisptab+0x3b0>>
50100eca:	c4 fe       	ld.a %a14,[%a15+]
50100ecc:	54 f4       	ld.w %d4,[%a15]
50100ece:	2d 0e 00 00 	calli %a14
50100ed2:	0d 00 40 02 	rslcx 
50100ed6:	00 80       	rfe 
	...

50100ee0 <__interrupt_119>:
50100ee0:	e0 77       	bisr 119
50100ee2:	91 00 00 f7 	movh.a %a15,28672
50100ee6:	d9 ff 78 84 	lea %a15,[%a15]17976 <70004638 <Cdisptab+0x3b8>>
50100eea:	c4 fe       	ld.a %a14,[%a15+]
50100eec:	54 f4       	ld.w %d4,[%a15]
50100eee:	2d 0e 00 00 	calli %a14
50100ef2:	0d 00 40 02 	rslcx 
50100ef6:	00 80       	rfe 
	...

50100f00 <__interrupt_120>:
50100f00:	e0 78       	bisr 120
50100f02:	91 00 00 f7 	movh.a %a15,28672
50100f06:	d9 ff 40 94 	lea %a15,[%a15]17984 <70004640 <Cdisptab+0x3c0>>
50100f0a:	c4 fe       	ld.a %a14,[%a15+]
50100f0c:	54 f4       	ld.w %d4,[%a15]
50100f0e:	2d 0e 00 00 	calli %a14
50100f12:	0d 00 40 02 	rslcx 
50100f16:	00 80       	rfe 
	...

50100f20 <__interrupt_121>:
50100f20:	e0 79       	bisr 121
50100f22:	91 00 00 f7 	movh.a %a15,28672
50100f26:	d9 ff 48 94 	lea %a15,[%a15]17992 <70004648 <Cdisptab+0x3c8>>
50100f2a:	c4 fe       	ld.a %a14,[%a15+]
50100f2c:	54 f4       	ld.w %d4,[%a15]
50100f2e:	2d 0e 00 00 	calli %a14
50100f32:	0d 00 40 02 	rslcx 
50100f36:	00 80       	rfe 
	...

50100f40 <__interrupt_122>:
50100f40:	e0 7a       	bisr 122
50100f42:	91 00 00 f7 	movh.a %a15,28672
50100f46:	d9 ff 50 94 	lea %a15,[%a15]18000 <70004650 <Cdisptab+0x3d0>>
50100f4a:	c4 fe       	ld.a %a14,[%a15+]
50100f4c:	54 f4       	ld.w %d4,[%a15]
50100f4e:	2d 0e 00 00 	calli %a14
50100f52:	0d 00 40 02 	rslcx 
50100f56:	00 80       	rfe 
	...

50100f60 <__interrupt_123>:
50100f60:	e0 7b       	bisr 123
50100f62:	91 00 00 f7 	movh.a %a15,28672
50100f66:	d9 ff 58 94 	lea %a15,[%a15]18008 <70004658 <Cdisptab+0x3d8>>
50100f6a:	c4 fe       	ld.a %a14,[%a15+]
50100f6c:	54 f4       	ld.w %d4,[%a15]
50100f6e:	2d 0e 00 00 	calli %a14
50100f72:	0d 00 40 02 	rslcx 
50100f76:	00 80       	rfe 
	...

50100f80 <__interrupt_124>:
50100f80:	e0 7c       	bisr 124
50100f82:	91 00 00 f7 	movh.a %a15,28672
50100f86:	d9 ff 60 94 	lea %a15,[%a15]18016 <70004660 <Cdisptab+0x3e0>>
50100f8a:	c4 fe       	ld.a %a14,[%a15+]
50100f8c:	54 f4       	ld.w %d4,[%a15]
50100f8e:	2d 0e 00 00 	calli %a14
50100f92:	0d 00 40 02 	rslcx 
50100f96:	00 80       	rfe 
	...

50100fa0 <__interrupt_125>:
50100fa0:	e0 7d       	bisr 125
50100fa2:	91 00 00 f7 	movh.a %a15,28672
50100fa6:	d9 ff 68 94 	lea %a15,[%a15]18024 <70004668 <Cdisptab+0x3e8>>
50100faa:	c4 fe       	ld.a %a14,[%a15+]
50100fac:	54 f4       	ld.w %d4,[%a15]
50100fae:	2d 0e 00 00 	calli %a14
50100fb2:	0d 00 40 02 	rslcx 
50100fb6:	00 80       	rfe 
	...

50100fc0 <__interrupt_126>:
50100fc0:	e0 7e       	bisr 126
50100fc2:	91 00 00 f7 	movh.a %a15,28672
50100fc6:	d9 ff 70 94 	lea %a15,[%a15]18032 <70004670 <Cdisptab+0x3f0>>
50100fca:	c4 fe       	ld.a %a14,[%a15+]
50100fcc:	54 f4       	ld.w %d4,[%a15]
50100fce:	2d 0e 00 00 	calli %a14
50100fd2:	0d 00 40 02 	rslcx 
50100fd6:	00 80       	rfe 
	...

50100fe0 <__interrupt_127>:
50100fe0:	e0 7f       	bisr 127
50100fe2:	91 00 00 f7 	movh.a %a15,28672
50100fe6:	d9 ff 78 94 	lea %a15,[%a15]18040 <70004678 <Cdisptab+0x3f8>>
50100fea:	c4 fe       	ld.a %a14,[%a15+]
50100fec:	54 f4       	ld.w %d4,[%a15]
50100fee:	2d 0e 00 00 	calli %a14
50100ff2:	0d 00 40 02 	rslcx 
50100ff6:	00 80       	rfe 
	...

50101000 <__interrupt_128>:
50101000:	e0 80       	bisr 128
50101002:	91 00 00 f7 	movh.a %a15,28672
50101006:	d9 ff 40 a4 	lea %a15,[%a15]18048 <70004680 <Cdisptab+0x400>>
5010100a:	c4 fe       	ld.a %a14,[%a15+]
5010100c:	54 f4       	ld.w %d4,[%a15]
5010100e:	2d 0e 00 00 	calli %a14
50101012:	0d 00 40 02 	rslcx 
50101016:	00 80       	rfe 
	...

50101020 <__interrupt_129>:
50101020:	e0 81       	bisr 129
50101022:	91 00 00 f7 	movh.a %a15,28672
50101026:	d9 ff 48 a4 	lea %a15,[%a15]18056 <70004688 <Cdisptab+0x408>>
5010102a:	c4 fe       	ld.a %a14,[%a15+]
5010102c:	54 f4       	ld.w %d4,[%a15]
5010102e:	2d 0e 00 00 	calli %a14
50101032:	0d 00 40 02 	rslcx 
50101036:	00 80       	rfe 
	...

50101040 <__interrupt_130>:
50101040:	e0 82       	bisr 130
50101042:	91 00 00 f7 	movh.a %a15,28672
50101046:	d9 ff 50 a4 	lea %a15,[%a15]18064 <70004690 <Cdisptab+0x410>>
5010104a:	c4 fe       	ld.a %a14,[%a15+]
5010104c:	54 f4       	ld.w %d4,[%a15]
5010104e:	2d 0e 00 00 	calli %a14
50101052:	0d 00 40 02 	rslcx 
50101056:	00 80       	rfe 
	...

50101060 <__interrupt_131>:
50101060:	e0 83       	bisr 131
50101062:	91 00 00 f7 	movh.a %a15,28672
50101066:	d9 ff 58 a4 	lea %a15,[%a15]18072 <70004698 <Cdisptab+0x418>>
5010106a:	c4 fe       	ld.a %a14,[%a15+]
5010106c:	54 f4       	ld.w %d4,[%a15]
5010106e:	2d 0e 00 00 	calli %a14
50101072:	0d 00 40 02 	rslcx 
50101076:	00 80       	rfe 
	...

50101080 <__interrupt_132>:
50101080:	e0 84       	bisr 132
50101082:	91 00 00 f7 	movh.a %a15,28672
50101086:	d9 ff 60 a4 	lea %a15,[%a15]18080 <700046a0 <Cdisptab+0x420>>
5010108a:	c4 fe       	ld.a %a14,[%a15+]
5010108c:	54 f4       	ld.w %d4,[%a15]
5010108e:	2d 0e 00 00 	calli %a14
50101092:	0d 00 40 02 	rslcx 
50101096:	00 80       	rfe 
	...

501010a0 <__interrupt_133>:
501010a0:	e0 85       	bisr 133
501010a2:	91 00 00 f7 	movh.a %a15,28672
501010a6:	d9 ff 68 a4 	lea %a15,[%a15]18088 <700046a8 <Cdisptab+0x428>>
501010aa:	c4 fe       	ld.a %a14,[%a15+]
501010ac:	54 f4       	ld.w %d4,[%a15]
501010ae:	2d 0e 00 00 	calli %a14
501010b2:	0d 00 40 02 	rslcx 
501010b6:	00 80       	rfe 
	...

501010c0 <__interrupt_134>:
501010c0:	e0 86       	bisr 134
501010c2:	91 00 00 f7 	movh.a %a15,28672
501010c6:	d9 ff 70 a4 	lea %a15,[%a15]18096 <700046b0 <Cdisptab+0x430>>
501010ca:	c4 fe       	ld.a %a14,[%a15+]
501010cc:	54 f4       	ld.w %d4,[%a15]
501010ce:	2d 0e 00 00 	calli %a14
501010d2:	0d 00 40 02 	rslcx 
501010d6:	00 80       	rfe 
	...

501010e0 <__interrupt_135>:
501010e0:	e0 87       	bisr 135
501010e2:	91 00 00 f7 	movh.a %a15,28672
501010e6:	d9 ff 78 a4 	lea %a15,[%a15]18104 <700046b8 <Cdisptab+0x438>>
501010ea:	c4 fe       	ld.a %a14,[%a15+]
501010ec:	54 f4       	ld.w %d4,[%a15]
501010ee:	2d 0e 00 00 	calli %a14
501010f2:	0d 00 40 02 	rslcx 
501010f6:	00 80       	rfe 
	...

50101100 <__interrupt_136>:
50101100:	e0 88       	bisr 136
50101102:	91 00 00 f7 	movh.a %a15,28672
50101106:	d9 ff 40 b4 	lea %a15,[%a15]18112 <700046c0 <Cdisptab+0x440>>
5010110a:	c4 fe       	ld.a %a14,[%a15+]
5010110c:	54 f4       	ld.w %d4,[%a15]
5010110e:	2d 0e 00 00 	calli %a14
50101112:	0d 00 40 02 	rslcx 
50101116:	00 80       	rfe 
	...

50101120 <__interrupt_137>:
50101120:	e0 89       	bisr 137
50101122:	91 00 00 f7 	movh.a %a15,28672
50101126:	d9 ff 48 b4 	lea %a15,[%a15]18120 <700046c8 <Cdisptab+0x448>>
5010112a:	c4 fe       	ld.a %a14,[%a15+]
5010112c:	54 f4       	ld.w %d4,[%a15]
5010112e:	2d 0e 00 00 	calli %a14
50101132:	0d 00 40 02 	rslcx 
50101136:	00 80       	rfe 
	...

50101140 <__interrupt_138>:
50101140:	e0 8a       	bisr 138
50101142:	91 00 00 f7 	movh.a %a15,28672
50101146:	d9 ff 50 b4 	lea %a15,[%a15]18128 <700046d0 <Cdisptab+0x450>>
5010114a:	c4 fe       	ld.a %a14,[%a15+]
5010114c:	54 f4       	ld.w %d4,[%a15]
5010114e:	2d 0e 00 00 	calli %a14
50101152:	0d 00 40 02 	rslcx 
50101156:	00 80       	rfe 
	...

50101160 <__interrupt_139>:
50101160:	e0 8b       	bisr 139
50101162:	91 00 00 f7 	movh.a %a15,28672
50101166:	d9 ff 58 b4 	lea %a15,[%a15]18136 <700046d8 <Cdisptab+0x458>>
5010116a:	c4 fe       	ld.a %a14,[%a15+]
5010116c:	54 f4       	ld.w %d4,[%a15]
5010116e:	2d 0e 00 00 	calli %a14
50101172:	0d 00 40 02 	rslcx 
50101176:	00 80       	rfe 
	...

50101180 <__interrupt_140>:
50101180:	e0 8c       	bisr 140
50101182:	91 00 00 f7 	movh.a %a15,28672
50101186:	d9 ff 60 b4 	lea %a15,[%a15]18144 <700046e0 <Cdisptab+0x460>>
5010118a:	c4 fe       	ld.a %a14,[%a15+]
5010118c:	54 f4       	ld.w %d4,[%a15]
5010118e:	2d 0e 00 00 	calli %a14
50101192:	0d 00 40 02 	rslcx 
50101196:	00 80       	rfe 
	...

501011a0 <__interrupt_141>:
501011a0:	e0 8d       	bisr 141
501011a2:	91 00 00 f7 	movh.a %a15,28672
501011a6:	d9 ff 68 b4 	lea %a15,[%a15]18152 <700046e8 <Cdisptab+0x468>>
501011aa:	c4 fe       	ld.a %a14,[%a15+]
501011ac:	54 f4       	ld.w %d4,[%a15]
501011ae:	2d 0e 00 00 	calli %a14
501011b2:	0d 00 40 02 	rslcx 
501011b6:	00 80       	rfe 
	...

501011c0 <__interrupt_142>:
501011c0:	e0 8e       	bisr 142
501011c2:	91 00 00 f7 	movh.a %a15,28672
501011c6:	d9 ff 70 b4 	lea %a15,[%a15]18160 <700046f0 <Cdisptab+0x470>>
501011ca:	c4 fe       	ld.a %a14,[%a15+]
501011cc:	54 f4       	ld.w %d4,[%a15]
501011ce:	2d 0e 00 00 	calli %a14
501011d2:	0d 00 40 02 	rslcx 
501011d6:	00 80       	rfe 
	...

501011e0 <__interrupt_143>:
501011e0:	e0 8f       	bisr 143
501011e2:	91 00 00 f7 	movh.a %a15,28672
501011e6:	d9 ff 78 b4 	lea %a15,[%a15]18168 <700046f8 <Cdisptab+0x478>>
501011ea:	c4 fe       	ld.a %a14,[%a15+]
501011ec:	54 f4       	ld.w %d4,[%a15]
501011ee:	2d 0e 00 00 	calli %a14
501011f2:	0d 00 40 02 	rslcx 
501011f6:	00 80       	rfe 
	...

50101200 <__interrupt_144>:
50101200:	e0 90       	bisr 144
50101202:	91 00 00 f7 	movh.a %a15,28672
50101206:	d9 ff 40 c4 	lea %a15,[%a15]18176 <70004700 <Cdisptab+0x480>>
5010120a:	c4 fe       	ld.a %a14,[%a15+]
5010120c:	54 f4       	ld.w %d4,[%a15]
5010120e:	2d 0e 00 00 	calli %a14
50101212:	0d 00 40 02 	rslcx 
50101216:	00 80       	rfe 
	...

50101220 <__interrupt_145>:
50101220:	e0 91       	bisr 145
50101222:	91 00 00 f7 	movh.a %a15,28672
50101226:	d9 ff 48 c4 	lea %a15,[%a15]18184 <70004708 <Cdisptab+0x488>>
5010122a:	c4 fe       	ld.a %a14,[%a15+]
5010122c:	54 f4       	ld.w %d4,[%a15]
5010122e:	2d 0e 00 00 	calli %a14
50101232:	0d 00 40 02 	rslcx 
50101236:	00 80       	rfe 
	...

50101240 <__interrupt_146>:
50101240:	e0 92       	bisr 146
50101242:	91 00 00 f7 	movh.a %a15,28672
50101246:	d9 ff 50 c4 	lea %a15,[%a15]18192 <70004710 <Cdisptab+0x490>>
5010124a:	c4 fe       	ld.a %a14,[%a15+]
5010124c:	54 f4       	ld.w %d4,[%a15]
5010124e:	2d 0e 00 00 	calli %a14
50101252:	0d 00 40 02 	rslcx 
50101256:	00 80       	rfe 
	...

50101260 <__interrupt_147>:
50101260:	e0 93       	bisr 147
50101262:	91 00 00 f7 	movh.a %a15,28672
50101266:	d9 ff 58 c4 	lea %a15,[%a15]18200 <70004718 <Cdisptab+0x498>>
5010126a:	c4 fe       	ld.a %a14,[%a15+]
5010126c:	54 f4       	ld.w %d4,[%a15]
5010126e:	2d 0e 00 00 	calli %a14
50101272:	0d 00 40 02 	rslcx 
50101276:	00 80       	rfe 
	...

50101280 <__interrupt_148>:
50101280:	e0 94       	bisr 148
50101282:	91 00 00 f7 	movh.a %a15,28672
50101286:	d9 ff 60 c4 	lea %a15,[%a15]18208 <70004720 <Cdisptab+0x4a0>>
5010128a:	c4 fe       	ld.a %a14,[%a15+]
5010128c:	54 f4       	ld.w %d4,[%a15]
5010128e:	2d 0e 00 00 	calli %a14
50101292:	0d 00 40 02 	rslcx 
50101296:	00 80       	rfe 
	...

501012a0 <__interrupt_149>:
501012a0:	e0 95       	bisr 149
501012a2:	91 00 00 f7 	movh.a %a15,28672
501012a6:	d9 ff 68 c4 	lea %a15,[%a15]18216 <70004728 <Cdisptab+0x4a8>>
501012aa:	c4 fe       	ld.a %a14,[%a15+]
501012ac:	54 f4       	ld.w %d4,[%a15]
501012ae:	2d 0e 00 00 	calli %a14
501012b2:	0d 00 40 02 	rslcx 
501012b6:	00 80       	rfe 
	...

501012c0 <__interrupt_150>:
501012c0:	e0 96       	bisr 150
501012c2:	91 00 00 f7 	movh.a %a15,28672
501012c6:	d9 ff 70 c4 	lea %a15,[%a15]18224 <70004730 <Cdisptab+0x4b0>>
501012ca:	c4 fe       	ld.a %a14,[%a15+]
501012cc:	54 f4       	ld.w %d4,[%a15]
501012ce:	2d 0e 00 00 	calli %a14
501012d2:	0d 00 40 02 	rslcx 
501012d6:	00 80       	rfe 
	...

501012e0 <__interrupt_151>:
501012e0:	e0 97       	bisr 151
501012e2:	91 00 00 f7 	movh.a %a15,28672
501012e6:	d9 ff 78 c4 	lea %a15,[%a15]18232 <70004738 <Cdisptab+0x4b8>>
501012ea:	c4 fe       	ld.a %a14,[%a15+]
501012ec:	54 f4       	ld.w %d4,[%a15]
501012ee:	2d 0e 00 00 	calli %a14
501012f2:	0d 00 40 02 	rslcx 
501012f6:	00 80       	rfe 
	...

50101300 <__interrupt_152>:
50101300:	e0 98       	bisr 152
50101302:	91 00 00 f7 	movh.a %a15,28672
50101306:	d9 ff 40 d4 	lea %a15,[%a15]18240 <70004740 <Cdisptab+0x4c0>>
5010130a:	c4 fe       	ld.a %a14,[%a15+]
5010130c:	54 f4       	ld.w %d4,[%a15]
5010130e:	2d 0e 00 00 	calli %a14
50101312:	0d 00 40 02 	rslcx 
50101316:	00 80       	rfe 
	...

50101320 <__interrupt_153>:
50101320:	e0 99       	bisr 153
50101322:	91 00 00 f7 	movh.a %a15,28672
50101326:	d9 ff 48 d4 	lea %a15,[%a15]18248 <70004748 <Cdisptab+0x4c8>>
5010132a:	c4 fe       	ld.a %a14,[%a15+]
5010132c:	54 f4       	ld.w %d4,[%a15]
5010132e:	2d 0e 00 00 	calli %a14
50101332:	0d 00 40 02 	rslcx 
50101336:	00 80       	rfe 
	...

50101340 <__interrupt_154>:
50101340:	e0 9a       	bisr 154
50101342:	91 00 00 f7 	movh.a %a15,28672
50101346:	d9 ff 50 d4 	lea %a15,[%a15]18256 <70004750 <Cdisptab+0x4d0>>
5010134a:	c4 fe       	ld.a %a14,[%a15+]
5010134c:	54 f4       	ld.w %d4,[%a15]
5010134e:	2d 0e 00 00 	calli %a14
50101352:	0d 00 40 02 	rslcx 
50101356:	00 80       	rfe 
	...

50101360 <__interrupt_155>:
50101360:	e0 9b       	bisr 155
50101362:	91 00 00 f7 	movh.a %a15,28672
50101366:	d9 ff 58 d4 	lea %a15,[%a15]18264 <70004758 <Cdisptab+0x4d8>>
5010136a:	c4 fe       	ld.a %a14,[%a15+]
5010136c:	54 f4       	ld.w %d4,[%a15]
5010136e:	2d 0e 00 00 	calli %a14
50101372:	0d 00 40 02 	rslcx 
50101376:	00 80       	rfe 
	...

50101380 <__interrupt_156>:
50101380:	e0 9c       	bisr 156
50101382:	91 00 00 f7 	movh.a %a15,28672
50101386:	d9 ff 60 d4 	lea %a15,[%a15]18272 <70004760 <Cdisptab+0x4e0>>
5010138a:	c4 fe       	ld.a %a14,[%a15+]
5010138c:	54 f4       	ld.w %d4,[%a15]
5010138e:	2d 0e 00 00 	calli %a14
50101392:	0d 00 40 02 	rslcx 
50101396:	00 80       	rfe 
	...

501013a0 <__interrupt_157>:
501013a0:	e0 9d       	bisr 157
501013a2:	91 00 00 f7 	movh.a %a15,28672
501013a6:	d9 ff 68 d4 	lea %a15,[%a15]18280 <70004768 <Cdisptab+0x4e8>>
501013aa:	c4 fe       	ld.a %a14,[%a15+]
501013ac:	54 f4       	ld.w %d4,[%a15]
501013ae:	2d 0e 00 00 	calli %a14
501013b2:	0d 00 40 02 	rslcx 
501013b6:	00 80       	rfe 
	...

501013c0 <__interrupt_158>:
501013c0:	e0 9e       	bisr 158
501013c2:	91 00 00 f7 	movh.a %a15,28672
501013c6:	d9 ff 70 d4 	lea %a15,[%a15]18288 <70004770 <Cdisptab+0x4f0>>
501013ca:	c4 fe       	ld.a %a14,[%a15+]
501013cc:	54 f4       	ld.w %d4,[%a15]
501013ce:	2d 0e 00 00 	calli %a14
501013d2:	0d 00 40 02 	rslcx 
501013d6:	00 80       	rfe 
	...

501013e0 <__interrupt_159>:
501013e0:	e0 9f       	bisr 159
501013e2:	91 00 00 f7 	movh.a %a15,28672
501013e6:	d9 ff 78 d4 	lea %a15,[%a15]18296 <70004778 <Cdisptab+0x4f8>>
501013ea:	c4 fe       	ld.a %a14,[%a15+]
501013ec:	54 f4       	ld.w %d4,[%a15]
501013ee:	2d 0e 00 00 	calli %a14
501013f2:	0d 00 40 02 	rslcx 
501013f6:	00 80       	rfe 
	...

50101400 <__interrupt_160>:
50101400:	e0 a0       	bisr 160
50101402:	91 00 00 f7 	movh.a %a15,28672
50101406:	d9 ff 40 e4 	lea %a15,[%a15]18304 <70004780 <Cdisptab+0x500>>
5010140a:	c4 fe       	ld.a %a14,[%a15+]
5010140c:	54 f4       	ld.w %d4,[%a15]
5010140e:	2d 0e 00 00 	calli %a14
50101412:	0d 00 40 02 	rslcx 
50101416:	00 80       	rfe 
	...

50101420 <__interrupt_161>:
50101420:	e0 a1       	bisr 161
50101422:	91 00 00 f7 	movh.a %a15,28672
50101426:	d9 ff 48 e4 	lea %a15,[%a15]18312 <70004788 <Cdisptab+0x508>>
5010142a:	c4 fe       	ld.a %a14,[%a15+]
5010142c:	54 f4       	ld.w %d4,[%a15]
5010142e:	2d 0e 00 00 	calli %a14
50101432:	0d 00 40 02 	rslcx 
50101436:	00 80       	rfe 
	...

50101440 <__interrupt_162>:
50101440:	e0 a2       	bisr 162
50101442:	91 00 00 f7 	movh.a %a15,28672
50101446:	d9 ff 50 e4 	lea %a15,[%a15]18320 <70004790 <Cdisptab+0x510>>
5010144a:	c4 fe       	ld.a %a14,[%a15+]
5010144c:	54 f4       	ld.w %d4,[%a15]
5010144e:	2d 0e 00 00 	calli %a14
50101452:	0d 00 40 02 	rslcx 
50101456:	00 80       	rfe 
	...

50101460 <__interrupt_163>:
50101460:	e0 a3       	bisr 163
50101462:	91 00 00 f7 	movh.a %a15,28672
50101466:	d9 ff 58 e4 	lea %a15,[%a15]18328 <70004798 <Cdisptab+0x518>>
5010146a:	c4 fe       	ld.a %a14,[%a15+]
5010146c:	54 f4       	ld.w %d4,[%a15]
5010146e:	2d 0e 00 00 	calli %a14
50101472:	0d 00 40 02 	rslcx 
50101476:	00 80       	rfe 
	...

50101480 <__interrupt_164>:
50101480:	e0 a4       	bisr 164
50101482:	91 00 00 f7 	movh.a %a15,28672
50101486:	d9 ff 60 e4 	lea %a15,[%a15]18336 <700047a0 <Cdisptab+0x520>>
5010148a:	c4 fe       	ld.a %a14,[%a15+]
5010148c:	54 f4       	ld.w %d4,[%a15]
5010148e:	2d 0e 00 00 	calli %a14
50101492:	0d 00 40 02 	rslcx 
50101496:	00 80       	rfe 
	...

501014a0 <__interrupt_165>:
501014a0:	e0 a5       	bisr 165
501014a2:	91 00 00 f7 	movh.a %a15,28672
501014a6:	d9 ff 68 e4 	lea %a15,[%a15]18344 <700047a8 <Cdisptab+0x528>>
501014aa:	c4 fe       	ld.a %a14,[%a15+]
501014ac:	54 f4       	ld.w %d4,[%a15]
501014ae:	2d 0e 00 00 	calli %a14
501014b2:	0d 00 40 02 	rslcx 
501014b6:	00 80       	rfe 
	...

501014c0 <__interrupt_166>:
501014c0:	e0 a6       	bisr 166
501014c2:	91 00 00 f7 	movh.a %a15,28672
501014c6:	d9 ff 70 e4 	lea %a15,[%a15]18352 <700047b0 <Cdisptab+0x530>>
501014ca:	c4 fe       	ld.a %a14,[%a15+]
501014cc:	54 f4       	ld.w %d4,[%a15]
501014ce:	2d 0e 00 00 	calli %a14
501014d2:	0d 00 40 02 	rslcx 
501014d6:	00 80       	rfe 
	...

501014e0 <__interrupt_167>:
501014e0:	e0 a7       	bisr 167
501014e2:	91 00 00 f7 	movh.a %a15,28672
501014e6:	d9 ff 78 e4 	lea %a15,[%a15]18360 <700047b8 <Cdisptab+0x538>>
501014ea:	c4 fe       	ld.a %a14,[%a15+]
501014ec:	54 f4       	ld.w %d4,[%a15]
501014ee:	2d 0e 00 00 	calli %a14
501014f2:	0d 00 40 02 	rslcx 
501014f6:	00 80       	rfe 
	...

50101500 <__interrupt_168>:
50101500:	e0 a8       	bisr 168
50101502:	91 00 00 f7 	movh.a %a15,28672
50101506:	d9 ff 40 f4 	lea %a15,[%a15]18368 <700047c0 <Cdisptab+0x540>>
5010150a:	c4 fe       	ld.a %a14,[%a15+]
5010150c:	54 f4       	ld.w %d4,[%a15]
5010150e:	2d 0e 00 00 	calli %a14
50101512:	0d 00 40 02 	rslcx 
50101516:	00 80       	rfe 
	...

50101520 <__interrupt_169>:
50101520:	e0 a9       	bisr 169
50101522:	91 00 00 f7 	movh.a %a15,28672
50101526:	d9 ff 48 f4 	lea %a15,[%a15]18376 <700047c8 <Cdisptab+0x548>>
5010152a:	c4 fe       	ld.a %a14,[%a15+]
5010152c:	54 f4       	ld.w %d4,[%a15]
5010152e:	2d 0e 00 00 	calli %a14
50101532:	0d 00 40 02 	rslcx 
50101536:	00 80       	rfe 
	...

50101540 <__interrupt_170>:
50101540:	e0 aa       	bisr 170
50101542:	91 00 00 f7 	movh.a %a15,28672
50101546:	d9 ff 50 f4 	lea %a15,[%a15]18384 <700047d0 <Cdisptab+0x550>>
5010154a:	c4 fe       	ld.a %a14,[%a15+]
5010154c:	54 f4       	ld.w %d4,[%a15]
5010154e:	2d 0e 00 00 	calli %a14
50101552:	0d 00 40 02 	rslcx 
50101556:	00 80       	rfe 
	...

50101560 <__interrupt_171>:
50101560:	e0 ab       	bisr 171
50101562:	91 00 00 f7 	movh.a %a15,28672
50101566:	d9 ff 58 f4 	lea %a15,[%a15]18392 <700047d8 <Cdisptab+0x558>>
5010156a:	c4 fe       	ld.a %a14,[%a15+]
5010156c:	54 f4       	ld.w %d4,[%a15]
5010156e:	2d 0e 00 00 	calli %a14
50101572:	0d 00 40 02 	rslcx 
50101576:	00 80       	rfe 
	...

50101580 <__interrupt_172>:
50101580:	e0 ac       	bisr 172
50101582:	91 00 00 f7 	movh.a %a15,28672
50101586:	d9 ff 60 f4 	lea %a15,[%a15]18400 <700047e0 <Cdisptab+0x560>>
5010158a:	c4 fe       	ld.a %a14,[%a15+]
5010158c:	54 f4       	ld.w %d4,[%a15]
5010158e:	2d 0e 00 00 	calli %a14
50101592:	0d 00 40 02 	rslcx 
50101596:	00 80       	rfe 
	...

501015a0 <__interrupt_173>:
501015a0:	e0 ad       	bisr 173
501015a2:	91 00 00 f7 	movh.a %a15,28672
501015a6:	d9 ff 68 f4 	lea %a15,[%a15]18408 <700047e8 <Cdisptab+0x568>>
501015aa:	c4 fe       	ld.a %a14,[%a15+]
501015ac:	54 f4       	ld.w %d4,[%a15]
501015ae:	2d 0e 00 00 	calli %a14
501015b2:	0d 00 40 02 	rslcx 
501015b6:	00 80       	rfe 
	...

501015c0 <__interrupt_174>:
501015c0:	e0 ae       	bisr 174
501015c2:	91 00 00 f7 	movh.a %a15,28672
501015c6:	d9 ff 70 f4 	lea %a15,[%a15]18416 <700047f0 <Cdisptab+0x570>>
501015ca:	c4 fe       	ld.a %a14,[%a15+]
501015cc:	54 f4       	ld.w %d4,[%a15]
501015ce:	2d 0e 00 00 	calli %a14
501015d2:	0d 00 40 02 	rslcx 
501015d6:	00 80       	rfe 
	...

501015e0 <__interrupt_175>:
501015e0:	e0 af       	bisr 175
501015e2:	91 00 00 f7 	movh.a %a15,28672
501015e6:	d9 ff 78 f4 	lea %a15,[%a15]18424 <700047f8 <Cdisptab+0x578>>
501015ea:	c4 fe       	ld.a %a14,[%a15+]
501015ec:	54 f4       	ld.w %d4,[%a15]
501015ee:	2d 0e 00 00 	calli %a14
501015f2:	0d 00 40 02 	rslcx 
501015f6:	00 80       	rfe 
	...

50101600 <__interrupt_176>:
50101600:	e0 b0       	bisr 176
50101602:	91 00 00 f7 	movh.a %a15,28672
50101606:	d9 ff 80 04 	lea %a15,[%a15]18432 <70004800 <Cdisptab+0x580>>
5010160a:	c4 fe       	ld.a %a14,[%a15+]
5010160c:	54 f4       	ld.w %d4,[%a15]
5010160e:	2d 0e 00 00 	calli %a14
50101612:	0d 00 40 02 	rslcx 
50101616:	00 80       	rfe 
	...

50101620 <__interrupt_177>:
50101620:	e0 b1       	bisr 177
50101622:	91 00 00 f7 	movh.a %a15,28672
50101626:	d9 ff 88 04 	lea %a15,[%a15]18440 <70004808 <Cdisptab+0x588>>
5010162a:	c4 fe       	ld.a %a14,[%a15+]
5010162c:	54 f4       	ld.w %d4,[%a15]
5010162e:	2d 0e 00 00 	calli %a14
50101632:	0d 00 40 02 	rslcx 
50101636:	00 80       	rfe 
	...

50101640 <__interrupt_178>:
50101640:	e0 b2       	bisr 178
50101642:	91 00 00 f7 	movh.a %a15,28672
50101646:	d9 ff 90 04 	lea %a15,[%a15]18448 <70004810 <Cdisptab+0x590>>
5010164a:	c4 fe       	ld.a %a14,[%a15+]
5010164c:	54 f4       	ld.w %d4,[%a15]
5010164e:	2d 0e 00 00 	calli %a14
50101652:	0d 00 40 02 	rslcx 
50101656:	00 80       	rfe 
	...

50101660 <__interrupt_179>:
50101660:	e0 b3       	bisr 179
50101662:	91 00 00 f7 	movh.a %a15,28672
50101666:	d9 ff 98 04 	lea %a15,[%a15]18456 <70004818 <Cdisptab+0x598>>
5010166a:	c4 fe       	ld.a %a14,[%a15+]
5010166c:	54 f4       	ld.w %d4,[%a15]
5010166e:	2d 0e 00 00 	calli %a14
50101672:	0d 00 40 02 	rslcx 
50101676:	00 80       	rfe 
	...

50101680 <__interrupt_180>:
50101680:	e0 b4       	bisr 180
50101682:	91 00 00 f7 	movh.a %a15,28672
50101686:	d9 ff a0 04 	lea %a15,[%a15]18464 <70004820 <Cdisptab+0x5a0>>
5010168a:	c4 fe       	ld.a %a14,[%a15+]
5010168c:	54 f4       	ld.w %d4,[%a15]
5010168e:	2d 0e 00 00 	calli %a14
50101692:	0d 00 40 02 	rslcx 
50101696:	00 80       	rfe 
	...

501016a0 <__interrupt_181>:
501016a0:	e0 b5       	bisr 181
501016a2:	91 00 00 f7 	movh.a %a15,28672
501016a6:	d9 ff a8 04 	lea %a15,[%a15]18472 <70004828 <Cdisptab+0x5a8>>
501016aa:	c4 fe       	ld.a %a14,[%a15+]
501016ac:	54 f4       	ld.w %d4,[%a15]
501016ae:	2d 0e 00 00 	calli %a14
501016b2:	0d 00 40 02 	rslcx 
501016b6:	00 80       	rfe 
	...

501016c0 <__interrupt_182>:
501016c0:	e0 b6       	bisr 182
501016c2:	91 00 00 f7 	movh.a %a15,28672
501016c6:	d9 ff b0 04 	lea %a15,[%a15]18480 <70004830 <Cdisptab+0x5b0>>
501016ca:	c4 fe       	ld.a %a14,[%a15+]
501016cc:	54 f4       	ld.w %d4,[%a15]
501016ce:	2d 0e 00 00 	calli %a14
501016d2:	0d 00 40 02 	rslcx 
501016d6:	00 80       	rfe 
	...

501016e0 <__interrupt_183>:
501016e0:	e0 b7       	bisr 183
501016e2:	91 00 00 f7 	movh.a %a15,28672
501016e6:	d9 ff b8 04 	lea %a15,[%a15]18488 <70004838 <Cdisptab+0x5b8>>
501016ea:	c4 fe       	ld.a %a14,[%a15+]
501016ec:	54 f4       	ld.w %d4,[%a15]
501016ee:	2d 0e 00 00 	calli %a14
501016f2:	0d 00 40 02 	rslcx 
501016f6:	00 80       	rfe 
	...

50101700 <__interrupt_184>:
50101700:	e0 b8       	bisr 184
50101702:	91 00 00 f7 	movh.a %a15,28672
50101706:	d9 ff 80 14 	lea %a15,[%a15]18496 <70004840 <Cdisptab+0x5c0>>
5010170a:	c4 fe       	ld.a %a14,[%a15+]
5010170c:	54 f4       	ld.w %d4,[%a15]
5010170e:	2d 0e 00 00 	calli %a14
50101712:	0d 00 40 02 	rslcx 
50101716:	00 80       	rfe 
	...

50101720 <__interrupt_185>:
50101720:	e0 b9       	bisr 185
50101722:	91 00 00 f7 	movh.a %a15,28672
50101726:	d9 ff 88 14 	lea %a15,[%a15]18504 <70004848 <Cdisptab+0x5c8>>
5010172a:	c4 fe       	ld.a %a14,[%a15+]
5010172c:	54 f4       	ld.w %d4,[%a15]
5010172e:	2d 0e 00 00 	calli %a14
50101732:	0d 00 40 02 	rslcx 
50101736:	00 80       	rfe 
	...

50101740 <__interrupt_186>:
50101740:	e0 ba       	bisr 186
50101742:	91 00 00 f7 	movh.a %a15,28672
50101746:	d9 ff 90 14 	lea %a15,[%a15]18512 <70004850 <Cdisptab+0x5d0>>
5010174a:	c4 fe       	ld.a %a14,[%a15+]
5010174c:	54 f4       	ld.w %d4,[%a15]
5010174e:	2d 0e 00 00 	calli %a14
50101752:	0d 00 40 02 	rslcx 
50101756:	00 80       	rfe 
	...

50101760 <__interrupt_187>:
50101760:	e0 bb       	bisr 187
50101762:	91 00 00 f7 	movh.a %a15,28672
50101766:	d9 ff 98 14 	lea %a15,[%a15]18520 <70004858 <Cdisptab+0x5d8>>
5010176a:	c4 fe       	ld.a %a14,[%a15+]
5010176c:	54 f4       	ld.w %d4,[%a15]
5010176e:	2d 0e 00 00 	calli %a14
50101772:	0d 00 40 02 	rslcx 
50101776:	00 80       	rfe 
	...

50101780 <__interrupt_188>:
50101780:	e0 bc       	bisr 188
50101782:	91 00 00 f7 	movh.a %a15,28672
50101786:	d9 ff a0 14 	lea %a15,[%a15]18528 <70004860 <Cdisptab+0x5e0>>
5010178a:	c4 fe       	ld.a %a14,[%a15+]
5010178c:	54 f4       	ld.w %d4,[%a15]
5010178e:	2d 0e 00 00 	calli %a14
50101792:	0d 00 40 02 	rslcx 
50101796:	00 80       	rfe 
	...

501017a0 <__interrupt_189>:
501017a0:	e0 bd       	bisr 189
501017a2:	91 00 00 f7 	movh.a %a15,28672
501017a6:	d9 ff a8 14 	lea %a15,[%a15]18536 <70004868 <Cdisptab+0x5e8>>
501017aa:	c4 fe       	ld.a %a14,[%a15+]
501017ac:	54 f4       	ld.w %d4,[%a15]
501017ae:	2d 0e 00 00 	calli %a14
501017b2:	0d 00 40 02 	rslcx 
501017b6:	00 80       	rfe 
	...

501017c0 <__interrupt_190>:
501017c0:	e0 be       	bisr 190
501017c2:	91 00 00 f7 	movh.a %a15,28672
501017c6:	d9 ff b0 14 	lea %a15,[%a15]18544 <70004870 <Cdisptab+0x5f0>>
501017ca:	c4 fe       	ld.a %a14,[%a15+]
501017cc:	54 f4       	ld.w %d4,[%a15]
501017ce:	2d 0e 00 00 	calli %a14
501017d2:	0d 00 40 02 	rslcx 
501017d6:	00 80       	rfe 
	...

501017e0 <__interrupt_191>:
501017e0:	e0 bf       	bisr 191
501017e2:	91 00 00 f7 	movh.a %a15,28672
501017e6:	d9 ff b8 14 	lea %a15,[%a15]18552 <70004878 <Cdisptab+0x5f8>>
501017ea:	c4 fe       	ld.a %a14,[%a15+]
501017ec:	54 f4       	ld.w %d4,[%a15]
501017ee:	2d 0e 00 00 	calli %a14
501017f2:	0d 00 40 02 	rslcx 
501017f6:	00 80       	rfe 
	...

50101800 <__interrupt_192>:
50101800:	e0 c0       	bisr 192
50101802:	91 00 00 f7 	movh.a %a15,28672
50101806:	d9 ff 80 24 	lea %a15,[%a15]18560 <70004880 <Cdisptab+0x600>>
5010180a:	c4 fe       	ld.a %a14,[%a15+]
5010180c:	54 f4       	ld.w %d4,[%a15]
5010180e:	2d 0e 00 00 	calli %a14
50101812:	0d 00 40 02 	rslcx 
50101816:	00 80       	rfe 
	...

50101820 <__interrupt_193>:
50101820:	e0 c1       	bisr 193
50101822:	91 00 00 f7 	movh.a %a15,28672
50101826:	d9 ff 88 24 	lea %a15,[%a15]18568 <70004888 <Cdisptab+0x608>>
5010182a:	c4 fe       	ld.a %a14,[%a15+]
5010182c:	54 f4       	ld.w %d4,[%a15]
5010182e:	2d 0e 00 00 	calli %a14
50101832:	0d 00 40 02 	rslcx 
50101836:	00 80       	rfe 
	...

50101840 <__interrupt_194>:
50101840:	e0 c2       	bisr 194
50101842:	91 00 00 f7 	movh.a %a15,28672
50101846:	d9 ff 90 24 	lea %a15,[%a15]18576 <70004890 <Cdisptab+0x610>>
5010184a:	c4 fe       	ld.a %a14,[%a15+]
5010184c:	54 f4       	ld.w %d4,[%a15]
5010184e:	2d 0e 00 00 	calli %a14
50101852:	0d 00 40 02 	rslcx 
50101856:	00 80       	rfe 
	...

50101860 <__interrupt_195>:
50101860:	e0 c3       	bisr 195
50101862:	91 00 00 f7 	movh.a %a15,28672
50101866:	d9 ff 98 24 	lea %a15,[%a15]18584 <70004898 <Cdisptab+0x618>>
5010186a:	c4 fe       	ld.a %a14,[%a15+]
5010186c:	54 f4       	ld.w %d4,[%a15]
5010186e:	2d 0e 00 00 	calli %a14
50101872:	0d 00 40 02 	rslcx 
50101876:	00 80       	rfe 
	...

50101880 <__interrupt_196>:
50101880:	e0 c4       	bisr 196
50101882:	91 00 00 f7 	movh.a %a15,28672
50101886:	d9 ff a0 24 	lea %a15,[%a15]18592 <700048a0 <Cdisptab+0x620>>
5010188a:	c4 fe       	ld.a %a14,[%a15+]
5010188c:	54 f4       	ld.w %d4,[%a15]
5010188e:	2d 0e 00 00 	calli %a14
50101892:	0d 00 40 02 	rslcx 
50101896:	00 80       	rfe 
	...

501018a0 <__interrupt_197>:
501018a0:	e0 c5       	bisr 197
501018a2:	91 00 00 f7 	movh.a %a15,28672
501018a6:	d9 ff a8 24 	lea %a15,[%a15]18600 <700048a8 <Cdisptab+0x628>>
501018aa:	c4 fe       	ld.a %a14,[%a15+]
501018ac:	54 f4       	ld.w %d4,[%a15]
501018ae:	2d 0e 00 00 	calli %a14
501018b2:	0d 00 40 02 	rslcx 
501018b6:	00 80       	rfe 
	...

501018c0 <__interrupt_198>:
501018c0:	e0 c6       	bisr 198
501018c2:	91 00 00 f7 	movh.a %a15,28672
501018c6:	d9 ff b0 24 	lea %a15,[%a15]18608 <700048b0 <Cdisptab+0x630>>
501018ca:	c4 fe       	ld.a %a14,[%a15+]
501018cc:	54 f4       	ld.w %d4,[%a15]
501018ce:	2d 0e 00 00 	calli %a14
501018d2:	0d 00 40 02 	rslcx 
501018d6:	00 80       	rfe 
	...

501018e0 <__interrupt_199>:
501018e0:	e0 c7       	bisr 199
501018e2:	91 00 00 f7 	movh.a %a15,28672
501018e6:	d9 ff b8 24 	lea %a15,[%a15]18616 <700048b8 <Cdisptab+0x638>>
501018ea:	c4 fe       	ld.a %a14,[%a15+]
501018ec:	54 f4       	ld.w %d4,[%a15]
501018ee:	2d 0e 00 00 	calli %a14
501018f2:	0d 00 40 02 	rslcx 
501018f6:	00 80       	rfe 
	...

50101900 <__interrupt_200>:
50101900:	e0 c8       	bisr 200
50101902:	91 00 00 f7 	movh.a %a15,28672
50101906:	d9 ff 80 34 	lea %a15,[%a15]18624 <700048c0 <Cdisptab+0x640>>
5010190a:	c4 fe       	ld.a %a14,[%a15+]
5010190c:	54 f4       	ld.w %d4,[%a15]
5010190e:	2d 0e 00 00 	calli %a14
50101912:	0d 00 40 02 	rslcx 
50101916:	00 80       	rfe 
	...

50101920 <__interrupt_201>:
50101920:	e0 c9       	bisr 201
50101922:	91 00 00 f7 	movh.a %a15,28672
50101926:	d9 ff 88 34 	lea %a15,[%a15]18632 <700048c8 <Cdisptab+0x648>>
5010192a:	c4 fe       	ld.a %a14,[%a15+]
5010192c:	54 f4       	ld.w %d4,[%a15]
5010192e:	2d 0e 00 00 	calli %a14
50101932:	0d 00 40 02 	rslcx 
50101936:	00 80       	rfe 
	...

50101940 <__interrupt_202>:
50101940:	e0 ca       	bisr 202
50101942:	91 00 00 f7 	movh.a %a15,28672
50101946:	d9 ff 90 34 	lea %a15,[%a15]18640 <700048d0 <Cdisptab+0x650>>
5010194a:	c4 fe       	ld.a %a14,[%a15+]
5010194c:	54 f4       	ld.w %d4,[%a15]
5010194e:	2d 0e 00 00 	calli %a14
50101952:	0d 00 40 02 	rslcx 
50101956:	00 80       	rfe 
	...

50101960 <__interrupt_203>:
50101960:	e0 cb       	bisr 203
50101962:	91 00 00 f7 	movh.a %a15,28672
50101966:	d9 ff 98 34 	lea %a15,[%a15]18648 <700048d8 <Cdisptab+0x658>>
5010196a:	c4 fe       	ld.a %a14,[%a15+]
5010196c:	54 f4       	ld.w %d4,[%a15]
5010196e:	2d 0e 00 00 	calli %a14
50101972:	0d 00 40 02 	rslcx 
50101976:	00 80       	rfe 
	...

50101980 <__interrupt_204>:
50101980:	e0 cc       	bisr 204
50101982:	91 00 00 f7 	movh.a %a15,28672
50101986:	d9 ff a0 34 	lea %a15,[%a15]18656 <700048e0 <Cdisptab+0x660>>
5010198a:	c4 fe       	ld.a %a14,[%a15+]
5010198c:	54 f4       	ld.w %d4,[%a15]
5010198e:	2d 0e 00 00 	calli %a14
50101992:	0d 00 40 02 	rslcx 
50101996:	00 80       	rfe 
	...

501019a0 <__interrupt_205>:
501019a0:	e0 cd       	bisr 205
501019a2:	91 00 00 f7 	movh.a %a15,28672
501019a6:	d9 ff a8 34 	lea %a15,[%a15]18664 <700048e8 <Cdisptab+0x668>>
501019aa:	c4 fe       	ld.a %a14,[%a15+]
501019ac:	54 f4       	ld.w %d4,[%a15]
501019ae:	2d 0e 00 00 	calli %a14
501019b2:	0d 00 40 02 	rslcx 
501019b6:	00 80       	rfe 
	...

501019c0 <__interrupt_206>:
501019c0:	e0 ce       	bisr 206
501019c2:	91 00 00 f7 	movh.a %a15,28672
501019c6:	d9 ff b0 34 	lea %a15,[%a15]18672 <700048f0 <Cdisptab+0x670>>
501019ca:	c4 fe       	ld.a %a14,[%a15+]
501019cc:	54 f4       	ld.w %d4,[%a15]
501019ce:	2d 0e 00 00 	calli %a14
501019d2:	0d 00 40 02 	rslcx 
501019d6:	00 80       	rfe 
	...

501019e0 <__interrupt_207>:
501019e0:	e0 cf       	bisr 207
501019e2:	91 00 00 f7 	movh.a %a15,28672
501019e6:	d9 ff b8 34 	lea %a15,[%a15]18680 <700048f8 <Cdisptab+0x678>>
501019ea:	c4 fe       	ld.a %a14,[%a15+]
501019ec:	54 f4       	ld.w %d4,[%a15]
501019ee:	2d 0e 00 00 	calli %a14
501019f2:	0d 00 40 02 	rslcx 
501019f6:	00 80       	rfe 
	...

50101a00 <__interrupt_208>:
50101a00:	e0 d0       	bisr 208
50101a02:	91 00 00 f7 	movh.a %a15,28672
50101a06:	d9 ff 80 44 	lea %a15,[%a15]18688 <70004900 <Cdisptab+0x680>>
50101a0a:	c4 fe       	ld.a %a14,[%a15+]
50101a0c:	54 f4       	ld.w %d4,[%a15]
50101a0e:	2d 0e 00 00 	calli %a14
50101a12:	0d 00 40 02 	rslcx 
50101a16:	00 80       	rfe 
	...

50101a20 <__interrupt_209>:
50101a20:	e0 d1       	bisr 209
50101a22:	91 00 00 f7 	movh.a %a15,28672
50101a26:	d9 ff 88 44 	lea %a15,[%a15]18696 <70004908 <Cdisptab+0x688>>
50101a2a:	c4 fe       	ld.a %a14,[%a15+]
50101a2c:	54 f4       	ld.w %d4,[%a15]
50101a2e:	2d 0e 00 00 	calli %a14
50101a32:	0d 00 40 02 	rslcx 
50101a36:	00 80       	rfe 
	...

50101a40 <__interrupt_210>:
50101a40:	e0 d2       	bisr 210
50101a42:	91 00 00 f7 	movh.a %a15,28672
50101a46:	d9 ff 90 44 	lea %a15,[%a15]18704 <70004910 <Cdisptab+0x690>>
50101a4a:	c4 fe       	ld.a %a14,[%a15+]
50101a4c:	54 f4       	ld.w %d4,[%a15]
50101a4e:	2d 0e 00 00 	calli %a14
50101a52:	0d 00 40 02 	rslcx 
50101a56:	00 80       	rfe 
	...

50101a60 <__interrupt_211>:
50101a60:	e0 d3       	bisr 211
50101a62:	91 00 00 f7 	movh.a %a15,28672
50101a66:	d9 ff 98 44 	lea %a15,[%a15]18712 <70004918 <Cdisptab+0x698>>
50101a6a:	c4 fe       	ld.a %a14,[%a15+]
50101a6c:	54 f4       	ld.w %d4,[%a15]
50101a6e:	2d 0e 00 00 	calli %a14
50101a72:	0d 00 40 02 	rslcx 
50101a76:	00 80       	rfe 
	...

50101a80 <__interrupt_212>:
50101a80:	e0 d4       	bisr 212
50101a82:	91 00 00 f7 	movh.a %a15,28672
50101a86:	d9 ff a0 44 	lea %a15,[%a15]18720 <70004920 <Cdisptab+0x6a0>>
50101a8a:	c4 fe       	ld.a %a14,[%a15+]
50101a8c:	54 f4       	ld.w %d4,[%a15]
50101a8e:	2d 0e 00 00 	calli %a14
50101a92:	0d 00 40 02 	rslcx 
50101a96:	00 80       	rfe 
	...

50101aa0 <__interrupt_213>:
50101aa0:	e0 d5       	bisr 213
50101aa2:	91 00 00 f7 	movh.a %a15,28672
50101aa6:	d9 ff a8 44 	lea %a15,[%a15]18728 <70004928 <Cdisptab+0x6a8>>
50101aaa:	c4 fe       	ld.a %a14,[%a15+]
50101aac:	54 f4       	ld.w %d4,[%a15]
50101aae:	2d 0e 00 00 	calli %a14
50101ab2:	0d 00 40 02 	rslcx 
50101ab6:	00 80       	rfe 
	...

50101ac0 <__interrupt_214>:
50101ac0:	e0 d6       	bisr 214
50101ac2:	91 00 00 f7 	movh.a %a15,28672
50101ac6:	d9 ff b0 44 	lea %a15,[%a15]18736 <70004930 <Cdisptab+0x6b0>>
50101aca:	c4 fe       	ld.a %a14,[%a15+]
50101acc:	54 f4       	ld.w %d4,[%a15]
50101ace:	2d 0e 00 00 	calli %a14
50101ad2:	0d 00 40 02 	rslcx 
50101ad6:	00 80       	rfe 
	...

50101ae0 <__interrupt_215>:
50101ae0:	e0 d7       	bisr 215
50101ae2:	91 00 00 f7 	movh.a %a15,28672
50101ae6:	d9 ff b8 44 	lea %a15,[%a15]18744 <70004938 <Cdisptab+0x6b8>>
50101aea:	c4 fe       	ld.a %a14,[%a15+]
50101aec:	54 f4       	ld.w %d4,[%a15]
50101aee:	2d 0e 00 00 	calli %a14
50101af2:	0d 00 40 02 	rslcx 
50101af6:	00 80       	rfe 
	...

50101b00 <__interrupt_216>:
50101b00:	e0 d8       	bisr 216
50101b02:	91 00 00 f7 	movh.a %a15,28672
50101b06:	d9 ff 80 54 	lea %a15,[%a15]18752 <70004940 <Cdisptab+0x6c0>>
50101b0a:	c4 fe       	ld.a %a14,[%a15+]
50101b0c:	54 f4       	ld.w %d4,[%a15]
50101b0e:	2d 0e 00 00 	calli %a14
50101b12:	0d 00 40 02 	rslcx 
50101b16:	00 80       	rfe 
	...

50101b20 <__interrupt_217>:
50101b20:	e0 d9       	bisr 217
50101b22:	91 00 00 f7 	movh.a %a15,28672
50101b26:	d9 ff 88 54 	lea %a15,[%a15]18760 <70004948 <Cdisptab+0x6c8>>
50101b2a:	c4 fe       	ld.a %a14,[%a15+]
50101b2c:	54 f4       	ld.w %d4,[%a15]
50101b2e:	2d 0e 00 00 	calli %a14
50101b32:	0d 00 40 02 	rslcx 
50101b36:	00 80       	rfe 
	...

50101b40 <__interrupt_218>:
50101b40:	e0 da       	bisr 218
50101b42:	91 00 00 f7 	movh.a %a15,28672
50101b46:	d9 ff 90 54 	lea %a15,[%a15]18768 <70004950 <Cdisptab+0x6d0>>
50101b4a:	c4 fe       	ld.a %a14,[%a15+]
50101b4c:	54 f4       	ld.w %d4,[%a15]
50101b4e:	2d 0e 00 00 	calli %a14
50101b52:	0d 00 40 02 	rslcx 
50101b56:	00 80       	rfe 
	...

50101b60 <__interrupt_219>:
50101b60:	e0 db       	bisr 219
50101b62:	91 00 00 f7 	movh.a %a15,28672
50101b66:	d9 ff 98 54 	lea %a15,[%a15]18776 <70004958 <Cdisptab+0x6d8>>
50101b6a:	c4 fe       	ld.a %a14,[%a15+]
50101b6c:	54 f4       	ld.w %d4,[%a15]
50101b6e:	2d 0e 00 00 	calli %a14
50101b72:	0d 00 40 02 	rslcx 
50101b76:	00 80       	rfe 
	...

50101b80 <__interrupt_220>:
50101b80:	e0 dc       	bisr 220
50101b82:	91 00 00 f7 	movh.a %a15,28672
50101b86:	d9 ff a0 54 	lea %a15,[%a15]18784 <70004960 <Cdisptab+0x6e0>>
50101b8a:	c4 fe       	ld.a %a14,[%a15+]
50101b8c:	54 f4       	ld.w %d4,[%a15]
50101b8e:	2d 0e 00 00 	calli %a14
50101b92:	0d 00 40 02 	rslcx 
50101b96:	00 80       	rfe 
	...

50101ba0 <__interrupt_221>:
50101ba0:	e0 dd       	bisr 221
50101ba2:	91 00 00 f7 	movh.a %a15,28672
50101ba6:	d9 ff a8 54 	lea %a15,[%a15]18792 <70004968 <Cdisptab+0x6e8>>
50101baa:	c4 fe       	ld.a %a14,[%a15+]
50101bac:	54 f4       	ld.w %d4,[%a15]
50101bae:	2d 0e 00 00 	calli %a14
50101bb2:	0d 00 40 02 	rslcx 
50101bb6:	00 80       	rfe 
	...

50101bc0 <__interrupt_222>:
50101bc0:	e0 de       	bisr 222
50101bc2:	91 00 00 f7 	movh.a %a15,28672
50101bc6:	d9 ff b0 54 	lea %a15,[%a15]18800 <70004970 <Cdisptab+0x6f0>>
50101bca:	c4 fe       	ld.a %a14,[%a15+]
50101bcc:	54 f4       	ld.w %d4,[%a15]
50101bce:	2d 0e 00 00 	calli %a14
50101bd2:	0d 00 40 02 	rslcx 
50101bd6:	00 80       	rfe 
	...

50101be0 <__interrupt_223>:
50101be0:	e0 df       	bisr 223
50101be2:	91 00 00 f7 	movh.a %a15,28672
50101be6:	d9 ff b8 54 	lea %a15,[%a15]18808 <70004978 <Cdisptab+0x6f8>>
50101bea:	c4 fe       	ld.a %a14,[%a15+]
50101bec:	54 f4       	ld.w %d4,[%a15]
50101bee:	2d 0e 00 00 	calli %a14
50101bf2:	0d 00 40 02 	rslcx 
50101bf6:	00 80       	rfe 
	...

50101c00 <__interrupt_224>:
50101c00:	e0 e0       	bisr 224
50101c02:	91 00 00 f7 	movh.a %a15,28672
50101c06:	d9 ff 80 64 	lea %a15,[%a15]18816 <70004980 <Cdisptab+0x700>>
50101c0a:	c4 fe       	ld.a %a14,[%a15+]
50101c0c:	54 f4       	ld.w %d4,[%a15]
50101c0e:	2d 0e 00 00 	calli %a14
50101c12:	0d 00 40 02 	rslcx 
50101c16:	00 80       	rfe 
	...

50101c20 <__interrupt_225>:
50101c20:	e0 e1       	bisr 225
50101c22:	91 00 00 f7 	movh.a %a15,28672
50101c26:	d9 ff 88 64 	lea %a15,[%a15]18824 <70004988 <Cdisptab+0x708>>
50101c2a:	c4 fe       	ld.a %a14,[%a15+]
50101c2c:	54 f4       	ld.w %d4,[%a15]
50101c2e:	2d 0e 00 00 	calli %a14
50101c32:	0d 00 40 02 	rslcx 
50101c36:	00 80       	rfe 
	...

50101c40 <__interrupt_226>:
50101c40:	e0 e2       	bisr 226
50101c42:	91 00 00 f7 	movh.a %a15,28672
50101c46:	d9 ff 90 64 	lea %a15,[%a15]18832 <70004990 <Cdisptab+0x710>>
50101c4a:	c4 fe       	ld.a %a14,[%a15+]
50101c4c:	54 f4       	ld.w %d4,[%a15]
50101c4e:	2d 0e 00 00 	calli %a14
50101c52:	0d 00 40 02 	rslcx 
50101c56:	00 80       	rfe 
	...

50101c60 <__interrupt_227>:
50101c60:	e0 e3       	bisr 227
50101c62:	91 00 00 f7 	movh.a %a15,28672
50101c66:	d9 ff 98 64 	lea %a15,[%a15]18840 <70004998 <Cdisptab+0x718>>
50101c6a:	c4 fe       	ld.a %a14,[%a15+]
50101c6c:	54 f4       	ld.w %d4,[%a15]
50101c6e:	2d 0e 00 00 	calli %a14
50101c72:	0d 00 40 02 	rslcx 
50101c76:	00 80       	rfe 
	...

50101c80 <__interrupt_228>:
50101c80:	e0 e4       	bisr 228
50101c82:	91 00 00 f7 	movh.a %a15,28672
50101c86:	d9 ff a0 64 	lea %a15,[%a15]18848 <700049a0 <Cdisptab+0x720>>
50101c8a:	c4 fe       	ld.a %a14,[%a15+]
50101c8c:	54 f4       	ld.w %d4,[%a15]
50101c8e:	2d 0e 00 00 	calli %a14
50101c92:	0d 00 40 02 	rslcx 
50101c96:	00 80       	rfe 
	...

50101ca0 <__interrupt_229>:
50101ca0:	e0 e5       	bisr 229
50101ca2:	91 00 00 f7 	movh.a %a15,28672
50101ca6:	d9 ff a8 64 	lea %a15,[%a15]18856 <700049a8 <Cdisptab+0x728>>
50101caa:	c4 fe       	ld.a %a14,[%a15+]
50101cac:	54 f4       	ld.w %d4,[%a15]
50101cae:	2d 0e 00 00 	calli %a14
50101cb2:	0d 00 40 02 	rslcx 
50101cb6:	00 80       	rfe 
	...

50101cc0 <__interrupt_230>:
50101cc0:	e0 e6       	bisr 230
50101cc2:	91 00 00 f7 	movh.a %a15,28672
50101cc6:	d9 ff b0 64 	lea %a15,[%a15]18864 <700049b0 <Cdisptab+0x730>>
50101cca:	c4 fe       	ld.a %a14,[%a15+]
50101ccc:	54 f4       	ld.w %d4,[%a15]
50101cce:	2d 0e 00 00 	calli %a14
50101cd2:	0d 00 40 02 	rslcx 
50101cd6:	00 80       	rfe 
	...

50101ce0 <__interrupt_231>:
50101ce0:	e0 e7       	bisr 231
50101ce2:	91 00 00 f7 	movh.a %a15,28672
50101ce6:	d9 ff b8 64 	lea %a15,[%a15]18872 <700049b8 <Cdisptab+0x738>>
50101cea:	c4 fe       	ld.a %a14,[%a15+]
50101cec:	54 f4       	ld.w %d4,[%a15]
50101cee:	2d 0e 00 00 	calli %a14
50101cf2:	0d 00 40 02 	rslcx 
50101cf6:	00 80       	rfe 
	...

50101d00 <__interrupt_232>:
50101d00:	e0 e8       	bisr 232
50101d02:	91 00 00 f7 	movh.a %a15,28672
50101d06:	d9 ff 80 74 	lea %a15,[%a15]18880 <700049c0 <Cdisptab+0x740>>
50101d0a:	c4 fe       	ld.a %a14,[%a15+]
50101d0c:	54 f4       	ld.w %d4,[%a15]
50101d0e:	2d 0e 00 00 	calli %a14
50101d12:	0d 00 40 02 	rslcx 
50101d16:	00 80       	rfe 
	...

50101d20 <__interrupt_233>:
50101d20:	e0 e9       	bisr 233
50101d22:	91 00 00 f7 	movh.a %a15,28672
50101d26:	d9 ff 88 74 	lea %a15,[%a15]18888 <700049c8 <Cdisptab+0x748>>
50101d2a:	c4 fe       	ld.a %a14,[%a15+]
50101d2c:	54 f4       	ld.w %d4,[%a15]
50101d2e:	2d 0e 00 00 	calli %a14
50101d32:	0d 00 40 02 	rslcx 
50101d36:	00 80       	rfe 
	...

50101d40 <__interrupt_234>:
50101d40:	e0 ea       	bisr 234
50101d42:	91 00 00 f7 	movh.a %a15,28672
50101d46:	d9 ff 90 74 	lea %a15,[%a15]18896 <700049d0 <Cdisptab+0x750>>
50101d4a:	c4 fe       	ld.a %a14,[%a15+]
50101d4c:	54 f4       	ld.w %d4,[%a15]
50101d4e:	2d 0e 00 00 	calli %a14
50101d52:	0d 00 40 02 	rslcx 
50101d56:	00 80       	rfe 
	...

50101d60 <__interrupt_235>:
50101d60:	e0 eb       	bisr 235
50101d62:	91 00 00 f7 	movh.a %a15,28672
50101d66:	d9 ff 98 74 	lea %a15,[%a15]18904 <700049d8 <Cdisptab+0x758>>
50101d6a:	c4 fe       	ld.a %a14,[%a15+]
50101d6c:	54 f4       	ld.w %d4,[%a15]
50101d6e:	2d 0e 00 00 	calli %a14
50101d72:	0d 00 40 02 	rslcx 
50101d76:	00 80       	rfe 
	...

50101d80 <__interrupt_236>:
50101d80:	e0 ec       	bisr 236
50101d82:	91 00 00 f7 	movh.a %a15,28672
50101d86:	d9 ff a0 74 	lea %a15,[%a15]18912 <700049e0 <Cdisptab+0x760>>
50101d8a:	c4 fe       	ld.a %a14,[%a15+]
50101d8c:	54 f4       	ld.w %d4,[%a15]
50101d8e:	2d 0e 00 00 	calli %a14
50101d92:	0d 00 40 02 	rslcx 
50101d96:	00 80       	rfe 
	...

50101da0 <__interrupt_237>:
50101da0:	e0 ed       	bisr 237
50101da2:	91 00 00 f7 	movh.a %a15,28672
50101da6:	d9 ff a8 74 	lea %a15,[%a15]18920 <700049e8 <Cdisptab+0x768>>
50101daa:	c4 fe       	ld.a %a14,[%a15+]
50101dac:	54 f4       	ld.w %d4,[%a15]
50101dae:	2d 0e 00 00 	calli %a14
50101db2:	0d 00 40 02 	rslcx 
50101db6:	00 80       	rfe 
	...

50101dc0 <__interrupt_238>:
50101dc0:	e0 ee       	bisr 238
50101dc2:	91 00 00 f7 	movh.a %a15,28672
50101dc6:	d9 ff b0 74 	lea %a15,[%a15]18928 <700049f0 <Cdisptab+0x770>>
50101dca:	c4 fe       	ld.a %a14,[%a15+]
50101dcc:	54 f4       	ld.w %d4,[%a15]
50101dce:	2d 0e 00 00 	calli %a14
50101dd2:	0d 00 40 02 	rslcx 
50101dd6:	00 80       	rfe 
	...

50101de0 <__interrupt_239>:
50101de0:	e0 ef       	bisr 239
50101de2:	91 00 00 f7 	movh.a %a15,28672
50101de6:	d9 ff b8 74 	lea %a15,[%a15]18936 <700049f8 <Cdisptab+0x778>>
50101dea:	c4 fe       	ld.a %a14,[%a15+]
50101dec:	54 f4       	ld.w %d4,[%a15]
50101dee:	2d 0e 00 00 	calli %a14
50101df2:	0d 00 40 02 	rslcx 
50101df6:	00 80       	rfe 
	...

50101e00 <__interrupt_240>:
50101e00:	e0 f0       	bisr 240
50101e02:	91 00 00 f7 	movh.a %a15,28672
50101e06:	d9 ff 80 84 	lea %a15,[%a15]18944 <70004a00 <Cdisptab+0x780>>
50101e0a:	c4 fe       	ld.a %a14,[%a15+]
50101e0c:	54 f4       	ld.w %d4,[%a15]
50101e0e:	2d 0e 00 00 	calli %a14
50101e12:	0d 00 40 02 	rslcx 
50101e16:	00 80       	rfe 
	...

50101e20 <__interrupt_241>:
50101e20:	e0 f1       	bisr 241
50101e22:	91 00 00 f7 	movh.a %a15,28672
50101e26:	d9 ff 88 84 	lea %a15,[%a15]18952 <70004a08 <Cdisptab+0x788>>
50101e2a:	c4 fe       	ld.a %a14,[%a15+]
50101e2c:	54 f4       	ld.w %d4,[%a15]
50101e2e:	2d 0e 00 00 	calli %a14
50101e32:	0d 00 40 02 	rslcx 
50101e36:	00 80       	rfe 
	...

50101e40 <__interrupt_242>:
50101e40:	e0 f2       	bisr 242
50101e42:	91 00 00 f7 	movh.a %a15,28672
50101e46:	d9 ff 90 84 	lea %a15,[%a15]18960 <70004a10 <Cdisptab+0x790>>
50101e4a:	c4 fe       	ld.a %a14,[%a15+]
50101e4c:	54 f4       	ld.w %d4,[%a15]
50101e4e:	2d 0e 00 00 	calli %a14
50101e52:	0d 00 40 02 	rslcx 
50101e56:	00 80       	rfe 
	...

50101e60 <__interrupt_243>:
50101e60:	e0 f3       	bisr 243
50101e62:	91 00 00 f7 	movh.a %a15,28672
50101e66:	d9 ff 98 84 	lea %a15,[%a15]18968 <70004a18 <Cdisptab+0x798>>
50101e6a:	c4 fe       	ld.a %a14,[%a15+]
50101e6c:	54 f4       	ld.w %d4,[%a15]
50101e6e:	2d 0e 00 00 	calli %a14
50101e72:	0d 00 40 02 	rslcx 
50101e76:	00 80       	rfe 
	...

50101e80 <__interrupt_244>:
50101e80:	e0 f4       	bisr 244
50101e82:	91 00 00 f7 	movh.a %a15,28672
50101e86:	d9 ff a0 84 	lea %a15,[%a15]18976 <70004a20 <Cdisptab+0x7a0>>
50101e8a:	c4 fe       	ld.a %a14,[%a15+]
50101e8c:	54 f4       	ld.w %d4,[%a15]
50101e8e:	2d 0e 00 00 	calli %a14
50101e92:	0d 00 40 02 	rslcx 
50101e96:	00 80       	rfe 
	...

50101ea0 <__interrupt_245>:
50101ea0:	e0 f5       	bisr 245
50101ea2:	91 00 00 f7 	movh.a %a15,28672
50101ea6:	d9 ff a8 84 	lea %a15,[%a15]18984 <70004a28 <Cdisptab+0x7a8>>
50101eaa:	c4 fe       	ld.a %a14,[%a15+]
50101eac:	54 f4       	ld.w %d4,[%a15]
50101eae:	2d 0e 00 00 	calli %a14
50101eb2:	0d 00 40 02 	rslcx 
50101eb6:	00 80       	rfe 
	...

50101ec0 <__interrupt_246>:
50101ec0:	e0 f6       	bisr 246
50101ec2:	91 00 00 f7 	movh.a %a15,28672
50101ec6:	d9 ff b0 84 	lea %a15,[%a15]18992 <70004a30 <Cdisptab+0x7b0>>
50101eca:	c4 fe       	ld.a %a14,[%a15+]
50101ecc:	54 f4       	ld.w %d4,[%a15]
50101ece:	2d 0e 00 00 	calli %a14
50101ed2:	0d 00 40 02 	rslcx 
50101ed6:	00 80       	rfe 
	...

50101ee0 <__interrupt_247>:
50101ee0:	e0 f7       	bisr 247
50101ee2:	91 00 00 f7 	movh.a %a15,28672
50101ee6:	d9 ff b8 84 	lea %a15,[%a15]19000 <70004a38 <Cdisptab+0x7b8>>
50101eea:	c4 fe       	ld.a %a14,[%a15+]
50101eec:	54 f4       	ld.w %d4,[%a15]
50101eee:	2d 0e 00 00 	calli %a14
50101ef2:	0d 00 40 02 	rslcx 
50101ef6:	00 80       	rfe 
	...

50101f00 <__interrupt_248>:
50101f00:	e0 f8       	bisr 248
50101f02:	91 00 00 f7 	movh.a %a15,28672
50101f06:	d9 ff 80 94 	lea %a15,[%a15]19008 <70004a40 <Cdisptab+0x7c0>>
50101f0a:	c4 fe       	ld.a %a14,[%a15+]
50101f0c:	54 f4       	ld.w %d4,[%a15]
50101f0e:	2d 0e 00 00 	calli %a14
50101f12:	0d 00 40 02 	rslcx 
50101f16:	00 80       	rfe 
	...

50101f20 <__interrupt_249>:
50101f20:	e0 f9       	bisr 249
50101f22:	91 00 00 f7 	movh.a %a15,28672
50101f26:	d9 ff 88 94 	lea %a15,[%a15]19016 <70004a48 <Cdisptab+0x7c8>>
50101f2a:	c4 fe       	ld.a %a14,[%a15+]
50101f2c:	54 f4       	ld.w %d4,[%a15]
50101f2e:	2d 0e 00 00 	calli %a14
50101f32:	0d 00 40 02 	rslcx 
50101f36:	00 80       	rfe 
	...

50101f40 <__interrupt_250>:
50101f40:	e0 fa       	bisr 250
50101f42:	91 00 00 f7 	movh.a %a15,28672
50101f46:	d9 ff 90 94 	lea %a15,[%a15]19024 <70004a50 <Cdisptab+0x7d0>>
50101f4a:	c4 fe       	ld.a %a14,[%a15+]
50101f4c:	54 f4       	ld.w %d4,[%a15]
50101f4e:	2d 0e 00 00 	calli %a14
50101f52:	0d 00 40 02 	rslcx 
50101f56:	00 80       	rfe 
	...

50101f60 <__interrupt_251>:
50101f60:	e0 fb       	bisr 251
50101f62:	91 00 00 f7 	movh.a %a15,28672
50101f66:	d9 ff 98 94 	lea %a15,[%a15]19032 <70004a58 <Cdisptab+0x7d8>>
50101f6a:	c4 fe       	ld.a %a14,[%a15+]
50101f6c:	54 f4       	ld.w %d4,[%a15]
50101f6e:	2d 0e 00 00 	calli %a14
50101f72:	0d 00 40 02 	rslcx 
50101f76:	00 80       	rfe 
	...

50101f80 <__interrupt_252>:
50101f80:	e0 fc       	bisr 252
50101f82:	91 00 00 f7 	movh.a %a15,28672
50101f86:	d9 ff a0 94 	lea %a15,[%a15]19040 <70004a60 <Cdisptab+0x7e0>>
50101f8a:	c4 fe       	ld.a %a14,[%a15+]
50101f8c:	54 f4       	ld.w %d4,[%a15]
50101f8e:	2d 0e 00 00 	calli %a14
50101f92:	0d 00 40 02 	rslcx 
50101f96:	00 80       	rfe 
	...

50101fa0 <__interrupt_253>:
50101fa0:	e0 fd       	bisr 253
50101fa2:	91 00 00 f7 	movh.a %a15,28672
50101fa6:	d9 ff a8 94 	lea %a15,[%a15]19048 <70004a68 <Cdisptab+0x7e8>>
50101faa:	c4 fe       	ld.a %a14,[%a15+]
50101fac:	54 f4       	ld.w %d4,[%a15]
50101fae:	2d 0e 00 00 	calli %a14
50101fb2:	0d 00 40 02 	rslcx 
50101fb6:	00 80       	rfe 
	...

50101fc0 <__interrupt_254>:
50101fc0:	e0 fe       	bisr 254
50101fc2:	91 00 00 f7 	movh.a %a15,28672
50101fc6:	d9 ff b0 94 	lea %a15,[%a15]19056 <70004a70 <Cdisptab+0x7f0>>
50101fca:	c4 fe       	ld.a %a14,[%a15+]
50101fcc:	54 f4       	ld.w %d4,[%a15]
50101fce:	2d 0e 00 00 	calli %a14
50101fd2:	0d 00 40 02 	rslcx 
50101fd6:	00 80       	rfe 
	...

50101fe0 <__interrupt_255>:
50101fe0:	e0 ff       	bisr 255
50101fe2:	91 00 00 f7 	movh.a %a15,28672
50101fe6:	d9 ff b8 94 	lea %a15,[%a15]19064 <70004a78 <Cdisptab+0x7f8>>
50101fea:	c4 fe       	ld.a %a14,[%a15+]
50101fec:	54 f4       	ld.w %d4,[%a15]
50101fee:	2d 0e 00 00 	calli %a14
50101ff2:	0d 00 40 02 	rslcx 
50101ff6:	00 80       	rfe 
	...
