#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sun Aug 15 11:09:26 2021
# Process ID: 176719
# Current directory: /home/rob/m17-pynq/Vivado/acg/acg.runs/design_1_selectio_wiz_0_0_synth_1
# Command line: vivado -log design_1_selectio_wiz_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_selectio_wiz_0_0.tcl
# Log file: /home/rob/m17-pynq/Vivado/acg/acg.runs/design_1_selectio_wiz_0_0_synth_1/design_1_selectio_wiz_0_0.vds
# Journal file: /home/rob/m17-pynq/Vivado/acg/acg.runs/design_1_selectio_wiz_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_selectio_wiz_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rob/m17-pynq/HLS'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/opt/Xilinx/Vivado/2021.1/data/ip'.
Command: synth_design -top design_1_selectio_wiz_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 176870
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2627.594 ; gain = 0.000 ; free physical = 247 ; free virtual = 26298
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_selectio_wiz_0_0' [/home/rob/m17-pynq/Vivado/acg/acg.gen/sources_1/bd/design_1/ip/design_1_selectio_wiz_0_0/design_1_selectio_wiz_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'design_1_selectio_wiz_0_0_selectio_wiz' [/home/rob/m17-pynq/Vivado/acg/acg.gen/sources_1/bd/design_1/ip/design_1_selectio_wiz_0_0/design_1_selectio_wiz_0_0_selectio_wiz.v:56]
	Parameter SYS_W bound to: 1 - type: integer 
	Parameter DEV_W bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'OBUF' [/data/opt/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:66298]
	Parameter IOSTANDARD bound to: LVCMOS33 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (1#1) [/data/opt/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:66298]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [/data/opt/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:70412]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (2#1) [/data/opt/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:70412]
INFO: [Synth 8-6155] done synthesizing module 'design_1_selectio_wiz_0_0_selectio_wiz' (3#1) [/home/rob/m17-pynq/Vivado/acg/acg.gen/sources_1/bd/design_1/ip/design_1_selectio_wiz_0_0/design_1_selectio_wiz_0_0_selectio_wiz.v:56]
INFO: [Synth 8-6155] done synthesizing module 'design_1_selectio_wiz_0_0' (4#1) [/home/rob/m17-pynq/Vivado/acg/acg.gen/sources_1/bd/design_1/ip/design_1_selectio_wiz_0_0/design_1_selectio_wiz_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2647.305 ; gain = 19.711 ; free physical = 254 ; free virtual = 25454
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2665.117 ; gain = 37.523 ; free physical = 235 ; free virtual = 24750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2665.117 ; gain = 37.523 ; free physical = 238 ; free virtual = 24749
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2673.055 ; gain = 0.000 ; free physical = 271 ; free virtual = 24663
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/rob/m17-pynq/Vivado/acg/acg.gen/sources_1/bd/design_1/ip/design_1_selectio_wiz_0_0/design_1_selectio_wiz_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/rob/m17-pynq/Vivado/acg/acg.gen/sources_1/bd/design_1/ip/design_1_selectio_wiz_0_0/design_1_selectio_wiz_0_0_ooc.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/rob/m17-pynq/Vivado/acg/acg.gen/sources_1/bd/design_1/ip/design_1_selectio_wiz_0_0/design_1_selectio_wiz_0_0_ooc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_selectio_wiz_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_selectio_wiz_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/rob/m17-pynq/Vivado/acg/acg.gen/sources_1/bd/design_1/ip/design_1_selectio_wiz_0_0/design_1_selectio_wiz_0_0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/rob/m17-pynq/Vivado/acg/acg.gen/sources_1/bd/design_1/ip/design_1_selectio_wiz_0_0/design_1_selectio_wiz_0_0.xdc] for cell 'inst'
Parsing XDC File [/home/rob/m17-pynq/Vivado/acg/acg.runs/design_1_selectio_wiz_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/rob/m17-pynq/Vivado/acg/acg.runs/design_1_selectio_wiz_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2721.914 ; gain = 0.000 ; free physical = 1899 ; free virtual = 25001
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2721.914 ; gain = 0.000 ; free physical = 1892 ; free virtual = 24993
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 2721.914 ; gain = 94.320 ; free physical = 2890 ; free virtual = 25995
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 2721.914 ; gain = 94.320 ; free physical = 2890 ; free virtual = 25995
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/rob/m17-pynq/Vivado/acg/acg.runs/design_1_selectio_wiz_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 2721.914 ; gain = 94.320 ; free physical = 2889 ; free virtual = 25994
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 2721.914 ; gain = 94.320 ; free physical = 2872 ; free virtual = 25982
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 2721.914 ; gain = 94.320 ; free physical = 2947 ; free virtual = 26065
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 2727.914 ; gain = 100.320 ; free physical = 2629 ; free virtual = 25763
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 2727.914 ; gain = 100.320 ; free physical = 2628 ; free virtual = 25762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 2746.945 ; gain = 119.352 ; free physical = 2618 ; free virtual = 25752
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 2752.883 ; gain = 125.289 ; free physical = 2430 ; free virtual = 25564
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 2752.883 ; gain = 125.289 ; free physical = 2430 ; free virtual = 25564
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 2752.883 ; gain = 125.289 ; free physical = 2430 ; free virtual = 25564
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 2752.883 ; gain = 125.289 ; free physical = 2429 ; free virtual = 25564
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 2752.883 ; gain = 125.289 ; free physical = 2429 ; free virtual = 25563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 2752.883 ; gain = 125.289 ; free physical = 2429 ; free virtual = 25563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |OSERDESE2 |     1|
|2     |OBUF      |     1|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 2752.883 ; gain = 125.289 ; free physical = 2429 ; free virtual = 25563
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 2752.883 ; gain = 68.492 ; free physical = 2477 ; free virtual = 25611
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 2752.891 ; gain = 125.289 ; free physical = 2477 ; free virtual = 25611
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2752.891 ; gain = 0.000 ; free physical = 2470 ; free virtual = 25604
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2768.758 ; gain = 0.000 ; free physical = 2632 ; free virtual = 25767
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 1a4521c3
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 2768.758 ; gain = 141.453 ; free physical = 2774 ; free virtual = 25909
INFO: [Common 17-1381] The checkpoint '/home/rob/m17-pynq/Vivado/acg/acg.runs/design_1_selectio_wiz_0_0_synth_1/design_1_selectio_wiz_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_selectio_wiz_0_0, cache-ID = 8dc76fd06f7a6488
INFO: [Common 17-1381] The checkpoint '/home/rob/m17-pynq/Vivado/acg/acg.runs/design_1_selectio_wiz_0_0_synth_1/design_1_selectio_wiz_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_selectio_wiz_0_0_utilization_synth.rpt -pb design_1_selectio_wiz_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Aug 15 11:10:16 2021...
