{"tags": ["MSP430"], "context": "\u4ee5\u4e0b\u306e\u30d6\u30ed\u30b0\u3092\u53c2\u8003\u306bMSP430\u3067\u8d64\u5916\u7dda\u30ea\u30e2\u30b3\u30f3\u3067\u4f7f\u304638K\u306e\u4fe1\u53f7\u3092\u4f5c\u3063\u3066\u307f\u305f\u3002\nhttp://bird.dip.jp/mt/archives/2007/03/17/2121.html\nhttp://blazeazuki.blog.shinobi.jp/msp430\u95a2\u4fc2/msp430g2%20launchpad\u8cb7\u3063\u305f\n\u4f7f\u3063\u305fgcc\u306fplatformio\u306b\u5165\u3063\u3066\u3044\u305f4.6.3\u3067\u3059\u3002\nP1.5\u306b\u51fa\u529b\u3059\u308b\u3002\nvoid main(void)\n{\n  WDTCTL = WDTPW + WDTHOLD;                 // Stop WDT\n  P1DIR |= BIT5;                            // P1.5 output\n  P1SEL |= BIT5;                            // P1.5 options select\n  TA0CCR0 = 26;                             // PWM Period\n  TA0CCTL4 = OUTMOD_7;                      // CCR4 reset/set\n  TA0CCR4 = 18;                             // CCR4 PWM duty cycle\n  TA0CTL = TASSEL_2 + MC_1 + TACLR;         // SMCLK, up mode, clear TAR\n\n  __bis_SR_register(LPM0_bits);             // Enter LPM0\n  __no_operation();                         // For debugger\n}\n\nP1.5\u306fTA0.4\u306a\u306e\u3067\u3001TA0CCTL4,TA0CCR4\u3092\u8a2d\u5b9a\u3059\u308b\u3002\n\n\u3055\u308b\u306e\u3053\u3057\u304b\u3051\u3067\u30ad\u30e3\u30d7\u30c1\u30e3\u3057\u305f\u3093\u3067\u3059\u304c\u6642\u9593\u306e\u6307\u6a19\u9593\u9055\u3048\u3066\u3044\u307e\u3059\u3002\u3044\u3064\u304b\u76f4\u3057\u307e\u3059\u3002\nTA0CCR0\u309226\u306b\u3057\u3066\u30ef\u30f3\u30aa\u30af\u3058\u3083\u306a\u304f\u3066\u30ef\u30f3\u30af\u30ed\u30c3\u30af\u304c26uS\u306738K\u304f\u3089\u3044\u3067\u3001HI\u304c18\u306718uS\u304f\u3089\u3044\u306b\u306a\u308b\u3002\nP1.4\u3082\u3044\u3063\u3057\u3087\u306b\u51fa\u529b\u3059\u308b\u3068\u3001\u30ef\u30f3\u30af\u30ed\u30c3\u30af\u306f\u540c\u305838K\u306b\u306a\u308b\u304cTA0CCTL3,TA0CCR3\u3067\u30c7\u30e5\u30fc\u30c6\u30a3\u6bd4\u306f\u4ee3\u3048\u3089\u308c\u308b\u3002\n\u4ee5\u4e0b\u306e\u30d6\u30ed\u30b0\u3092\u53c2\u8003\u306bMSP430\u3067\u8d64\u5916\u7dda\u30ea\u30e2\u30b3\u30f3\u3067\u4f7f\u304638K\u306e\u4fe1\u53f7\u3092\u4f5c\u3063\u3066\u307f\u305f\u3002\n\nhttp://bird.dip.jp/mt/archives/2007/03/17/2121.html\n\nhttp://blazeazuki.blog.shinobi.jp/msp430\u95a2\u4fc2/msp430g2%20launchpad\u8cb7\u3063\u305f\n\n\u4f7f\u3063\u305fgcc\u306fplatformio\u306b\u5165\u3063\u3066\u3044\u305f4.6.3\u3067\u3059\u3002\n\nP1.5\u306b\u51fa\u529b\u3059\u308b\u3002\n\n```c\nvoid main(void)\n{\n  WDTCTL = WDTPW + WDTHOLD;                 // Stop WDT\n  P1DIR |= BIT5;                            // P1.5 output\n  P1SEL |= BIT5;                            // P1.5 options select\n  TA0CCR0 = 26;                             // PWM Period\n  TA0CCTL4 = OUTMOD_7;                      // CCR4 reset/set\n  TA0CCR4 = 18;                             // CCR4 PWM duty cycle\n  TA0CTL = TASSEL_2 + MC_1 + TACLR;         // SMCLK, up mode, clear TAR\n\n  __bis_SR_register(LPM0_bits);             // Enter LPM0\n  __no_operation();                         // For debugger\n}\n```\n\nP1.5\u306fTA0.4\u306a\u306e\u3067\u3001TA0CCTL4,TA0CCR4\u3092\u8a2d\u5b9a\u3059\u308b\u3002\n\n![MSP430-38K.jpg](https://qiita-image-store.s3.amazonaws.com/0/104066/157c4740-6660-e811-b347-3150de3a0bd8.jpeg)\n\n[\u3055\u308b\u306e\u3053\u3057\u304b\u3051](http://hp.vector.co.jp/authors/VA009278/monkey/)\u3067\u30ad\u30e3\u30d7\u30c1\u30e3\u3057\u305f\u3093\u3067\u3059\u304c\u6642\u9593\u306e\u6307\u6a19\u9593\u9055\u3048\u3066\u3044\u307e\u3059\u3002\u3044\u3064\u304b\u76f4\u3057\u307e\u3059\u3002\n\nTA0CCR0\u309226\u306b\u3057\u3066\u30ef\u30f3\u30aa\u30af\u3058\u3083\u306a\u304f\u3066\u30ef\u30f3\u30af\u30ed\u30c3\u30af\u304c26uS\u306738K\u304f\u3089\u3044\u3067\u3001HI\u304c18\u306718uS\u304f\u3089\u3044\u306b\u306a\u308b\u3002\n\nP1.4\u3082\u3044\u3063\u3057\u3087\u306b\u51fa\u529b\u3059\u308b\u3068\u3001\u30ef\u30f3\u30af\u30ed\u30c3\u30af\u306f\u540c\u305838K\u306b\u306a\u308b\u304cTA0CCTL3,TA0CCR3\u3067\u30c7\u30e5\u30fc\u30c6\u30a3\u6bd4\u306f\u4ee3\u3048\u3089\u308c\u308b\u3002\n"}