#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Tue May 24 01:30:27 2016
# Process ID: 8384
# Current directory: C:/Users/Nathan/Documents/Vivado ECE 205/UDCounter
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4504 C:\Users\Nathan\Documents\Vivado ECE 205\UDCounter\UDCounter.xpr
# Log file: C:/Users/Nathan/Documents/Vivado ECE 205/UDCounter/vivado.log
# Journal file: C:/Users/Nathan/Documents/Vivado ECE 205/UDCounter\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Nathan/Documents/Vivado ECE 205/UDCounter/UDCounter.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 767.895 ; gain = 214.648
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Sim_UDCount' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Nathan/Documents/Vivado ECE 205/UDCounter/UDCounter.sim/sim_1/behav'
"xvlog -m64 --relax -prj Sim_UDCount_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Nathan/Documents/Vivado ECE 205/UDCounter/UDCounter.srcs/sources_1/new/UDCount.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UDCount
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Nathan/Documents/Vivado ECE 205/UDCounter/UDCounter.srcs/sim_1/new/Sim_UDCount.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sim_UDCount
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Nathan/Documents/Vivado ECE 205/UDCounter/UDCounter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Nathan/Documents/Vivado ECE 205/UDCounter/UDCounter.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto bed4b882afd3421fb094fc3a29599a5c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sim_UDCount_behav xil_defaultlib.Sim_UDCount xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.UDCount
Compiling module xil_defaultlib.Sim_UDCount
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sim_UDCount_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Nathan/Documents/Vivado -notrace
couldn't read file "C:/Users/Nathan/Documents/Vivado": permission denied
INFO: [Common 17-206] Exiting Webtalk at Tue May 24 01:53:51 2016...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Nathan/Documents/Vivado ECE 205/UDCounter/UDCounter.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Sim_UDCount_behav -key {Behavioral:sim_1:Functional:Sim_UDCount} -tclbatch {Sim_UDCount.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source Sim_UDCount.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 60550 ps : File "C:/Users/Nathan/Documents/Vivado ECE 205/UDCounter/UDCounter.srcs/sim_1/new/Sim_UDCount.v" Line 37
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Sim_UDCount_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 778.664 ; gain = 10.770
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue May 24 02:10:15 2016] Launched synth_1...
Run output will be captured here: C:/Users/Nathan/Documents/Vivado ECE 205/UDCounter/UDCounter.runs/synth_1/runme.log
[Tue May 24 02:10:16 2016] Launched impl_1...
Run output will be captured here: C:/Users/Nathan/Documents/Vivado ECE 205/UDCounter/UDCounter.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292743139A
set_property PROGRAM.FILE {C:/Users/Nathan/Documents/Vivado ECE 205/UDCounter/UDCounter.runs/impl_1/UDCount.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Nathan/Documents/Vivado ECE 205/UDCounter/UDCounter.runs/impl_1/UDCount.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue May 24 02:24:55 2016] Launched synth_1...
Run output will be captured here: C:/Users/Nathan/Documents/Vivado ECE 205/UDCounter/UDCounter.runs/synth_1/runme.log
[Tue May 24 02:24:55 2016] Launched impl_1...
Run output will be captured here: C:/Users/Nathan/Documents/Vivado ECE 205/UDCounter/UDCounter.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Nathan/Documents/Vivado ECE 205/UDCounter/UDCounter.runs/impl_1/UDCount.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue May 24 02:28:47 2016] Launched synth_1...
Run output will be captured here: C:/Users/Nathan/Documents/Vivado ECE 205/UDCounter/UDCounter.runs/synth_1/runme.log
[Tue May 24 02:28:47 2016] Launched impl_1...
Run output will be captured here: C:/Users/Nathan/Documents/Vivado ECE 205/UDCounter/UDCounter.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Nathan/Documents/Vivado ECE 205/UDCounter/UDCounter.runs/impl_1/UDCount.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292743139A
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue May 24 03:04:40 2016...
