// Seed: 86955513
module module_0 ();
  assign module_2.id_33 = 0;
  logic id_1, id_2;
endmodule
module module_1 (
    output tri0 id_0
);
  wire id_2;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wire id_0,
    output wire id_1,
    input tri1 id_2,
    input tri id_3,
    output logic id_4,
    input supply1 id_5,
    input wand id_6,
    output supply1 id_7#(.id_40(-1'b0)),
    input tri id_8,
    output tri id_9,
    output supply0 id_10,
    output uwire id_11,
    input uwire id_12,
    input uwire id_13,
    output wor id_14,
    input tri1 id_15,
    input wor id_16,
    output supply0 id_17,
    input wand id_18,
    output wor id_19,
    output wire id_20,
    input wire id_21,
    input tri0 id_22,
    input supply1 id_23,
    output supply0 id_24,
    input supply1 id_25,
    input tri0 id_26,
    input tri0 id_27,
    input tri1 id_28,
    input tri0 id_29,
    input tri id_30,
    input tri id_31,
    input uwire id_32,
    output uwire id_33,
    output wire id_34,
    output supply1 id_35,
    input supply1 id_36,
    input supply0 id_37,
    input supply0 id_38
);
  always @(posedge id_15) id_4 = -1;
  module_0 modCall_1 ();
  logic [-1 : -1] id_41;
endmodule
