

================================================================
== Vivado HLS Report for 'matrix_multiply_alt2'
================================================================
* Date:           Wed Aug  8 19:07:39 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        csynth
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  35.00|    27.694|        4.38|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   66|   66|   66|   66|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                                    |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name             | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- a_col_loop_a_row_loop_b_col_loop  |   64|   64|         2|          1|          1|    64|    yes   |
        +------------------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond_flatten1)
	3  / (!exitcond_flatten1)
3 --> 
	2  / true
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%sum_mult = alloca [16 x float], align 4" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:304]   --->   Operation 5 'alloca' 'sum_mult' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 6 [1/1] (0.65ns)   --->   "br label %1" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:310]   --->   Operation 6 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 3.33>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten1 = phi i7 [ 0, %0 ], [ %indvar_flatten_next1, %ifBlock ]"   --->   Operation 7 'phi' 'indvar_flatten1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%Col_assign_2 = phi i3 [ 0, %0 ], [ %tmp_i_i_mid2_v, %ifBlock ]" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:60->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:99->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:316]   --->   Operation 8 'phi' 'Col_assign_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i6 [ 0, %0 ], [ %indvar_flatten_next, %ifBlock ]"   --->   Operation 9 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%Row_assign = phi i3 [ 0, %0 ], [ %tmp, %ifBlock ]" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324]   --->   Operation 10 'phi' 'Row_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%Col_assign = phi i3 [ 0, %0 ], [ %c, %ifBlock ]"   --->   Operation 11 'phi' 'Col_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.81ns)   --->   "%exitcond_flatten1 = icmp eq i7 %indvar_flatten1, -64"   --->   Operation 12 'icmp' 'exitcond_flatten1' <Predicate = true> <Delay = 0.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 13 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.77ns)   --->   "%indvar_flatten_next1 = add i7 %indvar_flatten1, 1"   --->   Operation 14 'add' 'indvar_flatten_next1' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten1, label %7, label %.reset7"   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.67ns)   --->   "%k = add i3 %Col_assign_2, 1" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:310]   --->   Operation 16 'add' 'k' <Predicate = (!exitcond_flatten1)> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.78ns)   --->   "%exitcond_flatten = icmp eq i6 %indvar_flatten, 16"   --->   Operation 17 'icmp' 'exitcond_flatten' <Predicate = (!exitcond_flatten1)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.20ns)   --->   "%Row_assign_mid = select i1 %exitcond_flatten, i3 0, i3 %Row_assign" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324]   --->   Operation 18 'select' 'Row_assign_mid' <Predicate = (!exitcond_flatten1)> <Delay = 0.20> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.58ns)   --->   "%tmp_mid1 = icmp eq i3 %k, 0" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:322]   --->   Operation 19 'icmp' 'tmp_mid1' <Predicate = (!exitcond_flatten1)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.58ns)   --->   "%tmp6 = icmp eq i3 %Col_assign_2, 0" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:322]   --->   Operation 20 'icmp' 'tmp6' <Predicate = (!exitcond_flatten1)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.17ns)   --->   "%tmp_mid2 = select i1 %exitcond_flatten, i1 %tmp_mid1, i1 %tmp6" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:322]   --->   Operation 21 'select' 'tmp_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.58ns)   --->   "%tmp_1_mid1 = icmp eq i3 %k, 3" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:325]   --->   Operation 22 'icmp' 'tmp_1_mid1' <Predicate = (!exitcond_flatten1)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.58ns)   --->   "%tmp_s = icmp eq i3 %Col_assign_2, 3" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:325]   --->   Operation 23 'icmp' 'tmp_s' <Predicate = (!exitcond_flatten1)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.17ns)   --->   "%tmp_1_mid2 = select i1 %exitcond_flatten, i1 %tmp_1_mid1, i1 %tmp_s" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:325]   --->   Operation 24 'select' 'tmp_1_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.20ns)   --->   "%tmp_i_i_mid2_v = select i1 %exitcond_flatten, i3 %k, i3 %Col_assign_2" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:60->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:99->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:316]   --->   Operation 25 'select' 'tmp_i_i_mid2_v' <Predicate = (!exitcond_flatten1)> <Delay = 0.20> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_i_i_mid2_cast = zext i3 %tmp_i_i_mid2_v to i6" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:312]   --->   Operation 26 'zext' 'tmp_i_i_mid2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node exitcond_mid)   --->   "%not_exitcond_flatten = xor i1 %exitcond_flatten, true" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:312]   --->   Operation 27 'xor' 'not_exitcond_flatten' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.58ns)   --->   "%exitcond = icmp eq i3 %Col_assign, -4" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:312]   --->   Operation 28 'icmp' 'exitcond' <Predicate = (!exitcond_flatten1)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.28ns) (out node of the LUT)   --->   "%exitcond_mid = and i1 %exitcond, %not_exitcond_flatten" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:312]   --->   Operation 29 'and' 'exitcond_mid' <Predicate = (!exitcond_flatten1)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.67ns)   --->   "%r = add i3 %Row_assign_mid, 1" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:311]   --->   Operation 30 'add' 'r' <Predicate = (!exitcond_flatten1)> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node Col_assign_mid2)   --->   "%tmp_2 = or i1 %exitcond_mid, %exitcond_flatten" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:312]   --->   Operation 31 'or' 'tmp_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.28ns) (out node of the LUT)   --->   "%Col_assign_mid2 = select i1 %tmp_2, i3 0, i3 %Col_assign" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:312]   --->   Operation 32 'select' 'Col_assign_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.28> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.20ns)   --->   "%tmp = select i1 %exitcond_mid, i3 %r, i3 %Row_assign_mid" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324]   --->   Operation 33 'select' 'tmp' <Predicate = (!exitcond_flatten1)> <Delay = 0.20> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_1 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %tmp, i2 0)" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324]   --->   Operation 34 'bitconcatenate' 'tmp_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_9_cast = zext i5 %tmp_1 to i6" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:60->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:99->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:316]   --->   Operation 35 'zext' 'tmp_9_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.78ns)   --->   "%tmp_3 = add i6 %tmp_9_cast, %tmp_i_i_mid2_cast" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:60->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:99->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:316]   --->   Operation 36 'add' 'tmp_3' <Predicate = (!exitcond_flatten1)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_10_cast = zext i6 %tmp_3 to i64" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:60->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:99->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:316]   --->   Operation 37 'zext' 'tmp_10_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%A_addr = getelementptr [16 x float]* %A, i64 0, i64 %tmp_10_cast" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:60->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:99->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:316]   --->   Operation 38 'getelementptr' 'A_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (0.67ns)   --->   "%cast_in_a = load float* %A_addr, align 4" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:60->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:99->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:316]   --->   Operation 39 'load' 'cast_in_a' <Predicate = (!exitcond_flatten1)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_i_i2_cast = zext i3 %Col_assign_mid2 to i6" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:312]   --->   Operation 40 'zext' 'tmp_i_i2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_4 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %Col_assign_mid2, i2 0)" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:312]   --->   Operation 41 'bitconcatenate' 'tmp_4' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_12_cast = zext i5 %tmp_4 to i6" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:87->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:99->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:317]   --->   Operation 42 'zext' 'tmp_12_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.78ns)   --->   "%tmp_5 = add i6 %tmp_12_cast, %tmp_i_i_mid2_cast" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:87->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:99->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:317]   --->   Operation 43 'add' 'tmp_5' <Predicate = (!exitcond_flatten1)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_13_cast = zext i6 %tmp_5 to i64" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:87->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:99->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:317]   --->   Operation 44 'zext' 'tmp_13_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr [16 x float]* %A, i64 0, i64 %tmp_13_cast" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:87->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:99->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:317]   --->   Operation 45 'getelementptr' 'A_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.78ns)   --->   "%tmp_8 = add i6 %tmp_9_cast, %tmp_i_i2_cast" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:327]   --->   Operation 46 'add' 'tmp_8' <Predicate = (!exitcond_flatten1)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_14_cast = zext i6 %tmp_8 to i64" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:327]   --->   Operation 47 'zext' 'tmp_14_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%C_addr = getelementptr [16 x float]* %C, i64 0, i64 %tmp_14_cast" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:327]   --->   Operation 48 'getelementptr' 'C_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%sum_mult_addr = getelementptr [16 x float]* %sum_mult, i64 0, i64 %tmp_14_cast" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324]   --->   Operation 49 'getelementptr' 'sum_mult_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 50 [2/2] (0.67ns)   --->   "%cast_in_b = load float* %A_addr_1, align 4" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:87->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:99->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:317]   --->   Operation 50 'load' 'cast_in_b' <Predicate = (!exitcond_flatten1)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %tmp_mid2, label %2, label %3" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:322]   --->   Operation 51 'br' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 52 [2/2] (0.67ns)   --->   "%sum_mult_load = load float* %sum_mult_addr, align 4" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:327]   --->   Operation 52 'load' 'sum_mult_load' <Predicate = (!exitcond_flatten1 & !tmp_mid2)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %tmp_1_mid2, label %4, label %5" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:325]   --->   Operation 53 'br' <Predicate = (!exitcond_flatten1 & !tmp_mid2)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.67ns)   --->   "%c = add i3 %Col_assign_mid2, 1" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:312]   --->   Operation 54 'add' 'c' <Predicate = (!exitcond_flatten1)> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.78ns)   --->   "%indvar_flatten_op = add i6 %indvar_flatten, 1"   --->   Operation 55 'add' 'indvar_flatten_op' <Predicate = (!exitcond_flatten1)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.38ns)   --->   "%indvar_flatten_next = select i1 %exitcond_flatten, i6 1, i6 %indvar_flatten_op"   --->   Operation 56 'select' 'indvar_flatten_next' <Predicate = (!exitcond_flatten1)> <Delay = 0.38> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 27.6>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([33 x i8]* @a_col_loop_a_row_loo)"   --->   Operation 57 'specloopname' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @a_row_loop_b_col_loo)"   --->   Operation 58 'specloopname' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str7) nounwind" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:312]   --->   Operation 59 'specloopname' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str7)" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:312]   --->   Operation 60 'specregionbegin' 'tmp_6' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:313]   --->   Operation 61 'specpipeline' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_3 : Operation 62 [1/2] (0.67ns)   --->   "%cast_in_a = load float* %A_addr, align 4" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:60->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:99->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:316]   --->   Operation 62 'load' 'cast_in_a' <Predicate = (!exitcond_flatten1)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 63 [1/2] (0.67ns)   --->   "%cast_in_b = load float* %A_addr_1, align 4" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:87->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:99->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:317]   --->   Operation 63 'load' 'cast_in_b' <Predicate = (!exitcond_flatten1)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 64 [1/1] (10.5ns)   --->   "%mult = fmul float %cast_in_a, %cast_in_b" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:318]   --->   Operation 64 'fmul' 'mult' <Predicate = (!exitcond_flatten1)> <Delay = 10.5> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 0> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/2] (0.67ns)   --->   "%sum_mult_load = load float* %sum_mult_addr, align 4" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:327]   --->   Operation 65 'load' 'sum_mult_load' <Predicate = (!tmp_mid2)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 66 [1/1] (15.8ns)   --->   "%tmp_7 = fadd float %sum_mult_load, %mult" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:327]   --->   Operation 66 'fadd' 'tmp_7' <Predicate = (!tmp_mid2)> <Delay = 15.8> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 0> <II = 1> <Delay = 15.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.67ns)   --->   "store float %tmp_7, float* %sum_mult_addr, align 4" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:330]   --->   Operation 67 'store' <Predicate = (!tmp_mid2 & !tmp_1_mid2)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 68 'br' <Predicate = (!tmp_mid2 & !tmp_1_mid2)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.67ns)   --->   "store float %tmp_7, float* %C_addr, align 4" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:327]   --->   Operation 69 'store' <Predicate = (!tmp_mid2 & tmp_1_mid2)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "br label %6" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:328]   --->   Operation 70 'br' <Predicate = (!tmp_mid2 & tmp_1_mid2)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "br label %ifBlock"   --->   Operation 71 'br' <Predicate = (!tmp_mid2)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.67ns)   --->   "store float %mult, float* %sum_mult_addr, align 4" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324]   --->   Operation 72 'store' <Predicate = (tmp_mid2)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "br label %ifBlock" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:325]   --->   Operation 73 'br' <Predicate = (tmp_mid2)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str7, i32 %tmp_6)" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:332]   --->   Operation 74 'specregionend' 'empty' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 75 'br' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "ret void" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335]   --->   Operation 76 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 35ns, clock uncertainty: 4.38ns.

 <State 1>: 0.656ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten1') with incoming values : ('indvar_flatten_next1') [6]  (0.656 ns)

 <State 2>: 3.34ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [8]  (0 ns)
	'icmp' operation ('exitcond_flatten') [18]  (0.785 ns)
	'select' operation ('Row_assign_mid', /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324) [19]  (0.208 ns)
	'add' operation ('r', /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:311) [31]  (0.673 ns)
	'select' operation ('tmp', /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324) [35]  (0.208 ns)
	'add' operation ('tmp_3', /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:60->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:99->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:316) [38]  (0.789 ns)
	'getelementptr' operation ('A_addr', /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:60->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:99->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:316) [40]  (0 ns)
	'load' operation ('cast_in_a', /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:60->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:99->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:316) on array 'A' [44]  (0.677 ns)

 <State 3>: 27.7ns
The critical path consists of the following:
	'load' operation ('cast_in_a', /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:60->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:99->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:316) on array 'A' [44]  (0.677 ns)
	'fmul' operation ('mult', /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:318) [56]  (10.5 ns)
	'fadd' operation ('tmp_7', /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:327) [60]  (15.8 ns)
	'store' operation (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:330) of variable 'tmp_7', /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:327 on array 'sum_mult', /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:304 [63]  (0.677 ns)

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
